Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Mon May  5 16:44:38 2025
| Host              : younas-Latitude-7280 running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
| Design            : design_1_wrapper
| Device            : xcvh1582-vsva3697
| Speed File        : -2MP  PRODUCTION 2.04 2024-08-06
| Design State      : Routed
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
AVAL-344   Warning           Design_needs_USER_RAM_AVERAGE_ACTIVITY_set                 1           
LUTAR-1    Warning           LUT drives async reset alert                               8           
TIMING-9   Warning           Unknown CDC Logic                                          1           
TIMING-10  Warning           Missing property on synchronizer                           1           
XDCB-5     Warning           Runtime inefficient way to find pin objects                44          
CLKC-8     Advisory          BUFGCE_DIV with active CE or DIVIDE not 1 has BUFG driver  4           
CLKC-72    Advisory          Substitute PLL for MMCME5 check                            1           
CLKC-75    Advisory          MMCME5 with global clock driver has no LOC                 1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.284        0.000                      0               122875        0.016        0.000                      0               122840        0.667        0.000                       0                 57857  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
clk_pl_0                              {0.000 5.000}        10.000          100.000         
design_1_i/clk_wizard_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkout1_primitive                   {0.000 1.667}        3.333           300.000         
    i_pclk_tg                         {0.000 6.667}        13.333          75.000          
    i_pclk_tg_1                       {0.000 6.667}        13.333          75.000          
    i_pclk_tg_2                       {0.000 6.667}        13.333          75.000          
    i_pclk_tg_3                       {0.000 6.667}        13.333          75.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                    3.749        0.000                      0                15474        0.016        0.000                      0                15474        4.000        0.000                       0                  8180  
design_1_i/clk_wizard_0/inst/clk_in1                                                                                                                                                    4.609        0.000                       0                     1  
  clkout1_primitive                         0.284        0.000                      0                99678        0.017        0.000                      0                99678        0.667        0.000                       0                 44852  
    i_pclk_tg                              10.800        0.000                      0                 1785        0.069        0.000                      0                 1785        6.184        0.000                       0                  1185  
    i_pclk_tg_1                            10.131        0.000                      0                 1785        0.060        0.000                      0                 1785        6.184        0.000                       0                  1185  
    i_pclk_tg_2                            10.820        0.000                      0                 1785        0.055        0.000                      0                 1785        6.184        0.000                       0                  1185  
    i_pclk_tg_3                             5.836        0.000                      0                 1825        0.050        0.000                      0                 1825        6.184        0.000                       0                  1269  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_0           clkout1_primitive        2.725        0.000                      0                   35                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout1_primitive  clkout1_primitive        0.313        0.000                      0                  500        0.302        0.000                      0                  500  
**async_default**  i_pclk_tg          i_pclk_tg               12.018        0.000                      0                    2        0.312        0.000                      0                    2  
**async_default**  i_pclk_tg_1        i_pclk_tg_1             10.889        0.000                      0                    2        0.361        0.000                      0                    2  
**async_default**  i_pclk_tg_2        i_pclk_tg_2             11.441        0.000                      0                    2        0.421        0.000                      0                    2  
**async_default**  i_pclk_tg_3        i_pclk_tg_3             11.299        0.000                      0                    2        0.344        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                clk_pl_0           
(none)             clkout1_primitive  clk_pl_0           
(none)             i_pclk_tg_3        clk_pl_0           
(none)                                clkout1_primitive  
(none)             clk_pl_0           clkout1_primitive  
(none)             clkout1_primitive  clkout1_primitive  
(none)             i_pclk_tg          clkout1_primitive  
(none)             i_pclk_tg_1        clkout1_primitive  
(none)             i_pclk_tg_2        clkout1_primitive  
(none)             i_pclk_tg_3        clkout1_primitive  
(none)             clkout1_primitive  i_pclk_tg          
(none)             i_pclk_tg          i_pclk_tg          
(none)             clkout1_primitive  i_pclk_tg_1        
(none)             i_pclk_tg_1        i_pclk_tg_1        
(none)             clkout1_primitive  i_pclk_tg_2        
(none)             i_pclk_tg_2        i_pclk_tg_2        
(none)             clk_pl_0           i_pclk_tg_3        
(none)             clkout1_primitive  i_pclk_tg_3        
(none)             i_pclk_tg_3        i_pclk_tg_3        


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                clk_pl_0           
(none)                                clkout1_primitive  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 0.681ns (11.500%)  route 5.241ns (88.500%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 13.459 - 10.000 ) 
    Source Clock Delay      (SCD):    3.987ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.123ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.246ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.882ns (routing 1.626ns, distribution 2.256ns)
  Clock Net Delay (Destination): 3.402ns (routing 1.468ns, distribution 1.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.882     3.987    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X72Y554        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y554        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     4.079 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[1]/Q
                         net (fo=216, routed)         2.519     6.597    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block[1]
    SLICE_X26Y604        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.131     6.728 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.625     7.353    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[5]_INST_0_i_7_n_0
    SLICE_X70Y603        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.131     7.484 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.394     7.878    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[5]_INST_0_i_2_n_0
    SLICE_X70Y574        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.075     7.953 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[5]_INST_0/O
                         net (fo=2, routed)           1.188     9.142    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/data_word_out_i[3]
    SLICE_X114Y553       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.118     9.260 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/rd_tdata[5]_i_3/O
                         net (fo=1, routed)           0.225     9.485    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/rd_tdata[5]_i_3_n_0
    SLICE_X112Y550       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.134     9.619 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/rd_tdata[5]_i_1/O
                         net (fo=1, routed)           0.290     9.909    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg_n_8
    SLICE_X112Y550       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    10.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.402    13.459    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X112Y550       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[5]/C
                         clock pessimism              0.313    13.772    
                         clock uncertainty           -0.123    13.650    
    SLICE_X112Y550       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.008    13.658    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                         13.658    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 0.628ns (10.972%)  route 5.096ns (89.028%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 13.459 - 10.000 ) 
    Source Clock Delay      (SCD):    3.987ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.123ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.246ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.882ns (routing 1.626ns, distribution 2.256ns)
  Clock Net Delay (Destination): 3.402ns (routing 1.468ns, distribution 1.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.882     3.987    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X72Y554        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y554        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     4.079 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[1]/Q
                         net (fo=216, routed)         2.559     6.638    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block[1]
    SLICE_X26Y604        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.117     6.755 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.582     7.337    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[4]_INST_0_i_7_n_0
    SLICE_X70Y597        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.118     7.455 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.338     7.793    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[4]_INST_0_i_2_n_0
    SLICE_X70Y573        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.027     7.820 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[4]_INST_0/O
                         net (fo=2, routed)           1.025     8.845    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/data_word_out_i[2]
    SLICE_X110Y552       LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.135     8.980 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/rd_tdata[4]_i_3/O
                         net (fo=1, routed)           0.258     9.238    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/rd_tdata[4]_i_3_n_0
    SLICE_X113Y551       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.139     9.377 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/rd_tdata[4]_i_1/O
                         net (fo=1, routed)           0.334     9.711    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg_n_9
    SLICE_X112Y550       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    10.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.402    13.459    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X112Y550       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[4]/C
                         clock pessimism              0.313    13.772    
                         clock uncertainty           -0.123    13.650    
    SLICE_X112Y550       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.008    13.658    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[4]
  -------------------------------------------------------------------
                         required time                         13.658    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 0.677ns (11.968%)  route 4.980ns (88.032%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.461ns = ( 13.461 - 10.000 ) 
    Source Clock Delay      (SCD):    3.987ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.123ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.246ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.882ns (routing 1.626ns, distribution 2.256ns)
  Clock Net Delay (Destination): 3.404ns (routing 1.468ns, distribution 1.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.882     3.987    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X72Y554        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y554        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     4.077 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[0]/Q
                         net (fo=229, routed)         2.714     6.791    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block[0]
    SLICE_X26Y606        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.131     6.922 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.588     7.510    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[2]_INST_0_i_7_n_0
    SLICE_X69Y604        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.119     7.629 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.435     8.064    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[2]_INST_0_i_2_n_0
    SLICE_X71Y573        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.087     8.151 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[2]_INST_0/O
                         net (fo=2, routed)           0.934     9.085    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux/data_word_out_i[1]
    SLICE_X112Y555       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.131     9.216 f  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux/rd_tdata[2]_i_3/O
                         net (fo=1, routed)           0.257     9.473    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux/rd_tdata[2]_i_3_n_0
    SLICE_X114Y552       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.119     9.592 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux/rd_tdata[2]_i_1/O
                         net (fo=1, routed)           0.052     9.644    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux_n_17
    SLICE_X114Y552       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    10.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.404    13.461    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X114Y552       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[2]/C
                         clock pessimism              0.313    13.774    
                         clock uncertainty           -0.123    13.651    
    SLICE_X114Y552       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007    13.658    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                         13.658    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 0.647ns (11.562%)  route 4.949ns (88.438%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.461ns = ( 13.461 - 10.000 ) 
    Source Clock Delay      (SCD):    3.987ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.123ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.246ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.882ns (routing 1.626ns, distribution 2.256ns)
  Clock Net Delay (Destination): 3.404ns (routing 1.468ns, distribution 1.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.882     3.987    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X72Y554        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y554        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     4.077 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[0]/Q
                         net (fo=229, routed)         2.443     6.520    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block[0]
    SLICE_X29Y604        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.132     6.652 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.650     7.302    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[8]_INST_0_i_7_n_0
    SLICE_X70Y598        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.131     7.433 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.456     7.889    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[8]_INST_0_i_2_n_0
    SLICE_X71Y574        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.087     7.976 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[8]_INST_0/O
                         net (fo=2, routed)           1.109     9.085    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux/data_word_out_i[4]
    SLICE_X113Y553       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.120     9.205 f  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux/rd_tdata[8]_i_2/O
                         net (fo=1, routed)           0.238     9.443    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux/rd_tdata[8]_i_2_n_0
    SLICE_X110Y552       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.087     9.530 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux/rd_tdata[8]_i_1/O
                         net (fo=1, routed)           0.053     9.583    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux_n_14
    SLICE_X110Y552       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    10.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.404    13.461    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X110Y552       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[8]/C
                         clock pessimism              0.313    13.774    
                         clock uncertainty           -0.123    13.651    
    SLICE_X110Y552       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.008    13.659    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                         13.659    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 0.612ns (11.110%)  route 4.897ns (88.890%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 13.455 - 10.000 ) 
    Source Clock Delay      (SCD):    3.987ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.123ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.246ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.882ns (routing 1.626ns, distribution 2.256ns)
  Clock Net Delay (Destination): 3.398ns (routing 1.468ns, distribution 1.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.882     3.987    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X72Y554        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y554        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     4.079 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[1]/Q
                         net (fo=216, routed)         2.628     6.707    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block[1]
    SLICE_X26Y604        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.127     6.834 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.584     7.418    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[6]_INST_0_i_7_n_0
    SLICE_X70Y597        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.126     7.544 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.367     7.911    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[6]_INST_0_i_2_n_0
    SLICE_X70Y573        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.074     7.985 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[6]_INST_0/O
                         net (fo=2, routed)           0.969     8.953    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux/data_word_out_i[2]
    SLICE_X112Y555       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.074     9.027 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux/rd_tdata[6]_i_2/O
                         net (fo=1, routed)           0.275     9.302    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux/rd_tdata[6]_i_2_n_0
    SLICE_X111Y554       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.119     9.421 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux/rd_tdata[6]_i_1/O
                         net (fo=1, routed)           0.074     9.495    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux_n_16
    SLICE_X111Y554       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    10.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.398    13.455    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X111Y554       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[6]/C
                         clock pessimism              0.313    13.768    
                         clock uncertainty           -0.123    13.646    
    SLICE_X111Y554       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.006    13.652    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                         13.652    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.579ns (10.540%)  route 4.914ns (89.460%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.448ns = ( 13.448 - 10.000 ) 
    Source Clock Delay      (SCD):    3.987ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.123ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.246ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.882ns (routing 1.626ns, distribution 2.256ns)
  Clock Net Delay (Destination): 3.391ns (routing 1.468ns, distribution 1.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.882     3.987    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X72Y554        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y554        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     4.077 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[0]/Q
                         net (fo=229, routed)         2.607     6.684    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block[0]
    SLICE_X27Y604        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.120     6.804 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.651     7.455    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[12]_INST_0_i_7_n_0
    SLICE_X70Y602        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.087     7.542 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.398     7.940    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[12]_INST_0_i_2_n_0
    SLICE_X71Y576        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.119     8.059 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[12]_INST_0/O
                         net (fo=2, routed)           0.967     9.026    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux/data_word_out_i[8]
    SLICE_X113Y550       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     9.115 f  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux/rd_tdata[12]_i_4/O
                         net (fo=1, routed)           0.226     9.341    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux/rd_tdata[12]_i_4_n_0
    SLICE_X113Y550       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.074     9.415 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux/rd_tdata[12]_i_1/O
                         net (fo=1, routed)           0.065     9.480    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux_n_10
    SLICE_X113Y550       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    10.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.391    13.448    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X113Y550       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[12]/C
                         clock pessimism              0.313    13.761    
                         clock uncertainty           -0.123    13.638    
    SLICE_X113Y550       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.007    13.645    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                         13.645    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.681ns (12.377%)  route 4.821ns (87.623%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 13.460 - 10.000 ) 
    Source Clock Delay      (SCD):    3.987ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.123ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.246ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.882ns (routing 1.626ns, distribution 2.256ns)
  Clock Net Delay (Destination): 3.403ns (routing 1.468ns, distribution 1.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.882     3.987    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X72Y554        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y554        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     4.077 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[0]/Q
                         net (fo=229, routed)         2.267     6.344    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block[0]
    SLICE_X37Y605        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.133     6.477 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[15]_INST_0_i_7/O
                         net (fo=1, routed)           0.472     6.949    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[15]_INST_0_i_7_n_0
    SLICE_X70Y607        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.118     7.067 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.341     7.408    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[15]_INST_0_i_2_n_0
    SLICE_X70Y580        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.073     7.481 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[15]_INST_0/O
                         net (fo=2, routed)           1.098     8.579    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/data_word_out_i[5]
    SLICE_X115Y552       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.074     8.653 f  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/rd_tdata[15]_i_11/O
                         net (fo=1, routed)           0.231     8.884    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/rd_tdata[15]_i_11_n_0
    SLICE_X115Y552       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.062     8.946 f  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/rd_tdata[15]_i_4/O
                         net (fo=1, routed)           0.354     9.300    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/rd_tdata[15]_i_4_n_0
    SLICE_X116Y551       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.131     9.431 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/rd_tdata[15]_i_1/O
                         net (fo=1, routed)           0.058     9.489    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg_n_6
    SLICE_X116Y551       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    10.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.403    13.460    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X116Y551       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[15]/C
                         clock pessimism              0.313    13.773    
                         clock uncertainty           -0.123    13.650    
    SLICE_X116Y551       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.008    13.658    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[15]
  -------------------------------------------------------------------
                         required time                         13.658    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 0.582ns (10.607%)  route 4.905ns (89.393%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 13.457 - 10.000 ) 
    Source Clock Delay      (SCD):    3.987ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.123ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.246ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.882ns (routing 1.626ns, distribution 2.256ns)
  Clock Net Delay (Destination): 3.400ns (routing 1.468ns, distribution 1.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.882     3.987    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X72Y554        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y554        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     4.079 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[1]/Q
                         net (fo=216, routed)         2.541     6.620    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block[1]
    SLICE_X27Y604        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.134     6.754 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.635     7.389    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[14]_INST_0_i_7_n_0
    SLICE_X71Y602        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.029     7.418 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.398     7.816    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[14]_INST_0_i_2_n_0
    SLICE_X71Y576        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     7.936 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[14]_INST_0/O
                         net (fo=2, routed)           1.097     9.033    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/data_word_out_i[4]
    SLICE_X114Y551       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.088     9.121 f  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/rd_tdata[14]_i_4/O
                         net (fo=1, routed)           0.170     9.291    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/rd_tdata[14]_i_4_n_0
    SLICE_X114Y551       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.119     9.410 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/rd_tdata[14]_i_1/O
                         net (fo=1, routed)           0.064     9.474    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg_n_7
    SLICE_X114Y551       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    10.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.400    13.457    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X114Y551       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[14]/C
                         clock pessimism              0.313    13.770    
                         clock uncertainty           -0.123    13.648    
    SLICE_X114Y551       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008    13.656    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[14]
  -------------------------------------------------------------------
                         required time                         13.656    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 0.593ns (10.883%)  route 4.856ns (89.117%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.456ns = ( 13.456 - 10.000 ) 
    Source Clock Delay      (SCD):    3.987ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.123ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.246ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.882ns (routing 1.626ns, distribution 2.256ns)
  Clock Net Delay (Destination): 3.399ns (routing 1.468ns, distribution 1.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.882     3.987    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X72Y554        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y554        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     4.077 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[0]/Q
                         net (fo=229, routed)         2.499     6.576    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block[0]
    SLICE_X32Y603        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.087     6.663 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[11]_INST_0_i_7/O
                         net (fo=1, routed)           0.605     7.268    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[11]_INST_0_i_7_n_0
    SLICE_X71Y603        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.134     7.402 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.469     7.871    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[11]_INST_0_i_2_n_0
    SLICE_X70Y576        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.074     7.945 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[11]_INST_0/O
                         net (fo=2, routed)           0.995     8.940    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux/data_word_out_i[7]
    SLICE_X115Y549       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.134     9.074 f  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux/rd_tdata[11]_i_4/O
                         net (fo=1, routed)           0.223     9.297    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux/rd_tdata[11]_i_4_n_0
    SLICE_X115Y549       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.074     9.371 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux/rd_tdata[11]_i_1/O
                         net (fo=1, routed)           0.065     9.436    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trigger_data_mux_n_11
    SLICE_X115Y549       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    10.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.399    13.456    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X115Y549       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[11]/C
                         clock pessimism              0.313    13.769    
                         clock uncertainty           -0.123    13.647    
    SLICE_X115Y549       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.007    13.654    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                         13.654    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.241ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 0.454ns (8.361%)  route 4.976ns (91.639%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.461ns = ( 13.461 - 10.000 ) 
    Source Clock Delay      (SCD):    3.987ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.123ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.246ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.882ns (routing 1.626ns, distribution 2.256ns)
  Clock Net Delay (Destination): 3.404ns (routing 1.468ns, distribution 1.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.882     3.987    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X72Y554        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y554        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     4.077 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block_reg[0]/Q
                         net (fo=229, routed)         2.707     6.784    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block[0]
    SLICE_X26Y606        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.126     6.910 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.652     7.562    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[1]_INST_0_i_7_n_0
    SLICE_X70Y604        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.027     7.589 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.355     7.944    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[1]_INST_0_i_2_n_0
    SLICE_X70Y577        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.088     8.032 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/data_word_out_o[1]_INST_0/O
                         net (fo=2, routed)           0.813     8.845    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/data_word_out_i[0]
    SLICE_X103Y552       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.075     8.920 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/rd_tdata[1]_i_3/O
                         net (fo=1, routed)           0.397     9.317    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/rd_tdata[1]_i_3_n_0
    SLICE_X110Y552       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.048     9.365 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/rd_tdata[1]_i_1/O
                         net (fo=1, routed)           0.052     9.417    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg_n_11
    SLICE_X110Y552       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    10.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.404    13.461    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X110Y552       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[1]/C
                         clock pessimism              0.313    13.774    
                         clock uncertainty           -0.123    13.651    
    SLICE_X110Y552       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007    13.658    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                         13.658    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  4.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKBWRCLKU
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[385]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.076ns (33.628%)  route 0.150ns (66.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.875ns
    Source Clock Delay      (SCD):    2.377ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      2.334ns (routing 0.995ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.793ns (routing 1.163ns, distribution 1.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.334     2.377    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/clkb
    SLR Crossing[0->1]   
    RAMB36_X1Y151        RAMB36E5_INT                                 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKBWRCLKU
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y151        RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKU_DOUTBDOUT[25])
                                                      0.076     2.453 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/DOUTBDOUT[25]
                         net (fo=1, routed)           0.150     2.603    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[854]_0[385]
    SLICE_X70Y604        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[385]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.793     2.875    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X70Y604        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[385]/C
                         clock pessimism             -0.323     2.552    
    SLICE_X70Y604        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.035     2.587    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[385]
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[396]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.070ns (31.111%)  route 0.155ns (68.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      2.337ns (routing 0.995ns, distribution 1.342ns)
  Clock Net Delay (Destination): 2.794ns (routing 1.163ns, distribution 1.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.337     2.380    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/clkb
    SLR Crossing[0->1]   
    RAMB36_X1Y152        RAMB36E5_INT                                 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y152        RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[0])
                                                      0.070     2.450 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/DOUTBDOUT[0]
                         net (fo=1, routed)           0.155     2.605    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[854]_0[396]
    SLICE_X70Y602        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[396]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.794     2.876    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X70Y602        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[396]/C
                         clock pessimism             -0.323     2.553    
    SLICE_X70Y602        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.035     2.588    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[396]
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mu16_0/inst/cfg_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mu16_0/inst/ALLX.L2_NFULL.u_allx/last.l1_last_cfglut/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.050ns (33.986%)  route 0.097ns (66.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      2.391ns (routing 0.995ns, distribution 1.396ns)
  Clock Net Delay (Destination): 2.721ns (routing 1.163ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.391     2.434    design_1_i/axis_ila_0/inst/axis_mu16_0/inst/cfg_clk
    SLR Crossing[0->1]   
    SLICE_X59Y567        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu16_0/inst/cfg_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y567        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.050     2.484 r  design_1_i/axis_ila_0/inst/axis_mu16_0/inst/cfg_data_reg/Q
                         net (fo=4, routed)           0.097     2.581    design_1_i/axis_ila_0/inst/axis_mu16_0/inst/ALLX.L2_NFULL.u_allx/last.l1_last_cfglut/CDI
    SLICE_X61Y567        SRLC32E                                      r  design_1_i/axis_ila_0/inst/axis_mu16_0/inst/ALLX.L2_NFULL.u_allx/last.l1_last_cfglut/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.721     2.803    design_1_i/axis_ila_0/inst/axis_mu16_0/inst/ALLX.L2_NFULL.u_allx/last.l1_last_cfglut/CLK
    SLR Crossing[0->1]   
    SLICE_X61Y567        SRLC32E                                      r  design_1_i/axis_ila_0/inst/axis_mu16_0/inst/ALLX.L2_NFULL.u_allx/last.l1_last_cfglut/S1/CLK
                         clock pessimism             -0.323     2.480    
    SLICE_X61Y567        SRLC32E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.075     2.555    design_1_i/axis_ila_0/inst/axis_mu16_0/inst/ALLX.L2_NFULL.u_allx/last.l1_last_cfglut/S1
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mu16_0/inst/cfg_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mu16_0/inst/ALLX.L2_NFULL.u_allx/last.l1_last_cfglut/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.050ns (33.986%)  route 0.097ns (66.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      2.391ns (routing 0.995ns, distribution 1.396ns)
  Clock Net Delay (Destination): 2.721ns (routing 1.163ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.391     2.434    design_1_i/axis_ila_0/inst/axis_mu16_0/inst/cfg_clk
    SLR Crossing[0->1]   
    SLICE_X59Y567        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu16_0/inst/cfg_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y567        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.050     2.484 r  design_1_i/axis_ila_0/inst/axis_mu16_0/inst/cfg_data_reg/Q
                         net (fo=4, routed)           0.097     2.581    design_1_i/axis_ila_0/inst/axis_mu16_0/inst/ALLX.L2_NFULL.u_allx/last.l1_last_cfglut/CDI
    SLICE_X61Y567        SRL16E                                       r  design_1_i/axis_ila_0/inst/axis_mu16_0/inst/ALLX.L2_NFULL.u_allx/last.l1_last_cfglut/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.721     2.803    design_1_i/axis_ila_0/inst/axis_mu16_0/inst/ALLX.L2_NFULL.u_allx/last.l1_last_cfglut/CLK
    SLR Crossing[0->1]   
    SLICE_X61Y567        SRL16E                                       r  design_1_i/axis_ila_0/inst/axis_mu16_0/inst/ALLX.L2_NFULL.u_allx/last.l1_last_cfglut/S2/CLK
                         clock pessimism             -0.323     2.480    
    SLICE_X61Y567        SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.075     2.555    design_1_i/axis_ila_0/inst/axis_mu16_0/inst/ALLX.L2_NFULL.u_allx/last.l1_last_cfglut/S2
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLKU
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[681]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.076ns (33.188%)  route 0.153ns (66.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      2.330ns (routing 0.995ns, distribution 1.335ns)
  Clock Net Delay (Destination): 2.780ns (routing 1.163ns, distribution 1.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.330     2.373    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/clkb
    SLR Crossing[0->1]   
    RAMB36_X1Y148        RAMB36E5_INT                                 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLKU
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y148        RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKU_DOUTBDOUT[25])
                                                      0.076     2.449 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/DOUTBDOUT[25]
                         net (fo=1, routed)           0.153     2.602    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[854]_0[681]
    SLICE_X70Y592        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[681]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.780     2.862    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X70Y592        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[681]/C
                         clock pessimism             -0.323     2.539    
    SLICE_X70Y592        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.035     2.574    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[681]
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.049ns (30.522%)  route 0.112ns (69.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      2.138ns (routing 0.994ns, distribution 1.144ns)
  Clock Net Delay (Destination): 2.502ns (routing 1.164ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.138     2.181    <hidden>
    SLR Crossing[0->1]   
    SLICE_X130Y542       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y542       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.049     2.230 r  <hidden>
                         net (fo=2, routed)           0.112     2.342    <hidden>
    SLICE_X132Y542       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.502     2.584    <hidden>
    SLR Crossing[0->1]   
    SLICE_X132Y542       FDRE                                         r  <hidden>
                         clock pessimism             -0.308     2.276    
    SLICE_X132Y542       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.035     2.311    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Net Delay (Source):      2.287ns (routing 0.995ns, distribution 1.292ns)
  Clock Net Delay (Destination): 2.681ns (routing 1.163ns, distribution 1.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.287     2.330    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X97Y549        SRL16E                                       r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y549        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     2.444 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/Q
                         net (fo=1, routed)           0.016     2.460    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2_n_0
    SLICE_X97Y549        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.681     2.763    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X97Y549        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[3]/C
                         clock pessimism             -0.376     2.387    
    SLICE_X97Y549        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     2.422    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Net Delay (Source):      2.281ns (routing 0.995ns, distribution 1.286ns)
  Clock Net Delay (Destination): 2.675ns (routing 1.163ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.281     2.324    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X89Y549        SRL16E                                       r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y549        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     2.438 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/Q
                         net (fo=1, routed)           0.016     2.454    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2_n_0
    SLICE_X89Y549        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.675     2.757    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLR Crossing[0->1]   
    SLICE_X89Y549        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[3]/C
                         clock pessimism             -0.376     2.381    
    SLICE_X89Y549        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     2.416    design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc_sys_reset/U0/EXT_LPF/lpf_int_reg_bret/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      2.355ns (routing 0.995ns, distribution 1.360ns)
  Clock Net Delay (Destination): 2.745ns (routing 1.163ns, distribution 1.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.355     2.398    proc_sys_reset/U0/EXT_LPF/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X53Y462        SRL16E                                       r  proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y462        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     2.512 r  proc_sys_reset/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.016     2.528    proc_sys_reset/U0/EXT_LPF/Q
    SLICE_X53Y462        FDRE                                         r  proc_sys_reset/U0/EXT_LPF/lpf_int_reg_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.745     2.827    proc_sys_reset/U0/EXT_LPF/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X53Y462        FDRE                                         r  proc_sys_reset/U0/EXT_LPF/lpf_int_reg_bret/C
                         clock pessimism             -0.373     2.455    
    SLICE_X53Y462        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     2.490    proc_sys_reset/U0/EXT_LPF/lpf_int_reg_bret
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.698%)  route 0.114ns (66.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      2.110ns (routing 0.994ns, distribution 1.115ns)
  Clock Net Delay (Destination): 2.478ns (routing 1.164ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.110     2.153    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLR Crossing[0->1]   
    SLICE_X159Y547       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y547       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.202 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[16]/Q
                         net (fo=2, routed)           0.099     2.301    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp[16]
    SLICE_X160Y547       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.009     2.310 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data[16]_i_1/O
                         net (fo=1, routed)           0.015     2.325    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[16]
    SLICE_X160Y547       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.478     2.560    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLR Crossing[0->1]   
    SLICE_X160Y547       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[16]/C
                         clock pessimism             -0.308     2.251    
    SLICE_X160Y547       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.035     2.286    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0] }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     NOC_NSU512/CLK  n/a            2.000         10.000      8.000      NOC_NSU512_X1Y11  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X97Y549     design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X89Y549     design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X59Y591     design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X57Y594     design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[0].l1_cfglut/S1/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X57Y594     design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[0].l1_cfglut/S2/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X53Y593     design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[10].l1_cfglut/S1/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X53Y593     design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[10].l1_cfglut/S2/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X61Y595     design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[11].l1_cfglut/S1/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X61Y595     design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[11].l1_cfglut/S2/CLK
Low Pulse Width   Slow    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X1Y11  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Fast    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X1Y11  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X97Y549     design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X97Y549     design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X89Y549     design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X89Y549     design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X59Y591     design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X59Y591     design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X57Y594     design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[0].l1_cfglut/S1/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X57Y594     design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[0].l1_cfglut/S1/CLK
High Pulse Width  Slow    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X1Y11  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Fast    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X1Y11  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X97Y549     design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X97Y549     design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X89Y549     design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X89Y549     design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X59Y591     design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X59Y591     design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X57Y594     design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[0].l1_cfglut/S1/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X57Y594     design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[0].l1_cfglut/S1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wizard_0/inst/clk_in1
  To Clock:  design_1_i/clk_wizard_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wizard_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wizard_0/inst/clk_in1 }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME5/CLKIN1  n/a            0.934         10.000      9.066      MMCM_X6Y0  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Max Period        n/a     MMCME5/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X6Y0  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X6Y0  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Fast    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X6Y0  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Slow    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X6Y0  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Fast    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X6Y0  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_primitive
  To Clock:  clkout1_primitive

Setup :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/ADDRARDADDRL[11]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.092ns (3.465%)  route 2.563ns (96.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.054ns = ( 10.388 - 3.333 ) 
    Source Clock Delay      (SCD):    7.999ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.550ns (routing 1.757ns, distribution 1.793ns)
  Clock Net Delay (Destination): 3.234ns (routing 1.539ns, distribution 1.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.550     7.999    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLR Crossing[0->1]   
    SLICE_X95Y553        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y553        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     8.091 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[9]/Q
                         net (fo=49, routed)          2.563    10.654    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/addra[9]
    RAMB36_X0Y151        RAMB36E5_INT                                 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/ADDRARDADDRL[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     6.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     6.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     7.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.234    10.388    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/clka
    SLR Crossing[0->1]   
    RAMB36_X0Y151        RAMB36E5_INT                                 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/CLKARDCLKL
                         clock pessimism              0.870    11.258    
                         clock uncertainty           -0.063    11.195    
    RAMB36_X0Y151        RAMB36E5_INT (Setup_RAMB36_CLKARDCLKL_ADDRARDADDRL[11])
                                                     -0.257    10.938    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         10.938    
                         arrival time                         -10.654    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/ADDRARDADDRL[5]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.091ns (3.433%)  route 2.560ns (96.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.053ns = ( 10.387 - 3.333 ) 
    Source Clock Delay      (SCD):    7.999ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.550ns (routing 1.757ns, distribution 1.793ns)
  Clock Net Delay (Destination): 3.233ns (routing 1.539ns, distribution 1.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.550     7.999    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLR Crossing[0->1]   
    SLICE_X95Y553        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y553        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     8.090 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[3]/Q
                         net (fo=49, routed)          2.560    10.649    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/addra[3]
    RAMB36_X0Y152        RAMB36E5_INT                                 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/ADDRARDADDRL[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     6.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     6.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     7.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.233    10.387    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/clka
    SLR Crossing[0->1]   
    RAMB36_X0Y152        RAMB36E5_INT                                 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/CLKARDCLKL
                         clock pessimism              0.870    11.257    
                         clock uncertainty           -0.063    11.194    
    RAMB36_X0Y152        RAMB36E5_INT (Setup_RAMB36_CLKARDCLKL_ADDRARDADDRL[5])
                                                     -0.258    10.936    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 design_1_i/axi_noc_0/inst/HBM00_AXI_nmu/bd_8be5_HBM00_AXI_nmu_0_top_INST/NOC_NMU_HBM2E_INST/CLK
                            (rising edge-triggered cell NOC_NMU_HBM2E clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 1.209ns (42.239%)  route 1.653ns (57.761%))
  Logic Levels:           18  (LOOKAHEAD8=15 LUT2=1 LUTCY2=1 SRL16E=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.014ns = ( 10.347 - 3.333 ) 
    Source Clock Delay      (SCD):    8.136ns
    Clock Pessimism Removal (CPR):    1.023ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.688ns (routing 1.757ns, distribution 1.931ns)
  Clock Net Delay (Destination): 3.194ns (routing 1.539ns, distribution 1.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.688     8.136    design_1_i/axi_noc_0/inst/HBM00_AXI_nmu/bd_8be5_HBM00_AXI_nmu_0_top_INST/aclk
    SLR Crossing[0->1]   
    NOC_NMU_HBM2E_X4Y0   NOC_NMU_HBM2E                                r  design_1_i/axi_noc_0/inst/HBM00_AXI_nmu/bd_8be5_HBM00_AXI_nmu_0_top_INST/NOC_NMU_HBM2E_INST/CLK
  -------------------------------------------------------------------    -------------------
    NOC_NMU_HBM2E_X4Y0   NOC_NMU_HBM2E (Prop_NMU_NOC_NMU_HBM2E_CLK_IF_NOC_AXI_TOP_RDATA[26])
                                                      0.240     8.376 r  design_1_i/axi_noc_0/inst/HBM00_AXI_nmu/bd_8be5_HBM00_AXI_nmu_0_top_INST/NOC_NMU_HBM2E_INST/IF_NOC_AXI_TOP_RDATA[26]
                         net (fo=6, routed)           0.848     9.225    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/L1[13].l1_cfglut/I0
    SLICE_X43Y603        SRL16E (Prop_A5LUT_SLICEM_A0_Q)
                                                      0.127     9.352 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/L1[13].l1_cfglut/S2/Q
                         net (fo=2, routed)           0.423     9.775    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LUT6CY_1/I3
    SLICE_X49Y601        LUTCY2 (Prop_B6LUT_SLICEM_I3_GE)
                                                      0.089     9.864 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LUT6CY_1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.015     9.879    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/GE_net_89
    SLICE_X49Y601        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEB_COUTH)
                                                      0.140    10.019 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002    10.021    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X49Y602        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040    10.061 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002    10.063    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X49Y603        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040    10.103 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002    10.105    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_9
    SLICE_X49Y604        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040    10.145 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[9].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002    10.147    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_11
    SLICE_X49Y605        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040    10.187 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002    10.189    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_13
    SLICE_X49Y606        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040    10.229 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[13].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002    10.231    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_15
    SLICE_X49Y607        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040    10.271 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[15].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002    10.273    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_17
    SLICE_X49Y608        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040    10.313 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[17].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002    10.315    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_19
    SLICE_X49Y609        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040    10.355 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[19].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002    10.357    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_21
    SLICE_X49Y610        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040    10.397 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[21].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002    10.399    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_23
    SLICE_X49Y611        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040    10.439 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[23].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002    10.441    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_25
    SLICE_X49Y612        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040    10.481 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[25].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002    10.483    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_27
    SLICE_X49Y613        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040    10.523 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[27].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002    10.525    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_29
    SLICE_X49Y614        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040    10.565 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[29].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002    10.567    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_31
    SLICE_X49Y615        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTD)
                                                      0.042    10.609 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[31].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.293    10.902    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_32
    SLICE_X48Y615        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.051    10.953 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.046    10.999    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X48Y615        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     6.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     6.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     7.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.194    10.347    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/clk
    SLR Crossing[0->1]   
    SLICE_X48Y615        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_reg/C
                         clock pessimism              1.023    11.370    
                         clock uncertainty           -0.063    11.307    
    SLICE_X48Y615        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.008    11.315    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_reg
  -------------------------------------------------------------------
                         required time                         11.315    
                         arrival time                         -10.999    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/ADDRARDADDRU[11]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.092ns (3.531%)  route 2.513ns (96.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.047ns = ( 10.381 - 3.333 ) 
    Source Clock Delay      (SCD):    7.999ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.550ns (routing 1.757ns, distribution 1.793ns)
  Clock Net Delay (Destination): 3.227ns (routing 1.539ns, distribution 1.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.550     7.999    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLR Crossing[0->1]   
    SLICE_X95Y553        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y553        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     8.091 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[9]/Q
                         net (fo=49, routed)          2.513    10.604    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/addra[9]
    RAMB36_X0Y151        RAMB36E5_INT                                 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/ADDRARDADDRU[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     6.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     6.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     7.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.227    10.381    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/clka
    SLR Crossing[0->1]   
    RAMB36_X0Y151        RAMB36E5_INT                                 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/CLKARDCLKU
                         clock pessimism              0.870    11.251    
                         clock uncertainty           -0.063    11.188    
    RAMB36_X0Y151        RAMB36E5_INT (Setup_RAMB36_CLKARDCLKU_ADDRARDADDRU[11])
                                                     -0.267    10.921    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/ADDRARDADDRL[11]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.092ns (3.526%)  route 2.517ns (96.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.053ns = ( 10.387 - 3.333 ) 
    Source Clock Delay      (SCD):    7.999ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.550ns (routing 1.757ns, distribution 1.793ns)
  Clock Net Delay (Destination): 3.233ns (routing 1.539ns, distribution 1.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.550     7.999    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLR Crossing[0->1]   
    SLICE_X95Y553        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y553        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     8.091 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[9]/Q
                         net (fo=49, routed)          2.517    10.608    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/addra[9]
    RAMB36_X0Y152        RAMB36E5_INT                                 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/ADDRARDADDRL[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     6.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     6.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     7.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.233    10.387    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/clka
    SLR Crossing[0->1]   
    RAMB36_X0Y152        RAMB36E5_INT                                 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/CLKARDCLKL
                         clock pessimism              0.870    11.257    
                         clock uncertainty           -0.063    11.194    
    RAMB36_X0Y152        RAMB36E5_INT (Setup_RAMB36_CLKARDCLKL_ADDRARDADDRL[11])
                                                     -0.257    10.937    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8
  -------------------------------------------------------------------
                         required time                         10.937    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/ADDRARDADDRU[2]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.091ns (3.523%)  route 2.492ns (96.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.059ns = ( 10.393 - 3.333 ) 
    Source Clock Delay      (SCD):    8.019ns
    Clock Pessimism Removal (CPR):    0.885ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.570ns (routing 1.757ns, distribution 1.813ns)
  Clock Net Delay (Destination): 3.239ns (routing 1.539ns, distribution 1.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.570     8.019    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLR Crossing[0->1]   
    SLICE_X80Y553        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y553        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.110 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[0]/Q
                         net (fo=49, routed)          2.492    10.602    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/addra[0]
    RAMB36_X0Y152        RAMB36E5_INT                                 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/ADDRARDADDRU[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     6.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     6.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     7.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.239    10.393    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/clka
    SLR Crossing[0->1]   
    RAMB36_X0Y152        RAMB36E5_INT                                 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/CLKARDCLKU
                         clock pessimism              0.885    11.278    
                         clock uncertainty           -0.063    11.214    
    RAMB36_X0Y152        RAMB36E5_INT (Setup_RAMB36_CLKARDCLKU_ADDRARDADDRU[2])
                                                     -0.277    10.937    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8
  -------------------------------------------------------------------
                         required time                         10.937    
                         arrival time                         -10.602    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/ADDRARDADDRU[11]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.092ns (3.542%)  route 2.505ns (96.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.059ns = ( 10.393 - 3.333 ) 
    Source Clock Delay      (SCD):    7.999ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.550ns (routing 1.757ns, distribution 1.793ns)
  Clock Net Delay (Destination): 3.239ns (routing 1.539ns, distribution 1.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.550     7.999    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLR Crossing[0->1]   
    SLICE_X95Y553        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y553        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     8.091 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[9]/Q
                         net (fo=49, routed)          2.505    10.596    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/addra[9]
    RAMB36_X0Y152        RAMB36E5_INT                                 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/ADDRARDADDRU[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     6.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     6.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     7.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.239    10.393    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/clka
    SLR Crossing[0->1]   
    RAMB36_X0Y152        RAMB36E5_INT                                 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/CLKARDCLKU
                         clock pessimism              0.870    11.263    
                         clock uncertainty           -0.063    11.200    
    RAMB36_X0Y152        RAMB36E5_INT (Setup_RAMB36_CLKARDCLKU_ADDRARDADDRU[11])
                                                     -0.267    10.933    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/ADDRARDADDRL[8]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.091ns (3.520%)  route 2.494ns (96.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.055ns = ( 10.389 - 3.333 ) 
    Source Clock Delay      (SCD):    7.999ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.550ns (routing 1.757ns, distribution 1.793ns)
  Clock Net Delay (Destination): 3.235ns (routing 1.539ns, distribution 1.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.550     7.999    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLR Crossing[0->1]   
    SLICE_X95Y554        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y554        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     8.090 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[6]/Q
                         net (fo=49, routed)          2.494    10.584    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/addra[6]
    RAMB36_X0Y153        RAMB36E5_INT                                 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/ADDRARDADDRL[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     6.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     6.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     7.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.235    10.389    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/clka
    SLR Crossing[0->1]   
    RAMB36_X0Y153        RAMB36E5_INT                                 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/CLKARDCLKL
                         clock pessimism              0.870    11.259    
                         clock uncertainty           -0.063    11.196    
    RAMB36_X0Y153        RAMB36E5_INT (Setup_RAMB36_CLKARDCLKL_ADDRARDADDRL[8])
                                                     -0.272    10.924    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E5_INT clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.092ns (3.778%)  route 2.343ns (96.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.871ns = ( 10.204 - 3.333 ) 
    Source Clock Delay      (SCD):    8.011ns
    Clock Pessimism Removal (CPR):    0.933ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.562ns (routing 1.757ns, distribution 1.805ns)
  Clock Net Delay (Destination): 3.051ns (routing 1.539ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.562     8.011    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLR Crossing[0->1]   
    SLICE_X94Y554        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y554        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     8.103 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[4]/Q
                         net (fo=49, routed)          2.343    10.446    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/addra[4]
    RAMB18_X1Y310        RAMB18E5_INT                                 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     6.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     6.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     7.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.051    10.204    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/clka
    SLR Crossing[0->1]   
    RAMB18_X1Y310        RAMB18E5_INT                                 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14/CLKARDCLK
                         clock pessimism              0.933    11.136    
                         clock uncertainty           -0.063    11.073    
    RAMB18_X1Y310        RAMB18E5_INT (Setup_RAMB18_L_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.268    10.805    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14
  -------------------------------------------------------------------
                         required time                         10.805    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/ADDRARDADDRL[2]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.091ns (3.570%)  route 2.458ns (96.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.054ns = ( 10.388 - 3.333 ) 
    Source Clock Delay      (SCD):    8.019ns
    Clock Pessimism Removal (CPR):    0.885ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.570ns (routing 1.757ns, distribution 1.813ns)
  Clock Net Delay (Destination): 3.234ns (routing 1.539ns, distribution 1.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.570     8.019    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLR Crossing[0->1]   
    SLICE_X80Y553        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y553        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.110 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[0]/Q
                         net (fo=49, routed)          2.458    10.568    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/addra[0]
    RAMB36_X0Y151        RAMB36E5_INT                                 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/ADDRARDADDRL[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     6.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     6.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     7.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.234    10.388    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/clka
    SLR Crossing[0->1]   
    RAMB36_X0Y151        RAMB36E5_INT                                 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/CLKARDCLKL
                         clock pessimism              0.885    11.273    
                         clock uncertainty           -0.063    11.209    
    RAMB36_X0Y151        RAMB36E5_INT (Setup_RAMB36_CLKARDCLKL_ADDRARDADDRL[2])
                                                     -0.281    10.928    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                         -10.568    
  -------------------------------------------------------------------
                         slack                                  0.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.049ns (30.337%)  route 0.113ns (69.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.763ns
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Net Delay (Source):      2.144ns (routing 1.025ns, distribution 1.119ns)
  Clock Net Delay (Destination): 2.584ns (routing 1.257ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.144     4.714    <hidden>
    SLR Crossing[0->1]   
    SLICE_X81Y594        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y594        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     4.763 r  <hidden>
                         net (fo=2, routed)           0.113     4.876    <hidden>
    SLICE_X78Y595        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.584     5.763    <hidden>
    SLR Crossing[0->1]   
    SLICE_X78Y595        FDRE                                         r  <hidden>
                         clock pessimism             -0.939     4.824    
    SLICE_X78Y595        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     4.859    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.859    
                         arrival time                           4.876    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/aw.aw_pipe/skid_buffer_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.049ns (14.454%)  route 0.290ns (85.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.892ns
    Source Clock Delay      (SCD):    4.737ns
    Clock Pessimism Removal (CPR):    0.874ns
  Clock Net Delay (Source):      2.167ns (routing 1.025ns, distribution 1.142ns)
  Clock Net Delay (Destination): 2.713ns (routing 1.256ns, distribution 1.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.167     4.737    <hidden>
    SLR Crossing[0->1]   
    SLICE_X29Y594        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y594        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     4.786 r  <hidden>
                         net (fo=2, routed)           0.290     5.076    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/aw.aw_pipe/s_axi_awuser[8]
    SLICE_X24Y603        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/aw.aw_pipe/skid_buffer_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.713     5.892    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/aw.aw_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X24Y603        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/aw.aw_pipe/skid_buffer_reg[86]/C
                         clock pessimism             -0.874     5.018    
    SLICE_X24Y603        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.035     5.053    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/aw.aw_pipe/skid_buffer_reg[86]
  -------------------------------------------------------------------
                         required time                         -5.053    
                         arrival time                           5.076    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.118%)  route 0.112ns (65.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.759ns
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Net Delay (Source):      2.142ns (routing 1.025ns, distribution 1.117ns)
  Clock Net Delay (Destination): 2.579ns (routing 1.257ns, distribution 1.323ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.142     4.712    <hidden>
    SLR Crossing[0->1]   
    SLICE_X99Y605        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y605        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     4.761 r  <hidden>
                         net (fo=1, routed)           0.097     4.858    <hidden>
    SLICE_X100Y605       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.009     4.867 r  <hidden>
                         net (fo=1, routed)           0.015     4.882    <hidden>
    SLICE_X100Y605       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.579     5.759    <hidden>
    SLR Crossing[0->1]   
    SLICE_X100Y605       FDRE                                         r  <hidden>
                         clock pessimism             -0.938     4.821    
    SLICE_X100Y605       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.035     4.856    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.856    
                         arrival time                           4.882    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.049ns (29.878%)  route 0.115ns (70.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.730ns
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Net Delay (Source):      2.122ns (routing 1.025ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.551ns (routing 1.257ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.122     4.692    <hidden>
    SLR Crossing[0->1]   
    SLICE_X100Y577       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y577       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.049     4.741 r  <hidden>
                         net (fo=1, routed)           0.115     4.856    <hidden>
    SLICE_X98Y577        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.551     5.730    <hidden>
    SLR Crossing[0->1]   
    SLICE_X98Y577        FDRE                                         r  <hidden>
                         clock pessimism             -0.938     4.792    
    SLICE_X98Y577        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.035     4.827    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.827    
                         arrival time                           4.856    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[258]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/DINADIN[6]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.050ns (21.097%)  route 0.187ns (78.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.835ns
    Source Clock Delay      (SCD):    4.735ns
    Clock Pessimism Removal (CPR):    0.874ns
  Clock Net Delay (Source):      2.165ns (routing 1.025ns, distribution 1.139ns)
  Clock Net Delay (Destination): 2.656ns (routing 1.256ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.165     4.735    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLR Crossing[0->1]   
    SLICE_X44Y599        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[258]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y599        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     4.785 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[258]/Q
                         net (fo=1, routed)           0.187     4.972    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/dina[258]
    RAMB36_X0Y151        RAMB36E5_INT                                 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.656     5.835    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/clka
    SLR Crossing[0->1]   
    RAMB36_X0Y151        RAMB36E5_INT                                 r  design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/CLKARDCLKL
                         clock pessimism             -0.874     4.961    
    RAMB36_X0Y151        RAMB36E5_INT (Hold_RAMB36_CLKARDCLKL_DINADIN[6])
                                                     -0.019     4.942    design_1_i/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         -4.942    
                         arrival time                           4.972    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_ratio_mstr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.049ns (30.337%)  route 0.113ns (69.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.780ns
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Net Delay (Source):      2.172ns (routing 1.025ns, distribution 1.147ns)
  Clock Net Delay (Destination): 2.600ns (routing 1.257ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.172     4.742    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X59Y509        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_ratio_mstr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y509        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.049     4.791 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_ratio_mstr_reg[8]/Q
                         net (fo=4, routed)           0.113     4.904    <hidden>
    SLICE_X61Y509        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.600     5.780    <hidden>
    SLR Crossing[0->1]   
    SLICE_X61Y509        FDRE                                         r  <hidden>
                         clock pessimism             -0.941     4.839    
    SLICE_X61Y509        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.035     4.874    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.874    
                         arrival time                           4.904    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.049ns (28.635%)  route 0.122ns (71.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.767ns
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Net Delay (Source):      2.153ns (routing 1.025ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.588ns (routing 1.257ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.153     4.723    <hidden>
    SLR Crossing[0->1]   
    SLICE_X39Y582        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y582        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     4.772 r  <hidden>
                         net (fo=2, routed)           0.122     4.895    <hidden>
    SLICE_X41Y582        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.588     5.767    <hidden>
    SLR Crossing[0->1]   
    SLICE_X41Y582        FDRE                                         r  <hidden>
                         clock pessimism             -0.938     4.829    
    SLICE_X41Y582        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.035     4.864    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.864    
                         arrival time                           4.895    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.049ns (29.497%)  route 0.117ns (70.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.768ns
    Source Clock Delay      (SCD):    4.729ns
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Net Delay (Source):      2.159ns (routing 1.025ns, distribution 1.134ns)
  Clock Net Delay (Destination): 2.589ns (routing 1.257ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.159     4.729    <hidden>
    SLR Crossing[0->1]   
    SLICE_X30Y568        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y568        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.049     4.778 r  <hidden>
                         net (fo=3, routed)           0.117     4.895    <hidden>
    SLICE_X32Y568        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.589     5.768    <hidden>
    SLR Crossing[0->1]   
    SLICE_X32Y568        FDRE                                         r  <hidden>
                         clock pessimism             -0.938     4.829    
    SLICE_X32Y568        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.035     4.864    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.864    
                         arrival time                           4.895    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/w.w_pipe/storage_data_reg[194]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/skid_buffer_reg[194]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.050ns (30.099%)  route 0.116ns (69.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.782ns
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Net Delay (Source):      2.174ns (routing 1.025ns, distribution 1.149ns)
  Clock Net Delay (Destination): 2.603ns (routing 1.256ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.174     4.744    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/w.w_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X32Y613        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/w.w_pipe/storage_data_reg[194]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y613        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     4.794 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/w.w_pipe/storage_data_reg[194]/Q
                         net (fo=2, routed)           0.116     4.910    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/s_axi_wdata[194]
    SLICE_X30Y613        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/skid_buffer_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.603     5.782    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X30Y613        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/skid_buffer_reg[194]/C
                         clock pessimism             -0.938     4.844    
    SLICE_X30Y613        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.035     4.879    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/skid_buffer_reg[194]
  -------------------------------------------------------------------
                         required time                         -4.879    
                         arrival time                           4.910    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/w.w_pipe/storage_data_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/skid_buffer_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.049ns (30.412%)  route 0.112ns (69.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.773ns
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Net Delay (Source):      2.170ns (routing 1.025ns, distribution 1.145ns)
  Clock Net Delay (Destination): 2.594ns (routing 1.257ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.170     4.740    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/w.w_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X68Y612        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/w.w_pipe/storage_data_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y612        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     4.789 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/w.w_pipe/storage_data_reg[78]/Q
                         net (fo=2, routed)           0.112     4.901    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/s_axi_wdata[78]
    SLICE_X66Y612        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/skid_buffer_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.594     5.773    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X66Y612        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/skid_buffer_reg[78]/C
                         clock pessimism             -0.939     4.834    
    SLICE_X66Y612        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.035     4.869    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/skid_buffer_reg[78]
  -------------------------------------------------------------------
                         required time                         -4.869    
                         arrival time                           4.901    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_primitive
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     NOC_NMU_HBM2E/CLK  n/a            2.000         3.333       1.333      NOC_NMU_HBM2E_X4Y0  design_1_i/axi_noc_0/inst/HBM00_AXI_nmu/bd_8be5_HBM00_AXI_nmu_0_top_INST/NOC_NMU_HBM2E_INST/CLK
Min Period        n/a     NOC_NMU_HBM2E/CLK  n/a            2.000         3.333       1.333      NOC_NMU_HBM2E_X6Y0  design_1_i/axi_noc_0/inst/HBM01_AXI_nmu/bd_8be5_HBM01_AXI_nmu_0_top_INST/NOC_NMU_HBM2E_INST/CLK
Min Period        n/a     NOC_NMU_HBM2E/CLK  n/a            2.000         3.333       1.333      NOC_NMU_HBM2E_X7Y0  design_1_i/axi_noc_0/inst/HBM02_AXI_nmu/bd_8be5_HBM02_AXI_nmu_0_top_INST/NOC_NMU_HBM2E_INST/CLK
Min Period        n/a     NOC_NMU_HBM2E/CLK  n/a            2.000         3.333       1.333      NOC_NMU_HBM2E_X2Y0  design_1_i/axi_noc_0/inst/HBM03_AXI_nmu/bd_8be5_HBM03_AXI_nmu_0_top_INST/NOC_NMU_HBM2E_INST/CLK
Min Period        n/a     SRL16E/CLK         n/a            1.213         3.333       2.120      SLICE_X63Y524       <hidden>
Min Period        n/a     SRL16E/CLK         n/a            1.213         3.333       2.120      SLICE_X59Y526       <hidden>
Min Period        n/a     SRL16E/CLK         n/a            1.213         3.333       2.120      SLICE_X55Y513       <hidden>
Min Period        n/a     SRL16E/CLK         n/a            1.213         3.333       2.120      SLICE_X55Y513       <hidden>
Min Period        n/a     SRL16E/CLK         n/a            1.213         3.333       2.120      SLICE_X55Y513       <hidden>
Min Period        n/a     SRL16E/CLK         n/a            1.213         3.333       2.120      SLICE_X55Y513       <hidden>
Low Pulse Width   Slow    NOC_NMU_HBM2E/CLK  n/a            1.000         1.667       0.667      NOC_NMU_HBM2E_X4Y0  design_1_i/axi_noc_0/inst/HBM00_AXI_nmu/bd_8be5_HBM00_AXI_nmu_0_top_INST/NOC_NMU_HBM2E_INST/CLK
Low Pulse Width   Fast    NOC_NMU_HBM2E/CLK  n/a            1.000         1.667       0.667      NOC_NMU_HBM2E_X4Y0  design_1_i/axi_noc_0/inst/HBM00_AXI_nmu/bd_8be5_HBM00_AXI_nmu_0_top_INST/NOC_NMU_HBM2E_INST/CLK
Low Pulse Width   Slow    NOC_NMU_HBM2E/CLK  n/a            1.000         1.667       0.667      NOC_NMU_HBM2E_X6Y0  design_1_i/axi_noc_0/inst/HBM01_AXI_nmu/bd_8be5_HBM01_AXI_nmu_0_top_INST/NOC_NMU_HBM2E_INST/CLK
Low Pulse Width   Fast    NOC_NMU_HBM2E/CLK  n/a            1.000         1.667       0.667      NOC_NMU_HBM2E_X6Y0  design_1_i/axi_noc_0/inst/HBM01_AXI_nmu/bd_8be5_HBM01_AXI_nmu_0_top_INST/NOC_NMU_HBM2E_INST/CLK
Low Pulse Width   Slow    NOC_NMU_HBM2E/CLK  n/a            1.000         1.667       0.667      NOC_NMU_HBM2E_X7Y0  design_1_i/axi_noc_0/inst/HBM02_AXI_nmu/bd_8be5_HBM02_AXI_nmu_0_top_INST/NOC_NMU_HBM2E_INST/CLK
Low Pulse Width   Fast    NOC_NMU_HBM2E/CLK  n/a            1.000         1.667       0.667      NOC_NMU_HBM2E_X7Y0  design_1_i/axi_noc_0/inst/HBM02_AXI_nmu/bd_8be5_HBM02_AXI_nmu_0_top_INST/NOC_NMU_HBM2E_INST/CLK
Low Pulse Width   Slow    NOC_NMU_HBM2E/CLK  n/a            1.000         1.667       0.667      NOC_NMU_HBM2E_X2Y0  design_1_i/axi_noc_0/inst/HBM03_AXI_nmu/bd_8be5_HBM03_AXI_nmu_0_top_INST/NOC_NMU_HBM2E_INST/CLK
Low Pulse Width   Fast    NOC_NMU_HBM2E/CLK  n/a            1.000         1.667       0.667      NOC_NMU_HBM2E_X2Y0  design_1_i/axi_noc_0/inst/HBM03_AXI_nmu/bd_8be5_HBM03_AXI_nmu_0_top_INST/NOC_NMU_HBM2E_INST/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.606         1.667       1.061      SLICE_X63Y524       <hidden>
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.606         1.667       1.061      SLICE_X63Y524       <hidden>
High Pulse Width  Slow    NOC_NMU_HBM2E/CLK  n/a            1.000         1.667       0.667      NOC_NMU_HBM2E_X4Y0  design_1_i/axi_noc_0/inst/HBM00_AXI_nmu/bd_8be5_HBM00_AXI_nmu_0_top_INST/NOC_NMU_HBM2E_INST/CLK
High Pulse Width  Fast    NOC_NMU_HBM2E/CLK  n/a            1.000         1.667       0.667      NOC_NMU_HBM2E_X4Y0  design_1_i/axi_noc_0/inst/HBM00_AXI_nmu/bd_8be5_HBM00_AXI_nmu_0_top_INST/NOC_NMU_HBM2E_INST/CLK
High Pulse Width  Slow    NOC_NMU_HBM2E/CLK  n/a            1.000         1.667       0.667      NOC_NMU_HBM2E_X6Y0  design_1_i/axi_noc_0/inst/HBM01_AXI_nmu/bd_8be5_HBM01_AXI_nmu_0_top_INST/NOC_NMU_HBM2E_INST/CLK
High Pulse Width  Fast    NOC_NMU_HBM2E/CLK  n/a            1.000         1.667       0.667      NOC_NMU_HBM2E_X6Y0  design_1_i/axi_noc_0/inst/HBM01_AXI_nmu/bd_8be5_HBM01_AXI_nmu_0_top_INST/NOC_NMU_HBM2E_INST/CLK
High Pulse Width  Slow    NOC_NMU_HBM2E/CLK  n/a            1.000         1.667       0.667      NOC_NMU_HBM2E_X7Y0  design_1_i/axi_noc_0/inst/HBM02_AXI_nmu/bd_8be5_HBM02_AXI_nmu_0_top_INST/NOC_NMU_HBM2E_INST/CLK
High Pulse Width  Fast    NOC_NMU_HBM2E/CLK  n/a            1.000         1.667       0.667      NOC_NMU_HBM2E_X7Y0  design_1_i/axi_noc_0/inst/HBM02_AXI_nmu/bd_8be5_HBM02_AXI_nmu_0_top_INST/NOC_NMU_HBM2E_INST/CLK
High Pulse Width  Slow    NOC_NMU_HBM2E/CLK  n/a            1.000         1.667       0.667      NOC_NMU_HBM2E_X2Y0  design_1_i/axi_noc_0/inst/HBM03_AXI_nmu/bd_8be5_HBM03_AXI_nmu_0_top_INST/NOC_NMU_HBM2E_INST/CLK
High Pulse Width  Fast    NOC_NMU_HBM2E/CLK  n/a            1.000         1.667       0.667      NOC_NMU_HBM2E_X2Y0  design_1_i/axi_noc_0/inst/HBM03_AXI_nmu/bd_8be5_HBM03_AXI_nmu_0_top_INST/NOC_NMU_HBM2E_INST/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.606         1.667       1.061      SLICE_X63Y524       <hidden>
High Pulse Width  Fast    SRL16E/CLK         n/a            0.606         1.667       1.061      SLICE_X63Y524       <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  i_pclk_tg
  To Clock:  i_pclk_tg

Setup :            0  Failing Endpoints,  Worst Slack       10.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.800ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg rise@13.333ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.165ns (7.346%)  route 2.081ns (92.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.330ns = ( 24.663 - 13.333 ) 
    Source Clock Delay      (SCD):    13.142ns
    Clock Pessimism Removal (CPR):    1.701ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.977ns (routing 2.109ns, distribution 1.868ns)
  Clock Net Delay (Destination): 3.470ns (routing 1.834ns, distribution 1.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.560     9.008    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.165 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.977    13.142    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X48Y509        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y509        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    13.233 f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.964    14.197    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X39Y481        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.074    14.271 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.117    15.388    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X46Y512        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.907    21.061    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.193 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.470    24.663    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X46Y512        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/C
                         clock pessimism              1.701    26.364    
                         clock uncertainty           -0.055    26.309    
    SLICE_X46Y512        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.121    26.188    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg
  -------------------------------------------------------------------
                         required time                         26.188    
                         arrival time                         -15.388    
  -------------------------------------------------------------------
                         slack                                 10.800    

Slack (MET) :             10.862ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg rise@13.333ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.165ns (7.553%)  route 2.020ns (92.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.330ns = ( 24.663 - 13.333 ) 
    Source Clock Delay      (SCD):    13.142ns
    Clock Pessimism Removal (CPR):    1.701ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.977ns (routing 2.109ns, distribution 1.868ns)
  Clock Net Delay (Destination): 3.471ns (routing 1.834ns, distribution 1.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.560     9.008    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.165 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.977    13.142    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X48Y509        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y509        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    13.233 f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.964    14.197    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X39Y481        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.074    14.271 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.056    15.327    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X42Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.907    21.061    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.193 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.471    24.663    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X42Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[24]/C
                         clock pessimism              1.701    26.365    
                         clock uncertainty           -0.055    26.310    
    SLICE_X42Y504        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.121    26.189    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[24]
  -------------------------------------------------------------------
                         required time                         26.189    
                         arrival time                         -15.327    
  -------------------------------------------------------------------
                         slack                                 10.862    

Slack (MET) :             10.862ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg rise@13.333ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.165ns (7.553%)  route 2.020ns (92.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.330ns = ( 24.663 - 13.333 ) 
    Source Clock Delay      (SCD):    13.142ns
    Clock Pessimism Removal (CPR):    1.701ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.977ns (routing 2.109ns, distribution 1.868ns)
  Clock Net Delay (Destination): 3.471ns (routing 1.834ns, distribution 1.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.560     9.008    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.165 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.977    13.142    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X48Y509        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y509        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    13.233 f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.964    14.197    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X39Y481        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.074    14.271 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.056    15.327    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X42Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.907    21.061    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.193 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.471    24.663    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X42Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[26]/C
                         clock pessimism              1.701    26.365    
                         clock uncertainty           -0.055    26.310    
    SLICE_X42Y504        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.121    26.189    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[26]
  -------------------------------------------------------------------
                         required time                         26.189    
                         arrival time                         -15.327    
  -------------------------------------------------------------------
                         slack                                 10.862    

Slack (MET) :             10.862ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg rise@13.333ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.165ns (7.553%)  route 2.020ns (92.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.330ns = ( 24.663 - 13.333 ) 
    Source Clock Delay      (SCD):    13.142ns
    Clock Pessimism Removal (CPR):    1.701ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.977ns (routing 2.109ns, distribution 1.868ns)
  Clock Net Delay (Destination): 3.471ns (routing 1.834ns, distribution 1.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.560     9.008    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.165 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.977    13.142    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X48Y509        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y509        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    13.233 f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.964    14.197    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X39Y481        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.074    14.271 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.056    15.327    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X42Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.907    21.061    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.193 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.471    24.663    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X42Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[29]/C
                         clock pessimism              1.701    26.365    
                         clock uncertainty           -0.055    26.310    
    SLICE_X42Y504        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.121    26.189    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[29]
  -------------------------------------------------------------------
                         required time                         26.189    
                         arrival time                         -15.327    
  -------------------------------------------------------------------
                         slack                                 10.862    

Slack (MET) :             10.862ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg rise@13.333ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.165ns (7.553%)  route 2.020ns (92.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.330ns = ( 24.663 - 13.333 ) 
    Source Clock Delay      (SCD):    13.142ns
    Clock Pessimism Removal (CPR):    1.701ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.977ns (routing 2.109ns, distribution 1.868ns)
  Clock Net Delay (Destination): 3.471ns (routing 1.834ns, distribution 1.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.560     9.008    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.165 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.977    13.142    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X48Y509        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y509        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    13.233 f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.964    14.197    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X39Y481        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.074    14.271 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.056    15.327    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X42Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.907    21.061    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.193 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.471    24.663    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X42Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[48]/C
                         clock pessimism              1.701    26.365    
                         clock uncertainty           -0.055    26.310    
    SLICE_X42Y504        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.121    26.189    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[48]
  -------------------------------------------------------------------
                         required time                         26.189    
                         arrival time                         -15.327    
  -------------------------------------------------------------------
                         slack                                 10.862    

Slack (MET) :             10.862ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg rise@13.333ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.165ns (7.553%)  route 2.020ns (92.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.330ns = ( 24.663 - 13.333 ) 
    Source Clock Delay      (SCD):    13.142ns
    Clock Pessimism Removal (CPR):    1.701ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.977ns (routing 2.109ns, distribution 1.868ns)
  Clock Net Delay (Destination): 3.471ns (routing 1.834ns, distribution 1.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.560     9.008    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.165 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.977    13.142    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X48Y509        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y509        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    13.233 f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.964    14.197    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X39Y481        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.074    14.271 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.056    15.327    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X42Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.907    21.061    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.193 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.471    24.663    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X42Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[55]/C
                         clock pessimism              1.701    26.365    
                         clock uncertainty           -0.055    26.310    
    SLICE_X42Y504        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.121    26.189    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[55]
  -------------------------------------------------------------------
                         required time                         26.189    
                         arrival time                         -15.327    
  -------------------------------------------------------------------
                         slack                                 10.862    

Slack (MET) :             10.862ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg rise@13.333ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.165ns (7.553%)  route 2.020ns (92.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.330ns = ( 24.663 - 13.333 ) 
    Source Clock Delay      (SCD):    13.142ns
    Clock Pessimism Removal (CPR):    1.701ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.977ns (routing 2.109ns, distribution 1.868ns)
  Clock Net Delay (Destination): 3.471ns (routing 1.834ns, distribution 1.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.560     9.008    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.165 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.977    13.142    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X48Y509        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y509        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    13.233 f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.964    14.197    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X39Y481        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.074    14.271 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.056    15.327    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X42Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.907    21.061    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.193 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.471    24.663    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X42Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[56]/C
                         clock pessimism              1.701    26.365    
                         clock uncertainty           -0.055    26.310    
    SLICE_X42Y504        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.121    26.189    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[56]
  -------------------------------------------------------------------
                         required time                         26.189    
                         arrival time                         -15.327    
  -------------------------------------------------------------------
                         slack                                 10.862    

Slack (MET) :             10.862ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg rise@13.333ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.165ns (7.553%)  route 2.020ns (92.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.330ns = ( 24.663 - 13.333 ) 
    Source Clock Delay      (SCD):    13.142ns
    Clock Pessimism Removal (CPR):    1.701ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.977ns (routing 2.109ns, distribution 1.868ns)
  Clock Net Delay (Destination): 3.471ns (routing 1.834ns, distribution 1.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.560     9.008    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.165 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.977    13.142    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X48Y509        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y509        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    13.233 f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.964    14.197    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X39Y481        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.074    14.271 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.056    15.327    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X42Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.907    21.061    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.193 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.471    24.663    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X42Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[59]/C
                         clock pessimism              1.701    26.365    
                         clock uncertainty           -0.055    26.310    
    SLICE_X42Y504        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.121    26.189    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[59]
  -------------------------------------------------------------------
                         required time                         26.189    
                         arrival time                         -15.327    
  -------------------------------------------------------------------
                         slack                                 10.862    

Slack (MET) :             10.862ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[66]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg rise@13.333ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.165ns (7.553%)  route 2.020ns (92.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.330ns = ( 24.663 - 13.333 ) 
    Source Clock Delay      (SCD):    13.142ns
    Clock Pessimism Removal (CPR):    1.701ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.977ns (routing 2.109ns, distribution 1.868ns)
  Clock Net Delay (Destination): 3.471ns (routing 1.834ns, distribution 1.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.560     9.008    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.165 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.977    13.142    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X48Y509        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y509        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    13.233 f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.964    14.197    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X39Y481        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.074    14.271 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.056    15.327    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X42Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[66]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.907    21.061    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.193 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.471    24.663    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X42Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[66]/C
                         clock pessimism              1.701    26.365    
                         clock uncertainty           -0.055    26.310    
    SLICE_X42Y504        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.121    26.189    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[66]
  -------------------------------------------------------------------
                         required time                         26.189    
                         arrival time                         -15.327    
  -------------------------------------------------------------------
                         slack                                 10.862    

Slack (MET) :             10.862ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[69]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg rise@13.333ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.165ns (7.553%)  route 2.020ns (92.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.330ns = ( 24.663 - 13.333 ) 
    Source Clock Delay      (SCD):    13.142ns
    Clock Pessimism Removal (CPR):    1.701ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.977ns (routing 2.109ns, distribution 1.868ns)
  Clock Net Delay (Destination): 3.471ns (routing 1.834ns, distribution 1.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.560     9.008    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.165 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.977    13.142    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X48Y509        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y509        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    13.233 f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.964    14.197    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X39Y481        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.074    14.271 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.056    15.327    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X42Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[69]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.907    21.061    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.193 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.471    24.663    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X42Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[69]/C
                         clock pessimism              1.701    26.365    
                         clock uncertainty           -0.055    26.310    
    SLICE_X42Y504        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.121    26.189    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[69]
  -------------------------------------------------------------------
                         required time                         26.189    
                         arrival time                         -15.327    
  -------------------------------------------------------------------
                         slack                                 10.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg rise@0.000ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.049ns (29.697%)  route 0.116ns (70.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.428ns
    Source Clock Delay      (SCD):    7.672ns
    Clock Pessimism Removal (CPR):    1.695ns
  Clock Net Delay (Source):      2.343ns (routing 1.222ns, distribution 1.121ns)
  Clock Net Delay (Destination): 2.839ns (routing 1.515ns, distribution 1.323ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.666     5.236    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.329 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.343     7.672    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X37Y477        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y477        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.049     7.721 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[97]/Q
                         net (fo=1, routed)           0.116     7.837    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd[97]
    SLICE_X38Y477        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.290     6.469    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.589 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.839     9.428    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X38Y477        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[97]/C
                         clock pessimism             -1.695     7.733    
    SLICE_X38Y477        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.035     7.768    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[97]
  -------------------------------------------------------------------
                         required time                         -7.768    
                         arrival time                           7.837    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[232]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[232]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg rise@0.000ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.050ns (30.121%)  route 0.116ns (69.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.428ns
    Source Clock Delay      (SCD):    7.672ns
    Clock Pessimism Removal (CPR):    1.695ns
  Clock Net Delay (Source):      2.343ns (routing 1.222ns, distribution 1.121ns)
  Clock Net Delay (Destination): 2.839ns (routing 1.515ns, distribution 1.323ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.666     5.236    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.329 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.343     7.672    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X37Y477        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[232]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y477        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.050     7.722 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[232]/Q
                         net (fo=1, routed)           0.116     7.838    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd[232]
    SLICE_X38Y477        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[232]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.290     6.469    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.589 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.839     9.428    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X38Y477        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[232]/C
                         clock pessimism             -1.695     7.733    
    SLICE_X38Y477        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     7.768    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[232]
  -------------------------------------------------------------------
                         required time                         -7.768    
                         arrival time                           7.838    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[183]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[183]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg rise@0.000ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.049ns (29.167%)  route 0.119ns (70.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.428ns
    Source Clock Delay      (SCD):    7.672ns
    Clock Pessimism Removal (CPR):    1.695ns
  Clock Net Delay (Source):      2.343ns (routing 1.222ns, distribution 1.121ns)
  Clock Net Delay (Destination): 2.839ns (routing 1.515ns, distribution 1.323ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.666     5.236    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.329 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.343     7.672    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X37Y477        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[183]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y477        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     7.721 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[183]/Q
                         net (fo=1, routed)           0.119     7.840    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd[183]
    SLICE_X38Y477        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.290     6.469    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.589 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.839     9.428    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X38Y477        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[183]/C
                         clock pessimism             -1.695     7.733    
    SLICE_X38Y477        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     7.768    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[183]
  -------------------------------------------------------------------
                         required time                         -7.768    
                         arrival time                           7.840    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg rise@0.000ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.048ns (28.402%)  route 0.121ns (71.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.428ns
    Source Clock Delay      (SCD):    7.672ns
    Clock Pessimism Removal (CPR):    1.695ns
  Clock Net Delay (Source):      2.343ns (routing 1.222ns, distribution 1.121ns)
  Clock Net Delay (Destination): 2.839ns (routing 1.515ns, distribution 1.323ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.666     5.236    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.329 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.343     7.672    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X37Y477        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y477        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     7.720 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[57]/Q
                         net (fo=1, routed)           0.121     7.841    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd[57]
    SLICE_X38Y477        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.290     6.469    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.589 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.839     9.428    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X38Y477        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[57]/C
                         clock pessimism             -1.695     7.733    
    SLICE_X38Y477        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.034     7.767    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[57]
  -------------------------------------------------------------------
                         required time                         -7.767    
                         arrival time                           7.841    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg rise@0.000ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.048ns (22.641%)  route 0.164ns (77.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.418ns
    Source Clock Delay      (SCD):    7.665ns
    Clock Pessimism Removal (CPR):    1.653ns
  Clock Net Delay (Source):      2.336ns (routing 1.222ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.829ns (routing 1.515ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.666     5.236    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.329 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.336     7.665    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X43Y473        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y473        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     7.713 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[53]/Q
                         net (fo=1, routed)           0.164     7.877    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd[53]
    SLICE_X44Y473        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.290     6.469    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.589 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.829     9.418    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X44Y473        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[53]/C
                         clock pessimism             -1.653     7.765    
    SLICE_X44Y473        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.034     7.799    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[53]
  -------------------------------------------------------------------
                         required time                         -7.799    
                         arrival time                           7.877    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg rise@0.000ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.049ns (23.005%)  route 0.164ns (76.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.418ns
    Source Clock Delay      (SCD):    7.665ns
    Clock Pessimism Removal (CPR):    1.653ns
  Clock Net Delay (Source):      2.336ns (routing 1.222ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.829ns (routing 1.515ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.666     5.236    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.329 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.336     7.665    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X43Y473        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y473        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.049     7.714 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[76]/Q
                         net (fo=1, routed)           0.164     7.878    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd[76]
    SLICE_X44Y473        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.290     6.469    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.589 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.829     9.418    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X44Y473        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[76]/C
                         clock pessimism             -1.653     7.765    
    SLICE_X44Y473        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.035     7.800    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[76]
  -------------------------------------------------------------------
                         required time                         -7.800    
                         arrival time                           7.878    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[222]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[222]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg rise@0.000ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.048ns (22.641%)  route 0.164ns (77.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.433ns
    Source Clock Delay      (SCD):    7.682ns
    Clock Pessimism Removal (CPR):    1.653ns
  Clock Net Delay (Source):      2.353ns (routing 1.222ns, distribution 1.131ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.515ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.666     5.236    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.329 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.353     7.682    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X43Y503        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[222]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y503        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     7.730 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[222]/Q
                         net (fo=1, routed)           0.164     7.894    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act[222]
    SLICE_X44Y503        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[222]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.290     6.469    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.589 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.844     9.433    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X44Y503        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[222]/C
                         clock pessimism             -1.653     7.780    
    SLICE_X44Y503        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.034     7.814    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[222]
  -------------------------------------------------------------------
                         required time                         -7.814    
                         arrival time                           7.894    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg rise@0.000ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.685%)  route 0.167ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.418ns
    Source Clock Delay      (SCD):    7.665ns
    Clock Pessimism Removal (CPR):    1.653ns
  Clock Net Delay (Source):      2.336ns (routing 1.222ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.829ns (routing 1.515ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.666     5.236    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.329 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.336     7.665    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X43Y473        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y473        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     7.714 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[30]/Q
                         net (fo=1, routed)           0.167     7.881    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd[30]
    SLICE_X44Y473        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.290     6.469    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.589 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.829     9.418    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X44Y473        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[30]/C
                         clock pessimism             -1.653     7.765    
    SLICE_X44Y473        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.035     7.800    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[30]
  -------------------------------------------------------------------
                         required time                         -7.800    
                         arrival time                           7.881    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg rise@0.000ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.050ns (29.940%)  route 0.117ns (70.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.437ns
    Source Clock Delay      (SCD):    7.693ns
    Clock Pessimism Removal (CPR):    1.695ns
  Clock Net Delay (Source):      2.364ns (routing 1.222ns, distribution 1.142ns)
  Clock Net Delay (Destination): 2.848ns (routing 1.515ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.666     5.236    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.329 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.364     7.693    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X42Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y504        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050     7.743 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[59]/Q
                         net (fo=1, routed)           0.117     7.860    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act[59]
    SLICE_X41Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.290     6.469    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.589 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.848     9.437    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X41Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[59]/C
                         clock pessimism             -1.695     7.742    
    SLICE_X41Y504        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.035     7.777    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[59]
  -------------------------------------------------------------------
                         required time                         -7.777    
                         arrival time                           7.860    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg rise@0.000ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.050ns (30.121%)  route 0.116ns (69.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.440ns
    Source Clock Delay      (SCD):    7.698ns
    Clock Pessimism Removal (CPR):    1.695ns
  Clock Net Delay (Source):      2.369ns (routing 1.222ns, distribution 1.147ns)
  Clock Net Delay (Destination): 2.851ns (routing 1.515ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.666     5.236    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.329 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.369     7.698    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X44Y501        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y501        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     7.748 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[68]/Q
                         net (fo=1, routed)           0.116     7.864    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd[68]
    SLICE_X45Y501        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.290     6.469    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.589 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.851     9.440    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X45Y501        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[68]/C
                         clock pessimism             -1.695     7.745    
    SLICE_X45Y501        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     7.780    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[68]
  -------------------------------------------------------------------
                         required time                         -7.780    
                         arrival time                           7.864    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_pclk_tg
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { design_1_i/noc_tg/inst/u_tg_PCLK/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.176         13.333      12.157     RAMB36_X1Y134  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.176         13.333      12.157     RAMB36_X1Y134  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.176         13.333      12.157     RAMB36_X1Y132  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.176         13.333      12.157     RAMB36_X1Y132  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.176         13.333      12.157     RAMB36_X1Y129  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.176         13.333      12.157     RAMB36_X1Y129  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.176         13.333      12.157     RAMB36_X1Y131  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.176         13.333      12.157     RAMB36_X1Y131  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.176         13.333      12.157     RAMB36_X1Y130  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.176         13.333      12.157     RAMB36_X1Y130  <hidden>
Low Pulse Width   Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X1Y134  <hidden>
Low Pulse Width   Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X1Y134  <hidden>
Low Pulse Width   Slow    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X1Y134  <hidden>
Low Pulse Width   Fast    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X1Y134  <hidden>
Low Pulse Width   Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X1Y132  <hidden>
Low Pulse Width   Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X1Y132  <hidden>
Low Pulse Width   Slow    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X1Y132  <hidden>
Low Pulse Width   Fast    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X1Y132  <hidden>
Low Pulse Width   Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X1Y129  <hidden>
Low Pulse Width   Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X1Y129  <hidden>
High Pulse Width  Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X1Y134  <hidden>
High Pulse Width  Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X1Y134  <hidden>
High Pulse Width  Slow    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X1Y134  <hidden>
High Pulse Width  Fast    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X1Y134  <hidden>
High Pulse Width  Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X1Y132  <hidden>
High Pulse Width  Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X1Y132  <hidden>
High Pulse Width  Slow    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X1Y132  <hidden>
High Pulse Width  Fast    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X1Y132  <hidden>
High Pulse Width  Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X1Y129  <hidden>
High Pulse Width  Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X1Y129  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  i_pclk_tg_1
  To Clock:  i_pclk_tg_1

Setup :            0  Failing Endpoints,  Worst Slack       10.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.131ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_1 rise@13.333ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.180ns (6.334%)  route 2.662ns (93.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.068ns = ( 24.401 - 13.333 ) 
    Source Clock Delay      (SCD):    12.847ns
    Clock Pessimism Removal (CPR):    1.595ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.792ns (routing 1.949ns, distribution 1.843ns)
  Clock Net Delay (Destination): 3.299ns (routing 1.700ns, distribution 1.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.450     8.898    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.055 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.792    12.847    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X66Y509        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y509        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092    12.939 f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.837    13.776    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X75Y476        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088    13.864 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.825    15.689    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X66Y574        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.816    20.970    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.102 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.299    24.401    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X66Y574        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/C
                         clock pessimism              1.595    25.996    
                         clock uncertainty           -0.055    25.941    
    SLICE_X66Y574        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.121    25.820    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg
  -------------------------------------------------------------------
                         required time                         25.820    
                         arrival time                         -15.689    
  -------------------------------------------------------------------
                         slack                                 10.131    

Slack (MET) :             10.254ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[109]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_1 rise@13.333ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.180ns (6.528%)  route 2.577ns (93.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.106ns = ( 24.439 - 13.333 ) 
    Source Clock Delay      (SCD):    12.847ns
    Clock Pessimism Removal (CPR):    1.595ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.792ns (routing 1.949ns, distribution 1.843ns)
  Clock Net Delay (Destination): 3.338ns (routing 1.700ns, distribution 1.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.450     8.898    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.055 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.792    12.847    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X66Y509        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y509        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092    12.939 f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.837    13.776    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X75Y476        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088    13.864 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.741    15.604    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X70Y536        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[109]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.816    20.970    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.102 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.338    24.439    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X70Y536        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[109]/C
                         clock pessimism              1.595    26.034    
                         clock uncertainty           -0.055    25.979    
    SLICE_X70Y536        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.121    25.858    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[109]
  -------------------------------------------------------------------
                         required time                         25.858    
                         arrival time                         -15.604    
  -------------------------------------------------------------------
                         slack                                 10.254    

Slack (MET) :             10.254ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[125]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_1 rise@13.333ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.180ns (6.528%)  route 2.577ns (93.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.106ns = ( 24.439 - 13.333 ) 
    Source Clock Delay      (SCD):    12.847ns
    Clock Pessimism Removal (CPR):    1.595ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.792ns (routing 1.949ns, distribution 1.843ns)
  Clock Net Delay (Destination): 3.338ns (routing 1.700ns, distribution 1.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.450     8.898    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.055 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.792    12.847    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X66Y509        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y509        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092    12.939 f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.837    13.776    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X75Y476        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088    13.864 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.741    15.604    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X70Y536        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[125]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.816    20.970    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.102 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.338    24.439    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X70Y536        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[125]/C
                         clock pessimism              1.595    26.034    
                         clock uncertainty           -0.055    25.979    
    SLICE_X70Y536        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.121    25.858    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[125]
  -------------------------------------------------------------------
                         required time                         25.858    
                         arrival time                         -15.604    
  -------------------------------------------------------------------
                         slack                                 10.254    

Slack (MET) :             10.254ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[195]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_1 rise@13.333ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.180ns (6.528%)  route 2.577ns (93.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.106ns = ( 24.439 - 13.333 ) 
    Source Clock Delay      (SCD):    12.847ns
    Clock Pessimism Removal (CPR):    1.595ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.792ns (routing 1.949ns, distribution 1.843ns)
  Clock Net Delay (Destination): 3.338ns (routing 1.700ns, distribution 1.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.450     8.898    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.055 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.792    12.847    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X66Y509        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y509        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092    12.939 f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.837    13.776    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X75Y476        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088    13.864 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.741    15.604    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X70Y536        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[195]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.816    20.970    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.102 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.338    24.439    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X70Y536        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[195]/C
                         clock pessimism              1.595    26.034    
                         clock uncertainty           -0.055    25.979    
    SLICE_X70Y536        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.121    25.858    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[195]
  -------------------------------------------------------------------
                         required time                         25.858    
                         arrival time                         -15.604    
  -------------------------------------------------------------------
                         slack                                 10.254    

Slack (MET) :             10.254ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_1 rise@13.333ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.180ns (6.528%)  route 2.577ns (93.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.106ns = ( 24.439 - 13.333 ) 
    Source Clock Delay      (SCD):    12.847ns
    Clock Pessimism Removal (CPR):    1.595ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.792ns (routing 1.949ns, distribution 1.843ns)
  Clock Net Delay (Destination): 3.338ns (routing 1.700ns, distribution 1.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.450     8.898    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.055 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.792    12.847    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X66Y509        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y509        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092    12.939 f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.837    13.776    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X75Y476        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088    13.864 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.741    15.604    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X70Y536        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.816    20.970    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.102 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.338    24.439    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X70Y536        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[1]/C
                         clock pessimism              1.595    26.034    
                         clock uncertainty           -0.055    25.979    
    SLICE_X70Y536        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.121    25.858    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[1]
  -------------------------------------------------------------------
                         required time                         25.858    
                         arrival time                         -15.604    
  -------------------------------------------------------------------
                         slack                                 10.254    

Slack (MET) :             10.254ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[204]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_1 rise@13.333ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.180ns (6.528%)  route 2.577ns (93.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.106ns = ( 24.439 - 13.333 ) 
    Source Clock Delay      (SCD):    12.847ns
    Clock Pessimism Removal (CPR):    1.595ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.792ns (routing 1.949ns, distribution 1.843ns)
  Clock Net Delay (Destination): 3.338ns (routing 1.700ns, distribution 1.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.450     8.898    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.055 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.792    12.847    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X66Y509        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y509        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092    12.939 f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.837    13.776    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X75Y476        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088    13.864 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.741    15.604    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X70Y536        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[204]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.816    20.970    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.102 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.338    24.439    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X70Y536        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[204]/C
                         clock pessimism              1.595    26.034    
                         clock uncertainty           -0.055    25.979    
    SLICE_X70Y536        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.121    25.858    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[204]
  -------------------------------------------------------------------
                         required time                         25.858    
                         arrival time                         -15.604    
  -------------------------------------------------------------------
                         slack                                 10.254    

Slack (MET) :             10.254ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_1 rise@13.333ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.180ns (6.528%)  route 2.577ns (93.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.106ns = ( 24.439 - 13.333 ) 
    Source Clock Delay      (SCD):    12.847ns
    Clock Pessimism Removal (CPR):    1.595ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.792ns (routing 1.949ns, distribution 1.843ns)
  Clock Net Delay (Destination): 3.338ns (routing 1.700ns, distribution 1.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.450     8.898    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.055 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.792    12.847    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X66Y509        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y509        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092    12.939 f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.837    13.776    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X75Y476        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088    13.864 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.741    15.604    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X70Y536        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.816    20.970    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.102 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.338    24.439    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X70Y536        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[20]/C
                         clock pessimism              1.595    26.034    
                         clock uncertainty           -0.055    25.979    
    SLICE_X70Y536        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.121    25.858    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[20]
  -------------------------------------------------------------------
                         required time                         25.858    
                         arrival time                         -15.604    
  -------------------------------------------------------------------
                         slack                                 10.254    

Slack (MET) :             10.254ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_1 rise@13.333ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.180ns (6.528%)  route 2.577ns (93.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.106ns = ( 24.439 - 13.333 ) 
    Source Clock Delay      (SCD):    12.847ns
    Clock Pessimism Removal (CPR):    1.595ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.792ns (routing 1.949ns, distribution 1.843ns)
  Clock Net Delay (Destination): 3.338ns (routing 1.700ns, distribution 1.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.450     8.898    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.055 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.792    12.847    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X66Y509        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y509        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092    12.939 f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.837    13.776    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X75Y476        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088    13.864 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.741    15.604    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X70Y536        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.816    20.970    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.102 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.338    24.439    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X70Y536        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[27]/C
                         clock pessimism              1.595    26.034    
                         clock uncertainty           -0.055    25.979    
    SLICE_X70Y536        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.121    25.858    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[27]
  -------------------------------------------------------------------
                         required time                         25.858    
                         arrival time                         -15.604    
  -------------------------------------------------------------------
                         slack                                 10.254    

Slack (MET) :             10.254ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[68]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_1 rise@13.333ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.180ns (6.528%)  route 2.577ns (93.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.106ns = ( 24.439 - 13.333 ) 
    Source Clock Delay      (SCD):    12.847ns
    Clock Pessimism Removal (CPR):    1.595ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.792ns (routing 1.949ns, distribution 1.843ns)
  Clock Net Delay (Destination): 3.338ns (routing 1.700ns, distribution 1.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.450     8.898    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.055 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.792    12.847    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X66Y509        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y509        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092    12.939 f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.837    13.776    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X75Y476        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088    13.864 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.741    15.604    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X70Y536        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[68]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.816    20.970    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.102 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.338    24.439    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X70Y536        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[68]/C
                         clock pessimism              1.595    26.034    
                         clock uncertainty           -0.055    25.979    
    SLICE_X70Y536        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.121    25.858    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[68]
  -------------------------------------------------------------------
                         required time                         25.858    
                         arrival time                         -15.604    
  -------------------------------------------------------------------
                         slack                                 10.254    

Slack (MET) :             10.254ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[106]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_1 rise@13.333ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.180ns (6.528%)  route 2.577ns (93.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.106ns = ( 24.439 - 13.333 ) 
    Source Clock Delay      (SCD):    12.847ns
    Clock Pessimism Removal (CPR):    1.595ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.792ns (routing 1.949ns, distribution 1.843ns)
  Clock Net Delay (Destination): 3.338ns (routing 1.700ns, distribution 1.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.450     8.898    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.055 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.792    12.847    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X66Y509        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y509        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092    12.939 f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.837    13.776    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X75Y476        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088    13.864 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.741    15.604    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X70Y536        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[106]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.816    20.970    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.102 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.338    24.439    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X70Y536        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[106]/C
                         clock pessimism              1.595    26.034    
                         clock uncertainty           -0.055    25.979    
    SLICE_X70Y536        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.121    25.858    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[106]
  -------------------------------------------------------------------
                         required time                         25.858    
                         arrival time                         -15.604    
  -------------------------------------------------------------------
                         slack                                 10.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[237]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[237]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_1 rise@0.000ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.049ns (26.203%)  route 0.138ns (73.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.202ns
    Source Clock Delay      (SCD):    7.507ns
    Clock Pessimism Removal (CPR):    1.602ns
  Clock Net Delay (Source):      2.242ns (routing 1.133ns, distribution 1.109ns)
  Clock Net Delay (Destination): 2.696ns (routing 1.397ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.602     5.172    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.265 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.242     7.507    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X70Y475        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[237]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y475        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     7.556 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[237]/Q
                         net (fo=1, routed)           0.138     7.694    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act[237]
    SLICE_X70Y476        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[237]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.207     6.386    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.506 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.696     9.202    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X70Y476        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[237]/C
                         clock pessimism             -1.602     7.600    
    SLICE_X70Y476        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.035     7.635    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[237]
  -------------------------------------------------------------------
                         required time                         -7.635    
                         arrival time                           7.694    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_1 rise@0.000ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.202ns
    Source Clock Delay      (SCD):    7.507ns
    Clock Pessimism Removal (CPR):    1.602ns
  Clock Net Delay (Source):      2.242ns (routing 1.133ns, distribution 1.109ns)
  Clock Net Delay (Destination): 2.696ns (routing 1.397ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.602     5.172    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.265 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.242     7.507    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X70Y475        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y475        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     7.556 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[61]/Q
                         net (fo=1, routed)           0.142     7.698    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act[61]
    SLICE_X70Y476        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.207     6.386    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.506 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.696     9.202    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X70Y476        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[61]/C
                         clock pessimism             -1.602     7.600    
    SLICE_X70Y476        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     7.635    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[61]
  -------------------------------------------------------------------
                         required time                         -7.635    
                         arrival time                           7.698    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[211]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[211]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_1 rise@0.000ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.050ns (31.056%)  route 0.111ns (68.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.203ns
    Source Clock Delay      (SCD):    7.507ns
    Clock Pessimism Removal (CPR):    1.641ns
  Clock Net Delay (Source):      2.242ns (routing 1.133ns, distribution 1.109ns)
  Clock Net Delay (Destination): 2.697ns (routing 1.397ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.602     5.172    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.265 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.242     7.507    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X70Y475        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[211]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y475        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     7.557 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[211]/Q
                         net (fo=1, routed)           0.111     7.668    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act[211]
    SLICE_X70Y474        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[211]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.207     6.386    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.506 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.697     9.203    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X70Y474        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[211]/C
                         clock pessimism             -1.641     7.561    
    SLICE_X70Y474        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.035     7.596    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[211]
  -------------------------------------------------------------------
                         required time                         -7.596    
                         arrival time                           7.668    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_1 rise@0.000ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.050ns (30.675%)  route 0.113ns (69.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.203ns
    Source Clock Delay      (SCD):    7.506ns
    Clock Pessimism Removal (CPR):    1.641ns
  Clock Net Delay (Source):      2.241ns (routing 1.133ns, distribution 1.108ns)
  Clock Net Delay (Destination): 2.697ns (routing 1.397ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.602     5.172    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.265 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.241     7.506    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X68Y475        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y475        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     7.556 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[101]/Q
                         net (fo=1, routed)           0.113     7.669    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act[101]
    SLICE_X68Y474        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.207     6.386    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.506 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.697     9.203    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X68Y474        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[101]/C
                         clock pessimism             -1.641     7.561    
    SLICE_X68Y474        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.035     7.596    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[101]
  -------------------------------------------------------------------
                         required time                         -7.596    
                         arrival time                           7.669    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[208]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[208]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_1 rise@0.000ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.050ns (30.675%)  route 0.113ns (69.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.203ns
    Source Clock Delay      (SCD):    7.506ns
    Clock Pessimism Removal (CPR):    1.641ns
  Clock Net Delay (Source):      2.241ns (routing 1.133ns, distribution 1.108ns)
  Clock Net Delay (Destination): 2.697ns (routing 1.397ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.602     5.172    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.265 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.241     7.506    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X68Y475        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[208]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y475        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     7.556 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[208]/Q
                         net (fo=1, routed)           0.113     7.669    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act[208]
    SLICE_X68Y474        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.207     6.386    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.506 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.697     9.203    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X68Y474        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[208]/C
                         clock pessimism             -1.641     7.561    
    SLICE_X68Y474        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     7.596    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[208]
  -------------------------------------------------------------------
                         required time                         -7.596    
                         arrival time                           7.669    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[216]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[216]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_1 rise@0.000ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.050ns (30.864%)  route 0.112ns (69.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.203ns
    Source Clock Delay      (SCD):    7.507ns
    Clock Pessimism Removal (CPR):    1.641ns
  Clock Net Delay (Source):      2.242ns (routing 1.133ns, distribution 1.109ns)
  Clock Net Delay (Destination): 2.697ns (routing 1.397ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.602     5.172    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.265 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.242     7.507    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X70Y475        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[216]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y475        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     7.557 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[216]/Q
                         net (fo=1, routed)           0.112     7.669    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act[216]
    SLICE_X70Y474        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[216]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.207     6.386    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.506 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.697     9.203    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X70Y474        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[216]/C
                         clock pessimism             -1.641     7.561    
    SLICE_X70Y474        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     7.596    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[216]
  -------------------------------------------------------------------
                         required time                         -7.596    
                         arrival time                           7.669    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[150]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[150]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_1 rise@0.000ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.050ns (31.056%)  route 0.111ns (68.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.206ns
    Source Clock Delay      (SCD):    7.511ns
    Clock Pessimism Removal (CPR):    1.641ns
  Clock Net Delay (Source):      2.246ns (routing 1.133ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.700ns (routing 1.397ns, distribution 1.302ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.602     5.172    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.265 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.246     7.511    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X70Y473        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[150]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y473        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     7.561 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[150]/Q
                         net (fo=1, routed)           0.111     7.672    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act[150]
    SLICE_X70Y472        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[150]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.207     6.386    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.506 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.700     9.206    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X70Y472        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[150]/C
                         clock pessimism             -1.641     7.564    
    SLICE_X70Y472        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.035     7.599    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[150]
  -------------------------------------------------------------------
                         required time                         -7.599    
                         arrival time                           7.672    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_1 rise@0.000ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.050ns (30.675%)  route 0.113ns (69.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.206ns
    Source Clock Delay      (SCD):    7.510ns
    Clock Pessimism Removal (CPR):    1.641ns
  Clock Net Delay (Source):      2.245ns (routing 1.133ns, distribution 1.112ns)
  Clock Net Delay (Destination): 2.700ns (routing 1.397ns, distribution 1.302ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.602     5.172    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.265 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.245     7.510    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X68Y473        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y473        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     7.560 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[25]/Q
                         net (fo=1, routed)           0.113     7.673    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act[25]
    SLICE_X68Y472        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.207     6.386    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.506 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.700     9.206    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X68Y472        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[25]/C
                         clock pessimism             -1.641     7.564    
    SLICE_X68Y472        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.035     7.599    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[25]
  -------------------------------------------------------------------
                         required time                         -7.599    
                         arrival time                           7.673    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_1 rise@0.000ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.050ns (30.675%)  route 0.113ns (69.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.206ns
    Source Clock Delay      (SCD):    7.510ns
    Clock Pessimism Removal (CPR):    1.641ns
  Clock Net Delay (Source):      2.245ns (routing 1.133ns, distribution 1.112ns)
  Clock Net Delay (Destination): 2.700ns (routing 1.397ns, distribution 1.302ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.602     5.172    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.265 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.245     7.510    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X68Y473        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y473        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     7.560 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[29]/Q
                         net (fo=1, routed)           0.113     7.673    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act[29]
    SLICE_X68Y472        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.207     6.386    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.506 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.700     9.206    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X68Y472        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[29]/C
                         clock pessimism             -1.641     7.564    
    SLICE_X68Y472        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.035     7.599    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[29]
  -------------------------------------------------------------------
                         required time                         -7.599    
                         arrival time                           7.673    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[232]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[232]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_1 rise@0.000ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.050ns (30.675%)  route 0.113ns (69.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.203ns
    Source Clock Delay      (SCD):    7.507ns
    Clock Pessimism Removal (CPR):    1.641ns
  Clock Net Delay (Source):      2.242ns (routing 1.133ns, distribution 1.109ns)
  Clock Net Delay (Destination): 2.697ns (routing 1.397ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.602     5.172    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.265 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.242     7.507    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X70Y475        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[232]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y475        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     7.557 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[232]/Q
                         net (fo=1, routed)           0.113     7.670    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act[232]
    SLICE_X70Y474        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[232]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.207     6.386    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.506 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.697     9.203    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X70Y474        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[232]/C
                         clock pessimism             -1.641     7.561    
    SLICE_X70Y474        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     7.596    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[232]
  -------------------------------------------------------------------
                         required time                         -7.596    
                         arrival time                           7.670    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_pclk_tg_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { design_1_i/noc_tg_1/inst/u_tg_PCLK/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.176         13.333      12.157     RAMB36_X2Y146  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.176         13.333      12.157     RAMB36_X2Y146  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.176         13.333      12.157     RAMB36_X2Y145  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.176         13.333      12.157     RAMB36_X2Y145  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.176         13.333      12.157     RAMB36_X2Y143  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.176         13.333      12.157     RAMB36_X2Y143  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.176         13.333      12.157     RAMB36_X2Y142  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.176         13.333      12.157     RAMB36_X2Y142  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.176         13.333      12.157     RAMB36_X2Y144  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.176         13.333      12.157     RAMB36_X2Y144  <hidden>
Low Pulse Width   Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y146  <hidden>
Low Pulse Width   Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y146  <hidden>
Low Pulse Width   Slow    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X2Y146  <hidden>
Low Pulse Width   Fast    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X2Y146  <hidden>
Low Pulse Width   Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y145  <hidden>
Low Pulse Width   Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y145  <hidden>
Low Pulse Width   Slow    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X2Y145  <hidden>
Low Pulse Width   Fast    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X2Y145  <hidden>
Low Pulse Width   Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y143  <hidden>
Low Pulse Width   Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y143  <hidden>
High Pulse Width  Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y146  <hidden>
High Pulse Width  Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y146  <hidden>
High Pulse Width  Slow    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X2Y146  <hidden>
High Pulse Width  Fast    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X2Y146  <hidden>
High Pulse Width  Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y145  <hidden>
High Pulse Width  Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y145  <hidden>
High Pulse Width  Slow    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X2Y145  <hidden>
High Pulse Width  Fast    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X2Y145  <hidden>
High Pulse Width  Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y143  <hidden>
High Pulse Width  Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y143  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  i_pclk_tg_2
  To Clock:  i_pclk_tg_2

Setup :            0  Failing Endpoints,  Worst Slack       10.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.820ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_2 rise@13.333ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.211ns (9.761%)  route 1.951ns (90.239%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.601ns = ( 23.935 - 13.333 ) 
    Source Clock Delay      (SCD):    12.252ns
    Clock Pessimism Removal (CPR):    1.475ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.502ns (routing 1.684ns, distribution 1.817ns)
  Clock Net Delay (Destination): 3.082ns (routing 1.499ns, distribution 1.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.145     8.593    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     8.750 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.502    12.252    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X104Y509       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y509       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    12.343 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.545    12.888    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X109Y479       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.120    13.008 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.406    14.414    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X106Y574       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.567    20.721    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    20.853 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.082    23.935    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X106Y574       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/C
                         clock pessimism              1.475    25.410    
                         clock uncertainty           -0.055    25.355    
    SLICE_X106Y574       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.121    25.234    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg
  -------------------------------------------------------------------
                         required time                         25.234    
                         arrival time                         -14.414    
  -------------------------------------------------------------------
                         slack                                 10.820    

Slack (MET) :             10.920ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_2 rise@13.333ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.211ns (10.137%)  route 1.871ns (89.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.621ns = ( 23.954 - 13.333 ) 
    Source Clock Delay      (SCD):    12.252ns
    Clock Pessimism Removal (CPR):    1.475ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.502ns (routing 1.684ns, distribution 1.817ns)
  Clock Net Delay (Destination): 3.101ns (routing 1.499ns, distribution 1.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.145     8.593    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     8.750 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.502    12.252    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X104Y509       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y509       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    12.343 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.545    12.888    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X109Y479       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.120    13.008 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.326    14.334    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X110Y560       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.567    20.721    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    20.853 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.101    23.954    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X110Y560       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[18]/C
                         clock pessimism              1.475    25.429    
                         clock uncertainty           -0.055    25.374    
    SLICE_X110Y560       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.121    25.253    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[18]
  -------------------------------------------------------------------
                         required time                         25.253    
                         arrival time                         -14.334    
  -------------------------------------------------------------------
                         slack                                 10.920    

Slack (MET) :             10.920ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_2 rise@13.333ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.211ns (10.137%)  route 1.871ns (89.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.621ns = ( 23.954 - 13.333 ) 
    Source Clock Delay      (SCD):    12.252ns
    Clock Pessimism Removal (CPR):    1.475ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.502ns (routing 1.684ns, distribution 1.817ns)
  Clock Net Delay (Destination): 3.101ns (routing 1.499ns, distribution 1.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.145     8.593    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     8.750 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.502    12.252    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X104Y509       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y509       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    12.343 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.545    12.888    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X109Y479       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.120    13.008 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.326    14.334    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X110Y560       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.567    20.721    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    20.853 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.101    23.954    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X110Y560       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[19]/C
                         clock pessimism              1.475    25.429    
                         clock uncertainty           -0.055    25.374    
    SLICE_X110Y560       FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.121    25.253    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[19]
  -------------------------------------------------------------------
                         required time                         25.253    
                         arrival time                         -14.334    
  -------------------------------------------------------------------
                         slack                                 10.920    

Slack (MET) :             10.920ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[210]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_2 rise@13.333ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.211ns (10.137%)  route 1.871ns (89.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.621ns = ( 23.954 - 13.333 ) 
    Source Clock Delay      (SCD):    12.252ns
    Clock Pessimism Removal (CPR):    1.475ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.502ns (routing 1.684ns, distribution 1.817ns)
  Clock Net Delay (Destination): 3.101ns (routing 1.499ns, distribution 1.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.145     8.593    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     8.750 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.502    12.252    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X104Y509       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y509       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    12.343 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.545    12.888    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X109Y479       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.120    13.008 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.326    14.334    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X110Y560       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[210]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.567    20.721    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    20.853 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.101    23.954    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X110Y560       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[210]/C
                         clock pessimism              1.475    25.429    
                         clock uncertainty           -0.055    25.374    
    SLICE_X110Y560       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.121    25.253    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[210]
  -------------------------------------------------------------------
                         required time                         25.253    
                         arrival time                         -14.334    
  -------------------------------------------------------------------
                         slack                                 10.920    

Slack (MET) :             10.920ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[220]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_2 rise@13.333ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.211ns (10.137%)  route 1.871ns (89.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.621ns = ( 23.954 - 13.333 ) 
    Source Clock Delay      (SCD):    12.252ns
    Clock Pessimism Removal (CPR):    1.475ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.502ns (routing 1.684ns, distribution 1.817ns)
  Clock Net Delay (Destination): 3.101ns (routing 1.499ns, distribution 1.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.145     8.593    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     8.750 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.502    12.252    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X104Y509       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y509       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    12.343 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.545    12.888    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X109Y479       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.120    13.008 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.326    14.334    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X110Y560       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[220]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.567    20.721    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    20.853 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.101    23.954    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X110Y560       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[220]/C
                         clock pessimism              1.475    25.429    
                         clock uncertainty           -0.055    25.374    
    SLICE_X110Y560       FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.121    25.253    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[220]
  -------------------------------------------------------------------
                         required time                         25.253    
                         arrival time                         -14.334    
  -------------------------------------------------------------------
                         slack                                 10.920    

Slack (MET) :             10.920ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[230]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_2 rise@13.333ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.211ns (10.137%)  route 1.871ns (89.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.621ns = ( 23.954 - 13.333 ) 
    Source Clock Delay      (SCD):    12.252ns
    Clock Pessimism Removal (CPR):    1.475ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.502ns (routing 1.684ns, distribution 1.817ns)
  Clock Net Delay (Destination): 3.101ns (routing 1.499ns, distribution 1.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.145     8.593    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     8.750 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.502    12.252    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X104Y509       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y509       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    12.343 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.545    12.888    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X109Y479       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.120    13.008 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.326    14.334    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X110Y560       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[230]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.567    20.721    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    20.853 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.101    23.954    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X110Y560       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[230]/C
                         clock pessimism              1.475    25.429    
                         clock uncertainty           -0.055    25.374    
    SLICE_X110Y560       FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.121    25.253    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[230]
  -------------------------------------------------------------------
                         required time                         25.253    
                         arrival time                         -14.334    
  -------------------------------------------------------------------
                         slack                                 10.920    

Slack (MET) :             10.920ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[235]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_2 rise@13.333ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.211ns (10.137%)  route 1.871ns (89.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.621ns = ( 23.954 - 13.333 ) 
    Source Clock Delay      (SCD):    12.252ns
    Clock Pessimism Removal (CPR):    1.475ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.502ns (routing 1.684ns, distribution 1.817ns)
  Clock Net Delay (Destination): 3.101ns (routing 1.499ns, distribution 1.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.145     8.593    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     8.750 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.502    12.252    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X104Y509       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y509       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    12.343 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.545    12.888    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X109Y479       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.120    13.008 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.326    14.334    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X110Y560       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[235]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.567    20.721    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    20.853 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.101    23.954    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X110Y560       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[235]/C
                         clock pessimism              1.475    25.429    
                         clock uncertainty           -0.055    25.374    
    SLICE_X110Y560       FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.121    25.253    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[235]
  -------------------------------------------------------------------
                         required time                         25.253    
                         arrival time                         -14.334    
  -------------------------------------------------------------------
                         slack                                 10.920    

Slack (MET) :             10.920ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_2 rise@13.333ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.211ns (10.137%)  route 1.871ns (89.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.621ns = ( 23.954 - 13.333 ) 
    Source Clock Delay      (SCD):    12.252ns
    Clock Pessimism Removal (CPR):    1.475ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.502ns (routing 1.684ns, distribution 1.817ns)
  Clock Net Delay (Destination): 3.101ns (routing 1.499ns, distribution 1.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.145     8.593    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     8.750 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.502    12.252    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X104Y509       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y509       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    12.343 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.545    12.888    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X109Y479       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.120    13.008 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.326    14.334    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X110Y560       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.567    20.721    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    20.853 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.101    23.954    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X110Y560       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[29]/C
                         clock pessimism              1.475    25.429    
                         clock uncertainty           -0.055    25.374    
    SLICE_X110Y560       FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.121    25.253    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[29]
  -------------------------------------------------------------------
                         required time                         25.253    
                         arrival time                         -14.334    
  -------------------------------------------------------------------
                         slack                                 10.920    

Slack (MET) :             10.920ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_2 rise@13.333ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.211ns (10.137%)  route 1.871ns (89.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.621ns = ( 23.954 - 13.333 ) 
    Source Clock Delay      (SCD):    12.252ns
    Clock Pessimism Removal (CPR):    1.475ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.502ns (routing 1.684ns, distribution 1.817ns)
  Clock Net Delay (Destination): 3.101ns (routing 1.499ns, distribution 1.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.145     8.593    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     8.750 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.502    12.252    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X104Y509       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y509       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    12.343 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.545    12.888    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X109Y479       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.120    13.008 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.326    14.334    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X110Y560       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.567    20.721    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    20.853 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.101    23.954    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X110Y560       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[34]/C
                         clock pessimism              1.475    25.429    
                         clock uncertainty           -0.055    25.374    
    SLICE_X110Y560       FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.121    25.253    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[34]
  -------------------------------------------------------------------
                         required time                         25.253    
                         arrival time                         -14.334    
  -------------------------------------------------------------------
                         slack                                 10.920    

Slack (MET) :             10.920ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_2 rise@13.333ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.211ns (10.137%)  route 1.871ns (89.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.621ns = ( 23.954 - 13.333 ) 
    Source Clock Delay      (SCD):    12.252ns
    Clock Pessimism Removal (CPR):    1.475ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.502ns (routing 1.684ns, distribution 1.817ns)
  Clock Net Delay (Destination): 3.101ns (routing 1.499ns, distribution 1.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.145     8.593    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     8.750 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.502    12.252    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X104Y509       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y509       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    12.343 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.545    12.888    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X109Y479       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.120    13.008 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.326    14.334    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X110Y560       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.567    20.721    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    20.853 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.101    23.954    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X110Y560       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[36]/C
                         clock pessimism              1.475    25.429    
                         clock uncertainty           -0.055    25.374    
    SLICE_X110Y560       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.121    25.253    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[36]
  -------------------------------------------------------------------
                         required time                         25.253    
                         arrival time                         -14.334    
  -------------------------------------------------------------------
                         slack                                 10.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[169]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[169]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_2 rise@0.000ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.050ns (26.596%)  route 0.138ns (73.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.748ns
    Source Clock Delay      (SCD):    7.156ns
    Clock Pessimism Removal (CPR):    1.493ns
  Clock Net Delay (Source):      2.074ns (routing 0.981ns, distribution 1.093ns)
  Clock Net Delay (Destination): 2.478ns (routing 1.189ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.419     4.989    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.082 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.074     7.156    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X110Y475       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[169]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y475       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     7.206 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[169]/Q
                         net (fo=1, routed)           0.138     7.344    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd[169]
    SLICE_X110Y476       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.971     6.150    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.270 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.478     8.748    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X110Y476       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[169]/C
                         clock pessimism             -1.493     7.255    
    SLICE_X110Y476       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.035     7.290    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[169]
  -------------------------------------------------------------------
                         required time                         -7.290    
                         arrival time                           7.344    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_2 rise@0.000ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.050ns (26.596%)  route 0.138ns (73.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.748ns
    Source Clock Delay      (SCD):    7.156ns
    Clock Pessimism Removal (CPR):    1.493ns
  Clock Net Delay (Source):      2.074ns (routing 0.981ns, distribution 1.093ns)
  Clock Net Delay (Destination): 2.478ns (routing 1.189ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.419     4.989    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.082 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.074     7.156    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X110Y475       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y475       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     7.206 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[16]/Q
                         net (fo=1, routed)           0.138     7.344    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd[16]
    SLICE_X110Y476       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.971     6.150    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.270 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.478     8.748    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X110Y476       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[16]/C
                         clock pessimism             -1.493     7.255    
    SLICE_X110Y476       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     7.290    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[16]
  -------------------------------------------------------------------
                         required time                         -7.290    
                         arrival time                           7.344    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[174]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[174]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_2 rise@0.000ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.049ns (25.926%)  route 0.140ns (74.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.748ns
    Source Clock Delay      (SCD):    7.156ns
    Clock Pessimism Removal (CPR):    1.493ns
  Clock Net Delay (Source):      2.074ns (routing 0.981ns, distribution 1.093ns)
  Clock Net Delay (Destination): 2.478ns (routing 1.189ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.419     4.989    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.082 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.074     7.156    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X110Y475       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[174]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y475       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     7.205 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[174]/Q
                         net (fo=1, routed)           0.140     7.345    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd[174]
    SLICE_X110Y476       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.971     6.150    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.270 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.478     8.748    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X110Y476       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[174]/C
                         clock pessimism             -1.493     7.255    
    SLICE_X110Y476       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.035     7.290    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[174]
  -------------------------------------------------------------------
                         required time                         -7.290    
                         arrival time                           7.345    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[179]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[179]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_2 rise@0.000ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.050ns (26.316%)  route 0.140ns (73.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.748ns
    Source Clock Delay      (SCD):    7.156ns
    Clock Pessimism Removal (CPR):    1.493ns
  Clock Net Delay (Source):      2.074ns (routing 0.981ns, distribution 1.093ns)
  Clock Net Delay (Destination): 2.478ns (routing 1.189ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.419     4.989    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.082 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.074     7.156    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X110Y475       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y475       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050     7.206 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[179]/Q
                         net (fo=1, routed)           0.140     7.346    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd[179]
    SLICE_X110Y476       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[179]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.971     6.150    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.270 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.478     8.748    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X110Y476       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[179]/C
                         clock pessimism             -1.493     7.255    
    SLICE_X110Y476       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     7.290    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[179]
  -------------------------------------------------------------------
                         required time                         -7.290    
                         arrival time                           7.346    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_2 rise@0.000ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.742ns
    Source Clock Delay      (SCD):    7.150ns
    Clock Pessimism Removal (CPR):    1.493ns
  Clock Net Delay (Source):      2.068ns (routing 0.981ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.472ns (routing 1.189ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.419     4.989    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.082 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.068     7.150    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X111Y475       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y475       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.049     7.199 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[99]/Q
                         net (fo=1, routed)           0.141     7.340    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd[99]
    SLICE_X111Y476       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.971     6.150    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.270 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.472     8.742    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X111Y476       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[99]/C
                         clock pessimism             -1.493     7.249    
    SLICE_X111Y476       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.035     7.284    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[99]
  -------------------------------------------------------------------
                         required time                         -7.284    
                         arrival time                           7.340    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[212]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[212]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_2 rise@0.000ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.049ns (25.521%)  route 0.143ns (74.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.748ns
    Source Clock Delay      (SCD):    7.156ns
    Clock Pessimism Removal (CPR):    1.493ns
  Clock Net Delay (Source):      2.074ns (routing 0.981ns, distribution 1.093ns)
  Clock Net Delay (Destination): 2.478ns (routing 1.189ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.419     4.989    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.082 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.074     7.156    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X110Y475       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[212]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y475       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.049     7.205 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[212]/Q
                         net (fo=1, routed)           0.143     7.348    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd[212]
    SLICE_X110Y476       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[212]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.971     6.150    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.270 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.478     8.748    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X110Y476       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[212]/C
                         clock pessimism             -1.493     7.255    
    SLICE_X110Y476       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.034     7.289    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[212]
  -------------------------------------------------------------------
                         required time                         -7.289    
                         arrival time                           7.348    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[202]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[202]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_2 rise@0.000ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.049ns (25.128%)  route 0.146ns (74.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.748ns
    Source Clock Delay      (SCD):    7.156ns
    Clock Pessimism Removal (CPR):    1.493ns
  Clock Net Delay (Source):      2.074ns (routing 0.981ns, distribution 1.093ns)
  Clock Net Delay (Destination): 2.478ns (routing 1.189ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.419     4.989    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.082 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.074     7.156    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X110Y475       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[202]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y475       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     7.205 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[202]/Q
                         net (fo=1, routed)           0.146     7.351    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd[202]
    SLICE_X110Y476       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[202]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.971     6.150    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.270 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.478     8.748    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X110Y476       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[202]/C
                         clock pessimism             -1.493     7.255    
    SLICE_X110Y476       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.035     7.290    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[202]
  -------------------------------------------------------------------
                         required time                         -7.290    
                         arrival time                           7.351    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_2 rise@0.000ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.050ns (25.641%)  route 0.145ns (74.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.748ns
    Source Clock Delay      (SCD):    7.156ns
    Clock Pessimism Removal (CPR):    1.493ns
  Clock Net Delay (Source):      2.074ns (routing 0.981ns, distribution 1.093ns)
  Clock Net Delay (Destination): 2.478ns (routing 1.189ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.419     4.989    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.082 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.074     7.156    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X110Y475       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y475       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.050     7.206 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[224]/Q
                         net (fo=1, routed)           0.145     7.351    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd[224]
    SLICE_X110Y476       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.971     6.150    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.270 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.478     8.748    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X110Y476       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[224]/C
                         clock pessimism             -1.493     7.255    
    SLICE_X110Y476       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.035     7.290    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[224]
  -------------------------------------------------------------------
                         required time                         -7.290    
                         arrival time                           7.351    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_2 rise@0.000ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.048ns (24.615%)  route 0.147ns (75.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.742ns
    Source Clock Delay      (SCD):    7.150ns
    Clock Pessimism Removal (CPR):    1.493ns
  Clock Net Delay (Source):      2.068ns (routing 0.981ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.472ns (routing 1.189ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.419     4.989    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.082 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.068     7.150    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X111Y475       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y475       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     7.198 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[74]/Q
                         net (fo=1, routed)           0.147     7.345    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd[74]
    SLICE_X111Y476       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.971     6.150    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.270 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.472     8.742    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X111Y476       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[74]/C
                         clock pessimism             -1.493     7.249    
    SLICE_X111Y476       FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.034     7.283    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[74]
  -------------------------------------------------------------------
                         required time                         -7.283    
                         arrival time                           7.345    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_2 rise@0.000ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.048ns (24.242%)  route 0.150ns (75.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.742ns
    Source Clock Delay      (SCD):    7.150ns
    Clock Pessimism Removal (CPR):    1.493ns
  Clock Net Delay (Source):      2.068ns (routing 0.981ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.472ns (routing 1.189ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.419     4.989    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.082 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.068     7.150    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X111Y475       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y475       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     7.198 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[63]/Q
                         net (fo=1, routed)           0.150     7.348    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd[63]
    SLICE_X111Y476       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.971     6.150    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.270 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.472     8.742    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X111Y476       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[63]/C
                         clock pessimism             -1.493     7.249    
    SLICE_X111Y476       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     7.284    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[63]
  -------------------------------------------------------------------
                         required time                         -7.284    
                         arrival time                           7.348    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_pclk_tg_2
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { design_1_i/noc_tg_2/inst/u_tg_PCLK/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.176         13.333      12.157     RAMB36_X2Y149  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.176         13.333      12.157     RAMB36_X2Y149  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.176         13.333      12.157     RAMB36_X2Y152  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.176         13.333      12.157     RAMB36_X2Y152  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.176         13.333      12.157     RAMB36_X2Y153  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.176         13.333      12.157     RAMB36_X2Y153  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.176         13.333      12.157     RAMB36_X2Y150  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.176         13.333      12.157     RAMB36_X2Y150  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.176         13.333      12.157     RAMB36_X2Y147  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.176         13.333      12.157     RAMB36_X2Y147  <hidden>
Low Pulse Width   Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y149  <hidden>
Low Pulse Width   Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y149  <hidden>
Low Pulse Width   Slow    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X2Y149  <hidden>
Low Pulse Width   Fast    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X2Y149  <hidden>
Low Pulse Width   Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y152  <hidden>
Low Pulse Width   Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y152  <hidden>
Low Pulse Width   Slow    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X2Y152  <hidden>
Low Pulse Width   Fast    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X2Y152  <hidden>
Low Pulse Width   Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y153  <hidden>
Low Pulse Width   Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y153  <hidden>
High Pulse Width  Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y149  <hidden>
High Pulse Width  Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y149  <hidden>
High Pulse Width  Slow    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X2Y149  <hidden>
High Pulse Width  Fast    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X2Y149  <hidden>
High Pulse Width  Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y152  <hidden>
High Pulse Width  Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y152  <hidden>
High Pulse Width  Slow    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X2Y152  <hidden>
High Pulse Width  Fast    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X2Y152  <hidden>
High Pulse Width  Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y153  <hidden>
High Pulse Width  Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X2Y153  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  i_pclk_tg_3
  To Clock:  i_pclk_tg_3

Setup :            0  Failing Endpoints,  Worst Slack        5.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_error_sl_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_3
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_3 rise@13.333ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        7.488ns  (logic 0.065ns (0.868%)  route 7.423ns (99.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.977ns = ( 21.310 - 13.333 ) 
    Source Clock Delay      (SCD):    9.519ns
    Clock Pessimism Removal (CPR):    1.592ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.896ns (routing 1.582ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.623ns (routing 1.270ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.896     9.519    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X123Y544       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_error_sl_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y544       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.065     9.584 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_error_sl_ff_reg/Q
                         net (fo=1, routed)           7.423    17.007    <hidden>  (DELAYED_FOR_HOLD_FIX)
    SLICE_X131Y544       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353    15.686    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034    15.652 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206    15.858    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    15.903 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691    18.594    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093    18.687 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.623    21.310    <hidden>
    SLR Crossing[0->1]   
    SLICE_X131Y544       FDRE                                         r  <hidden>
                         clock pessimism              1.592    22.903    
                         clock uncertainty           -0.064    22.838    
    SLICE_X131Y544       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.005    22.843    <hidden>
  -------------------------------------------------------------------
                         required time                         22.843    
                         arrival time                         -17.007    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_done_sl_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_3
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_3 rise@13.333ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        7.507ns  (logic 0.065ns (0.866%)  route 7.442ns (99.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.984ns = ( 21.317 - 13.333 ) 
    Source Clock Delay      (SCD):    9.496ns
    Clock Pessimism Removal (CPR):    1.592ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.873ns (routing 1.582ns, distribution 1.291ns)
  Clock Net Delay (Destination): 2.630ns (routing 1.270ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.873     9.496    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X104Y557       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_done_sl_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y557       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.065     9.561 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_done_sl_ff_reg/Q
                         net (fo=1, routed)           7.442    17.003    <hidden>  (DELAYED_FOR_HOLD_FIX)
    SLICE_X126Y544       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353    15.686    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034    15.652 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206    15.858    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045    15.903 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691    18.594    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093    18.687 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.630    21.317    <hidden>
    SLR Crossing[0->1]   
    SLICE_X126Y544       FDRE                                         r  <hidden>
                         clock pessimism              1.592    22.910    
                         clock uncertainty           -0.064    22.845    
    SLICE_X126Y544       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.006    22.851    <hidden>
  -------------------------------------------------------------------
                         required time                         22.851    
                         arrival time                         -17.003    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             9.710ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_3 rise@13.333ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.179ns (5.485%)  route 3.085ns (94.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.414ns = ( 24.747 - 13.333 ) 
    Source Clock Delay      (SCD):    13.249ns
    Clock Pessimism Removal (CPR):    1.661ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.042ns (routing 2.189ns, distribution 1.853ns)
  Clock Net Delay (Destination): 3.519ns (routing 1.901ns, distribution 1.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.042    13.249    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X64Y509        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y509        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    13.340 f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.894    14.234    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n
    SLICE_X81Y478        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088    14.322 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         2.191    16.513    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X56Y562        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943    21.097    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.229 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.519    24.747    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X56Y562        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/C
                         clock pessimism              1.661    26.408    
                         clock uncertainty           -0.064    26.344    
    SLICE_X56Y562        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.121    26.223    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg
  -------------------------------------------------------------------
                         required time                         26.223    
                         arrival time                         -16.513    
  -------------------------------------------------------------------
                         slack                                  9.710    

Slack (MET) :             10.181ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[129]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_3 rise@13.333ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.179ns (5.868%)  route 2.872ns (94.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.748ns = ( 25.081 - 13.333 ) 
    Source Clock Delay      (SCD):    13.249ns
    Clock Pessimism Removal (CPR):    1.584ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.042ns (routing 2.189ns, distribution 1.853ns)
  Clock Net Delay (Destination): 3.852ns (routing 1.901ns, distribution 1.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.042    13.249    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X64Y509        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y509        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    13.340 f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.894    14.234    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n
    SLICE_X81Y478        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088    14.322 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.978    16.300    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X130Y541       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[129]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943    21.097    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.229 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.852    25.081    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X130Y541       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[129]/C
                         clock pessimism              1.584    26.666    
                         clock uncertainty           -0.064    26.601    
    SLICE_X130Y541       FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.121    26.480    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[129]
  -------------------------------------------------------------------
                         required time                         26.480    
                         arrival time                         -16.300    
  -------------------------------------------------------------------
                         slack                                 10.181    

Slack (MET) :             10.181ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[133]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_3 rise@13.333ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.179ns (5.868%)  route 2.872ns (94.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.748ns = ( 25.081 - 13.333 ) 
    Source Clock Delay      (SCD):    13.249ns
    Clock Pessimism Removal (CPR):    1.584ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.042ns (routing 2.189ns, distribution 1.853ns)
  Clock Net Delay (Destination): 3.852ns (routing 1.901ns, distribution 1.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.042    13.249    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X64Y509        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y509        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    13.340 f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.894    14.234    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n
    SLICE_X81Y478        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088    14.322 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.978    16.300    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X130Y541       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[133]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943    21.097    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.229 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.852    25.081    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X130Y541       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[133]/C
                         clock pessimism              1.584    26.666    
                         clock uncertainty           -0.064    26.601    
    SLICE_X130Y541       FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.121    26.480    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[133]
  -------------------------------------------------------------------
                         required time                         26.480    
                         arrival time                         -16.300    
  -------------------------------------------------------------------
                         slack                                 10.181    

Slack (MET) :             10.181ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_3 rise@13.333ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.179ns (5.868%)  route 2.872ns (94.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.748ns = ( 25.081 - 13.333 ) 
    Source Clock Delay      (SCD):    13.249ns
    Clock Pessimism Removal (CPR):    1.584ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.042ns (routing 2.189ns, distribution 1.853ns)
  Clock Net Delay (Destination): 3.852ns (routing 1.901ns, distribution 1.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.042    13.249    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X64Y509        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y509        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    13.340 f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.894    14.234    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n
    SLICE_X81Y478        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088    14.322 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.978    16.300    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X130Y541       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943    21.097    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.229 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.852    25.081    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X130Y541       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[1]/C
                         clock pessimism              1.584    26.666    
                         clock uncertainty           -0.064    26.601    
    SLICE_X130Y541       FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.121    26.480    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[1]
  -------------------------------------------------------------------
                         required time                         26.480    
                         arrival time                         -16.300    
  -------------------------------------------------------------------
                         slack                                 10.181    

Slack (MET) :             10.181ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_3 rise@13.333ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.179ns (5.868%)  route 2.872ns (94.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.748ns = ( 25.081 - 13.333 ) 
    Source Clock Delay      (SCD):    13.249ns
    Clock Pessimism Removal (CPR):    1.584ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.042ns (routing 2.189ns, distribution 1.853ns)
  Clock Net Delay (Destination): 3.852ns (routing 1.901ns, distribution 1.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.042    13.249    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X64Y509        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y509        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    13.340 f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.894    14.234    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n
    SLICE_X81Y478        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088    14.322 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.978    16.300    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X130Y541       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943    21.097    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.229 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.852    25.081    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X130Y541       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[5]/C
                         clock pessimism              1.584    26.666    
                         clock uncertainty           -0.064    26.601    
    SLICE_X130Y541       FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.121    26.480    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[5]
  -------------------------------------------------------------------
                         required time                         26.480    
                         arrival time                         -16.300    
  -------------------------------------------------------------------
                         slack                                 10.181    

Slack (MET) :             10.203ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[146]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_3 rise@13.333ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.179ns (6.513%)  route 2.569ns (93.487%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.392ns = ( 24.725 - 13.333 ) 
    Source Clock Delay      (SCD):    13.249ns
    Clock Pessimism Removal (CPR):    1.661ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.042ns (routing 2.189ns, distribution 1.853ns)
  Clock Net Delay (Destination): 3.496ns (routing 1.901ns, distribution 1.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.042    13.249    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X64Y509        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y509        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    13.340 f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.894    14.234    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n
    SLICE_X81Y478        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088    14.322 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.676    15.997    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X88Y534        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[146]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943    21.097    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.229 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.496    24.725    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X88Y534        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[146]/C
                         clock pessimism              1.661    26.386    
                         clock uncertainty           -0.064    26.321    
    SLICE_X88Y534        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.121    26.200    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[146]
  -------------------------------------------------------------------
                         required time                         26.200    
                         arrival time                         -15.997    
  -------------------------------------------------------------------
                         slack                                 10.203    

Slack (MET) :             10.203ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[178]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_3 rise@13.333ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.179ns (6.513%)  route 2.569ns (93.487%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.392ns = ( 24.725 - 13.333 ) 
    Source Clock Delay      (SCD):    13.249ns
    Clock Pessimism Removal (CPR):    1.661ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.042ns (routing 2.189ns, distribution 1.853ns)
  Clock Net Delay (Destination): 3.496ns (routing 1.901ns, distribution 1.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.042    13.249    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X64Y509        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y509        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    13.340 f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.894    14.234    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n
    SLICE_X81Y478        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088    14.322 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.676    15.997    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X88Y534        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[178]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943    21.097    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.229 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.496    24.725    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X88Y534        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[178]/C
                         clock pessimism              1.661    26.386    
                         clock uncertainty           -0.064    26.321    
    SLICE_X88Y534        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.121    26.200    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[178]
  -------------------------------------------------------------------
                         required time                         26.200    
                         arrival time                         -15.997    
  -------------------------------------------------------------------
                         slack                                 10.203    

Slack (MET) :             10.203ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[194]/R
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_3 rise@13.333ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.179ns (6.513%)  route 2.569ns (93.487%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.392ns = ( 24.725 - 13.333 ) 
    Source Clock Delay      (SCD):    13.249ns
    Clock Pessimism Removal (CPR):    1.661ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.042ns (routing 2.189ns, distribution 1.853ns)
  Clock Net Delay (Destination): 3.496ns (routing 1.901ns, distribution 1.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.042    13.249    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X64Y509        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y509        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    13.340 f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.894    14.234    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n
    SLICE_X81Y478        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088    14.322 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1/O
                         net (fo=513, routed)         1.676    15.997    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0
    SLICE_X88Y534        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[194]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943    21.097    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.229 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.496    24.725    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X88Y534        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[194]/C
                         clock pessimism              1.661    26.386    
                         clock uncertainty           -0.064    26.321    
    SLICE_X88Y534        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.121    26.200    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[194]
  -------------------------------------------------------------------
                         required time                         26.200    
                         arrival time                         -15.997    
  -------------------------------------------------------------------
                         slack                                 10.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rd_err_pclk_reg/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_3 rise@0.000ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.070ns (11.076%)  route 0.562ns (88.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.593ns
    Source Clock Delay      (SCD):    11.414ns
    Clock Pessimism Removal (CPR):    1.637ns
  Clock Net Delay (Source):      3.519ns (routing 1.901ns, distribution 1.618ns)
  Clock Net Delay (Destination): 4.386ns (routing 2.188ns, distribution 2.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943     7.763    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.895 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.519    11.414    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X123Y544       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rd_err_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y544       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.070    11.484 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rd_err_pclk_reg/Q
                         net (fo=1, routed)           0.562    12.046    <hidden>
    SLICE_X126Y544       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.386    13.593    <hidden>
    SLR Crossing[0->1]   
    SLICE_X126Y544       FDRE                                         r  <hidden>
                         clock pessimism             -1.637    11.956    
    SLICE_X126Y544       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.040    11.996    <hidden>
  -------------------------------------------------------------------
                         required time                        -11.996    
                         arrival time                          12.046    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[203]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[203]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_3 rise@0.000ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.050ns (30.864%)  route 0.112ns (69.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.531ns
    Source Clock Delay      (SCD):    7.755ns
    Clock Pessimism Removal (CPR):    1.717ns
  Clock Net Delay (Source):      2.401ns (routing 1.270ns, distribution 1.131ns)
  Clock Net Delay (Destination): 2.908ns (routing 1.582ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.401     7.755    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X78Y512        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[203]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y512        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     7.805 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[203]/Q
                         net (fo=1, routed)           0.112     7.917    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act[203]
    SLICE_X78Y513        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[203]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.908     9.531    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X78Y513        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[203]/C
                         clock pessimism             -1.717     7.814    
    SLICE_X78Y513        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.035     7.849    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[203]
  -------------------------------------------------------------------
                         required time                         -7.849    
                         arrival time                           7.917    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[212]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[212]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_3 rise@0.000ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.050ns (30.675%)  route 0.113ns (69.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.531ns
    Source Clock Delay      (SCD):    7.755ns
    Clock Pessimism Removal (CPR):    1.717ns
  Clock Net Delay (Source):      2.401ns (routing 1.270ns, distribution 1.131ns)
  Clock Net Delay (Destination): 2.908ns (routing 1.582ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.401     7.755    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X78Y512        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[212]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y512        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     7.805 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[212]/Q
                         net (fo=1, routed)           0.113     7.918    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act[212]
    SLICE_X78Y513        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[212]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.908     9.531    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X78Y513        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[212]/C
                         clock pessimism             -1.717     7.814    
    SLICE_X78Y513        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     7.849    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[212]
  -------------------------------------------------------------------
                         required time                         -7.849    
                         arrival time                           7.918    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[242]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_3 rise@0.000ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.049ns (30.061%)  route 0.114ns (69.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.531ns
    Source Clock Delay      (SCD):    7.755ns
    Clock Pessimism Removal (CPR):    1.717ns
  Clock Net Delay (Source):      2.401ns (routing 1.270ns, distribution 1.131ns)
  Clock Net Delay (Destination): 2.908ns (routing 1.582ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.401     7.755    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X78Y512        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y512        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     7.804 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[242]/Q
                         net (fo=1, routed)           0.114     7.918    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act[242]
    SLICE_X78Y513        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[242]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.908     9.531    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X78Y513        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[242]/C
                         clock pessimism             -1.717     7.814    
    SLICE_X78Y513        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.035     7.849    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[242]
  -------------------------------------------------------------------
                         required time                         -7.849    
                         arrival time                           7.918    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_3 rise@0.000ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.049ns (30.061%)  route 0.114ns (69.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.525ns
    Source Clock Delay      (SCD):    7.749ns
    Clock Pessimism Removal (CPR):    1.717ns
  Clock Net Delay (Source):      2.395ns (routing 1.270ns, distribution 1.125ns)
  Clock Net Delay (Destination): 2.902ns (routing 1.582ns, distribution 1.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.395     7.749    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X79Y512        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y512        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.049     7.798 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd_reg[80]/Q
                         net (fo=1, routed)           0.114     7.912    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_expd[80]
    SLICE_X79Y513        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.902     9.525    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X79Y513        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[80]/C
                         clock pessimism             -1.717     7.808    
    SLICE_X79Y513        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.035     7.843    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[80]
  -------------------------------------------------------------------
                         required time                         -7.843    
                         arrival time                           7.912    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[246]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[246]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_3 rise@0.000ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.050ns (30.488%)  route 0.114ns (69.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.531ns
    Source Clock Delay      (SCD):    7.755ns
    Clock Pessimism Removal (CPR):    1.717ns
  Clock Net Delay (Source):      2.401ns (routing 1.270ns, distribution 1.131ns)
  Clock Net Delay (Destination): 2.908ns (routing 1.582ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.401     7.755    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X78Y512        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[246]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y512        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050     7.805 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[246]/Q
                         net (fo=1, routed)           0.114     7.919    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act[246]
    SLICE_X78Y513        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[246]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.908     9.531    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X78Y513        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[246]/C
                         clock pessimism             -1.717     7.814    
    SLICE_X78Y513        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     7.849    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[246]
  -------------------------------------------------------------------
                         required time                         -7.849    
                         arrival time                           7.919    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_3 rise@0.000ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.049ns (29.697%)  route 0.116ns (70.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.531ns
    Source Clock Delay      (SCD):    7.755ns
    Clock Pessimism Removal (CPR):    1.717ns
  Clock Net Delay (Source):      2.401ns (routing 1.270ns, distribution 1.131ns)
  Clock Net Delay (Destination): 2.908ns (routing 1.582ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.401     7.755    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X78Y512        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y512        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.049     7.804 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[72]/Q
                         net (fo=1, routed)           0.116     7.920    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act[72]
    SLICE_X78Y513        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.908     9.531    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X78Y513        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[72]/C
                         clock pessimism             -1.717     7.814    
    SLICE_X78Y513        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.034     7.848    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[72]
  -------------------------------------------------------------------
                         required time                         -7.848    
                         arrival time                           7.920    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_3 rise@0.000ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.050ns (29.940%)  route 0.117ns (70.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.531ns
    Source Clock Delay      (SCD):    7.755ns
    Clock Pessimism Removal (CPR):    1.717ns
  Clock Net Delay (Source):      2.401ns (routing 1.270ns, distribution 1.131ns)
  Clock Net Delay (Destination): 2.908ns (routing 1.582ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.401     7.755    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X78Y512        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y512        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.050     7.805 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[99]/Q
                         net (fo=1, routed)           0.117     7.922    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act[99]
    SLICE_X78Y513        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.908     9.531    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X78Y513        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[99]/C
                         clock pessimism             -1.717     7.814    
    SLICE_X78Y513        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.035     7.849    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[99]
  -------------------------------------------------------------------
                         required time                         -7.849    
                         arrival time                           7.922    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/wr_err_pclk_reg/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_3 rise@0.000ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.049ns (10.000%)  route 0.441ns (90.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.740ns
    Source Clock Delay      (SCD):    7.755ns
    Clock Pessimism Removal (CPR):    1.603ns
  Clock Net Delay (Source):      2.401ns (routing 1.270ns, distribution 1.131ns)
  Clock Net Delay (Destination): 3.117ns (routing 1.581ns, distribution 1.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.401     7.755    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X123Y544       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/wr_err_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y544       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     7.804 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/wr_err_pclk_reg/Q
                         net (fo=1, routed)           0.441     8.245    <hidden>
    SLICE_X129Y545       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.117     9.740    <hidden>
    SLR Crossing[0->1]   
    SLICE_X129Y545       FDRE                                         r  <hidden>
                         clock pessimism             -1.603     8.137    
    SLICE_X129Y545       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.035     8.172    <hidden>
  -------------------------------------------------------------------
                         required time                         -8.172    
                         arrival time                           8.245    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             i_pclk_tg_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_3 rise@0.000ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.049ns (29.167%)  route 0.119ns (70.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.531ns
    Source Clock Delay      (SCD):    7.755ns
    Clock Pessimism Removal (CPR):    1.717ns
  Clock Net Delay (Source):      2.401ns (routing 1.270ns, distribution 1.131ns)
  Clock Net Delay (Destination): 2.908ns (routing 1.582ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.401     7.755    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X78Y512        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y512        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     7.804 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act_reg[53]/Q
                         net (fo=1, routed)           0.119     7.923    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_rdata_act[53]
    SLICE_X78Y513        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.908     9.531    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X78Y513        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[53]/C
                         clock pessimism             -1.717     7.814    
    SLICE_X78Y513        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.035     7.849    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[53]
  -------------------------------------------------------------------
                         required time                         -7.849    
                         arrival time                           7.923    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_pclk_tg_3
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { design_1_i/noc_tg_3/inst/u_tg_PCLK/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.176         13.333      12.157     RAMB36_X0Y147  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.176         13.333      12.157     RAMB36_X0Y147  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.176         13.333      12.157     RAMB36_X0Y146  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.176         13.333      12.157     RAMB36_X0Y146  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.176         13.333      12.157     RAMB36_X0Y142  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.176         13.333      12.157     RAMB36_X0Y142  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.176         13.333      12.157     RAMB36_X0Y144  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.176         13.333      12.157     RAMB36_X0Y144  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.176         13.333      12.157     RAMB36_X0Y143  <hidden>
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.176         13.333      12.157     RAMB36_X0Y143  <hidden>
Low Pulse Width   Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X0Y147  <hidden>
Low Pulse Width   Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X0Y147  <hidden>
Low Pulse Width   Slow    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X0Y147  <hidden>
Low Pulse Width   Fast    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X0Y147  <hidden>
Low Pulse Width   Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X0Y146  <hidden>
Low Pulse Width   Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X0Y146  <hidden>
Low Pulse Width   Slow    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X0Y146  <hidden>
Low Pulse Width   Fast    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X0Y146  <hidden>
Low Pulse Width   Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X0Y142  <hidden>
Low Pulse Width   Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X0Y142  <hidden>
High Pulse Width  Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X0Y147  <hidden>
High Pulse Width  Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X0Y147  <hidden>
High Pulse Width  Slow    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X0Y147  <hidden>
High Pulse Width  Fast    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X0Y147  <hidden>
High Pulse Width  Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X0Y146  <hidden>
High Pulse Width  Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X0Y146  <hidden>
High Pulse Width  Slow    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X0Y146  <hidden>
High Pulse Width  Fast    RAMB36E5_INT/CLKBWRCLKU  n/a            0.483         6.667       6.184      RAMB36_X0Y146  <hidden>
High Pulse Width  Slow    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X0Y142  <hidden>
High Pulse Width  Fast    RAMB36E5_INT/CLKBWRCLKL  n/a            0.483         6.667       6.184      RAMB36_X0Y142  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clkout1_primitive

Setup :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.615ns  (logic 0.092ns (14.959%)  route 0.523ns (85.041%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y551                                    0.000     0.000 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[110]/C
    SLICE_X103Y551       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     0.092 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[110]/Q
                         net (fo=1, routed)           0.523     0.615    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[110]
    SLICE_X90Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X90Y556        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.007     3.340    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[110]
  -------------------------------------------------------------------
                         required time                          3.340    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.579ns  (logic 0.092ns (15.889%)  route 0.487ns (84.111%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y548                                    0.000     0.000 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[8]/C
    SLICE_X100Y548       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.487     0.579    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[8]
    SLICE_X98Y551        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X98Y551        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     3.340    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                          3.340    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.568ns  (logic 0.091ns (16.021%)  route 0.477ns (83.979%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y552                                     0.000     0.000 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[34]/C
    SLICE_X98Y552        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     0.091 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[34]/Q
                         net (fo=1, routed)           0.477     0.568    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[34]
    SLICE_X94Y553        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X94Y553        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008     3.341    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[34]
  -------------------------------------------------------------------
                         required time                          3.341    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.542ns  (logic 0.092ns (16.974%)  route 0.450ns (83.026%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y555                                    0.000     0.000 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]/C
    SLICE_X100Y555       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.450     0.542    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[5]
    SLICE_X94Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X94Y556        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.007     3.340    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                          3.340    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  2.798    

Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.540ns  (logic 0.091ns (16.852%)  route 0.449ns (83.148%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y555                                    0.000     0.000 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[101]/C
    SLICE_X100Y555       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     0.091 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[101]/Q
                         net (fo=1, routed)           0.449     0.540    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[101]
    SLICE_X86Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X86Y556        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007     3.340    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[101]
  -------------------------------------------------------------------
                         required time                          3.340    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.519ns  (logic 0.090ns (17.341%)  route 0.429ns (82.659%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y548                                    0.000     0.000 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[108]/C
    SLICE_X100Y548       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     0.090 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[108]/Q
                         net (fo=1, routed)           0.429     0.519    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[108]
    SLICE_X95Y552        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X95Y552        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.007     3.340    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[108]
  -------------------------------------------------------------------
                         required time                          3.340    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.517ns  (logic 0.091ns (17.602%)  route 0.426ns (82.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y555                                    0.000     0.000 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[37]/C
    SLICE_X100Y555       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     0.091 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[37]/Q
                         net (fo=1, routed)           0.426     0.517    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[37]
    SLICE_X95Y552        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X95Y552        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.006     3.339    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[37]
  -------------------------------------------------------------------
                         required time                          3.339    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.511ns  (logic 0.091ns (17.808%)  route 0.420ns (82.192%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y554                                     0.000     0.000 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[36]/C
    SLICE_X97Y554        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[36]/Q
                         net (fo=1, routed)           0.420     0.511    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[36]
    SLICE_X95Y554        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X95Y554        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.006     3.339    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[36]
  -------------------------------------------------------------------
                         required time                          3.339    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.508ns  (logic 0.091ns (17.913%)  route 0.417ns (82.087%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y555                                    0.000     0.000 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[39]/C
    SLICE_X100Y555       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     0.091 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[39]/Q
                         net (fo=1, routed)           0.417     0.508    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[39]
    SLICE_X95Y553        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X95Y553        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.006     3.339    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[39]
  -------------------------------------------------------------------
                         required time                          3.339    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.507ns  (logic 0.092ns (18.146%)  route 0.415ns (81.854%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y552                                     0.000     0.000 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[32]/C
    SLICE_X98Y552        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.415     0.507    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[32]
    SLICE_X95Y552        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X95Y552        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.007     3.340    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[32]
  -------------------------------------------------------------------
                         required time                          3.340    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  2.833    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1_primitive
  To Clock:  clkout1_primitive

Setup :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_en_reg/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.091ns (3.351%)  route 2.625ns (96.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.991ns = ( 10.325 - 3.333 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.908ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.171ns (routing 1.539ns, distribution 1.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         2.625    10.749    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X32Y561        FDCE                                         f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_en_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     6.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     6.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     7.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.171    10.325    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X32Y561        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_en_reg/C
                         clock pessimism              0.908    11.233    
                         clock uncertainty           -0.063    11.169    
    SLICE_X32Y561        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.107    11.062    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_en_reg
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.091ns (3.351%)  route 2.625ns (96.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.991ns = ( 10.325 - 3.333 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.908ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.171ns (routing 1.539ns, distribution 1.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         2.625    10.749    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X32Y561        FDCE                                         f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     6.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     6.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     7.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.171    10.325    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X32Y561        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[0]/C
                         clock pessimism              0.908    11.233    
                         clock uncertainty           -0.063    11.169    
    SLICE_X32Y561        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.107    11.062    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[0]
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[10]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.091ns (3.351%)  route 2.625ns (96.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.991ns = ( 10.325 - 3.333 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.908ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.171ns (routing 1.539ns, distribution 1.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         2.625    10.749    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X32Y561        FDCE                                         f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     6.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     6.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     7.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.171    10.325    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X32Y561        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[10]/C
                         clock pessimism              0.908    11.233    
                         clock uncertainty           -0.063    11.169    
    SLICE_X32Y561        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.107    11.062    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[10]
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[11]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.091ns (3.351%)  route 2.625ns (96.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.991ns = ( 10.325 - 3.333 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.908ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.171ns (routing 1.539ns, distribution 1.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         2.625    10.749    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X32Y561        FDCE                                         f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     6.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     6.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     7.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.171    10.325    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X32Y561        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[11]/C
                         clock pessimism              0.908    11.233    
                         clock uncertainty           -0.063    11.169    
    SLICE_X32Y561        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.107    11.062    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[11]
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[12]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.091ns (3.351%)  route 2.625ns (96.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.991ns = ( 10.325 - 3.333 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.908ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.171ns (routing 1.539ns, distribution 1.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         2.625    10.749    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X32Y561        FDCE                                         f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     6.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     6.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     7.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.171    10.325    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X32Y561        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[12]/C
                         clock pessimism              0.908    11.233    
                         clock uncertainty           -0.063    11.169    
    SLICE_X32Y561        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.107    11.062    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[12]
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[13]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.091ns (3.351%)  route 2.625ns (96.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.991ns = ( 10.325 - 3.333 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.908ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.171ns (routing 1.539ns, distribution 1.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         2.625    10.749    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X32Y561        FDCE                                         f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     6.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     6.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     7.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.171    10.325    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X32Y561        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[13]/C
                         clock pessimism              0.908    11.233    
                         clock uncertainty           -0.063    11.169    
    SLICE_X32Y561        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.107    11.062    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[13]
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[14]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.091ns (3.351%)  route 2.625ns (96.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.991ns = ( 10.325 - 3.333 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.908ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.171ns (routing 1.539ns, distribution 1.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         2.625    10.749    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X32Y561        FDCE                                         f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     6.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     6.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     7.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.171    10.325    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X32Y561        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[14]/C
                         clock pessimism              0.908    11.233    
                         clock uncertainty           -0.063    11.169    
    SLICE_X32Y561        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.107    11.062    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[14]
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[15]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.091ns (3.351%)  route 2.625ns (96.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.991ns = ( 10.325 - 3.333 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.908ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.171ns (routing 1.539ns, distribution 1.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         2.625    10.749    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X32Y561        FDCE                                         f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     6.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     6.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     7.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.171    10.325    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X32Y561        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[15]/C
                         clock pessimism              0.908    11.233    
                         clock uncertainty           -0.063    11.169    
    SLICE_X32Y561        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.107    11.062    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[15]
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.091ns (3.351%)  route 2.625ns (96.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.991ns = ( 10.325 - 3.333 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.908ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.171ns (routing 1.539ns, distribution 1.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         2.625    10.749    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X32Y561        FDCE                                         f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     6.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     6.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     7.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.171    10.325    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X32Y561        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[1]/C
                         clock pessimism              0.908    11.233    
                         clock uncertainty           -0.063    11.169    
    SLICE_X32Y561        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.107    11.062    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[1]
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[2]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clkout1_primitive rise@3.333ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.091ns (3.351%)  route 2.625ns (96.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.991ns = ( 10.325 - 3.333 ) 
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.908ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.171ns (routing 1.539ns, distribution 1.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         2.625    10.749    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X32Y561        FDCE                                         f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     3.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     6.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     6.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     7.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.171    10.325    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X32Y561        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[2]/C
                         clock pessimism              0.908    11.233    
                         clock uncertainty           -0.063    11.169    
    SLICE_X32Y561        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.107    11.062    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit_reg[2]
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  0.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_reg/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.082ns (19.584%)  route 0.337ns (80.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.741ns
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Net Delay (Source):      2.124ns (routing 1.025ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.562ns (routing 1.257ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.124     4.694    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X107Y576       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y576       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     4.743 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/Q
                         net (fo=1, routed)           0.099     4.842    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk
    SLICE_X107Y576       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.033     4.875 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1/O
                         net (fo=24, routed)          0.238     5.113    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1_n_0
    SLICE_X108Y581       FDCE                                         f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.562     5.741    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X108Y581       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_reg/C
                         clock pessimism             -0.938     4.804    
    SLICE_X108Y581       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.007     4.811    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_reg
  -------------------------------------------------------------------
                         required time                         -4.811    
                         arrival time                           5.113    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.082ns (19.584%)  route 0.337ns (80.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.741ns
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Net Delay (Source):      2.124ns (routing 1.025ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.562ns (routing 1.257ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.124     4.694    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X107Y576       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y576       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     4.743 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/Q
                         net (fo=1, routed)           0.099     4.842    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk
    SLICE_X107Y576       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.033     4.875 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1/O
                         net (fo=24, routed)          0.238     5.113    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1_n_0
    SLICE_X108Y581       FDCE                                         f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.562     5.741    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X108Y581       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg/C
                         clock pessimism             -0.938     4.804    
    SLICE_X108Y581       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.007     4.811    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg
  -------------------------------------------------------------------
                         required time                         -4.811    
                         arrival time                           5.113    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_10/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.082ns (19.584%)  route 0.337ns (80.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.741ns
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Net Delay (Source):      2.124ns (routing 1.025ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.562ns (routing 1.257ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.124     4.694    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X107Y576       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y576       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     4.743 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/Q
                         net (fo=1, routed)           0.099     4.842    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk
    SLICE_X107Y576       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.033     4.875 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1/O
                         net (fo=24, routed)          0.238     5.113    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1_n_0
    SLICE_X108Y581       FDCE                                         f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.562     5.741    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X108Y581       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_10/C
                         clock pessimism             -0.938     4.804    
    SLICE_X108Y581       FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.007     4.811    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_10
  -------------------------------------------------------------------
                         required time                         -4.811    
                         arrival time                           5.113    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_11/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.082ns (19.584%)  route 0.337ns (80.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.741ns
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Net Delay (Source):      2.124ns (routing 1.025ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.562ns (routing 1.257ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.124     4.694    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X107Y576       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y576       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     4.743 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/Q
                         net (fo=1, routed)           0.099     4.842    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk
    SLICE_X107Y576       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.033     4.875 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1/O
                         net (fo=24, routed)          0.238     5.113    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1_n_0
    SLICE_X108Y581       FDCE                                         f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.562     5.741    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X108Y581       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_11/C
                         clock pessimism             -0.938     4.804    
    SLICE_X108Y581       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.007     4.811    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_11
  -------------------------------------------------------------------
                         required time                         -4.811    
                         arrival time                           5.113    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_19/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.082ns (19.584%)  route 0.337ns (80.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.741ns
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Net Delay (Source):      2.124ns (routing 1.025ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.562ns (routing 1.257ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.124     4.694    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X107Y576       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y576       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     4.743 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/Q
                         net (fo=1, routed)           0.099     4.842    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk
    SLICE_X107Y576       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.033     4.875 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1/O
                         net (fo=24, routed)          0.238     5.113    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1_n_0
    SLICE_X108Y581       FDCE                                         f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_19/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.562     5.741    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X108Y581       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_19/C
                         clock pessimism             -0.938     4.804    
    SLICE_X108Y581       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.007     4.811    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_19
  -------------------------------------------------------------------
                         required time                         -4.811    
                         arrival time                           5.113    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_2/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.082ns (19.584%)  route 0.337ns (80.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.741ns
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Net Delay (Source):      2.124ns (routing 1.025ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.562ns (routing 1.257ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.124     4.694    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X107Y576       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y576       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     4.743 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/Q
                         net (fo=1, routed)           0.099     4.842    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk
    SLICE_X107Y576       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.033     4.875 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1/O
                         net (fo=24, routed)          0.238     5.113    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1_n_0
    SLICE_X108Y581       FDCE                                         f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.562     5.741    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X108Y581       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_2/C
                         clock pessimism             -0.938     4.804    
    SLICE_X108Y581       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.007     4.811    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_2
  -------------------------------------------------------------------
                         required time                         -4.811    
                         arrival time                           5.113    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_20/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.082ns (19.584%)  route 0.337ns (80.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.741ns
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Net Delay (Source):      2.124ns (routing 1.025ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.562ns (routing 1.257ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.124     4.694    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X107Y576       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y576       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     4.743 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/Q
                         net (fo=1, routed)           0.099     4.842    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk
    SLICE_X107Y576       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.033     4.875 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1/O
                         net (fo=24, routed)          0.238     5.113    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1_n_0
    SLICE_X108Y581       FDCE                                         f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_20/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.562     5.741    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X108Y581       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_20/C
                         clock pessimism             -0.938     4.804    
    SLICE_X108Y581       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.007     4.811    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_20
  -------------------------------------------------------------------
                         required time                         -4.811    
                         arrival time                           5.113    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_21/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.082ns (19.584%)  route 0.337ns (80.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.741ns
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Net Delay (Source):      2.124ns (routing 1.025ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.562ns (routing 1.257ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.124     4.694    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X107Y576       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y576       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     4.743 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/Q
                         net (fo=1, routed)           0.099     4.842    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk
    SLICE_X107Y576       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.033     4.875 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1/O
                         net (fo=24, routed)          0.238     5.113    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1_n_0
    SLICE_X108Y581       FDCE                                         f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_21/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.562     5.741    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X108Y581       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_21/C
                         clock pessimism             -0.938     4.804    
    SLICE_X108Y581       FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.007     4.811    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_21
  -------------------------------------------------------------------
                         required time                         -4.811    
                         arrival time                           5.113    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_22/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.082ns (19.584%)  route 0.337ns (80.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.741ns
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Net Delay (Source):      2.124ns (routing 1.025ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.562ns (routing 1.257ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.124     4.694    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X107Y576       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y576       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     4.743 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/Q
                         net (fo=1, routed)           0.099     4.842    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk
    SLICE_X107Y576       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.033     4.875 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1/O
                         net (fo=24, routed)          0.238     5.113    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1_n_0
    SLICE_X108Y581       FDCE                                         f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_22/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.562     5.741    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X108Y581       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_22/C
                         clock pessimism             -0.938     4.804    
    SLICE_X108Y581       FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.007     4.811    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_22
  -------------------------------------------------------------------
                         required time                         -4.811    
                         arrival time                           5.113    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_aclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_19/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.080ns (18.950%)  route 0.342ns (81.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.744ns
    Source Clock Delay      (SCD):    4.725ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Net Delay (Source):      2.155ns (routing 1.025ns, distribution 1.130ns)
  Clock Net Delay (Destination): 2.565ns (routing 1.257ns, distribution 1.309ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.155     4.725    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X64Y578        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_aclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y578        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     4.775 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_aclk_reg/Q
                         net (fo=75, routed)          0.104     4.879    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_aclk_reg_n_0
    SLICE_X64Y578        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.030     4.909 f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1/O
                         net (fo=24, routed)          0.238     5.147    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1_n_0
    SLICE_X68Y578        FDCE                                         f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_19/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.565     5.744    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X68Y578        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_19/C
                         clock pessimism             -0.939     4.806    
    SLICE_X68Y578        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.007     4.813    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_reg_replica_19
  -------------------------------------------------------------------
                         required time                         -4.813    
                         arrival time                           5.147    
  -------------------------------------------------------------------
                         slack                                  0.334    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_pclk_tg
  To Clock:  i_pclk_tg

Setup :            0  Failing Endpoints,  Worst Slack       12.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.018ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/CLR
                            (recovery check against rising-edge clock i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg rise@13.333ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.223ns (21.607%)  route 0.809ns (78.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.321ns = ( 24.654 - 13.333 ) 
    Source Clock Delay      (SCD):    13.142ns
    Clock Pessimism Removal (CPR):    1.701ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.977ns (routing 2.109ns, distribution 1.868ns)
  Clock Net Delay (Destination): 3.461ns (routing 1.834ns, distribution 1.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.560     9.008    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.165 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.977    13.142    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X48Y509        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y509        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    13.233 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.409    13.642    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X45Y512        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.132    13.774 f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1/O
                         net (fo=2, routed)           0.400    14.174    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1_n_0
    SLICE_X45Y512        FDCE                                         f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.907    21.061    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.193 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.461    24.654    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X45Y512        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/C
                         clock pessimism              1.701    26.355    
                         clock uncertainty           -0.055    26.300    
    SLICE_X45Y512        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.108    26.192    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg
  -------------------------------------------------------------------
                         required time                         26.192    
                         arrival time                         -14.174    
  -------------------------------------------------------------------
                         slack                                 12.018    

Slack (MET) :             12.018ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/CLR
                            (recovery check against rising-edge clock i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg rise@13.333ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.223ns (21.607%)  route 0.809ns (78.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.321ns = ( 24.654 - 13.333 ) 
    Source Clock Delay      (SCD):    13.142ns
    Clock Pessimism Removal (CPR):    1.701ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.977ns (routing 2.109ns, distribution 1.868ns)
  Clock Net Delay (Destination): 3.461ns (routing 1.834ns, distribution 1.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.560     9.008    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.165 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.977    13.142    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X48Y509        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y509        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    13.233 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.409    13.642    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X45Y512        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.132    13.774 f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1/O
                         net (fo=2, routed)           0.400    14.174    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1_n_0
    SLICE_X45Y512        FDCE                                         f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.907    21.061    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.193 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.461    24.654    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X45Y512        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/C
                         clock pessimism              1.701    26.355    
                         clock uncertainty           -0.055    26.300    
    SLICE_X45Y512        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.108    26.192    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg
  -------------------------------------------------------------------
                         required time                         26.192    
                         arrival time                         -14.174    
  -------------------------------------------------------------------
                         slack                                 12.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/CLR
                            (removal check against rising-edge clock i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg rise@0.000ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.082ns (19.548%)  route 0.337ns (80.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.435ns
    Source Clock Delay      (SCD):    7.680ns
    Clock Pessimism Removal (CPR):    1.653ns
  Clock Net Delay (Source):      2.352ns (routing 1.222ns, distribution 1.129ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.515ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.666     5.236    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.329 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.352     7.680    <hidden>
    SLR Crossing[0->1]   
    SLICE_X43Y512        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y512        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     7.730 r  <hidden>
                         net (fo=4, routed)           0.101     7.832    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X45Y512        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     7.864 f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1/O
                         net (fo=2, routed)           0.236     8.100    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1_n_0
    SLICE_X45Y512        FDCE                                         f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.290     6.469    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.589 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.846     9.435    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X45Y512        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/C
                         clock pessimism             -1.653     7.782    
    SLICE_X45Y512        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.006     7.788    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg
  -------------------------------------------------------------------
                         required time                         -7.788    
                         arrival time                           8.100    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/CLR
                            (removal check against rising-edge clock i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg rise@0.000ns - i_pclk_tg rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.082ns (19.548%)  route 0.337ns (80.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.435ns
    Source Clock Delay      (SCD):    7.680ns
    Clock Pessimism Removal (CPR):    1.653ns
  Clock Net Delay (Source):      2.352ns (routing 1.222ns, distribution 1.129ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.515ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.666     5.236    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.329 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.352     7.680    <hidden>
    SLR Crossing[0->1]   
    SLICE_X43Y512        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y512        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     7.730 r  <hidden>
                         net (fo=4, routed)           0.101     7.832    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X45Y512        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     7.864 f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1/O
                         net (fo=2, routed)           0.236     8.100    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1_n_0
    SLICE_X45Y512        FDCE                                         f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.290     6.469    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.589 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.846     9.435    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X45Y512        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/C
                         clock pessimism             -1.653     7.782    
    SLICE_X45Y512        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.006     7.788    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg
  -------------------------------------------------------------------
                         required time                         -7.788    
                         arrival time                           8.100    
  -------------------------------------------------------------------
                         slack                                  0.312    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_pclk_tg_1
  To Clock:  i_pclk_tg_1

Setup :            0  Failing Endpoints,  Worst Slack       10.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.889ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/CLR
                            (recovery check against rising-edge clock i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_1 rise@13.333ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.212ns (10.147%)  route 1.877ns (89.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.060ns = ( 24.394 - 13.333 ) 
    Source Clock Delay      (SCD):    12.847ns
    Clock Pessimism Removal (CPR):    1.595ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.792ns (routing 1.949ns, distribution 1.843ns)
  Clock Net Delay (Destination): 3.292ns (routing 1.700ns, distribution 1.592ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.450     8.898    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.055 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.792    12.847    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X66Y509        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y509        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092    12.939 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         1.508    14.447    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X65Y575        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.120    14.567 f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1/O
                         net (fo=2, routed)           0.369    14.936    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1_n_0
    SLICE_X65Y575        FDCE                                         f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.816    20.970    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.102 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.292    24.394    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X65Y575        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/C
                         clock pessimism              1.595    25.988    
                         clock uncertainty           -0.055    25.933    
    SLICE_X65Y575        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.108    25.825    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg
  -------------------------------------------------------------------
                         required time                         25.825    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                 10.889    

Slack (MET) :             10.889ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/CLR
                            (recovery check against rising-edge clock i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_1 rise@13.333ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.212ns (10.147%)  route 1.877ns (89.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.060ns = ( 24.394 - 13.333 ) 
    Source Clock Delay      (SCD):    12.847ns
    Clock Pessimism Removal (CPR):    1.595ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.792ns (routing 1.949ns, distribution 1.843ns)
  Clock Net Delay (Destination): 3.292ns (routing 1.700ns, distribution 1.592ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.450     8.898    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.055 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.792    12.847    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X66Y509        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y509        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092    12.939 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         1.508    14.447    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X65Y575        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.120    14.567 f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1/O
                         net (fo=2, routed)           0.369    14.936    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1_n_0
    SLICE_X65Y575        FDCE                                         f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.816    20.970    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.102 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.292    24.394    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X65Y575        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/C
                         clock pessimism              1.595    25.988    
                         clock uncertainty           -0.055    25.933    
    SLICE_X65Y575        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.108    25.825    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg
  -------------------------------------------------------------------
                         required time                         25.825    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                 10.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/CLR
                            (removal check against rising-edge clock i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_1 rise@0.000ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.082ns (20.034%)  route 0.327ns (79.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.209ns
    Source Clock Delay      (SCD):    7.515ns
    Clock Pessimism Removal (CPR):    1.651ns
  Clock Net Delay (Source):      2.250ns (routing 1.133ns, distribution 1.117ns)
  Clock Net Delay (Destination): 2.703ns (routing 1.397ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.602     5.172    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.265 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.250     7.515    <hidden>
    SLR Crossing[0->1]   
    SLICE_X66Y575        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y575        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     7.565 r  <hidden>
                         net (fo=4, routed)           0.107     7.673    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X65Y575        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     7.705 f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1/O
                         net (fo=2, routed)           0.220     7.925    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1_n_0
    SLICE_X65Y575        FDCE                                         f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.207     6.386    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.506 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.703     9.209    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X65Y575        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/C
                         clock pessimism             -1.651     7.558    
    SLICE_X65Y575        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.006     7.564    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg
  -------------------------------------------------------------------
                         required time                         -7.564    
                         arrival time                           7.925    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/CLR
                            (removal check against rising-edge clock i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_1 rise@0.000ns - i_pclk_tg_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.082ns (20.034%)  route 0.327ns (79.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.209ns
    Source Clock Delay      (SCD):    7.515ns
    Clock Pessimism Removal (CPR):    1.651ns
  Clock Net Delay (Source):      2.250ns (routing 1.133ns, distribution 1.117ns)
  Clock Net Delay (Destination): 2.703ns (routing 1.397ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.602     5.172    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.265 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.250     7.515    <hidden>
    SLR Crossing[0->1]   
    SLICE_X66Y575        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y575        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     7.565 r  <hidden>
                         net (fo=4, routed)           0.107     7.673    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X65Y575        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     7.705 f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1/O
                         net (fo=2, routed)           0.220     7.925    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1_n_0
    SLICE_X65Y575        FDCE                                         f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.207     6.386    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.506 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.703     9.209    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X65Y575        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/C
                         clock pessimism             -1.651     7.558    
    SLICE_X65Y575        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.006     7.564    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg
  -------------------------------------------------------------------
                         required time                         -7.564    
                         arrival time                           7.925    
  -------------------------------------------------------------------
                         slack                                  0.361    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_pclk_tg_2
  To Clock:  i_pclk_tg_2

Setup :            0  Failing Endpoints,  Worst Slack       11.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.441ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/CLR
                            (recovery check against rising-edge clock i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_2 rise@13.333ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.179ns (11.546%)  route 1.371ns (88.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.597ns = ( 23.931 - 13.333 ) 
    Source Clock Delay      (SCD):    12.252ns
    Clock Pessimism Removal (CPR):    1.475ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.502ns (routing 1.684ns, distribution 1.817ns)
  Clock Net Delay (Destination): 3.078ns (routing 1.499ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.145     8.593    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     8.750 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.502    12.252    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X104Y509       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y509       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    12.343 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.982    13.325    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X111Y576       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.088    13.413 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1/O
                         net (fo=2, routed)           0.389    13.802    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1_n_0
    SLICE_X111Y576       FDCE                                         f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.567    20.721    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    20.853 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.078    23.931    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X111Y576       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/C
                         clock pessimism              1.475    25.406    
                         clock uncertainty           -0.055    25.351    
    SLICE_X111Y576       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.108    25.243    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg
  -------------------------------------------------------------------
                         required time                         25.243    
                         arrival time                         -13.802    
  -------------------------------------------------------------------
                         slack                                 11.441    

Slack (MET) :             11.441ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/CLR
                            (recovery check against rising-edge clock i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_2 rise@13.333ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.179ns (11.546%)  route 1.371ns (88.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.597ns = ( 23.931 - 13.333 ) 
    Source Clock Delay      (SCD):    12.252ns
    Clock Pessimism Removal (CPR):    1.475ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.502ns (routing 1.684ns, distribution 1.817ns)
  Clock Net Delay (Destination): 3.078ns (routing 1.499ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.145     8.593    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     8.750 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.502    12.252    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X104Y509       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y509       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    12.343 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         0.982    13.325    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk
    SLICE_X111Y576       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.088    13.413 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1/O
                         net (fo=2, routed)           0.389    13.802    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1_n_0
    SLICE_X111Y576       FDCE                                         f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.567    20.721    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    20.853 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.078    23.931    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X111Y576       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/C
                         clock pessimism              1.475    25.406    
                         clock uncertainty           -0.055    25.351    
    SLICE_X111Y576       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.108    25.243    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg
  -------------------------------------------------------------------
                         required time                         25.243    
                         arrival time                         -13.802    
  -------------------------------------------------------------------
                         slack                                 11.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/CLR
                            (removal check against rising-edge clock i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_2 rise@0.000ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.109ns (20.863%)  route 0.413ns (79.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.750ns
    Source Clock Delay      (SCD):    7.160ns
    Clock Pessimism Removal (CPR):    1.494ns
  Clock Net Delay (Source):      2.078ns (routing 0.981ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.480ns (routing 1.189ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.419     4.989    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.082 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.078     7.160    <hidden>
    SLR Crossing[0->1]   
    SLICE_X107Y575       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y575       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     7.209 r  <hidden>
                         net (fo=4, routed)           0.180     7.390    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X111Y576       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.060     7.450 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1/O
                         net (fo=2, routed)           0.233     7.683    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1_n_0
    SLICE_X111Y576       FDCE                                         f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.971     6.150    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.270 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.480     8.750    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X111Y576       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/C
                         clock pessimism             -1.494     7.256    
    SLICE_X111Y576       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.006     7.262    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg
  -------------------------------------------------------------------
                         required time                         -7.262    
                         arrival time                           7.683    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/CLR
                            (removal check against rising-edge clock i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_2 rise@0.000ns - i_pclk_tg_2 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.109ns (20.863%)  route 0.413ns (79.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.750ns
    Source Clock Delay      (SCD):    7.160ns
    Clock Pessimism Removal (CPR):    1.494ns
  Clock Net Delay (Source):      2.078ns (routing 0.981ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.480ns (routing 1.189ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.419     4.989    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.082 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.078     7.160    <hidden>
    SLR Crossing[0->1]   
    SLICE_X107Y575       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y575       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     7.209 r  <hidden>
                         net (fo=4, routed)           0.180     7.390    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X111Y576       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.060     7.450 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1/O
                         net (fo=2, routed)           0.233     7.683    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1_n_0
    SLICE_X111Y576       FDCE                                         f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.971     6.150    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.270 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.480     8.750    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X111Y576       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/C
                         clock pessimism             -1.494     7.256    
    SLICE_X111Y576       FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.006     7.262    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg
  -------------------------------------------------------------------
                         required time                         -7.262    
                         arrival time                           7.683    
  -------------------------------------------------------------------
                         slack                                  0.421    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_pclk_tg_3
  To Clock:  i_pclk_tg_3

Setup :            0  Failing Endpoints,  Worst Slack       11.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.299ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/CLR
                            (recovery check against rising-edge clock i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_3 rise@13.333ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.208ns (12.257%)  route 1.489ns (87.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.422ns = ( 24.756 - 13.333 ) 
    Source Clock Delay      (SCD):    13.249ns
    Clock Pessimism Removal (CPR):    1.661ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.042ns (routing 2.189ns, distribution 1.853ns)
  Clock Net Delay (Destination): 3.527ns (routing 1.901ns, distribution 1.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.042    13.249    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X64Y509        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y509        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    13.340 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         1.186    14.526    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n
    SLICE_X52Y562        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.117    14.643 f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1/O
                         net (fo=2, routed)           0.303    14.946    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1_n_0
    SLICE_X52Y562        FDCE                                         f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943    21.097    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.229 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.527    24.756    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X52Y562        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/C
                         clock pessimism              1.661    26.417    
                         clock uncertainty           -0.064    26.352    
    SLICE_X52Y562        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.107    26.245    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg
  -------------------------------------------------------------------
                         required time                         26.245    
                         arrival time                         -14.946    
  -------------------------------------------------------------------
                         slack                                 11.299    

Slack (MET) :             11.299ns  (required time - arrival time)
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/CLR
                            (recovery check against rising-edge clock i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (i_pclk_tg_3 rise@13.333ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.208ns (12.257%)  route 1.489ns (87.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.422ns = ( 24.756 - 13.333 ) 
    Source Clock Delay      (SCD):    13.249ns
    Clock Pessimism Removal (CPR):    1.661ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.042ns (routing 2.189ns, distribution 1.853ns)
  Clock Net Delay (Destination): 3.527ns (routing 1.901ns, distribution 1.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.042    13.249    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X64Y509        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y509        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    13.340 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/Q
                         net (fo=554, routed)         1.186    14.526    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n
    SLICE_X52Y562        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.117    14.643 f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1/O
                         net (fo=2, routed)           0.303    14.946    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1_n_0
    SLICE_X52Y562        FDCE                                         f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000    13.333 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451    16.784    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    16.779 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311    17.090    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    17.153 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943    21.097    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    21.229 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.527    24.756    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X52Y562        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/C
                         clock pessimism              1.661    26.417    
                         clock uncertainty           -0.064    26.352    
    SLICE_X52Y562        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.107    26.245    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg
  -------------------------------------------------------------------
                         required time                         26.245    
                         arrival time                         -14.946    
  -------------------------------------------------------------------
                         slack                                 11.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/CLR
                            (removal check against rising-edge clock i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_3 rise@0.000ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.110ns (27.033%)  route 0.297ns (72.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.529ns
    Source Clock Delay      (SCD):    7.754ns
    Clock Pessimism Removal (CPR):    1.719ns
  Clock Net Delay (Source):      2.400ns (routing 1.270ns, distribution 1.130ns)
  Clock Net Delay (Destination): 2.906ns (routing 1.581ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.400     7.754    <hidden>
    SLR Crossing[0->1]   
    SLICE_X53Y562        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y562        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     7.804 r  <hidden>
                         net (fo=4, routed)           0.118     7.922    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X52Y562        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.060     7.982 f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1/O
                         net (fo=2, routed)           0.179     8.161    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1_n_0
    SLICE_X52Y562        FDCE                                         f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.906     9.529    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X52Y562        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg/C
                         clock pessimism             -1.719     7.810    
    SLICE_X52Y562        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.007     7.817    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_reg
  -------------------------------------------------------------------
                         required time                         -7.817    
                         arrival time                           8.161    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/CLR
                            (removal check against rising-edge clock i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_pclk_tg_3 rise@0.000ns - i_pclk_tg_3 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.110ns (27.033%)  route 0.297ns (72.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.529ns
    Source Clock Delay      (SCD):    7.754ns
    Clock Pessimism Removal (CPR):    1.719ns
  Clock Net Delay (Source):      2.400ns (routing 1.270ns, distribution 1.130ns)
  Clock Net Delay (Destination): 2.906ns (routing 1.581ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.400     7.754    <hidden>
    SLR Crossing[0->1]   
    SLICE_X53Y562        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y562        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     7.804 r  <hidden>
                         net (fo=4, routed)           0.118     7.922    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X52Y562        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.060     7.982 f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1/O
                         net (fo=2, routed)           0.179     8.161    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1_n_0
    SLICE_X52Y562        FDCE                                         f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.906     9.529    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X52Y562        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg/C
                         clock pessimism             -1.719     7.810    
    SLICE_X52Y562        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.007     7.817    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg
  -------------------------------------------------------------------
                         required time                         -7.817    
                         arrival time                           8.161    
  -------------------------------------------------------------------
                         slack                                  0.344    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.123ns  (logic 0.131ns (3.178%)  route 3.992ns (96.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.324ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.648ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 3.483ns (routing 1.468ns, distribution 2.015ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=2, routed)           3.715     3.715    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLR Crossing[0->1]   
    SLICE_X52Y457        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.131     3.846 r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.277     4.123    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X52Y457        FDRE                                         r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.483     3.540    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X52Y457        FDRE                                         r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.395ns  (logic 0.060ns (2.505%)  route 2.335ns (97.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.324ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.648ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.756ns (routing 1.163ns, distribution 1.593ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=2, routed)           2.176     2.176    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLR Crossing[0->1]   
    SLICE_X52Y457        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.060     2.236 r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.159     2.395    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X52Y457        FDRE                                         r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.756     2.838    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X52Y457        FDRE                                         r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1_primitive
  To Clock:  clk_pl_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.761ns  (logic 0.092ns (12.082%)  route 0.669ns (87.918%))
  Logic Levels:           0  
  Clock Path Skew:        -4.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    8.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.556ns (routing 1.757ns, distribution 1.799ns)
  Clock Net Delay (Destination): 3.382ns (routing 1.468ns, distribution 1.914ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.556     8.005    design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLR Crossing[0->1]   
    SLICE_X94Y552        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y552        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     8.097 r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[3]/Q
                         net (fo=9, routed)           0.669     8.767    design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[3]
    SLICE_X97Y554        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.382     3.439    design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X97Y554        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.602ns  (logic 0.092ns (15.293%)  route 0.510ns (84.707%))
  Logic Levels:           0  
  Clock Path Skew:        -4.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    8.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.556ns (routing 1.757ns, distribution 1.799ns)
  Clock Net Delay (Destination): 3.380ns (routing 1.468ns, distribution 1.911ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.556     8.005    design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLR Crossing[0->1]   
    SLICE_X94Y552        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y552        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     8.097 r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[1]/Q
                         net (fo=11, routed)          0.510     8.607    design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[1]
    SLICE_X96Y551        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.380     3.437    design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X96Y551        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.605ns  (logic 0.092ns (15.200%)  route 0.513ns (84.800%))
  Logic Levels:           0  
  Clock Path Skew:        -4.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    8.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.552ns (routing 1.757ns, distribution 1.795ns)
  Clock Net Delay (Destination): 3.382ns (routing 1.468ns, distribution 1.914ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.552     8.001    design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLR Crossing[0->1]   
    SLICE_X92Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y555        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.092     8.093 r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[9]/Q
                         net (fo=5, routed)           0.513     8.606    design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[9]
    SLICE_X97Y554        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.382     3.439    design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X97Y554        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.585ns  (logic 0.092ns (15.726%)  route 0.493ns (84.274%))
  Logic Levels:           0  
  Clock Path Skew:        -4.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    8.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.556ns (routing 1.757ns, distribution 1.799ns)
  Clock Net Delay (Destination): 3.380ns (routing 1.468ns, distribution 1.911ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.556     8.005    design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLR Crossing[0->1]   
    SLICE_X94Y552        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y552        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     8.097 r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[0]/Q
                         net (fo=12, routed)          0.493     8.590    design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[0]
    SLICE_X96Y551        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.380     3.437    design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X96Y551        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.586ns  (logic 0.092ns (15.688%)  route 0.494ns (84.311%))
  Logic Levels:           0  
  Clock Path Skew:        -4.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    8.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.552ns (routing 1.757ns, distribution 1.795ns)
  Clock Net Delay (Destination): 3.382ns (routing 1.468ns, distribution 1.914ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.552     8.001    design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLR Crossing[0->1]   
    SLICE_X92Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y555        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.092     8.093 r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[8]/Q
                         net (fo=6, routed)           0.494     8.587    design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[8]
    SLICE_X97Y554        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.382     3.439    design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X97Y554        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.571ns  (logic 0.092ns (16.110%)  route 0.479ns (83.890%))
  Logic Levels:           0  
  Clock Path Skew:        -4.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    8.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.552ns (routing 1.757ns, distribution 1.795ns)
  Clock Net Delay (Destination): 3.387ns (routing 1.468ns, distribution 1.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.552     8.001    design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLR Crossing[0->1]   
    SLICE_X92Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y555        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     8.093 r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[6]/Q
                         net (fo=10, routed)          0.479     8.572    design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[6]
    SLICE_X100Y555       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.387     3.444    design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X100Y555       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.539ns  (logic 0.090ns (16.709%)  route 0.449ns (83.291%))
  Logic Levels:           0  
  Clock Path Skew:        -4.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    8.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.551ns (routing 1.757ns, distribution 1.794ns)
  Clock Net Delay (Destination): 3.365ns (routing 1.468ns, distribution 1.897ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.551     8.000    design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLR Crossing[0->1]   
    SLICE_X96Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y556        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     8.090 r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[4]/Q
                         net (fo=5, routed)           0.449     8.539    design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[4]
    SLICE_X97Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.365     3.422    design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X97Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][4]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.535ns  (logic 0.091ns (16.994%)  route 0.444ns (83.006%))
  Logic Levels:           0  
  Clock Path Skew:        -4.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    8.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.552ns (routing 1.757ns, distribution 1.795ns)
  Clock Net Delay (Destination): 3.384ns (routing 1.468ns, distribution 1.916ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.552     8.001    design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLR Crossing[0->1]   
    SLICE_X92Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y555        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.091     8.092 r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[7]/Q
                         net (fo=9, routed)           0.444     8.536    design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[7]
    SLICE_X98Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.384     3.441    design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X98Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.533ns  (logic 0.092ns (17.269%)  route 0.441ns (82.731%))
  Logic Levels:           0  
  Clock Path Skew:        -4.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    8.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.552ns (routing 1.757ns, distribution 1.795ns)
  Clock Net Delay (Destination): 3.384ns (routing 1.468ns, distribution 1.916ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.552     8.001    design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLR Crossing[0->1]   
    SLICE_X92Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y555        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     8.093 r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[5]/Q
                         net (fo=11, routed)          0.441     8.534    design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[5]
    SLICE_X98Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.384     3.441    design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X98Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.525ns  (logic 0.092ns (17.528%)  route 0.433ns (82.472%))
  Logic Levels:           0  
  Clock Path Skew:        -4.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    8.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.552ns (routing 1.757ns, distribution 1.795ns)
  Clock Net Delay (Destination): 3.373ns (routing 1.468ns, distribution 1.905ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.552     8.001    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLR Crossing[0->1]   
    SLICE_X94Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y555        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     8.093 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/dest_ack_reg/Q
                         net (fo=2, routed)           0.433     8.526    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X97Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.373     3.430    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X97Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.049ns (24.318%)  route 0.152ns (75.682%))
  Logic Levels:           0  
  Clock Path Skew:        -1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.130ns (routing 1.025ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.683ns (routing 1.163ns, distribution 1.520ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.130     4.700    design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLR Crossing[0->1]   
    SLICE_X96Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y556        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     4.749 r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[3]/Q
                         net (fo=6, routed)           0.152     4.902    design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[3]
    SLICE_X96Y557        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.683     2.765    design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X96Y557        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.050ns (23.344%)  route 0.164ns (76.656%))
  Logic Levels:           0  
  Clock Path Skew:        -1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.130ns (routing 1.025ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.677ns (routing 1.163ns, distribution 1.514ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.130     4.700    design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLR Crossing[0->1]   
    SLICE_X96Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y556        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     4.750 r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[6]/Q
                         net (fo=7, routed)           0.164     4.914    design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[6]
    SLICE_X99Y557        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.677     2.759    design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X99Y557        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.742%)  route 0.166ns (77.258%))
  Logic Levels:           0  
  Clock Path Skew:        -1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.130ns (routing 1.025ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.683ns (routing 1.163ns, distribution 1.520ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.130     4.700    design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLR Crossing[0->1]   
    SLICE_X96Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y556        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.049     4.749 r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[0]/Q
                         net (fo=9, routed)           0.166     4.916    design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[0]
    SLICE_X96Y557        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.683     2.765    design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X96Y557        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.753%)  route 0.166ns (77.247%))
  Logic Levels:           0  
  Clock Path Skew:        -1.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.780ns
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.134ns (routing 1.025ns, distribution 1.109ns)
  Clock Net Delay (Destination): 2.698ns (routing 1.163ns, distribution 1.535ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.134     4.704    design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLR Crossing[0->1]   
    SLICE_X94Y552        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y552        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.049     4.753 r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[2]/Q
                         net (fo=10, routed)          0.166     4.919    design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[2]
    SLICE_X98Y552        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.698     2.780    design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X98Y552        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.050ns (22.365%)  route 0.174ns (77.635%))
  Logic Levels:           0  
  Clock Path Skew:        -1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.130ns (routing 1.025ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.686ns (routing 1.163ns, distribution 1.522ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.130     4.700    design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLR Crossing[0->1]   
    SLICE_X96Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y556        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     4.750 r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[1]/Q
                         net (fo=8, routed)           0.174     4.924    design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[1]
    SLICE_X97Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.686     2.768    design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X97Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.830%)  route 0.175ns (78.170%))
  Logic Levels:           0  
  Clock Path Skew:        -1.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.130ns (routing 1.025ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.693ns (routing 1.163ns, distribution 1.530ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.130     4.700    design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLR Crossing[0->1]   
    SLICE_X96Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y556        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     4.749 r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[8]/Q
                         net (fo=5, routed)           0.175     4.925    design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[8]
    SLICE_X98Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.693     2.775    design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X98Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.049ns (23.005%)  route 0.164ns (76.995%))
  Logic Levels:           0  
  Clock Path Skew:        -1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.145ns (routing 1.025ns, distribution 1.120ns)
  Clock Net Delay (Destination): 2.703ns (routing 1.163ns, distribution 1.539ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.145     4.715    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/src_clk
    SLR Crossing[0->1]   
    SLICE_X107Y540       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y540       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     4.764 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/src_ff_reg/Q
                         net (fo=1, routed)           0.164     4.928    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/p_0_in[0]
    SLICE_X107Y543       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.703     2.785    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X107Y543       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.049ns (20.580%)  route 0.189ns (79.420%))
  Logic Levels:           0  
  Clock Path Skew:        -1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.130ns (routing 1.025ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.678ns (routing 1.163ns, distribution 1.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.130     4.700    design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLR Crossing[0->1]   
    SLICE_X96Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y556        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.049     4.749 r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[5]/Q
                         net (fo=8, routed)           0.189     4.938    design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[5]
    SLICE_X99Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.678     2.760    design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X99Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.050ns (20.701%)  route 0.192ns (79.299%))
  Logic Levels:           0  
  Clock Path Skew:        -1.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.130ns (routing 1.025ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.702ns (routing 1.163ns, distribution 1.538ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.130     4.700    design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLR Crossing[0->1]   
    SLICE_X96Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y556        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     4.750 r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[9]/Q
                         net (fo=4, routed)           0.192     4.942    design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[9]
    SLICE_X98Y554        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.702     2.784    design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X98Y554        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.049ns (18.992%)  route 0.209ns (81.008%))
  Logic Levels:           0  
  Clock Path Skew:        -1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.131ns (routing 1.025ns, distribution 1.106ns)
  Clock Net Delay (Destination): 2.677ns (routing 1.163ns, distribution 1.514ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.131     4.701    design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLR Crossing[0->1]   
    SLICE_X90Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y556        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.049     4.750 r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/done_reg/Q
                         net (fo=2, routed)           0.209     4.959    design_1_i/axis_ila_0/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/src_in
    SLICE_X97Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.677     2.759    design_1_i/axis_ila_0/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X97Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_pclk_tg_3
  To Clock:  clk_pl_0

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.620ns  (logic 0.092ns (14.839%)  route 0.528ns (85.161%))
  Logic Levels:           0  
  Clock Path Skew:        -10.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns
    Source Clock Delay      (SCD):    13.593ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      4.386ns (routing 2.188ns, distribution 2.197ns)
  Clock Net Delay (Destination): 3.118ns (routing 1.467ns, distribution 1.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.386    13.593    <hidden>
    SLR Crossing[0->1]   
    SLICE_X126Y544       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y544       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092    13.685 r  <hidden>
                         net (fo=1, routed)           0.528    14.213    <hidden>
    SLICE_X128Y544       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.118     3.175    <hidden>
    SLR Crossing[0->1]   
    SLICE_X128Y544       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.643ns  (logic 0.091ns (14.152%)  route 0.552ns (85.848%))
  Logic Levels:           0  
  Clock Path Skew:        -10.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    13.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      4.362ns (routing 2.188ns, distribution 2.174ns)
  Clock Net Delay (Destination): 3.098ns (routing 1.467ns, distribution 1.631ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.362    13.569    <hidden>
    SLR Crossing[0->1]   
    SLICE_X133Y540       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y540       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091    13.660 r  <hidden>
                         net (fo=1, routed)           0.552    14.212    <hidden>
    SLICE_X135Y540       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.098     3.155    <hidden>
    SLR Crossing[0->1]   
    SLICE_X135Y540       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.554ns  (logic 0.093ns (16.787%)  route 0.461ns (83.213%))
  Logic Levels:           0  
  Clock Path Skew:        -10.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns
    Source Clock Delay      (SCD):    13.583ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      4.376ns (routing 2.188ns, distribution 2.188ns)
  Clock Net Delay (Destination): 3.097ns (routing 1.467ns, distribution 1.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.376    13.583    <hidden>
    SLR Crossing[0->1]   
    SLICE_X134Y547       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y547       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093    13.676 r  <hidden>
                         net (fo=1, routed)           0.461    14.137    <hidden>
    SLICE_X135Y546       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.097     3.154    <hidden>
    SLR Crossing[0->1]   
    SLICE_X135Y546       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.547ns  (logic 0.091ns (16.636%)  route 0.456ns (83.364%))
  Logic Levels:           0  
  Clock Path Skew:        -10.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns
    Source Clock Delay      (SCD):    13.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      4.364ns (routing 2.188ns, distribution 2.176ns)
  Clock Net Delay (Destination): 3.110ns (routing 1.467ns, distribution 1.643ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.364    13.571    <hidden>
    SLR Crossing[0->1]   
    SLICE_X129Y538       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y538       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091    13.662 r  <hidden>
                         net (fo=1, routed)           0.456    14.118    <hidden>
    SLICE_X128Y538       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.110     3.167    <hidden>
    SLR Crossing[0->1]   
    SLICE_X128Y538       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.531ns  (logic 0.092ns (17.326%)  route 0.439ns (82.674%))
  Logic Levels:           0  
  Clock Path Skew:        -10.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns
    Source Clock Delay      (SCD):    13.583ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      4.376ns (routing 2.188ns, distribution 2.188ns)
  Clock Net Delay (Destination): 3.097ns (routing 1.467ns, distribution 1.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.376    13.583    <hidden>
    SLR Crossing[0->1]   
    SLICE_X134Y547       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y547       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092    13.675 r  <hidden>
                         net (fo=1, routed)           0.439    14.114    <hidden>
    SLICE_X135Y546       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.097     3.154    <hidden>
    SLR Crossing[0->1]   
    SLICE_X135Y546       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.520ns  (logic 0.091ns (17.500%)  route 0.429ns (82.500%))
  Logic Levels:           0  
  Clock Path Skew:        -10.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    13.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      4.381ns (routing 2.188ns, distribution 2.193ns)
  Clock Net Delay (Destination): 3.101ns (routing 1.467ns, distribution 1.633ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.381    13.588    <hidden>
    SLR Crossing[0->1]   
    SLICE_X126Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y541       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091    13.679 r  <hidden>
                         net (fo=1, routed)           0.429    14.108    <hidden>
    SLICE_X135Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.101     3.158    <hidden>
    SLR Crossing[0->1]   
    SLICE_X135Y541       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.537ns  (logic 0.091ns (16.946%)  route 0.446ns (83.054%))
  Logic Levels:           0  
  Clock Path Skew:        -10.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    13.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      4.359ns (routing 2.188ns, distribution 2.171ns)
  Clock Net Delay (Destination): 3.108ns (routing 1.467ns, distribution 1.640ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.359    13.566    <hidden>
    SLR Crossing[0->1]   
    SLICE_X129Y545       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y545       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091    13.657 r  <hidden>
                         net (fo=1, routed)           0.446    14.103    <hidden>
    SLICE_X132Y545       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.108     3.165    <hidden>
    SLR Crossing[0->1]   
    SLICE_X132Y545       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.509ns  (logic 0.091ns (17.878%)  route 0.418ns (82.122%))
  Logic Levels:           0  
  Clock Path Skew:        -10.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    13.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      4.373ns (routing 2.188ns, distribution 2.184ns)
  Clock Net Delay (Destination): 3.109ns (routing 1.467ns, distribution 1.641ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.373    13.580    <hidden>
    SLR Crossing[0->1]   
    SLICE_X131Y544       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y544       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091    13.671 r  <hidden>
                         net (fo=1, routed)           0.418    14.089    <hidden>
    SLICE_X132Y543       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.109     3.166    <hidden>
    SLR Crossing[0->1]   
    SLICE_X132Y543       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.509ns  (logic 0.091ns (17.878%)  route 0.418ns (82.122%))
  Logic Levels:           0  
  Clock Path Skew:        -10.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    13.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      4.373ns (routing 2.188ns, distribution 2.184ns)
  Clock Net Delay (Destination): 3.108ns (routing 1.467ns, distribution 1.640ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.373    13.580    <hidden>
    SLR Crossing[0->1]   
    SLICE_X131Y544       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y544       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091    13.671 r  <hidden>
                         net (fo=1, routed)           0.418    14.089    <hidden>
    SLICE_X134Y545       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.108     3.165    <hidden>
    SLR Crossing[0->1]   
    SLICE_X134Y545       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.496ns  (logic 0.091ns (18.347%)  route 0.405ns (81.653%))
  Logic Levels:           0  
  Clock Path Skew:        -10.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns
    Source Clock Delay      (SCD):    13.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      4.373ns (routing 2.188ns, distribution 2.184ns)
  Clock Net Delay (Destination): 3.110ns (routing 1.467ns, distribution 1.643ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.373    13.580    <hidden>
    SLR Crossing[0->1]   
    SLICE_X131Y544       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y544       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091    13.671 r  <hidden>
                         net (fo=1, routed)           0.405    14.076    <hidden>
    SLICE_X130Y538       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.110     3.167    <hidden>
    SLR Crossing[0->1]   
    SLICE_X130Y538       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.049ns (29.341%)  route 0.118ns (70.659%))
  Logic Levels:           0  
  Clock Path Skew:        -5.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    7.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.614ns (routing 1.270ns, distribution 1.343ns)
  Clock Net Delay (Destination): 2.497ns (routing 1.164ns, distribution 1.333ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.614     7.968    <hidden>
    SLR Crossing[0->1]   
    SLICE_X129Y545       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y545       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     8.017 r  <hidden>
                         net (fo=1, routed)           0.118     8.135    <hidden>
    SLICE_X129Y544       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.497     2.579    <hidden>
    SLR Crossing[0->1]   
    SLICE_X129Y544       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.050ns (30.864%)  route 0.112ns (69.136%))
  Logic Levels:           0  
  Clock Path Skew:        -5.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    7.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.622ns (routing 1.270ns, distribution 1.351ns)
  Clock Net Delay (Destination): 2.490ns (routing 1.164ns, distribution 1.326ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.622     7.976    <hidden>
    SLR Crossing[0->1]   
    SLICE_X126Y545       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y545       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     8.026 r  <hidden>
                         net (fo=1, routed)           0.112     8.138    <hidden>
    SLICE_X126Y546       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.490     2.572    <hidden>
    SLR Crossing[0->1]   
    SLICE_X126Y546       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.050ns (31.447%)  route 0.109ns (68.553%))
  Logic Levels:           0  
  Clock Path Skew:        -5.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.580ns
    Source Clock Delay      (SCD):    7.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.626ns (routing 1.270ns, distribution 1.355ns)
  Clock Net Delay (Destination): 2.498ns (routing 1.164ns, distribution 1.334ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.626     7.980    <hidden>
    SLR Crossing[0->1]   
    SLICE_X126Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y541       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     8.030 r  <hidden>
                         net (fo=1, routed)           0.109     8.139    <hidden>
    SLICE_X128Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.498     2.580    <hidden>
    SLR Crossing[0->1]   
    SLICE_X128Y541       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.050ns (31.447%)  route 0.109ns (68.553%))
  Logic Levels:           0  
  Clock Path Skew:        -5.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.580ns
    Source Clock Delay      (SCD):    7.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.626ns (routing 1.270ns, distribution 1.355ns)
  Clock Net Delay (Destination): 2.498ns (routing 1.164ns, distribution 1.334ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.626     7.980    <hidden>
    SLR Crossing[0->1]   
    SLICE_X126Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y541       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     8.030 r  <hidden>
                         net (fo=1, routed)           0.109     8.139    <hidden>
    SLICE_X128Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.498     2.580    <hidden>
    SLR Crossing[0->1]   
    SLICE_X128Y541       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.049ns (28.324%)  route 0.124ns (71.676%))
  Logic Levels:           0  
  Clock Path Skew:        -5.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    7.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.614ns (routing 1.270ns, distribution 1.343ns)
  Clock Net Delay (Destination): 2.493ns (routing 1.164ns, distribution 1.329ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.614     7.968    <hidden>
    SLR Crossing[0->1]   
    SLICE_X129Y545       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y545       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     8.017 r  <hidden>
                         net (fo=1, routed)           0.124     8.141    <hidden>
    SLICE_X129Y546       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.493     2.575    <hidden>
    SLR Crossing[0->1]   
    SLICE_X129Y546       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.050ns (28.736%)  route 0.124ns (71.264%))
  Logic Levels:           0  
  Clock Path Skew:        -5.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    7.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.614ns (routing 1.270ns, distribution 1.343ns)
  Clock Net Delay (Destination): 2.497ns (routing 1.164ns, distribution 1.333ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.614     7.968    <hidden>
    SLR Crossing[0->1]   
    SLICE_X129Y545       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y545       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     8.018 r  <hidden>
                         net (fo=1, routed)           0.124     8.142    <hidden>
    SLICE_X129Y544       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.497     2.579    <hidden>
    SLR Crossing[0->1]   
    SLICE_X129Y544       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.050ns (29.070%)  route 0.122ns (70.930%))
  Logic Levels:           0  
  Clock Path Skew:        -5.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    7.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.617ns (routing 1.270ns, distribution 1.346ns)
  Clock Net Delay (Destination): 2.481ns (routing 1.164ns, distribution 1.317ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.617     7.971    <hidden>
    SLR Crossing[0->1]   
    SLICE_X133Y537       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y537       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     8.021 r  <hidden>
                         net (fo=1, routed)           0.122     8.143    <hidden>
    SLICE_X131Y537       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.481     2.563    <hidden>
    SLR Crossing[0->1]   
    SLICE_X131Y537       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.049ns (29.167%)  route 0.119ns (70.833%))
  Logic Levels:           0  
  Clock Path Skew:        -5.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    7.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.623ns (routing 1.270ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.505ns (routing 1.164ns, distribution 1.341ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.623     7.977    <hidden>
    SLR Crossing[0->1]   
    SLICE_X131Y544       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y544       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     8.026 r  <hidden>
                         net (fo=1, routed)           0.119     8.145    <hidden>
    SLICE_X128Y544       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.505     2.587    <hidden>
    SLR Crossing[0->1]   
    SLICE_X128Y544       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.050ns (29.586%)  route 0.119ns (70.414%))
  Logic Levels:           0  
  Clock Path Skew:        -5.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.580ns
    Source Clock Delay      (SCD):    7.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.623ns (routing 1.270ns, distribution 1.352ns)
  Clock Net Delay (Destination): 2.498ns (routing 1.164ns, distribution 1.334ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.623     7.977    <hidden>
    SLR Crossing[0->1]   
    SLICE_X136Y536       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y536       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     8.027 r  <hidden>
                         net (fo=1, routed)           0.119     8.146    <hidden>
    SLICE_X138Y536       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.498     2.580    <hidden>
    SLR Crossing[0->1]   
    SLICE_X138Y536       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.049ns (27.684%)  route 0.128ns (72.316%))
  Logic Levels:           0  
  Clock Path Skew:        -5.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    7.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.617ns (routing 1.270ns, distribution 1.346ns)
  Clock Net Delay (Destination): 2.481ns (routing 1.164ns, distribution 1.317ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.617     7.971    <hidden>
    SLR Crossing[0->1]   
    SLICE_X133Y537       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y537       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.049     8.020 r  <hidden>
                         net (fo=1, routed)           0.128     8.148    <hidden>
    SLICE_X131Y537       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.481     2.563    <hidden>
    SLR Crossing[0->1]   
    SLICE_X131Y537       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout1_primitive

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.243ns  (logic 0.126ns (2.970%)  route 4.117ns (97.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.804ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.613ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 3.161ns (routing 1.539ns, distribution 1.622ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=2, routed)           3.835     3.835    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLR Crossing[0->1]   
    SLICE_X68Y456        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.126     3.961 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.282     4.243    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X68Y456        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.161     6.981    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X68Y456        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.466ns  (logic 0.060ns (2.433%)  route 2.406ns (97.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.804ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.613ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 2.571ns (routing 1.257ns, distribution 1.314ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=2, routed)           2.245     2.245    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLR Crossing[0->1]   
    SLICE_X68Y456        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.060     2.305 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.161     2.466    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X68Y456        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.571     5.750    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X68Y456        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clkout1_primitive

Max Delay            51 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.229ns  (logic 1.410ns (63.257%)  route 0.819ns (36.743%))
  Logic Levels:           19  (LOOKAHEAD8=17 LUT2=1 LUTCY2=1)
  Clock Path Skew:        3.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.014ns
    Source Clock Delay      (SCD):    3.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.842ns (routing 1.626ns, distribution 2.216ns)
  Clock Net Delay (Destination): 3.194ns (routing 1.539ns, distribution 1.655ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.842     3.947    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/cfg_clk
    SLR Crossing[0->1]   
    SLICE_X43Y599        SRLC32E                                      r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y599        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.334 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.412     4.746    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X49Y599        LUTCY2 (Prop_A6LUT_SLICEM_I2_GE)
                                                      0.088     4.834 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     4.870    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/GE_net_72
    SLICE_X49Y599        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.242     5.112 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.114    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X49Y600        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.154 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.156    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X49Y601        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.196 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.198    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X49Y602        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.238 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.240    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X49Y603        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.280 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.282    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_9
    SLICE_X49Y604        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.322 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[9].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.324    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_11
    SLICE_X49Y605        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.364 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.366    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_13
    SLICE_X49Y606        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.406 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[13].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.408    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_15
    SLICE_X49Y607        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.448 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[15].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.450    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_17
    SLICE_X49Y608        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.490 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[17].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.492    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_19
    SLICE_X49Y609        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.532 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[19].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.534    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_21
    SLICE_X49Y610        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.574 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[21].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.576    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_23
    SLICE_X49Y611        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.616 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[23].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.618    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_25
    SLICE_X49Y612        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.658 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[25].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.660    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_27
    SLICE_X49Y613        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.700 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[27].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.702    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_29
    SLICE_X49Y614        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.742 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[29].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.744    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_31
    SLICE_X49Y615        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTD)
                                                      0.042     5.786 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[31].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.293     6.079    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_32
    SLICE_X48Y615        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.051     6.130 r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.046     6.176    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X48Y615        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.194     7.014    design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/clk
    SLR Crossing[0->1]   
    SLICE_X48Y615        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[0].u_allx/L1[12].l1_cfglut/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.126ns  (logic 1.159ns (54.516%)  route 0.967ns (45.484%))
  Logic Levels:           17  (LOOKAHEAD8=15 LUT2=1 LUTCY2=1)
  Clock Path Skew:        3.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.004ns
    Source Clock Delay      (SCD):    3.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.845ns (routing 1.626ns, distribution 2.219ns)
  Clock Net Delay (Destination): 3.184ns (routing 1.539ns, distribution 1.645ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.845     3.950    design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[0].u_allx/L1[12].l1_cfglut/CLK
    SLR Crossing[0->1]   
    SLICE_X45Y599        SRL16E                                       r  design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[0].u_allx/L1[12].l1_cfglut/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y599        SRL16E (Prop_A5LUT_SLICEM_CLK_Q)
                                                      0.363     4.313 r  design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[0].u_allx/L1[12].l1_cfglut/S2/Q
                         net (fo=2, routed)           0.453     4.766    design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LUT6CY_0/I3
    SLICE_X58Y601        LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.071     4.837 r  design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     4.876    design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/GE_net_88
    SLICE_X58Y601        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.148     5.024 r  design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.025    design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X58Y602        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.064 r  design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.065    design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X58Y603        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.104 r  design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.105    design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/all_carry_9
    SLICE_X58Y604        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.144 r  design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/L1[9].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.145    design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/all_carry_11
    SLICE_X58Y605        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.184 r  design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.185    design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/all_carry_13
    SLICE_X58Y606        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.224 r  design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/L1[13].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.225    design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/all_carry_15
    SLICE_X58Y607        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.264 r  design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/L1[15].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.265    design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/all_carry_17
    SLICE_X58Y608        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.304 r  design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/L1[17].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.305    design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/all_carry_19
    SLICE_X58Y609        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.344 r  design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/L1[19].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.345    design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/all_carry_21
    SLICE_X58Y610        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.384 r  design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/L1[21].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.385    design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/all_carry_23
    SLICE_X58Y611        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.424 r  design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/L1[23].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.425    design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/all_carry_25
    SLICE_X58Y612        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.464 r  design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/L1[25].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.465    design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/all_carry_27
    SLICE_X58Y613        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.504 r  design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/L1[27].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.505    design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/all_carry_29
    SLICE_X58Y614        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.544 r  design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/L1[29].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.545    design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/all_carry_31
    SLICE_X58Y615        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.042     5.587 r  design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/L1[31].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.403     5.990    design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/all_carry_32
    SLICE_X56Y608        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.028     6.018 r  design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.058     6.076    design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X56Y608        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.184     7.004    design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/clk
    SLR Crossing[0->1]   
    SLICE_X56Y608        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.750ns  (logic 0.998ns (57.029%)  route 0.752ns (42.971%))
  Logic Levels:           7  (LOOKAHEAD8=5 LUT2=1 LUTCY2=1)
  Clock Path Skew:        3.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.993ns
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.846ns (routing 1.626ns, distribution 2.220ns)
  Clock Net Delay (Destination): 3.173ns (routing 1.539ns, distribution 1.634ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.846     3.951    design_1_i/axis_ila_0/inst/axis_mu0_0/inst/cfg_clk
    SLR Crossing[0->1]   
    SLICE_X59Y591        SRLC32E                                      r  design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y591        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.338 r  design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.302     4.640    design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X55Y592        LUTCY2 (Prop_A6LUT_SLICEM_I2_GE)
                                                      0.088     4.728 r  design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     4.764    design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/GE_net_24
    SLICE_X55Y592        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.242     5.006 r  design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.007    design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X55Y593        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.047 r  design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.048    design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X55Y594        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.088 r  design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.089    design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X55Y595        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.129 r  design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.130    design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X55Y596        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTD)
                                                      0.042     5.172 r  design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.358     5.530    design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_8
    SLICE_X58Y591        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.119     5.649 r  design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.052     5.701    design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X58Y591        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.173     6.993    design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/clk
    SLR Crossing[0->1]   
    SLICE_X58Y591        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.666ns  (logic 0.877ns (52.641%)  route 0.789ns (47.359%))
  Logic Levels:           4  (LOOKAHEAD8=2 LUT2=1 LUTCY2=1)
  Clock Path Skew:        3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.985ns
    Source Clock Delay      (SCD):    3.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.854ns (routing 1.626ns, distribution 2.227ns)
  Clock Net Delay (Destination): 3.165ns (routing 1.539ns, distribution 1.627ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.854     3.959    design_1_i/axis_ila_0/inst/axis_mu24_0/inst/cfg_clk
    SLR Crossing[0->1]   
    SLICE_X71Y613        SRLC32E                                      r  design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y613        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.346 r  design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.162     4.508    design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X66Y613        LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.085     4.593 r  design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     4.632    design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.u_allx_carry/GE_net_8
    SLICE_X66Y613        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     4.874 r  design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.875    design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X66Y614        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.042     4.917 r  design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.524     5.441    design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.u_allx_carry/all_carry_2
    SLICE_X58Y585        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.121     5.562 r  design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.063     5.625    design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X58Y585        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.165     6.985    design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.u_allx_carry/clk
    SLR Crossing[0->1]   
    SLICE_X58Y585        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_mu31_0/inst/ALLX.L2_NFULL.u_allx/L1[4].l1_cfglut/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mu31_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.567ns  (logic 0.644ns (41.098%)  route 0.923ns (58.902%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY2=1)
  Clock Path Skew:        3.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.982ns
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.843ns (routing 1.626ns, distribution 2.217ns)
  Clock Net Delay (Destination): 3.162ns (routing 1.539ns, distribution 1.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.843     3.948    design_1_i/axis_ila_0/inst/axis_mu31_0/inst/ALLX.L2_NFULL.u_allx/L1[4].l1_cfglut/CLK
    SLR Crossing[0->1]   
    SLICE_X51Y585        SRLC32E                                      r  design_1_i/axis_ila_0/inst/axis_mu31_0/inst/ALLX.L2_NFULL.u_allx/L1[4].l1_cfglut/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y585        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.335 r  design_1_i/axis_ila_0/inst/axis_mu31_0/inst/ALLX.L2_NFULL.u_allx/L1[4].l1_cfglut/S1/Q
                         net (fo=2, routed)           0.379     4.714    design_1_i/axis_ila_0/inst/axis_mu31_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LUT6CY_0/I2
    SLICE_X48Y585        LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.085     4.799 r  design_1_i/axis_ila_0/inst/axis_mu31_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     4.838    design_1_i/axis_ila_0/inst/axis_mu31_0/inst/ALLX.u_allx_carry/GE_net
    SLICE_X48Y585        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTD)
                                                      0.123     4.961 r  design_1_i/axis_ila_0/inst/axis_mu31_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.434     5.395    design_1_i/axis_ila_0/inst/axis_mu31_0/inst/ALLX.u_allx_carry/all_carry_2
    SLICE_X54Y582        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.049     5.444 r  design_1_i/axis_ila_0/inst/axis_mu31_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.071     5.515    design_1_i/axis_ila_0/inst/axis_mu31_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X54Y582        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu31_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.162     6.982    design_1_i/axis_ila_0/inst/axis_mu31_0/inst/ALLX.u_allx_carry/clk
    SLR Crossing[0->1]   
    SLICE_X54Y582        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu31_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_mu26_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mu26_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.558ns  (logic 0.743ns (47.689%)  route 0.815ns (52.311%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY2=1)
  Clock Path Skew:        3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.985ns
    Source Clock Delay      (SCD):    3.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.850ns (routing 1.626ns, distribution 2.224ns)
  Clock Net Delay (Destination): 3.165ns (routing 1.539ns, distribution 1.627ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.850     3.955    design_1_i/axis_ila_0/inst/axis_mu26_0/inst/cfg_clk
    SLR Crossing[0->1]   
    SLICE_X61Y600        SRLC32E                                      r  design_1_i/axis_ila_0/inst/axis_mu26_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y600        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.342 r  design_1_i/axis_ila_0/inst/axis_mu26_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.255     4.597    design_1_i/axis_ila_0/inst/axis_mu26_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X56Y597        LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.085     4.682 r  design_1_i/axis_ila_0/inst/axis_mu26_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     4.721    design_1_i/axis_ila_0/inst/axis_mu26_0/inst/ALLX.u_allx_carry/GE_net
    SLICE_X56Y597        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     4.963 r  design_1_i/axis_ila_0/inst/axis_mu26_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=1, routed)           0.469     5.432    design_1_i/axis_ila_0/inst/axis_mu26_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X58Y585        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.029     5.461 r  design_1_i/axis_ila_0/inst/axis_mu26_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.052     5.513    design_1_i/axis_ila_0/inst/axis_mu26_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X58Y585        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu26_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.165     6.985    design_1_i/axis_ila_0/inst/axis_mu26_0/inst/ALLX.u_allx_carry/clk
    SLR Crossing[0->1]   
    SLICE_X58Y585        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu26_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.L2_FULL[0].u_allx/L1[8].l1_cfglut/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.551ns  (logic 0.601ns (38.749%)  route 0.950ns (61.251%))
  Logic Levels:           4  (LOOKAHEAD8=2 LUT2=1 LUTCY2=1)
  Clock Path Skew:        3.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.988ns
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.843ns (routing 1.626ns, distribution 2.217ns)
  Clock Net Delay (Destination): 3.168ns (routing 1.539ns, distribution 1.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.843     3.948    design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.L2_FULL[0].u_allx/L1[8].l1_cfglut/CLK
    SLR Crossing[0->1]   
    SLICE_X55Y587        SRL16E                                       r  design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.L2_FULL[0].u_allx/L1[8].l1_cfglut/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y587        SRL16E (Prop_A5LUT_SLICEM_CLK_Q)
                                                      0.363     4.311 r  design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.L2_FULL[0].u_allx/L1[8].l1_cfglut/S2/Q
                         net (fo=2, routed)           0.442     4.753    design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LUT6CY_4/I3
    SLICE_X52Y588        LUTCY2 (Prop_E6LUT_SLICEL_I3_GE)
                                                      0.086     4.839 r  design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LUT6CY_4/LUTCY2_INST/GE
                         net (fo=1, routed)           0.037     4.876    design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.u_allx_carry/GE_net_12
    SLICE_X52Y588        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEE_COUTH)
                                                      0.082     4.958 r  design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.960    design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X52Y589        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.042     5.002 r  design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.411     5.413    design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.u_allx_carry/all_carry_4
    SLICE_X54Y584        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.028     5.441 r  design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.058     5.499    design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X54Y584        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.168     6.988    design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.u_allx_carry/clk
    SLR Crossing[0->1]   
    SLICE_X54Y584        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.578ns  (logic 0.785ns (49.746%)  route 0.793ns (50.253%))
  Logic Levels:           4  (LOOKAHEAD8=2 LUT2=1 LUTCY2=1)
  Clock Path Skew:        3.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.973ns
    Source Clock Delay      (SCD):    3.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.810ns (routing 1.626ns, distribution 2.184ns)
  Clock Net Delay (Destination): 3.153ns (routing 1.539ns, distribution 1.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.810     3.915    design_1_i/axis_ila_0/inst/axis_mu10_0/inst/cfg_clk
    SLR Crossing[0->1]   
    SLICE_X45Y573        SRLC32E                                      r  design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y573        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.302 r  design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.401     4.703    design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X50Y575        LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.085     4.788 r  design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     4.827    design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/GE_net_8
    SLICE_X50Y575        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     5.069 r  design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.070    design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X50Y576        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.042     5.112 r  design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.281     5.393    design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/all_carry_2
    SLICE_X50Y574        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.029     5.422 r  design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.071     5.493    design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X50Y574        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.153     6.973    design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/clk
    SLR Crossing[0->1]   
    SLICE_X50Y574        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.565ns  (logic 0.906ns (57.891%)  route 0.659ns (42.109%))
  Logic Levels:           7  (LOOKAHEAD8=5 LUT2=1 LUTCY2=1)
  Clock Path Skew:        3.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.968ns
    Source Clock Delay      (SCD):    3.926ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.821ns (routing 1.626ns, distribution 2.195ns)
  Clock Net Delay (Destination): 3.148ns (routing 1.539ns, distribution 1.609ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.821     3.926    design_1_i/axis_ila_0/inst/axis_mu11_0/inst/cfg_clk
    SLR Crossing[0->1]   
    SLICE_X53Y565        SRLC32E                                      r  design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y565        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.313 r  design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.259     4.572    design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X55Y567        LUTCY2 (Prop_A6LUT_SLICEM_I2_GE)
                                                      0.088     4.660 r  design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     4.696    design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.u_allx_carry/GE_net_24
    SLICE_X55Y567        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.242     4.938 r  design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.939    design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X55Y568        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.979 r  design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.980    design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X55Y569        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.020 r  design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.021    design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X55Y570        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.061 r  design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.062    design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X55Y571        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTD)
                                                      0.042     5.104 r  design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.302     5.406    design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.u_allx_carry/all_carry_8
    SLICE_X54Y571        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.027     5.433 r  design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.058     5.491    design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X54Y571        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.148     6.968    design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.u_allx_carry/clk
    SLR Crossing[0->1]   
    SLICE_X54Y571        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_mu4_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_mu4_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.541ns  (logic 0.742ns (48.151%)  route 0.799ns (51.849%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY2=1)
  Clock Path Skew:        3.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.969ns
    Source Clock Delay      (SCD):    3.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.832ns (routing 1.626ns, distribution 2.206ns)
  Clock Net Delay (Destination): 3.149ns (routing 1.539ns, distribution 1.610ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.832     3.937    design_1_i/axis_ila_0/inst/axis_mu4_0/inst/cfg_clk
    SLR Crossing[0->1]   
    SLICE_X49Y579        SRLC32E                                      r  design_1_i/axis_ila_0/inst/axis_mu4_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y579        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.324 r  design_1_i/axis_ila_0/inst/axis_mu4_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.402     4.726    design_1_i/axis_ila_0/inst/axis_mu4_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X50Y577        LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.085     4.811 r  design_1_i/axis_ila_0/inst/axis_mu4_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     4.850    design_1_i/axis_ila_0/inst/axis_mu4_0/inst/ALLX.u_allx_carry/GE_net
    SLICE_X50Y577        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     5.092 r  design_1_i/axis_ila_0/inst/axis_mu4_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=1, routed)           0.300     5.392    design_1_i/axis_ila_0/inst/axis_mu4_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X58Y576        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.028     5.420 r  design_1_i/axis_ila_0/inst/axis_mu4_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.058     5.478    design_1_i/axis_ila_0/inst/axis_mu4_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X58Y576        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu4_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.149     6.969    design_1_i/axis_ila_0/inst/axis_mu4_0/inst/ALLX.u_allx_carry/clk
    SLR Crossing[0->1]   
    SLICE_X58Y576        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_mu4_0/inst/ALLX.u_allx_carry/co_temp_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.050ns (30.488%)  route 0.114ns (69.512%))
  Logic Levels:           0  
  Clock Path Skew:        3.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.723ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.319ns (routing 0.995ns, distribution 1.324ns)
  Clock Net Delay (Destination): 2.544ns (routing 1.257ns, distribution 1.287ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.319     2.362    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLR Crossing[0->1]   
    SLICE_X98Y550        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y550        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     2.412 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[105]/Q
                         net (fo=1, routed)           0.114     2.526    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[105]
    SLICE_X98Y551        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.544     5.723    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X98Y551        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[105]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.049ns (23.333%)  route 0.161ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        3.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.718ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.309ns (routing 0.995ns, distribution 1.314ns)
  Clock Net Delay (Destination): 2.539ns (routing 1.257ns, distribution 1.282ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.309     2.352    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLR Crossing[0->1]   
    SLICE_X99Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y556        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     2.401 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.161     2.562    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[4]
    SLICE_X94Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.539     5.718    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X94Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.049ns (22.581%)  route 0.168ns (77.419%))
  Logic Levels:           0  
  Clock Path Skew:        3.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.718ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.308ns (routing 0.995ns, distribution 1.313ns)
  Clock Net Delay (Destination): 2.539ns (routing 1.257ns, distribution 1.282ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.308     2.351    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLR Crossing[0->1]   
    SLICE_X97Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y556        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.400 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[106]/Q
                         net (fo=1, routed)           0.168     2.568    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[106]
    SLICE_X94Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.539     5.718    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X94Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[106]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/cc_axis_mu1/inst/MU_EQ.drive_srl/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/cc_axis_mu1/inst/MU_EQ.drive_o6_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.145ns (57.769%)  route 0.106ns (42.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.711ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.274ns (routing 0.995ns, distribution 1.279ns)
  Clock Net Delay (Destination): 2.531ns (routing 1.257ns, distribution 1.275ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.274     2.317    design_1_i/axis_ila_0/inst/cc_axis_mu1/inst/MU_EQ.drive_srl/CLK
    SLR Crossing[0->1]   
    SLICE_X93Y555        SRLC32E                                      r  design_1_i/axis_ila_0/inst/cc_axis_mu1/inst/MU_EQ.drive_srl/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y555        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     2.431 r  design_1_i/axis_ila_0/inst/cc_axis_mu1/inst/MU_EQ.drive_srl/S1/Q
                         net (fo=1, routed)           0.087     2.518    design_1_i/axis_ila_0/inst/cc_axis_mu1/inst/drive_o6
    SLICE_X91Y555        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.031     2.549 r  design_1_i/axis_ila_0/inst/cc_axis_mu1/inst/MU_EQ.drive_o6_reg_i_1/O
                         net (fo=1, routed)           0.019     2.568    design_1_i/axis_ila_0/inst/cc_axis_mu1/inst/MU_EQ.drive_o6_reg_i_1_n_0
    SLICE_X91Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/cc_axis_mu1/inst/MU_EQ.drive_o6_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.531     5.711    design_1_i/axis_ila_0/inst/cc_axis_mu1/inst/clk
    SLR Crossing[0->1]   
    SLICE_X91Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/cc_axis_mu1/inst/MU_EQ.drive_o6_reg_reg/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/cc_axis_mu2/inst/MU_EQ.drive_srl/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/cc_axis_mu2/inst/MU_EQ.drive_o6_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.148ns (58.268%)  route 0.106ns (41.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.721ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.275ns (routing 0.995ns, distribution 1.280ns)
  Clock Net Delay (Destination): 2.542ns (routing 1.257ns, distribution 1.285ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.275     2.318    design_1_i/axis_ila_0/inst/cc_axis_mu2/inst/MU_EQ.drive_srl/CLK
    SLR Crossing[0->1]   
    SLICE_X95Y555        SRLC32E                                      r  design_1_i/axis_ila_0/inst/cc_axis_mu2/inst/MU_EQ.drive_srl/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y555        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     2.432 r  design_1_i/axis_ila_0/inst/cc_axis_mu2/inst/MU_EQ.drive_srl/S1/Q
                         net (fo=1, routed)           0.091     2.523    design_1_i/axis_ila_0/inst/cc_axis_mu2/inst/drive_o6
    SLICE_X94Y555        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.034     2.557 r  design_1_i/axis_ila_0/inst/cc_axis_mu2/inst/MU_EQ.drive_o6_reg_i_1/O
                         net (fo=1, routed)           0.015     2.572    design_1_i/axis_ila_0/inst/cc_axis_mu2/inst/MU_EQ.drive_o6_reg_i_1_n_0
    SLICE_X94Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/cc_axis_mu2/inst/MU_EQ.drive_o6_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.542     5.721    design_1_i/axis_ila_0/inst/cc_axis_mu2/inst/clk
    SLR Crossing[0->1]   
    SLICE_X94Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/cc_axis_mu2/inst/MU_EQ.drive_o6_reg_reg/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        3.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.723ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.324ns (routing 0.995ns, distribution 1.329ns)
  Clock Net Delay (Destination): 2.544ns (routing 1.257ns, distribution 1.287ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.324     2.367    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLR Crossing[0->1]   
    SLICE_X98Y552        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y552        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.049     2.416 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[98]/Q
                         net (fo=1, routed)           0.169     2.585    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[98]
    SLICE_X98Y551        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.544     5.723    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X98Y551        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[98]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.049ns (21.778%)  route 0.176ns (78.222%))
  Logic Levels:           0  
  Clock Path Skew:        3.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.723ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.317ns (routing 0.995ns, distribution 1.322ns)
  Clock Net Delay (Destination): 2.544ns (routing 1.257ns, distribution 1.287ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.317     2.360    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLR Crossing[0->1]   
    SLICE_X103Y551       FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y551       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.049     2.409 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[112]/Q
                         net (fo=1, routed)           0.176     2.585    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[112]
    SLICE_X98Y551        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.544     5.723    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X98Y551        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[112]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.049ns (21.171%)  route 0.182ns (78.829%))
  Logic Levels:           0  
  Clock Path Skew:        3.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.721ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.313ns (routing 0.995ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.542ns (routing 1.257ns, distribution 1.285ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.313     2.356    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLR Crossing[0->1]   
    SLICE_X97Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y555        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.405 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.182     2.588    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X94Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.542     5.721    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_src2dest_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X94Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/cc_axis_mu1/inst/MU_EQ.L2_NFULL.u_eq/L1[1].l1_cfglut/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/scnt_max_cmp_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.149ns (56.226%)  route 0.116ns (43.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.721ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.281ns (routing 0.995ns, distribution 1.286ns)
  Clock Net Delay (Destination): 2.542ns (routing 1.257ns, distribution 1.285ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.281     2.324    design_1_i/axis_ila_0/inst/cc_axis_mu1/inst/MU_EQ.L2_NFULL.u_eq/cfg_clk
    SLR Crossing[0->1]   
    SLICE_X93Y554        SRLC32E                                      r  design_1_i/axis_ila_0/inst/cc_axis_mu1/inst/MU_EQ.L2_NFULL.u_eq/L1[1].l1_cfglut/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y554        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     2.438 r  design_1_i/axis_ila_0/inst/cc_axis_mu1/inst/MU_EQ.L2_NFULL.u_eq/L1[1].l1_cfglut/Q
                         net (fo=1, routed)           0.092     2.530    design_1_i/axis_ila_0/inst/cc_axis_mu1/inst/MU_EQ.L2_NFULL.u_eq/o6_o[1]
    SLICE_X92Y555        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.035     2.565 r  design_1_i/axis_ila_0/inst/cc_axis_mu1/inst/MU_EQ.L2_NFULL.u_eq/match_out_INST_0/O
                         net (fo=1, routed)           0.024     2.589    design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/scnt_eq_scnt_max
    SLICE_X92Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/scnt_max_cmp_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.542     5.721    design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLR Crossing[0->1]   
    SLICE_X92Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/scnt_max_cmp_q_reg/C

Slack:                    inf
  Source:                 design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.049ns (19.600%)  route 0.201ns (80.400%))
  Logic Levels:           0  
  Clock Path Skew:        3.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.721ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.276ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.308ns (routing 0.995ns, distribution 1.313ns)
  Clock Net Delay (Destination): 2.542ns (routing 1.257ns, distribution 1.285ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.308     2.351    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLR Crossing[0->1]   
    SLICE_X97Y556        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y556        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     2.400 r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[99]/Q
                         net (fo=1, routed)           0.201     2.601    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[99]
    SLICE_X94Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.542     5.721    design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLR Crossing[0->1]   
    SLICE_X94Y555        FDRE                                         r  design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[99]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1_primitive
  To Clock:  clkout1_primitive

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_aclk_reg/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.575ns  (logic 0.091ns (3.534%)  route 2.484ns (96.466%))
  Logic Levels:           0  
  Clock Path Skew:        -1.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.976ns
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.156ns (routing 1.539ns, distribution 1.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         2.484    10.609    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X41Y560        FDCE                                         f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_aclk_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.156     6.976    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X41Y560        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_aclk_reg/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff1_reg/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.575ns  (logic 0.091ns (3.534%)  route 2.484ns (96.466%))
  Logic Levels:           0  
  Clock Path Skew:        -1.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.976ns
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.156ns (routing 1.539ns, distribution 1.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         2.484    10.609    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X41Y560        FDCE                                         f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.156     6.976    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X41Y560        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff1_reg/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_aclk_reg/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.312ns  (logic 0.091ns (3.936%)  route 2.221ns (96.064%))
  Logic Levels:           0  
  Clock Path Skew:        -1.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.975ns
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.155ns (routing 1.539ns, distribution 1.616ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         2.221    10.345    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X64Y578        FDCE                                         f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_aclk_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.155     6.975    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X64Y578        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_aclk_reg/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff1_reg/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.312ns  (logic 0.091ns (3.936%)  route 2.221ns (96.064%))
  Logic Levels:           0  
  Clock Path Skew:        -1.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.975ns
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.155ns (routing 1.539ns, distribution 1.616ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         2.221    10.345    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X64Y578        FDCE                                         f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.155     6.975    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X64Y578        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff1_reg/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_aclk_reg/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.945ns  (logic 0.091ns (4.678%)  route 1.854ns (95.322%))
  Logic Levels:           0  
  Clock Path Skew:        -1.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.928ns
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.108ns (routing 1.538ns, distribution 1.569ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         1.854     9.979    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X98Y574        FDCE                                         f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_aclk_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.108     6.928    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X98Y574        FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_aclk_reg/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff1_reg/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.945ns  (logic 0.091ns (4.678%)  route 1.854ns (95.322%))
  Logic Levels:           0  
  Clock Path Skew:        -1.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.928ns
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.108ns (routing 1.538ns, distribution 1.569ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         1.854     9.979    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X98Y574        FDCE                                         f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.108     6.928    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X98Y574        FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff1_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_sim_trig/inst/sim_trig_inst/trig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_start_in_aclk_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.733ns  (logic 0.091ns (5.250%)  route 1.642ns (94.750%))
  Logic Levels:           0  
  Clock Path Skew:        -1.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.945ns
    Source Clock Delay      (SCD):    8.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.597ns (routing 1.757ns, distribution 1.840ns)
  Clock Net Delay (Destination): 3.125ns (routing 1.538ns, distribution 1.586ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.597     8.045    design_1_i/noc_sim_trig/inst/sim_trig_inst/pclk
    SLR Crossing[0->1]   
    SLICE_X82Y527        FDCE                                         r  design_1_i/noc_sim_trig/inst/sim_trig_inst/trig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y527        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.136 r  design_1_i/noc_sim_trig/inst/sim_trig_inst/trig_reg[0]/Q
                         net (fo=4, routed)           1.642     9.779    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_start_in
    SLICE_X106Y578       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_start_in_aclk_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.125     6.945    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X106Y578       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_start_in_aclk_ff1_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_sim_trig/inst/sim_trig_inst/trig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_start_in_aclk_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.218ns  (logic 0.091ns (7.470%)  route 1.127ns (92.530%))
  Logic Levels:           0  
  Clock Path Skew:        -1.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.965ns
    Source Clock Delay      (SCD):    8.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.597ns (routing 1.757ns, distribution 1.840ns)
  Clock Net Delay (Destination): 3.145ns (routing 1.539ns, distribution 1.606ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.597     8.045    design_1_i/noc_sim_trig/inst/sim_trig_inst/pclk
    SLR Crossing[0->1]   
    SLICE_X82Y527        FDCE                                         r  design_1_i/noc_sim_trig/inst/sim_trig_inst/trig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y527        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.136 r  design_1_i/noc_sim_trig/inst/sim_trig_inst/trig_reg[0]/Q
                         net (fo=4, routed)           1.127     9.264    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_start_in
    SLICE_X67Y578        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_start_in_aclk_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.145     6.965    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X67Y578        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_start_in_aclk_ff1_reg/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_aclk_reg/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.224ns  (logic 0.091ns (7.435%)  route 1.133ns (92.565%))
  Logic Levels:           0  
  Clock Path Skew:        -1.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.992ns
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.172ns (routing 1.539ns, distribution 1.633ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         1.133     9.257    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X42Y515        FDCE                                         f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_aclk_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.172     6.992    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X42Y515        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_aclk_reg/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff1_reg/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.224ns  (logic 0.091ns (7.435%)  route 1.133ns (92.565%))
  Logic Levels:           0  
  Clock Path Skew:        -1.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.992ns
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.172ns (routing 1.539ns, distribution 1.633ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         1.133     9.257    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X42Y515        FDCE                                         f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.172     6.992    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X42Y515        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.049ns (28.000%)  route 0.126ns (72.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.778ns
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 1.025ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.598ns (routing 1.257ns, distribution 1.342ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.166     4.736    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X45Y515        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y515        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     4.785 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/Q
                         net (fo=1, routed)           0.126     4.911    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff
    SLICE_X45Y515        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.598     5.778    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X45Y515        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.050ns (22.727%)  route 0.170ns (77.273%))
  Logic Levels:           0  
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.726ns
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 1.025ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.547ns (routing 1.257ns, distribution 1.290ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.124     4.694    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X107Y576       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y576       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     4.744 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/Q
                         net (fo=1, routed)           0.170     4.914    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff
    SLICE_X107Y576       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.547     5.726    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X107Y576       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.050ns (23.148%)  route 0.166ns (76.852%))
  Logic Levels:           0  
  Clock Path Skew:        1.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.753ns
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.145ns (routing 1.025ns, distribution 1.120ns)
  Clock Net Delay (Destination): 2.573ns (routing 1.257ns, distribution 1.317ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.145     4.715    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X65Y577        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y577        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     4.765 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/Q
                         net (fo=1, routed)           0.166     4.931    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff
    SLICE_X65Y577        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.573     5.753    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X65Y577        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.050ns (22.124%)  route 0.176ns (77.876%))
  Logic Levels:           0  
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.756ns
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.153ns (routing 1.025ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.257ns, distribution 1.320ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.153     4.723    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X47Y560        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y560        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     4.773 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/Q
                         net (fo=1, routed)           0.176     4.949    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff
    SLICE_X47Y560        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.577     5.756    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X47Y560        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_sim_trig/inst/sim_trig_inst/trg_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.049ns (12.315%)  route 0.349ns (87.685%))
  Logic Levels:           0  
  Clock Path Skew:        1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.779ns
    Source Clock Delay      (SCD):    4.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.150ns (routing 1.025ns, distribution 1.125ns)
  Clock Net Delay (Destination): 2.600ns (routing 1.257ns, distribution 1.343ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.150     4.720    design_1_i/noc_sim_trig/inst/sim_trig_inst/pclk
    SLR Crossing[0->1]   
    SLICE_X83Y537        FDRE                                         r  design_1_i/noc_sim_trig/inst/sim_trig_inst/trg_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y537        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     4.769 r  design_1_i/noc_sim_trig/inst/sim_trig_inst/trg_in_reg/Q
                         net (fo=5, routed)           0.349     5.117    <hidden>
    SLICE_X66Y535        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.600     5.779    <hidden>
    SLR Crossing[0->1]   
    SLICE_X66Y535        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/noc_sim_trig/inst/sim_trig_inst/trg_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.049ns (10.121%)  route 0.435ns (89.879%))
  Logic Levels:           0  
  Clock Path Skew:        1.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.722ns
    Source Clock Delay      (SCD):    4.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.150ns (routing 1.025ns, distribution 1.125ns)
  Clock Net Delay (Destination): 2.543ns (routing 1.257ns, distribution 1.286ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.150     4.720    design_1_i/noc_sim_trig/inst/sim_trig_inst/pclk
    SLR Crossing[0->1]   
    SLICE_X83Y537        FDRE                                         r  design_1_i/noc_sim_trig/inst/sim_trig_inst/trg_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y537        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     4.769 r  design_1_i/noc_sim_trig/inst/sim_trig_inst/trg_in_reg/Q
                         net (fo=5, routed)           0.435     5.204    <hidden>
    SLICE_X92Y574        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.543     5.722    <hidden>
    SLR Crossing[0->1]   
    SLICE_X92Y574        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/noc_sim_trig/inst/sim_trig_inst/trig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_start_in_aclk_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.050ns (10.535%)  route 0.425ns (89.465%))
  Logic Levels:           0  
  Clock Path Skew:        1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.791ns
    Source Clock Delay      (SCD):    4.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 1.025ns, distribution 1.136ns)
  Clock Net Delay (Destination): 2.612ns (routing 1.257ns, distribution 1.356ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.161     4.731    design_1_i/noc_sim_trig/inst/sim_trig_inst/pclk
    SLR Crossing[0->1]   
    SLICE_X82Y527        FDCE                                         r  design_1_i/noc_sim_trig/inst/sim_trig_inst/trig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y527        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     4.781 r  design_1_i/noc_sim_trig/inst/sim_trig_inst/trig_reg[0]/Q
                         net (fo=4, routed)           0.425     5.205    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_start_in
    SLICE_X44Y521        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_start_in_aclk_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.612     5.791    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X44Y521        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_start_in_aclk_ff1_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_sim_trig/inst/sim_trig_inst/trg_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.049ns (8.406%)  route 0.534ns (91.594%))
  Logic Levels:           0  
  Clock Path Skew:        1.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.720ns
    Source Clock Delay      (SCD):    4.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.150ns (routing 1.025ns, distribution 1.125ns)
  Clock Net Delay (Destination): 2.541ns (routing 1.257ns, distribution 1.284ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.150     4.720    design_1_i/noc_sim_trig/inst/sim_trig_inst/pclk
    SLR Crossing[0->1]   
    SLICE_X83Y537        FDRE                                         r  design_1_i/noc_sim_trig/inst/sim_trig_inst/trg_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y537        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     4.769 r  design_1_i/noc_sim_trig/inst/sim_trig_inst/trg_in_reg/Q
                         net (fo=5, routed)           0.534     5.302    <hidden>
    SLICE_X97Y575        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.541     5.720    <hidden>
    SLR Crossing[0->1]   
    SLICE_X97Y575        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/noc_sim_trig/inst/sim_trig_inst/trig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_start_in_aclk_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.050ns (8.418%)  route 0.544ns (91.582%))
  Logic Levels:           0  
  Clock Path Skew:        1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.752ns
    Source Clock Delay      (SCD):    4.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 1.025ns, distribution 1.136ns)
  Clock Net Delay (Destination): 2.573ns (routing 1.257ns, distribution 1.316ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.161     4.731    design_1_i/noc_sim_trig/inst/sim_trig_inst/pclk
    SLR Crossing[0->1]   
    SLICE_X82Y527        FDCE                                         r  design_1_i/noc_sim_trig/inst/sim_trig_inst/trig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y527        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     4.781 r  design_1_i/noc_sim_trig/inst/sim_trig_inst/trig_reg[0]/Q
                         net (fo=4, routed)           0.544     5.325    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_start_in
    SLICE_X46Y568        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_start_in_aclk_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.573     5.752    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X46Y568        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_start_in_aclk_ff1_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_sim_trig/inst/sim_trig_inst/trg_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.049ns (6.907%)  route 0.660ns (93.093%))
  Logic Levels:           0  
  Clock Path Skew:        1.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.739ns
    Source Clock Delay      (SCD):    4.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.150ns (routing 1.025ns, distribution 1.125ns)
  Clock Net Delay (Destination): 2.560ns (routing 1.257ns, distribution 1.304ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.150     4.720    design_1_i/noc_sim_trig/inst/sim_trig_inst/pclk
    SLR Crossing[0->1]   
    SLICE_X83Y537        FDRE                                         r  design_1_i/noc_sim_trig/inst/sim_trig_inst/trg_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y537        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     4.769 r  design_1_i/noc_sim_trig/inst/sim_trig_inst/trg_in_reg/Q
                         net (fo=5, routed)           0.660     5.429    <hidden>
    SLICE_X64Y575        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.560     5.739    <hidden>
    SLR Crossing[0->1]   
    SLICE_X64Y575        FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_pclk_tg
  To Clock:  clkout1_primitive

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.916ns  (logic 0.223ns (24.343%)  route 0.693ns (75.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.991ns
    Source Clock Delay      (SCD):    13.108ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.943ns (routing 2.109ns, distribution 1.834ns)
  Clock Net Delay (Destination): 3.171ns (routing 1.539ns, distribution 1.633ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.560     9.008    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.165 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.943    13.108    <hidden>
    SLR Crossing[0->1]   
    SLICE_X43Y512        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y512        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091    13.199 r  <hidden>
                         net (fo=4, routed)           0.293    13.492    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X45Y515        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132    13.624 f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_i_1/O
                         net (fo=2, routed)           0.400    14.024    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_i_1_n_0
    SLICE_X45Y515        FDCE                                         f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.171     6.991    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X45Y515        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.916ns  (logic 0.223ns (24.343%)  route 0.693ns (75.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.991ns
    Source Clock Delay      (SCD):    13.108ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.943ns (routing 2.109ns, distribution 1.834ns)
  Clock Net Delay (Destination): 3.171ns (routing 1.539ns, distribution 1.633ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.560     9.008    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.165 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.943    13.108    <hidden>
    SLR Crossing[0->1]   
    SLICE_X43Y512        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y512        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091    13.199 r  <hidden>
                         net (fo=4, routed)           0.293    13.492    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X45Y515        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132    13.624 f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_i_1/O
                         net (fo=2, routed)           0.400    14.024    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_i_1_n_0
    SLICE_X45Y515        FDCE                                         f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.171     6.991    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X45Y515        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.504ns  (logic 0.091ns (18.056%)  route 0.413ns (81.944%))
  Logic Levels:           0  
  Clock Path Skew:        -6.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.982ns
    Source Clock Delay      (SCD):    13.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.954ns (routing 2.109ns, distribution 1.845ns)
  Clock Net Delay (Destination): 3.162ns (routing 1.539ns, distribution 1.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.560     9.008    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.165 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.954    13.119    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X47Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y504        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091    13.210 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[2]/Q
                         net (fo=1, routed)           0.413    13.623    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[2]
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.162     6.982    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.502ns  (logic 0.091ns (18.127%)  route 0.411ns (81.872%))
  Logic Levels:           0  
  Clock Path Skew:        -6.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.984ns
    Source Clock Delay      (SCD):    13.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.954ns (routing 2.109ns, distribution 1.845ns)
  Clock Net Delay (Destination): 3.164ns (routing 1.539ns, distribution 1.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.560     9.008    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.165 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.954    13.119    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X47Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y504        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091    13.210 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[3]/Q
                         net (fo=1, routed)           0.411    13.621    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[3]
    SLICE_X47Y503        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.164     6.984    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X47Y503        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.464ns  (logic 0.091ns (19.612%)  route 0.373ns (80.388%))
  Logic Levels:           0  
  Clock Path Skew:        -6.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.982ns
    Source Clock Delay      (SCD):    13.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.954ns (routing 2.109ns, distribution 1.845ns)
  Clock Net Delay (Destination): 3.162ns (routing 1.539ns, distribution 1.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.560     9.008    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.165 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.954    13.119    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X47Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y504        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.091    13.210 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[3]/Q
                         net (fo=1, routed)           0.373    13.583    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[3]
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.162     6.982    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.463ns  (logic 0.090ns (19.438%)  route 0.373ns (80.562%))
  Logic Levels:           0  
  Clock Path Skew:        -6.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.007ns
    Source Clock Delay      (SCD):    13.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.954ns (routing 2.109ns, distribution 1.845ns)
  Clock Net Delay (Destination): 3.187ns (routing 1.539ns, distribution 1.648ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.560     9.008    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.165 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.954    13.119    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X47Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y504        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.090    13.209 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[6]/Q
                         net (fo=1, routed)           0.373    13.582    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[6]
    SLICE_X48Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.187     7.007    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X48Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.426ns  (logic 0.091ns (21.362%)  route 0.335ns (78.639%))
  Logic Levels:           0  
  Clock Path Skew:        -6.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.982ns
    Source Clock Delay      (SCD):    13.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.954ns (routing 2.109ns, distribution 1.845ns)
  Clock Net Delay (Destination): 3.162ns (routing 1.539ns, distribution 1.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.560     9.008    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.165 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.954    13.119    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X47Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y504        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.091    13.210 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[7]/Q
                         net (fo=1, routed)           0.335    13.545    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[7]
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.162     6.982    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.424ns  (logic 0.090ns (21.226%)  route 0.334ns (78.774%))
  Logic Levels:           0  
  Clock Path Skew:        -6.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.982ns
    Source Clock Delay      (SCD):    13.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.954ns (routing 2.109ns, distribution 1.845ns)
  Clock Net Delay (Destination): 3.162ns (routing 1.539ns, distribution 1.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.560     9.008    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.165 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.954    13.119    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X47Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y504        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.090    13.209 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[4]/Q
                         net (fo=1, routed)           0.334    13.543    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[4]
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.162     6.982    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.424ns  (logic 0.092ns (21.698%)  route 0.332ns (78.302%))
  Logic Levels:           0  
  Clock Path Skew:        -6.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.982ns
    Source Clock Delay      (SCD):    13.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.954ns (routing 2.109ns, distribution 1.845ns)
  Clock Net Delay (Destination): 3.162ns (routing 1.539ns, distribution 1.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.560     9.008    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.165 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.954    13.119    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X47Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y504        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092    13.211 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[0]/Q
                         net (fo=1, routed)           0.332    13.543    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[0]
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.162     6.982    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.424ns  (logic 0.091ns (21.462%)  route 0.333ns (78.538%))
  Logic Levels:           0  
  Clock Path Skew:        -6.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.982ns
    Source Clock Delay      (SCD):    13.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.954ns (routing 2.109ns, distribution 1.845ns)
  Clock Net Delay (Destination): 3.162ns (routing 1.539ns, distribution 1.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.560     9.008    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.165 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.954    13.119    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X47Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y504        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.091    13.210 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[5]/Q
                         net (fo=1, routed)           0.333    13.543    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[5]
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.162     6.982    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.258%))
  Logic Levels:           0  
  Clock Path Skew:        -1.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.758ns
    Source Clock Delay      (SCD):    7.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 1.222ns, distribution 1.134ns)
  Clock Net Delay (Destination): 2.579ns (routing 1.257ns, distribution 1.323ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.666     5.236    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.329 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.357     7.685    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X47Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y504        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     7.733 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[7]/Q
                         net (fo=1, routed)           0.119     7.852    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[7]
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.579     5.758    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        -1.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.758ns
    Source Clock Delay      (SCD):    7.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 1.222ns, distribution 1.134ns)
  Clock Net Delay (Destination): 2.579ns (routing 1.257ns, distribution 1.323ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.666     5.236    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.329 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.357     7.685    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X47Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y504        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     7.734 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[6]/Q
                         net (fo=1, routed)           0.120     7.854    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[6]
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.579     5.758    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.049ns (28.488%)  route 0.123ns (71.512%))
  Logic Levels:           0  
  Clock Path Skew:        -1.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.758ns
    Source Clock Delay      (SCD):    7.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 1.222ns, distribution 1.134ns)
  Clock Net Delay (Destination): 2.579ns (routing 1.257ns, distribution 1.323ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.666     5.236    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.329 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.357     7.685    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X47Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y504        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     7.734 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[1]/Q
                         net (fo=1, routed)           0.123     7.857    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[1]
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.579     5.758    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.048ns (27.746%)  route 0.125ns (72.255%))
  Logic Levels:           0  
  Clock Path Skew:        -1.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.758ns
    Source Clock Delay      (SCD):    7.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 1.222ns, distribution 1.134ns)
  Clock Net Delay (Destination): 2.579ns (routing 1.257ns, distribution 1.323ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.666     5.236    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.329 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.357     7.685    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X47Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y504        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     7.733 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[4]/Q
                         net (fo=1, routed)           0.125     7.858    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[4]
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.579     5.758    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.049ns (27.841%)  route 0.127ns (72.159%))
  Logic Levels:           0  
  Clock Path Skew:        -1.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.758ns
    Source Clock Delay      (SCD):    7.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 1.222ns, distribution 1.134ns)
  Clock Net Delay (Destination): 2.579ns (routing 1.257ns, distribution 1.323ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.666     5.236    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.329 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.357     7.685    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X47Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y504        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     7.734 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[5]/Q
                         net (fo=1, routed)           0.127     7.861    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[5]
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.579     5.758    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.050ns (28.090%)  route 0.128ns (71.910%))
  Logic Levels:           0  
  Clock Path Skew:        -1.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.758ns
    Source Clock Delay      (SCD):    7.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 1.222ns, distribution 1.134ns)
  Clock Net Delay (Destination): 2.579ns (routing 1.257ns, distribution 1.323ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.666     5.236    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.329 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.357     7.685    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X47Y504        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y504        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     7.735 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[0]/Q
                         net (fo=1, routed)           0.128     7.863    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[0]
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.579     5.758    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X47Y505        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_captr_en_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.050ns (28.708%)  route 0.124ns (71.292%))
  Logic Levels:           0  
  Clock Path Skew:        -1.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.786ns
    Source Clock Delay      (SCD):    7.691ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.362ns (routing 1.222ns, distribution 1.140ns)
  Clock Net Delay (Destination): 2.607ns (routing 1.257ns, distribution 1.350ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.666     5.236    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.329 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.362     7.691    <hidden>
    SLR Crossing[0->1]   
    SLICE_X45Y526        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y526        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     7.741 r  <hidden>
                         net (fo=2, routed)           0.124     7.865    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/captr_en
    SLICE_X45Y527        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_captr_en_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.607     5.786    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X45Y527        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_captr_en_ff1_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_pause_n_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.049ns (27.973%)  route 0.126ns (72.027%))
  Logic Levels:           0  
  Clock Path Skew:        -1.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.786ns
    Source Clock Delay      (SCD):    7.691ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.362ns (routing 1.222ns, distribution 1.140ns)
  Clock Net Delay (Destination): 2.607ns (routing 1.257ns, distribution 1.350ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.666     5.236    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.329 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.362     7.691    <hidden>
    SLR Crossing[0->1]   
    SLICE_X45Y526        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y526        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     7.740 r  <hidden>
                         net (fo=2, routed)           0.126     7.866    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_pause_n
    SLICE_X45Y527        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_pause_n_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.607     5.786    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X45Y527        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_pause_n_ff1_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_start_sl_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.050ns (24.518%)  route 0.154ns (75.482%))
  Logic Levels:           0  
  Clock Path Skew:        -1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.761ns
    Source Clock Delay      (SCD):    7.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.365ns (routing 1.222ns, distribution 1.143ns)
  Clock Net Delay (Destination): 2.582ns (routing 1.257ns, distribution 1.326ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.666     5.236    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.329 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.365     7.694    <hidden>
    SLR Crossing[0->1]   
    SLICE_X46Y511        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y511        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     7.744 r  <hidden>
                         net (fo=2, routed)           0.154     7.898    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_1
    SLICE_X44Y512        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_start_sl_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.582     5.761    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X44Y512        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_start_sl_ff_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.729%)  route 0.167ns (77.271%))
  Logic Levels:           0  
  Clock Path Skew:        -1.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.761ns
    Source Clock Delay      (SCD):    7.686ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 1.222ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.582ns (routing 1.257ns, distribution 1.326ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.666     5.236    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.329 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.357     7.686    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X47Y512        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y512        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     7.735 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_reg/Q
                         net (fo=2, routed)           0.167     7.902    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig
    SLICE_X44Y512        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.582     5.761    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X44Y512        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_ff_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_pclk_tg_1
  To Clock:  clkout1_primitive

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.870ns  (logic 0.212ns (24.361%)  route 0.658ns (75.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.960ns
    Source Clock Delay      (SCD):    12.836ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.781ns (routing 1.949ns, distribution 1.832ns)
  Clock Net Delay (Destination): 3.140ns (routing 1.539ns, distribution 1.602ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.450     8.898    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.055 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.781    12.836    <hidden>
    SLR Crossing[0->1]   
    SLICE_X66Y575        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y575        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092    12.928 r  <hidden>
                         net (fo=4, routed)           0.288    13.216    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X65Y577        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.120    13.336 f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_i_1/O
                         net (fo=2, routed)           0.370    13.706    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_i_1_n_0
    SLICE_X65Y577        FDCE                                         f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.140     6.960    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X65Y577        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.870ns  (logic 0.212ns (24.361%)  route 0.658ns (75.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.960ns
    Source Clock Delay      (SCD):    12.836ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.781ns (routing 1.949ns, distribution 1.832ns)
  Clock Net Delay (Destination): 3.140ns (routing 1.539ns, distribution 1.602ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.450     8.898    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.055 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.781    12.836    <hidden>
    SLR Crossing[0->1]   
    SLICE_X66Y575        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y575        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092    12.928 r  <hidden>
                         net (fo=4, routed)           0.288    13.216    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X65Y577        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.120    13.336 f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_i_1/O
                         net (fo=2, routed)           0.370    13.706    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_i_1_n_0
    SLICE_X65Y577        FDCE                                         f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.140     6.960    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X65Y577        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.451ns  (logic 0.091ns (20.177%)  route 0.360ns (79.823%))
  Logic Levels:           0  
  Clock Path Skew:        -5.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.988ns
    Source Clock Delay      (SCD):    12.851ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.796ns (routing 1.949ns, distribution 1.847ns)
  Clock Net Delay (Destination): 3.168ns (routing 1.539ns, distribution 1.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.450     8.898    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.055 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.796    12.851    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X69Y511        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y511        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.091    12.942 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[4]/Q
                         net (fo=1, routed)           0.360    13.302    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[4]
    SLICE_X69Y512        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.168     6.988    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X69Y512        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.446ns  (logic 0.091ns (20.404%)  route 0.355ns (79.596%))
  Logic Levels:           0  
  Clock Path Skew:        -5.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.989ns
    Source Clock Delay      (SCD):    12.853ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.798ns (routing 1.949ns, distribution 1.849ns)
  Clock Net Delay (Destination): 3.169ns (routing 1.539ns, distribution 1.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.450     8.898    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.055 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.798    12.853    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X72Y531        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y531        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091    12.944 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[2]/Q
                         net (fo=1, routed)           0.355    13.299    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[2]
    SLICE_X72Y532        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.169     6.989    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X72Y532        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.414ns  (logic 0.091ns (21.981%)  route 0.323ns (78.019%))
  Logic Levels:           0  
  Clock Path Skew:        -5.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.988ns
    Source Clock Delay      (SCD):    12.851ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.796ns (routing 1.949ns, distribution 1.847ns)
  Clock Net Delay (Destination): 3.168ns (routing 1.539ns, distribution 1.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.450     8.898    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.055 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.796    12.851    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X69Y511        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y511        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091    12.942 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[6]/Q
                         net (fo=1, routed)           0.323    13.265    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[6]
    SLICE_X69Y512        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.168     6.988    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X69Y512        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[6]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_pause_n_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.434ns  (logic 0.091ns (20.981%)  route 0.343ns (79.019%))
  Logic Levels:           0  
  Clock Path Skew:        -5.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.975ns
    Source Clock Delay      (SCD):    12.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.761ns (routing 1.949ns, distribution 1.812ns)
  Clock Net Delay (Destination): 3.155ns (routing 1.539ns, distribution 1.616ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.450     8.898    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.055 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.761    12.816    <hidden>
    SLR Crossing[0->1]   
    SLICE_X69Y578        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y578        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091    12.907 r  <hidden>
                         net (fo=2, routed)           0.343    13.250    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_pause_n
    SLICE_X66Y579        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_pause_n_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.155     6.975    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X66Y579        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_pause_n_ff1_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.391ns  (logic 0.090ns (23.018%)  route 0.301ns (76.982%))
  Logic Levels:           0  
  Clock Path Skew:        -5.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.988ns
    Source Clock Delay      (SCD):    12.851ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.796ns (routing 1.949ns, distribution 1.847ns)
  Clock Net Delay (Destination): 3.168ns (routing 1.539ns, distribution 1.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.450     8.898    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.055 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.796    12.851    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X69Y511        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y511        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090    12.941 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[5]/Q
                         net (fo=1, routed)           0.301    13.242    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[5]
    SLICE_X69Y512        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.168     6.988    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X69Y512        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.388ns  (logic 0.091ns (23.454%)  route 0.297ns (76.546%))
  Logic Levels:           0  
  Clock Path Skew:        -5.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.988ns
    Source Clock Delay      (SCD):    12.851ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.796ns (routing 1.949ns, distribution 1.847ns)
  Clock Net Delay (Destination): 3.168ns (routing 1.539ns, distribution 1.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.450     8.898    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.055 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.796    12.851    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X69Y511        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y511        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091    12.942 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[5]/Q
                         net (fo=1, routed)           0.297    13.239    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[5]
    SLICE_X69Y512        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.168     6.988    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X69Y512        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.387ns  (logic 0.089ns (22.997%)  route 0.298ns (77.003%))
  Logic Levels:           0  
  Clock Path Skew:        -5.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.988ns
    Source Clock Delay      (SCD):    12.851ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.796ns (routing 1.949ns, distribution 1.847ns)
  Clock Net Delay (Destination): 3.168ns (routing 1.539ns, distribution 1.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.450     8.898    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.055 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.796    12.851    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X69Y511        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y511        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089    12.940 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[7]/Q
                         net (fo=1, routed)           0.298    13.238    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[7]
    SLICE_X69Y512        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.168     6.988    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X69Y512        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.371ns  (logic 0.091ns (24.528%)  route 0.280ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        -5.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.990ns
    Source Clock Delay      (SCD):    12.846ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.791ns (routing 1.949ns, distribution 1.842ns)
  Clock Net Delay (Destination): 3.170ns (routing 1.539ns, distribution 1.631ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.450     8.898    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.055 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.791    12.846    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X71Y536        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y536        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091    12.937 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[1]/Q
                         net (fo=1, routed)           0.280    13.217    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[1]
    SLICE_X71Y537        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.170     6.990    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X71Y537        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_captr_en_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.050ns (29.721%)  route 0.118ns (70.279%))
  Logic Levels:           0  
  Clock Path Skew:        -1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.765ns
    Source Clock Delay      (SCD):    7.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.255ns (routing 1.133ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.586ns (routing 1.257ns, distribution 1.329ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.602     5.172    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.265 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.255     7.520    <hidden>
    SLR Crossing[0->1]   
    SLICE_X68Y584        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y584        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     7.570 r  <hidden>
                         net (fo=2, routed)           0.118     7.689    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/captr_en
    SLICE_X68Y582        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_captr_en_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.586     5.765    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X68Y582        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_captr_en_ff1_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.050ns (30.303%)  route 0.115ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        -1.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.755ns
    Source Clock Delay      (SCD):    7.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 1.133ns, distribution 1.134ns)
  Clock Net Delay (Destination): 2.576ns (routing 1.257ns, distribution 1.319ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.602     5.172    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.265 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.267     7.532    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X72Y531        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y531        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     7.582 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[0]/Q
                         net (fo=1, routed)           0.115     7.697    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[0]
    SLICE_X72Y532        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.576     5.755    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X72Y532        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.050ns (30.121%)  route 0.116ns (69.880%))
  Logic Levels:           0  
  Clock Path Skew:        -1.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.755ns
    Source Clock Delay      (SCD):    7.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 1.133ns, distribution 1.134ns)
  Clock Net Delay (Destination): 2.576ns (routing 1.257ns, distribution 1.319ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.602     5.172    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.265 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.267     7.532    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X72Y531        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y531        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050     7.582 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[7]/Q
                         net (fo=1, routed)           0.116     7.698    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[7]
    SLICE_X72Y532        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.576     5.755    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X72Y532        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        -1.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.760ns
    Source Clock Delay      (SCD):    7.534ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.269ns (routing 1.133ns, distribution 1.136ns)
  Clock Net Delay (Destination): 2.581ns (routing 1.257ns, distribution 1.324ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.602     5.172    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.265 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.269     7.534    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X69Y511        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y511        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     7.583 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[3]/Q
                         net (fo=1, routed)           0.120     7.703    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[3]
    SLICE_X69Y512        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.581     5.760    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X69Y512        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.050ns (30.864%)  route 0.112ns (69.136%))
  Logic Levels:           0  
  Clock Path Skew:        -1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.778ns
    Source Clock Delay      (SCD):    7.541ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.276ns (routing 1.133ns, distribution 1.143ns)
  Clock Net Delay (Destination): 2.598ns (routing 1.257ns, distribution 1.342ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.602     5.172    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.265 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.276     7.541    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X68Y514        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y514        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     7.591 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[0]/Q
                         net (fo=1, routed)           0.112     7.703    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[0]
    SLICE_X68Y513        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.598     5.778    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X68Y513        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.050ns (28.409%)  route 0.126ns (71.591%))
  Logic Levels:           0  
  Clock Path Skew:        -1.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.760ns
    Source Clock Delay      (SCD):    7.534ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.269ns (routing 1.133ns, distribution 1.136ns)
  Clock Net Delay (Destination): 2.581ns (routing 1.257ns, distribution 1.324ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.602     5.172    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.265 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.269     7.534    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X69Y511        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y511        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.050     7.584 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[2]/Q
                         net (fo=1, routed)           0.126     7.710    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[2]
    SLICE_X69Y512        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.581     5.760    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X69Y512        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.050ns (28.409%)  route 0.126ns (71.591%))
  Logic Levels:           0  
  Clock Path Skew:        -1.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.760ns
    Source Clock Delay      (SCD):    7.534ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.269ns (routing 1.133ns, distribution 1.136ns)
  Clock Net Delay (Destination): 2.581ns (routing 1.257ns, distribution 1.324ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.602     5.172    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.265 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.269     7.534    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X69Y511        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y511        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     7.584 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[3]/Q
                         net (fo=1, routed)           0.126     7.710    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[3]
    SLICE_X69Y512        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.581     5.760    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X69Y512        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.049ns (24.266%)  route 0.153ns (75.734%))
  Logic Levels:           0  
  Clock Path Skew:        -1.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.735ns
    Source Clock Delay      (SCD):    7.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.243ns (routing 1.133ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.556ns (routing 1.257ns, distribution 1.300ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.602     5.172    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.265 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.243     7.508    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X67Y574        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y574        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     7.557 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_reg/Q
                         net (fo=2, routed)           0.153     7.710    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig
    SLICE_X67Y576        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.556     5.735    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X67Y576        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_ff_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.050ns (25.641%)  route 0.145ns (74.359%))
  Logic Levels:           0  
  Clock Path Skew:        -1.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.755ns
    Source Clock Delay      (SCD):    7.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 1.133ns, distribution 1.134ns)
  Clock Net Delay (Destination): 2.576ns (routing 1.257ns, distribution 1.319ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.602     5.172    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.265 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.267     7.532    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X72Y531        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y531        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     7.582 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[6]/Q
                         net (fo=1, routed)           0.145     7.727    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[6]
    SLICE_X72Y532        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.576     5.755    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X72Y532        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[6]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_start_sl_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.050ns (22.710%)  route 0.170ns (77.290%))
  Logic Levels:           0  
  Clock Path Skew:        -1.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.735ns
    Source Clock Delay      (SCD):    7.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.250ns (routing 1.133ns, distribution 1.117ns)
  Clock Net Delay (Destination): 2.556ns (routing 1.257ns, distribution 1.300ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.602     5.172    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.265 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.250     7.515    <hidden>
    SLR Crossing[0->1]   
    SLICE_X66Y575        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y575        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     7.565 r  <hidden>
                         net (fo=2, routed)           0.170     7.736    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_1
    SLICE_X67Y576        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_start_sl_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.556     5.735    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X67Y576        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_start_sl_ff_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_pclk_tg_2
  To Clock:  clkout1_primitive

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.729ns  (logic 0.141ns (19.339%)  route 0.588ns (80.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.930ns
    Source Clock Delay      (SCD):    12.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.477ns (routing 1.684ns, distribution 1.793ns)
  Clock Net Delay (Destination): 3.110ns (routing 1.538ns, distribution 1.571ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.145     8.593    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     8.750 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.477    12.228    <hidden>
    SLR Crossing[0->1]   
    SLICE_X107Y575       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y575       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090    12.318 r  <hidden>
                         net (fo=4, routed)           0.201    12.519    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X107Y576       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.051    12.570 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_i_1/O
                         net (fo=2, routed)           0.387    12.957    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_i_1_n_0
    SLICE_X107Y576       FDCE                                         f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.110     6.930    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X107Y576       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.729ns  (logic 0.141ns (19.339%)  route 0.588ns (80.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.930ns
    Source Clock Delay      (SCD):    12.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.477ns (routing 1.684ns, distribution 1.793ns)
  Clock Net Delay (Destination): 3.110ns (routing 1.538ns, distribution 1.571ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.145     8.593    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     8.750 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.477    12.228    <hidden>
    SLR Crossing[0->1]   
    SLICE_X107Y575       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y575       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090    12.318 r  <hidden>
                         net (fo=4, routed)           0.201    12.519    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X107Y576       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.051    12.570 f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_i_1/O
                         net (fo=2, routed)           0.387    12.957    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_i_1_n_0
    SLICE_X107Y576       FDCE                                         f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.110     6.930    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X107Y576       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.668ns  (logic 0.091ns (13.623%)  route 0.577ns (86.377%))
  Logic Levels:           0  
  Clock Path Skew:        -5.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.952ns
    Source Clock Delay      (SCD):    12.230ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.479ns (routing 1.684ns, distribution 1.795ns)
  Clock Net Delay (Destination): 3.132ns (routing 1.538ns, distribution 1.593ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.145     8.593    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     8.750 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.479    12.230    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X109Y491       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y491       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.091    12.321 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[1]/Q
                         net (fo=1, routed)           0.577    12.898    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[1]
    SLICE_X108Y492       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.132     6.952    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X108Y492       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.575ns  (logic 0.089ns (15.478%)  route 0.486ns (84.522%))
  Logic Levels:           0  
  Clock Path Skew:        -5.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.952ns
    Source Clock Delay      (SCD):    12.230ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.479ns (routing 1.684ns, distribution 1.795ns)
  Clock Net Delay (Destination): 3.132ns (routing 1.538ns, distribution 1.593ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.145     8.593    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     8.750 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.479    12.230    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X109Y491       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y491       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089    12.319 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[0]/Q
                         net (fo=1, routed)           0.486    12.805    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[0]
    SLICE_X108Y492       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.132     6.952    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X108Y492       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.483ns  (logic 0.090ns (18.634%)  route 0.393ns (81.366%))
  Logic Levels:           0  
  Clock Path Skew:        -5.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.952ns
    Source Clock Delay      (SCD):    12.230ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.479ns (routing 1.684ns, distribution 1.795ns)
  Clock Net Delay (Destination): 3.132ns (routing 1.538ns, distribution 1.593ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.145     8.593    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     8.750 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.479    12.230    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X109Y491       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y491       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090    12.320 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[3]/Q
                         net (fo=1, routed)           0.393    12.713    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[3]
    SLICE_X108Y492       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.132     6.952    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X108Y492       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.443ns  (logic 0.091ns (20.542%)  route 0.352ns (79.458%))
  Logic Levels:           0  
  Clock Path Skew:        -5.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.975ns
    Source Clock Delay      (SCD):    12.261ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.511ns (routing 1.684ns, distribution 1.827ns)
  Clock Net Delay (Destination): 3.155ns (routing 1.539ns, distribution 1.616ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.145     8.593    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     8.750 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.511    12.261    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X113Y538       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y538       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.091    12.352 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[7]/Q
                         net (fo=1, routed)           0.352    12.704    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[7]
    SLICE_X112Y539       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.155     6.975    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X112Y539       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[7]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_captr_en_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.455ns  (logic 0.092ns (20.199%)  route 0.363ns (79.801%))
  Logic Levels:           0  
  Clock Path Skew:        -5.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.929ns
    Source Clock Delay      (SCD):    12.245ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.495ns (routing 1.684ns, distribution 1.811ns)
  Clock Net Delay (Destination): 3.109ns (routing 1.539ns, distribution 1.570ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.145     8.593    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     8.750 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.495    12.245    <hidden>
    SLR Crossing[0->1]   
    SLICE_X110Y576       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y576       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092    12.337 r  <hidden>
                         net (fo=2, routed)           0.363    12.700    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/captr_en
    SLICE_X109Y576       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_captr_en_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.109     6.929    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X109Y576       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_captr_en_ff1_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.457ns  (logic 0.091ns (19.912%)  route 0.366ns (80.088%))
  Logic Levels:           0  
  Clock Path Skew:        -5.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.952ns
    Source Clock Delay      (SCD):    12.230ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.479ns (routing 1.684ns, distribution 1.795ns)
  Clock Net Delay (Destination): 3.132ns (routing 1.538ns, distribution 1.593ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.145     8.593    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     8.750 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.479    12.230    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X109Y491       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y491       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.091    12.321 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[6]/Q
                         net (fo=1, routed)           0.366    12.687    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[6]
    SLICE_X108Y492       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.132     6.952    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X108Y492       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.383ns  (logic 0.089ns (23.238%)  route 0.294ns (76.762%))
  Logic Levels:           0  
  Clock Path Skew:        -5.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.937ns
    Source Clock Delay      (SCD):    12.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.486ns (routing 1.684ns, distribution 1.802ns)
  Clock Net Delay (Destination): 3.117ns (routing 1.538ns, distribution 1.579ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.145     8.593    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     8.750 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.486    12.236    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X109Y494       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y494       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089    12.325 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[5]/Q
                         net (fo=1, routed)           0.294    12.619    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[5]
    SLICE_X109Y495       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.117     6.937    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X109Y495       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.370ns  (logic 0.090ns (24.324%)  route 0.280ns (75.676%))
  Logic Levels:           0  
  Clock Path Skew:        -5.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.973ns
    Source Clock Delay      (SCD):    12.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.498ns (routing 1.684ns, distribution 1.814ns)
  Clock Net Delay (Destination): 3.153ns (routing 1.538ns, distribution 1.615ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.145     8.593    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     8.750 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.498    12.248    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X111Y510       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y510       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090    12.338 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[4]/Q
                         net (fo=1, routed)           0.280    12.618    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[4]
    SLICE_X112Y510       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.153     6.973    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X112Y510       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.050ns (30.643%)  route 0.113ns (69.357%))
  Logic Levels:           0  
  Clock Path Skew:        -1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.732ns
    Source Clock Delay      (SCD):    7.166ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.084ns (routing 0.981ns, distribution 1.103ns)
  Clock Net Delay (Destination): 2.553ns (routing 1.257ns, distribution 1.296ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.419     4.989    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.082 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.084     7.166    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X106Y575       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y575       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     7.216 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_reg/Q
                         net (fo=2, routed)           0.113     7.329    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig
    SLICE_X106Y576       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.553     5.732    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X106Y576       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_ff_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_pause_n_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.050ns (29.366%)  route 0.120ns (70.634%))
  Logic Levels:           0  
  Clock Path Skew:        -1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.737ns
    Source Clock Delay      (SCD):    7.170ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.088ns (routing 0.981ns, distribution 1.107ns)
  Clock Net Delay (Destination): 2.558ns (routing 1.257ns, distribution 1.301ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.419     4.989    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.082 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.088     7.170    <hidden>
    SLR Crossing[0->1]   
    SLICE_X106Y580       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y580       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     7.220 r  <hidden>
                         net (fo=2, routed)           0.120     7.340    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_pause_n
    SLICE_X104Y580       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_pause_n_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.558     5.737    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X104Y580       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_pause_n_ff1_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.049ns (29.167%)  route 0.119ns (70.833%))
  Logic Levels:           0  
  Clock Path Skew:        -1.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.724ns
    Source Clock Delay      (SCD):    7.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.981ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.545ns (routing 1.257ns, distribution 1.288ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.419     4.989    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.082 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.091     7.173    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X109Y494       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y494       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     7.222 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[6]/Q
                         net (fo=1, routed)           0.119     7.341    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[6]
    SLICE_X109Y495       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.545     5.724    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X109Y495       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.049ns (28.488%)  route 0.123ns (71.512%))
  Logic Levels:           0  
  Clock Path Skew:        -1.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.724ns
    Source Clock Delay      (SCD):    7.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.981ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.545ns (routing 1.257ns, distribution 1.288ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.419     4.989    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.082 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.091     7.173    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X109Y494       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y494       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     7.222 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[2]/Q
                         net (fo=1, routed)           0.123     7.345    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[2]
    SLICE_X109Y495       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.545     5.724    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X109Y495       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.050ns (28.249%)  route 0.127ns (71.751%))
  Logic Levels:           0  
  Clock Path Skew:        -1.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.724ns
    Source Clock Delay      (SCD):    7.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.981ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.545ns (routing 1.257ns, distribution 1.288ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.419     4.989    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.082 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.091     7.173    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X109Y494       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y494       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     7.223 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[1]/Q
                         net (fo=1, routed)           0.127     7.350    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[1]
    SLICE_X109Y495       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.545     5.724    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X109Y495       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_start_sl_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.050ns (23.024%)  route 0.167ns (76.976%))
  Logic Levels:           0  
  Clock Path Skew:        -1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.732ns
    Source Clock Delay      (SCD):    7.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.078ns (routing 0.981ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.553ns (routing 1.257ns, distribution 1.296ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.419     4.989    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.082 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.078     7.160    <hidden>
    SLR Crossing[0->1]   
    SLICE_X107Y575       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y575       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     7.210 r  <hidden>
                         net (fo=2, routed)           0.167     7.377    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_1
    SLICE_X106Y576       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_start_sl_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.553     5.732    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X106Y576       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_start_sl_ff_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.050ns (24.390%)  route 0.155ns (75.610%))
  Logic Levels:           0  
  Clock Path Skew:        -1.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.724ns
    Source Clock Delay      (SCD):    7.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.981ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.545ns (routing 1.257ns, distribution 1.288ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.419     4.989    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.082 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.091     7.173    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X109Y494       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y494       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.050     7.223 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[3]/Q
                         net (fo=1, routed)           0.155     7.378    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[3]
    SLICE_X109Y495       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.545     5.724    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X109Y495       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.049ns (23.005%)  route 0.164ns (76.995%))
  Logic Levels:           0  
  Clock Path Skew:        -1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.733ns
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.086ns (routing 0.981ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.554ns (routing 1.257ns, distribution 1.297ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.419     4.989    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.082 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.086     7.168    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X109Y491       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y491       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     7.217 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[5]/Q
                         net (fo=1, routed)           0.164     7.381    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[5]
    SLICE_X108Y492       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.554     5.733    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X108Y492       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        -1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.733ns
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.086ns (routing 0.981ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.554ns (routing 1.257ns, distribution 1.297ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.419     4.989    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.082 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.086     7.168    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X109Y491       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y491       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     7.217 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[2]/Q
                         net (fo=1, routed)           0.166     7.383    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[2]
    SLICE_X108Y492       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.554     5.733    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X108Y492       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.685%)  route 0.167ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        -1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.733ns
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.086ns (routing 0.981ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.554ns (routing 1.257ns, distribution 1.297ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.419     4.989    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.082 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.086     7.168    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X109Y491       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y491       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     7.217 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[0]/Q
                         net (fo=1, routed)           0.167     7.384    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[0]
    SLICE_X108Y492       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.554     5.733    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X108Y492       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_pclk_tg_3
  To Clock:  clkout1_primitive

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.770ns  (logic 0.142ns (18.453%)  route 0.628ns (81.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.310ns
    Source Clock Delay      (SCD):    13.576ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.369ns (routing 2.188ns, distribution 2.181ns)
  Clock Net Delay (Destination): 3.490ns (routing 1.539ns, distribution 1.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.369    13.576    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X127Y541       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y541       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092    13.668 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[7]/Q
                         net (fo=1, routed)           0.238    13.906    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[7]
    SLICE_X127Y541       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.050    13.956 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_byte_vio_inferred_i_1/O
                         net (fo=2, routed)           0.390    14.346    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_byte_vio[7]
    SLICE_X128Y540       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.490     7.310    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X128Y540       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.765ns  (logic 0.163ns (21.304%)  route 0.602ns (78.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.310ns
    Source Clock Delay      (SCD):    13.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.363ns (routing 2.188ns, distribution 2.175ns)
  Clock Net Delay (Destination): 3.490ns (routing 1.539ns, distribution 1.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.363    13.570    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X129Y540       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y540       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089    13.659 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[1]/Q
                         net (fo=1, routed)           0.384    14.043    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[1]
    SLICE_X129Y540       LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.074    14.117 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_byte_vio_inferred_i_7/O
                         net (fo=2, routed)           0.218    14.335    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_byte_vio[1]
    SLICE_X128Y540       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.490     7.310    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X128Y540       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.731ns  (logic 0.219ns (29.979%)  route 0.512ns (70.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.309ns
    Source Clock Delay      (SCD):    13.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.370ns (routing 2.188ns, distribution 2.182ns)
  Clock Net Delay (Destination): 3.489ns (routing 1.539ns, distribution 1.950ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.370    13.577    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X127Y542       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y542       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090    13.667 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[4]/Q
                         net (fo=1, routed)           0.242    13.909    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[4]
    SLICE_X127Y542       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.129    14.038 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_byte_vio_inferred_i_4/O
                         net (fo=2, routed)           0.270    14.308    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_byte_vio[4]
    SLICE_X126Y543       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.489     7.309    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X126Y543       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.718ns  (logic 0.179ns (24.938%)  route 0.539ns (75.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns
    Source Clock Delay      (SCD):    13.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.370ns (routing 2.188ns, distribution 2.182ns)
  Clock Net Delay (Destination): 3.488ns (routing 1.539ns, distribution 1.949ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.370    13.577    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X127Y542       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y542       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092    13.669 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[2]/Q
                         net (fo=1, routed)           0.172    13.841    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[2]
    SLICE_X127Y542       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.087    13.928 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_byte_vio_inferred_i_6/O
                         net (fo=2, routed)           0.367    14.295    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_byte_vio[2]
    SLICE_X128Y543       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.488     7.308    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X128Y543       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.140ns (19.772%)  route 0.568ns (80.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns
    Source Clock Delay      (SCD):    13.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.370ns (routing 2.188ns, distribution 2.182ns)
  Clock Net Delay (Destination): 3.488ns (routing 1.539ns, distribution 1.949ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.370    13.577    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X127Y542       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y542       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091    13.668 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[3]/Q
                         net (fo=1, routed)           0.217    13.885    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[3]
    SLICE_X127Y542       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.049    13.934 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_byte_vio_inferred_i_5/O
                         net (fo=2, routed)           0.351    14.285    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_byte_vio[3]
    SLICE_X128Y543       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.488     7.308    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X128Y543       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.698ns  (logic 0.164ns (23.499%)  route 0.534ns (76.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns
    Source Clock Delay      (SCD):    13.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.370ns (routing 2.188ns, distribution 2.182ns)
  Clock Net Delay (Destination): 3.488ns (routing 1.539ns, distribution 1.949ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.370    13.577    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X127Y542       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y542       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090    13.667 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[3]/Q
                         net (fo=1, routed)           0.229    13.896    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[3]
    SLICE_X127Y542       LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.074    13.970 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/exp_byte_vio_inferred_i_5/O
                         net (fo=2, routed)           0.305    14.275    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/exp_byte_vio[3]
    SLICE_X128Y543       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.488     7.308    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X128Y543       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.701ns  (logic 0.142ns (20.259%)  route 0.559ns (79.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.310ns
    Source Clock Delay      (SCD):    13.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.363ns (routing 2.188ns, distribution 2.175ns)
  Clock Net Delay (Destination): 3.490ns (routing 1.539ns, distribution 1.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.363    13.570    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X129Y540       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y540       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092    13.662 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[6]/Q
                         net (fo=1, routed)           0.216    13.878    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[6]
    SLICE_X129Y540       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.050    13.928 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/exp_byte_vio_inferred_i_2/O
                         net (fo=2, routed)           0.343    14.271    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/exp_byte_vio[6]
    SLICE_X128Y540       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.490     7.310    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X128Y540       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.691ns  (logic 0.180ns (26.042%)  route 0.511ns (73.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns
    Source Clock Delay      (SCD):    13.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.370ns (routing 2.188ns, distribution 2.182ns)
  Clock Net Delay (Destination): 3.488ns (routing 1.539ns, distribution 1.949ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.370    13.577    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X127Y542       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y542       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091    13.668 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[5]/Q
                         net (fo=1, routed)           0.181    13.849    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[5]
    SLICE_X127Y542       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089    13.938 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_byte_vio_inferred_i_3/O
                         net (fo=2, routed)           0.330    14.268    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_byte_vio[5]
    SLICE_X128Y543       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.488     7.308    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X128Y543       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.670ns  (logic 0.163ns (24.332%)  route 0.507ns (75.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns
    Source Clock Delay      (SCD):    13.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.370ns (routing 2.188ns, distribution 2.182ns)
  Clock Net Delay (Destination): 3.488ns (routing 1.539ns, distribution 1.949ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.370    13.577    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X127Y542       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y542       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089    13.666 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[4]/Q
                         net (fo=1, routed)           0.229    13.895    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[4]
    SLICE_X127Y542       LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.074    13.969 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/exp_byte_vio_inferred_i_4/O
                         net (fo=2, routed)           0.278    14.247    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/exp_byte_vio[4]
    SLICE_X128Y543       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.488     7.308    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X128Y543       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.658ns  (logic 0.180ns (27.341%)  route 0.478ns (72.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.310ns
    Source Clock Delay      (SCD):    13.576ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.369ns (routing 2.188ns, distribution 2.181ns)
  Clock Net Delay (Destination): 3.490ns (routing 1.539ns, distribution 1.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.369    13.576    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X127Y541       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y541       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091    13.667 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[1]/Q
                         net (fo=1, routed)           0.181    13.848    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[1]
    SLICE_X127Y541       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089    13.937 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/exp_byte_vio_inferred_i_7/O
                         net (fo=2, routed)           0.297    14.235    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/exp_byte_vio[1]
    SLICE_X128Y540       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.490     7.310    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X128Y540       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_start_sl_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.050ns (30.832%)  route 0.112ns (69.168%))
  Logic Levels:           0  
  Clock Path Skew:        -2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.748ns
    Source Clock Delay      (SCD):    7.761ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.408ns (routing 1.270ns, distribution 1.137ns)
  Clock Net Delay (Destination): 2.569ns (routing 1.257ns, distribution 1.313ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.408     7.761    <hidden>
    SLR Crossing[0->1]   
    SLICE_X54Y562        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y562        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     7.811 r  <hidden>
                         net (fo=2, routed)           0.112     7.924    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_1
    SLICE_X54Y563        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_start_sl_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.569     5.748    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X54Y563        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_start_sl_ff_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.050ns (30.690%)  route 0.113ns (69.310%))
  Logic Levels:           0  
  Clock Path Skew:        -2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.748ns
    Source Clock Delay      (SCD):    7.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.410ns (routing 1.270ns, distribution 1.139ns)
  Clock Net Delay (Destination): 2.569ns (routing 1.257ns, distribution 1.313ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.410     7.764    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X54Y564        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y564        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     7.814 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_reg/Q
                         net (fo=2, routed)           0.113     7.926    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig
    SLICE_X54Y563        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.569     5.748    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X54Y563        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_ff_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_captr_en_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.050ns (25.115%)  route 0.149ns (74.885%))
  Logic Levels:           0  
  Clock Path Skew:        -1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.751ns
    Source Clock Delay      (SCD):    7.748ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.394ns (routing 1.270ns, distribution 1.124ns)
  Clock Net Delay (Destination): 2.572ns (routing 1.257ns, distribution 1.315ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.394     7.748    <hidden>
    SLR Crossing[0->1]   
    SLICE_X48Y570        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y570        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     7.798 r  <hidden>
                         net (fo=2, routed)           0.149     7.947    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/captr_en
    SLICE_X52Y569        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_captr_en_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.572     5.751    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X52Y569        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_captr_en_ff1_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_pause_n_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.050ns (18.248%)  route 0.224ns (81.752%))
  Logic Levels:           0  
  Clock Path Skew:        -1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.755ns
    Source Clock Delay      (SCD):    7.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.399ns (routing 1.270ns, distribution 1.129ns)
  Clock Net Delay (Destination): 2.575ns (routing 1.257ns, distribution 1.319ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.399     7.753    <hidden>
    SLR Crossing[0->1]   
    SLICE_X49Y562        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y562        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     7.803 r  <hidden>
                         net (fo=3, routed)           0.224     8.027    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_pause_n
    SLICE_X53Y564        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_pause_n_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.575     5.755    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X53Y564        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_pause_n_ff1_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.082ns (27.892%)  route 0.212ns (72.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.981ns
    Source Clock Delay      (SCD):    7.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.617ns (routing 1.270ns, distribution 1.346ns)
  Clock Net Delay (Destination): 2.801ns (routing 1.256ns, distribution 1.545ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.617     7.971    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X129Y540       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y540       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     8.019 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[7]/Q
                         net (fo=1, routed)           0.096     8.115    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[7]
    SLICE_X129Y540       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.034     8.149 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/exp_byte_vio_inferred_i_1/O
                         net (fo=2, routed)           0.116     8.265    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/exp_byte_vio[7]
    SLICE_X128Y540       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.801     5.981    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X128Y540       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[7]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.111ns (21.427%)  route 0.407ns (78.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.756ns
    Source Clock Delay      (SCD):    7.754ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.400ns (routing 1.270ns, distribution 1.130ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.257ns, distribution 1.320ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.400     7.754    <hidden>
    SLR Crossing[0->1]   
    SLICE_X53Y562        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y562        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     7.804 r  <hidden>
                         net (fo=4, routed)           0.219     8.023    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X47Y560        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.061     8.084 f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_i_1/O
                         net (fo=2, routed)           0.188     8.272    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_i_1_n_0
    SLICE_X47Y560        FDCE                                         f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.577     5.756    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X47Y560        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_aclk_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/CLR
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.111ns (21.427%)  route 0.407ns (78.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.756ns
    Source Clock Delay      (SCD):    7.754ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.400ns (routing 1.270ns, distribution 1.130ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.257ns, distribution 1.320ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.400     7.754    <hidden>
    SLR Crossing[0->1]   
    SLICE_X53Y562        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y562        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     7.804 r  <hidden>
                         net (fo=4, routed)           0.219     8.023    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X47Y560        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.061     8.084 f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_i_1/O
                         net (fo=2, routed)           0.188     8.272    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_i_1_n_0
    SLICE_X47Y560        FDCE                                         f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.577     5.756    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X47Y560        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.085ns (26.178%)  route 0.240ns (73.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.981ns
    Source Clock Delay      (SCD):    7.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.620ns (routing 1.270ns, distribution 1.349ns)
  Clock Net Delay (Destination): 2.801ns (routing 1.256ns, distribution 1.545ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.620     7.974    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X127Y541       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y541       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     8.024 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg[6]/Q
                         net (fo=1, routed)           0.102     8.126    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_act_pclk_reg_n_0_[6]
    SLICE_X127Y541       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035     8.161 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_byte_vio_inferred_i_2/O
                         net (fo=2, routed)           0.138     8.299    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_byte_vio[6]
    SLICE_X128Y540       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.801     5.981    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X128Y540       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.080ns (24.345%)  route 0.249ns (75.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.981ns
    Source Clock Delay      (SCD):    7.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.617ns (routing 1.270ns, distribution 1.346ns)
  Clock Net Delay (Destination): 2.801ns (routing 1.256ns, distribution 1.545ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.617     7.971    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X129Y540       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y540       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.049     8.020 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[0]/Q
                         net (fo=1, routed)           0.092     8.112    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[0]
    SLICE_X129Y540       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.031     8.143 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/exp_byte_vio_inferred_i_8/O
                         net (fo=2, routed)           0.157     8.300    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/exp_byte_vio[0]
    SLICE_X128Y540       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.801     5.981    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X128Y540       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.071ns (19.965%)  route 0.285ns (80.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.981ns
    Source Clock Delay      (SCD):    7.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.620ns (routing 1.270ns, distribution 1.349ns)
  Clock Net Delay (Destination): 2.801ns (routing 1.256ns, distribution 1.545ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.620     7.974    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X127Y541       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y541       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     8.023 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg[5]/Q
                         net (fo=1, routed)           0.144     8.167    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rcvd_rdata_expd_pclk_reg_n_0_[5]
    SLICE_X127Y541       LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.022     8.189 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/exp_byte_vio_inferred_i_3/O
                         net (fo=2, routed)           0.141     8.330    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/exp_byte_vio[5]
    SLICE_X128Y540       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.801     5.981    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X128Y540       FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1_primitive
  To Clock:  i_pclk_tg

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_done_sl_reg/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.105ns  (logic 0.206ns (18.641%)  route 0.899ns (81.359%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.346ns
    Source Clock Delay      (SCD):    8.069ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.620ns (routing 1.757ns, distribution 1.863ns)
  Clock Net Delay (Destination): 3.487ns (routing 1.834ns, distribution 1.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.620     8.069    <hidden>
    SLR Crossing[0->1]   
    SLICE_X69Y519        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y519        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089     8.158 r  <hidden>
                         net (fo=4, routed)           0.554     8.712    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/wrch_done
    SLICE_X44Y516        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.117     8.829 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_done_ff_i_1/O
                         net (fo=2, routed)           0.345     9.174    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_done
    SLICE_X48Y516        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_done_sl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.907     7.727    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.859 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.487    11.346    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X48Y516        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_done_sl_reg/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/CLR
                            (recovery check against rising-edge clock i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.989ns  (logic 0.091ns (9.201%)  route 0.898ns (90.799%))
  Logic Levels:           0  
  Clock Path Skew:        3.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.344ns
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.485ns (routing 1.834ns, distribution 1.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         0.898     9.023    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X48Y509        FDCE                                         f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.907     7.727    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.859 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.485    11.344    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X48Y509        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff2_reg/CLR
                            (recovery check against rising-edge clock i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.989ns  (logic 0.091ns (9.201%)  route 0.898ns (90.799%))
  Logic Levels:           0  
  Clock Path Skew:        3.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.344ns
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.485ns (routing 1.834ns, distribution 1.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         0.898     9.023    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X48Y509        FDCE                                         f  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.907     7.727    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.859 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.485    11.344    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X48Y509        FDCE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff2_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_wrch_done_sl_reg/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.089ns (16.936%)  route 0.437ns (83.064%))
  Logic Levels:           0  
  Clock Path Skew:        3.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.346ns
    Source Clock Delay      (SCD):    8.069ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.620ns (routing 1.757ns, distribution 1.863ns)
  Clock Net Delay (Destination): 3.487ns (routing 1.834ns, distribution 1.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.620     8.069    <hidden>
    SLR Crossing[0->1]   
    SLICE_X69Y519        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y519        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089     8.158 r  <hidden>
                         net (fo=4, routed)           0.437     8.594    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/wrch_done
    SLICE_X48Y516        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_wrch_done_sl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.907     7.727    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.859 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.487    11.346    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X48Y516        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_wrch_done_sl_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rdch_done_sl_reg/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.489ns  (logic 0.093ns (19.029%)  route 0.396ns (80.971%))
  Logic Levels:           0  
  Clock Path Skew:        3.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.346ns
    Source Clock Delay      (SCD):    8.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.632ns (routing 1.757ns, distribution 1.875ns)
  Clock Net Delay (Destination): 3.487ns (routing 1.834ns, distribution 1.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.632     8.081    <hidden>
    SLR Crossing[0->1]   
    SLICE_X66Y516        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y516        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     8.174 r  <hidden>
                         net (fo=4, routed)           0.396     8.569    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdch_done
    SLICE_X48Y516        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rdch_done_sl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.907     7.727    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.859 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.487    11.346    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X48Y516        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rdch_done_sl_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.502ns  (logic 0.092ns (18.327%)  route 0.410ns (81.673%))
  Logic Levels:           0  
  Clock Path Skew:        3.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.310ns
    Source Clock Delay      (SCD):    8.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.604ns (routing 1.757ns, distribution 1.847ns)
  Clock Net Delay (Destination): 3.450ns (routing 1.834ns, distribution 1.617ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.604     8.052    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X54Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y561        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     8.144 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[5]/Q
                         net (fo=1, routed)           0.410     8.554    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[5]
    SLICE_X53Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.907     7.727    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.859 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.450    11.310    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X53Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.430ns  (logic 0.090ns (20.930%)  route 0.340ns (79.070%))
  Logic Levels:           0  
  Clock Path Skew:        3.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.330ns
    Source Clock Delay      (SCD):    8.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.617ns (routing 1.757ns, distribution 1.860ns)
  Clock Net Delay (Destination): 3.470ns (routing 1.834ns, distribution 1.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.617     8.065    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X45Y513        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y513        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.090     8.155 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff_reg/Q
                         net (fo=1, routed)           0.340     8.495    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff
    SLICE_X46Y512        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.907     7.727    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.859 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.470    11.330    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X46Y512        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.415ns  (logic 0.092ns (22.169%)  route 0.323ns (77.831%))
  Logic Levels:           0  
  Clock Path Skew:        3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.330ns
    Source Clock Delay      (SCD):    8.070ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.621ns (routing 1.757ns, distribution 1.864ns)
  Clock Net Delay (Destination): 3.471ns (routing 1.834ns, distribution 1.637ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.621     8.070    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X46Y536        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y536        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     8.162 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[2]/Q
                         net (fo=1, routed)           0.323     8.485    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[2]
    SLICE_X46Y537        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.907     7.727    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.859 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.471    11.330    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X46Y537        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.406ns  (logic 0.090ns (22.168%)  route 0.316ns (77.833%))
  Logic Levels:           0  
  Clock Path Skew:        3.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.310ns
    Source Clock Delay      (SCD):    8.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.604ns (routing 1.757ns, distribution 1.847ns)
  Clock Net Delay (Destination): 3.450ns (routing 1.834ns, distribution 1.617ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.604     8.052    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X54Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y561        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     8.142 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[8]/Q
                         net (fo=1, routed)           0.316     8.458    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[8]
    SLICE_X53Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.907     7.727    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.859 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.450    11.310    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X53Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.388ns  (logic 0.091ns (23.454%)  route 0.297ns (76.546%))
  Logic Levels:           0  
  Clock Path Skew:        3.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.310ns
    Source Clock Delay      (SCD):    8.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.604ns (routing 1.757ns, distribution 1.847ns)
  Clock Net Delay (Destination): 3.450ns (routing 1.834ns, distribution 1.617ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.604     8.052    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X54Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y561        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.143 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[4]/Q
                         net (fo=1, routed)           0.297     8.440    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[4]
    SLICE_X53Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.907     7.727    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.859 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.450    11.310    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X53Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.050ns (30.675%)  route 0.113ns (69.325%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.435ns
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.174ns (routing 1.025ns, distribution 1.149ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.515ns, distribution 1.331ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.174     4.744    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X46Y536        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y536        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     4.794 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[3]/Q
                         net (fo=1, routed)           0.113     4.907    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[3]
    SLICE_X46Y537        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.290     6.469    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.589 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.846     9.435    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X46Y537        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.050ns (27.778%)  route 0.130ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        4.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.420ns
    Source Clock Delay      (SCD):    4.727ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.157ns (routing 1.025ns, distribution 1.132ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.515ns, distribution 1.316ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.157     4.727    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X55Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y561        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     4.777 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[7]/Q
                         net (fo=1, routed)           0.130     4.907    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[7]
    SLICE_X53Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.290     6.469    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.589 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.831     9.420    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X53Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.050ns (30.488%)  route 0.114ns (69.512%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.435ns
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.174ns (routing 1.025ns, distribution 1.149ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.515ns, distribution 1.331ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.174     4.744    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X46Y536        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y536        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     4.794 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[1]/Q
                         net (fo=1, routed)           0.114     4.908    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[1]
    SLICE_X46Y537        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.290     6.469    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.589 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.846     9.435    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X46Y537        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.050ns (30.120%)  route 0.116ns (69.879%))
  Logic Levels:           0  
  Clock Path Skew:        4.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.435ns
    Source Clock Delay      (SCD):    4.743ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.173ns (routing 1.025ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.515ns, distribution 1.331ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.173     4.743    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X46Y538        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y538        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     4.793 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[0]/Q
                         net (fo=1, routed)           0.116     4.909    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[0]
    SLICE_X46Y537        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.290     6.469    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.589 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.846     9.435    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X46Y537        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.050ns (28.409%)  route 0.126ns (71.591%))
  Logic Levels:           0  
  Clock Path Skew:        4.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.420ns
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.163ns (routing 1.025ns, distribution 1.138ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.515ns, distribution 1.316ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.163     4.733    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X54Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y561        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     4.783 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[9]/Q
                         net (fo=1, routed)           0.126     4.909    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[9]
    SLICE_X53Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.290     6.469    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.589 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.831     9.420    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X53Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        4.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.420ns
    Source Clock Delay      (SCD):    4.727ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.157ns (routing 1.025ns, distribution 1.132ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.515ns, distribution 1.316ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.157     4.727    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X55Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y561        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     4.776 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[6]/Q
                         net (fo=1, routed)           0.171     4.947    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[6]
    SLICE_X53Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.290     6.469    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.589 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.831     9.420    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X53Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.050ns (22.624%)  route 0.171ns (77.376%))
  Logic Levels:           0  
  Clock Path Skew:        4.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.420ns
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.163ns (routing 1.025ns, distribution 1.138ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.515ns, distribution 1.316ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.163     4.733    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X54Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y561        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     4.783 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[4]/Q
                         net (fo=1, routed)           0.171     4.954    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[4]
    SLICE_X53Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.290     6.469    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.589 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.831     9.420    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X53Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.050ns (21.739%)  route 0.180ns (78.261%))
  Logic Levels:           0  
  Clock Path Skew:        4.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.420ns
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.163ns (routing 1.025ns, distribution 1.138ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.515ns, distribution 1.316ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.163     4.733    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X54Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y561        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     4.783 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[8]/Q
                         net (fo=1, routed)           0.180     4.963    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[8]
    SLICE_X53Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.290     6.469    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.589 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.831     9.420    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X53Y561        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.050ns (20.921%)  route 0.189ns (79.080%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.435ns
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.174ns (routing 1.025ns, distribution 1.149ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.515ns, distribution 1.331ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.174     4.744    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X46Y536        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y536        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     4.794 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[2]/Q
                         net (fo=1, routed)           0.189     4.983    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[2]
    SLICE_X46Y537        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.290     6.469    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.589 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.846     9.435    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X46Y537        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.049ns (19.600%)  route 0.201ns (80.400%))
  Logic Levels:           0  
  Clock Path Skew:        4.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.440ns
    Source Clock Delay      (SCD):    4.739ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.169ns (routing 1.025ns, distribution 1.144ns)
  Clock Net Delay (Destination): 2.851ns (routing 1.515ns, distribution 1.336ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.169     4.739    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X45Y513        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y513        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.049     4.788 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff_reg/Q
                         net (fo=1, routed)           0.201     4.989    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff
    SLICE_X46Y512        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.290     6.469    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.589 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.851     9.440    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X46Y512        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_pclk_tg
  To Clock:  i_pclk_tg

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.429ns  (logic 0.139ns (32.384%)  route 0.290ns (67.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.334ns
    Source Clock Delay      (SCD):    13.108ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.943ns (routing 2.109ns, distribution 1.834ns)
  Clock Net Delay (Destination): 3.475ns (routing 1.834ns, distribution 1.641ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.560     9.008    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.165 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.943    13.108    <hidden>
    SLR Crossing[0->1]   
    SLICE_X43Y512        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y512        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091    13.199 r  <hidden>
                         net (fo=4, routed)           0.238    13.437    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X44Y513        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.048    13.485 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata[0]_i_1/O
                         net (fo=1, routed)           0.052    13.537    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/p_1_out[0]
    SLICE_X44Y513        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.907     7.727    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.859 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.475    11.334    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X44Y513        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.071ns (29.794%)  route 0.167ns (70.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.437ns
    Source Clock Delay      (SCD):    7.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.352ns (routing 1.222ns, distribution 1.129ns)
  Clock Net Delay (Destination): 2.848ns (routing 1.515ns, distribution 1.332ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.666     5.236    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.329 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.352     7.680    <hidden>
    SLR Crossing[0->1]   
    SLICE_X43Y512        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y512        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     7.730 r  <hidden>
                         net (fo=4, routed)           0.143     7.874    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X44Y513        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.021     7.895 r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata[0]_i_1/O
                         net (fo=1, routed)           0.024     7.919    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/p_1_out[0]
    SLICE_X44Y513        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.290     6.469    design_1_i/noc_tg/inst/clk
    BUFGCE_DIV_X8Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.589 r  design_1_i/noc_tg/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.848     9.437    design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X44Y513        FDRE                                         r  design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1_primitive
  To Clock:  i_pclk_tg_1

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/CLR
                            (recovery check against rising-edge clock i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.770ns  (logic 0.091ns (11.820%)  route 0.679ns (88.179%))
  Logic Levels:           0  
  Clock Path Skew:        3.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.098ns
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.330ns (routing 1.700ns, distribution 1.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         0.679     8.803    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X66Y509        FDCE                                         f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.816     7.636    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.768 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.330    11.098    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X66Y509        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff2_reg/CLR
                            (recovery check against rising-edge clock i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.770ns  (logic 0.091ns (11.820%)  route 0.679ns (88.179%))
  Logic Levels:           0  
  Clock Path Skew:        3.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.098ns
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.330ns (routing 1.700ns, distribution 1.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         0.679     8.803    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X66Y509        FDCE                                         f  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.816     7.636    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.768 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.330    11.098    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X66Y509        FDCE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff2_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_done_sl_reg/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.768ns  (logic 0.210ns (27.335%)  route 0.558ns (72.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.060ns
    Source Clock Delay      (SCD):    7.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.544ns (routing 1.757ns, distribution 1.786ns)
  Clock Net Delay (Destination): 3.291ns (routing 1.700ns, distribution 1.592ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.544     7.992    <hidden>
    SLR Crossing[0->1]   
    SLICE_X92Y565        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y565        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     8.084 r  <hidden>
                         net (fo=4, routed)           0.498     8.583    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/wrch_done
    SLICE_X78Y560        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.118     8.701 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_done_ff_i_1/O
                         net (fo=2, routed)           0.060     8.761    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_done
    SLICE_X78Y560        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_done_sl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.816     7.636    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.768 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.291    11.060    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X78Y560        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_done_sl_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_wrch_done_sl_reg/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.695ns  (logic 0.092ns (13.233%)  route 0.603ns (86.767%))
  Logic Levels:           0  
  Clock Path Skew:        3.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.060ns
    Source Clock Delay      (SCD):    7.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.544ns (routing 1.757ns, distribution 1.786ns)
  Clock Net Delay (Destination): 3.291ns (routing 1.700ns, distribution 1.592ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.544     7.992    <hidden>
    SLR Crossing[0->1]   
    SLICE_X92Y565        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y565        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     8.084 r  <hidden>
                         net (fo=4, routed)           0.603     8.688    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/wrch_done
    SLICE_X78Y560        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_wrch_done_sl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.816     7.636    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.768 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.291    11.060    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X78Y560        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_wrch_done_sl_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rdch_done_sl_reg/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.608ns  (logic 0.092ns (15.134%)  route 0.516ns (84.866%))
  Logic Levels:           0  
  Clock Path Skew:        3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.060ns
    Source Clock Delay      (SCD):    8.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.551ns (routing 1.757ns, distribution 1.794ns)
  Clock Net Delay (Destination): 3.291ns (routing 1.700ns, distribution 1.592ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.551     8.000    <hidden>
    SLR Crossing[0->1]   
    SLICE_X90Y562        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y562        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     8.092 r  <hidden>
                         net (fo=4, routed)           0.516     8.607    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdch_done
    SLICE_X78Y560        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rdch_done_sl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.816     7.636    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.768 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.291    11.060    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X78Y560        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rdch_done_sl_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.442ns  (logic 0.091ns (20.588%)  route 0.351ns (79.412%))
  Logic Levels:           0  
  Clock Path Skew:        3.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.086ns
    Source Clock Delay      (SCD):    8.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.600ns (routing 1.757ns, distribution 1.843ns)
  Clock Net Delay (Destination): 3.318ns (routing 1.700ns, distribution 1.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.600     8.048    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X71Y597        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y597        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.091     8.139 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[1]/Q
                         net (fo=1, routed)           0.351     8.490    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[1]
    SLICE_X71Y598        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.816     7.636    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.768 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.318    11.086    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X71Y598        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.434ns  (logic 0.090ns (20.737%)  route 0.344ns (79.263%))
  Logic Levels:           0  
  Clock Path Skew:        3.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.086ns
    Source Clock Delay      (SCD):    8.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.600ns (routing 1.757ns, distribution 1.843ns)
  Clock Net Delay (Destination): 3.318ns (routing 1.700ns, distribution 1.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.600     8.048    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X71Y597        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y597        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.090     8.138 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[8]/Q
                         net (fo=1, routed)           0.344     8.482    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[8]
    SLICE_X71Y598        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.816     7.636    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.768 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.318    11.086    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X71Y598        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.429ns  (logic 0.089ns (20.746%)  route 0.340ns (79.254%))
  Logic Levels:           0  
  Clock Path Skew:        3.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.086ns
    Source Clock Delay      (SCD):    8.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.600ns (routing 1.757ns, distribution 1.843ns)
  Clock Net Delay (Destination): 3.318ns (routing 1.700ns, distribution 1.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.600     8.048    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X71Y597        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y597        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089     8.137 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[3]/Q
                         net (fo=1, routed)           0.340     8.477    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[3]
    SLICE_X71Y598        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.816     7.636    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.768 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.318    11.086    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X71Y598        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.422ns  (logic 0.091ns (21.564%)  route 0.331ns (78.436%))
  Logic Levels:           0  
  Clock Path Skew:        3.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.086ns
    Source Clock Delay      (SCD):    8.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.600ns (routing 1.757ns, distribution 1.843ns)
  Clock Net Delay (Destination): 3.318ns (routing 1.700ns, distribution 1.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.600     8.048    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X71Y597        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y597        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.091     8.139 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[9]/Q
                         net (fo=1, routed)           0.331     8.470    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[9]
    SLICE_X71Y598        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.816     7.636    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.768 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.318    11.086    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X71Y598        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.418ns  (logic 0.090ns (21.531%)  route 0.328ns (78.469%))
  Logic Levels:           0  
  Clock Path Skew:        3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.068ns
    Source Clock Delay      (SCD):    8.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.591ns (routing 1.757ns, distribution 1.834ns)
  Clock Net Delay (Destination): 3.299ns (routing 1.700ns, distribution 1.599ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.591     8.040    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X67Y577        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y577        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     8.130 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff_reg/Q
                         net (fo=1, routed)           0.328     8.458    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff
    SLICE_X66Y574        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.816     7.636    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.768 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.299    11.068    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X66Y574        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.049ns (29.878%)  route 0.115ns (70.122%))
  Logic Levels:           0  
  Clock Path Skew:        4.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.220ns
    Source Clock Delay      (SCD):    4.727ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.157ns (routing 1.025ns, distribution 1.132ns)
  Clock Net Delay (Destination): 2.714ns (routing 1.397ns, distribution 1.316ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.157     4.727    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X71Y597        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y597        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     4.776 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[4]/Q
                         net (fo=1, routed)           0.115     4.891    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[4]
    SLICE_X71Y598        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.207     6.386    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.506 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.714     9.220    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X71Y598        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.049ns (29.167%)  route 0.119ns (70.833%))
  Logic Levels:           0  
  Clock Path Skew:        4.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.220ns
    Source Clock Delay      (SCD):    4.727ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.157ns (routing 1.025ns, distribution 1.132ns)
  Clock Net Delay (Destination): 2.714ns (routing 1.397ns, distribution 1.316ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.157     4.727    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X71Y597        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y597        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.049     4.776 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[5]/Q
                         net (fo=1, routed)           0.119     4.895    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[5]
    SLICE_X71Y598        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.207     6.386    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.506 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.714     9.220    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X71Y598        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        4.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.220ns
    Source Clock Delay      (SCD):    4.727ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.157ns (routing 1.025ns, distribution 1.132ns)
  Clock Net Delay (Destination): 2.714ns (routing 1.397ns, distribution 1.316ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.157     4.727    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X71Y597        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y597        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     4.776 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[0]/Q
                         net (fo=1, routed)           0.120     4.896    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[0]
    SLICE_X71Y598        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.207     6.386    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.506 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.714     9.220    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X71Y598        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.049ns (28.161%)  route 0.125ns (71.839%))
  Logic Levels:           0  
  Clock Path Skew:        4.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.223ns
    Source Clock Delay      (SCD):    4.724ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.154ns (routing 1.025ns, distribution 1.129ns)
  Clock Net Delay (Destination): 2.717ns (routing 1.397ns, distribution 1.319ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.154     4.724    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X69Y594        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y594        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     4.773 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[6]/Q
                         net (fo=1, routed)           0.125     4.898    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[6]
    SLICE_X69Y593        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.207     6.386    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.506 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.717     9.223    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X69Y593        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.050ns (28.571%)  route 0.125ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        4.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.223ns
    Source Clock Delay      (SCD):    4.724ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.154ns (routing 1.025ns, distribution 1.129ns)
  Clock Net Delay (Destination): 2.717ns (routing 1.397ns, distribution 1.319ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.154     4.724    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X69Y594        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y594        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     4.774 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[7]/Q
                         net (fo=1, routed)           0.125     4.899    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[7]
    SLICE_X69Y593        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.207     6.386    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.506 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.717     9.223    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X69Y593        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.048ns (23.881%)  route 0.153ns (76.120%))
  Logic Levels:           0  
  Clock Path Skew:        4.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.220ns
    Source Clock Delay      (SCD):    4.727ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.157ns (routing 1.025ns, distribution 1.132ns)
  Clock Net Delay (Destination): 2.714ns (routing 1.397ns, distribution 1.316ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.157     4.727    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X71Y597        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y597        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     4.775 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[2]/Q
                         net (fo=1, routed)           0.153     4.928    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[2]
    SLICE_X71Y598        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.207     6.386    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.506 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.714     9.220    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X71Y598        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.049ns (20.000%)  route 0.196ns (80.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.211ns
    Source Clock Delay      (SCD):    4.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.146ns (routing 1.025ns, distribution 1.121ns)
  Clock Net Delay (Destination): 2.705ns (routing 1.397ns, distribution 1.308ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.146     4.716    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X67Y577        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y577        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     4.765 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff_reg/Q
                         net (fo=1, routed)           0.196     4.961    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff
    SLICE_X66Y574        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.207     6.386    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.506 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.705     9.211    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X66Y574        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.049ns (20.248%)  route 0.193ns (79.752%))
  Logic Levels:           0  
  Clock Path Skew:        4.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.220ns
    Source Clock Delay      (SCD):    4.727ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.157ns (routing 1.025ns, distribution 1.132ns)
  Clock Net Delay (Destination): 2.714ns (routing 1.397ns, distribution 1.316ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.157     4.727    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X71Y597        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y597        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.049     4.776 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[9]/Q
                         net (fo=1, routed)           0.193     4.969    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[9]
    SLICE_X71Y598        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.207     6.386    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.506 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.714     9.220    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X71Y598        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.049ns (19.368%)  route 0.204ns (80.632%))
  Logic Levels:           0  
  Clock Path Skew:        4.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.220ns
    Source Clock Delay      (SCD):    4.727ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.157ns (routing 1.025ns, distribution 1.132ns)
  Clock Net Delay (Destination): 2.714ns (routing 1.397ns, distribution 1.316ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.157     4.727    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X71Y597        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y597        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     4.776 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[8]/Q
                         net (fo=1, routed)           0.204     4.980    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[8]
    SLICE_X71Y598        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.207     6.386    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.506 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.714     9.220    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X71Y598        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.048ns (18.750%)  route 0.208ns (81.250%))
  Logic Levels:           0  
  Clock Path Skew:        4.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.220ns
    Source Clock Delay      (SCD):    4.727ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.157ns (routing 1.025ns, distribution 1.132ns)
  Clock Net Delay (Destination): 2.714ns (routing 1.397ns, distribution 1.316ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.157     4.727    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X71Y597        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y597        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     4.775 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[3]/Q
                         net (fo=1, routed)           0.208     4.983    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[3]
    SLICE_X71Y598        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.207     6.386    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.506 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.714     9.220    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X71Y598        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_pclk_tg_1
  To Clock:  i_pclk_tg_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.361ns  (logic 0.119ns (33.007%)  route 0.242ns (66.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.068ns
    Source Clock Delay      (SCD):    12.836ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.781ns (routing 1.949ns, distribution 1.832ns)
  Clock Net Delay (Destination): 3.299ns (routing 1.700ns, distribution 1.600ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.450     8.898    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.055 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.781    12.836    <hidden>
    SLR Crossing[0->1]   
    SLICE_X66Y575        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y575        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092    12.928 r  <hidden>
                         net (fo=4, routed)           0.184    13.111    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X66Y576        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.027    13.138 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata[0]_i_1/O
                         net (fo=1, routed)           0.058    13.196    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/p_1_out[0]
    SLICE_X66Y576        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.816     7.636    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.768 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.299    11.068    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X66Y576        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.058ns (31.911%)  route 0.124ns (68.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.206ns
    Source Clock Delay      (SCD):    7.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.250ns (routing 1.133ns, distribution 1.117ns)
  Clock Net Delay (Destination): 2.700ns (routing 1.397ns, distribution 1.303ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.602     5.172    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.265 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.250     7.515    <hidden>
    SLR Crossing[0->1]   
    SLICE_X66Y575        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y575        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     7.565 r  <hidden>
                         net (fo=4, routed)           0.100     7.665    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X66Y576        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.008     7.673 r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata[0]_i_1/O
                         net (fo=1, routed)           0.024     7.697    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/p_1_out[0]
    SLICE_X66Y576        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.207     6.386    design_1_i/noc_tg_1/inst/clk
    BUFGCE_DIV_X7Y3      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.506 r  design_1_i/noc_tg_1/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.700     9.206    design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X66Y576        FDRE                                         r  design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1_primitive
  To Clock:  i_pclk_tg_2

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_done_sl_reg/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.064ns  (logic 0.211ns (19.837%)  route 0.853ns (80.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.598ns
    Source Clock Delay      (SCD):    8.024ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.575ns (routing 1.757ns, distribution 1.818ns)
  Clock Net Delay (Destination): 3.079ns (routing 1.499ns, distribution 1.580ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.575     8.024    <hidden>
    SLR Crossing[0->1]   
    SLICE_X111Y584       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y584       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.091     8.115 r  <hidden>
                         net (fo=4, routed)           0.477     8.592    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/wrch_done
    SLICE_X99Y587        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.120     8.712 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_done_ff_i_1/O
                         net (fo=2, routed)           0.376     9.088    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_done
    SLICE_X94Y587        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_done_sl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.567     7.387    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.519 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.079    10.598    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X94Y587        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_done_sl_reg/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/CLR
                            (recovery check against rising-edge clock i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.827ns  (logic 0.091ns (10.997%)  route 0.736ns (89.003%))
  Logic Levels:           0  
  Clock Path Skew:        2.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.625ns
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.106ns (routing 1.499ns, distribution 1.608ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         0.736     8.861    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X104Y509       FDCE                                         f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.567     7.387    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.519 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.106    10.625    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X104Y509       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff2_reg/CLR
                            (recovery check against rising-edge clock i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.827ns  (logic 0.091ns (10.997%)  route 0.736ns (89.003%))
  Logic Levels:           0  
  Clock Path Skew:        2.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.625ns
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.106ns (routing 1.499ns, distribution 1.608ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         0.736     8.861    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X104Y509       FDCE                                         f  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.567     7.387    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.519 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.106    10.625    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X104Y509       FDCE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff2_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_wrch_done_sl_reg/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.737ns  (logic 0.091ns (12.349%)  route 0.646ns (87.651%))
  Logic Levels:           0  
  Clock Path Skew:        2.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.598ns
    Source Clock Delay      (SCD):    8.024ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.575ns (routing 1.757ns, distribution 1.818ns)
  Clock Net Delay (Destination): 3.079ns (routing 1.499ns, distribution 1.580ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.575     8.024    <hidden>
    SLR Crossing[0->1]   
    SLICE_X111Y584       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y584       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.091     8.115 r  <hidden>
                         net (fo=4, routed)           0.646     8.761    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/wrch_done
    SLICE_X94Y587        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_wrch_done_sl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.567     7.387    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.519 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.079    10.598    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X94Y587        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_wrch_done_sl_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rdch_done_sl_reg/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.524ns  (logic 0.092ns (17.546%)  route 0.432ns (82.454%))
  Logic Levels:           0  
  Clock Path Skew:        2.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.612ns
    Source Clock Delay      (SCD):    8.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.586ns (routing 1.757ns, distribution 1.829ns)
  Clock Net Delay (Destination): 3.092ns (routing 1.499ns, distribution 1.594ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.586     8.035    <hidden>
    SLR Crossing[0->1]   
    SLICE_X110Y583       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y583       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     8.127 r  <hidden>
                         net (fo=4, routed)           0.432     8.559    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdch_done
    SLICE_X108Y580       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rdch_done_sl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.567     7.387    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.519 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.092    10.612    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X108Y580       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rdch_done_sl_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.520ns  (logic 0.091ns (17.500%)  route 0.429ns (82.500%))
  Logic Levels:           0  
  Clock Path Skew:        2.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.598ns
    Source Clock Delay      (SCD):    8.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.558ns (routing 1.757ns, distribution 1.801ns)
  Clock Net Delay (Destination): 3.079ns (routing 1.499ns, distribution 1.580ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.558     8.007    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X95Y588        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y588        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     8.098 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[2]/Q
                         net (fo=1, routed)           0.429     8.527    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[2]
    SLICE_X94Y587        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.567     7.387    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.519 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.079    10.598    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X94Y587        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.417ns  (logic 0.091ns (21.823%)  route 0.326ns (78.178%))
  Logic Levels:           0  
  Clock Path Skew:        2.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.598ns
    Source Clock Delay      (SCD):    8.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.558ns (routing 1.757ns, distribution 1.801ns)
  Clock Net Delay (Destination): 3.079ns (routing 1.499ns, distribution 1.580ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.558     8.007    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X95Y588        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y588        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     8.098 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[3]/Q
                         net (fo=1, routed)           0.326     8.424    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[3]
    SLICE_X94Y587        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.567     7.387    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.519 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.079    10.598    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X94Y587        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.389ns  (logic 0.090ns (23.136%)  route 0.299ns (76.864%))
  Logic Levels:           0  
  Clock Path Skew:        2.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.599ns
    Source Clock Delay      (SCD):    8.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.564ns (routing 1.757ns, distribution 1.807ns)
  Clock Net Delay (Destination): 3.080ns (routing 1.499ns, distribution 1.581ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.564     8.012    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X91Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y597        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     8.102 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[0]/Q
                         net (fo=1, routed)           0.299     8.401    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[0]
    SLICE_X89Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.567     7.387    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.519 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.080    10.599    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X89Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.385ns  (logic 0.091ns (23.636%)  route 0.294ns (76.364%))
  Logic Levels:           0  
  Clock Path Skew:        2.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.599ns
    Source Clock Delay      (SCD):    8.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.564ns (routing 1.757ns, distribution 1.807ns)
  Clock Net Delay (Destination): 3.080ns (routing 1.499ns, distribution 1.581ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.564     8.012    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X91Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y597        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     8.103 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[9]/Q
                         net (fo=1, routed)           0.294     8.397    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[9]
    SLICE_X89Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.567     7.387    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.519 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.080    10.599    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X89Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.384ns  (logic 0.092ns (23.958%)  route 0.292ns (76.042%))
  Logic Levels:           0  
  Clock Path Skew:        2.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.599ns
    Source Clock Delay      (SCD):    8.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.564ns (routing 1.757ns, distribution 1.807ns)
  Clock Net Delay (Destination): 3.080ns (routing 1.499ns, distribution 1.581ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.564     8.012    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X91Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y597        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     8.104 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[6]/Q
                         net (fo=1, routed)           0.292     8.396    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[6]
    SLICE_X89Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.567     7.387    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.519 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.080    10.599    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X89Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.049ns (27.684%)  route 0.128ns (72.316%))
  Logic Levels:           0  
  Clock Path Skew:        4.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.747ns
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.129ns (routing 1.025ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.477ns (routing 1.189ns, distribution 1.288ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.129     4.699    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X91Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y597        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     4.748 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[4]/Q
                         net (fo=1, routed)           0.128     4.876    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[4]
    SLICE_X89Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.971     6.150    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.270 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.477     8.747    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X89Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        4.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.747ns
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.129ns (routing 1.025ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.477ns (routing 1.189ns, distribution 1.288ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.129     4.699    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X91Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y597        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     4.748 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[7]/Q
                         net (fo=1, routed)           0.132     4.880    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[7]
    SLICE_X89Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.971     6.150    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.270 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.477     8.747    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X89Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.183ns  (logic 0.050ns (27.322%)  route 0.133ns (72.678%))
  Logic Levels:           0  
  Clock Path Skew:        4.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.747ns
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.129ns (routing 1.025ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.477ns (routing 1.189ns, distribution 1.288ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.129     4.699    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X91Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y597        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     4.749 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[5]/Q
                         net (fo=1, routed)           0.133     4.882    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[5]
    SLICE_X89Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.971     6.150    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.270 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.477     8.747    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X89Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.050ns (26.178%)  route 0.141ns (73.822%))
  Logic Levels:           0  
  Clock Path Skew:        4.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.752ns
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.129ns (routing 1.025ns, distribution 1.104ns)
  Clock Net Delay (Destination): 2.482ns (routing 1.189ns, distribution 1.294ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.129     4.699    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X108Y576       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y576       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     4.749 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff_reg/Q
                         net (fo=1, routed)           0.141     4.890    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff
    SLICE_X106Y574       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.971     6.150    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.270 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.482     8.752    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X106Y574       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        4.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.743ns
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 1.025ns, distribution 1.101ns)
  Clock Net Delay (Destination): 2.473ns (routing 1.189ns, distribution 1.284ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.126     4.696    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X95Y588        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y588        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.049     4.745 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[1]/Q
                         net (fo=1, routed)           0.166     4.911    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[1]
    SLICE_X94Y587        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.971     6.150    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.270 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.473     8.743    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X94Y587        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.050ns (22.936%)  route 0.168ns (77.064%))
  Logic Levels:           0  
  Clock Path Skew:        4.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.747ns
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.129ns (routing 1.025ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.477ns (routing 1.189ns, distribution 1.288ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.129     4.699    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X91Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y597        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     4.749 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[9]/Q
                         net (fo=1, routed)           0.168     4.917    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[9]
    SLICE_X89Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.971     6.150    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.270 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.477     8.747    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X89Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.049ns (22.374%)  route 0.170ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        4.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.747ns
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.129ns (routing 1.025ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.477ns (routing 1.189ns, distribution 1.288ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.129     4.699    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X91Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y597        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     4.748 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[0]/Q
                         net (fo=1, routed)           0.170     4.918    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[0]
    SLICE_X89Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.971     6.150    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.270 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.477     8.747    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X89Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.050ns (22.831%)  route 0.169ns (77.169%))
  Logic Levels:           0  
  Clock Path Skew:        4.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.747ns
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.129ns (routing 1.025ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.477ns (routing 1.189ns, distribution 1.288ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.129     4.699    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X91Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y597        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.050     4.749 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[6]/Q
                         net (fo=1, routed)           0.169     4.918    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[6]
    SLICE_X89Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.971     6.150    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.270 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.477     8.747    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X89Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.875%)  route 0.175ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        4.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.747ns
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.129ns (routing 1.025ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.477ns (routing 1.189ns, distribution 1.288ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.129     4.699    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X91Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y597        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.049     4.748 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[8]/Q
                         net (fo=1, routed)           0.175     4.923    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[8]
    SLICE_X89Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.971     6.150    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.270 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.477     8.747    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X89Y597        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.049ns (20.417%)  route 0.191ns (79.583%))
  Logic Levels:           0  
  Clock Path Skew:        4.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.743ns
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.127ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 1.025ns, distribution 1.101ns)
  Clock Net Delay (Destination): 2.473ns (routing 1.189ns, distribution 1.284ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.126     4.696    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X95Y588        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y588        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     4.745 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[3]/Q
                         net (fo=1, routed)           0.191     4.936    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[3]
    SLICE_X94Y587        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.971     6.150    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.270 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.473     8.743    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X94Y587        FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_pclk_tg_2
  To Clock:  i_pclk_tg_2

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.533ns  (logic 0.219ns (41.055%)  route 0.314ns (58.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.602ns
    Source Clock Delay      (SCD):    12.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.477ns (routing 1.684ns, distribution 1.793ns)
  Clock Net Delay (Destination): 3.082ns (routing 1.499ns, distribution 1.584ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.145     8.593    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     8.750 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.477    12.228    <hidden>
    SLR Crossing[0->1]   
    SLICE_X107Y575       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y575       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090    12.318 r  <hidden>
                         net (fo=4, routed)           0.257    12.575    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X104Y576       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.129    12.704 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata[0]_i_1/O
                         net (fo=1, routed)           0.057    12.761    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/p_1_out[0]
    SLICE_X104Y576       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.567     7.387    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.519 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        3.082    10.602    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X104Y576       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_2  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.110ns (37.943%)  route 0.180ns (62.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.747ns
    Source Clock Delay      (SCD):    7.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.055ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.110ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.078ns (routing 0.981ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.477ns (routing 1.189ns, distribution 1.289ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.419     4.989    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.082 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.078     7.160    <hidden>
    SLR Crossing[0->1]   
    SLICE_X107Y575       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y575       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     7.209 r  <hidden>
                         net (fo=4, routed)           0.156     7.365    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X104Y576       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.061     7.426 r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata[0]_i_1/O
                         net (fo=1, routed)           0.024     7.450    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/p_1_out[0]
    SLICE_X104Y576       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.971     6.150    design_1_i/noc_tg_2/inst/clk
    BUFGCE_DIV_X2Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.270 r  design_1_i/noc_tg_2/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1185, routed)        2.477     8.747    design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X104Y576       FDRE                                         r  design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  i_pclk_tg_3

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.388ns  (logic 0.225ns (16.212%)  route 1.163ns (83.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.736ns
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.479ns (routing 1.627ns, distribution 1.852ns)
  Clock Net Delay (Destination): 3.840ns (routing 1.901ns, distribution 1.939ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.479     3.584    <hidden>
    SLR Crossing[0->1]   
    SLICE_X143Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y541       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     3.675 f  <hidden>
                         net (fo=2, routed)           0.359     4.033    <hidden>
    SLICE_X138Y542       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.134     4.167 r  <hidden>
                         net (fo=70, routed)          0.804     4.972    <hidden>
    SLICE_X133Y540       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943     7.763    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.895 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.840    11.736    <hidden>
    SLR Crossing[0->1]   
    SLICE_X133Y540       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.384ns  (logic 0.225ns (16.262%)  route 1.159ns (83.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.736ns
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.479ns (routing 1.627ns, distribution 1.852ns)
  Clock Net Delay (Destination): 3.840ns (routing 1.901ns, distribution 1.939ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.479     3.584    <hidden>
    SLR Crossing[0->1]   
    SLICE_X143Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y541       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     3.675 f  <hidden>
                         net (fo=2, routed)           0.359     4.033    <hidden>
    SLICE_X138Y542       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.134     4.167 r  <hidden>
                         net (fo=70, routed)          0.800     4.967    <hidden>
    SLICE_X133Y540       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943     7.763    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.895 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.840    11.736    <hidden>
    SLR Crossing[0->1]   
    SLICE_X133Y540       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.384ns  (logic 0.225ns (16.262%)  route 1.159ns (83.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.736ns
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.479ns (routing 1.627ns, distribution 1.852ns)
  Clock Net Delay (Destination): 3.840ns (routing 1.901ns, distribution 1.939ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.479     3.584    <hidden>
    SLR Crossing[0->1]   
    SLICE_X143Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y541       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     3.675 f  <hidden>
                         net (fo=2, routed)           0.359     4.033    <hidden>
    SLICE_X138Y542       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.134     4.167 r  <hidden>
                         net (fo=70, routed)          0.800     4.967    <hidden>
    SLICE_X133Y540       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943     7.763    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.895 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.840    11.736    <hidden>
    SLR Crossing[0->1]   
    SLICE_X133Y540       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.384ns  (logic 0.225ns (16.262%)  route 1.159ns (83.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.736ns
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.479ns (routing 1.627ns, distribution 1.852ns)
  Clock Net Delay (Destination): 3.840ns (routing 1.901ns, distribution 1.939ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.479     3.584    <hidden>
    SLR Crossing[0->1]   
    SLICE_X143Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y541       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     3.675 f  <hidden>
                         net (fo=2, routed)           0.359     4.033    <hidden>
    SLICE_X138Y542       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.134     4.167 r  <hidden>
                         net (fo=70, routed)          0.800     4.967    <hidden>
    SLICE_X133Y540       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943     7.763    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.895 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.840    11.736    <hidden>
    SLR Crossing[0->1]   
    SLICE_X133Y540       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.383ns  (logic 0.225ns (16.270%)  route 1.158ns (83.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.736ns
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.479ns (routing 1.627ns, distribution 1.852ns)
  Clock Net Delay (Destination): 3.840ns (routing 1.901ns, distribution 1.939ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.479     3.584    <hidden>
    SLR Crossing[0->1]   
    SLICE_X143Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y541       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     3.675 f  <hidden>
                         net (fo=2, routed)           0.359     4.033    <hidden>
    SLICE_X138Y542       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.134     4.167 r  <hidden>
                         net (fo=70, routed)          0.799     4.967    <hidden>
    SLICE_X133Y540       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943     7.763    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.895 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.840    11.736    <hidden>
    SLR Crossing[0->1]   
    SLICE_X133Y540       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.383ns  (logic 0.225ns (16.270%)  route 1.158ns (83.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.736ns
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.479ns (routing 1.627ns, distribution 1.852ns)
  Clock Net Delay (Destination): 3.840ns (routing 1.901ns, distribution 1.939ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.479     3.584    <hidden>
    SLR Crossing[0->1]   
    SLICE_X143Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y541       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     3.675 f  <hidden>
                         net (fo=2, routed)           0.359     4.033    <hidden>
    SLICE_X138Y542       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.134     4.167 r  <hidden>
                         net (fo=70, routed)          0.799     4.967    <hidden>
    SLICE_X133Y540       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943     7.763    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.895 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.840    11.736    <hidden>
    SLR Crossing[0->1]   
    SLICE_X133Y540       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.383ns  (logic 0.225ns (16.270%)  route 1.158ns (83.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.736ns
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.479ns (routing 1.627ns, distribution 1.852ns)
  Clock Net Delay (Destination): 3.840ns (routing 1.901ns, distribution 1.939ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.479     3.584    <hidden>
    SLR Crossing[0->1]   
    SLICE_X143Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y541       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     3.675 f  <hidden>
                         net (fo=2, routed)           0.359     4.033    <hidden>
    SLICE_X138Y542       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.134     4.167 r  <hidden>
                         net (fo=70, routed)          0.799     4.967    <hidden>
    SLICE_X133Y540       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943     7.763    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.895 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.840    11.736    <hidden>
    SLR Crossing[0->1]   
    SLICE_X133Y540       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.383ns  (logic 0.225ns (16.270%)  route 1.158ns (83.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.736ns
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.479ns (routing 1.627ns, distribution 1.852ns)
  Clock Net Delay (Destination): 3.840ns (routing 1.901ns, distribution 1.939ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.479     3.584    <hidden>
    SLR Crossing[0->1]   
    SLICE_X143Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y541       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     3.675 f  <hidden>
                         net (fo=2, routed)           0.359     4.033    <hidden>
    SLICE_X138Y542       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.134     4.167 r  <hidden>
                         net (fo=70, routed)          0.799     4.967    <hidden>
    SLICE_X133Y540       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943     7.763    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.895 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.840    11.736    <hidden>
    SLR Crossing[0->1]   
    SLICE_X133Y540       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.381ns  (logic 0.225ns (16.295%)  route 1.156ns (83.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.736ns
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.479ns (routing 1.627ns, distribution 1.852ns)
  Clock Net Delay (Destination): 3.840ns (routing 1.901ns, distribution 1.939ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.479     3.584    <hidden>
    SLR Crossing[0->1]   
    SLICE_X143Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y541       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     3.675 f  <hidden>
                         net (fo=2, routed)           0.359     4.033    <hidden>
    SLICE_X138Y542       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.134     4.167 r  <hidden>
                         net (fo=70, routed)          0.797     4.965    <hidden>
    SLICE_X133Y540       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943     7.763    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.895 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.840    11.736    <hidden>
    SLR Crossing[0->1]   
    SLICE_X133Y540       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.381ns  (logic 0.225ns (16.295%)  route 1.156ns (83.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.736ns
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      3.479ns (routing 1.627ns, distribution 1.852ns)
  Clock Net Delay (Destination): 3.840ns (routing 1.901ns, distribution 1.939ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.479     3.584    <hidden>
    SLR Crossing[0->1]   
    SLICE_X143Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y541       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     3.675 f  <hidden>
                         net (fo=2, routed)           0.359     4.033    <hidden>
    SLICE_X138Y542       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.134     4.167 r  <hidden>
                         net (fo=70, routed)          0.797     4.965    <hidden>
    SLICE_X133Y540       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943     7.763    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.895 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.840    11.736    <hidden>
    SLR Crossing[0->1]   
    SLICE_X133Y540       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        7.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.743ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.124ns (routing 0.995ns, distribution 1.129ns)
  Clock Net Delay (Destination): 3.120ns (routing 1.581ns, distribution 1.538ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.124     2.167    <hidden>
    SLR Crossing[0->1]   
    SLICE_X145Y545       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y545       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     2.216 r  <hidden>
                         net (fo=1, routed)           0.120     2.336    <hidden>
    SLICE_X146Y545       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.120     9.743    <hidden>
    SLR Crossing[0->1]   
    SLICE_X146Y545       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.050ns (19.455%)  route 0.207ns (80.545%))
  Logic Levels:           0  
  Clock Path Skew:        7.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.749ns
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.139ns (routing 0.994ns, distribution 1.145ns)
  Clock Net Delay (Destination): 3.126ns (routing 1.581ns, distribution 1.545ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.139     2.182    <hidden>
    SLR Crossing[0->1]   
    SLICE_X138Y536       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y536       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     2.232 r  <hidden>
                         net (fo=1, routed)           0.207     2.439    <hidden>
    SLICE_X136Y536       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.126     9.749    <hidden>
    SLR Crossing[0->1]   
    SLICE_X136Y536       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.114ns (18.580%)  route 0.500ns (81.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.742ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.132ns (routing 0.994ns, distribution 1.138ns)
  Clock Net Delay (Destination): 3.119ns (routing 1.581ns, distribution 1.538ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.132     2.175    <hidden>
    SLR Crossing[0->1]   
    SLICE_X143Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y541       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.224 f  <hidden>
                         net (fo=2, routed)           0.223     2.447    <hidden>
    SLICE_X138Y542       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.065     2.512 r  <hidden>
                         net (fo=70, routed)          0.276     2.789    <hidden>
    SLICE_X129Y542       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.119     9.742    <hidden>
    SLR Crossing[0->1]   
    SLICE_X129Y542       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.114ns (17.775%)  route 0.527ns (82.225%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.742ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.132ns (routing 0.994ns, distribution 1.138ns)
  Clock Net Delay (Destination): 3.119ns (routing 1.581ns, distribution 1.538ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.132     2.175    <hidden>
    SLR Crossing[0->1]   
    SLICE_X143Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y541       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.224 f  <hidden>
                         net (fo=2, routed)           0.223     2.447    <hidden>
    SLICE_X138Y542       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.065     2.512 r  <hidden>
                         net (fo=70, routed)          0.304     2.816    <hidden>
    SLICE_X133Y537       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.119     9.742    <hidden>
    SLR Crossing[0->1]   
    SLICE_X133Y537       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.114ns (17.775%)  route 0.527ns (82.225%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.742ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.132ns (routing 0.994ns, distribution 1.138ns)
  Clock Net Delay (Destination): 3.119ns (routing 1.581ns, distribution 1.538ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.132     2.175    <hidden>
    SLR Crossing[0->1]   
    SLICE_X143Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y541       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.224 f  <hidden>
                         net (fo=2, routed)           0.223     2.447    <hidden>
    SLICE_X138Y542       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.065     2.512 r  <hidden>
                         net (fo=70, routed)          0.304     2.816    <hidden>
    SLICE_X133Y537       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.119     9.742    <hidden>
    SLR Crossing[0->1]   
    SLICE_X133Y537       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.114ns (17.775%)  route 0.527ns (82.225%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.742ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.132ns (routing 0.994ns, distribution 1.138ns)
  Clock Net Delay (Destination): 3.119ns (routing 1.581ns, distribution 1.538ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.132     2.175    <hidden>
    SLR Crossing[0->1]   
    SLICE_X143Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y541       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.224 f  <hidden>
                         net (fo=2, routed)           0.223     2.447    <hidden>
    SLICE_X138Y542       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.065     2.512 r  <hidden>
                         net (fo=70, routed)          0.304     2.816    <hidden>
    SLICE_X133Y537       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.119     9.742    <hidden>
    SLR Crossing[0->1]   
    SLICE_X133Y537       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.114ns (17.774%)  route 0.527ns (82.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.742ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.132ns (routing 0.994ns, distribution 1.138ns)
  Clock Net Delay (Destination): 3.119ns (routing 1.581ns, distribution 1.538ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.132     2.175    <hidden>
    SLR Crossing[0->1]   
    SLICE_X143Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y541       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.224 f  <hidden>
                         net (fo=2, routed)           0.223     2.447    <hidden>
    SLICE_X138Y542       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.065     2.512 r  <hidden>
                         net (fo=70, routed)          0.304     2.816    <hidden>
    SLICE_X133Y537       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.119     9.742    <hidden>
    SLR Crossing[0->1]   
    SLICE_X133Y537       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.114ns (17.774%)  route 0.527ns (82.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.742ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.132ns (routing 0.994ns, distribution 1.138ns)
  Clock Net Delay (Destination): 3.119ns (routing 1.581ns, distribution 1.538ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.132     2.175    <hidden>
    SLR Crossing[0->1]   
    SLICE_X143Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y541       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.224 f  <hidden>
                         net (fo=2, routed)           0.223     2.447    <hidden>
    SLICE_X138Y542       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.065     2.512 r  <hidden>
                         net (fo=70, routed)          0.304     2.816    <hidden>
    SLICE_X133Y537       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.119     9.742    <hidden>
    SLR Crossing[0->1]   
    SLICE_X133Y537       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.114ns (17.774%)  route 0.527ns (82.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.742ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.132ns (routing 0.994ns, distribution 1.138ns)
  Clock Net Delay (Destination): 3.119ns (routing 1.581ns, distribution 1.538ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.132     2.175    <hidden>
    SLR Crossing[0->1]   
    SLICE_X143Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y541       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.224 f  <hidden>
                         net (fo=2, routed)           0.223     2.447    <hidden>
    SLICE_X138Y542       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.065     2.512 r  <hidden>
                         net (fo=70, routed)          0.304     2.816    <hidden>
    SLICE_X133Y537       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.119     9.742    <hidden>
    SLR Crossing[0->1]   
    SLICE_X133Y537       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.114ns (17.719%)  route 0.529ns (82.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.742ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.277ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Source):      2.132ns (routing 0.994ns, distribution 1.138ns)
  Clock Net Delay (Destination): 3.119ns (routing 1.581ns, distribution 1.538ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.132     2.175    <hidden>
    SLR Crossing[0->1]   
    SLICE_X143Y541       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y541       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.224 f  <hidden>
                         net (fo=2, routed)           0.223     2.447    <hidden>
    SLICE_X138Y542       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.065     2.512 r  <hidden>
                         net (fo=70, routed)          0.306     2.818    <hidden>
    SLICE_X133Y537       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.119     9.742    <hidden>
    SLR Crossing[0->1]   
    SLICE_X133Y537       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1_primitive
  To Clock:  i_pclk_tg_3

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_done_sl_reg/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.409ns  (logic 0.218ns (15.474%)  route 1.191ns (84.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.366ns
    Source Clock Delay      (SCD):    8.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.593ns (routing 1.757ns, distribution 1.836ns)
  Clock Net Delay (Destination): 3.470ns (routing 1.901ns, distribution 1.570ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.593     8.042    <hidden>
    SLR Crossing[0->1]   
    SLICE_X47Y562        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y562        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     8.134 r  <hidden>
                         net (fo=4, routed)           0.398     8.532    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdch_done
    SLICE_X60Y563        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.126     8.658 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_done_sl_i_1/O
                         net (fo=2, routed)           0.793     9.451    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/tg_done
    SLICE_X97Y561        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_done_sl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943     7.763    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.895 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.470    11.366    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X97Y561        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_tg_done_sl_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_wrch_done_sl_reg/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.190ns  (logic 0.091ns (7.647%)  route 1.099ns (92.353%))
  Logic Levels:           0  
  Clock Path Skew:        3.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.366ns
    Source Clock Delay      (SCD):    8.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.592ns (routing 1.757ns, distribution 1.835ns)
  Clock Net Delay (Destination): 3.470ns (routing 1.901ns, distribution 1.570ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.592     8.041    <hidden>
    SLR Crossing[0->1]   
    SLICE_X47Y563        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y563        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     8.132 r  <hidden>
                         net (fo=4, routed)           1.099     9.231    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/wrch_done
    SLICE_X97Y561        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_wrch_done_sl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943     7.763    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.895 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.470    11.366    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X97Y561        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_wrch_done_sl_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rdch_done_sl_reg/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.872ns  (logic 0.092ns (10.552%)  route 0.780ns (89.448%))
  Logic Levels:           0  
  Clock Path Skew:        3.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.366ns
    Source Clock Delay      (SCD):    8.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.593ns (routing 1.757ns, distribution 1.836ns)
  Clock Net Delay (Destination): 3.470ns (routing 1.901ns, distribution 1.570ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.593     8.042    <hidden>
    SLR Crossing[0->1]   
    SLICE_X47Y562        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y562        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     8.134 r  <hidden>
                         net (fo=4, routed)           0.780     8.914    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdch_done
    SLICE_X97Y561        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rdch_done_sl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943     7.763    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.895 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.470    11.366    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X97Y561        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rdch_done_sl_reg/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/CLR
                            (recovery check against rising-edge clock i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.768ns  (logic 0.091ns (11.853%)  route 0.677ns (88.147%))
  Logic Levels:           0  
  Clock Path Skew:        3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.434ns
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.539ns (routing 1.901ns, distribution 1.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         0.677     8.801    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X64Y509        FDCE                                         f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943     7.763    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.895 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.539    11.434    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X64Y509        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk_reg/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff2_reg/CLR
                            (recovery check against rising-edge clock i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.768ns  (logic 0.091ns (11.853%)  route 0.677ns (88.147%))
  Logic Levels:           0  
  Clock Path Skew:        3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.434ns
    Source Clock Delay      (SCD):    8.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.585ns (routing 1.757ns, distribution 1.828ns)
  Clock Net Delay (Destination): 3.539ns (routing 1.901ns, distribution 1.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.585     8.034    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->1]   
    SLICE_X76Y507        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y507        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.125 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=237, routed)         0.677     8.801    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/hard_rst_n
    SLICE_X64Y509        FDCE                                         f  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943     7.763    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.895 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.539    11.434    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X64Y509        FDCE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff2_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.577ns  (logic 0.092ns (15.945%)  route 0.485ns (84.055%))
  Logic Levels:           0  
  Clock Path Skew:        3.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.412ns
    Source Clock Delay      (SCD):    8.070ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.621ns (routing 1.757ns, distribution 1.864ns)
  Clock Net Delay (Destination): 3.517ns (routing 1.901ns, distribution 1.616ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.621     8.070    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X38Y584        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y584        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     8.162 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[0]/Q
                         net (fo=1, routed)           0.485     8.647    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[0]
    SLICE_X46Y584        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943     7.763    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.895 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.517    11.412    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X46Y584        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.509ns  (logic 0.092ns (18.075%)  route 0.417ns (81.925%))
  Logic Levels:           0  
  Clock Path Skew:        3.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.416ns
    Source Clock Delay      (SCD):    8.080ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.632ns (routing 1.757ns, distribution 1.875ns)
  Clock Net Delay (Destination): 3.521ns (routing 1.901ns, distribution 1.620ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.632     8.080    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X42Y596        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y596        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     8.172 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[7]/Q
                         net (fo=1, routed)           0.417     8.589    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[7]
    SLICE_X47Y596        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943     7.763    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.895 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.521    11.416    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X47Y596        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.494ns  (logic 0.091ns (18.421%)  route 0.403ns (81.579%))
  Logic Levels:           0  
  Clock Path Skew:        3.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.412ns
    Source Clock Delay      (SCD):    8.070ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.621ns (routing 1.757ns, distribution 1.864ns)
  Clock Net Delay (Destination): 3.517ns (routing 1.901ns, distribution 1.616ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.621     8.070    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X38Y584        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y584        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     8.161 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[2]/Q
                         net (fo=1, routed)           0.403     8.564    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[2]
    SLICE_X46Y584        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943     7.763    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.895 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.517    11.412    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X46Y584        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.495ns  (logic 0.091ns (18.384%)  route 0.404ns (81.616%))
  Logic Levels:           0  
  Clock Path Skew:        3.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.416ns
    Source Clock Delay      (SCD):    8.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.604ns (routing 1.757ns, distribution 1.846ns)
  Clock Net Delay (Destination): 3.521ns (routing 1.901ns, distribution 1.620ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.604     8.052    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X45Y596        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y596        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     8.143 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[5]/Q
                         net (fo=1, routed)           0.404     8.547    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[5]
    SLICE_X47Y596        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943     7.763    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.895 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.521    11.416    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X47Y596        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.450ns  (logic 0.093ns (20.667%)  route 0.357ns (79.333%))
  Logic Levels:           0  
  Clock Path Skew:        3.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.412ns
    Source Clock Delay      (SCD):    8.070ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.621ns (routing 1.757ns, distribution 1.864ns)
  Clock Net Delay (Destination): 3.517ns (routing 1.901ns, distribution 1.616ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.621     8.070    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X38Y584        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y584        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     8.163 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[9]/Q
                         net (fo=1, routed)           0.357     8.520    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[9]
    SLICE_X46Y584        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943     7.763    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.895 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.517    11.412    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X46Y584        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        4.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.530ns
    Source Clock Delay      (SCD):    4.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.025ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.907ns (routing 1.581ns, distribution 1.326ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.160     4.730    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X45Y596        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y596        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     4.779 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[4]/Q
                         net (fo=1, routed)           0.134     4.913    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[4]
    SLICE_X47Y596        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.907     9.530    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X47Y596        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.050ns (26.042%)  route 0.142ns (73.958%))
  Logic Levels:           0  
  Clock Path Skew:        4.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.522ns
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 1.025ns, distribution 1.127ns)
  Clock Net Delay (Destination): 2.899ns (routing 1.582ns, distribution 1.318ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.152     4.722    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X46Y582        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y582        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     4.772 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[1]/Q
                         net (fo=1, routed)           0.142     4.914    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[1]
    SLICE_X46Y584        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.899     9.522    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X46Y584        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.050ns (27.027%)  route 0.135ns (72.973%))
  Logic Levels:           0  
  Clock Path Skew:        4.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.522ns
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.163ns (routing 1.025ns, distribution 1.138ns)
  Clock Net Delay (Destination): 2.899ns (routing 1.582ns, distribution 1.318ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.163     4.733    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X38Y584        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y584        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     4.783 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[3]/Q
                         net (fo=1, routed)           0.135     4.918    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[3]
    SLICE_X46Y584        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.899     9.522    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X46Y584        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.049ns (26.203%)  route 0.138ns (73.797%))
  Logic Levels:           0  
  Clock Path Skew:        4.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.522ns
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.163ns (routing 1.025ns, distribution 1.138ns)
  Clock Net Delay (Destination): 2.899ns (routing 1.582ns, distribution 1.318ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.163     4.733    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X38Y584        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y584        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     4.782 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[8]/Q
                         net (fo=1, routed)           0.138     4.920    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[8]
    SLICE_X46Y584        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.899     9.522    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X46Y584        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.049ns (23.333%)  route 0.161ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        4.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.514ns
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 1.025ns, distribution 1.127ns)
  Clock Net Delay (Destination): 2.891ns (routing 1.582ns, distribution 1.310ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.152     4.722    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X55Y562        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y562        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.049     4.771 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff_reg/Q
                         net (fo=1, routed)           0.161     4.932    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_sig_5ff
    SLICE_X56Y562        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.891     9.514    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X56Y562        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rden_sig_sl_reg/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        4.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.530ns
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.170ns (routing 1.025ns, distribution 1.145ns)
  Clock Net Delay (Destination): 2.907ns (routing 1.581ns, distribution 1.326ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.170     4.740    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X42Y596        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y596        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     4.789 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[6]/Q
                         net (fo=1, routed)           0.179     4.968    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[6]
    SLICE_X47Y596        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.907     9.530    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X47Y596        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.050ns (19.084%)  route 0.212ns (80.916%))
  Logic Levels:           0  
  Clock Path Skew:        4.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.522ns
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.163ns (routing 1.025ns, distribution 1.138ns)
  Clock Net Delay (Destination): 2.899ns (routing 1.582ns, distribution 1.318ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.163     4.733    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X38Y584        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y584        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050     4.783 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[9]/Q
                         net (fo=1, routed)           0.212     4.995    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[9]
    SLICE_X46Y584        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.899     9.522    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X46Y584        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.050ns (17.794%)  route 0.231ns (82.206%))
  Logic Levels:           0  
  Clock Path Skew:        4.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.530ns
    Source Clock Delay      (SCD):    4.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.025ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.907ns (routing 1.581ns, distribution 1.326ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.160     4.730    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X45Y596        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y596        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     4.780 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[5]/Q
                         net (fo=1, routed)           0.231     5.011    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[5]
    SLICE_X47Y596        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.907     9.530    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X47Y596        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.050ns (17.668%)  route 0.233ns (82.332%))
  Logic Levels:           0  
  Clock Path Skew:        4.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.522ns
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.163ns (routing 1.025ns, distribution 1.138ns)
  Clock Net Delay (Destination): 2.899ns (routing 1.582ns, distribution 1.318ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.163     4.733    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X38Y584        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y584        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     4.783 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[2]/Q
                         net (fo=1, routed)           0.233     5.016    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[2]
    SLICE_X46Y584        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.899     9.522    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X46Y584        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.050ns (16.393%)  route 0.255ns (83.607%))
  Logic Levels:           0  
  Clock Path Skew:        4.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.530ns
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.170ns (routing 1.025ns, distribution 1.145ns)
  Clock Net Delay (Destination): 2.907ns (routing 1.581ns, distribution 1.326ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.170     4.740    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clk
    SLR Crossing[0->1]   
    SLICE_X42Y596        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y596        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     4.790 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg[7]/Q
                         net (fo=1, routed)           0.255     5.045    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffc_reg_n_0_[7]
    SLICE_X47Y596        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.907     9.530    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X47Y596        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_axi_vld_rdy_ffp1_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_pclk_tg_3
  To Clock:  i_pclk_tg_3

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.479ns  (logic 0.176ns (36.710%)  route 0.303ns (63.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.421ns
    Source Clock Delay      (SCD):    13.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      4.024ns (routing 2.189ns, distribution 1.835ns)
  Clock Net Delay (Destination): 3.525ns (routing 1.901ns, distribution 1.625ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.959     3.959    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     4.010 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.361     4.371    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     4.449 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       4.602     9.050    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.157     9.207 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        4.024    13.231    <hidden>
    SLR Crossing[0->1]   
    SLICE_X53Y562        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y562        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091    13.322 r  <hidden>
                         net (fo=4, routed)           0.232    13.555    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X48Y562        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.085    13.640 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata[0]_i_1/O
                         net (fo=1, routed)           0.071    13.711    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata[0]_i_1_n_0
    SLICE_X48Y562        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.943     7.763    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     7.895 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        3.525    11.421    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X48Y562        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_pclk_tg_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.084ns (35.490%)  route 0.153ns (64.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.524ns
    Source Clock Delay      (SCD):    7.754ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.129ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.400ns (routing 1.270ns, distribution 1.130ns)
  Clock Net Delay (Destination): 2.901ns (routing 1.581ns, distribution 1.319ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.353     2.353    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     2.319 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.206     2.525    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     2.570 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       2.691     5.261    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.093     5.354 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.400     7.754    <hidden>
    SLR Crossing[0->1]   
    SLICE_X53Y562        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y562        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     7.804 r  <hidden>
                         net (fo=4, routed)           0.138     7.942    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/reg_ctrl_0
    SLICE_X48Y562        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.034     7.976 r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata[0]_i_1/O
                         net (fo=1, routed)           0.015     7.991    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata[0]_i_1_n_0
    SLICE_X48Y562        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_pclk_tg_3 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
                         net (fo=44851, routed)       3.324     6.503    design_1_i/noc_tg_3/inst/clk
    BUFGCE_DIV_X9Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     6.623 r  design_1_i/noc_tg_3/inst/u_tg_PCLK/O
    X1Y6 (CLOCK_ROOT)    net (fo=1269, routed)        2.901     9.524    design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/pclk
    SLR Crossing[0->1]   
    SLICE_X48Y562        FDRE                                         r  design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.982ns  (logic 0.376ns (38.289%)  route 0.606ns (61.711%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.324ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.648ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 3.062ns (routing 1.467ns, distribution 1.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y558       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X163Y558       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTF)
                                                      0.136     0.136 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTF
                         net (fo=2, routed)           0.013     0.149    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X163Y558       LUTCY2 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.053     0.202 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.022     0.224    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/I4
    SLICE_X163Y558       LUTCY1 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.066     0.290 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.291     0.581    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[10]
    SLICE_X160Y558       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.121     0.702 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[10]_i_1/O
                         net (fo=1, routed)           0.280     0.982    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[10]
    SLICE_X160Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.062     3.119    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLR Crossing[0->1]   
    SLICE_X160Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.779ns  (logic 0.325ns (41.720%)  route 0.454ns (58.280%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.324ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.648ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 3.051ns (routing 1.467ns, distribution 1.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y558       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X163Y558       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTD)
                                                      0.113     0.113 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTD
                         net (fo=2, routed)           0.014     0.127    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X163Y558       LUTCY2 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.058     0.185 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.027     0.212    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/I4
    SLICE_X163Y558       LUTCY1 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.068     0.280 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.366     0.646    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[8]
    SLICE_X161Y558       LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.086     0.732 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[8]_i_1/O
                         net (fo=1, routed)           0.047     0.779    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[8]
    SLICE_X161Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.051     3.108    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLR Crossing[0->1]   
    SLICE_X161Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.686ns  (logic 0.221ns (32.216%)  route 0.465ns (67.784%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.324ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.648ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 3.051ns (routing 1.467ns, distribution 1.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y558       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X163Y558       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTB)
                                                      0.053     0.053 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTB
                         net (fo=2, routed)           0.013     0.066    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X163Y558       LUTCY2 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.054     0.120 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.020     0.140    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/I4
    SLICE_X163Y558       LUTCY1 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     0.206 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.361     0.567    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[6]
    SLICE_X161Y558       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.048     0.615 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[6]_i_1/O
                         net (fo=1, routed)           0.071     0.686    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[6]
    SLICE_X161Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.051     3.108    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLR Crossing[0->1]   
    SLICE_X161Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.569ns  (logic 0.291ns (51.142%)  route 0.278ns (48.858%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.324ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.648ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 3.051ns (routing 1.467ns, distribution 1.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y558       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X163Y558       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTF)
                                                      0.136     0.136 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTF
                         net (fo=2, routed)           0.013     0.149    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X163Y558       LUTCY1 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.061     0.210 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.220     0.430    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[9]
    SLICE_X161Y558       LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.094     0.524 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[9]_i_1/O
                         net (fo=1, routed)           0.045     0.569    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[9]
    SLICE_X161Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.051     3.108    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLR Crossing[0->1]   
    SLICE_X161Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.543ns  (logic 0.162ns (29.834%)  route 0.381ns (70.166%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.324ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.648ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 3.051ns (routing 1.467ns, distribution 1.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y558       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X163Y558       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTB)
                                                      0.053     0.053 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTB
                         net (fo=2, routed)           0.013     0.066    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X163Y558       LUTCY1 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.061     0.127 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.289     0.416    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[5]
    SLICE_X161Y558       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.048     0.464 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[5]_i_1/O
                         net (fo=1, routed)           0.079     0.543    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[5]
    SLICE_X161Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.051     3.108    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLR Crossing[0->1]   
    SLICE_X161Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.540ns  (logic 0.262ns (48.519%)  route 0.278ns (51.481%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.324ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.648ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 3.051ns (routing 1.467ns, distribution 1.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y558       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X163Y558       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTD)
                                                      0.113     0.113 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTD
                         net (fo=2, routed)           0.014     0.127    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X163Y558       LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.065     0.192 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.218     0.410    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[7]
    SLICE_X161Y558       LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.084     0.494 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[7]_i_1/O
                         net (fo=1, routed)           0.046     0.540    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[7]
    SLICE_X161Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        3.051     3.108    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLR Crossing[0->1]   
    SLICE_X161Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.068ns (26.054%)  route 0.193ns (73.946%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.324ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.648ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.460ns (routing 1.164ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y558       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X163Y558       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTB)
                                                      0.018     0.018 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTB
                         net (fo=2, routed)           0.003     0.021    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X163Y558       LUTCY1 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.030     0.051 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.173     0.224    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[5]
    SLICE_X161Y558       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.020     0.244 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[5]_i_1/O
                         net (fo=1, routed)           0.017     0.261    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[5]
    SLICE_X161Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.460     2.542    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLR Crossing[0->1]   
    SLICE_X161Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.111ns (42.045%)  route 0.153ns (57.955%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.324ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.648ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.460ns (routing 1.164ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y558       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X163Y558       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTD)
                                                      0.040     0.040 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTD
                         net (fo=2, routed)           0.003     0.043    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X163Y558       LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.030     0.073 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.127     0.200    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[7]
    SLICE_X161Y558       LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.041     0.241 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[7]_i_1/O
                         net (fo=1, routed)           0.023     0.264    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[7]
    SLICE_X161Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.460     2.542    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLR Crossing[0->1]   
    SLICE_X161Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.130ns (45.455%)  route 0.156ns (54.545%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.324ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.648ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.460ns (routing 1.164ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y558       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X163Y558       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTF)
                                                      0.055     0.055 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTF
                         net (fo=2, routed)           0.003     0.058    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X163Y558       LUTCY1 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.030     0.088 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.130     0.218    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[9]
    SLICE_X161Y558       LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.045     0.263 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[9]_i_1/O
                         net (fo=1, routed)           0.023     0.286    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[9]
    SLICE_X161Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.460     2.542    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLR Crossing[0->1]   
    SLICE_X161Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.094ns (27.729%)  route 0.245ns (72.271%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.324ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.648ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.460ns (routing 1.164ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y558       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X163Y558       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTB)
                                                      0.018     0.018 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTB
                         net (fo=2, routed)           0.003     0.021    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X163Y558       LUTCY2 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.024     0.045 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.008     0.053    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/I4
    SLICE_X163Y558       LUTCY1 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.032     0.085 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.217     0.302    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[6]
    SLICE_X161Y558       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.020     0.322 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[6]_i_1/O
                         net (fo=1, routed)           0.017     0.339    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[6]
    SLICE_X161Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.460     2.542    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLR Crossing[0->1]   
    SLICE_X161Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.138ns (35.844%)  route 0.247ns (64.156%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.324ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.648ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.460ns (routing 1.164ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y558       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X163Y558       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTD)
                                                      0.040     0.040 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTD
                         net (fo=2, routed)           0.003     0.043    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X163Y558       LUTCY2 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.024     0.067 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.008     0.075    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/I4
    SLICE_X163Y558       LUTCY1 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.032     0.107 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.212     0.319    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[8]
    SLICE_X161Y558       LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.042     0.361 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[8]_i_1/O
                         net (fo=1, routed)           0.024     0.385    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[8]
    SLICE_X161Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.460     2.542    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLR Crossing[0->1]   
    SLICE_X161Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.164ns (34.599%)  route 0.310ns (65.401%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.324ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.648ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.468ns (routing 1.164ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y558       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X163Y558       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTF)
                                                      0.055     0.055 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTF
                         net (fo=2, routed)           0.003     0.058    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X163Y558       LUTCY2 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.023     0.081 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.008     0.089    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/I4
    SLICE_X163Y558       LUTCY1 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.032     0.121 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.167     0.288    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[10]
    SLICE_X160Y558       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.054     0.342 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[10]_i_1/O
                         net (fo=1, routed)           0.132     0.474    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[10]
    SLICE_X160Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X1Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y6 (CLOCK_ROOT)    net (fo=8180, routed)        2.468     2.550    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLR Crossing[0->1]   
    SLICE_X160Y558       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout1_primitive

Max Delay           288 Endpoints
Min Delay           288 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.139ns  (logic 0.361ns (31.694%)  route 0.778ns (68.306%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT3=1 LUT5=1 LUTCY1=1)
  Clock Uncertainty:      0.804ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.613ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 3.166ns (routing 1.539ns, distribution 1.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y560        LUTCY2                       0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.000     0.000    <hidden>
    SLICE_X28Y560        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTF)
                                                      0.136     0.136 r  <hidden>
                         net (fo=2, routed)           0.009     0.145    <hidden>
    SLICE_X28Y560        LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     0.203 r  <hidden>
                         net (fo=1, routed)           0.203     0.406    <hidden>
    SLICE_X28Y559        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.087     0.493 r  <hidden>
                         net (fo=1, routed)           0.192     0.685    <hidden>
    SLICE_X28Y559        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.080     0.765 r  <hidden>
                         net (fo=1, routed)           0.374     1.139    <hidden>
    SLICE_X29Y559        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.166     6.986    <hidden>
    SLR Crossing[0->1]   
    SLICE_X29Y559        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP_OUTPUT58 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.085ns  (logic 1.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1)
  Clock Uncertainty:      0.804ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.613ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 3.009ns (routing 1.539ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X0Y263           DSP_PREADD_DATA58            0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.000     0.000    <hidden>
    DSP_X0Y263           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[0])
                                                      0.580     0.580 r  <hidden>
                         net (fo=1, routed)           0.000     0.580    <hidden>
    DSP_X0Y263           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[0]_V_DATA[0])
                                                      0.090     0.670 f  <hidden>
                         net (fo=1, routed)           0.000     0.670    <hidden>
    DSP_X0Y263           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[0]_Y[0])
                                                      0.072     0.742 r  <hidden>
                         net (fo=1, routed)           0.000     0.742    <hidden>
    DSP_X0Y263           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[0]_ALU_OUT[0])
                                                      0.343     1.085 r  <hidden>
                         net (fo=2, routed)           0.000     1.085    <hidden>
    DSP_X0Y263           DSP_OUTPUT58                                 r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.009     6.829    <hidden>
    SLR Crossing[0->1]   
    DSP_X0Y263           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     6.888 r  <hidden>
                         net (fo=6, routed)           0.000     6.888    <hidden>
    DSP_X0Y263           DSP_OUTPUT58                                 r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP_OUTPUT58 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.085ns  (logic 1.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1)
  Clock Uncertainty:      0.804ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.613ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 3.009ns (routing 1.539ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X0Y263           DSP_PREADD_DATA58            0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.000     0.000    <hidden>
    DSP_X0Y263           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[1]_V[10])
                                                      0.580     0.580 r  <hidden>
                         net (fo=1, routed)           0.000     0.580    <hidden>
    DSP_X0Y263           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[10]_V_DATA[10])
                                                      0.090     0.670 f  <hidden>
                         net (fo=1, routed)           0.000     0.670    <hidden>
    DSP_X0Y263           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[10]_Y[10])
                                                      0.072     0.742 r  <hidden>
                         net (fo=1, routed)           0.000     0.742    <hidden>
    DSP_X0Y263           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[10]_ALU_OUT[10])
                                                      0.343     1.085 r  <hidden>
                         net (fo=2, routed)           0.000     1.085    <hidden>
    DSP_X0Y263           DSP_OUTPUT58                                 r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.009     6.829    <hidden>
    SLR Crossing[0->1]   
    DSP_X0Y263           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     6.888 r  <hidden>
                         net (fo=6, routed)           0.000     6.888    <hidden>
    DSP_X0Y263           DSP_OUTPUT58                                 r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP_OUTPUT58 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.085ns  (logic 1.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1)
  Clock Uncertainty:      0.804ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.613ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 3.009ns (routing 1.539ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X0Y263           DSP_PREADD_DATA58            0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.000     0.000    <hidden>
    DSP_X0Y263           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[1]_V[11])
                                                      0.580     0.580 r  <hidden>
                         net (fo=1, routed)           0.000     0.580    <hidden>
    DSP_X0Y263           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[11]_V_DATA[11])
                                                      0.090     0.670 f  <hidden>
                         net (fo=1, routed)           0.000     0.670    <hidden>
    DSP_X0Y263           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[11]_Y[11])
                                                      0.072     0.742 r  <hidden>
                         net (fo=1, routed)           0.000     0.742    <hidden>
    DSP_X0Y263           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[11]_ALU_OUT[11])
                                                      0.343     1.085 r  <hidden>
                         net (fo=2, routed)           0.000     1.085    <hidden>
    DSP_X0Y263           DSP_OUTPUT58                                 r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.009     6.829    <hidden>
    SLR Crossing[0->1]   
    DSP_X0Y263           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     6.888 r  <hidden>
                         net (fo=6, routed)           0.000     6.888    <hidden>
    DSP_X0Y263           DSP_OUTPUT58                                 r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP_OUTPUT58 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.085ns  (logic 1.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1)
  Clock Uncertainty:      0.804ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.613ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 3.009ns (routing 1.539ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X0Y263           DSP_PREADD_DATA58            0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.000     0.000    <hidden>
    DSP_X0Y263           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[1]_V[12])
                                                      0.580     0.580 r  <hidden>
                         net (fo=1, routed)           0.000     0.580    <hidden>
    DSP_X0Y263           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[12]_V_DATA[12])
                                                      0.090     0.670 f  <hidden>
                         net (fo=1, routed)           0.000     0.670    <hidden>
    DSP_X0Y263           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[12]_Y[12])
                                                      0.072     0.742 r  <hidden>
                         net (fo=1, routed)           0.000     0.742    <hidden>
    DSP_X0Y263           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[12]_ALU_OUT[12])
                                                      0.343     1.085 r  <hidden>
                         net (fo=2, routed)           0.000     1.085    <hidden>
    DSP_X0Y263           DSP_OUTPUT58                                 r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.009     6.829    <hidden>
    SLR Crossing[0->1]   
    DSP_X0Y263           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     6.888 r  <hidden>
                         net (fo=6, routed)           0.000     6.888    <hidden>
    DSP_X0Y263           DSP_OUTPUT58                                 r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP_OUTPUT58 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.085ns  (logic 1.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1)
  Clock Uncertainty:      0.804ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.613ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 3.009ns (routing 1.539ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X0Y263           DSP_PREADD_DATA58            0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.000     0.000    <hidden>
    DSP_X0Y263           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[1]_V[13])
                                                      0.580     0.580 r  <hidden>
                         net (fo=1, routed)           0.000     0.580    <hidden>
    DSP_X0Y263           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[13]_V_DATA[13])
                                                      0.090     0.670 f  <hidden>
                         net (fo=1, routed)           0.000     0.670    <hidden>
    DSP_X0Y263           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[13]_Y[13])
                                                      0.072     0.742 r  <hidden>
                         net (fo=1, routed)           0.000     0.742    <hidden>
    DSP_X0Y263           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[13]_ALU_OUT[13])
                                                      0.343     1.085 r  <hidden>
                         net (fo=2, routed)           0.000     1.085    <hidden>
    DSP_X0Y263           DSP_OUTPUT58                                 r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.009     6.829    <hidden>
    SLR Crossing[0->1]   
    DSP_X0Y263           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     6.888 r  <hidden>
                         net (fo=6, routed)           0.000     6.888    <hidden>
    DSP_X0Y263           DSP_OUTPUT58                                 r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP_OUTPUT58 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.085ns  (logic 1.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1)
  Clock Uncertainty:      0.804ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.613ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 3.009ns (routing 1.539ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X0Y263           DSP_PREADD_DATA58            0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.000     0.000    <hidden>
    DSP_X0Y263           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[1]_V[14])
                                                      0.580     0.580 r  <hidden>
                         net (fo=1, routed)           0.000     0.580    <hidden>
    DSP_X0Y263           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[14]_V_DATA[14])
                                                      0.090     0.670 f  <hidden>
                         net (fo=1, routed)           0.000     0.670    <hidden>
    DSP_X0Y263           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[14]_Y[14])
                                                      0.072     0.742 r  <hidden>
                         net (fo=1, routed)           0.000     0.742    <hidden>
    DSP_X0Y263           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[14]_ALU_OUT[14])
                                                      0.343     1.085 r  <hidden>
                         net (fo=2, routed)           0.000     1.085    <hidden>
    DSP_X0Y263           DSP_OUTPUT58                                 r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.009     6.829    <hidden>
    SLR Crossing[0->1]   
    DSP_X0Y263           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     6.888 r  <hidden>
                         net (fo=6, routed)           0.000     6.888    <hidden>
    DSP_X0Y263           DSP_OUTPUT58                                 r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP_OUTPUT58 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.085ns  (logic 1.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1)
  Clock Uncertainty:      0.804ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.613ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 3.009ns (routing 1.539ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X0Y263           DSP_PREADD_DATA58            0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.000     0.000    <hidden>
    DSP_X0Y263           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[1]_V[15])
                                                      0.580     0.580 r  <hidden>
                         net (fo=1, routed)           0.000     0.580    <hidden>
    DSP_X0Y263           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[15]_V_DATA[15])
                                                      0.090     0.670 f  <hidden>
                         net (fo=1, routed)           0.000     0.670    <hidden>
    DSP_X0Y263           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[15]_Y[15])
                                                      0.072     0.742 r  <hidden>
                         net (fo=1, routed)           0.000     0.742    <hidden>
    DSP_X0Y263           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[15]_ALU_OUT[15])
                                                      0.343     1.085 r  <hidden>
                         net (fo=2, routed)           0.000     1.085    <hidden>
    DSP_X0Y263           DSP_OUTPUT58                                 r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.009     6.829    <hidden>
    SLR Crossing[0->1]   
    DSP_X0Y263           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     6.888 r  <hidden>
                         net (fo=6, routed)           0.000     6.888    <hidden>
    DSP_X0Y263           DSP_OUTPUT58                                 r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP_OUTPUT58 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.085ns  (logic 1.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1)
  Clock Uncertainty:      0.804ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.613ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 3.009ns (routing 1.539ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X0Y263           DSP_PREADD_DATA58            0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.000     0.000    <hidden>
    DSP_X0Y263           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[2]_V[16])
                                                      0.580     0.580 r  <hidden>
                         net (fo=1, routed)           0.000     0.580    <hidden>
    DSP_X0Y263           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[16]_V_DATA[16])
                                                      0.090     0.670 f  <hidden>
                         net (fo=1, routed)           0.000     0.670    <hidden>
    DSP_X0Y263           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[16]_Y[16])
                                                      0.072     0.742 r  <hidden>
                         net (fo=1, routed)           0.000     0.742    <hidden>
    DSP_X0Y263           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[16]_ALU_OUT[16])
                                                      0.343     1.085 r  <hidden>
                         net (fo=2, routed)           0.000     1.085    <hidden>
    DSP_X0Y263           DSP_OUTPUT58                                 r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.009     6.829    <hidden>
    SLR Crossing[0->1]   
    DSP_X0Y263           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     6.888 r  <hidden>
                         net (fo=6, routed)           0.000     6.888    <hidden>
    DSP_X0Y263           DSP_OUTPUT58                                 r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP_OUTPUT58 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.085ns  (logic 1.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1)
  Clock Uncertainty:      0.804ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.613ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 3.009ns (routing 1.539ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X0Y263           DSP_PREADD_DATA58            0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.000     0.000    <hidden>
    DSP_X0Y263           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[2]_V[17])
                                                      0.580     0.580 r  <hidden>
                         net (fo=1, routed)           0.000     0.580    <hidden>
    DSP_X0Y263           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[17]_V_DATA[17])
                                                      0.090     0.670 f  <hidden>
                         net (fo=1, routed)           0.000     0.670    <hidden>
    DSP_X0Y263           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[17]_Y[17])
                                                      0.072     0.742 r  <hidden>
                         net (fo=1, routed)           0.000     0.742    <hidden>
    DSP_X0Y263           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[17]_ALU_OUT[17])
                                                      0.343     1.085 r  <hidden>
                         net (fo=2, routed)           0.000     1.085    <hidden>
    DSP_X0Y263           DSP_OUTPUT58                                 r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        3.451     3.451    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     3.446 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.311     3.757    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     3.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       3.009     6.829    <hidden>
    SLR Crossing[0->1]   
    DSP_X0Y263           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     6.888 r  <hidden>
                         net (fo=6, routed)           0.000     6.888    <hidden>
    DSP_X0Y263           DSP_OUTPUT58                                 r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      0.804ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.613ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 2.587ns (routing 1.257ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y602       LUTCY2                       0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.000     0.000    <hidden>
    SLICE_X108Y602       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  <hidden>
                         net (fo=2, routed)           0.003     0.021    <hidden>
    SLICE_X108Y602       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  <hidden>
                         net (fo=1, routed)           0.021     0.070    <hidden>
    SLICE_X108Y602       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.587     5.767    <hidden>
    SLR Crossing[0->1]   
    SLICE_X108Y602       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.074ns  (logic 0.048ns (64.865%)  route 0.026ns (35.135%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      0.804ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.613ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 2.619ns (routing 1.256ns, distribution 1.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y521        LUTCY2                       0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.000     0.000    <hidden>
    SLICE_X51Y521        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTB)
                                                      0.018     0.018 r  <hidden>
                         net (fo=2, routed)           0.003     0.021    <hidden>
    SLICE_X51Y521        LUTCY1 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.030     0.051 r  <hidden>
                         net (fo=1, routed)           0.023     0.074    <hidden>
    SLICE_X51Y521        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.619     5.798    <hidden>
    SLR Crossing[0->1]   
    SLICE_X51Y521        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.074ns  (logic 0.048ns (64.865%)  route 0.026ns (35.135%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      0.804ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.613ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 2.592ns (routing 1.257ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y538        LUTCY2                       0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.000     0.000    <hidden>
    SLICE_X65Y538        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTB)
                                                      0.018     0.018 r  <hidden>
                         net (fo=2, routed)           0.003     0.021    <hidden>
    SLICE_X65Y538        LUTCY1 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.030     0.051 r  <hidden>
                         net (fo=1, routed)           0.023     0.074    <hidden>
    SLICE_X65Y538        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.592     5.771    <hidden>
    SLR Crossing[0->1]   
    SLICE_X65Y538        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.074ns  (logic 0.048ns (64.865%)  route 0.026ns (35.135%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      0.804ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.613ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 2.545ns (routing 1.257ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y571        LUTCY2                       0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.000     0.000    <hidden>
    SLICE_X77Y571        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTB)
                                                      0.018     0.018 r  <hidden>
                         net (fo=2, routed)           0.003     0.021    <hidden>
    SLICE_X77Y571        LUTCY1 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.030     0.051 r  <hidden>
                         net (fo=1, routed)           0.023     0.074    <hidden>
    SLICE_X77Y571        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.545     5.725    <hidden>
    SLR Crossing[0->1]   
    SLICE_X77Y571        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.074ns  (logic 0.048ns (64.865%)  route 0.026ns (35.135%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      0.804ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.613ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 2.553ns (routing 1.257ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y588        LUTCY2                       0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.000     0.000    <hidden>
    SLICE_X91Y588        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTB)
                                                      0.018     0.018 r  <hidden>
                         net (fo=2, routed)           0.003     0.021    <hidden>
    SLICE_X91Y588        LUTCY1 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.030     0.051 r  <hidden>
                         net (fo=1, routed)           0.023     0.074    <hidden>
    SLICE_X91Y588        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.553     5.733    <hidden>
    SLR Crossing[0->1]   
    SLICE_X91Y588        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.074ns  (logic 0.048ns (64.865%)  route 0.026ns (35.135%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      0.804ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.613ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 2.567ns (routing 1.257ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y604        LUTCY2                       0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.000     0.000    <hidden>
    SLICE_X99Y604        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTB)
                                                      0.018     0.018 r  <hidden>
                         net (fo=2, routed)           0.003     0.021    <hidden>
    SLICE_X99Y604        LUTCY1 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.030     0.051 r  <hidden>
                         net (fo=1, routed)           0.023     0.074    <hidden>
    SLICE_X99Y604        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.567     5.747    <hidden>
    SLR Crossing[0->1]   
    SLICE_X99Y604        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.074ns  (logic 0.048ns (64.865%)  route 0.026ns (35.135%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      0.804ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.613ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 2.588ns (routing 1.256ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y566        LUTCY2                       0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.000     0.000    <hidden>
    SLICE_X31Y566        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTB)
                                                      0.018     0.018 r  <hidden>
                         net (fo=2, routed)           0.003     0.021    <hidden>
    SLICE_X31Y566        LUTCY1 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.030     0.051 r  <hidden>
                         net (fo=1, routed)           0.023     0.074    <hidden>
    SLICE_X31Y566        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.588     5.768    <hidden>
    SLR Crossing[0->1]   
    SLICE_X31Y566        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.074ns  (logic 0.048ns (64.865%)  route 0.026ns (35.135%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      0.804ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.613ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 2.604ns (routing 1.256ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y595        LUTCY2                       0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.000     0.000    <hidden>
    SLICE_X31Y595        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTB)
                                                      0.018     0.018 r  <hidden>
                         net (fo=2, routed)           0.003     0.021    <hidden>
    SLICE_X31Y595        LUTCY1 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.030     0.051 r  <hidden>
                         net (fo=1, routed)           0.023     0.074    <hidden>
    SLICE_X31Y595        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.604     5.783    <hidden>
    SLR Crossing[0->1]   
    SLICE_X31Y595        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP_OUTPUT58 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.086ns  (logic 0.086ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALUADD=1)
  Clock Uncertainty:      0.804ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.613ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 2.502ns (routing 1.257ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X0Y263           DSP_ALUREG                   0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.000     0.000    <hidden>
    DSP_X0Y263           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_ALUMODE_DATA[3]_ALU_OUT[0])
                                                      0.086     0.086 r  <hidden>
                         net (fo=2, routed)           0.000     0.086    <hidden>
    DSP_X0Y263           DSP_OUTPUT58                                 r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.502     5.682    <hidden>
    SLR Crossing[0->1]   
    DSP_X0Y263           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.053     5.735 r  <hidden>
                         net (fo=6, routed)           0.000     5.735    <hidden>
    DSP_X0Y263           DSP_OUTPUT58                                 r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP_OUTPUT58 clocked by clkout1_primitive  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.086ns  (logic 0.086ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALUADD=1)
  Clock Uncertainty:      0.804ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.613ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 2.502ns (routing 1.257ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X0Y263           DSP_ALUREG                   0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.000     0.000    <hidden>
    DSP_X0Y263           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_ALUMODE_DATA[3]_ALU_OUT[10])
                                                      0.086     0.086 r  <hidden>
                         net (fo=2, routed)           0.000     0.086    <hidden>
    DSP_X0Y263           DSP_OUTPUT58                                 r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X1Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8180, routed)        2.826     2.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X6Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.855 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.263     3.118    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X6Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     3.179 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=44851, routed)       2.502     5.682    <hidden>
    SLR Crossing[0->1]   
    DSP_X0Y263           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.053     5.735 r  <hidden>
                         net (fo=6, routed)           0.000     5.735    <hidden>
    DSP_X0Y263           DSP_OUTPUT58                                 r  <hidden>





