onerror {resume}
quietly WaveActivateNextPane {} 0

add log -r /*

add wave /aegean_testbench/clk
add wave /aegean_testbench/reset

add wave /aegean_testbench/top/cmp/ocp_core_ms(0)
add wave /aegean_testbench/top/cmp/ocp_core_ss(0)

add wave -hexadecimal /aegean_testbench/top/cmp/ocp_io_ms(0)
add wave -hexadecimal /aegean_testbench/top/cmp/ocp_io_ss(0)
add wave -hexadecimal /aegean_testbench/top/cmp/spm_ms(0)
add wave -hexadecimal /aegean_testbench/top/cmp/spm_ss(0)

add wave -hexadecimal aegean_testbench/aegean/pat0/fetch/pcReg

add wave /aegean_testbench/top/cmp/noc/pat0_patmos/na/ocp_cmd_write
add wave /aegean_testbench/top/cmp/noc/pat0_patmos/na/response_ld_control
add wave /aegean_testbench/top/cmp/noc/pat0_patmos/na/ocp_write_control
add wave /aegean_testbench/top/cmp/noc/pat0_patmos/na/resp_ld

add wave /aegean_testbench/top/cmp/spms(0)/spm/wr_h
add wave /aegean_testbench/top/cmp/spms(0)/spm/wr_l
add wave /aegean_testbench/top/cmp/spms(0)/spm/select_high
add wave /aegean_testbench/top/cmp/spms(0)/spm/select_low

add wave -hexadecimal /aegean_testbench/top/cmp/spms(0)/spm/spm_h_0/mem
add wave -hexadecimal /aegean_testbench/top/cmp/spms(0)/spm/spm_l_0/mem

add wave -hexadecimal /aegean_testbench/top/cmp/spms(1)/spm/spm_h_0/mem
add wave -hexadecimal /aegean_testbench/top/cmp/spms(1)/spm/spm_l_0/mem

add wave -hexadecimal /aegean_testbench/pat0_uart_tx_reg
add wave -hexadecimal /aegean_testbench/pat0_uart_tx_status_reg
add wave -hexadecimal /aegean_testbench/top/cmp/pat0/iocomp/Uart/tx_reg
add wave -hexadecimal /aegean_testbench/top/cmp/pat0/iocomp/Uart/tx_baud_tick
add wave -hexadecimal /aegean_testbench/top/cmp/pat0/iocomp/Uart/tx_state
add wave -hexadecimal /aegean_testbench/top/cmp/pat0/iocomp/Uart/tx_buff
add wave -hexadecimal /aegean_testbench/top/cmp/pat0/iocomp/Uart/io_ocp_M_Cmd
add wave -hexadecimal /aegean_testbench/top/cmp/pat0/iocomp/Uart/io_ocp_M_Addr
add wave -hexadecimal /aegean_testbench/top/cmp/pat0/iocomp/Uart/io_ocp_M_Data
add wave -hexadecimal /aegean_testbench/top/cmp/pat0/iocomp/Uart/uartS_Data



add wave -position insertpoint  \
sim:/aegean_testbench/top/cmp/cdc_burst/input \
sim:/aegean_testbench/top/cmp/cdc_burst/output \
sim:/aegean_testbench/top/cmp/cdc_burst/async_A \
sim:/aegean_testbench/top/cmp/cdc_burst/async_B


TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {509818 ps} 0}
configure wave -namecolwidth 380
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {169397 ps} {579393 ps}
