 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -max_paths 1
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Thu Nov 19 19:10:54 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss_1p08v_125c   Library: scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm
Wire Load Model Mode: top

  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 r
  ADS1292_DRDY (in)                                       0.00       1.10 r
  pad27/PAD (pvhbcudtbrt)                                 0.00       1.10 r
  pad27/Y (pvhbcudtbrt)                                   0.43       1.53 r
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       1.53 r
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       1.53 r
  khu_sensor_top/ads1292_controller/U307/A (NOR2X1MTR)
                                                          0.00       1.53 r
  khu_sensor_top/ads1292_controller/U307/Y (NOR2X1MTR)
                                                          0.05       1.58 f
  khu_sensor_top/ads1292_controller/U301/A0 (AOI211X1MTR)
                                                          0.00       1.58 f
  khu_sensor_top/ads1292_controller/U301/Y (AOI211X1MTR)
                                                          0.12       1.70 r
  khu_sensor_top/ads1292_controller/U297/C (NAND4BX1MTR)
                                                          0.00       1.70 r
  khu_sensor_top/ads1292_controller/U297/Y (NAND4BX1MTR)
                                                          0.13       1.83 f
  khu_sensor_top/ads1292_controller/U13/B1 (AO2B2X1MTR)
                                                          0.00       1.83 f
  khu_sensor_top/ads1292_controller/U13/Y (AO2B2X1MTR)
                                                          0.25       2.08 f
  khu_sensor_top/ads1292_controller/r_pstate_reg[1]/D (DFFRQX1MTR)
                                                          0.00       2.08 f
  data arrival time                                                  2.08

  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  clock uncertainty                                      -0.38       5.77
  khu_sensor_top/ads1292_controller/r_pstate_reg[1]/CK (DFFRQX1MTR)
                                                          0.00       5.77 r
  library setup time                                      0.01       5.78
  data required time                                                 5.78
  --------------------------------------------------------------------------
  data required time                                                 5.78
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        3.70


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_MOSI
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg/Q (DFFRQX1MTR)
                                                          0.45       1.20 f
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI (spi_master)
                                                          0.00       1.20 f
  khu_sensor_top/ads1292_controller/o_SPI_MOSI (ads1292_controller)
                                                          0.00       1.20 f
  khu_sensor_top/ADS1292_MOSI (khu_sensor_top)            0.00       1.20 f
  pad25/A (pvhbcudtbrt)                                   0.00       1.20 f
  pad25/PAD (pvhbcudtbrt)                                 2.09       3.29 f
  ADS1292_MOSI (out)                                      0.00       3.29 f
  data arrival time                                                  3.29

  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  clock uncertainty                                      -0.38       5.77
  output external delay                                  -0.50       5.27
  data required time                                                 5.27
  --------------------------------------------------------------------------
  data required time                                                 5.27
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_A_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[0]/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[0]/Q (DFFRQX1MTR)
                                                          0.92       1.67 f
  khu_sensor_top/ads1292_filter/iir_notch/U1213/A (INVX1MTR)
                                                          0.00       1.67 f
  khu_sensor_top/ads1292_filter/iir_notch/U1213/Y (INVX1MTR)
                                                          0.22       1.89 r
  khu_sensor_top/ads1292_filter/iir_notch/U1212/A (NAND2X1MTR)
                                                          0.00       1.89 r
  khu_sensor_top/ads1292_filter/iir_notch/U1212/Y (NAND2X1MTR)
                                                          0.52       2.41 f
  khu_sensor_top/ads1292_filter/iir_notch/U1211/B (NOR2X1MTR)
                                                          0.00       2.41 f
  khu_sensor_top/ads1292_filter/iir_notch/U1211/Y (NOR2X1MTR)
                                                          0.31       2.73 r
  khu_sensor_top/ads1292_filter/iir_notch/U1146/B (NAND2X1MTR)
                                                          0.00       2.73 r
  khu_sensor_top/ads1292_filter/iir_notch/U1146/Y (NAND2X1MTR)
                                                          0.14       2.87 f
  khu_sensor_top/ads1292_filter/iir_notch/U1167/A1 (OAI21X1MTR)
                                                          0.00       2.87 f
  khu_sensor_top/ads1292_filter/iir_notch/U1167/Y (OAI21X1MTR)
                                                          0.18       3.05 r
  khu_sensor_top/ads1292_filter/iir_notch/U1166/B0 (AOI21X1MTR)
                                                          0.00       3.05 r
  khu_sensor_top/ads1292_filter/iir_notch/U1166/Y (AOI21X1MTR)
                                                          0.12       3.18 f
  khu_sensor_top/ads1292_filter/iir_notch/U1165/B (NOR2X1MTR)
                                                          0.00       3.18 f
  khu_sensor_top/ads1292_filter/iir_notch/U1165/Y (NOR2X1MTR)
                                                          0.78       3.96 r
  khu_sensor_top/ads1292_filter/iir_notch/U1164/A (INVX1MTR)
                                                          0.00       3.96 r
  khu_sensor_top/ads1292_filter/iir_notch/U1164/Y (INVX1MTR)
                                                          0.63       4.58 f
  khu_sensor_top/ads1292_filter/iir_notch/U409/A0 (OAI21X1MTR)
                                                          0.00       4.58 f
  khu_sensor_top/ads1292_filter/iir_notch/U409/Y (OAI21X1MTR)
                                                          0.17       4.76 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_A_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       4.76 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_A_reg/latch/E (TLATNTSCAX2MTR)
                                                          0.00       4.76 r
  data arrival time                                                  4.76

  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  clock uncertainty                                      -0.38       5.77
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_A_reg/latch/CK (TLATNTSCAX2MTR)
                                                          0.00       5.77 r
  clock gating setup time                                -0.30       5.47
  data required time                                                 5.47
  --------------------------------------------------------------------------
  data required time                                                 5.47
  data arrival time                                                 -4.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (DFFRQX1MTR)
                                                          0.00       6.15 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (DFFRQX1MTR)
                                                          0.43       6.58 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00       6.58 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00       6.58 f
  khu_sensor_top/sensor_core/U577/B1 (AOI22X1MTR)         0.00       6.58 f
  khu_sensor_top/sensor_core/U577/Y (AOI22X1MTR)          0.14       6.72 r
  khu_sensor_top/sensor_core/U551/A1 (AOI32X1MTR)         0.00       6.72 r
  khu_sensor_top/sensor_core/U551/Y (AOI32X1MTR)          0.17       6.89 f
  khu_sensor_top/sensor_core/U550/D (NOR4X1MTR)           0.00       6.89 f
  khu_sensor_top/sensor_core/U550/Y (NOR4X1MTR)           0.20       7.09 r
  khu_sensor_top/sensor_core/U540/B0 (OAI211X1MTR)        0.00       7.09 r
  khu_sensor_top/sensor_core/U540/Y (OAI211X1MTR)         0.13       7.21 f
  khu_sensor_top/sensor_core/U43/B1 (AO2B2X1MTR)          0.00       7.21 f
  khu_sensor_top/sensor_core/U43/Y (AO2B2X1MTR)           0.25       7.46 f
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]/D (DFFRQX1MTR)
                                                          0.00       7.46 f
  data arrival time                                                  7.46

  clock clk_half (rise edge)                             10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  clock uncertainty                                      -0.76      10.79
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]/CK (DFFRQX1MTR)
                                                          0.00      10.79 r
  library setup time                                      0.01      10.80
  data required time                                                10.80
  --------------------------------------------------------------------------
  data required time                                                10.80
  data arrival time                                                 -7.46
  --------------------------------------------------------------------------
  slack (MET)                                                        3.34


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_BUSY_reg/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_8)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_BUSY_reg/CK (DFFRQX1MTR)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
