Loading initial RAM contents
waitreq = x
waitreq = x
waitreq = x
waitreq = x
waitreq = 0
!!REGISTER RESET
waitreq = 0
waitreq = 1
---FETCH---
Fetching instruction at bfc00000. Branch status is:0
addr is 3217031168
temp addr is 1024,       1025,       1026,       1027
memory is 03, 00, f0, 0b
---FETCH---
Fetching instruction at bfc00000. Branch status is:0
waitreq = 0
waitreq = 0
---DECODE---
Read:0Write:0
Fetched instruction is 0bf00003. Accessing registers 31, 16
---EXEC---
ALU operation15
Reg 31 = 00000000. Reg 16 = 00000000
waitreq = 0
waitreq = 0
---MEMORY---
AluOut:         0
regB data:         0
---WRITEBACK---
waitreq = 0
waitreq = 0
addr is 3217031172
temp addr is 1028,       1029,       1030,       1031
memory is 01, 00, 42, 24
---FETCH---
Fetching instruction at bfc00004. Branch status is:2
---DECODE---
Read:0Write:0
Fetched instruction is 24420001. Accessing registers  2,  2
waitreq = 0
waitreq = 0
---EXEC---
ALU operation 4
Reg  2 = 00000000. Reg  2 = 00000000
---MEMORY---
AluOut:         1
regB data:         0
waitreq = 0
waitreq = 0
---WRITEBACK---
!! REG  2 is being written with data 00000001
---FETCH---
Fetching instruction at bfc0000c. Branch status is:0
waitreq = 1
addr is 3217031180
temp addr is 1036,       1037,       1038,       1039
memory is 08, 00, 00, 00
waitreq = 0
---FETCH---
Fetching instruction at bfc0000c. Branch status is:0
---DECODE---
Read:0Write:0
Fetched instruction is 00000008. Accessing registers  0,  0
waitreq = 0
waitreq = 0
---EXEC---
ALU operation15
Reg  0 = 00000000. Reg  0 = 00000000
---MEMORY---
AluOut:         2
regB data:         0
waitreq = 0
waitreq = 0
---WRITEBACK---
---FETCH---
Fetching instruction at bfc00010. Branch status is:2
waitreq = 0
addr is 3217031184
temp addr is 1040,       1041,       1042,       1043
memory is 00, 00, 00, 00
waitreq = 0
---DECODE---
Read:0Write:0
Fetched instruction is 00000000. Accessing registers  0,  0
---EXEC---
ALU operation 8
Reg  0 = 00000000. Reg  0 = 00000000
waitreq = 0
waitreq = 0
---MEMORY---
AluOut:         0
regB data:         0
---WRITEBACK---
waitreq = 0
waitreq = 1
---FETCH---
Fetching instruction at 00000000. Branch status is:0
waitreq = 0
register_v0=00000001
active=0
test/mips_cpu_bus_tb.v:82: $finish called at 640 (1s)
