// Seed: 3086441706
module module_0 (
    output wand id_0,
    output tri  id_1
);
  assign id_0 = 1;
  logic id_3;
  ;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_1 (
    input supply0 id_0,
    inout logic id_1,
    output tri id_2
);
  parameter id_4 = 1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
  always @(*) if (1) id_1 <= id_0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [-1 'b0 ~^  1 : 1] id_4;
  ;
endmodule
