\hypertarget{sd__platform_8h}{}\section{Inc/sd\+\_\+platform.h File Reference}
\label{sd__platform_8h}\index{Inc/sd\+\_\+platform.\+h@{Inc/sd\+\_\+platform.\+h}}


Platform Controller Functions.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_d___platform___defines_gaf42bf8bfc63a6cca851012eeb8e25b52}{C\+O\+N\+S\+\_\+\+U\+A\+R\+T\+\_\+\+R\+X\+\_\+\+B\+U\+F\+F\+\_\+\+S\+I\+ZE}}~128
\item 
\#define \mbox{\hyperlink{group___s_d___antenna___select_gad34710c5325cf565b89f2ce2f6fde3ae}{W\+L18xx\+\_\+\+A\+N\+T\+E\+N\+N\+A\+\_\+\+S\+MA}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___s_d___antenna___select_ga1de725e07aecec98314b752abb71e644}{W\+L18xx\+\_\+\+A\+N\+T\+E\+N\+N\+A\+\_\+\+C\+H\+IP}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___s_d___d_f_u___defines_ga21b3d67021ba56888c69720267842d0b}{B\+O\+O\+T\+\_\+\+S\+T\+A\+C\+K\+\_\+\+A\+D\+DR}}~0x200014\+A8
\item 
\#define \mbox{\hyperlink{group___s_d___d_f_u___defines_ga15f619642ddd540adedf01b2c32eb950}{S\+Y\+S\+\_\+\+M\+E\+M\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+DR}}~0x1\+F\+F\+F\+C800
\item 
\#define \mbox{\hyperlink{group___s_d___platform___defines_ga4140f88e45c8ac3d94ec6ebd12950b27}{I\+S\+\_\+\+W\+L18xx\+\_\+\+A\+N\+T\+E\+N\+N\+A\+\_\+\+M\+O\+DE}}(\+\_\+\+\_\+\+M\+O\+D\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check that the antenna selection is valid. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d___platform___defines_ga7b2c7e2a005cad6b7572974e6a8fd4f8}{T\+O\+G\+G\+L\+E\+\_\+\+B\+IT}}(\+\_\+\+\_\+\+R\+E\+G\+\_\+\+\_\+,  \+\_\+\+\_\+\+B\+I\+T\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Toggle a single bit within a register. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___s_d___u_a_r_t___u_s_b___bridge___types_ga7e4773a8cce69fafe541cad55985f146}{sd\+\_\+uart\+\_\+usb\+\_\+err}} \{ \mbox{\hyperlink{group___s_d___u_a_r_t___u_s_b___bridge___types_gga7e4773a8cce69fafe541cad55985f146a5f1ee74f25f6a6f1aa6b771dc91abe11}{S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+U\+S\+B\+\_\+\+S\+U\+C\+C\+E\+SS}}, 
\mbox{\hyperlink{group___s_d___u_a_r_t___u_s_b___bridge___types_gga7e4773a8cce69fafe541cad55985f146a5180e03b0462c07dd08871357b0030e5}{S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+U\+S\+B\+\_\+\+E\+R\+R\+OR}}
 \}
\begin{DoxyCompactList}\small\item\em U\+A\+RT to U\+SB bridge error enumeration. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___s_d___platform_ga06667de95c86bfcdef8bcc8ab13cb2d4}{sd\+\_\+zynq\+\_\+boot}} \{ \mbox{\hyperlink{group___s_d___platform_gga06667de95c86bfcdef8bcc8ab13cb2d4aa0c510b780474f1292f04a8b7b987a76}{S\+D\+\_\+\+Z\+Y\+N\+Q\+\_\+\+B\+O\+O\+T\+\_\+\+J\+T\+AG}} = 0x00, 
\mbox{\hyperlink{group___s_d___platform_gga06667de95c86bfcdef8bcc8ab13cb2d4ad270040d99cf171dc127ebca46e82c54}{S\+D\+\_\+\+Z\+Y\+N\+Q\+\_\+\+B\+O\+O\+T\+\_\+\+N\+A\+ND}} = 0x01, 
\mbox{\hyperlink{group___s_d___platform_gga06667de95c86bfcdef8bcc8ab13cb2d4a85166851f8dac48bd3b4261debe97472}{S\+D\+\_\+\+Z\+Y\+N\+Q\+\_\+\+B\+O\+O\+T\+\_\+\+Q\+S\+PI}} = 0x02, 
\mbox{\hyperlink{group___s_d___platform_gga06667de95c86bfcdef8bcc8ab13cb2d4af1351df506cd9586ffcd35813fa3f5f9}{S\+D\+\_\+\+Z\+Y\+N\+Q\+\_\+\+B\+O\+O\+T\+\_\+\+SD}} = 0x03
 \}
\begin{DoxyCompactList}\small\item\em Zynq boot pin enumeration. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___s_d___platform_ga0cfdf02c4e2dcebe57216fb62c79d464}{sd\+\_\+boot\+\_\+button}} \{ \mbox{\hyperlink{group___s_d___platform_gga0cfdf02c4e2dcebe57216fb62c79d464acf258a74260a98b634ec614263a43f12}{S\+D\+\_\+\+B\+O\+O\+T\+\_\+\+D\+FU}} = 0x00, 
\mbox{\hyperlink{group___s_d___platform_gga0cfdf02c4e2dcebe57216fb62c79d464ad894ca3fbbd2ec66227b60650567bddb}{S\+D\+\_\+\+B\+O\+O\+T\+\_\+\+Q\+S\+PI}} = 0x01, 
\mbox{\hyperlink{group___s_d___platform_gga0cfdf02c4e2dcebe57216fb62c79d464af990e7ab412748b5978df97d0d1b0518}{S\+D\+\_\+\+B\+O\+O\+T\+\_\+\+J\+T\+AG}} = 0x02, 
\mbox{\hyperlink{group___s_d___platform_gga0cfdf02c4e2dcebe57216fb62c79d464a8302e6d19404f342f1a92dd12d32dc85}{S\+D\+\_\+\+B\+O\+O\+T\+\_\+\+D\+E\+F\+A\+U\+LT}} = 0x03
 \}
\begin{DoxyCompactList}\small\item\em Boot button press state. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___s_d___platform___function___declarations_ga3d09a16b4b68ce526bd3eddba77b655c}{sd\+\_\+wl18xx\+\_\+ant\+\_\+config}} (uint8\+\_\+t ant)
\begin{DoxyCompactList}\small\item\em W\+L18xx Antenna Configuration Outputs antenna select pins for the wireless module. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_d___platform___function___declarations_gaf9291353913fb90687c915313dea1a0c}{sd\+\_\+zynq\+\_\+clk\+\_\+enable}} (uint8\+\_\+t en)
\begin{DoxyCompactList}\small\item\em Zynq Clock Enable Enables the main clock source for the Zynq A\+PU. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_d___platform___function___declarations_ga028c8d70d36b43a468aafb78c7442eef}{sd\+\_\+zynq\+\_\+jtag\+\_\+enable}} (uint8\+\_\+t en)
\begin{DoxyCompactList}\small\item\em Zynq J\+T\+AG Enable Enables the J\+T\+AG interface for programming the PS or PL. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_d___platform___function___declarations_ga3a5f60d707cd2405cf9f9a36c69de97d}{sd\+\_\+wl\+\_\+clk\+\_\+enable}} (uint8\+\_\+t en)
\begin{DoxyCompactList}\small\item\em Wireless Clock Enable Enable the wireless module 32k\+Hz clock source. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_d___platform___function___declarations_ga5901d51fd6320b6f45c3de9e910ef765}{sd\+\_\+bt\+\_\+enable}} (uint8\+\_\+t en)
\begin{DoxyCompactList}\small\item\em Bluetooth Enable Enable the Bluetooth interface on the wireless module. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_d___platform___function___declarations_ga759f86160fc8d270309fc2a74e4139e3}{sd\+\_\+zynq\+\_\+boot\+\_\+config}} (enum \mbox{\hyperlink{group___s_d___platform_ga06667de95c86bfcdef8bcc8ab13cb2d4}{sd\+\_\+zynq\+\_\+boot}} boot)
\begin{DoxyCompactList}\small\item\em Zynq Boot Config Outputs boot select pins to zynq for desired boot media source. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___s_d___platform_ga06667de95c86bfcdef8bcc8ab13cb2d4}{sd\+\_\+zynq\+\_\+boot}} \mbox{\hyperlink{group___s_d___platform___function___declarations_ga28381c9d642f66d9a6968ff7406a63d4}{sd\+\_\+boot\+\_\+select}} (void)
\begin{DoxyCompactList}\small\item\em Boot selection. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___s_d___u_a_r_t___u_s_b___bridge___types_ga7e4773a8cce69fafe541cad55985f146}{sd\+\_\+uart\+\_\+usb\+\_\+err}} \mbox{\hyperlink{group___s_d___platform___function___declarations_gaa03f4625c66a0fe3be62a6aead8ac2ba}{sd\+\_\+uart\+\_\+usb\+\_\+bridge\+\_\+init}} (void)
\begin{DoxyCompactList}\small\item\em U\+A\+RT to U\+SB Bridge Initialization Initialize U\+A\+RT device structure, U\+A\+RT to U\+SB bridge buffer and set the U\+A\+RT device to use the (previously initialized) U\+A\+RT peripheral and newly initialized buffer. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___s_d___u_a_r_t___u_s_b___bridge___types_ga7e4773a8cce69fafe541cad55985f146}{sd\+\_\+uart\+\_\+usb\+\_\+err}} \mbox{\hyperlink{group___s_d___platform___function___declarations_ga7277fee3051720471dd68980c4928cbc}{sd\+\_\+uart\+\_\+usb\+\_\+transmit}} (struct \mbox{\hyperlink{structsd__uart__dev}{sd\+\_\+uart\+\_\+dev}} $\ast$dev)
\begin{DoxyCompactList}\small\item\em U\+A\+RT to U\+SB Bridge Transmission Transmit the buffer that has been recieved on the bridged U\+A\+RT over U\+SB communications device. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_d___platform___function___declarations_ga405f1d2a69e1cf1f3d1ddbcbc3063651}{sd\+\_\+dfu\+\_\+start}} (void)
\begin{DoxyCompactList}\small\item\em Enter Device Firmware Upgrade Mode Prepare device to enter system memory by disabling peripheral clocks, disable P\+LL, clear pending interrupts and disable interrupts. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_d___platform___function___declarations_gac30b9aa0032a9a8598735242c7cfa5bc}{sd\+\_\+zynq\+\_\+enable}} (void)
\begin{DoxyCompactList}\small\item\em Enable Zynq Power Enable the Zynq power rails by setting the enable pin high. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_d___platform___function___declarations_gaaaa432cbbf3382d321107a38a56b9bef}{sd\+\_\+zynq\+\_\+disable}} (void)
\begin{DoxyCompactList}\small\item\em Disable Zynq Power Disable the Zynq power rails by setting the enable pin low. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Platform Controller Functions. 

\begin{DoxyAuthor}{Author}
R. Bush  \href{mailto:bush@krtkl.com}{\tt bush@krtkl.\+com} 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
v1.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
2016 March 28 
\end{DoxyDate}
\begin{DoxyCopyright}{Copyright}
Free\+B\+SD
\end{DoxyCopyright}
Copyright (c) 2016, krtkl inc. All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:


\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT O\+W\+N\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE.

The views and conclusions contained in the software and documentation are those of the authors and should not be interpreted as representing official policies, either expressed or implied, of the Free\+B\+SD Project. 