"""ARTIQ kernel interface to the entangler core.

NOTE: requires ARTIQ >= 5, for the
:func:`artiq.coredevice.rtio.rtio_input_timestamped_data` RUST syscall.
"""
import enum

import numpy as np
from artiq.coredevice.rtio import rtio_input_data
from artiq.coredevice.rtio import rtio_input_timestamped_data
from artiq.coredevice.rtio import rtio_output
from artiq.language.core import delay_mu
from artiq.language.core import kernel
from artiq.language.types import TInt32
from artiq.language.types import TList
from dynaconf import settings


# TODO: remove these
class TimingChannels(enum.IntEnum):
    """Timing flags/addresses for the Input/Output channels in an :class:`Entangler`."""

    # TODO: generate based on settings.NUM_INPUT_SIGNALS & settings.NUM_OUTPUT_CHANNELS
    sequencer_422sigma = 0b1000 + 0
    sequencer_1092 = 0b1000 + 1
    sequencer_422ps_trigger = 0b1000 + 2
    sequencer_aux = 0b1000 + 3
    gate_apd0 = 0b1000 + 4
    gate_apd1 = 0b1000 + 5
    gate_apd2 = 0b1000 + 6
    gate_apd3 = 0b1000 + 7


# Read only
ADDR_R_STATUS = 0b10000
ADDR_R_NCYCLES = 0b10000 + 1
ADDR_R_TIMEREMAINING = 0b10000 + 2
ADDR_R_NTRIGGERS = 0b10000 + 3
timestamp_apd0 = 0b11000 + 0
timestamp_apd1 = 0b11000 + 1
timestamp_apd2 = 0b11000 + 2
timestamp_apd3 = 0b11000 + 3
timestamp_422ps = 0b11000 + 4


class Entangler:
    """Sequences remote entanglement experiments between a master and a slave."""

    kernel_invariants = {
        "core",
        "channel",
        "is_master",
        "ref_period_mu",
        "_SEQUENCER_TIME_MASK",
        "_ADDRESS_WRITE",
        "_NUM_ALLOWED_HERALDS",
        "_HERALD_LENGTH_MASK",
        "_PATTERN_WIDTH",
    }

    def __init__(self, dmgr, channel, is_master=True, core_device="core"):
        """Fast sequencer for generating remote entanglement.

        Args:
            dmgr (artiq.DeviceManager): ARTIQ device manager
            channel (int): RTIO channel number
            is_master (bool, optional): Is this Kasli the sequencer master or the
                slave. Defaults to True.
            core_device (str, optional): Core device name. Defaults to "core".
        """
        self.core = dmgr.get(core_device)
        self.channel = channel
        self.is_master = is_master
        self.ref_period_mu = self.core.seconds_to_mu(self.core.coarse_ref_period)
        self._SEQUENCER_TIME_MASK = (1 << settings.FULL_COUNTER_WIDTH) - 1
        self._ADDRESS_WRITE = settings.ADDRESS_WRITE
        self._NUM_ALLOWED_HERALDS = settings.NUM_PATTERNS_ALLOWED
        self._HERALD_LENGTH_MASK = (1 << settings.NUM_PATTERNS_ALLOWED) - 1
        self._PATTERN_WIDTH = settings.NUM_INPUT_SIGNALS

    @kernel
    def init(self):
        """Initialize the ``Entangler`` core gateware settings."""
        self.set_config()  # Write is_master

    @kernel
    def write(self, addr, value):
        """Write parameter.

        This method advances the timeline by one coarse RTIO cycle.

        Args:
            addr: parameter memory address.
            value: Data to be written.
        """
        rtio_output((self.channel << 8) | addr, value)
        delay_mu(self.ref_period_mu)

    @kernel
    def read(self, addr):
        """Read parameter.

        This method does not advance the timeline but consumes all slack.

        Args:
            addr: Memory location address.

        Returns:
            Value of the ``Entangler`` setting (register) that you are querying.

        """
        rtio_output((self.channel << 8) | addr, 0)
        return rtio_input_data(self.channel)

    @kernel
    def set_config(self, enable=False, standalone=False):
        """Configure the core gateware.

        Args:
            enable: allow core to drive outputs (otherwise they are connected to
                normal TTLOut phys). Do not enable if the cycle length and timing
                parameters are not set.
            standalone: don't attempt synchronization with partner, just run when
                ready. Used for testing and single-trap mode.
        """
        data = 0
        if enable:
            data |= 1
        if self.is_master:
            data |= 1 << 1
        if standalone:
            data |= 1 << 2
        self.write(self._ADDRESS_WRITE.CONFIG, data)

    @kernel
    def set_timing_mu(self, channel: TInt32, t_start_mu: TInt32, t_stop_mu: TInt32):
        """Set the output channel timing and relative gate times.

        Times are in machine units.
        For output channels the timing resolution is the coarse clock (8ns), and
        the times are relative to the start of the entanglement cycle.
        For gate channels the time is relative to the reference pulse (422
        pulse input) and has fine timing resolution (1ns).

        The start / stop times can be between 0 and the cycle length.
        (i.e for a cycle length of 100*8ns, stop can be at most 100*8ns)
        If the stop time is after the cycle length, the pulse stops at the cycle
        length. If the stop is before the start, the pulse stops at the cycle
        length. If the start is after the cycle length there is no pulse.
        """
        if channel < TimingChannels.gate_apd0:
            t_start_mu = t_start_mu >> 3
            t_stop_mu = t_stop_mu >> 3

        t_start_mu += 1
        t_stop_mu += 1

        # Truncate to settings.FULL_COUNTER_WIDTH.
        t_start_mu &= self._SEQUENCER_TIME_MASK
        t_stop_mu &= self._SEQUENCER_TIME_MASK
        self.write(channel, (t_stop_mu << 16) | t_start_mu)

    @kernel
    def set_timing(self, channel, t_start, t_stop):
        """Set the output channel timing and relative gate times.

        Times are in seconds. See set_timing_mu() for details.
        """
        t_start_mu = np.int32(self.core.seconds_to_mu(t_start))
        t_stop_mu = np.int32(self.core.seconds_to_mu(t_stop))
        self.set_timing_mu(channel, t_start_mu, t_stop_mu)

    @kernel
    def set_cycle_length_mu(self, t_cycle_mu: TInt32):
        """Set the entanglement cycle length.

        If the herald module does not signal success by this time the loop
        repeats. Resolution is coarse_ref_period.
        """
        t_cycle_mu = t_cycle_mu >> 3
        self.write(self._ADDRESS_WRITE.TCYCLE, t_cycle_mu)

    @kernel
    def set_cycle_length(self, t_cycle):
        """Set the entanglement cycle length.

        Times are in seconds.
        """
        t_cycle_mu = np.int32(self.core.seconds_to_mu(t_cycle))
        self.set_cycle_length_mu(t_cycle_mu)

    @kernel
    def set_heralds(self, heralds: TList(TInt32)):
        """Set the count patterns that cause the entangler loop to exit.

        Up to 4 patterns can be set.
        Each pattern is a 4 bit number, with the order (LSB first)
        apd1_a, apd1_b, apd2_a, apd2_b.
        E.g. to set a herald on apd1_a only: set_heralds(0b0001)
        to herald on apd1_b, apd2_b: set_heralds(0b1010)
        To herald on both: set_heralds(0b0001, 0b1010).
        """
        data = 0
        assert len(heralds) <= self._NUM_ALLOWED_HERALDS
        for i in range(len(heralds)):
            data |= (heralds[i] & self._HERALD_LENGTH_MASK) << (self._PATTERN_WIDTH * i)
            data |= 1 << (self._NUM_ALLOWED_HERALDS * self._PATTERN_WIDTH + i)
        self.write(self._ADDRESS_WRITE.HERALD, data)

    @kernel
    def run_mu(self, duration_mu):
        """Run the entanglement sequence until success, or duration_mu has elapsed.

        THIS IS A BLOCKING CALL.

        Args:
            duration_mu (int): Timeout duration of this entanglement cycle, in mu.

        Returns:
            tuple of (timestamp, reason).
            timestamp is the RTIO time at the end of the final cycle.
            reason is 0x3fff if there was a timeout, or a bitfield giving the
            herald matches if there was a success.

        """
        duration_mu = duration_mu >> 3
        self.write(self._ADDRESS_WRITE.RUN, duration_mu)
        # Following func is only in ARTIQ >= 5, don't have in dev environment
        # pylint: disable=no-name-in-module
        return rtio_input_timestamped_data(np.int64(-1), self.channel)

    @kernel
    def run(self, duration):
        """Run the entanglement sequence.

        See run_mu() for details. NOTE: this is a blocking call.
        Duration is in seconds.
        """
        duration_mu = np.int32(self.core.seconds_to_mu(duration))
        return self.run_mu(duration_mu)

    @kernel
    def get_status(self):
        """Get status of the entangler gateware."""
        return self.read(ADDR_R_STATUS)

    @kernel
    def get_ncycles(self):
        """Get the number of cycles the core has completed.

        This value is reset every :meth:`run` call, so this is the number since the
        last :meth:`run` call.
        """
        return self.read(ADDR_R_NCYCLES)

    @kernel
    def get_ntriggers(self):
        """Get the number of 422pulsed triggers the core has received.

        This value is reset every :meth:`run` call, so this is the number since the
        last :meth:`run` call.
        """
        return self.read(ADDR_R_NTRIGGERS)

    @kernel
    def get_time_remaining(self):
        """Return the remaining number of clock cycles until the core times out."""
        return self.read(ADDR_R_TIMEREMAINING)

    @kernel
    def get_timestamp_mu(self, channel):
        """Get the input timestamp for a channel.

        The timestamp is the time offset, in mu, from the start of the cycle to
        the detected rising edge.
        """
        return self.read(channel)
