

================================================================
== Vitis HLS Report for 'convolution_func_2_Pipeline_VITIS_LOOP_81_3'
================================================================
* Date:           Fri Jul 18 13:03:58 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.189 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       25|       25|  0.250 us|  0.250 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_81_3  |       23|       23|         9|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    6|       -|      -|    -|
|Expression       |        -|    -|       0|    211|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|       0|    266|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    423|    -|
|Register         |        -|    -|     636|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|     636|    932|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_16s_16s_28_1_1_U94    |mul_16s_16s_28_1_1    |        0|   1|  0|   6|    0|
    |mul_16s_16s_28_1_1_U95    |mul_16s_16s_28_1_1    |        0|   1|  0|   6|    0|
    |mul_16s_16s_28_1_1_U96    |mul_16s_16s_28_1_1    |        0|   1|  0|   6|    0|
    |mul_4ns_6ns_9_1_1_U82     |mul_4ns_6ns_9_1_1     |        0|   0|  0|  26|    0|
    |mul_5ns_7ns_11_1_1_U83    |mul_5ns_7ns_11_1_1    |        0|   0|  0|  30|    0|
    |mul_5ns_7ns_11_1_1_U84    |mul_5ns_7ns_11_1_1    |        0|   0|  0|  30|    0|
    |sparsemux_7_2_16_1_1_U73  |sparsemux_7_2_16_1_1  |        0|   0|  0|   9|    0|
    |sparsemux_7_2_16_1_1_U74  |sparsemux_7_2_16_1_1  |        0|   0|  0|   9|    0|
    |sparsemux_7_2_16_1_1_U75  |sparsemux_7_2_16_1_1  |        0|   0|  0|   9|    0|
    |sparsemux_7_2_16_1_1_U76  |sparsemux_7_2_16_1_1  |        0|   0|  0|   9|    0|
    |sparsemux_7_2_16_1_1_U77  |sparsemux_7_2_16_1_1  |        0|   0|  0|   9|    0|
    |sparsemux_7_2_16_1_1_U78  |sparsemux_7_2_16_1_1  |        0|   0|  0|   9|    0|
    |sparsemux_7_2_16_1_1_U79  |sparsemux_7_2_16_1_1  |        0|   0|  0|   9|    0|
    |sparsemux_7_2_16_1_1_U80  |sparsemux_7_2_16_1_1  |        0|   0|  0|   9|    0|
    |sparsemux_7_2_16_1_1_U81  |sparsemux_7_2_16_1_1  |        0|   0|  0|   9|    0|
    |sparsemux_7_2_16_1_1_U85  |sparsemux_7_2_16_1_1  |        0|   0|  0|   9|    0|
    |sparsemux_7_2_16_1_1_U86  |sparsemux_7_2_16_1_1  |        0|   0|  0|   9|    0|
    |sparsemux_7_2_16_1_1_U87  |sparsemux_7_2_16_1_1  |        0|   0|  0|   9|    0|
    |sparsemux_7_2_16_1_1_U88  |sparsemux_7_2_16_1_1  |        0|   0|  0|   9|    0|
    |sparsemux_7_2_16_1_1_U89  |sparsemux_7_2_16_1_1  |        0|   0|  0|   9|    0|
    |sparsemux_7_2_16_1_1_U90  |sparsemux_7_2_16_1_1  |        0|   0|  0|   9|    0|
    |sparsemux_7_2_16_1_1_U91  |sparsemux_7_2_16_1_1  |        0|   0|  0|   9|    0|
    |sparsemux_7_2_16_1_1_U92  |sparsemux_7_2_16_1_1  |        0|   0|  0|   9|    0|
    |sparsemux_7_2_16_1_1_U93  |sparsemux_7_2_16_1_1  |        0|   0|  0|   9|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   3|  0| 266|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_28ns_28_4_1_U100  |mac_muladd_16s_16s_28ns_28_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_28ns_28_4_1_U101  |mac_muladd_16s_16s_28ns_28_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_28ns_28_4_1_U102  |mac_muladd_16s_16s_28ns_28_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_28s_28_4_1_U97    |mac_muladd_16s_16s_28s_28_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_28s_28_4_1_U98    |mac_muladd_16s_16s_28s_28_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_28s_28_4_1_U99    |mac_muladd_16s_16s_28s_28_4_1   |  i0 + i1 * i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln81_fu_1187_p2     |         +|   0|  0|   7|           5|           1|
    |add_ln89_1_fu_1379_p2   |         +|   0|  0|   7|           5|           2|
    |add_ln89_fu_1178_p2     |         +|   0|  0|   7|           5|           1|
    |add_ln90_11_fu_1678_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln90_12_fu_1343_p2  |         +|   0|  0|   6|           6|           6|
    |add_ln90_13_fu_1361_p2  |         +|   0|  0|   6|           6|           6|
    |add_ln90_14_fu_1408_p2  |         +|   0|  0|   6|           6|           6|
    |add_ln90_15_fu_1426_p2  |         +|   0|  0|   6|           6|           6|
    |add_ln90_16_fu_1444_p2  |         +|   0|  0|   6|           6|           6|
    |add_ln90_1_fu_1248_p2   |         +|   0|  0|   6|           6|           6|
    |add_ln90_2_fu_1266_p2   |         +|   0|  0|   6|           6|           6|
    |add_ln90_3_fu_1284_p2   |         +|   0|  0|   6|           6|           6|
    |add_ln90_4_fu_1325_p2   |         +|   0|  0|   6|           6|           6|
    |add_ln90_7_fu_1682_p2   |         +|   0|  0|  28|          28|          28|
    |sum_1_fu_1686_p2        |         +|   0|  0|  28|          28|          28|
    |ap_condition_479        |       and|   0|  0|   1|           1|           1|
    |icmp_ln81_1_fu_1193_p2  |      icmp|   0|  0|   7|           5|           2|
    |icmp_ln81_fu_1172_p2    |      icmp|   0|  0|   6|           5|           6|
    |icmp_ln95_fu_1711_p2    |      icmp|   0|  0|  16|          16|           1|
    |select_ln81_fu_1199_p3  |    select|   0|  0|   5|           1|           1|
    |select_ln95_fu_1717_p3  |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 211|         183|         170|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1            |   9|          2|    5|         10|
    |ap_sig_allocacmp_phi_urem_load  |   9|          2|    5|         10|
    |input_buf_0_0_address0_local    |  41|         10|    6|         60|
    |input_buf_0_1_address0_local    |  41|         10|    6|         60|
    |input_buf_0_2_address0_local    |  41|         10|    6|         60|
    |input_buf_1_0_address0_local    |  41|         10|    6|         60|
    |input_buf_1_1_address0_local    |  41|         10|    6|         60|
    |input_buf_1_2_address0_local    |  41|         10|    6|         60|
    |input_buf_2_0_address0_local    |  41|         10|    6|         60|
    |input_buf_2_1_address0_local    |  41|         10|    6|         60|
    |input_buf_2_2_address0_local    |  41|         10|    6|         60|
    |j_fu_134                        |   9|          2|    5|         10|
    |phi_urem_fu_130                 |   9|          2|    5|         10|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 423|        102|   76|        584|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln89_reg_1897                    |   5|   0|    5|          0|
    |add_ln90_11_reg_2420                 |  28|   0|   28|          0|
    |add_ln90_6_reg_2415                  |  28|   0|   28|          0|
    |add_ln90_8_reg_2405                  |  28|   0|   28|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |icmp_ln95_reg_2430                   |   1|   0|    1|          0|
    |j_1_reg_1887                         |   5|   0|    5|          0|
    |j_fu_134                             |   5|   0|    5|          0|
    |mul_ln90_10_cast_reg_1873            |   5|   0|    6|          1|
    |mul_ln90_11_cast_reg_1866            |   5|   0|    6|          1|
    |mul_ln90_9_cast_reg_1880             |   5|   0|    6|          1|
    |phi_urem_fu_130                      |   5|   0|    5|          0|
    |sext_ln90_11_cast_reg_1836           |  28|   0|   28|          0|
    |sext_ln90_12_cast_reg_1831           |  28|   0|   28|          0|
    |sext_ln90_13_cast_reg_1826           |  28|   0|   28|          0|
    |sext_ln90_14_cast_reg_1821           |  28|   0|   28|          0|
    |sext_ln90_15_cast_reg_1861           |  28|   0|   28|          0|
    |sext_ln90_16_cast_reg_1856           |  28|   0|   28|          0|
    |sext_ln90_17_cast_reg_1851           |  28|   0|   28|          0|
    |sext_ln90_1_cast_reg_1846            |  28|   0|   28|          0|
    |sext_ln90_2_cast_reg_1841            |  28|   0|   28|          0|
    |tmp_10_reg_2335                      |  16|   0|   16|          0|
    |tmp_10_reg_2335_pp0_iter3_reg        |  16|   0|   16|          0|
    |tmp_18_reg_2345                      |  16|   0|   16|          0|
    |tmp_18_reg_2345_pp0_iter3_reg        |  16|   0|   16|          0|
    |tmp_26_reg_2355                      |  16|   0|   16|          0|
    |tmp_30_reg_2360                      |  16|   0|   16|          0|
    |tmp_30_reg_2360_pp0_iter3_reg        |  16|   0|   16|          0|
    |tmp_3_reg_2325                       |  16|   0|   16|          0|
    |tmp_3_reg_2325_pp0_iter3_reg         |  16|   0|   16|          0|
    |tmp_7_reg_2330                       |  16|   0|   16|          0|
    |trunc_ln81_1_reg_1902                |   2|   0|    2|          0|
    |trunc_ln81_1_reg_1902_pp0_iter1_reg  |   2|   0|    2|          0|
    |trunc_ln81_reg_1915                  |   4|   0|    4|          0|
    |trunc_ln94_3_reg_2425                |  15|   0|   15|          0|
    |trunc_ln81_reg_1915                  |  64|  32|    4|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 636|  32|  579|          3|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  convolution_func.2_Pipeline_VITIS_LOOP_81_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  convolution_func.2_Pipeline_VITIS_LOOP_81_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  convolution_func.2_Pipeline_VITIS_LOOP_81_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  convolution_func.2_Pipeline_VITIS_LOOP_81_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  convolution_func.2_Pipeline_VITIS_LOOP_81_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  convolution_func.2_Pipeline_VITIS_LOOP_81_3|  return value|
|mul_ln90_9              |   in|    5|     ap_none|                                   mul_ln90_9|        scalar|
|input_buf_0_0_address0  |  out|    6|   ap_memory|                                input_buf_0_0|         array|
|input_buf_0_0_ce0       |  out|    1|   ap_memory|                                input_buf_0_0|         array|
|input_buf_0_0_q0        |   in|   16|   ap_memory|                                input_buf_0_0|         array|
|mul_ln90_10             |   in|    5|     ap_none|                                  mul_ln90_10|        scalar|
|mul_ln90_11             |   in|    5|     ap_none|                                  mul_ln90_11|        scalar|
|input_buf_0_1_address0  |  out|    6|   ap_memory|                                input_buf_0_1|         array|
|input_buf_0_1_ce0       |  out|    1|   ap_memory|                                input_buf_0_1|         array|
|input_buf_0_1_q0        |   in|   16|   ap_memory|                                input_buf_0_1|         array|
|input_buf_0_2_address0  |  out|    6|   ap_memory|                                input_buf_0_2|         array|
|input_buf_0_2_ce0       |  out|    1|   ap_memory|                                input_buf_0_2|         array|
|input_buf_0_2_q0        |   in|   16|   ap_memory|                                input_buf_0_2|         array|
|input_buf_1_0_address0  |  out|    6|   ap_memory|                                input_buf_1_0|         array|
|input_buf_1_0_ce0       |  out|    1|   ap_memory|                                input_buf_1_0|         array|
|input_buf_1_0_q0        |   in|   16|   ap_memory|                                input_buf_1_0|         array|
|input_buf_1_1_address0  |  out|    6|   ap_memory|                                input_buf_1_1|         array|
|input_buf_1_1_ce0       |  out|    1|   ap_memory|                                input_buf_1_1|         array|
|input_buf_1_1_q0        |   in|   16|   ap_memory|                                input_buf_1_1|         array|
|input_buf_1_2_address0  |  out|    6|   ap_memory|                                input_buf_1_2|         array|
|input_buf_1_2_ce0       |  out|    1|   ap_memory|                                input_buf_1_2|         array|
|input_buf_1_2_q0        |   in|   16|   ap_memory|                                input_buf_1_2|         array|
|input_buf_2_0_address0  |  out|    6|   ap_memory|                                input_buf_2_0|         array|
|input_buf_2_0_ce0       |  out|    1|   ap_memory|                                input_buf_2_0|         array|
|input_buf_2_0_q0        |   in|   16|   ap_memory|                                input_buf_2_0|         array|
|input_buf_2_1_address0  |  out|    6|   ap_memory|                                input_buf_2_1|         array|
|input_buf_2_1_ce0       |  out|    1|   ap_memory|                                input_buf_2_1|         array|
|input_buf_2_1_q0        |   in|   16|   ap_memory|                                input_buf_2_1|         array|
|input_buf_2_2_address0  |  out|    6|   ap_memory|                                input_buf_2_2|         array|
|input_buf_2_2_ce0       |  out|    1|   ap_memory|                                input_buf_2_2|         array|
|input_buf_2_2_q0        |   in|   16|   ap_memory|                                input_buf_2_2|         array|
|empty_41                |   in|    2|     ap_none|                                     empty_41|        scalar|
|sext_ln90_15            |   in|   16|     ap_none|                                 sext_ln90_15|        scalar|
|sext_ln90_16            |   in|   16|     ap_none|                                 sext_ln90_16|        scalar|
|sext_ln90_17            |   in|   16|     ap_none|                                 sext_ln90_17|        scalar|
|sext_ln90_1             |   in|   16|     ap_none|                                  sext_ln90_1|        scalar|
|sext_ln90_2             |   in|   16|     ap_none|                                  sext_ln90_2|        scalar|
|sext_ln90_11            |   in|   16|     ap_none|                                 sext_ln90_11|        scalar|
|sext_ln90_12            |   in|   16|     ap_none|                                 sext_ln90_12|        scalar|
|sext_ln90_13            |   in|   16|     ap_none|                                 sext_ln90_13|        scalar|
|sext_ln90_14            |   in|   16|     ap_none|                                 sext_ln90_14|        scalar|
|sum                     |   in|   28|     ap_none|                                          sum|        scalar|
|empty                   |   in|    5|     ap_none|                                        empty|        scalar|
|i                       |   in|    4|     ap_none|                                            i|        scalar|
|output_buf_address0     |  out|   13|   ap_memory|                                   output_buf|         array|
|output_buf_ce0          |  out|    1|   ap_memory|                                   output_buf|         array|
|output_buf_we0          |  out|    1|   ap_memory|                                   output_buf|         array|
|output_buf_d0           |  out|   15|   ap_memory|                                   output_buf|         array|
+------------------------+-----+-----+------------+---------------------------------------------+--------------+

