// Seed: 1566825221
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  reg id_5, id_6, id_7;
  assign id_2 = 1'b0 - 1;
  always @(1 or posedge id_5)
    if (1) id_5 <= id_7;
    else if (1 && 1 && id_6 && 1) id_7 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = (id_6 >>> id_6) !== 'b0 ? 1 : 1;
  assign id_4 = 1;
  tri1 id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_7
  );
  id_8(
      .id_0(1), .id_1(""), .id_2(id_6), .id_3(id_7)
  ); id_9(
      id_3 == id_6, 1'b0, id_7
  );
  wire id_10;
endmodule
