
ubuntu-preinstalled/rsync:     file format elf32-littlearm


Disassembly of section .init:

000061f8 <.init>:
    61f8:	push	{r3, lr}
    61fc:	bl	7bbc <fchmod@plt+0x1000>
    6200:	pop	{r3, pc}

Disassembly of section .plt:

00006204 <calloc@plt-0x14>:
    6204:	push	{lr}		; (str lr, [sp, #-4]!)
    6208:	ldr	lr, [pc, #4]	; 6214 <calloc@plt-0x4>
    620c:	add	lr, pc, lr
    6210:	ldr	pc, [lr, #8]!
    6214:	andeq	r0, r6, r4, lsr r7

00006218 <calloc@plt>:
    6218:			; <UNDEFINED> instruction: 0xe7fd4778
    621c:	add	ip, pc, #0, 12
    6220:	add	ip, ip, #96, 20	; 0x60000
    6224:	ldr	pc, [ip, #1840]!	; 0x730

00006228 <strstr@plt>:
    6228:	add	ip, pc, #0, 12
    622c:	add	ip, ip, #96, 20	; 0x60000
    6230:	ldr	pc, [ip, #1832]!	; 0x728

00006234 <raise@plt>:
    6234:	add	ip, pc, #0, 12
    6238:	add	ip, ip, #96, 20	; 0x60000
    623c:	ldr	pc, [ip, #1824]!	; 0x720

00006240 <lutimes@plt>:
    6240:	add	ip, pc, #0, 12
    6244:	add	ip, ip, #96, 20	; 0x60000
    6248:	ldr	pc, [ip, #1816]!	; 0x718

0000624c <utimensat@plt>:
    624c:	add	ip, pc, #0, 12
    6250:	add	ip, ip, #96, 20	; 0x60000
    6254:	ldr	pc, [ip, #1808]!	; 0x710

00006258 <getpwnam@plt>:
    6258:	add	ip, pc, #0, 12
    625c:	add	ip, ip, #96, 20	; 0x60000
    6260:	ldr	pc, [ip, #1800]!	; 0x708

00006264 <iconv_close@plt>:
    6264:	add	ip, pc, #0, 12
    6268:	add	ip, ip, #96, 20	; 0x60000
    626c:	ldr	pc, [ip, #1792]!	; 0x700

00006270 <iconv@plt>:
    6270:	add	ip, pc, #0, 12
    6274:	add	ip, ip, #96, 20	; 0x60000
    6278:	ldr	pc, [ip, #1784]!	; 0x6f8

0000627c <acl_add_perm@plt>:
    627c:	add	ip, pc, #0, 12
    6280:	add	ip, ip, #96, 20	; 0x60000
    6284:	ldr	pc, [ip, #1776]!	; 0x6f0

00006288 <strcmp@plt>:
    6288:			; <UNDEFINED> instruction: 0xe7fd4778
    628c:	add	ip, pc, #0, 12
    6290:	add	ip, ip, #96, 20	; 0x60000
    6294:	ldr	pc, [ip, #1764]!	; 0x6e4

00006298 <acl_valid@plt>:
    6298:			; <UNDEFINED> instruction: 0xe7fd4778
    629c:	add	ip, pc, #0, 12
    62a0:	add	ip, ip, #96, 20	; 0x60000
    62a4:	ldr	pc, [ip, #1752]!	; 0x6d8

000062a8 <__cxa_finalize@plt>:
    62a8:	add	ip, pc, #0, 12
    62ac:	add	ip, ip, #96, 20	; 0x60000
    62b0:	ldr	pc, [ip, #1744]!	; 0x6d0

000062b4 <strtol@plt>:
    62b4:	add	ip, pc, #0, 12
    62b8:	add	ip, ip, #96, 20	; 0x60000
    62bc:	ldr	pc, [ip, #1736]!	; 0x6c8

000062c0 <getpwuid@plt>:
    62c0:	add	ip, pc, #0, 12
    62c4:	add	ip, ip, #96, 20	; 0x60000
    62c8:	ldr	pc, [ip, #1728]!	; 0x6c0

000062cc <setsockopt@plt>:
    62cc:	add	ip, pc, #0, 12
    62d0:	add	ip, ip, #96, 20	; 0x60000
    62d4:	ldr	pc, [ip, #1720]!	; 0x6b8

000062d8 <strcspn@plt>:
    62d8:	add	ip, pc, #0, 12
    62dc:	add	ip, ip, #96, 20	; 0x60000
    62e0:	ldr	pc, [ip, #1712]!	; 0x6b0

000062e4 <read@plt>:
    62e4:	add	ip, pc, #0, 12
    62e8:	add	ip, ip, #96, 20	; 0x60000
    62ec:	ldr	pc, [ip, #1704]!	; 0x6a8

000062f0 <poptGetContext@plt>:
    62f0:	add	ip, pc, #0, 12
    62f4:	add	ip, ip, #96, 20	; 0x60000
    62f8:	ldr	pc, [ip, #1696]!	; 0x6a0

000062fc <mktime@plt>:
    62fc:	add	ip, pc, #0, 12
    6300:	add	ip, ip, #96, 20	; 0x60000
    6304:	ldr	pc, [ip, #1688]!	; 0x698

00006308 <acl_get_permset@plt>:
    6308:	add	ip, pc, #0, 12
    630c:	add	ip, ip, #96, 20	; 0x60000
    6310:	ldr	pc, [ip, #1680]!	; 0x690

00006314 <fflush@plt>:
    6314:			; <UNDEFINED> instruction: 0xe7fd4778
    6318:	add	ip, pc, #0, 12
    631c:	add	ip, ip, #96, 20	; 0x60000
    6320:	ldr	pc, [ip, #1668]!	; 0x684

00006324 <acl_set_permset@plt>:
    6324:	add	ip, pc, #0, 12
    6328:	add	ip, ip, #96, 20	; 0x60000
    632c:	ldr	pc, [ip, #1660]!	; 0x67c

00006330 <sigprocmask@plt>:
    6330:	add	ip, pc, #0, 12
    6334:	add	ip, ip, #96, 20	; 0x60000
    6338:	ldr	pc, [ip, #1652]!	; 0x674

0000633c <memmove@plt>:
    633c:	add	ip, pc, #0, 12
    6340:	add	ip, ip, #96, 20	; 0x60000
    6344:	ldr	pc, [ip, #1644]!	; 0x66c

00006348 <__memmove_chk@plt>:
    6348:	add	ip, pc, #0, 12
    634c:	add	ip, ip, #96, 20	; 0x60000
    6350:	ldr	pc, [ip, #1636]!	; 0x664

00006354 <lsetxattr@plt>:
    6354:	add	ip, pc, #0, 12
    6358:	add	ip, ip, #96, 20	; 0x60000
    635c:	ldr	pc, [ip, #1628]!	; 0x65c

00006360 <free@plt>:
    6360:			; <UNDEFINED> instruction: 0xe7fd4778
    6364:	add	ip, pc, #0, 12
    6368:	add	ip, ip, #96, 20	; 0x60000
    636c:	ldr	pc, [ip, #1616]!	; 0x650

00006370 <gai_strerror@plt>:
    6370:	add	ip, pc, #0, 12
    6374:	add	ip, ip, #96, 20	; 0x60000
    6378:	ldr	pc, [ip, #1608]!	; 0x648

0000637c <fgets@plt>:
    637c:	add	ip, pc, #0, 12
    6380:	add	ip, ip, #96, 20	; 0x60000
    6384:	ldr	pc, [ip, #1600]!	; 0x640

00006388 <fgetxattr@plt>:
    6388:			; <UNDEFINED> instruction: 0xe7fd4778
    638c:	add	ip, pc, #0, 12
    6390:	add	ip, ip, #96, 20	; 0x60000
    6394:	ldr	pc, [ip, #1588]!	; 0x634

00006398 <ferror@plt>:
    6398:	add	ip, pc, #0, 12
    639c:	add	ip, ip, #96, 20	; 0x60000
    63a0:	ldr	pc, [ip, #1580]!	; 0x62c

000063a4 <inet_pton@plt>:
    63a4:	add	ip, pc, #0, 12
    63a8:	add	ip, ip, #96, 20	; 0x60000
    63ac:	ldr	pc, [ip, #1572]!	; 0x624

000063b0 <_exit@plt>:
    63b0:	add	ip, pc, #0, 12
    63b4:	add	ip, ip, #96, 20	; 0x60000
    63b8:	ldr	pc, [ip, #1564]!	; 0x61c

000063bc <__vsnprintf_chk@plt>:
    63bc:	add	ip, pc, #0, 12
    63c0:	add	ip, ip, #96, 20	; 0x60000
    63c4:	ldr	pc, [ip, #1556]!	; 0x614

000063c8 <memcpy@plt>:
    63c8:			; <UNDEFINED> instruction: 0xe7fd4778
    63cc:	add	ip, pc, #0, 12
    63d0:	add	ip, ip, #96, 20	; 0x60000
    63d4:	ldr	pc, [ip, #1544]!	; 0x608

000063d8 <__memset_chk@plt>:
    63d8:	add	ip, pc, #0, 12
    63dc:	add	ip, ip, #96, 20	; 0x60000
    63e0:	ldr	pc, [ip, #1536]!	; 0x600

000063e4 <execvp@plt>:
    63e4:	add	ip, pc, #0, 12
    63e8:	add	ip, ip, #96, 20	; 0x60000
    63ec:	ldr	pc, [ip, #1528]!	; 0x5f8

000063f0 <time@plt>:
    63f0:	add	ip, pc, #0, 12
    63f4:	add	ip, ip, #96, 20	; 0x60000
    63f8:	ldr	pc, [ip, #1520]!	; 0x5f0

000063fc <rmdir@plt>:
    63fc:			; <UNDEFINED> instruction: 0xe7fd4778
    6400:	add	ip, pc, #0, 12
    6404:	add	ip, ip, #96, 20	; 0x60000
    6408:	ldr	pc, [ip, #1508]!	; 0x5e4

0000640c <poptStrerror@plt>:
    640c:	add	ip, pc, #0, 12
    6410:	add	ip, ip, #96, 20	; 0x60000
    6414:	ldr	pc, [ip, #1500]!	; 0x5dc

00006418 <ftruncate64@plt>:
    6418:	add	ip, pc, #0, 12
    641c:	add	ip, ip, #96, 20	; 0x60000
    6420:	ldr	pc, [ip, #1492]!	; 0x5d4

00006424 <memcmp@plt>:
    6424:	add	ip, pc, #0, 12
    6428:	add	ip, ip, #96, 20	; 0x60000
    642c:	ldr	pc, [ip, #1484]!	; 0x5cc

00006430 <inet_ntoa@plt>:
    6430:	add	ip, pc, #0, 12
    6434:	add	ip, ip, #96, 20	; 0x60000
    6438:	ldr	pc, [ip, #1476]!	; 0x5c4

0000643c <select@plt>:
    643c:	add	ip, pc, #0, 12
    6440:	add	ip, ip, #96, 20	; 0x60000
    6444:	ldr	pc, [ip, #1468]!	; 0x5bc

00006448 <sleep@plt>:
    6448:	add	ip, pc, #0, 12
    644c:	add	ip, ip, #96, 20	; 0x60000
    6450:	ldr	pc, [ip, #1460]!	; 0x5b4

00006454 <acl_delete_def_file@plt>:
    6454:			; <UNDEFINED> instruction: 0xe7fd4778
    6458:	add	ip, pc, #0, 12
    645c:	add	ip, ip, #96, 20	; 0x60000
    6460:	ldr	pc, [ip, #1448]!	; 0x5a8

00006464 <__strncpy_chk@plt>:
    6464:	add	ip, pc, #0, 12
    6468:	add	ip, ip, #96, 20	; 0x60000
    646c:	ldr	pc, [ip, #1440]!	; 0x5a0

00006470 <strdup@plt>:
    6470:			; <UNDEFINED> instruction: 0xe7fd4778
    6474:	add	ip, pc, #0, 12
    6478:	add	ip, ip, #96, 20	; 0x60000
    647c:	ldr	pc, [ip, #1428]!	; 0x594

00006480 <__stack_chk_fail@plt>:
    6480:	add	ip, pc, #0, 12
    6484:	add	ip, ip, #96, 20	; 0x60000
    6488:	ldr	pc, [ip, #1420]!	; 0x58c

0000648c <alarm@plt>:
    648c:	add	ip, pc, #0, 12
    6490:	add	ip, ip, #96, 20	; 0x60000
    6494:	ldr	pc, [ip, #1412]!	; 0x584

00006498 <unlink@plt>:
    6498:			; <UNDEFINED> instruction: 0xe7fd4778
    649c:	add	ip, pc, #0, 12
    64a0:	add	ip, ip, #96, 20	; 0x60000
    64a4:	ldr	pc, [ip, #1400]!	; 0x578

000064a8 <acl_set_tag_type@plt>:
    64a8:	add	ip, pc, #0, 12
    64ac:	add	ip, ip, #96, 20	; 0x60000
    64b0:	ldr	pc, [ip, #1392]!	; 0x570

000064b4 <dup2@plt>:
    64b4:	add	ip, pc, #0, 12
    64b8:	add	ip, ip, #96, 20	; 0x60000
    64bc:	ldr	pc, [ip, #1384]!	; 0x568

000064c0 <realloc@plt>:
    64c0:			; <UNDEFINED> instruction: 0xe7fd4778
    64c4:	add	ip, pc, #0, 12
    64c8:	add	ip, ip, #96, 20	; 0x60000
    64cc:	ldr	pc, [ip, #1372]!	; 0x55c

000064d0 <socketpair@plt>:
    64d0:	add	ip, pc, #0, 12
    64d4:	add	ip, ip, #96, 20	; 0x60000
    64d8:	ldr	pc, [ip, #1364]!	; 0x554

000064dc <__fdelt_chk@plt>:
    64dc:	add	ip, pc, #0, 12
    64e0:	add	ip, ip, #96, 20	; 0x60000
    64e4:	ldr	pc, [ip, #1356]!	; 0x54c

000064e8 <poptAddAlias@plt>:
    64e8:	add	ip, pc, #0, 12
    64ec:	add	ip, ip, #96, 20	; 0x60000
    64f0:	ldr	pc, [ip, #1348]!	; 0x544

000064f4 <acl_create_entry@plt>:
    64f4:			; <UNDEFINED> instruction: 0xe7fd4778
    64f8:	add	ip, pc, #0, 12
    64fc:	add	ip, ip, #96, 20	; 0x60000
    6500:	ldr	pc, [ip, #1336]!	; 0x538

00006504 <chdir@plt>:
    6504:	add	ip, pc, #0, 12
    6508:	add	ip, ip, #96, 20	; 0x60000
    650c:	ldr	pc, [ip, #1328]!	; 0x530

00006510 <strcasecmp@plt>:
    6510:	add	ip, pc, #0, 12
    6514:	add	ip, ip, #96, 20	; 0x60000
    6518:	ldr	pc, [ip, #1320]!	; 0x528

0000651c <getpgrp@plt>:
    651c:	add	ip, pc, #0, 12
    6520:	add	ip, ip, #96, 20	; 0x60000
    6524:	ldr	pc, [ip, #1312]!	; 0x520

00006528 <geteuid@plt>:
    6528:	add	ip, pc, #0, 12
    652c:	add	ip, ip, #96, 20	; 0x60000
    6530:	ldr	pc, [ip, #1304]!	; 0x518

00006534 <accept@plt>:
    6534:	add	ip, pc, #0, 12
    6538:	add	ip, ip, #96, 20	; 0x60000
    653c:	ldr	pc, [ip, #1296]!	; 0x510

00006540 <setgroups@plt>:
    6540:	add	ip, pc, #0, 12
    6544:	add	ip, ip, #96, 20	; 0x60000
    6548:	ldr	pc, [ip, #1288]!	; 0x508

0000654c <seteuid@plt>:
    654c:	add	ip, pc, #0, 12
    6550:	add	ip, ip, #96, 20	; 0x60000
    6554:	ldr	pc, [ip, #1280]!	; 0x500

00006558 <acl_get_tag_type@plt>:
    6558:			; <UNDEFINED> instruction: 0xe7fd4778
    655c:	add	ip, pc, #0, 12
    6560:	add	ip, ip, #96, 20	; 0x60000
    6564:	ldr	pc, [ip, #1268]!	; 0x4f4

00006568 <__fxstat64@plt>:
    6568:			; <UNDEFINED> instruction: 0xe7fd4778
    656c:	add	ip, pc, #0, 12
    6570:	add	ip, ip, #96, 20	; 0x60000
    6574:	ldr	pc, [ip, #1256]!	; 0x4e8

00006578 <readlink@plt>:
    6578:			; <UNDEFINED> instruction: 0xe7fd4778
    657c:	add	ip, pc, #0, 12
    6580:	add	ip, ip, #96, 20	; 0x60000
    6584:	ldr	pc, [ip, #1244]!	; 0x4dc

00006588 <getegid@plt>:
    6588:	add	ip, pc, #0, 12
    658c:	add	ip, ip, #96, 20	; 0x60000
    6590:	ldr	pc, [ip, #1236]!	; 0x4d4

00006594 <sigaction@plt>:
    6594:	add	ip, pc, #0, 12
    6598:	add	ip, ip, #96, 20	; 0x60000
    659c:	ldr	pc, [ip, #1228]!	; 0x4cc

000065a0 <__memcpy_chk@plt>:
    65a0:			; <UNDEFINED> instruction: 0xe7fd4778
    65a4:	add	ip, pc, #0, 12
    65a8:	add	ip, ip, #96, 20	; 0x60000
    65ac:	ldr	pc, [ip, #1216]!	; 0x4c0

000065b0 <fwrite@plt>:
    65b0:	add	ip, pc, #0, 12
    65b4:	add	ip, ip, #96, 20	; 0x60000
    65b8:	ldr	pc, [ip, #1208]!	; 0x4b8

000065bc <getsockopt@plt>:
    65bc:	add	ip, pc, #0, 12
    65c0:	add	ip, ip, #96, 20	; 0x60000
    65c4:	ldr	pc, [ip, #1200]!	; 0x4b0

000065c8 <poptBadOption@plt>:
    65c8:	add	ip, pc, #0, 12
    65cc:	add	ip, ip, #96, 20	; 0x60000
    65d0:	ldr	pc, [ip, #1192]!	; 0x4a8

000065d4 <asctime@plt>:
    65d4:	add	ip, pc, #0, 12
    65d8:	add	ip, ip, #96, 20	; 0x60000
    65dc:	ldr	pc, [ip, #1184]!	; 0x4a0

000065e0 <lseek64@plt>:
    65e0:			; <UNDEFINED> instruction: 0xe7fd4778
    65e4:	add	ip, pc, #0, 12
    65e8:	add	ip, ip, #96, 20	; 0x60000
    65ec:	ldr	pc, [ip, #1172]!	; 0x494

000065f0 <usleep@plt>:
    65f0:	add	ip, pc, #0, 12
    65f4:	add	ip, ip, #96, 20	; 0x60000
    65f8:	ldr	pc, [ip, #1164]!	; 0x48c

000065fc <waitpid@plt>:
    65fc:	add	ip, pc, #0, 12
    6600:	add	ip, ip, #96, 20	; 0x60000
    6604:	ldr	pc, [ip, #1156]!	; 0x484

00006608 <chroot@plt>:
    6608:	add	ip, pc, #0, 12
    660c:	add	ip, ip, #96, 20	; 0x60000
    6610:	ldr	pc, [ip, #1148]!	; 0x47c

00006614 <gettimeofday@plt>:
    6614:			; <UNDEFINED> instruction: 0xe7fd4778
    6618:	add	ip, pc, #0, 12
    661c:	add	ip, ip, #96, 20	; 0x60000
    6620:	ldr	pc, [ip, #1136]!	; 0x470

00006624 <fread@plt>:
    6624:	add	ip, pc, #0, 12
    6628:	add	ip, ip, #96, 20	; 0x60000
    662c:	ldr	pc, [ip, #1128]!	; 0x468

00006630 <opendir@plt>:
    6630:	add	ip, pc, #0, 12
    6634:	add	ip, ip, #96, 20	; 0x60000
    6638:	ldr	pc, [ip, #1120]!	; 0x460

0000663c <poptReadDefaultConfig@plt>:
    663c:	add	ip, pc, #0, 12
    6640:	add	ip, ip, #96, 20	; 0x60000
    6644:	ldr	pc, [ip, #1112]!	; 0x458

00006648 <open64@plt>:
    6648:			; <UNDEFINED> instruction: 0xe7fd4778
    664c:	add	ip, pc, #0, 12
    6650:	add	ip, ip, #96, 20	; 0x60000
    6654:	ldr	pc, [ip, #1100]!	; 0x44c

00006658 <__asprintf_chk@plt>:
    6658:	add	ip, pc, #0, 12
    665c:	add	ip, ip, #96, 20	; 0x60000
    6660:	ldr	pc, [ip, #1092]!	; 0x444

00006664 <getenv@plt>:
    6664:	add	ip, pc, #0, 12
    6668:	add	ip, ip, #96, 20	; 0x60000
    666c:	ldr	pc, [ip, #1084]!	; 0x43c

00006670 <mkstemp64@plt>:
    6670:	add	ip, pc, #0, 12
    6674:	add	ip, ip, #96, 20	; 0x60000
    6678:	ldr	pc, [ip, #1076]!	; 0x434

0000667c <acl_set_file@plt>:
    667c:			; <UNDEFINED> instruction: 0xe7fd4778
    6680:	add	ip, pc, #0, 12
    6684:	add	ip, ip, #96, 20	; 0x60000
    6688:	ldr	pc, [ip, #1064]!	; 0x428

0000668c <setgid@plt>:
    668c:	add	ip, pc, #0, 12
    6690:	add	ip, ip, #96, 20	; 0x60000
    6694:	ldr	pc, [ip, #1056]!	; 0x420

00006698 <malloc@plt>:
    6698:			; <UNDEFINED> instruction: 0xe7fd4778
    669c:	add	ip, pc, #0, 12
    66a0:	add	ip, ip, #96, 20	; 0x60000
    66a4:	ldr	pc, [ip, #1044]!	; 0x414

000066a8 <iconv_open@plt>:
    66a8:	add	ip, pc, #0, 12
    66ac:	add	ip, ip, #96, 20	; 0x60000
    66b0:	ldr	pc, [ip, #1036]!	; 0x40c

000066b4 <sigaddset@plt>:
    66b4:	add	ip, pc, #0, 12
    66b8:	add	ip, ip, #96, 20	; 0x60000
    66bc:	ldr	pc, [ip, #1028]!	; 0x404

000066c0 <__libc_start_main@plt>:
    66c0:	add	ip, pc, #0, 12
    66c4:	add	ip, ip, #96, 20	; 0x60000
    66c8:	ldr	pc, [ip, #1020]!	; 0x3fc

000066cc <strerror@plt>:
    66cc:	add	ip, pc, #0, 12
    66d0:	add	ip, ip, #96, 20	; 0x60000
    66d4:	ldr	pc, [ip, #1012]!	; 0x3f4

000066d8 <system@plt>:
    66d8:	add	ip, pc, #0, 12
    66dc:	add	ip, ip, #96, 20	; 0x60000
    66e0:	ldr	pc, [ip, #1004]!	; 0x3ec

000066e4 <strftime@plt>:
    66e4:	add	ip, pc, #0, 12
    66e8:	add	ip, ip, #96, 20	; 0x60000
    66ec:	ldr	pc, [ip, #996]!	; 0x3e4

000066f0 <localtime@plt>:
    66f0:	add	ip, pc, #0, 12
    66f4:	add	ip, ip, #96, 20	; 0x60000
    66f8:	ldr	pc, [ip, #988]!	; 0x3dc

000066fc <lremovexattr@plt>:
    66fc:			; <UNDEFINED> instruction: 0xe7fd4778
    6700:	add	ip, pc, #0, 12
    6704:	add	ip, ip, #96, 20	; 0x60000
    6708:	ldr	pc, [ip, #976]!	; 0x3d0

0000670c <closelog@plt>:
    670c:	add	ip, pc, #0, 12
    6710:	add	ip, ip, #96, 20	; 0x60000
    6714:	ldr	pc, [ip, #968]!	; 0x3c8

00006718 <__ctype_tolower_loc@plt>:
    6718:	add	ip, pc, #0, 12
    671c:	add	ip, ip, #96, 20	; 0x60000
    6720:	ldr	pc, [ip, #960]!	; 0x3c0

00006724 <__ctype_toupper_loc@plt>:
    6724:	add	ip, pc, #0, 12
    6728:	add	ip, ip, #96, 20	; 0x60000
    672c:	ldr	pc, [ip, #952]!	; 0x3b8

00006730 <__gmon_start__@plt>:
    6730:	add	ip, pc, #0, 12
    6734:	add	ip, ip, #96, 20	; 0x60000
    6738:	ldr	pc, [ip, #944]!	; 0x3b0

0000673c <acl_set_qualifier@plt>:
    673c:	add	ip, pc, #0, 12
    6740:	add	ip, ip, #96, 20	; 0x60000
    6744:	ldr	pc, [ip, #936]!	; 0x3a8

00006748 <acl_clear_perms@plt>:
    6748:	add	ip, pc, #0, 12
    674c:	add	ip, ip, #96, 20	; 0x60000
    6750:	ldr	pc, [ip, #928]!	; 0x3a0

00006754 <rename@plt>:
    6754:			; <UNDEFINED> instruction: 0xe7fd4778
    6758:	add	ip, pc, #0, 12
    675c:	add	ip, ip, #96, 20	; 0x60000
    6760:	ldr	pc, [ip, #916]!	; 0x394

00006764 <kill@plt>:
    6764:	add	ip, pc, #0, 12
    6768:	add	ip, ip, #96, 20	; 0x60000
    676c:	ldr	pc, [ip, #908]!	; 0x38c

00006770 <__ctype_b_loc@plt>:
    6770:	add	ip, pc, #0, 12
    6774:	add	ip, ip, #96, 20	; 0x60000
    6778:	ldr	pc, [ip, #900]!	; 0x384

0000677c <getcwd@plt>:
    677c:	add	ip, pc, #0, 12
    6780:	add	ip, ip, #96, 20	; 0x60000
    6784:	ldr	pc, [ip, #892]!	; 0x37c

00006788 <getpid@plt>:
    6788:	add	ip, pc, #0, 12
    678c:	add	ip, ip, #96, 20	; 0x60000
    6790:	ldr	pc, [ip, #884]!	; 0x374

00006794 <exit@plt>:
    6794:	add	ip, pc, #0, 12
    6798:	add	ip, ip, #96, 20	; 0x60000
    679c:	ldr	pc, [ip, #876]!	; 0x36c

000067a0 <feof@plt>:
    67a0:	add	ip, pc, #0, 12
    67a4:	add	ip, ip, #96, 20	; 0x60000
    67a8:	ldr	pc, [ip, #868]!	; 0x364

000067ac <tcgetpgrp@plt>:
    67ac:	add	ip, pc, #0, 12
    67b0:	add	ip, ip, #96, 20	; 0x60000
    67b4:	ldr	pc, [ip, #860]!	; 0x35c

000067b8 <strlen@plt>:
    67b8:	add	ip, pc, #0, 12
    67bc:	add	ip, ip, #96, 20	; 0x60000
    67c0:	ldr	pc, [ip, #852]!	; 0x354

000067c4 <setsid@plt>:
    67c4:	add	ip, pc, #0, 12
    67c8:	add	ip, ip, #96, 20	; 0x60000
    67cc:	ldr	pc, [ip, #844]!	; 0x34c

000067d0 <strchr@plt>:
    67d0:	add	ip, pc, #0, 12
    67d4:	add	ip, ip, #96, 20	; 0x60000
    67d8:	ldr	pc, [ip, #836]!	; 0x344

000067dc <getpass@plt>:
    67dc:	add	ip, pc, #0, 12
    67e0:	add	ip, ip, #96, 20	; 0x60000
    67e4:	ldr	pc, [ip, #828]!	; 0x33c

000067e8 <__open64_2@plt>:
    67e8:			; <UNDEFINED> instruction: 0xe7fd4778
    67ec:	add	ip, pc, #0, 12
    67f0:	add	ip, ip, #96, 20	; 0x60000
    67f4:	ldr	pc, [ip, #816]!	; 0x330

000067f8 <acl_get_file@plt>:
    67f8:			; <UNDEFINED> instruction: 0xe7fd4778
    67fc:	add	ip, pc, #0, 12
    6800:	add	ip, ip, #96, 20	; 0x60000
    6804:	ldr	pc, [ip, #804]!	; 0x324

00006808 <__errno_location@plt>:
    6808:	add	ip, pc, #0, 12
    680c:	add	ip, ip, #96, 20	; 0x60000
    6810:	ldr	pc, [ip, #796]!	; 0x31c

00006814 <strncasecmp@plt>:
    6814:	add	ip, pc, #0, 12
    6818:	add	ip, ip, #96, 20	; 0x60000
    681c:	ldr	pc, [ip, #788]!	; 0x314

00006820 <__isoc99_sscanf@plt>:
    6820:	add	ip, pc, #0, 12
    6824:	add	ip, ip, #96, 20	; 0x60000
    6828:	ldr	pc, [ip, #780]!	; 0x30c

0000682c <mkdir@plt>:
    682c:			; <UNDEFINED> instruction: 0xe7fd4778
    6830:	add	ip, pc, #0, 12
    6834:	add	ip, ip, #96, 20	; 0x60000
    6838:	ldr	pc, [ip, #768]!	; 0x300

0000683c <bind@plt>:
    683c:	add	ip, pc, #0, 12
    6840:	add	ip, ip, #96, 20	; 0x60000
    6844:	ldr	pc, [ip, #760]!	; 0x2f8

00006848 <acl_init@plt>:
    6848:			; <UNDEFINED> instruction: 0xe7fd4778
    684c:	add	ip, pc, #0, 12
    6850:	add	ip, ip, #96, 20	; 0x60000
    6854:	ldr	pc, [ip, #748]!	; 0x2ec

00006858 <setvbuf@plt>:
    6858:	add	ip, pc, #0, 12
    685c:	add	ip, ip, #96, 20	; 0x60000
    6860:	ldr	pc, [ip, #740]!	; 0x2e4

00006864 <getgrouplist@plt>:
    6864:	add	ip, pc, #0, 12
    6868:	add	ip, ip, #96, 20	; 0x60000
    686c:	ldr	pc, [ip, #732]!	; 0x2dc

00006870 <memset@plt>:
    6870:	add	ip, pc, #0, 12
    6874:	add	ip, ip, #96, 20	; 0x60000
    6878:	ldr	pc, [ip, #724]!	; 0x2d4

0000687c <utimes@plt>:
    687c:	add	ip, pc, #0, 12
    6880:	add	ip, ip, #96, 20	; 0x60000
    6884:	ldr	pc, [ip, #716]!	; 0x2cc

00006888 <poptFreeContext@plt>:
    6888:	add	ip, pc, #0, 12
    688c:	add	ip, ip, #96, 20	; 0x60000
    6890:	ldr	pc, [ip, #708]!	; 0x2c4

00006894 <strtod@plt>:
    6894:	add	ip, pc, #0, 12
    6898:	add	ip, ip, #96, 20	; 0x60000
    689c:	ldr	pc, [ip, #700]!	; 0x2bc

000068a0 <link@plt>:
    68a0:			; <UNDEFINED> instruction: 0xe7fd4778
    68a4:	add	ip, pc, #0, 12
    68a8:	add	ip, ip, #96, 20	; 0x60000
    68ac:	ldr	pc, [ip, #688]!	; 0x2b0

000068b0 <write@plt>:
    68b0:	add	ip, pc, #0, 12
    68b4:	add	ip, ip, #96, 20	; 0x60000
    68b8:	ldr	pc, [ip, #680]!	; 0x2a8

000068bc <fileno@plt>:
    68bc:	add	ip, pc, #0, 12
    68c0:	add	ip, ip, #96, 20	; 0x60000
    68c4:	ldr	pc, [ip, #672]!	; 0x2a0

000068c8 <acl_get_entry@plt>:
    68c8:			; <UNDEFINED> instruction: 0xe7fd4778
    68cc:	add	ip, pc, #0, 12
    68d0:	add	ip, ip, #96, 20	; 0x60000
    68d4:	ldr	pc, [ip, #660]!	; 0x294

000068d8 <__fprintf_chk@plt>:
    68d8:	add	ip, pc, #0, 12
    68dc:	add	ip, ip, #96, 20	; 0x60000
    68e0:	ldr	pc, [ip, #652]!	; 0x28c

000068e4 <access@plt>:
    68e4:	add	ip, pc, #0, 12
    68e8:	add	ip, ip, #96, 20	; 0x60000
    68ec:	ldr	pc, [ip, #644]!	; 0x284

000068f0 <fclose@plt>:
    68f0:	add	ip, pc, #0, 12
    68f4:	add	ip, ip, #96, 20	; 0x60000
    68f8:	ldr	pc, [ip, #636]!	; 0x27c

000068fc <llistxattr@plt>:
    68fc:			; <UNDEFINED> instruction: 0xe7fd4778
    6900:	add	ip, pc, #0, 12
    6904:	add	ip, ip, #96, 20	; 0x60000
    6908:	ldr	pc, [ip, #624]!	; 0x270

0000690c <pipe@plt>:
    690c:	add	ip, pc, #0, 12
    6910:	add	ip, ip, #96, 20	; 0x60000
    6914:	ldr	pc, [ip, #616]!	; 0x268

00006918 <lgetxattr@plt>:
    6918:			; <UNDEFINED> instruction: 0xe7fd4778
    691c:	add	ip, pc, #0, 12
    6920:	add	ip, ip, #96, 20	; 0x60000
    6924:	ldr	pc, [ip, #604]!	; 0x25c

00006928 <strtok@plt>:
    6928:			; <UNDEFINED> instruction: 0xe7fd4778
    692c:	add	ip, pc, #0, 12
    6930:	add	ip, ip, #96, 20	; 0x60000
    6934:	ldr	pc, [ip, #592]!	; 0x250

00006938 <fcntl64@plt>:
    6938:			; <UNDEFINED> instruction: 0xe7fd4778
    693c:	add	ip, pc, #0, 12
    6940:	add	ip, ip, #96, 20	; 0x60000
    6944:	ldr	pc, [ip, #580]!	; 0x244

00006948 <mallinfo@plt>:
    6948:	add	ip, pc, #0, 12
    694c:	add	ip, ip, #96, 20	; 0x60000
    6950:	ldr	pc, [ip, #572]!	; 0x23c

00006954 <__syslog_chk@plt>:
    6954:	add	ip, pc, #0, 12
    6958:	add	ip, ip, #96, 20	; 0x60000
    695c:	ldr	pc, [ip, #564]!	; 0x234

00006960 <setlocale@plt>:
    6960:	add	ip, pc, #0, 12
    6964:	add	ip, ip, #96, 20	; 0x60000
    6968:	ldr	pc, [ip, #556]!	; 0x22c

0000696c <sigemptyset@plt>:
    696c:	add	ip, pc, #0, 12
    6970:	add	ip, ip, #96, 20	; 0x60000
    6974:	ldr	pc, [ip, #548]!	; 0x224

00006978 <fallocate64@plt>:
    6978:	add	ip, pc, #0, 12
    697c:	add	ip, ip, #96, 20	; 0x60000
    6980:	ldr	pc, [ip, #540]!	; 0x21c

00006984 <fork@plt>:
    6984:	add	ip, pc, #0, 12
    6988:	add	ip, ip, #96, 20	; 0x60000
    698c:	ldr	pc, [ip, #532]!	; 0x214

00006990 <putenv@plt>:
    6990:	add	ip, pc, #0, 12
    6994:	add	ip, ip, #96, 20	; 0x60000
    6998:	ldr	pc, [ip, #524]!	; 0x20c

0000699c <getnameinfo@plt>:
    699c:	add	ip, pc, #0, 12
    69a0:	add	ip, ip, #96, 20	; 0x60000
    69a4:	ldr	pc, [ip, #516]!	; 0x204

000069a8 <acl_get_qualifier@plt>:
    69a8:	add	ip, pc, #0, 12
    69ac:	add	ip, ip, #96, 20	; 0x60000
    69b0:	ldr	pc, [ip, #508]!	; 0x1fc

000069b4 <strrchr@plt>:
    69b4:	add	ip, pc, #0, 12
    69b8:	add	ip, ip, #96, 20	; 0x60000
    69bc:	ldr	pc, [ip, #500]!	; 0x1f4

000069c0 <listen@plt>:
    69c0:	add	ip, pc, #0, 12
    69c4:	add	ip, ip, #96, 20	; 0x60000
    69c8:	ldr	pc, [ip, #492]!	; 0x1ec

000069cc <acl_get_perm@plt>:
    69cc:	add	ip, pc, #0, 12
    69d0:	add	ip, ip, #96, 20	; 0x60000
    69d4:	ldr	pc, [ip, #484]!	; 0x1e4

000069d8 <nl_langinfo@plt>:
    69d8:	add	ip, pc, #0, 12
    69dc:	add	ip, ip, #96, 20	; 0x60000
    69e0:	ldr	pc, [ip, #476]!	; 0x1dc

000069e4 <lchown@plt>:
    69e4:			; <UNDEFINED> instruction: 0xe7fd4778
    69e8:	add	ip, pc, #0, 12
    69ec:	add	ip, ip, #96, 20	; 0x60000
    69f0:	ldr	pc, [ip, #464]!	; 0x1d0

000069f4 <fputc@plt>:
    69f4:	add	ip, pc, #0, 12
    69f8:	add	ip, ip, #96, 20	; 0x60000
    69fc:	ldr	pc, [ip, #456]!	; 0x1c8

00006a00 <symlink@plt>:
    6a00:			; <UNDEFINED> instruction: 0xe7fd4778
    6a04:	add	ip, pc, #0, 12
    6a08:	add	ip, ip, #96, 20	; 0x60000
    6a0c:	ldr	pc, [ip, #444]!	; 0x1bc

00006a10 <setuid@plt>:
    6a10:	add	ip, pc, #0, 12
    6a14:	add	ip, ip, #96, 20	; 0x60000
    6a18:	ldr	pc, [ip, #436]!	; 0x1b4

00006a1c <clearerr@plt>:
    6a1c:	add	ip, pc, #0, 12
    6a20:	add	ip, ip, #96, 20	; 0x60000
    6a24:	ldr	pc, [ip, #428]!	; 0x1ac

00006a28 <readdir64@plt>:
    6a28:	add	ip, pc, #0, 12
    6a2c:	add	ip, ip, #96, 20	; 0x60000
    6a30:	ldr	pc, [ip, #420]!	; 0x1a4

00006a34 <openlog@plt>:
    6a34:			; <UNDEFINED> instruction: 0xe7fd4778
    6a38:	add	ip, pc, #0, 12
    6a3c:	add	ip, ip, #96, 20	; 0x60000
    6a40:	ldr	pc, [ip, #408]!	; 0x198

00006a44 <getgroups@plt>:
    6a44:	add	ip, pc, #0, 12
    6a48:	add	ip, ip, #96, 20	; 0x60000
    6a4c:	ldr	pc, [ip, #400]!	; 0x190

00006a50 <getsockname@plt>:
    6a50:	add	ip, pc, #0, 12
    6a54:	add	ip, ip, #96, 20	; 0x60000
    6a58:	ldr	pc, [ip, #392]!	; 0x188

00006a5c <fopen64@plt>:
    6a5c:	add	ip, pc, #0, 12
    6a60:	add	ip, ip, #96, 20	; 0x60000
    6a64:	ldr	pc, [ip, #384]!	; 0x180

00006a68 <qsort@plt>:
    6a68:			; <UNDEFINED> instruction: 0xe7fd4778
    6a6c:	add	ip, pc, #0, 12
    6a70:	add	ip, ip, #96, 20	; 0x60000
    6a74:	ldr	pc, [ip, #372]!	; 0x174

00006a78 <getpeername@plt>:
    6a78:	add	ip, pc, #0, 12
    6a7c:	add	ip, ip, #96, 20	; 0x60000
    6a80:	ldr	pc, [ip, #364]!	; 0x16c

00006a84 <strpbrk@plt>:
    6a84:	add	ip, pc, #0, 12
    6a88:	add	ip, ip, #96, 20	; 0x60000
    6a8c:	ldr	pc, [ip, #356]!	; 0x164

00006a90 <freeaddrinfo@plt>:
    6a90:	add	ip, pc, #0, 12
    6a94:	add	ip, ip, #96, 20	; 0x60000
    6a98:	ldr	pc, [ip, #348]!	; 0x15c

00006a9c <poptGetNextOpt@plt>:
    6a9c:	add	ip, pc, #0, 12
    6aa0:	add	ip, ip, #96, 20	; 0x60000
    6aa4:	ldr	pc, [ip, #340]!	; 0x154

00006aa8 <getaddrinfo@plt>:
    6aa8:	add	ip, pc, #0, 12
    6aac:	add	ip, ip, #96, 20	; 0x60000
    6ab0:	ldr	pc, [ip, #332]!	; 0x14c

00006ab4 <socket@plt>:
    6ab4:	add	ip, pc, #0, 12
    6ab8:	add	ip, ip, #96, 20	; 0x60000
    6abc:	ldr	pc, [ip, #324]!	; 0x144

00006ac0 <umask@plt>:
    6ac0:	add	ip, pc, #0, 12
    6ac4:	add	ip, ip, #96, 20	; 0x60000
    6ac8:	ldr	pc, [ip, #316]!	; 0x13c

00006acc <chmod@plt>:
    6acc:	add	ip, pc, #0, 12
    6ad0:	add	ip, ip, #96, 20	; 0x60000
    6ad4:	ldr	pc, [ip, #308]!	; 0x134

00006ad8 <gethostbyname@plt>:
    6ad8:	add	ip, pc, #0, 12
    6adc:	add	ip, ip, #96, 20	; 0x60000
    6ae0:	ldr	pc, [ip, #300]!	; 0x12c

00006ae4 <poptGetArgs@plt>:
    6ae4:	add	ip, pc, #0, 12
    6ae8:	add	ip, ip, #96, 20	; 0x60000
    6aec:	ldr	pc, [ip, #292]!	; 0x124

00006af0 <__xstat64@plt>:
    6af0:			; <UNDEFINED> instruction: 0xe7fd4778
    6af4:	add	ip, pc, #0, 12
    6af8:	add	ip, ip, #96, 20	; 0x60000
    6afc:	ldr	pc, [ip, #280]!	; 0x118

00006b00 <__xmknod@plt>:
    6b00:	add	ip, pc, #0, 12
    6b04:	add	ip, ip, #96, 20	; 0x60000
    6b08:	ldr	pc, [ip, #272]!	; 0x110

00006b0c <strncmp@plt>:
    6b0c:	add	ip, pc, #0, 12
    6b10:	add	ip, ip, #96, 20	; 0x60000
    6b14:	ldr	pc, [ip, #264]!	; 0x108

00006b18 <abort@plt>:
    6b18:	add	ip, pc, #0, 12
    6b1c:	add	ip, ip, #96, 20	; 0x60000
    6b20:	ldr	pc, [ip, #256]!	; 0x100

00006b24 <getc@plt>:
    6b24:	add	ip, pc, #0, 12
    6b28:	add	ip, ip, #96, 20	; 0x60000
    6b2c:	ldr	pc, [ip, #248]!	; 0xf8

00006b30 <poptGetOptArg@plt>:
    6b30:	add	ip, pc, #0, 12
    6b34:	add	ip, ip, #96, 20	; 0x60000
    6b38:	ldr	pc, [ip, #240]!	; 0xf0

00006b3c <close@plt>:
    6b3c:	add	ip, pc, #0, 12
    6b40:	add	ip, ip, #96, 20	; 0x60000
    6b44:	ldr	pc, [ip, #232]!	; 0xe8

00006b48 <__lxstat64@plt>:
    6b48:			; <UNDEFINED> instruction: 0xe7fd4778
    6b4c:	add	ip, pc, #0, 12
    6b50:	add	ip, ip, #96, 20	; 0x60000
    6b54:	ldr	pc, [ip, #220]!	; 0xdc

00006b58 <connect@plt>:
    6b58:	add	ip, pc, #0, 12
    6b5c:	add	ip, ip, #96, 20	; 0x60000
    6b60:	ldr	pc, [ip, #212]!	; 0xd4

00006b64 <closedir@plt>:
    6b64:	add	ip, pc, #0, 12
    6b68:	add	ip, ip, #96, 20	; 0x60000
    6b6c:	ldr	pc, [ip, #204]!	; 0xcc

00006b70 <getgrgid@plt>:
    6b70:	add	ip, pc, #0, 12
    6b74:	add	ip, ip, #96, 20	; 0x60000
    6b78:	ldr	pc, [ip, #196]!	; 0xc4

00006b7c <getgrnam@plt>:
    6b7c:	add	ip, pc, #0, 12
    6b80:	add	ip, ip, #96, 20	; 0x60000
    6b84:	ldr	pc, [ip, #188]!	; 0xbc

00006b88 <__snprintf_chk@plt>:
    6b88:	add	ip, pc, #0, 12
    6b8c:	add	ip, ip, #96, 20	; 0x60000
    6b90:	ldr	pc, [ip, #180]!	; 0xb4

00006b94 <strspn@plt>:
    6b94:	add	ip, pc, #0, 12
    6b98:	add	ip, ip, #96, 20	; 0x60000
    6b9c:	ldr	pc, [ip, #172]!	; 0xac

00006ba0 <__assert_fail@plt>:
    6ba0:	add	ip, pc, #0, 12
    6ba4:	add	ip, ip, #96, 20	; 0x60000
    6ba8:	ldr	pc, [ip, #164]!	; 0xa4

00006bac <acl_free@plt>:
    6bac:			; <UNDEFINED> instruction: 0xe7fd4778
    6bb0:	add	ip, pc, #0, 12
    6bb4:	add	ip, ip, #96, 20	; 0x60000
    6bb8:	ldr	pc, [ip, #152]!	; 0x98

00006bbc <fchmod@plt>:
    6bbc:	add	ip, pc, #0, 12
    6bc0:	add	ip, ip, #96, 20	; 0x60000
    6bc4:	ldr	pc, [ip, #144]!	; 0x90

Disassembly of section .text:

00006bc8 <.text>:
    6bc8:	svcmi	0x00f0e92d
    6bcc:	cfstr32pl	mvfx15, [r2, #-692]	; 0xfffffd4c
    6bd0:			; <UNDEFINED> instruction: 0xf8dfb083
    6bd4:			; <UNDEFINED> instruction: 0xf8dfcc48
    6bd8:			; <UNDEFINED> instruction: 0xf10d7c48
    6bdc:	ldrbtmi	r0, [ip], #2696	; 0xa88
    6be0:	streq	pc, [r4, #-426]!	; 0xfffffe56
    6be4:			; <UNDEFINED> instruction: 0xf50d9011
    6be8:			; <UNDEFINED> instruction: 0xf8df5202
    6bec:			; <UNDEFINED> instruction: 0x46034c38
    6bf0:	andvc	pc, r7, ip, asr r8	; <UNPREDICTABLE>
    6bf4:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    6bf8:	ldmdavs	pc!, {r2, r9, ip, sp}	; <UNPREDICTABLE>
    6bfc:			; <UNDEFINED> instruction: 0xf04f6017
    6c00:	movwls	r0, #26368	; 0x6700
    6c04:	strtmi	r9, [r3], r8, lsl #2
    6c08:			; <UNDEFINED> instruction: 0xf7ff9110
    6c0c:			; <UNDEFINED> instruction: 0xf8dfeeb0
    6c10:	andcs	r1, r0, #24, 24	; 0x1800
    6c14:	strcs	r2, [r1, -sl]
    6c18:			; <UNDEFINED> instruction: 0xf84b4479
    6c1c:	ldrbmi	r1, [r9], -r4, lsr #30
    6c20:	adcvc	pc, r8, r4, asr #17
    6c24:	ldc	7, cr15, [r6], #1020	; 0x3fc
    6c28:	strtmi	r2, [r8], -sl, lsl #2
    6c2c:	blls	fff44fb0 <full_module_path@@Base+0xffecba48>
    6c30:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    6c34:	blgt	ffe44fb8 <full_module_path@@Base+0xffdcba50>
    6c38:	ldrbmi	r2, [r9], -r0, lsl #4
    6c3c:	ldrbtmi	r2, [ip], #12
    6c40:	eorgt	pc, r4, r4, asr #17
    6c44:	stc	7, cr15, [r6], #1020	; 0x3fc
    6c48:	strtmi	r2, [r8], -ip, lsl #2
    6c4c:	ldc	7, cr15, [r2, #-1020]!	; 0xfffffc04
    6c50:	blgt	ff844fd4 <full_module_path@@Base+0xff7cba6c>
    6c54:	ldrbmi	r2, [r9], -r0, lsl #4
    6c58:	ldrbtmi	r2, [ip], #17
    6c5c:	eorgt	pc, r4, r4, asr #17
    6c60:	ldc	7, cr15, [r8], {255}	; 0xff
    6c64:			; <UNDEFINED> instruction: 0x46282111
    6c68:	stc	7, cr15, [r4, #-1020]!	; 0xfffffc04
    6c6c:			; <UNDEFINED> instruction: 0xf7ff2000
    6c70:	ldrbtmi	lr, [r9], #3008	; 0xbc0
    6c74:			; <UNDEFINED> instruction: 0x6120ae12
    6c78:	mrrc	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    6c7c:	blcs	fee45000 <full_module_path@@Base+0xfedcba98>
    6c80:	movweq	pc, #33190	; 0x81a6	; <UNPREDICTABLE>
    6c84:			; <UNDEFINED> instruction: 0xf8599305
    6c88:	movwls	r3, #16386	; 0x4002
    6c8c:			; <UNDEFINED> instruction: 0xf7ff6018
    6c90:			; <UNDEFINED> instruction: 0xf8dfec7c
    6c94:	blls	111b3c <full_module_path@@Base+0x985d4>
    6c98:	blgt	fe94501c <full_module_path@@Base+0xfe8cbab4>
    6c9c:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    6ca0:	blx	fec60d0c <full_module_path@@Base+0xfebe77a4>
    6ca4:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
    6ca8:	addcs	r6, r8, #16
    6cac:	andcc	pc, ip, r9, asr r8	; <UNPREDICTABLE>
    6cb0:	bleq	fe445034 <full_module_path@@Base+0xfe3cbacc>
    6cb4:	tstcs	r0, r9, lsl r0
    6cb8:	andeq	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    6cbc:	ldcl	7, cr15, [r8, #1020]	; 0x3fc
    6cc0:	stccs	8, cr15, [r4], {86}	; 0x56
    6cc4:	vqsub.u8	d20, d16, d26
    6cc8:	andcs	r8, r0, sp, ror #12
    6ccc:	stmdaeq	r4, {r1, r2, r5, r7, r8, ip, sp, lr, pc}
    6cd0:	mrc	7, 7, APSR_nzcv, cr6, cr15, {7}
    6cd4:	adcseq	pc, r0, r4, asr #17
    6cd8:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
    6cdc:	blne	1a45060 <full_module_path@@Base+0x19cbaf8>
    6ce0:	ldrbtmi	r2, [r9], #-0
    6ce4:	mrc	7, 1, APSR_nzcv, cr12, cr15, {7}
    6ce8:	strbmi	r9, [r0], -r5, lsl #18
    6cec:			; <UNDEFINED> instruction: 0xffdaf01f
    6cf0:			; <UNDEFINED> instruction: 0xf0002800
    6cf4:			; <UNDEFINED> instruction: 0xf8df8661
    6cf8:	andcs	ip, r0, #84, 22	; 0x15000
    6cfc:	andcs	r4, r2, r9, asr r6
    6d00:	andcc	pc, ip, r9, asr r8	; <UNPREDICTABLE>
    6d04:	rsbvs	r9, r3, #4, 6	; 0x10000000
    6d08:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    6d0c:	strtmi	r2, [r8], -r2, lsl #2
    6d10:	ldcl	7, cr15, [r0], {255}	; 0xff
    6d14:	andcs	r9, r0, #4, 22	; 0x1000
    6d18:			; <UNDEFINED> instruction: 0x46384659
    6d1c:			; <UNDEFINED> instruction: 0xf7ff6263
    6d20:			; <UNDEFINED> instruction: 0x4639ec3a
    6d24:			; <UNDEFINED> instruction: 0xf7ff4628
    6d28:	blls	142048 <full_module_path@@Base+0xc8ae0>
    6d2c:	ldrbmi	r2, [r9], -r0, lsl #4
    6d30:	rsbvs	r2, r3, #15
    6d34:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    6d38:	strtmi	r2, [r8], -pc, lsl #2
    6d3c:	ldc	7, cr15, [sl], #1020	; 0x3fc
    6d40:	andcs	r4, r0, #42991616	; 0x2900000
    6d44:			; <UNDEFINED> instruction: 0xf7ff4638
    6d48:	andcs	lr, r0, #244, 20	; 0xf4000
    6d4c:	andcs	r4, sp, r9, asr r6
    6d50:			; <UNDEFINED> instruction: 0xf7ff6267
    6d54:	ldrbmi	lr, [r9], -r0, lsr #24
    6d58:	andscs	r2, r9, r0, lsl #4
    6d5c:			; <UNDEFINED> instruction: 0xf7ff6267
    6d60:	tstcs	r0, sl, lsl ip
    6d64:			; <UNDEFINED> instruction: 0xf0154608
    6d68:			; <UNDEFINED> instruction: 0xf8dffd03
    6d6c:			; <UNDEFINED> instruction: 0xf8593ae4
    6d70:	movwls	r3, #28675	; 0x7003
    6d74:	blcs	20de8 <fchmod@plt+0x1a22c>
    6d78:	addhi	pc, r3, r0, asr #32
    6d7c:	bcc	ff545100 <full_module_path@@Base+0xff4cbb98>
    6d80:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    6d84:	ldmdavs	fp, {r1, r2, r8, r9, ip, pc}
    6d88:			; <UNDEFINED> instruction: 0xf0402b00
    6d8c:			; <UNDEFINED> instruction: 0xf8df80c3
    6d90:			; <UNDEFINED> instruction: 0xf8593ac8
    6d94:	stmdavs	r3!, {r0, r1, lr}
    6d98:			; <UNDEFINED> instruction: 0xf0402b00
    6d9c:			; <UNDEFINED> instruction: 0xf8df8083
    6da0:			; <UNDEFINED> instruction: 0xf8593abc
    6da4:	ldmdavs	fp, {r0, r1, ip, sp}
    6da8:			; <UNDEFINED> instruction: 0xf0402b00
    6dac:			; <UNDEFINED> instruction: 0xf856830b
    6db0:			; <UNDEFINED> instruction: 0xf1bbbc04
    6db4:	vpmax.f32	d16, d0, d0
    6db8:			; <UNDEFINED> instruction: 0xf8568608
    6dbc:	ldrmi	r3, [sl], -r8, lsl #24
    6dc0:	movwcs	r9, #772	; 0x304
    6dc4:	ldccc	8, cr15, [ip], #-296	; 0xfffffed8
    6dc8:	stcls	8, cr6, [r4], {16}
    6dcc:			; <UNDEFINED> instruction: 0xf7ffb148
    6dd0:	eorvs	lr, r0, r2, asr fp
    6dd4:			; <UNDEFINED> instruction: 0xf0002800
    6dd8:			; <UNDEFINED> instruction: 0xf8548152
    6ddc:	stmdacs	r0, {r2, r8, r9, sl, fp}
    6de0:			; <UNDEFINED> instruction: 0xf8dfd1f5
    6de4:			; <UNDEFINED> instruction: 0xf8593a70
    6de8:	movwls	r3, #24579	; 0x6003
    6dec:	movwls	r6, #34843	; 0x881b
    6df0:			; <UNDEFINED> instruction: 0xf0402b00
    6df4:			; <UNDEFINED> instruction: 0xf8df817c
    6df8:			; <UNDEFINED> instruction: 0xf1aa3a68
    6dfc:	stflss	f0, [r4], {60}	; 0x3c
    6e00:			; <UNDEFINED> instruction: 0xf8599105
    6e04:	stmdavs	r0!, {r0, r1, pc}
    6e08:			; <UNDEFINED> instruction: 0xf01f4642
    6e0c:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    6e10:	msrhi	CPSR_f, #0
    6e14:			; <UNDEFINED> instruction: 0xf10b9a08
    6e18:	blcc	57c20 <_dist_code@@Base+0x5078>
    6e1c:	svceq	0x0001f1bb
    6e20:	ldccs	8, cr15, [r0], #-296	; 0xfffffed8
    6e24:	eorvs	r4, r0, r2, lsr #12
    6e28:	orreq	lr, r3, r2, lsl #22
    6e2c:	ldrteq	pc, [r0], #-426	; 0xfffffe56	; <UNPREDICTABLE>
    6e30:	andle	r9, r5, sl, lsl #2
    6e34:	eoreq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    6e38:	blcs	ea4e4c <full_module_path@@Base+0xe2b8e4>
    6e3c:	cmphi	r3, #64	; 0x40	; <UNPREDICTABLE>
    6e40:	bcc	8451c4 <full_module_path@@Base+0x7cbc5c>
    6e44:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    6e48:	stmdacs	r0, {r3, r4, fp, sp, lr}
    6e4c:	adchi	pc, r2, r0
    6e50:	blcs	24e64 <fchmod@plt+0x1e2a8>
    6e54:	addshi	pc, lr, r0
    6e58:	ldcne	8, cr15, [ip], #-360	; 0xfffffe98
    6e5c:	b	5c4e60 <full_module_path@@Base+0x54b8f8>
    6e60:			; <UNDEFINED> instruction: 0xf0002800
    6e64:			; <UNDEFINED> instruction: 0xf8df8097
    6e68:	andcs	r1, r3, r0, lsl #20
    6e6c:			; <UNDEFINED> instruction: 0xf01b4479
    6e70:			; <UNDEFINED> instruction: 0xf8dff9c3
    6e74:	vst2.<illegal width 64>	{d17,d19}, [pc :256], r8
    6e78:	andcs	r6, r1, r4, lsr #5
    6e7c:			; <UNDEFINED> instruction: 0xf0104479
    6e80:			; <UNDEFINED> instruction: 0xf8dffc3f
    6e84:			; <UNDEFINED> instruction: 0xf85929d4
    6e88:	stmdavs	r2!, {r1, lr}
    6e8c:			; <UNDEFINED> instruction: 0xf0002a00
    6e90:	blcs	271f8 <fchmod@plt+0x2063c>
    6e94:			; <UNDEFINED> instruction: 0xf8dfda06
    6e98:	andcs	r3, r1, #216, 18	; 0x360000
    6e9c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    6ea0:			; <UNDEFINED> instruction: 0xe778601a
    6ea4:			; <UNDEFINED> instruction: 0xf90ef009
    6ea8:	blcs	20f3c <fchmod@plt+0x1a380>
    6eac:	svcge	0x007ff43f
    6eb0:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6eb4:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    6eb8:	blcs	20f0c <fchmod@plt+0x1a350>
    6ebc:	rscshi	pc, r3, r0, asr #32
    6ec0:	stccc	8, cr15, [r4], {86}	; 0x56
    6ec4:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    6ec8:	andcs	r8, r0, r0, lsl #11
    6ecc:	blx	ffdc2f26 <full_module_path@@Base+0xffd499be>
    6ed0:			; <UNDEFINED> instruction: 0xf0142001
    6ed4:			; <UNDEFINED> instruction: 0xf8dffbf3
    6ed8:			; <UNDEFINED> instruction: 0xf8593984
    6edc:	ldmdavs	r8, {r0, r1, ip, sp}
    6ee0:			; <UNDEFINED> instruction: 0xf0002800
    6ee4:	smlabbcs	r1, r0, r5, r8
    6ee8:			; <UNDEFINED> instruction: 0xf0342000
    6eec:			; <UNDEFINED> instruction: 0xf8dff85f
    6ef0:			; <UNDEFINED> instruction: 0xf50d1988
    6ef4:			; <UNDEFINED> instruction: 0xf8df5302
    6ef8:	movwcc	r2, #18728	; 0x4928
    6efc:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    6f00:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    6f04:			; <UNDEFINED> instruction: 0xf0404051
    6f08:			; <UNDEFINED> instruction: 0xf50d8573
    6f0c:	andlt	r5, r3, r2, lsl #26
    6f10:	svchi	0x00f0e8bd
    6f14:	stmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6f18:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    6f1c:	svccs	0x00006827
    6f20:			; <UNDEFINED> instruction: 0xf8dfd1c0
    6f24:			; <UNDEFINED> instruction: 0xf8df3958
    6f28:			; <UNDEFINED> instruction: 0xf8591958
    6f2c:	ldrbtmi	r5, [r9], #-3
    6f30:			; <UNDEFINED> instruction: 0xf7ff6828
    6f34:			; <UNDEFINED> instruction: 0xb328e9ac
    6f38:	ldrtmi	r6, [r9], -r8, lsr #16
    6f3c:	sbcvc	pc, r0, #1325400064	; 0x4f000000
    6f40:			; <UNDEFINED> instruction: 0xf93ef01a
    6f44:	ldmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6f48:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    6f4c:	andsvs	r2, r8, r0, lsl #16
    6f50:	strhi	pc, [r5, #704]	; 0x2c0
    6f54:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
    6f58:			; <UNDEFINED> instruction: 0xf0002b00
    6f5c:			; <UNDEFINED> instruction: 0xf02b808d
    6f60:	blls	206eb4 <full_module_path@@Base+0x18d94c>
    6f64:	blcs	20fd8 <fchmod@plt+0x1a41c>
    6f68:			; <UNDEFINED> instruction: 0xe714db95
    6f6c:	stmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6f70:	ldmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6f74:	andpl	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    6f78:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
    6f7c:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f80:	cmnle	r0, r0, lsl #16
    6f84:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6f88:	ldrmi	r2, [r0], -r0, lsl #4
    6f8c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    6f90:	bfi	r6, sl, #0, #32
    6f94:	ldmcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6f98:			; <UNDEFINED> instruction: 0xf8d82100
    6f9c:			; <UNDEFINED> instruction: 0xf8593000
    6fa0:	eorvs	r5, r9, r2
    6fa4:			; <UNDEFINED> instruction: 0xf0002b00
    6fa8:			; <UNDEFINED> instruction: 0xf8df824b
    6fac:			; <UNDEFINED> instruction: 0xf8df28e4
    6fb0:			; <UNDEFINED> instruction: 0xf85918e4
    6fb4:	ldrbtmi	r4, [r9], #-2
    6fb8:	bcs	21048 <fchmod@plt+0x1a48c>
    6fbc:	andcs	fp, r1, #20, 30	; 0x50
    6fc0:	rscscc	pc, pc, #79	; 0x4f
    6fc4:	adcscs	pc, r4, r1, asr #17
    6fc8:	svceq	0x0001f1bb
    6fcc:	ldccc	8, cr15, [r0], #-296	; 0xfffffed8
    6fd0:	sbcshi	pc, r7, r0
    6fd4:	stmiacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6fd8:	mrcge	12, 0, sl, cr5, cr6, {0}
    6fdc:	bls	301718 <full_module_path@@Base+0x2881b0>
    6fe0:	movwls	r4, #38011	; 0x947b
    6fe4:	strcs	r9, [r1, -r4, lsl #22]
    6fe8:	ssatmi	r1, #11, sp, lsl #26
    6fec:	ldrdeq	pc, [r0], -sl
    6ff0:	ldrtmi	r4, [r1], -r2, lsr #12
    6ff4:			; <UNDEFINED> instruction: 0xf01f46d1
    6ff8:			; <UNDEFINED> instruction: 0xf10afe03
    6ffc:	strmi	r0, [r5], -r4, lsl #20
    7000:			; <UNDEFINED> instruction: 0xf0002800
    7004:	ldmdavs	r0!, {r0, r1, r3, r4, r6, r7, r8, r9, pc}
    7008:	teqlt	r1, r1, lsl #16
    700c:	ldmdavs	r9, {r0, r2, r8, r9, fp, ip, pc}
    7010:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7014:			; <UNDEFINED> instruction: 0xf0402800
    7018:			; <UNDEFINED> instruction: 0xf8d883f4
    701c:	stmdavs	r1!, {}	; <UNPREDICTABLE>
    7020:			; <UNDEFINED> instruction: 0xf0404288
    7024:	stmdblt	r0!, {r1, r2, r3, r4, r6, r7, r8, r9, pc}
    7028:	blls	2650d4 <full_module_path@@Base+0x1ebb6c>
    702c:	svclt	0x00082900
    7030:	smladcc	r1, sp, r6, r4
    7034:	stcpl	8, cr15, [r4], {74}	; 0x4a
    7038:	bicsle	r4, r7, pc, asr r5
    703c:	bls	3017b8 <full_module_path@@Base+0x288250>
    7040:	stmdbls	r8, {r0, r1, r2, r3, r4, r7, sp, lr, pc}
    7044:			; <UNDEFINED> instruction: 0xf8d89806
    7048:			; <UNDEFINED> instruction: 0xf02c2000
    704c:			; <UNDEFINED> instruction: 0xf8dff85d
    7050:			; <UNDEFINED> instruction: 0xf8593804
    7054:	movwls	r3, #24579	; 0x6003
    7058:	blcs	210cc <fchmod@plt+0x1a510>
    705c:			; <UNDEFINED> instruction: 0xf8dfd186
    7060:			; <UNDEFINED> instruction: 0xf859381c
    7064:	blls	1db078 <full_module_path@@Base+0x161b10>
    7068:	ldmdavs	pc, {r3, r5, fp, sp, lr}	; <UNPREDICTABLE>
    706c:	movtcs	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    7070:	svclt	0x00182f00
    7074:			; <UNDEFINED> instruction: 0xe760461f
    7078:			; <UNDEFINED> instruction: 0xff08f02b
    707c:			; <UNDEFINED> instruction: 0xf8dfe771
    7080:	vtst.8	d18, d0, d12
    7084:			; <UNDEFINED> instruction: 0xf8df43ec
    7088:	andcs	r1, r3, r8, lsl r8
    708c:	ldrcs	r4, [r6, #-1146]	; 0xfffffb86
    7090:			; <UNDEFINED> instruction: 0xf01b4479
    7094:			; <UNDEFINED> instruction: 0xf8dff8b1
    7098:	strtmi	r1, [r8], -ip, lsl #16
    709c:	addvs	pc, sp, #64, 4
    70a0:			; <UNDEFINED> instruction: 0xf0104479
    70a4:	blls	185d60 <full_module_path@@Base+0x10c7f8>
    70a8:			; <UNDEFINED> instruction: 0xf8cd2100
    70ac:	strcs	r8, [r1, #-8]
    70b0:	strcs	r9, [r2, -r3, lsl #2]
    70b4:	strmi	r9, [r8], -r1, lsl #6
    70b8:	vst3.8	{d25,d27,d29}, [pc], r0
    70bc:	andsvs	r5, r7, r0, lsl #7
    70c0:	addpl	pc, r4, #54525952	; 0x3400000
    70c4:			; <UNDEFINED> instruction: 0xf0253204
    70c8:	stmdbls	r5, {r0, r3, sl, fp, ip, sp, lr, pc}
    70cc:			; <UNDEFINED> instruction: 0xf01f4640
    70d0:	stmdacs	r0, {r0, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    70d4:	strthi	pc, [lr], #0
    70d8:	stclt	8, cr15, [r4], {86}	; 0x56
    70dc:	svceq	0x0000f1bb
    70e0:	ldrbthi	pc, [r3], #-832	; 0xfffffcc0	; <UNPREDICTABLE>
    70e4:	blcs	21178 <fchmod@plt+0x1a5bc>
    70e8:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    70ec:			; <UNDEFINED> instruction: 0xf8dfe665
    70f0:			; <UNDEFINED> instruction: 0xf1aa17b8
    70f4:			; <UNDEFINED> instruction: 0xf8df003c
    70f8:			; <UNDEFINED> instruction: 0xf10b2768
    70fc:	ldrbtmi	r4, [r9], #-896	; 0xfffffc80
    7100:	strcs	r9, [r1], #-5
    7104:			; <UNDEFINED> instruction: 0xf8c13b01
    7108:			; <UNDEFINED> instruction: 0x460140b8
    710c:	andhi	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    7110:			; <UNDEFINED> instruction: 0xf8529a04
    7114:	bl	871a8 <full_module_path@@Base+0xdc40>
    7118:	strbmi	r0, [r2], -r3, lsl #7
    711c:			; <UNDEFINED> instruction: 0xf01f930a
    7120:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    7124:	ldrbthi	pc, [sl], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    7128:			; <UNDEFINED> instruction: 0x3760f8df
    712c:	strls	r9, [r8], #-2570	; 0xfffff5f6
    7130:			; <UNDEFINED> instruction: 0xf8599204
    7134:			; <UNDEFINED> instruction: 0xf8d85003
    7138:	blcs	13140 <fchmod@plt+0xc584>
    713c:	sbcshi	pc, pc, #0
    7140:			; <UNDEFINED> instruction: 0xf04f682a
    7144:	mvnlt	r0, r1, lsl #22
    7148:	ldccc	8, cr15, [r0], #-296	; 0xfffffed8
    714c:	blcs	6dd74 <file_old_total@@Base+0x4ac4>
    7150:	bls	2be5b4 <full_module_path@@Base+0x24504c>
    7154:	mrcge	12, 0, sl, cr5, cr6, {0}
    7158:	eorls	pc, r4, sp, asr #17
    715c:	ssatmi	r1, #2, r7, lsl #26
    7160:	ldrmi	r2, [ip], -r1, lsl #10
    7164:			; <UNDEFINED> instruction: 0x464a6838
    7168:			; <UNDEFINED> instruction: 0x46b84631
    716c:	stc2l	0, cr15, [r8, #-124]	; 0xffffff84
    7170:	stmdacs	r0, {r2, r8, r9, sl, ip, sp}
    7174:	strhi	pc, [r2], #-64	; 0xffffffc0
    7178:	adcmi	r3, r5, #4194304	; 0x400000
    717c:			; <UNDEFINED> instruction: 0xf8ddd1f2
    7180:			; <UNDEFINED> instruction: 0xf8df9024
    7184:	ldrbtmi	r3, [fp], #-1832	; 0xfffff8d8
    7188:	ldrsbtvs	pc, [r4], r3	; <UNPREDICTABLE>
    718c:	vmull.p8	q9, d0, d0
    7190:			; <UNDEFINED> instruction: 0xf8df81cb
    7194:	blx	fed94e0c <full_module_path@@Base+0xfed1b8a4>
    7198:	ldmdbeq	r6!, {r1, r2, r7, r9, sl, ip, sp, lr, pc}^
    719c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    71a0:	blcs	21214 <fchmod@plt+0x1a658>
    71a4:	strcs	fp, [r0], -r8, lsl #30
    71a8:			; <UNDEFINED> instruction: 0xf0402e00
    71ac:			; <UNDEFINED> instruction: 0xf8df844c
    71b0:			; <UNDEFINED> instruction: 0xf8593704
    71b4:	ldmdavs	sp, {r0, r1, ip, sp}
    71b8:			; <UNDEFINED> instruction: 0xf0402d00
    71bc:			; <UNDEFINED> instruction: 0xf85a8465
    71c0:	movwls	r3, #39996	; 0x9c3c
    71c4:			; <UNDEFINED> instruction: 0x4618b15b
    71c8:			; <UNDEFINED> instruction: 0xf7ff2140
    71cc:	strdls	lr, [r9], -r4
    71d0:	bls	173678 <full_module_path@@Base+0xfa110>
    71d4:	blpl	851dc <full_module_path@@Base+0xbc74>
    71d8:	andsvs	r6, r0, r3, lsl r8
    71dc:			; <UNDEFINED> instruction: 0xf8df9309
    71e0:			; <UNDEFINED> instruction: 0xf85936d8
    71e4:	movwls	r3, #49155	; 0xc003
    71e8:			; <UNDEFINED> instruction: 0x300af9b3
    71ec:			; <UNDEFINED> instruction: 0xf8df2b01
    71f0:			; <UNDEFINED> instruction: 0xf85936a0
    71f4:	ldcle	0, cr4, [sl, #-12]
    71f8:	bcs	21288 <fchmod@plt+0x1a6cc>
    71fc:	orrshi	pc, r1, r0
    7200:	ldccc	8, cr15, [ip], #-360	; 0xfffffe98
    7204:			; <UNDEFINED> instruction: 0xf0002b00
    7208:	stmdbls	r9, {r0, r3, r7, r8, pc}
    720c:			; <UNDEFINED> instruction: 0xf0002900
    7210:	stmdals	r9, {r1, r7, r8, pc}
    7214:	stmdavs	r9, {r2, r8, fp, ip, pc}
    7218:			; <UNDEFINED> instruction: 0xf0002900
    721c:	stmib	sp, {r0, r3, r4, r5, r6, r8, pc}^
    7220:	andcs	r0, r2, r0, lsl #2
    7224:			; <UNDEFINED> instruction: 0x1694f8df
    7228:			; <UNDEFINED> instruction: 0xf01a4479
    722c:			; <UNDEFINED> instruction: 0xf8dfffe5
    7230:	mulcs	r0, r0, r6
    7234:	ldrbtmi	r9, [fp], #-2566	; 0xfffff5fa
    7238:	ldcne	8, cr15, [ip], #-360	; 0xfffffe98
    723c:	ldmdavs	r2, {r2, r5, fp, sp, lr}
    7240:	ldrsbtcc	pc, [r8], r3	; <UNPREDICTABLE>
    7244:	ldceq	8, cr15, [r0], #-296	; 0xfffffed8
    7248:	stmdaeq	r3, {r1, r4, r6, r9, fp, sp, lr, pc}
    724c:			; <UNDEFINED> instruction: 0xf000910e
    7250:	mrcge	1, 1, r8, cr9, cr6, {3}
    7254:			; <UNDEFINED> instruction: 0xf8df900b
    7258:			; <UNDEFINED> instruction: 0xf85a266c
    725c:	ldrbtmi	r1, [sl], #-3120	; 0xfffff3d0
    7260:			; <UNDEFINED> instruction: 0x3664f8df
    7264:			; <UNDEFINED> instruction: 0xf84a1c48
    7268:			; <UNDEFINED> instruction: 0xf8d20c30
    726c:	ldrbtmi	r2, [fp], #-180	; 0xffffff4c
    7270:	eorcc	pc, r1, r6, asr #16
    7274:			; <UNDEFINED> instruction: 0xf8dfbb42
    7278:			; <UNDEFINED> instruction: 0x465c8654
    727c:	ldrbtmi	r9, [r8], #3844	; 0xf04
    7280:	and	r9, r1, r5, lsl #10
    7284:	andsle	r3, lr, r1, lsl #24
    7288:	mvncc	pc, #64, 4
    728c:	vqsub.u8	d4, d16, d8
    7290:			; <UNDEFINED> instruction: 0xf857822a
    7294:	mcrrne	11, 0, r3, r5, cr4
    7298:	bcs	b65308 <full_module_path@@Base+0xaebda0>
    729c:			; <UNDEFINED> instruction: 0xf846bf1e
    72a0:			; <UNDEFINED> instruction: 0xf84a3020
    72a4:			; <UNDEFINED> instruction: 0x46285c30
    72a8:	bl	1bba60 <full_module_path@@Base+0x1424f8>
    72ac:	strbmi	r0, [r2], -r0, lsl #1
    72b0:			; <UNDEFINED> instruction: 0xf84a2101
    72b4:			; <UNDEFINED> instruction: 0xf7ff5c30
    72b8:	stmdacs	r0, {r4, r6, r7, r8, fp, sp, lr, pc}
    72bc:	orrhi	pc, pc, #192, 4
    72c0:	ldceq	8, cr15, [r0], #-360	; 0xfffffe98
    72c4:	stcls	7, cr14, [r5, #-888]	; 0xfffffc88
    72c8:	tstcs	r0, ip, lsl #20
    72cc:	ldccc	8, cr15, [r0], #-360	; 0xfffffe98
    72d0:			; <UNDEFINED> instruction: 0x200af9b2
    72d4:	eorne	pc, r3, r6, asr #16
    72d8:	vldrle	s4, [r7, #-4]
    72dc:	vstrle	d2, [pc, #-0]	; 72e4 <fchmod@plt+0x728>
    72e0:	strbhi	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    72e4:	ldcge	15, cr1, [r6], {55}	; 0x37
    72e8:			; <UNDEFINED> instruction: 0xf85744f8
    72ec:	strtmi	r3, [sl], -r4, lsl #30
    72f0:	andcs	r4, r7, r1, asr #12
    72f4:			; <UNDEFINED> instruction: 0xff80f01a
    72f8:	strcc	r6, [r1, #-2083]	; 0xfffff7dd
    72fc:	blle	ffd17d78 <full_module_path@@Base+0xffc9e810>
    7300:	ldrbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    7304:	ldrbtmi	r2, [r9], #-7
    7308:			; <UNDEFINED> instruction: 0xff76f01a
    730c:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
    7310:	cmple	sl, r0, lsl #22
    7314:	strbpl	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    7318:			; <UNDEFINED> instruction: 0xf8d5447d
    731c:	blcs	13604 <fchmod@plt+0xca48>
    7320:			; <UNDEFINED> instruction: 0xf8dfd072
    7324:			; <UNDEFINED> instruction: 0xf85935b8
    7328:	ldmdavs	sl, {r0, r1, ip, sp}
    732c:	vmlsl.s8	q9, d0, d0
    7330:			; <UNDEFINED> instruction: 0xf8df80e7
    7334:			; <UNDEFINED> instruction: 0xf02645ac
    7338:			; <UNDEFINED> instruction: 0xf85af963
    733c:			; <UNDEFINED> instruction: 0xf1aa0c30
    7340:	ldrbtmi	r0, [ip], #-820	; 0xfffffccc
    7344:	eorseq	pc, r8, #-2147483606	; 0x8000002a
    7348:	ldrtmi	r9, [r1], -r0, lsl #8
    734c:	blx	1043416 <full_module_path@@Base+0xfc9eae>
    7350:			; <UNDEFINED> instruction: 0xf0084604
    7354:	blls	306e38 <full_module_path@@Base+0x28d8d0>
    7358:			; <UNDEFINED> instruction: 0x4618b113
    735c:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7360:	strcc	pc, [r0, #2271]	; 0x8df
    7364:			; <UNDEFINED> instruction: 0xf8d3447b
    7368:	strhlt	r3, [fp, #-4]
    736c:	bls	26df84 <full_module_path@@Base+0x1f4a1c>
    7370:	ldrbmi	r9, [fp], -r0, lsl #6
    7374:	tsteq	lr, sl, asr r9
    7378:			; <UNDEFINED> instruction: 0xffbcf033
    737c:	blle	58eb98 <full_module_path@@Base+0x515630>
    7380:	strtmi	r9, [r2], -sl, lsl #22
    7384:	blls	22bf8c <full_module_path@@Base+0x1b2a24>
    7388:	tsteq	lr, sl, asr r9
    738c:			; <UNDEFINED> instruction: 0xf94ef018
    7390:	ldrbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    7394:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    7398:	ldmdavs	r8, {r0, r2, r9, sl, lr}
    739c:	svc	0x00bcf7fe
    73a0:	strbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    73a4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    73a8:			; <UNDEFINED> instruction: 0xf7fe6818
    73ac:	stclne	15, cr14, [fp], #-728	; 0xfffffd28
    73b0:	mrcge	4, 3, APSR_nzcv, cr1, cr15, {3}
    73b4:	ldrne	pc, [r8, #-2271]!	; 0xfffff721
    73b8:	addvs	pc, fp, #64, 4
    73bc:	ldrbtmi	r2, [r9], #-5
    73c0:			; <UNDEFINED> instruction: 0xf99ef010
    73c4:	blx	144349c <full_module_path@@Base+0x13c9f34>
    73c8:			; <UNDEFINED> instruction: 0xf1aae591
    73cc:			; <UNDEFINED> instruction: 0xf026042c
    73d0:			; <UNDEFINED> instruction: 0x4620f917
    73d4:			; <UNDEFINED> instruction: 0xf996f014
    73d8:	vmlal.s8	q9, d0, d0
    73dc:	stmdavs	r3!, {r0, r1, r3, r4, r5, r6, r8, r9, pc}^
    73e0:	ldrbtcc	pc, [pc], #79	; 73e8 <fchmod@plt+0x82c>	; <UNPREDICTABLE>
    73e4:	strcs	pc, [ip, #-2271]	; 0xfffff721
    73e8:	stcne	8, cr15, [ip], #-360	; 0xfffffe98
    73ec:	ldccc	8, cr15, [r4], #-296	; 0xfffffed8
    73f0:			; <UNDEFINED> instruction: 0xf8df447a
    73f4:	mulsvs	r1, r0, r4
    73f8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    73fc:			; <UNDEFINED> instruction: 0xf84a681b
    7400:			; <UNDEFINED> instruction: 0xf0083c38
    7404:	sbfx	pc, pc, #28, #7
    7408:	ldreq	pc, [r4, -sl, lsr #3]!
    740c:	teqeq	r8, sl, lsr #3	; <UNPREDICTABLE>
    7410:			; <UNDEFINED> instruction: 0x463a4630
    7414:			; <UNDEFINED> instruction: 0xf9f6f030
    7418:			; <UNDEFINED> instruction: 0xf0084604
    741c:			; <UNDEFINED> instruction: 0xf8dffe53
    7420:			; <UNDEFINED> instruction: 0xf8593454
    7424:	ldmdavs	fp, {r0, r1, ip, sp}
    7428:	addsle	r2, r4, r0, lsl #22
    742c:	ldrsbtcc	pc, [r4], r5	; <UNPREDICTABLE>
    7430:	orrsle	r2, r0, r0, lsl #22
    7434:	ldceq	8, cr15, [r4], #-360	; 0xfffffe98
    7438:			; <UNDEFINED> instruction: 0xf0084631
    743c:			; <UNDEFINED> instruction: 0xe78af8bd
    7440:	ldmdavs	r2, {r2, r9, fp, ip, pc}
    7444:	bcs	25494 <fchmod@plt+0x1e8d8>
    7448:	cfldrsge	mvf15, [lr, #508]!	; 0x1fc
    744c:			; <UNDEFINED> instruction: 0xf8df9c04
    7450:	ldrbtmi	r3, [fp], #-1192	; 0xfffffb58
    7454:	stmdavs	fp!, {r0, r1, r5, sp, lr}
    7458:	blcs	2c470 <fchmod@plt+0x258b4>
    745c:	cfldrsge	mvf15, [r4, #252]!	; 0xfc
    7460:	ldrbt	r2, [r1], -r0, lsl #6
    7464:	strtcc	pc, [r4], #-2271	; 0xfffff721
    7468:	ldrmi	r2, [r3, #513]	; 0x201
    746c:	andpl	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    7470:			; <UNDEFINED> instruction: 0xf000602a
    7474:	stmdbls	r4, {r0, r2, r3, r6, r8, pc}
    7478:	mvnscc	pc, #-1073741822	; 0xc0000002
    747c:	bl	6c0a4 <file_old_total@@Base+0x2df4>
    7480:			; <UNDEFINED> instruction: 0xf8510483
    7484:	svcls	0x00050023
    7488:	ldrtmi	r4, [r9], -r2, asr #12
    748c:	blx	fee43512 <full_module_path@@Base+0xfedc9faa>
    7490:	stmdacs	r0, {r1, r2, r9, sl, lr}
    7494:	cmnhi	r8, r0	; <UNPREDICTABLE>
    7498:			; <UNDEFINED> instruction: 0xf8594bf2
    749c:	ldmdavs	r8, {r0, r1, ip, sp}
    74a0:	stmdavc	r3, {r3, r4, r5, r8, ip, sp, pc}
    74a4:	ldmdavs	r9!, {r0, r1, r3, r5, r8, ip, sp, pc}
    74a8:	mrc	7, 7, APSR_nzcv, cr0, cr14, {7}
    74ac:			; <UNDEFINED> instruction: 0xf0402800
    74b0:			; <UNDEFINED> instruction: 0xf8d882f7
    74b4:	stmdbls	r4, {ip, sp}
    74b8:			; <UNDEFINED> instruction: 0xf8419808
    74bc:	blcs	1f544 <fchmod@plt+0x18988>
    74c0:	mrshi	pc, (UNDEF: 69)	; <UNPREDICTABLE>
    74c4:	strdls	r4, [sl, -r2]
    74c8:			; <UNDEFINED> instruction: 0xf8599404
    74cc:			; <UNDEFINED> instruction: 0xf8df4002
    74d0:	stmdavs	r2!, {r2, r3, r5, sl, ip}
    74d4:	bcs	186c0 <fchmod@plt+0x11b04>
    74d8:	andcs	fp, r1, #20, 30	; 0x50
    74dc:	rscscc	pc, pc, #79	; 0x4f
    74e0:	adcscs	pc, r4, r1, asr #17
    74e4:			; <UNDEFINED> instruction: 0xf1aae62c
    74e8:			; <UNDEFINED> instruction: 0x46220134
    74ec:	blx	fe243572 <full_module_path@@Base+0xfe1ca00a>
    74f0:			; <UNDEFINED> instruction: 0xf0402800
    74f4:	movwcs	r8, #4862	; 0x12fe
    74f8:	blcc	392c <calloc@plt-0x28ec>
    74fc:	ldr	r9, [pc], #776	; 7504 <fchmod@plt+0x948>
    7500:	ldmdavs	r2, {r0, r1, r2, r9, fp, ip, pc}
    7504:			; <UNDEFINED> instruction: 0xf47f2a00
    7508:	andcs	sl, r1, #20, 30	; 0x50
    750c:			; <UNDEFINED> instruction: 0xe710601a
    7510:	ldrbtmi	r4, [r9], #-2555	; 0xfffff605
    7514:	ldmmi	fp!, {r0, r1, r7, r9, sl, sp, lr, pc}^
    7518:			; <UNDEFINED> instruction: 0xe67b4478
    751c:	ldrbtmi	r4, [fp], #-3066	; 0xfffff406
    7520:	bmi	ffec0ef4 <full_module_path@@Base+0xffe4798c>
    7524:			; <UNDEFINED> instruction: 0xe66b447a
    7528:	ldrbmi	r9, [r9], -sl, lsl #22
    752c:	movwls	r9, #2564	; 0xa04
    7530:			; <UNDEFINED> instruction: 0xf85a9b08
    7534:			; <UNDEFINED> instruction: 0xf0340c3c
    7538:			; <UNDEFINED> instruction: 0x4605f93b
    753c:	ldmmi	r4!, {r0, r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}^
    7540:			; <UNDEFINED> instruction: 0xf7ff4478
    7544:	stccs	8, cr14, [r0], {144}	; 0x90
    7548:	teqhi	r0, r0	; <UNPREDICTABLE>
    754c:			; <UNDEFINED> instruction: 0xf7fe4620
    7550:	mulls	fp, r2, pc	; <UNPREDICTABLE>
    7554:			; <UNDEFINED> instruction: 0xf0002800
    7558:	stmdavc	r2, {r1, r6, r9, pc}
    755c:	ldcmi	8, cr15, [r0], #-360	; 0xfffffe98
    7560:	stmdbls	fp, {r1, r4, r7, r8, r9, ip, sp, pc}
    7564:	stfeqp	f7, [r4], #52	; 0x34
    7568:	strmi	r2, [fp], -r0, lsl #14
    756c:			; <UNDEFINED> instruction: 0xf0002a20
    7570:			; <UNDEFINED> instruction: 0xf5b48081
    7574:	vmov.f32	<illegal reg q3.5>, #2.875	; 0x40380000
    7578:			; <UNDEFINED> instruction: 0xf84c823d
    757c:	strcc	r1, [r1], #-36	; 0xffffffdc
    7580:	ldmdavc	r8, {r9, sp}
    7584:	andsle	r2, r2, r0, lsr #16
    7588:	rsble	r2, r8, r0, lsl #16
    758c:	svclt	0x00182822
    7590:			; <UNDEFINED> instruction: 0xf1032827
    7594:	tstle	r3, r1, lsl #12
    7598:	subsle	r2, r6, r0, lsl #20
    759c:	subsle	r4, r7, r2, lsl #5
    75a0:			; <UNDEFINED> instruction: 0x46337818
    75a4:	bleq	855b0 <full_module_path@@Base+0xc048>
    75a8:	stmdacs	r0!, {r3, r4, fp, ip, sp, lr}
    75ac:	bcs	3bd64 <fchmod@plt+0x351a8>
    75b0:	ldrmi	sp, [sl], -sl, ror #3
    75b4:			; <UNDEFINED> instruction: 0xf8012601
    75b8:	ldmdavc	r2, {r0, r8, r9, fp, ip, sp, lr}^
    75bc:	bcs	141c8 <fchmod@plt+0xd60c>
    75c0:	ldrdlt	sp, [lr, -r4]
    75c4:	ldcmi	8, cr15, [r0], #-296	; 0xfffffed8
    75c8:			; <UNDEFINED> instruction: 0xf8594bd2
    75cc:	ldmdavs	fp, {r0, r1, ip, sp}
    75d0:			; <UNDEFINED> instruction: 0xf0002b02
    75d4:	blcs	2a78d8 <full_module_path@@Base+0x22e370>
    75d8:	adchi	pc, r0, r0, asr #32
    75dc:	andcs	r9, r3, #2816	; 0xb00
    75e0:	strtmi	r4, [r0], -sp, asr #19
    75e4:			; <UNDEFINED> instruction: 0xf7ff4479
    75e8:	teqlt	r8, r2	; <illegal shifter operand>
    75ec:	strtmi	r4, [r0], -fp, asr #19
    75f0:			; <UNDEFINED> instruction: 0xf7fe4479
    75f4:	stmdacs	r0, {r1, r3, r4, r9, sl, fp, sp, lr, pc}
    75f8:	addshi	pc, r0, r0
    75fc:	ldccs	8, cr15, [r0], #-360	; 0xfffffe98
    7600:	blmi	ff1f2eec <full_module_path@@Base+0xff179984>
    7604:			; <UNDEFINED> instruction: 0xf84a1c51
    7608:	ldrbtmi	r1, [fp], #-3120	; 0xfffff3d0
    760c:	eorcc	pc, r2, r6, asr #16
    7610:	ldccc	8, cr15, [r0], #-360	; 0xfffffe98
    7614:	stmibmi	r3, {r0, r1, r2, r4, r5, r9, sl, lr}^
    7618:	cdpne	2, 5, cr2, cr12, cr0, {0}
    761c:	ldrbtmi	r9, [r9], #-525	; 0xfffffdf3
    7620:	strmi	r9, [r0, #783]!	; 0x30f
    7624:			; <UNDEFINED> instruction: 0xf857da28
    7628:			; <UNDEFINED> instruction: 0xf1080b04
    762c:	tstls	r5, r1, lsl #16
    7630:	mcr	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    7634:	stmdacs	r0, {r0, r2, r8, fp, ip, pc}
    7638:	ldmdavs	fp!, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    763c:	blcs	b656b0 <full_module_path@@Base+0xaec148>
    7640:	svclt	0x00189b0d
    7644:	movwls	r2, #54017	; 0xd301
    7648:	ldrtmi	lr, [r3], -fp, ror #15
    764c:	ldr	r4, [r8, r2, lsl #12]
    7650:	addmi	r7, r2, #48, 16	; 0x300000
    7654:	ldfned	f5, [r8], {8}
    7658:			; <UNDEFINED> instruction: 0x46064633
    765c:	bcs	414e4 <fchmod@plt+0x3a928>
    7660:	bichi	pc, lr, r0, asr #32
    7664:	str	r3, [r4, r1, lsl #22]!
    7668:			; <UNDEFINED> instruction: 0xf04f2820
    766c:	ldrtmi	r0, [r3], -r0, lsl #4
    7670:	ldr	sp, [lr, sl, lsl #3]
    7674:			; <UNDEFINED> instruction: 0xe7a0461a
    7678:	orrslt	r9, fp, r9, lsl #22
    767c:	ldrbtmi	r4, [fp], #-2986	; 0xfffff456
    7680:	ldrsbtcc	pc, [r4], r3	; <UNPREDICTABLE>
    7684:	blls	373ad8 <full_module_path@@Base+0x2fa570>
    7688:	strle	r0, [fp], #-2010	; 0xfffff826
    768c:	blmi	fe9ed6d0 <full_module_path@@Base+0xfe974168>
    7690:	stcne	12, cr1, [r1], {66}	; 0x42
    7694:			; <UNDEFINED> instruction: 0xf846447b
    7698:	blls	253720 <full_module_path@@Base+0x1da1b8>
    769c:	ldcne	8, cr15, [r0], #-296	; 0xfffffed8
    76a0:	eorcc	pc, r2, r6, asr #16
    76a4:	ldccc	8, cr15, [r0], #-360	; 0xfffffe98
    76a8:	stmdbls	lr, {r0, r5, r7, r9, fp, lr}
    76ac:	eorne	pc, r3, r6, asr #16
    76b0:			; <UNDEFINED> instruction: 0xf84a1c99
    76b4:	movwcc	r1, #7216	; 0x1c30
    76b8:	andne	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    76bc:	stmdavs	r9, {r0, r2, r3, r4, r7, r9, fp, lr}
    76c0:	eorne	pc, r3, r6, asr #16
    76c4:	andmi	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    76c8:	blcs	2175c <fchmod@plt+0x1aba0>
    76cc:			; <UNDEFINED> instruction: 0xf1aadb28
    76d0:			; <UNDEFINED> instruction: 0x46300130
    76d4:			; <UNDEFINED> instruction: 0xf9b4f01e
    76d8:	ldccs	8, cr15, [r0], #-360	; 0xfffffe98
    76dc:	mvncc	pc, #64, 4
    76e0:			; <UNDEFINED> instruction: 0xf77f429a
    76e4:	ldmibmi	r4, {r3, r4, r5, r7, r8, sl, fp, sp, pc}
    76e8:	ldrbtmi	r2, [r9], #-3
    76ec:	stc2	0, cr15, [r4, #104]	; 0x68
    76f0:	vmul.i8	d20, d16, d2
    76f4:	andcs	r2, r1, sl, lsl #4
    76f8:			; <UNDEFINED> instruction: 0xf0104479
    76fc:	stcls	8, cr15, [r4], {1}
    7700:			; <UNDEFINED> instruction: 0xf04f6823
    7704:	ldmdavc	fp, {r0, r8, r9, fp}
    7708:			; <UNDEFINED> instruction: 0xf47f2b00
    770c:	ldr	sl, [lr], r4, lsr #29
    7710:			; <UNDEFINED> instruction: 0xf8cd4c8b
    7714:	ldrbtmi	fp, [ip], #-32	; 0xffffffe0
    7718:	ldrt	r6, [r4], r0, lsr #16
    771c:			; <UNDEFINED> instruction: 0xe777ae39
    7720:			; <UNDEFINED> instruction: 0x212f980b
    7724:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7728:	suble	r2, r5, r0, lsl #16
    772c:	stmibmi	r5, {r0, r1, r2, r6, sl, fp, ip}
    7730:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    7734:	stc	7, cr15, [sl, #1016]!	; 0x3f8
    7738:	stmibmi	r3, {r4, r5, r8, ip, sp, pc}
    773c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    7740:	stc	7, cr15, [r4, #1016]!	; 0x3f8
    7744:	bicle	r2, r2, r0, lsl #16
    7748:	eorvs	r2, r3, r1, lsl #6
    774c:	blls	141650 <full_module_path@@Base+0xc80e8>
    7750:	ldrb	r9, [r5, sl, lsl #6]
    7754:	andcs	r9, r3, #2816	; 0xb00
    7758:			; <UNDEFINED> instruction: 0x4620497c
    775c:			; <UNDEFINED> instruction: 0xf7ff4479
    7760:	teqlt	r0, r6	; <illegal shifter operand>
    7764:			; <UNDEFINED> instruction: 0x4620497a
    7768:			; <UNDEFINED> instruction: 0xf7fe4479
    776c:	stmdacs	r0, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    7770:			; <UNDEFINED> instruction: 0xf85ad0d4
    7774:	mrcge	12, 1, r2, cr9, cr0, {1}
    7778:	mrrcne	11, 7, r4, r1, cr6
    777c:	ldcne	8, cr15, [r0], #-296	; 0xfffffed8
    7780:			; <UNDEFINED> instruction: 0xf846447b
    7784:	strb	r3, [r3, -r2, lsr #32]
    7788:			; <UNDEFINED> instruction: 0x26014a73
    778c:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
    7790:	adcsvs	pc, r8, r2, asr #17
    7794:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    7798:	blcs	2180c <fchmod@plt+0x1ac50>
    779c:	orrhi	pc, lr, r0, asr #32
    77a0:	strls	r9, [r4], #-2564	; 0xfffff5fc
    77a4:	bls	16bfd4 <full_module_path@@Base+0xf2a6c>
    77a8:	strb	r6, [r4], #19
    77ac:			; <UNDEFINED> instruction: 0xf0402800
    77b0:	stfmip	f0, [sl], #-524	; 0xfffffdf4
    77b4:	uxtab16	r4, r9, ip, ror #8
    77b8:	ldr	r9, [r8, fp, lsl #30]!
    77bc:	andcs	r4, r3, r8, ror #18
    77c0:	ldrdcs	pc, [r0], -r9
    77c4:			; <UNDEFINED> instruction: 0xf01a4479
    77c8:	stmdbmi	r6!, {r0, r1, r2, r4, r8, sl, fp, ip, sp, lr, pc}^
    77cc:	ldrbtmi	r2, [r9], #-3
    77d0:	ldc2	0, cr15, [r2, #-104]	; 0xffffff98
    77d4:	vmla.i8	q10, q0, q10
    77d8:	andcs	r5, r1, sl, ror #4
    77dc:			; <UNDEFINED> instruction: 0xf00f4479
    77e0:	tstlt	r1, pc, lsl #31	; <UNPREDICTABLE>
    77e4:			; <UNDEFINED> instruction: 0xf0402800
    77e8:	stmdbmi	r0!, {r0, r1, r2, r4, r6, r7, pc}^
    77ec:	ldrbtmi	r2, [r9], #-3
    77f0:	stc2	0, cr15, [r2, #-104]	; 0xffffff98
    77f4:	vmul.i8	q10, q0, q7
    77f8:	andcs	r5, r1, r5, ror r2
    77fc:			; <UNDEFINED> instruction: 0xf00f4479
    7800:	ldmdbmi	ip, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    7804:	ldrbtmi	r2, [r9], #-3
    7808:	ldc2l	0, cr15, [r6], #104	; 0x68
    780c:	vmul.i8	q10, q0, q5
    7810:	andcs	r5, r1, lr, ror #4
    7814:			; <UNDEFINED> instruction: 0xf00f4479
    7818:	svclt	0x0000ff73
    781c:	andeq	pc, r5, r6, ror #26
    7820:	andeq	r0, r0, ip, lsr #7
    7824:	strdeq	pc, [r6], -r6
    7828:	andeq	r6, r1, r1, lsr #28
    782c:	ldrdeq	pc, [r5], -r2
    7830:	muleq	r1, pc, r8	; <UNPREDICTABLE>
    7834:	andeq	r6, r1, r3, ror #26
    7838:	andeq	r0, r0, r0, lsl r6
    783c:			; <UNDEFINED> instruction: 0x000005bc
    7840:	andeq	r0, r0, ip, lsr r6
    7844:	andeq	r0, r0, r4, asr #7
    7848:	andeq	r9, r4, r2, lsl #12
    784c:	andeq	r0, r0, r0, asr r3
    7850:	andeq	r0, r0, r8, ror #10
    7854:	andeq	r0, r0, r0, lsr #7
    7858:	andeq	r0, r0, r8, lsr r4
    785c:	andeq	r0, r0, ip, lsl #12
    7860:	andeq	r0, r0, r0, lsl #8
    7864:	andeq	r0, r0, r8, asr #9
    7868:	andeq	r1, r4, ip, lsl #9
    786c:	andeq	r0, r4, r4, asr #23
    7870:	andeq	r0, r0, r0, lsl r4
    7874:	andeq	r0, r0, r4, lsr #8
    7878:	andeq	pc, r5, r8, asr #20
    787c:	andeq	r0, r0, r8, ror r4
    7880:	andeq	r9, r4, r2, ror #16
    7884:	andeq	r0, r0, r0, lsl #7
    7888:	andeq	r9, r4, r8, lsl r8
    788c:	strdeq	r0, [r0], -ip
    7890:	strdeq	r0, [r0], -r4
    7894:	andeq	pc, r6, r6, lsr r6	; <UNPREDICTABLE>
    7898:	strdeq	r9, [r4], -r4
    789c:			; <UNDEFINED> instruction: 0x000409b4
    78a0:	andeq	r1, r4, r8, lsl r2
    78a4:	andeq	r0, r4, r0, lsr #19
    78a8:	andeq	pc, r6, lr, ror #9
    78ac:	andeq	pc, r6, r6, ror #8
    78b0:	muleq	r0, ip, r3
    78b4:	andeq	r0, r0, r0, lsl #10
    78b8:	andeq	r0, r0, r0, lsl #11
    78bc:	andeq	r1, r4, r0, lsr r3
    78c0:			; <UNDEFINED> instruction: 0x0006f3b6
    78c4:	andeq	pc, r6, lr, lsl #7
    78c8:	andeq	r8, r4, r6, ror #30
    78cc:	andeq	r1, r4, lr, lsl #7
    78d0:	andeq	r1, r4, ip, lsr #6
    78d4:	andeq	r0, r4, r2, ror r5
    78d8:	ldrdeq	pc, [r6], -r4
    78dc:	andeq	r0, r0, r8, lsr #6
    78e0:	ldrdeq	r8, [r1], -r7
    78e4:	andeq	pc, r6, r8, lsl #5
    78e8:	muleq	r0, r0, r5
    78ec:	andeq	r0, r0, r4, lsr r4
    78f0:	andeq	r0, r4, r2, lsl #13
    78f4:	andeq	pc, r5, ip, asr sp	; <UNPREDICTABLE>
    78f8:	andeq	r8, r4, r2, lsl #27
    78fc:	andeq	pc, r6, r8, lsl r1	; <UNPREDICTABLE>
    7900:	ldrdeq	lr, [r3], -lr	; <UNPREDICTABLE>
    7904:	ldrdeq	lr, [r3], -r8
    7908:	ldrdeq	lr, [r3], -r2
    790c:	andeq	lr, r3, ip, asr #7
    7910:	andeq	r1, r4, ip, lsr r0
    7914:			; <UNDEFINED> instruction: 0x000006b0
    7918:	andeq	r0, r4, r4, lsr #25
    791c:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
    7920:	andeq	r0, r4, r2, asr #31
    7924:			; <UNDEFINED> instruction: 0x00040fb2
    7928:	andeq	lr, r6, lr, ror #30
    792c:	andeq	r0, r4, ip, lsr pc
    7930:	andeq	r0, r0, r8, lsr #8
    7934:	andeq	r0, r0, r0, asr #9
    7938:	strdeq	r0, [r4], -r6
    793c:	andeq	r0, r4, r8, asr #6
    7940:	andeq	pc, r5, sl, lsr sl	; <UNPREDICTABLE>
    7944:	andeq	r0, r4, r2, lsr #29
    7948:	muleq	r4, sl, lr
    794c:	andeq	r0, r4, ip, lsr #22
    7950:	andeq	r0, r4, r8, asr lr
    7954:	andeq	r0, r4, r8, asr #28
    7958:	andeq	lr, r6, lr, asr lr
    795c:	ldrdeq	r0, [r4], -r4
    7960:	andeq	r0, r4, r4, lsl #24
    7964:	andeq	r0, r4, r6, lsl ip
    7968:	andeq	r0, r4, r4, ror #4
    796c:	andeq	r0, r4, r6, ror #24
    7970:	andeq	r0, r4, r4, asr #4
    7974:	andeq	r0, r4, sl, lsl ip
    7978:	andeq	r0, r4, ip, lsr #4
    797c:	andcs	r4, r3, r3, ror #18
    7980:	ldrdcs	pc, [r0], -r8
    7984:			; <UNDEFINED> instruction: 0xf01a4479
    7988:	stmdbmi	r1!, {r0, r1, r2, r4, r5, sl, fp, ip, sp, lr, pc}^
    798c:	subspl	pc, ip, #64, 4
    7990:	ldrbtmi	r2, [r9], #-1
    7994:	cdp2	0, 11, cr15, cr4, cr15, {0}
    7998:	andcs	r4, r3, lr, asr r9
    799c:			; <UNDEFINED> instruction: 0xf01a4479
    79a0:	str	pc, [r7, -fp, lsr #24]!
    79a4:			; <UNDEFINED> instruction: 0xf01d2003
    79a8:	ldmdbmi	fp, {r0, r1, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
    79ac:	vmin.s8	d20, d0, d24
    79b0:	ldrbtmi	r6, [r9], #-556	; 0xfffffdd4
    79b4:	cdp2	0, 10, cr15, cr4, cr15, {0}
    79b8:			; <UNDEFINED> instruction: 0xf822f01e
    79bc:			; <UNDEFINED> instruction: 0x46384957
    79c0:	eorsvs	pc, ip, #64, 4
    79c4:			; <UNDEFINED> instruction: 0xf00f4479
    79c8:	mulcs	r3, fp, lr
    79cc:	blx	fe743a4a <full_module_path@@Base+0xfe6ca4e2>
    79d0:	vmul.i8	q10, q0, <illegal reg q1.5>
    79d4:	andcs	r6, r1, lr, ror r2
    79d8:			; <UNDEFINED> instruction: 0xf00f4479
    79dc:	ldmdami	r1, {r0, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
    79e0:			; <UNDEFINED> instruction: 0xf0154478
    79e4:	ldmdb	r6, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    79e8:	tstcs	r1, r2, lsl #4
    79ec:	blx	1c43a52 <full_module_path@@Base+0x1bca4ea>
    79f0:	stcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    79f4:			; <UNDEFINED> instruction: 0xf43f2e00
    79f8:			; <UNDEFINED> instruction: 0xf84aae76
    79fc:			; <UNDEFINED> instruction: 0xe6724c30
    7a00:	andcs	r4, r3, r9, asr #18
    7a04:	ldcmi	8, cr15, [r0], #-296	; 0xfffffed8
    7a08:			; <UNDEFINED> instruction: 0xf01a4479
    7a0c:	stmdbmi	r7, {r0, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    7a10:	sbcsvc	pc, fp, #1325400064	; 0x4f000000
    7a14:	ldrbtmi	r2, [r9], #-1
    7a18:	cdp2	0, 7, cr15, cr2, cr15, {0}
    7a1c:	andcs	r4, r3, r4, asr #18
    7a20:			; <UNDEFINED> instruction: 0xf01a4479
    7a24:	stmdbmi	r3, {r0, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    7a28:	vmax.s8	d20, d0, d16
    7a2c:	ldrbtmi	r5, [r9], #-587	; 0xfffffdb5
    7a30:	cdp2	0, 6, cr15, cr6, cr15, {0}
    7a34:			; <UNDEFINED> instruction: 0xffe4f01d
    7a38:			; <UNDEFINED> instruction: 0x4628493f
    7a3c:	sbcvs	pc, pc, #1325400064	; 0x4f000000
    7a40:			; <UNDEFINED> instruction: 0xf00f4479
    7a44:	ldmdbmi	sp!, {r0, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    7a48:	ldrbtmi	r2, [r9], #-3
    7a4c:	blx	ff543abe <full_module_path@@Base+0xff4ca556>
    7a50:	vmul.i8	d20, d0, d27
    7a54:	andcs	r5, r1, r3, lsl #5
    7a58:			; <UNDEFINED> instruction: 0xf00f4479
    7a5c:			; <UNDEFINED> instruction: 0xf7fefe51
    7a60:	stmdavs	r1, {r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    7a64:	tstls	r4, r8, lsr #16
    7a68:			; <UNDEFINED> instruction: 0xffbcf014
    7a6c:	stmdbls	r4, {r0, r2, r4, r5, r9, fp, lr}
    7a70:			; <UNDEFINED> instruction: 0x4603447a
    7a74:			; <UNDEFINED> instruction: 0xf01a2003
    7a78:	ldmdbmi	r3!, {r0, r1, r3, fp, ip, sp, lr, pc}
    7a7c:	rsbvs	pc, r1, #64, 4
    7a80:	ldrbtmi	r2, [r9], #-11
    7a84:	cdp2	0, 3, cr15, cr12, cr15, {0}
    7a88:	andcs	r4, r3, r0, lsr r9
    7a8c:			; <UNDEFINED> instruction: 0xf01a4479
    7a90:	stmdbmi	pc!, {r0, r1, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    7a94:	addpl	pc, r9, #64, 4
    7a98:	ldrbtmi	r2, [r9], #-1
    7a9c:	cdp2	0, 3, cr15, cr0, cr15, {0}
    7aa0:	andcs	r4, r3, ip, lsr #18
    7aa4:			; <UNDEFINED> instruction: 0xf01a4479
    7aa8:	stmdbmi	fp!, {r0, r1, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    7aac:	eorspl	pc, r7, #64, 4
    7ab0:	ldrbtmi	r2, [r9], #-1
    7ab4:	cdp2	0, 2, cr15, cr4, cr15, {0}
    7ab8:	strb	r4, [r7, #-1540]	; 0xfffff9fc
    7abc:	andcs	r4, r3, r7, lsr #18
    7ac0:			; <UNDEFINED> instruction: 0xf01a4479
    7ac4:	stmdbmi	r6!, {r0, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    7ac8:	vmin.s8	d20, d0, d16
    7acc:	ldrbtmi	r5, [r9], #-574	; 0xfffffdc2
    7ad0:	cdp2	0, 1, cr15, cr6, cr15, {0}
    7ad4:	mrc	7, 4, APSR_nzcv, cr8, cr14, {7}
    7ad8:	ldrbtmi	r4, [sl], #-2594	; 0xfffff5de
    7adc:	andcs	r6, r3, r1, lsl #16
    7ae0:			; <UNDEFINED> instruction: 0xffd6f019
    7ae4:	vmla.i8	d20, d0, d16
    7ae8:	andcs	r2, lr, r2, lsr #4
    7aec:			; <UNDEFINED> instruction: 0xf00f4479
    7af0:	ldmdbmi	lr, {r0, r1, r2, r9, sl, fp, ip, sp, lr, pc}
    7af4:	ldrbtmi	r2, [r9], #-3
    7af8:	blx	1fc3b6a <full_module_path@@Base+0x1f4a602>
    7afc:	vmul.i8	d20, d0, d12
    7b00:	andcs	r5, r1, r7, lsl r2
    7b04:			; <UNDEFINED> instruction: 0xf00f4479
    7b08:	svclt	0x0000fdfb
    7b0c:	andeq	r0, r4, r8, lsr #20
    7b10:	andeq	r0, r4, lr, lsr #1
    7b14:	andeq	r0, r4, ip, ror #21
    7b18:	andeq	r0, r4, lr, lsl #1
    7b1c:	andeq	r0, r4, ip, ror r0
    7b20:	andeq	r0, r4, r8, rrx
    7b24:	andeq	r0, r4, r8, lsr #23
    7b28:	andeq	r0, r4, r8, lsl #23
    7b2c:	andeq	r0, r4, sl, lsr #32
    7b30:	andeq	r0, r4, r4, asr r9
    7b34:	andeq	r0, r4, r2, lsl r0
    7b38:	andeq	r0, r4, r0
    7b3c:	andeq	r0, r4, lr, ror #20
    7b40:	andeq	pc, r3, r8, ror #31
    7b44:	andeq	r0, r4, ip, lsl r8
    7b48:			; <UNDEFINED> instruction: 0x0003ffbe
    7b4c:	andeq	r0, r4, ip, ror sl
    7b50:	andeq	pc, r3, r6, lsr #31
    7b54:	andeq	r0, r4, r4, asr r8
    7b58:	andeq	pc, r3, lr, lsl #31
    7b5c:	andeq	r0, r4, r8, ror r8
    7b60:	andeq	pc, r3, r2, ror pc	; <UNPREDICTABLE>
    7b64:	andeq	r0, r4, r6, asr #22
    7b68:	andeq	pc, r3, r4, asr pc	; <UNPREDICTABLE>
    7b6c:	andeq	r0, r4, lr, asr #15
    7b70:	andeq	pc, r3, ip, lsr pc	; <UNPREDICTABLE>
    7b74:	bleq	43cb8 <fchmod@plt+0x3d0fc>
    7b78:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    7b7c:	strbtmi	fp, [sl], -r2, lsl #24
    7b80:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    7b84:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    7b88:	ldrmi	sl, [sl], #776	; 0x308
    7b8c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    7b90:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    7b94:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    7b98:			; <UNDEFINED> instruction: 0xf85a4b06
    7b9c:	stmdami	r6, {r0, r1, ip, sp}
    7ba0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    7ba4:	stc	7, cr15, [ip, #1016]	; 0x3f8
    7ba8:	svc	0x00b6f7fe
    7bac:	muleq	r5, ip, sp
    7bb0:	andeq	r0, r0, r8, lsl r3
    7bb4:	andeq	r0, r0, r4, asr #10
    7bb8:			; <UNDEFINED> instruction: 0x000005b0
    7bbc:	ldr	r3, [pc, #20]	; 7bd8 <fchmod@plt+0x101c>
    7bc0:	ldr	r2, [pc, #20]	; 7bdc <fchmod@plt+0x1020>
    7bc4:	add	r3, pc, r3
    7bc8:	ldr	r2, [r3, r2]
    7bcc:	cmp	r2, #0
    7bd0:	bxeq	lr
    7bd4:	b	6730 <__gmon_start__@plt>
    7bd8:	andeq	lr, r5, ip, ror sp
    7bdc:	andeq	r0, r0, ip, asr #9
    7be0:	blmi	1d9c00 <full_module_path@@Base+0x160698>
    7be4:	bmi	1d8dcc <full_module_path@@Base+0x15f864>
    7be8:	addmi	r4, r3, #2063597568	; 0x7b000000
    7bec:	andle	r4, r3, sl, ror r4
    7bf0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    7bf4:	ldrmi	fp, [r8, -r3, lsl #2]
    7bf8:	svclt	0x00004770
    7bfc:	andeq	r1, r6, r8, ror #11
    7c00:	andeq	r1, r6, r4, ror #11
    7c04:	andeq	lr, r5, r8, asr sp
    7c08:	andeq	r0, r0, ip, ror #6
    7c0c:	stmdbmi	r9, {r3, fp, lr}
    7c10:	bmi	258df8 <full_module_path@@Base+0x1df890>
    7c14:	bne	258e00 <full_module_path@@Base+0x1df898>
    7c18:	svceq	0x00cb447a
    7c1c:			; <UNDEFINED> instruction: 0x01a1eb03
    7c20:	andle	r1, r3, r9, asr #32
    7c24:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    7c28:	ldrmi	fp, [r8, -r3, lsl #2]
    7c2c:	svclt	0x00004770
    7c30:			; <UNDEFINED> instruction: 0x000615bc
    7c34:			; <UNDEFINED> instruction: 0x000615b8
    7c38:	andeq	lr, r5, ip, lsr #26
    7c3c:	andeq	r0, r0, r4, ror #12
    7c40:	blmi	2b5068 <full_module_path@@Base+0x23bb00>
    7c44:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    7c48:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    7c4c:	blmi	276200 <full_module_path@@Base+0x1fcc98>
    7c50:	ldrdlt	r5, [r3, -r3]!
    7c54:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    7c58:			; <UNDEFINED> instruction: 0xf7fe6818
    7c5c:			; <UNDEFINED> instruction: 0xf7ffeb26
    7c60:	blmi	1c7b64 <full_module_path@@Base+0x14e5fc>
    7c64:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    7c68:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    7c6c:	andeq	r1, r6, r6, lsl #11
    7c70:	strdeq	lr, [r5], -ip
    7c74:	andeq	r0, r0, r4, asr r3
    7c78:	andeq	pc, r5, sl, lsr #7
    7c7c:	andeq	r1, r6, r6, ror #10
    7c80:	svclt	0x0000e7c4
    7c84:	blmi	31a0b8 <full_module_path@@Base+0x2a0b50>
    7c88:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    7c8c:	ldmdblt	fp!, {r0, r1, r3, r4, fp, sp, lr}^
    7c90:	stmdami	sl, {r1, r9, sl, lr}
    7c94:	stmdapl	ip, {r4, r8, sl, ip, sp, pc}
    7c98:	stmdavs	r1!, {r0, r1, r2, sp}
    7c9c:	stmdbmi	r8, {r1, r8, fp, sp}
    7ca0:	eorvs	fp, r3, r8, lsl #30
    7ca4:			; <UNDEFINED> instruction: 0xf01a4479
    7ca8:	movwcs	pc, #10919	; 0x2aa7	; <UNPREDICTABLE>
    7cac:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    7cb0:	svclt	0x00004770
    7cb4:			; <UNDEFINED> instruction: 0x0005ecbc
    7cb8:	andeq	r0, r0, ip, lsl #9
    7cbc:	andeq	r0, r0, r8, lsr r3
    7cc0:	ldrdeq	sp, [r3], -r4
    7cc4:	blmi	3350ec <full_module_path@@Base+0x2bbb84>
    7cc8:	ldrbtmi	r4, [fp], #-2572	; 0xfffff5f4
    7ccc:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    7cd0:	andle	r2, sp, r2, lsl #22
    7cd4:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    7cd8:	andcs	r4, r1, sl, lsl #18
    7cdc:			; <UNDEFINED> instruction: 0xf01a4479
    7ce0:	stmdbmi	r9, {r0, r1, r3, r7, r9, fp, ip, sp, lr, pc}
    7ce4:	subsvc	pc, r2, #64, 4
    7ce8:	ldrbtmi	r2, [r9], #-4
    7cec:	stc2	0, cr15, [r8, #-60]	; 0xffffffc4
    7cf0:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
    7cf4:	svclt	0x0000e7f0
    7cf8:	andeq	lr, r5, sl, ror ip
    7cfc:	andeq	r0, r0, r4, lsl #9
    7d00:			; <UNDEFINED> instruction: 0x0003dbba
    7d04:			; <UNDEFINED> instruction: 0x0003dbbc
    7d08:	strdeq	sp, [r3], -lr
    7d0c:	muleq	r3, r6, fp
    7d10:	svcmi	0x00f0e92d
    7d14:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    7d18:	bmi	fe4ea928 <full_module_path@@Base+0xfe4713c0>
    7d1c:	ldrbtmi	r4, [sl], #-2963	; 0xfffff46d
    7d20:	subge	pc, ip, #14614528	; 0xdf0000
    7d24:	ldmpl	r3, {r0, r2, r5, r7, ip, sp, pc}^
    7d28:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
    7d2c:			; <UNDEFINED> instruction: 0xf04f9323
    7d30:			; <UNDEFINED> instruction: 0xf0080300
    7d34:	ldmib	r8, {r0, r1, r2, r7, r8, fp, ip, sp, lr, pc}^
    7d38:			; <UNDEFINED> instruction: 0xf8d81408
    7d3c:	strls	r3, [r2], #-24	; 0xffffffe8
    7d40:	smlabtcc	r0, sp, r9, lr
    7d44:			; <UNDEFINED> instruction: 0xf8d8498b
    7d48:	ldrbtmi	r3, [r9], #-40	; 0xffffffd8
    7d4c:	cfmadd32	mvax0, mvfx4, mvfx8, mvfx2
    7d50:	andcs	r0, r2, r0, lsl sl
    7d54:	blx	1443dc4 <full_module_path@@Base+0x13ca85c>
    7d58:			; <UNDEFINED> instruction: 0x3018f8d8
    7d5c:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    7d60:	stcmi	0, cr8, [r5], {233}	; 0xe9
    7d64:	stmmi	r5, {r0, r1, r2, r4, r8, r9, fp, sp, pc}
    7d68:	bleq	43eac <fchmod@plt+0x3d2f0>
    7d6c:	blge	6ec9b0 <full_module_path@@Base+0x673448>
    7d70:	movwls	r4, #60035	; 0xea83
    7d74:			; <UNDEFINED> instruction: 0xf85a4983
    7d78:	ldrbtmi	r4, [r9], #-4
    7d7c:	smlabbcc	r3, r2, fp, r4
    7d80:			; <UNDEFINED> instruction: 0xf85a9410
    7d84:	tstls	r4, r0
    7d88:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    7d8c:			; <UNDEFINED> instruction: 0xf85a9212
    7d90:	tstls	r1, #3
    7d94:	ldrbtmi	r4, [fp], #-2941	; 0xfffff483
    7d98:	blmi	1f6c9f4 <full_module_path@@Base+0x1ef348c>
    7d9c:	tstls	r3, #2063597568	; 0x7b000000
    7da0:	stmibhi	r2!, {r2, r5, r6, sp, lr, pc}^
    7da4:	svclt	0x00580552
    7da8:	strle	r9, [r1, #-3604]	; 0xfffff1ec
    7dac:	ldrbtmi	r4, [lr], #-3705	; 0xfffff187
    7db0:	addeq	lr, r3, #164, 22	; 0x29000
    7db4:			; <UNDEFINED> instruction: 0x91031cb1
    7db8:	ldmdavs	r5, {r4, r8, r9, sp}
    7dbc:	ldmdami	r6!, {r0, r3, r4, r9, sl, lr}^
    7dc0:	strls	r2, [r1], -r1, lsl #4
    7dc4:	strls	r4, [r2, #-1144]	; 0xfffffb88
    7dc8:	stmdals	lr, {ip, pc}
    7dcc:	mrc	7, 6, APSR_nzcv, cr12, cr14, {7}
    7dd0:	ldrdcc	pc, [r0], -r9
    7dd4:	rsble	r2, r7, r0, lsl #22
    7dd8:			; <UNDEFINED> instruction: 0x7c2389a2
    7ddc:	blcs	2c60c <fchmod@plt+0x25a50>
    7de0:	addhi	pc, r9, r0, asr #32
    7de4:			; <UNDEFINED> instruction: 0x46379e13
    7de8:	stmib	sp, {r0, r2, r3, r9, sl, ip, pc}^
    7dec:	stmibhi	r2!, {r0, r1, r3, r9, sl, sp, lr}^
    7df0:			; <UNDEFINED> instruction: 0xf8d82100
    7df4:	ldreq	r5, [r3, #40]	; 0x28
    7df8:	ldrbmi	r6, [sp], #-2208	; 0xfffff760
    7dfc:	blmi	19fd240 <full_module_path@@Base+0x1983cd8>
    7e00:			; <UNDEFINED> instruction: 0xf85a04d2
    7e04:	ldmdavs	fp, {r0, r1, ip, sp}
    7e08:	movweq	lr, #14959	; 0x3a6f
    7e0c:	orreq	lr, r3, #323584	; 0x4f000
    7e10:	blcc	137b38 <full_module_path@@Base+0xbe5d0>
    7e14:	movwcs	r5, #2274	; 0x8e2
    7e18:	bl	108e120 <full_module_path@@Base+0x1014bb8>
    7e1c:	blls	448228 <full_module_path@@Base+0x3cecc0>
    7e20:	bleq	84254 <full_module_path@@Base+0xacec>
    7e24:	movwcs	r6, #2074	; 0x81a
    7e28:	svclt	0x00181ad2
    7e2c:			; <UNDEFINED> instruction: 0xf0352201
    7e30:	stmibhi	r1!, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7e34:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx11
    7e38:			; <UNDEFINED> instruction: 0x96002a10
    7e3c:	stmdbls	pc, {r0, r3, r8, ip, pc}	; <UNPREDICTABLE>
    7e40:	stmdbls	sl, {r0, r1, r2, r8, ip, pc}
    7e44:	stmdbls	sp, {r0, r2, r8, ip, pc}
    7e48:	stmdbls	fp, {r2, r8, ip, pc}
    7e4c:	stmdbls	ip, {r0, r1, r8, ip, pc}
    7e50:	smlabtvc	r1, sp, r9, lr
    7e54:	ldrbtmi	r4, [r9], #-2386	; 0xfffff6ae
    7e58:	stmdals	lr, {r1, r2, ip, pc}
    7e5c:	andcs	r9, r2, r8
    7e60:			; <UNDEFINED> instruction: 0xf9caf01a
    7e64:			; <UNDEFINED> instruction: 0x3018f8d8
    7e68:	cfstr64le	mvdx4, [r3, #-364]!	; 0xfffffe94
    7e6c:			; <UNDEFINED> instruction: 0xf8d89b10
    7e70:	ldmdavs	sl, {r3, ip}
    7e74:	ldrdcc	pc, [r0], -r9
    7e78:	eormi	pc, fp, r1, asr r8	; <UNPREDICTABLE>
    7e7c:	andle	r4, r5, r3, lsl r3
    7e80:			; <UNDEFINED> instruction: 0xf85a4b48
    7e84:	ldmdavs	r8, {r0, r1, ip, sp}
    7e88:	cmple	r2, r0, lsl #16
    7e8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7e90:	subscc	pc, ip, sp, lsl #17
    7e94:	ldmdavs	fp, {r1, r4, r8, r9, fp, ip, pc}
    7e98:	orrle	r2, r2, r0, lsl #22
    7e9c:	rsbcc	pc, ip, sp, lsl #17
    7ea0:	ldrdcc	pc, [r0], -r9
    7ea4:	orrsle	r2, r7, r0, lsl #22
    7ea8:	stccs	8, cr15, [r4], {84}	; 0x54
    7eac:	ldcmi	14, cr10, [lr, #-124]!	; 0xffffff84
    7eb0:			; <UNDEFINED> instruction: 0x46192310
    7eb4:	andls	r4, r1, #48, 12	; 0x3000000
    7eb8:	andcs	r4, r1, #2097152000	; 0x7d000000
    7ebc:			; <UNDEFINED> instruction: 0xf7fe9500
    7ec0:	stcvc	14, cr14, [r3], #-400	; 0xfffffe70
    7ec4:	suble	r2, r2, r0, lsl #22
    7ec8:			; <UNDEFINED> instruction: 0xf8d989a2
    7ecc:	andls	r3, sl, #0
    7ed0:	stmdavs	r7!, {r0, r1, r3, r7, r8, fp, ip, sp, pc}
    7ed4:	blmi	d745f8 <full_module_path@@Base+0xcfb090>
    7ed8:	movwls	r4, #50299	; 0xc47b
    7edc:			; <UNDEFINED> instruction: 0xf1049b0a
    7ee0:	andls	r0, fp, #16, 4
    7ee4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    7ee8:	svcmi	0x0080f5b3
    7eec:	blmi	c3bf6c <full_module_path@@Base+0xbc2a04>
    7ef0:	movwls	r4, #54395	; 0xd47b
    7ef4:			; <UNDEFINED> instruction: 0xf854e77b
    7ef8:	cdpcs	12, 0, cr6, cr0, cr4, {0}
    7efc:	stmdavs	r7!, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
    7f00:	ldrbtmi	r4, [lr], #-3628	; 0xfffff1d4
    7f04:	mvnle	r2, r0, lsl #30
    7f08:	ldrbtmi	r4, [fp], #-2859	; 0xfffff4d5
    7f0c:	ldrmi	r9, [pc], -ip, lsl #6
    7f10:	bl	fe941ea8 <full_module_path@@Base+0xfe8c8940>
    7f14:	cdpls	0, 1, cr0, cr5, cr0, {4}
    7f18:	andcs	r2, r1, #16, 6	; 0x40000000
    7f1c:	ldrmi	r6, [r9], -r5, lsl #16
    7f20:	stmib	sp, {r0, r1, r2, r3, fp, ip, pc}^
    7f24:			; <UNDEFINED> instruction: 0xf7fe6500
    7f28:			; <UNDEFINED> instruction: 0xe7b3ee30
    7f2c:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
    7f30:	ldrb	r9, [ip, -sp, lsl #6]
    7f34:	blmi	35a7c4 <full_module_path@@Base+0x2e125c>
    7f38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7f3c:	blls	8e1fac <full_module_path@@Base+0x868a44>
    7f40:	qaddle	r4, sl, lr
    7f44:	ldc	0, cr11, [sp], #148	; 0x94
    7f48:	pop	{r1, r8, r9, fp, pc}
    7f4c:	blmi	76bf14 <full_module_path@@Base+0x6f29ac>
    7f50:	ldrbtmi	r8, [fp], #-2466	; 0xfffff65e
    7f54:	movwls	r9, #49933	; 0xc30d
    7f58:			; <UNDEFINED> instruction: 0x461f461e
    7f5c:	movwcs	lr, #43469	; 0xa9cd
    7f60:			; <UNDEFINED> instruction: 0xf7fee745
    7f64:	svclt	0x0000ea8e
    7f68:	andeq	lr, r5, r6, lsr #24
    7f6c:	andeq	r0, r0, ip, lsr #7
    7f70:	andeq	lr, r5, ip, lsl ip
    7f74:	andeq	sp, r3, lr, lsr #23
    7f78:	andeq	r0, r0, ip, lsr r6
    7f7c:	strdeq	r0, [r0], -ip
    7f80:	andeq	r0, r0, r4, lsr #6
    7f84:	andeq	pc, r5, sl, lsl #5
    7f88:	muleq	r0, ip, r4
    7f8c:	muleq	r3, r2, fp
    7f90:	andeq	r8, r4, r8, asr #10
    7f94:	andeq	pc, r5, r6, asr r2	; <UNPREDICTABLE>
    7f98:	andeq	sp, r3, ip, ror #22
    7f9c:	andeq	r0, r0, r8, lsl #13
    7fa0:	andeq	sp, r3, r6, ror #21
    7fa4:	andeq	r0, r0, r8, ror #8
    7fa8:	ldrdeq	r9, [r4], -r8
    7fac:			; <UNDEFINED> instruction: 0x000474b0
    7fb0:	strdeq	r8, [r4], -r4
    7fb4:	andeq	sp, r3, lr, ror #19
    7fb8:	ldrdeq	r8, [r4], -sl
    7fbc:	andeq	r7, r4, sl, asr r4
    7fc0:	andeq	lr, r5, ip, lsl #20
    7fc4:	muleq	r4, r2, r3
    7fc8:	ldmdbmi	r2, {r0, r4, r8, r9, fp, lr}
    7fcc:	bmi	4991c0 <full_module_path@@Base+0x41fc58>
    7fd0:	strcs	fp, [r0], #-1040	; 0xfffffbf0
    7fd4:	andvs	r5, ip, r9, asr r8
    7fd8:			; <UNDEFINED> instruction: 0xf9b3589b
    7fdc:	blcs	53ffc <_dist_code@@Base+0x1454>
    7fe0:	stmdavs	r2, {r1, r2, r3, r8, sl, fp, ip, lr, pc}
    7fe4:	andle	r2, r8, r1, lsl #20
    7fe8:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    7fec:	andcs	r4, r2, ip, lsl #18
    7ff0:	blmi	14616c <full_module_path@@Base+0xccc04>
    7ff4:			; <UNDEFINED> instruction: 0xf01a4479
    7ff8:	blmi	2b63fc <full_module_path@@Base+0x23ce94>
    7ffc:			; <UNDEFINED> instruction: 0xe7f5447b
    8000:	andcs	r4, r2, r9, lsl #18
    8004:	blmi	146180 <full_module_path@@Base+0xccc18>
    8008:			; <UNDEFINED> instruction: 0xf01a4479
    800c:	svclt	0x0000b8f5
    8010:	andeq	lr, r5, r8, ror r9
    8014:	andeq	r0, r0, r8, lsr r3
    8018:	andeq	r0, r0, r0, asr #11
    801c:	andeq	sp, r3, r6, lsl #19
    8020:	andeq	sp, r3, r0, lsl #19
    8024:	andeq	pc, r3, ip, lsl #16
    8028:	andeq	sp, r3, r4, lsl #19
    802c:	stmibvs	r2, {r0, r1, r7, r8, fp, sp, lr}^
    8030:	ldrblt	r4, [r0, #1049]!	; 0x419
    8034:	mcrmi	2, 1, r4, cr4, cr1, {4}
    8038:	ldrbtmi	fp, [lr], #-131	; 0xffffff7d
    803c:			; <UNDEFINED> instruction: 0xf5b2dd23
    8040:	strmi	r4, [r4], -r0, lsl #30
    8044:			; <UNDEFINED> instruction: 0xf44fbfbc
    8048:	bicvs	r4, r2, r0, lsl #4
    804c:			; <UNDEFINED> instruction: 0xf1b2db06
    8050:	svclt	0x00ac7f80
    8054:	addvc	pc, r0, #-2147483648	; 0x80000000
    8058:	bicvs	r0, r2, r2, asr r0
    805c:	stmiavs	r0!, {r0, r4, r7, r9, lr}
    8060:	mvnvs	fp, r4, asr #31
    8064:	tstcs	r4, sl, lsl #12
    8068:	stc2	0, cr15, [r4], #-84	; 0xffffffac
    806c:	ldmpl	r3!, {r0, r1, r2, r4, r8, r9, fp, lr}^
    8070:			; <UNDEFINED> instruction: 0x3016f9b3
    8074:	strmi	r2, [r5], -r0, lsl #22
    8078:	stmibvs	r3!, {r0, r1, r8, sl, fp, ip, lr, pc}^
    807c:	svcmi	0x0000f5b3
    8080:	adcvs	sp, r5, r3, lsl #2
    8084:	andlt	fp, r3, r5, ror #3
    8088:			; <UNDEFINED> instruction: 0xf007bdf0
    808c:	stmibvs	r7!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    8090:	ldrmi	r2, [sl], -r0, lsl #6
    8094:			; <UNDEFINED> instruction: 0x46064619
    8098:			; <UNDEFINED> instruction: 0xf03400b8
    809c:	stmiavs	r2!, {r0, r1, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    80a0:			; <UNDEFINED> instruction: 0x46034295
    80a4:	bmi	2bc0d0 <full_module_path@@Base+0x242b68>
    80a8:	stmdbmi	sl, {r1, r3, r4, r5, r6, sl, lr}
    80ac:	andls	r2, r0, #7
    80b0:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    80b4:			; <UNDEFINED> instruction: 0xf8a0f01a
    80b8:	bmi	20204c <full_module_path@@Base+0x188ae4>
    80bc:			; <UNDEFINED> instruction: 0xe7f4447a
    80c0:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    80c4:	mrrc2	0, 1, pc, r0, cr5	; <UNPREDICTABLE>
    80c8:	andeq	lr, r5, sl, lsl #18
    80cc:	andeq	r0, r0, r0, lsl #11
    80d0:	andeq	r8, r4, ip, lsr r2
    80d4:	andeq	sp, r3, sl, ror #17
    80d8:	ldrdeq	sp, [r3], -r8
    80dc:	andeq	sp, r3, sl, lsl r9
    80e0:	svcmi	0x00f0e92d
    80e4:			; <UNDEFINED> instruction: 0xf8df1e07
    80e8:	strdlt	r8, [r3], r4
    80ec:			; <UNDEFINED> instruction: 0x460c4b3c
    80f0:			; <UNDEFINED> instruction: 0x461644f8
    80f4:			; <UNDEFINED> instruction: 0xf04fbfb8
    80f8:			; <UNDEFINED> instruction: 0xf8580900
    80fc:			; <UNDEFINED> instruction: 0xf8d55003
    8100:	blle	578108 <full_module_path@@Base+0x4feba0>
    8104:	ldrdne	pc, [ip], -ip
    8108:	mvnsvc	pc, #82837504	; 0x4f00000
    810c:			; <UNDEFINED> instruction: 0xf6c34a35
    8110:			; <UNDEFINED> instruction: 0xf85173ff
    8114:			; <UNDEFINED> instruction: 0xf8580027
    8118:	stmibhi	r2, {r1, ip}^
    811c:	vmlal.u8	q11, d2, d9
    8120:			; <UNDEFINED> instruction: 0xf3c23900
    8124:	strbmi	r2, [sl], #-576	; 0xfffffdc0
    8128:	bne	fe6cea9c <full_module_path@@Base+0xfe655534>
    812c:	stmibeq	r3, {r8, r9, fp, sp, lr, pc}
    8130:	ldrtmi	r4, [r1], -r0, ror #12
    8134:			; <UNDEFINED> instruction: 0xff7af7ff
    8138:			; <UNDEFINED> instruction: 0xf8d2682a
    813c:			; <UNDEFINED> instruction: 0xf8c2e008
    8140:	cdpcs	0, 0, cr14, cr0, cr12, {0}
    8144:	stmdavs	r5!, {r0, r1, r2, r3, r4, r5, ip, lr, pc}
    8148:	cmnmi	r0, pc, asr #8	; <UNPREDICTABLE>
    814c:			; <UNDEFINED> instruction: 0xf64f4b26
    8150:			; <UNDEFINED> instruction: 0xf6cf7afd
    8154:	stfccs	f7, [r4, #-1020]	; 0xfffffc04
    8158:	bvc	5c6c <calloc@plt-0x5ac>
    815c:			; <UNDEFINED> instruction: 0xf04f2400
    8160:	ldrbtmi	r3, [fp], #-3071	; 0xfffff401
    8164:			; <UNDEFINED> instruction: 0xf8559301
    8168:	ldmibhi	r8, {r2, r8, r9, sl, fp, ip, sp}
    816c:			; <UNDEFINED> instruction: 0xf5b04008
    8170:	mvnsle	r4, r0, lsl #31
    8174:	vmovcc.f16	s3, r6	; <UNPREDICTABLE>
    8178:	stfeqd	f7, [r1], {-0}
    817c:	andsgt	pc, r8, r2, asr #17
    8180:	eorcc	pc, r0, lr, asr #16
    8184:			; <UNDEFINED> instruction: 0xc010f8b3
    8188:	svceq	0x002ef1bc
    818c:	mvnlt	sp, r5, lsl r0
    8190:	ldmdami	r4, {r5, r7, sp, lr}
    8194:			; <UNDEFINED> instruction: 0xc00ef8b3
    8198:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    819c:	strcc	pc, [r0], #-972	; 0xfffffc34
    81a0:	mcrrcs	3, 12, pc, r0, cr12	; <UNPREDICTABLE>
    81a4:	stmdavs	r0, {r2, r5, r6, sl, lr}
    81a8:	andeq	lr, r0, sl, lsr #23
    81ac:	bl	cedb4 <full_module_path@@Base+0x5584c>
    81b0:			; <UNDEFINED> instruction: 0xf8430480
    81b4:			; <UNDEFINED> instruction: 0xf8c47020
    81b8:	cdpcs	0, 0, cr11, cr0, cr4, {0}
    81bc:			; <UNDEFINED> instruction: 0xb114d1d3
    81c0:	mvnscc	pc, #79	; 0x4f
    81c4:	andlt	r6, r3, r3, lsr #1
    81c8:	svchi	0x00f0e8bd
    81cc:	svceq	0x0000f1b9
    81d0:			; <UNDEFINED> instruction: 0xf8c9d002
    81d4:	ldrb	r0, [ip, r4]
    81d8:	ldrb	r9, [r9, r1, lsl #24]
    81dc:	andeq	lr, r5, r4, asr r8
    81e0:	andeq	r0, r0, ip, lsl #8
    81e4:	andeq	r0, r0, r8, lsl #13
    81e8:	andeq	lr, r5, r2, lsr #29
    81ec:	addlt	fp, r3, r0, lsr r5
    81f0:			; <UNDEFINED> instruction: 0xf7fe4605
    81f4:			; <UNDEFINED> instruction: 0x4c16eb0a
    81f8:	ldrbtmi	r4, [ip], #-2582	; 0xfffff5ea
    81fc:	strtmi	r5, [r3], -r2, lsr #17
    8200:	stmdavs	r1, {r0, r1, r4, fp, sp, lr}
    8204:	tstle	r0, r2, lsl #18
    8208:			; <UNDEFINED> instruction: 0xf0434628
    820c:	andsvs	r0, r3, r2, lsl #6
    8210:	blx	ffa4426a <full_module_path@@Base+0xff9cad02>
    8214:	ldmdbmi	r1, {r4, r9, fp, lr}
    8218:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    821c:	andcs	r4, r4, r3, lsl #12
    8220:	pop	{r0, r1, ip, sp, pc}
    8224:			; <UNDEFINED> instruction: 0xf0194030
    8228:			; <UNDEFINED> instruction: 0xf043bfe7
    822c:	andsvs	r0, r3, r1, lsl #6
    8230:	strtmi	r6, [r8], -r1, lsl #16
    8234:			; <UNDEFINED> instruction: 0xf0149101
    8238:	bmi	287194 <full_module_path@@Base+0x20dc2c>
    823c:	ldrbtmi	r9, [sl], #-2305	; 0xfffff6ff
    8240:	andcs	r4, r1, r3, lsl #12
    8244:	pop	{r0, r1, ip, sp, pc}
    8248:			; <UNDEFINED> instruction: 0xf0194030
    824c:	svclt	0x0000bc21
    8250:	andeq	lr, r5, sl, asr #14
    8254:	andeq	r0, r0, r0, ror #12
    8258:	ldrdeq	sp, [r3], -r4
    825c:	ldrdeq	sp, [r3], -lr
    8260:	ldrdeq	sp, [r3], -r2
    8264:	svcmi	0x00f0e92d
    8268:	cfstr32pl	mvfx15, [r4, #692]	; 0x2b4
    826c:	blvs	ff3465f0 <full_module_path@@Base+0xff2cd088>
    8270:			; <UNDEFINED> instruction: 0xf8dfb087
    8274:			; <UNDEFINED> instruction: 0xf50d5bcc
    8278:	ldrbtmi	r5, [lr], #-900	; 0xfffffc7c
    827c:			; <UNDEFINED> instruction: 0xf8df3314
    8280:	strmi	r4, [r0], r4, asr #23
    8284:	ldrbtmi	r5, [ip], #-2421	; 0xfffff68b
    8288:	andsvs	r6, sp, sp, lsr #16
    828c:	streq	pc, [r0, #-79]	; 0xffffffb1
    8290:	blcc	fed46614 <full_module_path@@Base+0xfeccd0ac>
    8294:	andls	r9, r5, #-1073741822	; 0xc0000002
    8298:	movwls	r5, #63715	; 0xf8e3
    829c:	addseq	r6, fp, fp, lsl r8
    82a0:			; <UNDEFINED> instruction: 0x469b9312
    82a4:	nopeq	{18}
    82a8:	movwls	fp, #36616	; 0x8f08
    82ac:	strbthi	pc, [ip], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    82b0:	ldrbeq	r9, [sl], -r5, lsl #22
    82b4:			; <UNDEFINED> instruction: 0xf8dfd525
    82b8:			; <UNDEFINED> instruction: 0x46403b94
    82bc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    82c0:	vqrdmlah.s<illegal width 8>	d18, d0, d13
    82c4:			; <UNDEFINED> instruction: 0xf02484ea
    82c8:			; <UNDEFINED> instruction: 0x4605fbf5
    82cc:	strtmi	r9, [sl], r8, lsl #22
    82d0:	orrpl	pc, r0, #817889280	; 0x30c00000
    82d4:	ldmdale	r8, {r0, r1, r3, r5, r7, r9, lr}
    82d8:	cdp2	0, 11, cr15, cr4, cr7, {0}
    82dc:	blne	1c46660 <full_module_path@@Base+0x1bcd0f8>
    82e0:	ldrbtmi	r9, [r9], #-2824	; 0xfffff4f8
    82e4:			; <UNDEFINED> instruction: 0xf8df9101
    82e8:	bls	14f0a0 <full_module_path@@Base+0xd5b38>
    82ec:	strls	r4, [r0, #-1145]	; 0xfffffb87
    82f0:	andcs	r9, r3, r2
    82f4:			; <UNDEFINED> instruction: 0xff80f019
    82f8:	bleq	174667c <full_module_path@@Base+0x16cd114>
    82fc:			; <UNDEFINED> instruction: 0xf0154478
    8300:	strbmi	pc, [r0], -r9, asr #22	; <UNPREDICTABLE>
    8304:	blx	14439c <full_module_path@@Base+0xcae34>
    8308:			; <UNDEFINED> instruction: 0xf8df4682
    830c:	bge	9af054 <full_module_path@@Base+0x935aec>
    8310:	stmdbls	r8, {r0, r1, r2, r4, r8, r9, sl, fp, ip}
    8314:	andls	r4, sp, #-117440512	; 0xf9000000
    8318:	streq	lr, [sl, #-2817]	; 0xfffff4ff
    831c:	ldrtmi	r1, [r8], -sl, asr #24
    8320:	ldrls	r4, [fp, #-1609]	; 0xfffff9b7
    8324:	mcr2	0, 1, pc, cr4, cr4, {1}	; <UNPREDICTABLE>
    8328:	ldrbmi	r9, [r2], -r8, lsl #16
    832c:	strcs	r4, [r0, #-1582]	; 0xfffff9d2
    8330:			; <UNDEFINED> instruction: 0x46401839
    8334:			; <UNDEFINED> instruction: 0xf9e4f024
    8338:			; <UNDEFINED> instruction: 0x46484639
    833c:	addpl	pc, r0, #1325400064	; 0x4f000000
    8340:			; <UNDEFINED> instruction: 0xf03455bd
    8344:			; <UNDEFINED> instruction: 0xf8dffe15
    8348:	stmiapl	r1!, {r3, r4, r8, r9, fp, ip, sp}^
    834c:	pkhbtmi	r9, r4, sl, lsl #2
    8350:	mcrrne	8, 0, r6, r3, cr8
    8354:	bls	37c3d8 <full_module_path@@Base+0x302e70>
    8358:	beq	1d44794 <full_module_path@@Base+0x1ccb22c>
    835c:	orrpl	pc, r0, #1325400064	; 0x4f000000
    8360:			; <UNDEFINED> instruction: 0xf1a2971d
    8364:	stmib	sl, {r2, r4, r8}^
    8368:			; <UNDEFINED> instruction: 0xf8425302
    836c:	tstcs	r0, #20, 24	; 0x1400
    8370:			; <UNDEFINED> instruction: 0xf8c14652
    8374:			; <UNDEFINED> instruction: 0xf8cac008
    8378:			; <UNDEFINED> instruction: 0xf04f5004
    837c:	strdvs	r3, [sp], #-207	; 0xffffff31
    8380:	andgt	pc, ip, r1, asr #17
    8384:			; <UNDEFINED> instruction: 0xffb4f006
    8388:	vsubl.s8	q10, d16, d24
    838c:			; <UNDEFINED> instruction: 0xf8da84f0
    8390:	movwcs	r5, #8
    8394:	blls	35d988 <full_module_path@@Base+0x2e4420>
    8398:	stccc	8, cr15, [r4], {19}
    839c:			; <UNDEFINED> instruction: 0xf0402b00
    83a0:			; <UNDEFINED> instruction: 0xf8df83f8
    83a4:	stmiapl	r3!, {r6, r7, r9, fp, ip, sp}^
    83a8:	ldmdavs	fp, {r3, r4, r8, r9, ip, pc}
    83ac:			; <UNDEFINED> instruction: 0xf0402b00
    83b0:			; <UNDEFINED> instruction: 0x212f840d
    83b4:			; <UNDEFINED> instruction: 0xf7fe4638
    83b8:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    83bc:	ldrhi	pc, [r5], #-0
    83c0:	bcc	fe946744 <full_module_path@@Base+0xfe8cd1dc>
    83c4:	mcrrne	11, 12, r1, r2, cr5
    83c8:	ldrbtmi	r9, [fp], #-522	; 0xfffffdf6
    83cc:	adcmi	r6, fp, #14352384	; 0xdb0000
    83d0:			; <UNDEFINED> instruction: 0xf8dfd108
    83d4:			; <UNDEFINED> instruction: 0x462a3a98
    83d8:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
    83dc:			; <UNDEFINED> instruction: 0xf7fe6919
    83e0:	bicslt	lr, r0, r2, lsr #16
    83e4:	andcs	r2, r0, #1073741824	; 0x40000000
    83e8:			; <UNDEFINED> instruction: 0xf8df1868
    83ec:			; <UNDEFINED> instruction: 0xf0159a84
    83f0:	strtmi	pc, [sl], -r7, asr #20
    83f4:			; <UNDEFINED> instruction: 0x463944f9
    83f8:			; <UNDEFINED> instruction: 0xf8c94682
    83fc:			; <UNDEFINED> instruction: 0xf7fd0010
    8400:			; <UNDEFINED> instruction: 0xf8dfefe6
    8404:	andcs	r3, r0, #112, 20	; 0x70000
    8408:	ldrbtmi	r4, [fp], #-1616	; 0xfffff9b0
    840c:	andcs	pc, r5, sl, lsl #16
    8410:			; <UNDEFINED> instruction: 0xf01360dd
    8414:			; <UNDEFINED> instruction: 0xf8c9fe95
    8418:	stmdals	sl, {r2, r4}
    841c:	stmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8420:	bcc	a467a4 <full_module_path@@Base+0x9cd23c>
    8424:	andsls	r4, r1, r2, lsl #12
    8428:	andls	r3, lr, #268435456	; 0x10000000
    842c:	movwls	r5, #39139	; 0x98e3
    8430:	blcs	7624a4 <full_module_path@@Base+0x6e8f3c>
    8434:	bicshi	pc, fp, #64, 6
    8438:			; <UNDEFINED> instruction: 0xf4039b05
    843c:			; <UNDEFINED> instruction: 0xf5b35390
    8440:	svclt	0x001c7f00
    8444:	mvnscc	pc, #79	; 0x4f
    8448:			; <UNDEFINED> instruction: 0xf0009310
    844c:	smlabtcs	r3, r6, r5, r8
    8450:			; <UNDEFINED> instruction: 0xf0244640
    8454:	stmib	sp, {r0, r2, r3, r4, r5, r7, fp, ip, sp, lr, pc}^
    8458:	blls	148878 <full_module_path@@Base+0xcf310>
    845c:			; <UNDEFINED> instruction: 0xf140061e
    8460:	blls	169014 <full_module_path@@Base+0xefaac>
    8464:	andpl	pc, r0, r3, lsl r4	; <UNPREDICTABLE>
    8468:	andls	fp, ip, r8, lsl #30
    846c:	bicshi	pc, r4, #64	; 0x40
    8470:	ldreq	r9, [sp, r5, lsl #22]
    8474:	bichi	pc, r9, #64, 2
    8478:	ldmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    847c:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    8480:			; <UNDEFINED> instruction: 0xf8dfb159
    8484:	ldrbtmi	r5, [sp], #-2552	; 0xfffff608
    8488:	vst1.8	{d6-d7}, [r0 :128], r8
    848c:			; <UNDEFINED> instruction: 0xf5b34370
    8490:	svclt	0x00184f20
    8494:			; <UNDEFINED> instruction: 0xf0402800
    8498:			; <UNDEFINED> instruction: 0xf8df859b
    849c:	vstrls.16	s6, [r9, #-456]	; 0xfffffe38	; <UNPREDICTABLE>
    84a0:	stmdavs	sl!, {r0, r1, r5, r6, r7, fp, ip, lr}
    84a4:	ldmdavs	fp, {r0, r2, r4, r8, r9, ip, pc}
    84a8:	eorsle	r2, r2, r0, lsl #22
    84ac:	ldreq	r9, [r8, -r5, lsl #22]
    84b0:	bcs	77d574 <full_module_path@@Base+0x70400c>
    84b4:	ldrhi	pc, [r7], #832	; 0x340
    84b8:			; <UNDEFINED> instruction: 0xf8df4640
    84bc:			; <UNDEFINED> instruction: 0xf02459c8
    84c0:	blls	1870ac <full_module_path@@Base+0x10db44>
    84c4:	ldrbeq	r4, [r9, #-1149]	; 0xfffffb83
    84c8:			; <UNDEFINED> instruction: 0xf1006268
    84cc:			; <UNDEFINED> instruction: 0xf8df8710
    84d0:	stmiapl	r3!, {r3, r4, r5, r7, r8, fp, ip, sp}^
    84d4:	blcs	22548 <fchmod@plt+0x1b98c>
    84d8:	strthi	pc, [r0], #0
    84dc:	stmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    84e0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    84e4:			; <UNDEFINED> instruction: 0xf0002b00
    84e8:			; <UNDEFINED> instruction: 0xf8df8499
    84ec:	stmiapl	r3!, {r2, r5, r7, r8, fp, ip, sp}^
    84f0:	teqlt	r3, fp, lsl r8
    84f4:	ldmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    84f8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    84fc:			; <UNDEFINED> instruction: 0xf0002b00
    8500:			; <UNDEFINED> instruction: 0xf028848d
    8504:	bls	2865c0 <full_module_path@@Base+0x20d058>
    8508:	stmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    850c:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
    8510:			; <UNDEFINED> instruction: 0xf8df6258
    8514:	stmiapl	r3!, {r3, r7, r8, fp, ip, sp}^
    8518:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
    851c:	stmdbls	r5, {r1, r3, r4, r5, ip, lr, pc}
    8520:	ldmdbeq	r0, {r0, r4, ip, sp, lr, pc}
    8524:	bcs	77ca04 <full_module_path@@Base+0x70349c>
    8528:	vcge.u8	d25, d0, d3
    852c:			; <UNDEFINED> instruction: 0x46408451
    8530:	stmdbpl	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8534:	blx	fefc45cc <full_module_path@@Base+0xfef4b064>
    8538:	ldrbtmi	r9, [sp], #-2821	; 0xfffff4fb
    853c:	svcvs	0x0000f413
    8540:			; <UNDEFINED> instruction: 0xf8a59b13
    8544:	adcvs	r9, r8, #56	; 0x38
    8548:	ldrbhi	pc, [sl], r0, asr #32	; <UNPREDICTABLE>
    854c:	ldmdbcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8550:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    8554:			; <UNDEFINED> instruction: 0xf0002a00
    8558:			; <UNDEFINED> instruction: 0xf8df85eb
    855c:	stmiapl	r2!, {r4, r5, r8, fp, sp}
    8560:	cmplt	sl, r2, lsl r8
    8564:	stmdbcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8568:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    856c:			; <UNDEFINED> instruction: 0xf8dfb132
    8570:	stmiapl	r2!, {r2, r4, r5, r8, fp, sp}
    8574:	bcs	225c4 <fchmod@plt+0x1ba08>
    8578:	ldrbhi	pc, [sl]	; <UNPREDICTABLE>
    857c:	stmdbpl	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8580:	ldrbtmi	r9, [sp], #-787	; 0xfffffced
    8584:	teqeq	r8, r5, lsl #2	; <UNPREDICTABLE>
    8588:			; <UNDEFINED> instruction: 0xf814f028
    858c:	ldmdavs	sl, {r0, r3, r8, r9, fp, ip, pc}
    8590:	adcvs	r9, r8, #19456	; 0x4c00
    8594:	ldmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8598:	tstls	r7, r1, ror #16
    859c:	stmdbcs	r0, {r0, r3, fp, sp, lr}
    85a0:	adchi	pc, r4, r0
    85a4:	stmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    85a8:	bvs	259794 <full_module_path@@Base+0x1e022c>
    85ac:	teqmi	r0, r1, lsl #8	; <UNPREDICTABLE>
    85b0:	svcpl	0x0000f5b1
    85b4:	addshi	pc, sl, r0, asr #32
    85b8:	vpmin.u8	d18, d0, d11
    85bc:	stmdbls	r5, {r0, r3, r6, r7, r8, r9, pc}
    85c0:			; <UNDEFINED> instruction: 0xf14005ce
    85c4:	bcs	769c68 <full_module_path@@Base+0x6f0700>
    85c8:	ldrhi	pc, [fp, #768]	; 0x300
    85cc:	strbmi	r9, [r0], -r5, lsl #20
    85d0:	ldreq	r9, [r5, #-774]	; 0xfffffcfa
    85d4:	strhi	pc, [lr, #320]	; 0x140
    85d8:			; <UNDEFINED> instruction: 0xf89af024
    85dc:	strmi	r9, [r1], r6, lsl #22
    85e0:	ldmgt	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    85e4:	cmnmi	pc, pc, asr #8	; <UNPREDICTABLE>
    85e8:	smlabteq	pc, r0, r2, pc	; <UNPREDICTABLE>
    85ec:	ldrbtmi	r2, [ip], #512	; 0x200
    85f0:	rscsvc	pc, r0, #217055232	; 0xcf00000
    85f4:	andcc	lr, r0, #8192	; 0x2000
    85f8:	ldrsbt	pc, [ip], -ip	; <UNPREDICTABLE>
    85fc:	ldrbvs	pc, [pc, #-1070]!	; 81d6 <fchmod@plt+0x161a>	; <UNPREDICTABLE>
    8600:	tstcs	lr, r1, lsl #20
    8604:	streq	pc, [pc, #-37]	; 85e7 <fchmod@plt+0x1a2b>
    8608:	tsteq	r1, r9, asr #20
    860c:	andspl	lr, r0, r5, asr #20
    8610:	stmib	ip, {r0, r4, r8, r9, lr}^
    8614:			; <UNDEFINED> instruction: 0xf8df100c
    8618:	ldrbtmi	r2, [sl], #-2208	; 0xfffff760
    861c:	vst1.8	{d6-d7}, [r2 :64], r2
    8620:			; <UNDEFINED> instruction: 0xf5b24230
    8624:			; <UNDEFINED> instruction: 0xf0405f00
    8628:	bls	4a9940 <full_module_path@@Base+0x4303d8>
    862c:			; <UNDEFINED> instruction: 0xf1022100
    8630:	andcs	r0, r0, #8, 22	; 0x2000
    8634:	andne	lr, r6, #3358720	; 0x334000
    8638:	stmcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    863c:			; <UNDEFINED> instruction: 0xf8d258a2
    8640:			; <UNDEFINED> instruction: 0xf1b99000
    8644:	andle	r0, fp, r0, lsl #30
    8648:	ldmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    864c:	bvs	49983c <full_module_path@@Base+0x4202d4>
    8650:	rsbsmi	pc, r0, #33554432	; 0x2000000
    8654:	svcmi	0x0020f5b2
    8658:	strbthi	pc, [pc], #0	; 8660 <fchmod@plt+0x1aa4>	; <UNPREDICTABLE>
    865c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8660:	stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8664:	andsls	r5, r3, #10616832	; 0xa20000
    8668:	orrlt	r6, sl, r2, lsl r8
    866c:	ldmdavs	r2, {r0, r3, r9, fp, ip, pc}
    8670:			; <UNDEFINED> instruction: 0xdc092a1b
    8674:	ldmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8678:	bvs	499868 <full_module_path@@Base+0x420300>
    867c:	rsbsmi	pc, r0, #33554432	; 0x2000000
    8680:	svcmi	0x0000f5b2
    8684:	mvnshi	pc, r0
    8688:	ldreq	r9, [r0, #2565]	; 0xa05
    868c:	mvnshi	pc, r0, lsl #2
    8690:	ldmdacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8694:	andsls	r5, r4, #10616832	; 0xa20000
    8698:	cmplt	r2, r2, lsl r8
    869c:	ldmdacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    86a0:	bvs	499890 <full_module_path@@Base+0x420328>
    86a4:	rsbsmi	pc, r0, #33554432	; 0x2000000
    86a8:	svcmi	0x0080f5b2
    86ac:			; <UNDEFINED> instruction: 0xf10bbf08
    86b0:			; <UNDEFINED> instruction: 0xf8df0b04
    86b4:	stmiapl	r2!, {r5, fp, sp}
    86b8:	ldmdavs	r2, {r1, r4, r9, ip, pc}
    86bc:	eorsle	r2, fp, r0, lsl #20
    86c0:	ldmdacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    86c4:	bvs	4998b4 <full_module_path@@Base+0x42034c>
    86c8:	rsbsmi	pc, r0, #33554432	; 0x2000000
    86cc:	svcmi	0x0000f5b2
    86d0:	orrshi	pc, r8, #0
    86d4:	andne	lr, r6, #3620864	; 0x374000
    86d8:			; <UNDEFINED> instruction: 0xf1722900
    86dc:	vsubl.s8	q0, d0, d1
    86e0:	bls	3293bc <full_module_path@@Base+0x2afe54>
    86e4:	eorsle	r2, ip, r0, lsl #20
    86e8:	ldrsbt	r4, [r8], -sl
    86ec:	ubfxne	pc, pc, #17, #13
    86f0:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
    86f4:			; <UNDEFINED> instruction: 0xf8dfb171
    86f8:	ldrbtmi	r1, [r9], #-2024	; 0xfffff818
    86fc:	vst1.8	{d6-d7}, [r1], r9
    8700:			; <UNDEFINED> instruction: 0xf5b14170
    8704:	svclt	0x00185f80
    8708:	svcmi	0x0040f5b1
    870c:	bcs	7bcb1c <full_module_path@@Base+0x7435b4>
    8710:			; <UNDEFINED> instruction: 0xe751dc92
    8714:	vstmiale	pc, {s4-s30}
    8718:			; <UNDEFINED> instruction: 0x27c8f8df
    871c:	mrscs	r2, (UNDEF: 0)
    8720:	stmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    8724:			; <UNDEFINED> instruction: 0xf8df010c
    8728:	stmiapl	r2!, {r2, r4, r7, r8, r9, sl, sp}
    872c:	ldrdls	pc, [r0], -r2
    8730:	svceq	0x0000f1b9
    8734:			; <UNDEFINED> instruction: 0xe787d094
    8738:	andne	lr, r6, #3620864	; 0x374000
    873c:			; <UNDEFINED> instruction: 0xf1722900
    8740:	blle	ff388f4c <full_module_path@@Base+0xff30f9e4>
    8744:	sbfxcs	pc, pc, #17, #1
    8748:	ldrbtmi	r4, [sl], #-1754	; 0xfffff926
    874c:	vst1.8	{d6-d7}, [r2 :64], r2
    8750:			; <UNDEFINED> instruction: 0xf5b24270
    8754:			; <UNDEFINED> instruction: 0xf0004f00
    8758:	bls	3294d8 <full_module_path@@Base+0x2aff70>
    875c:			; <UNDEFINED> instruction: 0xf10ab152
    8760:	ldmib	sp, {r2, r8, r9, fp}^
    8764:	stmdbcs	r0, {r1, r2, r9, ip}
    8768:	andeq	pc, r0, #-2147483620	; 0x8000001c
    876c:	ldrbmi	fp, [sl], r8, lsr #31
    8770:	ldrbhi	pc, [pc, #704]!	; 8a38 <fchmod@plt+0x1e7c>	; <UNPREDICTABLE>
    8774:			; <UNDEFINED> instruction: 0x2710f8df
    8778:	andsls	r5, r9, #10616832	; 0xa20000
    877c:	cmplt	sl, r2, lsl r8
    8780:			; <UNDEFINED> instruction: 0x2768f8df
    8784:	bvs	499974 <full_module_path@@Base+0x42040c>
    8788:	rsbsmi	pc, r0, #33554432	; 0x2000000
    878c:	svcmi	0x0080f5b2
    8790:	movthi	pc, #32768	; 0x8000	; <UNPREDICTABLE>
    8794:	ldmdbvs	r0, {r0, r1, r3, r9, fp, ip, pc}
    8798:			; <UNDEFINED> instruction: 0xf8df9911
    879c:	tstcc	r1, r4, asr r7
    87a0:	strbmi	r9, [r9], #-790	; 0xfffffcea
    87a4:	ldrbmi	r4, [r1], #-1146	; 0xfffffb86
    87a8:			; <UNDEFINED> instruction: 0xffc8f035
    87ac:	andseq	pc, r0, #-2147483646	; 0x80000002
    87b0:	strmi	r2, [r5], -r0, lsl #2
    87b4:			; <UNDEFINED> instruction: 0xf1054455
    87b8:			; <UNDEFINED> instruction: 0xf7fe0b10
    87bc:	bls	3c292c <full_module_path@@Base+0x3493c4>
    87c0:	ldrbmi	r9, [r8], -sl, lsl #18
    87c4:	mcr	7, 0, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    87c8:	vmlals.f64	d9, d12, d5
    87cc:	bvc	45820 <fchmod@plt+0x3ec64>
    87d0:	svclt	0x001e9b16
    87d4:			; <UNDEFINED> instruction: 0xf04289ea
    87d8:	mvnhi	r0, r0, lsr #4
    87dc:			; <UNDEFINED> instruction: 0x2714f8df
    87e0:	ldmibvs	r2, {r1, r3, r4, r5, r6, sl, lr}
    87e4:	cmplt	r6, sl, rrx
    87e8:			; <UNDEFINED> instruction: 0xf06f980f
    87ec:	stmibhi	r9!, {r6, r9, lr}^
    87f0:	vst2.8	{d22-d23}, [r1], r0
    87f4:	mvnhi	r5, r0, lsl #3
    87f8:			; <UNDEFINED> instruction: 0xf8451a12
    87fc:	stmdbls	r6, {r1, r5, sp, lr}
    8800:	usatcs	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    8804:	ldrbtmi	r6, [sl], #-169	; 0xffffff57
    8808:	ldrdeq	lr, [r6, -sp]
    880c:	stmdacs	r0, {r1, r4, r9, fp, sp, lr}
    8810:	tsteq	r1, r1, ror r1	; <UNPREDICTABLE>
    8814:	ldrbtmi	pc, [r0], -r2, lsl #8	; <UNPREDICTABLE>
    8818:			; <UNDEFINED> instruction: 0xf5b6db14
    881c:	tstle	r1, r0, lsl #30
    8820:			; <UNDEFINED> instruction: 0xf8b5980f
    8824:	stmdbls	r7, {r1, r2, r3, lr, pc}
    8828:			; <UNDEFINED> instruction: 0xf41c6800
    882c:			; <UNDEFINED> instruction: 0xf44c5f80
    8830:			; <UNDEFINED> instruction: 0xf8a57e00
    8834:	b	1c00874 <full_module_path@@Base+0x1b8730c>
    8838:	b	13c8840 <full_module_path@@Base+0x134f2d8>
    883c:	svclt	0x00180080
    8840:	eorpl	r3, r9, r4, lsl #16
    8844:			; <UNDEFINED> instruction: 0x81aa9815
    8848:	cmnlt	r0, r0, lsl #16
    884c:	ssateq	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    8850:	ssatgt	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    8854:	ldrbtmi	r5, [ip], #2080	; 0x820
    8858:	ldrdgt	pc, [r4], -ip	; <UNPREDICTABLE>
    885c:	bl	fe962864 <full_module_path@@Base+0xfe8e92fc>
    8860:			; <UNDEFINED> instruction: 0xf8c00080
    8864:	ldmdavs	fp, {lr, pc}
    8868:			; <UNDEFINED> instruction: 0xf8dfb19b
    886c:			; <UNDEFINED> instruction: 0xf8df3698
    8870:			; <UNDEFINED> instruction: 0xf8b50698
    8874:	stmiapl	r3!, {r1, r2, r3, sp, lr, pc}^
    8878:			; <UNDEFINED> instruction: 0xf8d04478
    887c:	ldmdavs	fp, {r3, r5, lr, pc}
    8880:	bl	fe96c488 <full_module_path@@Base+0xfe8f2f20>
    8884:	b	1389698 <full_module_path@@Base+0x1310130>
    8888:			; <UNDEFINED> instruction: 0xf8c30e00
    888c:			; <UNDEFINED> instruction: 0xf8a5c000
    8890:			; <UNDEFINED> instruction: 0xf8dfe00e
    8894:	stmiapl	r3!, {r3, r4, r5, r6, r9, sl, ip, sp}^
    8898:	teqlt	fp, fp, lsl r8
    889c:	bl	fe96e8d0 <full_module_path@@Base+0xfe8f5368>
    88a0:	stmibvs	r3, {r0, r1, r7, sl, fp}
    88a4:	strmi	r6, [r3], #-2688	; 0xfffff580
    88a8:	andcc	pc, r0, ip, asr #17
    88ac:	adcsmi	r9, fp, #10240	; 0x2800
    88b0:			; <UNDEFINED> instruction: 0x81b7f000
    88b4:			; <UNDEFINED> instruction: 0x3658f8df
    88b8:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    88bc:	movwcc	r0, #4868	; 0x1304
    88c0:	stccc	8, cr15, [r4], {69}	; 0x45
    88c4:			; <UNDEFINED> instruction: 0xf5b66028
    88c8:			; <UNDEFINED> instruction: 0xf0004f80
    88cc:	blls	5e8dc8 <full_module_path@@Base+0x56f860>
    88d0:	biclt	r6, r3, #1769472	; 0x1b0000
    88d4:	eorsmi	pc, r0, #33554432	; 0x2000000
    88d8:	svcpl	0x0000f5b2
    88dc:	stmibhi	fp!, {r0, r1, r4, r5, r8, ip, lr, pc}^
    88e0:			; <UNDEFINED> instruction: 0xc630f8df
    88e4:	svcvc	0x0090f413
    88e8:	smlabtcc	r0, r3, r3, pc	; <UNPREDICTABLE>
    88ec:	subcs	pc, r0, #201326595	; 0xc000003
    88f0:	svclt	0x001844fc
    88f4:	strmi	r9, [sl], #-2841	; 0xfffff4e7
    88f8:			; <UNDEFINED> instruction: 0xf8dc990f
    88fc:	svclt	0x00180030
    8900:	stmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    8904:	cdpcs	3, 0, cr15, cr11, cr0, {6}
    8908:	movwcc	fp, #7960	; 0x1f18
    890c:	ldrsbtgt	pc, [r4], -ip	; <UNPREDICTABLE>
    8910:	ldmne	r2, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
    8914:	mvnsvc	pc, #82837504	; 0x4f00000
    8918:	mvnsvc	pc, #204472320	; 0xc300000
    891c:	vld1.16	{d1-d2}, [ip :64], fp
    8920:	bne	fe6a0f24 <full_module_path@@Base+0xfe6279bc>
    8924:	b	10cb538 <full_module_path@@Base+0x1051fd0>
    8928:			; <UNDEFINED> instruction: 0xf021530c
    892c:	bl	148d70 <full_module_path@@Base+0xcf808>
    8930:			; <UNDEFINED> instruction: 0xf0230c82
    8934:	sbclt	r0, r0, #-67108861	; 0xfc000003
    8938:	tsteq	lr, r1, asr #20
    893c:			; <UNDEFINED> instruction: 0xf8454303
    8940:			; <UNDEFINED> instruction: 0xf8cc1022
    8944:			; <UNDEFINED> instruction: 0xf1b93004
    8948:	eorle	r0, r7, r0, lsl #30
    894c:	bls	3af580 <full_module_path@@Base+0x336018>
    8950:	ldrmi	r6, [r3], #2715	; 0xa9b
    8954:	addsmi	r9, r3, #16, 20	; 0x10000
    8958:	tsthi	sl, #64, 6	; <UNPREDICTABLE>
    895c:	ldrcc	pc, [r8, #2271]!	; 0x8df
    8960:	movwls	r5, #35043	; 0x88e3
    8964:	blcs	229d8 <fchmod@plt+0x1be1c>
    8968:	cmphi	r7, #64	; 0x40	; <UNPREDICTABLE>
    896c:	strcc	pc, [ip, #2271]!	; 0x8df
    8970:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    8974:			; <UNDEFINED> instruction: 0xf0402b00
    8978:			; <UNDEFINED> instruction: 0xf10981bc
    897c:			; <UNDEFINED> instruction: 0x465932ff
    8980:			; <UNDEFINED> instruction: 0xf0234640
    8984:	blls	648480 <full_module_path@@Base+0x5cef18>
    8988:	teqlt	fp, fp, lsl r8
    898c:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}
    8990:			; <UNDEFINED> instruction: 0xf89bb923
    8994:	bcs	1099c <fchmod@plt+0x9de0>
    8998:	bicshi	pc, r1, #64	; 0x40
    899c:	ldmdavs	fp, {r0, r1, r4, r8, r9, fp, ip, pc}
    89a0:	svclt	0x00182b00
    89a4:	svceq	0x0000f1ba
    89a8:	teqhi	pc, r0, asr #32	; <UNPREDICTABLE>
    89ac:	ldmdavs	fp, {r1, r4, r8, r9, fp, ip, pc}
    89b0:			; <UNDEFINED> instruction: 0xf8dfb163
    89b4:	ldrbtmi	r0, [r8], #-1388	; 0xfffffa94
    89b8:	vst1.8	{d6-d7}, [r3], r3
    89bc:			; <UNDEFINED> instruction: 0xf5b34370
    89c0:	rsble	r4, fp, r0, lsl #30
    89c4:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
    89c8:	fldmdbxle	pc!, {d18-d30}	;@ Deprecated
    89cc:	ldmdavs	fp, {r2, r4, r8, r9, fp, ip, pc}
    89d0:			; <UNDEFINED> instruction: 0xf8dfb16b
    89d4:	ldrbtmi	r3, [fp], #-1360	; 0xfffffab0
    89d8:	vst1.8	{d6-d7}, [r3 :64], fp
    89dc:			; <UNDEFINED> instruction: 0xf5b34370
    89e0:			; <UNDEFINED> instruction: 0xf0004f20
    89e4:			; <UNDEFINED> instruction: 0x4629809d
    89e8:			; <UNDEFINED> instruction: 0xf02c4640
    89ec:			; <UNDEFINED> instruction: 0xf8dffb27
    89f0:	stmiapl	r3!, {r3, r4, r5, r8, sl, ip, sp}^
    89f4:	blcs	22a68 <fchmod@plt+0x1beac>
    89f8:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
    89fc:	strcc	pc, [ip, #-2271]!	; 0xfffff721
    8a00:	bvs	6d9bf4 <full_module_path@@Base+0x66068c>
    8a04:	cmpmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    8a08:	svcmi	0x0000f5b3
    8a0c:	addhi	pc, lr, r0
    8a10:	ldrne	pc, [ip, #-2271]	; 0xfffff721
    8a14:	orrpl	pc, r4, #54525952	; 0x3400000
    8a18:	strtcs	pc, [r4], #-2271	; 0xfffff721
    8a1c:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    8a20:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    8a24:	subsmi	r6, r1, sl, lsl r8
    8a28:	strthi	pc, [pc], #64	; 8a30 <fchmod@plt+0x1e74>
    8a2c:			; <UNDEFINED> instruction: 0xf50d4628
    8a30:	andlt	r5, r7, r4, lsl #27
    8a34:	svchi	0x00f0e8bd
    8a38:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
    8a3c:	vqrdmlah.s<illegal width 8>	d18, d0, d13
    8a40:	tstcs	r4, r2, lsr #2
    8a44:			; <UNDEFINED> instruction: 0xf0234640
    8a48:			; <UNDEFINED> instruction: 0xf8dffdc3
    8a4c:			; <UNDEFINED> instruction: 0xf8dfc4e8
    8a50:	ldrbtmi	r5, [ip], #1256	; 0x4e8
    8a54:	strmi	r4, [r2], -fp, lsl #12
    8a58:	movwcs	lr, #27084	; 0x69cc
    8a5c:	stmdavs	r9, {r0, r5, r6, r8, fp, ip, lr}
    8a60:			; <UNDEFINED> instruction: 0xf47f2900
    8a64:			; <UNDEFINED> instruction: 0x17d1acfe
    8a68:	svclt	0x0008428b
    8a6c:			; <UNDEFINED> instruction: 0xf43f4292
    8a70:			; <UNDEFINED> instruction: 0xf8dfacf8
    8a74:	andcs	r2, r1, r8, asr #9
    8a78:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    8a7c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    8a80:	blx	feec4aee <full_module_path@@Base+0xfee4b586>
    8a84:	bls	181e40 <full_module_path@@Base+0x1088d8>
    8a88:	andvc	pc, r0, #1107296256	; 0x42000000
    8a8c:	bmi	fffad2a8 <full_module_path@@Base+0xfff33d40>
    8a90:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    8a94:	bl	2d52a0 <full_module_path@@Base+0x25bd38>
    8a98:	ldrb	r0, [r9, #2946]!	; 0xb82
    8a9c:			; <UNDEFINED> instruction: 0xf41289ea
    8aa0:			; <UNDEFINED> instruction: 0xf3c27f90
    8aa4:			; <UNDEFINED> instruction: 0xf3c22340
    8aa8:	bl	14ab0 <fchmod@plt+0xdef4>
    8aac:	svclt	0x001f0103
    8ab0:	ldmdavs	fp, {r0, r3, r4, r8, r9, fp, ip, pc}
    8ab4:	stmiane	r9, {r0, r8, r9, ip, sp}^
    8ab8:	ldmdavs	r8, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
    8abc:	mvnsvc	pc, #82837504	; 0x4f00000
    8ac0:	mvnsvc	pc, #204472320	; 0xc300000
    8ac4:	bne	100f32c <full_module_path@@Base+0xf95dc4>
    8ac8:	addeq	lr, r0, r5, lsl #22
    8acc:			; <UNDEFINED> instruction: 0xf8df990b
    8ad0:	mrcls	4, 0, r2, cr0, cr4, {3}
    8ad4:	stmiapl	r2!, {r0, r1, r3, r7, r9, fp, sp, lr}
    8ad8:	ldmdavs	r2, {r0, r1, r4, r5, r7, r9, lr}
    8adc:	adchi	pc, r8, #0, 6
    8ae0:	bne	ffce2d0c <full_module_path@@Base+0xffc697a4>
    8ae4:	eorvc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    8ae8:			; <UNDEFINED> instruction: 0xc00ef8b7
    8aec:	svcvc	0x0090f41c
    8af0:	smlalbtcs	pc, r0, ip, r3	; <UNPREDICTABLE>
    8af4:	strcc	pc, [r0], -ip, asr #7
    8af8:	blls	678760 <full_module_path@@Base+0x5ff1f8>
    8afc:	svclt	0x001e440e
    8b00:	movwcc	r6, #6171	; 0x181b
    8b04:	blls	3ceee4 <full_module_path@@Base+0x35597c>
    8b08:			; <UNDEFINED> instruction: 0xf64f6819
    8b0c:			; <UNDEFINED> instruction: 0xf6c373fc
    8b10:	bne	16e5b14 <full_module_path@@Base+0x166c5ac>
    8b14:	bl	1cf988 <full_module_path@@Base+0x156420>
    8b18:			; <UNDEFINED> instruction: 0xf7fd0183
    8b1c:			; <UNDEFINED> instruction: 0xe755ec58
    8b20:	strcc	pc, [r4], #-2271	; 0xfffff721
    8b24:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    8b28:	cmnle	r9, r0, lsl #22
    8b2c:	ldrcc	pc, [r8], #-2271	; 0xfffff721
    8b30:			; <UNDEFINED> instruction: 0x6706e9dd
    8b34:	ldmib	r2, {r1, r5, r6, r7, fp, ip, lr}^
    8b38:	ldmibne	fp, {r8, ip, sp}
    8b3c:			; <UNDEFINED> instruction: 0x463b6013
    8b40:	movweq	lr, #15169	; 0x3b41
    8b44:			; <UNDEFINED> instruction: 0xe7636053
    8b48:	blcs	af788 <full_module_path@@Base+0x36220>
    8b4c:	blls	2bcf78 <full_module_path@@Base+0x243a10>
    8b50:	blcs	ba6bc4 <full_module_path@@Base+0xb2d65c>
    8b54:			; <UNDEFINED> instruction: 0xf855bf02
    8b58:			; <UNDEFINED> instruction: 0xf1033c04
    8b5c:			; <UNDEFINED> instruction: 0xf84533ff
    8b60:	blls	257b78 <full_module_path@@Base+0x1de610>
    8b64:	ldmdavs	fp, {r0, r2, r8, fp, ip, pc}
    8b68:	andeq	pc, r1, #1
    8b6c:	vqrdmlah.s<illegal width 8>	d18, d0, d13
    8b70:	strbeq	r8, [r9, #153]	; 0x99
    8b74:	addhi	pc, r1, #0, 2
    8b78:	smlattlt	sl, fp, r9, r8
    8b7c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    8b80:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    8b84:	ldrb	r8, [lr], fp, ror #3
    8b88:	stc2l	0, cr15, [r2, #140]	; 0x8c
    8b8c:			; <UNDEFINED> instruction: 0xf7ff9008
    8b90:	tstcs	r0, pc, lsl #23
    8b94:			; <UNDEFINED> instruction: 0xf0134638
    8b98:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    8b9c:	blmi	ffaff7c8 <full_module_path@@Base+0xffa86260>
    8ba0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    8ba4:			; <UNDEFINED> instruction: 0xf47f2b00
    8ba8:	ldmdavc	fp!, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, pc}
    8bac:			; <UNDEFINED> instruction: 0xf47f2b2f
    8bb0:	stmibmi	r7!, {r3, r4, r5, r6, r7, r8, r9, fp, sp, pc}^
    8bb4:	andcs	r4, r3, sl, lsr r6
    8bb8:			; <UNDEFINED> instruction: 0xf0194479
    8bbc:	stmibmi	r5!, {r0, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}^
    8bc0:	eorsvc	pc, r5, #1325400064	; 0x4f000000
    8bc4:	ldrbtmi	r2, [r9], #-2
    8bc8:	ldc2	0, cr15, [sl, #56]	; 0x38
    8bcc:	movwcs	r4, #2786	; 0xae2
    8bd0:			; <UNDEFINED> instruction: 0x46384639
    8bd4:	movwls	r4, #1146	; 0x47a
    8bd8:	blx	fe344c2e <full_module_path@@Base+0xfe2cb6c6>
    8bdc:	ldrtmi	r2, [r8], -pc, lsr #2
    8be0:	mcr	7, 7, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    8be4:			; <UNDEFINED> instruction: 0xf47f2800
    8be8:	strls	sl, [sl, -fp, ror #23]
    8bec:			; <UNDEFINED> instruction: 0xf04fe415
    8bf0:	tstls	r0, #-67108861	; 0xfc000003
    8bf4:			; <UNDEFINED> instruction: 0xf0234640
    8bf8:	stmib	sp, {r0, r1, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
    8bfc:	strt	r0, [ip], #-262	; 0xfffffefa
    8c00:	strtmi	r4, [r9], -r0, asr #12
    8c04:	blx	ff1c4cc2 <full_module_path@@Base+0xff14b75a>
    8c08:			; <UNDEFINED> instruction: 0x4640e6f8
    8c0c:	blx	1344ca2 <full_module_path@@Base+0x12cb73a>
    8c10:	ldrbtmi	r4, [fp], #-3026	; 0xfffff42e
    8c14:	strt	r6, [pc], #-536	; 8c1c <fchmod@plt+0x2060>
    8c18:			; <UNDEFINED> instruction: 0xf0234640
    8c1c:	andls	pc, ip, fp, asr #30
    8c20:	movwcs	lr, #5158	; 0x1426
    8c24:	stccc	8, cr15, [r4], {69}	; 0x45
    8c28:	blls	282564 <full_module_path@@Base+0x208ffc>
    8c2c:	blcs	762ca0 <full_module_path@@Base+0x6e9738>
    8c30:	adcshi	pc, r5, r0, lsl #6
    8c34:	vqrdmlah.s<illegal width 8>	d18, d0, d9
    8c38:	blls	16996c <full_module_path@@Base+0xf0404>
    8c3c:			; <UNDEFINED> instruction: 0xf140055b
    8c40:	strbmi	r8, [r0], -lr, lsl #7
    8c44:	ldc2	0, cr15, [r0, #-140]!	; 0xffffff74
    8c48:	strmi	r4, [fp], -r2, lsl #12
    8c4c:	ldrbtmi	r4, [lr], #-3780	; 0xfffff13c
    8c50:			; <UNDEFINED> instruction: 0x0112e9d6
    8c54:	blx	11c4cf2 <full_module_path@@Base+0x114b78a>
    8c58:	stmdavs	r2, {r0, r3, r5, r6, r7, r8, fp, pc}
    8c5c:	svclt	0x00423a01
    8c60:	mrrcne	13, 3, r6, r3, cr2
    8c64:	stmdals	pc, {r0, r1, sp, lr}	; <UNPREDICTABLE>
    8c68:	ldrvs	fp, [r3, #-3912]!	; 0xfffff0b8
    8c6c:	strcc	pc, [r0], -r1, asr #7
    8c70:	smlalbtcs	pc, r0, r1, r3	; <UNPREDICTABLE>
    8c74:	movtmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    8c78:	ldrtmi	r6, [r1], #-2048	; 0xfffff800
    8c7c:	bne	16cf4f0 <full_module_path@@Base+0x1655f88>
    8c80:	eorcs	pc, r3, r5, asr #16
    8c84:			; <UNDEFINED> instruction: 0x4640e692
    8c88:	blx	3c4d1e <full_module_path@@Base+0x34b7b6>
    8c8c:	ldrbtmi	r4, [fp], #-2997	; 0xfffff44b
    8c90:	stmib	r3, {r0, r6, r7, r8, r9, sl, ip}^
    8c94:			; <UNDEFINED> instruction: 0xf7ff0106
    8c98:			; <UNDEFINED> instruction: 0xf023bbe4
    8c9c:	strmi	pc, [r5], -r5, lsl #22
    8ca0:	bllt	546ca4 <full_module_path@@Base+0x4cd73c>
    8ca4:			; <UNDEFINED> instruction: 0xf0002a00
    8ca8:	blmi	febe9470 <full_module_path@@Base+0xfeb6ff08>
    8cac:			; <UNDEFINED> instruction: 0xf8554aaf
    8cb0:	stmiapl	r3!, {r2, sl, fp, ip}^
    8cb4:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    8cb8:			; <UNDEFINED> instruction: 0xb1a16413
    8cbc:	blmi	fe8ef130 <full_module_path@@Base+0xfe875bc8>
    8cc0:	stmiapl	r3!, {r0, r4, r6, sl, sp, lr}^
    8cc4:	blcs	22d38 <fchmod@plt+0x1c17c>
    8cc8:	stmdbcs	r2, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    8ccc:	blmi	fea3f104 <full_module_path@@Base+0xfe9c5b9c>
    8cd0:	ldmdane	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8cd4:	stcne	8, cr15, [r1], {17}
    8cd8:	tstle	r5, lr, lsr #18
    8cdc:	stmdbcc	r2, {r0, r1, r3, r4, r8, fp, ip, pc}
    8ce0:	blcs	bdfe54 <full_module_path@@Base+0xb668ec>
    8ce4:	ldrbvs	sp, [r1], #-256	; 0xffffff00
    8ce8:			; <UNDEFINED> instruction: 0xf04389eb
    8cec:	mvnhi	r0, r5, lsl #6
    8cf0:	blls	38259c <full_module_path@@Base+0x309034>
    8cf4:	sbcsvc	lr, r9, #9216	; 0x2400
    8cf8:	mvnscc	pc, pc, asr #32
    8cfc:	subsne	r4, r2, r0, asr #12
    8d00:	sbcsvs	r3, r9, r4, lsl fp
    8d04:	smlatbeq	r2, r9, fp, lr
    8d08:	streq	lr, [fp], -r1, lsl #22
    8d0c:	andsvs	r3, lr, r1, lsl #20
    8d10:	addsvs	r4, sl, r1, lsr r6
    8d14:	subsvs	r2, lr, r0, lsl #12
    8d18:			; <UNDEFINED> instruction: 0xf023930a
    8d1c:	blls	2c80e8 <full_module_path@@Base+0x24eb80>
    8d20:			; <UNDEFINED> instruction: 0xf8cdaa1d
    8d24:	stmib	r2, {r2, r4, r5, r6, ip, sp, pc}^
    8d28:	ldrmi	r6, [r9], -r2, lsl #18
    8d2c:	andls	r9, sl, #26624	; 0x6800
    8d30:	tstcs	r0, #24, 16	; 0x180000
    8d34:			; <UNDEFINED> instruction: 0xf0066056
    8d38:	adcsmi	pc, r0, #897024	; 0xdb000
    8d3c:	adchi	pc, r6, #192, 4
    8d40:	ldmvs	r3, {r1, r3, r9, fp, ip, pc}
    8d44:	andcs	r4, r0, #1526726656	; 0x5b000000
    8d48:			; <UNDEFINED> instruction: 0xe61c701a
    8d4c:	str	r4, [r4, #-1754]	; 0xfffff926
    8d50:	ldrbeq	r9, [r2, -r5, lsl #20]
    8d54:	cfldr64ge	mvdx15, [pc], {63}	; 0x3f
    8d58:	movwls	r4, #26176	; 0x6640
    8d5c:	blx	fe944df0 <full_module_path@@Base+0xfe8cb888>
    8d60:	blls	19b778 <full_module_path@@Base+0x122210>
    8d64:			; <UNDEFINED> instruction: 0x17c1447a
    8d68:	smlabteq	ip, r2, r9, lr
    8d6c:	blmi	fe0c1ec0 <full_module_path@@Base+0xfe048958>
    8d70:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
    8d74:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    8d78:			; <UNDEFINED> instruction: 0xf0076013
    8d7c:	andls	pc, r6, r3, ror #18
    8d80:	stcl	7, cr15, [r2, #-1012]	; 0xfffffc0c
    8d84:			; <UNDEFINED> instruction: 0xf7fd6800
    8d88:	ldmdbmi	ip!, {r1, r5, r7, sl, fp, sp, lr, pc}^
    8d8c:	strbmi	r9, [fp], -r6, lsl #20
    8d90:	andls	r4, r0, r9, ror r4
    8d94:			; <UNDEFINED> instruction: 0xf0192008
    8d98:			; <UNDEFINED> instruction: 0xf7fffa2f
    8d9c:	stmdbls	pc, {r1, r3, r4, r5, r6, r7, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
    8da0:	movtmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    8da4:	stmdavs	r9, {r1, r3, r5, r6, r7, r8, fp, pc}
    8da8:	andcc	pc, r0, r2, asr #7
    8dac:	subcs	pc, r0, #134217731	; 0x8000003
    8db0:	strmi	r1, [r2], #-2651	; 0xfffff5a5
    8db4:	bls	14f828 <full_module_path@@Base+0xd62c0>
    8db8:	svclt	0x004904d2
    8dbc:	bls	42f1f0 <full_module_path@@Base+0x3b5c88>
    8dc0:	stmibvs	r9, {r1, r3, r9, sl, lr}
    8dc4:	bvs	fe4b8adc <full_module_path@@Base+0xfe43f574>
    8dc8:			; <UNDEFINED> instruction: 0xf8451852
    8dcc:	strb	r2, [sp, #35]!	; 0x23
    8dd0:			; <UNDEFINED> instruction: 0xf0234640
    8dd4:	stmdbmi	sl!, {r0, r3, r5, r6, r9, fp, ip, sp, lr, pc}^
    8dd8:	ldrbtmi	r9, [r9], #-2825	; 0xfffff4f7
    8ddc:	blls	4e2e4c <full_module_path@@Base+0x4698e4>
    8de0:			; <UNDEFINED> instruction: 0xf7ff6288
    8de4:			; <UNDEFINED> instruction: 0x4640bbd7
    8de8:	blx	17c4e7c <full_module_path@@Base+0x174b914>
    8dec:	stmdavs	sl!, {r0, r2, r5, r6, r8, r9, fp, lr}
    8df0:	subsvs	r4, r8, #2063597568	; 0x7b000000
    8df4:	stmiapl	r3!, {r0, r3, r5, r8, r9, fp, lr}^
    8df8:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
    8dfc:	blge	ff2c5f00 <full_module_path@@Base+0xff24c998>
    8e00:	bllt	fe386e04 <full_module_path@@Base+0xfe30d89c>
    8e04:	andne	lr, r6, #3620864	; 0x374000
    8e08:	bleq	44523c <full_module_path@@Base+0x3cbcd4>
    8e0c:			; <UNDEFINED> instruction: 0xf1722900
    8e10:			; <UNDEFINED> instruction: 0xf6ff0201
    8e14:			; <UNDEFINED> instruction: 0xf10bac66
    8e18:	ldr	r0, [lr], #2564	; 0xa04
    8e1c:	ldmdavs	sl, {r0, r3, r8, r9, fp, ip, pc}
    8e20:	bllt	1e06e24 <full_module_path@@Base+0x1d8d8bc>
    8e24:	stmiapl	r2!, {r3, r4, r6, r9, fp, lr}
    8e28:	tstlt	sl, r2, lsl r8
    8e2c:	beq	24525c <full_module_path@@Base+0x1cbcf4>
    8e30:	stmiapl	r2!, {r1, r2, r4, r6, r9, fp, lr}
    8e34:	ldmdbvs	r0, {r1, r4, fp, sp, lr}
    8e38:	svclt	0x0000e4ae
    8e3c:	andeq	lr, r5, sl, asr #13
    8e40:	andeq	r0, r0, ip, lsr #7
    8e44:			; <UNDEFINED> instruction: 0x0005e6be
    8e48:	andeq	r0, r0, r8, lsl #13
    8e4c:	andeq	r0, r0, ip, lsr #8
    8e50:	ldrdeq	r5, [r6], -r6
    8e54:	andeq	sp, r3, ip, lsr r7
    8e58:	andeq	sp, r3, r0, ror #14
    8e5c:	andeq	r5, r6, r4, lsr #31
    8e60:	andeq	r0, r0, ip, lsl r6
    8e64:	andeq	r0, r0, r4, lsr r6
    8e68:	andeq	lr, r5, sl, lsr ip
    8e6c:	strdeq	r0, [r6], -sl
    8e70:	andeq	r0, r6, r0, ror #27
    8e74:	strdeq	lr, [r5], -sl
    8e78:	andeq	r0, r0, r8, asr #8
    8e7c:	andeq	r0, r6, lr, asr #26
    8e80:	andeq	r0, r0, r8, ror #9
    8e84:	andeq	r0, r6, r0, lsl sp
    8e88:	andeq	r0, r0, ip, asr #11
    8e8c:	andeq	r0, r0, ip, lsr r6
    8e90:	andeq	r0, r0, r0, lsr #6
    8e94:	andeq	r0, r0, r0, asr #8
    8e98:	andeq	r0, r6, r6, asr #25
    8e9c:	andeq	r0, r0, r0, ror r4
    8ea0:	muleq	r6, sl, ip
    8ea4:			; <UNDEFINED> instruction: 0x000004bc
    8ea8:	andeq	r0, r6, r2, asr ip
    8eac:	andeq	r0, r0, r4, lsr #12
    8eb0:	andeq	r0, r6, ip, lsr #24
    8eb4:	andeq	r0, r6, r6, ror #23
    8eb8:			; <UNDEFINED> instruction: 0x00060bba
    8ebc:	ldrdeq	r0, [r0], -ip
    8ec0:	andeq	r0, r6, r8, lsl #23
    8ec4:	strdeq	r0, [r0], -r8
    8ec8:	andeq	r0, r6, ip, asr fp
    8ecc:	andeq	r0, r0, ip, asr #7
    8ed0:	andeq	r0, r6, r4, lsr fp
    8ed4:	andeq	r0, r0, r8, lsl #10
    8ed8:	andeq	r0, r6, r0, lsl fp
    8edc:	muleq	r0, ip, r5
    8ee0:	ldrdeq	r0, [r6], -sl
    8ee4:			; <UNDEFINED> instruction: 0x00060ab4
    8ee8:	andeq	r0, r6, sl, lsl #21
    8eec:	andeq	r0, r6, r0, asr sl
    8ef0:			; <UNDEFINED> instruction: 0x0003d2b8
    8ef4:	strdeq	r0, [r6], -r4
    8ef8:	andeq	r0, r6, lr, asr #19
    8efc:	andeq	r0, r0, r8, ror #8
    8f00:	andeq	r0, r6, lr, ror r9
    8f04:	andeq	r0, r0, r4, lsr #6
    8f08:	andeq	r0, r6, ip, asr r9
    8f0c:	andeq	r0, r0, r8, asr #11
    8f10:	andeq	r0, r6, ip, lsl r9
    8f14:	andeq	r0, r6, r4, ror #17
    8f18:			; <UNDEFINED> instruction: 0x000003b4
    8f1c:	andeq	r0, r0, r4, ror r3
    8f20:	andeq	r0, r6, lr, lsl r8
    8f24:	strdeq	r0, [r6], -lr
    8f28:	andeq	r0, r0, ip, lsl #7
    8f2c:	ldrdeq	r0, [r6], -r4
    8f30:	andeq	sp, r5, r6, lsr #30
    8f34:	andeq	r0, r6, r2, lsl #15
    8f38:	andeq	r0, r0, r4, ror r4
    8f3c:	andeq	r5, r6, ip, lsr r8
    8f40:	muleq	r3, sl, r0
    8f44:	andeq	r0, r0, r4, lsl #8
    8f48:	andeq	r0, r0, r4, asr #7
    8f4c:	strdeq	r0, [r0], -r8
    8f50:	ldrdeq	ip, [r3], -ip	; <UNPREDICTABLE>
    8f54:	andeq	ip, r3, r2, lsr #26
    8f58:	andeq	r7, r4, r0, lsl r7
    8f5c:	andeq	r0, r6, r2, asr #11
    8f60:	andeq	r0, r6, r6, lsl #11
    8f64:	andeq	r0, r6, r6, asr #10
    8f68:	andeq	r0, r0, ip, lsl r3
    8f6c:	andeq	r0, r6, r0, lsr #10
    8f70:	andeq	r5, r6, r8, ror #11
    8f74:	andeq	r0, r6, r0, ror r4
    8f78:	andeq	r0, r0, r0, ror #12
    8f7c:	ldrdeq	ip, [r3], -ip	; <UNPREDICTABLE>
    8f80:	strdeq	r0, [r6], -sl
    8f84:	andeq	r0, r6, r4, ror #7
    8f88:			; <UNDEFINED> instruction: 0x000003bc
    8f8c:	andeq	r0, r0, ip, lsl #8
    8f90:	ldmdbls	r0, {r0, r1, r3, r9, fp, ip, pc}
    8f94:	bne	ff2e31e4 <full_module_path@@Base+0xff269c7c>
    8f98:	eorvc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    8f9c:			; <UNDEFINED> instruction: 0x46383710
    8fa0:	stc	7, cr15, [sl], {253}	; 0xfd
    8fa4:	andcc	r4, r1, sl, asr #12
    8fa8:			; <UNDEFINED> instruction: 0x46581839
    8fac:	b	3c6fa8 <full_module_path@@Base+0x34da40>
    8fb0:	andcs	lr, r0, #244, 8	; 0xf4000000
    8fb4:	stmib	sp, {r8, sp}^
    8fb8:			; <UNDEFINED> instruction: 0xf8df1206
    8fbc:	stmiapl	r2!, {r2, sl, sp}
    8fc0:	ldrdls	pc, [r0], -r2
    8fc4:	svceq	0x0000f1b9
    8fc8:	blge	12c60cc <full_module_path@@Base+0x124cb64>
    8fcc:	bllt	f46fd0 <full_module_path@@Base+0xecda68>
    8fd0:			; <UNDEFINED> instruction: 0xffa2f02a
    8fd4:			; <UNDEFINED> instruction: 0xf7ff6228
    8fd8:	strbmi	fp, [r0], -r0, ror #20
    8fdc:	stc2l	0, cr15, [sl, #-140]!	; 0xffffff74
    8fe0:	ldmibvs	r1, {r0, r1, r3, r9, fp, ip, pc}
    8fe4:	tstls	r0, #3, 28	; 0x30
    8fe8:			; <UNDEFINED> instruction: 0xf2c06a93
    8fec:	ldflsd	f0, [r0, #-832]	; 0xfffffcc0
    8ff0:			; <UNDEFINED> instruction: 0x461a1858
    8ff4:	vhsub.u8	d20, d16, d24
    8ff8:	blmi	ffca9728 <full_module_path@@Base+0xffc301c0>
    8ffc:			; <UNDEFINED> instruction: 0xf9b358e3
    9000:	blcs	15080 <fchmod@plt+0xe4c4>
    9004:	blls	440188 <full_module_path@@Base+0x3c6c20>
    9008:	vrshr.s64	d4, d3, #64
    900c:	blls	2692b0 <full_module_path@@Base+0x1efd48>
    9010:	blcs	763084 <full_module_path@@Base+0x6e9b1c>
    9014:	bge	706d18 <full_module_path@@Base+0x68d7b0>
    9018:	stmibmi	fp!, {r2, r3, r5, r6, r7, r8, sl, sp, lr, pc}^
    901c:	ldrbmi	r4, [r8], -sl, asr #12
    9020:	stmdbeq	pc, {r0, r3, r5, r7, r8, ip, sp, lr, pc}	; <UNPREDICTABLE>
    9024:			; <UNDEFINED> instruction: 0xf10b4479
    9028:			; <UNDEFINED> instruction: 0xf0330b0f
    902c:	ldr	pc, [sp], #4001	; 0xfa1
    9030:	strbmi	r4, [r0], -r1, lsl #12
    9034:			; <UNDEFINED> instruction: 0xf832f023
    9038:	bls	282360 <full_module_path@@Base+0x208df8>
    903c:	tstls	r2, #64, 12	; 0x4000000
    9040:	bcs	763090 <full_module_path@@Base+0x6e9b28>
    9044:	orrhi	pc, r7, r0, asr #6
    9048:	ldc2	0, cr15, [r4, #-140]!	; 0xffffff74
    904c:			; <UNDEFINED> instruction: 0xf5b09b12
    9050:			; <UNDEFINED> instruction: 0xf1005f80
    9054:			; <UNDEFINED> instruction: 0xf0800901
    9058:	bmi	ff729700 <full_module_path@@Base+0xff6b0198>
    905c:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    9060:	b	13f5490 <full_module_path@@Base+0x137bf28>
    9064:	bmi	ff68b590 <full_module_path@@Base+0xff612028>
    9068:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    906c:			; <UNDEFINED> instruction: 0xf43f2a00
    9070:			; <UNDEFINED> instruction: 0xf109aaf7
    9074:			; <UNDEFINED> instruction: 0xf7ff090f
    9078:	bcs	37c4c <fchmod@plt+0x31090>
    907c:	cfstrdge	mvd15, [r3], #-252	; 0xffffff04
    9080:			; <UNDEFINED> instruction: 0xf04389eb
    9084:	mvnhi	r0, r0, asr #6
    9088:	blmi	ff4c2204 <full_module_path@@Base+0xff448c9c>
    908c:	cfldrsvs	mvf4, [sl], {123}	; 0x7b
    9090:			; <UNDEFINED> instruction: 0xf43f2a00
    9094:	bmi	ff4341fc <full_module_path@@Base+0xff3bac94>
    9098:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    909c:			; <UNDEFINED> instruction: 0xf0002a00
    90a0:	ldfvsp	f0, [fp], {88}	; 0x58
    90a4:			; <UNDEFINED> instruction: 0xf0002b00
    90a8:	bls	229600 <full_module_path@@Base+0x1b0098>
    90ac:	stmdale	r5, {r0, r1, r4, r7, r9, lr}
    90b0:	ldrbtmi	r4, [sl], #-2762	; 0xfffff536
    90b4:	blcs	be0408 <full_module_path@@Base+0xb66ea0>
    90b8:	mrshi	pc, (UNDEF: 75)	; <UNPREDICTABLE>
    90bc:	andcs	r4, r0, #200, 22	; 0x32000
    90c0:	ldrvs	r4, [sl], #-1147	; 0xfffffb85
    90c4:			; <UNDEFINED> instruction: 0xf006e43f
    90c8:	blls	308fc4 <full_module_path@@Base+0x28fa5c>
    90cc:	ldmibvs	fp, {r0, r3, r4, r7, r9, fp, sp, lr}
    90d0:	strmi	r4, [r2], -fp, lsl #8
    90d4:	addmi	r9, r1, #16, 16	; 0x100000
    90d8:	stmibmi	r2, {r1, r2, r3, r5, r8, sl, fp, ip, lr, pc}^
    90dc:	tstls	r1, r9, ror r4
    90e0:	ldmdbls	r0, {r1, sp}
    90e4:	stmibmi	r0, {r8, ip, pc}^
    90e8:			; <UNDEFINED> instruction: 0xf0194479
    90ec:	blls	307308 <full_module_path@@Base+0x28dda0>
    90f0:			; <UNDEFINED> instruction: 0xe7886a9a
    90f4:			; <UNDEFINED> instruction: 0xf8d8f023
    90f8:	blx	17efd18 <full_module_path@@Base+0x17767b0>
    90fc:			; <UNDEFINED> instruction: 0xf7fff980
    9100:	strbmi	fp, [r0], -pc, ror #20
    9104:			; <UNDEFINED> instruction: 0xf0239306
    9108:	blls	1c8464 <full_module_path@@Base+0x14eefc>
    910c:			; <UNDEFINED> instruction: 0xf980fa5f
    9110:	blt	19c7114 <full_module_path@@Base+0x194dbac>
    9114:			; <UNDEFINED> instruction: 0x46402a1d
    9118:	ldcle	3, cr9, [fp, #-24]	; 0xffffffe8
    911c:	stc2l	0, cr15, [sl], {35}	; 0x23
    9120:	ldmibmi	r2!, {r1, r2, r8, r9, fp, ip, pc}
    9124:	ldrbtmi	r9, [r9], #-2569	; 0xfffff5f7
    9128:	bicvs	r6, r8, #1179648	; 0x120000
    912c:	blt	1307130 <full_module_path@@Base+0x128dbc8>
    9130:	ldmdavs	r2, {r0, r3, r9, fp, ip, pc}
    9134:	blt	bc7138 <full_module_path@@Base+0xb4dbd0>
    9138:	ldrbtmi	r4, [r9], #-2477	; 0xfffff653
    913c:	svcmi	0x00ade7cf
    9140:	bmi	feb5aaac <full_module_path@@Base+0xfeae1544>
    9144:	ldrbtmi	r4, [pc], #-1624	; 914c <fchmod@plt+0x2590>
    9148:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    914c:			; <UNDEFINED> instruction: 0xf013697b
    9150:	strt	pc, [r3], #-2257	; 0xfffff72f
    9154:			; <UNDEFINED> instruction: 0xf8a8f023
    9158:	strb	r9, [r2, r6, lsl #22]!
    915c:	ldmdbls	r0, {r0, r1, r3, r8, r9, fp, ip, pc}
    9160:	bne	fe2a33d4 <full_module_path@@Base+0xfe229e6c>
    9164:			; <UNDEFINED> instruction: 0xf8532100
    9168:			; <UNDEFINED> instruction: 0xf8b22022
    916c:	ldmvs	r3, {r1, r2, r3, lr, pc}
    9170:	svcvc	0x0000f41c
    9174:	vst1.8	{d4-d6}, [ip :64], r8
    9178:	stmib	sp, {r7, r8, r9, ip, lr}^
    917c:	andle	r0, lr, r6, lsl #2
    9180:	stmdavs	r9, {r0, r1, r2, r3, r8, fp, ip, pc}
    9184:	addeq	r4, r9, r9, asr #7
    9188:	stmdbcc	r4, {r0, r1, r8, ip, sp, pc}
    918c:	ldmdapl	r0, {r1, r2, r8, sl, fp, ip, pc}^
    9190:	stmdane	r9!, {r8, sp}^
    9194:	stmdbls	r7, {r1, r2, r8, ip, pc}
    9198:	tsteq	r1, r0, asr #22
    919c:	ldfmid	f1, [r7, #28]
    91a0:	ldrbtmi	r6, [sp], #-2128	; 0xfffff7b0
    91a4:	stmib	r5, {r0, r6, r7, r8, r9, sl, ip}^
    91a8:	blcs	95c8 <fchmod@plt+0x2a0c>
    91ac:	sbcshi	pc, pc, r0
    91b0:	ldmdavs	r9, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
    91b4:	movtmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    91b8:			; <UNDEFINED> instruction: 0xf8521a5b
    91bc:	movwls	r3, #49187	; 0xc023
    91c0:	ldmibhi	r1, {r0, r1, r2, r3, r7, fp, lr}
    91c4:	ldrbtmi	r4, [r8], #-2959	; 0xfffff471
    91c8:	stmiapl	r3!, {r0, r9, sp, lr}^
    91cc:	ldmdavs	fp, {r0, r2, r4, r8, r9, ip, pc}
    91d0:	blmi	fe3756a4 <full_module_path@@Base+0xfe2fc13c>
    91d4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    91d8:	orreq	lr, r3, #165888	; 0x28800
    91dc:	subvs	r6, r3, #1769472	; 0x1b0000
    91e0:	stmiapl	r3!, {r1, r3, r7, r8, r9, fp, lr}^
    91e4:	cmplt	r0, r8, lsl r8
    91e8:	stcmi	8, cr4, [sl, #548]	; 0x224
    91ec:	ldrbtmi	r5, [sp], #-2080	; 0xfffff7e0
    91f0:	bl	fe8a31f8 <full_module_path@@Base+0xfe829c90>
    91f4:	stmdavs	r0, {r7}
    91f8:	stmmi	r7, {r3, r5, r7, r9, sp, lr}
    91fc:	andsls	r5, r7, r0, lsr #16
    9200:	stmdacs	r0, {fp, sp, lr}
    9204:	addhi	pc, r8, r0
    9208:	eorsmi	pc, r0, r1, lsl #8
    920c:	svcpl	0x0000f5b0
    9210:	addhi	pc, r2, r0, asr #32
    9214:	svcvc	0x0090f41c
    9218:	andcc	pc, r0, ip, asr #7
    921c:	smlalbtcs	pc, r0, ip, r3	; <UNPREDICTABLE>
    9220:	andle	r4, r4, r8, lsl #8
    9224:	stmdapl	r1!, {r0, r2, r3, r4, r5, r6, r8, fp, lr}^
    9228:	tstcc	r1, r9, lsl #16
    922c:	stmdbls	pc, {r3, sl, lr}	; <UNPREDICTABLE>
    9230:	ldrbvc	pc, [lr, #1615]!	; 0x64f	; <UNPREDICTABLE>
    9234:	ldrbvc	pc, [pc, #1731]!	; 98ff <fchmod@plt+0x2d43>	; <UNPREDICTABLE>
    9238:	ldrd	pc, [r4, #143]!	; 0x8f
    923c:			; <UNDEFINED> instruction: 0xf04f9e12
    9240:	stmdavs	r9, {r8, fp}
    9244:			; <UNDEFINED> instruction: 0xf10644fe
    9248:	bne	1b4be70 <full_module_path@@Base+0x1ad2908>
    924c:	cmnmi	pc, pc, asr #8	; <UNPREDICTABLE>
    9250:	vmlsl.s8	<illegal reg q8.5>, d0, d29
    9254:	bl	89698 <full_module_path@@Base+0x10130>
    9258:			; <UNDEFINED> instruction: 0xf8520085
    925c:	stmdavs	r5, {r0, r2, r5, sp}^
    9260:	rsbsvs	pc, pc, r2, lsr #8
    9264:	tstcs	r2, r1, lsl #20
    9268:			; <UNDEFINED> instruction: 0xf6cf2200
    926c:			; <UNDEFINED> instruction: 0xf02072f0
    9270:	blx	17c92b4 <full_module_path@@Base+0x174fd4c>
    9274:	b	c8490 <full_module_path@@Base+0x4ef28>
    9278:	b	1315a94 <full_module_path@@Base+0x129c52c>
    927c:	b	1009688 <full_module_path@@Base+0xf90120>
    9280:	movwmi	r5, #40981	; 0xa015
    9284:	andcs	lr, ip, lr, asr #19
    9288:	stmiblt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    928c:			; <UNDEFINED> instruction: 0xf1054b65
    9290:	stmiapl	r2!, {r0, r4, r8, r9, fp}^
    9294:			; <UNDEFINED> instruction: 0xf0436813
    9298:	andsvs	r0, r3, r1, lsl #6
    929c:	cdp2	0, 13, cr15, cr2, cr6, {0}
    92a0:	ldrtmi	r4, [r8], -r2, lsl #12
    92a4:			; <UNDEFINED> instruction: 0xf013920c
    92a8:	mulls	sl, sp, fp
    92ac:	b	feb472a8 <full_module_path@@Base+0xfeacdd40>
    92b0:			; <UNDEFINED> instruction: 0xf7fd6800
    92b4:	ldmdbmi	ip, {r2, r3, r9, fp, sp, lr, pc}^
    92b8:	bls	32fee8 <full_module_path@@Base+0x2b6980>
    92bc:	andls	r4, r0, r9, ror r4
    92c0:			; <UNDEFINED> instruction: 0xf0182001
    92c4:			; <UNDEFINED> instruction: 0xf04fff99
    92c8:	ldrbmi	r0, [fp], -r0, lsl #4
    92cc:	ldr	r7, [sl, #-1066]!	; 0xfffffbd6
    92d0:			; <UNDEFINED> instruction: 0xf0224640
    92d4:	ldmdbmi	r5, {r0, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    92d8:			; <UNDEFINED> instruction: 0x46024479
    92dc:	ldrbne	r4, [r3, r0, asr #12]
    92e0:	tstcs	r2, #3162112	; 0x304000
    92e4:			; <UNDEFINED> instruction: 0xffe0f022
    92e8:	strmi	r1, [r2], -r3, asr #15
    92ec:	strmi	lr, [r1], -lr, lsr #9
    92f0:			; <UNDEFINED> instruction: 0xf0274640
    92f4:	blls	287cb8 <full_module_path@@Base+0x20e750>
    92f8:	rsbvs	r6, r8, #1703936	; 0x1a0000
    92fc:	stmdblt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9300:	eorseq	pc, r8, #1073741825	; 0x40000001
    9304:	strbmi	r4, [r0], -r1, lsl #12
    9308:	blx	fe7453ac <full_module_path@@Base+0xfe6cbe44>
    930c:	ldmdavs	sl, {r0, r3, r8, r9, fp, ip, pc}
    9310:	adcvs	r9, r8, #19456	; 0x4c00
    9314:	ldmdblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9318:	stmdapl	r0!, {r0, r3, r5, fp, lr}
    931c:	ldrdls	pc, [r0], -r0
    9320:	svceq	0x0000f1b9
    9324:	ldmibge	ip, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    9328:	cmnmi	r0, r1, lsl #8	; <UNPREDICTABLE>
    932c:	svcmi	0x0020f5b1
    9330:	ldmibge	r4, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    9334:	ldreq	pc, [r0, #-258]	; 0xfffffefe
    9338:			; <UNDEFINED> instruction: 0x46289312
    933c:	b	f47338 <full_module_path@@Base+0xecddd0>
    9340:	strtmi	r3, [r8], #-1
    9344:	b	e47340 <full_module_path@@Base+0xdcddd8>
    9348:			; <UNDEFINED> instruction: 0xf1009b12
    934c:			; <UNDEFINED> instruction: 0xf7ff0901
    9350:	stmibhi	fp!, {r0, r1, r2, r7, r8, fp, ip, sp, pc}^
    9354:			; <UNDEFINED> instruction: 0xf022e414
    9358:	blls	4c91fc <full_module_path@@Base+0x44fc94>
    935c:			; <UNDEFINED> instruction: 0x4640e677
    9360:			; <UNDEFINED> instruction: 0xf9a2f023
    9364:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
    9368:	tsteq	r2, r3, asr #19
    936c:	movwls	lr, #50281	; 0xc469
    9370:	ldmdbmi	r0!, {r1, r2, r5, r8, r9, sl, sp, lr, pc}
    9374:	ldrbtmi	r2, [r9], #-3
    9378:			; <UNDEFINED> instruction: 0xff3ef018
    937c:	vst2.8	{d20,d22}, [pc :128], lr
    9380:	andcs	r7, r4, r2, ror #4
    9384:			; <UNDEFINED> instruction: 0xf00e4479
    9388:			; <UNDEFINED> instruction: 0xf7fdf9bb
    938c:	strmi	lr, [fp], #-2170	; 0xfffff786
    9390:	bls	41b840 <full_module_path@@Base+0x3a22d8>
    9394:	ldrbtmi	r2, [r9], #-3
    9398:			; <UNDEFINED> instruction: 0xff2ef018
    939c:	vmla.i8	d20, d0, d24
    93a0:	andcs	r2, r2, pc, ror #5
    93a4:			; <UNDEFINED> instruction: 0xf00e4479
    93a8:	stmdbmi	r6!, {r0, r1, r3, r5, r7, r8, fp, ip, sp, lr, pc}
    93ac:	andcs	r4, r3, r2, lsl #12
    93b0:			; <UNDEFINED> instruction: 0xf0184479
    93b4:	stmdami	r4!, {r0, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    93b8:			; <UNDEFINED> instruction: 0xf0144478
    93bc:	svclt	0x0000faeb
    93c0:	ldrdeq	r0, [r0], -ip
    93c4:	andeq	r0, r0, r0, lsl #11
    93c8:	andeq	ip, r3, r8, ror #22
    93cc:	andeq	r0, r0, r4, ror r3
    93d0:			; <UNDEFINED> instruction: 0x000003b4
    93d4:	andeq	r0, r6, r8, asr #2
    93d8:	strdeq	r0, [r0], -r8
    93dc:	andeq	r5, r6, r6, lsl #4
    93e0:	andeq	r0, r6, r4, lsl r1
    93e4:	andeq	ip, r3, r8, asr #18
    93e8:	andeq	ip, r3, ip, lsl #20
    93ec:	andeq	r0, r6, lr, lsr #1
    93f0:	andeq	r7, r4, sl, lsr #3
    93f4:	andeq	r0, r6, lr, lsl #1
    93f8:	muleq	r4, sl, r1
    93fc:	andeq	r0, r6, r2, lsr r0
    9400:	andeq	r0, r6, lr
    9404:	andeq	r0, r0, r8, ror #9
    9408:	andeq	r0, r0, r8, ror #8
    940c:	andeq	r0, r0, r0, ror r4
    9410:	andeq	r0, r0, r4, lsr #6
    9414:	andeq	pc, r5, r6, ror #31
    9418:	andeq	r0, r0, r4, lsr #12
    941c:	andeq	r0, r0, ip, asr #11
    9420:	muleq	r5, r0, pc	; <UNPREDICTABLE>
    9424:	andeq	r0, r0, r0, ror #12
    9428:	andeq	ip, r3, r0, ror #17
    942c:	strdeq	pc, [r5], -ip
    9430:	andeq	pc, r5, lr, ror #28
    9434:	andeq	ip, r3, sl, ror #15
    9438:	andeq	ip, r3, r4, ror #10
    943c:	andeq	ip, r3, r2, lsr r7
    9440:	andeq	ip, r3, r4, asr #10
    9444:	muleq	r3, r4, r7
    9448:	andeq	ip, r3, r4, lsr #13
    944c:	cfldr32mi	mvfx11, [sl], {16}
    9450:	ldrbtmi	r4, [ip], #-2842	; 0xfffff4e6
    9454:			; <UNDEFINED> instruction: 0xf9b358e3
    9458:	blcs	d54b8 <full_module_path@@Base+0x5bf50>
    945c:			; <UNDEFINED> instruction: 0xf016dc24
    9460:	blmi	60800c <full_module_path@@Base+0x58eaa4>
    9464:	stmiapl	r3!, {r0, r8, sp}^
    9468:			; <UNDEFINED> instruction: 0xf0166818
    946c:	bmi	5880d8 <full_module_path@@Base+0x50eb70>
    9470:	stmiapl	r2!, {r0, r2, r4, r8, r9, fp, lr}
    9474:	stmiapl	r3!, {r4, sp, lr}^
    9478:			; <UNDEFINED> instruction: 0x3006f9b3
    947c:	svclt	0x00d82b00
    9480:	stcle	3, cr2, [sp, #-0]
    9484:	stmiapl	r3!, {r0, r4, r8, r9, fp, lr}^
    9488:	cmplt	fp, fp, lsl r8
    948c:	blmi	45bcd4 <full_module_path@@Base+0x3e276c>
    9490:	stmiapl	r3!, {r1, r5, r7, fp, ip, lr}^
    9494:	ldmdavs	fp, {r1, r4, fp, sp, lr}
    9498:	svclt	0x000c4313
    949c:	movwcs	r2, #769	; 0x301
    94a0:	ldrbtmi	r4, [sl], #-2573	; 0xfffff5f3
    94a4:	cfldr32lt	mvfx6, [r0, #-332]	; 0xfffffeb4
    94a8:	movwcs	r4, #18700	; 0x490c
    94ac:	andcs	r2, r2, r0, lsl r2
    94b0:			; <UNDEFINED> instruction: 0xf0184479
    94b4:	ldrb	pc, [r2, r1, lsr #29]	; <UNPREDICTABLE>
    94b8:	strdeq	sp, [r5], -r2
    94bc:	andeq	r0, r0, r0, lsl #11
    94c0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    94c4:	andeq	r0, r0, r4, lsl #8
    94c8:	andeq	r0, r0, r0, asr #11
    94cc:	ldrdeq	r0, [r0], -r4
    94d0:	andeq	r0, r0, r8, lsr r4
    94d4:	andeq	r0, r0, ip, asr #11
    94d8:	andeq	pc, r5, r2, lsr sp	; <UNPREDICTABLE>
    94dc:	andeq	ip, r3, ip, lsl r7
    94e0:	svclt	0x00004770
    94e4:			; <UNDEFINED> instruction: 0xb09fb5f0
    94e8:	stcmi	13, cr4, [r3], #-136	; 0xffffff78
    94ec:	blmi	8da6e8 <full_module_path@@Base+0x861180>
    94f0:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
    94f4:	ldrls	r6, [sp], #-2084	; 0xfffff7dc
    94f8:	streq	pc, [r0], #-79	; 0xffffffb1
    94fc:	ldmdbpl	fp, {r5, sl, fp, lr}
    9500:	bllt	1b23578 <full_module_path@@Base+0x1aaa010>
    9504:			; <UNDEFINED> instruction: 0x46224615
    9508:	strmi	r4, [pc], -r6, lsl #12
    950c:	mrrc2	0, 2, pc, r2, cr13	; <UNPREDICTABLE>
    9510:	blle	a93518 <full_module_path@@Base+0xa19fb0>
    9514:	bmi	6f7a70 <full_module_path@@Base+0x67e508>
    9518:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    951c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9520:	subsmi	r9, sl, sp, lsl fp
    9524:	strtmi	sp, [r0], -r4, lsr #2
    9528:	ldcllt	0, cr11, [r0, #124]!	; 0x7c
    952c:	vst2.8	{d6,d8}, [r3 :256], fp
    9530:			; <UNDEFINED> instruction: 0xf5b34370
    9534:	mvnle	r4, r0, lsr #30
    9538:	ldrtmi	sl, [r0], -r2, lsl #18
    953c:	tstls	r1, r2, lsr #12
    9540:	stc2	0, cr15, [r0], #-180	; 0xffffff4c
    9544:	mvnle	r2, r0, lsl #16
    9548:	stmdbls	r1, {r1, r2, r8, r9, fp, ip, pc}
    954c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    9550:	svcmi	0x0080f5b3
    9554:			; <UNDEFINED> instruction: 0x4638d1df
    9558:			; <UNDEFINED> instruction: 0xf7fc2268
    955c:			; <UNDEFINED> instruction: 0xe7daef38
    9560:			; <UNDEFINED> instruction: 0xf02d2200
    9564:	strmi	pc, [r4], -pc, lsl #24
    9568:			; <UNDEFINED> instruction: 0xf04fe7d5
    956c:			; <UNDEFINED> instruction: 0xe7d234ff
    9570:	svc	0x0086f7fc
    9574:	andeq	sp, r5, r8, asr r4
    9578:	andeq	r0, r0, ip, lsr #7
    957c:	andeq	sp, r5, r2, asr r4
    9580:	andeq	r0, r0, r4, lsl #13
    9584:	andeq	sp, r5, sl, lsr #8
    9588:	svcmi	0x00f0e92d
    958c:			; <UNDEFINED> instruction: 0xf8df1e16
    9590:	addlt	r8, r3, ip, lsr #2
    9594:	ldrbtmi	r4, [r8], #1548	; 0x60c
    9598:	blmi	12802d4 <full_module_path@@Base+0x1206d6c>
    959c:	cfldrdvs	mvd4, [fp, #492]	; 0x1ec
    95a0:	suble	r2, r2, r0, lsl #16
    95a4:	stcmi	8, cr15, [r4], {80}	; 0x50
    95a8:	umaalle	r4, r0, ip, r2
    95ac:	rsbsle	r2, r6, r0, lsl #24
    95b0:			; <UNDEFINED> instruction: 0xf7fd4620
    95b4:	strmi	lr, [r6], -r2, lsl #18
    95b8:	blcs	be764c <full_module_path@@Base+0xb6e0e4>
    95bc:	blmi	107d5d8 <full_module_path@@Base+0x1004070>
    95c0:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    95c4:			; <UNDEFINED> instruction: 0xf0136d98
    95c8:	blmi	100791c <full_module_path@@Base+0xf8e3b4>
    95cc:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    95d0:	tstcs	r0, r7, lsl r6
    95d4:			; <UNDEFINED> instruction: 0xf0134620
    95d8:	bllt	104790c <full_module_path@@Base+0xfce3a4>
    95dc:	ldmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    95e0:	bmi	e9adf4 <full_module_path@@Base+0xe2188c>
    95e4:			; <UNDEFINED> instruction: 0xf8584620
    95e8:	stmdavs	sl, {r1, ip}
    95ec:	andeq	pc, r1, #66	; 0x42
    95f0:	ldmdavs	r9, {r1, r3, sp, lr}
    95f4:			; <UNDEFINED> instruction: 0xf0139101
    95f8:	bmi	d87dd4 <full_module_path@@Base+0xd0e86c>
    95fc:	ldrbtmi	r9, [sl], #-2305	; 0xfffff6ff
    9600:	andcs	r4, r1, r3, lsl #12
    9604:	blx	114566c <full_module_path@@Base+0x10cc104>
    9608:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
    960c:	adcmi	r6, r0, #152, 26	; 0x2600
    9610:	tstcs	r0, r2
    9614:			; <UNDEFINED> instruction: 0xf8acf013
    9618:	andcs	r4, r0, #48128	; 0xbc00
    961c:	ldrbtmi	r4, [fp], #-1552	; 0xfffff9f0
    9620:	andscs	lr, r7, #3194880	; 0x30c000
    9624:	pop	{r0, r1, ip, sp, pc}
    9628:	addsmi	r8, r9, #240, 30	; 0x3c0
    962c:	andcs	sp, r1, r5, lsr r1
    9630:	pop	{r0, r1, ip, sp, pc}
    9634:			; <UNDEFINED> instruction: 0x46088ff0
    9638:	svc	0x001cf7fc
    963c:	strmi	r7, [r7], -r3, lsl #16
    9640:	teqle	r3, pc, lsr #22
    9644:	ldrtmi	r4, [sp], -r5, lsr #22
    9648:	bleq	c0578c <full_module_path@@Base+0xb8c224>
    964c:	beq	45790 <fchmod@plt+0x3ebd4>
    9650:	andls	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9654:	ldrdcc	pc, [r0], -r9
    9658:	rsbsmi	fp, r6, #1359872	; 0x14c000
    965c:			; <UNDEFINED> instruction: 0xe7b4463c
    9660:	andge	pc, r0, r5, lsl #17
    9664:	ldc2l	0, cr15, [r6], {15}
    9668:	andlt	pc, r0, r5, lsl #17
    966c:	blle	393674 <full_module_path@@Base+0x31a10c>
    9670:			; <UNDEFINED> instruction: 0x212f1c68
    9674:	stmia	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9678:	ldrtmi	r2, [sl], -r1, lsl #6
    967c:	strmi	r2, [r5], -r6, lsl #2
    9680:	stccs	6, cr4, [r0, #-288]	; 0xfffffee0
    9684:			; <UNDEFINED> instruction: 0xf00fd1ec
    9688:	stmdacs	r0, {r0, r2, r6, r7, sl, fp, ip, sp, lr, pc}
    968c:			; <UNDEFINED> instruction: 0xf7fddae5
    9690:	andcs	lr, r2, #188, 16	; 0xbc0000
    9694:	andvs	r4, r2, r3, lsl #12
    9698:	stmdbcs	r0, {r0, r1, r5, r7, r8, r9, sl, sp, lr, pc}
    969c:	blmi	43dcd4 <full_module_path@@Base+0x3c476c>
    96a0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    96a4:	stmib	r3, {r2, r3, r4, r7, r8, sl, fp, sp, lr}^
    96a8:			; <UNDEFINED> instruction: 0xe7922617
    96ac:	tstcs	r1, sp, lsl #22
    96b0:	cfldrsvs	mvf4, [r8, #492]	; 0x1ec
    96b4:			; <UNDEFINED> instruction: 0xf85cf013
    96b8:	svclt	0x0000e7c4
    96bc:	andeq	sp, r5, lr, lsr #7
    96c0:	andeq	pc, r5, r8, lsr ip	; <UNPREDICTABLE>
    96c4:	andeq	pc, r5, r2, lsl ip	; <UNPREDICTABLE>
    96c8:	andeq	pc, r5, r8, lsl #24
    96cc:	andeq	r0, r0, r0, ror #12
    96d0:	strdeq	ip, [r3], -r2
    96d4:	andeq	pc, r5, sl, asr #23
    96d8:			; <UNDEFINED> instruction: 0x0005fbb6
    96dc:	andeq	r0, r0, r4, asr #11
    96e0:	andeq	pc, r5, r2, lsr fp	; <UNPREDICTABLE>
    96e4:	andeq	pc, r5, r4, lsr #22
    96e8:	svcmi	0x00f0e92d
    96ec:	cfstr32pl	mvfx15, [r2, #-692]	; 0xfffffd4c
    96f0:	stmdbvc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    96f4:			; <UNDEFINED> instruction: 0xf8dfb089
    96f8:			; <UNDEFINED> instruction: 0xf50d6904
    96fc:	ldrbtmi	r5, [pc], #-1282	; 9704 <fchmod@plt+0x2b48>
    9700:	ldmmi	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9704:	ldmgt	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9708:	ldmibpl	lr!, {r2, r3, r4, r8, sl, ip, sp}
    970c:	svcge	0x0027447c
    9710:	ldmdavs	r6!, {r1, r7, r9, sl, lr}
    9714:			; <UNDEFINED> instruction: 0xf04f602e
    9718:	ldrmi	r0, [r5], -r0, lsl #12
    971c:	strmi	r4, [r1], -r8, lsl #13
    9720:	andcs	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    9724:	movwls	r4, #13880	; 0x3638
    9728:	movwpl	pc, #13581	; 0x350d	; <UNPREDICTABLE>
    972c:	ldrmi	r3, [r6], -r8, lsl #6
    9730:	vst1.8	{d25-d28}, [pc], r7
    9734:	ldmdavs	r6!, {r7, r9, ip, lr}
    9738:	ldrdls	pc, [r0], -r3
    973c:	ldc2	0, cr15, [r8], {51}	; 0x33
    9740:	svcpl	0x0080f5b0
    9744:	rschi	pc, r6, #128	; 0x80
    9748:	ldrtmi	r2, [r8], -r0, lsl #2
    974c:	ldc2	0, cr15, [lr, #-72]	; 0xffffffb8
    9750:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9754:	bleq	fe1c4098 <full_module_path@@Base+0xfe14ab30>
    9758:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    975c:			; <UNDEFINED> instruction: 0xf0402b00
    9760:	stfcsd	f0, [r0, #-648]	; 0xfffffd78
    9764:			; <UNDEFINED> instruction: 0x81abf000
    9768:	vst2.8	{d6,d8}, [r3 :128], fp
    976c:	blcs	1a134 <fchmod@plt+0x13578>
    9770:			; <UNDEFINED> instruction: 0xf5b2bf18
    9774:			; <UNDEFINED> instruction: 0xf0404f80
    9778:	mvfge<illegal precision>p	f0, f2
    977c:	strtmi	r2, [r9], -r8, ror #4
    9780:			; <UNDEFINED> instruction: 0x4630ab18
    9784:			; <UNDEFINED> instruction: 0xf7fc930a
    9788:			; <UNDEFINED> instruction: 0xf50dee22
    978c:	andcs	r5, r0, #335544322	; 0x14000002
    9790:	stccs	8, cr15, [r4], {3}
    9794:	svceq	0x0000f1b9
    9798:	ldmdbvs	r1!, {r0, r1, r2, r3, r4, ip, lr, pc}
    979c:	cfldrdmi	mvd15, [r0], #-4
    97a0:	svcmi	0x0080f5bc
    97a4:	msrhi	CPSR_fsc, #0
    97a8:			; <UNDEFINED> instruction: 0xf0239b03
    97ac:	movwls	r0, #13060	; 0x3304
    97b0:	orrmi	pc, r0, ip, lsr #11
    97b4:	blx	fec5b0e4 <full_module_path@@Base+0xfebe1b7c>
    97b8:	ldrtmi	pc, [r8], -r1, lsl #3	; <UNPREDICTABLE>
    97bc:			; <UNDEFINED> instruction: 0xf00f0949
    97c0:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    97c4:	movthi	pc, #36928	; 0x9040	; <UNPREDICTABLE>
    97c8:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    97cc:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    97d0:	stc2	0, cr15, [r0], #188	; 0xbc
    97d4:			; <UNDEFINED> instruction: 0xf0402800
    97d8:			; <UNDEFINED> instruction: 0xf1b881aa
    97dc:			; <UNDEFINED> instruction: 0xf0000f00
    97e0:			; <UNDEFINED> instruction: 0xf8d882f1
    97e4:	teqlt	r3, r4
    97e8:	vst2.8	{d6,d8}, [r3 :256], r3
    97ec:			; <UNDEFINED> instruction: 0xf5b34370
    97f0:			; <UNDEFINED> instruction: 0xf0004f80
    97f4:			; <UNDEFINED> instruction: 0xf8d881ac
    97f8:	movwls	r3, #24592	; 0x6010
    97fc:	ldmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9800:			; <UNDEFINED> instruction: 0xf9b358e3
    9804:	blcs	55864 <_dist_code@@Base+0x2cbc>
    9808:			; <UNDEFINED> instruction: 0xf006dd0b
    980c:			; <UNDEFINED> instruction: 0xf8dffc1b
    9810:	ldrtmi	r1, [fp], -r4, lsl #16
    9814:	andls	pc, r0, sp, asr #17
    9818:			; <UNDEFINED> instruction: 0x46024479
    981c:			; <UNDEFINED> instruction: 0xf0182002
    9820:	msrcs	CPSR_fsxc, fp, ror #25
    9824:			; <UNDEFINED> instruction: 0xf7fd4638
    9828:	ldrtmi	lr, [sl], r6, asr #17
    982c:			; <UNDEFINED> instruction: 0xf8dfb330
    9830:	blne	ff1577d8 <full_module_path@@Base+0xff0de270>
    9834:	beq	85c3c <full_module_path@@Base+0xc6d4>
    9838:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    983c:	smlatble	r8, fp, r2, r4
    9840:			; <UNDEFINED> instruction: 0x37d8f8df
    9844:	ldrtmi	r4, [r8], -sl, lsr #12
    9848:	mrcvs	4, 2, r4, cr9, cr11, {3}
    984c:	stcl	7, cr15, [sl, #1008]!	; 0x3f0
    9850:	smlatbcs	r1, r0, r1, fp
    9854:	stmdane	r8!, {r9, sp}^
    9858:			; <UNDEFINED> instruction: 0xf812f014
    985c:			; <UNDEFINED> instruction: 0x37c0f8df
    9860:	ldrtmi	r4, [r9], -sl, lsr #12
    9864:	sxtab16mi	r4, r1, fp, ror #8
    9868:			; <UNDEFINED> instruction: 0xf7fc6658
    986c:			; <UNDEFINED> instruction: 0xf8dfedb0
    9870:	andcs	r3, r0, #180, 14	; 0x2d00000
    9874:	andcs	pc, r5, r9, lsl #16
    9878:	tstvs	sp, fp, ror r4
    987c:			; <UNDEFINED> instruction: 0xf7fc4650
    9880:	ldmdbvs	r3!, {r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    9884:			; <UNDEFINED> instruction: 0xf4036d72
    9888:			; <UNDEFINED> instruction: 0xf5a34370
    988c:			; <UNDEFINED> instruction: 0xf5b34900
    9890:	blx	fee5d518 <full_module_path@@Base+0xfede3fb0>
    9894:	andls	pc, r4, #2244608	; 0x224000
    9898:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    989c:	andeq	pc, r1, #0, 2
    98a0:	andls	r4, r5, #5242880	; 0x500000
    98a4:	rsbshi	pc, r7, #0
    98a8:	blcs	304c0 <fchmod@plt+0x29904>
    98ac:	teqhi	r1, r0, asr #32	; <UNPREDICTABLE>
    98b0:	movwls	r9, #35588	; 0x8b04
    98b4:	movwcs	lr, #51670	; 0xc9d6
    98b8:			; <UNDEFINED> instruction: 0xf1732a00
    98bc:			; <UNDEFINED> instruction: 0xf0090301
    98c0:	svclt	0x00b80301
    98c4:	blcs	124cc <fchmod@plt+0xb910>
    98c8:	sbcshi	pc, pc, #64	; 0x40
    98cc:	smmlscc	r8, pc, r8, pc	; <UNPREDICTABLE>
    98d0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    98d4:			; <UNDEFINED> instruction: 0xf8dfb153
    98d8:	stmiapl	r3!, {r2, r4, r6, r8, r9, sl, ip, sp}^
    98dc:	blcs	23950 <fchmod@plt+0x1cd94>
    98e0:			; <UNDEFINED> instruction: 0x464bbf14
    98e4:	blcs	124ec <fchmod@plt+0xb930>
    98e8:	movthi	pc, #16448	; 0x4040	; <UNPREDICTABLE>
    98ec:			; <UNDEFINED> instruction: 0xf1059b08
    98f0:	stmdals	r6, {r0, r4, r8}
    98f4:	ldrbmi	r4, [r9], #-1049	; 0xfffffbe7
    98f8:			; <UNDEFINED> instruction: 0xf0002800
    98fc:			; <UNDEFINED> instruction: 0xf8df8276
    9900:	ldrbtmi	r2, [sl], #-1840	; 0xfffff8d0
    9904:			; <UNDEFINED> instruction: 0xff1af034
    9908:	streq	lr, [fp, #-2816]	; 0xfffff500
    990c:	andseq	pc, r0, #-1073741822	; 0xc0000002
    9910:			; <UNDEFINED> instruction: 0xf1052100
    9914:	movwls	r0, #37648	; 0x9310
    9918:	svc	0x00aaf7fc
    991c:	ldrbmi	r9, [r1], -r9, lsl #16
    9920:			; <UNDEFINED> instruction: 0xf7fc9a05
    9924:			; <UNDEFINED> instruction: 0xf8dfed54
    9928:	stmiapl	r3!, {r2, r3, r8, r9, sl, ip, sp}^
    992c:	blcs	239a0 <fchmod@plt+0x1cde4>
    9930:			; <UNDEFINED> instruction: 0xf1b8bf18
    9934:			; <UNDEFINED> instruction: 0xf0400f00
    9938:	ldmdbvs	r2!, {r1, r3, r4, r5, r6, r7, r8, pc}
    993c:	cmnmi	r0, #33554432	; 0x2000000	; <UNPREDICTABLE>
    9940:	cfstr32mi	mvfx15, [r0], {163}	; 0xa3
    9944:	stc2	10, cr15, [ip], {188}	; 0xbc	; <UNPREDICTABLE>
    9948:	mrrcne	10, 4, lr, ip, cr15
    994c:	teqmi	r0, r2, lsl #8	; <UNPREDICTABLE>
    9950:	svcpl	0x0000f5b1
    9954:	cmphi	r6, r0, asr #32	; <UNPREDICTABLE>
    9958:			; <UNDEFINED> instruction: 0x36dcf8df
    995c:	mrscs	r2, (UNDEF: 0)
    9960:	smlabteq	ip, r6, r9, lr
    9964:	ldrdeq	lr, [r8, -r6]
    9968:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    996c:	ldfvss	f0, [r1, #-112]!	; 0xffffff90
    9970:			; <UNDEFINED> instruction: 0x300cf8bd
    9974:	ldrsb	pc, [r4], #-134	; 0xffffff7a	; <UNPREDICTABLE>
    9978:	mvnhi	r6, r9, rrx
    997c:	svceq	0x0000f1be
    9980:	bichi	pc, r5, r0
    9984:			; <UNDEFINED> instruction: 0xf04f2100
    9988:	strmi	r0, [ip], r0, lsl #16
    998c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9990:	stmdbhi	sl, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    9994:	ssateq	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    9998:	stmdavs	r0, {r5, fp, ip, lr}
    999c:	stcle	8, cr2, [sl, #-120]	; 0xffffff88
    99a0:			; <UNDEFINED> instruction: 0xf06f9807
    99a4:	vst2.16	{d20-d21}, [r3], r0
    99a8:	mvnhi	r5, r0, lsl #7
    99ac:	bl	fea239b4 <full_module_path@@Base+0xfe9aa44c>
    99b0:			; <UNDEFINED> instruction: 0xf8450000
    99b4:			; <UNDEFINED> instruction: 0xf8c5e020
    99b8:	stmdbcs	r0, {r3, lr, pc}
    99bc:	subshi	pc, r4, #64	; 0x40
    99c0:			; <UNDEFINED> instruction: 0x367cf8df
    99c4:	stmiapl	r3!, {r1, r3, r5, r7, r8, pc}^
    99c8:	teqlt	fp, fp, lsl r8
    99cc:			; <UNDEFINED> instruction: 0x3674f8df
    99d0:	stmiapl	r3!, {r1, r4, r5, r7, r8, fp, sp, lr}^
    99d4:	bl	fe963a48 <full_module_path@@Base+0xfe8ea4e0>
    99d8:	andsvs	r0, sl, r3, lsl #7
    99dc:			; <UNDEFINED> instruction: 0x3668f8df
    99e0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    99e4:			; <UNDEFINED> instruction: 0xf8dfb13b
    99e8:	ldmibvs	r2!, {r2, r5, r6, r9, sl, ip, sp}^
    99ec:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    99f0:	orreq	lr, r3, #168960	; 0x29400
    99f4:			; <UNDEFINED> instruction: 0xf8df601a
    99f8:	stmiapl	r3!, {r3, r4, r6, r9, sl, ip, sp}^
    99fc:	cmplt	r3, fp, lsl r8
    9a00:			; <UNDEFINED> instruction: 0x3650f8df
    9a04:	stmiapl	r3!, {r1, r4, r5, r7, r8, fp, sp, lr}^
    9a08:	addsmi	r6, sl, #1769472	; 0x1b0000
    9a0c:	stmibhi	fp!, {r1, r8, r9, sl, fp, ip, sp, pc}^
    9a10:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    9a14:	ldrmi	r8, [sl, #491]!	; 0x1eb
    9a18:			; <UNDEFINED> instruction: 0xf8dfd004
    9a1c:	ldrbtmi	r3, [fp], #-1596	; 0xfffff9c4
    9a20:	eorvs	r6, fp, fp, asr lr
    9a24:	blcs	3063c <fchmod@plt+0x29a80>
    9a28:	bichi	pc, r1, r0, asr #32
    9a2c:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    9a30:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    9a34:			; <UNDEFINED> instruction: 0xf0002b00
    9a38:			; <UNDEFINED> instruction: 0xf8df80dc
    9a3c:	ldrbtmi	r3, [fp], #-1568	; 0xfffff9e0
    9a40:			; <UNDEFINED> instruction: 0xf8456ddb
    9a44:	blls	158a5c <full_module_path@@Base+0xdf4f4>
    9a48:			; <UNDEFINED> instruction: 0xf0002b01
    9a4c:			; <UNDEFINED> instruction: 0xf8df82a4
    9a50:	stmiapl	r3!, {r4, r9, sl, ip, sp}^
    9a54:	teqlt	r3, fp, lsl r8
    9a58:	vst2.8	{d6,d8}, [r3 :256], r3
    9a5c:			; <UNDEFINED> instruction: 0xf5b34370
    9a60:			; <UNDEFINED> instruction: 0xf0004f00
    9a64:			; <UNDEFINED> instruction: 0xf8df821e
    9a68:	stmiapl	r3!, {r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}^
    9a6c:	teqlt	r3, fp, lsl r8
    9a70:	ldrbcs	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    9a74:	orreq	lr, r3, #168960	; 0x29400
    9a78:	ldclvs	8, cr5, [r2], {162}	; 0xa2
    9a7c:			; <UNDEFINED> instruction: 0xf8df601a
    9a80:			; <UNDEFINED> instruction: 0xf50d15ec
    9a84:			; <UNDEFINED> instruction: 0xf8df5302
    9a88:	tstcc	ip, #116, 10	; 0x1d000000
    9a8c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    9a90:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    9a94:			; <UNDEFINED> instruction: 0xf0404051
    9a98:	strtmi	r8, [r8], -ip, lsr #5
    9a9c:	cfstr32pl	mvfx15, [r2, #-52]	; 0xffffffcc
    9aa0:	pop	{r0, r3, ip, sp, pc}
    9aa4:			; <UNDEFINED> instruction: 0xf8df8ff0
    9aa8:	movwcs	r2, #1480	; 0x5c8
    9aac:			; <UNDEFINED> instruction: 0x46384639
    9ab0:	movwls	r4, #1146	; 0x47a
    9ab4:	ldc2	0, cr15, [lr], {18}
    9ab8:			; <UNDEFINED> instruction: 0xf47f2d00
    9abc:			; <UNDEFINED> instruction: 0xf8dfae55
    9ac0:	bge	617198 <full_module_path@@Base+0x59dc30>
    9ac4:	cdpge	2, 0, cr9, cr12, cr10, {0}
    9ac8:	stmiapl	r3!, {r3, r4, r5, r9, sl, lr}^
    9acc:	ldmdavs	sl, {r0, r4, r5, r9, sl, lr}
    9ad0:			; <UNDEFINED> instruction: 0xf7ff9304
    9ad4:	stmdacs	r0, {r0, r1, r2, r8, sl, fp, ip, sp, lr, pc}
    9ad8:	adcshi	pc, r5, r0, asr #5
    9adc:	vst2.8	{d6,d8}, [r5 :256], r5
    9ae0:			; <UNDEFINED> instruction: 0xf5b34370
    9ae4:	suble	r4, r6, r0, lsr #30
    9ae8:			; <UNDEFINED> instruction: 0xf47f2d00
    9aec:			; <UNDEFINED> instruction: 0xf8dfae53
    9af0:	ldrtmi	r3, [r8], -r8, lsl #11
    9af4:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
    9af8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    9afc:			; <UNDEFINED> instruction: 0xf0126013
    9b00:			; <UNDEFINED> instruction: 0xf8dfff71
    9b04:	ldrbtmi	r1, [r9], #-1400	; 0xfffffa88
    9b08:	andcs	r4, r2, r2, lsl #12
    9b0c:	blx	1d45b76 <full_module_path@@Base+0x1ccc60e>
    9b10:			; <UNDEFINED> instruction: 0xf8dfe7b5
    9b14:	stmiapl	r3!, {r3, r5, r8, sl, ip, sp}^
    9b18:	blcs	7a3b8c <full_module_path@@Base+0x72a624>
    9b1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9b20:	movwls	r9, #17160	; 0x4308
    9b24:	mcrge	7, 6, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
    9b28:	bleq	145f5c <full_module_path@@Base+0xcc9f4>
    9b2c:	ldmdbvs	r3!, {r1, r6, r7, r9, sl, sp, lr, pc}
    9b30:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    9b34:	svcmi	0x0020f5b3
    9b38:	mcrge	4, 2, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    9b3c:	ldrtmi	r2, [r8], -r4, lsl #2
    9b40:	mrc	7, 6, APSR_nzcv, cr0, cr12, {7}
    9b44:			; <UNDEFINED> instruction: 0xf43f2800
    9b48:	strcs	sl, [r0, #-3656]	; 0xfffff1b8
    9b4c:	blls	1039b0 <full_module_path@@Base+0x8a448>
    9b50:			; <UNDEFINED> instruction: 0xf57f03d8
    9b54:			; <UNDEFINED> instruction: 0xf8dfae50
    9b58:	stmiapl	r3!, {r3, r5, r8, sl, ip, sp}^
    9b5c:	blcs	23bd0 <fchmod@plt+0x1d014>
    9b60:	andshi	pc, lr, #64	; 0x40
    9b64:	bleq	345f98 <full_module_path@@Base+0x2cca30>
    9b68:	ldrcc	pc, [r8, #-2271]	; 0xfffff721
    9b6c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    9b70:	movwls	r6, #26907	; 0x691b
    9b74:			; <UNDEFINED> instruction: 0xf50de642
    9b78:			; <UNDEFINED> instruction: 0xf6405385
    9b7c:			; <UNDEFINED> instruction: 0xf1a372ff
    9b80:	ldrtmi	r0, [r8], -r4, lsl #20
    9b84:	ldrbmi	r9, [r1], -r5, lsl #6
    9b88:	mrc2	0, 5, pc, cr0, cr7, {0}
    9b8c:	blle	16913a0 <full_module_path@@Base+0x1617e38>
    9b90:	ldrbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    9b94:			; <UNDEFINED> instruction: 0xf80a2100
    9b98:	stmiapl	r2!, {r0, r1, ip}
    9b9c:	bcs	23bec <fchmod@plt+0x1d030>
    9ba0:			; <UNDEFINED> instruction: 0x81b3f040
    9ba4:	strbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    9ba8:	stmiapl	r2!, {r0, r2, r4, r5, r8, fp, sp, lr}
    9bac:	bcs	23bfc <fchmod@plt+0x1d040>
    9bb0:			; <UNDEFINED> instruction: 0xf8dfd09a
    9bb4:	stmiapl	r2!, {r3, r4, r5, r6, sl, sp}
    9bb8:	bcs	23c08 <fchmod@plt+0x1d04c>
    9bbc:	blcs	3f9824 <full_module_path@@Base+0x3802bc>
    9bc0:			; <UNDEFINED> instruction: 0xf8dfdd92
    9bc4:	andcs	r1, pc, #204, 8	; 0xcc000000
    9bc8:	movwls	r4, #18000	; 0x4650
    9bcc:			; <UNDEFINED> instruction: 0xf7fc4479
    9bd0:	blls	145a50 <full_module_path@@Base+0xcc4e8>
    9bd4:	orrle	r2, r7, r0, lsl #16
    9bd8:			; <UNDEFINED> instruction: 0xf1a39905
    9bdc:	ldrbmi	r0, [r0], -lr, lsl #4
    9be0:	orrpl	pc, r0, #1325400064	; 0x4f000000
    9be4:			; <UNDEFINED> instruction: 0xf7fc310b
    9be8:	vstrcs	d14, [r0, #-704]	; 0xfffffd40
    9bec:	cfldrdge	mvd15, [r2, #508]	; 0x1fc
    9bf0:	blls	1c39ec <full_module_path@@Base+0x14a484>
    9bf4:			; <UNDEFINED> instruction: 0xf0002b00
    9bf8:	blls	16a1d0 <full_module_path@@Base+0xf0c68>
    9bfc:			; <UNDEFINED> instruction: 0xf47f2b01
    9c00:	str	sl, [r2, r6, lsr #30]!
    9c04:	svcpl	0x0080f5b3
    9c08:			; <UNDEFINED> instruction: 0xf5b3bf18
    9c0c:			; <UNDEFINED> instruction: 0xf0004f40
    9c10:	ldmib	r6, {r0, r1, r2, r3, r4, r8, pc}^
    9c14:			; <UNDEFINED> instruction: 0xf8bd010c
    9c18:	strmi	r3, [r0], ip
    9c1c:			; <UNDEFINED> instruction: 0x0e14e9d6
    9c20:	svceq	0x0000f1b8
    9c24:			; <UNDEFINED> instruction: 0xf1794689
    9c28:	stmib	sp, {r0, r8}^
    9c2c:			; <UNDEFINED> instruction: 0xf00c890a
    9c30:	mvnhi	r0, r1, lsl #2
    9c34:			; <UNDEFINED> instruction: 0x2100bfb8
    9c38:	rsbvs	r4, r8, r4, asr #13
    9c3c:	svceq	0x0000f1be
    9c40:	mcrge	4, 5, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
    9c44:			; <UNDEFINED> instruction: 0xf7fce6b7
    9c48:			; <UNDEFINED> instruction: 0xf8d0ede0
    9c4c:			; <UNDEFINED> instruction: 0xf1b98000
    9c50:	andle	r0, sp, r0, lsl #30
    9c54:	tstcs	r0, sl, asr #12
    9c58:			; <UNDEFINED> instruction: 0xf00f4638
    9c5c:	stmdacs	r0, {r0, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}
    9c60:	strbmi	sp, [sl], -r5, asr #2
    9c64:	ldrtmi	r2, [r8], -r1, lsl #2
    9c68:	blx	fe1c5cae <full_module_path@@Base+0xfe14c746>
    9c6c:	teqle	lr, r0, lsl #16
    9c70:	svceq	0x0002f1b8
    9c74:	msrhi	SPSR_fs, r0, asr #32
    9c78:	ldrcs	pc, [r8], #-2271	; 0xfffff721
    9c7c:	strcc	pc, [r8], #-2271	; 0xfffff721
    9c80:	stmiapl	r0!, {r2, r8, fp, ip, pc}
    9c84:	stmdavs	r9, {r1, r5, r6, r7, fp, ip, lr}
    9c88:	ldmdavs	r2, {r0, r1, fp, sp, lr}
    9c8c:	movwmi	r4, #45843	; 0xb313
    9c90:	teqhi	r7, r0	; <UNPREDICTABLE>
    9c94:	ldrtmi	r2, [r1], -r0, lsl #4
    9c98:			; <UNDEFINED> instruction: 0xf02d4638
    9c9c:	blmi	ffdc7ed0 <full_module_path@@Base+0xffd4e968>
    9ca0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    9ca4:	msrhi	CPSR_fsx, r0, asr #32
    9ca8:	stmiapl	r2!, {r0, r4, r5, r8, fp, sp, lr}^
    9cac:	cmnmi	r0, r1, lsl #8	; <UNPREDICTABLE>
    9cb0:	svcmi	0x0020f5b1
    9cb4:			; <UNDEFINED> instruction: 0xf0006813
    9cb8:	ldmibmi	r7!, {r0, r2, r3, r4, r5, r6, r8, pc}^
    9cbc:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
    9cc0:			; <UNDEFINED> instruction: 0xf0002900
    9cc4:	ldmibmi	sp, {r1, r2, r5, r6, r8, pc}^
    9cc8:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
    9ccc:	svclt	0x00cc291b
    9cd0:	strcs	r2, [r3], #-1028	; 0xfffffbfc
    9cd4:			; <UNDEFINED> instruction: 0xf0434638
    9cd8:	andsvs	r0, r3, r2, lsl #6
    9cdc:	mcr2	0, 4, pc, cr2, cr2, {0}	; <UNPREDICTABLE>
    9ce0:	ldrbtmi	r4, [r9], #-2542	; 0xfffff612
    9ce4:	strtmi	r4, [r0], -r2, lsl #12
    9ce8:	blx	fe1c5d50 <full_module_path@@Base+0xfe14c7e8>
    9cec:	blmi	ffb439a8 <full_module_path@@Base+0xffaca440>
    9cf0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    9cf4:	svclt	0x00182b00
    9cf8:	svceq	0x0002f1b8
    9cfc:	svcge	0x0025f43f
    9d00:	strcs	r4, [r0, #-3048]	; 0xfffff418
    9d04:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
    9d08:	andsvs	r3, r3, r1, lsl #6
    9d0c:			; <UNDEFINED> instruction: 0xf8c5e6b7
    9d10:	ldrb	lr, [r5], -r8
    9d14:	ldrdcs	r4, [r1], -r8
    9d18:	ldrbmi	r4, [r2], -r3, ror #19
    9d1c:	stmiapl	r4!, {r8, sl, sp}^
    9d20:	stmdavs	r3!, {r0, r3, r4, r5, r6, sl, lr}
    9d24:	eorvs	r4, r3, r3, lsl #6
    9d28:	blx	19c5d90 <full_module_path@@Base+0x194c828>
    9d2c:	ldmdbvs	r2!, {r0, r1, r2, r5, r7, r9, sl, sp, lr, pc}
    9d30:	ldrdne	pc, [r4], -r8
    9d34:	cmnmi	r0, #33554432	; 0x2000000	; <UNPREDICTABLE>
    9d38:	cfstr32mi	mvfx15, [r0], {163}	; 0xa3
    9d3c:	stc2	10, cr15, [ip], {188}	; 0xbc	; <UNPREDICTABLE>
    9d40:	mrrcne	10, 4, lr, ip, cr15
    9d44:			; <UNDEFINED> instruction: 0xf43f2900
    9d48:	ldmibmi	ip!, {r0, r9, sl, fp, sp, pc}
    9d4c:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
    9d50:	vldrle.16	s4, [r3, #-54]	; 0xffffffca	; <UNPREDICTABLE>
    9d54:	svcmi	0x0080f5b3
    9d58:	ldmdbvs	r1!, {r0, r1, r4, ip, lr, pc}^
    9d5c:	ldmdble	r0, {r0, r8, fp, sp}
    9d60:	ldmmi	r2, {r1, r3, r8, fp, ip, pc}^
    9d64:	stmdbhi	ip, {r0, r4, r6, r8, fp, sp, lr, pc}
    9d68:	ldmibmi	r1, {r3, r4, r5, r6, sl, lr}^
    9d6c:	stmdbhi	r6, {r6, r7, r8, fp, sp, lr, pc}
    9d70:	ldmib	r6, {r0, r3, r4, r5, r6, sl, lr}^
    9d74:	stmib	r1, {r3, r4, r8, fp, pc}^
    9d78:	strb	r8, [r7, #2330]!	; 0x91a
    9d7c:	svcmi	0x0000f5b3
    9d80:			; <UNDEFINED> instruction: 0xf8dfd0ee
    9d84:			; <UNDEFINED> instruction: 0xf04fe330
    9d88:			; <UNDEFINED> instruction: 0xf04f30ff
    9d8c:	ldrbtmi	r3, [lr], #511	; 0x1ff
    9d90:	smlabteq	r6, lr, r9, lr
    9d94:			; <UNDEFINED> instruction: 0xf50de5da
    9d98:	andscc	r5, ip, r4, lsl #1
    9d9c:	stc	7, cr15, [ip, #-1008]	; 0xfffffc10
    9da0:	mcrrne	10, 0, r9, r3, cr4
    9da4:	bcs	2e9cc <fchmod@plt+0x27e10>
    9da8:	movwls	sp, #16754	; 0x4172
    9dac:	blls	18342c <full_module_path@@Base+0x109ec4>
    9db0:	bls	2301dc <full_module_path@@Base+0x1b6c74>
    9db4:			; <UNDEFINED> instruction: 0x46084419
    9db8:	orrpl	pc, r4, sp, lsl #10
    9dbc:			; <UNDEFINED> instruction: 0xf7fc311c
    9dc0:	ldrt	lr, [r3], -r6, lsl #22
    9dc4:	stmiapl	r3!, {r2, r3, r4, r5, r7, r8, r9, fp, lr}^
    9dc8:	cmplt	fp, fp, lsl r8
    9dcc:	vst2.8	{d6,d8}, [r3 :256], r3
    9dd0:			; <UNDEFINED> instruction: 0xf5b34370
    9dd4:	svclt	0x00044f80
    9dd8:	andshi	pc, r8, sp, asr #17
    9ddc:	bleq	146210 <full_module_path@@Base+0xccca8>
    9de0:	cfstrsge	mvf15, [ip, #-252]	; 0xffffff04
    9de4:	andshi	pc, r8, sp, asr #17
    9de8:	strmi	lr, [r8], -r8, lsl #10
    9dec:	tstcs	r1, r6, lsl #20
    9df0:	stc2l	0, cr15, [r6, #-76]	; 0xffffffb4
    9df4:			; <UNDEFINED> instruction: 0xf47f2800
    9df8:	ldmmi	r0!, {r0, r1, r2, r7, r8, sl, fp, sp, pc}
    9dfc:			; <UNDEFINED> instruction: 0xf0134478
    9e00:	blmi	fec094d4 <full_module_path@@Base+0xfeb8ff6c>
    9e04:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
    9e08:			; <UNDEFINED> instruction: 0xf0002d00
    9e0c:	blmi	feb6a144 <full_module_path@@Base+0xfeaf0bdc>
    9e10:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
    9e14:			; <UNDEFINED> instruction: 0xf43f2d00
    9e18:	blmi	feaf514c <full_module_path@@Base+0xfea7bbe4>
    9e1c:	ldrdeq	lr, [r0, -r6]
    9e20:	ldmib	r3, {r0, r1, r5, r6, r7, fp, ip, lr}^
    9e24:	addsmi	r2, r9, #0, 6
    9e28:	addsmi	fp, r0, #8, 30
    9e2c:	cfstrdge	mvd15, [r0], {63}	; 0x3f
    9e30:			; <UNDEFINED> instruction: 0xf0039b03
    9e34:	blcs	10aa50 <full_module_path@@Base+0x914e8>
    9e38:	cfldrsge	mvf15, [sl], #508	; 0x1fc
    9e3c:	vpadd.f32	d2, d0, d1
    9e40:	blls	ea160 <full_module_path@@Base+0x70bf8>
    9e44:	movweq	pc, #16419	; 0x4023	; <UNPREDICTABLE>
    9e48:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    9e4c:	strt	r9, [pc], #771	; 9e54 <fchmod@plt+0x3298>
    9e50:	mrscs	r2, (UNDEF: 0)
    9e54:	smlabteq	ip, r6, r9, lr
    9e58:	blmi	fe483484 <full_module_path@@Base+0xfe409f1c>
    9e5c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    9e60:			; <UNDEFINED> instruction: 0xf43f2b00
    9e64:	smlsldx	sl, fp, r2, lr
    9e68:	stmibhi	r9!, {r0, r1, r2, r8, r9, fp, ip, pc}^
    9e6c:	ldmdavs	fp, {r0, r1, r3, fp, ip, pc}
    9e70:	cfstrsvc	mvf15, [r0], {65}	; 0x41
    9e74:			; <UNDEFINED> instruction: 0xf8a504c9
    9e78:	b	1bf9eb8 <full_module_path@@Base+0x1b80950>
    9e7c:	b	13caa90 <full_module_path@@Base+0x1351528>
    9e80:	svclt	0x00480383
    9e84:	rscpl	r3, r8, r4, lsl #22
    9e88:			; <UNDEFINED> instruction: 0xf10be59a
    9e8c:	ldr	r0, [sp, #-2820]	; 0xfffff4fc
    9e90:	stmiapl	r3!, {r1, r3, r5, r6, r8, r9, fp, lr}^
    9e94:	blcs	7a3f08 <full_module_path@@Base+0x72a9a0>
    9e98:	movwls	r9, #19208	; 0x4b08
    9e9c:	mcrge	7, 2, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
    9ea0:	stmibhi	sl!, {r2, r4, r8, sl, sp, lr, pc}^
    9ea4:	svcvc	0x0090f412
    9ea8:	movwcc	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    9eac:	subcs	pc, r0, r2, asr #7
    9eb0:	andle	r4, r4, r8, lsl r4
    9eb4:	stmiapl	r3!, {r0, r2, r7, r8, r9, fp, lr}^
    9eb8:	movwcc	r6, #6171	; 0x181b
    9ebc:	stmdbls	r7, {r3, r4, sl, lr}
    9ec0:	mvnsvc	pc, #82837504	; 0x4f00000
    9ec4:			; <UNDEFINED> instruction: 0xf6c34a82
    9ec8:	stmdavs	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp, lr}
    9ecc:	bne	16e015c <full_module_path@@Base+0x1666bf4>
    9ed0:	bne	61c4d8 <full_module_path@@Base+0x5a2f70>
    9ed4:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
    9ed8:	addeq	lr, r0, r5, lsl #22
    9edc:	b	1dc7ed4 <full_module_path@@Base+0x1d4e96c>
    9ee0:	b	14035ec <full_module_path@@Base+0x138a084>
    9ee4:			; <UNDEFINED> instruction: 0xf845039b
    9ee8:	blls	158f00 <full_module_path@@Base+0xdf998>
    9eec:			; <UNDEFINED> instruction: 0xf47f2b01
    9ef0:			; <UNDEFINED> instruction: 0xf855adae
    9ef4:	bl	fe94cf0c <full_module_path@@Base+0xfe8d39a4>
    9ef8:	strcs	r0, [r0, #-128]	; 0xffffff80
    9efc:	b	cc7ef4 <full_module_path@@Base+0xc4e98c>
    9f00:	blmi	17835fc <full_module_path@@Base+0x170a094>
    9f04:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
    9f08:			; <UNDEFINED> instruction: 0x4639e6d7
    9f0c:	movwls	r4, #26192	; 0x6650
    9f10:			; <UNDEFINED> instruction: 0xf836f013
    9f14:	stmdacs	r0, {r1, r2, r8, r9, fp, ip, pc}
    9f18:	mcrge	4, 2, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
    9f1c:	stmiapl	r2!, {r1, r2, r3, r5, r6, r9, fp, lr}
    9f20:			; <UNDEFINED> instruction: 0x2016f9b2
    9f24:	vstrle	s4, [r6, #-0]
    9f28:	ldrbmi	r4, [r3], -ip, ror #18
    9f2c:	andcs	r4, r2, sl, lsr r6
    9f30:			; <UNDEFINED> instruction: 0xf0184479
    9f34:	andcs	pc, r0, #1589248	; 0x184000
    9f38:			; <UNDEFINED> instruction: 0x46384631
    9f3c:			; <UNDEFINED> instruction: 0xff22f02c
    9f40:			; <UNDEFINED> instruction: 0xf47f2800
    9f44:	ldmdbvs	r5!, {r7, r9, sl, fp, sp, pc}
    9f48:			; <UNDEFINED> instruction: 0xf47f2d00
    9f4c:	strb	sl, [lr, #3107]	; 0xc23
    9f50:	ldrtmi	r4, [r8], -r9, asr #22
    9f54:	stmiapl	r2!, {r8, sl, sp}^
    9f58:			; <UNDEFINED> instruction: 0xf0436813
    9f5c:	andsvs	r0, r3, r1, lsl #6
    9f60:	stc2l	0, cr15, [r0, #-72]	; 0xffffffb8
    9f64:			; <UNDEFINED> instruction: 0x46414a5e
    9f68:			; <UNDEFINED> instruction: 0x4603447a
    9f6c:			; <UNDEFINED> instruction: 0xf0172001
    9f70:	str	pc, [r4, #3471]	; 0xd8f
    9f74:			; <UNDEFINED> instruction: 0x46314a5b
    9f78:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    9f7c:	mrc2	0, 6, pc, cr0, cr5, {0}
    9f80:	stmiapl	r3!, {r0, r1, r2, r4, r5, r8, r9, fp, lr}^
    9f84:	blcs	23ff8 <fchmod@plt+0x1d43c>
    9f88:	cfldrsge	mvf15, [r0], #252	; 0xfc
    9f8c:	bleq	4463c0 <full_module_path@@Base+0x3cce58>
    9f90:	strcs	lr, [r4], #-1196	; 0xfffffb54
    9f94:	blls	1c3a14 <full_module_path@@Base+0x14a4ac>
    9f98:			; <UNDEFINED> instruction: 0xf47f2b00
    9f9c:	sbfx	sl, r6, #27, #9
    9fa0:	bleq	4463d4 <full_module_path@@Base+0x3cce6c>
    9fa4:	ldmdbmi	r0, {r5, r6, r7, r8, sl, sp, lr, pc}^
    9fa8:	andcs	r4, r2, sl, lsr r6
    9fac:			; <UNDEFINED> instruction: 0xf0184479
    9fb0:	strb	pc, [r4, #-2339]!	; 0xfffff6dd	; <UNPREDICTABLE>
    9fb4:			; <UNDEFINED> instruction: 0xf0434638
    9fb8:	andsvs	r0, r3, r1, lsl #6
    9fbc:	ldc2	0, cr15, [r2, #-72]	; 0xffffffb8
    9fc0:	ldrbtmi	r4, [r9], #-2378	; 0xfffff6b6
    9fc4:	andcs	r4, r1, r2, lsl #12
    9fc8:			; <UNDEFINED> instruction: 0xf916f018
    9fcc:	blmi	10c3530 <full_module_path@@Base+0x1049fc8>
    9fd0:			; <UNDEFINED> instruction: 0xf9b358e3
    9fd4:	blcs	16004 <fchmod@plt+0xf448>
    9fd8:	ldcge	7, cr15, [r7, #508]!	; 0x1fc
    9fdc:			; <UNDEFINED> instruction: 0xf832f006
    9fe0:	ldrtmi	r4, [fp], -r3, asr #18
    9fe4:	ldrbtmi	r2, [r9], #-1280	; 0xfffffb00
    9fe8:	andcs	r4, r2, r2, lsl #12
    9fec:			; <UNDEFINED> instruction: 0xf904f018
    9ff0:			; <UNDEFINED> instruction: 0xf7fce545
    9ff4:	svclt	0x0000ea46
    9ff8:	andeq	sp, r5, r6, asr #4
    9ffc:	andeq	r0, r0, ip, lsr #7
    a000:	andeq	sp, r5, r8, lsr r2
    a004:	andeq	r0, r0, r8, lsl #13
    a008:	andeq	r0, r0, r4, lsr r6
    a00c:	andeq	r0, r0, r4, lsr #7
    a010:	andeq	r0, r0, r0, lsl #11
    a014:	strdeq	ip, [r3], -r8
    a018:	andeq	sp, r5, ip, asr #15
    a01c:	andeq	pc, r5, ip, lsl #19
    a020:	andeq	pc, r5, r0, ror r9	; <UNPREDICTABLE>
    a024:	andeq	sp, r5, ip, lsl #15
    a028:	andeq	r0, r0, r8, lsl #10
    a02c:	strdeq	r0, [r0], -ip
    a030:	andeq	ip, r3, sl, lsr #8
    a034:	strdeq	r0, [r0], -r8
    a038:	andeq	pc, r5, ip, ror #16
    a03c:	andeq	r0, r0, ip, lsr #8
    a040:	andeq	r0, r0, r8, ror #9
    a044:	andeq	r0, r0, r8, ror #8
    a048:	andeq	r0, r0, r0, ror r4
    a04c:	andeq	r0, r0, r4, lsr #6
    a050:	andeq	r0, r0, r4, ror r4
    a054:	andeq	r0, r0, r0, lsl r6
    a058:			; <UNDEFINED> instruction: 0x0005f7b6
    a05c:	muleq	r5, r6, r7
    a060:	andeq	r0, r0, r8, asr #12
    a064:	andeq	r0, r0, r8, asr #11
    a068:	andeq	r0, r0, r4, asr #7
    a06c:			; <UNDEFINED> instruction: 0x0005ceb8
    a070:	andeq	r6, r4, r4, lsr r8
    a074:	andeq	r0, r0, r8, ror r3
    a078:	andeq	r0, r0, r0, ror #12
    a07c:	muleq	r3, lr, r1
    a080:	strdeq	r0, [r0], -r8
    a084:	andeq	r0, r0, ip, lsl #8
    a088:	andeq	r0, r0, r0, asr #7
    a08c:			; <UNDEFINED> instruction: 0x000003b4
    a090:	andeq	fp, r3, r0, asr #31
    a094:	andeq	r0, r0, r4, lsl #13
    a098:	andeq	r0, r0, ip, lsl #12
    a09c:	andeq	fp, r3, lr, lsl #31
    a0a0:	andeq	r0, r0, r8, ror r6
    a0a4:	andeq	r0, r0, r0, asr #12
    a0a8:	andeq	fp, r3, r8, ror #29
    a0ac:	muleq	r5, ip, r2
    a0b0:	andeq	pc, r5, r4, ror #8
    a0b4:	andeq	sp, r5, r6, ror r2
    a0b8:	andeq	r0, r0, ip, asr #7
    a0bc:	andeq	fp, r3, r0, lsr pc
    a0c0:	ldrdeq	r0, [r0], -r4
    a0c4:			; <UNDEFINED> instruction: 0x000003bc
    a0c8:	andeq	r0, r0, ip, lsr #9
    a0cc:	andeq	r0, r0, ip, asr #11
    a0d0:	andeq	r0, r0, r4, lsl #8
    a0d4:	strdeq	pc, [r5], -lr
    a0d8:	andeq	r0, r0, r0, asr #11
    a0dc:	strdeq	fp, [r3], -r8
    a0e0:	andeq	fp, r3, r0, lsr #26
    a0e4:	andeq	pc, r5, sl, asr r2	; <UNPREDICTABLE>
    a0e8:	andeq	fp, r3, r8, lsr #26
    a0ec:	andeq	fp, r3, lr, lsl #25
    a0f0:	andeq	fp, r3, r6, lsl #26
    a0f4:	stccc	8, cr15, [r4], {80}	; 0x50
    a0f8:	addeq	lr, r3, r0, lsr #23
    a0fc:	ldmdblt	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a100:	andcs	r2, r1, #0, 6
    a104:	subvs	r6, r3, r3
    a108:	strvc	r6, [r3], #-195	; 0xffffff3d
    a10c:	stccs	8, cr15, [r4], {64}	; 0x40
    a110:	ldrbmi	r6, [r0, -r2, lsl #1]!
    a114:	mvnsmi	lr, sp, lsr #18
    a118:	strmi	r4, [r8], r5, lsl #12
    a11c:	teqcs	ip, r1
    a120:			; <UNDEFINED> instruction: 0xf7fc4e26
    a124:	ldrbtmi	lr, [lr], #-2172	; 0xfffff784
    a128:	eorle	r2, fp, r0, lsl #16
    a12c:	strmi	r0, [r4], -fp, lsr #15
    a130:	blmi	8ff1ac <full_module_path@@Base+0x885c44>
    a134:	ldmdavs	sp!, {r0, r1, r2, r4, r5, r6, r7, fp, ip, lr}
    a138:	stmdavs	fp!, {r0, r2, r3, r4, r5, r8, r9, ip, sp, pc}^
    a13c:	ldmibvs	r9, {r3, r5, r8, fp, sp, lr}
    a140:			; <UNDEFINED> instruction: 0x61206a9a
    a144:	bvs	ff65b174 <full_module_path@@Base+0xff5e1c0c>
    a148:	rsbvs	r3, r3, r1, lsl #4
    a14c:	smlatbcc	r1, r2, r2, r6
    a150:	rsbvs	r6, ip, r1, ror #5
    a154:	tstcs	r0, ip, lsl r0
    a158:	stc2l	0, cr15, [r2], #-208	; 0xffffff30
    a15c:	ldrbtmi	r4, [sl], #-2585	; 0xfffff5e7
    a160:	movwcc	r6, #8083	; 0x1f93
    a164:			; <UNDEFINED> instruction: 0x61606793
    a168:	pop	{r5, r9, sl, lr}
    a16c:	bmi	5aa934 <full_module_path@@Base+0x5313cc>
    a170:	tstcs	r0, r4, lsl #6
    a174:	andcc	pc, r0, pc, asr #8
    a178:			; <UNDEFINED> instruction: 0xf03458b2
    a17c:	msrvs	R8_usr, r7
    a180:	mvnsle	r2, r0, lsl #16
    a184:			; <UNDEFINED> instruction: 0xf0134640
    a188:	bmi	40914c <full_module_path@@Base+0x38fbe4>
    a18c:	movwcs	r4, #17961	; 0x4629
    a190:	addcs	pc, r0, pc, asr #8
    a194:			; <UNDEFINED> instruction: 0xf03458b2
    a198:	msrvs	R8_usr, r9
    a19c:	rscsle	r2, r1, r0, lsl #16
    a1a0:	bmi	2dcdd0 <full_module_path@@Base+0x263868>
    a1a4:	strdvs	r5, [r4], #-131	; 0xffffff7d	; <UNPREDICTABLE>
    a1a8:	blcc	2421c <fchmod@plt+0x1d660>
    a1ac:	movwcs	fp, #7960	; 0x1f18
    a1b0:	movwcc	lr, #43460	; 0xa9c4
    a1b4:	ldrhtvs	r5, [ip], -r3
    a1b8:	bfi	r6, ip, #0, #13
    a1bc:	andeq	ip, r5, lr, lsl r8
    a1c0:			; <UNDEFINED> instruction: 0x000005b8
    a1c4:	andeq	pc, r5, r6, ror r0	; <UNPREDICTABLE>
    a1c8:	andeq	r0, r0, r4, lsr #9
    a1cc:	andeq	r0, r0, ip, asr #11
    a1d0:	andeq	r0, r0, r8, asr r5
    a1d4:	bmi	ae42e8 <full_module_path@@Base+0xa6ad80>
    a1d8:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    a1dc:	stmdbvs	r0, {r2, r9, sl, lr}
    a1e0:	eorsle	r2, r8, r0, lsl #22
    a1e4:	eorle	r4, fp, r3, lsr #5
    a1e8:	stmdavs	r1!, {r0, r1, r2, r5, r8, sl, fp, lr}
    a1ec:	stmdavs	lr!, {r0, r2, r4, r6, r8, fp, ip, lr}
    a1f0:	svclt	0x000842a6
    a1f4:	stcmi	0, cr6, [r5, #-164]!	; 0xffffff5c
    a1f8:	stmdavs	sl!, {r0, r2, r4, r6, r8, fp, ip, lr}
    a1fc:	svclt	0x000842a2
    a200:	andle	r6, r3, r9, lsr #32
    a204:	stmdavs	r1!, {r0, r3, r4, sp, lr}
    a208:	eorsle	r2, r7, r0, lsl #18
    a20c:	subvs	r4, fp, r0, lsr #20
    a210:	stmdavs	r5!, {r1, r3, r4, r5, r6, sl, lr}^
    a214:	svcvs	0x00d169a6
    a218:	blne	fe26606c <full_module_path@@Base+0xfe1ecb04>
    a21c:	blcc	64168 <_dist_code@@Base+0x115c0>
    a220:			; <UNDEFINED> instruction: 0xb1c56793
    a224:	stmdbvs	r1!, {r0, r1, r3, r4, r5, r7, r8, ip, sp, pc}^
    a228:	blx	feb46302 <full_module_path@@Base+0xfeaccd9a>
    a22c:	movweq	lr, #10708	; 0x29d4
    a230:			; <UNDEFINED> instruction: 0xf7fcb9bb
    a234:			; <UNDEFINED> instruction: 0x4620e898
    a238:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    a23c:	ldmlt	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a240:	movwcs	r4, #2321	; 0x911
    a244:	ldmdapl	r6, {r0, r4, r8, sl, fp, lr}^
    a248:	eorsvs	r4, r3, r2, lsl r9
    a24c:	ldmdbpl	r5, {r0, r3, r4, r5, r6, sl, lr}^
    a250:	tstcc	lr, #3162112	; 0x304000
    a254:			; <UNDEFINED> instruction: 0xf034602b
    a258:	ldmib	r4, {r0, r2, r4, r6, r9, fp, ip, sp, lr, pc}^
    a25c:	blcs	ae6c <fchmod@plt+0x42b0>
    a260:	addmi	sp, r3, #231	; 0xe7
    a264:	ldrmi	sp, [r8], -r5, ror #1
    a268:	ldmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a26c:			; <UNDEFINED> instruction: 0xf7fc68a0
    a270:			; <UNDEFINED> instruction: 0x4620e87a
    a274:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    a278:	ldmdalt	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a27c:	eorvs	r4, r2, r1, lsl r6
    a280:	svclt	0x0000e7c4
    a284:	andeq	ip, r5, sl, ror #14
    a288:	andeq	r0, r0, r8, asr r5
    a28c:			; <UNDEFINED> instruction: 0x000005b8
    a290:	andeq	lr, r5, r4, asr #31
    a294:	andeq	lr, r5, r8, lsl #31
    a298:			; <UNDEFINED> instruction: 0xf8df4602
    a29c:	push	{r2, r4, r6, r8, sl, fp}
    a2a0:	ldrbtmi	r4, [r8], #-4080	; 0xfffff010
    a2a4:	smlawblt	r2, sp, r0, fp
    a2a8:	mulsls	r0, r2, r8
    a2ac:	svceq	0x0000f1b9
    a2b0:	strmi	sp, [r8], -r9, lsl #2
    a2b4:	stfvcd	f3, [r8], {33}	; 0x21
    a2b8:	svclt	0x00183800
    a2bc:	submi	r2, r0, #1
    a2c0:	pop	{r0, r2, r3, ip, sp, pc}
    a2c4:	stmdbcs	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a2c8:	adcshi	pc, r6, r0
    a2cc:	movwls	r7, #7179	; 0x1c0b
    a2d0:			; <UNDEFINED> instruction: 0xf0002b00
    a2d4:			; <UNDEFINED> instruction: 0xf8df80b1
    a2d8:	ldmdavs	r3, {r2, r3, r4, r8, sl, fp, ip, lr}
    a2dc:	stmdbpl	r0, {r2, r3, fp, sp, lr}^
    a2e0:	ldmdacs	ip, {fp, sp, lr}
    a2e4:	svclt	0x00cc9004
    a2e8:	andcs	r2, r1, r0
    a2ec:	andls	r4, r2, r3, lsr #5
    a2f0:	andshi	pc, pc, #0
    a2f4:	stceq	0, cr15, [r0], {79}	; 0x4f
    a2f8:			; <UNDEFINED> instruction: 0xf0002b00
    a2fc:			; <UNDEFINED> instruction: 0xf8dd8352
    a300:	stccs	0, cr8, [r0], {8}
    a304:	cmphi	ip, #0	; <UNPREDICTABLE>
    a308:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    a30c:	stcleq	8, cr15, [r8], #892	; 0x37c
    a310:			; <UNDEFINED> instruction: 0xf8df46c2
    a314:			; <UNDEFINED> instruction: 0xf04f5ce8
    a318:			; <UNDEFINED> instruction: 0xf8df0b00
    a31c:	ldrbtmi	r7, [r8], #-3300	; 0xfffff31c
    a320:	andls	r3, r8, r1
    a324:	ldcleq	8, cr15, [ip], {223}	; 0xdf
    a328:	ldrbtmi	r4, [sp], #-1151	; 0xfffffb81
    a32c:	ldclvs	8, cr15, [r8], {223}	; 0xdf
    a330:	andls	r4, r9, r8, ror r4
    a334:	andls	r1, fp, r8, ror ip
    a338:	ldcleq	8, cr15, [r0], {223}	; 0xdf
    a33c:			; <UNDEFINED> instruction: 0xf8d5447e
    a340:	ldrbtmi	r5, [r8], #-128	; 0xffffff80
    a344:	ldrmi	r9, [r0], -r5
    a348:	strmi	r4, [r0], r2, asr #12
    a34c:	strls	r9, [sl, -r6, lsl #12]
    a350:	strls	r3, [r3, #-1537]	; 0xfffff9ff
    a354:	ldmdavc	r8, {r0, r1, r2, r9, sl, ip, pc}
    a358:	bllt	ff4283f8 <full_module_path@@Base+0xff3aee90>
    a35c:	svceq	0x0002f1bc
    a360:			; <UNDEFINED> instruction: 0x81baf000
    a364:	svceq	0x0003f1bc
    a368:	ldrhi	pc, [r3], #0
    a36c:	svceq	0x0001f1bc
    a370:	cdpcs	0, 0, cr13, cr0, cr13, {0}
    a374:	sbchi	pc, r4, #0
    a378:			; <UNDEFINED> instruction: 0xf0404552
    a37c:			; <UNDEFINED> instruction: 0xf1d6870d
    a380:			; <UNDEFINED> instruction: 0xf104002f
    a384:			; <UNDEFINED> instruction: 0xf0400301
    a388:	stmdavc	r6!, {r0, r1, r3, r4, r5, r6, r7, r9, sl, pc}^
    a38c:			; <UNDEFINED> instruction: 0xf8b8461c
    a390:			; <UNDEFINED> instruction: 0xf108200c
    a394:	vst2.8	{d0-d3}, [r2 :64], r0
    a398:			; <UNDEFINED> instruction: 0xf5b24270
    a39c:			; <UNDEFINED> instruction: 0xf0004f80
    a3a0:	cdpcs	2, 0, cr8, cr0, cr0, {0}
    a3a4:	eorhi	pc, sp, #0
    a3a8:	svceq	0x0001f1ba
    a3ac:	strhi	pc, [r9, -r0, asr #32]!
    a3b0:			; <UNDEFINED> instruction: 0x0006ebb9
    a3b4:	ldrhi	pc, [r9, -r0, asr #32]
    a3b8:	mulscs	r1, r8, r8
    a3bc:	tsteq	r1, #8, 2	; <UNPREDICTABLE>
    a3c0:	stclne	8, cr7, [r0], #-408	; 0xfffffe68
    a3c4:			; <UNDEFINED> instruction: 0xf0002a00
    a3c8:			; <UNDEFINED> instruction: 0x46528490
    a3cc:			; <UNDEFINED> instruction: 0xf04f4604
    a3d0:	cdpcs	12, 0, cr0, cr0, cr2, {0}
    a3d4:	ldmdavc	r8, {r2, r3, r4, r6, ip, lr, pc}
    a3d8:			; <UNDEFINED> instruction: 0xf1031b80
    a3dc:			; <UNDEFINED> instruction: 0xf1040301
    a3e0:	adcsle	r0, r8, r1, lsl #8
    a3e4:	svceq	0x0000f1bb
    a3e8:	svcge	0x006af43f
    a3ec:	stccc	8, cr15, [r0], #-892	; 0xfffffc84
    a3f0:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    a3f4:	addcs	pc, r0, r3, asr #17
    a3f8:	cdpcs	7, 0, cr14, cr0, cr2, {3}
    a3fc:	strbhi	pc, [r6], -r0, asr #32	; <UNPREDICTABLE>
    a400:	svceq	0x0002f1be
    a404:	strbhi	pc, [r3, #-0]	; <UNPREDICTABLE>
    a408:	svceq	0x0003f1be
    a40c:	ldrhi	pc, [r7, #-0]!
    a410:	svceq	0x0001f1be
    a414:	rsbshi	pc, r0, #64	; 0x40
    a418:	vst2.32	{d8,d10}, [r2], sl
    a41c:			; <UNDEFINED> instruction: 0xf5b24270
    a420:			; <UNDEFINED> instruction: 0xf0014f80
    a424:			; <UNDEFINED> instruction: 0xf1bb8044
    a428:	andle	r0, r5, r0, lsl #30
    a42c:	blcc	ff9487b0 <full_module_path@@Base+0xff8cf248>
    a430:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    a434:	addcs	pc, r0, r3, asr #17
    a438:	andlt	r2, sp, r1
    a43c:	svchi	0x00f0e8bd
    a440:	ldrtmi	r7, [ip], -lr, lsr #16
    a444:			; <UNDEFINED> instruction: 0xf04f462b
    a448:	mrrcne	12, 0, r0, sp, cr3
    a44c:	cfmadd32cs	mvax1, mvfx4, mvfx0, mvfx7
    a450:	strbthi	pc, [r7], #-0	; <UNPREDICTABLE>
    a454:	bleq	884b8 <full_module_path@@Base+0xef50>
    a458:			; <UNDEFINED> instruction: 0xf0411a30
    a45c:	ldmdavc	r8, {r0, r2, r4, pc}^
    a460:			; <UNDEFINED> instruction: 0xf0402800
    a464:			; <UNDEFINED> instruction: 0xf1bc84a9
    a468:			; <UNDEFINED> instruction: 0xf0000f02
    a46c:	stmdavc	r6!, {r1, r4, r5, r6, r7, r9, sl, pc}^
    a470:	bleq	865b4 <full_module_path@@Base+0xd04c>
    a474:			; <UNDEFINED> instruction: 0xf8cd46da
    a478:			; <UNDEFINED> instruction: 0xf04fb00c
    a47c:	strtmi	r0, [fp], -r3, lsl #28
    a480:	strcc	r4, [r1, #-1596]	; 0xfffff9c4
    a484:			; <UNDEFINED> instruction: 0xf0402e00
    a488:	andcs	r8, r1, #135	; 0x87
    a48c:	stceq	0, cr15, [r3], {79}	; 0x4f
    a490:	svceq	0x0002f1be
    a494:	addshi	pc, ip, r0
    a498:	svceq	0x0003f1be
    a49c:	cmnhi	r9, r0	; <UNPREDICTABLE>
    a4a0:	svceq	0x0001f1be
    a4a4:	ldrbmi	sp, [r2, #-31]	; 0xffffffe1
    a4a8:	ldrhi	pc, [r6], #64	; 0x40
    a4ac:			; <UNDEFINED> instruction: 0xf815461d
    a4b0:	stmdacc	pc!, {r0, r8, r9, fp}	; <UNPREDICTABLE>
    a4b4:	orrshi	pc, r3, #64	; 0x40
    a4b8:	mcrcs	8, 0, r7, cr0, cr14, {2}
    a4bc:	tsthi	r9, r0, asr #32	; <UNPREDICTABLE>
    a4c0:	svceq	0x0002f1bc
    a4c4:	adchi	pc, r3, #0
    a4c8:	blcc	134884c <full_module_path@@Base+0x12cf2e4>
    a4cc:	svceq	0x0003f1bc
    a4d0:	cdpeq	0, 0, cr15, cr1, cr15, {2}
    a4d4:	bl	db6c8 <full_module_path@@Base+0x62160>
    a4d8:	sbcsle	r0, r0, lr, lsl #14
    a4dc:	svclt	0x001845f4
    a4e0:			; <UNDEFINED> instruction: 0xf00046f4
    a4e4:	stmibhi	r8, {r0, r1, r2, r3, r5, r7, r9, pc}
    a4e8:	rsbsmi	pc, r0, r0, lsl #8
    a4ec:	svcmi	0x0080f5b0
    a4f0:	bcs	7e59c <full_module_path@@Base+0x5034>
    a4f4:	ldreq	pc, [r0], -r1, lsl #2
    a4f8:	sbcshi	pc, sl, r1, asr #32
    a4fc:	bls	68564 <blocking_io@@Base+0x13b8>
    a500:	ldclne	12, cr1, [r7], #-372	; 0xfffffe8c
    a504:			; <UNDEFINED> instruction: 0xf0401a80
    a508:	ldmdavc	r8, {r0, r1, r2, r3, r5, r6, r7, sl, pc}^
    a50c:			; <UNDEFINED> instruction: 0xf0402800
    a510:			; <UNDEFINED> instruction: 0xf1bc80f9
    a514:			; <UNDEFINED> instruction: 0xf0000f02
    a518:			; <UNDEFINED> instruction: 0xf1bc81cd
    a51c:			; <UNDEFINED> instruction: 0xf0000f03
    a520:			; <UNDEFINED> instruction: 0xf1bc81bd
    a524:			; <UNDEFINED> instruction: 0xf0000f01
    a528:			; <UNDEFINED> instruction: 0xf04f81bf
    a52c:	mcrrvc	10, 0, r0, lr, cr1
    a530:			; <UNDEFINED> instruction: 0x4652463c
    a534:	cdpeq	0, 0, cr15, cr2, cr15, {2}
    a538:			; <UNDEFINED> instruction: 0xf8dfe71b
    a53c:	ldrbtmi	r3, [r2], -r0, ror #21
    a540:	stceq	0, cr15, [r3], {79}	; 0x4f
    a544:	stmdals	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
    a548:	vceq.i8	d18, d0, d12
    a54c:	stmdals	r1, {r2, r4, r5, r6, r8, pc}
    a550:			; <UNDEFINED> instruction: 0xf000282e
    a554:	bcs	2b29c <fchmod@plt+0x246e0>
    a558:	strbhi	pc, [lr, -r0, asr #32]!	; <UNPREDICTABLE>
    a55c:	mcrls	6, 0, r4, cr1, cr13, {0}
    a560:	bleq	885bc <full_module_path@@Base+0xf054>
    a564:	ldreq	pc, [r1], #-257	; 0xfffffeff
    a568:			; <UNDEFINED> instruction: 0xf0401b80
    a56c:	ldmdavc	r8, {r1, r2, r6, r8, r9, sl, pc}^
    a570:			; <UNDEFINED> instruction: 0xf0402800
    a574:			; <UNDEFINED> instruction: 0xf1bc8392
    a578:			; <UNDEFINED> instruction: 0xf0000f02
    a57c:			; <UNDEFINED> instruction: 0xf1bc85ed
    a580:			; <UNDEFINED> instruction: 0xf0000f03
    a584:			; <UNDEFINED> instruction: 0xf1bc85e2
    a588:			; <UNDEFINED> instruction: 0xf0000f01
    a58c:	mcrrvc	3, 5, r8, lr, cr11
    a590:			; <UNDEFINED> instruction: 0xf04f4692
    a594:	strbt	r0, [ip], r2, lsl #28
    a598:	svceq	0x0001f1ba
    a59c:	streq	pc, [r1, -r7, lsl #2]
    a5a0:	strbhi	pc, [r9], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    a5a4:			; <UNDEFINED> instruction: 0x462b781a
    a5a8:			; <UNDEFINED> instruction: 0xf0401b96
    a5ac:	stmdavc	sl!, {r3, r4, r5, sl, pc}
    a5b0:	bcs	28750 <fchmod@plt+0x21b94>
    a5b4:	svcge	0x0063f43f
    a5b8:			; <UNDEFINED> instruction: 0x463c4652
    a5bc:	stceq	0, cr15, [r3], {79}	; 0x4f
    a5c0:	cdpcs	7, 0, cr14, cr0, cr7, {0}
    a5c4:	strhi	pc, [r4, -r0, asr #32]!
    a5c8:			; <UNDEFINED> instruction: 0xf04f9a02
    a5cc:	ldrmi	r0, [r2], r2, lsl #24
    a5d0:	ldrmi	r4, [sp], -r7, lsr #12
    a5d4:	svceq	0x0000f1ba
    a5d8:	bcs	3ead4 <fchmod@plt+0x37f18>
    a5dc:	adchi	pc, r0, #64	; 0x40
    a5e0:			; <UNDEFINED> instruction: 0xf815461d
    a5e4:	stmdacc	pc!, {r0, r8, r9, fp}	; <UNPREDICTABLE>
    a5e8:	ldrhi	pc, [sl, #64]	; 0x40
    a5ec:	mcrcs	8, 0, r7, cr0, cr14, {2}
    a5f0:	sbchi	pc, r9, r0, asr #32
    a5f4:	svceq	0x0002f1bc
    a5f8:			; <UNDEFINED> instruction: 0xf1bcd013
    a5fc:	svcls	0x00080f03
    a600:			; <UNDEFINED> instruction: 0xf43f46b2
    a604:			; <UNDEFINED> instruction: 0xf8dfaf3a
    a608:			; <UNDEFINED> instruction: 0xf1bc4a18
    a60c:			; <UNDEFINED> instruction: 0xf04f0f01
    a610:			; <UNDEFINED> instruction: 0xf04f0a00
    a614:	ldrbtmi	r0, [ip], #-3587	; 0xfffff1fd
    a618:			; <UNDEFINED> instruction: 0xf1044656
    a61c:			; <UNDEFINED> instruction: 0xf43f0401
    a620:			; <UNDEFINED> instruction: 0xf8dfaeb6
    a624:	andcs	r3, r1, #0, 20
    a628:			; <UNDEFINED> instruction: 0xf8c3447b
    a62c:	str	r2, [r3, -r0, lsl #1]
    a630:	strtmi	r3, [fp], -r1, lsl #8
    a634:	cdpeq	0, 0, cr15, cr3, cr15, {2}
    a638:			; <UNDEFINED> instruction: 0xf0402e00
    a63c:			; <UNDEFINED> instruction: 0xf1be80cf
    a640:	svclt	0x00180f02
    a644:	beq	86788 <full_module_path@@Base+0xd220>
    a648:	andshi	pc, ip, #64	; 0x40
    a64c:	ldrmi	r4, [sp], -r7, lsr #12
    a650:			; <UNDEFINED> instruction: 0xf04f2201
    a654:	stmdavc	r8!, {r0, r1, sl, fp}
    a658:			; <UNDEFINED> instruction: 0xf0002800
    a65c:	bcs	6b3ec <file_old_total@@Base+0x213c>
    a660:			; <UNDEFINED> instruction: 0x462bd1df
    a664:			; <UNDEFINED> instruction: 0xf813463c
    a668:			; <UNDEFINED> instruction: 0xf8142b01
    a66c:	bne	48d278 <full_module_path@@Base+0x413d10>
    a670:	addshi	pc, r2, #64	; 0x40
    a674:	ldmiblt	r8, {r3, r5, r6, fp, ip, sp, lr}^
    a678:	svceq	0x0002f1bc
    a67c:	orrhi	pc, r3, r0
    a680:	svceq	0x0003f1bc
    a684:			; <UNDEFINED> instruction: 0xf0009d05
    a688:			; <UNDEFINED> instruction: 0xf1bc81b4
    a68c:			; <UNDEFINED> instruction: 0xf0000f01
    a690:	ldmdavc	lr!, {r0, r1, r5, r6, r8, pc}^
    a694:	stceq	0, cr15, [r1], {79}	; 0x4f
    a698:	cfmadd32cs	mvax1, mvfx4, mvfx0, mvfx7
    a69c:	strbtmi	sp, [r2], -r1, ror #1
    a6a0:	strbtmi	r9, [r3], r5, lsl #22
    a6a4:	cdpeq	0, 0, cr15, cr3, cr15, {2}
    a6a8:			; <UNDEFINED> instruction: 0xf8cd4692
    a6ac:	ldr	ip, [r0], ip
    a6b0:	cmplt	r6, lr, ror r8
    a6b4:	bleq	867f8 <full_module_path@@Base+0xd290>
    a6b8:	cdpeq	0, 0, cr15, cr3, cr15, {2}
    a6bc:			; <UNDEFINED> instruction: 0x46da465a
    a6c0:	andlt	pc, ip, sp, asr #17
    a6c4:	ldrtmi	lr, [ip], -r8, lsl #13
    a6c8:	andcs	r4, r1, #45088768	; 0x2b00000
    a6cc:			; <UNDEFINED> instruction: 0x4627461d
    a6d0:	strtmi	lr, [fp], -r5, asr #15
    a6d4:	bls	c42f8 <full_module_path@@Base+0x4ad90>
    a6d8:	cmnle	r8, r0, lsl #20
    a6dc:			; <UNDEFINED> instruction: 0xf0002e00
    a6e0:			; <UNDEFINED> instruction: 0xf1ba822e
    a6e4:			; <UNDEFINED> instruction: 0xf0400f00
    a6e8:			; <UNDEFINED> instruction: 0xf1d685e2
    a6ec:			; <UNDEFINED> instruction: 0xf104002f
    a6f0:			; <UNDEFINED> instruction: 0xf0400701
    a6f4:			; <UNDEFINED> instruction: 0xf8df85bf
    a6f8:			; <UNDEFINED> instruction: 0x46825930
    a6fc:	ldrbtmi	r7, [sp], #-2150	; 0xfffff79a
    a700:	ldrt	r3, [ip], r1, lsl #10
    a704:	bcs	288d4 <fchmod@plt+0x21d18>
    a708:	adcshi	pc, r8, r0
    a70c:			; <UNDEFINED> instruction: 0xf1031a80
    a710:			; <UNDEFINED> instruction: 0xf1060502
    a714:			; <UNDEFINED> instruction: 0xf0400402
    a718:	ldmvc	fp, {r3, r4, r5, r9, sl, pc}
    a71c:			; <UNDEFINED> instruction: 0xf0002b00
    a720:			; <UNDEFINED> instruction: 0xf04f81df
    a724:	vstmiavc	lr, {s0}
    a728:	ldrbmi	r4, [r2], -fp, lsr #12
    a72c:	cdpeq	0, 0, cr15, cr2, cr15, {2}
    a730:	ldmibhi	r4, {r0, r1, r2, r3, r6, r9, sl, sp, lr, pc}
    a734:	rsbsmi	pc, r0, pc, asr #8
    a738:	rscsvc	pc, pc, pc, asr #13
    a73c:	tsteq	r0, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
    a740:			; <UNDEFINED> instruction: 0xf5b44004
    a744:	svclt	0x00084f80
    a748:			; <UNDEFINED> instruction: 0xf0402400
    a74c:	stmdals	r4, {r0, r3, r4, r7, pc}
    a750:	vceq.i8	d18, d0, d12
    a754:			; <UNDEFINED> instruction: 0xf1b98190
    a758:			; <UNDEFINED> instruction: 0xf0000f2e
    a75c:			; <UNDEFINED> instruction: 0xf04f82f3
    a760:			; <UNDEFINED> instruction: 0xf04f0800
    a764:	stmdals	r2, {r1, sl, fp}
    a768:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    a76c:			; <UNDEFINED> instruction: 0xf0002c00
    a770:	strbmi	r8, [r0, #-295]	; 0xfffffed9
    a774:	cfstrdge	mvd15, [sl, #252]	; 0xfc
    a778:	svceq	0x0000f1b8
    a77c:	mrcge	4, 2, APSR_nzcv, cr12, cr15, {1}
    a780:	rscscc	pc, pc, pc, asr #32
    a784:			; <UNDEFINED> instruction: 0xf8dfe59c
    a788:	andcs	r4, r0, #164, 16	; 0xa40000
    a78c:	strcc	r4, [r1], #-1148	; 0xfffffb84
    a790:	ldmdavc	r8, {r0, r1, r3, r5, r9, sl, lr}
    a794:	ldrmi	r4, [sp], -r7, lsr #12
    a798:			; <UNDEFINED> instruction: 0xf8dde75e
    a79c:			; <UNDEFINED> instruction: 0xf04fa008
    a7a0:	bls	10dfb0 <full_module_path@@Base+0x94a48>
    a7a4:	vpmin.u8	d2, d0, d12
    a7a8:	mcrcs	0, 0, r8, cr0, cr4, {4}
    a7ac:	mvnhi	pc, r0, asr #32
    a7b0:	svceq	0x0002f1be
    a7b4:			; <UNDEFINED> instruction: 0x83acf000
    a7b8:	svceq	0x0003f1be
    a7bc:	ldrbthi	pc, [ip], #0	; <UNPREDICTABLE>
    a7c0:	svceq	0x0001f1be
    a7c4:	bls	be880 <full_module_path@@Base+0x45318>
    a7c8:	stceq	0, cr15, [r2], {79}	; 0x4f
    a7cc:	cfmadd32cs	mvax3, mvfx14, mvfx0, mvfx11
    a7d0:	cmphi	r4, r0	; <UNPREDICTABLE>
    a7d4:	svceq	0x0001f1ba
    a7d8:	ldrbhi	pc, [ip, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
    a7dc:	blne	fe028844 <full_module_path@@Base+0xfdfaf2dc>
    a7e0:	ldrbhi	pc, [r9, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
    a7e4:	mrrcne	8, 5, r7, sp, cr10
    a7e8:	bcs	1198c <fchmod@plt+0xadd0>
    a7ec:	addhi	pc, r8, #0
    a7f0:	beq	86934 <full_module_path@@Base+0xd3cc>
    a7f4:	strtmi	r7, [fp], -r6, ror #16
    a7f8:			; <UNDEFINED> instruction: 0x4652463c
    a7fc:	stceq	0, cr15, [r3], {79}	; 0x4f
    a800:			; <UNDEFINED> instruction: 0xf1bee5e7
    a804:			; <UNDEFINED> instruction: 0xf0000f02
    a808:			; <UNDEFINED> instruction: 0xf1be8184
    a80c:			; <UNDEFINED> instruction: 0xf0000f03
    a810:			; <UNDEFINED> instruction: 0xf1be80fa
    a814:			; <UNDEFINED> instruction: 0xf0000f01
    a818:	andcs	r8, r1, #32, 2
    a81c:	stceq	0, cr15, [r2], {79}	; 0x4f
    a820:	stmibhi	sl, {r0, r6, r9, sl, sp, lr, pc}
    a824:	stceq	0, cr15, [r2], {79}	; 0x4f
    a828:	rsbsmi	pc, r0, #33554432	; 0x2000000
    a82c:	svcmi	0x0080f5b2
    a830:			; <UNDEFINED> instruction: 0xf47f9a02
    a834:	stmdals	r2, {r1, r2, r3, r4, r6, r9, sl, fp, sp, pc}
    a838:			; <UNDEFINED> instruction: 0xf0404290
    a83c:	ldrmi	r8, [sp], -r3, ror #10
    a840:			; <UNDEFINED> instruction: 0xf8159e01
    a844:			; <UNDEFINED> instruction: 0xf1010b01
    a848:	blne	fe00b894 <full_module_path@@Base+0xfdf9232c>
    a84c:	strbhi	pc, [lr, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
    a850:	stmdacs	r0, {r3, r4, r6, fp, ip, sp, lr}
    a854:	msrhi	CPSR_x, r0, asr #32
    a858:	svceq	0x0002f1bc
    a85c:	orrhi	pc, r8, #0
    a860:	svceq	0x0003f1bc
    a864:			; <UNDEFINED> instruction: 0x83a8f000
    a868:	svceq	0x0001f1bc
    a86c:	orrshi	pc, r0, #0
    a870:			; <UNDEFINED> instruction: 0xf04f7c4e
    a874:			; <UNDEFINED> instruction: 0xf8dd0e02
    a878:	ldrb	sl, [sl, #-8]!
    a87c:	strbt	r2, [sl], r1, lsl #4
    a880:			; <UNDEFINED> instruction: 0xf101898d
    a884:	eormi	r0, r8, r0, lsl r4
    a888:	svcmi	0x0080f5b0
    a88c:	eorshi	pc, r3, #0
    a890:	stceq	0, cr15, [r2], {79}	; 0x4f
    a894:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a898:	ldr	r4, [r7, #-1766]!	; 0xfffff91a
    a89c:			; <UNDEFINED> instruction: 0xf04f7c4e
    a8a0:			; <UNDEFINED> instruction: 0xf04f0a01
    a8a4:	strb	r0, [sl, #3586]!	; 0xe02
    a8a8:	strbtmi	r7, [r2], lr, asr #24
    a8ac:			; <UNDEFINED> instruction: 0xf04f463c
    a8b0:	strb	r0, [ip, #-3586]!	; 0xfffff1fe
    a8b4:	cdpcs	12, 0, cr7, cr0, cr14, {2}
    a8b8:	mcrge	4, 6, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    a8bc:	ldrtmi	r4, [ip], -r6, ror #13
    a8c0:	str	r4, [fp, fp, lsr #12]
    a8c4:	uxtabmi	r7, r2, lr, ror #16
    a8c8:			; <UNDEFINED> instruction: 0xf04f46e3
    a8cc:			; <UNDEFINED> instruction: 0xf8cd0e03
    a8d0:			; <UNDEFINED> instruction: 0xf1b9c00c
    a8d4:			; <UNDEFINED> instruction: 0xf0000f2e
    a8d8:	mvfcssz	f0, #0.0
    a8dc:	bichi	pc, r4, r0, asr #32
    a8e0:	svceq	0x0002f1be
    a8e4:	sbcshi	pc, r3, #0
    a8e8:	svceq	0x0003f1be
    a8ec:	sbchi	pc, r7, #0
    a8f0:	svceq	0x0001f1be
    a8f4:	ldrhi	pc, [sl], #0
    a8f8:			; <UNDEFINED> instruction: 0xf04f4632
    a8fc:	ldrb	r0, [r2, #3074]	; 0xc02
    a900:	svceq	0x0002f1be
    a904:			; <UNDEFINED> instruction: 0xf1bed011
    a908:			; <UNDEFINED> instruction: 0xf0000f03
    a90c:			; <UNDEFINED> instruction: 0xf1be86bc
    a910:			; <UNDEFINED> instruction: 0xf0000f01
    a914:			; <UNDEFINED> instruction: 0xf04f8212
    a918:	ldrbmi	r0, [r2, #-3073]	; 0xfffff3ff
    a91c:	subshi	pc, ip, #64	; 0x40
    a920:	strcc	lr, [r6, #-2525]	; 0xfffff623
    a924:			; <UNDEFINED> instruction: 0xf8dde5c8
    a928:			; <UNDEFINED> instruction: 0xf1baa008
    a92c:			; <UNDEFINED> instruction: 0xf0400f00
    a930:	blls	26b504 <full_module_path@@Base+0x1f1f9c>
    a934:	cdpeq	0, 0, cr15, cr3, cr15, {2}
    a938:	mrrcne	6, 5, r4, ip, cr6
    a93c:			; <UNDEFINED> instruction: 0xf43f2a00
    a940:			; <UNDEFINED> instruction: 0xf1bbad26
    a944:			; <UNDEFINED> instruction: 0xf43f0f00
    a948:			; <UNDEFINED> instruction: 0xf8dfaf1b
    a94c:	bls	d84e4 <full_module_path@@Base+0x5ef7c>
    a950:			; <UNDEFINED> instruction: 0xf8c3447b
    a954:	ldr	r2, [r3, -r0, lsl #1]
    a958:			; <UNDEFINED> instruction: 0x200cf8b8
    a95c:	tsteq	r0, #8, 2	; <UNPREDICTABLE>
    a960:	rsbsmi	pc, r0, #33554432	; 0x2000000
    a964:	svcmi	0x0080f5b2
    a968:	adchi	pc, lr, r0
    a96c:	mcrcs	8, 0, r7, cr0, cr14, {3}
    a970:	strbtmi	sp, [r2], -r9, asr #32
    a974:			; <UNDEFINED> instruction: 0xf8cd46e3
    a978:			; <UNDEFINED> instruction: 0xf04fc00c
    a97c:			; <UNDEFINED> instruction: 0xf04f0e03
    a980:	ldrmi	r0, [r2], r2, lsl #24
    a984:	ldmdavc	lr!, {r0, r2, r5, r8, sl, sp, lr, pc}^
    a988:			; <UNDEFINED> instruction: 0xf43f2e00
    a98c:			; <UNDEFINED> instruction: 0xf04fad5c
    a990:			; <UNDEFINED> instruction: 0xf04f0b01
    a994:	ldrbmi	r0, [sl], -r3, lsl #24
    a998:	ldrmi	r4, [r2], r6, ror #13
    a99c:	andlt	pc, ip, sp, asr #17
    a9a0:	ldmibhi	r0, {r0, r1, r2, r4, r8, sl, sp, lr, pc}
    a9a4:	tsteq	r0, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
    a9a8:	rsbsmi	pc, r0, r0, lsl #8
    a9ac:	svcmi	0x0080f5b0
    a9b0:			; <UNDEFINED> instruction: 0xf04fbf1c
    a9b4:			; <UNDEFINED> instruction: 0xf04f0801
    a9b8:			; <UNDEFINED> instruction: 0xf47f0c02
    a9bc:			; <UNDEFINED> instruction: 0xe6c6aed4
    a9c0:			; <UNDEFINED> instruction: 0xf1018988
    a9c4:	vst3.8	{d0-d2}, [r0 :64], r0
    a9c8:			; <UNDEFINED> instruction: 0xf5b04070
    a9cc:	svclt	0x001c4f80
    a9d0:			; <UNDEFINED> instruction: 0xf04f2001
    a9d4:			; <UNDEFINED> instruction: 0xf47f0e02
    a9d8:	stmdals	r4, {r2, r3, r6, r7, r9, sl, fp, sp, pc}
    a9dc:	vceq.i8	d18, d0, d12
    a9e0:	stmdals	r1, {r1, r2, r7, r8, pc}
    a9e4:			; <UNDEFINED> instruction: 0xf000282e
    a9e8:	andcs	r8, r0, pc, asr r2
    a9ec:	cdpeq	0, 0, cr15, cr2, cr15, {2}
    a9f0:			; <UNDEFINED> instruction: 0xf04fe6bf
    a9f4:	ldmdavc	lr!, {r0, r8, r9, fp}^
    a9f8:	strtmi	r4, [r7], -r6, ror #13
    a9fc:			; <UNDEFINED> instruction: 0x46da461d
    aa00:	andlt	pc, ip, sp, asr #17
    aa04:			; <UNDEFINED> instruction: 0x464ee53b
    aa08:	stceq	0, cr15, [r2], {79}	; 0x4f
    aa0c:	bcs	43e88 <fchmod@plt+0x3d2cc>
    aa10:	mvnshi	pc, r0, asr #32
    aa14:			; <UNDEFINED> instruction: 0xf04f8988
    aa18:			; <UNDEFINED> instruction: 0xf8df0c03
    aa1c:	andcs	r3, r0, #24, 12	; 0x1800000
    aa20:	rsbsmi	pc, r0, r0, lsl #8
    aa24:	svcmi	0x0080f5b0
    aa28:			; <UNDEFINED> instruction: 0xf43f447b
    aa2c:			; <UNDEFINED> instruction: 0xf1bbad8c
    aa30:			; <UNDEFINED> instruction: 0xf43f0f00
    aa34:			; <UNDEFINED> instruction: 0xf8dfad01
    aa38:	bls	d8240 <full_module_path@@Base+0x5ecd8>
    aa3c:			; <UNDEFINED> instruction: 0xf8c3447b
    aa40:	ldrbt	r2, [r9], #128	; 0x80
    aa44:			; <UNDEFINED> instruction: 0x200cf8b8
    aa48:	tsteq	r0, #8, 2	; <UNPREDICTABLE>
    aa4c:	vst1.8	{d4-d6}, [r2 :256], ip
    aa50:			; <UNDEFINED> instruction: 0xf5b24270
    aa54:			; <UNDEFINED> instruction: 0xf43f4f80
    aa58:	stmibhi	r8, {r2, r5, r7, r9, sl, fp, sp, pc}
    aa5c:	stceq	0, cr15, [r2], {79}	; 0x4f
    aa60:	vst1.8	{d2-d5}, [r0], r1
    aa64:			; <UNDEFINED> instruction: 0xf5b04070
    aa68:			; <UNDEFINED> instruction: 0xf43f4f80
    aa6c:			; <UNDEFINED> instruction: 0xf101ad6c
    aa70:			; <UNDEFINED> instruction: 0x46480610
    aa74:			; <UNDEFINED> instruction: 0xf04fe543
    aa78:	strb	r0, [r0], #-3074	; 0xfffff3fe
    aa7c:	svceq	0x0002f1be
    aa80:	eorshi	pc, sp, #0
    aa84:	svceq	0x0003f1be
    aa88:			; <UNDEFINED> instruction: 0x83a5f000
    aa8c:	svceq	0x0001f1be
    aa90:			; <UNDEFINED> instruction: 0x81b4f000
    aa94:			; <UNDEFINED> instruction: 0xf04f2201
    aa98:	str	r0, [r4, #-3075]	; 0xfffff3fd
    aa9c:	cdpcs	12, 0, cr7, cr0, cr14, {2}
    aaa0:	mrshi	pc, (UNDEF: 71)	; <UNPREDICTABLE>
    aaa4:			; <UNDEFINED> instruction: 0xf1031b80
    aaa8:			; <UNDEFINED> instruction: 0xf1010502
    aaac:			; <UNDEFINED> instruction: 0xf0400412
    aab0:	ldmvc	fp, {r2, r6, r8, sl, pc}
    aab4:			; <UNDEFINED> instruction: 0xf0002b00
    aab8:	stfvcd	f0, [lr], {200}	; 0xc8
    aabc:			; <UNDEFINED> instruction: 0xf8dd462b
    aac0:			; <UNDEFINED> instruction: 0xf04fa008
    aac4:	str	r0, [r4], #3586	; 0xe02
    aac8:	bcs	7312e0 <full_module_path@@Base+0x6b7d78>
    aacc:	mrcge	7, 7, APSR_nzcv, cr10, cr15, {1}
    aad0:	bcs	28cc0 <fchmod@plt+0x22104>
    aad4:	mvnshi	pc, r0, asr #32
    aad8:			; <UNDEFINED> instruction: 0xf04f9a02
    aadc:	ldrb	r0, [r5, #3074]!	; 0xc02
    aae0:	svceq	0x0002f1bc
    aae4:	eorshi	pc, r8, #0
    aae8:	svceq	0x0003f1bc
    aaec:	movthi	pc, #0	; <UNPREDICTABLE>
    aaf0:	svceq	0x0001f1bc
    aaf4:	andshi	pc, r6, #0
    aaf8:	mcrcs	8, 0, r7, cr0, cr6, {5}
    aafc:	msrhi	SPSR_xc, #0
    ab00:	ldrcc	pc, [r8, #-2271]!	; 0xfffff721
    ab04:			; <UNDEFINED> instruction: 0xf04f2201
    ab08:	ldrmi	r0, [r4], r2, lsl #28
    ab0c:			; <UNDEFINED> instruction: 0x4692447b
    ab10:			; <UNDEFINED> instruction: 0x4652e45f
    ab14:			; <UNDEFINED> instruction: 0x462746f4
    ab18:	bcs	1c394 <fchmod@plt+0x157d8>
    ab1c:	cfldrsge	mvf15, [fp, #508]	; 0x1fc
    ab20:	svceq	0x0000f1bb
    ab24:	mcrge	4, 1, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
    ab28:	ldrcc	pc, [r4, #-2271]	; 0xfffff721
    ab2c:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    ab30:	addcs	pc, r0, r3, asr #17
    ab34:	ldrmi	lr, [r4], -r4, lsr #12
    ab38:			; <UNDEFINED> instruction: 0xf47f2e00
    ab3c:			; <UNDEFINED> instruction: 0xf1beadd6
    ab40:	tstle	r9, r2, lsl #30
    ab44:	svceq	0x0000f1ba
    ab48:	rscshi	pc, r6, #64	; 0x40
    ab4c:	ldrbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    ab50:	stceq	0, cr15, [r3], {79}	; 0x4f
    ab54:	strb	r4, [r3, #-1147]	; 0xfffffb85
    ab58:	svceq	0x0003f1be
    ab5c:	cfstrdge	mvd15, [r1, #-252]!	; 0xffffff04
    ab60:	svceq	0x0001f1be
    ab64:	svcge	0x0056f43f
    ab68:			; <UNDEFINED> instruction: 0xf04f2200
    ab6c:	ldrb	r0, [r4], r3, lsl #24
    ab70:	ldrbmi	r9, [r2, #-2562]	; 0xfffff5fe
    ab74:	ldrbthi	pc, [r6], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    ab78:			; <UNDEFINED> instruction: 0x0006ebb9
    ab7c:	strbthi	pc, [r7], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    ab80:	stclne	8, cr7, [r0], #-360	; 0xfffffe98
    ab84:	movwcc	r7, #6246	; 0x1866
    ab88:	bcs	1c3a0 <fchmod@plt+0x157e4>
    ab8c:	cfstrsge	mvf15, [r3, #252]!	; 0xfc
    ab90:			; <UNDEFINED> instruction: 0xf04f9a02
    ab94:	ldr	r0, [ip], #-3074	; 0xfffff3fe
    ab98:	strtcc	pc, [ip], #2271	; 0x8df
    ab9c:	andcs	r4, r1, #16, 12	; 0x1000000
    aba0:			; <UNDEFINED> instruction: 0xf8c3447b
    aba4:			; <UNDEFINED> instruction: 0xf7ff2080
    aba8:			; <UNDEFINED> instruction: 0xf898bb8b
    abac:	bcs	12bf8 <fchmod@plt+0xc03c>
    abb0:	cfstrsge	mvf15, [r3], #-508	; 0xfffffe04
    abb4:			; <UNDEFINED> instruction: 0xf0402e00
    abb8:			; <UNDEFINED> instruction: 0xf1be8279
    abbc:			; <UNDEFINED> instruction: 0xf0000f02
    abc0:			; <UNDEFINED> instruction: 0xf1be80a4
    abc4:			; <UNDEFINED> instruction: 0xf0000f03
    abc8:			; <UNDEFINED> instruction: 0xf1be80ac
    abcc:			; <UNDEFINED> instruction: 0xf0000f01
    abd0:			; <UNDEFINED> instruction: 0xf1ba8182
    abd4:			; <UNDEFINED> instruction: 0xf0400f01
    abd8:			; <UNDEFINED> instruction: 0xf06f858c
    abdc:			; <UNDEFINED> instruction: 0xf1bb002e
    abe0:			; <UNDEFINED> instruction: 0xf43f0f00
    abe4:			; <UNDEFINED> instruction: 0xf8dfab6d
    abe8:	bls	d7d80 <full_module_path@@Base+0x5e818>
    abec:			; <UNDEFINED> instruction: 0xf8c3447b
    abf0:			; <UNDEFINED> instruction: 0xf7ff2080
    abf4:	mcrrvc	11, 6, fp, lr, cr5
    abf8:			; <UNDEFINED> instruction: 0xf0402e00
    abfc:	bcs	6aebc <file_old_total@@Base+0x1c0c>
    ac00:	ldrbthi	pc, [r4], #64	; 0x40	; <UNPREDICTABLE>
    ac04:			; <UNDEFINED> instruction: 0xf815461d
    ac08:	stmdacs	r0, {r0, r8, r9, fp}
    ac0c:	strbthi	pc, [r3], #64	; 0x40	; <UNPREDICTABLE>
    ac10:	ldrtmi	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    ac14:	ldrbtmi	r7, [ip], #-2136	; 0xfffff7a8
    ac18:	stmdacs	r0, {r1, r2, r5, r6, fp, ip, sp, lr}
    ac1c:	subshi	pc, r6, #64	; 0x40
    ac20:	svceq	0x0002f1bc
    ac24:	cfstrsge	mvf15, [r4, #-252]	; 0xffffff04
    ac28:	svceq	0x0003f1bc
    ac2c:	msrhi	CPSR_fsx, #0
    ac30:	svceq	0x0001f1bc
    ac34:	streq	pc, [r1], #-260	; 0xfffffefc
    ac38:	cdpeq	0, 0, cr15, cr3, cr15, {2}
    ac3c:	ldrmi	sp, [r2], r4
    ac40:	bllt	fe608c44 <full_module_path@@Base+0xfe58f6dc>
    ac44:	cdpeq	0, 0, cr15, cr2, cr15, {2}
    ac48:			; <UNDEFINED> instruction: 0x000cf8b8
    ac4c:	tsteq	r0, #8, 2	; <UNPREDICTABLE>
    ac50:	ldrmi	r7, [r2], r6, lsr #16
    ac54:	rsbsmi	pc, r0, r0, lsl #8
    ac58:	svcmi	0x0080f5b0
    ac5c:	mrcge	4, 1, APSR_nzcv, cr9, cr15, {1}
    ac60:			; <UNDEFINED> instruction: 0xf47f2e00
    ac64:	strb	sl, [ip, #2977]	; 0xba1
    ac68:	svceq	0x0000f1ba
    ac6c:	strthi	pc, [pc], #-64	; ac74 <fchmod@plt+0x40b8>
    ac70:			; <UNDEFINED> instruction: 0x0006ebb9
    ac74:	strthi	pc, [r0], #-64	; 0xffffffc0
    ac78:	stclne	8, cr7, [r2], #-352	; 0xfffffea0
    ac7c:	stmdacs	r0, {r1, r2, r5, r6, fp, ip, sp, lr}
    ac80:	svcge	0x0059f43f
    ac84:	movwcc	r4, #5652	; 0x1614
    ac88:			; <UNDEFINED> instruction: 0xf04f4652
    ac8c:			; <UNDEFINED> instruction: 0xf7ff0c02
    ac90:	strtmi	fp, [r7], -r0, lsr #23
    ac94:			; <UNDEFINED> instruction: 0xf7ff461d
    ac98:	mcrrvc	11, 15, fp, lr, cr2
    ac9c:			; <UNDEFINED> instruction: 0xf0002e00
    aca0:	blne	fe02af50 <full_module_path@@Base+0xfdfb19e8>
    aca4:	streq	pc, [r2, #-259]	; 0xfffffefd
    aca8:	ldreq	pc, [r2], #-257	; 0xfffffeff
    acac:	ldrbhi	pc, [r0], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    acb0:	blcs	28f24 <fchmod@plt+0x22368>
    acb4:	msrhi	SPSR_sc, r0, asr #32
    acb8:	svceq	0x0002f1bc
    acbc:	orrshi	pc, r1, #0
    acc0:	svceq	0x0003f1bc
    acc4:	mvnhi	pc, #0
    acc8:	svceq	0x0001f1bc
    accc:	cmnhi	r0, #0	; <UNPREDICTABLE>
    acd0:	cdpcs	12, 0, cr7, cr0, cr14, {4}
    acd4:	mvnhi	pc, #0
    acd8:			; <UNDEFINED> instruction: 0xf04f4bde
    acdc:			; <UNDEFINED> instruction: 0xf04f0e02
    ace0:	ldrmi	r0, [r2], r1, lsl #24
    ace4:			; <UNDEFINED> instruction: 0xf7ff447b
    ace8:			; <UNDEFINED> instruction: 0x4604bb74
    acec:	stmdals	r2, {r2, r5, r7, sl, sp, lr, pc}
    acf0:	cdpeq	0, 0, cr15, cr2, cr15, {2}
    acf4:			; <UNDEFINED> instruction: 0xf04fe53d
    acf8:			; <UNDEFINED> instruction: 0xf04f0801
    acfc:	strbt	r0, [ip], -r2, lsl #24
    ad00:			; <UNDEFINED> instruction: 0xf04f7866
    ad04:			; <UNDEFINED> instruction: 0xf7ff0a01
    ad08:			; <UNDEFINED> instruction: 0xf1bbbbba
    ad0c:	andle	r0, r4, r0, lsl #30
    ad10:	bls	ddc5c <full_module_path@@Base+0x646f4>
    ad14:			; <UNDEFINED> instruction: 0xf8c3447b
    ad18:			; <UNDEFINED> instruction: 0xf1ba2080
    ad1c:			; <UNDEFINED> instruction: 0xf43f0f00
    ad20:	blmi	ff3b61e4 <full_module_path@@Base+0xff33cc7c>
    ad24:	andcs	r2, r0, r1, lsl #4
    ad28:			; <UNDEFINED> instruction: 0xf8c3447b
    ad2c:			; <UNDEFINED> instruction: 0xf7ff2080
    ad30:			; <UNDEFINED> instruction: 0xf8ddbac7
    ad34:	strtmi	sl, [fp], -r8
    ad38:	blmi	ff283e68 <full_module_path@@Base+0xff20a900>
    ad3c:	ldrbtmi	r4, [fp], #-1780	; 0xfffff90c
    ad40:	bllt	ff488d44 <full_module_path@@Base+0xff40f7dc>
    ad44:	stmdacs	r0, {r4, r6, sl, fp, ip, sp, lr}
    ad48:	cfstrsge	mvf15, [r9, #-508]	; 0xfffffe04
    ad4c:			; <UNDEFINED> instruction: 0xf04f4bc5
    ad50:			; <UNDEFINED> instruction: 0xf04f0801
    ad54:	ldrbtmi	r0, [fp], #-3075	; 0xfffff3fd
    ad58:	bcs	44174 <fchmod@plt+0x3d5b8>
    ad5c:	ldrbhi	pc, [ip], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    ad60:	stmdacc	lr!, {r3, r4, fp, ip, sp, lr}
    ad64:	strbhi	pc, [sp], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    ad68:	stmdacs	r0, {r3, r4, r6, fp, ip, sp, lr}
    ad6c:	msrhi	CPSR_fs, r0
    ad70:			; <UNDEFINED> instruction: 0xf1031b80
    ad74:			; <UNDEFINED> instruction: 0xf1010502
    ad78:			; <UNDEFINED> instruction: 0xf0400412
    ad7c:	ldmvc	fp, {r0, r1, r3, r7, sl, pc}
    ad80:			; <UNDEFINED> instruction: 0xf0402b00
    ad84:			; <UNDEFINED> instruction: 0xf1bc80fe
    ad88:			; <UNDEFINED> instruction: 0xf0000f02
    ad8c:			; <UNDEFINED> instruction: 0xf1bc8450
    ad90:			; <UNDEFINED> instruction: 0xf0000f03
    ad94:			; <UNDEFINED> instruction: 0xf1bc8380
    ad98:			; <UNDEFINED> instruction: 0xf0000f01
    ad9c:	stcvc	3, cr8, [lr], {253}	; 0xfd
    ada0:			; <UNDEFINED> instruction: 0xf0002e00
    ada4:	blmi	fec2bbac <full_module_path@@Base+0xfebb2644>
    ada8:	cdpeq	0, 0, cr15, cr2, cr15, {2}
    adac:	stceq	0, cr15, [r1], {79}	; 0x4f
    adb0:	ldrbtmi	r4, [fp], #-1682	; 0xfffff96e
    adb4:	bllt	388db8 <full_module_path@@Base+0x30f850>
    adb8:	mcrcs	8, 0, r7, cr0, cr14, {1}
    adbc:	cfstrsge	mvf15, [r3], {63}	; 0x3f
    adc0:	bleq	86f04 <full_module_path@@Base+0xd99c>
    adc4:	ldrtmi	r4, [ip], -fp, lsr #12
    adc8:			; <UNDEFINED> instruction: 0x46da465a
    adcc:	cdpeq	0, 0, cr15, cr3, cr15, {2}
    add0:	andlt	pc, ip, sp, asr #17
    add4:	bllt	48dd8 <_IO_stdin_used@@Base+0x3560>
    add8:			; <UNDEFINED> instruction: 0xf1bb4690
    addc:	andle	r0, r4, r0, lsl #30
    ade0:	bls	ddc70 <full_module_path@@Base+0x64708>
    ade4:			; <UNDEFINED> instruction: 0xf8c3447b
    ade8:			; <UNDEFINED> instruction: 0xf1b82080
    adec:			; <UNDEFINED> instruction: 0xf47f0f00
    adf0:			; <UNDEFINED> instruction: 0xf7ffacc7
    adf4:	strtmi	fp, [fp], -r1, lsr #22
    adf8:	bllt	ffcc8dfc <full_module_path@@Base+0xffc4f894>
    adfc:	stmibhi	fp, {r0, r2, r3, r4, r9, sl, lr}
    ae00:	stceq	0, cr15, [r3], {79}	; 0x4f
    ae04:	vst1.8	{d2-d5}, [r3], r1
    ae08:			; <UNDEFINED> instruction: 0xf5b34370
    ae0c:			; <UNDEFINED> instruction: 0xf0004f80
    ae10:	stmdavc	r8!, {r4, r6, r7, r8, pc}
    ae14:	ldreq	pc, [r0], -r1, lsl #2
    ae18:			; <UNDEFINED> instruction: 0xf7ff462b
    ae1c:			; <UNDEFINED> instruction: 0x4630bb70
    ae20:	svceq	0x0000f1bb
    ae24:	bge	1347f28 <full_module_path@@Base+0x12ce9c0>
    ae28:	bls	ddc74 <full_module_path@@Base+0x6470c>
    ae2c:			; <UNDEFINED> instruction: 0xf8c3447b
    ae30:			; <UNDEFINED> instruction: 0xf7ff2080
    ae34:			; <UNDEFINED> instruction: 0xf1bbba45
    ae38:			; <UNDEFINED> instruction: 0xf43f0f00
    ae3c:	blmi	fe3760c8 <full_module_path@@Base+0xfe2fcb60>
    ae40:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    ae44:	addcs	pc, r0, r3, asr #17
    ae48:			; <UNDEFINED> instruction: 0xf1bce49a
    ae4c:			; <UNDEFINED> instruction: 0xf0000f02
    ae50:			; <UNDEFINED> instruction: 0xf1bc8290
    ae54:			; <UNDEFINED> instruction: 0xf0000f03
    ae58:			; <UNDEFINED> instruction: 0xf1bc82a3
    ae5c:			; <UNDEFINED> instruction: 0xf0000f01
    ae60:	sfmvc	f0, 1, [lr], {98}	; 0x62
    ae64:			; <UNDEFINED> instruction: 0xf43f2e00
    ae68:	bls	b63e8 <full_module_path@@Base+0x3ce80>
    ae6c:	cdpeq	0, 0, cr15, cr2, cr15, {2}
    ae70:			; <UNDEFINED> instruction: 0xf04f4b81
    ae74:	ldrbtmi	r0, [fp], #-3073	; 0xfffff3ff
    ae78:			; <UNDEFINED> instruction: 0xf7ff4692
    ae7c:	blmi	1ff992c <full_module_path@@Base+0x1f803c4>
    ae80:	ldrmi	r2, [r0], -r1, lsl #4
    ae84:			; <UNDEFINED> instruction: 0xf8c3447b
    ae88:			; <UNDEFINED> instruction: 0xf7ff2080
    ae8c:			; <UNDEFINED> instruction: 0xf1baba19
    ae90:	tstle	r2, r0, lsl #30
    ae94:			; <UNDEFINED> instruction: 0xf7ff46f4
    ae98:	strtmi	fp, [r7], -r3, lsr #23
    ae9c:			; <UNDEFINED> instruction: 0xf04f461d
    aea0:	andcs	r0, r0, #512	; 0x200
    aea4:	bllt	ff608ea8 <full_module_path@@Base+0xff58f940>
    aea8:	stmdacs	r0, {r3, r6, sl, fp, ip, sp, lr}
    aeac:	cfldrsge	mvf15, [sp, #508]	; 0x1fc
    aeb0:	andcs	r4, r1, r3, ror ip
    aeb4:	cdpeq	0, 0, cr15, cr3, cr15, {2}
    aeb8:	ldrb	r4, [sl], #-1148	; 0xfffffb84
    aebc:	strbtmi	r4, [r2], r2, ror #12
    aec0:			; <UNDEFINED> instruction: 0xf8cd46e3
    aec4:	stmdavc	r6!, {r2, r3, lr, pc}
    aec8:			; <UNDEFINED> instruction: 0xf04f4648
    aecc:			; <UNDEFINED> instruction: 0xf04f0c02
    aed0:			; <UNDEFINED> instruction: 0xf7ff0e03
    aed4:	stmibhi	fp, {r0, r7, r9, fp, ip, sp, pc}
    aed8:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    aedc:	svcmi	0x0080f5b3
    aee0:	blge	b07fe4 <full_module_path@@Base+0xa8ea7c>
    aee4:	subsmi	r9, r8, #1024	; 0x400
    aee8:	svceq	0x0000f1bb
    aeec:	stmibge	r8!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    aef0:	bls	ddc88 <full_module_path@@Base+0x64720>
    aef4:			; <UNDEFINED> instruction: 0xf8c3447b
    aef8:			; <UNDEFINED> instruction: 0xf7ff2080
    aefc:	ldrbmi	fp, [r2], -r1, ror #19
    af00:	ldrmi	r4, [sp], -r7, lsr #12
    af04:	stceq	0, cr15, [r3], {79}	; 0x4f
    af08:			; <UNDEFINED> instruction: 0xf47f2a00
    af0c:	str	sl, [r7], -r4, lsr #23
    af10:	ldrbtmi	r9, [r4], r2, lsl #20
    af14:	bllt	1748f18 <full_module_path@@Base+0x16cf9b0>
    af18:			; <UNDEFINED> instruction: 0x46d44d5b
    af1c:	ldrbtmi	r4, [sp], #-1575	; 0xfffff9d9
    af20:	bllt	fe788f24 <full_module_path@@Base+0xfe70f9bc>
    af24:			; <UNDEFINED> instruction: 0x200cf8b8
    af28:	tsteq	r0, #8, 2	; <UNPREDICTABLE>
    af2c:	rsbsmi	pc, r0, #33554432	; 0x2000000
    af30:	svcmi	0x0080f5b2
    af34:	stcvc	15, cr11, [lr], {2}
    af38:			; <UNDEFINED> instruction: 0xf04f46e2
    af3c:			; <UNDEFINED> instruction: 0xf43f0e02
    af40:	ldmvc	r6!, {r4, r5, sl, fp, sp, pc}
    af44:			; <UNDEFINED> instruction: 0xf0002e00
    af48:			; <UNDEFINED> instruction: 0xf04f81be
    af4c:	andcs	r0, r1, #512	; 0x200
    af50:	ldrmi	r4, [r2], r6, ror #13
    af54:	blt	f88f58 <full_module_path@@Base+0xf0f9f0>
    af58:	mcrcs	8, 0, r7, cr0, cr6, {5}
    af5c:	teqhi	pc, r0	; <UNPREDICTABLE>
    af60:	strbtmi	r2, [r6], r1, lsl #4
    af64:			; <UNDEFINED> instruction: 0xf04f462b
    af68:	ldrmi	r0, [r2], r3, lsl #24
    af6c:	blt	c88f70 <full_module_path@@Base+0xc0fa08>
    af70:	strbtmi	r7, [r6], lr, asr #24
    af74:	ldrdge	pc, [r8], -sp
    af78:	bcs	1c82c <fchmod@plt+0x15c70>
    af7c:	blge	febc8080 <full_module_path@@Base+0xfeb4eb18>
    af80:	cfstrsvc	mvf14, [lr], {37}	; 0x25
    af84:	ldrmi	r4, [r2], fp, lsr #12
    af88:	cdpeq	0, 0, cr15, cr2, cr15, {2}
    af8c:	blt	888f90 <full_module_path@@Base+0x80fa28>
    af90:			; <UNDEFINED> instruction: 0x200cf8b8
    af94:	tsteq	r0, #8, 2	; <UNPREDICTABLE>
    af98:			; <UNDEFINED> instruction: 0xf4027c4e
    af9c:			; <UNDEFINED> instruction: 0xf5b24270
    afa0:			; <UNDEFINED> instruction: 0xf43f4f80
    afa4:	vmlacs.f64	d10, d0, d14
    afa8:	teqhi	r7, r0	; <UNPREDICTABLE>
    afac:	ldrdge	pc, [r8], -sp
    afb0:	cdpeq	0, 0, cr15, cr2, cr15, {2}
    afb4:	ldmiblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    afb8:	strtmi	r7, [r7], -lr, asr #24
    afbc:	ldrdge	pc, [r8], -sp
    afc0:	cdpeq	0, 0, cr15, cr2, cr15, {2}
    afc4:	blt	1708fc8 <full_module_path@@Base+0x168fa60>
    afc8:	svceq	0x0002f1bc
    afcc:	ldreq	pc, [r1], #-257	; 0xfffffeff
    afd0:	sbchi	pc, r4, r0
    afd4:	svceq	0x0003f1bc
    afd8:	eorhi	pc, r0, #0
    afdc:	svceq	0x0001f1bc
    afe0:	cdpeq	0, 0, cr15, cr2, cr15, {2}
    afe4:	mrcge	4, 1, APSR_nzcv, cr0, cr15, {1}
    afe8:			; <UNDEFINED> instruction: 0xf7ff4692
    afec:	svclt	0x0000b9c2
    aff0:	andeq	ip, r5, r2, lsr #13
    aff4:	andeq	r0, r0, ip, lsr #8
    aff8:	andeq	r5, r4, sl, rrx
    affc:	andeq	lr, r5, sl, lsr #29
    b000:	andeq	r5, r4, r0, rrx
    b004:	andeq	r5, r4, r8, asr r0
    b008:	andeq	r5, r4, ip, asr #32
    b00c:	andeq	r5, r4, r6, asr #32
    b010:	andeq	lr, r5, r2, ror #27
    b014:	andeq	lr, r5, r2, lsr #27
    b018:			; <UNDEFINED> instruction: 0x00044eb4
    b01c:	andeq	r5, r4, r0, lsr #27
    b020:	andeq	r4, r4, r2, ror sp
    b024:	andeq	lr, r5, ip, lsr #23
    b028:	andeq	r4, r4, sl, lsl #25
    b02c:	strdeq	r4, [r4], -ip
    b030:	andeq	lr, r5, r4, lsl #17
    b034:	andeq	r4, r4, r0, ror #18
    b038:	muleq	r5, r8, r7
    b03c:	andeq	r4, r4, ip, ror r8
    b040:	andeq	lr, r5, r6, lsr #13
    b044:	andeq	r4, r4, r4, lsr r8
    b048:	andeq	lr, r5, r4, lsr r6
    b04c:	andeq	lr, r5, r8, ror #11
    b050:	andeq	r5, r4, lr, asr #13
    b054:	andeq	r4, r4, r4, lsr #13
    b058:	andeq	lr, r5, r0, asr #9
    b05c:	andeq	lr, r5, ip, lsr #9
    b060:	andeq	r4, r4, sl, asr #12
    b064:	andeq	r5, r4, lr, lsl #11
    b068:	ldrdeq	r4, [r4], -r6
    b06c:	strdeq	lr, [r5], -r0
    b070:	andeq	lr, r5, r8, lsr #7
    b074:	muleq	r5, r2, r3
    b078:	andeq	r4, r4, r2, lsl r5
    b07c:	andeq	lr, r5, r0, asr r3
    b080:	andeq	r5, r4, ip, lsr #8
    b084:	andeq	lr, r5, r0, ror #5
    b088:	andeq	r4, r4, sl, ror #8
    b08c:	svceq	0x0000f1ba
    b090:	msrhi	CPSR_s, #64	; 0x40
    b094:	ldrdeq	pc, [lr], -r6	; <UNPREDICTABLE>
    b098:	tsthi	r5, #64	; 0x40	; <UNPREDICTABLE>
    b09c:	movwcc	r7, #6246	; 0x1866
    b0a0:	ldrbmi	r3, [r2], -r1, lsl #8
    b0a4:	stceq	0, cr15, [r2], {79}	; 0x4f
    b0a8:	ldmiblt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b0ac:	svceq	0x0001f1ba
    b0b0:	sbcshi	pc, r3, #64	; 0x40
    b0b4:	svceq	0x0000f1bb
    b0b8:			; <UNDEFINED> instruction: 0xf8dfd005
    b0bc:	bls	d8a04 <full_module_path@@Base+0x5f49c>
    b0c0:			; <UNDEFINED> instruction: 0xf8c3447b
    b0c4:	rsbsmi	r2, r0, #128	; 0x80
    b0c8:	ldmlt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b0cc:			; <UNDEFINED> instruction: 0xf43f2e00
    b0d0:	blne	fe035e50 <full_module_path@@Base+0xfdfbc8e8>
    b0d4:	streq	pc, [r2, #-259]	; 0xfffffefd
    b0d8:	sbchi	pc, sl, #64	; 0x40
    b0dc:	stmiavc	r6!, {r0, r1, r3, r4, r7, fp, ip, sp, lr}
    b0e0:			; <UNDEFINED> instruction: 0xf0402b00
    b0e4:			; <UNDEFINED> instruction: 0xf1bc81a2
    b0e8:			; <UNDEFINED> instruction: 0xf0000f02
    b0ec:			; <UNDEFINED> instruction: 0xf1bc8219
    b0f0:			; <UNDEFINED> instruction: 0xf0000f03
    b0f4:			; <UNDEFINED> instruction: 0xf1bc820d
    b0f8:			; <UNDEFINED> instruction: 0xf0000f01
    b0fc:	mcrcs	2, 0, r8, cr0, cr4, {1}
    b100:	adchi	pc, r2, #0
    b104:			; <UNDEFINED> instruction: 0x4608f8df
    b108:	stceq	0, cr15, [r1], {79}	; 0x4f
    b10c:			; <UNDEFINED> instruction: 0x3604f8df
    b110:	cdpeq	0, 0, cr15, cr3, cr15, {2}
    b114:			; <UNDEFINED> instruction: 0x4692447c
    b118:	strcc	r4, [r2], #-1147	; 0xfffffb85
    b11c:	ldmdblt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b120:	svceq	0x0000f1bb
    b124:	stmiage	ip, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    b128:	strbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    b12c:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    b130:	addcs	pc, r0, r3, asr #17
    b134:	stmialt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b138:	strbpl	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    b13c:	andcs	r4, r0, #40894464	; 0x2700000
    b140:	stceq	0, cr15, [r3], {79}	; 0x4f
    b144:			; <UNDEFINED> instruction: 0xf7ff447d
    b148:	mcrrvc	10, 8, fp, lr, cr6
    b14c:			; <UNDEFINED> instruction: 0x46274692
    b150:	cdpeq	0, 0, cr15, cr2, cr15, {2}
    b154:	ldmiblt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b158:	tstlt	r6, lr, asr #24
    b15c:			; <UNDEFINED> instruction: 0xf7ff46e6
    b160:			; <UNDEFINED> instruction: 0xf8dfbac4
    b164:			; <UNDEFINED> instruction: 0xf04f35bc
    b168:	ldrbtmi	r0, [fp], #-3075	; 0xfffff3fd
    b16c:	blt	e49170 <full_module_path@@Base+0xdcfc08>
    b170:	strtmi	r7, [r7], -lr, lsl #25
    b174:	beq	872b8 <full_module_path@@Base+0xdd50>
    b178:	cdpeq	0, 0, cr15, cr2, cr15, {2}
    b17c:	ldmdblt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    b180:	svceq	0x0000f1bb
    b184:	ldmge	ip, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    b188:	ldrcc	pc, [r8, #2271]	; 0x8df
    b18c:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    b190:	addcs	pc, r0, r3, asr #17
    b194:	ldmlt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b198:			; <UNDEFINED> instruction: 0xf1bb4690
    b19c:			; <UNDEFINED> instruction: 0xf43f0f00
    b1a0:			; <UNDEFINED> instruction: 0xf8dfaaeb
    b1a4:	bls	d87bc <full_module_path@@Base+0x5f254>
    b1a8:			; <UNDEFINED> instruction: 0xf8c3447b
    b1ac:			; <UNDEFINED> instruction: 0xf7ff2080
    b1b0:	strtmi	fp, [fp], -r3, ror #21
    b1b4:	stmiblt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b1b8:	ldrmi	r9, [sp], -r2, lsl #20
    b1bc:			; <UNDEFINED> instruction: 0xf04f4627
    b1c0:			; <UNDEFINED> instruction: 0xf7ff0c02
    b1c4:			; <UNDEFINED> instruction: 0xf8dfba4c
    b1c8:	strtmi	r5, [r7], -r4, ror #10
    b1cc:	stceq	0, cr15, [r1], {79}	; 0x4f
    b1d0:			; <UNDEFINED> instruction: 0xf7ff447d
    b1d4:	ldmdavc	lr, {r1, r2, r6, r9, fp, ip, sp, pc}
    b1d8:			; <UNDEFINED> instruction: 0xf7ff46f4
    b1dc:			; <UNDEFINED> instruction: 0x4627b936
    b1e0:			; <UNDEFINED> instruction: 0xf04f2201
    b1e4:			; <UNDEFINED> instruction: 0xf7ff0c03
    b1e8:			; <UNDEFINED> instruction: 0xf1bbba36
    b1ec:			; <UNDEFINED> instruction: 0xf43f0f00
    b1f0:			; <UNDEFINED> instruction: 0xf8dfa867
    b1f4:	bls	d86ec <full_module_path@@Base+0x5f184>
    b1f8:			; <UNDEFINED> instruction: 0xf8c3447b
    b1fc:			; <UNDEFINED> instruction: 0xf7ff2080
    b200:			; <UNDEFINED> instruction: 0xf1bbb85f
    b204:			; <UNDEFINED> instruction: 0xf43f0f00
    b208:			; <UNDEFINED> instruction: 0xf8dfaabb
    b20c:	bls	d86b4 <full_module_path@@Base+0x5f14c>
    b210:			; <UNDEFINED> instruction: 0xf8c3447b
    b214:			; <UNDEFINED> instruction: 0xf7ff2080
    b218:	bls	b9cec <full_module_path@@Base+0x40784>
    b21c:	ldrmi	r4, [sp], -r7, lsr #12
    b220:	stceq	0, cr15, [r2], {79}	; 0x4f
    b224:			; <UNDEFINED> instruction: 0xf47f2a00
    b228:	ldrbt	sl, [r9], #-2582	; 0xfffff5ea
    b22c:	vst2.32	{d8,d10}, [r2], sl
    b230:			; <UNDEFINED> instruction: 0xf5b24270
    b234:			; <UNDEFINED> instruction: 0xf0004f80
    b238:			; <UNDEFINED> instruction: 0xf1bb813a
    b23c:			; <UNDEFINED> instruction: 0xf43f0f00
    b240:			; <UNDEFINED> instruction: 0xf8dfa8fb
    b244:	bls	d861c <full_module_path@@Base+0x5f0b4>
    b248:			; <UNDEFINED> instruction: 0xf8c3447b
    b24c:			; <UNDEFINED> instruction: 0xf7ff2080
    b250:	ldmdavc	lr!, {r0, r1, r4, r5, r6, r7, fp, ip, sp, pc}
    b254:			; <UNDEFINED> instruction: 0xf43f2e00
    b258:			; <UNDEFINED> instruction: 0xf04fa8f3
    b25c:			; <UNDEFINED> instruction: 0xf04f0b01
    b260:	ldrbmi	r0, [sl], -r3, lsl #24
    b264:			; <UNDEFINED> instruction: 0x462b463c
    b268:	ldrmi	r4, [r2], r6, ror #13
    b26c:	andlt	pc, ip, sp, asr #17
    b270:	stmialt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    b274:	svceq	0x0000f1bb
    b278:	stmdage	r2!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    b27c:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    b280:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    b284:	addcs	pc, r0, r3, asr #17
    b288:	ldmdalt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b28c:	ldrmi	r1, [r2], r7, ror #24
    b290:			; <UNDEFINED> instruction: 0xf7ff46e6
    b294:			; <UNDEFINED> instruction: 0xf1bbb8f4
    b298:			; <UNDEFINED> instruction: 0xf43f0f00
    b29c:			; <UNDEFINED> instruction: 0xf8dfa811
    b2a0:	bls	d8528 <full_module_path@@Base+0x5efc0>
    b2a4:			; <UNDEFINED> instruction: 0xf8c3447b
    b2a8:			; <UNDEFINED> instruction: 0xf7ff2080
    b2ac:			; <UNDEFINED> instruction: 0xf1bbb809
    b2b0:			; <UNDEFINED> instruction: 0xf43f0f00
    b2b4:			; <UNDEFINED> instruction: 0xf8dfa8c1
    b2b8:	bls	d84f0 <full_module_path@@Base+0x5ef88>
    b2bc:			; <UNDEFINED> instruction: 0xf8c3447b
    b2c0:			; <UNDEFINED> instruction: 0xf7ff2080
    b2c4:			; <UNDEFINED> instruction: 0x4627b8b9
    b2c8:	andcs	r4, r1, #30408704	; 0x1d00000
    b2cc:	stceq	0, cr15, [r2], {79}	; 0x4f
    b2d0:	stmiblt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b2d4:	svceq	0x0000f1bb
    b2d8:	bge	14c83dc <full_module_path@@Base+0x144ee74>
    b2dc:	strbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    b2e0:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    b2e4:	addcs	pc, r0, r3, asr #17
    b2e8:	blt	12c92ec <full_module_path@@Base+0x124fd84>
    b2ec:	svceq	0x0000f1bb
    b2f0:	svcge	0x00e6f43e
    b2f4:	ldrbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    b2f8:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    b2fc:	addcs	pc, r0, r3, asr #17
    b300:	svclt	0x00def7fe
    b304:			; <UNDEFINED> instruction: 0xf1bb4690
    b308:			; <UNDEFINED> instruction: 0xf43f0f00
    b30c:			; <UNDEFINED> instruction: 0xf8dfad6e
    b310:	bls	d8418 <full_module_path@@Base+0x5eeb0>
    b314:			; <UNDEFINED> instruction: 0xf8c3447b
    b318:			; <UNDEFINED> instruction: 0xf1b82080
    b31c:			; <UNDEFINED> instruction: 0xf47f0f00
    b320:			; <UNDEFINED> instruction: 0xf7ffaa2f
    b324:			; <UNDEFINED> instruction: 0xf8b8b889
    b328:			; <UNDEFINED> instruction: 0xf108200c
    b32c:	stcvc	3, cr0, [lr], {16}
    b330:	rsbsmi	pc, r0, #33554432	; 0x2000000
    b334:	svcmi	0x0080f5b2
    b338:	bge	c0843c <full_module_path@@Base+0xb8eed4>
    b33c:			; <UNDEFINED> instruction: 0xf43f2e00
    b340:	andcs	sl, r1, #108, 30	; 0x1b0
    b344:	stceq	0, cr15, [r2], {79}	; 0x4f
    b348:	addsmi	r9, r0, #131072	; 0x20000
    b34c:	strmi	sp, [r2], r5, lsl #2
    b350:			; <UNDEFINED> instruction: 0xf04f4602
    b354:			; <UNDEFINED> instruction: 0xf7ff0e02
    b358:			; <UNDEFINED> instruction: 0x4690b83c
    b35c:	svceq	0x0000f1bb
    b360:	bge	2c8464 <full_module_path@@Base+0x24eefc>
    b364:	bls	de358 <full_module_path@@Base+0x64df0>
    b368:			; <UNDEFINED> instruction: 0xf8c3447b
    b36c:			; <UNDEFINED> instruction: 0xf7ff2080
    b370:	blls	b9b84 <full_module_path@@Base+0x4061c>
    b374:	blcs	2a5b4 <fchmod@plt+0x239f8>
    b378:	adcshi	pc, r4, r0
    b37c:			; <UNDEFINED> instruction: 0xf0002e00
    b380:			; <UNDEFINED> instruction: 0x462b80b9
    b384:	stceq	0, cr15, [r3], {79}	; 0x4f
    b388:			; <UNDEFINED> instruction: 0xf1bbe7de
    b38c:			; <UNDEFINED> instruction: 0xf43e0f00
    b390:	blmi	ffc771f4 <full_module_path@@Base+0xffbfdc8c>
    b394:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    b398:	addcs	pc, r0, r3, asr #17
    b39c:	svclt	0x0090f7fe
    b3a0:	strtmi	r7, [r7], -lr, lsl #25
    b3a4:	ldrdge	pc, [r8], -sp
    b3a8:	cdpeq	0, 0, cr15, cr2, cr15, {2}
    b3ac:	stmdalt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b3b0:			; <UNDEFINED> instruction: 0x200cf8b8
    b3b4:	tsteq	r0, #8, 2	; <UNPREDICTABLE>
    b3b8:	rsbsmi	pc, r0, #33554432	; 0x2000000
    b3bc:	svcmi	0x0080f5b2
    b3c0:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
    b3c4:	blcs	2a5f8 <fchmod@plt+0x23a3c>
    b3c8:	blge	feac84cc <full_module_path@@Base+0xfea4ef64>
    b3cc:	svceq	0x0000f1bb
    b3d0:	ldmibge	r6, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    b3d4:	bls	de360 <full_module_path@@Base+0x64df8>
    b3d8:			; <UNDEFINED> instruction: 0xf8c3447b
    b3dc:			; <UNDEFINED> instruction: 0xf7ff2080
    b3e0:			; <UNDEFINED> instruction: 0x7c8eb9cf
    b3e4:	suble	r2, r9, r0, lsl #28
    b3e8:			; <UNDEFINED> instruction: 0xf04f4bdd
    b3ec:			; <UNDEFINED> instruction: 0xf04f0e02
    b3f0:	ldrmi	r0, [r2], r3, lsl #24
    b3f4:			; <UNDEFINED> instruction: 0xf7fe447b
    b3f8:			; <UNDEFINED> instruction: 0xf1bbbfec
    b3fc:			; <UNDEFINED> instruction: 0xf43e0f00
    b400:	blmi	ff637184 <full_module_path@@Base+0xff5bdc1c>
    b404:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    b408:	addcs	pc, r0, r3, asr #17
    b40c:	svclt	0x0058f7fe
    b410:	ldrdge	pc, [r8], -sp
    b414:	cdpeq	0, 0, cr15, cr2, cr15, {2}
    b418:	bllt	febc941c <full_module_path@@Base+0xfeb4feb4>
    b41c:			; <UNDEFINED> instruction: 0x46921c5d
    b420:			; <UNDEFINED> instruction: 0xf04f4627
    b424:			; <UNDEFINED> instruction: 0xf7ff0e02
    b428:	strcc	fp, [r2], #-2090	; 0xfffff7d6
    b42c:	ldrmi	r4, [r2], fp, lsr #12
    b430:	cdpeq	0, 0, cr15, cr3, cr15, {2}
    b434:	svclt	0x00cdf7fe
    b438:	svceq	0x0000f1bb
    b43c:	stmibge	r0!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    b440:	bls	de36c <full_module_path@@Base+0x64e04>
    b444:			; <UNDEFINED> instruction: 0xf8c3447b
    b448:			; <UNDEFINED> instruction: 0xf7ff2080
    b44c:			; <UNDEFINED> instruction: 0xf1bbb999
    b450:			; <UNDEFINED> instruction: 0xf43e0f00
    b454:	blmi	ff177130 <full_module_path@@Base+0xff0fdbc8>
    b458:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    b45c:	addcs	pc, r0, r3, asr #17
    b460:	svclt	0x002ef7fe
    b464:	svceq	0x0000f1bb
    b468:	blmi	ff07f480 <full_module_path@@Base+0xff005f18>
    b46c:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    b470:	addcs	pc, r0, r3, asr #17
    b474:	ldrdhi	pc, [r8], -sp
    b478:	ldmdblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b47c:	strcc	lr, [sl, #-2525]	; 0xfffff623
    b480:	stceq	0, cr15, [r3], {79}	; 0x4f
    b484:	ldmlt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b488:	andcs	r4, r1, #190464	; 0x2e800
    b48c:			; <UNDEFINED> instruction: 0xf8c3447b
    b490:			; <UNDEFINED> instruction: 0xf7fe2080
    b494:	stcvc	15, cr11, [lr], {21}
    b498:			; <UNDEFINED> instruction: 0xf04f4627
    b49c:			; <UNDEFINED> instruction: 0xf04f0a00
    b4a0:			; <UNDEFINED> instruction: 0xf7fe0e02
    b4a4:			; <UNDEFINED> instruction: 0xf04fbfec
    b4a8:			; <UNDEFINED> instruction: 0xf7ff0c01
    b4ac:	ldrtmi	fp, [r2], -ip, lsr #17
    b4b0:	stceq	0, cr15, [r2], {79}	; 0x4f
    b4b4:	stmdalt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b4b8:	svceq	0x0000f1bb
    b4bc:	svcge	0x0000f43e
    b4c0:	bls	de37c <full_module_path@@Base+0x64e14>
    b4c4:			; <UNDEFINED> instruction: 0xf8c3447b
    b4c8:			; <UNDEFINED> instruction: 0xf7fe2080
    b4cc:			; <UNDEFINED> instruction: 0xf1bbbef9
    b4d0:			; <UNDEFINED> instruction: 0xf43e0f00
    b4d4:	blmi	fea773a0 <full_module_path@@Base+0xfe9fde38>
    b4d8:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    b4dc:	addcs	pc, r0, r3, asr #17
    b4e0:	svclt	0x00aaf7fe
    b4e4:	blmi	fe9b9ae4 <full_module_path@@Base+0xfe94057c>
    b4e8:	cdpeq	0, 0, cr15, cr3, cr15, {2}
    b4ec:	ldrbtmi	r4, [fp], #-1780	; 0xfffff90c
    b4f0:	ldmdalt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b4f4:			; <UNDEFINED> instruction: 0x4627461a
    b4f8:	stceq	0, cr15, [r3], {79}	; 0x4f
    b4fc:			; <UNDEFINED> instruction: 0xf47f2a00
    b500:			; <UNDEFINED> instruction: 0xf7ffa8aa
    b504:	blmi	fe7fa140 <full_module_path@@Base+0xfe780bd8>
    b508:	stceq	0, cr15, [r3], {79}	; 0x4f
    b50c:			; <UNDEFINED> instruction: 0xe71b447b
    b510:	usatmi	r4, #6, sp, lsl #23
    b514:	beq	87658 <full_module_path@@Base+0xe0f0>
    b518:	cfldrsne	mvf4, [pc], {123}	; 0x7b
    b51c:	svclt	0x00aff7fe
    b520:			; <UNDEFINED> instruction: 0xf0002e00
    b524:	ldmmi	r9, {r1, r3, r5, r6, r7, pc}
    b528:	cdpeq	0, 0, cr15, cr3, cr15, {2}
    b52c:	ldrbtmi	r4, [r4], fp, lsr #12
    b530:			; <UNDEFINED> instruction: 0x46924478
    b534:			; <UNDEFINED> instruction: 0xf7fe1c84
    b538:			; <UNDEFINED> instruction: 0xf1bbbf4c
    b53c:			; <UNDEFINED> instruction: 0xf43e0f00
    b540:	blmi	fe4f7044 <full_module_path@@Base+0xfe47dadc>
    b544:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    b548:	addcs	pc, r0, r3, asr #17
    b54c:	mrclt	7, 5, APSR_nzcv, cr8, cr14, {7}
    b550:	svceq	0x0000f1bb
    b554:	mrcge	4, 5, APSR_nzcv, cr4, cr14, {1}
    b558:	bls	de398 <full_module_path@@Base+0x64e30>
    b55c:			; <UNDEFINED> instruction: 0xf8c3447b
    b560:			; <UNDEFINED> instruction: 0xf7fe2080
    b564:			; <UNDEFINED> instruction: 0xf8b8bead
    b568:			; <UNDEFINED> instruction: 0xf108200c
    b56c:	stcmi	3, cr0, [sl], {16}
    b570:	cdpeq	0, 0, cr15, cr3, cr15, {2}
    b574:	rsbsmi	pc, r0, #33554432	; 0x2000000
    b578:	svcmi	0x0080f5b2
    b57c:			; <UNDEFINED> instruction: 0xf104447c
    b580:			; <UNDEFINED> instruction: 0xf0000402
    b584:	mcrcs	0, 0, r8, cr0, cr2, {4}
    b588:	bge	f8868c <full_module_path@@Base+0xf0f124>
    b58c:			; <UNDEFINED> instruction: 0xf04f4662
    b590:	ldrmi	r0, [r2], r2, lsl #24
    b594:	svclt	0x001df7fe
    b598:			; <UNDEFINED> instruction: 0x200cf8b8
    b59c:	tsteq	r0, #8, 2	; <UNPREDICTABLE>
    b5a0:	rsbsmi	pc, r0, #33554432	; 0x2000000
    b5a4:	svcmi	0x0080f5b2
    b5a8:	stcvc	0, cr13, [fp], {14}
    b5ac:			; <UNDEFINED> instruction: 0xf43f2b00
    b5b0:			; <UNDEFINED> instruction: 0xf1bbaab7
    b5b4:			; <UNDEFINED> instruction: 0xf43f0f00
    b5b8:	blmi	1e3594c <full_module_path@@Base+0x1dbc3e4>
    b5bc:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    b5c0:	addcs	pc, r0, r3, asr #17
    b5c4:	ldmlt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b5c8:			; <UNDEFINED> instruction: 0xf04f7c8e
    b5cc:			; <UNDEFINED> instruction: 0xf04f0a00
    b5d0:			; <UNDEFINED> instruction: 0xf7ff0e02
    b5d4:			; <UNDEFINED> instruction: 0xf1bbb8e6
    b5d8:			; <UNDEFINED> instruction: 0xf43e0f00
    b5dc:	blmi	1c36fa8 <full_module_path@@Base+0x1bbda40>
    b5e0:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    b5e4:	addcs	pc, r0, r3, asr #17
    b5e8:	mcrlt	7, 3, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    b5ec:	svceq	0x0000f1bb
    b5f0:	svcge	0x0022f43e
    b5f4:	bls	de3a8 <full_module_path@@Base+0x64e40>
    b5f8:			; <UNDEFINED> instruction: 0xf8c3447b
    b5fc:			; <UNDEFINED> instruction: 0xf7fe2080
    b600:			; <UNDEFINED> instruction: 0xf1bbbf1b
    b604:			; <UNDEFINED> instruction: 0xf43e0f00
    b608:	blmi	19f6f7c <full_module_path@@Base+0x197da14>
    b60c:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    b610:	addcs	pc, r0, r3, asr #17
    b614:	mrclt	7, 2, APSR_nzcv, cr4, cr14, {7}
    b618:	svceq	0x0000f1bb
    b61c:	ldmge	r0!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    b620:	bls	de3b0 <full_module_path@@Base+0x64e48>
    b624:			; <UNDEFINED> instruction: 0xf8c3447b
    b628:			; <UNDEFINED> instruction: 0xf7ff2080
    b62c:	stcvc	8, cr11, [lr], {169}	; 0xa9
    b630:			; <UNDEFINED> instruction: 0xf43f2e00
    b634:	blmi	17b72c8 <full_module_path@@Base+0x173dd60>
    b638:	cdpeq	0, 0, cr15, cr2, cr15, {2}
    b63c:	stceq	0, cr15, [r3], {79}	; 0x4f
    b640:	ldrbtmi	r4, [fp], #-1682	; 0xfffff96e
    b644:	mcrlt	7, 6, pc, cr5, cr14, {7}	; <UNPREDICTABLE>
    b648:			; <UNDEFINED> instruction: 0xf04f4f5a
    b64c:	ldclmi	12, cr0, [sl, #-4]
    b650:	ldrbtmi	r4, [sp], #-1151	; 0xfffffb81
    b654:			; <UNDEFINED> instruction: 0xf7ff3702
    b658:			; <UNDEFINED> instruction: 0xf1bbb804
    b65c:			; <UNDEFINED> instruction: 0xf43f0f00
    b660:	blmi	15b58a4 <full_module_path@@Base+0x153c33c>
    b664:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    b668:	addcs	pc, r0, r3, asr #17
    b66c:	stmlt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b670:	svceq	0x0000f1bb
    b674:	mcrge	4, 1, pc, cr4, cr14, {1}	; <UNPREDICTABLE>
    b678:	bls	de3c4 <full_module_path@@Base+0x64e5c>
    b67c:			; <UNDEFINED> instruction: 0xf8c3447b
    b680:			; <UNDEFINED> instruction: 0xf7fe2080
    b684:	stclmi	14, cr11, [pc, #-116]	; b618 <fchmod@plt+0x4a5c>
    b688:			; <UNDEFINED> instruction: 0xf04f4627
    b68c:	ldrbtmi	r0, [sp], #-3073	; 0xfffff3ff
    b690:	svclt	0x00e5f7fe
    b694:	svceq	0x0000f1bb
    b698:	mrcge	4, 0, APSR_nzcv, cr2, cr14, {1}
    b69c:	bls	de3cc <full_module_path@@Base+0x64e64>
    b6a0:			; <UNDEFINED> instruction: 0xf8c3447b
    b6a4:			; <UNDEFINED> instruction: 0xf7fe2080
    b6a8:	strbtmi	fp, [r2], fp, lsl #28
    b6ac:	ldmdalt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b6b0:	svceq	0x0000f1bb
    b6b4:	mcrge	4, 6, pc, cr0, cr14, {1}	; <UNPREDICTABLE>
    b6b8:	bls	de3d0 <full_module_path@@Base+0x64e68>
    b6bc:			; <UNDEFINED> instruction: 0xf8c3447b
    b6c0:			; <UNDEFINED> instruction: 0xf7fe2080
    b6c4:			; <UNDEFINED> instruction: 0xf1bbbeb9
    b6c8:			; <UNDEFINED> instruction: 0xf43e0f00
    b6cc:	blmi	1036eb8 <full_module_path@@Base+0xfbd950>
    b6d0:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    b6d4:	addcs	pc, r0, r3, asr #17
    b6d8:	ldcllt	7, cr15, [r2, #1016]!	; 0x3f8
    b6dc:	svceq	0x0000f1bb
    b6e0:	mcrge	4, 5, pc, cr10, cr14, {1}	; <UNPREDICTABLE>
    b6e4:	bls	de3d8 <full_module_path@@Base+0x64e70>
    b6e8:			; <UNDEFINED> instruction: 0xf8c3447b
    b6ec:			; <UNDEFINED> instruction: 0xf7fe2080
    b6f0:			; <UNDEFINED> instruction: 0xf04fbea3
    b6f4:			; <UNDEFINED> instruction: 0xf7ff0801
    b6f8:			; <UNDEFINED> instruction: 0x4c37bb70
    b6fc:			; <UNDEFINED> instruction: 0xf04f462b
    b700:	ldrbtmi	r0, [ip], #-3075	; 0xfffff3fd
    b704:			; <UNDEFINED> instruction: 0xf7fe3402
    b708:	svclt	0x0000bea0
    b70c:	andeq	lr, r5, r4, lsl r1
    b710:	ldrdeq	r5, [r4], -r0
    b714:	andeq	r4, r4, r0, ror r2
    b718:	andeq	lr, r5, r6, lsr #1
    b71c:	andeq	r4, r4, r4, asr #4
    b720:	andeq	r4, r4, lr, lsl r2
    b724:	andeq	lr, r5, r6, asr #32
    b728:	andeq	lr, r5, ip, lsr #32
    b72c:			; <UNDEFINED> instruction: 0x000441b8
    b730:	ldrdeq	sp, [r5], -ip
    b734:	andeq	sp, r5, r4, asr #31
    b738:	andeq	sp, r5, ip, lsl #31
    b73c:	andeq	sp, r5, r2, asr pc
    b740:	andeq	sp, r5, r0, lsr pc
    b744:	andeq	sp, r5, r8, lsl pc
    b748:	strdeq	sp, [r5], -r2
    b74c:	ldrdeq	sp, [r5], -sl
    b750:	andeq	sp, r5, r0, asr #29
    b754:	andeq	sp, r5, ip, ror #28
    b758:	andeq	sp, r5, lr, lsr lr
    b75c:	strdeq	sp, [r5], -ip
    b760:	muleq	r4, r4, pc	; <UNPREDICTABLE>
    b764:	andeq	sp, r5, lr, asr #27
    b768:	muleq	r5, r0, sp
    b76c:	andeq	sp, r5, sl, ror sp
    b770:	andeq	sp, r5, r6, ror #26
    b774:	andeq	sp, r5, r8, asr #26
    b778:	andeq	sp, r5, r0, lsl sp
    b77c:	strdeq	sp, [r5], -sl
    b780:	muleq	r4, sl, lr
    b784:	andeq	r3, r4, ip, ror lr
    b788:	andeq	r4, r4, ip, asr #27
    b78c:			; <UNDEFINED> instruction: 0x00044db4
    b790:	andeq	sp, r5, lr, lsl #25
    b794:	andeq	sp, r5, r8, ror ip
    b798:	andeq	r4, r4, r8, ror #26
    b79c:	andeq	sp, r5, r6, lsl ip
    b7a0:	strdeq	sp, [r5], -r2
    b7a4:	ldrdeq	sp, [r5], -ip
    b7a8:	andeq	sp, r5, r6, asr #23
    b7ac:			; <UNDEFINED> instruction: 0x0005dbb0
    b7b0:	andeq	r3, r4, r6, asr #26
    b7b4:	muleq	r4, r4, ip
    b7b8:	andeq	r3, r4, r6, lsr sp
    b7bc:	andeq	sp, r5, lr, ror #22
    b7c0:	andeq	sp, r5, r8, asr fp
    b7c4:	strdeq	r3, [r4], -sl
    b7c8:	andeq	sp, r5, r4, lsr fp
    b7cc:	andeq	sp, r5, r8, lsl fp
    b7d0:	andeq	sp, r5, r2, lsl #22
    b7d4:	andeq	sp, r5, ip, ror #21
    b7d8:	andeq	r4, r4, r2, ror #23
    b7dc:	stmdavs	r9, {fp, sp, lr}
    b7e0:	ldcllt	7, cr15, [sl, #-1016]	; 0xfffffc08
    b7e4:	svcmi	0x00f8e92d
    b7e8:	stmdbcs	r3, {r2, r3, r6, fp}
    b7ec:	stmdbeq	r4, {r0, r5, r7, r8, r9, fp, sp, lr, pc}
    b7f0:	bleq	fe146134 <full_module_path@@Base+0xfe0ccbcc>
    b7f4:	bl	1d204 <fchmod@plt+0x16648>
    b7f8:	ldrmi	r0, [r0], fp, lsl #12
    b7fc:			; <UNDEFINED> instruction: 0xf1b9d848
    b800:	ldmdale	pc!, {r0, r8, r9, sl, fp}	; <UNPREDICTABLE>
    b804:	and	r4, r1, r5, asr r6
    b808:	eorsle	r3, r9, r1, lsl #24
    b80c:	strtmi	r6, [pc], -r8, lsr #16
    b810:	strcc	r6, [r4, #-2097]	; 0xfffff7cf
    b814:	stc2l	7, cr15, [r0, #-1016]	; 0xfffffc08
    b818:	ldclle	8, cr2, [r5]
    b81c:	ldrtmi	r0, [r9], -r2, lsr #1
    b820:	ldrtmi	r4, [sp], -r0, asr #12
    b824:	ldcl	7, cr15, [r2, #1000]	; 0x3e8
    b828:	stmdbeq	r1, {r0, r3, r4, r5, r7, r8, ip, sp, lr, pc}
    b82c:	andcs	pc, fp, sl, asr r8	; <UNPREDICTABLE>
    b830:	streq	pc, [r4], -r6, lsl #2
    b834:	movwcs	fp, #7956	; 0x1f14
    b838:			; <UNDEFINED> instruction: 0xf8452300
    b83c:			; <UNDEFINED> instruction: 0x2c002b04
    b840:	movwcs	fp, #3848	; 0xf08
    b844:	ldmdavs	r1!, {r0, r1, r3, r4, r6, r7, r8, ip, sp, pc}
    b848:			; <UNDEFINED> instruction: 0xf8d83504
    b84c:			; <UNDEFINED> instruction: 0xf7fe0000
    b850:	ldrtmi	pc, [r3], -r3, lsr #26	; <UNPREDICTABLE>
    b854:	stmdacs	r0, {r1, r6, r9, sl, lr}
    b858:			; <UNDEFINED> instruction: 0xf104bfd5
    b85c:			; <UNDEFINED> instruction: 0xf10934ff
    b860:			; <UNDEFINED> instruction: 0xf85239ff
    b864:			; <UNDEFINED> instruction: 0xf8531b04
    b868:	svclt	0x00d41b04
    b86c:			; <UNDEFINED> instruction: 0x461e4690
    b870:	svclt	0x00182c00
    b874:	svceq	0x0000f1b9
    b878:	stcne	8, cr15, [r4], {69}	; 0x45
    b87c:	ldmdblt	ip, {r0, r1, r5, r6, r7, r8, ip, lr, pc}^
    b880:	svchi	0x00f8e8bd
    b884:	strbmi	r4, [r9], -r2, asr #12
    b888:			; <UNDEFINED> instruction: 0xf7ff4630
    b88c:	ldr	pc, [r9, fp, lsr #31]!
    b890:			; <UNDEFINED> instruction: 0xf7ff4621
    b894:	ldr	pc, [r2, r7, lsr #31]!
    b898:	strbmi	r0, [r1], -r2, lsr #1
    b89c:	pop	{r3, r5, r9, sl, lr}
    b8a0:			; <UNDEFINED> instruction: 0xf7fa4ff8
    b8a4:	svclt	0x0000bd91
    b8a8:	stmdbcs	r1, {r4, r8, r9, fp, lr}
    b8ac:	ldmdble	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    b8b0:	ldmpl	fp, {r0, r1, r2, r3, r9, fp, lr}
    b8b4:			; <UNDEFINED> instruction: 0xb122681a
    b8b8:	andcs	r4, r4, #14336	; 0x3800
    b8bc:			; <UNDEFINED> instruction: 0xf7fb447b
    b8c0:	ldrblt	fp, [r0, #-2259]!	; 0xfffff72d
    b8c4:	mcrrne	6, 0, r4, r8, cr5
    b8c8:	tstcs	r4, ip, lsl #12
    b8cc:			; <UNDEFINED> instruction: 0xf0110840
    b8d0:			; <UNDEFINED> instruction: 0x4621ffd7
    b8d4:	strtmi	r4, [r8], -r6, lsl #12
    b8d8:			; <UNDEFINED> instruction: 0xf7ff4632
    b8dc:	ldrtmi	pc, [r0], -r3, lsl #31	; <UNPREDICTABLE>
    b8e0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    b8e4:	ldclt	7, cr15, [ip, #-1000]!	; 0xfffffc18
    b8e8:	svclt	0x00004770
    b8ec:	muleq	r5, r8, r0
    b8f0:	andeq	r0, r0, r0, ror #11
    b8f4:			; <UNDEFINED> instruction: 0xffffff1d
    b8f8:	ldrbmi	lr, [r0, sp, lsr #18]!
    b8fc:			; <UNDEFINED> instruction: 0x9608e9d0
    b900:	ldrdhi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    b904:	ldrbtmi	r4, [r8], #1457	; 0x5b1
    b908:			; <UNDEFINED> instruction: 0x4607bfd8
    b90c:	sub	sp, r9, fp, lsl sp
    b910:	stcpl	8, cr15, [r4], {80}	; 0x50
    b914:			; <UNDEFINED> instruction: 0xf8524425
    b918:			; <UNDEFINED> instruction: 0xf8933025
    b91c:			; <UNDEFINED> instruction: 0xf1bcc010
    b920:	suble	r0, r4, r0, lsl #30
    b924:	lfmle	f4, 2, [r2], {181}	; 0xb5
    b928:	eoreq	pc, r5, r2, asr r8	; <UNPREDICTABLE>
    b92c:	beq	fe186270 <full_module_path@@Base+0xfe10cd08>
    b930:	ldc2	7, cr15, [r2], #1016	; 0x3f8
    b934:	andsle	r2, r8, r0, lsl #16
    b938:			; <UNDEFINED> instruction: 0xf105bfb4
    b93c:			; <UNDEFINED> instruction: 0xf1040901
    b940:	ldrmi	r3, [r1, #1791]!	; 0x6ff
    b944:	bl	282a04 <full_module_path@@Base+0x20949c>
    b948:	ldmvs	sl!, {r1, r2, sl}^
    b94c:	ldrbvc	lr, [r4], #2820	; 0xb04
    b950:			; <UNDEFINED> instruction: 0xf8521064
    b954:	b	13cb9ec <full_module_path@@Base+0x1352484>
    b958:			; <UNDEFINED> instruction: 0x7c030a84
    b95c:	sbcsle	r2, r7, r0, lsl #22
    b960:	ldc2	7, cr15, [sl], {254}	; 0xfe
    b964:	stmdacs	r0, {r0, r2, r5, r9, sl, lr}
    b968:	blmi	8c0108 <full_module_path@@Base+0x846ba0>
    b96c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    b970:	blcs	7259e4 <full_module_path@@Base+0x6ac47c>
    b974:	ldmvs	r8!, {r3, r4, sl, fp, ip, lr, pc}^
    b978:	cmnmi	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    b97c:			; <UNDEFINED> instruction: 0xf6cf898a
    b980:			; <UNDEFINED> instruction: 0xf85073ff
    b984:	andsmi	r1, sl, sl
    b988:	addmi	pc, r0, #679477248	; 0x28800000
    b98c:			; <UNDEFINED> instruction: 0xf282fab2
    b990:	ldmdbeq	r2, {r0, r3, r7, r8, fp, pc}^
    b994:			; <UNDEFINED> instruction: 0xf5a3400b
    b998:	blx	fecdc7a0 <full_module_path@@Base+0xfec63238>
    b99c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    b9a0:	mulle	r1, r3, r2
    b9a4:	ldrbcc	pc, [pc, #79]!	; b9fb <fchmod@plt+0x4e3f>	; <UNPREDICTABLE>
    b9a8:	pop	{r3, r5, r9, sl, lr}
    b9ac:			; <UNDEFINED> instruction: 0xf85387f0
    b9b0:	ldrmi	r3, [sp], #-3076	; 0xfffff3fc
    b9b4:	eorcc	pc, r5, r2, asr r8	; <UNPREDICTABLE>
    b9b8:	mulsgt	r0, r3, r8
    b9bc:	svceq	0x0000f1bc
    b9c0:	adcsmi	sp, r5, #245	; 0xf5
    b9c4:	movweq	lr, #19365	; 0x4ba5
    b9c8:	stccc	8, cr15, [r4], {64}	; 0x40
    b9cc:	stmvs	r6, {r2, r3, r5, r7, r8, sl, fp, ip, lr, pc}
    b9d0:			; <UNDEFINED> instruction: 0xf8521ba6
    b9d4:	ldcvc	0, cr3, [sp], {38}	; 0x26
    b9d8:			; <UNDEFINED> instruction: 0xd1b22d00
    b9dc:	bne	ffda5c50 <full_module_path@@Base+0xffd2c6e8>
    b9e0:	eorcc	pc, r6, r2, asr r8	; <UNPREDICTABLE>
    b9e4:	stccs	12, cr7, [r0, #-116]	; 0xffffff8c
    b9e8:	blne	fe93fdd0 <full_module_path@@Base+0xfe8c6868>
    b9ec:	str	r6, [r8, r4, lsl #1]!
    b9f0:	andeq	fp, r5, lr, lsr r0
    b9f4:	andeq	r0, r0, ip, lsr #8
    b9f8:			; <UNDEFINED> instruction: 0x4605b570
    b9fc:			; <UNDEFINED> instruction: 0xf7ff460c
    ba00:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    ba04:	stmibhi	r6!, {r0, r1, r2, r3, r9, fp, ip, lr, pc}
    ba08:	strtmi	r4, [r1], -r8, lsr #12
    ba0c:	cmnmi	r0, #100663296	; 0x6000000	; <UNPREDICTABLE>
    ba10:	svcmi	0x0080f5b3
    ba14:			; <UNDEFINED> instruction: 0xf44fbf0c
    ba18:	vst2.8	{d20-d23}, [pc], r0
    ba1c:			; <UNDEFINED> instruction: 0x81a34380
    ba20:			; <UNDEFINED> instruction: 0xff6af7ff
    ba24:	ldfltp	f0, [r0, #-664]!	; 0xfffffd68
    ba28:	mvnsmi	lr, #737280	; 0xb4000
    ba2c:	ldcmi	6, cr4, [r7], #-576	; 0xfffffdc0
    ba30:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    ba34:	addlt	r4, r9, r6, lsr sl
    ba38:			; <UNDEFINED> instruction: 0xf50d447c
    ba3c:	tstcc	ip, #0, 6
    ba40:	stmiapl	r2!, {r0, r7, r9, sl, lr}
    ba44:	strmi	r4, [lr], -r8, lsl #12
    ba48:	ldmdavs	r2, {r0, r1, r2, r3, r5, r8, sp}
    ba4c:			; <UNDEFINED> instruction: 0xf04f601a
    ba50:			; <UNDEFINED> instruction: 0xf7fa0200
    ba54:	svcge	0x0008efb0
    ba58:	stmdacs	r0, {r2, r9, sl, lr}
    ba5c:	mcrrne	0, 3, sp, r1, cr8
    ba60:	movwcs	sl, #3330	; 0xd02
    ba64:	movwne	lr, #6605	; 0x19cd
    ba68:	stmib	r5, {r3, r9, sl, lr}^
    ba6c:	rscvs	r3, fp, r1, lsl #6
    ba70:	mcr	7, 5, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    ba74:	vmla.i8	d25, d1, d1
    ba78:	mcrrne	3, 0, r0, r2, cr4
    ba7c:	andeq	pc, r8, r7, lsr #3
    ba80:	ldc	7, cr15, [r0, #1000]	; 0x3e8
    ba84:			; <UNDEFINED> instruction: 0xf50d1ba2
    ba88:	andcc	r5, r1, #128, 8	; 0x80000000
    ba8c:			; <UNDEFINED> instruction: 0x4631341c
    ba90:			; <UNDEFINED> instruction: 0xf0314620
    ba94:			; <UNDEFINED> instruction: 0xf847fa6d
    ba98:			; <UNDEFINED> instruction: 0xf1b84c18
    ba9c:	svclt	0x00c40f00
    baa0:	orrmi	pc, r0, #1325400064	; 0x4f000000
    baa4:	stfled	f0, [r6, #-684]!	; 0xfffffd54
    baa8:	strbmi	r4, [r8], -r9, lsr #12
    baac:			; <UNDEFINED> instruction: 0xff24f7ff
    bab0:			; <UNDEFINED> instruction: 0xf50d4918
    bab4:	bmi	5a06bc <full_module_path@@Base+0x527154>
    bab8:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
    babc:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    bac0:	subsmi	r6, r1, sl, lsl r8
    bac4:			; <UNDEFINED> instruction: 0xf50dd120
    bac8:	andlt	r5, r9, r0, lsl #26
    bacc:	mvnshi	lr, #12386304	; 0xbd0000
    bad0:	ldrtmi	sl, [r0], -r2, lsl #26
    bad4:	stmib	r5, {r1, sl, ip, pc}^
    bad8:	rscvs	r4, ip, r1, lsl #8
    badc:	mcr	7, 3, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    bae0:	vmin.s8	d20, d1, d17
    bae4:	mcrrne	3, 0, r0, r2, cr4
    bae8:	andeq	pc, r8, r7, lsr #3
    baec:	ldcl	7, cr15, [sl, #-1000]	; 0xfffffc18
    baf0:	ldcmi	8, cr15, [r8], {71}	; 0x47
    baf4:	vst1.64	{d30}, [pc :64], r1
    baf8:			; <UNDEFINED> instruction: 0x81ab4300
    bafc:			; <UNDEFINED> instruction: 0x4629d0d4
    bb00:			; <UNDEFINED> instruction: 0xf7ff4648
    bb04:			; <UNDEFINED> instruction: 0xe7d3ff79
    bb08:	ldc	7, cr15, [sl], #1000	; 0x3e8
    bb0c:	andeq	sl, r5, ip, lsl #30
    bb10:	andeq	r0, r0, ip, lsr #7
    bb14:	andeq	sl, r5, sl, lsl #29
    bb18:	movwcs	fp, #1296	; 0x510
    bb1c:	ldrbtmi	r4, [ip], #-3076	; 0xfffff3fc
    bb20:	addcc	pc, r0, r4, asr #17
    bb24:	blx	fee49b26 <full_module_path@@Base+0xfedd05be>
    bb28:	ldrdeq	pc, [r0], r4
    bb2c:	svclt	0x0000bd10
    bb30:			; <UNDEFINED> instruction: 0x0005d6b6
    bb34:			; <UNDEFINED> instruction: 0xf64cb410
    bb38:	sfmmi	f4, 4, [fp], {205}	; 0xcd
    bb3c:	sbcmi	pc, ip, #204, 12	; 0xcc00000
    bb40:	ldrbtmi	r4, [ip], #-2058	; 0xfffff7f6
    bb44:			; <UNDEFINED> instruction: 0xf8d44478
    bb48:	movwcc	r3, #4228	; 0x1084
    bb4c:	andne	pc, r3, #165888	; 0x28800
    bb50:	tsteq	r3, r2, lsr #32	; <UNPREDICTABLE>
    bb54:	addseq	lr, r2, #1024	; 0x400
    bb58:			; <UNDEFINED> instruction: 0xf8c41a9b
    bb5c:			; <UNDEFINED> instruction: 0xf85d3084
    bb60:	bl	1e778 <fchmod@plt+0x17bbc>
    bb64:	ldrbmi	r3, [r0, -r3]!
    bb68:	muleq	r5, r2, r6
    bb6c:	andeq	sp, r5, r4, ror r7
    bb70:	suble	r2, r3, r0, lsl #16
    bb74:			; <UNDEFINED> instruction: 0x460cb5f8
    bb78:	stmdbcs	r0, {r0, sl, fp, ip, sp, lr}
    bb7c:	biclt	sp, r4, ip, lsr r0
    bb80:			; <UNDEFINED> instruction: 0xf8554605
    bb84:	cmnlt	pc, #16, 22	; 0x4000
    bb88:			; <UNDEFINED> instruction: 0xf7fa4638
    bb8c:			; <UNDEFINED> instruction: 0x4639ee16
    bb90:	strmi	r4, [r2], -r6, lsl #12
    bb94:			; <UNDEFINED> instruction: 0xf7fa4620
    bb98:	ldclne	12, cr14, [r0], #-104	; 0xffffff98
    bb9c:	rsbsvs	pc, pc, #830472192	; 0x31800000
    bba0:	strtmi	r2, [r0], #-815	; 0xfffffcd1
    bba4:	strtmi	r3, [r9], -pc, lsl #4
    bba8:			; <UNDEFINED> instruction: 0xf03155a3
    bbac:	strtmi	pc, [r0], -r1, ror #19
    bbb0:	ldcmi	13, cr11, [r3, #-992]	; 0xfffffc20
    bbb4:	sbcmi	pc, sp, #76, 12	; 0x4c00000
    bbb8:	sbcmi	pc, ip, #204, 12	; 0xcc00000
    bbbc:	ldrbtmi	r4, [sp], #-3089	; 0xfffff3ef
    bbc0:			; <UNDEFINED> instruction: 0xf8d5447c
    bbc4:	movwcc	r3, #4228	; 0x1084
    bbc8:	andne	pc, r3, #165888	; 0x28800
    bbcc:	tsteq	r3, r2, lsr #32	; <UNPREDICTABLE>
    bbd0:	addseq	lr, r2, #1024	; 0x400
    bbd4:			; <UNDEFINED> instruction: 0xf8c51a9b
    bbd8:	strmi	r3, [r5], -r4, lsl #1
    bbdc:	blvc	449d38 <full_module_path@@Base+0x3d07d0>
    bbe0:	strcc	lr, [r3], #-2820	; 0xfffff4fc
    bbe4:	bicle	r2, pc, r0, lsl #30
    bbe8:	vst1.8	{d20-d22}, [pc :128], r9
    bbec:	strtmi	r5, [r0], -r0, lsl #5
    bbf0:			; <UNDEFINED> instruction: 0xf9bef031
    bbf4:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    bbf8:	ldcllt	6, cr4, [r8, #32]!
    bbfc:	svclt	0x00004770
    bc00:	andeq	sp, r5, r6, lsl r6
    bc04:	strdeq	sp, [r5], -r8
    bc08:	svcmi	0x00f0e92d
    bc0c:	stc	6, cr4, [sp, #-580]!	; 0xfffffdbc
    bc10:	ldrmi	r8, [sl], -r2, lsl #22
    bc14:	stcvs	8, cr15, [r4], #892	; 0x37c
    bc18:			; <UNDEFINED> instruction: 0xf8df4607
    bc1c:	strbmi	r5, [r8], -r4, lsr #25
    bc20:	sxtab16mi	r4, r8, lr, ror #8
    bc24:	cfstr32pl	mvfx15, [r3, #-692]	; 0xfffffd4c
    bc28:			; <UNDEFINED> instruction: 0xf50db089
    bc2c:			; <UNDEFINED> instruction: 0xf50d5404
    bc30:	ldrcc	r5, [r4], #-772	; 0xfffffcfc
    bc34:	stmdavs	r4!, {r4, r8, r9, ip, sp}
    bc38:			; <UNDEFINED> instruction: 0xf50d9400
    bc3c:	ldmdbpl	r5!, {r0, r1, sl, ip, lr}^
    bc40:	ldmdavs	fp, {r2, r3, r4, sl, ip, sp}
    bc44:	eorvs	r6, r5, sp, lsr #16
    bc48:	streq	pc, [r0, #-79]	; 0xffffffb1
    bc4c:	ldclpl	8, cr15, [r4], #-892	; 0xfffffc84
    bc50:	stc2l	7, cr15, [sl, #-1012]	; 0xfffffc0c
    bc54:			; <UNDEFINED> instruction: 0x4604447d
    bc58:			; <UNDEFINED> instruction: 0xf0002800
    bc5c:			; <UNDEFINED> instruction: 0xf8df8172
    bc60:	cdp	12, 0, cr3, cr8, cr8, {3}
    bc64:	stmiapl	fp!, {r4, r7, r9, fp, ip, sp, lr}^
    bc68:	cmplt	r1, r9, lsl r8
    bc6c:	vst2.32	{d8,d10}, [r0], r0
    bc70:			; <UNDEFINED> instruction: 0xf5b34370
    bc74:	svclt	0x00184f20
    bc78:			; <UNDEFINED> instruction: 0xf0402800
    bc7c:	mrc	5, 0, r8, cr8, cr6, {3}
    bc80:	blcs	1a6c8 <fchmod@plt+0x13b0c>
    bc84:	eorshi	pc, r8, #192, 4
    bc88:	mcrrcs	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
    bc8c:	bleq	18480c8 <full_module_path@@Base+0x17ceb60>
    bc90:	stmib	fp, {r8, r9, sp}^
    bc94:			; <UNDEFINED> instruction: 0xf8cb331a
    bc98:	stmiapl	sl!, {r4, r5, r6, ip, sp}
    bc9c:	andls	r6, r3, #1179648	; 0x120000
    bca0:			; <UNDEFINED> instruction: 0xf0402a00
    bca4:	blls	ec614 <full_module_path@@Base+0x730ac>
    bca8:			; <UNDEFINED> instruction: 0xf8df930a
    bcac:	stmiapl	fp!, {r2, r5, sl, fp, ip, sp}^
    bcb0:	movwls	r6, #26650	; 0x681a
    bcb4:			; <UNDEFINED> instruction: 0xf0001c53
    bcb8:	stmdavs	r0!, {r0, r2, r4, r7, r8, sl, pc}
    bcbc:	strteq	pc, [r0], -fp, lsr #3
    bcc0:			; <UNDEFINED> instruction: 0xf44fab38
    bcc4:	svcne	0x00195780
    bcc8:			; <UNDEFINED> instruction: 0xf10d9309
    bccc:	movwcs	r0, #2640	; 0xa50
    bcd0:	tstls	r2, r4, lsl #12
    bcd4:			; <UNDEFINED> instruction: 0xf84b60f7
    bcd8:	rsbsvs	r1, r3, r0, lsr #24
    bcdc:	ldccc	8, cr15, [r8], {75}	; 0x4b
    bce0:	andls	fp, r7, #96, 6	; 0x80000001
    bce4:	beq	448398 <full_module_path@@Base+0x3cee30>
    bce8:	ldceq	8, cr15, [r0], {75}	; 0x4b
    bcec:	stcl	7, cr15, [r4, #-1000]!	; 0xfffffc18
    bcf0:	ldrbmi	r9, [r1], -r7, lsl #20
    bcf4:			; <UNDEFINED> instruction: 0x26002310
    bcf8:	andvs	pc, r4, sl, asr #17
    bcfc:	ldrmi	r4, [r0], -r4, lsl #13
    bd00:			; <UNDEFINED> instruction: 0xf8ca9a04
    bd04:			; <UNDEFINED> instruction: 0xf04fc008
    bd08:			; <UNDEFINED> instruction: 0xf8ca3cff
    bd0c:			; <UNDEFINED> instruction: 0xf640c00c
    bd10:			; <UNDEFINED> instruction: 0xf8c27cfe
    bd14:			; <UNDEFINED> instruction: 0xf003c00c
    bd18:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    bd1c:	rscshi	pc, r2, r0, asr #5
    bd20:			; <UNDEFINED> instruction: 0xf04f9e04
    bd24:	blls	18ede8 <full_module_path@@Base+0x115880>
    bd28:	ldmvs	r0!, {r1, r8, fp, ip, pc}
    bd2c:	ldmvs	r3!, {r1, r3, r4, fp, sp, lr}^
    bd30:	andgt	pc, r0, r1, lsl #16
    bd34:	movwcc	r3, #8193	; 0x2001
    bd38:	ldrhtvs	r6, [r3], #0
    bd3c:	andseq	pc, r0, r4, lsl #2
    bd40:			; <UNDEFINED> instruction: 0xf84b9207
    bd44:			; <UNDEFINED> instruction: 0xf7fa0c10
    bd48:	bls	207230 <full_module_path@@Base+0x18dcc8>
    bd4c:	svcls	0x00042310
    bd50:			; <UNDEFINED> instruction: 0xf04f4651
    bd54:			; <UNDEFINED> instruction: 0xf8ca36ff
    bd58:	strcs	r6, [r0], -ip
    bd5c:	andvs	pc, r4, sl, asr #17
    bd60:	ldrmi	r4, [r0], -r4, lsl #13
    bd64:			; <UNDEFINED> instruction: 0xf8ca463a
    bd68:			; <UNDEFINED> instruction: 0xf003c008
    bd6c:	adcsmi	pc, r0, #790528	; 0xc1000
    bd70:	sbchi	pc, r8, r0, asr #5
    bd74:			; <UNDEFINED> instruction: 0xf04f68bb
    bd78:	bls	8c180 <full_module_path@@Base+0x12c18>
    bd7c:	blls	e10c8 <full_module_path@@Base+0x67b60>
    bd80:			; <UNDEFINED> instruction: 0xf8dfb37b
    bd84:	stmiapl	fp!, {r4, r6, r8, r9, fp, ip, sp}^
    bd88:	cmplt	r3, #1769472	; 0x1b0000
    bd8c:			; <UNDEFINED> instruction: 0xf04f9a03
    bd90:	blls	199994 <full_module_path@@Base+0x12042c>
    bd94:			; <UNDEFINED> instruction: 0xf8ca4651
    bd98:			; <UNDEFINED> instruction: 0xf50d600c
    bd9c:			; <UNDEFINED> instruction: 0xf8ca5686
    bda0:	ldrcc	r2, [ip], -r8
    bda4:	vst1.8	{d25-d26}, [pc], r4
    bda8:	strls	r5, [r3], -r0, lsl #25
    bdac:	ldmdavs	r8, {r9, sl, sp}
    bdb0:			; <UNDEFINED> instruction: 0xf8ca9b0a
    bdb4:	stmib	r2, {r2, sp, lr}^
    bdb8:	cfmadd32ls	mvax0, mvfx6, mvfx3, mvfx1
    bdbc:	andcc	pc, r0, sl, asr #17
    bdc0:			; <UNDEFINED> instruction: 0xf8c22310
    bdc4:	andsvs	ip, r6, ip
    bdc8:	blx	fe4c7ddc <full_module_path@@Base+0xfe44e874>
    bdcc:	vmlal.s8	q9, d0, d0
    bdd0:	blls	12d7a0 <full_module_path@@Base+0xb4238>
    bdd4:	andeq	pc, r0, #79	; 0x4f
    bdd8:	blls	e6040 <full_module_path@@Base+0x6cad8>
    bddc:	movwls	r9, #40963	; 0xa003
    bde0:			; <UNDEFINED> instruction: 0xf8df541a
    bde4:	stmibhi	r2!, {r2, r4, r5, r6, r7, r9, fp, ip, sp}
    bde8:	ldrmi	r5, [r1], -fp, ror #17
    bdec:	ldmdavs	fp, {r0, r1, r2, r8, r9, ip, pc}
    bdf0:			; <UNDEFINED> instruction: 0xf0002b00
    bdf4:	vst4.<illegal width 64>	{d8,d10,d12,d14}, [r2 :128]!
    bdf8:			; <UNDEFINED> instruction: 0xf5b34370
    bdfc:			; <UNDEFINED> instruction: 0xf0404f20
    be00:			; <UNDEFINED> instruction: 0xf8df81dc
    be04:	stmiapl	fp!, {r3, r4, r6, r7, r9, fp, ip, sp}^
    be08:	ldmdavs	fp, {r3, r8, r9, ip, pc}
    be0c:			; <UNDEFINED> instruction: 0xf0402b00
    be10:			; <UNDEFINED> instruction: 0xf8d8820f
    be14:			; <UNDEFINED> instruction: 0xf8df1018
    be18:	smlabtls	pc, r8, sl, r3	; <UNPREDICTABLE>
    be1c:	ldrdne	pc, [r8], -r8	; <UNPREDICTABLE>
    be20:			; <UNDEFINED> instruction: 0xf855910e
    be24:			; <UNDEFINED> instruction: 0xf8daa003
    be28:			; <UNDEFINED> instruction: 0xf8dfe000
    be2c:			; <UNDEFINED> instruction: 0x26001ab8
    be30:	stcvs	8, cr5, [r1, #-416]	; 0xfffffe60
    be34:	strvs	r3, [r1, #-257]	; 0xfffffeff
    be38:	bne	feb4a1bc <full_module_path@@Base+0xfead0c54>
    be3c:			; <UNDEFINED> instruction: 0xf8d14479
    be40:	addsmi	r0, r0, #152	; 0x98
    be44:			; <UNDEFINED> instruction: 0xf8c1bf18
    be48:			; <UNDEFINED> instruction: 0xf8df2098
    be4c:	svclt	0x00082aa0
    be50:	streq	pc, [r2], -r6, asr #32
    be54:	andls	r5, fp, #11141120	; 0xaa0000
    be58:	bcs	25ea8 <fchmod@plt+0x1f2ec>
    be5c:	mvnshi	pc, r0
    be60:	bls	fe34a1e4 <full_module_path@@Base+0xfe2d0c7c>
    be64:			; <UNDEFINED> instruction: 0xf8d944f9
    be68:	vst4.32	{d2-d5}, [r2 :64], r8
    be6c:			; <UNDEFINED> instruction: 0xf5b24230
    be70:			; <UNDEFINED> instruction: 0xf0405f00
    be74:	ldmib	r9, {r0, r3, r5, r6, r7, r8, pc}^
    be78:			; <UNDEFINED> instruction: 0xf1be231c
    be7c:	sadd16mi	r0, r0, fp
    be80:	stmib	sp, {r0, r3, r4, r9, sl, lr}^
    be84:	vrhadd.u8	d0, d0, d4
    be88:	ldmib	r9, {r1, r2, r3, r6, r7, sl, pc}^
    be8c:	addmi	r2, fp, #40, 6	; 0xa0000000
    be90:	addmi	fp, r2, #14, 30	; 0x38
    be94:	movwcs	lr, #18909	; 0x49dd
    be98:			; <UNDEFINED> instruction: 0x2328e9c9
    be9c:	ldrhi	pc, [r8]
    bea0:	bcc	144a224 <full_module_path@@Base+0x13d0cbc>
    bea4:	movwls	r5, #51435	; 0xc8eb
    bea8:	blcs	25f1c <fchmod@plt+0x1f360>
    beac:	andhi	pc, ip, #0
    beb0:	bcs	114a234 <full_module_path@@Base+0x10d0ccc>
    beb4:	bcc	114a238 <full_module_path@@Base+0x10d0cd0>
    beb8:	ldrbtmi	r5, [fp], #-2217	; 0xfffff757
    bebc:	ldrdcs	pc, [ip], r3	; <UNPREDICTABLE>
    bec0:	bl	fe925ef4 <full_module_path@@Base+0xfe8ac98c>
    bec4:	ldmdavs	r8, {r0, r1, r7, r8, r9}
    bec8:			; <UNDEFINED> instruction: 0xf0004290
    becc:			; <UNDEFINED> instruction: 0xf8df81f6
    bed0:			; <UNDEFINED> instruction: 0xf8df9a30
    bed4:	ldrbtmi	r3, [r9], #2608	; 0xa30
    bed8:	adceq	pc, ip, r9, asr #17
    bedc:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    bee0:			; <UNDEFINED> instruction: 0xf0402b00
    bee4:			; <UNDEFINED> instruction: 0xf02481f3
    bee8:			; <UNDEFINED> instruction: 0xf8dffb97
    beec:			; <UNDEFINED> instruction: 0xf8c93a1c
    bef0:	stmiapl	fp!, {r4, r5, r7}^
    bef4:	blcs	25f68 <fchmod@plt+0x1f3ac>
    bef8:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    befc:			; <UNDEFINED> instruction: 0xf446bf18
    bf00:	mvn	r6, r0, lsl #13
    bf04:	bcc	14a288 <full_module_path@@Base+0xd0d20>
    bf08:	ldmdavs	r3, {r1, r3, r5, r6, r7, fp, ip, lr}
    bf0c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    bf10:			; <UNDEFINED> instruction: 0xf0046013
    bf14:	stmdbls	r2, {r0, r1, r2, r4, r7, fp, ip, sp, lr, pc}
    bf18:	strtmi	r4, [r0], -r2, lsl #12
    bf1c:			; <UNDEFINED> instruction: 0xf7ff9203
    bf20:	andls	pc, r2, r7, lsr #28
    bf24:	ldcl	7, cr15, [r0], #-1000	; 0xfffffc18
    bf28:			; <UNDEFINED> instruction: 0xf7fa6800
    bf2c:			; <UNDEFINED> instruction: 0xf8dfebd0
    bf30:	ldmib	sp, {r5, r6, r7, r8, fp, ip}^
    bf34:	ldrbtmi	r3, [r9], #-514	; 0xfffffdfe
    bf38:	andcs	r9, r1, r0
    bf3c:			; <UNDEFINED> instruction: 0xf95cf016
    bf40:			; <UNDEFINED> instruction: 0xf8df2400
    bf44:			; <UNDEFINED> instruction: 0xf50d19d0
    bf48:			; <UNDEFINED> instruction: 0xf8df5303
    bf4c:	tstcc	ip, #116, 18	; 0x1d0000
    bf50:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    bf54:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    bf58:			; <UNDEFINED> instruction: 0xf0404051
    bf5c:	strtmi	r8, [r0], -lr, asr #11
    bf60:	cfstr32pl	mvfx15, [r3, #-52]	; 0xffffffcc
    bf64:	ldc	0, cr11, [sp], #36	; 0x24
    bf68:	pop	{r1, r8, r9, fp, pc}
    bf6c:			; <UNDEFINED> instruction: 0xf8df8ff0
    bf70:	ldrbeq	r9, [r1, #2472]!	; 0x9a8
    bf74:	ldmib	r9, {r0, r3, r4, r5, r6, r7, sl, lr}^
    bf78:	ldrle	r0, [r2], #-3112	; 0xfffff3d8
    bf7c:	cmnvs	pc, ip, lsr #8	; <UNPREDICTABLE>
    bf80:	vmov.i16	d18, #36096	; 0x8d00
    bf84:			; <UNDEFINED> instruction: 0xf021200b
    bf88:	b	104c3cc <full_module_path@@Base+0xfd2e64>
    bf8c:	mufe	f0, f0, f0
    bf90:	vpmin.u8	d0, d16, d0
    bf94:			; <UNDEFINED> instruction: 0xf0208588
    bf98:			; <UNDEFINED> instruction: 0xf8dafed9
    bf9c:	ldmib	r9, {sp}^
    bfa0:	bleq	cf048 <full_module_path@@Base+0x55ae0>
    bfa4:	b	10d6820 <full_module_path@@Base+0x105d2b8>
    bfa8:	sbclt	r5, r1, #12, 6	; 0x30000000
    bfac:	mvnseq	pc, #35	; 0x23
    bfb0:	tsteq	r3, r1, asr #20
    bfb4:	strhi	pc, [r6, #-768]	; 0xfffffd00
    bfb8:			; <UNDEFINED> instruction: 0xf1400532
    bfbc:	cfmsc32	mvfx8, mvfx8, mvfx3
    bfc0:	sbclt	r0, r9, #144, 20	; 0x90000
    bfc4:			; <UNDEFINED> instruction: 0xf8d2f021
    bfc8:	blcs	32bdc <fchmod@plt+0x2c020>
    bfcc:	mvnshi	pc, #64	; 0x40
    bfd0:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    bfd4:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    bfd8:	movwcc	r2, #4870	; 0x1306
    bfdc:			; <UNDEFINED> instruction: 0xf1b2bf08
    bfe0:			; <UNDEFINED> instruction: 0xd0123fff
    bfe4:	ldrdcc	pc, [r0], -sl
    bfe8:			; <UNDEFINED> instruction: 0xdc0e2b1d
    bfec:	vqrdmlah.s<illegal width 8>	d18, d0, d9
    bff0:	ldrbeq	r8, [r3, #-1267]!	; 0xfffffb0d
    bff4:	ldrhi	pc, [r9, #-320]!	; 0xfffffec0
    bff8:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bffc:	beq	fe447864 <full_module_path@@Base+0xfe3ce2fc>
    c000:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    c004:			; <UNDEFINED> instruction: 0xf020231a
    c008:			; <UNDEFINED> instruction: 0xf8dfffdd
    c00c:	stmiapl	fp!, {r3, r4, r8, fp, ip, sp}^
    c010:			; <UNDEFINED> instruction: 0xb1b3681b
    c014:	ldmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c018:			; <UNDEFINED> instruction: 0xf8d14479
    c01c:	vst4.32	{d3-d6}, [r3 :64], r8
    c020:			; <UNDEFINED> instruction: 0xf5b34370
    c024:	andle	r4, r4, r0, lsl #30
    c028:	ldrdcc	pc, [r0], -sl
    c02c:			; <UNDEFINED> instruction: 0xdc082b1b
    c030:			; <UNDEFINED> instruction: 0xf8df3188
    c034:	mrc	8, 0, r3, cr8, cr8, {7}
    c038:	stmiapl	fp!, {r4, r7, r9, fp}^
    c03c:			; <UNDEFINED> instruction: 0xf01f681a
    c040:			; <UNDEFINED> instruction: 0xf8dfffc3
    c044:	vst2.<illegal width 64>	{d16-d17}, [pc :128], ip
    c048:	stmdbls	r2, {r7, r9, ip, lr}
    c04c:			; <UNDEFINED> instruction: 0xf0304478
    c050:			; <UNDEFINED> instruction: 0xf8dfff8f
    c054:	ldrbtmi	r3, [fp], #-2272	; 0xfffff720
    c058:			; <UNDEFINED> instruction: 0x3098f8d3
    c05c:	cmpmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    c060:	svcmi	0x0000f5b3
    c064:			; <UNDEFINED> instruction: 0xf8dfd124
    c068:			; <UNDEFINED> instruction: 0xf04f287c
    c06c:			; <UNDEFINED> instruction: 0xf8b40c00
    c070:	stmiavs	r3!, {r1, r2, r3, sp, lr, pc}
    c074:			; <UNDEFINED> instruction: 0xf41e58a9
    c078:	ldrmi	r7, [sl], -r0, lsl #30
    c07c:			; <UNDEFINED> instruction: 0x3600e9d1
    c080:			; <UNDEFINED> instruction: 0xf8dfd011
    c084:			; <UNDEFINED> instruction: 0xf41e08b4
    c088:	stmdapl	r8!, {r7, r8, r9, sl, fp, ip, lr}
    c08c:	b	1be6094 <full_module_path@@Base+0x1b6cb2c>
    c090:	b	13cc098 <full_module_path@@Base+0x1352b30>
    c094:	svclt	0x00180080
    c098:			; <UNDEFINED> instruction: 0xf8543804
    c09c:	andcs	lr, r0, r0
    c0a0:	bl	13120f0 <full_module_path@@Base+0x1298b88>
    c0a4:	ldmne	fp, {r1, r2, r3, sl, fp}
    c0a8:	bl	11a40dc <full_module_path@@Base+0x112ab74>
    c0ac:	subvs	r0, lr, ip, lsl #12
    c0b0:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
    c0b4:	stmibhi	r3!, {r0, r1, r3, r5, r6, r8, ip, sp, pc}
    c0b8:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    c0bc:	svcmi	0x0020f5b3
    c0c0:	cdp	0, 1, cr13, cr8, cr7, {0}
    c0c4:			; <UNDEFINED> instruction: 0x46590a90
    c0c8:			; <UNDEFINED> instruction: 0xff68f028
    c0cc:			; <UNDEFINED> instruction: 0xf0284658
    c0d0:	blls	24bccc <full_module_path@@Base+0x1d2764>
    c0d4:	cmnlt	fp, fp, lsl r8
    c0d8:	stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c0dc:	mrc	6, 0, r4, cr8, cr9, {2}
    c0e0:	stmiapl	fp!, {r4, r7, r9, fp}^
    c0e4:			; <UNDEFINED> instruction: 0xf029681e
    c0e8:	bl	fe94badc <full_module_path@@Base+0xfe8d2574>
    c0ec:	strmi	r0, [r3], -r6, lsl #13
    c0f0:	eorsvs	r4, r3, r8, asr r6
    c0f4:	stc2	0, cr15, [r4], #-164	; 0xffffff5c
    c0f8:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c0fc:			; <UNDEFINED> instruction: 0xf9b358eb
    c100:	blcs	58120 <_dist_code@@Base+0x5578>
    c104:			; <UNDEFINED> instruction: 0xf8dfdd1b
    c108:	ldrbtmi	r3, [fp], #-2108	; 0xfffff7c4
    c10c:			; <UNDEFINED> instruction: 0xb1b26d5a
    c110:	ldrdcs	pc, [r8], #131	; 0x83
    c114:	cmpeq	r0, fp, asr #12	; <UNPREDICTABLE>
    c118:			; <UNDEFINED> instruction: 0x0018f8d8
    c11c:	tstpl	lr, r0, asr #5	; <UNPREDICTABLE>
    c120:	msrmi	CPSR_fc, #72351744	; 0x4500000
    c124:	orrcs	pc, pc, #204, 4	; 0xc000000c
    c128:			; <UNDEFINED> instruction: 0xf6454410
    c12c:	vsubl.s8	q10, d0, d24
    c130:	blx	d4b76 <full_module_path@@Base+0x5b60e>
    c134:	bl	fec90d3c <full_module_path@@Base+0xfec177d4>
    c138:			; <UNDEFINED> instruction: 0xf0800fb3
    c13c:	smlabbcs	r1, r1, r2, r8
    c140:			; <UNDEFINED> instruction: 0xf7fb4640
    c144:			; <UNDEFINED> instruction: 0xf8d8ff73
    c148:			; <UNDEFINED> instruction: 0xf8d83018
    c14c:	mrrcne	0, 0, r2, r9, cr8
    c150:	andsne	pc, r8, r8, asr #17
    c154:	eormi	pc, r3, r2, asr #16
    c158:	stmibhi	r2!, {r0, r1, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    c15c:	rsbsmi	pc, r0, #33554432	; 0x2000000
    c160:	svcmi	0x0020f5b2
    c164:	movwls	fp, #16156	; 0x3f1c
    c168:			; <UNDEFINED> instruction: 0xf47f930a
    c16c:			; <UNDEFINED> instruction: 0xf104ad9e
    c170:			; <UNDEFINED> instruction: 0x46300610
    c174:	bl	84a164 <full_module_path@@Base+0x7d0bfc>
    c178:	ldmdane	r3!, {r0, ip, sp}
    c17c:	ldrmi	r9, [r8], -sl, lsl #6
    c180:	bl	6ca170 <full_module_path@@Base+0x650c08>
    c184:	stmdacs	r0, {r0, r1, ip, pc}
    c188:	cfstrsge	mvf15, [pc, #508]	; c38c <fchmod@plt+0x57d0>
    c18c:			; <UNDEFINED> instruction: 0x377cf8df
    c190:	ldcge	6, cr4, [r7], #-128	; 0xffffff80
    c194:	strtmi	r5, [r1], -sl, ror #17
    c198:			; <UNDEFINED> instruction: 0xf0436813
    c19c:	andsvs	r0, r3, r1, lsl #6
    c1a0:	stc2l	7, cr15, [r6], #1020	; 0x3fc
    c1a4:			; <UNDEFINED> instruction: 0xf0104620
    c1a8:			; <UNDEFINED> instruction: 0xf8dffc1d
    c1ac:	ldrbtmi	r1, [r9], #-1948	; 0xfffff864
    c1b0:	andcs	r4, r1, r2, lsl #12
    c1b4:			; <UNDEFINED> instruction: 0xf820f016
    c1b8:	ldrbmi	lr, [r9], -r2, asr #13
    c1bc:			; <UNDEFINED> instruction: 0xf8cb4648
    c1c0:			; <UNDEFINED> instruction: 0xf0282010
    c1c4:	stmdacs	r0, {r0, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    c1c8:	cmphi	sl, #192, 4	; <UNPREDICTABLE>
    c1cc:	strmi	r8, [sl], -r1, lsr #19
    c1d0:			; <UNDEFINED> instruction: 0x3708f8df
    c1d4:	movwls	r5, #35051	; 0x88eb
    c1d8:	bllt	12e624c <full_module_path@@Base+0x126cce4>
    c1dc:			; <UNDEFINED> instruction: 0x0018f8d8
    c1e0:	ldrbtmi	pc, [r0], -r1, lsl #8	; <UNPREDICTABLE>
    c1e4:	usatcc	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    c1e8:	svcmi	0x0000f5b6
    c1ec:	svclt	0x0008900f
    c1f0:			; <UNDEFINED> instruction: 0xf8d82600
    c1f4:	andls	r0, lr, r8, lsr #32
    c1f8:	andge	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    c1fc:	ldrd	pc, [r0], -sl
    c200:	mrcge	4, 0, APSR_nzcv, cr10, cr15, {1}
    c204:	svcmi	0x0080f5b6
    c208:	andhi	pc, r5, #0
    c20c:	svcmi	0x0020f5b6
    c210:	cfmvdhrge	mvd11, pc
    c214:	teqmi	r0, r1, lsl #8	; <UNPREDICTABLE>
    c218:	svcpl	0x0000f5b1
    c21c:	rscshi	pc, r1, #64	; 0x40
    c220:			; <UNDEFINED> instruction: 0x16c0f8df
    c224:	stmdapl	r8!, {r9, sl, sp}^
    c228:	tstcc	r1, r1, asr #26
    c22c:	str	r6, [r3], -r1, asr #10
    c230:	ldrbmi	r4, [r9], -r8, asr #12
    c234:	andscs	pc, r0, fp, asr #17
    c238:	blx	fe3c82e6 <full_module_path@@Base+0xfe34ed7e>
    c23c:	vmlal.s8	q9, d0, d0
    c240:	stmibhi	r2!, {r0, r1, r2, r3, r4, r8, r9, pc}
    c244:	bfi	r4, r1, (invalid: 12:9)
    c248:			; <UNDEFINED> instruction: 0x2700f8df
    c24c:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
    c250:			; <UNDEFINED> instruction: 0xf8dfb33a
    c254:	ldrbtmi	r1, [r9], #-1788	; 0xfffff904
    c258:			; <UNDEFINED> instruction: 0x2098f8d1
    c25c:	rsbsmi	pc, r0, #33554432	; 0x2000000
    c260:	svcpl	0x0080f5b2
    c264:			; <UNDEFINED> instruction: 0xf5b2bf18
    c268:	tstle	sl, r0, asr #30
    c26c:	svceq	0x001ef1be
    c270:	mrcge	7, 0, APSR_nzcv, cr6, cr15, {1}
    c274:	svceq	0x001bf1be
    c278:			; <UNDEFINED> instruction: 0x83aaf340
    c27c:	eoreq	lr, r8, #3424256	; 0x344000
    c280:	svceq	0x001ef1be
    c284:			; <UNDEFINED> instruction: 0xf446bf0c
    c288:	vst1.32	{d23-d25}, [r6], r0
    c28c:	vmov.i32	d22, #-2147483648	; 0x80000000
    c290:	vld4.8	{d2-d5}, [r2], fp
    c294:			; <UNDEFINED> instruction: 0xf022627f
    c298:	andeq	r0, r0, #-268435456	; 0xf0000000
    c29c:	eoreq	lr, r8, #3162112	; 0x304000
    c2a0:			; <UNDEFINED> instruction: 0xf1bee5fe
    c2a4:			; <UNDEFINED> instruction: 0xf73f0f1b
    c2a8:			; <UNDEFINED> instruction: 0xf8dfadfb
    c2ac:	andcs	r3, r0, r8, lsr #13
    c2b0:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    c2b4:	smlawteq	r8, r3, r9, lr
    c2b8:			; <UNDEFINED> instruction: 0xf8dfe5f2
    c2bc:	ldrbtmi	r3, [fp], #-1692	; 0xfffff964
    c2c0:	blcs	2a334 <fchmod@plt+0x23778>
    c2c4:	cfmvdhrge	mvd3, pc
    c2c8:	streq	pc, [r8], -r6, asr #32
    c2cc:	pkhtbcc	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    c2d0:	movwls	r5, #55531	; 0xd8eb
    c2d4:	cmnlt	r3, #1769472	; 0x1b0000
    c2d8:	pkhtbcs	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    c2dc:	pkhtbcc	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    c2e0:	ldrbtmi	r5, [fp], #-2217	; 0xfffff757
    c2e4:	ldrsbtcs	pc, [r4], r3	; <UNPREDICTABLE>
    c2e8:	bl	fe92631c <full_module_path@@Base+0xfe8acdb4>
    c2ec:	ldmdavs	r8, {r0, r1, r7, r8, r9}
    c2f0:	mulsle	r8, r0, r2
    c2f4:			; <UNDEFINED> instruction: 0x9670f8df
    c2f8:			; <UNDEFINED> instruction: 0x3608f8df
    c2fc:			; <UNDEFINED> instruction: 0xf8c944f9
    c300:	stmiapl	fp!, {r2, r4, r5, r7}^
    c304:	ldmiblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
    c308:			; <UNDEFINED> instruction: 0xf9a8f024
    c30c:	ldrbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    c310:	adcseq	pc, r8, r9, asr #17
    c314:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    c318:	svclt	0x00182b00
    c31c:	svclt	0x00182800
    c320:	strvs	pc, [r0], -r6, asr #8
    c324:			; <UNDEFINED> instruction: 0xf8dfe007
    c328:	ldrbtmi	r3, [fp], #-1604	; 0xfffff9bc
    c32c:	blcs	2a3a0 <fchmod@plt+0x237e4>
    c330:			; <UNDEFINED> instruction: 0xf046d0e0
    c334:			; <UNDEFINED> instruction: 0xf8df0610
    c338:	stmdavs	r2!, {r3, r4, r5, r9, sl, ip, sp}^
    c33c:			; <UNDEFINED> instruction: 0xf8d3447b
    c340:	addmi	r1, sl, #188	; 0xbc
    c344:			; <UNDEFINED> instruction: 0xf8c3bf18
    c348:			; <UNDEFINED> instruction: 0xf8df20bc
    c34c:	svclt	0x00083628
    c350:	streq	pc, [r0], r6, asr #32
    c354:	ldrdne	pc, [r0], -sl
    c358:	stmibhi	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}^
    c35c:	tstls	r4, pc, lsl #12
    c360:	ldrdeq	lr, [r6, -r3]
    c364:	strle	r0, [r1, #-1235]!	; 0xfffffb2d
    c368:	ldcle	15, cr2, [pc, #-120]	; c2f8 <fchmod@plt+0x573c>
    c36c:			; <UNDEFINED> instruction: 0xf4461c4a
    c370:	svclt	0x00085600
    c374:	svccc	0x00fff1b0
    c378:	mvnshi	pc, r0
    c37c:	ldrbls	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    c380:	ldmib	r9, {r0, r3, r4, r5, r6, r7, sl, lr}^
    c384:			; <UNDEFINED> instruction: 0xf021231a
    c388:	stmdavs	r3, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c38c:	movwls	r3, #27393	; 0x6b01
    c390:	strbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    c394:	teqhi	r0, #0, 2	; <UNPREDICTABLE>
    c398:			; <UNDEFINED> instruction: 0xf9b358eb
    c39c:	blcs	1841c <fchmod@plt+0x11860>
    c3a0:	rsbshi	pc, r6, #0, 6
    c3a4:	ldrdcc	pc, [r0], -sl
    c3a8:	ands	r9, lr, r4, lsl #6
    c3ac:	svclt	0x00081c4b
    c3b0:	svccc	0x00fff1b0
    c3b4:	bicshi	pc, lr, r0
    c3b8:	blcs	772fd0 <full_module_path@@Base+0x6f9a68>
    c3bc:			; <UNDEFINED> instruction: 0xf8dfdcde
    c3c0:	ldrbtmi	ip, [ip], #1472	; 0x5c0
    c3c4:	teqcs	r0, #220, 18	; 0x370000
    c3c8:	svclt	0x000f428b
    c3cc:	stmib	ip, {r1, r7, r9, lr}^
    c3d0:			; <UNDEFINED> instruction: 0xf04f0130
    c3d4:	movwls	r3, #25599	; 0x63ff
    c3d8:	blls	1407fc <full_module_path@@Base+0xc7294>
    c3dc:			; <UNDEFINED> instruction: 0xf04f2b1b
    c3e0:	svclt	0x00c833ff
    c3e4:	strvs	pc, [r0], r6, asr #8
    c3e8:	vst2.8	{d25-d28}, [r6], r6
    c3ec:			; <UNDEFINED> instruction: 0xf8df7600
    c3f0:	ldrbtmi	r1, [r9], #-1428	; 0xfffffa6c
    c3f4:	bcs	2a424 <fchmod@plt+0x23868>
    c3f8:	movthi	pc, #40960	; 0xa000	; <UNPREDICTABLE>
    c3fc:	bvc	fe447c64 <full_module_path@@Base+0xfe3ce6fc>
    c400:	blls	9880c <full_module_path@@Base+0x1f2a4>
    c404:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c408:			; <UNDEFINED> instruction: 0xf1b9e00a
    c40c:			; <UNDEFINED> instruction: 0xf0000fff
    c410:			; <UNDEFINED> instruction: 0xf8118182
    c414:			; <UNDEFINED> instruction: 0xf1092b01
    c418:	bcs	e824 <fchmod@plt+0x7c68>
    c41c:	orrshi	pc, r9, r0
    c420:			; <UNDEFINED> instruction: 0xf8134618
    c424:	ldrmi	ip, [r4, #2817]	; 0xb01
    c428:	andls	sp, r9, pc, ror #1
    c42c:	stmib	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c430:	bvc	fe447c58 <full_module_path@@Base+0xfe3ce6f0>
    c434:			; <UNDEFINED> instruction: 0xf1b94602
    c438:			; <UNDEFINED> instruction: 0xf0400f00
    c43c:	bcs	fffeca14 <full_module_path@@Base+0xfff734ac>
    c440:	cmphi	r0, r0, asr #4	; <UNPREDICTABLE>
    c444:			; <UNDEFINED> instruction: 0xf0469b04
    c448:	blcs	6cdd50 <full_module_path@@Base+0x6547e8>
    c44c:	msrhi	(UNDEF: 59), r0
    c450:	svcmi	0x007ff416
    c454:			; <UNDEFINED> instruction: 0xf040920f
    c458:			; <UNDEFINED> instruction: 0xf0068191
    c45c:	movwls	r0, #17184	; 0x4320
    c460:	movteq	pc, #6	; <UNPREDICTABLE>
    c464:	beq	fe447ccc <full_module_path@@Base+0xfe3ce764>
    c468:			; <UNDEFINED> instruction: 0x461fb2f1
    c46c:	cdp2	0, 7, cr15, cr14, cr0, {1}
    c470:	bls	3f3088 <full_module_path@@Base+0x379b20>
    c474:			; <UNDEFINED> instruction: 0xf0402b00
    c478:	svccs	0x000080e6
    c47c:	rschi	pc, lr, r0
    c480:	ldrdcc	pc, [r0], -sl
    c484:	mrc	6, 0, r4, cr8, cr1, {0}
    c488:	blcs	74eed0 <full_module_path@@Base+0x6d5968>
    c48c:	vhsub.u8	d9, d0, d4
    c490:			; <UNDEFINED> instruction: 0xf02081a5
    c494:	bls	14b608 <full_module_path@@Base+0xd20a0>
    c498:	beq	fe447d00 <full_module_path@@Base+0xfe3ce798>
    c49c:			; <UNDEFINED> instruction: 0xf01f9909
    c4a0:	blls	1cbaf4 <full_module_path@@Base+0x15258c>
    c4a4:	vqdmlsl.s<illegal width 8>	q1, d0, d0
    c4a8:	stmibhi	r0!, {r3, r6, r8, pc}^
    c4ac:	stmiavs	r2!, {r8, r9, sp}
    c4b0:	strle	r0, [pc, #-1415]	; bf31 <fchmod@plt+0x5375>
    c4b4:	strne	pc, [r0], #2271	; 0x8df
    c4b8:	stmdapl	r9!, {r6, r7, sl}^
    c4bc:	b	1be64e8 <full_module_path@@Base+0x1b6cf80>
    c4c0:	b	13cc8cc <full_module_path@@Base+0x1353364>
    c4c4:	svclt	0x00480181
    c4c8:	stmdapl	r0!, {r2, r8, fp, ip, sp}^
    c4cc:	ldmdane	r2, {r8, sp}^
    c4d0:	movweq	lr, #15168	; 0x3b40
    c4d4:	ldrdne	pc, [r0], -sl
    c4d8:	vmul.p8	d2, d0, d13
    c4dc:	mnfep	f0, f7
    c4e0:			; <UNDEFINED> instruction: 0xf0200a90
    c4e4:	ldrteq	pc, [r3], -pc, ror #26	; <UNPREDICTABLE>
    c4e8:			; <UNDEFINED> instruction: 0xf8dfd411
    c4ec:			; <UNDEFINED> instruction: 0xf8da349c
    c4f0:	ldrbtmi	r2, [fp], #-0
    c4f4:			; <UNDEFINED> instruction: 0xf8d32a1d
    c4f8:	vqadd.u8	d17, d16, d28
    c4fc:	andcs	r8, r4, sp, ror r1
    c500:	andls	r1, r0, fp, asr #15
    c504:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx10
    c508:			; <UNDEFINED> instruction: 0xf0200a90
    c50c:	ldrteq	pc, [r7], #3297	; 0xce1	; <UNPREDICTABLE>
    c510:	stmibhi	r1!, {r4, r8, sl, ip, lr, pc}^
    c514:	orrpl	pc, r0, r1, lsl r4	; <UNPREDICTABLE>
    c518:			; <UNDEFINED> instruction: 0xf8dfd008
    c51c:			; <UNDEFINED> instruction: 0xf06f241c
    c520:	stmiapl	sl!, {r6, r8, r9, lr}
    c524:	bne	fe6e6574 <full_module_path@@Base+0xfe66d00c>
    c528:	eorne	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    c52c:	beq	fe447d94 <full_module_path@@Base+0xfe3ce82c>
    c530:	ldc2l	0, cr15, [r0], #-128	; 0xffffff80
    c534:			; <UNDEFINED> instruction: 0xf14007b0
    c538:	blls	32ca18 <full_module_path@@Base+0x2b34b0>
    c53c:	tstlt	fp, #1769472	; 0x1b0000
    c540:	strtle	r0, [r1], #-1841	; 0xfffff8cf
    c544:	strbls	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    c548:	ldrdcc	pc, [r0], -sl
    c54c:	mrc	4, 0, r4, cr8, cr9, {7}
    c550:	blcs	74ef98 <full_module_path@@Base+0x6d5a30>
    c554:	ldrdne	pc, [ip], r9	; <UNPREDICTABLE>
    c558:	orrhi	pc, pc, r0, asr #6
    c55c:	mrrc2	0, 2, pc, sl, cr0	; <UNPREDICTABLE>
    c560:	ldrle	r0, [r1, #-1394]	; 0xfffffa8e
    c564:	ldrsbteq	pc, [r0], r9	; <UNPREDICTABLE>
    c568:	stmdb	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c56c:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx2
    c570:	sbcslt	r0, r1, #144, 20	; 0x90000
    c574:			; <UNDEFINED> instruction: 0xf0209204
    c578:	mrc	13, 0, APSR_nzcv, cr8, cr9, {7}
    c57c:	bls	10efc4 <full_module_path@@Base+0x95a5c>
    c580:	ldrsbtne	pc, [r0], r9	; <UNPREDICTABLE>
    c584:	stc2	0, cr15, [r0, #-124]!	; 0xffffff84
    c588:	ldmdavs	fp, {r0, r2, r3, r8, r9, fp, ip, pc}
    c58c:	usateq	fp, #19, fp, lsl #6
    c590:			; <UNDEFINED> instruction: 0xf8dfd421
    c594:			; <UNDEFINED> instruction: 0xf8da93fc
    c598:	ldrbtmi	r3, [r9], #0
    c59c:	beq	fe447e04 <full_module_path@@Base+0xfe3ce89c>
    c5a0:			; <UNDEFINED> instruction: 0xf8d92b1d
    c5a4:	vqadd.u8	d17, d16, d20
    c5a8:			; <UNDEFINED> instruction: 0xf0208165
    c5ac:	ldreq	pc, [r7, #-3123]!	; 0xfffff3cd
    c5b0:			; <UNDEFINED> instruction: 0xf8d9d511
    c5b4:			; <UNDEFINED> instruction: 0xf7fa00b8
    c5b8:	strmi	lr, [r2], -r0, lsl #18
    c5bc:	beq	fe447e24 <full_module_path@@Base+0xfe3ce8bc>
    c5c0:	andls	fp, r4, #268435469	; 0x1000000d
    c5c4:	ldc2l	0, cr15, [r2, #128]	; 0x80
    c5c8:	beq	fe447e30 <full_module_path@@Base+0xfe3ce8c8>
    c5cc:			; <UNDEFINED> instruction: 0xf8d99a04
    c5d0:			; <UNDEFINED> instruction: 0xf01f10b8
    c5d4:	blls	30b9c0 <full_module_path@@Base+0x292458>
    c5d8:	blcs	2664c <fchmod@plt+0x1fa90>
    c5dc:	blmi	ffb8070c <full_module_path@@Base+0xffb071a4>
    c5e0:			; <UNDEFINED> instruction: 0xf8d3447b
    c5e4:	vst4.32	{d3-d6}, [r3 :64], r8
    c5e8:			; <UNDEFINED> instruction: 0xf5b34330
    c5ec:	svclt	0x00085f00
    c5f0:	ldrdcs	pc, [r0], -sl
    c5f4:	bcs	700af4 <full_module_path@@Base+0x68758c>
    c5f8:	ldcge	7, cr15, [r9], #252	; 0xfc
    c5fc:			; <UNDEFINED> instruction: 0xf1400770
    c600:	blls	ecd64 <full_module_path@@Base+0x737fc>
    c604:			; <UNDEFINED> instruction: 0xf43f2b00
    c608:	cdp	12, 1, cr10, cr8, cr3, {7}
    c60c:	stmdbls	r3, {r4, r7, r9, fp}
    c610:	blx	fe74869a <full_module_path@@Base+0xfe6cf132>
    c614:	ldmibmi	r3!, {r1, r3, r4, r6, r7, sp, lr, pc}
    c618:	svceq	0x001df1be
    c61c:	stmdapl	r8!, {r1, r2, r5, r6, r7, r8, fp, pc}^
    c620:			; <UNDEFINED> instruction: 0xf1016cc1
    c624:	strbvs	r0, [r1], #257	; 0x101
    c628:	ldrbeq	sp, [r1, -r0, lsr #26]!
    c62c:			; <UNDEFINED> instruction: 0xf016d41e
    c630:	vmax.f32	q8, q0, q0
    c634:	svclt	0x00081601
    c638:	strvc	pc, [r0], pc, asr #8
    c63c:	bllt	fff4a640 <full_module_path@@Base+0xffed10d8>
    c640:	blx	84a636 <full_module_path@@Base+0x7d10ce>
    c644:	mrc	5, 0, lr, cr8, cr11, {3}
    c648:	blx	17cf090 <full_module_path@@Base+0x1755b28>
    c64c:	andls	pc, r4, #1073741858	; 0x40000022
    c650:	stc2	0, cr15, [ip, #128]	; 0x80
    c654:	svccs	0x00009a04
    c658:	svcge	0x0012f47f
    c65c:	mrc	2, 0, fp, cr8, cr1, {6}
    c660:	andls	r0, r4, #144, 20	; 0x90000
    c664:	stc2	0, cr15, [r2, #128]	; 0x80
    c668:	ldr	r9, [r5, -r4, lsl #20]
    c66c:	streq	pc, [r1], -r6
    c670:	bllt	ff8ca674 <full_module_path@@Base+0xff85110c>
    c674:	stmiapl	fp!, {r0, r2, r4, r5, r7, r8, r9, fp, lr}^
    c678:	blcs	266ec <fchmod@plt+0x1fb30>
    c67c:	cfstrsge	mvf15, [r4], #252	; 0xfc
    c680:	ldrbtmi	r4, [fp], #-3013	; 0xfffff43b
    c684:			; <UNDEFINED> instruction: 0x3098f8d3
    c688:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    c68c:	svcpl	0x0080f5b3
    c690:			; <UNDEFINED> instruction: 0xf5b3bf18
    c694:			; <UNDEFINED> instruction: 0xf47f4f40
    c698:			; <UNDEFINED> instruction: 0xf8daac97
    c69c:	bcs	7946a4 <full_module_path@@Base+0x71b13c>
    c6a0:	ldcge	7, cr15, [r2], {63}	; 0x3f
    c6a4:			; <UNDEFINED> instruction: 0xf016e7a7
    c6a8:	strdle	r0, [ip, -pc]
    c6ac:	ldrbtmi	r4, [fp], #-3003	; 0xfffff445
    c6b0:			; <UNDEFINED> instruction: 0x3098f8d3
    c6b4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    c6b8:	svcmi	0x0080f5b3
    c6bc:	movtcs	fp, #3852	; 0xf0c
    c6c0:	tstmi	lr, #67108864	; 0x4000000
    c6c4:	mrc	2, 0, fp, cr8, cr1, {7}
    c6c8:	andls	r0, r4, #144, 20	; 0x90000
    c6cc:	stc2l	0, cr15, [lr, #-128]	; 0xffffff80
    c6d0:	subeq	pc, r0, #6
    c6d4:	nopeq	{6}
    c6d8:	bls	11df3c <full_module_path@@Base+0xa49d4>
    c6dc:			; <UNDEFINED> instruction: 0xf43f2b00
    c6e0:	ldr	sl, [r0, ip, asr #29]!
    c6e4:	blcs	6f32fc <full_module_path@@Base+0x679d94>
    c6e8:	mcrcs	13, 0, sp, cr0, cr13, {6}
    c6ec:	mrcge	4, 5, APSR_nzcv, cr0, cr15, {3}
    c6f0:	andls	r4, r4, #175104	; 0x2ac00
    c6f4:			; <UNDEFINED> instruction: 0xf8d3447b
    c6f8:	vst4.32	{d3-d6}, [r3 :64], r8
    c6fc:			; <UNDEFINED> instruction: 0xf5b34370
    c700:			; <UNDEFINED> instruction: 0xf0004f80
    c704:	mnf<illegal precision>p	f0, #2.0
    c708:			; <UNDEFINED> instruction: 0x21010a90
    c70c:	stc2	0, cr15, [lr, #-128]!	; 0xffffff80
    c710:	bls	115f1c <full_module_path@@Base+0x9c9b4>
    c714:	stmdals	r9, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
    c718:	bvc	fe447f40 <full_module_path@@Base+0xfe3ce9d8>
    c71c:	strdls	r3, [r9], -fp
    c720:	stmda	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c724:			; <UNDEFINED> instruction: 0xf0464602
    c728:	str	r0, [r8], r0, lsr #12
    c72c:	mufe	f2, f0, f3
    c730:			; <UNDEFINED> instruction: 0x91000a90
    c734:	blx	ff3487be <full_module_path@@Base+0xff2cf256>
    c738:			; <UNDEFINED> instruction: 0xf8dde6d5
    c73c:	mrc	0, 0, r9, cr8, cr8, {0}
    c740:			; <UNDEFINED> instruction: 0x46490a90
    c744:	blx	19c87ce <full_module_path@@Base+0x194f266>
    c748:	ldrmi	r9, [r1, #2574]	; 0xa0e
    c74c:	mcrge	6, 5, pc, cr13, cr15, {7}	; <UNPREDICTABLE>
    c750:	blls	c5934 <full_module_path@@Base+0x4c3cc>
    c754:	bvc	fe447f7c <full_module_path@@Base+0xfe3cea14>
    c758:	strteq	pc, [r0], -r6, asr #32
    c75c:	movwls	r4, #37963	; 0x944b
    c760:			; <UNDEFINED> instruction: 0xf7fa4618
    c764:	strmi	lr, [r2], -sl, lsr #16
    c768:			; <UNDEFINED> instruction: 0xf027e669
    c76c:	ldrdhi	pc, [r0, r5]!
    c770:	blt	fe18a774 <full_module_path@@Base+0xfe11120c>
    c774:	mvnscc	pc, #79	; 0x4f
    c778:	ldrt	r9, [r8], -r6, lsl #6
    c77c:	stceq	0, cr15, [r4], {70}	; 0x46
    c780:	nopeq	{6}
    c784:			; <UNDEFINED> instruction: 0xf0069304
    c788:	cdp	3, 1, cr0, cr8, cr0, {2}
    c78c:	blx	7cf1d4 <full_module_path@@Base+0x755c6c>
    c790:	ldrmi	pc, [pc], -ip, lsl #3
    c794:			; <UNDEFINED> instruction: 0xf0204666
    c798:	blls	14b26c <full_module_path@@Base+0xd1d04>
    c79c:	blcs	32fe0 <fchmod@plt+0x2c424>
    c7a0:	mcrge	4, 3, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    c7a4:	blmi	20064e8 <full_module_path@@Base+0x1f8cf80>
    c7a8:	beq	fe448010 <full_module_path@@Base+0xfe3ceaa8>
    c7ac:			; <UNDEFINED> instruction: 0xf8d3447b
    c7b0:			; <UNDEFINED> instruction: 0xf0201098
    c7b4:	strb	pc, [r0], fp, asr #21	; <UNPREDICTABLE>
    c7b8:	ldrdcc	pc, [r0], -sl
    c7bc:			; <UNDEFINED> instruction: 0xf77f2b1d
    c7c0:	cdp	15, 1, cr10, cr8, cr4, {1}
    c7c4:	stmdbls	r3, {r4, r7, r9, fp}
    c7c8:	blx	948852 <full_module_path@@Base+0x8cf2ea>
    c7cc:	beq	fe448034 <full_module_path@@Base+0xfe3ceacc>
    c7d0:	stmdbls	sl, {r0, r1, r9, fp, ip, pc}
    c7d4:	blx	ffe4885a <full_module_path@@Base+0xffdcf2f2>
    c7d8:	bllt	ffeca7dc <full_module_path@@Base+0xffe51274>
    c7dc:	blx	6c8866 <full_module_path@@Base+0x64f2fe>
    c7e0:	ldrb	r9, [r9], -r4, lsl #20
    c7e4:	movwls	sl, #39736	; 0x9b38
    c7e8:			; <UNDEFINED> instruction: 0x4620ab37
    c7ec:	ldrmi	r9, [r9], -r2, lsl #6
    c7f0:			; <UNDEFINED> instruction: 0xf9bef7ff
    c7f4:	blt	ffd8a7f8 <full_module_path@@Base+0xffd11290>
    c7f8:	beq	fe448060 <full_module_path@@Base+0xfe3ceaf8>
    c7fc:	blx	fe9c8884 <full_module_path@@Base+0xfe94f31c>
    c800:			; <UNDEFINED> instruction: 0xf5b6e685
    c804:	svclt	0x00185f80
    c808:	svcmi	0x0040f5b6
    c80c:	strcs	fp, [r1], -ip, lsl #30
    c810:			; <UNDEFINED> instruction: 0xf47f2600
    c814:	ldmdbmi	r3!, {r0, r4, r8, r9, fp, sp, pc}
    c818:	stmdapl	r8!, {r9, sl, sp}^
    c81c:	smlabbcc	r1, r1, sp, r6
    c820:			; <UNDEFINED> instruction: 0xf7ff6581
    c824:	ldmib	sp, {r0, r3, r8, r9, fp, ip, sp, pc}^
    c828:			; <UNDEFINED> instruction: 0xf8d90104
    c82c:	vld4.32	{d3-d6}, [r1 :128], r8
    c830:	vmvn.i32	q11, #36608	; 0x00008f00
    c834:			; <UNDEFINED> instruction: 0xf0222c0b
    c838:	stmib	r9, {r0, r1, r2, r3, r9}^
    c83c:	b	108cce4 <full_module_path@@Base+0x101377c>
    c840:	addsmi	r0, sl, #12, 4	; 0xc0000000
    c844:			; <UNDEFINED> instruction: 0xf8c9bf14
    c848:	vst4.32	{d18-d21}, [r6 :128], r8
    c84c:			; <UNDEFINED> instruction: 0xf1be7680
    c850:			; <UNDEFINED> instruction: 0xf73f0f1d
    c854:	ldmib	sp, {r0, r2, r5, r8, r9, fp, sp, pc}^
    c858:	bleq	ccc70 <full_module_path@@Base+0x53708>
    c85c:	b	10f936c <full_module_path@@Base+0x107fe04>
    c860:			; <UNDEFINED> instruction: 0xf0235301
    c864:	tstmi	r3, #-67108861	; 0xfc000003
    c868:	svclt	0x00982bff
    c86c:	strvs	pc, [r0], -r6, asr #8
    c870:	bllt	5ca874 <full_module_path@@Base+0x55130c>
    c874:	blx	1ac88fc <full_module_path@@Base+0x1a4f394>
    c878:			; <UNDEFINED> instruction: 0xf020e6ad
    c87c:	str	pc, [r3], r7, ror #20
    c880:	stmiapl	sl!, {r1, r5, r8, r9, fp, lr}^
    c884:			; <UNDEFINED> instruction: 0xf0436813
    c888:	andsvs	r0, r3, r1, lsl #6
    c88c:	bllt	164a890 <full_module_path@@Base+0x15d1328>
    c890:	blx	ff6488a6 <full_module_path@@Base+0xff5cf33e>
    c894:	movwne	lr, #59869	; 0xe9dd
    c898:	strmi	r4, [r2], -fp, lsl #8
    c89c:	addmi	r9, r8, #393216	; 0x60000
    c8a0:	rscshi	pc, lr, r0, lsl #5
    c8a4:	ldrbtmi	r4, [r9], #-2368	; 0xfffff6c0
    c8a8:	andcs	r9, r2, r1, lsl #2
    c8ac:	tstls	r0, r6, lsl #18
    c8b0:	ldrbtmi	r4, [r9], #-2366	; 0xfffff6c2
    c8b4:	stc2	0, cr15, [r0], #84	; 0x54
    c8b8:	svclt	0x0000e574
    c8bc:	andeq	sl, r5, r4, lsr #26
    c8c0:	andeq	r0, r0, ip, lsr #7
    c8c4:	strdeq	sl, [r5], -r0
    c8c8:	andeq	r0, r0, r8, asr #8
    c8cc:	ldrdeq	r0, [r0], -ip
    c8d0:	andeq	r0, r0, r8, asr r4
    c8d4:	andeq	r0, r0, r4, ror r3
    c8d8:	andeq	r0, r0, ip, asr #7
    c8dc:	andeq	r0, r0, ip, lsl #7
    c8e0:	andeq	r0, r0, ip, lsr #8
    c8e4:	andeq	r0, r0, r4, asr #7
    c8e8:	muleq	r5, r8, r3
    c8ec:	andeq	r0, r0, r4, lsr #12
    c8f0:	andeq	sp, r5, r0, ror r3
    c8f4:	andeq	r0, r0, r8, ror #9
    c8f8:	andeq	r0, r0, r8, ror #8
    c8fc:	andeq	sp, r5, sl, lsl r3
    c900:	strdeq	sp, [r5], -lr
    c904:	andeq	r0, r0, r0, lsr #6
    c908:	andeq	r0, r0, ip, asr #11
    c90c:	andeq	r0, r0, r0, ror #12
    c910:	andeq	r9, r3, r6, lsr fp
    c914:	strdeq	sl, [r5], -r4
    c918:	andeq	sp, r5, r0, ror #4
    c91c:	andeq	fp, r5, r0, lsr r0
    c920:	ldrdeq	sp, [r5], -r4
    c924:	andeq	r0, r0, r8, lsl #10
    c928:			; <UNDEFINED> instruction: 0x0005d1bc
    c92c:	andeq	r0, r0, r4, lsl #8
    c930:	andeq	r3, r6, ip, ror #4
    c934:	andeq	sp, r5, lr, ror r1
    c938:	andeq	r0, r0, r8, lsl #13
    c93c:	andeq	r0, r0, r4, asr r5
    c940:	andeq	r0, r0, r0, asr #11
    c944:	andeq	sp, r5, sl, asr #1
    c948:	andeq	r9, r3, sl, lsl #23
    c94c:	muleq	r0, ip, r5
    c950:	andeq	ip, r5, lr, ror pc
    c954:	andeq	ip, r5, r2, lsr #30
    c958:	strdeq	r2, [r6], -sl
    c95c:	andeq	r0, r0, r0, ror r4
    c960:	andeq	r0, r0, r4, lsr #6
    c964:	strdeq	ip, [r5], -r2
    c968:	ldrdeq	ip, [r5], -r8
    c96c:	andeq	r2, r6, lr, lsl #31
    c970:	muleq	r5, r8, lr
    c974:	andeq	sl, r5, ip, lsr #25
    c978:	andeq	ip, r5, r4, asr lr
    c97c:	andeq	r0, r0, r0, lsl #11
    c980:	andeq	ip, r5, r2, lsl lr
    c984:	andeq	r2, r6, r6, asr #29
    c988:	andeq	ip, r5, r2, ror #25
    c98c:	andeq	ip, r5, r8, lsl #25
    c990:	andeq	ip, r5, sl, lsr ip
    c994:	strdeq	ip, [r5], -r4
    c998:	andeq	ip, r5, r2, asr fp
    c99c:	andeq	ip, r5, r6, lsr #22
    c9a0:	andeq	ip, r5, r0, ror #21
    c9a4:	andeq	ip, r5, r8, lsr #20
    c9a8:	andeq	r9, r3, lr, ror r1
    c9ac:	andeq	r9, r3, r2, asr #4
    c9b0:			; <UNDEFINED> instruction: 0xee184b53
    c9b4:	ldrbtmi	r0, [fp], #-2704	; 0xfffff570
    c9b8:	ldrdne	pc, [r0], r3	; <UNPREDICTABLE>
    c9bc:			; <UNDEFINED> instruction: 0xf9c6f020
    c9c0:	bllt	ca9c4 <full_module_path@@Base+0x5145c>
    c9c4:	beq	fe44822c <full_module_path@@Base+0xfe3cecc4>
    c9c8:	blx	948a50 <full_module_path@@Base+0x8cf4e8>
    c9cc:	blt	fff4a9d0 <full_module_path@@Base+0xffed1468>
    c9d0:	streq	pc, [r4], -r6, asr #32
    c9d4:	blt	194a9d8 <full_module_path@@Base+0x18d1470>
    c9d8:	cdp	14, 1, cr4, cr8, cr10, {2}
    c9dc:	ldrbtmi	r0, [lr], #-2704	; 0xfffff570
    c9e0:	ldrdne	pc, [r0], #134	; 0x86
    c9e4:			; <UNDEFINED> instruction: 0xf0203101
    c9e8:	mrc	9, 0, APSR_nzcv, cr8, cr1, {5}
    c9ec:			; <UNDEFINED> instruction: 0x6eb10a90
    c9f0:			; <UNDEFINED> instruction: 0xf9acf020
    c9f4:	bllt	28a9f8 <full_module_path@@Base+0x211490>
    c9f8:	andne	lr, lr, #3620864	; 0x374000
    c9fc:	strpl	pc, [r0], r6, asr #8
    ca00:	ldrmi	r4, [r7], -sl, lsl #8
    ca04:	andvs	r3, r2, r1, lsl #4
    ca08:			; <UNDEFINED> instruction: 0xf9b358eb
    ca0c:	blcs	98a8c <full_module_path@@Base+0x1f524>
    ca10:	stclge	7, cr15, [r8], {127}	; 0x7f
    ca14:	blx	5c8a2a <full_module_path@@Base+0x54f4c2>
    ca18:	movwcs	r4, #2363	; 0x93b
    ca1c:			; <UNDEFINED> instruction: 0x461a4479
    ca20:	beq	448248 <full_module_path@@Base+0x3cece0>
    ca24:	ldrdeq	lr, [r6, -r1]
    ca28:	blx	ff848af0 <full_module_path@@Base+0xff7cf588>
    ca2c:	ldrmi	r2, [sl], -r0, lsl #6
    ca30:	ldmib	r9, {r2, r7, r9, sl, lr}^
    ca34:	usatmi	r0, #1, sl, lsl #2
    ca38:	blx	ff648b00 <full_module_path@@Base+0xff5cf598>
    ca3c:			; <UNDEFINED> instruction: 0x463b4933
    ca40:	bcs	4482a8 <full_module_path@@Base+0x3ced40>
    ca44:			; <UNDEFINED> instruction: 0xf8cd4479
    ca48:	andls	r9, r1, r0
    ca4c:			; <UNDEFINED> instruction: 0xf0152002
    ca50:			; <UNDEFINED> instruction: 0xf8dafbd3
    ca54:	movwls	r3, #16384	; 0x4000
    ca58:	cdp	4, 1, cr14, cr8, cr7, {6}
    ca5c:			; <UNDEFINED> instruction: 0x21040a90
    ca60:			; <UNDEFINED> instruction: 0xf94ef020
    ca64:	bls	11627c <full_module_path@@Base+0x9cd14>
    ca68:	blmi	a86250 <full_module_path@@Base+0xa0cce8>
    ca6c:	beq	fe4482d4 <full_module_path@@Base+0xfe3ced6c>
    ca70:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    ca74:	andcc	r2, r1, #48, 6	; 0xc0000000
    ca78:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    ca7c:	blx	fe8c8b04 <full_module_path@@Base+0xfe84f59c>
    ca80:	blt	feecaa84 <full_module_path@@Base+0xfee5151c>
    ca84:	beq	fe4482ec <full_module_path@@Base+0xfe3ced84>
    ca88:			; <UNDEFINED> instruction: 0xf960f020
    ca8c:	blt	fe74aa90 <full_module_path@@Base+0xfe6d1528>
    ca90:	ldrmi	r9, [r1], r2, lsl #30
    ca94:			; <UNDEFINED> instruction: 0xf7f94638
    ca98:			; <UNDEFINED> instruction: 0x9709ee90
    ca9c:	strb	r4, [lr], #1538	; 0x602
    caa0:	ldrbtmi	r4, [r9], #-2332	; 0xfffff6e4
    caa4:			; <UNDEFINED> instruction: 0xf020e700
    caa8:			; <UNDEFINED> instruction: 0xf8daf9b5
    caac:	ldmib	r9, {sp}^
    cab0:			; <UNDEFINED> instruction: 0xf7ff0c28
    cab4:	blmi	63b494 <full_module_path@@Base+0x5c1f2c>
    cab8:	stcls	6, cr4, [r2], {32}
    cabc:	strtmi	r5, [r1], -sl, ror #17
    cac0:			; <UNDEFINED> instruction: 0xf0436813
    cac4:	andsvs	r0, r3, r1, lsl #6
    cac8:			; <UNDEFINED> instruction: 0xf852f7ff
    cacc:	blx	feec8ae0 <full_module_path@@Base+0xfee4f578>
    cad0:	strtmi	r4, [r0], -r2, lsl #12
    cad4:			; <UNDEFINED> instruction: 0xf00f9203
    cad8:	andls	pc, r2, r5, lsl #31
    cadc:	mrc	7, 4, APSR_nzcv, cr4, cr9, {7}
    cae0:			; <UNDEFINED> instruction: 0xf7f96800
    cae4:	stmdbmi	sp, {r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    cae8:	andcc	lr, r2, #3620864	; 0x374000
    caec:	andls	r4, r0, r9, ror r4
    caf0:			; <UNDEFINED> instruction: 0xf0152001
    caf4:			; <UNDEFINED> instruction: 0xf7fffb81
    caf8:			; <UNDEFINED> instruction: 0xf7f9ba23
    cafc:	svclt	0x0000ecc2
    cb00:	andeq	ip, r5, lr, lsl r8
    cb04:	strdeq	ip, [r5], -r6
    cb08:	andeq	sl, r5, r8, ror #11
    cb0c:	andeq	r9, r3, r0, lsr #6
    cb10:	andeq	ip, r5, r4, ror #14
    cb14:	andeq	r3, r4, r2, asr #16
    cb18:	andeq	r0, r0, r0, ror #12
    cb1c:	strheq	r9, [r3], -r0
    cb20:	svcmi	0x00f0e92d
    cb24:			; <UNDEFINED> instruction: 0xf8dfb093
    cb28:	cdpge	2, 0, cr10, cr15, cr4, {6}
    cb2c:			; <UNDEFINED> instruction: 0x46074cb0
    cb30:			; <UNDEFINED> instruction: 0x960344fa
    cb34:	ldrmi	r4, [r6], -r8, lsl #13
    cb38:	andmi	pc, r4, sl, asr r8	; <UNPREDICTABLE>
    cb3c:	bleq	48c80 <_IO_stdin_used@@Base+0x3408>
    cb40:	movwls	r4, #19884	; 0x4dac
    cb44:	muleq	r7, r4, r8
    cb48:	strls	r9, [r5], #-2819	; 0xfffff4fd
    cb4c:	bllt	47264 <_IO_stdin_used@@Base+0x19ec>
    cb50:	andeq	lr, r7, r3, lsl #17
    cb54:	andls	pc, r5, sl, asr r8	; <UNPREDICTABLE>
    cb58:			; <UNDEFINED> instruction: 0x3078f89d
    cb5c:	ldrdpl	pc, [r0], -r9
    cb60:	stccs	3, cr9, [r0, #-28]	; 0xffffffe4
    cb64:	blmi	fe940cfc <full_module_path@@Base+0xfe8c7794>
    cb68:	ldrbtmi	r9, [fp], #-2588	; 0xfffff5e4
    cb6c:	andls	r1, r8, #149504	; 0x24800
    cb70:	ldrdpl	pc, [ip], #131	; 0x83
    cb74:			; <UNDEFINED> instruction: 0xf855b135
    cb78:	ldclvs	12, cr1, [sl, #16]
    cb7c:			; <UNDEFINED> instruction: 0xf0004291
    cb80:			; <UNDEFINED> instruction: 0x465d8115
    cb84:	rsbsgt	pc, r4, #14614528	; 0xdf0000
    cb88:	blls	754b94 <full_module_path@@Base+0x6db62c>
    cb8c:	bmi	fe714f94 <full_module_path@@Base+0xfe69ba2c>
    cb90:	bleq	c08cd4 <full_module_path@@Base+0xb8f76c>
    cb94:	movteq	pc, #20515	; 0x5023	; <UNPREDICTABLE>
    cb98:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    cb9c:			; <UNDEFINED> instruction: 0xf85a9309
    cba0:	vst4.8	{d20-d23}, [pc], ip
    cba4:			; <UNDEFINED> instruction: 0xf6cf4370
    cba8:	strls	r7, [sp], #-1023	; 0xfffffc01
    cbac:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    cbb0:	stmdavs	r3!, {r1, r2, r8, r9, ip, pc}
    cbb4:	eorvs	r9, r0, ip, lsl #4
    cbb8:	ldmdavs	r3, {r1, r3, r8, r9, ip, pc}
    cbbc:	bls	724c04 <full_module_path@@Base+0x6ab69c>
    cbc0:	movwls	r9, #48132	; 0xbc04
    cbc4:	andsge	pc, r0, sp, asr #17
    cbc8:			; <UNDEFINED> instruction: 0xf8dd7011
    cbcc:	and	sl, r1, r4, lsr #32
    cbd0:	andlt	pc, r0, r4, lsl #17
    cbd4:			; <UNDEFINED> instruction: 0x212f1c60
    cbd8:	ldcl	7, cr15, [sl, #996]!	; 0x3e4
    cbdc:	stmdacs	r0, {r2, r9, sl, lr}
    cbe0:			; <UNDEFINED> instruction: 0xf04fd049
    cbe4:	andcs	r0, r2, #0, 6
    cbe8:	strbmi	r7, [r1], -r3, lsr #32
    cbec:	andls	r2, r1, #0, 6
    cbf0:			; <UNDEFINED> instruction: 0x46324638
    cbf4:	andge	pc, r0, sp, asr #17
    cbf8:			; <UNDEFINED> instruction: 0xf7ff3501
    cbfc:			; <UNDEFINED> instruction: 0xf8d9f805
    cc00:	cdpne	0, 0, cr2, cr3, cr0, {0}
    cc04:	movwcs	fp, #7960	; 0x1f18
    cc08:	svclt	0x00182a00
    cc0c:	blcs	15814 <fchmod@plt+0xec58>
    cc10:	stmibhi	r3, {r1, r2, r3, r4, r6, r7, ip, lr, pc}
    cc14:	andsmi	r9, r3, r6, lsl #20
    cc18:	svcmi	0x0080f5b3
    cc1c:			; <UNDEFINED> instruction: 0x4630d1d8
    cc20:	stcl	7, cr15, [sl, #996]	; 0x3e4
    cc24:	strmi	r4, [r1], -sl, lsr #12
    cc28:			; <UNDEFINED> instruction: 0xf00d4630
    cc2c:			; <UNDEFINED> instruction: 0xe7cffe7f
    cc30:	addsmi	r9, lr, #4, 22	; 0x1000
    cc34:	sbchi	pc, pc, r0, asr #32
    cc38:	addsmi	r9, lr, #28, 22	; 0x7000
    cc3c:	sbchi	pc, r4, r0
    cc40:			; <UNDEFINED> instruction: 0x46334a70
    cc44:			; <UNDEFINED> instruction: 0xf8dd9c04
    cc48:	ldrbtmi	lr, [sl], #-112	; 0xffffff90
    cc4c:	stmdbcs	pc!, {r0, r1, r2, sp, lr, pc}	; <UNPREDICTABLE>
    cc50:	svclt	0x00044611
    cc54:	strbtmi	r3, [r4], -r1, lsl #10
    cc58:			; <UNDEFINED> instruction: 0xf000459e
    cc5c:			; <UNDEFINED> instruction: 0xf812808e
    cc60:	ldrmi	r1, [ip], r1, lsl #22
    cc64:	bleq	8acb8 <full_module_path@@Base+0x11750>
    cc68:	rscsle	r4, r0, r1, lsl #5
    cc6c:	blls	731c84 <full_module_path@@Base+0x6b871c>
    cc70:	movwls	r1, #35739	; 0x8b9b
    cc74:	blls	286a94 <full_module_path@@Base+0x20d52c>
    cc78:	strbmi	r2, [r1], -r2, lsl #4
    cc7c:	ldrtmi	r9, [r2], -r1, lsl #4
    cc80:			; <UNDEFINED> instruction: 0xa010f8dd
    cc84:	strmi	r9, [r3], -r0, lsl #6
    cc88:			; <UNDEFINED> instruction: 0xf7fe4638
    cc8c:			; <UNDEFINED> instruction: 0xf8d9ffbd
    cc90:	blcs	18c98 <fchmod@plt+0x120dc>
    cc94:	teqlt	r0, r9, ror r0
    cc98:	vst2.32	{d8,d10}, [r3], r3
    cc9c:			; <UNDEFINED> instruction: 0xf5b34370
    cca0:	svclt	0x00184f80
    cca4:	blmi	1614cac <full_module_path@@Base+0x159b744>
    cca8:			; <UNDEFINED> instruction: 0xf8c3447b
    ccac:	ldmdami	r7, {r2, r3, r6, r7}^
    ccb0:	vst1.8	{d20-d22}, [pc :256], r1
    ccb4:	ldrbtmi	r5, [r8], #-640	; 0xfffffd80
    ccb8:			; <UNDEFINED> instruction: 0xf95af030
    ccbc:	eorcs	r9, pc, #28, 18	; 0x70000
    ccc0:	andvc	r4, sl, r3, asr fp
    ccc4:	stmdbls	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    ccc8:	ldrdcs	pc, [r0], -r9
    cccc:	stmdbls	sl, {r3, r9, sl, lr}
    ccd0:	stmdbls	ip, {r0, sp, lr}
    ccd4:	stmdbls	fp, {r3, r9, sl, lr}
    ccd8:	stmdbls	r8, {r0, sp, lr}
    ccdc:	sbcsne	pc, r0, r3, asr #17
    cce0:	suble	r2, r1, r0, lsl #20
    cce4:	ldrdpl	pc, [ip], #131	; 0x83
    cce8:	eorsle	r2, sp, r0, lsl #26
    ccec:			; <UNDEFINED> instruction: 0xf64f9b1c
    ccf0:			; <UNDEFINED> instruction: 0xf6c377fc
    ccf4:	mrrcne	7, 15, r7, lr, cr15
    ccf8:			; <UNDEFINED> instruction: 0xf7f94630
    ccfc:	bmi	118827c <full_module_path@@Base+0x110ed14>
    cd00:			; <UNDEFINED> instruction: 0xf85a89eb
    cd04:	vaddl.u8	<illegal reg q12.5>, d3, d2
    cd08:	vmlal.u8	<illegal reg q9.5>, d3, d0
    cd0c:	ldrmi	r2, [r8], #832	; 0x340
    cd10:	ldrdcc	pc, [r0], -r9
    cd14:	bl	fe8d3908 <full_module_path@@Base+0xfe85a3a0>
    cd18:	strmi	r0, [r4], -r8, lsl #6
    cd1c:	eoreq	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    cd20:	tstcs	ip, r0, ror #18
    cd24:			; <UNDEFINED> instruction: 0xf7f92001
    cd28:	stmdacs	r0, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    cd2c:			; <UNDEFINED> instruction: 0xf8d9d04f
    cd30:	bne	fffd8d38 <full_module_path@@Base+0xfff5f7d0>
    cd34:	stmdaeq	r8, {r0, r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    cd38:	eoreq	pc, r8, r5, asr #16
    cd3c:			; <UNDEFINED> instruction: 0x23204a36
    cd40:	ldrbtmi	r2, [sl], #-260	; 0xfffffefc
    cd44:	stc2	0, cr15, [ip, #-64]!	; 0xffffffc0
    cd48:	mrscs	r2, R9_usr
    cd4c:	stcne	6, cr4, [r0], #20
    cd50:	ldc2	0, cr15, [r6, #64]	; 0x40
    cd54:	stmdacs	r0, {r3, r5, sp, lr}
    cd58:	blls	200e44 <full_module_path@@Base+0x1878dc>
    cd5c:	ldrtmi	r1, [r1], -r2, ror #24
    cd60:	blcc	8ad68 <full_module_path@@Base+0x11800>
    cd64:			; <UNDEFINED> instruction: 0xf904f030
    cd68:	ldm	r3, {r0, r1, r8, r9, fp, ip, pc}
    cd6c:	blls	14cd90 <full_module_path@@Base+0xd3828>
    cd70:	andeq	lr, r7, r3, lsl #17
    cd74:	pop	{r0, r1, r4, ip, sp, pc}
    cd78:	strls	r8, [r4], #-4080	; 0xfffff010
    cd7c:	blcs	2adb0 <fchmod@plt+0x241f4>
    cd80:	blcs	bfc9e8 <full_module_path@@Base+0xb83480>
    cd84:	svcge	0x0073f47f
    cd88:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    cd8c:	stmibhi	r3, {r0, r1, r2, r3, r7, ip, lr, pc}
    cd90:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    cd94:	svcmi	0x0080f5b3
    cd98:	ldrtmi	sp, [r0], -r9, lsl #3
    cd9c:	stc	7, cr15, [ip, #-996]	; 0xfffffc1c
    cda0:	strmi	r1, [r1], -sl, ror #24
    cda4:			; <UNDEFINED> instruction: 0xf00d4630
    cda8:	str	pc, [r0, r1, asr #27]
    cdac:	ldrsbcc	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
    cdb0:	addsmi	r9, r3, #8, 20	; 0x8000
    cdb4:	mcrge	4, 7, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    cdb8:			; <UNDEFINED> instruction: 0x46314818
    cdbc:			; <UNDEFINED> instruction: 0xf7f94478
    cdc0:	stmdacs	r0, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}
    cdc4:			; <UNDEFINED> instruction: 0xe6dcd092
    cdc8:	ldrbtmi	r4, [r9], #-2325	; 0xfffff6eb
    cdcc:	ldmdami	r5, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    cdd0:			; <UNDEFINED> instruction: 0xf0104478
    cdd4:	blmi	54c500 <full_module_path@@Base+0x4d2f98>
    cdd8:	rscvs	pc, r0, #1325400064	; 0x4f000000
    cddc:	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
    cde0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    cde4:			; <UNDEFINED> instruction: 0xf7f94478
    cde8:	svclt	0x0000eedc
    cdec:	andeq	r9, r5, r4, lsl lr
    cdf0:	andeq	r0, r0, r8, ror #7
    cdf4:	andeq	r0, r0, ip, asr #11
    cdf8:	andeq	ip, r5, sl, ror #12
    cdfc:	andeq	r0, r0, r4, lsl #13
    ce00:	ldrdeq	r0, [r0], -r4
    ce04:	andeq	r3, r6, lr, ror #12
    ce08:	andeq	ip, r5, ip, lsr #10
    ce0c:	andeq	r3, r6, r2, lsl #12
    ce10:	andeq	ip, r5, r0, lsl r5
    ce14:	andeq	r0, r0, r8, lsl #13
    ce18:	andeq	r9, r3, sl, rrx
    ce1c:	strdeq	r3, [r6], -ip
    ce20:	andeq	r3, r6, lr, ror #9
    ce24:	andeq	r8, r3, r8, asr #31
    ce28:	andeq	r9, r3, r0, lsr #5
    ce2c:	andeq	r8, r3, r6, lsl #22
    ce30:	andeq	r8, r3, r4, lsr #31
    ce34:	svcmi	0x00f0e92d
    ce38:	ldrmi	fp, [ip], -r3, lsl #1
    ce3c:	svcls	0x000c4605
    ce40:			; <UNDEFINED> instruction: 0xf107460e
    ce44:			; <UNDEFINED> instruction: 0xf81338ff
    ce48:	blcs	b98e70 <full_module_path@@Base+0xb1f908>
    ce4c:			; <UNDEFINED> instruction: 0xf04fbf18
    ce50:	tstle	ip, r0, lsl #18
    ce54:	svclt	0x00172f01
    ce58:	ldrtmi	r1, [r9], r3, ror #19
    ce5c:	stcls	8, cr15, [r2], {19}
    ce60:	stmdbeq	pc!, {r0, r3, r5, r7, r8, ip, sp, lr, pc}	; <UNPREDICTABLE>
    ce64:	blx	fee7cadc <full_module_path@@Base+0xfee03574>
    ce68:	b	140b494 <full_module_path@@Base+0x1391f2c>
    ce6c:	ldmibhi	r3, {r0, r3, r4, r6, r8, fp, ip}
    ce70:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    ce74:	svcmi	0x0080f5b3
    ce78:	andlt	sp, r3, r2
    ce7c:	svchi	0x00f0e8bd
    ce80:			; <UNDEFINED> instruction: 0xf01389d3
    ce84:	mvnsle	r0, r8, lsl #20
    ce88:			; <UNDEFINED> instruction: 0x46214610
    ce8c:	mrc2	7, 3, pc, cr0, cr14, {7}
    ce90:	rscsle	r2, r2, r0, lsl #16
    ce94:			; <UNDEFINED> instruction: 0xf7f94620
    ce98:	stmdacs	r1, {r4, r7, sl, fp, sp, lr, pc}
    ce9c:	stmdble	r6, {r0, r1, r7, r9, sl, lr}
    cea0:	stclpl	14, cr1, [r2], #268	; 0x10c
    cea4:	svclt	0x00042a2f
    cea8:	andge	pc, r3, r4, lsl #16
    ceac:			; <UNDEFINED> instruction: 0x4659469b
    ceb0:			; <UNDEFINED> instruction: 0xf00d4620
    ceb4:	blls	38c020 <full_module_path@@Base+0x312ab8>
    ceb8:			; <UNDEFINED> instruction: 0x46224631
    cebc:	ldrbmi	r9, [fp], -r0, lsl #6
    cec0:	strtmi	r4, [r8], -r2, lsl #13
    cec4:			; <UNDEFINED> instruction: 0xf80cf000
    cec8:			; <UNDEFINED> instruction: 0xf00c4650
    cecc:	movwcs	pc, #2053	; 0x805	; <UNPREDICTABLE>
    ced0:			; <UNDEFINED> instruction: 0xf1b955e3
    ced4:	sbcsle	r0, r0, r0, lsl #30
    ced8:			; <UNDEFINED> instruction: 0xf804232e
    cedc:	strb	r3, [ip, r8]
    cee0:	svcmi	0x00f0e92d
    cee4:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
    cee8:	andcc	r8, r2, r2, lsl #22
    ceec:			; <UNDEFINED> instruction: 0x46144610
    cef0:	stcmi	6, cr4, [pc, #544]	; d118 <fchmod@plt+0x655c>
    cef4:	ldrbtmi	fp, [sp], #-139	; 0xffffff75
    cef8:	svclt	0x000c9308
    cefc:	movwcs	r2, #8961	; 0x2301
    cf00:	stmibvs	fp, {r0, r1, r2, r8, r9, ip, pc}
    cf04:	blls	5b1b30 <full_module_path@@Base+0x5385c8>
    cf08:			; <UNDEFINED> instruction: 0xf7f99306
    cf0c:	strls	lr, [r5, #-2962]	; 0xfffff46e
    cf10:			; <UNDEFINED> instruction: 0xf7f94606
    cf14:	andls	lr, r2, sl, ror ip
    cf18:			; <UNDEFINED> instruction: 0xf0002e00
    cf1c:	blls	22d1dc <full_module_path@@Base+0x1b3c74>
    cf20:	bl	117b2c <full_module_path@@Base+0x9e5c4>
    cf24:	andls	r0, r4, #805306368	; 0x30000000
    cf28:	bls	241090 <full_module_path@@Base+0x1c7b28>
    cf2c:	mvnsvc	pc, #64, 12	; 0x4000000
    cf30:	svclt	0x00c4429a
    cf34:			; <UNDEFINED> instruction: 0xa010f8dd
    cf38:	cfldr64le	mvdx2, [r3, #-0]
    cf3c:	strcs	r9, [r0, -r2, lsl #22]
    cf40:	andsvs	r4, pc, r0, lsr r6	; <UNPREDICTABLE>
    cf44:	ldcl	7, cr15, [r0, #-996]!	; 0xfffffc1c
    cf48:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    cf4c:	blmi	1e8111c <full_module_path@@Base+0x1e07bb4>
    cf50:	ldrbtmi	r9, [fp], #-1795	; 0xfffff8fd
    cf54:	bcc	44877c <full_module_path@@Base+0x3cf214>
    cf58:	ldrbtmi	r4, [fp], #-2935	; 0xfffff489
    cf5c:	bcc	fe448784 <full_module_path@@Base+0xfe3cf21c>
    cf60:	svcls	0x0007e00f
    cf64:	svcls	0x00069701
    cf68:			; <UNDEFINED> instruction: 0xf7fe9700
    cf6c:	blls	cc8a8 <full_module_path@@Base+0x53340>
    cf70:			; <UNDEFINED> instruction: 0x461a4630
    cf74:	andsvs	r9, r3, r3, lsl #22
    cf78:	ldcl	7, cr15, [r6, #-996]	; 0xfffffc1c
    cf7c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    cf80:			; <UNDEFINED> instruction: 0xf89bd058
    cf84:			; <UNDEFINED> instruction: 0xf10b3013
    cf88:			; <UNDEFINED> instruction: 0x462a0713
    cf8c:	blcs	b9e8d4 <full_module_path@@Base+0xb2536c>
    cf90:	tstle	r5, r9, lsr r6
    cf94:	mulscc	r4, fp, r8
    cf98:	rscle	r2, r8, r0, lsl #22
    cf9c:	rsble	r2, r7, lr, lsr #22
    cfa0:			; <UNDEFINED> instruction: 0xffe6f02f
    cfa4:	strtmi	r2, [r2], -r0, lsl #6
    cfa8:	strmi	r4, [r4], r1, asr #12
    cfac:	strbmi	r4, [r8], -r5, ror #10
    cfb0:			; <UNDEFINED> instruction: 0xf89bd924
    cfb4:	svccs	0x00007013
    cfb8:	bls	18170c <full_module_path@@Base+0x1081a4>
    cfbc:	blmi	17de844 <full_module_path@@Base+0x17652dc>
    cfc0:	ldmdavs	r3, {r1, r4, r6, r7, fp, ip, lr}
    cfc4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    cfc8:			; <UNDEFINED> instruction: 0xf00f6013
    cfcc:	cdp	13, 1, cr15, cr8, cr11, {0}
    cfd0:			; <UNDEFINED> instruction: 0x46021a10
    cfd4:			; <UNDEFINED> instruction: 0xf0152001
    cfd8:	strb	pc, [r8, pc, lsl #18]	; <UNPREDICTABLE>
    cfdc:	blcs	beb070 <full_module_path@@Base+0xb71b08>
    cfe0:	addhi	pc, sl, r0
    cfe4:			; <UNDEFINED> instruction: 0x232f9a08
    cfe8:	ldrbvs	pc, [pc, #-1474]!	; ca2e <fchmod@plt+0x5e72>	; <UNPREDICTABLE>
    cfec:	strcc	r5, [pc, #-1187]	; cb51 <fchmod@plt+0x5f95>
    cff0:	movwcs	r9, #2564	; 0xa04
    cff4:	beq	89404 <full_module_path@@Base+0xfe9c>
    cff8:			; <UNDEFINED> instruction: 0xe79f7053
    cffc:			; <UNDEFINED> instruction: 0xf1c59b04
    d000:	stmdals	r3, {r0, r9}
    d004:	stmdbmi	sp, {r1, r5, r6, sl, lr}^
    d008:	mullt	r0, r3, r8
    d00c:			; <UNDEFINED> instruction: 0x46237018
    d010:			; <UNDEFINED> instruction: 0xf8509805
    d014:	andcs	ip, r1, r1
    d018:	cdp	7, 1, cr9, cr8, cr0, {0}
    d01c:			; <UNDEFINED> instruction: 0xf8dc1a90
    d020:	movwmi	r7, #28672	; 0x7000
    d024:	andvc	pc, r0, ip, asr #17
    d028:			; <UNDEFINED> instruction: 0xf8e6f015
    d02c:			; <UNDEFINED> instruction: 0xf8839b04
    d030:	ldr	fp, [ip, r0]
    d034:	movwcs	r9, #2568	; 0xa08
    d038:	blls	a22cc <full_module_path@@Base+0x28d64>
    d03c:	bllt	1ae70b0 <full_module_path@@Base+0x1a6db48>
    d040:			; <UNDEFINED> instruction: 0xf7f94630
    d044:			; <UNDEFINED> instruction: 0xf1b9ed90
    d048:	blle	310c50 <full_module_path@@Base+0x2976e8>
    d04c:	stmdbls	r5, {r2, r3, r4, r5, r8, r9, fp, lr}
    d050:	stmiapl	fp, {r1, r2, r9, fp, ip, pc}^
    d054:	addcc	pc, r0, #-2113929216	; 0x82000000
    d058:	blcc	270cc <fchmod@plt+0x20510>
    d05c:	movwcs	fp, #7960	; 0x1f18
    d060:	tstmi	r2, #77824	; 0x13000
    d064:	andlt	sp, fp, sp, asr #2
    d068:	blhi	c8364 <full_module_path@@Base+0x4edfc>
    d06c:	svchi	0x00f0e8bd
    d070:	mulscc	r5, fp, r8
    d074:	orrsle	r2, r3, r0, lsl #22
    d078:	stmdavs	r3, {r0, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    d07c:			; <UNDEFINED> instruction: 0xd1222b02
    d080:	bls	15fd48 <full_module_path@@Base+0xe67e0>
    d084:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d088:	rscle	r2, ip, r0, lsl #22
    d08c:	andlt	r4, fp, r0, lsr #12
    d090:	blhi	c838c <full_module_path@@Base+0x4ee24>
    d094:	svcmi	0x00f0e8bd
    d098:	stmialt	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d09c:	strtmi	r9, [r0], -r5, lsl #20
    d0a0:	ldmpl	r2, {r1, r2, r5, r8, r9, fp, lr}^
    d0a4:			; <UNDEFINED> instruction: 0xf0436813
    d0a8:	andsvs	r0, r3, r1, lsl #6
    d0ac:	ldmdavs	r9, {r1, r8, r9, fp, ip, pc}
    d0b0:			; <UNDEFINED> instruction: 0xf00f9102
    d0b4:	bmi	94c318 <full_module_path@@Base+0x8d2db0>
    d0b8:	ldrbtmi	r9, [sl], #-2306	; 0xfffff6fe
    d0bc:	andcs	r4, r1, r3, lsl #12
    d0c0:	stc2l	0, cr15, [r6], #80	; 0x50
    d0c4:	bls	186fbc <full_module_path@@Base+0x10da54>
    d0c8:	blmi	71e950 <full_module_path@@Base+0x6a53e8>
    d0cc:	ldmdavs	r3, {r1, r4, r6, r7, fp, ip, lr}
    d0d0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    d0d4:	blls	a5128 <full_module_path@@Base+0x2bbc0>
    d0d8:	tstls	r2, r9, lsl r8
    d0dc:	stc2	0, cr15, [r2], {15}
    d0e0:	stmdbls	r2, {r1, r3, r4, r9, fp, lr}
    d0e4:			; <UNDEFINED> instruction: 0x4603447a
    d0e8:	andlt	r2, fp, r1
    d0ec:	blhi	c83e8 <full_module_path@@Base+0x4ee80>
    d0f0:	svcmi	0x00f0e8bd
    d0f4:	stcllt	0, cr15, [ip], {20}
    d0f8:			; <UNDEFINED> instruction: 0xa010f8dd
    d0fc:	ldrbvc	pc, [pc, #1600]!	; d744 <fchmod@plt+0x6b88>	; <UNPREDICTABLE>
    d100:			; <UNDEFINED> instruction: 0xf8d8e71c
    d104:	mcrls	0, 0, r5, cr9, cr8, {0}
    d108:	sfmle	f4, 4, [ip, #724]!	; 0x2d4
    d10c:	svcls	0x000846a2
    d110:			; <UNDEFINED> instruction: 0xf8d89c06
    d114:	ldrbmi	r2, [r3], -r8
    d118:	strbmi	r4, [r8], -r1, asr #12
    d11c:	eorcs	pc, r6, r2, asr r8	; <UNPREDICTABLE>
    d120:	stmib	sp, {r0, r9, sl, ip, sp}^
    d124:			; <UNDEFINED> instruction: 0xf7ff7400
    d128:	adcsmi	pc, r5, #2128	; 0x850
    d12c:			; <UNDEFINED> instruction: 0xe79ad1f1
    d130:	andeq	r9, r5, lr, asr #20
    d134:	andeq	r8, r3, lr, lsr #29
    d138:	andeq	r8, r3, r6, ror lr
    d13c:	andeq	r0, r0, r0, ror #12
    d140:	andeq	r0, r0, ip, lsl r3
    d144:	strdeq	r0, [r0], -ip
    d148:	andeq	r8, r3, lr, ror #26
    d14c:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
    d150:	svcmi	0x00f0e92d
    d154:	stc	6, cr4, [sp, #-12]!
    d158:	strmi	r8, [ip], -r4, lsl #22
    d15c:	strmi	r4, [r8], -r8, lsl #27
    d160:	mcr	4, 0, r4, cr8, cr13, {3}
    d164:			; <UNDEFINED> instruction: 0xf5ad3a10
    d168:	addlt	r5, r5, r4, lsl #27
    d16c:	orrpl	pc, r4, #54525952	; 0x3400000
    d170:	andls	sl, r5, #560	; 0x230
    d174:	bmi	fe0d9dac <full_module_path@@Base+0xfe060844>
    d178:	stmiapl	sl!, {r0, r4, r5, r9, sl, lr}
    d17c:	ldmdavs	r2, {r1, r7, r8, sl, fp, lr}
    d180:			; <UNDEFINED> instruction: 0xf04f601a
    d184:	blls	14d98c <full_module_path@@Base+0xd4424>
    d188:	mcr	4, 0, r4, cr8, cr13, {3}
    d18c:			; <UNDEFINED> instruction: 0xf7fe3a90
    d190:	ldrtmi	pc, [r0], -pc, ror #25	; <UNPREDICTABLE>
    d194:	bl	44b180 <full_module_path@@Base+0x3d1c18>
    d198:	ldrmi	r2, [r1], -r0, lsl #4
    d19c:	strtmi	r9, [r0], -r5
    d1a0:			; <UNDEFINED> instruction: 0x9014f8dd
    d1a4:			; <UNDEFINED> instruction: 0xf9f0f7fc
    d1a8:			; <UNDEFINED> instruction: 0xf0002800
    d1ac:	blmi	1ded534 <full_module_path@@Base+0x1d73fcc>
    d1b0:	ldrtmi	r4, [r0], -r9, asr #12
    d1b4:	bvs	69e3a8 <full_module_path@@Base+0x624e40>
    d1b8:	blx	fee491f6 <full_module_path@@Base+0xfedcfc8e>
    d1bc:	ldrbeq	r8, [fp, -r3, ror #19]
    d1c0:	addshi	pc, r9, r0, lsl #2
    d1c4:	stmiapl	fp!, {r1, r4, r5, r6, r8, r9, fp, lr}^
    d1c8:	blcs	2723c <fchmod@plt+0x20680>
    d1cc:	addhi	pc, r1, r0
    d1d0:			; <UNDEFINED> instruction: 0xf64f4970
    d1d4:	stmibhi	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, ip, sp, lr}^
    d1d8:	mvnsvc	pc, #204472320	; 0xc300000
    d1dc:	vmul.i<illegal width 8>	<illegal reg q10.5>, q1, d1[6]
    d1e0:	vaddl.u8	<illegal reg q9.5>, d2, d0
    d1e4:	strmi	r2, [r2], #-576	; 0xfffffdc0
    d1e8:	bne	16e7214 <full_module_path@@Base+0x166dcac>
    d1ec:			; <UNDEFINED> instruction: 0xf8541a9b
    d1f0:	svccs	0x00007023
    d1f4:	ldmdavs	fp!, {r0, r2, r3, r5, r6, ip, lr, pc}^
    d1f8:	rsble	r2, r7, r0, lsl #22
    d1fc:			; <UNDEFINED> instruction: 0xf109aa08
    d200:			; <UNDEFINED> instruction: 0xf5c90801
    d204:	movwcs	r6, #23423	; 0x5b7f
    d208:			; <UNDEFINED> instruction: 0xf2c044b0
    d20c:			; <UNDEFINED> instruction: 0xf10b0301
    d210:	vmla.f64	d0, d9, d15
    d214:	strcs	r2, [r0], #-2576	; 0xfffff5f0
    d218:	movwls	r4, #30394	; 0x76ba
    d21c:	andsls	pc, r8, sp, asr #17
    d220:	svccs	0x0000e020
    d224:	addhi	pc, r8, r0
    d228:			; <UNDEFINED> instruction: 0xf0002f03
    d22c:	mrc	0, 0, r8, cr9, cr2, {4}
    d230:	andcs	r1, r1, #16, 20	; 0x10000
    d234:			; <UNDEFINED> instruction: 0xf7fc4630
    d238:	stmdacs	r0, {r0, r2, r4, r6, r8, fp, ip, sp, lr, pc}
    d23c:	addshi	pc, r3, r0, asr #32
    d240:	andcs	r9, r2, #7168	; 0x1c00
    d244:	bne	fe448aac <full_module_path@@Base+0xfe3cf544>
    d248:	ldrtmi	r9, [r2], -r1, lsl #4
    d24c:	cdp	3, 1, cr9, cr8, cr0, {0}
    d250:	vmov	r0, s18
    d254:			; <UNDEFINED> instruction: 0xf7fe3a10
    d258:			; <UNDEFINED> instruction: 0xf8dafcd7
    d25c:	strcc	r3, [r1], #-4
    d260:	ldmdble	r2!, {r0, r1, r5, r7, r9, lr}
    d264:	ldrdne	pc, [r0], -sl
    d268:	blls	19ebd8 <full_module_path@@Base+0x125670>
    d26c:			; <UNDEFINED> instruction: 0xf04f4640
    d270:			; <UNDEFINED> instruction: 0xf851092f
    d274:	strtmi	r5, [r9], -r4, lsr #32
    d278:	blvc	8b2c4 <full_module_path@@Base+0x11d5c>
    d27c:	andls	pc, r3, r6, lsl #16
    d280:	cdp2	0, 7, cr15, cr6, cr15, {1}
    d284:	strtmi	r9, [r8], -r5
    d288:			; <UNDEFINED> instruction: 0xf7f99d05
    d28c:			; <UNDEFINED> instruction: 0xf5b5e86c
    d290:	ble	ff8a5098 <full_module_path@@Base+0xff82bb30>
    d294:	strbmi	r4, [r0], -r9, asr #12
    d298:	b	fe6cb284 <full_module_path@@Base+0xfe651d1c>
    d29c:	andls	r4, r5, r1, lsl #12
    d2a0:	adcsle	r2, lr, r0, lsl #16
    d2a4:	andls	r4, r0, r3, asr #12
    d2a8:	bne	fe448b10 <full_module_path@@Base+0xfe3cf5a8>
    d2ac:	cdp	2, 1, cr2, cr8, cr4, {0}
    d2b0:	vmov.i16	d16, #0	; 0x0000
    d2b4:	strls	r0, [r2, -r1, lsl #4]
    d2b8:	andls	r3, r1, #16777216	; 0x1000000
    d2bc:			; <UNDEFINED> instruction: 0xf7ff4632
    d2c0:			; <UNDEFINED> instruction: 0xf8dafc2f
    d2c4:	adcmi	r3, r3, #4
    d2c8:	ldrbmi	sp, [r7], -ip, asr #17
    d2cc:			; <UNDEFINED> instruction: 0xf7f94638
    d2d0:	ldmdbmi	r1!, {r1, r3, r6, fp, sp, lr, pc}
    d2d4:	orrpl	pc, r4, #54525952	; 0x3400000
    d2d8:	movwcc	r4, #51754	; 0xca2a
    d2dc:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    d2e0:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    d2e4:	qdaddle	r4, r1, r9
    d2e8:	cfstr32pl	mvfx15, [r4, #52]	; 0x34
    d2ec:	ldc	0, cr11, [sp], #20
    d2f0:	pop	{r2, r8, r9, fp, pc}
    d2f4:	blmi	a712bc <full_module_path@@Base+0x9f7d54>
    d2f8:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    d2fc:	blmi	a398f0 <full_module_path@@Base+0x9c0388>
    d300:			; <UNDEFINED> instruction: 0xf1a7af0c
    d304:			; <UNDEFINED> instruction: 0x46300110
    d308:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    d30c:			; <UNDEFINED> instruction: 0xf8eaf7fc
    d310:	blmi	93bfb8 <full_module_path@@Base+0x8c2a50>
    d314:	tsteq	r4, r7, asr r9
    d318:	stmib	r3, {r0, r1, r3, r5, r6, r7, fp, ip, lr}^
    d31c:	mufe	f0, f0, f0
    d320:	tstcs	r4, r0, lsl sl
    d324:	vmlsl.s<illegal width 8>	q10, d0, d3[2]
    d328:	ldrtmi	r0, [r2], -r1, lsl #2
    d32c:	mnfe	f1, f0
    d330:			; <UNDEFINED> instruction: 0xf7ff1a90
    d334:			; <UNDEFINED> instruction: 0xe745fdd5
    d338:	tstcs	r2, r7, lsl #22
    d33c:	beq	448ba4 <full_module_path@@Base+0x3cf63c>
    d340:	tstls	r1, r2, lsr r6
    d344:	ldrtmi	r9, [fp], -r0, lsl #6
    d348:	bne	fe448bb0 <full_module_path@@Base+0xfe3cf648>
    d34c:	mrrc2	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
    d350:	cdp	7, 1, cr14, cr9, cr3, {4}
    d354:	rsbcs	r0, r8, #16, 20	; 0x10000
    d358:	b	fe2cb344 <full_module_path@@Base+0xfe251ddc>
    d35c:			; <UNDEFINED> instruction: 0x4630e770
    d360:			; <UNDEFINED> instruction: 0xff44f7fa
    d364:			; <UNDEFINED> instruction: 0x4630e7b5
    d368:			; <UNDEFINED> instruction: 0xff40f7fa
    d36c:	stmdbmi	lr, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    d370:	rscvs	pc, ip, #1325400064	; 0x4f000000
    d374:	ldrbtmi	r2, [r9], #-3
    d378:			; <UNDEFINED> instruction: 0xf9c2f00a
    d37c:	stm	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d380:	andeq	r9, r5, r4, ror #15
    d384:	andeq	r0, r0, ip, lsr #7
    d388:			; <UNDEFINED> instruction: 0x000597bc
    d38c:	andeq	r9, r5, r0, asr lr
    d390:	strdeq	r0, [r0], -r8
    d394:	andeq	r0, r0, r8, lsl #13
    d398:	andeq	r9, r5, r8, ror #12
    d39c:			; <UNDEFINED> instruction: 0x000003bc
    d3a0:	andeq	r0, r0, r8, ror r3
    d3a4:	andeq	r0, r0, ip, lsr #9
    d3a8:	andeq	r8, r3, r2, ror r5
    d3ac:	svcmi	0x00f0e92d
    d3b0:	ldmibmi	r4!, {r1, r3, r7, r9, sl, lr}^
    d3b4:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    d3b8:	strdlt	r4, [r7], r3
    d3bc:			; <UNDEFINED> instruction: 0xf50d4479
    d3c0:			; <UNDEFINED> instruction: 0xf8df5380
    d3c4:	tstcc	r4, #200, 6	; 0x20000003
    d3c8:	ldrbtmi	r5, [r8], #2186	; 0x88a
    d3cc:	andsvs	r6, sl, r2, lsl r8
    d3d0:	andeq	pc, r0, #79	; 0x4f
    d3d4:	stmibvs	r1, {r4, r5, r8, ip, sp, pc}
    d3d8:	stmiblt	r1!, {r0, r2, r9, sl, lr}
    d3dc:	mvnscc	pc, #79	; 0x4f
    d3e0:	subvs	r6, r3, #268435456	; 0x10000000
    d3e4:			; <UNDEFINED> instruction: 0xf50d49ea
    d3e8:	bmi	ff9e21f0 <full_module_path@@Base+0xff968c88>
    d3ec:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    d3f0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    d3f4:	subsmi	r6, r1, sl, lsl r8
    d3f8:			; <UNDEFINED> instruction: 0x81bff040
    d3fc:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    d400:	pop	{r0, r1, r2, ip, sp, pc}
    d404:	stmiavs	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    d408:	blx	13cb408 <full_module_path@@Base+0x1351ea0>
    d40c:			; <UNDEFINED> instruction: 0xf8584be1
    d410:	movwls	r3, #3
    d414:	blcs	27488 <fchmod@plt+0x208cc>
    d418:	stmibvs	r9!, {r2, r3, r4, r5, r6, r8, ip, lr, pc}
    d41c:	vmls.i8	d18, d0, d0
    d420:	stmiavs	sl!, {r1, r2, r3, r5, r7, r8, pc}^
    d424:	svcne	0x00132400
    d428:	addmi	lr, ip, #2
    d42c:	cmphi	fp, r0	; <UNPREDICTABLE>
    d430:	svceq	0x0004f853
    d434:	strcc	r4, [r1], #-1575	; 0xfffff9d9
    d438:	stmdacs	r0, {sl, fp, ip, sp, lr}
    d43c:	addmi	sp, ip, #245	; 0xf5
    d440:	ble	1c65d04 <full_module_path@@Base+0x1bec79c>
    d444:	movwls	sl, #11013	; 0x2b05
    d448:			; <UNDEFINED> instruction: 0xf8cd4bd3
    d44c:	ldrbtmi	sl, [fp], #-4
    d450:			; <UNDEFINED> instruction: 0xf8529303
    d454:	adceq	sl, r6, r4, lsr #32
    d458:	mulseq	r0, sl, r8
    d45c:			; <UNDEFINED> instruction: 0xf852b1b0
    d460:	ldrbmi	r1, [r0], -r7, lsr #32
    d464:			; <UNDEFINED> instruction: 0xff18f7fc
    d468:	strhlt	r0, [r8, r9]!
    d46c:			; <UNDEFINED> instruction: 0xf8584acb
    d470:	ldmdavs	r2, {r1, sp}
    d474:	vstrle	s4, [r7, #-112]	; 0xffffff90
    d478:			; <UNDEFINED> instruction: 0xb00cf8ba
    d47c:	rsbsmi	pc, r0, #184549376	; 0xb000000
    d480:	svcmi	0x0080f5b2
    d484:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
    d488:	stmibvs	r9!, {r0, r1, r2, r5, r9, sl, lr}
    d48c:	adcmi	r3, r1, #16777216	; 0x1000000
    d490:	rscshi	pc, r4, r0, asr #6
    d494:	ldrb	r6, [ip, sl, ror #17]
    d498:	blle	ffd590a0 <full_module_path@@Base+0xffcdfb38>
    d49c:			; <UNDEFINED> instruction: 0x200cf8ba
    d4a0:			; <UNDEFINED> instruction: 0xf4029b00
    d4a4:			; <UNDEFINED> instruction: 0xf5b24270
    d4a8:	ldmdavs	r8, {r7, r8, r9, sl, fp, lr}
    d4ac:	tsthi	lr, r0	; <UNPREDICTABLE>
    d4b0:	ldrtmi	r4, [fp], r1, lsr #13
    d4b4:	bmi	feebbafc <full_module_path@@Base+0xfee42594>
    d4b8:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    d4bc:			; <UNDEFINED> instruction: 0x2010f9b2
    d4c0:	vpmax.u8	d2, d0, d0
    d4c4:	stmiavs	fp!, {r1, r2, r3, r4, r6, r7, pc}^
    d4c8:	mrscs	r2, R9_usr
    d4cc:	mulsvs	sl, fp, r9
    d4d0:	sbcsvs	r6, sl, sl, asr r0
    d4d4:			; <UNDEFINED> instruction: 0xf843741a
    d4d8:	addsvs	r1, r9, r4, lsl #24
    d4dc:	bicsle	r4, r4, r3, lsr #11
    d4e0:	strbmi	r6, [fp, #-2603]	; 0xfffff5d5
    d4e4:	stmibvs	r9!, {r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}
    d4e8:	bicle	r4, pc, r7, lsr #12
    d4ec:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
    d4f0:	ble	2ddf84 <full_module_path@@Base+0x264a1c>
    d4f4:	bl	a78a4 <full_module_path@@Base+0x2e33c>
    d4f8:	and	r0, r2, r9, lsl #5
    d4fc:	adcmi	r3, r3, #67108864	; 0x4000000
    d500:			; <UNDEFINED> instruction: 0xf852d004
    d504:	stcvc	15, cr1, [r9], {4}
    d508:	rscsle	r2, r7, r0, lsl #18
    d50c:	strtmi	r6, [r7], -r9, lsr #19
    d510:	ldr	r6, [fp, fp, lsr #4]!
    d514:	stmibvs	r9!, {r0, r1, r5, r7, r8, r9, fp, lr}
    d518:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    d51c:	blcs	27590 <fchmod@plt+0x209d4>
    d520:	svcge	0x007cf47f
    d524:	eorvs	r1, fp, #1264	; 0x4f0
    d528:			; <UNDEFINED> instruction: 0xf1ba626f
    d52c:	andsle	r0, r6, r0, lsl #30
    d530:	adcsmi	r6, fp, #176128	; 0x2b000
    d534:	stmiavs	r8!, {r0, r1, r4, sl, fp, ip, lr, pc}^
    d538:	bl	14950 <fchmod@plt+0xdd94>
    d53c:	bl	10d750 <full_module_path@@Base+0x941e8>
    d540:			; <UNDEFINED> instruction: 0xf8500487
    d544:	stmdavs	fp, {r2, r8, r9, fp, ip}
    d548:	and	fp, r6, r3, lsl r9
    d54c:	andvs	r3, fp, r1, lsl #6
    d550:	bcs	beb5c0 <full_module_path@@Base+0xb72058>
    d554:	stmdblt	r2, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
    d558:	addmi	r6, r4, #10
    d55c:	blmi	fe4c1d28 <full_module_path@@Base+0xfe4487c0>
    d560:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    d564:	blcs	275d8 <fchmod@plt+0x20a1c>
    d568:	svcge	0x003cf43f
    d56c:	ldmdavs	ip, {r8, r9, fp, ip, pc}
    d570:			; <UNDEFINED> instruction: 0xf47f2c00
    d574:			; <UNDEFINED> instruction: 0xf8d5af37
    d578:	stmiavs	r8!, {r5, pc}^
    d57c:	vqrshl.u8	d4, d24, d16
    d580:	vst4.<illegal width 64>	{d24-d27}, [pc :256], r2
    d584:			; <UNDEFINED> instruction: 0xf6cf4970
    d588:			; <UNDEFINED> instruction: 0x462779ff
    d58c:			; <UNDEFINED> instruction: 0xf8504626
    d590:			; <UNDEFINED> instruction: 0xf8bbb028
    d594:	b	2595cc <full_module_path@@Base+0x1e0064>
    d598:			; <UNDEFINED> instruction: 0xf5b30303
    d59c:			; <UNDEFINED> instruction: 0xf0404f80
    d5a0:			; <UNDEFINED> instruction: 0xf85b8090
    d5a4:			; <UNDEFINED> instruction: 0xf1baac04
    d5a8:			; <UNDEFINED> instruction: 0xf0000f00
    d5ac:	ldrmi	r8, [sl, #138]!	; 0x8a
    d5b0:	tstcs	r1, r5, lsl ip
    d5b4:	andsvs	lr, lr, sp
    d5b8:	subsvs	r3, lr, r1, lsl #30
    d5bc:	ldrsbvs	r4, [lr], #52	; 0x34
    d5c0:			; <UNDEFINED> instruction: 0xf843741e
    d5c4:			; <UNDEFINED> instruction: 0xf85b1c04
    d5c8:	addsvs	sl, r9, r4, lsl #24
    d5cc:	cfstr32le	mvfx4, [r6], {186}	; 0xba
    d5d0:			; <UNDEFINED> instruction: 0xf85068e8
    d5d4:			; <UNDEFINED> instruction: 0xf8533024
    d5d8:	bcs	185f0 <fchmod@plt+0x11a34>
    d5dc:	stmdbge	r5, {r0, r1, r3, r5, r6, r7, r8, r9, fp, ip, lr, pc}
    d5e0:			; <UNDEFINED> instruction: 0xf7fe4658
    d5e4:	andcs	pc, r2, #806912	; 0xc5000
    d5e8:	ldrbmi	r2, [r7], -r1, lsl #2
    d5ec:	cdp2	0, 12, cr15, cr4, cr11, {0}
    d5f0:			; <UNDEFINED> instruction: 0xf0402800
    d5f4:	stmiavs	r8!, {r1, r3, r7, pc}^
    d5f8:			; <UNDEFINED> instruction: 0xf84b43e4
    d5fc:	strbmi	r4, [r4], -r4, lsl #24
    d600:			; <UNDEFINED> instruction: 0xf1086a6a
    d604:	strbmi	r0, [r2, #-2049]	; 0xfffff7ff
    d608:			; <UNDEFINED> instruction: 0xf850dac1
    d60c:			; <UNDEFINED> instruction: 0xf8533024
    d610:	stmdbcs	r0, {r2, sl, fp, ip}
    d614:	andcs	sp, r0, #69632	; 0x11000
    d618:	andsvs	r2, sl, r1, lsl #8
    d61c:	subsvs	r4, sl, r9, asr #7
    d620:	ldrvc	r6, [sl], #-218	; 0xffffff26
    d624:			; <UNDEFINED> instruction: 0xf84368e8
    d628:	addsvs	r4, ip, r4, lsl #24
    d62c:	eorcc	pc, r1, r0, asr r8	; <UNPREDICTABLE>
    d630:	stcne	8, cr15, [r4], {83}	; 0x53
    d634:	blle	ffc17a3c <full_module_path@@Base+0xffb9e4d4>
    d638:	bvs	ae7fe8 <full_module_path@@Base+0xa6ea80>
    d63c:	addsmi	r4, r3, #17825792	; 0x1100000
    d640:	addshi	pc, r9, r0, lsl #6
    d644:	streq	lr, [r3], #2816	; 0xb00
    d648:	movwcc	lr, #4099	; 0x1003
    d64c:	vqsub.u8	d4, d16, d3
    d650:			; <UNDEFINED> instruction: 0xf8548092
    d654:			; <UNDEFINED> instruction: 0x7c366b04
    d658:	rscsle	r2, r6, r0, lsl #28
    d65c:	eorvs	r4, fp, #-1610612727	; 0xa0000009
    d660:	bl	44290 <fchmod@plt+0x3d6d4>
    d664:	and	r0, r2, r2, lsl #5
    d668:	addsmi	r3, r9, #16384	; 0x4000
    d66c:			; <UNDEFINED> instruction: 0xf852db04
    d670:			; <UNDEFINED> instruction: 0x7c000904
    d674:	rscsle	r2, r7, r0, lsl #16
    d678:	ldrt	r6, [r3], r9, ror #4
    d67c:	ldrdge	pc, [r4], -sp
    d680:	stmdbls	r2, {r1, r4, r6, r8, r9, sl, sp, lr, pc}
    d684:			; <UNDEFINED> instruction: 0xf7fe4650
    d688:	bvs	feb0c05c <full_module_path@@Base+0xfea92af4>
    d68c:	strbmi	r9, [fp], #-2307	; 0xfffff6fd
    d690:	andcs	r4, r2, r2, lsl #12
    d694:	ldc2	0, cr15, [r0, #80]!	; 0x50
    d698:	vst1.8	{d30}, [pc :64], r5
    d69c:	rsbvs	r4, pc, #0, 4
    d6a0:			; <UNDEFINED> instruction: 0x46284651
    d6a4:	andcs	pc, ip, sl, lsr #17
    d6a8:			; <UNDEFINED> instruction: 0xf926f7fe
    d6ac:	andlt	pc, ip, sl, lsr #17
    d6b0:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    d6b4:	mcrge	6, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    d6b8:	b	13f42c0 <full_module_path@@Base+0x137ad58>
    d6bc:	ldmdavs	r8, {r0, r3, r7, r8}
    d6c0:			; <UNDEFINED> instruction: 0xf850e015
    d6c4:			; <UNDEFINED> instruction: 0xf8522024
    d6c8:	blcs	1c6e0 <fchmod@plt+0x15b24>
    d6cc:			; <UNDEFINED> instruction: 0x4639da98
    d6d0:			; <UNDEFINED> instruction: 0xf84243dc
    d6d4:			; <UNDEFINED> instruction: 0xf8501c04
    d6d8:	stmdbcc	r1, {r2, r5, sp}
    d6dc:	stccc	8, cr15, [r4], {82}	; 0x52
    d6e0:	blle	ffd582e8 <full_module_path@@Base+0xffcded80>
    d6e4:	strcc	lr, [r1], #-1932	; 0xfffff874
    d6e8:	strt	r4, [r8], r7, lsl #12
    d6ec:	stmiavs	sl!, {r0, r3, r4, r5, r7, r9, sl, lr}^
    d6f0:	ldmibhi	sl, {r0, r1, r4, r6, fp, ip, lr}
    d6f4:	rsbsmi	pc, r0, #33554432	; 0x2000000
    d6f8:	svcmi	0x0080f5b2
    d6fc:	stmdacs	r0, {r1, r3, r4, ip, lr, pc}
    d700:	mcrge	4, 7, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
    d704:	strtmi	r4, [r3], lr, lsl #12
    d708:	stmiavs	r8!, {r0, r2, r4, r6, r7, r9, sl, sp, lr, pc}^
    d70c:	mvnscc	pc, #-2147483646	; 0x80000002
    d710:	eorne	pc, r4, r0, asr r8	; <UNPREDICTABLE>
    d714:	stccs	8, cr15, [r4], {81}	; 0x51
    d718:	ble	257f20 <full_module_path@@Base+0x1de9b8>
    d71c:			; <UNDEFINED> instruction: 0xf84143d2
    d720:			; <UNDEFINED> instruction: 0xf8503c04
    d724:	blcc	517b4 <_IO_stdin_used@@Base+0xbf3c>
    d728:	stccs	8, cr15, [r4], {81}	; 0x51
    d72c:	blle	ffd57f34 <full_module_path@@Base+0xffcde9cc>
    d730:	strb	r4, [r5, -r4, asr #12]!
    d734:			; <UNDEFINED> instruction: 0x200ef8ba
    d738:			; <UNDEFINED> instruction: 0xf042b130
    d73c:			; <UNDEFINED> instruction: 0x46cb0210
    d740:	andcs	pc, lr, sl, lsr #17
    d744:	strb	r4, [r9], r1, lsr #13
    d748:			; <UNDEFINED> instruction: 0xf00289d9
    d74c:	strbmi	r0, [fp], r5, lsl #4
    d750:	movwmi	r4, #42657	; 0xa6a1
    d754:	bicshi	fp, sl, r2, lsl r2
    d758:			; <UNDEFINED> instruction: 0x100ef8ba
    d75c:	cmpeq	r0, r1, rrx	; <UNPREDICTABLE>
    d760:	bicshi	r4, sl, sl
    d764:	stmdavs	r3, {r0, r1, r2, r5, r7, r9, sl, sp, lr, pc}
    d768:	stcne	8, cr15, [r4], {83}	; 0x53
    d76c:			; <UNDEFINED> instruction: 0xf6ff2900
    d770:	bvs	1a794c0 <full_module_path@@Base+0x19fff58>
    d774:	eorvs	r4, fp, #70254592	; 0x4300000
    d778:			; <UNDEFINED> instruction: 0xf7f8e77e
    d77c:	strcs	lr, [r0, -r2, lsl #29]
    d780:	ldrb	r6, [r1], pc, lsr #4
    d784:	andeq	r9, r5, r8, lsl #11
    d788:	andeq	r0, r0, ip, lsr #7
    d78c:	andeq	r9, r5, sl, ror r5
    d790:	andeq	r9, r5, r6, asr r5
    d794:	strdeq	r0, [r0], -ip
    d798:	andeq	r8, r3, r6, ror #19
    d79c:	andeq	r0, r0, ip, lsr #8
    d7a0:	andeq	r0, r0, r0, lsl #11
    d7a4:	andeq	r0, r0, ip, asr #11
    d7a8:	andeq	r0, r0, ip, ror r5
    d7ac:	svcmi	0x00f0e92d
    d7b0:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    d7b4:	blmi	ff9703c4 <full_module_path@@Base+0xff8f6e5c>
    d7b8:	ldrbtmi	r4, [fp], #-2789	; 0xfffff51b
    d7bc:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
    d7c0:	ldrmi	r9, [r0], -r1, lsl #4
    d7c4:	ldrsbcs	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
    d7c8:	bcs	31bf0 <fchmod@plt+0x2b034>
    d7cc:	teqhi	r3, r0, asr #32	; <UNPREDICTABLE>
    d7d0:	stmdbcs	r0, {r1, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr}
    d7d4:	ldrsbcc	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
    d7d8:	movweq	lr, #15266	; 0x3ba2
    d7dc:	svclt	0x00bc460a
    d7e0:	andls	r1, r8, #23040	; 0x5a00
    d7e4:	addsmi	r9, sl, #8, 20	; 0x8000
    d7e8:	msrhi	SP_abt, r0
    d7ec:			; <UNDEFINED> instruction: 0xf64f9c01
    d7f0:	blmi	ff62c7ec <full_module_path@@Base+0xff5b3284>
    d7f4:	blvc	b308 <fchmod@plt+0x474c>
    d7f8:	ldmmi	r8, {r0, r1, r2, r4, r6, r7, r9, fp, lr}^
    d7fc:	ldmibmi	r8, {r0, r1, r5, r6, r7, fp, ip, lr}^
    d800:	movwls	r4, #30238	; 0x761e
    d804:	blmi	ff5e78e4 <full_module_path@@Base+0xff56e37c>
    d808:	stmiapl	r2!, {r0, r3, r9, sl, ip, pc}
    d80c:			; <UNDEFINED> instruction: 0xf8545826
    d810:	andls	sl, sl, #1
    d814:	blmi	ff523bb8 <full_module_path@@Base+0xff4aa650>
    d818:	movwls	r4, #25723	; 0x647b
    d81c:	ldrbtmi	r4, [fp], #-3027	; 0xfffff42d
    d820:	bcc	449048 <full_module_path@@Base+0x3cfae0>
    d824:	ldrbtmi	r4, [fp], #-3026	; 0xfffff42e
    d828:	ldmdavs	r3!, {r0, r1, r3, r8, r9, ip, pc}
    d82c:	bls	195834 <full_module_path@@Base+0x11c2cc>
    d830:	ldrdmi	pc, [ip], #-138	; 0xffffff76
    d834:	ldmvs	r2, {r0, r1, r3, r4, r6, r7, fp, sp, lr}
    d838:	cfmuls	mvf9, mvf8, mvf3
    d83c:			; <UNDEFINED> instruction: 0xf8531a10
    d840:			; <UNDEFINED> instruction: 0xf8544022
    d844:	ldrmi	r3, [r9], r4, lsl #24
    d848:	stc2l	7, cr15, [r4], #-1008	; 0xfffffc10
    d84c:			; <UNDEFINED> instruction: 0x2010f8da
    d850:	andls	r9, r4, #10240	; 0x2800
    d854:			; <UNDEFINED> instruction: 0xf8da681b
    d858:	andls	r2, r5, #20
    d85c:	blcs	1f264 <fchmod@plt+0x186a8>
    d860:	rschi	pc, lr, r0
    d864:	orreq	lr, r3, #164, 22	; 0x29000
    d868:			; <UNDEFINED> instruction: 0x4628681b
    d86c:	msreq	SPSR_s, pc, rrx
    d870:	movwls	r1, #10953	; 0x2ac9
    d874:	ldc2l	0, cr15, [r6], {31}
    d878:	strtmi	r9, [r1], -r2, lsl #22
    d87c:	strtmi	r4, [r8], -r2, asr #12
    d880:	eorscc	pc, r0, r8, asr #17
    d884:	stc2l	7, cr15, [r4], #-1020	; 0xfffffc04
    d888:	ldmdavs	fp!, {r1, r5, r6, r7, r8, fp, pc}
    d88c:	smlabtcc	r0, r2, r3, pc	; <UNPREDICTABLE>
    d890:	subcs	pc, r0, r2, asr #7
    d894:	bl	feade8a0 <full_module_path@@Base+0xfea65338>
    d898:	bne	16ce4ac <full_module_path@@Base+0x1654f44>
    d89c:	streq	lr, [r3], #2820	; 0xb04
    d8a0:	blcs	27b34 <fchmod@plt+0x20f78>
    d8a4:			; <UNDEFINED> instruction: 0x46a4db39
    d8a8:	andge	pc, r8, sp, asr #17
    d8ac:			; <UNDEFINED> instruction: 0xf8dd462c
    d8b0:	ldrtmi	sl, [sp], -ip, lsr #32
    d8b4:	ldrtmi	r4, [r1], pc, asr #12
    d8b8:			; <UNDEFINED> instruction: 0x4642e015
    d8bc:			; <UNDEFINED> instruction: 0x46204631
    d8c0:	mcrr2	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    d8c4:	stmdavs	fp!, {r1, r4, r5, r6, r7, r8, fp, pc}
    d8c8:	stccc	3, cr15, [r0], {194}	; 0xc2
    d8cc:	smlalbtcs	pc, r0, r2, r3	; <UNPREDICTABLE>
    d8d0:	bl	feadea5c <full_module_path@@Base+0xfea654f4>
    d8d4:	bl	feb108e8 <full_module_path@@Base+0xfea97380>
    d8d8:	bl	1908e4 <full_module_path@@Base+0x11737c>
    d8dc:			; <UNDEFINED> instruction: 0xf8dc0c8c
    d8e0:	blcs	19908 <fchmod@plt+0x12d4c>
    d8e4:			; <UNDEFINED> instruction: 0xf8d9db13
    d8e8:	stmiavs	r9, {ip}^
    d8ec:	eorvs	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    d8f0:			; <UNDEFINED> instruction: 0x06c889f1
    d8f4:			; <UNDEFINED> instruction: 0xf856d50b
    d8f8:			; <UNDEFINED> instruction: 0xf8ca0c04
    d8fc:	adcsmi	r3, r8, #8
    d900:	smmlseq	r3, fp, r1, sp
    d904:			; <UNDEFINED> instruction: 0xf021bf44
    d908:	mvnshi	r0, r4, lsl #2
    d90c:			; <UNDEFINED> instruction: 0xf8dde7d5
    d910:	strtmi	sl, [pc], -r8
    d914:	strtmi	r4, [r5], -lr, asr #12
    d918:	blls	1df2b0 <full_module_path@@Base+0x165d48>
    d91c:	ldmdavs	fp, {r0, r3, r9, fp, ip, pc}
    d920:	mulsle	r2, r3, r2
    d924:	bls	60778 <_dist_code@@Base+0xdbd0>
    d928:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d92c:	blmi	fe4bbee0 <full_module_path@@Base+0xfe442978>
    d930:	ldmpl	r3, {r0, r9, fp, ip, pc}^
    d934:	blcs	279a8 <fchmod@plt+0x20dec>
    d938:	sbcshi	pc, r8, r0, asr #32
    d93c:	bls	60780 <_dist_code@@Base+0xdbd8>
    d940:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d944:			; <UNDEFINED> instruction: 0xf0402b00
    d948:	strdcs	r8, [r0, -fp]
    d94c:			; <UNDEFINED> instruction: 0xf01f4628
    d950:	blmi	fe30c98c <full_module_path@@Base+0xfe293424>
    d954:	ldmpl	r3, {r0, r9, fp, ip, pc}^
    d958:	blcs	279cc <fchmod@plt+0x20e10>
    d95c:	adcshi	pc, r5, r0, asr #32
    d960:	ldrdcc	pc, [r8], -r8
    d964:	andcc	pc, ip, r8, asr #17
    d968:	strbmi	r2, [r0], -r0, lsl #2
    d96c:	ldc2	7, cr15, [lr, #-1020]	; 0xfffffc04
    d970:			; <UNDEFINED> instruction: 0xf8da4b84
    d974:			; <UNDEFINED> instruction: 0xf108204c
    d978:	ldrbtmi	r0, [fp], #-268	; 0xfffffef4
    d97c:	blls	e7be4 <full_module_path@@Base+0x6e67c>
    d980:			; <UNDEFINED> instruction: 0xf7fa1ad2
    d984:			; <UNDEFINED> instruction: 0xf44ffbad
    d988:			; <UNDEFINED> instruction: 0xf8d85100
    d98c:			; <UNDEFINED> instruction: 0xf0310010
    d990:			; <UNDEFINED> instruction: 0xf8d8f847
    d994:			; <UNDEFINED> instruction: 0xf8da2014
    d998:	stmdbls	r4, {r4, ip, sp}
    d99c:	ldrd	pc, [r8, #143]!	; 0x8f
    d9a0:	addmi	r4, r2, #-33554432	; 0xfe000000
    d9a4:	andcs	fp, r0, r8, lsl #30
    d9a8:			; <UNDEFINED> instruction: 0xf8da1a59
    d9ac:			; <UNDEFINED> instruction: 0xf8da3040
    d9b0:	movwls	r2, #8212	; 0x2014
    d9b4:	bl	18b45d0 <full_module_path@@Base+0x183b068>
    d9b8:	blls	909cc <full_module_path@@Base+0x17464>
    d9bc:	stmiane	fp, {r0, r1, r4, r5, r6, r9, fp, lr}^
    d9c0:	ldrdne	pc, [r4], #-138	; 0xffffff76
    d9c4:	andseq	pc, r4, r8, asr #17
    d9c8:	tsteq	r1, ip, asr #22
    d9cc:			; <UNDEFINED> instruction: 0x0018f8d8
    d9d0:	subne	pc, r4, sl, asr #17
    d9d4:	subcc	pc, r0, sl, asr #17
    d9d8:	ldrsbtne	pc, [ip], #-142	; 0xffffff72	; <UNPREDICTABLE>
    d9dc:	ldrdcc	pc, [r8], #-138	; 0xffffff76
    d9e0:			; <UNDEFINED> instruction: 0xf8ce4401
    d9e4:	ldmdane	r9, {r2, r3, r4, r5, r6, ip}
    d9e8:			; <UNDEFINED> instruction: 0xf8ca9b01
    d9ec:	ldmpl	fp, {r3, r6, ip}
    d9f0:			; <UNDEFINED> instruction: 0xf9b39302
    d9f4:	blcs	99a54 <full_module_path@@Base+0x204ec>
    d9f8:	stmdavs	r1!, {r0, r2, r5, sl, fp, ip, lr, pc}^
    d9fc:	blle	a17e04 <full_module_path@@Base+0x99e89c>
    da00:	ldrbtmi	r4, [fp], #-2915	; 0xfffff49d
    da04:	addsvs	r6, r9, sl, lsl sl
    da08:	andsvs	r3, sl, #268435456	; 0x10000000
    da0c:	ldrbtmi	r4, [sl], #-2657	; 0xfffff59f
    da10:			; <UNDEFINED> instruction: 0xf8d26fd3
    da14:	bne	fe6d5d7c <full_module_path@@Base+0xfe65c814>
    da18:	addsmi	r9, r3, #8, 20	; 0x8000
    da1c:	svcge	0x0005f6ff
    da20:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
    da24:	addsmi	r9, r9, #9216	; 0x2400
    da28:	blmi	1701a44 <full_module_path@@Base+0x16884dc>
    da2c:	ldmpl	r3, {r0, r9, fp, ip, pc}^
    da30:	blcs	7a7aa4 <full_module_path@@Base+0x72e53c>
    da34:	andlt	sp, sp, r7, ror r0
    da38:	blhi	c8d34 <full_module_path@@Base+0x4f7cc>
    da3c:	svchi	0x00f0e8bd
    da40:	ldmvs	fp, {r1, r2, r8, r9, fp, ip, pc}
    da44:			; <UNDEFINED> instruction: 0x4640e711
    da48:			; <UNDEFINED> instruction: 0xf962f7fa
    da4c:	stmdbcs	r0, {r0, r5, r6, fp, sp, lr}
    da50:	stmiavs	r3!, {r1, r2, r4, r6, r7, r9, fp, ip, lr, pc}
    da54:	ble	151865c <full_module_path@@Base+0x149f0f4>
    da58:	bmi	1427b40 <full_module_path@@Base+0x13ae5d8>
    da5c:	ldrdgt	pc, [r0], -r6
    da60:	andeq	lr, r0, fp, lsr #23
    da64:	ands	r4, r2, sl, ror r4
    da68:	ldrdne	pc, [ip], -ip
    da6c:			; <UNDEFINED> instruction: 0xf8516a13
    da70:	blcc	5db08 <_dist_code@@Base+0xaf60>
    da74:	stmibhi	r1!, {r0, r1, r4, r9, sp, lr}^
    da78:	movwcc	pc, #961	; 0x3c1	; <UNPREDICTABLE>
    da7c:	smlalbtcs	pc, r0, r1, r3	; <UNPREDICTABLE>
    da80:	bne	ff0deab4 <full_module_path@@Base+0xff06554c>
    da84:	streq	lr, [r3], #2820	; 0xb04
    da88:	blcs	27d1c <fchmod@plt+0x21160>
    da8c:	stmdavs	r4!, {r0, r3, r4, r5, r9, fp, ip, lr, pc}
    da90:	addsvs	r2, r4, r0, lsl #24
    da94:			; <UNDEFINED> instruction: 0xf06fdae8
    da98:	strtmi	r0, [r8], -r1, lsl #2
    da9c:	blx	ff0c9b22 <full_module_path@@Base+0xff0505ba>
    daa0:	blmi	ff42b0 <full_module_path@@Base+0xf7ad48>
    daa4:			; <UNDEFINED> instruction: 0xf9b22101
    daa8:	ldrbtmi	r2, [fp], #-22	; 0xffffffea
    daac:			; <UNDEFINED> instruction: 0xf8c32a02
    dab0:	stcle	0, cr1, [sl], #-848	; 0xfffffcb0
    dab4:	ldrmi	r2, [r1], -r0, lsl #4
    dab8:			; <UNDEFINED> instruction: 0xf00c4610
    dabc:	blls	20d7a0 <full_module_path@@Base+0x194238>
    dac0:	blls	267b2c <full_module_path@@Base+0x1ee5c4>
    dac4:	lslsle	r4, r9	; <illegal shifter operand>
    dac8:			; <UNDEFINED> instruction: 0xf8d8e7b5
    dacc:	andcs	r0, r0, #24
    dad0:			; <UNDEFINED> instruction: 0xf00f2104
    dad4:			; <UNDEFINED> instruction: 0xf8c8fed5
    dad8:	orrslt	r0, r8, #12
    dadc:			; <UNDEFINED> instruction: 0x2018f8d8
    dae0:	ldrdne	pc, [r8], -r8
    dae4:			; <UNDEFINED> instruction: 0xf7f80092
    dae8:			; <UNDEFINED> instruction: 0xe73dec72
    daec:	vmax.s8	d20, d1, d24
    daf0:			; <UNDEFINED> instruction: 0xf01f0104
    daf4:	blls	20bf10 <full_module_path@@Base+0x1929a8>
    daf8:	ldmdavs	r9, {r3, r5, r9, sl, lr}
    dafc:			; <UNDEFINED> instruction: 0xf98af01f
    db00:	bmi	a477a4 <full_module_path@@Base+0x9ce23c>
    db04:	addsvs	r4, r3, sl, ror r4
    db08:			; <UNDEFINED> instruction: 0xf002e780
    db0c:	stmdbmi	r6!, {r0, r1, r3, r4, r7, r9, fp, ip, sp, lr, pc}
    db10:			; <UNDEFINED> instruction: 0x46024479
    db14:			; <UNDEFINED> instruction: 0xf0142002
    db18:	andcs	pc, r0, #113664	; 0x1bc00
    db1c:			; <UNDEFINED> instruction: 0x46104611
    db20:			; <UNDEFINED> instruction: 0xff04f00c
    db24:	blmi	507a58 <full_module_path@@Base+0x48e4f0>
    db28:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    db2c:	orrle	r2, r2, r0, lsl #22
    db30:	andlt	r2, sp, r6, lsl r0
    db34:	blhi	c8e30 <full_module_path@@Base+0x4f8c8>
    db38:	svcmi	0x00f0e8bd
    db3c:	ldmdalt	sl, {r0, r2, r3, r4, ip, sp, lr, pc}^
    db40:			; <UNDEFINED> instruction: 0xf8c0f7fa
    db44:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    db48:			; <UNDEFINED> instruction: 0xff0ef00f
    db4c:	andeq	fp, r5, sl, lsl sl
    db50:	andeq	r9, r5, r6, lsl #3
    db54:	andeq	r0, r0, r0, ror #12
    db58:	andeq	r0, r0, r8, asr #11
    db5c:	andeq	r0, r0, ip, lsl #8
    db60:	andeq	r0, r0, r4, asr #7
    db64:	andeq	r0, r0, r8, lsl #13
    db68:	andeq	r9, r5, ip, ror #15
    db6c:	andeq	r8, r3, r6, asr #12
    db70:	ldrdeq	r9, [r5], -lr
    db74:	andeq	r0, r0, ip, lsl #10
    db78:	andeq	r0, r0, ip, lsr r3
    db7c:	andeq	r0, r0, r4, lsl #9
    db80:	muleq	r0, r8, r5
    db84:	andeq	r9, r5, sl, lsl #13
    db88:	andeq	fp, r5, r4, lsr r8
    db8c:	andeq	r0, r0, r0, lsl #11
    db90:	andeq	r9, r5, r2, lsl #12
    db94:	andeq	fp, r5, r6, asr #15
    db98:	andeq	r0, r0, ip, lsr #8
    db9c:	andeq	r9, r5, r0, lsr #11
    dba0:	andeq	fp, r5, sl, lsr #14
    dba4:	andeq	r9, r5, r0, lsl #10
    dba8:	andeq	r8, r3, ip, ror #6
    dbac:	andeq	r8, r3, lr, lsl r3
    dbb0:	svcmi	0x00f0e92d
    dbb4:	blhi	149070 <full_module_path@@Base+0xcfb08>
    dbb8:	stcpl	8, cr15, [r0], {223}	; 0xdf
    dbbc:	stcmi	8, cr15, [r0], {223}	; 0xdf
    dbc0:			; <UNDEFINED> instruction: 0xf8df447d
    dbc4:			; <UNDEFINED> instruction: 0xf5adac80
    dbc8:			; <UNDEFINED> instruction: 0xf8df5d86
    dbcc:	addlt	r6, r7, ip, ror ip
    dbd0:			; <UNDEFINED> instruction: 0xf50d592c
    dbd4:	ldrbtmi	r5, [sl], #902	; 0x386
    dbd8:	cmpvs	ip, r4, lsr #16
    dbdc:	streq	pc, [r0], #-79	; 0xffffffb1
    dbe0:	stclmi	8, cr15, [r8], #-892	; 0xfffffc84
    dbe4:			; <UNDEFINED> instruction: 0xf8df3314
    dbe8:	cdp	12, 0, cr3, cr8, cr8, {3}
    dbec:	mulcs	r6, r0, sl
    dbf0:	andpl	pc, r4, sl, asr r8	; <UNPREDICTABLE>
    dbf4:			; <UNDEFINED> instruction: 0xf85a950e
    dbf8:	stmdavs	sp!, {r0, r1, lr}
    dbfc:	mrrccc	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
    dc00:	stfcsd	f1, [r0, #-28]	; 0xffffffe4
    dc04:			; <UNDEFINED> instruction: 0xf85a9208
    dc08:	stmdavs	r4!, {r1, r2, sp}
    dc0c:	andne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    dc10:	svclt	0x000c6813
    dc14:	andcs	r4, r4, #44040192	; 0x2a00000
    dc18:	andls	r2, sl, #0, 24
    dc1c:	svclt	0x00136809
    dc20:	strcs	r2, [r0], #-1025	; 0xfffffbff
    dc24:	andcs	r2, r0, #536870912	; 0x20000000
    dc28:	svclt	0x00182b00
    dc2c:			; <UNDEFINED> instruction: 0x43212304
    dc30:			; <UNDEFINED> instruction: 0xf042bf18
    dc34:			; <UNDEFINED> instruction: 0xf8df0201
    dc38:	tstmi	r3, #32, 24	; 0x2000
    dc3c:	mcr	4, 0, r4, cr9, cr9, {3}
    dc40:			; <UNDEFINED> instruction: 0xf0143a10
    dc44:			; <UNDEFINED> instruction: 0xf8dffad9
    dc48:	ldrbtmi	r3, [fp], #-3092	; 0xfffff3ec
    dc4c:	blcs	291c0 <fchmod@plt+0x22604>
    dc50:	orrshi	pc, r6, r0
    dc54:	stccc	8, cr15, [r8], {223}	; 0xdf
    dc58:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    dc5c:	blcs	27cd0 <fchmod@plt+0x21114>
    dc60:	bichi	pc, r8, r0
    dc64:	blcc	fff4bfe8 <full_module_path@@Base+0xffed2a80>
    dc68:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    dc6c:			; <UNDEFINED> instruction: 0xf8df930c
    dc70:	bge	59cc58 <full_module_path@@Base+0x5236f0>
    dc74:	tstcs	r0, r0, lsl r2
    dc78:			; <UNDEFINED> instruction: 0xf85a4610
    dc7c:	ldmdbvs	sl, {r0, r1, ip, sp}
    dc80:	ldmdbvs	fp, {r0, r1, r2, r3, r8, r9, ip, pc}^
    dc84:	tstls	r5, #20, 4	; 0x40000001
    dc88:	stcl	7, cr15, [r6], {248}	; 0xf8
    dc8c:	blcc	ff74c010 <full_module_path@@Base+0xff6d2aa8>
    dc90:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    dc94:	ldmdavs	fp, {r0, r2, r8, r9, ip, pc}
    dc98:			; <UNDEFINED> instruction: 0xf0002b00
    dc9c:			; <UNDEFINED> instruction: 0xf8df8502
    dca0:			; <UNDEFINED> instruction: 0xf85a3bd0
    dca4:	ldmdavs	fp, {r0, r1, ip, sp}
    dca8:	vqrdmlah.s<illegal width 8>	d2, d0, d13
    dcac:			; <UNDEFINED> instruction: 0xf8df818a
    dcb0:			; <UNDEFINED> instruction: 0xf85a3bc4
    dcb4:			; <UNDEFINED> instruction: 0xf8df4003
    dcb8:	andcs	r1, r0, r0, asr #23
    dcbc:	tstls	r6, r9, ror r4
    dcc0:	blx	a4bcb8 <full_module_path@@Base+0x9d2750>
    dcc4:	stmdbls	r6, {r2, r3, r8, r9, fp, ip, pc}
    dcc8:	mcr	8, 0, r6, cr8, cr11, {0}
    dccc:	eorvs	r0, r0, r0, lsl sl
    dcd0:			; <UNDEFINED> instruction: 0xf0402b00
    dcd4:			; <UNDEFINED> instruction: 0xf8df8523
    dcd8:			; <UNDEFINED> instruction: 0xf85a3ba4
    dcdc:	andsvs	r3, r8, r3
    dce0:	beq	fe449548 <full_module_path@@Base+0xfe3cffe0>
    dce4:	ldc2l	0, cr15, [lr], {27}
    dce8:	blcc	fe54c06c <full_module_path@@Base+0xfe4d2b04>
    dcec:			; <UNDEFINED> instruction: 0xf85a9013
    dcf0:	movwls	r3, #53251	; 0xd003
    dcf4:	blcs	27d68 <fchmod@plt+0x211ac>
    dcf8:	ldrbthi	pc, [pc], #704	; dd00 <fchmod@plt+0x7144>	; <UNPREDICTABLE>
    dcfc:	ldmdavs	r8, {r3, r8, r9, fp, ip, pc}
    dd00:	tstcs	r0, r8, lsr #2
    dd04:	ldc2	0, cr15, [r4, #-56]!	; 0xffffffc8
    dd08:			; <UNDEFINED> instruction: 0xf0002800
    dd0c:			; <UNDEFINED> instruction: 0xf8df8693
    dd10:			; <UNDEFINED> instruction: 0xf85a3b60
    dd14:	ldmdavs	fp, {r0, r1, ip, sp}
    dd18:	vqrdmlah.s<illegal width 8>	d18, d0, d14
    dd1c:			; <UNDEFINED> instruction: 0xf04f857a
    dd20:	tstls	r2, #-67108861	; 0xfc000003
    dd24:	movwls	r2, #37633	; 0x9301
    dd28:	blmi	164c0ac <full_module_path@@Base+0x15d2b44>
    dd2c:	cfstrsvs	mvf4, [r3, #496]!	; 0x1f0
    dd30:			; <UNDEFINED> instruction: 0xf0002b00
    dd34:			; <UNDEFINED> instruction: 0xf8df8627
    dd38:			; <UNDEFINED> instruction: 0xf10d2b50
    dd3c:	blge	d90c94 <full_module_path@@Base+0xd1772c>
    dd40:	ldrbtmi	r9, [sl], #-785	; 0xfffffcef
    dd44:	movwls	r2, #25344	; 0x6300
    dd48:	bcs	fe449574 <full_module_path@@Base+0xfe3d000c>
    dd4c:	blcs	34978 <fchmod@plt+0x2ddbc>
    dd50:			; <UNDEFINED> instruction: 0x81bdf040
    dd54:	vnmlsne.f64	d25, d12, d7
    dd58:			; <UNDEFINED> instruction: 0xf0002b00
    dd5c:	stcls	3, cr8, [r8, #-492]	; 0xfffffe14
    dd60:	addpl	pc, r0, #1325400064	; 0x4f000000
    dd64:			; <UNDEFINED> instruction: 0xf8554658
    dd68:			; <UNDEFINED> instruction: 0xf02f1b04
    dd6c:			; <UNDEFINED> instruction: 0xf8dff901
    dd70:			; <UNDEFINED> instruction: 0xf85a3b1c
    dd74:	ldmdavs	fp, {r0, r1, ip, sp}
    dd78:			; <UNDEFINED> instruction: 0xf0402b00
    dd7c:	stmib	sp, {r1, r2, r4, r6, r9, pc}^
    dd80:	blls	15f1a4 <full_module_path@@Base+0xe5c3c>
    dd84:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
    dd88:	mrshi	pc, (UNDEF: 71)	; <UNPREDICTABLE>
    dd8c:	blne	4c110 <_IO_stdin_used@@Base+0x6898>
    dd90:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    dd94:	b	124bd7c <full_module_path@@Base+0x11d2814>
    dd98:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    dd9c:	sbcshi	pc, r3, #64	; 0x40
    dda0:	mulcc	r0, fp, r8
    dda4:	blcs	b9f720 <full_module_path@@Base+0xb261b8>
    dda8:	stmdavc	fp!, {r0, r1, r8, ip, lr, pc}^
    ddac:			; <UNDEFINED> instruction: 0xf0002b2f
    ddb0:	tstcs	r6, sl, lsr #6
    ddb4:			; <UNDEFINED> instruction: 0xf00e4628
    ddb8:	stmdacs	r1, {r0, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    ddbc:			; <UNDEFINED> instruction: 0xf0004604
    ddc0:	cdpne	2, 4, cr8, cr3, cr12, {7}
    ddc4:	bcs	be5174 <full_module_path@@Base+0xb6bc0c>
    ddc8:	rscshi	pc, r8, #0
    ddcc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ddd0:	bvs	ff04c154 <full_module_path@@Base+0xfefd2bec>
    ddd4:	ldrbtmi	r4, [lr], #-1576	; 0xfffff9d8
    ddd8:	stmvc	r3, {r0, r2, r3, sp, lr, pc}
    dddc:	svclt	0x00182b00
    dde0:	tstle	r7, pc, lsr #22
    dde4:			; <UNDEFINED> instruction: 0xf00042a8
    dde8:			; <UNDEFINED> instruction: 0xf81085df
    ddec:	blcs	bdcdf8 <full_module_path@@Base+0xb63890>
    ddf0:	ldrbhi	pc, [r9]	; <UNPREDICTABLE>
    ddf4:	ldrtmi	r3, [r1], -r2
    ddf8:	b	5cbde0 <full_module_path@@Base+0x552878>
    ddfc:	mvnle	r2, r0, lsl #16
    de00:	stmdblt	fp!, {r0, r1, r3, r5, fp, ip, sp, lr}
    de04:	bpl	fe44c188 <full_module_path@@Base+0xfe3d2c20>
    de08:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    de0c:	ldrbtmi	r2, [sp], #-1025	; 0xfffffbff
    de10:			; <UNDEFINED> instruction: 0xf0002f00
    de14:	ldrtmi	r8, [r8], -r4, asr #3
    de18:	stcl	7, cr15, [lr], {248}	; 0xf8
    de1c:	strmi	r4, [r6], -r2, lsl #12
    de20:	bcc	1e4c1a4 <full_module_path@@Base+0x1dd2c3c>
    de24:	bvs	16df018 <full_module_path@@Base+0x1665ab0>
    de28:			; <UNDEFINED> instruction: 0xd10b42b3
    de2c:	bcc	1c4c1b0 <full_module_path@@Base+0x1bd2c48>
    de30:	ldrbtmi	r4, [fp], #-1593	; 0xfffff9c7
    de34:	ldrsbhi	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
    de38:			; <UNDEFINED> instruction: 0xf7f84640
    de3c:	stmdacs	r0, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    de40:	rsbhi	pc, lr, #0
    de44:			; <UNDEFINED> instruction: 0x46394272
    de48:			; <UNDEFINED> instruction: 0xf7fb2000
    de4c:	stmdacs	r0, {r0, r2, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    de50:			; <UNDEFINED> instruction: 0x81b5f000
    de54:	bcs	134c1d8 <full_module_path@@Base+0x12d2c70>
    de58:	bcc	134c1dc <full_module_path@@Base+0x12d2c74>
    de5c:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    de60:			; <UNDEFINED> instruction: 0x0117e9d2
    de64:	sbcseq	pc, ip, r2, asr #17
    de68:	blls	1a67d4 <full_module_path@@Base+0x12d26c>
    de6c:			; <UNDEFINED> instruction: 0xf0003301
    de70:	ldrbmi	r8, [sp, #-530]	; 0xfffffdee
    de74:	stclne	0, cr13, [r2], #-24	; 0xffffffe8
    de78:	vst1.8	{d20-d22}, [pc :128], r9
    de7c:	ldrbmi	r5, [r8], -r0, lsl #7
    de80:	b	18cbe68 <full_module_path@@Base+0x1852900>
    de84:	bcc	94c208 <full_module_path@@Base+0x8d2ca0>
    de88:	stmdaeq	r0, {r0, r3, r4, r5, r7, r8, ip, sp, lr, pc}
    de8c:			; <UNDEFINED> instruction: 0x4658ae1a
    de90:			; <UNDEFINED> instruction: 0xf04fbf18
    de94:			; <UNDEFINED> instruction: 0xf85a0801
    de98:	ldrtmi	r3, [r1], -r3
    de9c:	bcs	27f0c <fchmod@plt+0x21350>
    dea0:	strbmi	fp, [r2], -ip, lsl #30
    dea4:			; <UNDEFINED> instruction: 0xf7fb2201
    dea8:	stmdacs	r0, {r0, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    deac:	rscshi	pc, r0, r0, asr #32
    deb0:	svceq	0x0002f1b9
    deb4:	bichi	pc, r5, r0
    deb8:	andcs	r6, r1, #802816	; 0xc4000
    debc:	vst1.16	{d4-d6}, [r1 :64], r8
    dec0:			; <UNDEFINED> instruction: 0xf5a14170
    dec4:	blx	fec5e4cc <full_module_path@@Base+0xfebe4f64>
    dec8:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
    decc:	blx	1549f00 <full_module_path@@Base+0x14d0998>
    ded0:			; <UNDEFINED> instruction: 0xf0402800
    ded4:	blls	16e250 <full_module_path@@Base+0xf4ce8>
    ded8:	blcs	27f4c <fchmod@plt+0x21390>
    dedc:			; <UNDEFINED> instruction: 0x83bdf040
    dee0:	bicslt	r6, pc, r7, lsr r9	; <UNPREDICTABLE>
    dee4:	cmnmi	r0, r7, lsl #8	; <UNPREDICTABLE>
    dee8:			; <UNDEFINED> instruction: 0xf5a12202
    deec:	ldrbmi	r4, [r8], -r0, lsl #3
    def0:			; <UNDEFINED> instruction: 0xf181fab1
    def4:			; <UNDEFINED> instruction: 0xf00b0949
    def8:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    defc:	svcge	0x0026f47f
    df00:	vst2.8	{d6,d8}, [r7 :256], r7
    df04:			; <UNDEFINED> instruction: 0xf5b34370
    df08:	smlabble	r7, r0, pc, r4	; <UNPREDICTABLE>
    df0c:	stmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    df10:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    df14:	blcs	27f88 <fchmod@plt+0x213cc>
    df18:	addshi	pc, r0, #0
    df1c:	ldmdavs	fp, {r2, r3, r8, r9, fp, ip, pc}
    df20:			; <UNDEFINED> instruction: 0xf0002b00
    df24:	blls	16e2d8 <full_module_path@@Base+0xf4d70>
    df28:	blcs	27f9c <fchmod@plt+0x213e0>
    df2c:	rschi	pc, r6, r0
    df30:	mulcs	r0, fp, r8
    df34:	bcs	32768 <fchmod@plt+0x2bbac>
    df38:	rschi	pc, r0, r0
    df3c:			; <UNDEFINED> instruction: 0x212f9b11
    df40:			; <UNDEFINED> instruction: 0xf7f81ed8
    df44:	strmi	lr, [r5], -r6, asr #24
    df48:			; <UNDEFINED> instruction: 0xf0002800
    df4c:	bls	2ee31c <full_module_path@@Base+0x274db4>
    df50:	movweq	lr, #48032	; 0xbba0
    df54:	svclt	0x00082b01
    df58:			; <UNDEFINED> instruction: 0xf0002a2e
    df5c:	svccs	0x000084fb
    df60:	strbhi	pc, [r8], #-0	; <UNPREDICTABLE>
    df64:	ldrbmi	r9, [fp], -sl, lsl #20
    df68:	bne	4497d0 <full_module_path@@Base+0x3d0268>
    df6c:	beq	fe4497d4 <full_module_path@@Base+0xfe3d026c>
    df70:	ldrbmi	r9, [sl], -r1, lsl #4
    df74:	andls	pc, r8, sp, asr #17
    df78:			; <UNDEFINED> instruction: 0xf7fe9500
    df7c:	usat	pc, #5, r1, asr #27	; <UNPREDICTABLE>
    df80:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    df84:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    df88:	ldmdavs	fp, {r2, r3, r8, r9, ip, pc}
    df8c:			; <UNDEFINED> instruction: 0xf43f2b00
    df90:			; <UNDEFINED> instruction: 0xf8dfae6e
    df94:			; <UNDEFINED> instruction: 0xf85a3920
    df98:			; <UNDEFINED> instruction: 0xf9b33003
    df9c:	blcs	19fbc <fchmod@plt+0x13400>
    dfa0:	mcrge	7, 3, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    dfa4:	ldmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    dfa8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    dfac:	blcs	28020 <fchmod@plt+0x21464>
    dfb0:	mrcge	4, 2, APSR_nzcv, cr13, cr15, {3}
    dfb4:	stmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    dfb8:	ldrbtmi	r2, [r9], #-7
    dfbc:			; <UNDEFINED> instruction: 0xf91cf014
    dfc0:			; <UNDEFINED> instruction: 0xf8dfe655
    dfc4:	strdcs	r2, [r1, -ip]
    dfc8:	ldmcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    dfcc:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    dfd0:	andeq	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    dfd4:	andvs	r6, r1, r3, lsl r8
    dfd8:			; <UNDEFINED> instruction: 0xf43f2b00
    dfdc:			; <UNDEFINED> instruction: 0xf8dfae68
    dfe0:			; <UNDEFINED> instruction: 0xf85a3894
    dfe4:	stmdavs	r3!, {r0, r1, lr}
    dfe8:			; <UNDEFINED> instruction: 0xf47f2b00
    dfec:			; <UNDEFINED> instruction: 0xf020ae64
    dff0:	strbt	pc, [r0], -fp, asr #18	; <UNPREDICTABLE>
    dff4:	ldmcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    dff8:			; <UNDEFINED> instruction: 0xf8df2007
    dffc:	ldrbtmi	r1, [sl], #-2256	; 0xfffff730
    e000:			; <UNDEFINED> instruction: 0xf0144479
    e004:			; <UNDEFINED> instruction: 0xf8dff8f9
    e008:	andcs	r3, r2, r8, asr #17
    e00c:			; <UNDEFINED> instruction: 0xf85a2201
    e010:	andsvs	r3, sl, r3
    e014:			; <UNDEFINED> instruction: 0xff26f014
    e018:	ldrbmi	lr, [r8], -r4, lsr #12
    e01c:	bl	ff34c004 <full_module_path@@Base+0xff2d2a9c>
    e020:	strmi	r4, [r3], -r4, lsl #12
    e024:			; <UNDEFINED> instruction: 0xf0002800
    e028:	bl	2ee380 <full_module_path@@Base+0x274e18>
    e02c:			; <UNDEFINED> instruction: 0xf8120200
    e030:	stmdbcs	pc!, {r0, sl, fp, ip}	; <UNPREDICTABLE>
    e034:	orrshi	pc, ip, r0
    e038:	svclt	0x00183801
    e03c:	stmdbcs	lr!, {r0, sp}
    e040:	andcs	fp, r0, r8, lsl pc
    e044:			; <UNDEFINED> instruction: 0xf0402800
    e048:	stmdbcs	lr!, {r1, r4, r6, r7, r8, pc}
    e04c:	pkhbtmi	fp, r1, r8, lsl #30
    e050:	mvnhi	pc, r0
    e054:	ldrbmi	r2, [r8], -pc, lsr #2
    e058:	stc	7, cr15, [ip], #992	; 0x3e0
    e05c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    e060:	addshi	pc, r2, r0
    e064:			; <UNDEFINED> instruction: 0xf04f455d
    e068:	eorvc	r0, fp, r0, lsl #6
    e06c:	msrhi	SPSR_sc, r0
    e070:			; <UNDEFINED> instruction: 0x465f4658
    e074:	bl	fe84c05c <full_module_path@@Base+0xfe7d2af4>
    e078:	strmi	r4, [r6], -r2, lsl #12
    e07c:	blcs	2c230 <fchmod@plt+0x25674>
    e080:	sbchi	pc, ip, r0
    e084:	movweq	lr, #48037	; 0xbba5
    e088:	movwcc	r3, #5377	; 0x1501
    e08c:	strb	r1, [r7], r4, ror #21
    e090:	bl	feecc078 <full_module_path@@Base+0xfee52b10>
    e094:	blcs	a80a8 <full_module_path@@Base+0x2eb40>
    e098:	adchi	pc, r9, r0
    e09c:	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    e0a0:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e0a4:			; <UNDEFINED> instruction: 0xf0436813
    e0a8:	andsvs	r0, r3, r1, lsl #6
    e0ac:	ldrbmi	r6, [r8], -r1, lsl #16
    e0b0:			; <UNDEFINED> instruction: 0xf00e910b
    e0b4:			; <UNDEFINED> instruction: 0xf8dffc97
    e0b8:	stmdbls	fp, {r5, fp, sp}
    e0bc:			; <UNDEFINED> instruction: 0x4603447a
    e0c0:			; <UNDEFINED> instruction: 0xf0132001
    e0c4:	blls	28d460 <full_module_path@@Base+0x213ef8>
    e0c8:			; <UNDEFINED> instruction: 0xf43f2b00
    e0cc:	stmdals	sp, {r0, r1, r6, r9, sl, fp, sp, pc}
    e0d0:	addpl	pc, r0, #1325400064	; 0x4f000000
    e0d4:	bcc	449940 <full_module_path@@Base+0x3d03d8>
    e0d8:	stmdavs	r0, {r0, r3, r4, r6, r9, sl, lr}
    e0dc:	blx	fca15e <full_module_path@@Base+0xf50bf6>
    e0e0:			; <UNDEFINED> instruction: 0xf0002800
    e0e4:	andcs	r8, r1, #-1073741779	; 0xc000002d
    e0e8:			; <UNDEFINED> instruction: 0xf8df9200
    e0ec:	movwcs	r2, #2032	; 0x7f0
    e0f0:			; <UNDEFINED> instruction: 0x46584659
    e0f4:			; <UNDEFINED> instruction: 0xf00e447a
    e0f8:			; <UNDEFINED> instruction: 0xe642f8fd
    e0fc:			; <UNDEFINED> instruction: 0x37c4f8df
    e100:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e104:			; <UNDEFINED> instruction: 0xb1a3681b
    e108:	ldrbmi	r2, [r8], -pc, lsr #2
    e10c:	mrrc	7, 15, pc, r2, cr8	; <UNPREDICTABLE>
    e110:	svclt	0x00182800
    e114:	andle	r4, ip, r8, asr r5
    e118:	andcs	r9, r0, #10240	; 0x2800
    e11c:	movwls	r9, #4096	; 0x1000
    e120:	ldrbmi	r9, [fp], -r2, lsl #4
    e124:	bne	44998c <full_module_path@@Base+0x3d0424>
    e128:	mrc	6, 0, r4, cr8, cr10, {2}
    e12c:			; <UNDEFINED> instruction: 0xf7fe0a90
    e130:			; <UNDEFINED> instruction: 0xf8dffcf7
    e134:			; <UNDEFINED> instruction: 0xf85a37ac
    e138:	ldmdavs	fp, {r0, r1, ip, sp}
    e13c:			; <UNDEFINED> instruction: 0xf8dfb13b
    e140:	ldmib	r6, {r2, r5, r7, r8, r9, sl, ip}^
    e144:			; <UNDEFINED> instruction: 0xf85a2300
    e148:	stmib	r1, {r0, ip}^
    e14c:	blls	396d54 <full_module_path@@Base+0x31d7ec>
    e150:	blcs	281c4 <fchmod@plt+0x21608>
    e154:	adcshi	pc, r4, r0, asr #32
    e158:	smmlscc	r4, pc, r8, pc	; <UNPREDICTABLE>
    e15c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e160:	blcs	281d4 <fchmod@plt+0x21618>
    e164:			; <UNDEFINED> instruction: 0x4643bf14
    e168:	blcs	16d70 <fchmod@plt+0x101b4>
    e16c:	adchi	pc, r8, r0, asr #32
    e170:	movwls	r9, #6666	; 0x1a0a
    e174:	mrc	6, 0, r4, cr8, cr3, {1}
    e178:	andls	r1, r0, #16, 20	; 0x10000
    e17c:	mrc	6, 0, r4, cr8, cr10, {2}
    e180:			; <UNDEFINED> instruction: 0xf7fd0a90
    e184:	strb	pc, [r1, #3393]!	; 0xd41	; <UNPREDICTABLE>
    e188:	mulcc	r0, fp, r8
    e18c:			; <UNDEFINED> instruction: 0xf0402b00
    e190:			; <UNDEFINED> instruction: 0xf8df8102
    e194:			; <UNDEFINED> instruction: 0xf04f5754
    e198:	strcs	r0, [r1], #-2306	; 0xfffff6fe
    e19c:			; <UNDEFINED> instruction: 0xf8df447d
    e1a0:	ldrbtmi	r3, [fp], #-1868	; 0xfffff8b4
    e1a4:			; <UNDEFINED> instruction: 0x2e006a5e
    e1a8:	adcshi	pc, r5, r0
    e1ac:	andcs	r2, r0, r0, lsl #4
    e1b0:			; <UNDEFINED> instruction: 0x46394617
    e1b4:			; <UNDEFINED> instruction: 0xf9e8f7fb
    e1b8:			; <UNDEFINED> instruction: 0xf47f2800
    e1bc:	blls	1b9af0 <full_module_path@@Base+0x140588>
    e1c0:	mvnvc	lr, #143360	; 0x23000
    e1c4:	strb	r9, [r1, #774]	; 0x306
    e1c8:	rscsvc	pc, pc, #64, 12	; 0x4000000
    e1cc:			; <UNDEFINED> instruction: 0xf0004290
    e1d0:	cfldrdne	mvd8, [ip], {26}
    e1d4:			; <UNDEFINED> instruction: 0xf04f222e
    e1d8:			; <UNDEFINED> instruction: 0xf80b0902
    e1dc:	movwcs	r2, #3
    e1e0:	andcc	pc, r4, fp, lsl #16
    e1e4:			; <UNDEFINED> instruction: 0xf7f8e736
    e1e8:	movwcs	lr, #11024	; 0x2b10
    e1ec:			; <UNDEFINED> instruction: 0xf8df6003
    e1f0:			; <UNDEFINED> instruction: 0xf85a3700
    e1f4:	ldmdavs	fp, {r0, r1, ip, sp}
    e1f8:			; <UNDEFINED> instruction: 0xf0002b00
    e1fc:	blcs	6e564 <file_old_total@@Base+0x52b4>
    e200:	cfstrsge	mvf15, [r4, #252]!	; 0xfc
    e204:	tstcs	r0, r8, ror #4
    e208:			; <UNDEFINED> instruction: 0xf7f84630
    e20c:			; <UNDEFINED> instruction: 0xf1b9eb32
    e210:	svclt	0x00180f02
    e214:			; <UNDEFINED> instruction: 0xf47f2700
    e218:	ldrbt	sl, [r1], -r1, lsl #29
    e21c:			; <UNDEFINED> instruction: 0x56d4f8df
    e220:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e224:	ldrbtmi	r2, [sp], #-1025	; 0xfffffbff
    e228:	andcs	lr, r1, #1048576000	; 0x3e800000
    e22c:	andls	r9, r0, #9216	; 0x2400
    e230:	mrc	6, 0, r4, cr9, cr9, {2}
    e234:			; <UNDEFINED> instruction: 0x46582a90
    e238:	strmi	lr, [r7, #-2509]	; 0xfffff633
    e23c:			; <UNDEFINED> instruction: 0xf85af00e
    e240:	blls	1878c4 <full_module_path@@Base+0x10e35c>
    e244:	blcs	282b8 <fchmod@plt+0x216fc>
    e248:	mrcge	4, 2, APSR_nzcv, cr10, cr15, {1}
    e24c:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    e250:	andvc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e254:	blcs	28348 <fchmod@plt+0x2178c>
    e258:	mrcge	4, 2, APSR_nzcv, cr2, cr15, {1}
    e25c:	and	r4, sp, sp, asr r6
    e260:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e264:	eorvc	r4, fp, sl, asr r6
    e268:	movwcs	r2, #4358	; 0x1106
    e26c:			; <UNDEFINED> instruction: 0xf00a4638
    e270:			; <UNDEFINED> instruction: 0xf04ffed1
    e274:	eorvc	r0, fp, pc, lsr #6
    e278:	blle	fed18280 <full_module_path@@Base+0xfec9ed18>
    e27c:			; <UNDEFINED> instruction: 0x212f1c68
    e280:	b	fe9cc268 <full_module_path@@Base+0xfe952d00>
    e284:	stmdacs	r0, {r0, r2, r9, sl, lr}
    e288:			; <UNDEFINED> instruction: 0xf1b9d1ea
    e28c:	ldmdbvs	r7!, {r1, r8, r9, sl, fp}
    e290:	mcrge	4, 1, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    e294:	blls	2c7b6c <full_module_path@@Base+0x24e604>
    e298:	cdp	2, 1, cr2, cr8, cr2, {0}
    e29c:			; <UNDEFINED> instruction: 0x26011a10
    e2a0:	movteq	pc, #16419	; 0x4023	; <UNPREDICTABLE>
    e2a4:	beq	fe449b0c <full_module_path@@Base+0xfe3d05a4>
    e2a8:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    e2ac:	andcc	lr, r0, #3358720	; 0x334000
    e2b0:			; <UNDEFINED> instruction: 0x2648f8df
    e2b4:	strls	r2, [r6], -r0, lsl #6
    e2b8:			; <UNDEFINED> instruction: 0xf7fd447a
    e2bc:	ldrb	pc, [r8, #3237]	; 0xca5	; <UNPREDICTABLE>
    e2c0:	strcs	r9, [r0, #-2570]	; 0xfffff5f6
    e2c4:	bne	449b2c <full_module_path@@Base+0x3d05c4>
    e2c8:			; <UNDEFINED> instruction: 0xf0424633
    e2cc:	cdp	2, 1, cr0, cr8, cr5, {0}
    e2d0:	stmib	sp, {r4, r7, r9, fp}^
    e2d4:	ldrbmi	r2, [sl], -r0, lsl #10
    e2d8:	ldc2	7, cr15, [r6], {253}	; 0xfd
    e2dc:			; <UNDEFINED> instruction: 0xf43f2800
    e2e0:	blls	3397bc <full_module_path@@Base+0x2c0254>
    e2e4:	blcs	28358 <fchmod@plt+0x2179c>
    e2e8:			; <UNDEFINED> instruction: 0xf1b9d075
    e2ec:			; <UNDEFINED> instruction: 0xf47f0f02
    e2f0:			; <UNDEFINED> instruction: 0xf8dfad2d
    e2f4:	ldrbtmi	r3, [fp], #-1548	; 0xfffff9f4
    e2f8:	adcmi	r6, sl, #106496	; 0x1a000
    e2fc:	andshi	pc, fp, #192, 4
    e300:	ldrbmi	r9, [sl], -sl, lsl #22
    e304:	bne	449b6c <full_module_path@@Base+0x3d0604>
    e308:	beq	fe449b70 <full_module_path@@Base+0xfe3d0608>
    e30c:	strtmi	r9, [r3], -r0, lsl #6
    e310:	stc2l	7, cr15, [r6, #1016]!	; 0x3f8
    e314:			; <UNDEFINED> instruction: 0xf8dfe51a
    e318:	ldrbtmi	r3, [fp], #-1516	; 0xfffffa14
    e31c:	ldrsbhi	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
    e320:			; <UNDEFINED> instruction: 0x46414632
    e324:			; <UNDEFINED> instruction: 0xf7fb2000
    e328:	stmdacs	r0, {r0, r1, r2, r3, r5, r8, fp, ip, sp, lr, pc}
    e32c:	cfldrsge	mvf15, [sp, #508]	; 0x1fc
    e330:	b	8f4f50 <full_module_path@@Base+0x87b9e8>
    e334:	movwls	r7, #25571	; 0x63e3
    e338:			; <UNDEFINED> instruction: 0xf8dfe508
    e33c:	strcs	r7, [r1], -ip, asr #11
    e340:	ldrbtmi	r4, [pc], #-1586	; e348 <fchmod@plt+0x778c>
    e344:	ldrbmi	lr, [pc, #-1690]	; dcb2 <fchmod@plt+0x70f6>
    e348:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    e34c:	eorsle	r7, lr, r9, lsr r0
    e350:			; <UNDEFINED> instruction: 0xf00d4658
    e354:	uadd16mi	pc, sl, fp	; <UNPREDICTABLE>
    e358:	ldclne	8, cr7, [sp], #1004	; 0x3ec
    e35c:	tstle	r3, pc, lsr #22
    e360:	svccc	0x0001f815
    e364:	rscsle	r2, fp, pc, lsr #22
    e368:	stmdavc	fp!, {r0, r1, r3, r4, r8, r9, ip, sp, pc}
    e36c:	ldr	r4, [sl, #-1559]	; 0xfffff9e9
    e370:			; <UNDEFINED> instruction: 0xf47f2802
    e374:			; <UNDEFINED> instruction: 0xf89baf29
    e378:	bcs	b96380 <full_module_path@@Base+0xb1ce18>
    e37c:	svcge	0x0029f47f
    e380:			; <UNDEFINED> instruction: 0xf88b4658
    e384:			; <UNDEFINED> instruction: 0xf7f85001
    e388:	ssatmi	lr, #2, r6, lsl #22
    e38c:	strmi	r2, [r5], -r1, lsl #8
    e390:			; <UNDEFINED> instruction: 0xf47f2800
    e394:	ldrbmi	sl, [sp], -r7, ror #28
    e398:	stmdavc	fp!, {r0, r8, r9, sl, sp, lr, pc}
    e39c:	eorsle	r2, sp, pc, lsr #22
    e3a0:			; <UNDEFINED> instruction: 0xf47f2b2e
    e3a4:			; <UNDEFINED> instruction: 0xf04fad13
    e3a8:	strcs	r0, [r1], #-2306	; 0xfffff6fe
    e3ac:	tstcs	r2, r0, lsl r5
    e3b0:			; <UNDEFINED> instruction: 0xf805e67d
    e3b4:	ldrmi	r3, [r7], -r1, lsl #24
    e3b8:	ldrbt	r3, [sl], #3329	; 0xd01
    e3bc:			; <UNDEFINED> instruction: 0xf04f2b01
    e3c0:	ldrmi	r0, [ip], -r0, lsl #4
    e3c4:	suble	r5, r1, sl, ror #9
    e3c8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e3cc:			; <UNDEFINED> instruction: 0xf8dfe500
    e3d0:	ldrbtmi	r2, [sl], #-1340	; 0xfffffac4
    e3d4:	blls	2c82dc <full_module_path@@Base+0x24ed74>
    e3d8:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx2
    e3dc:	vmov	r1, s16
    e3e0:	movwls	r0, #6800	; 0x1a90
    e3e4:	strls	r4, [r0], #-1627	; 0xfffff9a5
    e3e8:	stc2	7, cr15, [r4, #-1016]!	; 0xfffffc08
    e3ec:			; <UNDEFINED> instruction: 0xf812e4ae
    e3f0:	stmdbcs	lr!, {r1, sl, fp, ip}
    e3f4:	teqhi	r9, r0	; <UNPREDICTABLE>
    e3f8:	svclt	0x0014292f
    e3fc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e400:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e404:	stmiavc	fp!, {r1, r2, r5, r9, sl, sp, lr, pc}
    e408:			; <UNDEFINED> instruction: 0xf43f2b00
    e40c:	blls	1b975c <full_module_path@@Base+0x1401f4>
    e410:	svclt	0x00082b00
    e414:	mvnscc	pc, #79	; 0x4f
    e418:	strb	r9, [sl], #774	; 0x306
    e41c:	ldrbtpl	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    e420:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e424:	ldrbtmi	r4, [sp], #-1612	; 0xfffff9b4
    e428:	cfstrscs	mvf14, [r1], {242}	; 0xf2
    e42c:			; <UNDEFINED> instruction: 0xf04fbf08
    e430:			; <UNDEFINED> instruction: 0xf43f0902
    e434:			; <UNDEFINED> instruction: 0xf812ae0f
    e438:	ldrb	r1, [sp, r2, lsl #24]
    e43c:	ldrbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    e440:	andcs	r4, r2, sl, asr r6
    e444:			; <UNDEFINED> instruction: 0xf0134479
    e448:	ldrbt	pc, [pc], #-3799	; e450 <fchmod@plt+0x7894>	; <UNPREDICTABLE>
    e44c:	blcs	bac500 <full_module_path@@Base+0xb32f98>
    e450:			; <UNDEFINED> instruction: 0xe7a8d1ba
    e454:	blcs	350a4 <fchmod@plt+0x2e4e8>
    e458:	ldrmi	sp, [r8], -r2, lsl #22
    e45c:			; <UNDEFINED> instruction: 0xff76f01e
    e460:	tstcs	r0, lr, lsl sp
    e464:	ldreq	pc, [r8], #-421	; 0xfffffe5b
    e468:			; <UNDEFINED> instruction: 0xf7f84620
    e46c:	mrcls	8, 0, lr, cr0, cr6, {6}
    e470:			; <UNDEFINED> instruction: 0xf6446863
    e474:	vrshr.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
    e478:			; <UNDEFINED> instruction: 0xf8550262
    e47c:	ldmdavs	r1!, {r3, r4, sl, fp}^
    e480:	bne	16e8560 <full_module_path@@Base+0x166eff8>
    e484:	cmnvc	sl, pc, asr #8	; <UNPREDICTABLE>
    e488:	blx	fe095292 <full_module_path@@Base+0xfe01bd2a>
    e48c:	ldrbne	r7, [fp, r3, lsl #4]
    e490:	adcne	lr, r2, #199680	; 0x30c00
    e494:	blx	ff0543ea <full_module_path@@Base+0xfefdae82>
    e498:	b	14970a0 <full_module_path@@Base+0x141db38>
    e49c:	stmdbls	pc, {r0, r1, r8}	; <UNPREDICTABLE>
    e4a0:	andcs	fp, r1, #4, 30
    e4a4:	stmib	r1, {r8, r9, sp}^
    e4a8:			; <UNDEFINED> instruction: 0xf8df230c
    e4ac:	ldm	r4, {r3, r5, sl, ip, sp}
    e4b0:	bls	40e4c4 <full_module_path@@Base+0x394f5c>
    e4b4:	andeq	lr, r3, r2, lsl #17
    e4b8:	andvs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e4bc:	biclt	r6, r3, r3, lsr r8
    e4c0:	ldrbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    e4c4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e4c8:	ldmiblt	r3, {r0, r1, r3, r4, fp, sp, lr}
    e4cc:	strbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    e4d0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e4d4:	blcs	28548 <fchmod@plt+0x2198c>
    e4d8:	subhi	pc, r5, #64	; 0x40
    e4dc:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    e4e0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e4e4:			; <UNDEFINED> instruction: 0xb123681b
    e4e8:	ldmdavs	fp, {r2, r3, r8, r9, fp, ip, pc}
    e4ec:			; <UNDEFINED> instruction: 0xf0402b00
    e4f0:	cdp	2, 1, cr8, cr8, cr8, {4}
    e4f4:			; <UNDEFINED> instruction: 0x21000a90
    e4f8:	mrc2	0, 1, pc, cr8, cr14, {0}
    e4fc:			; <UNDEFINED> instruction: 0xf85a4bf0
    e500:	ldmdavs	fp, {r0, r1, ip, sp}
    e504:	blmi	ff6baa58 <full_module_path@@Base+0xff6414f0>
    e508:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e50c:	blcs	768580 <full_module_path@@Base+0x6ef018>
    e510:	blls	345928 <full_module_path@@Base+0x2cc3c0>
    e514:	blcs	28588 <fchmod@plt+0x219cc>
    e518:	eorshi	pc, r1, #0
    e51c:	strcc	pc, [r4], #-2271	; 0xfffff721
    e520:	cfldrdvs	mvd4, [fp, #-492]	; 0xfffffe14
    e524:			; <UNDEFINED> instruction: 0xf0402b00
    e528:	tstcs	r0, lr, asr r1
    e52c:			; <UNDEFINED> instruction: 0xf7f84620
    e530:	ldmdals	r0, {r2, r4, r5, r6, fp, sp, lr, pc}
    e534:			; <UNDEFINED> instruction: 0xf6446861
    e538:	vrshr.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
    e53c:			; <UNDEFINED> instruction: 0xf8550262
    e540:	stmdavs	r3, {r3, r4, sl, fp, ip, lr}^
    e544:	ldrbtvc	pc, [sl], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    e548:	bne	ff2e8550 <full_module_path@@Base+0xff26efe8>
    e54c:	bne	a20d2c <full_module_path@@Base+0x9a77c4>
    e550:	andvc	pc, r3, #133120	; 0x20800
    e554:	bl	ff0d44c8 <full_module_path@@Base+0xff05af60>
    e558:	ldrbne	r1, [r3, r2, lsr #5]
    e55c:	movwcs	pc, #3012	; 0xbc4	; <UNPREDICTABLE>
    e560:	stmib	r0, {r0, r1, r2, r3, fp, ip, pc}^
    e564:			; <UNDEFINED> instruction: 0xf85a230e
    e568:	ldmdavs	fp, {r0, ip, sp}
    e56c:			; <UNDEFINED> instruction: 0xf0402b00
    e570:	mrc	1, 0, r8, cr8, cr14, {0}
    e574:	ldmvs	r3, {r4, r9, fp, sp}
    e578:	mrc	0, 0, r6, cr8, cr3, {6}
    e57c:	tstcs	r0, r0, lsl sl
    e580:	beq	449de8 <full_module_path@@Base+0x3d0880>
    e584:			; <UNDEFINED> instruction: 0xff12f7fe
    e588:	bmi	ffa61530 <full_module_path@@Base+0xff9e7fc8>
    e58c:	svcvs	0x00d8447b
    e590:	ldrsbne	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
    e594:	strtmi	r6, [r0], #-2468	; 0xfffff65c
    e598:	ldrbvs	r4, [r8, r1, lsr #8]
    e59c:	sbcsne	pc, r8, r3, asr #17
    e5a0:	andcc	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    e5a4:	blcs	28618 <fchmod@plt+0x21a5c>
    e5a8:	adchi	pc, lr, r0, asr #6
    e5ac:			; <UNDEFINED> instruction: 0xf85a4bb0
    e5b0:	ldmdavs	fp, {r0, r1, ip, sp}
    e5b4:	vqrdmlah.s<illegal width 8>	d2, d0, d13
    e5b8:	blmi	ff5ee7e8 <full_module_path@@Base+0xff575280>
    e5bc:			; <UNDEFINED> instruction: 0xf85a2100
    e5c0:	ldmdavs	fp, {r0, r1, ip, sp}
    e5c4:	ldmdavs	r1!, {r0, r1, r8, fp, ip, sp, pc}
    e5c8:	beq	fe449e30 <full_module_path@@Base+0xfe3d08c8>
    e5cc:	blx	fefca64e <full_module_path@@Base+0xfef510e6>
    e5d0:	blcs	35224 <fchmod@plt+0x2e668>
    e5d4:	rscshi	pc, ip, r0, asr #32
    e5d8:	bcs	449e40 <full_module_path@@Base+0x3d08d8>
    e5dc:	stmdbvs	r3, {r0, r1, r2, r3, fp, ip, pc}
    e5e0:	bls	528c2c <full_module_path@@Base+0x4af6c4>
    e5e4:	bmi	ff4d5058 <full_module_path@@Base+0xff45baf0>
    e5e8:	strvs	r6, [r1], #1027	; 0x403
    e5ec:	ldmdbls	r5, {r0, r1, r6, r8, fp, sp, lr}
    e5f0:	movweq	lr, #7011	; 0x1b63
    e5f4:			; <UNDEFINED> instruction: 0xf85a6443
    e5f8:			; <UNDEFINED> instruction: 0xf9b44002
    e5fc:	blcs	9a65c <full_module_path@@Base+0x210f4>
    e600:	rschi	pc, sl, r0, lsl #6
    e604:	vstrle	d2, [r4, #-4]
    e608:	andcs	r4, r2, fp, asr #19
    e60c:			; <UNDEFINED> instruction: 0xf0134479
    e610:	blls	34dde4 <full_module_path@@Base+0x2d487c>
    e614:	blcs	28688 <fchmod@plt+0x21acc>
    e618:	addshi	pc, r4, r0, asr #32
    e61c:	smlabtcs	r1, r7, fp, r4
    e620:			; <UNDEFINED> instruction: 0x2016f9b4
    e624:	bcs	9f818 <full_module_path@@Base+0x262b0>
    e628:	sbcsne	pc, r4, r3, asr #17
    e62c:			; <UNDEFINED> instruction: 0x81b2f300
    e630:			; <UNDEFINED> instruction: 0xf50d49c3
    e634:	bmi	fe0a3454 <full_module_path@@Base+0xfe029eec>
    e638:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    e63c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    e640:	subsmi	r6, r1, sl, lsl r8
    e644:	andhi	pc, ip, #64	; 0x40
    e648:	beq	449eb0 <full_module_path@@Base+0x3d0948>
    e64c:	cfstr32pl	mvfx15, [r6, #52]	; 0x34
    e650:	ldc	0, cr11, [sp], #28
    e654:	pop	{r2, r8, r9, fp, pc}
    e658:	blmi	fe9f2620 <full_module_path@@Base+0xfe9790b8>
    e65c:	andvc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e660:	blcs	28754 <fchmod@plt+0x21b98>
    e664:	cfldrdge	mvd15, [sl, #508]!	; 0x1fc
    e668:	cfstrscs	mvf14, [r2], {58}	; 0x3a
    e66c:			; <UNDEFINED> instruction: 0xf812d00b
    e670:	bcs	bd9684 <full_module_path@@Base+0xb6011c>
    e674:	ssatmi	fp, #10, r8, lsl #30
    e678:	cfstrdge	mvd15, [ip], #508	; 0x1fc
    e67c:	rscsvc	pc, sp, #64, 12	; 0x4000000
    e680:	vqsub.u8	d4, d16, d4
    e684:	ldfnep	f0, [sl], {192}	; 0xc0
    e688:			; <UNDEFINED> instruction: 0x212f1c9c
    e68c:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e690:	andne	pc, r3, fp, lsl #16
    e694:			; <UNDEFINED> instruction: 0xf80b232e
    e698:	movwcs	r3, #2
    e69c:	andcc	pc, r4, fp, lsl #16
    e6a0:	blmi	fe207a08 <full_module_path@@Base+0xfe18e4a0>
    e6a4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e6a8:	blcs	2871c <fchmod@plt+0x21b60>
    e6ac:	bge	b7b0 <fchmod@plt+0x4bf4>
    e6b0:			; <UNDEFINED> instruction: 0xf85a4b6f
    e6b4:	ldmdavs	fp, {r0, r1, ip, sp}
    e6b8:			; <UNDEFINED> instruction: 0xf77f2b1d
    e6bc:	blmi	1b792a4 <full_module_path@@Base+0x1affd3c>
    e6c0:	andmi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e6c4:	blcs	28758 <fchmod@plt+0x21b9c>
    e6c8:	bge	ffd8b8cc <full_module_path@@Base+0xffd12364>
    e6cc:	blmi	fe507910 <full_module_path@@Base+0xfe48e3a8>
    e6d0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e6d4:	blcs	28748 <fchmod@plt+0x21b8c>
    e6d8:	svcge	0x007af47f
    e6dc:	stmdbcs	r0, {r0, r4, r5, fp, sp, lr}
    e6e0:	svcge	0x0076f43f
    e6e4:			; <UNDEFINED> instruction: 0xf85a4b8c
    e6e8:	ldmdavs	fp, {r0, r1, ip, sp}
    e6ec:			; <UNDEFINED> instruction: 0xf47f2b00
    e6f0:	andscs	sl, r6, pc, ror #30
    e6f4:	blx	1fca76c <full_module_path@@Base+0x1f51204>
    e6f8:			; <UNDEFINED> instruction: 0xf04fe76a
    e6fc:	tstls	r2, #-67108861	; 0xfc000003
    e700:	movwls	r2, #37632	; 0x9300
    e704:	bllt	44c708 <full_module_path@@Base+0x3d31a0>
    e708:	ldmdavs	fp, {r2, r3, r8, r9, fp, ip, pc}
    e70c:			; <UNDEFINED> instruction: 0xf47f2b00
    e710:	cdp	15, 1, cr10, cr8, cr13, {2}
    e714:			; <UNDEFINED> instruction: 0xf0210a90
    e718:	strb	pc, [r7, -r5, asr #31]	; <UNPREDICTABLE>
    e71c:			; <UNDEFINED> instruction: 0xf7fb2002
    e720:	blmi	15cdb0c <full_module_path@@Base+0x15545a4>
    e724:	vst1.8	{d25-d26}, [r2], sl
    e728:	andls	r3, sl, #128, 4
    e72c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e730:			; <UNDEFINED> instruction: 0xf7ff6018
    e734:			; <UNDEFINED> instruction: 0x462abad5
    e738:	ldrbmi	r4, [r8], -r1, lsr #12
    e73c:			; <UNDEFINED> instruction: 0xf00c621d
    e740:	ldrb	pc, [sp, #2293]	; 0x8f5	; <UNPREDICTABLE>
    e744:	bvs	449fac <full_module_path@@Base+0x3d0a44>
    e748:	rscscc	pc, pc, pc, asr #32
    e74c:	strcs	r9, [r1, #-2575]	; 0xfffff5f1
    e750:	ldrbtmi	r4, [fp], #-2940	; 0xfffff484
    e754:	andsvs	r6, sp, #53760	; 0xd200
    e758:	tsteq	ip, r6, lsl #2	; <UNPREDICTABLE>
    e75c:	stc2l	7, cr15, [r0], {249}	; 0xf9
    e760:	ldrbtmi	r4, [fp], #-2937	; 0xfffff487
    e764:	blcs	2a6d8 <fchmod@plt+0x23b1c>
    e768:	mrc	1, 0, sp, cr8, cr11, {2}
    e76c:			; <UNDEFINED> instruction: 0xf04f2a10
    e770:	tstvs	r3, #-67108861	; 0xfc000003
    e774:	bpl	449fdc <full_module_path@@Base+0x3d0a74>
    e778:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    e77c:			; <UNDEFINED> instruction: 0xf0306928
    e780:	blmi	1ccccc4 <full_module_path@@Base+0x1c5375c>
    e784:	ldrbtmi	r6, [fp], #-2410	; 0xfffff696
    e788:	addmi	r6, r2, #10158080	; 0x9b0000
    e78c:	andcs	fp, r0, r8, lsl #30
    e790:	cmnvs	r8, r0, lsl #22
    e794:	tsthi	r5, r0, asr #5	; <UNPREDICTABLE>
    e798:	ldrbtmi	r4, [fp], #-2925	; 0xfffff493
    e79c:	stmdbcs	r1, {r0, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr}
    e7a0:	svcge	0x0046f47f
    e7a4:	beq	fe44a00c <full_module_path@@Base+0xfe3d0aa4>
    e7a8:			; <UNDEFINED> instruction: 0xf800f7ff
    e7ac:	cdp	7, 1, cr14, cr8, cr0, {2}
    e7b0:	andcs	r4, r0, #16, 20	; 0x10000
    e7b4:	stmibvs	r0!, {r2, r8, sp}
    e7b8:			; <UNDEFINED> instruction: 0xf862f00f
    e7bc:	stmdacs	r0, {r5, r6, r7, sp, lr}
    e7c0:	teqhi	r4, r0	; <UNPREDICTABLE>
    e7c4:	stmiavs	r1!, {r1, r5, r7, r8, fp, sp, lr}
    e7c8:			; <UNDEFINED> instruction: 0xf7f70092
    e7cc:	ldrb	lr, [r4], r0, lsl #28
    e7d0:			; <UNDEFINED> instruction: 0xf01c2001
    e7d4:			; <UNDEFINED> instruction: 0xe6fffb71
    e7d8:	beq	44a040 <full_module_path@@Base+0x3d0ad8>
    e7dc:	blx	fe64c7c8 <full_module_path@@Base+0xfe5d3260>
    e7e0:			; <UNDEFINED> instruction: 0x3016f9b4
    e7e4:	cdp	7, 1, cr14, cr8, cr14, {0}
    e7e8:			; <UNDEFINED> instruction: 0xf1033a10
    e7ec:			; <UNDEFINED> instruction: 0xf7f90018
    e7f0:	ldr	pc, [sl], fp, ror #23
    e7f4:	andcs	r9, r3, #10240	; 0x2800
    e7f8:	bne	44a060 <full_module_path@@Base+0x3d0af8>
    e7fc:	ldrbmi	r9, [sl], -r2, lsl #4
    e800:	ldrbmi	r9, [fp], -r1, lsl #6
    e804:	beq	fe44a06c <full_module_path@@Base+0xfe3d0b04>
    e808:			; <UNDEFINED> instruction: 0xf7fe9500
    e80c:			; <UNDEFINED> instruction: 0xf7fff989
    e810:	mulcs	r2, sp, sl
    e814:	movwls	r2, #37633	; 0x9301
    e818:	stc2l	0, cr15, [r4, #120]	; 0x78
    e81c:			; <UNDEFINED> instruction: 0xf7ff9012
    e820:	bvs	cbd234 <full_module_path@@Base+0xc43ccc>
    e824:			; <UNDEFINED> instruction: 0xf85368f3
    e828:			; <UNDEFINED> instruction: 0xf1033022
    e82c:	lfmvc	f0, 4, [fp], {16}
    e830:	orrsle	r2, sl, lr, lsr #22
    e834:	blcs	2c988 <fchmod@plt+0x25dcc>
    e838:			; <UNDEFINED> instruction: 0xe796d09c
    e83c:	andeq	r8, r5, r4, lsl #27
    e840:	andeq	r0, r0, ip, lsr #7
    e844:	andeq	r8, r5, lr, ror #26
    e848:	andeq	r0, r0, r8, lsr #10
    e84c:	andeq	r0, r0, ip, lsl r3
    e850:	andeq	r0, r0, r8, asr #9
    e854:	andeq	r0, r0, r8, asr #10
    e858:	andeq	r8, r3, r8, asr r2
    e85c:	andeq	fp, r5, sl, lsl #11
    e860:	andeq	r0, r0, ip, lsl #9
    e864:	andeq	r0, r0, ip, asr #11
    e868:	andeq	r0, r0, r4, asr #7
    e86c:	strdeq	r0, [r0], -r8
    e870:	andeq	r0, r0, ip, lsr #8
    e874:	andeq	r0, r0, r8, asr r5
    e878:	andeq	r8, r3, r8, lsr #4
    e87c:	andeq	r0, r0, ip, lsl #8
    e880:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e884:	andeq	fp, r5, r8, lsr #9
    e888:	andeq	r2, r4, r2, lsr #11
    e88c:	andeq	r0, r0, r4, lsr r6
    e890:	andeq	r8, r3, r6, lsr #3
    e894:	andeq	r8, r3, r6, asr #2
    e898:	andeq	r2, r4, r6, asr #7
    e89c:	andeq	r9, r5, r0, ror #3
    e8a0:	andeq	fp, r5, r2, lsr #7
    e8a4:	andeq	fp, r5, r8, ror r3
    e8a8:	andeq	r9, r5, r6, lsr #3
    e8ac:	andeq	r0, r0, r8, ror r3
    e8b0:	ldrdeq	r0, [r0], -r4
    e8b4:	andeq	r0, r0, r0, asr #11
    e8b8:	andeq	r0, r0, r8, lsr r4
    e8bc:	andeq	r7, r3, sl, lsl #30
    e8c0:	strdeq	r0, [r0], -r8
    e8c4:	andeq	r0, r0, r0, ror #6
    e8c8:	andeq	r7, r3, sl, lsr #29
    e8cc:			; <UNDEFINED> instruction: 0x00037ebc
    e8d0:	andeq	r0, r0, r8, lsr r3
    e8d4:	andeq	r0, r0, r0, ror #12
    e8d8:	andeq	r7, r3, r4, asr r9
    e8dc:	strdeq	r2, [r4], -r0
    e8e0:			; <UNDEFINED> instruction: 0x000003bc
    e8e4:	andeq	r0, r0, ip, lsr #9
    e8e8:	andeq	r2, r4, r8, lsr r0
    e8ec:	andeq	r8, r5, r2, ror #28
    e8f0:	strdeq	r0, [r0], -r8
    e8f4:	andeq	r1, r4, lr, lsr #31
    e8f8:	andeq	r0, r0, r4, asr #11
    e8fc:	andeq	r1, r4, ip, lsl pc
    e900:	andeq	r8, r5, lr, lsl #26
    e904:			; <UNDEFINED> instruction: 0x0005aeba
    e908:	andeq	r1, r4, r6, asr #32
    e90c:			; <UNDEFINED> instruction: 0x00040fb6
    e910:	andeq	r7, r3, sl, ror #20
    e914:	muleq	r3, r0, r8
    e918:	andeq	r0, r0, ip, lsl #10
    e91c:	andeq	r0, r0, ip, lsr r3
    e920:	andeq	r0, r0, r4, lsl #9
    e924:			; <UNDEFINED> instruction: 0x0005acb4
    e928:	muleq	r0, r8, r5
    e92c:	andeq	sl, r5, r8, asr #24
    e930:	andeq	r0, r0, r0, lsr #6
    e934:	andeq	r0, r0, r0, lsl #11
    e938:	andeq	r7, r3, r4, lsl r9
    e93c:			; <UNDEFINED> instruction: 0x0005abb0
    e940:	andeq	r8, r5, sl, lsl #6
    e944:			; <UNDEFINED> instruction: 0x000588b2
    e948:	andeq	sl, r5, r2, ror sl
    e94c:	andeq	r8, r5, lr, ror r8
    e950:	andeq	sl, r5, sl, lsr sl
    e954:			; <UNDEFINED> instruction: 0x212f3001
    e958:	svc	0x003af7f7
    e95c:	suble	r2, r9, r0, lsl #16
    e960:			; <UNDEFINED> instruction: 0xf7ff4605
    e964:			; <UNDEFINED> instruction: 0xee18bafc
    e968:	vpmin.s8	d16, d17, d0
    e96c:			; <UNDEFINED> instruction: 0xf01e0104
    e970:	vnmla.f16	s30, s17, s14
    e974:	ldmdavs	r1!, {r4, r7, r9, fp}
    e978:	blx	134a9f8 <full_module_path@@Base+0x12d1490>
    e97c:			; <UNDEFINED> instruction: 0xf01fe5be
    e980:	strb	pc, [fp, #3349]	; 0xd15	; <UNPREDICTABLE>
    e984:			; <UNDEFINED> instruction: 0xf85a4b37
    e988:			; <UNDEFINED> instruction: 0xf7f70003
    e98c:	strvs	lr, [r0, #3444]!	; 0xd74
    e990:	ldmiblt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e994:	blx	15ca9a2 <full_module_path@@Base+0x155143a>
    e998:	ldrbtmi	r4, [r9], #-2355	; 0xfffff6cd
    e99c:	andcs	r4, r2, r2, lsl #12
    e9a0:	stc2	0, cr15, [sl], #-76	; 0xffffffb4
    e9a4:	strtmi	lr, [r8], -r4, asr #12
    e9a8:			; <UNDEFINED> instruction: 0x46024930
    e9ac:	ldrbtmi	r2, [r9], #-3
    e9b0:	stc2	0, cr15, [r2], #-76	; 0xffffffb4
    e9b4:			; <UNDEFINED> instruction: 0xf640492e
    e9b8:	andcs	r0, r1, r6, lsr #5
    e9bc:			; <UNDEFINED> instruction: 0xf0084479
    e9c0:			; <UNDEFINED> instruction: 0xf06ffe9f
    e9c4:	mufe	f0, f0, f1
    e9c8:			; <UNDEFINED> instruction: 0xf01e0a90
    e9cc:	blmi	a8da80 <full_module_path@@Base+0xa14518>
    e9d0:			; <UNDEFINED> instruction: 0x2016f9b4
    e9d4:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    e9d8:			; <UNDEFINED> instruction: 0xf8c32a02
    e9dc:			; <UNDEFINED> instruction: 0xf77f10d4
    e9e0:			; <UNDEFINED> instruction: 0xf001ae27
    e9e4:	stmdbmi	r4!, {r0, r1, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}
    e9e8:			; <UNDEFINED> instruction: 0x46024479
    e9ec:			; <UNDEFINED> instruction: 0xf0132002
    e9f0:	ldr	pc, [sp], -r3, lsl #24
    e9f4:	blls	2bcf78 <full_module_path@@Base+0x243a10>
    e9f8:	strls	r2, [r0, #-515]	; 0xfffffdfd
    e9fc:			; <UNDEFINED> instruction: 0xf7ff9301
    ea00:			; <UNDEFINED> instruction: 0xf7f9bb8f
    ea04:	ldmdami	sp, {r0, r1, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    ea08:			; <UNDEFINED> instruction: 0xf00e4478
    ea0c:	bls	2ce920 <full_module_path@@Base+0x2553b8>
    ea10:	mrc	6, 0, r4, cr8, cr11, {2}
    ea14:	vmov	r1, s16
    ea18:	andls	r0, r1, #144, 20	; 0x90000
    ea1c:			; <UNDEFINED> instruction: 0xf8cd465a
    ea20:	strls	r9, [r0, #-8]
    ea24:			; <UNDEFINED> instruction: 0xf87cf7fe
    ea28:	bllt	fe10ca2c <full_module_path@@Base+0xfe0934c4>
    ea2c:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    ea30:			; <UNDEFINED> instruction: 0xff9af00e
    ea34:	mcr	7, 7, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
    ea38:	stmdavs	r1, {r3, r8, r9, fp, ip, pc}
    ea3c:	tstls	r5, r8, lsl r8
    ea40:			; <UNDEFINED> instruction: 0xffd0f00d
    ea44:	stmdbls	r5, {r0, r1, r2, r3, r9, fp, lr}
    ea48:			; <UNDEFINED> instruction: 0x4603447a
    ea4c:			; <UNDEFINED> instruction: 0xf0132001
    ea50:	stmdbmi	sp, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
    ea54:	eorseq	pc, r4, #64, 12	; 0x4000000
    ea58:	ldrbtmi	r2, [r9], #-3
    ea5c:	cdp2	0, 5, cr15, cr0, cr8, {0}
    ea60:	stc	7, cr15, [lr, #-988]	; 0xfffffc24
    ea64:	andeq	r0, r0, r0, asr r6
    ea68:	andeq	r7, r3, r2, ror #9
    ea6c:	andeq	r7, r3, r6, asr #10
    ea70:	andeq	r6, r3, ip, lsr #30
    ea74:	strdeq	sl, [r5], -lr
    ea78:	muleq	r3, r4, r4
    ea7c:	ldrdeq	r7, [r3], -ip
    ea80:			; <UNDEFINED> instruction: 0x000374b6
    ea84:	andeq	r7, r3, r8, lsr #3
    ea88:	andeq	r6, r3, lr, lsl #29
    ea8c:	svcmi	0x00f0e92d
    ea90:			; <UNDEFINED> instruction: 0xf8dfb08d
    ea94:			; <UNDEFINED> instruction: 0x46065590
    ea98:	strcc	pc, [ip, #2271]	; 0x8df
    ea9c:	tstls	r1, sp, ror r4
    eaa0:	stmdavs	r3!, {r2, r3, r5, r6, r7, fp, ip, lr}
    eaa4:			; <UNDEFINED> instruction: 0xf0002b00
    eaa8:			; <UNDEFINED> instruction: 0xf8df8218
    eaac:			; <UNDEFINED> instruction: 0xf8df2580
    eab0:	stmiapl	pc!, {r7, r8, sl, ip, sp}	; <UNPREDICTABLE>
    eab4:	andhi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    eab8:	movwls	r6, #43451	; 0xa9bb
    eabc:	movwls	r6, #47611	; 0xb9fb
    eac0:	ldrbls	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    eac4:	ldrbtmi	r2, [r9], #0
    eac8:			; <UNDEFINED> instruction: 0xf7fb4649
    eacc:			; <UNDEFINED> instruction: 0xf8d8fb23
    ead0:	movwls	r3, #36864	; 0x9000
    ead4:	cmplt	fp, r4, lsl #12
    ead8:	blcs	694ec <file_old_total@@Base+0x23c>
    eadc:	subshi	pc, r5, #0
    eae0:	ldrbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    eae4:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    eae8:	stmibvs	r3, {r1, r8, r9, ip, pc}
    eaec:	and	r9, r4, r9, lsl #6
    eaf0:	strbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    eaf4:	movwls	r5, #10475	; 0x28eb
    eaf8:			; <UNDEFINED> instruction: 0xf8df6018
    eafc:			; <UNDEFINED> instruction: 0xf04f3540
    eb00:			; <UNDEFINED> instruction: 0xf8df0900
    eb04:			; <UNDEFINED> instruction: 0x46a2153c
    eb08:			; <UNDEFINED> instruction: 0xf645447b
    eb0c:	tstcc	r4, #-1879048190	; 0x90000002
    eb10:			; <UNDEFINED> instruction: 0xf64b9306
    eb14:	vorr.i32	q8, #0	; 0x00000000
    eb18:	movwls	r5, #17182	; 0x431e
    eb1c:	addcs	pc, pc, #204, 4	; 0xc000000c
    eb20:	ldrbtmi	r9, [r9], #-2817	; 0xfffff4ff
    eb24:			; <UNDEFINED> instruction: 0xf6459203
    eb28:	tstls	r7, r8, lsr #4
    eb2c:	addcs	pc, pc, #192, 4
    eb30:	andls	r0, r5, #155	; 0x9b
    eb34:	ldrtmi	r9, [r0], -r8, lsl #6
    eb38:	stc2l	0, cr15, [sl, #116]!	; 0x74
    eb3c:	strmi	r4, [r4], -r3, lsl #13
    eb40:			; <UNDEFINED> instruction: 0xf0002800
    eb44:			; <UNDEFINED> instruction: 0xf8df8092
    eb48:	stmiapl	fp!, {r2, r3, r4, r5, r6, r7, sl, ip, sp}^
    eb4c:	blcs	6e8bc0 <full_module_path@@Base+0x66f658>
    eb50:			; <UNDEFINED> instruction: 0xf01bdd03
    eb54:			; <UNDEFINED> instruction: 0xf0400f04
    eb58:	strdcs	r8, [r1, -lr]
    eb5c:			; <UNDEFINED> instruction: 0xf7f94650
    eb60:	strtmi	pc, [r2], -r5, ror #20
    eb64:			; <UNDEFINED> instruction: 0x46304651
    eb68:	blx	1f4cb56 <full_module_path@@Base+0x1ed35ee>
    eb6c:	ldrdcc	pc, [r0], -r8
    eb70:	teqlt	fp, #4, 12	; 0x400000
    eb74:	ldrdlt	pc, [r0], -r0
    eb78:	svceq	0x0000f1bb
    eb7c:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
    eb80:	strbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    eb84:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    eb88:			; <UNDEFINED> instruction: 0xf89bb12b
    eb8c:	blcs	bdab94 <full_module_path@@Base+0xb6162c>
    eb90:			; <UNDEFINED> instruction: 0xf10bbf08
    eb94:	ldrbmi	r0, [r9, #2817]	; 0xb01
    eb98:	blls	82bf0 <full_module_path@@Base+0x9688>
    eb9c:	svclt	0x00b82b00
    eba0:	blle	234fc0 <full_module_path@@Base+0x1bba58>
    eba4:	tstcs	r0, r2, lsl #22
    eba8:	ldmdavs	fp, {r3, r9, fp, ip, pc}
    ebac:	ldmpl	r8, {r0, r1, r3, r4, r7, fp, sp, lr}
    ebb0:			; <UNDEFINED> instruction: 0xffdef7fc
    ebb4:	ldrbmi	r4, [r8], -r1, lsl #12
    ebb8:	bl	1a4cb9c <full_module_path@@Base+0x19d3634>
    ebbc:			; <UNDEFINED> instruction: 0xf0402800
    ebc0:			; <UNDEFINED> instruction: 0x46d98210
    ebc4:	vst2.32	{d8,d10}, [r2 :128], r2
    ebc8:			; <UNDEFINED> instruction: 0xf5b34370
    ebcc:	andsle	r4, r0, r0, lsl #30
    ebd0:	svcmi	0x0080f5b3
    ebd4:	adcshi	pc, r8, r0
    ebd8:	svcmi	0x0020f5b3
    ebdc:	adcshi	pc, r0, r0
    ebe0:	eorsmi	pc, r0, #33554432	; 0x2000000
    ebe4:	svcpl	0x0000f5b2
    ebe8:	adchi	pc, sl, r0
    ebec:	movwcc	r6, #7611	; 0x1dbb
    ebf0:			; <UNDEFINED> instruction: 0xf8da65bb
    ebf4:			; <UNDEFINED> instruction: 0xf8da1018
    ebf8:			; <UNDEFINED> instruction: 0xf8df2008
    ebfc:	cfstrdne	mvd3, [r8], {80}	; 0x50
    ec00:	andseq	pc, r8, sl, asr #17
    ec04:	eormi	pc, r1, r2, asr #16
    ec08:			; <UNDEFINED> instruction: 0xf9b358eb
    ec0c:	blcs	5ac2c <_dist_code@@Base+0x8084>
    ec10:			; <UNDEFINED> instruction: 0xf8dfdd0d
    ec14:	ldrbtmi	r3, [fp], #-1084	; 0xfffffbc4
    ec18:	cmplt	r3, fp, asr sp
    ec1c:	andcc	lr, r3, #3620864	; 0x374000
    ec20:	movwcs	pc, #2819	; 0xb03	; <UNPREDICTABLE>
    ec24:	bl	fecb5440 <full_module_path@@Base+0xfec3bed8>
    ec28:			; <UNDEFINED> instruction: 0xf0800fb3
    ec2c:			; <UNDEFINED> instruction: 0xf8df80bd
    ec30:	stmiapl	fp!, {r2, r5, sl, ip, sp}^
    ec34:			; <UNDEFINED> instruction: 0x3016f9b3
    ec38:			; <UNDEFINED> instruction: 0xf77f2b01
    ec3c:	qsub16mi	sl, r0, ip
    ec40:			; <UNDEFINED> instruction: 0xf7fc2100
    ec44:			; <UNDEFINED> instruction: 0x4602ff95
    ec48:			; <UNDEFINED> instruction: 0xf0002800
    ec4c:			; <UNDEFINED> instruction: 0xf8df80aa
    ec50:	andcs	r1, r2, r8, lsl #8
    ec54:			; <UNDEFINED> instruction: 0xf0134479
    ec58:	ldrtmi	pc, [r0], -pc, asr #21	; <UNPREDICTABLE>
    ec5c:	ldc2l	0, cr15, [r8, #-116]	; 0xffffff8c
    ec60:	strmi	r4, [r4], -r3, lsl #13
    ec64:			; <UNDEFINED> instruction: 0xf47f2800
    ec68:	ldrbmi	sl, [r4], -lr, ror #30
    ec6c:	blmi	ffe61060 <full_module_path@@Base+0xffde7af8>
    ec70:	stmibvs	r2!, {r3, r4, r5, r6, sl, lr}
    ec74:	ldrmi	r6, [r1], #-4033	; 0xfffff03f
    ec78:			; <UNDEFINED> instruction: 0xf85567c1
    ec7c:			; <UNDEFINED> instruction: 0xf9b99003
    ec80:	blcs	5ace0 <_dist_code@@Base+0x8138>
    ec84:	ldmibmi	r6!, {r2, r8, sl, fp, ip, lr, pc}^
    ec88:	ldrbtmi	r2, [r9], #-2
    ec8c:	blx	fed4ace0 <full_module_path@@Base+0xfecd1778>
    ec90:	ldrbtmi	r4, [fp], #-3060	; 0xfffff40c
    ec94:	blcs	2a208 <fchmod@plt+0x2364c>
    ec98:	tsthi	sl, r0, asr #32	; <UNPREDICTABLE>
    ec9c:	stmiapl	fp!, {r1, r4, r5, r6, r7, r8, r9, fp, lr}^
    eca0:	blcs	28d14 <fchmod@plt+0x22158>
    eca4:	addshi	pc, r1, r0, asr #32
    eca8:			; <UNDEFINED> instruction: 0xf8d868a2
    ecac:	rscvs	r3, r2, r0
    ecb0:			; <UNDEFINED> instruction: 0xf0002b00
    ecb4:	blls	aefdc <full_module_path@@Base+0x35a74>
    ecb8:	ldmdavs	fp, {r0, r3, r9, fp, ip, pc}
    ecbc:	addsmi	r6, r1, #2506752	; 0x264000
    ecc0:	msrhi	(UNDEF: 127), r0
    ecc4:	vst2.8	{d22,d24}, [pc :128], r0
    ecc8:			; <UNDEFINED> instruction: 0xf02f5100
    eccc:	stmdbvs	r3!, {r0, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    ecd0:	svclt	0x00184298
    ecd4:			; <UNDEFINED> instruction: 0xf0006160
    ecd8:	blmi	ff6ef264 <full_module_path@@Base+0xff675cfc>
    ecdc:	stmiapl	fp!, {r5, r9, sl, lr}^
    ece0:			; <UNDEFINED> instruction: 0xf7fe6819
    ece4:	blmi	ff60da78 <full_module_path@@Base+0xff594510>
    ece8:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    ecec:	vqrdmlah.s<illegal width 8>	d18, d0, d13
    ecf0:			; <UNDEFINED> instruction: 0xf8d880e0
    ecf4:	blcs	1acfc <fchmod@plt+0x14140>
    ecf8:	adcshi	pc, pc, r0, asr #32
    ecfc:			; <UNDEFINED> instruction: 0x3016f9b9
    ed00:	vqrdmulh.s<illegal width 8>	d2, d0, d2
    ed04:	blcs	6f04c <file_old_total@@Base+0x5d9c>
    ed08:	ldmibmi	r8, {r2, r8, sl, fp, ip, lr, pc}^
    ed0c:	ldrbtmi	r2, [r9], #-2
    ed10:	blx	1ccad64 <full_module_path@@Base+0x1c517fc>
    ed14:	andcc	lr, r6, #3522560	; 0x35c000
    ed18:	stmdals	fp, {r1, r3, r8, fp, ip, pc}
    ed1c:			; <UNDEFINED> instruction: 0x6c391a5b
    ed20:	andeq	lr, r0, #100352	; 0x18800
    ed24:	ldmdane	fp, {r3, r4, r5, r6, sl, fp, sp, lr}^
    ed28:	ldrtvs	r6, [fp], #-3257	; 0xfffff347
    ed2c:	andeq	lr, r2, #64, 22	; 0x10000
    ed30:	strtmi	r6, [r0], -r3, lsr #19
    ed34:	ldrmi	r6, [r9], #-1146	; 0xfffffb86
    ed38:			; <UNDEFINED> instruction: 0xb00d64b9
    ed3c:	svchi	0x00f0e8bd
    ed40:	movwcc	r6, #7483	; 0x1d3b
    ed44:	smmlar	r4, fp, r5, r6
    ed48:	ldrdcc	pc, [r0], -r8
    ed4c:	fldmiaxvs	fp!, {d27-d87}	;@ Deprecated
    ed50:	ldrbtvs	r3, [fp], #769	; 0x301
    ed54:	ldrtmi	lr, [r0], -sp, asr #14
    ed58:	ldc2l	0, cr15, [sl], {29}
    ed5c:	movweq	pc, #16961	; 0x4241	; <UNPREDICTABLE>
    ed60:	strcs	lr, [r0], #-2635	; 0xfffff5b5
    ed64:			; <UNDEFINED> instruction: 0xf47f429c
    ed68:			; <UNDEFINED> instruction: 0x4653aef8
    ed6c:	ldrmi	r4, [ip], -r2, lsr #13
    ed70:	stmiapl	fp!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, fp, lr}^
    ed74:	blcs	28de8 <fchmod@plt+0x2222c>
    ed78:	mrshi	pc, (UNDEF: 66)	; <UNPREDICTABLE>
    ed7c:			; <UNDEFINED> instruction: 0xf01d4630
    ed80:	blmi	fef4e7ec <full_module_path@@Base+0xfeed5284>
    ed84:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    ed88:			; <UNDEFINED> instruction: 0xf47f2b00
    ed8c:	blmi	feebab50 <full_module_path@@Base+0xfee415e8>
    ed90:	ldmdavs	r3, {r1, r3, r5, r6, r7, fp, ip, lr}
    ed94:	andsvs	r4, r0, r8, lsl r3
    ed98:	blls	208b40 <full_module_path@@Base+0x18f5d8>
    ed9c:	bleq	54b1b0 <full_module_path@@Base+0x4d1c48>
    eda0:	bmi	fedc898c <full_module_path@@Base+0xfed4f424>
    eda4:			; <UNDEFINED> instruction: 0xe752447a
    eda8:			; <UNDEFINED> instruction: 0xff6cf7f8
    edac:	blls	c8ab0 <full_module_path@@Base+0x4f548>
    edb0:	ldmdavs	r8, {r0, r8, sp}
    edb4:			; <UNDEFINED> instruction: 0xf93af7f9
    edb8:	ldmdavs	fp, {r1, r8, r9, fp, ip, pc}
    edbc:	ldmvs	r9, {r1, r3, r4, r7, r8, fp, sp, lr}
    edc0:	orrsvs	r1, r8, r0, asr ip
    edc4:	eormi	pc, r2, r1, asr #16
    edc8:	stmibvs	r0!, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
    edcc:	mrscs	r2, R12_usr
    edd0:	ldc2l	0, cr15, [r6, #-56]	; 0xffffffc8
    edd4:	stmdacs	r0, {r5, r6, r7, sp, lr}
    edd8:	tsthi	pc, r0	; <UNPREDICTABLE>
    eddc:	stmiavs	r1!, {r1, r5, r7, r8, fp, sp, lr}
    ede0:			; <UNDEFINED> instruction: 0xf7f70092
    ede4:			; <UNDEFINED> instruction: 0xf8d8eaf4
    ede8:	cmnlt	r3, #0
    edec:			; <UNDEFINED> instruction: 0xf8d39b02
    edf0:	blls	27adf8 <full_module_path@@Base+0x201890>
    edf4:			; <UNDEFINED> instruction: 0x1018f8db
    edf8:			; <UNDEFINED> instruction: 0xf77f4299
    edfc:	blmi	fe83ab90 <full_module_path@@Base+0xfe7c1628>
    ee00:			; <UNDEFINED> instruction: 0xc01cf8db
    ee04:			; <UNDEFINED> instruction: 0xf8db447b
    ee08:			; <UNDEFINED> instruction: 0xf8d3000c
    ee0c:	ldrmi	r2, [r4, #224]	; 0xe0
    ee10:	sbcshi	pc, r5, r0, lsl #6
    ee14:	bne	ff2b5a40 <full_module_path@@Base+0xff23c4d8>
    ee18:	ldrdne	pc, [r8], -fp
    ee1c:	bleq	fe109760 <full_module_path@@Base+0xfe0901f8>
    ee20:	ldrbmi	r0, [r9], #-146	; 0xffffff6e
    ee24:			; <UNDEFINED> instruction: 0xf7f74458
    ee28:	bls	c9978 <full_module_path@@Base+0x50410>
    ee2c:	ldmvs	r8, {r0, r1, r4, fp, sp, lr}^
    ee30:	blls	26949c <full_module_path@@Base+0x1eff34>
    ee34:	bne	ff25ff9c <full_module_path@@Base+0xff1e6a34>
    ee38:	ldc2	7, cr15, [r6, #-1008]!	; 0xfffffc10
    ee3c:	ldrdcc	pc, [r0], -r8
    ee40:			; <UNDEFINED> instruction: 0xf47f2b00
    ee44:	mcrcs	15, 0, sl, cr0, cr15, {1}
    ee48:	svcge	0x0047f6ff
    ee4c:	ldrtmi	r4, [r0], -r1, lsr #12
    ee50:	ldc2	0, cr15, [sl, #-132]!	; 0xffffff7c
    ee54:			; <UNDEFINED> instruction: 0xf9b94b8b
    ee58:	tstcs	r1, r6, lsl r0
    ee5c:	bcs	a0050 <full_module_path@@Base+0x26ae8>
    ee60:	sbcsne	pc, r4, r3, asr #17
    ee64:	svcge	0x0039f77f
    ee68:			; <UNDEFINED> instruction: 0xf8ecf001
    ee6c:	ldrbtmi	r4, [r9], #-2438	; 0xfffff67a
    ee70:	andcs	r4, r2, r2, lsl #12
    ee74:			; <UNDEFINED> instruction: 0xf9c0f013
    ee78:	bvs	fe908b3c <full_module_path@@Base+0xfe88f5d4>
    ee7c:			; <UNDEFINED> instruction: 0xf47f2b01
    ee80:	blmi	fe0bab7c <full_module_path@@Base+0xfe041614>
    ee84:	svcvs	0x00db447b
    ee88:	bvs	8bb3bc <full_module_path@@Base+0x841e54>
    ee8c:			; <UNDEFINED> instruction: 0xf85368e3
    ee90:			; <UNDEFINED> instruction: 0xf1033022
    ee94:	lfmvc	f0, 4, [fp], {16}
    ee98:			; <UNDEFINED> instruction: 0xf0002b2e
    ee9c:			; <UNDEFINED> instruction: 0xf04f808b
    eea0:			; <UNDEFINED> instruction: 0x632333ff
    eea4:	strtmi	lr, [r0], -sl, lsr #14
    eea8:			; <UNDEFINED> instruction: 0xff32f7f8
    eeac:			; <UNDEFINED> instruction: 0x3016f9b9
    eeb0:	ldrtmi	lr, [r0], -r9, lsr #14
    eeb4:			; <UNDEFINED> instruction: 0xf9f8f01d
    eeb8:	stmiapl	fp!, {r1, r2, r3, r5, r6, r8, r9, fp, lr}^
    eebc:	blcs	28f30 <fchmod@plt+0x22374>
    eec0:	svcge	0x001cf47f
    eec4:	stmiapl	sl!, {r2, r3, r5, r6, r8, r9, fp, lr}^
    eec8:	tstmi	r8, #1245184	; 0x130000
    eecc:			; <UNDEFINED> instruction: 0xe7156010
    eed0:	andseq	pc, r8, r4, lsl #2
    eed4:			; <UNDEFINED> instruction: 0xf878f7f9
    eed8:	blmi	1b88a60 <full_module_path@@Base+0x1b0f4f8>
    eedc:	cfldrdvs	mvd4, [fp, #-492]	; 0xfffffe14
    eee0:	eorsle	r2, sl, r0, lsl #22
    eee4:	stmiapl	fp!, {r0, r1, r3, r5, r6, r8, r9, fp, lr}^
    eee8:	stmdblt	fp!, {r0, r1, r3, r4, fp, sp, lr}^
    eeec:	andcs	r4, r7, sl, ror #20
    eef0:	ldrbtmi	r4, [sl], #-2410	; 0xfffff696
    eef4:			; <UNDEFINED> instruction: 0xf0134479
    eef8:	blmi	1a8d4fc <full_module_path@@Base+0x1a13f94>
    eefc:	andcs	r2, r1, #2
    ef00:	andsvs	r5, sl, fp, ror #17
    ef04:			; <UNDEFINED> instruction: 0xffaef013
    ef08:			; <UNDEFINED> instruction: 0xf8554b49
    ef0c:	stmdbmi	r5!, {r0, r1, pc}^
    ef10:	ldrbtmi	r2, [r9], #-6
    ef14:			; <UNDEFINED> instruction: 0xf970f013
    ef18:	stmiapl	fp!, {r0, r1, r5, r6, r8, r9, fp, lr}^
    ef1c:	tstlt	r0, r8, lsl r8
    ef20:			; <UNDEFINED> instruction: 0xf0212101
    ef24:	blmi	188e660 <full_module_path@@Base+0x18150f8>
    ef28:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    ef2c:	tstcs	r0, r0, lsl r1
    ef30:	stc2l	0, cr15, [r6, #132]	; 0x84
    ef34:	bmi	17a1c30 <full_module_path@@Base+0x17286c8>
    ef38:	stmiapl	sl!, {r0, r1, r2, r3, r5, r6, r7, fp, ip, lr}
    ef3c:	ldmibvs	sl!, {r0, r1, r4, fp, sp, lr}
    ef40:	ldmibvs	sl!, {r1, r3, r9, ip, pc}^
    ef44:	blcs	33778 <fchmod@plt+0x2cbbc>
    ef48:	cfldrsge	mvf15, [sl, #252]!	; 0xfc
    ef4c:	blcs	28fe0 <fchmod@plt+0x22424>
    ef50:	cfldrsge	mvf15, [r6, #508]!	; 0x1fc
    ef54:			; <UNDEFINED> instruction: 0xf998f01f
    ef58:	blmi	d88628 <full_module_path@@Base+0xd0f0c0>
    ef5c:	andhi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    ef60:	ldrdcc	pc, [r0], -r8
    ef64:	sbcsle	r2, r2, r0, lsl #22
    ef68:	stmiapl	fp!, {r3, r4, r5, r8, r9, fp, lr}^
    ef6c:			; <UNDEFINED> instruction: 0x3006f9b3
    ef70:	vstrle	d18, [ip]
    ef74:	stmiapl	fp!, {r0, r1, r2, r3, r6, r8, r9, fp, lr}^
    ef78:	blcs	28fec <fchmod@plt+0x22430>
    ef7c:	stmdbmi	lr, {r0, r1, r2, r6, r7, r8, ip, lr, pc}^
    ef80:	ldrbtmi	r2, [r9], #-7
    ef84:			; <UNDEFINED> instruction: 0xf938f013
    ef88:	strbmi	lr, [r9], -r1, asr #15
    ef8c:			; <UNDEFINED> instruction: 0xf7fb2002
    ef90:	blmi	a8d29c <full_module_path@@Base+0xa13d34>
    ef94:	movwls	r5, #10475	; 0x28eb
    ef98:	str	r6, [r6, #24]!
    ef9c:	cmnvs	r3, r0, lsl #6
    efa0:	ldmvs	sl, {r0, r1, r3, r4, r7, r9, sl, sp, lr, pc}
    efa4:	sbcsvs	r9, sl, r9, lsl #16
    efa8:	bl	957d4 <full_module_path@@Base+0x1c26c>
    efac:			; <UNDEFINED> instruction: 0xf7fc0080
    efb0:	smlsldx	pc, r3, fp, ip	; <UNPREDICTABLE>
    efb4:	blcs	2d108 <fchmod@plt+0x2654c>
    efb8:	mcrge	4, 5, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
    efbc:	strbtmi	lr, [r2], -pc, ror #14
    efc0:	movwls	r2, #4356	; 0x1104
    efc4:	ldc2l	0, cr15, [r6], #-56	; 0xffffffc8
    efc8:			; <UNDEFINED> instruction: 0xf8cb9b02
    efcc:			; <UNDEFINED> instruction: 0xf8d3000c
    efd0:	blls	7afd8 <full_module_path@@Base+0x1a70>
    efd4:	andne	lr, r6, #3588096	; 0x36c000
    efd8:	ldrdeq	pc, [ip], -fp
    efdc:	rsccs	pc, r0, r3, asr #17
    efe0:	ldmdbmi	r6!, {r3, r4, r8, r9, sl, sp, lr, pc}
    efe4:	andcs	r4, r3, sl, asr r6
    efe8:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
    efec:			; <UNDEFINED> instruction: 0xf0134479
    eff0:	ldmdbmi	r3!, {r0, r1, r8, fp, ip, sp, lr, pc}
    eff4:	adcsne	pc, r9, #64, 12	; 0x4000000
    eff8:	ldrbtmi	r2, [r9], #-2
    effc:	blx	fe04b026 <full_module_path@@Base+0xfdfd1abe>
    f000:			; <UNDEFINED> instruction: 0x46524930
    f004:	ldrbtmi	r2, [r9], #-3
    f008:			; <UNDEFINED> instruction: 0xf8f6f013
    f00c:			; <UNDEFINED> instruction: 0xf640492e
    f010:	andcs	r1, r2, r3, lsr #5
    f014:			; <UNDEFINED> instruction: 0xf0084479
    f018:	stmdami	ip!, {r0, r1, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    f01c:			; <UNDEFINED> instruction: 0xf00e4478
    f020:	svclt	0x0000fca3
    f024:	andeq	r7, r5, r8, lsr #29
    f028:			; <UNDEFINED> instruction: 0x000005b8
    f02c:	andeq	r0, r0, r4, asr #7
    f030:	andeq	r0, r0, ip, asr #11
    f034:	andeq	r7, r3, r6, asr #9
    f038:	andeq	r0, r0, ip, lsl #8
    f03c:	andeq	r7, r3, r8, ror r5
    f040:	andeq	r7, r3, lr, asr r5
    f044:	andeq	r0, r0, ip, lsr #8
    f048:	strdeq	r0, [r0], -r8
    f04c:	andeq	r0, r0, r0, asr #11
    f050:			; <UNDEFINED> instruction: 0x0005a5be
    f054:	andeq	r0, r0, r0, lsl #11
    f058:	muleq	r3, r4, r3
    f05c:	andeq	sl, r5, r4, ror #10
    f060:	andeq	r7, r3, r2, ror r3
    f064:	andeq	sl, r5, r2, asr #10
    f068:	muleq	r0, r8, r5
    f06c:	andeq	r7, r3, r2, lsl #6
    f070:	andeq	r0, r0, ip, lsr r3
    f074:	andeq	r0, r0, ip, lsl #10
    f078:	andeq	r0, r0, r0, ror #12
    f07c:	andeq	r6, r3, ip, asr #22
    f080:	ldrdeq	sl, [r5], -r0
    f084:	andeq	sl, r5, r8, ror r3
    f088:	andeq	r7, r3, lr
    f08c:	andeq	sl, r5, r0, asr r3
    f090:	strdeq	sl, [r5], -r8
    f094:	andeq	r0, r0, ip, lsl #9
    f098:	andeq	r7, r3, sl, asr #32
    f09c:	andeq	r6, r3, r8, asr #31
    f0a0:	andeq	r0, r0, r8, lsr r3
    f0a4:	andeq	r7, r3, r2, rrx
    f0a8:	andeq	r0, r0, r0, asr #8
    f0ac:			; <UNDEFINED> instruction: 0x000004bc
    f0b0:	strdeq	r0, [r0], -r8
    f0b4:	andeq	r0, r0, r8, lsr r4
    f0b8:	andeq	r6, r3, lr, asr #31
    f0bc:	andeq	r6, r3, r8, asr #31
    f0c0:	andeq	r6, r3, lr, ror #17
    f0c4:	muleq	r3, r6, pc	; <UNPREDICTABLE>
    f0c8:	ldrdeq	r6, [r3], -r4
    f0cc:	andeq	r6, r3, r0, ror pc
    f0d0:	strdlt	fp, [r5], r0
    f0d4:			; <UNDEFINED> instruction: 0xf01d4606
    f0d8:	svcmi	0x002efd93
    f0dc:	cfstrsne	mvf4, [r3], {127}	; 0x7f
    f0e0:	blmi	b8316c <full_module_path@@Base+0xb09c04>
    f0e4:	strbeq	pc, [r4, #-111]!	; 0xffffff91	; <UNPREDICTABLE>
    f0e8:	strmi	r1, [r4], -sp, lsr #20
    f0ec:	ldrtle	r5, [r6], #-2299	; 0xfffff705
    f0f0:	ldmibvs	r2, {r1, r3, r4, fp, sp, lr}
    f0f4:	lfmle	f4, 4, [r2, #-680]!	; 0xfffffd58
    f0f8:	ldmpl	fp!, {r3, r5, r8, r9, fp, lr}^
    f0fc:			; <UNDEFINED> instruction: 0x3016f9b3
    f100:			; <UNDEFINED> instruction: 0xdc062b02
    f104:			; <UNDEFINED> instruction: 0x46294630
    f108:	stc2l	7, cr15, [r0], {255}	; 0xff
    f10c:	andlt	r6, r5, r5, lsl #6
    f110:			; <UNDEFINED> instruction: 0xf000bdf0
    f114:	stmdbmi	r2!, {r0, r1, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    f118:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
    f11c:	andcs	r4, r2, r2, lsl #12
    f120:			; <UNDEFINED> instruction: 0xf86af013
    f124:	bmi	8090e4 <full_module_path@@Base+0x78fb7c>
    f128:	blmi	717534 <full_module_path@@Base+0x69dfcc>
    f12c:			; <UNDEFINED> instruction: 0xf8c2447a
    f130:	ldmpl	fp!, {r2, r4, r6, r7, ip}^
    f134:			; <UNDEFINED> instruction: 0x3016f9b3
    f138:			; <UNDEFINED> instruction: 0xdc072b02
    f13c:	ldrmi	r2, [r1], -r0, lsl #4
    f140:	andlt	r4, r5, r0, lsl r6
    f144:	ldrhtmi	lr, [r0], #141	; 0x8d
    f148:	bllt	ffc4b17c <full_module_path@@Base+0xffbd1c14>
    f14c:			; <UNDEFINED> instruction: 0xff7af000
    f150:	ldrbtmi	r4, [r9], #-2325	; 0xfffff6eb
    f154:	andcs	r4, r2, r2, lsl #12
    f158:			; <UNDEFINED> instruction: 0xf84ef013
    f15c:	movwls	lr, #14318	; 0x37ee
    f160:			; <UNDEFINED> instruction: 0xff70f000
    f164:	ldmdbmi	r1, {r0, r1, r8, r9, fp, ip, pc}
    f168:	ldrbtmi	r6, [r9], #-2077	; 0xfffff7e3
    f16c:			; <UNDEFINED> instruction: 0xf06f4623
    f170:	stmibvs	sp!, {r0, r1, r5, r6, sl}
    f174:	strls	r1, [r1], #-2916	; 0xfffff49c
    f178:			; <UNDEFINED> instruction: 0xf06f4602
    f17c:	andls	r0, r0, r4, rrx
    f180:			; <UNDEFINED> instruction: 0xf0132003
    f184:	stmdbmi	sl, {r0, r3, r4, r5, fp, ip, sp, lr, pc}
    f188:	eorscs	pc, r4, #64, 12	; 0x4000000
    f18c:	ldrbtmi	r2, [r9], #-2
    f190:	blx	fedcb1b8 <full_module_path@@Base+0xfed51c50>
    f194:	andeq	r7, r5, r8, ror #16
    f198:	andeq	r0, r0, ip, lsl #8
    f19c:	andeq	r0, r0, r0, lsl #11
    f1a0:	andeq	r6, r3, r6, lsr pc
    f1a4:	andeq	sl, r5, r8, lsr #1
    f1a8:	andeq	r6, r3, sl, lsr #26
    f1ac:			; <UNDEFINED> instruction: 0x00036ebe
    f1b0:	andeq	r6, r3, sl, asr r7
    f1b4:	svcmi	0x00f0e92d
    f1b8:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
    f1bc:	addlt	r4, r1, r1, asr #28
    f1c0:			; <UNDEFINED> instruction: 0xf50d4c41
    f1c4:	ldrbtmi	r5, [lr], #-896	; 0xfffffc80
    f1c8:	svcmi	0x00414d40
    f1cc:	ldmdbpl	r4!, {r2, r3, r4, r8, r9, ip, sp}
    f1d0:			; <UNDEFINED> instruction: 0xf002447d
    f1d4:	strmi	r0, [r2], -r1, lsl #12
    f1d8:	andsvs	r6, ip, r4, lsr #16
    f1dc:	streq	pc, [r0], #-79	; 0xffffffb1
    f1e0:			; <UNDEFINED> instruction: 0xf8554b3c
    f1e4:	mvnsmi	sl, #7
    f1e8:			; <UNDEFINED> instruction: 0xf8554c3b
    f1ec:			; <UNDEFINED> instruction: 0xf8da9003
    f1f0:			; <UNDEFINED> instruction: 0xf8553000
    f1f4:			; <UNDEFINED> instruction: 0xf8d98004
    f1f8:	movwls	r7, #12288	; 0x3000
    f1fc:			; <UNDEFINED> instruction: 0xf8d81e0b
    f200:	blle	127b208 <full_module_path@@Base+0x1201ca0>
    f204:	andcs	r4, r2, r5, lsr r9
    f208:	movwcs	lr, #18893	; 0x49cd
    f20c:			; <UNDEFINED> instruction: 0xf7fa4479
    f210:	ldmib	sp, {r0, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    f214:	strmi	r2, [r4], -r4, lsl #6
    f218:			; <UNDEFINED> instruction: 0x46214630
    f21c:	strls	r2, [r0], -r4, lsl #12
    f220:			; <UNDEFINED> instruction: 0xf8ca2600
    f224:	strcs	r6, [r1], -r0
    f228:	andvs	pc, r0, r8, asr #17
    f22c:	mrc2	7, 2, pc, cr8, cr13, {7}
    f230:	bls	e1ee4 <full_module_path@@Base+0x6897c>
    f234:	andlt	pc, r0, r8, asr #17
    f238:	andcs	pc, r0, sl, asr #17
    f23c:			; <UNDEFINED> instruction: 0xf9b358eb
    f240:	blcs	1b280 <fchmod@plt+0x146c4>
    f244:	bmi	a06668 <full_module_path@@Base+0x98d100>
    f248:	ldrbtmi	r6, [sl], #-2467	; 0xfffff65d
    f24c:	ldrdne	pc, [r8], #130	; 0x82
    f250:			; <UNDEFINED> instruction: 0xf8c2440b
    f254:	stmiavs	r3!, {r3, r6, r7, ip, sp}
    f258:	strtmi	r2, [r0], -r0, lsl #2
    f25c:	andne	pc, r0, r9, asr #17
    f260:			; <UNDEFINED> instruction: 0xf7fe60e3
    f264:	blmi	84d4f8 <full_module_path@@Base+0x7d3f90>
    f268:	andvc	pc, r0, r9, asr #17
    f26c:			; <UNDEFINED> instruction: 0xf9b358eb
    f270:	blcs	9b2d0 <full_module_path@@Base+0x21d68>
    f274:	ldmdbmi	sp, {r0, r1, r2, r3, r4, sl, fp, ip, lr, pc}
    f278:	orrpl	pc, r0, #54525952	; 0x3400000
    f27c:	tstcc	ip, #73728	; 0x12000
    f280:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    f284:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    f288:	tstle	r8, r1, asr r0
    f28c:			; <UNDEFINED> instruction: 0xf50d4620
    f290:	andlt	r5, r1, r1, lsl #27
    f294:	svchi	0x00f0e8bd
    f298:	strmi	sl, [r1], -r7, lsl #24
    f29c:	addpl	pc, r0, #1325400064	; 0x4f000000
    f2a0:			; <UNDEFINED> instruction: 0xf02d4620
    f2a4:			; <UNDEFINED> instruction: 0xf5b0fe65
    f2a8:	strmi	r5, [r3], -r0, lsl #31
    f2ac:	strcs	fp, [r0], #-4008	; 0xfffff058
    f2b0:	strtmi	sp, [r2], -r1, ror #21
    f2b4:	strtmi	lr, [r0], -r6, lsr #15
    f2b8:	stc2	7, cr15, [sl, #-992]!	; 0xfffffc20
    f2bc:			; <UNDEFINED> instruction: 0xf7f7e7db
    f2c0:	svclt	0x0000e8e0
    f2c4:	andeq	r7, r5, lr, ror r7
    f2c8:	andeq	r0, r0, ip, lsr #7
    f2cc:	andeq	r7, r5, r4, ror r7
    f2d0:	andeq	r0, r0, ip, lsl r3
    f2d4:	andeq	r0, r0, ip, ror r5
    f2d8:	ldrdeq	r0, [r0], -r4
    f2dc:	andeq	r6, r3, r8, ror #28
    f2e0:	andeq	r0, r0, r0, asr #11
    f2e4:	andeq	r9, r5, sl, lsl #31
    f2e8:	andeq	r0, r0, r0, lsl #11
    f2ec:	andeq	r7, r5, r4, asr #13
    f2f0:	svcmi	0x00f0e92d
    f2f4:	stmibmi	r9!, {r1, r2, r3, r9, sl, lr}
    f2f8:	blmi	fea60b7c <full_module_path@@Base+0xfe9e7614>
    f2fc:	ldrbtmi	r4, [r9], #-1556	; 0xfffff9ec
    f300:	ldrdlt	r6, [pc], r2
    f304:	stmiapl	fp, {r7, r9, sl, lr}^
    f308:	movwls	r6, #55323	; 0xd81b
    f30c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f310:			; <UNDEFINED> instruction: 0xf0402a00
    f314:			; <UNDEFINED> instruction: 0x07fd8096
    f318:	adchi	pc, sl, r0, lsl #2
    f31c:	movweq	pc, #36871	; 0x9007	; <UNPREDICTABLE>
    f320:			; <UNDEFINED> instruction: 0xf0402b01
    f324:	ldmvs	r5!, {r1, r2, r3, r4, r8, pc}
    f328:	mvnscc	pc, #64, 4
    f32c:	tstcs	r1, r0, lsr #16
    f330:	andsmi	r0, sp, #109	; 0x6d
    f334:	b	1bfefb4 <full_module_path@@Base+0x1b85a4c>
    f338:	b	1bd8994 <full_module_path@@Base+0x1b5f42c>
    f33c:	strcc	r2, [r1, #-1413]	; 0xfffffa7b
    f340:			; <UNDEFINED> instruction: 0x462a4415
    f344:	blx	fedcb384 <full_module_path@@Base+0xfed51e1c>
    f348:			; <UNDEFINED> instruction: 0xf0002800
    f34c:	eorvs	r8, r0, sp, lsl r1
    f350:	ldrbteq	r6, [r8], r5, ror #1
    f354:	ldmvs	r5!, {r2, r3, r4, r5, r6, sl, ip, lr, pc}
    f358:	ldrdls	lr, [r0, -r6]
    f35c:	movweq	lr, #6612	; 0x19d4
    f360:	stmib	sp, {r0, r3, r6, sl, lr}^
    f364:			; <UNDEFINED> instruction: 0xf0171509
    f368:	stmiavs	r2!, {r3, r8}^
    f36c:	tstls	r4, r3, lsl #8
    f370:	bcc	83950 <full_module_path@@Base+0xa3e8>
    f374:	andls	r1, fp, #860160	; 0xd2000
    f378:	ldrdge	pc, [r0], -r4
    f37c:	movwls	r4, #50259	; 0xc453
    f380:	b	10cd364 <full_module_path@@Base+0x1053dfc>
    f384:	stccs	0, cr9, [r0, #-8]
    f388:	adchi	pc, r4, r0
    f38c:	bleq	c4b7c8 <full_module_path@@Base+0xbd2260>
    f390:	beq	a4b7cc <full_module_path@@Base+0x9d2264>
    f394:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    f398:	movwls	sl, #15115	; 0x3b0b
    f39c:	movweq	pc, #36871	; 0x9007	; <UNPREDICTABLE>
    f3a0:	blls	f3fbc <full_module_path@@Base+0x7aa54>
    f3a4:			; <UNDEFINED> instruction: 0x46494652
    f3a8:	movwls	r4, #1600	; 0x640
    f3ac:			; <UNDEFINED> instruction: 0xf7f6465b
    f3b0:	andcc	lr, r1, r0, ror #30
    f3b4:	sbchi	pc, r9, r0, asr #32
    f3b8:	ldmdavs	r9, {r1, r8, r9, fp, ip, pc}
    f3bc:	rscsle	r2, r0, r4, lsl #18
    f3c0:	rsble	r2, sp, r6, lsl r9
    f3c4:			; <UNDEFINED> instruction: 0xf0002954
    f3c8:	stmdbcs	r7, {r2, r3, r7, pc}
    f3cc:	sbcshi	pc, r1, r0, asr #32
    f3d0:	stmdavs	r0!, {r2, r8, r9, fp, ip, pc}
    f3d4:	bne	b7680c <full_module_path@@Base+0xafd2a4>
    f3d8:	stmdavs	r3!, {r0, r1, r4, r6, r8, ip, sp, pc}^
    f3dc:	svclt	0x002c42ab
    f3e0:	andcs	r2, r1, #0, 4
    f3e4:	svclt	0x00982b01
    f3e8:	bcs	17bf0 <fchmod@plt+0x11034>
    f3ec:	adchi	pc, r6, r0, asr #32
    f3f0:	blcs	7600c <sanitize_paths@@Base+0xb1c>
    f3f4:	bls	c35f4 <full_module_path@@Base+0x4a08c>
    f3f8:	stmdbls	sl, {r0, r1, r2, r8, r9, sp}
    f3fc:	ldrdls	pc, [r0], -r6
    f400:	blls	127454 <full_module_path@@Base+0xadeec>
    f404:	tstlt	fp, r2, ror #16
    f408:	svclt	0x003c4295
    f40c:	stmiane	sp!, {r0, r1, r5, r6, r7, fp, sp, lr}^
    f410:	bne	feb7603c <full_module_path@@Base+0xfeafcad4>
    f414:	bl	fe8e76b0 <full_module_path@@Base+0xfe86e148>
    f418:	stmib	r6, {r0, r3, r8, r9}^
    f41c:	blls	9b828 <full_module_path@@Base+0x222c0>
    f420:	stmdacc	r0, {r3, r4, fp, sp, lr}
    f424:	andcs	fp, r1, r8, lsl pc
    f428:	bmi	179fd30 <full_module_path@@Base+0x17267c8>
    f42c:	ldrbtmi	r4, [sl], #-2908	; 0xfffff4a4
    f430:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f434:	subsmi	r9, sl, sp, lsl #22
    f438:	adchi	pc, sl, r0, asr #32
    f43c:	pop	{r0, r1, r2, r3, ip, sp, pc}
    f440:	stmiavs	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f444:	addsmi	r3, sl, #67108864	; 0x4000000
    f448:	svcge	0x0068f67f
    f44c:	strle	r0, [r2, #1784]	; 0x6f8
    f450:	strbmi	r2, [r0], -r0, lsl #6
    f454:			; <UNDEFINED> instruction: 0x4619461a
    f458:			; <UNDEFINED> instruction: 0xf7f69300
    f45c:	ldrb	lr, [sl, -sl, lsl #30]!
    f460:	cmnle	r5, #805306377	; 0x30000009
    f464:	stmdacc	r1, {r4, sl, lr}
    f468:	bne	fe6d5f70 <full_module_path@@Base+0xfe65ca08>
    f46c:	str	r9, [r3, fp]
    f470:	vtst.8	d22, d16, d21
    f474:	andcs	r3, r0, #-134217725	; 0xf8000003
    f478:	rsbeq	r2, sp, r1, lsl #2
    f47c:	svclt	0x001e421d
    f480:	ldrcs	lr, [r5, #2671]	; 0xa6f
    f484:	strcs	lr, [r5, #2671]	; 0xa6f
    f488:	strtmi	r3, [r8], -r1, lsl #10
    f48c:			; <UNDEFINED> instruction: 0xf9f8f00e
    f490:	stmdacs	r0, {r5, sp, lr}
    f494:	movwcs	sp, #126	; 0x7e
    f498:	stmib	r4, {r0, r2, r5, r6, r7, sp, lr}^
    f49c:	ldrb	r3, [r8, -r1, lsl #6]
    f4a0:	strle	r0, [r0, #-1913]!	; 0xfffff887
    f4a4:	blcs	360d8 <fchmod@plt+0x2f51c>
    f4a8:	bls	2836f8 <full_module_path@@Base+0x20a190>
    f4ac:	mrrcne	11, 0, r9, r1, cr12
    f4b0:	ldfnep	f1, [r9], {9}
    f4b4:	ldmdavc	r2, {r2, r3, r8, ip, pc}
    f4b8:	ldmib	sp, {r1, r3, r4, ip, sp, lr}^
    f4bc:	bcc	578ec <_dist_code@@Base+0x4d44>
    f4c0:	andls	r3, sl, #16384	; 0x4000
    f4c4:	bcs	338f8 <fchmod@plt+0x2cd3c>
    f4c8:	svcge	0x006bf47f
    f4cc:	ldrdls	pc, [r0], -r6
    f4d0:	ldrdge	pc, [r0], -r4
    f4d4:	tstcs	r0, r2, lsl #22
    f4d8:	andsvs	r9, r9, ip, lsl #26
    f4dc:	streq	lr, [sl, #-2981]	; 0xfffff45b
    f4e0:	ldreq	lr, [fp, pc, lsl #15]!
    f4e4:	cfstrsls	mvf13, [ip, #-888]	; 0xfffffc88
    f4e8:	stmdbls	sl, {r0, r1, r5, fp, sp, lr}
    f4ec:	ldrdls	pc, [r0], -r6
    f4f0:	str	r1, [r6, sp, ror #21]
    f4f4:			; <UNDEFINED> instruction: 0x210168b2
    f4f8:	vqadd.s8	q8, q0, <illegal reg q1.5>
    f4fc:	andsmi	r3, r3, #-536870897	; 0xe000000f
    f500:	svclt	0x001e68e2
    f504:	orrscs	lr, r3, #454656	; 0x6f000
    f508:	orrcs	lr, r3, #454656	; 0x6f000
    f50c:	ldrmi	r3, [sl], #-769	; 0xfffffcff
    f510:	movwcs	lr, #27085	; 0x69cd
    f514:			; <UNDEFINED> instruction: 0xf9cef00e
    f518:	eorsle	r2, r5, r0, lsl #16
    f51c:	strmi	r9, [r5], #-2566	; 0xfffff5fa
    f520:	blls	1f5954 <full_module_path@@Base+0x17c3ec>
    f524:	ldrmi	r6, [r9], #-32	; 0xffffffe0
    f528:	rscvs	r9, r2, ip, lsl #10
    f52c:	ldr	r9, [r8, -fp, lsl #2]!
    f530:	stmdacs	r0, {r1, r4, r6, r7, r9, fp, ip}
    f534:	bcc	7f15c <full_module_path@@Base+0x5bf4>
    f538:	ldr	r9, [sp, -fp, lsl #4]
    f53c:	adcmi	r6, sl, #14811136	; 0xe20000
    f540:	blcc	85568 <full_module_path@@Base+0xc000>
    f544:	andcc	lr, fp, sp, asr #19
    f548:	blls	2c91fc <full_module_path@@Base+0x24fc94>
    f54c:			; <UNDEFINED> instruction: 0xf47f2b00
    f550:	ldr	sl, [fp, r8, lsr #30]!
    f554:	strtmi	r4, [r9], -r0, lsr #12
    f558:			; <UNDEFINED> instruction: 0xf814f01a
    f55c:	movweq	lr, #2516	; 0x9d4
    f560:			; <UNDEFINED> instruction: 0xf7f7e7ef
    f564:	andcs	lr, r7, #1343488	; 0x148000
    f568:			; <UNDEFINED> instruction: 0xf04f4603
    f56c:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
    f570:	bmi	3892e4 <full_module_path@@Base+0x30fd7c>
    f574:	ldrbtmi	r2, [sl], #-3
    f578:	blx	fe2cb5c8 <full_module_path@@Base+0xfe252060>
    f57c:	rscscs	r4, r9, #180224	; 0x2c000
    f580:	ldrbtmi	r2, [r9], #-4
    f584:			; <UNDEFINED> instruction: 0xf8bcf008
    f588:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    f58c:			; <UNDEFINED> instruction: 0xf9ecf00e
    f590:	svc	0x0076f7f6
    f594:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    f598:			; <UNDEFINED> instruction: 0xf9e6f00e
    f59c:	andeq	r7, r5, r6, asr #12
    f5a0:	andeq	r0, r0, ip, lsr #7
    f5a4:	andeq	r7, r5, r6, lsl r5
    f5a8:	andeq	r6, r3, lr, lsr fp
    f5ac:	andeq	r6, r3, r2, asr fp
    f5b0:	andeq	r6, r3, sl, lsl fp
    f5b4:	andeq	r6, r3, r2, lsl #22
    f5b8:	push	{r0, r1, r2, r3, r6, r8, r9, fp, lr}
    f5bc:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    f5c0:	stmdbmi	lr, {r3, r7, r9, sl, lr}^
    f5c4:	addlt	r4, sl, lr, asr #20
    f5c8:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    f5cc:	teqls	r4, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    f5d0:	stmpl	sl, {r1, r2, r9, sl, lr}
    f5d4:	ldrbtmi	r1, [r9], #3193	; 0xc79
    f5d8:	andls	r6, r9, #1179648	; 0x120000
    f5dc:	andeq	pc, r0, #79	; 0x4f
    f5e0:	andcs	sp, r0, #14
    f5e4:	vst4.8	{d18,d20,d22,d24}, [pc], r1
    f5e8:			; <UNDEFINED> instruction: 0xf00e6080
    f5ec:	andls	pc, r1, r9, asr #18
    f5f0:	rsbsle	r2, sp, r0, lsl #16
    f5f4:	orrvs	pc, r0, #1325400064	; 0x4f000000
    f5f8:	movwcs	r9, #772	; 0x304
    f5fc:	movwcc	lr, #10701	; 0x29cd
    f600:	ldrdpl	pc, [r0], -r8
    f604:	rsble	r2, lr, r0, lsl #26
    f608:	movweq	pc, #16648	; 0x4108	; <UNPREDICTABLE>
    f60c:	ldmdavs	sl, {r8, sl, sp}
    f610:	ldrmi	r3, [ip], -r1, lsl #10
    f614:	strtmi	r3, [r8], -r4, lsl #6
    f618:	mvnsle	r2, r0, lsl #20
    f61c:	bmi	ee230c <full_module_path@@Base+0xe68da4>
    f620:	eorvs	r4, r2, sl, ror r4
    f624:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    f628:			; <UNDEFINED> instruction: 0x300af9b3
    f62c:	vstrle	d2, [r6, #-0]
    f630:	ldmdami	r7!, {r0, r6, sl, fp, ip}
    f634:	orreq	lr, r1, r8, lsl #22
    f638:			; <UNDEFINED> instruction: 0xf00c4478
    f63c:			; <UNDEFINED> instruction: 0xf8dff877
    f640:	bl	233998 <full_module_path@@Base+0x1ba430>
    f644:			; <UNDEFINED> instruction: 0xf8df0585
    f648:			; <UNDEFINED> instruction: 0xf04fa0d0
    f64c:	stmdavs	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp}
    f650:	ldrbtmi	r4, [sl], #1273	; 0x4f9
    f654:	ldclne	0, cr14, [fp], #-124	; 0xffffff84
    f658:	eorsle	r4, ip, r0, lsr #12
    f65c:			; <UNDEFINED> instruction: 0xf7f79405
    f660:	bge	89918 <full_module_path@@Base+0x103b0>
    f664:	tstcs	r7, #81920	; 0x14000
    f668:	eorhi	pc, r0, sp, asr #17
    f66c:			; <UNDEFINED> instruction: 0xf8d94604
    f670:	strls	r0, [r7], #-0
    f674:	strls	r2, [r6], #-1024	; 0xfffffc00
    f678:	mrc2	7, 1, pc, cr10, cr15, {7}
    f67c:	ldrtmi	r9, [r0], -r1, lsl #20
    f680:	ldrbpl	r9, [r4], #2819	; 0xb03
    f684:	stmdbls	r1, {r0, r1, r9, fp, ip, pc}
    f688:			; <UNDEFINED> instruction: 0xf01c3201
    f68c:	strls	pc, [r3], #-3229	; 0xfffff363
    f690:	svcmi	0x0004f855
    f694:	stmdavc	r3!, {r2, r3, r4, r6, r8, ip, sp, pc}
    f698:	bicsle	r2, ip, r0, lsl #22
    f69c:	ldrbmi	r2, [r1], -r2, lsl #4
    f6a0:			; <UNDEFINED> instruction: 0xf01c4630
    f6a4:			; <UNDEFINED> instruction: 0xf855fc91
    f6a8:	stccs	15, cr4, [r0], {4}
    f6ac:			; <UNDEFINED> instruction: 0x4621d1f3
    f6b0:			; <UNDEFINED> instruction: 0xf01d4630
    f6b4:	smusdcc	r1, fp, sp
    f6b8:	stmdals	r1, {r1, ip, lr, pc}
    f6bc:	mrc	7, 2, APSR_nzcv, cr2, cr6, {7}
    f6c0:	blmi	3e1f20 <full_module_path@@Base+0x3689b8>
    f6c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f6c8:	blls	269738 <full_module_path@@Base+0x1f01d0>
    f6cc:	qaddle	r4, sl, sp
    f6d0:	pop	{r1, r3, ip, sp, pc}
    f6d4:			; <UNDEFINED> instruction: 0xf7f787f0
    f6d8:			; <UNDEFINED> instruction: 0x4621e870
    f6dc:	ldrtmi	r1, [r0], -r2, asr #24
    f6e0:	ldc2l	0, cr15, [r2], #-112	; 0xffffff90
    f6e4:			; <UNDEFINED> instruction: 0x4644e7d4
    f6e8:	ldr	r4, [r7, r8, lsr #12]
    f6ec:	mcr	7, 6, pc, cr8, cr6, {7}	; <UNPREDICTABLE>
    f6f0:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    f6f4:			; <UNDEFINED> instruction: 0xf938f00e
    f6f8:	andeq	r7, r5, lr, ror #20
    f6fc:	andeq	r7, r5, ip, ror r3
    f700:	andeq	r0, r0, ip, lsr #7
    f704:	andeq	r7, r5, lr, ror #6
    f708:	andeq	r0, r0, r0, lsl #11
    f70c:			; <UNDEFINED> instruction: 0x00036abc
    f710:	andeq	r6, r3, ip, lsr #21
    f714:	ldrdeq	r7, [r5], -ip
    f718:	andeq	r0, r4, r2, lsl #23
    f71c:	andeq	r7, r5, r0, lsl #5
    f720:	andeq	r6, r3, r6, lsr #19
    f724:			; <UNDEFINED> instruction: 0x4604b510
    f728:	smlabblt	r8, r0, r8, r6
    f72c:	mrc	7, 0, APSR_nzcv, cr10, cr6, {7}
    f730:	pop	{r5, r9, sl, lr}
    f734:			; <UNDEFINED> instruction: 0xf7f64010
    f738:	svclt	0x0000be13
    f73c:			; <UNDEFINED> instruction: 0x4604b430
    f740:	ldrbtmi	r4, [sp], #-3348	; 0xfffff2ec
    f744:	blmi	53bd78 <full_module_path@@Base+0x4c2810>
    f748:	rsbsvs	pc, pc, #32, 8	; 0x20000000
    f74c:	andeq	pc, pc, #34	; 0x22
    f750:	andeq	pc, fp, r1, asr #7
    f754:	stmiapl	fp!, {r4, r8, r9, lr}^
    f758:			; <UNDEFINED> instruction: 0xb123681b
    f75c:	cmnmi	r0, #4, 8	; 0x4000000	; <UNPREDICTABLE>
    f760:	svcmi	0x0000f5b3
    f764:	ldclt	0, cr13, [r0], #-32	; 0xffffffe0
    f768:	b	1be1530 <full_module_path@@Base+0x1b67fc8>
    f76c:	b	1be3f7c <full_module_path@@Base+0x1b6aa14>
    f770:	andsmi	r5, r0, r2, lsl r2
    f774:			; <UNDEFINED> instruction: 0x4770bc30
    f778:	svceq	0x0049f014
    f77c:			; <UNDEFINED> instruction: 0xf020bf08
    f780:	rscsle	r0, r0, r9, asr #32
    f784:	svceq	0x0049f011
    f788:	addne	sp, r3, sp, ror #3
    f78c:	movteq	pc, #36867	; 0x9003	; <UNPREDICTABLE>
    f790:			; <UNDEFINED> instruction: 0xe7e84318
    f794:	andeq	r7, r5, r2, lsl #4
    f798:			; <UNDEFINED> instruction: 0x000004b4
    f79c:	svcmi	0x00f0e92d
    f7a0:			; <UNDEFINED> instruction: 0xf8b1b0a9
    f7a4:	strmi	sl, [lr], -ip
    f7a8:	ldrbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    f7ac:	movwls	r4, #13952	; 0x3680
    f7b0:			; <UNDEFINED> instruction: 0xf8df4615
    f7b4:	ldrbtmi	r3, [r9], #-1360	; 0xfffffab0
    f7b8:	strbmi	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    f7bc:	stmiapl	fp, {r0, r4, r6, r7, r9, sl, lr}^
    f7c0:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    f7c4:			; <UNDEFINED> instruction: 0xf04f9327
    f7c8:	bcs	103d0 <fchmod@plt+0x9814>
    f7cc:	cmnhi	r7, r0	; <UNPREDICTABLE>
    f7d0:	ldrcs	pc, [r8, #-2271]!	; 0xfffff721
    f7d4:	bleq	84bc10 <full_module_path@@Base+0x7d26a8>
    f7d8:	ldrcc	pc, [r4, #-2271]!	; 0xfffff721
    f7dc:	stmiapl	r1!, {r1, r5, r7, fp, ip, lr}^
    f7e0:	stmdavs	r9, {r0, r1, r4, fp, sp, lr}
    f7e4:			; <UNDEFINED> instruction: 0xf0002b00
    f7e8:			; <UNDEFINED> instruction: 0xb129810a
    f7ec:	bmi	1c4c81c <full_module_path@@Base+0x1bd32b4>
    f7f0:	svcmi	0x0020f5ba
    f7f4:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
    f7f8:	ldrcc	pc, [r8, #-2271]	; 0xfffff721
    f7fc:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    f800:	ldrdcc	pc, [r0], -sl
    f804:	ldmibhi	r3!, {r0, r1, r3, r6, r8, ip, sp, pc}
    f808:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    f80c:	svcmi	0x0020f5b3
    f810:	cdpvs	0, 10, cr13, cr11, cr3, {0}
    f814:			; <UNDEFINED> instruction: 0xf0002b00
    f818:			; <UNDEFINED> instruction: 0xf8df820a
    f81c:			; <UNDEFINED> instruction: 0xf8df24fc
    f820:	stmiapl	r2!, {r2, r3, r4, r5, r6, r7, sl, ip, sp}
    f824:	ldmdavs	r2, {r2, r9, ip, pc}
    f828:	ldmdavs	pc, {r0, r1, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
    f82c:	cmnlt	sl, #335544320	; 0x14000000
    f830:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    f834:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    f838:	stmdbcs	r0, {r0, r1, r2, r8, r9, ip, pc}
    f83c:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
    f840:	orreq	lr, r1, r6, lsr #23
    f844:	stmdavs	r9, {r0, r1, r3, r5, r7, r8, fp, sp, lr}
    f848:			; <UNDEFINED> instruction: 0xf000428b
    f84c:	svccs	0x000080fa
    f850:	orrhi	pc, r7, r0, asr #32
    f854:	strbeq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    f858:			; <UNDEFINED> instruction: 0xf9b05820
    f85c:	stmdacs	r0, {r2, r5}
    f860:	mvnhi	pc, r0, asr #6
    f864:	strbmi	r9, [r2], -r0, lsl #2
    f868:	ldrtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    f86c:	ldrbtmi	r2, [r9], #-2
    f870:	stc2l	0, cr15, [r2], {18}
    f874:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
    f878:	vqdmlsl.s<illegal width 8>	q1, d0, d0
    f87c:	smlsdxcs	r1, pc, r1, r8	; <UNPREDICTABLE>
    f880:	ldrtmi	r4, [r1], -sl, asr #12
    f884:			; <UNDEFINED> instruction: 0xf0274640
    f888:	sub	pc, sp, sp, lsr #21
    f88c:	suble	r2, fp, r0, lsl #30
    f890:	ldrbeq	r8, [fp, #-2547]	; 0xfffff60d
    f894:	ldrmi	fp, [r7], -r8, asr #30
    f898:	bl	fe9c49b8 <full_module_path@@Base+0xfe94b450>
    f89c:	stmibvs	fp!, {r0, r1, r2, r7, r8, r9, sl}^
    f8a0:	addsmi	r6, r9, #3735552	; 0x390000
    f8a4:	sbcshi	pc, r4, r0
    f8a8:	ldrbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f8ac:			; <UNDEFINED> instruction: 0xf9b15861
    f8b0:	stmdbcs	r0, {r2, r5, ip}
    f8b4:	movwcs	fp, #4060	; 0xfdc
    f8b8:	ldcle	3, cr9, [r0, #-24]	; 0xffffffe8
    f8bc:	andls	r2, r6, #0, 4
    f8c0:	andcs	r9, r2, r5, lsl #20
    f8c4:	strbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f8c8:	ldrbtmi	r6, [r9], #-2071	; 0xfffff7e9
    f8cc:	bl	fe9a11dc <full_module_path@@Base+0xfe927c74>
    f8d0:	ldmdavs	pc!, {r0, r1, r2, r7, r8, r9, sl}	; <UNPREDICTABLE>
    f8d4:			; <UNDEFINED> instruction: 0xf0129700
    f8d8:	blls	14eb1c <full_module_path@@Base+0xd55b4>
    f8dc:	bcs	2994c <fchmod@plt+0x22d90>
    f8e0:	blls	1c681c <full_module_path@@Base+0x14d2b4>
    f8e4:			; <UNDEFINED> instruction: 0xf0402b00
    f8e8:	stmibvs	r9!, {r1, r3, r5, r6, r7, r8, pc}
    f8ec:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
    f8f0:	orreq	lr, r3, #169984	; 0x29800
    f8f4:			; <UNDEFINED> instruction: 0x463a681f
    f8f8:	tstls	r5, r0, asr #12
    f8fc:	blx	fee4b94a <full_module_path@@Base+0xfedd23e2>
    f900:	stmdacs	r0, {r0, r2, r8, fp, ip, pc}
    f904:	cmphi	r9, r0, asr #32	; <UNPREDICTABLE>
    f908:			; <UNDEFINED> instruction: 0xf0003101
    f90c:	smlsdxcc	r1, r4, r1, r8
    f910:	cmnhi	pc, r0	; <UNPREDICTABLE>
    f914:			; <UNDEFINED> instruction: 0xf413692b
    f918:			; <UNDEFINED> instruction: 0xf0406f40
    f91c:	blls	12fe78 <full_module_path@@Base+0xb6910>
    f920:	ldmdavs	sl, {r0, r8, r9, sl, sp}
    f924:	blle	feada12c <full_module_path@@Base+0xfea60bc4>
    f928:	strcc	pc, [r4], #-2271	; 0xfffff721
    f92c:	stmiapl	r3!, {r0, r1, r9, fp, ip, pc}^
    f930:	blcs	299a4 <fchmod@plt+0x22de8>
    f934:	bcs	3f59c <fchmod@plt+0x389e0>
    f938:	rscshi	pc, r4, r0, asr #32
    f93c:	stmiapl	r3!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, lr}^
    f940:	blcs	299b4 <fchmod@plt+0x22df8>
    f944:	adcshi	pc, r6, r0
    f948:	strle	r0, [r6], #-1946	; 0xfffff866
    f94c:	vst2.8	{d6,d8}, [r2 :128], sl
    f950:			; <UNDEFINED> instruction: 0xf5b24270
    f954:			; <UNDEFINED> instruction: 0xf0004f80
    f958:	ldrbeq	r8, [r8, -sp, lsr #1]
    f95c:	adchi	pc, r3, r0, asr #2
    f960:			; <UNDEFINED> instruction: 0x07999b32
    f964:	ldmdavs	r1!, {r1, r2, r4, sl, ip, lr, pc}^
    f968:	addmi	r6, fp, #2752	; 0xac0
    f96c:	rschi	pc, r0, r0
    f970:			; <UNDEFINED> instruction: 0xf41289f2
    f974:			; <UNDEFINED> instruction: 0xf0405280
    f978:	stmdbvs	fp!, {r1, r3, r6, r7, pc}
    f97c:			; <UNDEFINED> instruction: 0xf00c4640
    f980:	stmdacs	r0, {r0, r1, r4, r5, r6, fp, ip, sp, lr, pc}
    f984:	msrhi	(UNDEF: 98), r0
    f988:	ldmibhi	r3!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, pc}^
    f98c:	vst1.8	{d18}, [r3], r1
    f990:	mvnshi	r6, r0, lsl #6
    f994:	ldrdcc	pc, [r0], -sl
    f998:	vst4.8	{d11,d13,d15,d17}, [r9 :128], fp
    f99c:			; <UNDEFINED> instruction: 0xf5b34370
    f9a0:			; <UNDEFINED> instruction: 0xf0404f20
    f9a4:	stmdbvs	fp!, {r1, r4, r7, pc}
    f9a8:	movweq	lr, #14985	; 0x3a89
    f9ac:	movweq	pc, #46019	; 0xb3c3	; <UNPREDICTABLE>
    f9b0:	subsle	r2, r7, r0, lsl #22
    f9b4:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
    f9b8:	ble	12da5c0 <full_module_path@@Base+0x1261058>
    f9bc:	stmiapl	r3!, {r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
    f9c0:			; <UNDEFINED> instruction: 0x300cf9b3
    f9c4:	vqrdmulh.s<illegal width 8>	d18, d0, d1
    f9c8:	blls	cafc7c <full_module_path@@Base+0xc36714>
    f9cc:			; <UNDEFINED> instruction: 0xf14007de
    f9d0:	ldmibmi	sl, {r0, r1, r2, r5, r7, pc}^
    f9d4:	andcs	r4, r7, r2, asr #12
    f9d8:	ldrbtmi	r2, [r9], #-1793	; 0xfffff8ff
    f9dc:	stc2	0, cr15, [ip], {18}
    f9e0:	subsle	r4, r2, sp, asr r5
    f9e4:	blmi	ff1e2544 <full_module_path@@Base+0xff168fdc>
    f9e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f9ec:	blls	9e9a5c <full_module_path@@Base+0x9704f4>
    f9f0:			; <UNDEFINED> instruction: 0xf040405a
    f9f4:	ldrtmi	r8, [r8], -r2, ror #2
    f9f8:	pop	{r0, r3, r5, ip, sp, pc}
    f9fc:	ldmibhi	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    fa00:	bleq	84be3c <full_module_path@@Base+0x7d28d4>
    fa04:			; <UNDEFINED> instruction: 0xf57f079b
    fa08:			; <UNDEFINED> instruction: 0xf40aaef0
    fa0c:			; <UNDEFINED> instruction: 0xf5b34370
    fa10:			; <UNDEFINED> instruction: 0xf47f4f80
    fa14:	stmdbvs	fp!, {r1, r3, r5, r6, r7, r9, sl, fp, sp, pc}
    fa18:			; <UNDEFINED> instruction: 0xf140055f
    fa1c:	vst4.<illegal width 64>	{d24-d27}, [sl :128], r8
    fa20:	stmdbcs	r0, {r7, r8, fp, sp, lr}
    fa24:	mcrge	4, 7, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
    fa28:			; <UNDEFINED> instruction: 0xf0244648
    fa2c:	blmi	fee8e408 <full_module_path@@Base+0xfee14ea0>
    fa30:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    fa34:	ldrdcc	pc, [r0], -sl
    fa38:	blcs	21444 <fchmod@plt+0x1a888>
    fa3c:	mcrge	4, 7, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    fa40:	svccs	0x0000e6e1
    fa44:	svcge	0x006ef43f
    fa48:	ldrbeq	r8, [r9, #-2547]	; 0xfffff60d
    fa4c:	svcge	0x0025f57f
    fa50:	strb	r2, [r7, -r0, lsl #14]!
    fa54:	strbmi	r4, [r0], -r9, asr #12
    fa58:	blx	ff8cbaa6 <full_module_path@@Base+0xff85253e>
    fa5c:	vmlal.s8	q9, d0, d0
    fa60:	adcle	r8, fp, r9, lsl r1
    fa64:	stmiapl	r3!, {r2, r4, r5, r7, r8, r9, fp, lr}^
    fa68:			; <UNDEFINED> instruction: 0x300cf9b3
    fa6c:			; <UNDEFINED> instruction: 0xddb72b01
    fa70:			; <UNDEFINED> instruction: 0x07d89b32
    fa74:	svccs	0x0000d5b4
    fa78:	ldmibmi	r2!, {r0, r1, r3, r5, r7, r8, ip, lr, pc}
    fa7c:	andcs	r4, r7, r2, asr #12
    fa80:			; <UNDEFINED> instruction: 0xf0124479
    fa84:	ldrbmi	pc, [sp, #-3001]	; 0xfffff447	; <UNPREDICTABLE>
    fa88:			; <UNDEFINED> instruction: 0xf8dad1ac
    fa8c:	blcs	1ba94 <fchmod@plt+0x14ed8>
    fa90:	sbcshi	pc, r8, r0, asr #32
    fa94:	stmiapl	r3!, {r1, r2, r5, r7, r8, r9, fp, lr}^
    fa98:	blcs	29b0c <fchmod@plt+0x22f50>
    fa9c:	ldrbmi	sp, [r8], -r2, lsr #1
    faa0:			; <UNDEFINED> instruction: 0xff4ef025
    faa4:	stmdbvs	fp!, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    faa8:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    faac:	svcmi	0x0020f5b3
    fab0:	svcge	0x0056f47f
    fab4:			; <UNDEFINED> instruction: 0xf0439b32
    fab8:	teqls	r2, #134217728	; 0x8000000
    fabc:	blmi	fe8c986c <full_module_path@@Base+0xfe850304>
    fac0:	ldmdavs	pc, {r0, r1, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
    fac4:	smlsdcs	r1, pc, r1, fp	; <UNPREDICTABLE>
    fac8:	ldrtmi	lr, [r1], -ip, lsl #15
    facc:	strtmi	r4, [sl], -fp, asr #12
    fad0:			; <UNDEFINED> instruction: 0xf0254640
    fad4:	stmdacs	r0, {r0, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    fad8:	strcs	fp, [r1, -r8, asr #31]
    fadc:			; <UNDEFINED> instruction: 0xf10de763
    fae0:	ldrbmi	r0, [r9], -r0, lsr #22
    fae4:	ldc2l	7, cr15, [lr], #996	; 0x3e4
    fae8:	vmlal.s8	q9, d0, d0
    faec:	bmi	fe1efe04 <full_module_path@@Base+0xfe17689c>
    faf0:	strpl	lr, [r2, #-2509]!	; 0xfffff633
    faf4:	ldrbmi	r9, [sp], -r4, lsr #10
    faf8:	stmiapl	r2!, {r0, r2, r7, r8, r9, fp, lr}
    fafc:	ldmdavs	r3, {r0, r5, r6, r7, fp, ip, lr}
    fb00:	blcs	29b2c <fchmod@plt+0x22f70>
    fb04:	stmdbcs	r0, {r0, r7, ip, lr, pc}
    fb08:	mrcge	4, 3, APSR_nzcv, cr0, cr15, {3}
    fb0c:	bmi	fe4094e4 <full_module_path@@Base+0xfe38ff7c>
    fb10:	movtmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    fb14:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    fb18:			; <UNDEFINED> instruction: 0xf8561a9b
    fb1c:	str	r2, [ip, -r3, lsr #32]!
    fb20:	ldrb	r2, [sp, -r1, lsl #14]
    fb24:	ldrtmi	r4, [r1], -fp, lsr #12
    fb28:			; <UNDEFINED> instruction: 0xf0264640
    fb2c:	smuad	r5, r3, lr
    fb30:	smmlareq	sl, r2, fp, r9
    fb34:	svcge	0x002ef57f
    fb38:	ldrbeq	r8, [r3], #2546	; 0x9f2
    fb3c:	svcge	0x002af57f
    fb40:	addpl	pc, r0, #301989888	; 0x12000000
    fb44:			; <UNDEFINED> instruction: 0xf0006d6b
    fb48:	stmmi	r0, {r2, r4, r5, r7, pc}
    fb4c:	submi	pc, r0, #111	; 0x6f
    fb50:	stmdavs	r0, {r5, fp, ip, lr}
    fb54:			; <UNDEFINED> instruction: 0xf8561a12
    fb58:	addsmi	r2, r3, #34	; 0x22
    fb5c:	svcge	0x000df47f
    fb60:	ldmibhi	r0!, {r3, r4, r8, r9, sl, sp, lr, pc}^
    fb64:			; <UNDEFINED> instruction: 0xf1400540
    fb68:	stmdbmi	lr!, {r1, r2, r3, r5, r7, pc}^
    fb6c:			; <UNDEFINED> instruction: 0xf9b15861
    fb70:	stmdbcs	r0, {r2, r5, ip}
    fb74:	bcs	46d60 <_IO_stdin_used@@Base+0x14e8>
    fb78:	mcrge	6, 4, pc, cr1, cr15, {7}	; <UNPREDICTABLE>
    fb7c:	movwls	r2, #25344	; 0x6300
    fb80:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
    fb84:	orreq	lr, r3, #169984	; 0x29800
    fb88:	blls	1a9bf4 <full_module_path@@Base+0x13068c>
    fb8c:			; <UNDEFINED> instruction: 0xf47f2b00
    fb90:	movwcs	sl, #7853	; 0x1ead
    fb94:	movwls	r6, #27119	; 0x69ef
    fb98:			; <UNDEFINED> instruction: 0xf7f6e6ad
    fb9c:	blls	1cb47c <full_module_path@@Base+0x151f14>
    fba0:	blcs	29bac <fchmod@plt+0x22ff0>
    fba4:	blmi	1ac40cc <full_module_path@@Base+0x1a4ab64>
    fba8:			; <UNDEFINED> instruction: 0x4640447b
    fbac:	movwne	lr, #14797	; 0x39cd
    fbb0:			; <UNDEFINED> instruction: 0xff18f00c
    fbb4:	blls	122558 <full_module_path@@Base+0xa8ff0>
    fbb8:	stmdbls	r3, {r8, r9, sl, sp}
    fbbc:	andls	r4, r0, sl, ror r4
    fbc0:			; <UNDEFINED> instruction: 0xf0112001
    fbc4:	str	pc, [fp, -r5, ror #30]
    fbc8:	stmiapl	r2!, {r0, r1, r5, r6, r9, fp, lr}
    fbcc:	teqlt	r2, r2, lsl r8
    fbd0:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    fbd4:	addmi	pc, r0, #683671552	; 0x28c00000
    fbd8:			; <UNDEFINED> instruction: 0xf282fab2
    fbdc:			; <UNDEFINED> instruction: 0x46290952
    fbe0:			; <UNDEFINED> instruction: 0xf7f94640
    fbe4:	blls	14ede8 <full_module_path@@Base+0xd5880>
    fbe8:	ldmdavs	sl, {r0, r8, r9, sl, sp}
    fbec:	stmdbcs	r0, {r1, r3, r4, r7, r9, sl, sp, lr, pc}
    fbf0:	svcge	0x001af47f
    fbf4:	stmibvs	fp!, {r9, sl, sp, lr, pc}
    fbf8:			; <UNDEFINED> instruction: 0xf43f3301
    fbfc:	strbmi	sl, [r0], -r8, lsl #29
    fc00:	cdp2	0, 15, cr15, cr0, cr12, {0}
    fc04:	ldrbtmi	r4, [r9], #-2389	; 0xfffff6ab
    fc08:	andcs	r4, r1, r2, lsl #12
    fc0c:	blx	ffd4bc5c <full_module_path@@Base+0xffcd26f4>
    fc10:	stmibvs	fp!, {r0, r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}^
    fc14:			; <UNDEFINED> instruction: 0xf43f3301
    fc18:			; <UNDEFINED> instruction: 0x4640ae7d
    fc1c:	cdp2	0, 14, cr15, cr2, cr12, {0}
    fc20:	ldrbtmi	r4, [r9], #-2383	; 0xfffff6b1
    fc24:	andcs	r4, r1, r2, lsl #12
    fc28:	blx	ff9cbc78 <full_module_path@@Base+0xff952710>
    fc2c:			; <UNDEFINED> instruction: 0x4629e672
    fc30:			; <UNDEFINED> instruction: 0xf0254640
    fc34:	ldrb	pc, [r0, #2401]!	; 0x961	; <UNPREDICTABLE>
    fc38:	ldrbtmi	r4, [fp], #-2890	; 0xfffff4b6
    fc3c:	bcs	49b18 <_IO_stdin_used@@Base+0x42a0>
    fc40:	ldr	sp, [ip], -r7, lsr #21
    fc44:			; <UNDEFINED> instruction: 0xf0254658
    fc48:	str	pc, [r3, -r1, asr #18]!
    fc4c:	ldcl	7, cr15, [ip, #984]	; 0x3d8
    fc50:	strbmi	r6, [r0], -r1, lsl #16
    fc54:			; <UNDEFINED> instruction: 0xf00c9103
    fc58:	bmi	110f774 <full_module_path@@Base+0x109620c>
    fc5c:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
    fc60:	andcs	r4, r1, r3, lsl #12
    fc64:			; <UNDEFINED> instruction: 0xff14f011
    fc68:	bls	209758 <full_module_path@@Base+0x1901f0>
    fc6c:	bl	fe9a9cbc <full_module_path@@Base+0xfe930754>
    fc70:	ldmdavs	r1, {r1, r7, r9}
    fc74:			; <UNDEFINED> instruction: 0xf7f6e5f6
    fc78:	stmdavs	r1, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
    fc7c:	tstls	r3, r0, asr #12
    fc80:	cdp2	0, 11, cr15, cr0, cr12, {0}
    fc84:	stmdbls	r3, {r0, r3, r4, r5, r9, fp, lr}
    fc88:			; <UNDEFINED> instruction: 0x4603447a
    fc8c:			; <UNDEFINED> instruction: 0xf0112001
    fc90:			; <UNDEFINED> instruction: 0xe6a7feff
    fc94:	ldc	7, cr15, [r8, #984]!	; 0x3d8
    fc98:	strbmi	r6, [r0], -r1, lsl #16
    fc9c:			; <UNDEFINED> instruction: 0xf00c9103
    fca0:	bmi	d0f72c <full_module_path@@Base+0xc961c4>
    fca4:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
    fca8:	andcs	r4, r1, r3, lsl #12
    fcac:	mrc2	0, 7, pc, cr0, cr1, {0}
    fcb0:	blcs	49710 <_IO_stdin_used@@Base+0x3e98>
    fcb4:	mcrge	4, 3, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    fcb8:			; <UNDEFINED> instruction: 0xf7f6e66c
    fcbc:	blmi	64ac4c <full_module_path@@Base+0x5d16e4>
    fcc0:	movwls	r5, #30947	; 0x78e3
    fcc4:	bl	fe9c9a3c <full_module_path@@Base+0xfe9504d4>
    fcc8:	stmibvs	r8!, {r0, r1, r2, r7, r8, r9, sl}^
    fccc:	addmi	r6, r7, #4128768	; 0x3f0000
    fcd0:	svcge	0x004bf43f
    fcd4:	stmiapl	r3!, {r0, r1, r4, r8, r9, fp, lr}^
    fcd8:	strhtcc	pc, [r4], -r3	; <UNPREDICTABLE>
    fcdc:	vstrle	d2, [fp, #-0]
    fce0:	strbmi	r9, [r2], -r0, lsl #2
    fce4:	andcs	r4, r2, r3, lsr #18
    fce8:	strcs	r6, [r1, -fp, lsr #19]
    fcec:	smlsdxls	r6, r9, r4, r4
    fcf0:	blx	fe0cbd40 <full_module_path@@Base+0xfe0527d8>
    fcf4:	strb	r6, [r3, #2539]!	; 0x9eb
    fcf8:	movwls	r2, #25345	; 0x6301
    fcfc:	svclt	0x0000e5ef
    fd00:	andeq	r7, r5, lr, lsl #3
    fd04:	andeq	r0, r0, ip, lsr #7
    fd08:	andeq	r7, r5, r4, lsl #3
    fd0c:	andeq	r0, r0, r8, asr r3
    fd10:	andeq	r0, r0, r4, lsl #11
    fd14:	andeq	r0, r0, ip, asr #7
    fd18:	andeq	r0, r0, ip, lsr r6
    fd1c:	andeq	r0, r0, r4, lsr #6
    fd20:	andeq	r0, r0, r8, ror #8
    fd24:	andeq	r0, r0, r0, lsl #11
    fd28:	muleq	r3, r6, r8
    fd2c:	andeq	r6, r3, sl, asr r8
    fd30:	andeq	r0, r0, ip, lsl #7
    fd34:	andeq	r0, r0, r0, ror #8
    fd38:	andeq	r0, r0, r0, asr #11
    fd3c:	muleq	r3, r2, fp
    fd40:	andeq	r6, r5, ip, asr pc
    fd44:	andeq	r6, r3, r0, ror r7
    fd48:	andeq	r0, r0, r0, lsl r4
    fd4c:	andeq	r0, r0, r8, lsl #13
    fd50:	andeq	r6, r3, r4, asr r5
    fd54:	andeq	r6, r3, r8, lsl #11
    fd58:	andeq	r0, r0, r4, asr #12
    fd5c:	andeq	r6, r3, lr, asr #10
    fd60:	andeq	r6, r3, r2, ror #10
    fd64:			; <UNDEFINED> instruction: 0x000364ba
    fd68:	andeq	r6, r3, r6, asr r5
    fd6c:	andeq	r9, r3, ip, lsl r1
    fd70:	andeq	r6, r3, sl, lsr #10
    fd74:	andeq	r6, r3, r8, lsl r4
    fd78:			; <UNDEFINED> instruction: 0x4605b538
    fd7c:			; <UNDEFINED> instruction: 0xf44f4c16
    fd80:			; <UNDEFINED> instruction: 0xf00d70c8
    fd84:	blmi	58f358 <full_module_path@@Base+0x515df0>
    fd88:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    fd8c:	teqlt	r3, fp, lsl r8
    fd90:	stmiapl	r3!, {r0, r1, r4, r8, r9, fp, lr}^
    fd94:	blcs	29e08 <fchmod@plt+0x2324c>
    fd98:	stccs	15, cr11, [pc, #-32]	; fd80 <fchmod@plt+0x91c4>
    fd9c:	blmi	483dd8 <full_module_path@@Base+0x40a870>
    fda0:	stmdavs	fp, {r0, r5, r6, r7, fp, ip, lr}
    fda4:	bmi	3be3b8 <full_module_path@@Base+0x344e50>
    fda8:	stmiapl	r2!, {r0, r1, r2, r3, r8, r9, fp, lr}
    fdac:	ldmdavs	r2, {r0, r1, r5, r6, r7, fp, ip, lr}
    fdb0:	tstmi	r3, #1769472	; 0x1b0000
    fdb4:	andvs	sp, sp, r8
    fdb8:	stmdbmi	ip, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    fdbc:	rsbscs	pc, r7, #64, 4
    fdc0:	ldrbtmi	r2, [r9], #-0
    fdc4:	ldc2	0, cr15, [ip], {7}
    fdc8:	vst2.8	{d20,d22}, [pc], r9
    fdcc:	andscs	r7, r4, r1, lsr #4
    fdd0:			; <UNDEFINED> instruction: 0xf0074479
    fdd4:	svclt	0x0000fc95
    fdd8:			; <UNDEFINED> instruction: 0x00056bbc
    fddc:	andeq	r0, r0, ip, lsl #12
    fde0:	andeq	r0, r0, r8, lsr r4
    fde4:	andeq	r0, r0, r4, lsr #10
    fde8:	andeq	r0, r0, r0, ror r5
    fdec:	andeq	r6, r3, r2, lsl r3
    fdf0:	andeq	r6, r3, r4, lsl #6
    fdf4:	svcmi	0x00f0e92d
    fdf8:	svcmi	0x0086b085
    fdfc:	strmi	r4, [lr], -r5, lsl #12
    fe00:			; <UNDEFINED> instruction: 0x461c4690
    fe04:			; <UNDEFINED> instruction: 0xf8dd447f
    fe08:	blcs	3bef0 <fchmod@plt+0x35334>
    fe0c:	addhi	pc, r2, r0
    fe10:	blcs	bede84 <full_module_path@@Base+0xb7491c>
    fe14:	ssatmi	fp, #3, r4, lsl #30
    fe18:	beq	4bf5c <_IO_stdin_used@@Base+0x66e4>
    fe1c:	ldmpl	fp!, {r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}^
    fe20:	ldrdls	pc, [r0], -r3
    fe24:	svceq	0x0000f1b9
    fe28:	blmi	1f44368 <full_module_path@@Base+0x1ecae00>
    fe2c:	ldmpl	fp!, {r4, r9, fp, ip, pc}^
    fe30:	bcs	29ea4 <fchmod@plt+0x232e8>
    fe34:	blcs	3fa9c <fchmod@plt+0x38ee0>
    fe38:	addshi	pc, fp, r0, lsl #6
    fe3c:	andcs	r9, r0, #15360	; 0x3c00
    fe40:	blcs	21708 <fchmod@plt+0x1ab4c>
    fe44:	svclt	0x00144643
    fe48:	tstcs	r2, r4, lsl #2
    fe4c:	ldrbmi	r9, [r9], -r0, lsl #2
    fe50:	stc2	7, cr15, [r4], #1020	; 0x3fc
    fe54:	ldmpl	fp!, {r1, r4, r5, r6, r8, r9, fp, lr}^
    fe58:	strhtcc	pc, [r8], -r3	; <UNPREDICTABLE>
    fe5c:			; <UNDEFINED> instruction: 0xdc192b00
    fe60:			; <UNDEFINED> instruction: 0x300cf8bb
    fe64:			; <UNDEFINED> instruction: 0x46294652
    fe68:			; <UNDEFINED> instruction: 0xf00c4630
    fe6c:	mcrne	15, 0, pc, cr7, cr13, {5}	; <UNPREDICTABLE>
    fe70:	eorle	sp, r3, r2, asr fp
    fe74:	svceq	0x0000f1ba
    fe78:	blls	403ed0 <full_module_path@@Base+0x38a968>
    fe7c:	rsble	r2, lr, r0, lsl #22
    fe80:	strbmi	r2, [r3], -r4
    fe84:	ldrbmi	r9, [r9], -r0
    fe88:	ldrbmi	r2, [r0], -r0, lsl #4
    fe8c:	stc2	7, cr15, [r6], {255}	; 0xff
    fe90:	eor	r4, pc, r4, asr r6	; <UNPREDICTABLE>
    fe94:	strtmi	r4, [fp], -r3, ror #18
    fe98:	andcs	r4, r2, r2, lsr r6
    fe9c:			; <UNDEFINED> instruction: 0xf0124479
    fea0:	ldrb	pc, [sp, fp, lsr #19]	; <UNPREDICTABLE>
    fea4:	blcs	36ae8 <fchmod@plt+0x2ff2c>
    fea8:	adchi	pc, r1, r0, asr #32
    feac:	bls	3d8ebc <full_module_path@@Base+0x35f954>
    feb0:	ldrbmi	r4, [r9], -r3, asr #12
    feb4:	strls	r4, [r0], #-1576	; 0xfffff9d8
    feb8:	ldc2l	7, cr15, [r0], #-1020	; 0xfffffc04
    febc:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    fec0:	andlt	r4, r5, r8, asr #12
    fec4:	svchi	0x00f0e8bd
    fec8:	ldmpl	fp!, {r0, r2, r4, r6, r8, r9, fp, lr}^
    fecc:	strhtcc	pc, [r8], -r3	; <UNPREDICTABLE>
    fed0:			; <UNDEFINED> instruction: 0xdc3d2b00
    fed4:	ldrbmi	r9, [r9], -pc, lsl #22
    fed8:	blcs	186e0 <fchmod@plt+0x11b24>
    fedc:	svclt	0x00144643
    fee0:	andcs	r2, r2, r4
    fee4:	strtmi	r9, [r8], -r0
    fee8:	mrrc2	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    feec:	svceq	0x0000f1ba
    fef0:	strtmi	sp, [ip], -r4, ror #1
    fef4:	strtmi	r4, [r0], -r9, lsr #12
    fef8:			; <UNDEFINED> instruction: 0xf9d0f011
    fefc:	blle	1219f04 <full_module_path@@Base+0x11a099c>
    ff00:	tstcs	r0, r0, asr r6
    ff04:			; <UNDEFINED> instruction: 0xf824f00d
    ff08:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ff0c:	andlt	r4, r5, r8, asr #12
    ff10:	svchi	0x00f0e8bd
    ff14:			; <UNDEFINED> instruction: 0xe781469a
    ff18:	ldcl	7, cr15, [r6], #-984	; 0xfffffc28
    ff1c:			; <UNDEFINED> instruction: 0xf8d03702
    ff20:	ldrtmi	r8, [r0], -r0
    ff24:			; <UNDEFINED> instruction: 0xf00cd047
    ff28:	blmi	100f4a4 <full_module_path@@Base+0xf95f3c>
    ff2c:			; <UNDEFINED> instruction: 0x46414a3f
    ff30:	strls	r4, [r1, #-1147]	; 0xfffffb85
    ff34:	andls	r4, r0, sl, ror r4
    ff38:			; <UNDEFINED> instruction: 0xf0112001
    ff3c:	stccs	13, cr15, [r0], {169}	; 0xa9
    ff40:	ldrtmi	sp, [r0], -sl, asr #2
    ff44:			; <UNDEFINED> instruction: 0xfffaf010
    ff48:	andlt	r4, r5, r8, asr #12
    ff4c:	svchi	0x00f0e8bd
    ff50:			; <UNDEFINED> instruction: 0x462a4937
    ff54:	ldrbtmi	r2, [r9], #-2
    ff58:			; <UNDEFINED> instruction: 0xf94ef012
    ff5c:			; <UNDEFINED> instruction: 0x2002e7ba
    ff60:	andls	r9, r0, pc, lsl #20
    ff64:	ldrbmi	r4, [r9], -r3, asr #12
    ff68:			; <UNDEFINED> instruction: 0xf7ff4650
    ff6c:			; <UNDEFINED> instruction: 0x4654fc17
    ff70:	strbmi	lr, [r9], -r0, asr #15
    ff74:			; <UNDEFINED> instruction: 0xf0134628
    ff78:	stmdacs	r0, {r0, r1, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}
    ff7c:	stmdacs	r1, {r1, r6, ip, lr, pc}
    ff80:	strmi	fp, [r8, #3848]!	; 0xf08
    ff84:	svcge	0x005af47f
    ff88:			; <UNDEFINED> instruction: 0xf0134628
    ff8c:	strmi	pc, [r0], r3, lsr #20
    ff90:			; <UNDEFINED> instruction: 0xf7f6e754
    ff94:			; <UNDEFINED> instruction: 0xf04fec3a
    ff98:	stmdavs	r1, {r8, fp}
    ff9c:	tstls	r3, r0, lsr #12
    ffa0:	stc2	0, cr15, [r0, #-48]!	; 0xffffffd0
    ffa4:	stmdbls	r3, {r0, r1, r5, r9, fp, lr}
    ffa8:	strls	r4, [r0, #-1146]	; 0xfffffb86
    ffac:	andcs	r4, r1, r3, lsl #12
    ffb0:	stc2l	0, cr15, [lr, #-68]!	; 0xffffffbc
    ffb4:			; <UNDEFINED> instruction: 0xf00ce784
    ffb8:	blmi	80f414 <full_module_path@@Base+0x795eac>
    ffbc:			; <UNDEFINED> instruction: 0x46414a1f
    ffc0:	strls	r4, [r1, #-1147]	; 0xfffffb85
    ffc4:	andls	r4, r0, sl, ror r4
    ffc8:			; <UNDEFINED> instruction: 0xf0112001
    ffcc:	stccs	13, cr15, [r0], {97}	; 0x61
    ffd0:			; <UNDEFINED> instruction: 0xf1bad0b7
    ffd4:			; <UNDEFINED> instruction: 0xd1b40f00
    ffd8:			; <UNDEFINED> instruction: 0x300cf8bb
    ffdc:	andcs	r4, r0, #34603008	; 0x2100000
    ffe0:			; <UNDEFINED> instruction: 0xf00c4630
    ffe4:	stmdacs	r0, {r0, r8, r9, sl, fp, ip, sp, lr, pc}
    ffe8:	svcge	0x006af6bf
    ffec:	strbmi	lr, [r3], -r9, lsr #15
    fff0:			; <UNDEFINED> instruction: 0x46594652
    fff4:	strcs	r4, [r4], #-1576	; 0xfffff9d8
    fff8:			; <UNDEFINED> instruction: 0xf7ff9400
    fffc:			; <UNDEFINED> instruction: 0xf04ffbcf
   10000:	ldrb	r0, [sp, -r1, lsl #18]
   10004:	vmla.i8	d20, d0, d14
   10008:	mulcs	fp, lr, r2
   1000c:			; <UNDEFINED> instruction: 0xf0074479
   10010:	svclt	0x0000fb77
   10014:	andeq	r6, r5, r0, asr #22
   10018:	andeq	r0, r0, r8, lsl #8
   1001c:	andeq	r0, r0, r8, lsr #7
   10020:	andeq	r0, r0, r0, lsl #11
   10024:	andeq	r6, r3, r4, ror r3
   10028:	andeq	r6, r3, r0, lsr #6
   1002c:	strdeq	r6, [r3], -r8
   10030:	andeq	r6, r3, sl, lsr #5
   10034:	muleq	r3, r4, r2
   10038:	andeq	r6, r3, r4, ror #4
   1003c:	andeq	r6, r3, r8, ror #4
   10040:	andeq	r6, r3, r8, asr #1
   10044:	bmi	522c98 <full_module_path@@Base+0x4a9730>
   10048:	ldmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   1004c:	stmiblt	sl, {r1, r4, fp, sp, lr}
   10050:	ldmpl	sl, {r1, r4, r9, fp, lr}
   10054:	ldmdblt	r2, {r1, r4, fp, sp, lr}^
   10058:	ldmpl	sl, {r0, r4, r9, fp, lr}
   1005c:	ldmiblt	sl, {r1, r4, fp, sp, lr}
   10060:	ldmpl	fp, {r4, r9, fp, lr}
   10064:	ldmiblt	r3, {r0, r1, r3, r4, fp, sp, lr}
   10068:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   1006c:	stmdami	pc, {r4, r5, r6, r8, r9, sl, lr}	; <UNPREDICTABLE>
   10070:			; <UNDEFINED> instruction: 0x47704478
   10074:	ldmpl	fp, {r1, r2, r3, r9, fp, lr}
   10078:	tstlt	r3, fp, lsl r8
   1007c:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   10080:	stmdami	sp, {r4, r5, r6, r8, r9, sl, lr}
   10084:			; <UNDEFINED> instruction: 0x47704478
   10088:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   1008c:	stmdami	ip, {r4, r5, r6, r8, r9, sl, lr}
   10090:			; <UNDEFINED> instruction: 0x47704478
   10094:	strdeq	r6, [r5], -ip
   10098:	muleq	r0, r4, r6
   1009c:	strdeq	r0, [r0], -ip
   100a0:	andeq	r0, r0, r4, ror r4
   100a4:	andeq	r0, r0, r0, ror r5
   100a8:	andeq	r6, r3, lr, lsl r2
   100ac:	andeq	r6, r3, r0, lsl r2
   100b0:	andeq	r0, r0, r8, lsr r4
   100b4:	andeq	r6, r3, r6, ror #3
   100b8:	andeq	r6, r3, r8, ror #3
   100bc:	andeq	r6, r3, sl, ror #3
   100c0:	andeq	r6, r3, r8, asr #3
   100c4:	mvnsmi	lr, sp, lsr #18
   100c8:	addlt	r2, r2, lr
   100cc:			; <UNDEFINED> instruction: 0xf7f64d4d
   100d0:	stmdbmi	sp, {r2, r7, sl, fp, sp, lr, pc}^
   100d4:	ldrbtmi	r4, [sp], #-2893	; 0xfffff4b3
   100d8:	stmiapl	fp!, {r0, r1, r2, r3, r5, r6, fp, ip, lr}^
   100dc:	ldmdavs	fp, {r1, r3, r4, r5, fp, sp, lr}
   100e0:			; <UNDEFINED> instruction: 0x46044313
   100e4:	blmi	12c4238 <full_module_path@@Base+0x124acd0>
   100e8:	rscscc	pc, pc, #79	; 0x4f
   100ec:	subsvs	r4, sl, fp, ror r4
   100f0:			; <UNDEFINED> instruction: 0xf8554b48
   100f4:			; <UNDEFINED> instruction: 0xf8d88003
   100f8:	cdpcs	0, 0, cr6, cr0, cr0, {0}
   100fc:			; <UNDEFINED> instruction: 0x212cd034
   10100:			; <UNDEFINED> instruction: 0xf7f64630
   10104:			; <UNDEFINED> instruction: 0xb128eb66
   10108:	blcs	2a1fc <fchmod@plt+0x23640>
   1010c:	mcrrne	0, 3, sp, r6, cr8
   10110:	andvs	pc, r0, r8, asr #17
   10114:	bllt	14ee1e8 <full_module_path@@Base+0x1474c80>
   10118:			; <UNDEFINED> instruction: 0x46214e3f
   1011c:	ldrbtmi	r4, [lr], #-3903	; 0xfffff0c1
   10120:			; <UNDEFINED> instruction: 0x4630447f
   10124:	b	ff04e104 <full_module_path@@Base+0xfefd4b9c>
   10128:	andcc	r6, r1, r8, lsr r0
   1012c:			; <UNDEFINED> instruction: 0x4631d05d
   10130:			; <UNDEFINED> instruction: 0xf7f64620
   10134:	ldrhtvs	lr, [r8], sl
   10138:	suble	r3, r9, r1
   1013c:	stmiapl	fp!, {r3, r4, r5, r8, r9, fp, lr}^
   10140:	strhtcc	pc, [r0], -r3	; <UNPREDICTABLE>
   10144:	vstrle	d2, [pc, #-0]	; 1014c <fchmod@plt+0x9590>
   10148:			; <UNDEFINED> instruction: 0xff7cf7ff
   1014c:	strmi	r7, [r2], -r3, lsr #16
   10150:			; <UNDEFINED> instruction: 0x4c34b90b
   10154:	ldmdbmi	r4!, {r2, r3, r4, r5, r6, sl, lr}
   10158:	andcs	r4, r2, r3, lsr #12
   1015c:	andlt	r4, r2, r9, ror r4
   10160:	ldrhmi	lr, [r0, #141]!	; 0x8d
   10164:	stmdalt	r8, {r1, r4, ip, sp, lr, pc}^
   10168:	pop	{r1, ip, sp, pc}
   1016c:	blcs	bb0934 <full_module_path@@Base+0xb373cc>
   10170:	shadd16mi	fp, r4, r8
   10174:	ldmdavc	r3!, {r4, r6, r7, r8, ip, lr, pc}^
   10178:	svclt	0x00182b00
   1017c:			; <UNDEFINED> instruction: 0xe7cb4634
   10180:			; <UNDEFINED> instruction: 0xf8d87003
   10184:	ldmdavc	r3!, {sp, lr}
   10188:	sbcle	r2, r5, r0, lsl #22
   1018c:	strmi	lr, [r1], -pc, ror #15
   10190:	b	fe2ce170 <full_module_path@@Base+0xfe254c08>
   10194:	blmi	8a2a30 <full_module_path@@Base+0x8294c8>
   10198:	subsvs	r4, r0, sl, ror r4
   1019c:			; <UNDEFINED> instruction: 0xf9b358eb
   101a0:	blcs	5c228 <_dist_code@@Base+0x9680>
   101a4:	andcc	sp, r1, r4, lsr #27
   101a8:	stmdbmi	r1!, {r1, r2, ip, lr, pc}
   101ac:	andcs	r4, r2, r2, lsr #12
   101b0:			; <UNDEFINED> instruction: 0xf0124479
   101b4:	ldr	pc, [fp, r1, lsr #16]
   101b8:	bl	9ce198 <full_module_path@@Base+0x954c30>
   101bc:			; <UNDEFINED> instruction: 0x4623491d
   101c0:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   101c4:	andcs	r6, r2, r6, lsl #16
   101c8:			; <UNDEFINED> instruction: 0xf0129600
   101cc:	usad8	pc, r5, r8	; <UNPREDICTABLE>
   101d0:			; <UNDEFINED> instruction: 0x46224919
   101d4:	ldrtmi	r2, [r3], -r3
   101d8:			; <UNDEFINED> instruction: 0xf0124479
   101dc:	ldmdbmi	r7, {r0, r2, r3, fp, ip, sp, lr, pc}
   101e0:	andcs	r2, r4, r1, lsl #5
   101e4:			; <UNDEFINED> instruction: 0xf0074479
   101e8:	ldmdbmi	r5, {r0, r1, r3, r7, r9, fp, ip, sp, lr, pc}
   101ec:	andcs	r4, r3, r2, lsr r6
   101f0:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   101f4:			; <UNDEFINED> instruction: 0xf800f012
   101f8:	rsbscs	r4, fp, #294912	; 0x48000
   101fc:	ldrbtmi	r2, [r9], #-4
   10200:	blx	1fcc224 <full_module_path@@Base+0x1f52cbc>
   10204:	andeq	r6, r5, lr, ror #16
   10208:	andeq	r0, r0, r8, lsr r4
   1020c:	andeq	r0, r0, ip, asr r4
   10210:	andeq	r6, r5, r0, asr #30
   10214:	andeq	r0, r0, ip, lsr #6
   10218:	ldrdeq	r6, [r3], -lr
   1021c:	andeq	r6, r5, ip, lsl #30
   10220:	andeq	r0, r0, r0, lsl #11
   10224:	andeq	r6, r3, r0, asr #2
   10228:	andeq	r6, r3, r8, asr #3
   1022c:	muleq	r5, r4, lr
   10230:	andeq	r6, r3, r0, lsr r1
   10234:	ldrdeq	r6, [r3], -lr
   10238:	andeq	r6, r3, ip, lsr #2
   1023c:	strdeq	r5, [r3], -r0
   10240:	andeq	r6, r3, r2, lsl r1
   10244:	ldrdeq	r5, [r3], -r6
   10248:			; <UNDEFINED> instruction: 0x4605b570
   1024c:	addlt	r4, r4, sl, lsr #28
   10250:	ldrbtmi	r4, [lr], #-2858	; 0xfffff4d6
   10254:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   10258:	bvs	fe73cf6c <full_module_path@@Base+0xfe6c3a04>
   1025c:	addsmi	r1, r0, #1568	; 0x620
   10260:	bmi	a06ad8 <full_module_path@@Base+0x98d570>
   10264:	ldmdavs	r0, {r1, r4, r5, r7, fp, ip, lr}
   10268:	mulle	r6, r8, r2
   1026c:	bvs	fe72a3e0 <full_module_path@@Base+0xfe6b0e78>
   10270:	adcmi	r1, sl, #1568	; 0x620
   10274:	addsmi	sp, r8, #1152	; 0x480
   10278:	strdlt	sp, [r1, r8]!
   1027c:	ldmpl	r3!, {r5, r8, r9, fp, lr}^
   10280:	tstlt	r3, #1769472	; 0x1b0000
   10284:	bvs	fe72a3f4 <full_module_path@@Base+0xfe6b0e8c>
   10288:			; <UNDEFINED> instruction: 0x3c016a96
   1028c:	ldrmi	r6, [lr], #-2451	; 0xfffff66d
   10290:	ands	r3, sp, r1, lsl #28
   10294:	blcs	2a308 <fchmod@plt+0x2374c>
   10298:	bvs	fe74465c <full_module_path@@Base+0xfe6cb0f4>
   1029c:	ldrmi	r6, [r4], #-2458	; 0xfffff666
   102a0:	lfmle	f4, 2, [r7, #688]!	; 0x2b0
   102a4:			; <UNDEFINED> instruction: 0x46084619
   102a8:	ldcllt	0, cr11, [r0, #-16]!
   102ac:	ldmpl	r3!, {r2, r4, r8, r9, fp, lr}^
   102b0:	cmplt	r3, fp, lsl r8
   102b4:			; <UNDEFINED> instruction: 0x1e626a9c
   102b8:	ble	ffbe0d00 <full_module_path@@Base+0xffb67798>
   102bc:	mvnle	r2, r0, lsl #18
   102c0:	andlt	r4, r4, r8, lsl #12
   102c4:	stmdbcs	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   102c8:	ldrmi	sp, [ip], -sp, ror #1
   102cc:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   102d0:	mrc2	7, 5, pc, cr8, cr15, {7}
   102d4:	strtmi	r4, [r3], -sl, lsr #12
   102d8:	tstls	r1, r0, lsl #12
   102dc:	andls	r4, r2, r9, lsl #18
   102e0:	ldrbtmi	r2, [r9], #-3
   102e4:			; <UNDEFINED> instruction: 0xff88f011
   102e8:	vmla.i8	d20, d0, d7
   102ec:	andcs	r2, r2, sl, ror #5
   102f0:			; <UNDEFINED> instruction: 0xf0074479
   102f4:	svclt	0x0000fa05
   102f8:	strdeq	r6, [r5], -r2
   102fc:	andeq	r0, r0, r8, asr r5
   10300:			; <UNDEFINED> instruction: 0x000005b8
   10304:	andeq	r6, r3, r6, asr r0
   10308:	andeq	r5, r3, r4, ror #27
   1030c:	svcmi	0x00f0e92d
   10310:			; <UNDEFINED> instruction: 0xf8dfb087
   10314:	strmi	sl, [r6], -r8, lsr #6
   10318:	msrlt	CPSR_s, #14614528	; 0xdf0000
   1031c:	stclmi	6, cr4, [r9, #548]	; 0x224
   10320:	ldrbtmi	r4, [fp], #1274	; 0x4fa
   10324:	andcc	lr, r2, #3358720	; 0x334000
   10328:			; <UNDEFINED> instruction: 0x4630447d
   1032c:	stc2l	0, cr15, [r8], #-112	; 0xffffff90
   10330:	blle	15d7b48 <full_module_path@@Base+0x155e5e0>
   10334:	stmiapl	pc!, {r2, r6, r7, r8, r9, fp, lr}^	; <UNPREDICTABLE>
   10338:	blcs	72a42c <full_module_path@@Base+0x6b0ec4>
   1033c:	addhi	pc, r9, r0, lsl #6
   10340:	ldrbtmi	r4, [r9], #-2498	; 0xfffff63e
   10344:			; <UNDEFINED> instruction: 0xff80f7ff
   10348:	stmiapl	pc!, {r0, r6, r7, r8, r9, fp, lr}^	; <UNPREDICTABLE>
   1034c:	addsmi	r6, r8, #3866624	; 0x3b0000
   10350:	sbchi	pc, sl, r0
   10354:	ldrhtvs	r4, [r8], -pc
   10358:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1035c:			; <UNDEFINED> instruction: 0xf0002b00
   10360:			; <UNDEFINED> instruction: 0xf04f80ee
   10364:	vst2.8	{d16,d18}, [pc], r0
   10368:	strbmi	r3, [r9], -r0, asr #17
   1036c:			; <UNDEFINED> instruction: 0xf8d04aba
   10370:	blmi	feec03d8 <full_module_path@@Base+0xfee46e70>
   10374:	and	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   10378:	andgt	pc, r0, lr, asr #17
   1037c:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   10380:	andle	r4, r6, r2, lsl #5
   10384:	ldmdavs	r2, {r0, r1, r4, r7, r8, fp, sp, lr}
   10388:	addmi	r4, r2, #156, 8	; 0x9c000000
   1038c:			; <UNDEFINED> instruction: 0xf8ced1fa
   10390:	stmdbcs	r0, {lr, pc}
   10394:	rschi	pc, ip, r0
   10398:			; <UNDEFINED> instruction: 0xf01c4630
   1039c:	blls	cea88 <full_module_path@@Base+0x55520>
   103a0:			; <UNDEFINED> instruction: 0xf1b97018
   103a4:			; <UNDEFINED> instruction: 0xf0000f00
   103a8:	ldmdbls	r0, {r0, r1, r2, r3, r6, r7, pc}
   103ac:	vst1.8	{d20-d22}, [pc :256], r0
   103b0:			; <UNDEFINED> instruction: 0xf01c5280
   103b4:	stmdacs	r0, {r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   103b8:	teqhi	r8, r0, asr #5	; <UNPREDICTABLE>
   103bc:			; <UNDEFINED> instruction: 0xf4084ba8
   103c0:	stmiapl	fp!, {r9, sl, lr}^
   103c4:	blcs	2a438 <fchmod@plt+0x2387c>
   103c8:	sbchi	pc, r6, r0, asr #32
   103cc:	andsvs	r9, r8, r1, lsl fp
   103d0:			; <UNDEFINED> instruction: 0xf0402e00
   103d4:	blls	f0630 <full_module_path@@Base+0x770c8>
   103d8:	andhi	pc, r0, r3, asr #17
   103dc:	andlt	r4, r7, r0, lsr #12
   103e0:	svchi	0x00f0e8bd
   103e4:	rscsle	r1, r9, r1, ror #24
   103e8:	rsble	r1, r2, r2, ror #25
   103ec:	stmiapl	fp!, {r0, r2, r3, r4, r7, r8, r9, fp, lr}^
   103f0:	blcs	2a464 <fchmod@plt+0x238a8>
   103f4:	adcshi	pc, lr, r0
   103f8:	stmiapl	fp!, {r1, r2, r4, r7, r8, r9, fp, lr}^
   103fc:	blcs	2a470 <fchmod@plt+0x238b4>
   10400:	adcshi	pc, r8, r0, asr #32
   10404:	suble	r1, r4, r3, lsr #25
   10408:			; <UNDEFINED> instruction: 0xf06f4a97
   1040c:	blne	fd21a4 <full_module_path@@Base+0xf58c3c>
   10410:	ldmdavs	fp, {r0, r1, r3, r5, r7, fp, ip, lr}
   10414:			; <UNDEFINED> instruction: 0xf1006999
   10418:	addmi	r8, pc, #203	; 0xcb
   1041c:	sbchi	pc, r8, r0, lsl #5
   10420:	stmiapl	fp!, {r1, r4, r7, r8, r9, fp, lr}^
   10424:			; <UNDEFINED> instruction: 0x3016f9b3
   10428:	vstrle	d2, [r7, #-4]
   1042c:	mcr2	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   10430:			; <UNDEFINED> instruction: 0x4651463b
   10434:	andcs	r4, r2, r2, lsl #12
   10438:	mrc2	0, 6, pc, cr14, cr1, {0}
   1043c:			; <UNDEFINED> instruction: 0xf01c4638
   10440:	ldrtmi	pc, [r9], -fp, lsr #25	; <UNPREDICTABLE>
   10444:			; <UNDEFINED> instruction: 0xf7fe4630
   10448:	movwvs	pc, #31521	; 0x7b21	; <UNPREDICTABLE>
   1044c:	blx	9cc4b8 <full_module_path@@Base+0x952f50>
   10450:	ldrtmi	lr, [r0], -fp, ror #14
   10454:	mrc2	0, 7, pc, cr14, cr11, {0}
   10458:	bcs	76a548 <full_module_path@@Base+0x6f0fe0>
   1045c:	stmiapl	pc!, {r2, r3, r4, r5, r6, r9, fp, lr}	; <UNPREDICTABLE>
   10460:			; <UNDEFINED> instruction: 0x4603683a
   10464:	vmax.u8	d4, d16, d0
   10468:	ldmibvs	r1, {r0, r3, r4, r5, r7, pc}
   1046c:	svclt	0x000842a1
   10470:	svcpl	0x0000f5b0
   10474:	adcshi	pc, r2, r0, asr #32
   10478:	stmiapl	fp!, {r1, r2, r4, r5, r6, r8, r9, fp, lr}^
   1047c:	blcs	2a4f0 <fchmod@plt+0x23934>
   10480:	svcge	0x0053f43f
   10484:			; <UNDEFINED> instruction: 0xf7f52000
   10488:			; <UNDEFINED> instruction: 0x2101efb4
   1048c:	ldc2	0, cr15, [r2, #104]	; 0x68
   10490:	bmi	1e0a1c4 <full_module_path@@Base+0x1d90c5c>
   10494:	blmi	1d588a0 <full_module_path@@Base+0x1cdf338>
   10498:	andsvs	r5, r1, sl, lsr #17
   1049c:			; <UNDEFINED> instruction: 0xf9b358eb
   104a0:	blcs	9c500 <full_module_path@@Base+0x22f98>
   104a4:			; <UNDEFINED> instruction: 0xf06fdc18
   104a8:	strbmi	r0, [r8], -r1, lsl #2
   104ac:	mcrr2	0, 1, pc, lr, cr12	; <UNPREDICTABLE>
   104b0:			; <UNDEFINED> instruction: 0x4630e73b
   104b4:	blx	b4c4f6 <full_module_path@@Base+0xad2f8e>
   104b8:	stmiapl	fp!, {r1, r2, r5, r6, r8, r9, fp, lr}^
   104bc:	blcs	2a530 <fchmod@plt+0x23974>
   104c0:	svcge	0x0033f43f
   104c4:	stmiapl	fp!, {r0, r1, r3, r5, r6, r8, r9, fp, lr}^
   104c8:	blcs	2a53c <fchmod@plt+0x23980>
   104cc:	svcge	0x002df43f
   104d0:			; <UNDEFINED> instruction: 0xf00e4648
   104d4:	str	pc, [r8, -r5, ror #21]!
   104d8:	ldc2	7, cr15, [r4, #1020]!	; 0x3fc
   104dc:			; <UNDEFINED> instruction: 0x46024659
   104e0:			; <UNDEFINED> instruction: 0xf0112002
   104e4:	ldrb	pc, [lr, r9, lsl #29]	; <UNPREDICTABLE>
   104e8:	orrcs	r9, r0, #8192	; 0x2000
   104ec:	vst2.8	{d25,d27}, [pc :64], r0
   104f0:	andsvc	r3, r3, r0, asr #17
   104f4:	andvc	r2, sl, r0, lsl #4
   104f8:	mvnscc	pc, #79	; 0x4f
   104fc:	andsvs	r9, r3, r1, lsl sl
   10500:	bvs	fe4ea5f0 <full_module_path@@Base+0xfe471088>
   10504:	bne	ff8ea754 <full_module_path@@Base+0xff8711ec>
   10508:			; <UNDEFINED> instruction: 0xf8522b00
   1050c:	blle	1f585a0 <full_module_path@@Base+0x1edf038>
   10510:	vst2.32	{d8,d10}, [r3 :64], r3
   10514:			; <UNDEFINED> instruction: 0xf5b24270
   10518:	andle	r4, r9, r0, lsl #30
   1051c:	stmiapl	sl!, {r1, r2, r4, r6, r9, fp, lr}
   10520:	bcs	2a570 <fchmod@plt+0x239b4>
   10524:	vst4.16	{d13-d16}, [r3 :256], r2
   10528:			; <UNDEFINED> instruction: 0xf5b34330
   1052c:	cmnle	sp, r0, lsl #30
   10530:	strtmi	r9, [r0], -r3, lsl #22
   10534:	andhi	pc, r0, r3, asr #17
   10538:	pop	{r0, r1, r2, ip, sp, pc}
   1053c:	bls	b4504 <full_module_path@@Base+0x3af9c>
   10540:	stmiacc	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}^
   10544:	andsvc	r2, r3, r0, lsl #7
   10548:	movwcs	r9, #2576	; 0xa10
   1054c:	strmi	pc, [r0], -r8, lsl #8
   10550:	rscscc	pc, pc, pc, asr #32
   10554:			; <UNDEFINED> instruction: 0xe7397013
   10558:	movwcs	r9, #2320	; 0x910
   1055c:	movwls	r4, #2631	; 0xa47
   10560:			; <UNDEFINED> instruction: 0x4608447a
   10564:	cdp2	0, 12, cr15, cr6, cr11, {0}
   10568:			; <UNDEFINED> instruction: 0xf7f69810
   1056c:	str	lr, [sp, -r6, lsr #18]!
   10570:	ldr	r2, [r4, -r0, lsl #1]
   10574:			; <UNDEFINED> instruction: 0xf04f4b39
   10578:	stmiapl	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}^
   1057c:			; <UNDEFINED> instruction: 0xb123681b
   10580:	bvs	fe66a6f4 <full_module_path@@Base+0xfe5f118c>
   10584:	ldrmi	r6, [r9], #-2459	; 0xfffff665
   10588:			; <UNDEFINED> instruction: 0xf7ff3901
   1058c:			; <UNDEFINED> instruction: 0x4622fd5b
   10590:	mvnscc	pc, #79	; 0x4f
   10594:	ldmdbmi	sl!, {r8, ip, pc}
   10598:	andcs	r9, r3, r1
   1059c:			; <UNDEFINED> instruction: 0xf0114479
   105a0:	ldmdbmi	r8!, {r0, r1, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   105a4:	subsne	pc, r7, #64, 4
   105a8:	ldrbtmi	r2, [r9], #-2
   105ac:			; <UNDEFINED> instruction: 0xf8a8f007
   105b0:	stc2l	7, cr15, [r8, #-1020]	; 0xfffffc04
   105b4:			; <UNDEFINED> instruction: 0xf06f4622
   105b8:	andls	r0, r1, r4, ror #6
   105bc:	rsbeq	pc, r3, pc, rrx
   105c0:	ldmdbmi	r1!, {r6, r9, fp, ip}
   105c4:	andcs	r9, r3, r0
   105c8:			; <UNDEFINED> instruction: 0xf0114479
   105cc:	stmdbmi	pc!, {r0, r2, r4, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   105d0:	adcsvc	pc, r4, #1325400064	; 0x4f000000
   105d4:	ldrbtmi	r2, [r9], #-2
   105d8:			; <UNDEFINED> instruction: 0xf892f007
   105dc:	strtmi	r4, [r0], -ip, lsr #18
   105e0:	andcc	lr, r4, #3358720	; 0x334000
   105e4:			; <UNDEFINED> instruction: 0xf7ff4479
   105e8:	bls	18feac <full_module_path@@Base+0x116944>
   105ec:			; <UNDEFINED> instruction: 0xf4039b04
   105f0:	vst4.8	{d6,d8,d10,d12}, [r3], r0
   105f4:	addsmi	r5, r0, #128, 18	; 0x200000
   105f8:	mcrge	4, 6, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
   105fc:	eorsvs	r4, r8, r5, lsl fp
   10600:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   10604:			; <UNDEFINED> instruction: 0xf43f2b00
   10608:	strt	sl, [pc], r4, asr #29
   1060c:	ldc2	7, cr15, [sl, #-1020]	; 0xfffffc04
   10610:	strtmi	r4, [r2], -r0, lsr #18
   10614:			; <UNDEFINED> instruction: 0x46034479
   10618:			; <UNDEFINED> instruction: 0xf0112003
   1061c:	ldmdbmi	lr, {r0, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   10620:	adcne	pc, r3, #64, 4
   10624:	ldrbtmi	r2, [r9], #-2
   10628:			; <UNDEFINED> instruction: 0xf86af007
   1062c:	vst2.8	{d20,d22}, [pc :64], fp
   10630:	andcs	r7, r2, r8, asr #5
   10634:			; <UNDEFINED> instruction: 0xf0074479
   10638:	svclt	0x0000f863
   1063c:	andeq	r5, r3, r0, lsr sp
   10640:	andeq	r5, r3, sl, asr fp
   10644:	andeq	r6, r5, ip, lsl r6
   10648:	andeq	r0, r0, ip, lsr #8
   1064c:	andeq	r6, r3, r6, ror r0
   10650:	andeq	r0, r0, r8, asr r5
   10654:	strdeq	r0, [r0], -ip
   10658:	andeq	r0, r0, r0, lsr #13
   1065c:			; <UNDEFINED> instruction: 0x000005b8
   10660:	andeq	r0, r0, r4, lsr r6
   10664:	andeq	r0, r0, ip, asr #11
   10668:	andeq	r0, r0, ip, lsl #8
   1066c:	andeq	r0, r0, r0, lsl #11
   10670:	andeq	r0, r0, r0, lsl #13
   10674:	andeq	r0, r0, r8, lsr r4
   10678:	ldrdeq	r0, [r0], -r8
   1067c:	andeq	pc, r3, r4, lsl #27
   10680:	andeq	r5, r3, ip, asr #27
   10684:	andeq	r5, r3, sl, lsr #22
   10688:	andeq	r5, r3, r8, asr #27
   1068c:	strdeq	r5, [r3], -lr
   10690:	ldrdeq	r5, [r3], -r4
   10694:			; <UNDEFINED> instruction: 0x00035db8
   10698:	andeq	r5, r3, lr, lsr #21
   1069c:	andeq	r5, r3, r0, lsr #21
   106a0:	bmi	be2b60 <full_module_path@@Base+0xb695f8>
   106a4:	mvnsmi	lr, sp, lsr #18
   106a8:			; <UNDEFINED> instruction: 0xf5ad4479
   106ac:	stcmi	13, cr5, [sp], #-512	; 0xfffffe00
   106b0:	stmpl	sl, {r1, r7, ip, sp, pc}
   106b4:	orrpl	pc, r0, #54525952	; 0x3400000
   106b8:	ldmdavs	r2, {r2, r3, r4, r5, r6, sl, lr}
   106bc:			; <UNDEFINED> instruction: 0xf04f605a
   106c0:	movwcc	r0, #16896	; 0x4200
   106c4:	svcge	0x00014b28
   106c8:	andcs	r4, r0, #40, 18	; 0xa0000
   106cc:	stmiapl	r5!, {r3, r4, r5, r9, sl, lr}^
   106d0:	stmdavs	lr!, {r0, r3, r4, r5, r6, sl, lr}
   106d4:			; <UNDEFINED> instruction: 0xf005602a
   106d8:	bllt	1a4fd74 <full_module_path@@Base+0x19d680c>
   106dc:			; <UNDEFINED> instruction: 0xf8544b24
   106e0:			; <UNDEFINED> instruction: 0xf8d88003
   106e4:	bllt	8dc6ec <full_module_path@@Base+0x863184>
   106e8:	ldrbtmi	r4, [sl], #-2594	; 0xfffff5de
   106ec:	andcs	r4, r2, r2, lsr #18
   106f0:	ldrbtmi	r2, [r9], #-1792	; 0xfffff900
   106f4:	stc2	0, cr15, [r0, #68]	; 0x44
   106f8:	bmi	862b80 <full_module_path@@Base+0x7e9618>
   106fc:			; <UNDEFINED> instruction: 0xf8d84638
   10700:	stmdapl	r1!, {ip, sp}^
   10704:			; <UNDEFINED> instruction: 0xf383fab3
   10708:	ldmdbeq	fp, {r0, r1, r2, r3, sp, lr}^
   1070c:	eorvs	r5, lr, r2, lsr #17
   10710:	ldmdbmi	ip, {r0, r1, r4, sp, lr}
   10714:	orrpl	pc, r0, #54525952	; 0x3400000
   10718:	movwcc	r4, #18961	; 0x4a11
   1071c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   10720:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   10724:	tstle	r7, r1, asr r0
   10728:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
   1072c:	pop	{r1, ip, sp, pc}
   10730:	bmi	570ef8 <full_module_path@@Base+0x4f7990>
   10734:			; <UNDEFINED> instruction: 0xe7d9447a
   10738:	bicvc	pc, r0, pc, asr #8
   1073c:			; <UNDEFINED> instruction: 0xf0104638
   10740:	blmi	4d0054 <full_module_path@@Base+0x456aec>
   10744:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
   10748:	blle	ff1e87b0 <full_module_path@@Base+0xff16f248>
   1074c:			; <UNDEFINED> instruction: 0xf7f54638
   10750:	andcs	lr, r1, r6, lsr #29
   10754:	ldrb	r6, [ip, lr, lsr #32]
   10758:	mrc	7, 4, APSR_nzcv, cr2, cr5, {7}
   1075c:	muleq	r5, ip, r2
   10760:	andeq	r0, r0, ip, lsr #7
   10764:	andeq	r6, r5, ip, lsl #5
   10768:	andeq	r0, r0, r0, lsl r4
   1076c:	andeq	r5, r3, r4, asr sp
   10770:	andeq	r0, r0, ip, asr #11
   10774:	andeq	r5, r3, sl, lsl sp
   10778:	andeq	r5, r3, lr, lsr sp
   1077c:	andeq	r0, r0, r4, lsl #9
   10780:	andeq	r0, r0, ip, ror r3
   10784:	andeq	r6, r5, r8, lsr #4
   10788:			; <UNDEFINED> instruction: 0x0003fbb0
   1078c:	strdeq	r6, [r5], -r4
   10790:	cfldr32mi	mvfx11, [fp], {56}	; 0x38
   10794:	ldrbtmi	r4, [ip], #-3355	; 0xfffff2e5
   10798:	stmdavs	r0!, {r0, r2, r3, r4, r5, r6, sl, lr}
   1079c:	blle	a5a7a4 <full_module_path@@Base+0x9e123c>
   107a0:	ldrbtmi	r4, [ip], #-3097	; 0xfffff3e7
   107a4:	ldrdcs	lr, [r0, -r4]
   107a8:	stm	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   107ac:	addsmi	r6, r8, #2293760	; 0x230000
   107b0:	movwcs	fp, #3842	; 0xf02
   107b4:	eorvs	r2, r3, r1
   107b8:	ldfltd	f5, [r8, #-0]
   107bc:	stmda	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   107c0:	strcs	r4, [r0], #-2578	; 0xfffff5ee
   107c4:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   107c8:			; <UNDEFINED> instruction: 0xf0112003
   107cc:	blmi	44ed58 <full_module_path@@Base+0x3d57f0>
   107d0:	bmi	462c18 <full_module_path@@Base+0x3e96b0>
   107d4:	blmi	466b7c <full_module_path@@Base+0x3ed614>
   107d8:	ldrbtmi	r6, [fp], #-4
   107dc:	ldmdavs	r8, {r0, r3, r5, r6, fp, ip, lr}
   107e0:	stmdavs	fp, {r1, r3, r5, r7, fp, ip, lr}
   107e4:			; <UNDEFINED> instruction: 0xf383fab3
   107e8:	andsvs	r0, r3, fp, asr r9
   107ec:	stmib	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   107f0:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   107f4:			; <UNDEFINED> instruction: 0xff54f7ff
   107f8:	sbcsle	r2, lr, r0, lsl #16
   107fc:	strb	r6, [pc, r0, lsr #16]
   10800:	andeq	r6, r5, r2, lsr #17
   10804:	andeq	r6, r5, ip, lsr #3
   10808:	andeq	r0, r6, r6, lsl fp
   1080c:	andeq	r5, r3, r0, lsr #25
   10810:	andeq	r0, r0, r4, lsl #9
   10814:	andeq	r0, r0, ip, asr #11
   10818:	andeq	r0, r0, ip, ror r3
   1081c:	andeq	r6, r5, lr, asr r8
   10820:	svcmi	0x00f0e92d
   10824:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
   10828:	addlt	r4, r1, sp, lsl #27
   1082c:			; <UNDEFINED> instruction: 0xf50d4c8d
   10830:	ldrbtmi	r5, [sp], #-896	; 0xfffffc80
   10834:	svcmi	0x008c331c
   10838:	stmdbpl	ip!, {r1, r2, r4, r9, sl, lr}
   1083c:	ldrbtmi	r4, [pc], #-1549	; 10844 <fchmod@plt+0x9c88>
   10840:	andsvs	r6, ip, r4, lsr #16
   10844:	streq	pc, [r0], #-79	; 0xffffffb1
   10848:	strmi	r4, [r4], -r8, lsl #23
   1084c:			; <UNDEFINED> instruction: 0xf9b358fb
   10850:	blcs	5c888 <_dist_code@@Base+0x9ce0>
   10854:	stmibmi	r6, {r0, r2, r8, sl, fp, ip, lr, pc}
   10858:	andcs	r4, r2, r2, lsl #12
   1085c:			; <UNDEFINED> instruction: 0xf0114479
   10860:	blmi	fe14fb94 <full_module_path@@Base+0xfe0d662c>
   10864:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   10868:			; <UNDEFINED> instruction: 0xf0402b00
   1086c:	blmi	fe0b0bf4 <full_module_path@@Base+0xfe03768c>
   10870:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   10874:	ldrle	r0, [sl, #-2009]	; 0xfffff827
   10878:	ldmpl	fp!, {r7, r8, r9, fp, lr}^
   1087c:	ldmiblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
   10880:	ldrbtmi	r4, [ip], #-3199	; 0xfffff381
   10884:	blcs	2ab18 <fchmod@plt+0x23f5c>
   10888:	rschi	pc, r0, r0
   1088c:			; <UNDEFINED> instruction: 0xf50d497d
   10890:	bmi	1d25698 <full_module_path@@Base+0x1cac130>
   10894:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
   10898:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   1089c:	subsmi	r6, r1, sl, lsl r8
   108a0:	sbcshi	pc, ip, r0, asr #32
   108a4:	cfstr32pl	mvfx15, [r1, #52]	; 0x34
   108a8:	pop	{r0, ip, sp, pc}
   108ac:	qsub8mi	r8, r0, r0
   108b0:	svc	0x0082f7f5
   108b4:	stccs	8, cr15, [r4], {85}	; 0x55
   108b8:	andls	r4, r5, r1, lsl #12
   108bc:			; <UNDEFINED> instruction: 0xf00a4620
   108c0:	blmi	1c8e99c <full_module_path@@Base+0x1c15434>
   108c4:	ldmpl	fp!, {r0, r2, r8, fp, ip, pc}^
   108c8:	orrlt	r6, r3, fp, lsl r8
   108cc:	ldmib	r6, {r0, r1, r3, r5, r6, r7, r8, fp, pc}^
   108d0:			; <UNDEFINED> instruction: 0xf0138900
   108d4:	blmi	1b544e0 <full_module_path@@Base+0x1adaf78>
   108d8:	svclt	0x001858fb
   108dc:	stmdbhi	r0, {r0, r1, r6, r7, r8, fp, sp, lr, pc}
   108e0:	ldmib	r3, {r0, r2, r8, ip, lr, pc}^
   108e4:	strbmi	r2, [fp, #-768]	; 0xfffffd00
   108e8:	strbmi	fp, [r2, #-3848]	; 0xfffff0f8
   108ec:	strtmi	sp, [r0], -lr, asr #3
   108f0:			; <UNDEFINED> instruction: 0xf7fe2200
   108f4:	stmibvs	r3, {r0, r1, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}
   108f8:	cdpne	6, 5, cr4, cr14, cr0, {4}
   108fc:	suble	r2, r3, r0, lsl #22
   10900:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   10904:	ldrbtmi	r4, [fp], #-2914	; 0xfffff49e
   10908:	strbmi	r9, [fp], -r5, lsl #6
   1090c:			; <UNDEFINED> instruction: 0x461f46b9
   10910:	cdpne	0, 7, cr14, cr3, cr3, {0}
   10914:	eorsle	r2, r7, r0, lsl #28
   10918:			; <UNDEFINED> instruction: 0xf8d8461e
   1091c:			; <UNDEFINED> instruction: 0xf8533008
   10920:	stcvc	0, cr4, [r3], #-152	; 0xffffff68
   10924:	rscsle	r2, r4, r0, lsl #22
   10928:	ldreq	r8, [sl, -r3, ror #19]
   1092c:	stmibhi	r3!, {r0, r2, r8, sl, ip, lr, pc}
   10930:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   10934:	svcmi	0x0080f5b3
   10938:	blmi	15c49f0 <full_module_path@@Base+0x154b488>
   1093c:			; <UNDEFINED> instruction: 0xf8594621
   10940:	ldmdavs	r8, {r0, r1, ip, sp}
   10944:			; <UNDEFINED> instruction: 0xf858f7fb
   10948:	ble	ff89a950 <full_module_path@@Base+0xff8213e8>
   1094c:	ldreq	r8, [fp], -r3, lsr #19
   10950:	blmi	14859d0 <full_module_path@@Base+0x140c468>
   10954:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   10958:	stmiblt	fp, {r0, r1, r3, r4, fp, sp, lr}^
   1095c:			; <UNDEFINED> instruction: 0xf00589e5
   10960:	strcc	r0, [r2, #-1281]	; 0xfffffaff
   10964:			; <UNDEFINED> instruction: 0x46204639
   10968:			; <UNDEFINED> instruction: 0xf902f7fb
   1096c:			; <UNDEFINED> instruction: 0xf8594b4b
   10970:	ldmdavs	fp, {r0, r1, ip, sp}
   10974:	andsle	r2, pc, r2, lsl #22
   10978:	strtmi	r8, [sl], -r1, lsr #19
   1097c:			; <UNDEFINED> instruction: 0xf0134638
   10980:	mrcne	8, 3, APSR_nzcv, cr3, cr9, {6}
   10984:	bicle	r2, r7, r0, lsl #28
   10988:			; <UNDEFINED> instruction: 0xf7f94640
   1098c:	ldrb	pc, [sp, -r3, lsr #24]!	; <UNPREDICTABLE>
   10990:	strb	r2, [r7, r2, lsl #10]!
   10994:			; <UNDEFINED> instruction: 0xf8594b42
   10998:			; <UNDEFINED> instruction: 0xf9b33003
   1099c:	blcs	1c9cc <fchmod@plt+0x15e10>
   109a0:			; <UNDEFINED> instruction: 0x4620ddb7
   109a4:			; <UNDEFINED> instruction: 0xf7fb2100
   109a8:	ldmdbmi	lr!, {r0, r1, r5, r6, r7, fp, ip, sp, lr, pc}
   109ac:			; <UNDEFINED> instruction: 0x46024479
   109b0:			; <UNDEFINED> instruction: 0xf0112002
   109b4:	str	pc, [ip, r1, lsr #24]!
   109b8:	ldmdavs	r3, {r0, r2, r9, fp, ip, pc}
   109bc:	addmi	r6, fp, #13697024	; 0xd10000
   109c0:	bmi	e84ab8 <full_module_path@@Base+0xe0b550>
   109c4:	ldrbtmi	r2, [sl], #-3330	; 0xfffff2fe
   109c8:	andle	r6, r6, r0, asr r8
   109cc:			; <UNDEFINED> instruction: 0xf04f1c5d
   109d0:			; <UNDEFINED> instruction: 0xf8000c21
   109d4:	strtmi	ip, [fp], -r3
   109d8:			; <UNDEFINED> instruction: 0xf8df6015
   109dc:			; <UNDEFINED> instruction: 0xf04fb0d0
   109e0:	vldmdbmi	r3!, {s0-s-1}
   109e4:	ldrbtmi	r4, [sp], #-1275	; 0xfffffb05
   109e8:	ssatmi	r4, #20, sl, asr #12
   109ec:	and	r4, r7, r6, lsl r6
   109f0:			; <UNDEFINED> instruction: 0xf7ff602b
   109f4:	stmdacs	r0, {r0, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   109f8:	ldmib	r5, {r1, r2, r6, r7, ip, lr, pc}^
   109fc:	stmiavs	r9!, {ip, sp}^
   10a00:	andge	pc, ip, sp, asr #17
   10a04:	strls	r1, [r2, -r9, asr #21]
   10a08:			; <UNDEFINED> instruction: 0xf8b44418
   10a0c:			; <UNDEFINED> instruction: 0xf04fc00c
   10a10:	andcs	r3, r1, #-67108861	; 0xfc000003
   10a14:			; <UNDEFINED> instruction: 0xf8cd9600
   10a18:			; <UNDEFINED> instruction: 0xf7f6c004
   10a1c:	stmdavs	fp!, {r1, r2, r4, r5, r7, fp, sp, lr, pc}
   10a20:	ldrmi	r6, [r8], #-2282	; 0xfffff716
   10a24:	addsmi	r6, r0, #40	; 0x28
   10a28:	ldrbmi	sp, [lr], -r2, ror #25
   10a2c:	andcs	lr, r0, r1, ror r7
   10a30:	ldcl	7, cr15, [lr], {245}	; 0xf5
   10a34:			; <UNDEFINED> instruction: 0xf01a2101
   10a38:			; <UNDEFINED> instruction: 0xe718fabd
   10a3c:	mcr2	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   10a40:	adcle	r2, r1, r0, lsl #16
   10a44:	ldmdavs	r3, {r0, r2, r9, fp, ip, pc}
   10a48:	sbfx	r6, r1, #17, #27
   10a4c:	andcs	r4, r2, r9, lsl r9
   10a50:			; <UNDEFINED> instruction: 0xf0114479
   10a54:	movwcs	pc, #7121	; 0x1bd1	; <UNPREDICTABLE>
   10a58:	ldr	r6, [r7, -r3, lsr #1]
   10a5c:	ldc	7, cr15, [r0, #-980]	; 0xfffffc2c
   10a60:	andeq	r6, r5, r2, lsl r1
   10a64:	andeq	r0, r0, ip, lsr #7
   10a68:	andeq	r6, r5, r6, lsl #2
   10a6c:	andeq	r0, r0, r0, lsl #11
   10a70:	andeq	r5, r3, r8, lsr #24
   10a74:	andeq	r0, r0, r4, lsr r3
   10a78:	andeq	r0, r0, r0, ror #12
   10a7c:	andeq	r0, r0, ip, lsl #10
   10a80:	andeq	r0, r6, r6, lsr sl
   10a84:	andeq	r6, r5, lr, lsr #1
   10a88:			; <UNDEFINED> instruction: 0x000003bc
   10a8c:	andeq	r0, r0, ip, lsr #9
   10a90:			; <UNDEFINED> instruction: 0x000609b2
   10a94:	andeq	r0, r0, r8, asr r5
   10a98:	andeq	r0, r0, ip, lsr r6
   10a9c:	andeq	r0, r0, r4, lsl #9
   10aa0:	andeq	r0, r0, r0, asr #11
   10aa4:	andeq	r5, r3, ip, lsl fp
   10aa8:	strdeq	r0, [r6], -r2
   10aac:	andeq	r5, r3, r4, lsl #22
   10ab0:	ldrdeq	r0, [r6], -r2
   10ab4:	andeq	r5, r3, r8, asr #20
   10ab8:	bmi	10e2fc8 <full_module_path@@Base+0x1069a60>
   10abc:	ldrbmi	lr, [r0, sp, lsr #18]!
   10ac0:			; <UNDEFINED> instruction: 0xf5ad4479
   10ac4:	svcmi	0x00415d83
   10ac8:	stmpl	sl, {r2, r7, ip, sp, pc}
   10acc:	orrpl	pc, r3, #54525952	; 0x3400000
   10ad0:	ldmdavs	r2, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   10ad4:			; <UNDEFINED> instruction: 0xf04f60da
   10ad8:	movwcc	r0, #49664	; 0xc200
   10adc:			; <UNDEFINED> instruction: 0xf8574b3c
   10ae0:			; <UNDEFINED> instruction: 0xf8d88003
   10ae4:	ldmibvs	sl, {ip, sp}
   10ae8:	vldmdble	r4!, {s4-s3}
   10aec:	ldrdls	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
   10af0:	strcs	sl, [r0], #-3611	; 0xfffff1e5
   10af4:	ldmvs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}^
   10af8:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   10afc:			; <UNDEFINED> instruction: 0xb3237c2b
   10b00:			; <UNDEFINED> instruction: 0x46284631
   10b04:			; <UNDEFINED> instruction: 0xf834f7fb
   10b08:	ldrbeq	r8, [sl, -fp, ror #19]
   10b0c:	bmi	cc601c <full_module_path@@Base+0xc4cab4>
   10b10:			; <UNDEFINED> instruction: 0xf9b258ba
   10b14:	bcs	18b4c <fchmod@plt+0x11f90>
   10b18:	ldrbeq	sp, [fp, r1, lsl #26]
   10b1c:	blmi	c05c34 <full_module_path@@Base+0xb8c6cc>
   10b20:	ldrtmi	r4, [r0], -sl, ror #13
   10b24:	ldmpl	fp!, {r0, r4, r6, r9, sl, lr}^
   10b28:			; <UNDEFINED> instruction: 0xf7f8681a
   10b2c:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   10b30:			; <UNDEFINED> instruction: 0xf8dadb0b
   10b34:	vst4.8	{d3-d6}, [r3 :64], r0
   10b38:			; <UNDEFINED> instruction: 0xf5b34370
   10b3c:	smlabble	r4, r0, pc, r4	; <UNPREDICTABLE>
   10b40:			; <UNDEFINED> instruction: 0x46294652
   10b44:			; <UNDEFINED> instruction: 0xf7ff4630
   10b48:			; <UNDEFINED> instruction: 0xf8d8fe6b
   10b4c:	strcc	r3, [r1], #-0
   10b50:	addsmi	r6, r4, #2523136	; 0x268000
   10b54:	andcs	sp, r0, #211968	; 0x33c00
   10b58:			; <UNDEFINED> instruction: 0x46104611
   10b5c:	cdp2	0, 14, cr15, cr6, cr9, {0}
   10b60:	ldmpl	fp!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
   10b64:			; <UNDEFINED> instruction: 0x3006f9b3
   10b68:	vstrle	d2, [r3, #-4]
   10b6c:	ldmpl	fp!, {r0, r2, r3, r4, r8, r9, fp, lr}^
   10b70:	mvnslt	r6, fp, lsl r8
   10b74:			; <UNDEFINED> instruction: 0xf50d491c
   10b78:	bmi	4e598c <full_module_path@@Base+0x46c424>
   10b7c:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
   10b80:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   10b84:	subsmi	r6, r1, sl, lsl r8
   10b88:			; <UNDEFINED> instruction: 0xf50dd11a
   10b8c:	andlt	r5, r4, r3, lsl #27
   10b90:			; <UNDEFINED> instruction: 0x87f0e8bd
   10b94:			; <UNDEFINED> instruction: 0xf7f54630
   10b98:			; <UNDEFINED> instruction: 0xf855ee10
   10b9c:	strmi	r2, [r1], -r4, lsl #24
   10ba0:			; <UNDEFINED> instruction: 0xf0094630
   10ba4:	ldrb	pc, [r0, r3, asr #29]	; <UNPREDICTABLE>
   10ba8:			; <UNDEFINED> instruction: 0x46494632
   10bac:			; <UNDEFINED> instruction: 0xf0112002
   10bb0:	ldr	pc, [r4, r3, lsr #22]!
   10bb4:	andcs	r4, r2, sp, lsl #18
   10bb8:			; <UNDEFINED> instruction: 0xf0114479
   10bbc:	bfi	pc, sp, #22, #4	; <UNPREDICTABLE>
   10bc0:	mrrc	7, 15, pc, lr, cr5	; <UNPREDICTABLE>
   10bc4:	andeq	r5, r5, r4, lsl #29
   10bc8:	andeq	r0, r0, ip, lsr #7
   10bcc:	andeq	r5, r5, r4, ror lr
   10bd0:	andeq	r0, r0, r8, asr r5
   10bd4:	strdeq	r5, [r3], -ip
   10bd8:	andeq	r0, r0, r0, lsl #11
   10bdc:	andeq	r0, r0, r4, asr #12
   10be0:	andeq	r0, r0, r0, asr #11
   10be4:	andeq	r0, r0, r8, lsr r4
   10be8:	andeq	r5, r5, r6, asr #27
   10bec:	andeq	r5, r3, r8, asr #18
   10bf0:	svcmi	0x00f0e92d
   10bf4:	stmdami	ip!, {r1, r2, r9, sl, lr}^
   10bf8:	blmi	1b18450 <full_module_path@@Base+0x1a9eee8>
   10bfc:	ldrbtmi	fp, [r8], #-159	; 0xffffff61
   10c00:	ldrdhi	pc, [ip, pc]!	; <UNPREDICTABLE>
   10c04:	strtmi	fp, [r7], -r8, lsr #31
   10c08:	ldrbtmi	r5, [r8], #2243	; 0x8c3
   10c0c:	tstls	sp, #1769472	; 0x1b0000
   10c10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10c14:	adcshi	pc, r4, r0, asr #5
   10c18:			; <UNDEFINED> instruction: 0xa198f8df
   10c1c:	ldmdbmi	r0!, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}^
   10c20:			; <UNDEFINED> instruction: 0xb194f8df
   10c24:	ldmibvc	pc!, {r0, r1, r2, r3, r6, r7, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   10c28:	ldrbtmi	r4, [fp], #1274	; 0x4fa
   10c2c:			; <UNDEFINED> instruction: 0xf8536833
   10c30:	stcvc	0, cr5, [fp], #-144	; 0xffffff70
   10c34:	rsbsle	r2, r8, r0, lsl #22
   10c38:	b	2732ec <full_module_path@@Base+0x1f9d84>
   10c3c:			; <UNDEFINED> instruction: 0xf5b30303
   10c40:	cmnle	r2, r0, lsl #31
   10c44:			; <UNDEFINED> instruction: 0xf8584b5d
   10c48:	ldmdavs	fp, {r0, r1, ip, sp}
   10c4c:	stmibhi	fp!, {r0, r1, r4, r8, fp, ip, sp, pc}^
   10c50:	strbtle	r0, [sl], #-1626	; 0xfffff9a6
   10c54:			; <UNDEFINED> instruction: 0xf8584b5a
   10c58:			; <UNDEFINED> instruction: 0xf9b33003
   10c5c:	blcs	5cd14 <_dist_code@@Base+0xa16c>
   10c60:	blmi	1647e08 <full_module_path@@Base+0x15ce8a0>
   10c64:			; <UNDEFINED> instruction: 0xf85889e9
   10c68:			; <UNDEFINED> instruction: 0xf0013003
   10c6c:	ldmdavs	fp, {r4, r8}
   10c70:	cmple	r0, r0, lsl #22
   10c74:	ldreq	r8, [fp], -fp, lsr #19
   10c78:	stmdbcs	r0, {r0, r2, r3, r4, r5, sl, ip, lr, pc}
   10c7c:	strtmi	sp, [r8], -r0, asr #2
   10c80:			; <UNDEFINED> instruction: 0xff76f7fa
   10c84:	andls	r8, r1, r9, lsr #19
   10c88:	blx	ff2cccd0 <full_module_path@@Base+0xff253768>
   10c8c:			; <UNDEFINED> instruction: 0x3014f8da
   10c90:	rsble	r2, r4, r0, lsl #22
   10c94:	stmdbge	r2, {r0, fp, ip, pc}
   10c98:			; <UNDEFINED> instruction: 0xf7f82200
   10c9c:	stmdacs	r0, {r0, r1, r5, sl, fp, ip, sp, lr, pc}
   10ca0:	stmibhi	fp!, {r0, r2, r3, r4, r6, r8, ip, lr, pc}^
   10ca4:			; <UNDEFINED> instruction: 0x0116e9dd
   10ca8:	orrpl	pc, r0, #318767104	; 0x13000000
   10cac:	andle	r6, fp, sl, ror #16
   10cb0:			; <UNDEFINED> instruction: 0xc114f8df
   10cb4:	cdpmi	0, 4, cr15, cr0, cr15, {3}
   10cb8:	andcc	pc, ip, r8, asr r8	; <UNPREDICTABLE>
   10cbc:	ldrdgt	pc, [r0], -r3
   10cc0:	movweq	lr, #52142	; 0xcbae
   10cc4:	eorcc	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   10cc8:			; <UNDEFINED> instruction: 0xf9f4f00c
   10ccc:	suble	r2, r6, r0, lsl #16
   10cd0:	stmdavs	r9!, {r0, r1, r3, r5, r6, r7, r8, fp, pc}^
   10cd4:	addpl	pc, r0, #318767104	; 0x13000000
   10cd8:	bmi	f04d00 <full_module_path@@Base+0xe8b798>
   10cdc:	movtmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   10ce0:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   10ce4:	bne	fe6ead34 <full_module_path@@Base+0xfe6717cc>
   10ce8:	eorcs	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   10cec:	stmdals	r1, {r0, r1, r3, r5, r7, r8, fp, pc}
   10cf0:	cdp2	0, 11, cr15, cr10, cr10, {0}
   10cf4:	ldmdblt	r9, {r0, r1, r4, r5, sp, lr, pc}
   10cf8:	ldrbtmi	r4, [fp], #-2868	; 0xfffff4cc
   10cfc:	bllt	ceb270 <full_module_path@@Base+0xc71d08>
   10d00:	ldrbtmi	r4, [fp], #-2867	; 0xfffff4cd
   10d04:	movwcc	r6, #6427	; 0x191b
   10d08:	strcc	r4, [r1], #-2610	; 0xfffff5ce
   10d0c:	ldrbtmi	r4, [sl], #-700	; 0xfffffd44
   10d10:	stfles	f6, [fp, #76]	; 0x4c
   10d14:	blmi	9635dc <full_module_path@@Base+0x8ea074>
   10d18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10d1c:	blls	76ad8c <full_module_path@@Base+0x6f1824>
   10d20:	teqle	lr, sl, asr r0
   10d24:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
   10d28:	blmi	b34cf0 <full_module_path@@Base+0xabb788>
   10d2c:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   10d30:	strb	r3, [r9, r1, lsl #6]!
   10d34:	strtmi	r2, [r8], -r0, lsl #2
   10d38:			; <UNDEFINED> instruction: 0xff1af7fa
   10d3c:	teqlt	r0, #2097152	; 0x200000
   10d40:	strtmi	r4, [r3], -r7, lsr #18
   10d44:	ldrbtmi	r2, [r9], #-2
   10d48:	blx	15ccd94 <full_module_path@@Base+0x155382c>
   10d4c:	strtmi	lr, [r8], -r9, lsl #15
   10d50:			; <UNDEFINED> instruction: 0xff0ef7fa
   10d54:			; <UNDEFINED> instruction: 0x3014f8da
   10d58:	blcs	34d64 <fchmod@plt+0x2e1a8>
   10d5c:			; <UNDEFINED> instruction: 0xf8dbd19a
   10d60:			; <UNDEFINED> instruction: 0xf8db3010
   10d64:	addsmi	r2, r3, #24
   10d68:	movwcc	fp, #8120	; 0x1fb8
   10d6c:	blmi	787ca4 <full_module_path@@Base+0x70e73c>
   10d70:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   10d74:	stmdblt	r8!, {r3, r4, fp, sp, lr}^
   10d78:			; <UNDEFINED> instruction: 0xf8f6f01a
   10d7c:	strb	r2, [r3, r1, lsl #6]
   10d80:	svccc	0x0001680f
   10d84:	strcs	fp, [r0], #-3928	; 0xfffff0a8
   10d88:	svcge	0x0046f57f
   10d8c:	bmi	5cac9c <full_module_path@@Base+0x551734>
   10d90:			; <UNDEFINED> instruction: 0xe7d5447a
   10d94:			; <UNDEFINED> instruction: 0xf7f52000
   10d98:	tstcs	r1, ip, lsr #22
   10d9c:			; <UNDEFINED> instruction: 0xf90af01a
   10da0:			; <UNDEFINED> instruction: 0xf7f5e7ec
   10da4:	svclt	0x0000eb6e
   10da8:	andeq	r5, r5, r6, asr #26
   10dac:	andeq	r0, r0, ip, lsr #7
   10db0:	andeq	r5, r5, sl, lsr sp
   10db4:	muleq	r6, r0, r6
   10db8:	andeq	r0, r6, lr, lsl #13
   10dbc:	andeq	r0, r0, r0, ror #6
   10dc0:	andeq	r0, r0, r0, lsl #11
   10dc4:	andeq	r0, r0, ip, lsr r6
   10dc8:	andeq	r0, r0, r8, lsl #13
   10dcc:			; <UNDEFINED> instruction: 0x000605be
   10dd0:			; <UNDEFINED> instruction: 0x000605b6
   10dd4:	andeq	r0, r6, sl, lsr #11
   10dd8:	andeq	r5, r5, ip, lsr #24
   10ddc:	andeq	r0, r6, ip, lsl #11
   10de0:	ldrdeq	r5, [r3], -r2
   10de4:	andeq	r0, r0, r4, lsr r3
   10de8:	andeq	r4, r3, r0, ror #22
   10dec:	mvnsmi	lr, sp, lsr #18
   10df0:	stclmi	6, cr4, [r7], #-52	; 0xffffffcc
   10df4:	svcmi	0x00674616
   10df8:	stmibhi	fp, {r7, r9, sl, lr}
   10dfc:	stmibpl	r1!, {r2, r3, r4, r5, r6, sl, lr}^
   10e00:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   10e04:	svcmi	0x0020f5b3
   10e08:	subsle	r6, pc, sl, lsl #16
   10e0c:	blmi	18bfa7c <full_module_path@@Base+0x1846514>
   10e10:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   10e14:	cmnle	r8, r0, lsl #22
   10e18:	stmiapl	r3!, {r5, r6, r8, r9, fp, lr}^
   10e1c:	blcs	2ae90 <fchmod@plt+0x242d4>
   10e20:	addhi	pc, r6, r0, asr #32
   10e24:	stmiapl	r3!, {r1, r2, r3, r4, r6, r8, r9, fp, lr}^
   10e28:			; <UNDEFINED> instruction: 0xb123681b
   10e2c:	stmiapl	r3!, {r0, r2, r3, r4, r6, r8, r9, fp, lr}^
   10e30:	blcs	2aea4 <fchmod@plt+0x242e8>
   10e34:	blmi	1745410 <full_module_path@@Base+0x16cbea8>
   10e38:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   10e3c:	stmibhi	sl!, {r0, r1, r5, r8, r9, ip, sp, pc}^
   10e40:	strtle	r0, [r1], #-1362	; 0xfffffaae
   10e44:	orreq	lr, r3, #168960	; 0x29400
   10e48:	ldmdavs	fp, {r1, r4, r5, r6, r7, r8, fp, sp, lr}
   10e4c:	mulsle	fp, sl, r2
   10e50:	ldmfd	sp!, {sp}
   10e54:	stmibhi	fp!, {r4, r5, r6, r7, r8, pc}^
   10e58:			; <UNDEFINED> instruction: 0x0114e9d6
   10e5c:	orrpl	pc, r0, #318767104	; 0x13000000
   10e60:	andle	r6, r7, sl, ror #16
   10e64:			; <UNDEFINED> instruction: 0xf06f4f51
   10e68:	stmibpl	r7!, {r6, r8, r9, lr}^
   10e6c:	blne	ff6eaf70 <full_module_path@@Base+0xff671a08>
   10e70:	eorcc	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   10e74:			; <UNDEFINED> instruction: 0xf91ef00c
   10e78:	mvnle	r2, r0, lsl #16
   10e7c:	stmiapl	r3!, {r1, r2, r6, r8, r9, fp, lr}^
   10e80:	blcs	2aef4 <fchmod@plt+0x24338>
   10e84:	sub	sp, r0, r8, asr #1
   10e88:	stmiapl	r3!, {r0, r3, r6, r8, r9, fp, lr}^
   10e8c:	cmplt	r3, fp, lsl r8
   10e90:	blcs	2c964 <fchmod@plt+0x25da8>
   10e94:	stmibhi	fp!, {r1, r2, r4, r5, r6, ip, lr, pc}
   10e98:			; <UNDEFINED> instruction: 0x46294632
   10e9c:			; <UNDEFINED> instruction: 0xf0242000
   10ea0:	stmdacs	r0, {r0, r1, r3, r7, r8, fp, ip, sp, lr, pc}
   10ea4:	blmi	11055fc <full_module_path@@Base+0x108c094>
   10ea8:	stmiapl	r3!, {r0, sp}^
   10eac:	blcs	2af20 <fchmod@plt+0x24364>
   10eb0:	svcvs	0x0033d0cf
   10eb4:	rsble	r2, r0, r0, lsl #22
   10eb8:			; <UNDEFINED> instruction: 0x46284631
   10ebc:			; <UNDEFINED> instruction: 0xf0252200
   10ec0:	blx	fec4eee4 <full_module_path@@Base+0xfebd597c>
   10ec4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   10ec8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   10ecc:	strble	r0, [r0], #-1872	; 0xfffff8b0
   10ed0:	stmiapl	r3!, {r0, r1, r4, r5, r8, r9, fp, lr}^
   10ed4:	cmplt	fp, fp, lsl r8
   10ed8:	stmiapl	r3!, {r1, r4, r5, r8, r9, fp, lr}^
   10edc:			; <UNDEFINED> instruction: 0xb12b681b
   10ee0:	orreq	lr, r3, #168960	; 0x29400
   10ee4:	ldmdavs	fp, {r1, r4, r5, r7, r8, fp, sp, lr}
   10ee8:			; <UNDEFINED> instruction: 0xd1b1429a
   10eec:	stmiapl	r3!, {r1, r2, r3, r5, r8, r9, fp, lr}^
   10ef0:	blcs	2af64 <fchmod@plt+0x243a8>
   10ef4:	stmibhi	sl!, {r0, r1, r2, r4, r6, r7, ip, lr, pc}^
   10ef8:	ldrble	r0, [r4], #1361	; 0x551
   10efc:	orreq	lr, r3, #168960	; 0x29400
   10f00:	ldmdavs	fp, {r1, r4, r5, r6, r7, r8, fp, sp, lr}
   10f04:			; <UNDEFINED> instruction: 0xd1a3429a
   10f08:	stmibhi	fp!, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   10f0c:	subsmi	r6, r3, r2, lsr r9
   10f10:	movweq	pc, #46019	; 0xb3c3	; <UNPREDICTABLE>
   10f14:	svclt	0x00183b00
   10f18:	blcs	19b24 <fchmod@plt+0x12f68>
   10f1c:	andcs	sp, r0, r2, lsl #1
   10f20:	bl	fe98ad84 <full_module_path@@Base+0xfe91181c>
   10f24:	ldmibvs	r2!, {r0, r1, r7, r8, r9}
   10f28:	addsmi	r6, sl, #1769472	; 0x1b0000
   10f2c:			; <UNDEFINED> instruction: 0xe782d190
   10f30:	stmibhi	sl!, {r0, r1, r4, r5, r8, fp, sp, lr}
   10f34:	svceq	0x0049f013
   10f38:	subeq	pc, r9, #2
   10f3c:	movwcs	fp, #7956	; 0x1f14
   10f40:	bcs	19b48 <fchmod@plt+0x12f8c>
   10f44:			; <UNDEFINED> instruction: 0xf083bf18
   10f48:	blcs	11b54 <fchmod@plt+0xaf98>
   10f4c:	svcge	0x006af43f
   10f50:	stmibhi	fp!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   10f54:			; <UNDEFINED> instruction: 0x0114e9d6
   10f58:	orrpl	pc, r0, #318767104	; 0x13000000
   10f5c:	andle	r6, r7, sl, ror #16
   10f60:			; <UNDEFINED> instruction: 0xf06f4f12
   10f64:	stmibpl	r7!, {r6, r8, r9, lr}^
   10f68:	blne	ff6eb06c <full_module_path@@Base+0xff671b04>
   10f6c:	eorcc	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   10f70:			; <UNDEFINED> instruction: 0xf8a0f00c
   10f74:	adcle	r2, fp, r0, lsl #16
   10f78:	strbmi	lr, [r0], -sl, ror #14
   10f7c:			; <UNDEFINED> instruction: 0xf0244631
   10f80:	ldr	pc, [r9, fp, ror #25]
   10f84:			; <UNDEFINED> instruction: 0x46404631
   10f88:			; <UNDEFINED> instruction: 0xffb6f023
   10f8c:	svclt	0x0000e783
   10f90:	andeq	r5, r5, r8, asr #22
   10f94:	andeq	r0, r0, r0, ror #8
   10f98:	andeq	r0, r0, r8, asr r3
   10f9c:			; <UNDEFINED> instruction: 0x000004b4
   10fa0:	andeq	r0, r0, ip, lsr r6
   10fa4:	andeq	r0, r0, r8, ror #8
   10fa8:	andeq	r0, r0, r4, lsr #6
   10fac:	andeq	r0, r0, r8, lsl #13
   10fb0:	andeq	r0, r0, ip, asr #7
   10fb4:	andeq	r0, r0, ip, lsl #7
   10fb8:	svcmi	0x00f0e92d
   10fbc:	ldrmi	fp, [r7], -r3, lsl #1
   10fc0:			; <UNDEFINED> instruction: 0xf89d4cdb
   10fc4:	blcs	190ac <fchmod@plt+0x124f0>
   10fc8:	ldmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
   10fcc:			; <UNDEFINED> instruction: 0xf8dd850c
   10fd0:			; <UNDEFINED> instruction: 0x460e903c
   10fd4:	andls	r9, r1, #0
   10fd8:	smlabthi	r9, r0, r2, pc	; <UNPREDICTABLE>
   10fdc:			; <UNDEFINED> instruction: 0xf8b14bd5
   10fe0:	stmiapl	r3!, {r2, r3, sp, lr, pc}^
   10fe4:	cmnmi	r0, lr, lsl #8	; <UNPREDICTABLE>
   10fe8:	stmdacs	r0, {r3, r4, fp, sp, lr}
   10fec:	adchi	pc, r2, r0, asr #32
   10ff0:	svcmi	0x0000f5b1
   10ff4:			; <UNDEFINED> instruction: 0xc00ef8b6
   10ff8:	adcshi	pc, r2, r0
   10ffc:	svcvs	0x0000f41c
   11000:	sbcshi	pc, r3, r0
   11004:			; <UNDEFINED> instruction: 0xf100046b
   11008:			; <UNDEFINED> instruction: 0xf5b18117
   1100c:	andsle	r4, r9, r0, lsr #30
   11010:	stmiapl	r3!, {r0, r3, r6, r7, r8, r9, fp, lr}^
   11014:	blcs	2b088 <fchmod@plt+0x244cc>
   11018:	tsthi	r4, r0, asr #32	; <UNPREDICTABLE>
   1101c:	stmiapl	r3!, {r0, r1, r2, r6, r7, r8, r9, fp, lr}^
   11020:	cmnlt	fp, fp, lsl r8
   11024:			; <UNDEFINED> instruction: 0x3010f8d8
   11028:	svceq	0x0049f013
   1102c:	andcs	fp, r1, #20, 30	; 0x50
   11030:			; <UNDEFINED> instruction: 0xf01e2200
   11034:	svclt	0x00140f49
   11038:	movwcs	r2, #769	; 0x301
   1103c:	mulle	r1, sl, r2
   11040:	ldreq	pc, [r0, #-69]	; 0xffffffbb
   11044:	stmiapl	r3!, {r1, r2, r3, r4, r5, r7, r8, r9, fp, lr}^
   11048:			; <UNDEFINED> instruction: 0xb12b681b
   1104c:	stmiapl	r2!, {r0, r2, r3, r4, r5, r7, r9, fp, lr}
   11050:	bcs	2b0a0 <fchmod@plt+0x244e4>
   11054:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
   11058:	stmiapl	r3!, {r0, r1, r3, r4, r5, r7, r8, r9, fp, lr}^
   1105c:	tstlt	fp, fp, lsl r8
   11060:	ldrbeq	r8, [r0, #-2546]	; 0xfffff60e
   11064:	rscshi	pc, r0, r0, asr #2
   11068:	stmiapl	r3!, {r3, r4, r5, r7, r8, r9, fp, lr}^
   1106c:	blcs	2b0e0 <fchmod@plt+0x24524>
   11070:			; <UNDEFINED> instruction: 0xf5b1bf18
   11074:			; <UNDEFINED> instruction: 0xf0404f20
   11078:	blmi	fed71518 <full_module_path@@Base+0xfecf7fb0>
   1107c:	andlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   11080:	ldrdcs	pc, [r0], -fp
   11084:			; <UNDEFINED> instruction: 0xf8d8b162
   11088:	bcs	19250 <fchmod@plt+0x12694>
   1108c:	teqhi	r4, r0	; <UNPREDICTABLE>
   11090:	andcs	r4, r1, #68157440	; 0x4100000
   11094:			; <UNDEFINED> instruction: 0xf0244630
   11098:	stmdacs	r0, {r0, r1, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   1109c:	sbcshi	pc, r1, r0, asr #32
   110a0:	rscsvc	pc, pc, #-1610612732	; 0xa0000004
   110a4:	tstle	r6, r5, lsl r2
   110a8:	stmiapl	r2!, {r1, r3, r5, r7, r9, fp, lr}
   110ac:			; <UNDEFINED> instruction: 0x200cf9b2
   110b0:	vpmax.u8	d18, d0, d1
   110b4:	bmi	fea312e8 <full_module_path@@Base+0xfe9b7d80>
   110b8:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   110bc:			; <UNDEFINED> instruction: 0xf0402a00
   110c0:	bmi	fe9b1314 <full_module_path@@Base+0xfe937dac>
   110c4:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   110c8:	vpmin.u8	d18, d0, d12
   110cc:	bmi	fe93133c <full_module_path@@Base+0xfe8b7dd4>
   110d0:			; <UNDEFINED> instruction: 0xf8542f00
   110d4:			; <UNDEFINED> instruction: 0xf8d88002
   110d8:	vaddl.s8	q0, d0, d0
   110dc:	adclt	r8, r9, #204	; 0xcc
   110e0:	mcr2	0, 0, pc, cr14, cr11, {0}	; <UNPREDICTABLE>
   110e4:			; <UNDEFINED> instruction: 0xf1000529
   110e8:	strbteq	r8, [sl], #232	; 0xe8
   110ec:	sbcshi	pc, fp, r0, lsl #2
   110f0:	ldrdcc	pc, [r0], -fp
   110f4:	rsbsle	r2, r7, r0, lsl #22
   110f8:	stmiapl	r3!, {r1, r3, r4, r7, r8, r9, fp, lr}^
   110fc:	blcs	2b170 <fchmod@plt+0x245b4>
   11100:			; <UNDEFINED> instruction: 0xf415d072
   11104:	rsble	r4, pc, r1, lsl #30
   11108:			; <UNDEFINED> instruction: 0xf14005eb
   1110c:	blmi	fe5b154c <full_module_path@@Base+0xfe537fe4>
   11110:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11114:	vst4.8	{d11,d13,d15,d17}, [r5 :128], fp
   11118:			; <UNDEFINED> instruction: 0xf5b545a0
   1111c:			; <UNDEFINED> instruction: 0xf0004fa0
   11120:			; <UNDEFINED> instruction: 0xf8d88104
   11124:	ldrtmi	r2, [r1], -r0
   11128:	andlt	r2, r3, r0
   1112c:	svcmi	0x00f0e8bd
   11130:	svclt	0x0088f024
   11134:	svcmi	0x0080f5b1
   11138:			; <UNDEFINED> instruction: 0xf000bf08
   1113c:			; <UNDEFINED> instruction: 0xf0000002
   11140:			; <UNDEFINED> instruction: 0xf5b18097
   11144:	svclt	0x00084f20
   11148:	andeq	pc, r4, r0
   1114c:	addshi	pc, r0, r0
   11150:	svcmi	0x0000f5b1
   11154:			; <UNDEFINED> instruction: 0xc00ef8b6
   11158:	andeq	pc, r1, pc, asr #32
   1115c:	svcge	0x004ef47f
   11160:			; <UNDEFINED> instruction: 0xf41c68b2
   11164:			; <UNDEFINED> instruction: 0xf04f7f00
   11168:	ldrmi	r0, [r2], r0, lsl #22
   1116c:	blmi	20051bc <full_module_path@@Base+0x1f8bc54>
   11170:	svcpl	0x0080f41c
   11174:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
   11178:	movweq	lr, #14959	; 0x3a6f
   1117c:	orreq	lr, r3, #323584	; 0x4f000
   11180:	blcc	140de8 <full_module_path@@Base+0xc7880>
   11184:			; <UNDEFINED> instruction: 0xf11a58f2
   11188:	ldrmi	r0, [sl], r0, lsl #6
   1118c:	bl	10a2b00 <full_module_path@@Base+0x1029598>
   11190:	ldrmi	r0, [fp], r3, lsl #6
   11194:	movwcs	lr, #51672	; 0xc9d8
   11198:	svclt	0x000c455b
   1119c:			; <UNDEFINED> instruction: 0xf0454552
   111a0:			; <UNDEFINED> instruction: 0xf41c0504
   111a4:			; <UNDEFINED> instruction: 0xf47f6f00
   111a8:	stmdacs	r0, {r0, r2, r3, r5, r8, r9, sl, fp, sp, pc}
   111ac:			; <UNDEFINED> instruction: 0xf415d169
   111b0:			; <UNDEFINED> instruction: 0xf43f4f40
   111b4:	cmneq	r8, #42, 30	; 0xa8
   111b8:	svcge	0x0027f53f
   111bc:	strble	r0, [pc, #-1259]!	; 10cd9 <fchmod@plt+0xa11d>
   111c0:	mulcc	r0, r9, r8
   111c4:			; <UNDEFINED> instruction: 0xf43f2b00
   111c8:	rsb	sl, r9, r0, lsr #30
   111cc:	stmiapl	r2!, {r3, r5, r6, r9, fp, lr}
   111d0:	bcs	6b220 <file_old_total@@Base+0x1f70>
   111d4:	svcge	0x006ff73f
   111d8:	svceq	0x0000f1b9
   111dc:			; <UNDEFINED> instruction: 0xf899d004
   111e0:	bcs	191e8 <fchmod@plt+0x1262c>
   111e4:	svcge	0x0067f47f
   111e8:	pop	{r0, r1, ip, sp, pc}
   111ec:	blmi	16351b4 <full_module_path@@Base+0x15bbc4c>
   111f0:	andlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   111f4:	ldrdcs	pc, [r0], -fp
   111f8:	cmnle	r3, r0, lsl #20
   111fc:	strpl	pc, [r0, #-1093]	; 0xfffffbbb
   11200:	svccs	0x0000e74e
   11204:	ldmdami	fp, {r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}^
   11208:	strbmi	fp, [fp], -sl, lsr #5
   1120c:	stmdapl	r0!, {r0, r4, r5, r9, sl, lr}
   11210:	stmdacs	r0, {fp, sp, lr}
   11214:	andcs	fp, r2, r4, lsl pc
   11218:	andlt	r2, r3, r7
   1121c:	svcmi	0x00f0e8bd
   11220:	mrclt	0, 4, APSR_nzcv, cr4, cr1, {0}
   11224:			; <UNDEFINED> instruction: 0x3010f8d8
   11228:	movweq	lr, #14990	; 0x3a8e
   1122c:	movweq	pc, #46019	; 0xb3c3	; <UNPREDICTABLE>
   11230:			; <UNDEFINED> instruction: 0xf43f2b00
   11234:	str	sl, [r3, -r7, lsl #30]
   11238:	ldrbtmi	r4, [fp], #-2895	; 0xfffff4b1
   1123c:	tstmi	sp, #3588096	; 0x36c000
   11240:	vst1.64	{d30-d32}, [r5 :128], r3
   11244:	str	r7, [fp, -r0, lsl #11]!
   11248:	orreq	lr, r3, #169984	; 0x29800
   1124c:			; <UNDEFINED> instruction: 0x201cf8d8
   11250:	addsmi	r6, sl, #1769472	; 0x1b0000
   11254:			; <UNDEFINED> instruction: 0xf045bf18
   11258:	str	r0, [r5, -r0, asr #10]
   1125c:	orreq	lr, r3, #169984	; 0x29800
   11260:			; <UNDEFINED> instruction: 0x2018f8d8
   11264:	addsmi	r6, r3, #1769472	; 0x1b0000
   11268:			; <UNDEFINED> instruction: 0xf045bf18
   1126c:	ldrbt	r0, [r3], r0, lsr #10
   11270:			; <UNDEFINED> instruction: 0xc00ef8b6
   11274:	ldrtmi	lr, [r9], -r2, asr #13
   11278:			; <UNDEFINED> instruction: 0xffd4f01b
   1127c:	ldrdeq	pc, [r0], -r8
   11280:			; <UNDEFINED> instruction: 0xf41ce72d
   11284:	ldmib	r8, {r7, r8, r9, ip, lr}^
   11288:	ldmdavs	r2!, {r2, r4, r8}^
   1128c:			; <UNDEFINED> instruction: 0xf00bd139
   11290:			; <UNDEFINED> instruction: 0xf8b6ff11
   11294:	vst4.8	{d14-d17}, [lr], ip
   11298:	stmdacs	r0, {r4, r5, r6, r8, lr}
   1129c:	mrcge	4, 5, APSR_nzcv, cr5, cr15, {1}
   112a0:	streq	pc, [r8, #-69]	; 0xffffffbb
   112a4:			; <UNDEFINED> instruction: 0x4648e6b1
   112a8:	b	fe1cf284 <full_module_path@@Base+0xfe155d1c>
   112ac:	strmi	r4, [r2], -r9, asr #12
   112b0:	ldrdeq	pc, [r0], -r8
   112b4:			; <UNDEFINED> instruction: 0xff68f01b
   112b8:	stmdbls	r1, {r1, r3, r4, r8, r9, sl, sp, lr, pc}
   112bc:	ldrdeq	pc, [r0], -r8
   112c0:			; <UNDEFINED> instruction: 0xff54f01b
   112c4:			; <UNDEFINED> instruction: 0xf8d8e711
   112c8:	teqlt	fp, #104	; 0x68
   112cc:			; <UNDEFINED> instruction: 0x46424673
   112d0:	andcs	r4, r0, r1, lsr r6
   112d4:			; <UNDEFINED> instruction: 0xff70f023
   112d8:			; <UNDEFINED> instruction: 0xf43f2800
   112dc:			; <UNDEFINED> instruction: 0xf045aece
   112e0:	strb	r0, [sl], r0, lsl #11
   112e4:	tstcs	r0, r1, lsl #4
   112e8:			; <UNDEFINED> instruction: 0xf0244630
   112ec:	stmdacs	r0, {r0, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   112f0:	vst4.32	{d29-d32}, [r5], r4
   112f4:	str	r7, [r1, r0, lsl #11]
   112f8:	strbmi	r9, [r1], -r0, lsl #16
   112fc:	blx	b4d396 <full_module_path@@Base+0xad3e2e>
   11300:			; <UNDEFINED> instruction: 0xf8dfe6c6
   11304:			; <UNDEFINED> instruction: 0xf06fc068
   11308:			; <UNDEFINED> instruction: 0xf8544e40
   1130c:			; <UNDEFINED> instruction: 0xf8d3300c
   11310:	bl	febc1318 <full_module_path@@Base+0xfeb47db0>
   11314:			; <UNDEFINED> instruction: 0xf856030c
   11318:	ldr	r3, [r8, r3, lsr #32]!
   1131c:	strbmi	r9, [r1], -r0, lsl #16
   11320:	stc2l	0, cr15, [sl, #140]!	; 0x8c
   11324:			; <UNDEFINED> instruction: 0xe00cf8b6
   11328:			; <UNDEFINED> instruction: 0xf04fe7d0
   1132c:			; <UNDEFINED> instruction: 0xe6fa32ff
   11330:	andeq	r5, r5, ip, ror r9
   11334:	andeq	r0, r0, r0, ror #8
   11338:	andeq	r0, r0, r8, asr r3
   1133c:			; <UNDEFINED> instruction: 0x000004b4
   11340:	andeq	r0, r0, r8, ror #8
   11344:	andeq	r0, r0, ip, lsr r6
   11348:	andeq	r0, r0, r4, lsr #6
   1134c:	andeq	r0, r0, ip, asr #7
   11350:	andeq	r0, r0, ip, lsl #7
   11354:	andeq	r0, r0, r0, asr #11
   11358:	andeq	r0, r0, r0, lsr #7
   1135c:	andeq	r0, r0, ip, lsr #8
   11360:	andeq	r0, r0, r4, ror #9
   11364:	andeq	r0, r0, ip, lsl #13
   11368:	andeq	r0, r0, ip, asr r3
   1136c:	andeq	r0, r0, r8, lsl #13
   11370:	andeq	r0, r0, r0, lsr #8
   11374:	andeq	r0, r0, ip, asr r6
   11378:	andeq	r0, r6, lr, ror r0
   1137c:	svcmi	0x00f0e92d
   11380:	cfstr32pl	mvfx15, [r2, #692]	; 0x2b4
   11384:	stclmi	0, cr11, [sp], #524	; 0x20c
   11388:			; <UNDEFINED> instruction: 0xf50d461d
   1138c:	andls	r5, pc, #134217730	; 0x8000002
   11390:	bmi	ffae2588 <full_module_path@@Base+0xffa69020>
   11394:	strmi	r3, [r3], r4, lsl #6
   11398:	strmi	r8, [sl], r0, lsl #19
   1139c:	vst2.32	{d5-d6}, [r0 :128], r2
   113a0:			; <UNDEFINED> instruction: 0xf5b14170
   113a4:	ldmdavs	r2, {r7, r8, r9, sl, fp, lr}
   113a8:			; <UNDEFINED> instruction: 0xf04f601a
   113ac:	blmi	ff951bb4 <full_module_path@@Base+0xff8d864c>
   113b0:	movwls	r4, #33915	; 0x847b
   113b4:	orrpl	pc, r3, #54525952	; 0x3400000
   113b8:	tsteq	r0, #-1073741824	; 0xc0000000	; <UNPREDICTABLE>
   113bc:	ldrdhi	pc, [r0], -r3
   113c0:	msrhi	CPSR_fc, r0
   113c4:	svcpl	0x0080f5b1
   113c8:			; <UNDEFINED> instruction: 0xf5b1bf18
   113cc:			; <UNDEFINED> instruction: 0xf0404f40
   113d0:			; <UNDEFINED> instruction: 0x27018097
   113d4:			; <UNDEFINED> instruction: 0xf64f4bdc
   113d8:			; <UNDEFINED> instruction: 0xf6c372fe
   113dc:	andls	r7, fp, #-268435441	; 0xf000000f
   113e0:	vst1.8	{d25-d26}, [pc], r8
   113e4:	vbic.i32	q10, #15	; 0x0000000f
   113e8:	tstls	ip, pc, lsl #2
   113ec:	ldmpl	r3, {r9, sl, sp}^
   113f0:	rsbsmi	pc, r0, #1325400064	; 0x4f000000
   113f4:	rscsvc	pc, pc, #217055232	; 0xcf00000
   113f8:			; <UNDEFINED> instruction: 0xf04f920d
   113fc:	andls	r3, r5, #-268435441	; 0xf000000f
   11400:	movwls	r4, #59033	; 0xe699
   11404:	blmi	14f570 <full_module_path@@Base+0xd6008>
   11408:	ldrtmi	r4, [r4], -r2, lsr #12
   1140c:	vst1.16	{d20-d22}, [pc :64], r3
   11410:	strtmi	r5, [r8], -r0, lsl #3
   11414:	cdp2	0, 2, cr15, cr0, cr10, {0}
   11418:	strbmi	r2, [r1], -r0, lsl #4
   1141c:			; <UNDEFINED> instruction: 0xf7f84628
   11420:	stmdacs	r0, {r0, r5, r6, fp, ip, sp, lr, pc}
   11424:			; <UNDEFINED> instruction: 0xf8d8db3b
   11428:	svccs	0x00023010
   1142c:	rsbsmi	pc, r0, #50331648	; 0x3000000
   11430:	svccs	0x0003d076
   11434:	svccs	0x0001d06c
   11438:	adcshi	pc, sl, r0
   1143c:	svcmi	0x0080f5b2
   11440:	stfcsd	f5, [r0], {45}	; 0x2d
   11444:	adcshi	pc, lr, r0
   11448:	tstle	sl, r3, lsl #30
   1144c:			; <UNDEFINED> instruction: 0xf640a911
   11450:			; <UNDEFINED> instruction: 0x462872ff
   11454:			; <UNDEFINED> instruction: 0xf0109109
   11458:	stmdacs	r0, {r0, r3, r6, r9, fp, ip, sp, lr, pc}
   1145c:	stmdbls	r9, {r0, r1, r2, r3, r4, r8, sl, fp, ip, lr, pc}
   11460:	tsteq	r0, #-1073741822	; 0xc0000002	; <UNPREDICTABLE>
   11464:	movwls	r2, #37376	; 0x9200
   11468:	ldrmi	r5, [r8], -sl, lsl #8
   1146c:			; <UNDEFINED> instruction: 0xf7f5910a
   11470:	stmdbls	sl, {r2, r5, r7, r8, fp, sp, lr, pc}
   11474:	mcrrne	11, 0, r9, r2, cr9
   11478:	ldmne	r9, {r3, r9, sl, lr}
   1147c:	svc	0x0006f7f4
   11480:	blls	17fa28 <full_module_path@@Base+0x1064c0>
   11484:	ldrbmi	r4, [r9], -r2, asr #12
   11488:	stccs	6, cr4, [r1], {40}	; 0x28
   1148c:	ldrtmi	fp, [r3], -r8, lsl #30
   11490:			; <UNDEFINED> instruction: 0xf7ff9305
   11494:	stmdacs	r0, {r0, r1, r3, r5, r7, sl, fp, ip, sp, lr, pc}
   11498:	addshi	pc, sp, r0, asr #32
   1149c:			; <UNDEFINED> instruction: 0xf8592402
   114a0:	strcc	r2, [r1], -r4, lsl #22
   114a4:			; <UNDEFINED> instruction: 0xd1b12a00
   114a8:	ldrmi	r4, [r4], -r3, lsr #12
   114ac:			; <UNDEFINED> instruction: 0xf0002b00
   114b0:	blls	171908 <full_module_path@@Base+0xf83a0>
   114b4:			; <UNDEFINED> instruction: 0xd01142b3
   114b8:	ldrbmi	r9, [r3], -r5, lsl #18
   114bc:	strtmi	r9, [r8], -lr, lsl #20
   114c0:	eorcs	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   114c4:	orrpl	pc, r0, pc, asr #8
   114c8:	stc2l	0, cr15, [r6, #40]	; 0x28
   114cc:	strbmi	r4, [r1], -r2, lsr #12
   114d0:			; <UNDEFINED> instruction: 0xf7f84628
   114d4:	stmdacs	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
   114d8:	rscshi	pc, pc, r0, asr #5
   114dc:			; <UNDEFINED> instruction: 0xf50d499b
   114e0:	bmi	fe5e62f0 <full_module_path@@Base+0xfe56cd88>
   114e4:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
   114e8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   114ec:	subsmi	r6, r1, sl, lsl r8
   114f0:	msrhi	CPSR_c, r0, asr #32
   114f4:			; <UNDEFINED> instruction: 0xf50d9805
   114f8:	andlt	r5, r3, r2, lsl #27
   114fc:	svchi	0x00f0e8bd
   11500:	teqmi	r0, #0, 8	; <UNPREDICTABLE>
   11504:	svcpl	0x0000f5b3
   11508:	addhi	pc, r7, r0, asr #32
   1150c:	strb	r2, [r1, -r2, lsl #14]!
   11510:	svcmi	0x0020f5b2
   11514:	stfcsd	f5, [r0], {195}	; 0xc3
   11518:	strcs	sp, [r1], #-408	; 0xfffffe68
   1151c:	ldr	r9, [r5, r5, lsl #12]
   11520:	teqmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   11524:	svcpl	0x0000f5b3
   11528:	stmdblt	ip, {r0, r3, r4, r5, r7, r8, ip, lr, pc}
   1152c:	strls	r2, [r5], -r1, lsl #8
   11530:			; <UNDEFINED> instruction: 0x100ef8bb
   11534:	svcvc	0x0090f411
   11538:	andcc	pc, r0, #67108867	; 0x4000003
   1153c:	movtcs	pc, #961	; 0x3c1	; <UNPREDICTABLE>
   11540:	andle	r4, r5, sl, lsl r4
   11544:	stmdbls	r8, {r1, r7, r8, r9, fp, lr}
   11548:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   1154c:	ldrmi	r3, [sl], #-769	; 0xfffffcff
   11550:	andcs	r9, r0, r8, lsl #18
   11554:			; <UNDEFINED> instruction: 0xf6cf4b7f
   11558:	stmiapl	fp, {r4, r5, r6, r7, ip, sp, lr}^
   1155c:	ldmdavs	fp, {r0, r1, r3, r8, fp, ip, pc}
   11560:	bne	fe6d8094 <full_module_path@@Base+0xfe65eb2c>
   11564:	addeq	lr, r3, #11264	; 0x2c00
   11568:	eorne	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   1156c:	ldmdavs	r2, {r2, r3, r8, r9, fp, ip, pc}^
   11570:			; <UNDEFINED> instruction: 0x2c01ea03
   11574:	blx	17f81b0 <full_module_path@@Base+0x177ec48>
   11578:	andsmi	pc, r9, r2, lsl #29
   1157c:	andcc	lr, r2, r0, lsl #20
   11580:	vmlseq.f32	s28, s24, s28
   11584:	movweq	lr, #59968	; 0xea40
   11588:	b	10761a8 <full_module_path@@Base+0xffcc40>
   1158c:	movwls	r5, #29458	; 0x7312
   11590:	ldrdeq	lr, [r6, -sp]
   11594:	movwcs	lr, #35288	; 0x89d8
   11598:	svclt	0x0008428b
   1159c:			; <UNDEFINED> instruction: 0xf43f4282
   115a0:			; <UNDEFINED> instruction: 0xf859af70
   115a4:	strcc	r2, [r1], -r4, lsl #22
   115a8:			; <UNDEFINED> instruction: 0xf47f2a00
   115ac:	ldrb	sl, [fp, -pc, lsr #30]!
   115b0:	svcmi	0x0040f5b2
   115b4:			; <UNDEFINED> instruction: 0xf5b2bf18
   115b8:			; <UNDEFINED> instruction: 0xf47f5f80
   115bc:	stccs	15, cr10, [r0], {112}	; 0x70
   115c0:	svcge	0x0042f47f
   115c4:	ldrbmi	r4, [r9], -r2, asr #12
   115c8:	strls	r4, [r5], -r8, lsr #12
   115cc:	stc2	7, cr15, [lr], {255}	; 0xff
   115d0:			; <UNDEFINED> instruction: 0xf43f2800
   115d4:	blmi	183d368 <full_module_path@@Base+0x17c3e00>
   115d8:	ldmpl	r3, {r3, r9, fp, ip, pc}^
   115dc:	blcs	2b650 <fchmod@plt+0x24a94>
   115e0:			; <UNDEFINED> instruction: 0xf8bbd07f
   115e4:	vst4.8	{d3-d6}, [r3], ip
   115e8:			; <UNDEFINED> instruction: 0xf5b34370
   115ec:	rsbsle	r4, r8, r0, lsl #31
   115f0:			; <UNDEFINED> instruction: 0x46284651
   115f4:	ldc2	0, cr15, [r6, #-60]	; 0xffffffc4
   115f8:	ble	85b600 <full_module_path@@Base+0x7e2098>
   115fc:	stmdb	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11600:			; <UNDEFINED> instruction: 0x462b4a56
   11604:	ldrbtmi	r9, [sl], #-1541	; 0xfffff9fb
   11608:	andcs	r6, r1, r1, lsl #16
   1160c:	andge	pc, r0, sp, asr #17
   11610:	blx	fcd658 <full_module_path@@Base+0xf540f0>
   11614:	strcs	lr, [r0, -r2, ror #14]
   11618:			; <UNDEFINED> instruction: 0xf5b1e6dc
   1161c:	svclt	0x00084f20
   11620:			; <UNDEFINED> instruction: 0xf43f2703
   11624:	stmdbmi	lr, {r0, r1, r2, r4, r6, r7, r9, sl, fp, sp, pc}^
   11628:	andcs	r4, r3, r2, lsl #12
   1162c:			; <UNDEFINED> instruction: 0xf0104479
   11630:	stmdbmi	ip, {r0, r1, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   11634:	rsbsvc	pc, sp, #1325400064	; 0x4f000000
   11638:	ldrbtmi	r2, [r9], #-4
   1163c:			; <UNDEFINED> instruction: 0xf860f006
   11640:	bls	22436c <full_module_path@@Base+0x1aae04>
   11644:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   11648:			; <UNDEFINED> instruction: 0xf8bbb11b
   1164c:	ldreq	r3, [fp], lr
   11650:	andcs	sp, r3, #76, 8	; 0x4c000000
   11654:			; <UNDEFINED> instruction: 0xf50d4b45
   11658:	stmdals	r8, {r0, r1, r7, r8, ip, lr}
   1165c:	stmdavs	r9, {r2, r4, r8, ip, sp}
   11660:			; <UNDEFINED> instruction: 0xf9b458c4
   11664:			; <UNDEFINED> instruction: 0xb329300c
   11668:	stmdapl	r1, {r0, r6, r8, fp, lr}^
   1166c:	movwlt	r6, #38921	; 0x9809
   11670:	svclt	0x00d82b01
   11674:			; <UNDEFINED> instruction: 0xdd2c2901
   11678:	blx	fede3b78 <full_module_path@@Base+0xfed6a610>
   1167c:	stmdals	r8, {r0, r1, r2, r7, r8, r9, ip, sp, lr, pc}
   11680:	stmdapl	r1, {r0, r1, r3, r4, r6, r8, fp}^
   11684:	stmdbcs	r0, {r0, r3, fp, sp, lr}
   11688:	movwcs	fp, #7944	; 0x1f08
   1168c:	suble	r2, r2, r0, lsl #22
   11690:	suble	r2, r6, r3, lsl #20
   11694:	orrcs	pc, r8, pc, asr #8
   11698:	movwcs	r2, #512	; 0x200
   1169c:	tstls	r1, r3, lsl #4
   116a0:	movwls	r4, #9768	; 0x2628
   116a4:	bls	3e3010 <full_module_path@@Base+0x369aa8>
   116a8:	andhi	pc, r0, sp, asr #17
   116ac:	stc2	7, cr15, [r4], {255}	; 0xff
   116b0:			; <UNDEFINED> instruction: 0x300cf9b4
   116b4:	vstrle	d2, [ip, #-4]
   116b8:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
   116bc:	cmplt	r3, fp, lsl sl
   116c0:	blmi	bbdd04 <full_module_path@@Base+0xb4479c>
   116c4:	stmdbmi	lr!, {r0, r1, r3, r4, r5, r6, sl, lr}
   116c8:	andcs	r4, r7, r2, asr r6
   116cc:			; <UNDEFINED> instruction: 0xf0104479
   116d0:			; <UNDEFINED> instruction: 0xf06ffd93
   116d4:	movwls	r0, #21249	; 0x5301
   116d8:			; <UNDEFINED> instruction: 0xf04fe700
   116dc:	movwls	r3, #21503	; 0x53ff
   116e0:	andcs	lr, r2, #252, 12	; 0xfc00000
   116e4:	blmi	a0b5c4 <full_module_path@@Base+0x99205c>
   116e8:			; <UNDEFINED> instruction: 0xe7ec447b
   116ec:	orrpl	pc, r3, #54525952	; 0x3400000
   116f0:	rscscc	pc, pc, #79	; 0x4f
   116f4:			; <UNDEFINED> instruction: 0x46513318
   116f8:	ldmdavs	fp, {r3, r4, r6, r9, sl, lr}
   116fc:			; <UNDEFINED> instruction: 0xf50d9301
   11700:	tstcc	r4, #201326594	; 0xc000002
   11704:	andls	r6, r2, #1769472	; 0x1b0000
   11708:	movwls	r9, #2575	; 0xa0f
   1170c:			; <UNDEFINED> instruction: 0xf01d2300
   11710:	andcs	pc, r3, #187392	; 0x2dc00
   11714:	bcs	10b594 <full_module_path@@Base+0x9202c>
   11718:	ldrmi	sp, [sl], -r8
   1171c:	orrcs	pc, r0, pc, asr #8
   11720:	bmi	68b614 <full_module_path@@Base+0x6120ac>
   11724:	orrcs	pc, sl, pc, asr #8
   11728:			; <UNDEFINED> instruction: 0xe7b6447a
   1172c:	vst1.8	{d20-d21}, [pc :64], r7
   11730:	ldrbtmi	r2, [sl], #-384	; 0xfffffe80
   11734:			; <UNDEFINED> instruction: 0xf7f4e7b1
   11738:	svclt	0x0000eea4
   1173c:			; <UNDEFINED> instruction: 0x000555b4
   11740:	andeq	r0, r0, ip, lsr #7
   11744:	muleq	r5, r4, r5
   11748:	andeq	r0, r0, r4, lsl r4
   1174c:	andeq	r5, r5, lr, asr r4
   11750:	andeq	r0, r0, ip, asr #11
   11754:	andeq	r0, r0, r8, lsl #13
   11758:	andeq	r0, r0, r8, lsl #7
   1175c:	andeq	r4, r3, r2, ror pc
   11760:	andeq	r4, r3, r4, lsl #30
   11764:	andeq	r4, r3, r2, lsr pc
   11768:	strdeq	r0, [r0], -r8
   1176c:	andeq	r0, r0, r0, asr #11
   11770:	andeq	r0, r0, r0, lsr #8
   11774:	andeq	r0, r0, r8, ror r5
   11778:	strdeq	pc, [r5], -lr
   1177c:	andeq	lr, r3, r0, lsr #24
   11780:	andeq	r4, r3, ip, asr #29
   11784:	andeq	sp, r3, r0, lsr #25
   11788:			; <UNDEFINED> instruction: 0x0003ebbc
   1178c:			; <UNDEFINED> instruction: 0x0003ebb2
   11790:	mvnsmi	lr, #737280	; 0xb4000
   11794:			; <UNDEFINED> instruction: 0xf8b1460e
   11798:	addlt	ip, r7, lr
   1179c:	strcs	r6, [r0, #-2188]	; 0xfffff774
   117a0:			; <UNDEFINED> instruction: 0xf41c4941
   117a4:	blmi	10713ac <full_module_path@@Base+0xff7e44>
   117a8:	svcmi	0x00414479
   117ac:	stmdbhi	ip, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
   117b0:	ldrbtmi	r5, [pc], #-2251	; 117b8 <fchmod@plt+0xabfc>
   117b4:	movwls	r6, #22555	; 0x581b
   117b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   117bc:	blmi	f85800 <full_module_path@@Base+0xf0c298>
   117c0:	svcpl	0x0080f41c
   117c4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   117c8:	movweq	lr, #14959	; 0x3a6f
   117cc:	orreq	lr, r3, #323584	; 0x4f000
   117d0:	blcc	141438 <full_module_path@@Base+0xc7ed0>
   117d4:	movwcs	r5, #2289	; 0x8f1
   117d8:	bl	1057b70 <full_module_path@@Base+0xfde608>
   117dc:	strmi	r0, [r9, #1285]!	; 0x505
   117e0:	strmi	fp, [r0, #3848]!	; 0xf08
   117e4:	blmi	d45c40 <full_module_path@@Base+0xccc6d8>
   117e8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   117ec:	vstrle	d2, [r5, #-0]
   117f0:	vst2.8	{d6,d8}, [r3 :64], r3
   117f4:			; <UNDEFINED> instruction: 0xf5b34370
   117f8:	eorle	r4, sl, r0, lsl #30
   117fc:	ldmpl	fp!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}^
   11800:	blcs	2b874 <fchmod@plt+0x24cb8>
   11804:	andcs	fp, r1, r8, asr #31
   11808:	blmi	b88820 <full_module_path@@Base+0xb0f2b8>
   1180c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   11810:	andcs	fp, r0, fp, asr r1
   11814:	blmi	9640c8 <full_module_path@@Base+0x8eab60>
   11818:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1181c:	blls	16b88c <full_module_path@@Base+0xf2324>
   11820:	teqle	lr, sl, asr r0
   11824:	pop	{r0, r1, r2, ip, sp, pc}
   11828:			; <UNDEFINED> instruction: 0xf41c83f0
   1182c:	ldmib	r2, {r7, r8, r9, ip, lr}^
   11830:	ldmdavs	r2!, {r2, r4, r8}^
   11834:	ldcmi	0, cr13, [pc], {7}
   11838:	movtmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   1183c:	stmdavs	r4!, {r2, r3, r4, r5, r8, fp, ip, lr}
   11840:			; <UNDEFINED> instruction: 0xf8561b1b
   11844:			; <UNDEFINED> instruction: 0xf00b3023
   11848:	blx	fec50924 <full_module_path@@Base+0xfebd73bc>
   1184c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   11850:	stcge	7, cr14, [r1, #-896]	; 0xfffffc80
   11854:			; <UNDEFINED> instruction: 0x462a4611
   11858:	blx	18cd898 <full_module_path@@Base+0x1854330>
   1185c:			; <UNDEFINED> instruction: 0xf41389f3
   11860:			; <UNDEFINED> instruction: 0xf3c37f90
   11864:	vaddw.u8	<illegal reg q9.5>, <illegal reg q1.5>, d0
   11868:	ldrmi	r2, [r1], #-576	; 0xfffffdc0
   1186c:	blmi	5c5884 <full_module_path@@Base+0x54c31c>
   11870:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   11874:	ldrmi	r3, [r9], #-769	; 0xfffffcff
   11878:			; <UNDEFINED> instruction: 0xf64f4c0e
   1187c:	bmi	4ee874 <full_module_path@@Base+0x47530c>
   11880:	mvnsvc	pc, #204472320	; 0xc300000
   11884:	ldmdbpl	ip!, {r3, r5, r9, sl, lr}
   11888:	stmdavs	r4!, {r1, r3, r4, r5, r7, fp, ip, lr}
   1188c:	blne	6eb8dc <full_module_path@@Base+0x672374>
   11890:	bl	1981fc <full_module_path@@Base+0x11ec94>
   11894:			; <UNDEFINED> instruction: 0xf7f40181
   11898:	blx	fec4cfb8 <full_module_path@@Base+0xfebd3a50>
   1189c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   118a0:			; <UNDEFINED> instruction: 0xf7f4e7b8
   118a4:	svclt	0x0000edee
   118a8:	muleq	r5, ip, r1
   118ac:	andeq	r0, r0, ip, lsr #7
   118b0:	muleq	r5, r2, r1
   118b4:	andeq	r0, r0, r8, lsl #13
   118b8:	andeq	r0, r0, r8, lsl #10
   118bc:	andeq	r0, r0, ip, asr r5
   118c0:	andeq	r0, r0, r4, lsl r3
   118c4:	andeq	r5, r5, ip, lsr #2
   118c8:	andeq	r0, r0, ip, asr #11
   118cc:	andeq	r0, r0, r4, lsl #8
   118d0:	ldrbmi	lr, [r0, sp, lsr #18]!
   118d4:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
   118d8:	strmi	fp, [r0], r6, lsl #1
   118dc:	strpl	pc, [r2], #1293	; 0x50d
   118e0:	strcc	r4, [r4], #-2156	; 0xfffff794
   118e4:	stmdavs	r7!, {r0, r3, r4, r7, r9, sl, lr}
   118e8:	bmi	1ae3140 <full_module_path@@Base+0x1a69bd8>
   118ec:			; <UNDEFINED> instruction: 0xf50d4478
   118f0:	cdpmi	3, 6, cr5, cr10, cr0, {4}
   118f4:			; <UNDEFINED> instruction: 0x460d3314
   118f8:	ldrbtmi	r5, [lr], #-2178	; 0xfffff77e
   118fc:	andsvs	r6, sl, r2, lsl r8
   11900:	andeq	pc, r0, #79	; 0x4f
   11904:	orrpl	pc, r2, #54525952	; 0x3400000
   11908:	tstlt	r7, #1769472	; 0x1b0000
   1190c:	vst2.8	{d6,d8}, [r0 :64], r8
   11910:			; <UNDEFINED> instruction: 0xf5b24270
   11914:	andle	r4, fp, r0, lsl #31
   11918:	ldmpl	r2!, {r0, r5, r6, r9, fp, lr}
   1191c:	bcs	2b96c <fchmod@plt+0x24db0>
   11920:	addhi	pc, ip, r0
   11924:	ldmpl	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
   11928:	blcs	2b99c <fchmod@plt+0x24de0>
   1192c:	addshi	pc, r9, r0, lsl #6
   11930:	addlt	r4, r1, #95232	; 0x17400
   11934:			; <UNDEFINED> instruction: 0x46284a5d
   11938:	ldmpl	r2!, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1193c:	ldmdavs	r3, {r1, r2, r3, r4, fp, sp, lr}
   11940:	svclt	0x00144333
   11944:	andcs	r2, r0, #536870912	; 0x20000000
   11948:	addslt	r4, r2, #-402653184	; 0xe8000000
   1194c:			; <UNDEFINED> instruction: 0xf8f2f012
   11950:			; <UNDEFINED> instruction: 0x46aabb38
   11954:	biclt	r2, ip, r1, lsl #12
   11958:			; <UNDEFINED> instruction: 0x46204651
   1195c:	blx	54d9a2 <full_module_path@@Base+0x4d443a>
   11960:	blle	f9b968 <full_module_path@@Base+0xf22400>
   11964:			; <UNDEFINED> instruction: 0x2601b1fe
   11968:			; <UNDEFINED> instruction: 0xf50d4951
   1196c:	bmi	12a6774 <full_module_path@@Base+0x122d20c>
   11970:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
   11974:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   11978:	subsmi	r6, r1, sl, lsl r8
   1197c:	addhi	pc, r7, r0, asr #32
   11980:			; <UNDEFINED> instruction: 0xf50d4630
   11984:	andlt	r5, r6, r0, lsl #27
   11988:			; <UNDEFINED> instruction: 0x87f0e8bd
   1198c:	svceq	0x0000f1b9
   11990:			; <UNDEFINED> instruction: 0x4623d038
   11994:	ldrbmi	r4, [r1], -sl, asr #12
   11998:			; <UNDEFINED> instruction: 0xf01d4640
   1199c:	stmdacs	r0, {r0, r1, r2, r4, r5, r9, fp, ip, sp, lr, pc}
   119a0:	strcs	sp, [r0], -r0, ror #3
   119a4:	stcge	7, cr14, [r5], {224}	; 0xe0
   119a8:	strtmi	r4, [r0], -r9, lsr #12
   119ac:	ldc2l	0, cr15, [r6], #-60	; 0xffffffc4
   119b0:	ble	ff61b9b8 <full_module_path@@Base+0xff5a2450>
   119b4:	svc	0x0028f7f4
   119b8:	strtmi	r6, [r0], -r1, lsl #16
   119bc:			; <UNDEFINED> instruction: 0xf00b9103
   119c0:	andls	pc, r2, r1, lsl r8	; <UNPREDICTABLE>
   119c4:			; <UNDEFINED> instruction: 0xf00b4628
   119c8:	bmi	ecfa04 <full_module_path@@Base+0xe5649c>
   119cc:	ldrdcc	lr, [r2, -sp]
   119d0:	andls	r4, r0, sl, ror r4
   119d4:			; <UNDEFINED> instruction: 0xf0102001
   119d8:			; <UNDEFINED> instruction: 0x4620f85b
   119dc:	blx	febcda20 <full_module_path@@Base+0xfeb544b8>
   119e0:			; <UNDEFINED> instruction: 0xf7f4e7c2
   119e4:			; <UNDEFINED> instruction: 0x2600ef12
   119e8:	ldrbmi	r6, [r0], -r1, lsl #16
   119ec:			; <UNDEFINED> instruction: 0xf00a9102
   119f0:	bmi	c919dc <full_module_path@@Base+0xc18474>
   119f4:	ldrbtmi	r9, [sl], #-2306	; 0xfffff6fe
   119f8:	strmi	r9, [r3], -r0, lsl #8
   119fc:			; <UNDEFINED> instruction: 0xf0102001
   11a00:	ldr	pc, [r1, r7, asr #16]!
   11a04:	orrpl	pc, r1, #54525952	; 0x3400000
   11a08:			; <UNDEFINED> instruction: 0x100cf8b8
   11a0c:			; <UNDEFINED> instruction: 0x46503318
   11a10:	movwcs	lr, #2515	; 0x9d3
   11a14:	blx	14cda5a <full_module_path@@Base+0x14544f2>
   11a18:	ble	fe8dba20 <full_module_path@@Base+0xfe8624b8>
   11a1c:	mrc	7, 7, APSR_nzcv, cr4, cr4, {7}
   11a20:	stmdavs	r1, {r1, r2, r3, r6, r9, sl, lr}
   11a24:	tstls	r2, r0, asr r6
   11a28:			; <UNDEFINED> instruction: 0xffdcf00a
   11a2c:	stmdbls	r2, {r0, r1, r5, r9, fp, lr}
   11a30:			; <UNDEFINED> instruction: 0x4603447a
   11a34:			; <UNDEFINED> instruction: 0xf0102001
   11a38:	ldr	pc, [r5, fp, lsr #16]
   11a3c:	beq	54de78 <full_module_path@@Base+0x4d4910>
   11a40:	movwls	r2, #8705	; 0x2201
   11a44:			; <UNDEFINED> instruction: 0xf0044650
   11a48:	ldmdbmi	r6, {r0, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   11a4c:	ldmdapl	r1!, {r1, r8, r9, fp, ip, pc}^
   11a50:	stmdbcs	r0, {r0, r3, fp, sp, lr}
   11a54:	biclt	sp, r0, ip, lsl #24
   11a58:	stccs	6, cr2, [r0], {-0}
   11a5c:	svcge	0x007cf47f
   11a60:			; <UNDEFINED> instruction: 0x2101e794
   11a64:			; <UNDEFINED> instruction: 0xf0114628
   11a68:	stmdacs	r0, {r0, r1, r2, r4, r9, sl, fp, ip, sp, lr, pc}
   11a6c:			; <UNDEFINED> instruction: 0xe770d099
   11a70:			; <UNDEFINED> instruction: 0xf180fab0
   11a74:	strtmi	r9, [r8], -r2
   11a78:			; <UNDEFINED> instruction: 0xf0110949
   11a7c:	bls	d12b8 <full_module_path@@Base+0x57d50>
   11a80:	addle	r2, lr, r0, lsl #16
   11a84:	mvnle	r2, r0, lsl #20
   11a88:	ldmdbvs	r8, {r0, r1, r5, r6, r8, r9, sl, sp, lr, pc}
   11a8c:			; <UNDEFINED> instruction: 0xf7f4e750
   11a90:	svclt	0x0000ecf8
   11a94:	andeq	r5, r5, r8, asr r0
   11a98:	andeq	r0, r0, ip, lsr #7
   11a9c:	andeq	r5, r5, sl, asr #32
   11aa0:	andeq	r0, r0, r0, lsr r5
   11aa4:	andeq	r0, r0, r8, lsr #7
   11aa8:	andeq	r0, r0, r0, lsr #10
   11aac:	andeq	r0, r0, r8, lsl #11
   11ab0:	ldrdeq	r4, [r5], -r2
   11ab4:	andeq	r4, r3, r8, lsl #24
   11ab8:			; <UNDEFINED> instruction: 0x00034bb6
   11abc:	muleq	r3, r8, fp
   11ac0:	svcmi	0x00f0e92d
   11ac4:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
   11ac8:	strmi	r8, [r3], r8, lsl #22
   11acc:	ldcvs	8, cr15, [ip], {223}	; 0xdf
   11ad0:	ldcpl	8, cr15, [ip], {223}	; 0xdf
   11ad4:			; <UNDEFINED> instruction: 0xf8df447e
   11ad8:			; <UNDEFINED> instruction: 0xf5ad9c1c
   11adc:	addlt	r5, r7, r8, lsl #26
   11ae0:			; <UNDEFINED> instruction: 0xf50d5975
   11ae4:	ldrbtmi	r5, [r9], #1032	; 0x408
   11ae8:	cmnvs	r5, sp, lsr #16
   11aec:	streq	pc, [r0, #-79]	; 0xffffffb1
   11af0:			; <UNDEFINED> instruction: 0xf8df3414
   11af4:			; <UNDEFINED> instruction: 0xf8df5c04
   11af8:			; <UNDEFINED> instruction: 0xf8594c04
   11afc:			; <UNDEFINED> instruction: 0xf8591005
   11b00:	andls	r4, r4, #4
   11b04:	stmdavs	r2!, {r0, r2, r3, fp, sp, lr}
   11b08:	ldmibhi	fp!, {r0, r1, r2, r8, r9, ip, pc}
   11b0c:	vst2.8	{d4-d7}, [r3 :64], r5
   11b10:	svclt	0x00184370
   11b14:			; <UNDEFINED> instruction: 0xf5b32502
   11b18:	svclt	0x00184f80
   11b1c:			; <UNDEFINED> instruction: 0xf0002600
   11b20:			; <UNDEFINED> instruction: 0xf8df8113
   11b24:			; <UNDEFINED> instruction: 0xf8593bdc
   11b28:	movwls	r3, #32771	; 0x8003
   11b2c:			; <UNDEFINED> instruction: 0x301af9b3
   11b30:	vstrle	d2, [r7, #-0]
   11b34:	blne	ff34feb8 <full_module_path@@Base+0xff2d6950>
   11b38:	blls	1234a8 <full_module_path@@Base+0xa9f40>
   11b3c:	ldrbtmi	r2, [r9], #-2
   11b40:	blx	16cdb8a <full_module_path@@Base+0x1654622>
   11b44:	blcc	ff04fec8 <full_module_path@@Base+0xfefd6960>
   11b48:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   11b4c:			; <UNDEFINED> instruction: 0xb32c681c
   11b50:	andle	r1, lr, r1, ror ip
   11b54:			; <UNDEFINED> instruction: 0xf0002e00
   11b58:			; <UNDEFINED> instruction: 0xf8df8099
   11b5c:			; <UNDEFINED> instruction: 0xf8593bb0
   11b60:	ldmdavs	fp, {r0, r1, ip, sp}
   11b64:			; <UNDEFINED> instruction: 0xf0402b00
   11b68:	ldmibhi	fp!, {r0, r4, r7, pc}^
   11b6c:			; <UNDEFINED> instruction: 0xf140065a
   11b70:			; <UNDEFINED> instruction: 0xf8df808d
   11b74:			; <UNDEFINED> instruction: 0xf50d1b9c
   11b78:			; <UNDEFINED> instruction: 0xf8df5308
   11b7c:	tstcc	r4, #116, 22	; 0x1d000
   11b80:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   11b84:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   11b88:			; <UNDEFINED> instruction: 0xf0424051
   11b8c:			; <UNDEFINED> instruction: 0xf50d83eb
   11b90:	andlt	r5, r7, r8, lsl #26
   11b94:	blhi	24ce90 <full_module_path@@Base+0x1d3928>
   11b98:	svchi	0x00f0e8bd
   11b9c:	blcc	1d4ff20 <full_module_path@@Base+0x1cd69b8>
   11ba0:	blcs	1d4ff24 <full_module_path@@Base+0x1cd69bc>
   11ba4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   11ba8:	bvs	fe462d98 <full_module_path@@Base+0xfe3e9830>
   11bac:	ldmdavs	fp, {r2, r3, r8, r9, ip, pc}
   11bb0:	svclt	0x00182b00
   11bb4:	subsvs	r2, r3, #4, 6	; 0x10000000
   11bb8:			; <UNDEFINED> instruction: 0xf857b1c9
   11bbc:			; <UNDEFINED> instruction: 0xf8510c04
   11bc0:	addsmi	r3, r8, #4, 24	; 0x400
   11bc4:	bvs	ff509004 <full_module_path@@Base+0xff48fa9c>
   11bc8:	ldmibhi	fp!, {r0, r1, r3, r4, r5, r8, fp, ip, sp, pc}^
   11bcc:			; <UNDEFINED> instruction: 0xf0002e00
   11bd0:			; <UNDEFINED> instruction: 0xf0438426
   11bd4:	mvnshi	r0, r0, lsl r3
   11bd8:	ldrtmi	lr, [r8], -fp, asr #15
   11bdc:			; <UNDEFINED> instruction: 0xff9cf7f9
   11be0:	mvnsle	r2, r0, lsl #16
   11be4:	blcc	d4ff68 <full_module_path@@Base+0xcd6a00>
   11be8:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   11bec:	blge	15aa65c <full_module_path@@Base+0x15310f4>
   11bf0:	ldrmi	r9, [sl], -sl, lsl #6
   11bf4:	blcc	a4ff78 <full_module_path@@Base+0x9d6a10>
   11bf8:	teqeq	r8, r2, lsr #3	; <UNPREDICTABLE>
   11bfc:	mrsls	r2, R9_fiq
   11c00:	andscs	lr, sl, #3162112	; 0x304000
   11c04:			; <UNDEFINED> instruction: 0xf859670a
   11c08:	stmdavs	r3, {r0, r1}
   11c0c:			; <UNDEFINED> instruction: 0xf0002b00
   11c10:			; <UNDEFINED> instruction: 0xf89b80b2
   11c14:	blcs	b9dc1c <full_module_path@@Base+0xb246b4>
   11c18:			; <UNDEFINED> instruction: 0xf89bd104
   11c1c:	blcs	1dc28 <fchmod@plt+0x1706c>
   11c20:	adchi	pc, r9, r0
   11c24:			; <UNDEFINED> instruction: 0x465a4633
   11c28:			; <UNDEFINED> instruction: 0xf0072106
   11c2c:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   11c30:	adchi	pc, r1, r0, lsl #5
   11c34:	addsle	r1, ip, r4, ror ip
   11c38:			; <UNDEFINED> instruction: 0x069889fb
   11c3c:	strhi	pc, [ip], -r0, lsl #2
   11c40:			; <UNDEFINED> instruction: 0xf0002e00
   11c44:			; <UNDEFINED> instruction: 0xf8df84f1
   11c48:			; <UNDEFINED> instruction: 0x465b2adc
   11c4c:	bne	ff64ffd0 <full_module_path@@Base+0xff5d6a68>
   11c50:	ldrbtmi	r2, [sl], #-1
   11c54:			; <UNDEFINED> instruction: 0xf0104479
   11c58:			; <UNDEFINED> instruction: 0xf8dffacf
   11c5c:	ldrdcs	r1, [r3], -r0
   11c60:			; <UNDEFINED> instruction: 0xf0104479
   11c64:			; <UNDEFINED> instruction: 0xf8dffac9
   11c68:	ldmibhi	r9!, {r3, r6, r7, r9, fp}^
   11c6c:	bcs	ff14fff0 <full_module_path@@Base+0xff0d6a88>
   11c70:			; <UNDEFINED> instruction: 0xf8df4478
   11c74:			; <UNDEFINED> instruction: 0xf0413ac4
   11c78:	addvs	r0, r7, #16, 2
   11c7c:			; <UNDEFINED> instruction: 0xf85981f9
   11c80:	andls	r2, sl, #2
   11c84:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   11c88:	ands	r9, sp, #939524096	; 0x38000000
   11c8c:	bcc	feb50010 <full_module_path@@Base+0xfead6aa8>
   11c90:			; <UNDEFINED> instruction: 0xf8597c3a
   11c94:	stmdavs	r3!, {r0, r1, lr}
   11c98:	svclt	0x00142b00
   11c9c:	strcs	r2, [fp, #-1294]	; 0xfffffaf2
   11ca0:			; <UNDEFINED> instruction: 0xf43f2a00
   11ca4:			; <UNDEFINED> instruction: 0xf50daf66
   11ca8:	ldmibhi	r9!, {r4, r7, r9, sl, ip, lr}
   11cac:			; <UNDEFINED> instruction: 0x46303614
   11cb0:	mrrc2	0, 2, pc, r2, cr12	; <UNPREDICTABLE>
   11cb4:	ldmvs	r8!, {r1, r3, r4, r5, r6, r7, r8, fp, pc}
   11cb8:	ldreq	r2, [r3, #256]	; 0x100
   11cbc:			; <UNDEFINED> instruction: 0xf8dfd510
   11cc0:	ldrbeq	r3, [r2], #2688	; 0xa80
   11cc4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   11cc8:	b	1bebd3c <full_module_path@@Base+0x1b727d4>
   11ccc:	b	13d28e0 <full_module_path@@Base+0x1359378>
   11cd0:	svclt	0x00480383
   11cd4:	ldmpl	sl!, {r2, r8, r9, fp, ip, sp}^
   11cd8:	stmiane	r0, {r8, r9, sp}^
   11cdc:	tsteq	r1, r2, asr #22
   11ce0:	bcc	1850064 <full_module_path@@Base+0x17d6afc>
   11ce4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   11ce8:	teqlt	r3, fp, lsl r8
   11cec:	vst2.32	{d8,d10}, [r3 :256], fp
   11cf0:			; <UNDEFINED> instruction: 0xf5b34370
   11cf4:			; <UNDEFINED> instruction: 0xf0014f20
   11cf8:			; <UNDEFINED> instruction: 0xf8df836d
   11cfc:			; <UNDEFINED> instruction: 0xf8593a4c
   11d00:			; <UNDEFINED> instruction: 0xf8d33003
   11d04:			; <UNDEFINED> instruction: 0xf1b88000
   11d08:	tstle	r3, r2, lsl #30
   11d0c:	blcs	34400 <fchmod@plt+0x2d844>
   11d10:	ldrhi	pc, [r0]
   11d14:	movwcs	r6, #2082	; 0x822
   11d18:			; <UNDEFINED> instruction: 0xf968f02b
   11d1c:	ldmdavs	r8!, {r0, r1, r9, sl, lr}^
   11d20:			; <UNDEFINED> instruction: 0xf00b4698
   11d24:	smlatbcs	r0, r5, r9, pc	; <UNPREDICTABLE>
   11d28:	ldrtmi	r4, [r8], -r4, lsl #12
   11d2c:			; <UNDEFINED> instruction: 0xff20f7f9
   11d30:	bne	6500b4 <full_module_path@@Base+0x5d6b4c>
   11d34:	ldrtmi	r4, [r2], -fp, lsr #12
   11d38:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   11d3c:	andls	r8, r2, r0, lsl #8
   11d40:			; <UNDEFINED> instruction: 0xf0102002
   11d44:			; <UNDEFINED> instruction: 0xe714fa59
   11d48:	bcc	1500cc <full_module_path@@Base+0xd6b64>
   11d4c:			; <UNDEFINED> instruction: 0xf8592601
   11d50:	ldmdavs	fp, {r0, r1, ip, sp}
   11d54:			; <UNDEFINED> instruction: 0xf43f2b00
   11d58:			; <UNDEFINED> instruction: 0xf8dfaee4
   11d5c:			; <UNDEFINED> instruction: 0xf85939f8
   11d60:	ldmdavs	fp, {r0, r1, ip, sp}
   11d64:	blls	12c7e4 <full_module_path@@Base+0xb327c>
   11d68:	addsmi	r3, lr, #1, 28
   11d6c:			; <UNDEFINED> instruction: 0xf04fbf14
   11d70:			; <UNDEFINED> instruction: 0x260136ff
   11d74:			; <UNDEFINED> instruction: 0xf8dfe6d5
   11d78:			; <UNDEFINED> instruction: 0xf85939e0
   11d7c:	tstls	r2, #3
   11d80:	blcs	6bdf4 <file_old_total@@Base+0x2b44>
   11d84:			; <UNDEFINED> instruction: 0xf8dfdd5d
   11d88:			; <UNDEFINED> instruction: 0xf85939d4
   11d8c:			; <UNDEFINED> instruction: 0xf8d88003
   11d90:	blcs	1dd98 <fchmod@plt+0x171dc>
   11d94:			; <UNDEFINED> instruction: 0xf8dfdd11
   11d98:	ldrbtmi	sl, [sl], #2504	; 0x9c8
   11d9c:	beq	c4e1cc <full_module_path@@Base+0xbd4c64>
   11da0:	svceq	0x0004f85a
   11da4:			; <UNDEFINED> instruction: 0xf7f8b120
   11da8:	movwcs	pc, #2581	; 0xa15	; <UNPREDICTABLE>
   11dac:	andcc	pc, r0, sl, asr #17
   11db0:	ldrdcc	pc, [r0], -r8
   11db4:	adcmi	r3, r3, #16777216	; 0x1000000
   11db8:			; <UNDEFINED> instruction: 0xf8dfdcf2
   11dbc:	andcs	r3, r2, #168, 18	; 0x2a0000
   11dc0:			; <UNDEFINED> instruction: 0xf04f920d
   11dc4:			; <UNDEFINED> instruction: 0xf8df3aff
   11dc8:	ldrbtmi	r2, [fp], #-2464	; 0xfffff660
   11dcc:	andsvs	r4, sl, sl, ror r4
   11dd0:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11dd4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   11dd8:	stmdbcs	r2, {r0, r3, r4, fp, sp, lr}
   11ddc:	orrhi	pc, r2, r0
   11de0:	stmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   11de4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   11de8:	blcs	2be5c <fchmod@plt+0x252a0>
   11dec:	msrhi	SP_irq, r0
   11df0:			; <UNDEFINED> instruction: 0xf1ba9b0d
   11df4:	svclt	0x00083fff
   11df8:			; <UNDEFINED> instruction: 0xf0402b02
   11dfc:	mcrcs	1, 0, r8, cr0, cr10, {0}
   11e00:	strhi	pc, [r6, #-0]
   11e04:			; <UNDEFINED> instruction: 0xf43f3601
   11e08:			; <UNDEFINED> instruction: 0xf8dfaeb4
   11e0c:			; <UNDEFINED> instruction: 0xf8df1964
   11e10:	ldmibhi	sl!, {r2, r5, r6, r8, fp, ip, sp}^
   11e14:			; <UNDEFINED> instruction: 0xf0424479
   11e18:	addvs	r0, pc, #16, 4
   11e1c:			; <UNDEFINED> instruction: 0xf85981fa
   11e20:			; <UNDEFINED> instruction: 0xf9b33003
   11e24:	blcs	1de74 <fchmod@plt+0x172b8>
   11e28:	mcrge	7, 5, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
   11e2c:	stmdbcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11e30:			; <UNDEFINED> instruction: 0xf8df447a
   11e34:	ldrbmi	r1, [fp], -r8, asr #18
   11e38:	ldrbtmi	r2, [r9], #-2
   11e3c:			; <UNDEFINED> instruction: 0xf9dcf010
   11e40:			; <UNDEFINED> instruction: 0xf8dfe697
   11e44:	ldrbtmi	r3, [fp], #-2364	; 0xfffff6c4
   11e48:	teqlt	r1, r9, lsl fp
   11e4c:	stceq	8, cr15, [r4], {87}	; 0x57
   11e50:	stccs	8, cr15, [r4], {81}	; 0x51
   11e54:	vqsub.u8	d4, d16, d0
   11e58:			; <UNDEFINED> instruction: 0xf8d783dc
   11e5c:			; <UNDEFINED> instruction: 0xf1baa000
   11e60:			; <UNDEFINED> instruction: 0xf0010f00
   11e64:			; <UNDEFINED> instruction: 0xf8df822e
   11e68:	tstcs	r0, ip, lsl r9
   11e6c:	ldmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   11e70:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   11e74:	tstvs	r9, #16, 16	; 0x100000
   11e78:	rsble	r4, ip, r0, asr r5
   11e7c:			; <UNDEFINED> instruction: 0xf7f44651
   11e80:	stmdacs	r0, {r1, r2, r9, fp, sp, lr, pc}
   11e84:			; <UNDEFINED> instruction: 0xf8dfd067
   11e88:			; <UNDEFINED> instruction: 0xf85938c8
   11e8c:	ldmdavs	fp, {r0, r1, ip, sp}
   11e90:			; <UNDEFINED> instruction: 0xf89ab9f3
   11e94:	blcs	b9de9c <full_module_path@@Base+0xb24934>
   11e98:	strbhi	pc, [r1], #-1	; <UNPREDICTABLE>
   11e9c:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11ea0:			; <UNDEFINED> instruction: 0xf8d3447b
   11ea4:	teqlt	r8, r8, lsl #1
   11ea8:			; <UNDEFINED> instruction: 0xf7f92100
   11eac:	strmi	pc, [r1], -r1, ror #28
   11eb0:			; <UNDEFINED> instruction: 0xf7f44650
   11eb4:	cmplt	r8, ip, ror #19
   11eb8:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   11ebc:	ldrbmi	r2, [r1], -r1, lsl #4
   11ec0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   11ec4:			; <UNDEFINED> instruction: 0xf7f96818
   11ec8:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   11ecc:	bicshi	pc, sp, #536870924	; 0x2000000c
   11ed0:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   11ed4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   11ed8:	teqlt	fp, fp, lsl r8
   11edc:	stmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   11ee0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   11ee4:	blcs	2bf58 <fchmod@plt+0x2539c>
   11ee8:	strthi	pc, [r0], #-1
   11eec:	stmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11ef0:	andhi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   11ef4:	ldrdcc	pc, [r0], -r8
   11ef8:	andsle	r2, lr, r0, lsl #22
   11efc:			; <UNDEFINED> instruction: 0xf8dfdd17
   11f00:	movwcs	r2, #2196	; 0x894
   11f04:	strpl	lr, [sp], #-2509	; 0xfffff633
   11f08:	ldrbtmi	r4, [sl], #-1605	; 0xfffff9bb
   11f0c:	eorscc	r4, r0, #152, 12	; 0x9800000
   11f10:			; <UNDEFINED> instruction: 0xf8544614
   11f14:	tstlt	r8, r4, lsl #30
   11f18:			; <UNDEFINED> instruction: 0xf95cf7f8
   11f1c:	eorvs	r2, r3, r0, lsl #6
   11f20:			; <UNDEFINED> instruction: 0xf1086829
   11f24:	strbmi	r0, [r1, #-2049]	; 0xfffff7ff
   11f28:	ldmib	sp, {r0, r1, r4, r5, r6, r7, sl, fp, ip, lr, pc}^
   11f2c:			; <UNDEFINED> instruction: 0xf8df540d
   11f30:	andcs	r3, r1, #104, 16	; 0x680000
   11f34:			; <UNDEFINED> instruction: 0xf8c3447b
   11f38:			; <UNDEFINED> instruction: 0xf8df208c
   11f3c:			; <UNDEFINED> instruction: 0xf8593860
   11f40:	ldmdavs	fp, {r0, r1, ip, sp}
   11f44:			; <UNDEFINED> instruction: 0x4650b93b
   11f48:	blx	ccdfdc <full_module_path@@Base+0xc54a74>
   11f4c:	ldmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11f50:			; <UNDEFINED> instruction: 0xf8c3447b
   11f54:			; <UNDEFINED> instruction: 0xf8df0090
   11f58:			; <UNDEFINED> instruction: 0xf8df284c
   11f5c:	ldrbtmi	r3, [sl], #-2124	; 0xfffff7b4
   11f60:			; <UNDEFINED> instruction: 0xf8d2447b
   11f64:			; <UNDEFINED> instruction: 0xf8c3208c
   11f68:	bcs	39f70 <fchmod@plt+0x333b4>
   11f6c:	ldmibhi	fp!, {r2, r3, r6, ip, lr, pc}
   11f70:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   11f74:	svcmi	0x0000f5b3
   11f78:	blge	fe186498 <full_module_path@@Base+0xfe10cf30>
   11f7c:	addpl	pc, r0, #1325400064	; 0x4f000000
   11f80:			; <UNDEFINED> instruction: 0x46184651
   11f84:	bcc	44d7ac <full_module_path@@Base+0x3d4244>
   11f88:			; <UNDEFINED> instruction: 0xfff2f02a
   11f8c:			; <UNDEFINED> instruction: 0x37ccf8df
   11f90:	andhi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   11f94:	ldrdcc	pc, [r0], -r8
   11f98:	vstmdble	pc!, {d2-d1}
   11f9c:	strvs	lr, [sp, #-2509]	; 0xfffff633
   11fa0:	bpl	44d808 <full_module_path@@Base+0x3d42a0>
   11fa4:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   11fa8:	ldrbtmi	r9, [fp], #-1811	; 0xfffff8ed
   11fac:			; <UNDEFINED> instruction: 0x461e3334
   11fb0:			; <UNDEFINED> instruction: 0xf8dfb17c
   11fb4:			; <UNDEFINED> instruction: 0x465327fc
   11fb8:	orrpl	pc, r0, pc, asr #8
   11fbc:			; <UNDEFINED> instruction: 0xf8594628
   11fc0:	bcc	119fd0 <full_module_path@@Base+0xa0a68>
   11fc4:	eorcs	pc, r4, r2, asr r8	; <UNPREDICTABLE>
   11fc8:			; <UNDEFINED> instruction: 0xf846f00a
   11fcc:	svcpl	0x0080f5b0
   11fd0:	andcs	sp, r1, #12, 4	; 0xc0000000
   11fd4:	mvnscc	pc, pc, asr #32
   11fd8:			; <UNDEFINED> instruction: 0xf7fd4628
   11fdc:			; <UNDEFINED> instruction: 0xf846f8eb
   11fe0:	tstlt	r8, r4, lsr #32
   11fe4:	svccs	0x00006987
   11fe8:	subshi	pc, sl, #1
   11fec:	ldrdcc	pc, [r0], -r8
   11ff0:	adcmi	r3, r3, #16777216	; 0x1000000
   11ff4:	ldmib	sp, {r2, r3, r4, r6, r7, sl, fp, ip, lr, pc}^
   11ff8:	svcls	0x0013650d
   11ffc:	sbfxcc	pc, pc, #17, #21
   12000:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   12004:	addcs	pc, ip, r3, asr #17
   12008:	sbfxcc	pc, pc, #17, #13
   1200c:	stmdbls	r9, {r1, r4, r5, r9, sl, fp, ip}
   12010:	svclt	0x00184658
   12014:			; <UNDEFINED> instruction: 0xf8592201
   12018:	ldmdavs	fp, {r0, r1, ip, sp}
   1201c:	svclt	0x00082b00
   12020:			; <UNDEFINED> instruction: 0xf7f72200
   12024:	pkhtbmi	pc, r2, pc, asr #20	; <UNPREDICTABLE>
   12028:	bl	ffbd0000 <full_module_path@@Base+0xffb56a98>
   1202c:	movwls	r6, #55299	; 0xd803
   12030:			; <UNDEFINED> instruction: 0xf1bae6ce
   12034:	cmnle	r1, r0, lsl #30
   12038:			; <UNDEFINED> instruction: 0x3780f8df
   1203c:			; <UNDEFINED> instruction: 0xf8599809
   12040:	stmdbvs	r2, {r0, r1, ip, sp}
   12044:			; <UNDEFINED> instruction: 0xf002681b
   12048:	movwmi	r0, #45440	; 0xb180
   1204c:			; <UNDEFINED> instruction: 0xf8dfd109
   12050:	stmibvs	r1, {r4, r5, r6, r8, r9, sl, ip, sp}
   12054:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12058:	addsmi	r6, r9, #1769472	; 0x1b0000
   1205c:			; <UNDEFINED> instruction: 0xf045bf08
   12060:			; <UNDEFINED> instruction: 0xf8df0501
   12064:			; <UNDEFINED> instruction: 0xf8593760
   12068:	ldmdavs	fp, {r0, r1, ip, sp}
   1206c:	vldrle	d18, [r5, #-0]
   12070:	vst4.8	{d11,d13,d15,d17}, [r2 :128], lr
   12074:			; <UNDEFINED> instruction: 0xf5b24270
   12078:			; <UNDEFINED> instruction: 0xf0004f80
   1207c:			; <UNDEFINED> instruction: 0xf8df81e1
   12080:			; <UNDEFINED> instruction: 0xf85936f4
   12084:			; <UNDEFINED> instruction: 0xf9b33003
   12088:			; <UNDEFINED> instruction: 0xf1b63012
   1208c:	svclt	0x00183fff
   12090:	vqrdmulh.s<illegal width 8>	d2, d1, d0
   12094:	ldmibhi	fp!, {r1, r4, r7, r9, pc}^
   12098:	ldrble	r0, [r8, #-1691]!	; 0xfffff965
   1209c:			; <UNDEFINED> instruction: 0x2694f8df
   120a0:			; <UNDEFINED> instruction: 0x3694f8df
   120a4:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   120a8:			; <UNDEFINED> instruction: 0xf859920a
   120ac:	movwls	r3, #57347	; 0xe003
   120b0:	movwpl	pc, #38157	; 0x950d	; <UNPREDICTABLE>
   120b4:	andpl	pc, r9, #54525952	; 0x3400000
   120b8:	eorcc	r3, r0, #36, 6	; 0x90000000
   120bc:	ldrtmi	r9, [r8], -r7, lsl #18
   120c0:	ldmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
   120c4:	blx	fe1ce0d6 <full_module_path@@Base+0xfe154b6e>
   120c8:	ldmdavs	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
   120cc:			; <UNDEFINED> instruction: 0xf0402b00
   120d0:	blls	2b31b8 <full_module_path@@Base+0x239c50>
   120d4:	blcs	2c148 <fchmod@plt+0x2558c>
   120d8:	cfstrdge	mvd15, [fp, #-252]	; 0xffffff04
   120dc:			; <UNDEFINED> instruction: 0xf0239809
   120e0:	strb	pc, [r6, #-3119]	; 0xfffff3d1	; <UNPREDICTABLE>
   120e4:	blcs	347d8 <fchmod@plt+0x2dc1c>
   120e8:	mrcge	4, 3, APSR_nzcv, cr10, cr15, {3}
   120ec:			; <UNDEFINED> instruction: 0x36d8f8df
   120f0:	andeq	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   120f4:	teqlt	r3, r3, lsl #16
   120f8:			; <UNDEFINED> instruction: 0x465a4633
   120fc:			; <UNDEFINED> instruction: 0xff8af006
   12100:			; <UNDEFINED> instruction: 0xf6ff2800
   12104:			; <UNDEFINED> instruction: 0xf1baad36
   12108:			; <UNDEFINED> instruction: 0xf47f0f00
   1210c:	blls	27d5dc <full_module_path@@Base+0x204074>
   12110:	ldrbmi	fp, [r8], -sl, lsr #5
   12114:			; <UNDEFINED> instruction: 0xf0118a19
   12118:	str	pc, [sl, #-3341]!	; 0xfffff2f3
   1211c:			; <UNDEFINED> instruction: 0xf0402e00
   12120:			; <UNDEFINED> instruction: 0xf8df818f
   12124:			; <UNDEFINED> instruction: 0xf8593678
   12128:	ldmdavs	fp, {r0, r1, ip, sp}
   1212c:	bls	2807a0 <full_module_path@@Base+0x207238>
   12130:			; <UNDEFINED> instruction: 0xf1ba6911
   12134:	tstle	r5, r0, lsl #30
   12138:	cmnmi	r0, #16777216	; 0x1000000	; <UNPREDICTABLE>
   1213c:	orrmi	pc, r0, #750780416	; 0x2cc00000
   12140:	movwcs	fp, #7960	; 0x1f18
   12144:	pkhtbcs	pc, r4, pc, asr #17	; <UNPREDICTABLE>
   12148:	ldrbtmi	r8, [sl], #-2488	; 0xfffff648
   1214c:			; <UNDEFINED> instruction: 0x2090f8d2
   12150:	blx	ffd5014c <full_module_path@@Base+0xffcd6be4>
   12154:			; <UNDEFINED> instruction: 0xf8df81b8
   12158:			; <UNDEFINED> instruction: 0xf8593678
   1215c:	tstls	r3, #3
   12160:	mvnslt	r6, fp, lsl r8
   12164:			; <UNDEFINED> instruction: 0xf00389fb
   12168:	blcs	812ef0 <full_module_path@@Base+0x799988>
   1216c:			; <UNDEFINED> instruction: 0xf50dd11a
   12170:	bls	1e6d9c <full_module_path@@Base+0x16d834>
   12174:	stmdbls	r9, {r5, r8, r9, ip, sp}
   12178:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
   1217c:	ldrbmi	r9, [sl], -r1, lsl #4
   12180:	movwls	r9, #8448	; 0x2100
   12184:	stmdbls	r4, {r0, r1, r4, r6, r9, sl, lr}
   12188:	blx	ce202 <full_module_path@@Base+0x54c9a>
   1218c:			; <UNDEFINED> instruction: 0xf8dfb150
   12190:			; <UNDEFINED> instruction: 0xf8df25a4
   12194:			; <UNDEFINED> instruction: 0xf85935a4
   12198:	andls	r2, sl, #2
   1219c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   121a0:	ldr	r9, [r1, lr, lsl #6]
   121a4:	ldrcc	pc, [ip, #2271]	; 0x8df
   121a8:			; <UNDEFINED> instruction: 0xf85989ba
   121ac:	vst4.8	{d1-d4}, [r2], r3
   121b0:	stmdavs	r9, {r4, r5, r6, r8, r9, lr}
   121b4:	rsbsle	r2, r9, r0, lsl #18
   121b8:	svcmi	0x0020f5b3
   121bc:			; <UNDEFINED> instruction: 0xf107d176
   121c0:			; <UNDEFINED> instruction: 0x46200410
   121c4:	b	ffe5019c <full_module_path@@Base+0xffdd6c34>
   121c8:			; <UNDEFINED> instruction: 0x3608f8df
   121cc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   121d0:	andcc	r6, r1, fp, lsl r8
   121d4:	blcs	231ec <fchmod@plt+0x1c630>
   121d8:	orrhi	pc, lr, #64	; 0x40
   121dc:	svceq	0x0000f1ba
   121e0:	sbchi	pc, r8, #65	; 0x41
   121e4:	ldmdbvs	fp, {r0, r3, r8, r9, fp, ip, pc}
   121e8:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   121ec:	svcmi	0x0020f5b3
   121f0:	ldrhi	pc, [r0, -r1]!
   121f4:			; <UNDEFINED> instruction: 0x2620465d
   121f8:	andcs	r9, r0, r9, lsl #22
   121fc:	strtmi	r2, [r2], -r0, lsl #2
   12200:	smlabteq	r0, sp, r9, lr
   12204:	movwls	r4, #9817	; 0x2659
   12208:	movwcs	r4, #1592	; 0x638
   1220c:			; <UNDEFINED> instruction: 0xf7ff9603
   12210:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   12214:	movwcs	sp, #187	; 0xbb
   12218:			; <UNDEFINED> instruction: 0x461a4639
   1221c:	ldrbmi	r9, [r8], -r0, lsl #6
   12220:	blx	fef5021c <full_module_path@@Base+0xfeed6cb4>
   12224:	biclt	r9, fp, r7, lsl #22
   12228:	svceq	0x0000f1ba
   1222c:	blls	286654 <full_module_path@@Base+0x20d0ec>
   12230:	vst2.8	{d6,d8}, [r3 :64], fp
   12234:			; <UNDEFINED> instruction: 0xf5b34370
   12238:	svclt	0x00184a20
   1223c:	bcc	e380 <fchmod@plt+0x77c4>
   12240:	andcs	r9, r0, #9216	; 0x2400
   12244:	tsteq	r2, r4, asr #4	; <UNPREDICTABLE>
   12248:	andcs	lr, r2, #3358720	; 0x334000
   1224c:	strtmi	r9, [r8], -r1, lsl #2
   12250:	ldrtmi	r9, [r9], -r0, lsl #6
   12254:	ldrbmi	r9, [r3], -r4, lsl #20
   12258:	mcr2	7, 5, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
   1225c:	movwpl	pc, #38157	; 0x950d	; <UNPREDICTABLE>
   12260:	ldmdavs	fp, {r5, r8, r9, ip, sp}
   12264:			; <UNDEFINED> instruction: 0xf8dfb193
   12268:			; <UNDEFINED> instruction: 0xf859350c
   1226c:			; <UNDEFINED> instruction: 0xf9b33003
   12270:	blcs	1e2a8 <fchmod@plt+0x176ec>
   12274:			; <UNDEFINED> instruction: 0xf50ddd0a
   12278:			; <UNDEFINED> instruction: 0xf8df5009
   1227c:	eorcc	r1, r0, ip, asr r5
   12280:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   12284:	stmdavs	r0, {r1, r3, r4, r6, r9, sl, lr}
   12288:			; <UNDEFINED> instruction: 0xffb6f00f
   1228c:	ldmdavs	fp, {r0, r1, r4, r8, r9, fp, ip, pc}
   12290:	ldmibhi	fp!, {r0, r1, r3, r4, r8, ip, sp, pc}^
   12294:			; <UNDEFINED> instruction: 0xf1010698
   12298:			; <UNDEFINED> instruction: 0xf8df8751
   1229c:			; <UNDEFINED> instruction: 0xf8593540
   122a0:	ldmdavs	fp, {r0, r1, ip, sp}
   122a4:			; <UNDEFINED> instruction: 0xf0402b00
   122a8:	ldrb	r8, [r0, -r8, lsr #1]!
   122ac:	strne	pc, [ip, #-2271]	; 0xfffff721
   122b0:	andne	pc, r1, r9, asr r8	; <UNPREDICTABLE>
   122b4:	stmdbcs	r0, {r0, r3, fp, sp, lr}
   122b8:	bichi	pc, r0, r0, asr #32
   122bc:	strne	pc, [r0, #-2271]!	; 0xfffff721
   122c0:	andne	pc, r1, r9, asr r8	; <UNPREDICTABLE>
   122c4:	stmdbcs	r0, {r0, r3, fp, sp, lr}
   122c8:	movthi	pc, #0	; <UNPREDICTABLE>
   122cc:	svcpl	0x0080f5b3
   122d0:			; <UNDEFINED> instruction: 0xf5b3bf18
   122d4:			; <UNDEFINED> instruction: 0xf0404f40
   122d8:	vst2.8	{d8-d11}, [r2 :256], r9
   122dc:			; <UNDEFINED> instruction: 0xf5b34330
   122e0:			; <UNDEFINED> instruction: 0xf0005f00
   122e4:			; <UNDEFINED> instruction: 0xf1ba81b8
   122e8:			; <UNDEFINED> instruction: 0xf0010f00
   122ec:	movwcs	r8, #613	; 0x265
   122f0:	stmib	sp, {sl, sp}^
   122f4:			; <UNDEFINED> instruction: 0xf8df340a
   122f8:			; <UNDEFINED> instruction: 0xf85934b8
   122fc:	ldmdavs	fp, {r0, r1, ip, sp}
   12300:			; <UNDEFINED> instruction: 0xf0012b00
   12304:			; <UNDEFINED> instruction: 0xf50d81ea
   12308:	stcge	3, cr5, [r5], {9}
   1230c:	bls	11ef94 <full_module_path@@Base+0xa5a2c>
   12310:			; <UNDEFINED> instruction: 0x46384659
   12314:	movwls	r6, #10267	; 0x281b
   12318:	movwls	r9, #6919	; 0x1b07
   1231c:	movwls	r9, #2825	; 0xb09
   12320:			; <UNDEFINED> instruction: 0xf7ff4623
   12324:	stcne	8, cr15, [r2], {43}	; 0x2b
   12328:	ldrbthi	pc, [r8], #-1	; <UNPREDICTABLE>
   1232c:	svclt	0x00a82800
   12330:	beq	8e474 <full_module_path@@Base+0x14f0c>
   12334:	bicshi	pc, r1, r1, asr #5
   12338:			; <UNDEFINED> instruction: 0xf9b39b08
   1233c:	blcs	1e3ac <fchmod@plt+0x177f0>
   12340:	ldmib	sp, {r0, r1, r3, r4, r8, sl, fp, ip, lr, pc}^
   12344:	vld4.8	{d0,d2,d4,d6}, [r1], sl
   12348:	bleq	ead4c <full_module_path@@Base+0x717e4>
   1234c:	andeq	pc, pc, #34	; 0x22
   12350:	movwpl	lr, #6723	; 0x1a43
   12354:			; <UNDEFINED> instruction: 0xf89d990a
   12358:			; <UNDEFINED> instruction: 0xf0230028
   1235c:	vrsra.u64	q8, <illegal reg q15.5>, #63
   12360:	movwmi	r2, #41227	; 0xa10b
   12364:	ldrbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   12368:	andcs	r4, r2, r3, lsl #6
   1236c:	movwcs	lr, #2509	; 0x9cd
   12370:	ldmibhi	fp!, {r0, r3, r4, r5, r6, sl, lr}
   12374:			; <UNDEFINED> instruction: 0xf00f465a
   12378:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   1237c:	movwcs	r0, #266	; 0x10a
   12380:	strls	r9, [r3], -r9, lsl #20
   12384:	smlabteq	r0, sp, r9, lr
   12388:	andls	r4, r2, #93323264	; 0x5900000
   1238c:			; <UNDEFINED> instruction: 0x461a4638
   12390:	blx	fe7d0394 <full_module_path@@Base+0xfe756e2c>
   12394:			; <UNDEFINED> instruction: 0xf43f2800
   12398:	strcs	sl, [r0, #-3834]	; 0xfffff106
   1239c:			; <UNDEFINED> instruction: 0x462b4639
   123a0:	ldrbmi	r4, [r8], -sl, lsr #12
   123a4:			; <UNDEFINED> instruction: 0xf7fd9500
   123a8:	blls	210b94 <full_module_path@@Base+0x19762c>
   123ac:			; <UNDEFINED> instruction: 0xf0412b00
   123b0:			; <UNDEFINED> instruction: 0xf50d838c
   123b4:			; <UNDEFINED> instruction: 0x33205309
   123b8:	orrlt	r6, r3, fp, lsl r8
   123bc:			; <UNDEFINED> instruction: 0xf8594bed
   123c0:			; <UNDEFINED> instruction: 0xf9b33003
   123c4:	blcs	1e3fc <fchmod@plt+0x17840>
   123c8:			; <UNDEFINED> instruction: 0xf50ddd09
   123cc:			; <UNDEFINED> instruction: 0xf8df5309
   123d0:			; <UNDEFINED> instruction: 0x465a1418
   123d4:	ldrbtmi	r3, [r9], #-800	; 0xfffffce0
   123d8:			; <UNDEFINED> instruction: 0xf00f6818
   123dc:	blls	512018 <full_module_path@@Base+0x498ab0>
   123e0:	tstlt	fp, fp, lsl r8
   123e4:			; <UNDEFINED> instruction: 0x069b89fb
   123e8:	strbhi	pc, [lr, #257]	; 0x101	; <UNPREDICTABLE>
   123ec:			; <UNDEFINED> instruction: 0xf8594bfb
   123f0:	ldmdavs	fp, {r0, r1, ip, sp}
   123f4:			; <UNDEFINED> instruction: 0xf47f2b01
   123f8:	bmi	ff3bdf28 <full_module_path@@Base+0xff3449c0>
   123fc:			; <UNDEFINED> instruction: 0xf8594bce
   12400:	andls	r2, sl, #2
   12404:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12408:	blls	4b7048 <full_module_path@@Base+0x43dae0>
   1240c:	blcs	2c480 <fchmod@plt+0x258c4>
   12410:	mrcge	4, 2, APSR_nzcv, cr10, cr15, {3}
   12414:	rsbcs	r9, r4, r4, lsl #18
   12418:	blx	ffb4e482 <full_module_path@@Base+0xffad4f1a>
   1241c:			; <UNDEFINED> instruction: 0x069de654
   12420:	blge	fea0fa24 <full_module_path@@Base+0xfe9964bc>
   12424:	movwpl	pc, #38157	; 0x950d	; <UNPREDICTABLE>
   12428:	andpl	pc, r9, #54525952	; 0x3400000
   1242c:	eorcc	r3, r0, #36, 6	; 0x90000000
   12430:	ldrtmi	r9, [r8], -r7, lsl #18
   12434:	ldmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
   12438:			; <UNDEFINED> instruction: 0xf9ccf002
   1243c:	bllt	fe690440 <full_module_path@@Base+0xfe616ed8>
   12440:			; <UNDEFINED> instruction: 0xf8594bb2
   12444:	ldmdavs	fp, {r0, r1, ip, sp}
   12448:	ldmibhi	fp!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}^
   1244c:			; <UNDEFINED> instruction: 0xf53f065a
   12450:	blmi	ff6bded0 <full_module_path@@Base+0xff644968>
   12454:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12458:	ldmdavs	fp, {r3, r8, r9, ip, pc}
   1245c:	svclt	0x00b42b00
   12460:	stmiavc	r0!, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}^
   12464:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   12468:			; <UNDEFINED> instruction: 0xf0003601
   1246c:			; <UNDEFINED> instruction: 0xf1ba8205
   12470:			; <UNDEFINED> instruction: 0xf0400f00
   12474:	blls	274128 <full_module_path@@Base+0x1fabc0>
   12478:	vst2.8	{d6,d8}, [r1 :64], r9
   1247c:			; <UNDEFINED> instruction: 0xf5b34370
   12480:	svclt	0x00084f80
   12484:			; <UNDEFINED> instruction: 0xd01889fd
   12488:	andseq	pc, r0, #69	; 0x45
   1248c:	ldrbmi	fp, [r8], -r9, lsl #5
   12490:			; <UNDEFINED> instruction: 0xf011b292
   12494:	stmdacs	r0, {r0, r1, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}
   12498:	blge	ff80f69c <full_module_path@@Base+0xff796134>
   1249c:			; <UNDEFINED> instruction: 0xf04f9b12
   124a0:	ldmibhi	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp}^
   124a4:	cmplt	r3, fp, lsl r8
   124a8:	ldrbtmi	r4, [fp], #-3024	; 0xfffff430
   124ac:	bcs	2d11c <fchmod@plt+0x26560>
   124b0:	tsthi	sl, #1	; <UNPREDICTABLE>
   124b4:	ldreq	pc, [r0, #-69]	; 0xffffffbb
   124b8:	stfgep	f0, [r6], #-1012	; 0xfffffc0c
   124bc:	stmdbls	r9, {r3, r5, r6, r9, sp}
   124c0:	strtmi	r2, [r0], -r0, lsl #6
   124c4:	tstcc	sl, #196, 18	; 0x310000
   124c8:	orrls	r9, r2, #20, 8	; 0x14000000
   124cc:	svc	0x007ef7f3
   124d0:	andpl	pc, r9, #54525952	; 0x3400000
   124d4:	eorcc	r4, r4, #181248	; 0x2c400
   124d8:			; <UNDEFINED> instruction: 0xf8596812
   124dc:	mrrcne	0, 0, r3, r4, cr3
   124e0:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   124e4:	ldmdavs	fp, {r1, r2, r3, r5, r7, r8, r9, sl}
   124e8:	ldrbthi	pc, [r8], r0, lsl #2	; <UNPREDICTABLE>
   124ec:	blcs	23e48 <fchmod@plt+0x1d28c>
   124f0:	mvnshi	pc, r0
   124f4:			; <UNDEFINED> instruction: 0xf0412d00
   124f8:	blls	1f28b8 <full_module_path@@Base+0x179350>
   124fc:	svclt	0x00142b00
   12500:	movwcs	r4, #1571	; 0x623
   12504:			; <UNDEFINED> instruction: 0xf0412b00
   12508:			; <UNDEFINED> instruction: 0xf1ba8061
   1250c:			; <UNDEFINED> instruction: 0xf0400f00
   12510:	blmi	fe2341ec <full_module_path@@Base+0xfe1bac84>
   12514:			; <UNDEFINED> instruction: 0xf8594625
   12518:	movwls	r3, #40963	; 0xa003
   1251c:	movwcs	r9, #2580	; 0xa14
   12520:			; <UNDEFINED> instruction: 0x46584639
   12524:			; <UNDEFINED> instruction: 0xf7fd9300
   12528:	orrlt	pc, r0, r9, lsr r9	; <UNPREDICTABLE>
   1252c:			; <UNDEFINED> instruction: 0xf8594b91
   12530:			; <UNDEFINED> instruction: 0xf9b33003
   12534:	blcs	1e56c <fchmod@plt+0x179b0>
   12538:			; <UNDEFINED> instruction: 0xf50ddd09
   1253c:			; <UNDEFINED> instruction: 0x33205309
   12540:	blcs	2c5b4 <fchmod@plt+0x259f8>
   12544:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
   12548:			; <UNDEFINED> instruction: 0xf0412d00
   1254c:	blls	23301c <full_module_path@@Base+0x1b9ab4>
   12550:	stmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}^
   12554:	vst2.32	{d8,d10}, [r1 :256], r9
   12558:			; <UNDEFINED> instruction: 0xf5b373e0
   1255c:	andle	r7, r6, r0, ror #31
   12560:	ldrbtmi	r4, [fp], #-2979	; 0xfffff45d
   12564:			; <UNDEFINED> instruction: 0x3094f8d3
   12568:			; <UNDEFINED> instruction: 0xf0412b00
   1256c:	blmi	1e32f14 <full_module_path@@Base+0x1db99ac>
   12570:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12574:			; <UNDEFINED> instruction: 0xf1ba681a
   12578:			; <UNDEFINED> instruction: 0xf0000f00
   1257c:	blmi	fe774348 <full_module_path@@Base+0xfe6fade0>
   12580:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12584:	blcs	2c5f8 <fchmod@plt+0x25a3c>
   12588:	strbhi	pc, [r8, -r0]	; <UNPREDICTABLE>
   1258c:	ldmdbls	r4, {r1, r3, r4, r7, r8, r9, fp, lr}
   12590:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12594:	movwpl	lr, #2515	; 0x9d3
   12598:	subvs	r6, fp, sp
   1259c:			; <UNDEFINED> instruction: 0xf0002a00
   125a0:	stmdami	r7!, {r6, r8, r9, sl, pc}^
   125a4:	ldrbtvc	pc, [lr], #1615	; 0x64f	; <UNPREDICTABLE>
   125a8:			; <UNDEFINED> instruction: 0xf6c34994
   125ac:			; <UNDEFINED> instruction: 0xf8b774ff
   125b0:	bleq	ac25f0 <full_module_path@@Base+0xa49088>
   125b4:	andeq	pc, r0, r9, asr r8	; <UNPREDICTABLE>
   125b8:	andpl	lr, r3, #270336	; 0x42000
   125bc:	rscseq	pc, pc, #34	; 0x22
   125c0:	cmnvs	pc, #587202560	; 0x23000000	; <UNPREDICTABLE>
   125c4:	movweq	pc, #61475	; 0xf023	; <UNPREDICTABLE>
   125c8:	vaddl.u8	<illegal reg q12.5>, d12, d4
   125cc:			; <UNDEFINED> instruction: 0xf8592040
   125d0:	stmdbls	r4, {r0, sp, lr}
   125d4:	vrsubhn.i16	d25, q6, <illegal reg q3.5>
   125d8:	ldrtmi	r3, [r0], #-1536	; 0xfffffa00
   125dc:	stmdavs	r9, {r0, r1, r2, r9, sl, fp, ip, pc}
   125e0:	bne	186c6c0 <full_module_path@@Base+0x17f3158>
   125e4:	strcs	pc, [fp], #-965	; 0xfffffc3b
   125e8:	cdpcs	2, 0, cr11, cr0, cr13, {7}
   125ec:	andcc	fp, r1, r8, lsl pc
   125f0:	bne	26324c <full_module_path@@Base+0x1e9ce4>
   125f4:	bl	1e3288 <full_module_path@@Base+0x169d20>
   125f8:			; <UNDEFINED> instruction: 0xf8470281
   125fc:	subsvs	r3, r5, r1, lsr #32
   12600:	blmi	1365004 <full_module_path@@Base+0x12eba9c>
   12604:			; <UNDEFINED> instruction: 0xf8c2447a
   12608:			; <UNDEFINED> instruction: 0xf8597088
   1260c:	movwls	r3, #57347	; 0xe003
   12610:	bvs	ff70bb80 <full_module_path@@Base+0xff692618>
   12614:			; <UNDEFINED> instruction: 0xf43f2b00
   12618:			; <UNDEFINED> instruction: 0x4638abb6
   1261c:	blx	1f50608 <full_module_path@@Base+0x1ed70a0>
   12620:			; <UNDEFINED> instruction: 0xf47f2800
   12624:	ldr	sl, [r8], #-2992	; 0xfffff450
   12628:			; <UNDEFINED> instruction: 0x465b4a76
   1262c:	andcs	r4, r1, r6, ror r9
   12630:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   12634:	stc2l	0, cr15, [r0, #60]!	; 0x3c
   12638:	blt	fe71063c <full_module_path@@Base+0xfe6970d4>
   1263c:			; <UNDEFINED> instruction: 0xf8594973
   12640:	stmdavs	r9, {r0, ip}
   12644:			; <UNDEFINED> instruction: 0xf43f2900
   12648:			; <UNDEFINED> instruction: 0xf402ae39
   1264c:			; <UNDEFINED> instruction: 0xf5b14130
   12650:			; <UNDEFINED> instruction: 0xf47f5f00
   12654:	ldmibhi	r9!, {r0, r1, r4, r5, r9, sl, fp, sp, pc}^
   12658:	svcvc	0x0090f411
   1265c:	strcc	pc, [r0, #-961]	; 0xfffffc3f
   12660:	movtcs	pc, #961	; 0x3c1	; <UNPREDICTABLE>
   12664:	andle	r4, r5, sp, lsl r4
   12668:			; <UNDEFINED> instruction: 0xf8594b39
   1266c:	ldmdavs	fp, {r0, r1, ip, sp}
   12670:	ldrmi	r3, [sp], #-769	; 0xfffffcff
   12674:			; <UNDEFINED> instruction: 0xf64f4832
   12678:			; <UNDEFINED> instruction: 0xf6c373fe
   1267c:	vst2.<illegal width 64>	{d23-d26}, [pc :256]
   12680:	vmvn.i32	q10, #983040	; 0x000f0000
   12684:			; <UNDEFINED> instruction: 0xf04f040f
   12688:			; <UNDEFINED> instruction: 0xf8590c00
   1268c:			; <UNDEFINED> instruction: 0xf6cf1000
   12690:	strdls	r7, [ip, -r0]
   12694:	stmdavs	r8, {r2, r3, r8, fp, ip, pc}
   12698:	blne	16d8f0c <full_module_path@@Base+0x165f9a4>
   1269c:	addeq	lr, r3, r7, lsl #22
   126a0:	eorcc	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   126a4:	b	12c7ac <full_module_path@@Base+0xb3244>
   126a8:	vld3.8	{d2-d4}, [r3], r3
   126ac:			; <UNDEFINED> instruction: 0xf023637f
   126b0:	sbclt	r0, r5, #1006632960	; 0x3c000000
   126b4:	tstcc	r0, ip, lsl #20
   126b8:	b	10e3370 <full_module_path@@Base+0x1069e08>
   126bc:			; <UNDEFINED> instruction: 0x43215310
   126c0:	tstls	sl, fp, lsl #6
   126c4:	svceq	0x0000f1ba
   126c8:	mrcge	4, 0, APSR_nzcv, cr5, cr15, {3}
   126cc:	ldmdbvs	fp, {r0, r3, r8, r9, fp, ip, pc}
   126d0:	teqmi	r0, r3, lsl #8	; <UNPREDICTABLE>
   126d4:	svcpl	0x0000f5b1
   126d8:	strbcs	fp, [r0], -r8, lsl #30
   126dc:	rsbshi	pc, ip, r1
   126e0:			; <UNDEFINED> instruction: 0x2640465c
   126e4:	bcc	e828 <fchmod@plt+0x7c6c>
   126e8:	svclt	0x0000e626
   126ec:	andeq	r4, r5, r0, ror lr
   126f0:	andeq	r0, r0, ip, lsr #7
   126f4:	andeq	r4, r5, lr, asr lr
   126f8:	andeq	r0, r0, r0, lsr #10
   126fc:	andeq	r0, r0, r8, lsl #11
   12700:	andeq	r0, r0, r0, lsl #11
   12704:	andeq	r4, r3, r6, asr #21
   12708:			; <UNDEFINED> instruction: 0x000006b4
   1270c:	andeq	r0, r0, r0, ror #6
   12710:	andeq	r4, r5, r4, asr #27
   12714:	andeq	r0, r0, r8, lsl #10
   12718:	andeq	pc, r5, r0, lsl r7	; <UNPREDICTABLE>
   1271c:	andeq	pc, r5, lr, asr #13
   12720:	andeq	r0, r0, r4, asr #11
   12724:	muleq	r3, sl, sp
   12728:	andeq	r4, r3, r8, lsr #26
   1272c:	andeq	r4, r3, r0, asr #20
   12730:	andeq	pc, r5, r8, asr #12
   12734:	andeq	r0, r0, ip, lsl #7
   12738:	andeq	r0, r0, ip, asr #7
   1273c:	muleq	r0, ip, r4
   12740:	andeq	r0, r0, r8, lsl #13
   12744:	ldrdeq	r0, [r0], -ip
   12748:	strdeq	r0, [r0], -r8
   1274c:	andeq	r4, r3, r0, lsl r9
   12750:	andeq	r0, r0, ip, asr #11
   12754:	andeq	r0, r0, r8, asr r5
   12758:	andeq	r0, r0, r0, lsl r4
   1275c:	muleq	r0, r4, r3
   12760:	andeq	pc, r5, lr, lsl r5	; <UNPREDICTABLE>
   12764:	andeq	r5, r5, r2, ror r2
   12768:	andeq	lr, r3, r8, lsl r5
   1276c:	andeq	r0, r0, r8, lsr #9
   12770:	andeq	pc, r5, r4, lsr #9
   12774:	andeq	r0, r0, r0, asr #11
   12778:			; <UNDEFINED> instruction: 0x00033bbc
   1277c:	andeq	r4, r3, lr, lsr r8
   12780:	andeq	pc, r5, r2, ror r4	; <UNPREDICTABLE>
   12784:	andeq	r5, r5, ip, asr #3
   12788:	andeq	pc, r5, r6, asr #8
   1278c:	andeq	pc, r5, r8, lsl r4	; <UNPREDICTABLE>
   12790:	strdeq	r0, [r0], -r8
   12794:	andeq	pc, r5, lr, lsr #7
   12798:	andeq	pc, r5, r4, lsl #7
   1279c:	andeq	r0, r0, r8, asr r3
   127a0:	andeq	pc, r5, r8, ror #6
   127a4:	andeq	pc, r5, sl, asr r3	; <UNPREDICTABLE>
   127a8:	ldrdeq	r5, [r5], -ip
   127ac:	andeq	pc, r5, lr, lsl #6
   127b0:	andeq	r0, r0, r4, lsl r4
   127b4:			; <UNDEFINED> instruction: 0x0005f2b6
   127b8:	andeq	r0, r0, r4, asr #12
   127bc:	andeq	r0, r0, ip, lsr r6
   127c0:	andeq	r0, r0, r0, lsl r6
   127c4:	andeq	r0, r0, r8, lsl r6
   127c8:	andeq	r0, r0, r8, ror #7
   127cc:	andeq	pc, r5, lr, ror #2
   127d0:	strdeq	r0, [r0], -r8
   127d4:	strdeq	r0, [r0], -r4
   127d8:	andeq	r4, r3, lr, lsr #9
   127dc:			; <UNDEFINED> instruction: 0x000003b0
   127e0:	muleq	r0, ip, r5
   127e4:	andeq	r4, r3, ip, asr #7
   127e8:	muleq	r3, r6, r1
   127ec:	andeq	lr, r5, lr, lsl #28
   127f0:	andeq	lr, r5, r6, asr sp
   127f4:			; <UNDEFINED> instruction: 0x000003bc
   127f8:	andeq	r0, r0, ip, lsr #9
   127fc:	andeq	r0, r0, r4, lsl #12
   12800:			; <UNDEFINED> instruction: 0x0005ecb4
   12804:	ldrdeq	lr, [r3], -r0
   12808:	andeq	r4, r3, sl, asr #6
   1280c:	andeq	r0, r0, r4, lsr #12
   12810:			; <UNDEFINED> instruction: 0x069989fb
   12814:	ldrbhi	pc, [sp], r0, lsl #2	; <UNPREDICTABLE>
   12818:	ldccc	8, cr15, [r4], {223}	; 0xdf
   1281c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12820:			; <UNDEFINED> instruction: 0x3012f9b3
   12824:			; <UNDEFINED> instruction: 0xf77f2b00
   12828:			; <UNDEFINED> instruction: 0xf8dfa9a4
   1282c:	ldrbtmi	r2, [sl], #-3208	; 0xfffff378
   12830:	blt	10834 <fchmod@plt+0x9c78>
   12834:			; <UNDEFINED> instruction: 0x46384619
   12838:			; <UNDEFINED> instruction: 0xf99af7f9
   1283c:	ldclcc	8, cr15, [r8], #-892	; 0xfffffc84
   12840:	ldclne	8, cr15, [r8], #-892	; 0xfffffc84
   12844:	andseq	pc, pc, #1073741825	; 0x40000001
   12848:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1284c:	strbmi	r9, [r0], -r0
   12850:	ldc2l	0, cr15, [r2], {15}
   12854:	stmiblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12858:	movwpl	pc, #38157	; 0x950d	; <UNPREDICTABLE>
   1285c:	andpl	pc, r9, #54525952	; 0x3400000
   12860:	eorcc	r3, r0, #36, 6	; 0x90000000
   12864:	ldrtmi	r9, [r8], -r7, lsl #18
   12868:	ldmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
   1286c:			; <UNDEFINED> instruction: 0xffb2f001
   12870:			; <UNDEFINED> instruction: 0xf47f2e00
   12874:	ldrb	sl, [r7], r8, ror #19
   12878:	mcrrcc	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
   1287c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12880:			; <UNDEFINED> instruction: 0x079b681b
   12884:	ldmdbge	r5!, {r0, r1, r2, r3, r4, r5, r6, r8, sl, ip, sp, lr, pc}^
   12888:	svceq	0x0000f1ba
   1288c:	blls	286cd8 <full_module_path@@Base+0x20d770>
   12890:	vst2.8	{d6,d8}, [r1 :64], r9
   12894:			; <UNDEFINED> instruction: 0xf5b34370
   12898:			; <UNDEFINED> instruction: 0xf43f4f80
   1289c:			; <UNDEFINED> instruction: 0xf045ac78
   128a0:	addlt	r0, r9, #16, 4
   128a4:	addslt	r4, r2, #88, 12	; 0x5800000
   128a8:			; <UNDEFINED> instruction: 0xf944f011
   128ac:			; <UNDEFINED> instruction: 0xf47f2800
   128b0:	ldmibhi	r9!, {r1, r2, r3, r5, r6, sl, fp, sp, pc}
   128b4:	b	106421c <full_module_path@@Base+0xfeacb4>
   128b8:	vst4.8	{d0,d2,d4,d6}, [r1], r8
   128bc:			; <UNDEFINED> instruction: 0xf00e71e0
   128c0:	stmdacs	r0, {r0, r1, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   128c4:	cfstrdge	mvd15, [r3], #-508	; 0xfffffe04
   128c8:			; <UNDEFINED> instruction: 0xf8df89f9
   128cc:			; <UNDEFINED> instruction: 0xf8df2bf8
   128d0:			; <UNDEFINED> instruction: 0xf0413bf8
   128d4:			; <UNDEFINED> instruction: 0xf7ff0102
   128d8:	blx	feec1024 <full_module_path@@Base+0xfee47abc>
   128dc:	ldmdbeq	fp, {r1, r3, r7, r8, r9, ip, sp, lr, pc}^
   128e0:	blcs	ffa50c64 <full_module_path@@Base+0xff9d76fc>
   128e4:	ldrbtmi	r9, [sl], #-2313	; 0xfffff6f7
   128e8:	stmdbvs	r9, {r3, r4, r5, r7, r8, fp, pc}
   128ec:			; <UNDEFINED> instruction: 0x2090f8d2
   128f0:			; <UNDEFINED> instruction: 0xff24f7fc
   128f4:	ldrb	r8, [sp, #440]!	; 0x1b8
   128f8:			; <UNDEFINED> instruction: 0x46204659
   128fc:	blx	104e92e <full_module_path@@Base+0xfd53c6>
   12900:			; <UNDEFINED> instruction: 0xf43f2800
   12904:			; <UNDEFINED> instruction: 0xf8dfac6b
   12908:			; <UNDEFINED> instruction: 0xf8593ba8
   1290c:			; <UNDEFINED> instruction: 0xf9b33003
   12910:	blcs	1e948 <fchmod@plt+0x17d8c>
   12914:	pushge	{r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}
   12918:	blcc	fed50c9c <full_module_path@@Base+0xfecd7734>
   1291c:			; <UNDEFINED> instruction: 0xf8d3447b
   12920:			; <UNDEFINED> instruction: 0xb12330a0
   12924:	tstcs	r0, r8, lsr r6
   12928:			; <UNDEFINED> instruction: 0xf922f7f9
   1292c:			; <UNDEFINED> instruction: 0xf8df4683
   12930:	strtmi	r1, [r3], -r4, lsr #23
   12934:	andcs	r4, r2, sl, asr r6
   12938:			; <UNDEFINED> instruction: 0xf00f4479
   1293c:			; <UNDEFINED> instruction: 0xf7fffc5d
   12940:	stmdals	r9, {r3, r4, r8, fp, ip, sp, pc}
   12944:	blx	ff0ce9d4 <full_module_path@@Base+0xff05546c>
   12948:	bllt	ff11094c <full_module_path@@Base+0xff0973e4>
   1294c:	svcmi	0x0000f5b3
   12950:			; <UNDEFINED> instruction: 0xf8dfd00d
   12954:			; <UNDEFINED> instruction: 0xf8593b84
   12958:	ldmdavs	fp, {r0, r1, ip, sp}
   1295c:			; <UNDEFINED> instruction: 0xf0002b00
   12960:	vst3.32	{d8,d10,d12}, [r2]!
   12964:			; <UNDEFINED> instruction: 0xf5b24230
   12968:			; <UNDEFINED> instruction: 0xf0405f00
   1296c:			; <UNDEFINED> instruction: 0xf8df8587
   12970:			; <UNDEFINED> instruction: 0xf8593b6c
   12974:	ldmib	r3, {r0, r1, ip, sp}^
   12978:	bcs	1b580 <fchmod@plt+0x149c4>
   1297c:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
   12980:	ldmvs	lr!, {r1, r5, r8, r9, fp, ip, lr, pc}
   12984:	ldmibhi	ip!, {r8, sp}^
   12988:	streq	r4, [r6, #1584]!	; 0x630
   1298c:	smlabteq	lr, sp, r9, lr
   12990:			; <UNDEFINED> instruction: 0xf8dfd514
   12994:	strbteq	r1, [r0], #2892	; 0xb4c
   12998:			; <UNDEFINED> instruction: 0xf8599c0e
   1299c:	stmdavs	r9, {r0, ip}
   129a0:	tsteq	r1, pc, ror #20
   129a4:	orreq	lr, r1, pc, asr #20
   129a8:	stmdbcc	r4, {r3, r6, r8, r9, sl, fp, ip, sp, pc}
   129ac:	tstcs	r0, r8, ror r8
   129b0:	tstls	lr, r1, ror #16
   129b4:	bl	1038df8 <full_module_path@@Base+0xfbf890>
   129b8:	tstls	pc, r1, lsl #2
   129bc:	ldrdeq	lr, [lr, -sp]
   129c0:	orrmi	r4, fp, r2, lsl #5
   129c4:	strbhi	pc, [lr, -r0, asr #5]	; <UNPREDICTABLE>
   129c8:	blcc	650d4c <full_module_path@@Base+0x5d77e4>
   129cc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   129d0:	movwcs	lr, #2515	; 0x9d3
   129d4:			; <UNDEFINED> instruction: 0xf1732a00
   129d8:	blle	8d2de0 <full_module_path@@Base+0x859878>
   129dc:			; <UNDEFINED> instruction: 0x210068be
   129e0:			; <UNDEFINED> instruction: 0x463089fc
   129e4:	stmib	sp, {r1, r2, r5, r7, r8, sl}^
   129e8:	ldrle	r0, [r4, #-270]	; 0xfffffef2
   129ec:	bne	ffc50d70 <full_module_path@@Base+0xffbd7808>
   129f0:	cfstrsls	mvf0, [lr], {224}	; 0xe0
   129f4:	andne	pc, r1, r9, asr r8	; <UNPREDICTABLE>
   129f8:	b	1beca24 <full_module_path@@Base+0x1b734bc>
   129fc:	b	13d2e08 <full_module_path@@Base+0x13598a0>
   12a00:	svclt	0x00480181
   12a04:	ldmdapl	r8!, {r2, r8, fp, ip, sp}^
   12a08:	stmdane	r1!, {r8, sp}^
   12a0c:	stmdbls	pc, {r1, r2, r3, r8, ip, pc}	; <UNPREDICTABLE>
   12a10:	tsteq	r1, r0, asr #22
   12a14:	ldmib	sp, {r0, r1, r2, r3, r8, ip, pc}^
   12a18:	addsmi	r0, r0, #-2147483645	; 0x80000003
   12a1c:	movweq	lr, #15217	; 0x3b71
   12a20:	strbhi	pc, [r1, -r0, asr #5]	; <UNPREDICTABLE>
   12a24:	bcc	ff050da8 <full_module_path@@Base+0xfefd7840>
   12a28:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12a2c:	blcs	2caa0 <fchmod@plt+0x25ee4>
   12a30:	strthi	pc, [r9], -r0, asr #6
   12a34:	svceq	0x0000f1ba
   12a38:	andshi	pc, r1, r1
   12a3c:	bcc	feb50dc0 <full_module_path@@Base+0xfead7858>
   12a40:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12a44:	blcs	2cb18 <fchmod@plt+0x25f5c>
   12a48:	subshi	pc, r5, r1
   12a4c:	blge	19b76ac <full_module_path@@Base+0x193e144>
   12a50:	rsbcs	r9, r8, #147456	; 0x24000
   12a54:	tstls	r4, #24, 12	; 0x1800000
   12a58:	tstls	r5, #136192	; 0x21400
   12a5c:	ldc	7, cr15, [r6], #972	; 0x3cc
   12a60:			; <UNDEFINED> instruction: 0xf8df980a
   12a64:	strcs	r1, [r0, #-2656]	; 0xfffff5a0
   12a68:	bgt	1750dec <full_module_path@@Base+0x16d7884>
   12a6c:	ldmdb	r0, {r2, r3, r5, r9, sl, lr}^
   12a70:			; <UNDEFINED> instruction: 0xf04f230e
   12a74:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp}^
   12a78:			; <UNDEFINED> instruction: 0xf8592318
   12a7c:	stmdbls	r9, {r0}
   12a80:			; <UNDEFINED> instruction: 0xf859900a
   12a84:	andls	r2, lr, #12
   12a88:	tstcs	r8, #3424256	; 0x344000
   12a8c:	tstcs	sl, #3358720	; 0x334000
   12a90:	stmib	sp, {r1, r2, r4, r8, r9, fp, ip, pc}^
   12a94:	pkhbtmi	sl, sl, r6, lsl #18
   12a98:	ldrsbls	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   12a9c:			; <UNDEFINED> instruction: 0x465b461a
   12aa0:	orrpl	pc, r0, pc, asr #8
   12aa4:			; <UNDEFINED> instruction: 0xf0094648
   12aa8:	andcs	pc, r0, #880640	; 0xd7000
   12aac:			; <UNDEFINED> instruction: 0x46484651
   12ab0:	ldc2	7, cr15, [r8, #-984]	; 0xfffffc28
   12ab4:	vmlal.s8	q9, d0, d0
   12ab8:			; <UNDEFINED> instruction: 0xf8da80f7
   12abc:	vst4.8	{d3-d6}, [r3 :64], r0
   12ac0:			; <UNDEFINED> instruction: 0xf5b34370
   12ac4:			; <UNDEFINED> instruction: 0xf0404f00
   12ac8:	stccs	0, cr8, [r1], {239}	; 0xef
   12acc:	sbchi	pc, r8, r0
   12ad0:			; <UNDEFINED> instruction: 0xf0402c02
   12ad4:			; <UNDEFINED> instruction: 0x4652809f
   12ad8:			; <UNDEFINED> instruction: 0x46484639
   12adc:			; <UNDEFINED> instruction: 0xf986f7fe
   12ae0:			; <UNDEFINED> instruction: 0xf0012800
   12ae4:	ldmib	sp, {r0, r2, r3, r4, r5, r8, r9, pc}^
   12ae8:			; <UNDEFINED> instruction: 0xf8dfa916
   12aec:			; <UNDEFINED> instruction: 0xf8593a04
   12af0:	ldmdavs	fp, {r0, r1, ip, sp}
   12af4:			; <UNDEFINED> instruction: 0xf0412b00
   12af8:			; <UNDEFINED> instruction: 0xf8df806d
   12afc:			; <UNDEFINED> instruction: 0xf85939f8
   12b00:			; <UNDEFINED> instruction: 0xf1ba4003
   12b04:	tstle	r1, r0, lsl #30
   12b08:	cmplt	fp, r3, lsr #16
   12b0c:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
   12b10:	ldmib	r3, {r3, r4, r8}^
   12b14:	addmi	r2, fp, #0, 6
   12b18:	addmi	fp, r2, #8, 30
   12b1c:	ldrbthi	pc, [r9], #-1	; <UNPREDICTABLE>
   12b20:			; <UNDEFINED> instruction: 0xf00e4658
   12b24:	stmdacs	r0, {r0, r1, r3, r9, fp, ip, sp, lr, pc}
   12b28:	strhi	pc, [r6], #705	; 0x2c1
   12b2c:	blcs	2cbc0 <fchmod@plt+0x26004>
   12b30:	strhi	pc, [r2, #-1]!
   12b34:	movwcs	r9, #6677	; 0x1a15
   12b38:			; <UNDEFINED> instruction: 0x46384659
   12b3c:			; <UNDEFINED> instruction: 0xf966f01c
   12b40:			; <UNDEFINED> instruction: 0xf0412800
   12b44:			; <UNDEFINED> instruction: 0x260385d8
   12b48:	ldmdavs	fp, {r1, r4, r8, r9, fp, ip, pc}
   12b4c:	cmple	r5, r0, lsl #22
   12b50:	stmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   12b54:			; <UNDEFINED> instruction: 0xf8599a0a
   12b58:			; <UNDEFINED> instruction: 0xf8d23003
   12b5c:	ldmdavs	fp, {pc}
   12b60:			; <UNDEFINED> instruction: 0xf0412b00
   12b64:			; <UNDEFINED> instruction: 0xf50d8056
   12b68:			; <UNDEFINED> instruction: 0x463a5490
   12b6c:			; <UNDEFINED> instruction: 0x46593414
   12b70:			; <UNDEFINED> instruction: 0xf0034620
   12b74:	mcrne	12, 0, pc, cr5, cr7, {1}	; <UNPREDICTABLE>
   12b78:	ldrbthi	pc, [r2], r0, asr #5	; <UNPREDICTABLE>
   12b7c:			; <UNDEFINED> instruction: 0xf04f2200
   12b80:			; <UNDEFINED> instruction: 0x461133ff
   12b84:	movwls	r4, #1568	; 0x620
   12b88:			; <UNDEFINED> instruction: 0xf874f005
   12b8c:	ldmdals	r5, {r0, r1, r3, r4, r5, r7, r8, fp, pc}
   12b90:	strtmi	r4, [r1], -sl, lsr #12
   12b94:			; <UNDEFINED> instruction: 0xff92f009
   12b98:	vmlal.s8	q9, d0, d0
   12b9c:			; <UNDEFINED> instruction: 0xf8df86c4
   12ba0:			; <UNDEFINED> instruction: 0xf859395c
   12ba4:	stmdavs	fp!, {r0, r1, ip, lr}
   12ba8:			; <UNDEFINED> instruction: 0x4658b11b
   12bac:			; <UNDEFINED> instruction: 0xf960f00a
   12bb0:	bls	2a43c4 <full_module_path@@Base+0x22ae5c>
   12bb4:	strtmi	r2, [r1], -r0
   12bb8:	andsvs	r2, r0, r1, lsl #8
   12bbc:	andls	r9, r2, r5, lsl sl
   12bc0:	stmib	sp, {r3, r4, r6, r9, sl, lr}^
   12bc4:			; <UNDEFINED> instruction: 0xf7fd7400
   12bc8:	bls	2d1024 <full_module_path@@Base+0x257abc>
   12bcc:	andhi	pc, r0, r2, asr #17
   12bd0:			; <UNDEFINED> instruction: 0xf0054604
   12bd4:	stccs	8, cr15, [r0], {61}	; 0x3d
   12bd8:	strbhi	pc, [r6], r0	; <UNPREDICTABLE>
   12bdc:	blcs	39800 <fchmod@plt+0x32c44>
   12be0:	ldrhi	pc, [r9], #65	; 0x41
   12be4:	ldmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   12be8:	bvs	6e3ddc <full_module_path@@Base+0x66a874>
   12bec:			; <UNDEFINED> instruction: 0xf0412b00
   12bf0:	blls	4f3db4 <full_module_path@@Base+0x47a84c>
   12bf4:	tstlt	fp, fp, lsl r8
   12bf8:			; <UNDEFINED> instruction: 0x069889fb
   12bfc:	strthi	pc, [sl], #257	; 0x101
   12c00:	stmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   12c04:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12c08:	blcs	6cc7c <file_old_total@@Base+0x39cc>
   12c0c:	blge	fff8fd10 <full_module_path@@Base+0xfff167a8>
   12c10:	blt	16d0c14 <full_module_path@@Base+0x16576ac>
   12c14:			; <UNDEFINED> instruction: 0x46394652
   12c18:			; <UNDEFINED> instruction: 0xf7fe4648
   12c1c:			; <UNDEFINED> instruction: 0x4604fdb9
   12c20:			; <UNDEFINED> instruction: 0x1c6bbb28
   12c24:			; <UNDEFINED> instruction: 0xf856931c
   12c28:	bcs	1acbc <fchmod@plt+0x14100>
   12c2c:	ldrhi	pc, [ip, #-1]!
   12c30:	vst1.16	{d20-d22}, [pc :64], fp
   12c34:	strbmi	r5, [r8], -r0, lsl #3
   12c38:	blx	3cec64 <full_module_path@@Base+0x3556fc>
   12c3c:	ldrbmi	r4, [r1], -r2, lsr #12
   12c40:			; <UNDEFINED> instruction: 0xf7f64648
   12c44:	stmdacs	r0, {r0, r1, r2, r3, r6, sl, fp, ip, sp, lr, pc}
   12c48:	sbcshi	pc, sp, #268435468	; 0x1000000c
   12c4c:			; <UNDEFINED> instruction: 0x3010f8da
   12c50:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   12c54:	svcmi	0x0000f5b3
   12c58:	sbcshi	pc, r5, #65	; 0x41
   12c5c:	ldcls	6, cr4, [ip, #-672]	; 0xfffffd60
   12c60:			; <UNDEFINED> instruction: 0x46394652
   12c64:			; <UNDEFINED> instruction: 0xf7fe4648
   12c68:			; <UNDEFINED> instruction: 0x4604fd93
   12c6c:	strtmi	fp, [r8], r8, lsl #2
   12c70:	strcc	lr, [r1, #-1841]	; 0xfffff8cf
   12c74:	eorcs	pc, r5, r6, asr r8	; <UNPREDICTABLE>
   12c78:			; <UNDEFINED> instruction: 0xf0012a00
   12c7c:	ldrbmi	r8, [fp], -r4, lsr #8
   12c80:	orrpl	pc, r0, pc, asr #8
   12c84:			; <UNDEFINED> instruction: 0xf0094648
   12c88:	strtmi	pc, [r2], -r7, ror #19
   12c8c:			; <UNDEFINED> instruction: 0x46484651
   12c90:	stc2	7, cr15, [r8], #-984	; 0xfffffc28
   12c94:	blle	19cc9c <full_module_path@@Base+0x123734>
   12c98:			; <UNDEFINED> instruction: 0x2010f8da
   12c9c:	rsbsmi	pc, r0, #33554432	; 0x2000000
   12ca0:	svcmi	0x0000f5b2
   12ca4:	strcs	sp, [r1], #-220	; 0xffffff24
   12ca8:			; <UNDEFINED> instruction: 0xf8563501
   12cac:	bcs	1ad48 <fchmod@plt+0x1418c>
   12cb0:	mrcge	4, 7, APSR_nzcv, cr5, cr15, {3}
   12cb4:	ldmdbge	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   12cb8:			; <UNDEFINED> instruction: 0xf0002c00
   12cbc:	strbmi	r8, [r5, #-1935]	; 0xfffff871
   12cc0:	ldcls	0, cr13, [r5, #-64]	; 0xffffffc0
   12cc4:			; <UNDEFINED> instruction: 0xf856465b
   12cc8:	vst4.8	{d18-d21}, [pc :128], r8
   12ccc:	strtmi	r5, [r8], -r0, lsl #3
   12cd0:			; <UNDEFINED> instruction: 0xf9c2f009
   12cd4:	andcs	r9, r0, #147456	; 0x24000
   12cd8:			; <UNDEFINED> instruction: 0xf7f64628
   12cdc:	stmdacs	r0, {r0, r1, sl, fp, ip, sp, lr, pc}
   12ce0:	ldrbhi	pc, [ip, -r0, asr #5]!	; <UNPREDICTABLE>
   12ce4:	svceq	0x0000f1ba
   12ce8:	ldrbhi	pc, [r8, -r0]!	; <UNPREDICTABLE>
   12cec:	svclt	0x00182c01
   12cf0:			; <UNDEFINED> instruction: 0xf47f2602
   12cf4:			; <UNDEFINED> instruction: 0xf1b8af29
   12cf8:			; <UNDEFINED> instruction: 0xf0013fff
   12cfc:	cfldrsls	mvf8, [r5], {165}	; 0xa5
   12d00:			; <UNDEFINED> instruction: 0xf388fa5f
   12d04:	blls	537974 <full_module_path@@Base+0x4be40c>
   12d08:	stmdbls	r9, {r3, r5, r6, r9, sp}
   12d0c:	ldrmi	r2, [r8], -r0, lsl #12
   12d10:	stmib	r3, {r0, r2, r3, r4, r9, sl, lr}^
   12d14:			; <UNDEFINED> instruction: 0x671e661a
   12d18:	bl	1650cec <full_module_path@@Base+0x15d7784>
   12d1c:			; <UNDEFINED> instruction: 0x37dcf8df
   12d20:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12d24:	tstls	r8, #1769472	; 0x1b0000
   12d28:			; <UNDEFINED> instruction: 0xf0002b00
   12d2c:			; <UNDEFINED> instruction: 0x465885b8
   12d30:			; <UNDEFINED> instruction: 0xf89ef00a
   12d34:	andsls	r4, r8, r3, lsl #12
   12d38:			; <UNDEFINED> instruction: 0xf0002800
   12d3c:	cfstr32ge	mvfx8, [lr, #-704]!	; 0xfffffd40
   12d40:			; <UNDEFINED> instruction: 0x46294632
   12d44:	blx	ff3d0d26 <full_module_path@@Base+0xff3577be>
   12d48:	stmdbvs	fp!, {r3, r4, r5, r8, fp, ip, sp, pc}
   12d4c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   12d50:	svcmi	0x0000f5b3
   12d54:	movwhi	pc, #45057	; 0xb001	; <UNPREDICTABLE>
   12d58:	strls	r2, [sp], -r0, lsl #12
   12d5c:	blls	6b85c4 <full_module_path@@Base+0x63f05c>
   12d60:	orreq	pc, r0, #131	; 0x83
   12d64:	vqdmulh.s<illegal width 8>	d18, d1, d2
   12d68:			; <UNDEFINED> instruction: 0xf8df81bb
   12d6c:			; <UNDEFINED> instruction: 0xf859379c
   12d70:	ldmdavs	fp, {r0, r1, ip, sp}
   12d74:	vstmdble	ip!, {d2-d1}
   12d78:			; <UNDEFINED> instruction: 0x210068ba
   12d7c:			; <UNDEFINED> instruction: 0xe00ef8b7
   12d80:	stmib	sp, {r4, r9, sl, lr}^
   12d84:	stmdbls	r9, {r4, r8}
   12d88:	svcvc	0x0000f41e
   12d8c:	movwcs	lr, #51665	; 0xc9d1
   12d90:			; <UNDEFINED> instruction: 0xf8dfd019
   12d94:			; <UNDEFINED> instruction: 0xf41e174c
   12d98:	ldmdals	r0, {r7, r8, r9, sl, fp, ip, lr}
   12d9c:	stceq	0, cr15, [r0], {79}	; 0x4f
   12da0:			; <UNDEFINED> instruction: 0xf06fbf14
   12da4:	strcs	r0, [r0, #-1283]	; 0xfffffafd
   12da8:	andeq	lr, ip, r0, lsl fp
   12dac:			; <UNDEFINED> instruction: 0xf8599010
   12db0:	stmdavs	r9, {r0, ip}
   12db4:	tsteq	r1, pc, ror #20
   12db8:	orreq	lr, r1, r7, lsl #22
   12dbc:	vldrls.16	s10, [r1, #-146]	; 0xffffff6e	; <UNPREDICTABLE>
   12dc0:	streq	lr, [r5, #-2881]	; 0xfffff4bf
   12dc4:	ldmib	sp, {r0, r4, r8, sl, ip, pc}^
   12dc8:	addmi	r0, r2, #16, 2
   12dcc:	vaddw.s8	q2, <illegal reg q8.5>, d11
   12dd0:	blls	633288 <full_module_path@@Base+0x5b9d20>
   12dd4:	blcs	3e294 <fchmod@plt+0x376d8>
   12dd8:	rschi	pc, r8, r1
   12ddc:	strtmi	r9, [r9], -r9, lsl #16
   12de0:	orrcs	r2, r1, #104, 4	; 0x80000006
   12de4:			; <UNDEFINED> instruction: 0xf7f3931a
   12de8:			; <UNDEFINED> instruction: 0xf8dfeaf2
   12dec:			; <UNDEFINED> instruction: 0xf8593720
   12df0:			; <UNDEFINED> instruction: 0xf8d33003
   12df4:	tstls	r0, #0
   12df8:	svceq	0x0000f1ba
   12dfc:	ldrthi	pc, [ip], r0	; <UNPREDICTABLE>
   12e00:			; <UNDEFINED> instruction: 0x270cf8df
   12e04:			; <UNDEFINED> instruction: 0x370cf8df
   12e08:	andne	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   12e0c:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12e10:	ldmdavs	r5, {r0, r1, r3, fp, sp, lr}
   12e14:	beq	18d768 <full_module_path@@Base+0x114200>
   12e18:	ldrthi	pc, [r8], r0, asr #32	; <UNPREDICTABLE>
   12e1c:	usatmi	pc, #24, pc, asr #17	; <UNPREDICTABLE>
   12e20:	blvs	1824018 <full_module_path@@Base+0x17aaab0>
   12e24:	ldrtmi	fp, [r9], -r0, ror #2
   12e28:	stc2l	7, cr15, [r6, #-992]!	; 0xfffffc20
   12e2c:	blle	1dce34 <full_module_path@@Base+0x1638cc>
   12e30:	ldmvs	fp, {r0, r1, r5, r6, r8, r9, fp, sp, lr}
   12e34:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   12e38:			; <UNDEFINED> instruction: 0xf04389d3
   12e3c:	bicshi	r0, r3, r2, lsl #6
   12e40:	ldmdals	r8, {r9, sp}
   12e44:			; <UNDEFINED> instruction: 0xf00e4611
   12e48:			; <UNDEFINED> instruction: 0x1e03f9bb
   12e4c:	bcc	44e674 <full_module_path@@Base+0x3d510c>
   12e50:	adcshi	pc, r8, #268435468	; 0x1000000c
   12e54:	ssatcc	pc, #1, pc, asr #17	; <UNPREDICTABLE>
   12e58:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12e5c:	cmplt	r3, fp, lsl r8
   12e60:	ssatcc	pc, #25, pc, asr #17	; <UNPREDICTABLE>
   12e64:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12e68:	blcs	2cedc <fchmod@plt+0x26320>
   12e6c:	blls	6ca280 <full_module_path@@Base+0x650d18>
   12e70:			; <UNDEFINED> instruction: 0xf0012b80
   12e74:			; <UNDEFINED> instruction: 0xf04f83a7
   12e78:			; <UNDEFINED> instruction: 0xf04f33ff
   12e7c:	cdp	8, 0, cr0, cr8, cr0, {0}
   12e80:			; <UNDEFINED> instruction: 0x46443a90
   12e84:			; <UNDEFINED> instruction: 0xf9b39b08
   12e88:	blcs	9eec8 <full_module_path@@Base+0x25960>
   12e8c:	rscshi	pc, r5, #67108864	; 0x4000000
   12e90:			; <UNDEFINED> instruction: 0xf9b39b08
   12e94:	blcs	5eed4 <_dist_code@@Base+0xc32c>
   12e98:			; <UNDEFINED> instruction: 0xf8dfdd06
   12e9c:	andcs	r1, r2, r4, lsl #13
   12ea0:	ldrbtmi	r9, [r9], #-2564	; 0xfffff5fc
   12ea4:			; <UNDEFINED> instruction: 0xf9a8f00f
   12ea8:			; <UNDEFINED> instruction: 0x3658f8df
   12eac:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12eb0:	blcs	2cf24 <fchmod@plt+0x26368>
   12eb4:	ldrhi	pc, [ip], #-0
   12eb8:			; <UNDEFINED> instruction: 0x2668f8df
   12ebc:			; <UNDEFINED> instruction: 0x3668f8df
   12ec0:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   12ec4:			; <UNDEFINED> instruction: 0xf8d3447b
   12ec8:	ldmdavs	r2, {r2, r3, r4, r7, ip, sp}
   12ecc:			; <UNDEFINED> instruction: 0xf0404313
   12ed0:	blls	4b3f14 <full_module_path@@Base+0x43a9ac>
   12ed4:	blcs	2cf48 <fchmod@plt+0x2638c>
   12ed8:	strhi	pc, [r2], #-0
   12edc:			; <UNDEFINED> instruction: 0x364cf8df
   12ee0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12ee4:	teqlt	fp, fp, lsl r8
   12ee8:			; <UNDEFINED> instruction: 0x3644f8df
   12eec:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12ef0:	blcs	2cf64 <fchmod@plt+0x263a8>
   12ef4:	strhi	pc, [r9], #-704	; 0xfffffd40
   12ef8:	ldmdavs	fp, {r0, r1, r4, r8, r9, fp, ip, pc}
   12efc:	ldmibhi	fp!, {r0, r1, r3, r5, r8, ip, sp, pc}^
   12f00:	svclt	0x00440699
   12f04:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   12f08:			; <UNDEFINED> instruction: 0xf50d81fb
   12f0c:	stmdbls	r4, {r0, r3, r8, r9, ip, lr}
   12f10:	ldmdavs	r8, {r2, r5, r8, r9, ip, sp}
   12f14:			; <UNDEFINED> instruction: 0xf986f01a
   12f18:	movtlt	r9, #47879	; 0xbb07
   12f1c:	vqdmulh.s<illegal width 8>	d25, d8, d12
   12f20:	ldmdavs	fp, {r1, r8}
   12f24:	blls	69db2c <full_module_path@@Base+0x6245c4>
   12f28:			; <UNDEFINED> instruction: 0xf44fbfd8
   12f2c:	blcs	fe023334 <full_module_path@@Base+0xfdfa9dcc>
   12f30:	blcs	fe0c6f4c <full_module_path@@Base+0xfe04d9e4>
   12f34:			; <UNDEFINED> instruction: 0xf441bf94
   12f38:	vst4.8	{d22,d24,d26,d28}, [r1], r0
   12f3c:	smlabtlt	r6, r0, r1, r5
   12f40:	bls	6a0788 <full_module_path@@Base+0x627220>
   12f44:	blls	378f9c <full_module_path@@Base+0x2ffa34>
   12f48:			; <UNDEFINED> instruction: 0xf04f9202
   12f4c:	strdls	r3, [r1, -pc]
   12f50:	andls	r4, r0, r9, lsr r6
   12f54:	ldmdals	r8, {r0, r1, r9, sl, ip, pc}
   12f58:			; <UNDEFINED> instruction: 0xf82ef7fe
   12f5c:	ldmdavs	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
   12f60:			; <UNDEFINED> instruction: 0xf0412b00
   12f64:	blls	2b3048 <full_module_path@@Base+0x239ae0>
   12f68:	blcs	2cfdc <fchmod@plt+0x26420>
   12f6c:	eorhi	pc, sp, r1, asr #32
   12f70:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
   12f74:			; <UNDEFINED> instruction: 0xf0002b00
   12f78:			; <UNDEFINED> instruction: 0xf8df833a
   12f7c:			; <UNDEFINED> instruction: 0xf8593594
   12f80:	ldmdavs	sl, {r0, r1, ip, sp}
   12f84:			; <UNDEFINED> instruction: 0xf0402a00
   12f88:			; <UNDEFINED> instruction: 0xf8df8348
   12f8c:			; <UNDEFINED> instruction: 0xf8593588
   12f90:	ldmdavs	r9, {r0, r1, ip, sp}
   12f94:	tsteq	r1, sl, asr sl
   12f98:	ldrthi	pc, [r3], -r0, asr #32	; <UNPREDICTABLE>
   12f9c:	ldmib	r3, {r0, r3, r8, r9, fp, ip, pc}^
   12fa0:	bcs	5bbd8 <_dist_code@@Base+0x9030>
   12fa4:	movwcs	lr, #18893	; 0x49cd
   12fa8:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
   12fac:	mvnhi	pc, r1, asr #5
   12fb0:	strcs	pc, [r0, #2271]	; 0x8df
   12fb4:	strcc	pc, [r0, #2271]	; 0x8df
   12fb8:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   12fbc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12fc0:			; <UNDEFINED> instruction: 0xf8d36815
   12fc4:	stccs	0, cr12, [r0, #-0]
   12fc8:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r8, ip, lr, pc}^
   12fcc:			; <UNDEFINED> instruction: 0xf6470104
   12fd0:	vmov.i32	d18, #0	; 0x00000000
   12fd4:	movwcs	r0, #519	; 0x207
   12fd8:	orrmi	r4, fp, r2, lsl #5
   12fdc:	subshi	pc, sp, #268435464	; 0x10000008
   12fe0:	stmdals	r5, {r1, r7, fp}
   12fe4:			; <UNDEFINED> instruction: 0xf1bc9905
   12fe8:	b	13d6c64 <full_module_path@@Base+0x135d6fc>
   12fec:	svclt	0x00c803a0
   12ff0:	strcc	pc, [r0, -pc, asr #8]
   12ff4:	addvc	lr, r1, #270336	; 0x42000
   12ff8:			; <UNDEFINED> instruction: 0xf04fbfd8
   12ffc:	tstcs	r1, r0, lsl #14
   13000:	umullsne	r0, lr, r0, r8
   13004:	addvc	lr, r3, r0, asr #20
   13008:	ldrtmi	r0, [r3], -r9, asr #32
   1300c:	b	14a481c <full_module_path@@Base+0x142b2b4>
   13010:	mvnsle	r0, r3
   13014:			; <UNDEFINED> instruction: 0xf08142b9
   13018:	strbmi	r8, [r8], -r7, asr #5
   1301c:	movweq	lr, #6725	; 0x1a45
   13020:	bls	14d79c <full_module_path@@Base+0xd4234>
   13024:	strvs	pc, [r3, -r3, lsl #23]
   13028:	bl	1ea46f4 <full_module_path@@Base+0x1e2b18c>
   1302c:	svclt	0x00b80207
   13030:	b	13e3e6c <full_module_path@@Base+0x136a904>
   13034:	svclt	0x00a80161
   13038:	stmdbcs	r7, {r0, r2, r3, r4, r9, sl, lr}
   1303c:			; <UNDEFINED> instruction: 0xf5b5dcee
   13040:	strmi	r7, [r1], pc, lsr #30
   13044:			; <UNDEFINED> instruction: 0xf44fbfb8
   13048:			; <UNDEFINED> instruction: 0xf8df752f
   1304c:			; <UNDEFINED> instruction: 0xf1bc34f0
   13050:			; <UNDEFINED> instruction: 0xf8590f1a
   13054:			; <UNDEFINED> instruction: 0xf8d33003
   13058:	ldcle	0, cr14, [r1, #-0]
   1305c:	svceq	0x0010f1be
   13060:	ldmib	sp, {r1, r2, r3, r5, ip, lr, pc}^
   13064:	ldmdaeq	r2!, {r2, r8, r9, sl, sp, lr}^
   13068:	b	109725c <full_module_path@@Base+0x101dcf4>
   1306c:	b	14afb90 <full_module_path@@Base+0x1436628>
   13070:			; <UNDEFINED> instruction: 0xf04f0103
   13074:	andle	r0, fp, sl, lsl #2
   13078:	ldmdaeq	r0, {r0, r1, r2, r4, r5, r6, r9, sl, lr}^
   1307c:	b	10171fc <full_module_path@@Base+0xf9dc94>
   13080:	smlabtcc	r2, r3, r0, r7
   13084:			; <UNDEFINED> instruction: 0x46024633
   13088:	andeq	lr, r3, r2, asr sl
   1308c:			; <UNDEFINED> instruction: 0x46bed1f5
   13090:	andle	r1, r7, fp, rrx
   13094:	and	r4, r0, r7, ror r6
   13098:	subsne	fp, fp, r9, lsl r1
   1309c:	mvnscc	pc, r1, lsl #2
   130a0:			; <UNDEFINED> instruction: 0x46bed1fa
   130a4:	tsteq	r8, #1073741868	; 0x4000002c	; <UNPREDICTABLE>
   130a8:	svclt	0x00484677
   130ac:	tsteq	r1, #1073741864	; 0x40000028	; <UNPREDICTABLE>
   130b0:	ldrmi	r1, [lr, #219]	; 0xdb
   130b4:			; <UNDEFINED> instruction: 0x461fbfb8
   130b8:	svclt	0x00a82f10
   130bc:	ssatmi	r2, #31, r0, lsl #14
   130c0:	ldrdeq	lr, [r4, -sp]
   130c4:	strbne	sl, [fp, r6, lsr #28]!
   130c8:	ldrtmi	r4, [r4], sl, lsr #12
   130cc:			; <UNDEFINED> instruction: 0x460f961d
   130d0:			; <UNDEFINED> instruction: 0xf8cc4606
   130d4:			; <UNDEFINED> instruction: 0x46655010
   130d8:	strvs	lr, [r0, -ip, asr #19]
   130dc:	ands	pc, r8, ip, asr #17
   130e0:	blx	1bcf1b0 <full_module_path@@Base+0x1b55c48>
   130e4:	cmnvs	sl, r3, lsl lr
   130e8:	movwcs	fp, #7960	; 0x1f18
   130ec:			; <UNDEFINED> instruction: 0xf14118c6
   130f0:	rscvs	r0, lr, r0, lsl #14
   130f4:			; <UNDEFINED> instruction: 0x463017f3
   130f8:	svclt	0x0008429f
   130fc:			; <UNDEFINED> instruction: 0xf00142b6
   13100:	blls	2337cc <full_module_path@@Base+0x1ba264>
   13104:	rscscc	pc, pc, pc, asr #32
   13108:			; <UNDEFINED> instruction: 0xf9b360e8
   1310c:	blcs	5f14c <_dist_code@@Base+0xc5a4>
   13110:	orrshi	pc, sl, r1, asr #6
   13114:	strbne	r2, [r1, r0, lsl #6]
   13118:			; <UNDEFINED> instruction: 0xf029461a
   1311c:	bls	792ec0 <full_module_path@@Base+0x719958>
   13120:	ldrmi	r2, [r1], -r0, lsl #6
   13124:			; <UNDEFINED> instruction: 0xf8d26956
   13128:	ldmibvs	r7, {r4, sp, pc}
   1312c:			; <UNDEFINED> instruction: 0x4605461a
   13130:	ldrdeq	lr, [r0, -r1]
   13134:			; <UNDEFINED> instruction: 0xff5af029
   13138:	strne	pc, [r4], #-2271	; 0xfffff721
   1313c:	ldrtmi	r4, [r3], -sl, lsr #12
   13140:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   13144:	andls	sl, r2, r0, lsl #14
   13148:			; <UNDEFINED> instruction: 0xf00f2002
   1314c:	blls	7912a8 <full_module_path@@Base+0x717d40>
   13150:	blcs	2d4c4 <fchmod@plt+0x26908>
   13154:	cmnhi	r8, r1, asr #5	; <UNPREDICTABLE>
   13158:	movwpl	pc, #38157	; 0x950d	; <UNPREDICTABLE>
   1315c:			; <UNDEFINED> instruction: 0x3324991d
   13160:			; <UNDEFINED> instruction: 0xf0196818
   13164:	blmi	ffa52a10 <full_module_path@@Base+0xff9d94a8>
   13168:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1316c:	ldmdavs	fp, {r0, r2, r3, r8, r9, ip, pc}
   13170:	vstrle	d2, [r4, #-0]
   13174:	bcc	fe44e9dc <full_module_path@@Base+0xfe3d5474>
   13178:			; <UNDEFINED> instruction: 0xf0013301
   1317c:	ldcls	0, cr8, [sp, #-736]	; 0xfffffd20
   13180:	orrcs	pc, r0, #1325400064	; 0x4f000000
   13184:	beq	44e9ec <full_module_path@@Base+0x3d5484>
   13188:	movwls	r6, #2345	; 0x929
   1318c:	movwcs	lr, #18909	; 0x49dd
   13190:			; <UNDEFINED> instruction: 0xf01f9101
   13194:	stmiavs	fp!, {r0, r1, r3, r4, r7, sl, fp, ip, sp, lr, pc}^
   13198:	vmla.f64	d2, d9, d0
   1319c:	vpmin.u8	d16, d1, d0
   131a0:			; <UNDEFINED> instruction: 0xf50d809f
   131a4:			; <UNDEFINED> instruction: 0xf04f5290
   131a8:	andscc	r0, r4, #0, 20
   131ac:	bhi	44e9e0 <full_module_path@@Base+0x3d5478>
   131b0:	eorsge	pc, r0, sp, asr #17
   131b4:	mcr	6, 0, r4, cr9, cr0, {6}
   131b8:	bmi	ff89dc00 <full_module_path@@Base+0xff824698>
   131bc:	andsge	pc, ip, sp, asr #17
   131c0:	bmi	fe44e9f0 <full_module_path@@Base+0xfe3d5488>
   131c4:			; <UNDEFINED> instruction: 0xf8cd447a
   131c8:			; <UNDEFINED> instruction: 0xf8cdb040
   131cc:	ldrbmi	r9, [r1], ip, asr #32
   131d0:	bcs	44ea00 <full_module_path@@Base+0x3d5498>
   131d4:	blge	14d950 <full_module_path@@Base+0xd43e8>
   131d8:			; <UNDEFINED> instruction: 0xf50de01f
   131dc:	ldrtmi	r5, [r1], -r9, lsl #6
   131e0:	ldmdavs	r8, {r2, r5, r8, r9, ip, sp}
   131e4:	ldc2	0, cr15, [r2, #100]!	; 0x64
   131e8:	vmov.32	r9, d9[0]
   131ec:	ldmibvs	sl, {r4, r7, r9, fp, ip}
   131f0:	movwpl	pc, #38157	; 0x950d	; <UNPREDICTABLE>
   131f4:	ldmdavs	r8, {r2, r5, r8, r9, ip, sp}
   131f8:	mcr2	0, 7, pc, cr6, cr8, {0}	; <UNPREDICTABLE>
   131fc:			; <UNDEFINED> instruction: 0xf1199b1d
   13200:	bls	31560c <full_module_path@@Base+0x29c0a4>
   13204:			; <UNDEFINED> instruction: 0xf14268db
   13208:	andls	r0, ip, #0, 4
   1320c:	vrshl.u8	q10, <illegal reg q5.5>, <illegal reg q0.5>
   13210:	blls	133394 <full_module_path@@Base+0xb9e2c>
   13214:	ldrdhi	pc, [r8], #-141	; 0xffffff73
   13218:	blls	777e3c <full_module_path@@Base+0x6fe8d4>
   1321c:	beq	44ea88 <full_module_path@@Base+0x3d5520>
   13220:	ldmdbvs	sp, {r0, r1, r2, r9, fp, ip, pc}
   13224:	b	13e48d4 <full_module_path@@Base+0x136b36c>
   13228:	strtmi	r7, [lr], -r5, ror #15
   1322c:	movweq	lr, #31611	; 0x7b7b
   13230:	svclt	0x00bc4643
   13234:			; <UNDEFINED> instruction: 0x46554656
   13238:	svclt	0x00b89500
   1323c:			; <UNDEFINED> instruction: 0xf01f17f7
   13240:	blls	21240c <full_module_path@@Base+0x198ea4>
   13244:	beq	1ce134 <full_module_path@@Base+0x154bcc>
   13248:	bleq	20dffc <full_module_path@@Base+0x194a94>
   1324c:	movwls	r1, #18843	; 0x499b
   13250:	movweq	lr, #31560	; 0x7b48
   13254:	mrc	3, 0, r9, cr8, cr2, {0}
   13258:	movwcc	r3, #6800	; 0x1a90
   1325c:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx4
   13260:	mulle	r7, r0, sl
   13264:	strtmi	r4, [r1], -sl, lsr #12
   13268:	stc2l	0, cr15, [r2, #-32]	; 0xffffffe0
   1326c:	ldmdavs	fp, {r0, r2, r3, r8, r9, fp, ip, pc}
   13270:	vstmiale	r3, {d18-d17}
   13274:	strtmi	r4, [r0], -r9, lsr #12
   13278:	ldc2	0, cr15, [r2], #-48	; 0xffffffd0
   1327c:	bcs	fe44eae8 <full_module_path@@Base+0xfe3d5580>
   13280:	strmi	r4, [r6], -r9, lsr #12
   13284:			; <UNDEFINED> instruction: 0xf00c4620
   13288:	blls	25243c <full_module_path@@Base+0x1d8ed4>
   1328c:			; <UNDEFINED> instruction: 0x300ef9b3
   13290:			; <UNDEFINED> instruction: 0xdda22b02
   13294:	stmdbls	ip, {r8, r9, sp}
   13298:			; <UNDEFINED> instruction: 0x4648461a
   1329c:	cdp2	0, 10, cr15, cr6, cr9, {1}
   132a0:	strbmi	r2, [r1], -r0, lsl #6
   132a4:			; <UNDEFINED> instruction: 0x4607461a
   132a8:			; <UNDEFINED> instruction: 0xf0299807
   132ac:	mrc	14, 0, APSR_nzcv, cr10, cr15, {4}
   132b0:			; <UNDEFINED> instruction: 0x463a1a10
   132b4:	strpl	lr, [r0], -sp, asr #19
   132b8:	andcs	r4, r2, r3, lsl #12
   132bc:			; <UNDEFINED> instruction: 0xff9cf00e
   132c0:			; <UNDEFINED> instruction: 0xf8dfe78b
   132c4:	ldrbtmi	sl, [sl], #644	; 0x284
   132c8:	stcllt	7, cr15, [sp, #1016]	; 0x3f8
   132cc:	ldmibhi	sp!, {r1, r4, r8, r9, fp, ip, pc}^
   132d0:	blcs	2d344 <fchmod@plt+0x26788>
   132d4:	ldmge	r1!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   132d8:	stmialt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   132dc:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   132e0:			; <UNDEFINED> instruction: 0xf0002b00
   132e4:	blmi	fe073abc <full_module_path@@Base+0xfdffa554>
   132e8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   132ec:	blcs	2d360 <fchmod@plt+0x267a4>
   132f0:	sbcshi	pc, ip, r0
   132f4:	andpl	pc, r9, #54525952	; 0x3400000
   132f8:	eorcc	r9, r0, #147456	; 0x24000
   132fc:	ldrtmi	sl, [r8], -r5, lsl #23
   13300:	ldmdavs	r2, {r0, r2, r4, r8, r9, ip, pc}
   13304:	ldrbmi	r9, [r9], -r0, lsl #2
   13308:	bls	1f7b18 <full_module_path@@Base+0x17e5b0>
   1330c:	bls	137b18 <full_module_path@@Base+0xbe5b0>
   13310:			; <UNDEFINED> instruction: 0xf834f7fe
   13314:			; <UNDEFINED> instruction: 0xf0001c85
   13318:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r8, r9, pc}
   1331c:	sbchi	pc, r6, r0, asr #5
   13320:			; <UNDEFINED> instruction: 0x26019815
   13324:	strtmi	r9, [r5], -r7, lsl #22
   13328:	svclt	0x00142b00
   1332c:	movwcs	r4, #1571	; 0x623
   13330:	vst4.16	{d27,d29,d31,d33}, [pc :128], fp
   13334:	blls	26493c <full_module_path@@Base+0x1eb3d4>
   13338:	strls	r4, [r1, #-1593]	; 0xfffff9c7
   1333c:	bls	11c744 <full_module_path@@Base+0xa31dc>
   13340:	ldrtmi	r9, [r3], -r0, lsl #6
   13344:	strls	r9, [r2, #-1283]	; 0xfffffafd
   13348:			; <UNDEFINED> instruction: 0xf7fd2501
   1334c:			; <UNDEFINED> instruction: 0xf1bafe35
   13350:	tstle	r5, r0, lsl #30
   13354:			; <UNDEFINED> instruction: 0xf8594b5b
   13358:	movwls	r3, #40963	; 0xa003
   1335c:	blcs	2d3d0 <fchmod@plt+0x26814>
   13360:	ldmge	ip, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   13364:	svclt	0x00042e01
   13368:	tstls	r5, #136192	; 0x21400
   1336c:	ldmge	r6, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   13370:			; <UNDEFINED> instruction: 0x46599815
   13374:	ldc2l	0, cr15, [ip], #-136	; 0xffffff78
   13378:	ldmlt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1337c:	strtmi	r4, [r5], -lr, lsr #12
   13380:			; <UNDEFINED> instruction: 0x465889b9
   13384:	tsteq	r8, r1, asr #20
   13388:			; <UNDEFINED> instruction: 0xfff2f00d
   1338c:	vmlal.s8	q1, d0, d0
   13390:			; <UNDEFINED> instruction: 0xf7f38104
   13394:	stmdavs	r1, {r1, r3, r4, r5, r9, fp, sp, lr, pc}
   13398:	ldmdbcs	r1, {r2, ip, pc}
   1339c:	rscshi	pc, sp, r0
   133a0:			; <UNDEFINED> instruction: 0x1e8b4a6a
   133a4:	movwcs	fp, #7960	; 0x1f18
   133a8:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   133ac:	bcs	2d3fc <fchmod@plt+0x26840>
   133b0:	movwcs	fp, #7944	; 0x1f08
   133b4:			; <UNDEFINED> instruction: 0xf0002b00
   133b8:			; <UNDEFINED> instruction: 0x465880d9
   133bc:			; <UNDEFINED> instruction: 0xf0099104
   133c0:	bmi	191200c <full_module_path@@Base+0x1898aa4>
   133c4:	ldrbtmi	r9, [sl], #-2308	; 0xfffff6fc
   133c8:	andcs	r4, r1, r3, lsl #12
   133cc:	blx	184f40e <full_module_path@@Base+0x17d5ea6>
   133d0:	mcrrlt	7, 15, pc, r3, cr14	; <UNPREDICTABLE>
   133d4:	movwcs	r6, #2082	; 0x822
   133d8:	cdp2	0, 0, cr15, cr8, cr9, {1}
   133dc:	ldreq	pc, [r0], #-263	; 0xfffffef9
   133e0:	ldmdavs	r8!, {r0, r7, r9, sl, lr}^
   133e4:	cdp2	0, 4, cr15, cr4, cr9, {0}
   133e8:	strmi	r2, [r3], -r0, lsl #2
   133ec:			; <UNDEFINED> instruction: 0x461f4638
   133f0:	blx	fefd13da <full_module_path@@Base+0xfef57e72>
   133f4:	strtmi	r4, [r0], -r0, lsl #13
   133f8:	ldmib	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   133fc:			; <UNDEFINED> instruction: 0x46324955
   13400:	andls	pc, r0, sp, asr #17
   13404:	smlsdxls	r1, r9, r4, r4
   13408:	andcs	r1, r2, r3, asr #24
   1340c:			; <UNDEFINED> instruction: 0x462b441c
   13410:	strhi	lr, [r2], #-2509	; 0xfffff633
   13414:	cdp2	0, 15, cr15, cr0, cr14, {0}
   13418:	bllt	feb11418 <full_module_path@@Base+0xfea97eb0>
   1341c:			; <UNDEFINED> instruction: 0xf47f2a00
   13420:	blmi	137d7e4 <full_module_path@@Base+0x130427c>
   13424:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   13428:	blcs	2d49c <fchmod@plt+0x268e0>
   1342c:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   13430:			; <UNDEFINED> instruction: 0xf43f2c00
   13434:	blmi	127d7d0 <full_module_path@@Base+0x1204268>
   13438:			; <UNDEFINED> instruction: 0xf8d3447b
   1343c:	blcs	1f6b4 <fchmod@plt+0x18af8>
   13440:	ldmge	lr, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   13444:			; <UNDEFINED> instruction: 0x06d889fb
   13448:	ldmge	sl, {r0, r1, r2, r3, r4, r5, r8, sl, ip, sp, lr, pc}^
   1344c:			; <UNDEFINED> instruction: 0xf1400759
   13450:	bls	534f94 <full_module_path@@Base+0x4bba2c>
   13454:			; <UNDEFINED> instruction: 0x46394658
   13458:			; <UNDEFINED> instruction: 0xf9e2f7fd
   1345c:	ldmlt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13460:	sbcsle	r2, lr, r0, lsl #20
   13464:			; <UNDEFINED> instruction: 0xf8594b3e
   13468:	ldmdavs	fp, {r0, r1, ip, sp}
   1346c:			; <UNDEFINED> instruction: 0xf43f2b00
   13470:	blls	53d794 <full_module_path@@Base+0x4c422c>
   13474:	movwpl	lr, #2515	; 0x9d3
   13478:	ldmlt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1347c:	ldrbtmi	r4, [fp], #-2873	; 0xfffff4c7
   13480:	ldrdcc	pc, [r0], r3	; <UNPREDICTABLE>
   13484:	ldrtmi	fp, [r8], -r3, lsr #2
   13488:			; <UNDEFINED> instruction: 0xf7f82100
   1348c:			; <UNDEFINED> instruction: 0x4683fb71
   13490:			; <UNDEFINED> instruction: 0x465a4935
   13494:	ldrbtmi	r2, [r9], #-2
   13498:	cdp2	0, 10, cr15, cr14, cr14, {0}
   1349c:	mrclt	7, 3, APSR_nzcv, cr7, cr14, {7}
   134a0:	mrc2	7, 4, pc, cr8, cr6, {7}
   134a4:	eorvc	pc, r4, r6, asr #16
   134a8:	stclt	7, cr15, [r0, #1016]!	; 0x3f8
   134ac:			; <UNDEFINED> instruction: 0xe7394658
   134b0:	andeq	r0, r0, r0, asr #11
   134b4:	ldrdeq	lr, [r3], -r2
   134b8:	andeq	r3, r3, r8, ror #27
   134bc:	strdeq	r3, [r3], -r2
   134c0:	andeq	r0, r0, r0, ror #8
   134c4:	andeq	r0, r0, ip, lsl #7
   134c8:	andeq	r0, r0, ip, asr #7
   134cc:	ldrdeq	lr, [r5], -r2
   134d0:	muleq	r5, ip, r9
   134d4:	ldrdeq	r3, [r3], -r0
   134d8:	ldrdeq	r0, [r0], -r8
   134dc:	ldrdeq	r0, [r0], -r8
   134e0:	andeq	r0, r0, r8, lsl #13
   134e4:	muleq	r0, r4, r5
   134e8:	andeq	r0, r0, r4, lsl #10
   134ec:	andeq	r0, r0, r4, lsl r4
   134f0:	strdeq	r0, [r0], -r4
   134f4:	andeq	r0, r0, r8, lsl #7
   134f8:	andeq	r0, r0, r8, lsl #8
   134fc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   13500:	ldrdeq	lr, [r5], -r0
   13504:			; <UNDEFINED> instruction: 0x000003b0
   13508:	andeq	r0, r0, r0, lsl r5
   1350c:	andeq	r0, r0, ip, lsl #13
   13510:	andeq	r0, r0, r0, lsr #7
   13514:	andeq	r0, r0, r8, lsr #6
   13518:	muleq	r5, r8, r4
   1351c:	andeq	r0, r0, r8, lsr #7
   13520:	andeq	r3, r3, sl, lsl #20
   13524:	andeq	r0, r0, ip, ror #8
   13528:	strdeq	lr, [r5], -r4
   1352c:	andeq	r0, r0, ip, asr #11
   13530:	andeq	r0, r0, r8, ror #10
   13534:	andeq	r0, r0, r8, lsl #9
   13538:	andeq	r0, r0, ip, lsr #8
   1353c:	andeq	r0, r0, ip, lsr r4
   13540:	muleq	r3, r0, r7
   13544:	andeq	r3, r3, ip, ror r7
   13548:	andeq	ip, r3, lr, lsl #30
   1354c:	strdeq	r0, [r0], -r8
   13550:	muleq	r3, r2, r2
   13554:	andeq	r3, r3, r8, lsl r2
   13558:	andeq	r0, r0, r4, lsl #9
   1355c:	andeq	sp, r5, r0, lsl #29
   13560:			; <UNDEFINED> instruction: 0x000003bc
   13564:	andeq	sp, r5, sl, lsr lr
   13568:	andeq	r3, r3, r2, asr #5
   1356c:	ldrbmi	r2, [r8], -r3, lsl #2
   13570:	blx	ffd4f598 <full_module_path@@Base+0xffcd6030>
   13574:	svclt	0x00bc2800
   13578:	ldmdavs	r9, {r2, r8, r9, fp, ip, pc}
   1357c:	svcge	0x001df6ff
   13580:			; <UNDEFINED> instruction: 0x465889b9
   13584:	tsteq	r8, r1, asr #20
   13588:	cdp2	0, 15, cr15, cr2, cr13, {0}
   1358c:	ble	11d594 <full_module_path@@Base+0xa402c>
   13590:	ldmdavs	r9, {r2, r8, r9, fp, ip, pc}
   13594:			; <UNDEFINED> instruction: 0xf47f2911
   13598:			; <UNDEFINED> instruction: 0xf8dfaf10
   1359c:			; <UNDEFINED> instruction: 0xf8593cb0
   135a0:	movwls	r3, #40963	; 0xa003
   135a4:			; <UNDEFINED> instruction: 0xb12b681b
   135a8:	tstle	r3, r1, lsl #28
   135ac:	ldrbmi	sl, [r9], -r5, lsl #17
   135b0:	blx	17cf642 <full_module_path@@Base+0x17560da>
   135b4:			; <UNDEFINED> instruction: 0xf7fe2200
   135b8:			; <UNDEFINED> instruction: 0xf8dfbfb2
   135bc:			; <UNDEFINED> instruction: 0x465a1c94
   135c0:	ldrbtmi	r2, [r9], #-2
   135c4:	cdp2	0, 1, cr15, cr8, cr14, {0}
   135c8:	stcllt	7, cr15, [r5, #-1016]!	; 0xfffffc08
   135cc:			; <UNDEFINED> instruction: 0x462e4658
   135d0:			; <UNDEFINED> instruction: 0xf50de6b1
   135d4:			; <UNDEFINED> instruction: 0xf50d5309
   135d8:			; <UNDEFINED> instruction: 0x33245209
   135dc:	stmdbls	r7, {r5, r9, ip, sp}
   135e0:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
   135e4:			; <UNDEFINED> instruction: 0xf0016812
   135e8:			; <UNDEFINED> instruction: 0xf7fff8f5
   135ec:	blls	501a48 <full_module_path@@Base+0x4884e0>
   135f0:	orrslt	r6, r3, fp, lsl r8
   135f4:			; <UNDEFINED> instruction: 0x069a89fb
   135f8:			; <UNDEFINED> instruction: 0xf50dd50f
   135fc:			; <UNDEFINED> instruction: 0xf04f5309
   13600:			; <UNDEFINED> instruction: 0x332031ff
   13604:	ldrtmi	r9, [r8], -r4, lsl #20
   13608:	tstls	r2, fp, lsl r8
   1360c:	movwls	r4, #5721	; 0x1659
   13610:	movwls	r9, #2823	; 0xb07
   13614:			; <UNDEFINED> instruction: 0xf01b9b09
   13618:	stccs	12, cr15, [r0], {51}	; 0x33
   1361c:	cfldrdge	mvd15, [r4, #-248]	; 0xffffff08
   13620:	vnmls.f64	d9, d8, d10
   13624:	ldmdavs	sp, {r4, r7, r9, fp}
   13628:	bcc	fe44ee90 <full_module_path@@Base+0xfe3d5928>
   1362c:	andle	r3, r1, r1, lsl #6
   13630:	b	fe151604 <full_module_path@@Base+0xfe0d809c>
   13634:	ldmdavs	fp, {r1, r3, r8, r9, fp, ip, pc}
   13638:	movwcs	fp, #2539	; 0x9eb
   1363c:	ldrmi	r4, [sl], -r1, lsr #12
   13640:	strbmi	r9, [r0], -r0, lsl #6
   13644:			; <UNDEFINED> instruction: 0xf8aaf7fc
   13648:	stccc	8, cr15, [r8], {223}	; 0xdf
   1364c:	andsvs	r9, r5, sl, lsl #20
   13650:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   13654:			; <UNDEFINED> instruction: 0x3000f9b3
   13658:	vstrle	d2, [r7, #-0]
   1365c:	blne	ffe519e0 <full_module_path@@Base+0xffdd8478>
   13660:	ldrbmi	r4, [sl], -r3, asr #12
   13664:	ldrbtmi	r2, [r9], #-2
   13668:	stc2l	0, cr15, [r6, #56]	; 0x38
   1366c:			; <UNDEFINED> instruction: 0xf7f64620
   13670:			; <UNDEFINED> instruction: 0xf7fefd41
   13674:	strbmi	fp, [r1], -r9, lsr #26
   13678:			; <UNDEFINED> instruction: 0xf0224658
   1367c:	bls	2d2268 <full_module_path@@Base+0x258d00>
   13680:	andsvs	r2, r3, r0, lsl #6
   13684:			; <UNDEFINED> instruction: 0xf1bae7d9
   13688:			; <UNDEFINED> instruction: 0xf47f0f00
   1368c:	blls	27ddf0 <full_module_path@@Base+0x204888>
   13690:	vst2.8	{d6,d8}, [r1 :64], r9
   13694:			; <UNDEFINED> instruction: 0xf5b34370
   13698:			; <UNDEFINED> instruction: 0xf0004f00
   1369c:			; <UNDEFINED> instruction: 0xf0458121
   136a0:	addlt	r0, r9, #8, 4	; 0x80000000
   136a4:	addslt	r4, r2, #88, 12	; 0x5800000
   136a8:	blx	114f6f0 <full_module_path@@Base+0x10d6188>
   136ac:			; <UNDEFINED> instruction: 0xf47e2800
   136b0:			; <UNDEFINED> instruction: 0xf8dfad6e
   136b4:			; <UNDEFINED> instruction: 0xf8593ba8
   136b8:	ldmdavs	r3!, {r0, r1, sp, lr}
   136bc:			; <UNDEFINED> instruction: 0xf0002b00
   136c0:	andcs	r8, r2, #1610612737	; 0x60000001
   136c4:	bcc	f808 <fchmod@plt+0x8c4c>
   136c8:			; <UNDEFINED> instruction: 0xf7ff920d
   136cc:			; <UNDEFINED> instruction: 0xf04fb9bf
   136d0:			; <UNDEFINED> instruction: 0xf7ff35ff
   136d4:	strtmi	fp, [lr], -r5, lsl #18
   136d8:	ldrbmi	lr, [ip], -r5, lsl #12
   136dc:	mcrlt	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
   136e0:	movwpl	pc, #38157	; 0x950d	; <UNPREDICTABLE>
   136e4:	stmdals	r4, {r0, r1, r2, r8, fp, ip, pc}
   136e8:	ldmdavs	sl, {r5, r8, r9, ip, sp}
   136ec:	mrc2	0, 3, pc, cr10, cr8, {0}
   136f0:	blcc	1b51a74 <full_module_path@@Base+0x1ad850c>
   136f4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   136f8:	blcs	2d76c <fchmod@plt+0x26bb0>
   136fc:	blge	fff50800 <full_module_path@@Base+0xffed7298>
   13700:	ldmdavs	fp, {r1, r4, r8, r9, fp, ip, pc}
   13704:			; <UNDEFINED> instruction: 0xf47f2b00
   13708:			; <UNDEFINED> instruction: 0xf8dfabef
   1370c:			; <UNDEFINED> instruction: 0xf8593b58
   13710:	ldmdavs	sl, {r0, r1, ip, sp}
   13714:	movwcc	r6, #6995	; 0x1b53
   13718:			; <UNDEFINED> instruction: 0xf7ff6353
   1371c:			; <UNDEFINED> instruction: 0xf89abbed
   13720:	blcs	1f72c <fchmod@plt+0x18b70>
   13724:	blge	ff550824 <full_module_path@@Base+0xff4d72bc>
   13728:	bllt	fee51728 <full_module_path@@Base+0xfedd81c0>
   1372c:	ldrbmi	r9, [r0], -r9, lsl #18
   13730:	cdp2	0, 9, cr15, cr0, cr13, {0}
   13734:			; <UNDEFINED> instruction: 0xf6be2800
   13738:	blls	4be6a4 <full_module_path@@Base+0x44513c>
   1373c:	blcs	2d7b0 <fchmod@plt+0x26bf4>
   13740:	blge	890940 <full_module_path@@Base+0x8173d8>
   13744:	ldrbmi	r2, [r8], -r3, lsl #2
   13748:	blx	24f770 <full_module_path@@Base+0x1d6208>
   1374c:			; <UNDEFINED> instruction: 0xf6be2800
   13750:			; <UNDEFINED> instruction: 0xf7f3abcd
   13754:	stmdavs	r1, {r1, r3, r4, r6, fp, sp, lr, pc}
   13758:	tstls	sp, r0, asr r6
   1375c:			; <UNDEFINED> instruction: 0xf942f009
   13760:	blcs	151ae4 <full_module_path@@Base+0xd857c>
   13764:	ldrbtmi	r9, [sl], #-2317	; 0xfffff6f3
   13768:	andcs	r4, r1, r3, lsl #12
   1376c:			; <UNDEFINED> instruction: 0xf990f00e
   13770:	bllt	fef51770 <full_module_path@@Base+0xfeed8208>
   13774:	bcc	ff951af8 <full_module_path@@Base+0xff8d8590>
   13778:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1377c:	biclt	r6, r3, fp, lsl r8
   13780:	movwpl	pc, #38157	; 0x950d	; <UNPREDICTABLE>
   13784:			; <UNDEFINED> instruction: 0x3320ad85
   13788:	ldrbmi	r9, [r9], -r4, lsl #20
   1378c:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
   13790:	blls	1f83a0 <full_module_path@@Base+0x17ee38>
   13794:	blls	2783a0 <full_module_path@@Base+0x1fee38>
   13798:	strtmi	r9, [fp], -r0, lsl #6
   1379c:	stc2l	7, cr15, [lr, #1012]!	; 0x3f4
   137a0:			; <UNDEFINED> instruction: 0xf0001c83
   137a4:	stmdacs	r0, {r2, r3, r4, sl, pc}
   137a8:			; <UNDEFINED> instruction: 0xf04fbfa8
   137ac:			; <UNDEFINED> instruction: 0xf6be0a01
   137b0:	ldrbmi	sl, [sp], -r3, lsr #26
   137b4:	stclt	7, cr15, [r0, #-1016]!	; 0xfffffc08
   137b8:	ldmdbvs	fp, {r0, r3, r8, r9, fp, ip, pc}
   137bc:	cmnmi	r0, r3, lsl #8	; <UNPREDICTABLE>
   137c0:	svcmi	0x0040f5b1
   137c4:			; <UNDEFINED> instruction: 0xf5b1bf18
   137c8:			; <UNDEFINED> instruction: 0xf0405f80
   137cc:	strcs	r8, [r0], fp, asr #3
   137d0:	mrscs	r2, (UNDEF: 0)
   137d4:	smlabteq	sl, sp, r9, lr
   137d8:			; <UNDEFINED> instruction: 0xf412405a
   137dc:			; <UNDEFINED> instruction: 0xf0404f70
   137e0:	vst4.32	{d8,d10,d12,d14}, [r3 :256], ip
   137e4:			; <UNDEFINED> instruction: 0xf5b34370
   137e8:	svclt	0x00185f80
   137ec:	svcmi	0x0040f5b3
   137f0:	strcs	fp, [r1, #-3852]	; 0xfffff0f4
   137f4:	andle	r2, fp, r0, lsl #10
   137f8:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
   137fc:	ldmib	r3, {r1, r3, r8}^
   13800:	addmi	r2, fp, #8, 6	; 0x20000000
   13804:	addmi	fp, r2, #14, 30	; 0x38
   13808:	ldrbmi	r4, [ip], -sl, lsr #13
   1380c:	cfldrsge	mvf15, [r4, #504]	; 0x1f8
   13810:	bmi	1651b94 <full_module_path@@Base+0x15d862c>
   13814:	bls	25c41c <full_module_path@@Base+0x1e2eb4>
   13818:	ldrbtmi	r4, [ip], #-1593	; 0xfffff9c7
   1381c:	bvs	925184 <full_module_path@@Base+0x8abc1c>
   13820:			; <UNDEFINED> instruction: 0xf7fb9400
   13824:	blls	213718 <full_module_path@@Base+0x19a1b0>
   13828:			; <UNDEFINED> instruction: 0xf0402b00
   1382c:	blls	4f4dcc <full_module_path@@Base+0x47b864>
   13830:	blcs	2d8a4 <fchmod@plt+0x26ce8>
   13834:	cfldrdge	mvd15, [sl, #248]	; 0xf8
   13838:			; <UNDEFINED> instruction: 0x069989fb
   1383c:	cfldr64ge	mvdx15, [r6, #504]	; 0x1f8
   13840:	movwpl	pc, #38157	; 0x950d	; <UNPREDICTABLE>
   13844:	rscscc	pc, pc, #79	; 0x4f
   13848:	ldrbmi	r3, [r9], -r0, lsr #6
   1384c:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
   13850:	bls	138060 <full_module_path@@Base+0xbeaf8>
   13854:	blls	1f8460 <full_module_path@@Base+0x17eef8>
   13858:	blls	278460 <full_module_path@@Base+0x1feef8>
   1385c:	blx	44f8d2 <full_module_path@@Base+0x3d636a>
   13860:	stcllt	7, cr15, [r4, #1016]	; 0x3f8
   13864:	stmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   13868:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1386c:			; <UNDEFINED> instruction: 0x3012f9b3
   13870:			; <UNDEFINED> instruction: 0xf77e2b00
   13874:			; <UNDEFINED> instruction: 0xf8dfac8c
   13878:	ldrbtmi	r3, [fp], #-2552	; 0xfffff608
   1387c:	ldrdcc	pc, [r0], r3	; <UNPREDICTABLE>
   13880:	ldrtmi	fp, [r8], -r3, lsr #2
   13884:			; <UNDEFINED> instruction: 0xf7f82100
   13888:			; <UNDEFINED> instruction: 0x4683f973
   1388c:	stmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   13890:	andcs	r4, r2, sl, asr r6
   13894:			; <UNDEFINED> instruction: 0xf00e4479
   13898:			; <UNDEFINED> instruction: 0xf7fefcaf
   1389c:			; <UNDEFINED> instruction: 0x461ebc78
   138a0:			; <UNDEFINED> instruction: 0xf7ff930d
   138a4:			; <UNDEFINED> instruction: 0xf8dfba5c
   138a8:			; <UNDEFINED> instruction: 0xf85939ac
   138ac:			; <UNDEFINED> instruction: 0xf9b33003
   138b0:	blcs	1f900 <fchmod@plt+0x18d44>
   138b4:	stclge	7, cr15, [fp], #-504	; 0xfffffe08
   138b8:	ldmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   138bc:			; <UNDEFINED> instruction: 0xf8d3447b
   138c0:			; <UNDEFINED> instruction: 0xb12330a0
   138c4:	tstcs	r0, r8, lsr r6
   138c8:			; <UNDEFINED> instruction: 0xf952f7f8
   138cc:			; <UNDEFINED> instruction: 0xf8df4683
   138d0:	ldrbmi	r1, [sl], -ip, lsr #19
   138d4:	ldrbtmi	r2, [r9], #-2
   138d8:	stc2	0, cr15, [lr], {14}
   138dc:	mrrclt	7, 15, pc, r7, cr14	; <UNPREDICTABLE>
   138e0:	ldmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   138e4:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   138e8:	blcs	2d9bc <fchmod@plt+0x26e00>
   138ec:			; <UNDEFINED> instruction: 0x83a3f000
   138f0:	stmibcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   138f4:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   138f8:	ldrdge	pc, [r0], -r2
   138fc:	svceq	0x0000f1ba
   13900:	stmiage	r4!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
   13904:	stmdbcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   13908:	orrcs	sl, r0, r6, ror #22
   1390c:	tstls	sl, r4, lsl r3
   13910:			; <UNDEFINED> instruction: 0xf859465c
   13914:			; <UNDEFINED> instruction: 0xf8df2002
   13918:	andls	r3, sl, #108, 18	; 0x1b0000
   1391c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   13920:			; <UNDEFINED> instruction: 0xf7ff930e
   13924:			; <UNDEFINED> instruction: 0xf8dfb9f0
   13928:			; <UNDEFINED> instruction: 0xf859392c
   1392c:			; <UNDEFINED> instruction: 0xf9b33003
   13930:	blcs	1f940 <fchmod@plt+0x18d84>
   13934:			; <UNDEFINED> instruction: 0xf7f2dd0f
   13938:	stmdavs	r1, {r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   1393c:	tstls	r6, r5, lsl r8
   13940:			; <UNDEFINED> instruction: 0xf850f009
   13944:	stmdbcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   13948:	ldrbtmi	r9, [sl], #-2326	; 0xfffff6ea
   1394c:	strmi	r9, [r3], -r0, lsl #8
   13950:			; <UNDEFINED> instruction: 0xf00e2002
   13954:			; <UNDEFINED> instruction: 0x4620f89d
   13958:	stc	7, cr15, [r0, #968]!	; 0x3c8
   1395c:			; <UNDEFINED> instruction: 0xf978f004
   13960:	stmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   13964:	andpl	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   13968:	svceq	0x0000f1ba
   1396c:	teqhi	sl, r0	; <UNPREDICTABLE>
   13970:	rsbcs	r9, r8, #20, 24	; 0x1400
   13974:	movwcs	r9, #2313	; 0x909
   13978:	stmib	r4, {r5, r9, sl, lr}^
   1397c:			; <UNDEFINED> instruction: 0x6723331a
   13980:	stc	7, cr15, [r4, #-968]!	; 0xfffffc38
   13984:	cmplt	r3, fp, lsr #16
   13988:			; <UNDEFINED> instruction: 0xf0094658
   1398c:	andsls	pc, r8, r1, ror sl	; <UNPREDICTABLE>
   13990:	stfged	f3, [lr, #-160]!	; 0xffffff60
   13994:	strtmi	r2, [r9], -r0, lsl #4
   13998:	stc2	7, cr15, [r4, #980]!	; 0x3d4
   1399c:			; <UNDEFINED> instruction: 0xf1bab350
   139a0:			; <UNDEFINED> instruction: 0xf0000f00
   139a4:	orrcs	r8, r0, #1409286146	; 0x54000002
   139a8:	rsblt	pc, r0, sp, asr #17
   139ac:			; <UNDEFINED> instruction: 0xf8df931a
   139b0:			; <UNDEFINED> instruction: 0xf85938e0
   139b4:			; <UNDEFINED> instruction: 0xf8d88003
   139b8:	blcs	1f9c0 <fchmod@plt+0x18e04>
   139bc:	teqhi	pc, r0, asr #32	; <UNPREDICTABLE>
   139c0:	ldmdavs	fp, {r0, r1, r4, r8, r9, fp, ip, pc}
   139c4:	ldmibhi	fp!, {r0, r1, r3, r5, r8, ip, sp, pc}^
   139c8:	moveq	pc, #3
   139cc:			; <UNDEFINED> instruction: 0xf0002b20
   139d0:	cfstrsls	mvf8, [sp], {6}
   139d4:			; <UNDEFINED> instruction: 0xf0002c02
   139d8:	ldrbmi	r8, [r8], -sp, lsr #1
   139dc:			; <UNDEFINED> instruction: 0xf802f009
   139e0:	ldmcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   139e4:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
   139e8:	andcs	r4, r1, r3, lsl #12
   139ec:			; <UNDEFINED> instruction: 0xf850f00e
   139f0:	bllt	1ad19f0 <full_module_path@@Base+0x1a58488>
   139f4:	vst2.8	{d6,d8}, [r3 :128], fp
   139f8:			; <UNDEFINED> instruction: 0xf5b34370
   139fc:			; <UNDEFINED> instruction: 0xf0404f00
   13a00:			; <UNDEFINED> instruction: 0xf1ba86b7
   13a04:			; <UNDEFINED> instruction: 0xf0000f00
   13a08:	strmi	r8, [r6], -pc, lsr #9
   13a0c:	eorsge	pc, r4, sp, asr #17
   13a10:	stmiblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13a14:	svceq	0x0000f1ba
   13a18:	adchi	pc, sp, #64	; 0x40
   13a1c:	stmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   13a20:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   13a24:	ldmdavs	fp, {r1, r3, r8, r9, ip, pc}
   13a28:			; <UNDEFINED> instruction: 0xf0402b00
   13a2c:			; <UNDEFINED> instruction: 0xf50d83d0
   13a30:	strtmi	r5, [r5], -r9, lsl #6
   13a34:			; <UNDEFINED> instruction: 0xf8c33320
   13a38:			; <UNDEFINED> instruction: 0xf7fea000
   13a3c:			; <UNDEFINED> instruction: 0xf441bd6f
   13a40:	ldrbmi	r7, [r8], -r0, ror #3
   13a44:	blx	ffb4fa82 <full_module_path@@Base+0xffad651a>
   13a48:	vmlal.s8	q9, d0, d0
   13a4c:			; <UNDEFINED> instruction: 0xf8df83b1
   13a50:	andcs	r3, r1, #72, 16	; 0x480000
   13a54:			; <UNDEFINED> instruction: 0xf8c3447b
   13a58:			; <UNDEFINED> instruction: 0xf7fe2098
   13a5c:	ldmibhi	fp!, {r3, r7, r8, sl, fp, ip, sp, pc}^
   13a60:	ldrbeq	r9, [lr], #2569	; 0xa09
   13a64:			; <UNDEFINED> instruction: 0x0114e9d2
   13a68:	usaxmi	fp, r3, r8
   13a6c:	strle	r6, [r9, #-2170]	; 0xfffff786
   13a70:	stmdami	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   13a74:	movtmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   13a78:	andmi	pc, r4, r9, asr r8	; <UNPREDICTABLE>
   13a7c:	blne	6edb14 <full_module_path@@Base+0x6745ac>
   13a80:	eorcc	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   13a84:	blx	5cfab2 <full_module_path@@Base+0x55654a>
   13a88:			; <UNDEFINED> instruction: 0xf77f2800
   13a8c:			; <UNDEFINED> instruction: 0xf8dfae00
   13a90:			; <UNDEFINED> instruction: 0xf85937c4
   13a94:			; <UNDEFINED> instruction: 0xf9b33003
   13a98:	blcs	1fae8 <fchmod@plt+0x18f2c>
   13a9c:	bge	fff1189c <full_module_path@@Base+0xffe98334>
   13aa0:	ubfxne	pc, pc, #17, #29
   13aa4:	andcs	r4, r2, sl, asr r6
   13aa8:			; <UNDEFINED> instruction: 0xf00e4479
   13aac:			; <UNDEFINED> instruction: 0xf7fefba5
   13ab0:			; <UNDEFINED> instruction: 0xf50dbaf2
   13ab4:			; <UNDEFINED> instruction: 0xf8df5309
   13ab8:	ldrbmi	r1, [sl], -ip, ror #15
   13abc:	ldrbtmi	r3, [r9], #-800	; 0xfffffce0
   13ac0:			; <UNDEFINED> instruction: 0xf00e6818
   13ac4:			; <UNDEFINED> instruction: 0xf7fefb99
   13ac8:	bls	282fd8 <full_module_path@@Base+0x209a70>
   13acc:	tsteq	r2, r4, asr #4	; <UNPREDICTABLE>
   13ad0:	tstls	r1, r3, asr r6
   13ad4:	ldrtmi	r4, [r9], -r0, lsr #12
   13ad8:	strls	r9, [r3, #-512]	; 0xfffffe00
   13adc:	strls	r9, [r2, #-2564]	; 0xfffff5fc
   13ae0:	blx	1ad1adc <full_module_path@@Base+0x1a58574>
   13ae4:	stcllt	7, cr15, [r5], #-1016	; 0xfffffc08
   13ae8:			; <UNDEFINED> instruction: 0xf7fe631f
   13aec:			; <UNDEFINED> instruction: 0xf04fbce3
   13af0:	movwcs	r3, #11007	; 0x2aff
   13af4:	stclge	3, cr9, [r6], #-52	; 0xffffffcc
   13af8:	stmdbls	r9, {r3, r5, r6, r9, sp}
   13afc:	strtmi	r2, [r0], -r0, lsl #6
   13b00:	orrcc	lr, r0, #3358720	; 0x334000
   13b04:	strtmi	r9, [r5], -r2, lsl #7
   13b08:			; <UNDEFINED> instruction: 0xf7f29414
   13b0c:			; <UNDEFINED> instruction: 0xf8dfec60
   13b10:			; <UNDEFINED> instruction: 0xf8df377c
   13b14:			; <UNDEFINED> instruction: 0xf8592738
   13b18:	ldmdavs	fp, {r0, r1, ip, sp}
   13b1c:			; <UNDEFINED> instruction: 0xf0002b00
   13b20:			; <UNDEFINED> instruction: 0xf8598248
   13b24:			; <UNDEFINED> instruction: 0xf8df2002
   13b28:	andls	r3, sl, #92, 14	; 0x1700000
   13b2c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   13b30:	str	r9, [r9, -lr, lsl #6]!
   13b34:			; <UNDEFINED> instruction: 0x3770f8df
   13b38:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   13b3c:	rscscc	pc, pc, #79	; 0x4f
   13b40:	cfmadd32	mvax2, mvfx4, mvfx8, mvfx4
   13b44:			; <UNDEFINED> instruction: 0x46462a90
   13b48:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   13b4c:	bcs	44f374 <full_module_path@@Base+0x3d5e0c>
   13b50:	eorsge	pc, r4, sp, asr #17
   13b54:			; <UNDEFINED> instruction: 0xf7ff9310
   13b58:	ldrbmi	fp, [ip], -r7, lsr #19
   13b5c:	beq	4fca0 <_IO_stdin_used@@Base+0xa428>
   13b60:	bllt	ffad1b60 <full_module_path@@Base+0xffa585f8>
   13b64:	movwcs	r2, #512	; 0x200
   13b68:	pkhtbcs	r4, r0, ip, asr #12
   13b6c:	bcc	fcb0 <fchmod@plt+0x90f4>
   13b70:	movwcs	lr, #43469	; 0xa9cd
   13b74:	bllt	ff851b74 <full_module_path@@Base+0xff7d860c>
   13b78:	mvnscc	pc, #79	; 0x4f
   13b7c:	mcr	6, 0, r4, cr8, cr0, {6}
   13b80:			; <UNDEFINED> instruction: 0x46543a90
   13b84:	bcc	44f3ac <full_module_path@@Base+0x3d5e44>
   13b88:	stmiblt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13b8c:			; <UNDEFINED> instruction: 0x371cf8df
   13b90:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   13b94:	ldrdge	pc, [r0], -r3
   13b98:	svceq	0x0000f1ba
   13b9c:			; <UNDEFINED> instruction: 0xf8dfd0ec
   13ba0:			; <UNDEFINED> instruction: 0xf8593710
   13ba4:	ldmdavs	sp, {r0, r1, ip, sp}
   13ba8:	vstrcs	d9, [r0, #-104]	; 0xffffff98
   13bac:	strcs	fp, [r0, #-4052]	; 0xfffff02c
   13bb0:	blcs	fe01cfbc <full_module_path@@Base+0xfdfa3a54>
   13bb4:	strcs	fp, [r0, #-3864]	; 0xfffff0e8
   13bb8:			; <UNDEFINED> instruction: 0xf0402d00
   13bbc:			; <UNDEFINED> instruction: 0xf04f83ab
   13bc0:			; <UNDEFINED> instruction: 0x46aa33ff
   13bc4:	bcc	fe44f3ec <full_module_path@@Base+0xfe3d5e84>
   13bc8:	cfmadd32	mvax5, mvfx4, mvfx8, mvfx8
   13bcc:			; <UNDEFINED> instruction: 0x462c3a10
   13bd0:	stmdblt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13bd4:	svceq	0x0000f1ba
   13bd8:	svcge	0x00b5f47e
   13bdc:	ssatcc	pc, #13, pc, asr #17	; <UNPREDICTABLE>
   13be0:	andpl	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   13be4:	rsbcs	r9, r8, #20, 22	; 0x5000
   13be8:			; <UNDEFINED> instruction: 0x0118e9dd
   13bec:	smlabteq	r0, r3, r9, lr
   13bf0:	ldmib	sp, {r0, r3, r4, r9, sl, lr}^
   13bf4:	stmdals	r9, {r1, r3, r4, sl, ip, sp}
   13bf8:	ldrcc	lr, [r8], #-2497	; 0xfffff63f
   13bfc:	bl	ff9d1bcc <full_module_path@@Base+0xff958664>
   13c00:			; <UNDEFINED> instruction: 0xf50de6b6
   13c04:	ldrmi	r5, [r1], -r9, lsl #6
   13c08:	ldmdavs	r8, {r2, r5, r8, r9, ip, sp}
   13c0c:			; <UNDEFINED> instruction: 0xf8d4f019
   13c10:	ldrbmi	lr, [ip], -r3, lsl #10
   13c14:	ldrbcc	pc, [pc, #79]!	; 13c6b <fchmod@plt+0xd0af>	; <UNPREDICTABLE>
   13c18:	svclt	0x00b0f7fe
   13c1c:			; <UNDEFINED> instruction: 0x3660f8df
   13c20:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   13c24:	blcs	2dc98 <fchmod@plt+0x270dc>
   13c28:	bge	fec90d28 <full_module_path@@Base+0xfec177c0>
   13c2c:	andpl	pc, r9, #54525952	; 0x3400000
   13c30:	eorcc	r2, r0, #0, 6
   13c34:	movwls	r4, #30300	; 0x765c
   13c38:			; <UNDEFINED> instruction: 0xf7fe6013
   13c3c:			; <UNDEFINED> instruction: 0xf107bb7d
   13c40:	bge	994888 <full_module_path@@Base+0x91b320>
   13c44:	andsls	sl, sp, #9472	; 0x2500
   13c48:			; <UNDEFINED> instruction: 0x461d4618
   13c4c:	bcc	44f474 <full_module_path@@Base+0x3d5f0c>
   13c50:			; <UNDEFINED> instruction: 0xf7f29420
   13c54:			; <UNDEFINED> instruction: 0x4622edb2
   13c58:	cfmadd32	mvax0, mvfx4, mvfx8, mvfx1
   13c5c:			; <UNDEFINED> instruction: 0x46280a90
   13c60:	blx	164fc8c <full_module_path@@Base+0x15d6724>
   13c64:	ldrdcc	pc, [r0], -r8
   13c68:	vmla.f64	d2, d9, d0
   13c6c:			; <UNDEFINED> instruction: 0xf77f0a10
   13c70:			; <UNDEFINED> instruction: 0xf8dfaea7
   13c74:	vst1.16	{d19-d21}, [pc], r0
   13c78:			; <UNDEFINED> instruction: 0xf6cf4270
   13c7c:			; <UNDEFINED> instruction: 0xf8cd72ff
   13c80:	ldrbtmi	r8, [fp], #-120	; 0xffffff88
   13c84:	ldrmi	r2, [r0], r0, lsl #2
   13c88:	tstls	r7, r0, lsr r3
   13c8c:	tstls	ip, #2080374784	; 0x7c000000
   13c90:	blge	88e3cc <full_module_path@@Base+0x814e64>
   13c94:	blls	7398f4 <full_module_path@@Base+0x6c038c>
   13c98:	svcpl	0x0004f853
   13c9c:	stccs	3, cr9, [r0, #-112]	; 0xffffff90
   13ca0:			; <UNDEFINED> instruction: 0xf8d5d076
   13ca4:			; <UNDEFINED> instruction: 0xf1bcc018
   13ca8:	ldclle	15, cr0, [r1, #-0]
   13cac:	strbtmi	r2, [r7], -r0, lsl #8
   13cb0:	blmi	104fe74 <full_module_path@@Base+0xfd690c>
   13cb4:	subslt	pc, r4, sp, asr #17
   13cb8:			; <UNDEFINED> instruction: 0xf85368ab
   13cbc:	ldcvc	0, cr6, [r3], #-144	; 0xffffff70
   13cc0:	rsble	r2, r2, r0, lsl #22
   13cc4:	b	236398 <full_module_path@@Base+0x1bce30>
   13cc8:			; <UNDEFINED> instruction: 0xf5b30303
   13ccc:	cmple	ip, r0, lsl #30
   13cd0:			; <UNDEFINED> instruction: 0xf04f89f2
   13cd4:	ldmvs	r3!, {r8, r9, fp}
   13cd8:	cfstrsvc	mvf15, [r0], {18}
   13cdc:	svclt	0x0008469a
   13ce0:	blge	44e41c <full_module_path@@Base+0x3d4eb4>
   13ce4:			; <UNDEFINED> instruction: 0xf8dfd013
   13ce8:	ldmdals	r5, {r2, r4, r5, r7, r8, sl, ip, sp}
   13cec:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   13cf0:	bne	ff0edd64 <full_module_path@@Base+0xff0747fc>
   13cf4:	b	13d503c <full_module_path@@Base+0x135bad4>
   13cf8:	svclt	0x00480383
   13cfc:	ldmpl	r0!, {r2, r8, r9, fp, ip, sp}^
   13d00:	bl	4dc908 <full_module_path@@Base+0x4633a0>
   13d04:	tstls	r0, #671088640	; 0x28000000
   13d08:	movweq	lr, #47936	; 0xbb40
   13d0c:	ldmib	sp, {r0, r4, r8, r9, ip, pc}^
   13d10:	b	1414158 <full_module_path@@Base+0x139abf0>
   13d14:	eorsle	r0, r8, r1, lsl #6
   13d18:	ldrtle	r0, [r6], #-1937	; 0xfffff86f
   13d1c:	svceq	0x0000f1bc
   13d20:			; <UNDEFINED> instruction: 0xf8dfd012
   13d24:	ldrbeq	r3, [r2], #1400	; 0x578
   13d28:			; <UNDEFINED> instruction: 0xf8599915
   13d2c:	ldmdavs	fp, {r0, r1, ip, sp}
   13d30:	movweq	lr, #15265	; 0x3ba1
   13d34:	orreq	lr, r3, #323584	; 0x4f000
   13d38:	blcc	143a60 <full_module_path@@Base+0xca4f8>
   13d3c:	movwcs	r5, #2290	; 0x8f2
   13d40:	beq	10e9b0 <full_module_path@@Base+0x95448>
   13d44:	bleq	cea78 <full_module_path@@Base+0x55510>
   13d48:			; <UNDEFINED> instruction: 0xf8b39b16
   13d4c:	ldmvs	sl, {r1, r2, r3, lr, pc}
   13d50:			; <UNDEFINED> instruction: 0xf41c2300
   13d54:	andsle	r7, r3, r0, lsl #30
   13d58:	strbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   13d5c:	svcpl	0x0080f41c
   13d60:			; <UNDEFINED> instruction: 0xf8599815
   13d64:	stmdavs	r9, {r0, ip}
   13d68:	smlatbeq	r1, r0, fp, lr
   13d6c:	b	13f9dcc <full_module_path@@Base+0x1380864>
   13d70:	svclt	0x00180181
   13d74:	stmdapl	r0, {r2, r8, fp, ip, sp}^
   13d78:	ldmdane	r2, {r8, sp}^
   13d7c:	movweq	lr, #15168	; 0x3b40
   13d80:	svclt	0x0008455b
   13d84:			; <UNDEFINED> instruction: 0xf0004552
   13d88:	strcc	r8, [r1], #-234	; 0xffffff16
   13d8c:	blle	fe4e4884 <full_module_path@@Base+0xfe46b31c>
   13d90:	bls	5faa10 <full_module_path@@Base+0x5814a8>
   13d94:	andcc	r6, r1, #1769472	; 0x1b0000
   13d98:	addsmi	r9, sl, #1879048193	; 0x70000001
   13d9c:	svcge	0x007bf6ff
   13da0:	ldmib	sp, {r8, r9, fp, sp}^
   13da4:	svcls	0x0016ab21
   13da8:	ldrsbthi	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   13dac:	mcrge	7, 0, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
   13db0:	strcc	pc, [r4, #-2271]	; 0xfffff721
   13db4:	rsbsmi	pc, r0, #1325400064	; 0x4f000000
   13db8:	rscsvc	pc, pc, #217055232	; 0xcf00000
   13dbc:	subls	pc, r0, sp, asr #17
   13dc0:			; <UNDEFINED> instruction: 0x9723447b
   13dc4:	mcr	6, 0, r4, cr9, cr2, {4}
   13dc8:	movwcs	r3, #2704	; 0xa90
   13dcc:	vst1.8	{d20-d22}, [pc :64], r9
   13dd0:	strmi	r1, [r9], r8, asr #7
   13dd4:	tstls	lr, r7, lsl r3
   13dd8:			; <UNDEFINED> instruction: 0xf8539b1f
   13ddc:	tstls	pc, #4, 30
   13de0:	rsbsle	r2, r6, r0, lsl #28
   13de4:	stmdbcs	r0, {r0, r4, r5, r7, r8, fp, sp, lr}
   13de8:			; <UNDEFINED> instruction: 0xf1a9dd73
   13dec:	strcs	r0, [r0], #-893	; 0xfffffc83
   13df0:	subshi	pc, r4, sp, asr #17
   13df4:	tstls	ip, #-1342177267	; 0xb000000d
   13df8:			; <UNDEFINED> instruction: 0xf85368b3
   13dfc:	stcvc	0, cr5, [fp], #-144	; 0xffffff70
   13e00:	rsble	r2, r1, r0, lsl #22
   13e04:	b	2b64b8 <full_module_path@@Base+0x23cf50>
   13e08:			; <UNDEFINED> instruction: 0xf5b30303
   13e0c:	cmple	fp, r0, lsl #30
   13e10:	movwcs	r8, #2543	; 0x9ef
   13e14:	ldreq	r6, [r8, #2218]!	; 0x8aa
   13e18:			; <UNDEFINED> instruction: 0xf8dfd513
   13e1c:			; <UNDEFINED> instruction: 0xf417c480
   13e20:	ldmdals	r0, {r7, r8, r9, sl, fp, ip, lr}
   13e24:	andeq	pc, ip, r0, asr r8	; <UNPREDICTABLE>
   13e28:	b	1bede30 <full_module_path@@Base+0x1b748c8>
   13e2c:	b	13d3e34 <full_module_path@@Base+0x135a8cc>
   13e30:	svclt	0x00180080
   13e34:			; <UNDEFINED> instruction: 0xf8553804
   13e38:	andcs	ip, r0, r0
   13e3c:	bl	10d9e8c <full_module_path@@Base+0x1060924>
   13e40:	tstmi	r3, #12, 6	; 0x30000000
   13e44:			; <UNDEFINED> instruction: 0xf017d040
   13e48:	teqle	sp, r2, lsl #14
   13e4c:	bleq	450268 <full_module_path@@Base+0x3d6d00>
   13e50:			; <UNDEFINED> instruction: 0xf7f24658
   13e54:	bls	78f124 <full_module_path@@Base+0x715bbc>
   13e58:	ldrbmi	r4, [r8], -r1, lsl #12
   13e5c:			; <UNDEFINED> instruction: 0xf0099116
   13e60:	mrc	9, 0, APSR_nzcv, cr8, cr9, {2}
   13e64:	vmov	r3, s17
   13e68:	ldmdbls	r6, {r4, r9, fp, sp}
   13e6c:	ldrbmi	r4, [r8], -r0, lsl #13
   13e70:	blx	cfe9c <full_module_path@@Base+0x56934>
   13e74:	ldmdbls	sp, {r5, r8, r9, fp, ip, pc}
   13e78:	bcs	44f6e4 <full_module_path@@Base+0x3d617c>
   13e7c:	stmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
   13e80:	strbmi	r4, [r0], -r3, lsl #13
   13e84:			; <UNDEFINED> instruction: 0xf9f8f009
   13e88:	andcs	r9, sl, #8, 22	; 0x2000
   13e8c:			; <UNDEFINED> instruction: 0x3018f9b3
   13e90:	blx	9ea9e <full_module_path@@Base+0x25536>
   13e94:	vstrle	d11, [lr, #-0]
   13e98:			; <UNDEFINED> instruction: 0x46284639
   13e9c:	mcr2	7, 3, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
   13ea0:			; <UNDEFINED> instruction: 0xf18bfa1f
   13ea4:	tstmi	fp, #323584	; 0x4f000
   13ea8:	mnfe	f1, f0
   13eac:			; <UNDEFINED> instruction: 0x46021a90
   13eb0:			; <UNDEFINED> instruction: 0xf00e2002
   13eb4:	blls	612540 <full_module_path@@Base+0x598fd8>
   13eb8:	ldrmi	r6, [fp, #2481]	; 0x9b1
   13ebc:	ldrls	fp, [lr, #-3999]	; 0xfffff061
   13ec0:	subslt	pc, ip, sp, asr #17
   13ec4:	tstls	sl, #28, 22	; 0x7000
   13ec8:	addmi	r3, ip, #16777216	; 0x1000000
   13ecc:			; <UNDEFINED> instruction: 0xf8dddb94
   13ed0:			; <UNDEFINED> instruction: 0xf8d88054
   13ed4:			; <UNDEFINED> instruction: 0xf1093000
   13ed8:	ldrmi	r0, [r9, #2305]	; 0x901
   13edc:	svcge	0x007cf6ff
   13ee0:			; <UNDEFINED> instruction: 0xf8dd9e1e
   13ee4:	ldmib	sp, {r2, r7, sp, pc}^
   13ee8:			; <UNDEFINED> instruction: 0xf8ddb722
   13eec:	cdpcs	0, 0, cr9, cr0, cr0, {2}
   13ef0:	cfstrdge	mvd15, [r6, #-252]!	; 0xffffff04
   13ef4:	ldrtmi	sl, [r0], -r5, lsl #23
   13ef8:			; <UNDEFINED> instruction: 0x46199315
   13efc:			; <UNDEFINED> instruction: 0xf7f7461c
   13f00:	bls	2537e4 <full_module_path@@Base+0x1da27c>
   13f04:			; <UNDEFINED> instruction: 0x3018f9b2
   13f08:	vstrle	d2, [r6, #-0]
   13f0c:	strtmi	r4, [r3], -fp, ror #19
   13f10:	andcs	r4, r2, sl, asr r6
   13f14:			; <UNDEFINED> instruction: 0xf00e4479
   13f18:	ldmibhi	r0!, {r0, r1, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}^
   13f1c:	ldmvs	r3!, {r8, sp}
   13f20:			; <UNDEFINED> instruction: 0xf1400582
   13f24:	bmi	ff7747d0 <full_module_path@@Base+0xff6fb268>
   13f28:	svcpl	0x0080f410
   13f2c:	svclt	0x00144608
   13f30:	streq	pc, [r3], #-111	; 0xffffff91
   13f34:			; <UNDEFINED> instruction: 0xf859460c
   13f38:	ldmdavs	r2, {r1, sp}
   13f3c:	bl	1a4e8c <full_module_path@@Base+0x12b924>
   13f40:	ldmdbpl	r2, {r1, r7, r9}
   13f44:	ldcls	8, cr1, [r5], {27}
   13f48:	tsteq	r1, r2, asr #22
   13f4c:			; <UNDEFINED> instruction: 0xf8cd9a09
   13f50:	stmib	r2, {r2, r4, r5, sp, pc}^
   13f54:	movwcs	r3, #268	; 0x10c
   13f58:			; <UNDEFINED> instruction: 0xf7fe9318
   13f5c:	bls	5c3b64 <full_module_path@@Base+0x54a5fc>
   13f60:	ldmdavs	r0!, {r8, r9, sp}^
   13f64:	ldmdavs	r2, {r0, r3, r4, r9, sl, lr}^
   13f68:			; <UNDEFINED> instruction: 0xf8a4f009
   13f6c:			; <UNDEFINED> instruction: 0xf0002800
   13f70:	stmibvs	pc!, {r1, r4, r9, pc}	; <UNPREDICTABLE>
   13f74:			; <UNDEFINED> instruction: 0xf50de709
   13f78:	movwcs	r5, #521	; 0x209
   13f7c:	strtmi	r3, [r5], -r0, lsr #4
   13f80:	andsvs	r2, r3, r1, lsl #12
   13f84:	ldmiblt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13f88:	movwpl	pc, #38157	; 0x950d	; <UNPREDICTABLE>
   13f8c:	rscscc	pc, pc, #79	; 0x4f
   13f90:	ldrbmi	r3, [r9], -r0, lsr #6
   13f94:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
   13f98:	bls	1387a8 <full_module_path@@Base+0xbf240>
   13f9c:	blls	1f8ba8 <full_module_path@@Base+0x17f640>
   13fa0:	movwcs	r9, #768	; 0x300
   13fa4:			; <UNDEFINED> instruction: 0xff6cf01a
   13fa8:	blt	851fa8 <full_module_path@@Base+0x7d8a40>
   13fac:			; <UNDEFINED> instruction: 0xf7fe9418
   13fb0:			; <UNDEFINED> instruction: 0xf8cdbf1c
   13fb4:	orrcs	fp, r0, r0, rrx
   13fb8:			; <UNDEFINED> instruction: 0x911a4bb2
   13fbc:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   13fc0:			; <UNDEFINED> instruction: 0xf859920a
   13fc4:	movwls	r3, #57347	; 0xe003
   13fc8:	ldmdals	r4, {r0, r4, r5, r6, r7, sl, sp, lr, pc}
   13fcc:	ldc2	0, cr15, [r8], #132	; 0x84
   13fd0:	svclt	0x00cef7fe
   13fd4:			; <UNDEFINED> instruction: 0xf0209814
   13fd8:			; <UNDEFINED> instruction: 0xf7feff79
   13fdc:	blmi	fea43ef4 <full_module_path@@Base+0xfe9ca98c>
   13fe0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   13fe4:	blcs	2e058 <fchmod@plt+0x2749c>
   13fe8:	ldmge	r1, {r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   13fec:	strcs	r9, [r0, #-2825]	; 0xfffff4f7
   13ff0:	mrscs	r2, (UNDEF: 0)
   13ff4:	stmib	sp, {r1, r5, r9, sl, lr}^
   13ff8:	movwls	r0, #8448	; 0x2100
   13ffc:			; <UNDEFINED> instruction: 0x462b4659
   14000:	strls	r4, [r3, #-1592]	; 0xfffff9c8
   14004:	stc2l	7, cr15, [r4], #-1012	; 0xfffffc0c
   14008:			; <UNDEFINED> instruction: 0xf43e2800
   1400c:	strtmi	sl, [fp], -r0, asr #17
   14010:	strtmi	r9, [sl], -r0, lsl #10
   14014:			; <UNDEFINED> instruction: 0xf50d9507
   14018:	ldrtmi	r5, [r9], -r9, lsl #10
   1401c:	strcc	r4, [r0, #-1624]!	; 0xfffff9a8
   14020:			; <UNDEFINED> instruction: 0xf7fb602b
   14024:			; <UNDEFINED> instruction: 0xf7fefbbb
   14028:			; <UNDEFINED> instruction: 0xf01eb931
   1402c:			; <UNDEFINED> instruction: 0xf43e0f20
   14030:			; <UNDEFINED> instruction: 0xf7fea84b
   14034:	bmi	fe182130 <full_module_path@@Base+0xfe108bc8>
   14038:	blmi	fe49c640 <full_module_path@@Base+0xfe4230d8>
   1403c:	tstls	sl, ip, asr r6
   14040:	tstls	r4, r6, ror #18
   14044:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   14048:			; <UNDEFINED> instruction: 0xf859920a
   1404c:	movwls	r3, #57347	; 0xe003
   14050:	mrclt	7, 2, APSR_nzcv, cr9, cr14, {7}
   14054:	ldrpl	pc, [r0], sp, lsl #10
   14058:	rscsvc	pc, pc, #64, 12	; 0x4000000
   1405c:			; <UNDEFINED> instruction: 0x46583614
   14060:			; <UNDEFINED> instruction: 0xf00d4631
   14064:	cdpne	12, 0, cr15, cr5, cr3, {2}
   14068:	stmiage	r4, {r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
   1406c:			; <UNDEFINED> instruction: 0x462a4630
   14070:			; <UNDEFINED> instruction: 0xf7f24621
   14074:	stmdacs	r0, {r2, r3, r6, r8, sl, fp, sp, lr, pc}
   14078:	ldmge	ip!, {r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
   1407c:	blcs	2b610 <fchmod@plt+0x24a54>
   14080:	ldmge	r8!, {r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
   14084:	ldrbmi	r4, [r3], -lr, lsl #25
   14088:	ldrtmi	r9, [r9], -r9, lsl #20
   1408c:			; <UNDEFINED> instruction: 0x4658447c
   14090:	strls	r6, [r0], #-2596	; 0xfffff5dc
   14094:	blx	fe0d208a <full_module_path@@Base+0xfe058b22>
   14098:	blcs	3acbc <fchmod@plt+0x34100>
   1409c:	movwhi	pc, #45120	; 0xb040	; <UNPREDICTABLE>
   140a0:	ldmdavs	fp, {r0, r1, r4, r8, r9, fp, ip, pc}
   140a4:	ldmibhi	fp!, {r0, r1, r3, r4, r8, ip, sp, pc}^
   140a8:			; <UNDEFINED> instruction: 0xf100069a
   140ac:	blmi	fe174d00 <full_module_path@@Base+0xfe0fb798>
   140b0:			; <UNDEFINED> instruction: 0xf8594a66
   140b4:			; <UNDEFINED> instruction: 0xf8593003
   140b8:	ldmdavs	fp, {r1, sp}
   140bc:	blcs	788ec <backup_dir_buf@@Base+0x3a4>
   140c0:			; <UNDEFINED> instruction: 0xf8594b70
   140c4:	movwls	r3, #57347	; 0xe003
   140c8:	svcge	0x00fef47d
   140cc:	ldmiblt	sp, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   140d0:			; <UNDEFINED> instruction: 0x465c4656
   140d4:			; <UNDEFINED> instruction: 0xf8cd2380
   140d8:			; <UNDEFINED> instruction: 0xf8cda034
   140dc:	tstls	sl, #96	; 0x60
   140e0:	ldrtmi	r9, [r9], -r9, lsl #20
   140e4:			; <UNDEFINED> instruction: 0xf7fd4620
   140e8:	stmdacs	r0, {r0, r1, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   140ec:	mrcge	4, 1, APSR_nzcv, cr13, cr14, {1}
   140f0:	teqlt	r5, r8, lsl sp
   140f4:			; <UNDEFINED> instruction: 0xf00c4628
   140f8:	strtmi	pc, [r8], -r1, lsr #30
   140fc:			; <UNDEFINED> instruction: 0xf0082100
   14100:	ldmdami	r1!, {r0, r1, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   14104:	bls	25cd0c <full_module_path@@Base+0x1e37a4>
   14108:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   1410c:			; <UNDEFINED> instruction: 0x5608e9d0
   14110:	teqmi	r5, #88, 12	; 0x5800000
   14114:			; <UNDEFINED> instruction: 0xf7fb9500
   14118:	blls	212e24 <full_module_path@@Base+0x1998bc>
   1411c:			; <UNDEFINED> instruction: 0xf43e2b00
   14120:	bls	27f6c8 <full_module_path@@Base+0x206160>
   14124:	strtmi	r2, [r0], -r0, lsl #6
   14128:	stmib	sp, {r0, r3, r4, r5, r9, sl, lr}^
   1412c:	andls	r3, r0, #134217728	; 0x8000000
   14130:	bls	138d3c <full_module_path@@Base+0xbf7d4>
   14134:			; <UNDEFINED> instruction: 0xff40f7fc
   14138:	ldcllt	7, cr15, [fp, #-1016]	; 0xfffffc08
   1413c:	movwpl	pc, #38157	; 0x950d	; <UNPREDICTABLE>
   14140:	rscscc	pc, pc, #79	; 0x4f
   14144:	ldrbmi	r3, [r9], -r0, lsr #6
   14148:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
   1414c:	bls	13895c <full_module_path@@Base+0xbf3f4>
   14150:	blls	1f8d5c <full_module_path@@Base+0x17f7f4>
   14154:	movwcs	r9, #768	; 0x300
   14158:	mrc2	0, 4, pc, cr2, cr10, {0}
   1415c:	ldmlt	sp, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14160:	ldmdavs	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
   14164:			; <UNDEFINED> instruction: 0xf0402b00
   14168:	blls	2b46fc <full_module_path@@Base+0x23b194>
   1416c:	ldmdavs	ip, {r0, r8, sl, ip, sp}
   14170:			; <UNDEFINED> instruction: 0xf0402c00
   14174:			; <UNDEFINED> instruction: 0xf856814a
   14178:	bcs	1c214 <fchmod@plt+0x15658>
   1417c:	orrshi	pc, r6, r0
   14180:	vst1.16	{d20-d22}, [pc :64], fp
   14184:	strbmi	r5, [r8], -r0, lsl #3
   14188:			; <UNDEFINED> instruction: 0xff66f007
   1418c:	ldrbmi	r2, [r1], -r0, lsl #4
   14190:			; <UNDEFINED> instruction: 0xf7f54648
   14194:	stmdacs	r0, {r0, r1, r2, r5, r7, r8, fp, ip, sp, lr, pc}
   14198:			; <UNDEFINED> instruction: 0xf8dadb07
   1419c:	vst4.8	{d3-d6}, [r3 :64], r0
   141a0:			; <UNDEFINED> instruction: 0xf5b34370
   141a4:			; <UNDEFINED> instruction: 0xf43e4f00
   141a8:	strcs	sl, [r2], #-3222	; 0xfffff36a
   141ac:	ldcllt	7, cr15, [ip, #-1016]!	; 0xfffffc08
   141b0:	bl	ad2180 <full_module_path@@Base+0xa58c18>
   141b4:	ldrbmi	r6, [r8], -r1, lsl #16
   141b8:			; <UNDEFINED> instruction: 0xf0089104
   141bc:	bmi	1113210 <full_module_path@@Base+0x1099ca8>
   141c0:	ldrbtmi	r9, [sl], #-2308	; 0xfffff6fc
   141c4:	andcs	r4, r1, r3, lsl #12
   141c8:	stc2l	0, cr15, [r2], #-52	; 0xffffffcc
   141cc:			; <UNDEFINED> instruction: 0xf50de43f
   141d0:	strtmi	r5, [r5], -r9, lsl #6
   141d4:			; <UNDEFINED> instruction: 0xf8c33320
   141d8:			; <UNDEFINED> instruction: 0xf7ffa000
   141dc:	blmi	882508 <full_module_path@@Base+0x808fa0>
   141e0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   141e4:	blvs	14ee254 <full_module_path@@Base+0x1474cec>
   141e8:	cmpvs	r3, #67108864	; 0x4000000
   141ec:	svclt	0x006cf7fd
   141f0:			; <UNDEFINED> instruction: 0xf7f24658
   141f4:			; <UNDEFINED> instruction: 0xf857eae2
   141f8:	strmi	r2, [r1], -r4, lsl #24
   141fc:			; <UNDEFINED> instruction: 0xf0064658
   14200:			; <UNDEFINED> instruction: 0xf7fefb95
   14204:			; <UNDEFINED> instruction: 0x1cabb9fd
   14208:			; <UNDEFINED> instruction: 0xf856931c
   1420c:	bcs	1c2a0 <fchmod@plt+0x156e4>
   14210:	subhi	pc, sl, #0
   14214:	vst1.16	{d20-d22}, [pc :64], fp
   14218:	strbmi	r5, [r8], -r0, lsl #3
   1421c:			; <UNDEFINED> instruction: 0xff1cf007
   14220:	ldrbmi	r4, [r1], -r2, lsr #12
   14224:			; <UNDEFINED> instruction: 0xf7f54648
   14228:	stmdacs	r0, {r0, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
   1422c:	teqhi	r9, r0, asr #5	; <UNPREDICTABLE>
   14230:			; <UNDEFINED> instruction: 0x3010f8da
   14234:	vst1.32	{d4-d6}, [r3 :128], r8
   14238:			; <UNDEFINED> instruction: 0xf5b34370
   1423c:			; <UNDEFINED> instruction: 0xf43e4f00
   14240:	ldcls	13, cr10, [ip, #-56]	; 0xffffffc8
   14244:			; <UNDEFINED> instruction: 0xf7fe2401
   14248:	svclt	0x0000bd2f
   1424c:	andeq	r0, r0, ip, lsl #7
   14250:	ldrdeq	r3, [r3], -r2
   14254:	andeq	r0, r0, r0, asr #11
   14258:	andeq	r3, r3, r2, lsl #6
   1425c:	andeq	r0, r0, r4, lsl r4
   14260:	andeq	r0, r0, ip, asr #11
   14264:	andeq	r0, r0, r8, asr r5
   14268:	strdeq	r2, [r3], -r2	; <UNPREDICTABLE>
   1426c:	muleq	r5, lr, sl
   14270:	andeq	sp, r5, lr, lsr sl
   14274:	andeq	r2, r3, r4, ror #29
   14278:	strdeq	sp, [r5], -ip
   1427c:			; <UNDEFINED> instruction: 0x00032eba
   14280:	strdeq	r0, [r0], -r4
   14284:	andeq	r0, r0, ip, asr #7
   14288:	andeq	r2, r3, lr, ror #28
   1428c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14290:	muleq	r0, r4, r3
   14294:	andeq	r2, r3, r2, asr lr
   14298:	andeq	sp, r5, r4, ror #16
   1429c:	andeq	r0, r0, r8, lsl #13
   142a0:	andeq	r2, r3, r0, lsl #26
   142a4:	andeq	r2, r3, lr, lsl ip
   142a8:	andeq	r0, r0, ip, lsl #13
   142ac:	andeq	r0, r0, r8, lsl #8
   142b0:	andeq	r0, r0, r8, lsr #7
   142b4:	andeq	sp, r5, r6, lsr r6
   142b8:	andeq	r2, r3, r0, lsr sl
   142bc:	andeq	r2, r3, r0, lsl #18
   142c0:	andeq	sp, r5, ip, lsr #4
   142c4:			; <UNDEFINED> instruction: 0x000003b0
   142c8:	andeq	sp, r5, lr, lsr #3
   142cc:	andeq	r2, r3, r2, lsr #10
   142d0:	bmi	fe44fb40 <full_module_path@@Base+0xfe3d65d8>
   142d4:	bhi	44fb48 <full_module_path@@Base+0x3d65e0>
   142d8:	ldrdlt	pc, [r0], #-141	; 0xffffff73
   142dc:	ldrdls	pc, [ip], #-141	; 0xffffff73
   142e0:	bcc	44fb4c <full_module_path@@Base+0x3d65e4>
   142e4:	mrc	1, 0, fp, cr9, cr11, {0}
   142e8:			; <UNDEFINED> instruction: 0xf01e0a10
   142ec:	cdp	13, 1, cr15, cr8, cr9, {2}
   142f0:			; <UNDEFINED> instruction: 0xf7f20a10
   142f4:			; <UNDEFINED> instruction: 0xf7ffec24
   142f8:	bls	282940 <full_module_path@@Base+0x2093d8>
   142fc:	ldrtmi	r2, [r9], -r0, lsl #6
   14300:	stmib	sp, {r3, r4, r6, r9, sl, lr}^
   14304:	andls	r3, r0, #134217728	; 0x8000000
   14308:	bls	138f14 <full_module_path@@Base+0xbf9ac>
   1430c:	mrc2	7, 2, pc, cr4, cr12, {7}
   14310:	blt	fe392314 <full_module_path@@Base+0xfe318dac>
   14314:			; <UNDEFINED> instruction: 0xf00f4658
   14318:	pkhtbmi	pc, r0, sp, asr #16	; <UNPREDICTABLE>
   1431c:			; <UNDEFINED> instruction: 0xf43d2800
   14320:	strcs	sl, [r0, #-3795]	; 0xfffff12d
   14324:			; <UNDEFINED> instruction: 0x462b4658
   14328:	strtmi	r4, [r9], -sl, lsr #12
   1432c:			; <UNDEFINED> instruction: 0xf7f59500
   14330:			; <UNDEFINED> instruction: 0x4604f9db
   14334:			; <UNDEFINED> instruction: 0xf0002800
   14338:	stmibhi	r3, {r0, r1, r3, r4, r7, r8, pc}
   1433c:	rscscc	pc, pc, #79	; 0x4f
   14340:	ldrbmi	r4, [r8], -r1, asr #12
   14344:	blx	feed036e <full_module_path@@Base+0xfee56e06>
   14348:			; <UNDEFINED> instruction: 0xf6ff42a8
   1434c:			; <UNDEFINED> instruction: 0xf04fa98f
   14350:			; <UNDEFINED> instruction: 0x46aa33ff
   14354:	bcc	fe44fb7c <full_module_path@@Base+0xfe3d6614>
   14358:	bcc	44fb80 <full_module_path@@Base+0x3d6618>
   1435c:	tstls	sl, #128, 6
   14360:	stclt	7, cr15, [r2, #1016]!	; 0x3f8
   14364:	stm	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14368:	orrcs	r4, r0, #92, 12	; 0x5c00000
   1436c:	movwcs	r9, #794	; 0x31a
   14370:	ldrmi	r9, [lr], -sp, lsl #6
   14374:	ldcllt	7, cr15, [r3], #1016	; 0x3f8
   14378:	strmi	r2, [r2], -r0
   1437c:			; <UNDEFINED> instruction: 0xf50de5e2
   14380:			; <UNDEFINED> instruction: 0x33245309
   14384:			; <UNDEFINED> instruction: 0xf0186818
   14388:	mrc	13, 0, APSR_nzcv, cr8, cr7, {0}
   1438c:			; <UNDEFINED> instruction: 0xf7f20a10
   14390:			; <UNDEFINED> instruction: 0xf7ffebd6
   14394:	blls	2428a4 <full_module_path@@Base+0x1c933c>
   14398:	blge	88eb14 <full_module_path@@Base+0x8155ac>
   1439c:			; <UNDEFINED> instruction: 0xf9b39f16
   143a0:	blcs	60408 <_dist_code@@Base+0xd860>
   143a4:	strmi	sp, [r1], -r9, lsl #26
   143a8:			; <UNDEFINED> instruction: 0xf7f74630
   143ac:	ldmibmi	r6!, {r0, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   143b0:			; <UNDEFINED> instruction: 0x46024479
   143b4:			; <UNDEFINED> instruction: 0xf00d2002
   143b8:	blls	61403c <full_module_path@@Base+0x59aad4>
   143bc:	sbcslt	r3, fp, #128000	; 0x1f400
   143c0:	ldr	r9, [r7, #794]	; 0x31a
   143c4:	b	852394 <full_module_path@@Base+0x7d8e2c>
   143c8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   143cc:	ldmdals	r8, {r0, fp, sp, lr}
   143d0:			; <UNDEFINED> instruction: 0xf008910d
   143d4:	bmi	ffb92ff8 <full_module_path@@Base+0xffb19a90>
   143d8:	ldrbtmi	r9, [sl], #-2317	; 0xfffff6f3
   143dc:	andcs	r4, r3, r3, lsl #12
   143e0:	blx	15d041e <full_module_path@@Base+0x1556eb6>
   143e4:	ldmdavs	ip, {r0, r1, r4, r8, r9, fp, ip, pc}
   143e8:	rsble	r2, r4, r0, lsl #24
   143ec:			; <UNDEFINED> instruction: 0xf00389fb
   143f0:	blcs	815278 <full_module_path@@Base+0x79bd10>
   143f4:	mrcge	4, 7, APSR_nzcv, cr3, cr15, {1}
   143f8:	mvnscc	pc, #79	; 0x4f
   143fc:	cfcpys	mvf2, mvf8
   14400:			; <UNDEFINED> instruction: 0x469a3a90
   14404:			; <UNDEFINED> instruction: 0xf7fe930d
   14408:	ldrbmi	fp, [r0], -pc, asr #26
   1440c:	blx	fe650498 <full_module_path@@Base+0xfe5d6f30>
   14410:	blls	28dedc <full_module_path@@Base+0x214974>
   14414:			; <UNDEFINED> instruction: 0x011ae9dd
   14418:	tstcs	r8, #3457024	; 0x34c000
   1441c:	svclt	0x0008428b
   14420:			; <UNDEFINED> instruction: 0xf47e4282
   14424:	blmi	ff6bf220 <full_module_path@@Base+0xff645cb8>
   14428:	andpl	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1442c:	blt	fe852430 <full_module_path@@Base+0xfe7d8ec8>
   14430:			; <UNDEFINED> instruction: 0xf0204650
   14434:	ldr	pc, [r8], fp, asr #26
   14438:	stmib	r6!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1443c:	blcs	ae450 <full_module_path@@Base+0x34ee8>
   14440:	blge	1d51540 <full_module_path@@Base+0x1cd7fd8>
   14444:	bllt	ff2d2448 <full_module_path@@Base+0xff258ee0>
   14448:	ldrdcs	r4, [r4], -r2
   1444c:	ldrbtmi	r9, [r9], #-2584	; 0xfffff5e8
   14450:	cdp2	0, 13, cr15, cr2, cr13, {0}
   14454:	movwpl	pc, #38157	; 0x950d	; <UNPREDICTABLE>
   14458:			; <UNDEFINED> instruction: 0x33242100
   1445c:			; <UNDEFINED> instruction: 0xf0186818
   14460:	strb	pc, [r4, -fp, lsr #25]	; <UNPREDICTABLE>
   14464:			; <UNDEFINED> instruction: 0xf43e2e00
   14468:	blls	23fe4c <full_module_path@@Base+0x1c68e4>
   1446c:			; <UNDEFINED> instruction: 0x300ef9b3
   14470:			; <UNDEFINED> instruction: 0xf77e2b01
   14474:			; <UNDEFINED> instruction: 0xf7feae6c
   14478:	bls	283db4 <full_module_path@@Base+0x20a84c>
   1447c:	ldmib	r2, {r8, r9, sp}^
   14480:	ldrmi	r0, [sl], -ip, lsl #2
   14484:	ldc2	0, cr15, [r2, #160]!	; 0xa0
   14488:	bls	626b9c <full_module_path@@Base+0x5ad634>
   1448c:			; <UNDEFINED> instruction: 0x46034479
   14490:			; <UNDEFINED> instruction: 0xf00d2002
   14494:			; <UNDEFINED> instruction: 0xf7fefeb1
   14498:			; <UNDEFINED> instruction: 0xf44fbcfb
   1449c:			; <UNDEFINED> instruction: 0xf7fe752f
   144a0:	ssatmi	fp, #9, r4, asr #27
   144a4:	cfldrsls	mvf2, [ip, #-4]
   144a8:	bllt	fffd24a8 <full_module_path@@Base+0xfff58f40>
   144ac:	ldmdbge	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   144b0:			; <UNDEFINED> instruction: 0xf7fe2402
   144b4:			; <UNDEFINED> instruction: 0xf04fbc04
   144b8:	movwls	r3, #54271	; 0xd3ff
   144bc:	bcc	fe44fce4 <full_module_path@@Base+0xfe3d677c>
   144c0:			; <UNDEFINED> instruction: 0xf7fe469a
   144c4:	ldmib	sp, {r0, r4, r5, r6, r7, sl, fp, ip, sp, pc}^
   144c8:	strcs	sl, [r1], #-2326	; 0xfffff6ea
   144cc:	bllt	ffe124cc <full_module_path@@Base+0xffd98f64>
   144d0:			; <UNDEFINED> instruction: 0xf8594bb2
   144d4:			; <UNDEFINED> instruction: 0xf9b44003
   144d8:	blcs	20510 <fchmod@plt+0x19954>
   144dc:	cdpcs	13, 0, cr13, cr2, cr1, {0}
   144e0:			; <UNDEFINED> instruction: 0xf9b4d030
   144e4:	blcs	6051c <_dist_code@@Base+0xd974>
   144e8:	blge	fe1122e8 <full_module_path@@Base+0xfe098d80>
   144ec:			; <UNDEFINED> instruction: 0xf47e2e03
   144f0:	blmi	feaff2f8 <full_module_path@@Base+0xfea85d90>
   144f4:	tstpl	r9, sp, lsl #10	; <UNPREDICTABLE>
   144f8:	andcs	r3, r7, #32, 2
   144fc:	andvs	r4, sl, fp, ror r4
   14500:	andpl	pc, r9, sp, lsl #10
   14504:	eorcc	r4, r0, r7, lsr #19
   14508:	ldrbtmi	r4, [r9], #-1626	; 0xfffff9a6
   1450c:			; <UNDEFINED> instruction: 0xf00d6800
   14510:			; <UNDEFINED> instruction: 0xf7fefe73
   14514:	bls	2832d4 <full_module_path@@Base+0x209d6c>
   14518:	vst2.8	{d18-d21}, [pc], r0
   1451c:	stmib	sp, {r7, r8, lr}^
   14520:	tstls	r1, r2, lsl #6
   14524:	andls	r4, r0, #59768832	; 0x3900000
   14528:	bls	13a584 <full_module_path@@Base+0xc101c>
   1452c:	stc2l	7, cr15, [r4, #-1008]	; 0xfffffc10
   14530:	ldrbtmi	r4, [fp], #-2973	; 0xfffff463
   14534:	blcs	2eda8 <fchmod@plt+0x281ec>
   14538:	blge	1711638 <full_module_path@@Base+0x16980d0>
   1453c:			; <UNDEFINED> instruction: 0xf8594b97
   14540:	strb	r4, [lr, r3]
   14544:	andpl	pc, r9, #54525952	; 0x3400000
   14548:	eorcc	r2, r0, #134217728	; 0x8000000
   1454c:	blmi	fe5ec5a0 <full_module_path@@Base+0xfe573038>
   14550:			; <UNDEFINED> instruction: 0xe7d5447b
   14554:	movwpl	pc, #38157	; 0x950d	; <UNPREDICTABLE>
   14558:	rscscc	pc, pc, #79	; 0x4f
   1455c:	ldrbmi	r3, [r9], -r0, lsr #6
   14560:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
   14564:	bls	138d74 <full_module_path@@Base+0xbf80c>
   14568:	blls	1f9174 <full_module_path@@Base+0x17fc0c>
   1456c:	blls	279174 <full_module_path@@Base+0x1ffc0c>
   14570:	stc2	0, cr15, [r6], {26}
   14574:	bllt	1152574 <full_module_path@@Base+0x10d900c>
   14578:	stmiblt	r2, {r0, r1, r2, r9, fp, ip, pc}^
   1457c:			; <UNDEFINED> instruction: 0xf8594b87
   14580:			; <UNDEFINED> instruction: 0xf9b44003
   14584:	blcs	605bc <_dist_code@@Base+0xda14>
   14588:	blge	ed2388 <full_module_path@@Base+0xe58e20>
   1458c:	ldrbtmi	r4, [fp], #-2952	; 0xfffff478
   14590:	blcs	2ee04 <fchmod@plt+0x28248>
   14594:	blge	d51694 <full_module_path@@Base+0xcd812c>
   14598:	ldrbmi	r4, [sl], -r6, lsl #19
   1459c:	ldrbtmi	r2, [r9], #-7
   145a0:	cdp2	0, 2, cr15, cr10, cr13, {0}
   145a4:	bllt	b525a4 <full_module_path@@Base+0xad903c>
   145a8:			; <UNDEFINED> instruction: 0xf7fe463d
   145ac:	bls	283aec <full_module_path@@Base+0x20a584>
   145b0:	ldmdals	r5, {r0, r3, r4, r5, r9, sl, lr}
   145b4:	movwcc	lr, #10701	; 0x29cd
   145b8:	movwls	r9, #4608	; 0x1200
   145bc:			; <UNDEFINED> instruction: 0xf7fc9a04
   145c0:			; <UNDEFINED> instruction: 0xe7dbfcfb
   145c4:			; <UNDEFINED> instruction: 0xf00e4658
   145c8:	strmi	pc, [r0], r5, lsl #30
   145cc:	movwcs	fp, #944	; 0x3b0
   145d0:			; <UNDEFINED> instruction: 0x461a4658
   145d4:	movwls	r4, #1561	; 0x619
   145d8:			; <UNDEFINED> instruction: 0xf886f7f5
   145dc:			; <UNDEFINED> instruction: 0xb1b84604
   145e0:			; <UNDEFINED> instruction: 0xf0074640
   145e4:	msrlt	LR_irq, r7
   145e8:	stmdb	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   145ec:	stccs	8, cr6, [r2, #-20]	; 0xffffffec
   145f0:	vst4.16	{d29,d31,d33,d35}, [pc], r3
   145f4:	vhsub.s8	<illegal reg q11.5>, q8, q0
   145f8:	strbmi	r2, [r0], -r1, asr #3
   145fc:	stc2l	0, cr15, [r0, #48]!	; 0x30
   14600:	cdp	14, 0, cr1, cr8, cr3, {0}
   14604:	blle	22304c <full_module_path@@Base+0x1a9ae4>
   14608:	tstls	sl, #134217730	; 0x8000002
   1460c:	ldclt	7, cr15, [sl], #-1016	; 0xfffffc08
   14610:	beq	44fe78 <full_module_path@@Base+0x3d6910>
   14614:	b	fe4d25e4 <full_module_path@@Base+0xfe45907c>
   14618:			; <UNDEFINED> instruction: 0xf7f2e6e4
   1461c:	stmdavs	r1, {r1, r2, r4, r5, r6, r7, fp, sp, lr, pc}
   14620:	tstls	r4, r0, asr #12
   14624:			; <UNDEFINED> instruction: 0xf9def008
   14628:	stmdbls	r4, {r0, r1, r5, r6, r9, fp, lr}
   1462c:			; <UNDEFINED> instruction: 0x4603447a
   14630:			; <UNDEFINED> instruction: 0xf00d2001
   14634:	strtmi	pc, [r0], -sp, lsr #20
   14638:	ldc2l	7, cr15, [ip, #-980]	; 0xfffffc2c
   1463c:	beq	44fea4 <full_module_path@@Base+0x3d693c>
   14640:	b	1f52610 <full_module_path@@Base+0x1ed90a8>
   14644:	stcllt	7, cr15, [r0, #-1012]	; 0xfffffc0c
   14648:	rsbcs	r9, r8, #20, 24	; 0x1400
   1464c:	movwcs	r9, #2313	; 0x909
   14650:	stmib	r4, {r5, r9, sl, lr}^
   14654:			; <UNDEFINED> instruction: 0x6723331a
   14658:	mrc	7, 5, APSR_nzcv, cr8, cr1, {7}
   1465c:	strtmi	r4, [r5], -ip, asr #22
   14660:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   14664:	blcs	2e6d8 <fchmod@plt+0x27b1c>
   14668:	stmibge	lr, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
   1466c:	ldmiblt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14670:	mvnscc	pc, #79	; 0x4f
   14674:	bcc	44fe9c <full_module_path@@Base+0x3d6934>
   14678:			; <UNDEFINED> instruction: 0x4640e6b4
   1467c:			; <UNDEFINED> instruction: 0xf9b2f008
   14680:	strtmi	r4, [r9], -lr, asr #20
   14684:			; <UNDEFINED> instruction: 0x4603447a
   14688:	stmdbmi	sp, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   1468c:	andcs	r4, r3, r2, asr r6
   14690:	tsteq	r0, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
   14694:			; <UNDEFINED> instruction: 0xf00d4479
   14698:	stmdbmi	sl, {r0, r1, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   1469c:	rscsmi	pc, lr, #64, 4
   146a0:	ldrbtmi	r2, [r9], #-2
   146a4:			; <UNDEFINED> instruction: 0xf82cf003
   146a8:	ldmib	sp, {r3, r5, r7, r9, sl, lr}^
   146ac:	vldrls.16	s20, [ip, #-44]	; 0xffffffd4	; <UNPREDICTABLE>
   146b0:			; <UNDEFINED> instruction: 0xf7fe2401
   146b4:	stmdals	r9, {r2, r8, r9, fp, ip, sp, pc}
   146b8:	bls	12600c <full_module_path@@Base+0xacaa4>
   146bc:			; <UNDEFINED> instruction: 0xf8cd4639
   146c0:	andls	sl, r0, ip
   146c4:			; <UNDEFINED> instruction: 0xf8cd4658
   146c8:			; <UNDEFINED> instruction: 0xf8cda008
   146cc:			; <UNDEFINED> instruction: 0xf7fca004
   146d0:	strbt	pc, [r5], #3187	; 0xc73	; <UNPREDICTABLE>
   146d4:	movwpl	pc, #38157	; 0x950d	; <UNPREDICTABLE>
   146d8:	rscscc	pc, pc, #79	; 0x4f
   146dc:	ldrbmi	r3, [r9], -r0, lsr #6
   146e0:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
   146e4:	bls	138ef4 <full_module_path@@Base+0xbf98c>
   146e8:	blls	1f92f4 <full_module_path@@Base+0x17fd8c>
   146ec:	blls	2792f4 <full_module_path@@Base+0x1ffd8c>
   146f0:	blx	ff1d0762 <full_module_path@@Base+0xff1571fa>
   146f4:	blls	50da68 <full_module_path@@Base+0x494500>
   146f8:	tstlt	r3, fp, lsl r8
   146fc:			; <UNDEFINED> instruction: 0x069c89fb
   14700:	blmi	c897a4 <full_module_path@@Base+0xc1023c>
   14704:	ldrbtmi	r4, [fp], #-2597	; 0xfffff5db
   14708:	andmi	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   1470c:			; <UNDEFINED> instruction: 0xf9b46a1a
   14710:	stmiblt	sl, {r2, r3, ip, sp}^
   14714:			; <UNDEFINED> instruction: 0xdc062b01
   14718:			; <UNDEFINED> instruction: 0xf8594b2c
   1471c:	ldmdavs	fp, {r0, r1, ip, sp}
   14720:			; <UNDEFINED> instruction: 0xf77e2b01
   14724:	bls	27f0e0 <full_module_path@@Base+0x205b78>
   14728:	blmi	a66014 <full_module_path@@Base+0x9ecaac>
   1472c:	ldrbtmi	r9, [fp], #-2069	; 0xfffff7eb
   14730:	andcs	r9, r0, #0, 4
   14734:	movwcs	lr, #10701	; 0x29cd
   14738:	adcmi	pc, r0, #1325400064	; 0x4f000000
   1473c:	andls	r2, r1, #67108864	; 0x4000000
   14740:			; <UNDEFINED> instruction: 0xf7fc9a04
   14744:			; <UNDEFINED> instruction: 0xe71cfc39
   14748:			; <UNDEFINED> instruction: 0xf73f2b01
   1474c:			; <UNDEFINED> instruction: 0xf7feaf25
   14750:			; <UNDEFINED> instruction: 0xf50dba57
   14754:	stmdbls	r7, {r0, r3, r9, ip, lr}
   14758:	strls	r3, [r2, #-544]	; 0xfffffde0
   1475c:	ldrtmi	r9, [r8], -r9, lsl #22
   14760:	tstls	r0, r2, lsl r8
   14764:	andls	r4, r1, #93323264	; 0x5900000
   14768:			; <UNDEFINED> instruction: 0xf01a9a04
   1476c:	strb	pc, [r8, r9, lsl #23]	; <UNPREDICTABLE>
   14770:	ldrbmi	r2, [ip], -r0, lsl #7
   14774:			; <UNDEFINED> instruction: 0xf1ba931a
   14778:			; <UNDEFINED> instruction: 0xf43e0f00
   1477c:			; <UNDEFINED> instruction: 0xf8cdaaed
   14780:			; <UNDEFINED> instruction: 0xf7ffb060
   14784:	svclt	0x0000b914
   14788:	andeq	r2, r3, ip, lsl r4
   1478c:	andeq	r2, r3, r2, lsl #9
   14790:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14794:			; <UNDEFINED> instruction: 0x000324ba
   14798:	andeq	r2, r3, r4, lsl #8
   1479c:	andeq	r0, r0, r0, asr #11
   147a0:	strdeq	r2, [r3], -r8
   147a4:	andeq	r3, r3, r2, lsr #14
   147a8:	andeq	ip, r5, r6, lsl #27
   147ac:	muleq	r3, r4, sp
   147b0:	andeq	ip, r5, sl, lsr #26
   147b4:	andeq	r1, r3, r2, asr ip
   147b8:	andeq	r2, r3, ip, asr r2
   147bc:	strdeq	r2, [r3], -r8
   147c0:	andeq	r1, r3, r0, lsr #18
   147c4:	andeq	r1, r3, sl, asr #29
   147c8:			; <UNDEFINED> instruction: 0x0005cbb2
   147cc:	andeq	r0, r0, r0, lsr #8
   147d0:			; <UNDEFINED> instruction: 0x0003bbb6
   147d4:	svcmi	0x00f0e92d
   147d8:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
   147dc:	addlt	r4, r5, r2, lsr #30
   147e0:			; <UNDEFINED> instruction: 0xf50d4e22
   147e4:	ldrbtmi	r5, [pc], #-1408	; 147ec <fchmod@plt+0xdc30>
   147e8:	cfstr32mi	mvfx3, [r1], #-48	; 0xffffffd0
   147ec:	ldmibpl	lr!, {r3, r4, r7, r9, sl, lr}
   147f0:	ldrbtmi	r4, [ip], #-1559	; 0xfffff9e9
   147f4:	eorvs	r6, lr, r6, lsr r8
   147f8:	streq	pc, [r0], -pc, asr #32
   147fc:			; <UNDEFINED> instruction: 0x460e4d1d
   14800:	strtmi	r5, [r9], -r5, ror #18
   14804:	ldrdls	pc, [r0], -r5
   14808:	ldc2	0, cr15, [r0, #-104]	; 0xffffff98
   1480c:	blle	65c024 <full_module_path@@Base+0x5e2abc>
   14810:			; <UNDEFINED> instruction: 0xf10d6828
   14814:	ldrbmi	r0, [r1], -ip, lsl #20
   14818:	stmvs	r2, {r0, r1, r7, r9, fp, sp, lr}
   1481c:			; <UNDEFINED> instruction: 0x0c03eba4
   14820:			; <UNDEFINED> instruction: 0xf8526b43
   14824:	blcc	808dc <full_module_path@@Base+0x7374>
   14828:	ldrbmi	r6, [r8], -r3, asr #6
   1482c:			; <UNDEFINED> instruction: 0xf9a0f7f7
   14830:			; <UNDEFINED> instruction: 0x46504659
   14834:			; <UNDEFINED> instruction: 0x46224633
   14838:	stmdavc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1483c:			; <UNDEFINED> instruction: 0xf940f7fd
   14840:	andls	pc, r0, r5, asr #17
   14844:			; <UNDEFINED> instruction: 0xf50d490c
   14848:	bmi	229650 <full_module_path@@Base+0x1b00e8>
   1484c:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
   14850:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   14854:	subsmi	r6, r1, sl, lsl r8
   14858:			; <UNDEFINED> instruction: 0xf50dd104
   1485c:	andlt	r5, r5, r0, lsl #27
   14860:	svchi	0x00f0e8bd
   14864:	mcr	7, 0, pc, cr12, cr1, {7}	; <UNPREDICTABLE>
   14868:	andeq	r2, r5, lr, asr r1
   1486c:	andeq	r0, r0, ip, lsr #7
   14870:	andeq	r2, r5, r2, asr r1
   14874:	andeq	r0, r0, r8, asr r5
   14878:	strdeq	r2, [r5], -r6
   1487c:	svcmi	0x00f0e92d
   14880:	stc	6, cr4, [sp, #-580]!	; 0xfffffdbc
   14884:	vldrmi	d24, [lr, #8]
   14888:	ldrbtmi	r4, [sp], #-3294	; 0xfffff322
   1488c:	cmnhi	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   14890:	cfstr32pl	mvfx15, [r3, #692]	; 0x2b4
   14894:	cmnlt	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   14898:	stmdbpl	ip!, {r0, r1, r7, ip, sp, pc}
   1489c:	orrpl	pc, r3, #54525952	; 0x3400000
   148a0:	stmdavs	r4!, {r3, r4, r5, r6, r7, sl, lr}
   148a4:			; <UNDEFINED> instruction: 0xf04f605c
   148a8:	cfldrdmi	mvd0, [r9], {0}
   148ac:	blmi	ff6614c4 <full_module_path@@Base+0xff5e7f5c>
   148b0:	ldrbtmi	r4, [fp], #1148	; 0x47c
   148b4:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   148b8:	bmi	4500e0 <full_module_path@@Base+0x3d6b78>
   148bc:	smlabteq	r5, sp, r9, lr
   148c0:	ldrdcc	pc, [r0], -sl
   148c4:	cmple	r5, r0, lsl #22
   148c8:	svceq	0x0000f1b9
   148cc:	bmi	ff4c8e88 <full_module_path@@Base+0xff44f920>
   148d0:			; <UNDEFINED> instruction: 0xf8584bd2
   148d4:			; <UNDEFINED> instruction: 0xf8584002
   148d8:	stmdavs	r3!, {r0, r1, ip, lr}
   148dc:	addsmi	r6, sl, #2752512	; 0x2a0000
   148e0:	cmphi	r1, r0	; <UNPREDICTABLE>
   148e4:	bcs	2f654 <fchmod@plt+0x28a98>
   148e8:	cmphi	sp, r0, asr #32	; <UNPREDICTABLE>
   148ec:	blcs	2f760 <fchmod@plt+0x28ba4>
   148f0:	cmphi	r9, r0, asr #32	; <UNPREDICTABLE>
   148f4:			; <UNDEFINED> instruction: 0xf04f4bca
   148f8:			; <UNDEFINED> instruction: 0xf85831ff
   148fc:	ldmdavs	r8, {r0, r1, ip, sp}
   14900:	ldc2	0, cr15, [r0], {24}
   14904:	blmi	ff227428 <full_module_path@@Base+0xff1adec0>
   14908:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   1490c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   14910:	ldmdavs	fp, {r4, fp, sp, lr}
   14914:			; <UNDEFINED> instruction: 0xf0004318
   14918:	blmi	ff134da0 <full_module_path@@Base+0xff0bb838>
   1491c:			; <UNDEFINED> instruction: 0xf8586820
   14920:	ldmdavs	fp, {r0, r1, ip, sp}
   14924:	andle	r2, pc, r2, lsl #22
   14928:			; <UNDEFINED> instruction: 0x3094f8db
   1492c:	blvs	c0ec0 <full_module_path@@Base+0x47958>
   14930:	blle	25f138 <full_module_path@@Base+0x1e5bd0>
   14934:			; <UNDEFINED> instruction: 0xf8584bbe
   14938:	ldmdavs	r8, {r0, r1, ip, sp}
   1493c:	tsteq	r8, r0, lsl #2	; <UNPREDICTABLE>
   14940:			; <UNDEFINED> instruction: 0xf7fc3008
   14944:	stmdavs	r0!, {r0, r2, r4, r6, r8, fp, ip, sp, lr, pc}
   14948:	mcrr2	7, 15, pc, r4, cr5	; <UNPREDICTABLE>
   1494c:	ldrdcc	pc, [r0], -sl
   14950:	adcsle	r2, r9, r0, lsl #22
   14954:	mrc2	0, 4, pc, cr14, cr4, {0}
   14958:	strmi	r1, [r4], -r6, asr #24
   1495c:	stcne	0, cr13, [r5], {180}	; 0xb4
   14960:	msrhi	CPSR_xc, r0
   14964:	ldrbtmi	r4, [r9], #-2483	; 0xfffff64d
   14968:	stc2l	7, cr15, [lr], #-1004	; 0xfffffc14
   1496c:	strmi	r6, [r5], -r3, lsl #21
   14970:	bne	ff8eeb80 <full_module_path@@Base+0xff875618>
   14974:	eorvs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   14978:			; <UNDEFINED> instruction: 0x069b89f3
   1497c:	msrhi	CPSR_fsx, r0, asr #2
   14980:			; <UNDEFINED> instruction: 0x4630a919
   14984:			; <UNDEFINED> instruction: 0xf8f4f7f7
   14988:	strtmi	r9, [r2], -r6, lsl #22
   1498c:	blls	179598 <full_module_path@@Base+0x100030>
   14990:			; <UNDEFINED> instruction: 0xf04f9300
   14994:	movwls	r3, #9215	; 0x23ff
   14998:	strmi	r2, [r1], -r0, lsl #6
   1499c:			; <UNDEFINED> instruction: 0xf01a4630
   149a0:	blvs	1b13364 <full_module_path@@Base+0x1a99dfc>
   149a4:	cmnvs	fp, #1024	; 0x400
   149a8:			; <UNDEFINED> instruction: 0xf014e78a
   149ac:	mcrrne	14, 6, pc, r2, cr11	; <UNPREDICTABLE>
   149b0:	addle	r4, ip, r4, lsl #12
   149b4:			; <UNDEFINED> instruction: 0xf04f4ea0
   149b8:	stcmi	12, cr0, [r0, #64]!	; 0x40
   149bc:			; <UNDEFINED> instruction: 0xf8584ba0
   149c0:			; <UNDEFINED> instruction: 0xf8df6006
   149c4:	cdp	2, 1, cr14, cr8, cr0, {4}
   149c8:			; <UNDEFINED> instruction: 0x96171a10
   149cc:	andvc	pc, r5, r8, asr r8	; <UNPREDICTABLE>
   149d0:	ldrbcc	pc, [pc, #79]!	; 14a27 <fchmod@plt+0xde6b>	; <UNPREDICTABLE>
   149d4:			; <UNDEFINED> instruction: 0xf8589716
   149d8:	movwls	r3, #61443	; 0xf003
   149dc:	movwcs	lr, #2518	; 0x9d6
   149e0:	tstcs	r0, #3358720	; 0x334000
   149e4:	movwcs	lr, #2519	; 0x9d7
   149e8:	tstcs	r2, #3358720	; 0x334000
   149ec:			; <UNDEFINED> instruction: 0xf04f4632
   149f0:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}^
   149f4:	stmib	r7, {r9, sl, ip, lr}^
   149f8:	stcls	6, cr5, [pc, #-0]	; 14a00 <fchmod@plt+0xde44>
   149fc:	svcmi	0x00934a92
   14a00:	andgt	pc, r0, r5, asr #17
   14a04:	andpl	pc, lr, r8, asr r8	; <UNPREDICTABLE>
   14a08:	subgt	pc, r4, #14614528	; 0xdf0000
   14a0c:	stmdavs	fp!, {r0, r4, r7, r9, sl, fp, lr}
   14a10:	subsmi	r9, fp, #8, 10	; 0x2000000
   14a14:			; <UNDEFINED> instruction: 0xf858602b
   14a18:	bmi	fe3e0a28 <full_module_path@@Base+0xfe3674c0>
   14a1c:	ldrsb	pc, [ip, #143]!	; 0x8f	; <UNPREDICTABLE>
   14a20:	ldrmi	r9, [sp], -sl, lsl #6
   14a24:	andls	r6, r7, #1769472	; 0x1b0000
   14a28:	eorvs	r4, fp, fp, asr r2
   14a2c:	andpl	pc, ip, r8, asr r8	; <UNPREDICTABLE>
   14a30:			; <UNDEFINED> instruction: 0xf8df4a8a
   14a34:	stmdavs	fp!, {r2, r3, r5, r9, lr, pc}
   14a38:	subsmi	r9, fp, #12, 10	; 0x3000000
   14a3c:			; <UNDEFINED> instruction: 0xf858602b
   14a40:	stmdavs	fp!, {r0, r1, r2, ip, lr}
   14a44:	subsmi	r9, fp, #37748736	; 0x2400000
   14a48:			; <UNDEFINED> instruction: 0xf858602b
   14a4c:	strls	r5, [fp, #-6]
   14a50:	subsmi	r6, fp, #2818048	; 0x2b0000
   14a54:	stcls	0, cr6, [r7, #-172]	; 0xffffff54
   14a58:	andpl	pc, r5, r8, asr r8	; <UNPREDICTABLE>
   14a5c:	strls	r6, [r7, #-2091]	; 0xfffff7d5
   14a60:	eorvs	r4, fp, fp, asr r2
   14a64:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   14a68:	andls	r6, sp, #1245184	; 0x130000
   14a6c:	andsvs	r4, r3, fp, asr r2
   14a70:	andvc	pc, ip, r8, asr r8	; <UNPREDICTABLE>
   14a74:	movwcc	r6, #6203	; 0x183b
   14a78:			; <UNDEFINED> instruction: 0xf858603b
   14a7c:	stmdavs	fp!, {r1, r2, r3, ip, lr}
   14a80:	tstls	r5, #58720256	; 0x3800000
   14a84:	blx	ff852a7a <full_module_path@@Base+0xff7d9512>
   14a88:	ldrbtmi	r4, [sl], #-2678	; 0xfffff58a
   14a8c:	ldrdne	pc, [r0], r2	; <UNPREDICTABLE>
   14a90:	eorvs	r6, r8, r3, lsl #21
   14a94:	stmvs	r0, {r0, r3, r4, r8, sl, fp, sp, pc}
   14a98:			; <UNDEFINED> instruction: 0xf8501ae3
   14a9c:	stmdbcs	r0, {r0, r1, r5, sp, lr}
   14aa0:	adchi	pc, r6, r0
   14aa4:	addpl	pc, r0, #1325400064	; 0x4f000000
   14aa8:			; <UNDEFINED> instruction: 0xf0284628
   14aac:			; <UNDEFINED> instruction: 0xf8dffa61
   14ab0:			; <UNDEFINED> instruction: 0x4622c170
   14ab4:	stcls	6, cr4, [r6, #-160]	; 0xffffff60
   14ab8:	blls	166384 <full_module_path@@Base+0xece1c>
   14abc:	andmi	pc, ip, r8, asr r8	; <UNPREDICTABLE>
   14ac0:	stmdavs	r4!, {r8, sl, ip, pc}
   14ac4:			; <UNDEFINED> instruction: 0xf7fc9401
   14ac8:	ldcls	15, cr15, [r7, #-1004]	; 0xfffffc14
   14acc:	bls	23b70c <full_module_path@@Base+0x1c21a4>
   14ad0:	ldmib	sp, {r2, r3, r5, r7, r9, sl, lr}^
   14ad4:	ldmdavs	fp, {r4, r9, sl, ip, lr}
   14ad8:	stmib	ip, {r4, fp, sp, lr}^
   14adc:	stcls	6, cr5, [ip, #-0]
   14ae0:	tstls	r4, #64, 4
   14ae4:	stmdavs	sp!, {r0, r1, r3, r4, r7, r8, r9, fp, sp, lr}
   14ae8:	ldrls	r1, [r0], #-3676	; 0xfffff1a4
   14aec:	stfeqd	f7, [r0], {197}	; 0xc5
   14af0:	mcrls	13, 0, r9, cr9, cr6, {0}
   14af4:	strtmi	r9, [lr], sl, lsl #18
   14af8:	ldrmi	lr, [r2, #-2525]	; 0xfffff623
   14afc:	mcrls	8, 0, r6, cr11, cr2, {1}
   14b00:	strmi	lr, [r0, #-2510]	; 0xfffff632
   14b04:	mvfeqdm	f7, f2
   14b08:	bls	1fbb48 <full_module_path@@Base+0x1825e0>
   14b0c:	strtmi	r6, [r3], -r9, lsl #16
   14b10:	ldmdavs	r5, {r0, r2, r4, sl, fp, ip, pc}
   14b14:	bls	365440 <full_module_path@@Base+0x2ebed8>
   14b18:	rsbmi	r6, sp, #28
   14b1c:			; <UNDEFINED> instruction: 0x9c109b14
   14b20:	ldmdavs	r2, {r1, r2, r4, r5, fp, sp, lr}
   14b24:	rsbsmi	r6, r6, #156, 6	; 0x70000002
   14b28:	subsmi	r6, r2, #3866624	; 0x3b0000
   14b2c:	blcc	7bb54 <full_module_path@@Base+0x25ec>
   14b30:	blls	3ecc24 <full_module_path@@Base+0x3736bc>
   14b34:	stmdals	sl, {r5, sp, lr}
   14b38:	stmdbls	ip, {r0, sp, lr}
   14b3c:	andgt	pc, r0, r1, asr #17
   14b40:			; <UNDEFINED> instruction: 0xf8c19909
   14b44:	stmdbls	fp, {sp, lr, pc}
   14b48:	stmdbls	r7, {r1, r2, r3, sp, lr}
   14b4c:	stmdbls	sp, {r0, r2, r3, sp, lr}
   14b50:	ldrmi	r6, [sl], -sl
   14b54:	andsvs	r2, r3, r2, lsl #6
   14b58:	stmdavs	r9!, {r1, r4, r5, r7, r9, sl, sp, lr, pc}
   14b5c:	addmi	r6, fp, #2293760	; 0x230000
   14b60:	ldmibvs	sl, {r2, ip, lr, pc}
   14b64:	ldrmi	r6, [r0], #-2075	; 0xfffff7e5
   14b68:	mvnsle	r4, fp, lsl #5
   14b6c:			; <UNDEFINED> instruction: 0xf8584b3e
   14b70:	ldmdavs	fp, {r0, r1, ip, sp}
   14b74:			; <UNDEFINED> instruction: 0xf5b01a18
   14b78:	svclt	0x00ac7ffa
   14b7c:	andcs	r2, r1, r0
   14b80:			; <UNDEFINED> instruction: 0xf9f2f016
   14b84:	ldmdbmi	r9!, {r0, r3, r6, r7, r9, sl, sp, lr, pc}
   14b88:	orrpl	pc, r3, #54525952	; 0x3400000
   14b8c:	movwcc	r4, #18973	; 0x4a1d
   14b90:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   14b94:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   14b98:	qsuble	r4, r1, lr
   14b9c:	cfstr32pl	mvfx15, [r3, #52]	; 0x34
   14ba0:	ldc	0, cr11, [sp], #12
   14ba4:	pop	{r1, r8, r9, fp, pc}
   14ba8:			; <UNDEFINED> instruction: 0xf0148ff0
   14bac:	ldmdbmi	r0!, {r0, r1, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   14bb0:			; <UNDEFINED> instruction: 0x46044479
   14bb4:	blx	1252baa <full_module_path@@Base+0x11d9642>
   14bb8:	strmi	r6, [r5], -r2, lsl #21
   14bbc:	bne	fe92edd0 <full_module_path@@Base+0xfe8b5868>
   14bc0:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   14bc4:	ldreq	r8, [r9], r3, asr #19
   14bc8:	blmi	589ff0 <full_module_path@@Base+0x510a88>
   14bcc:	andne	lr, r5, #3620864	; 0x374000
   14bd0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   14bd4:			; <UNDEFINED> instruction: 0xf7ff681b
   14bd8:			; <UNDEFINED> instruction: 0xe6e2fdfd
   14bdc:			; <UNDEFINED> instruction: 0xf6404b25
   14be0:	stmdbmi	r5!, {r2, r4, r5, r9}
   14be4:	ldrbtmi	r4, [fp], #-2085	; 0xfffff7db
   14be8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   14bec:	svc	0x00d8f7f1
   14bf0:			; <UNDEFINED> instruction: 0x46294630
   14bf4:			; <UNDEFINED> instruction: 0xffbcf7f6
   14bf8:			; <UNDEFINED> instruction: 0xf7f1e759
   14bfc:	svclt	0x0000ec42
   14c00:	strheq	r2, [r5], -sl
   14c04:	andeq	r0, r0, ip, lsr #7
   14c08:	andeq	r2, r5, r4, lsr #1
   14c0c:	andeq	ip, r5, r6, lsl #20
   14c10:	andeq	r2, r3, r0, lsr r1
   14c14:	strdeq	r0, [r0], -r8
   14c18:			; <UNDEFINED> instruction: 0x000005b8
   14c1c:	andeq	r0, r0, r8, asr r5
   14c20:	andeq	r0, r0, r4, ror #9
   14c24:	andeq	r0, r0, r0, lsr #7
   14c28:	andeq	r0, r0, r0, lsl #13
   14c2c:	andeq	r0, r0, r4, lsl #9
   14c30:	andeq	r0, r0, ip, lsl #8
   14c34:	andeq	r2, r3, r2, asr #32
   14c38:	ldrdeq	r0, [r0], -r8
   14c3c:	muleq	r0, r4, r5
   14c40:	andeq	r0, r0, ip, lsr r4
   14c44:	andeq	r0, r0, r8, lsl r6
   14c48:	andeq	r0, r0, r8, lsr #9
   14c4c:	andeq	r0, r0, r8, lsl #10
   14c50:	andeq	r0, r0, r4, lsl #10
   14c54:	andeq	r0, r0, ip, asr r5
   14c58:	andeq	r0, r0, r0, lsl r5
   14c5c:	andeq	r0, r0, r8, lsr #7
   14c60:	andeq	r0, r0, r4, lsl r3
   14c64:	andeq	ip, r5, lr, lsr #16
   14c68:	andeq	r0, r0, r8, lsl r5
   14c6c:			; <UNDEFINED> instruction: 0x00051db4
   14c70:	strdeq	r1, [r3], -r8
   14c74:	andeq	r1, r3, lr, lsr #31
   14c78:	andeq	r1, r3, r4, lsl #19
   14c7c:	ldrdeq	r1, [r3], -sl
   14c80:	svcmi	0x00f0e92d
   14c84:	cfstr32pl	mvfx15, [r2, #692]	; 0x2b4
   14c88:	bmi	fe85300c <full_module_path@@Base+0xfe7d9aa4>
   14c8c:			; <UNDEFINED> instruction: 0xf8dfb087
   14c90:			; <UNDEFINED> instruction: 0xf50d2aa0
   14c94:	ldrbtmi	r5, [ip], #-898	; 0xfffffc7e
   14c98:			; <UNDEFINED> instruction: 0xf8df3314
   14c9c:	stmiapl	r2!, {r3, r4, r7, r9, fp, ip, pc}
   14ca0:	ldmdavs	r2, {r0, r3, r4, r5, r6, r7, sl, lr}
   14ca4:			; <UNDEFINED> instruction: 0xf04f601a
   14ca8:			; <UNDEFINED> instruction: 0xf8df0200
   14cac:	andls	r2, r4, ip, lsl #21
   14cb0:	bcc	fe253034 <full_module_path@@Base+0xfe1d9acc>
   14cb4:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   14cb8:			; <UNDEFINED> instruction: 0xf859920c
   14cbc:	ldmdavs	r0, {r0, r1, ip, sp}
   14cc0:	ldmdacs	ip, {r1, r2, r3, r8, r9, ip, pc}
   14cc4:			; <UNDEFINED> instruction: 0x2006f9b3
   14cc8:			; <UNDEFINED> instruction: 0x300ef9b3
   14ccc:	tstls	r0, #-268435456	; 0xf0000000
   14cd0:	msrhi	CPSR_s, #64, 6
   14cd4:	bcc	1a53058 <full_module_path@@Base+0x19d9af0>
   14cd8:			; <UNDEFINED> instruction: 0xf8df2601
   14cdc:			; <UNDEFINED> instruction: 0xf8df4a68
   14ce0:			; <UNDEFINED> instruction: 0xf8592a68
   14ce4:	ldrbtmi	r3, [ip], #-3
   14ce8:	blx	feceed5c <full_module_path@@Base+0xfec757f4>
   14cec:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   14cf0:			; <UNDEFINED> instruction: 0xf8596223
   14cf4:	ldmdavs	fp, {r1, ip, sp}
   14cf8:	svclt	0x00142b00
   14cfc:	strcs	r2, [r6, -r0, lsl #14]
   14d00:	bmi	1253084 <full_module_path@@Base+0x11d9b1c>
   14d04:	bcs	1253088 <full_module_path@@Base+0x11d9b20>
   14d08:			; <UNDEFINED> instruction: 0xf8df447c
   14d0c:			; <UNDEFINED> instruction: 0xf8df3a48
   14d10:			; <UNDEFINED> instruction: 0xf8c45a48
   14d14:			; <UNDEFINED> instruction: 0xf85910a0
   14d18:	andsls	r2, r1, #2
   14d1c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   14d20:	ldmdavs	r3, {r0, r2, r3, r8, r9, ip, pc}
   14d24:	ldmdavs	r2, {r0, r2, r3, r9, fp, ip, pc}
   14d28:			; <UNDEFINED> instruction: 0xf8df431a
   14d2c:	movwmi	r3, #43568	; 0xaa30
   14d30:	andcs	fp, r1, #12, 30	; 0x30
   14d34:			; <UNDEFINED> instruction: 0xf8c42200
   14d38:			; <UNDEFINED> instruction: 0xf8592094
   14d3c:	ldmdavs	r2, {r0, r2, sp}
   14d40:	andeq	pc, r2, #2
   14d44:			; <UNDEFINED> instruction: 0xf8596162
   14d48:	movwls	r3, #24579	; 0x6003
   14d4c:	blcs	2edc0 <fchmod@plt+0x28204>
   14d50:	andshi	pc, r1, #0
   14d54:	orreq	lr, r3, #3072	; 0xc00
   14d58:	bne	1530dc <full_module_path@@Base+0xd9b74>
   14d5c:			; <UNDEFINED> instruction: 0xf8df281d
   14d60:	ldrbtmi	r2, [r9], #-2564	; 0xfffff5fc
   14d64:			; <UNDEFINED> instruction: 0xf859618b
   14d68:	ldmdavs	fp, {r1, ip, sp}
   14d6c:	andhi	pc, r0, #0, 6
   14d70:	ldmibcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   14d74:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   14d78:	bcs	2edc8 <fchmod@plt+0x2820c>
   14d7c:	andcs	fp, ip, #12, 30	; 0x30
   14d80:	bicvs	r2, sl, r8, lsl #4
   14d84:			; <UNDEFINED> instruction: 0xf8dfb133
   14d88:	smlattcs	r1, r4, r9, r3
   14d8c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   14d90:	tstlt	r3, fp, lsl r8
   14d94:			; <UNDEFINED> instruction: 0xf8df2100
   14d98:			; <UNDEFINED> instruction: 0xf8df29d8
   14d9c:	ldrbtmi	r3, [sl], #-2520	; 0xfffff628
   14da0:			; <UNDEFINED> instruction: 0xf85962d1
   14da4:	movwls	r3, #45059	; 0xb003
   14da8:			; <UNDEFINED> instruction: 0x301af9b3
   14dac:	vstrle	d2, [r8, #-0]
   14db0:	stcl	7, cr15, [sl], #964	; 0x3c4
   14db4:	stmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   14db8:			; <UNDEFINED> instruction: 0x46024479
   14dbc:			; <UNDEFINED> instruction: 0xf00d2002
   14dc0:			; <UNDEFINED> instruction: 0xf8dffa1b
   14dc4:			; <UNDEFINED> instruction: 0xf85939b8
   14dc8:	ldmdavs	fp, {r0, r1, ip, sp}
   14dcc:			; <UNDEFINED> instruction: 0xf8dfb13b
   14dd0:	ldrbtmi	r3, [fp], #-2480	; 0xfffff650
   14dd4:	ldrdcc	pc, [r0], r3	; <UNPREDICTABLE>
   14dd8:			; <UNDEFINED> instruction: 0xf0002b00
   14ddc:			; <UNDEFINED> instruction: 0xf8df8379
   14de0:			; <UNDEFINED> instruction: 0xf85939a4
   14de4:	movwls	r3, #40963	; 0xa003
   14de8:	blcs	aee5c <full_module_path@@Base+0x358f4>
   14dec:	cmphi	pc, #0	; <UNPREDICTABLE>
   14df0:	andcs	r9, r0, #229376	; 0x38000
   14df4:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   14df8:	sbchi	r8, sl, sl, asr #3
   14dfc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   14e00:	ldmdavs	fp, {r0, r1, r3, r9, fp, ip, pc}
   14e04:			; <UNDEFINED> instruction: 0x2016f9b2
   14e08:			; <UNDEFINED> instruction: 0xf8df2b00
   14e0c:			; <UNDEFINED> instruction: 0xf8593980
   14e10:	vhadd.u8	d19, d0, d3
   14e14:	smlatbcs	r0, lr, r2, r8
   14e18:	andsvs	r4, r9, sl, lsl #5
   14e1c:	subshi	pc, r3, #0, 6
   14e20:	stmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   14e24:	bleq	50f68 <_IO_stdin_used@@Base+0xb6f0>
   14e28:	stmdbmi	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   14e2c:	stmdbpl	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   14e30:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   14e34:			; <UNDEFINED> instruction: 0xf8df447c
   14e38:	ldrbtmi	r1, [sp], #-2404	; 0xfffff69c
   14e3c:	ldmdavs	fp, {r0, r2, r8, sl, ip, pc}
   14e40:	ldmdbpl	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   14e44:	ldmdbeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   14e48:	ldmdbcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   14e4c:	bicsmi	r4, fp, #2097152000	; 0x7d000000
   14e50:	vabal.u8	<illegal reg q12.5>, d3, d7
   14e54:			; <UNDEFINED> instruction: 0xf8c40308
   14e58:			; <UNDEFINED> instruction: 0xf8593090
   14e5c:			; <UNDEFINED> instruction: 0xf8593001
   14e60:	movwls	r8, #32768	; 0x8000
   14e64:	andcc	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   14e68:	blls	279a94 <full_module_path@@Base+0x20052c>
   14e6c:	blls	22eedc <full_module_path@@Base+0x1b5974>
   14e70:	bcs	2eee4 <fchmod@plt+0x28328>
   14e74:	addshi	pc, r6, r0
   14e78:	cmnle	lr, r0, lsl #22
   14e7c:	ldrdcc	pc, [r0], -r8
   14e80:	andmi	lr, r8, #3457024	; 0x34c000
   14e84:	lfmle	f4, 4, [r8, #-592]!	; 0xfffffdb0
   14e88:	blls	18d260 <full_module_path@@Base+0x113cf8>
   14e8c:	addeq	lr, r2, #168960	; 0x29400
   14e90:	ldrdge	pc, [r0], -r2
   14e94:	ldrdne	pc, [r0], r3	; <UNPREDICTABLE>
   14e98:	stmdbcs	r0, {r0, r2, r4, r8, r9, fp, sp, pc}
   14e9c:	ldrmi	sp, [r8], -r2, asr #32
   14ea0:	addpl	pc, r0, #1325400064	; 0x4f000000
   14ea4:			; <UNDEFINED> instruction: 0xf0289303
   14ea8:	blls	11303c <full_module_path@@Base+0x99ad4>
   14eac:	ldrmi	r9, [r8], -r4, lsl #20
   14eb0:	ldrtmi	r4, [r3], -r9, lsr #12
   14eb4:	andls	r9, r1, #0, 14
   14eb8:			; <UNDEFINED> instruction: 0xf7fc4652
   14ebc:	andcs	pc, r0, #1, 28
   14ec0:			; <UNDEFINED> instruction: 0x46304639
   14ec4:	ldc2l	7, cr15, [sl], {255}	; 0xff
   14ec8:	ldrdcc	pc, [r0], -r8
   14ecc:	strtmi	r6, [r2], #-2714	; 0xfffff566
   14ed0:	blle	3a6440 <full_module_path@@Base+0x32ced8>
   14ed4:	ldmdavs	r8, {r1, r2, r8, r9, fp, ip, pc}
   14ed8:	suble	r2, fp, r0, lsl #16
   14edc:			; <UNDEFINED> instruction: 0xf7f12000
   14ee0:	smlabbcs	r1, r8, sl, lr
   14ee4:			; <UNDEFINED> instruction: 0xf866f016
   14ee8:	ldmibvs	sl, {r0, r1, r2, r8, r9, fp, ip, pc}
   14eec:	ldrdcc	pc, [r0], -r8
   14ef0:	bvs	16a6144 <full_module_path@@Base+0x162cbdc>
   14ef4:	adcmi	r3, r2, #16777216	; 0x1000000
   14ef8:	ldmvs	sl, {r0, r5, r8, r9, fp, ip, lr, pc}^
   14efc:	eorpl	pc, r4, r2, asr r8	; <UNPREDICTABLE>
   14f00:			; <UNDEFINED> instruction: 0xb1b27c2a
   14f04:	stmiacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   14f08:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   14f0c:	bcs	2ef5c <fchmod@plt+0x283a0>
   14f10:	bvs	fe709604 <full_module_path@@Base+0xfe69009c>
   14f14:	beq	10fb2c <full_module_path@@Base+0x965c4>
   14f18:			; <UNDEFINED> instruction: 0xf8d39b05
   14f1c:	blge	5591a4 <full_module_path@@Base+0x4dfc3c>
   14f20:			; <UNDEFINED> instruction: 0xd1bc2900
   14f24:			; <UNDEFINED> instruction: 0x46284619
   14f28:			; <UNDEFINED> instruction: 0xf7f69303
   14f2c:	blls	1147b8 <full_module_path@@Base+0x9b250>
   14f30:			; <UNDEFINED> instruction: 0xf8d8e7bc
   14f34:	strcc	r3, [r1], #-0
   14f38:	adcmi	r6, r2, #368640	; 0x5a000
   14f3c:	blls	24bab8 <full_module_path@@Base+0x1d2550>
   14f40:	ldmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}^
   14f44:			; <UNDEFINED> instruction: 0xf8dfe096
   14f48:			; <UNDEFINED> instruction: 0xf8592868
   14f4c:	ldmdavs	r2, {r1, sp}
   14f50:			; <UNDEFINED> instruction: 0xf0402a00
   14f54:			; <UNDEFINED> instruction: 0xf0178201
   14f58:	andcs	pc, r1, #3325952	; 0x32c000
   14f5c:			; <UNDEFINED> instruction: 0x46304639
   14f60:	stc2	7, cr15, [ip], {255}	; 0xff
   14f64:	ldrdcc	pc, [r0], -r8
   14f68:	blcs	2efdc <fchmod@plt+0x28420>
   14f6c:			; <UNDEFINED> instruction: 0xf8c8d0eb
   14f70:	ldrb	r3, [sl, -r0]!
   14f74:			; <UNDEFINED> instruction: 0xfff8f015
   14f78:			; <UNDEFINED> instruction: 0xf8dfe7b6
   14f7c:			; <UNDEFINED> instruction: 0xf8593834
   14f80:	stmdavs	r3!, {r0, r1, lr}
   14f84:			; <UNDEFINED> instruction: 0xf8dfb98b
   14f88:			; <UNDEFINED> instruction: 0xf859382c
   14f8c:	and	r5, r3, r3
   14f90:			; <UNDEFINED> instruction: 0xf9aef017
   14f94:	ldmdblt	fp, {r0, r1, r5, fp, sp, lr}
   14f98:			; <UNDEFINED> instruction: 0xf5b3682b
   14f9c:	blle	ffdf4f8c <full_module_path@@Base+0xffd7ba24>
   14fa0:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}
   14fa4:			; <UNDEFINED> instruction: 0xf43f2b00
   14fa8:			; <UNDEFINED> instruction: 0xf8d8af69
   14fac:	blvs	6a0fb4 <full_module_path@@Base+0x627a4c>
   14fb0:	blle	cdf7b8 <full_module_path@@Base+0xc66250>
   14fb4:	stmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   14fb8:	beq	16513f4 <full_module_path@@Base+0x15d7e8c>
   14fbc:	ubfxcc	pc, pc, #17, #29
   14fc0:	andeq	pc, r1, r9, asr r8	; <UNPREDICTABLE>
   14fc4:			; <UNDEFINED> instruction: 0xf8d3447b
   14fc8:	stmdavs	r3, {r5, r7, ip}
   14fcc:			; <UNDEFINED> instruction: 0xf853689b
   14fd0:	movtlt	r5, #36898	; 0x9022
   14fd4:	streq	pc, [r4], #-426	; 0xfffffe56
   14fd8:	addpl	pc, r0, #1325400064	; 0x4f000000
   14fdc:			; <UNDEFINED> instruction: 0xf0274620
   14fe0:			; <UNDEFINED> instruction: 0xf8d8ffc7
   14fe4:	ldrtmi	r2, [r3], -r0
   14fe8:	strtmi	r4, [r0], -r9, lsr #12
   14fec:	ldrdgt	pc, [r8], -r2	; <UNPREDICTABLE>
   14ff0:	strls	r9, [r0, -r4, lsl #20]
   14ff4:			; <UNDEFINED> instruction: 0xf10c9201
   14ff8:			; <UNDEFINED> instruction: 0xf7fc32ff
   14ffc:	blls	2d4588 <full_module_path@@Base+0x25b020>
   15000:	tstlt	fp, fp, lsl r8
   15004:	ldmdavs	fp, {r0, r2, r3, r8, r9, fp, ip, pc}
   15008:	vldrle	d2, [r4, #-4]
   1500c:	ldrdcc	pc, [r0], -r8
   15010:	andmi	lr, r8, #3457024	; 0x34c000
   15014:			; <UNDEFINED> instruction: 0xf77f4294
   15018:			; <UNDEFINED> instruction: 0xe790af70
   1501c:	andmi	lr, r8, #3457024	; 0x34c000
   15020:			; <UNDEFINED> instruction: 0xf77f4294
   15024:	ldr	sl, [r8, sl, ror #30]
   15028:	streq	pc, [r4], #-426	; 0xfffffe56
   1502c:	strtmi	r4, [r1], -r8, lsr #12
   15030:	ldc2	7, cr15, [lr, #984]	; 0x3d8
   15034:	blls	48ef90 <full_module_path@@Base+0x415a28>
   15038:	blcs	2f0ac <fchmod@plt+0x284f0>
   1503c:	stmibhi	fp!, {r1, r2, r5, r6, r7, r8, ip, lr, pc}^
   15040:	strbtle	r0, [r3], #1753	; 0x6d9
   15044:			; <UNDEFINED> instruction: 0xf140075a
   15048:			; <UNDEFINED> instruction: 0xf8df8357
   1504c:			; <UNDEFINED> instruction: 0xf8592774
   15050:	ldmdavs	r2, {r1, sp}
   15054:			; <UNDEFINED> instruction: 0xf0402a00
   15058:			; <UNDEFINED> instruction: 0x46138319
   1505c:			; <UNDEFINED> instruction: 0xf1aa4694
   15060:			; <UNDEFINED> instruction: 0x46290210
   15064:			; <UNDEFINED> instruction: 0xf84a4620
   15068:			; <UNDEFINED> instruction: 0xf8c23c10
   1506c:			; <UNDEFINED> instruction: 0xf7fbc004
   15070:			; <UNDEFINED> instruction: 0xe7cbfbd7
   15074:			; <UNDEFINED> instruction: 0xf04f9804
   15078:			; <UNDEFINED> instruction: 0xf01831ff
   1507c:	blls	2d33d0 <full_module_path@@Base+0x259e68>
   15080:	blcs	2f0f4 <fchmod@plt+0x28538>
   15084:	msrhi	SPSR_fsxc, r0, asr #32
   15088:			; <UNDEFINED> instruction: 0xf8df9a0b
   1508c:			; <UNDEFINED> instruction: 0xf9b23738
   15090:	ldrbtmi	r1, [fp], #-26	; 0xffffffe6
   15094:			; <UNDEFINED> instruction: 0xf8d32900
   15098:			; <UNDEFINED> instruction: 0xf102209c
   1509c:			; <UNDEFINED> instruction: 0xf8c30201
   150a0:	stcle	0, cr2, [r5, #-624]	; 0xfffffd90
   150a4:			; <UNDEFINED> instruction: 0x1720f8df
   150a8:	ldrbtmi	r2, [r9], #-2
   150ac:			; <UNDEFINED> instruction: 0xf8a4f00d
   150b0:			; <UNDEFINED> instruction: 0x3718f8df
   150b4:	andhi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   150b8:			; <UNDEFINED> instruction: 0xf017e001
   150bc:	andcs	pc, r1, #409600	; 0x64000
   150c0:			; <UNDEFINED> instruction: 0x46304639
   150c4:	blx	ff6d30ca <full_module_path@@Base+0xff659b62>
   150c8:	ldrdcc	pc, [r0], -r8
   150cc:	rscsle	r2, r4, r0, lsl #22
   150d0:			; <UNDEFINED> instruction: 0xf8df9a0b
   150d4:			; <UNDEFINED> instruction: 0xf9b236fc
   150d8:	ldrbtmi	r1, [fp], #-26	; 0xffffffe6
   150dc:			; <UNDEFINED> instruction: 0xf8d32900
   150e0:			; <UNDEFINED> instruction: 0xf102209c
   150e4:			; <UNDEFINED> instruction: 0xf8c30201
   150e8:	stcle	0, cr2, [r5, #-624]	; 0xfffffd90
   150ec:	usatne	pc, #4, pc, asr #17	; <UNPREDICTABLE>
   150f0:	ldrbtmi	r2, [r9], #-2
   150f4:			; <UNDEFINED> instruction: 0xf880f00d
   150f8:			; <UNDEFINED> instruction: 0xf04f9804
   150fc:			; <UNDEFINED> instruction: 0xf01831ff
   15100:	blls	35334c <full_module_path@@Base+0x2d9de4>
   15104:	blcs	72f178 <full_module_path@@Base+0x6b5c10>
   15108:			; <UNDEFINED> instruction: 0xf8dfdd37
   1510c:			; <UNDEFINED> instruction: 0xf85926cc
   15110:	stmdavs	r2!, {r1, lr}
   15114:			; <UNDEFINED> instruction: 0xf0002a00
   15118:	blcs	7b5b10 <full_module_path@@Base+0x73c5a8>
   1511c:	blls	2cc5d8 <full_module_path@@Base+0x253070>
   15120:	blcs	af194 <full_module_path@@Base+0x35c2c>
   15124:	ssatcc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   15128:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1512c:	eorle	r9, ip, r3, lsl #6
   15130:	bllt	14ef1a4 <full_module_path@@Base+0x1475c3c>
   15134:			; <UNDEFINED> instruction: 0xf9b39b0e
   15138:	blcs	61190 <_dist_code@@Base+0xe5e8>
   1513c:	mvnshi	pc, r0, asr #6
   15140:			; <UNDEFINED> instruction: 0x269cf8df
   15144:			; <UNDEFINED> instruction: 0x369cf8df
   15148:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   1514c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   15150:	ldmdavs	fp, {r1, r4, fp, sp, lr}
   15154:			; <UNDEFINED> instruction: 0xf0004313
   15158:	stmdals	r4, {r2, r5, r6, r7, r8, pc}
   1515c:	stc2	0, cr15, [r0], #36	; 0x24
   15160:	ldmiblt	r3, {r0, r1, r5, fp, sp, lr}
   15164:			; <UNDEFINED> instruction: 0xf04f9804
   15168:			; <UNDEFINED> instruction: 0xf01831ff
   1516c:	and	pc, ip, fp, asr r8	; <UNPREDICTABLE>
   15170:	bicvs	r2, fp, ip, lsl #6
   15174:	biccs	lr, r8, #14680064	; 0xe00000
   15178:			; <UNDEFINED> instruction: 0xf8dfe5ee
   1517c:			; <UNDEFINED> instruction: 0xf8593660
   15180:	movwls	r3, #12291	; 0x3003
   15184:			; <UNDEFINED> instruction: 0xf017e001
   15188:	andcs	pc, r0, #11730944	; 0xb30000
   1518c:			; <UNDEFINED> instruction: 0x46304639
   15190:	blx	1d53196 <full_module_path@@Base+0x1cd9c2e>
   15194:	ldrdcc	pc, [r0], -r8
   15198:			; <UNDEFINED> instruction: 0xddf42b01
   1519c:	ldmdavs	fp, {r2, r3, r8, r9, fp, ip, pc}
   151a0:	vstmdble	r5!, {d2-d15}
   151a4:			; <UNDEFINED> instruction: 0xf8df9a0b
   151a8:			; <UNDEFINED> instruction: 0xf9b23640
   151ac:	ldrbtmi	r1, [fp], #-26	; 0xffffffe6
   151b0:			; <UNDEFINED> instruction: 0xf8d32900
   151b4:			; <UNDEFINED> instruction: 0xf102209c
   151b8:			; <UNDEFINED> instruction: 0xf8c30201
   151bc:	stcle	0, cr2, [r5, #-624]	; 0xfffffd90
   151c0:			; <UNDEFINED> instruction: 0x1628f8df
   151c4:	ldrbtmi	r2, [r9], #-2
   151c8:			; <UNDEFINED> instruction: 0xf816f00d
   151cc:			; <UNDEFINED> instruction: 0x3608f8df
   151d0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   151d4:	blcs	2f248 <fchmod@plt+0x2868c>
   151d8:	eorhi	pc, r3, #64	; 0x40
   151dc:	ldrdcc	pc, [r0], -r8
   151e0:	tstle	r5, r2, lsl #22
   151e4:			; <UNDEFINED> instruction: 0xf884f017
   151e8:	ldrdcc	pc, [r0], -r8
   151ec:	rscsle	r2, r9, r2, lsl #22
   151f0:	bls	3bbe20 <full_module_path@@Base+0x3428b8>
   151f4:	ldmdavs	fp, {r0, r1, r2, r3, fp, ip, pc}
   151f8:	blcs	bb640 <full_module_path@@Base+0x420d8>
   151fc:	ldrsbhi	r8, [r1]
   15200:	sbcshi	pc, sl, r0
   15204:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
   15208:			; <UNDEFINED> instruction: 0xf8dfb13b
   1520c:	ldrbtmi	r3, [fp], #-1508	; 0xfffffa1c
   15210:	ldrdcc	pc, [r0], r3	; <UNPREDICTABLE>
   15214:			; <UNDEFINED> instruction: 0xf0002b00
   15218:			; <UNDEFINED> instruction: 0xf8df821e
   1521c:			; <UNDEFINED> instruction: 0xf85935d8
   15220:	ldmdavs	fp, {r0, r1, ip, sp}
   15224:	blle	1dfe2c <full_module_path@@Base+0x1668c4>
   15228:	strbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   1522c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   15230:	bcs	2f2a0 <fchmod@plt+0x286e4>
   15234:	mvnhi	pc, r0, asr #32
   15238:	ldmdavs	fp, {r2, r3, r8, r9, fp, ip, pc}
   1523c:	vldrle	d2, [r1, #-120]	; 0xffffff88
   15240:	ldmdavs	fp, {r1, r3, r8, r9, fp, ip, pc}
   15244:	suble	r2, r8, r2, lsl #22
   15248:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
   1524c:	cmple	r4, r0, lsl #22
   15250:	ldrdcc	pc, [r0], -r8
   15254:	tstle	r5, r3, lsl #22
   15258:			; <UNDEFINED> instruction: 0xf84af017
   1525c:	ldrdcc	pc, [r0], -r8
   15260:	rscsle	r2, r9, r3, lsl #22
   15264:	ldrcc	pc, [r4, #2271]	; 0x8df
   15268:			; <UNDEFINED> instruction: 0xf8d3447b
   1526c:	ldmdbvs	sl, {r3, r4, r7, ip}^
   15270:	andle	r4, sl, sl, lsl #6
   15274:			; <UNDEFINED> instruction: 0x3094f8d3
   15278:	blls	24176c <full_module_path@@Base+0x1c8204>
   1527c:	blcs	2f2f0 <fchmod@plt+0x28734>
   15280:	blls	2c9384 <full_module_path@@Base+0x24fe1c>
   15284:	blcs	af2f8 <full_module_path@@Base+0x35d90>
   15288:	blls	30937c <full_module_path@@Base+0x28fe14>
   1528c:			; <UNDEFINED> instruction: 0x301af9b3
   15290:	vstrle	d2, [r5, #-0]
   15294:	strbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   15298:	ldrbtmi	r2, [r9], #-2
   1529c:			; <UNDEFINED> instruction: 0xffacf00c
   152a0:	strbne	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   152a4:	orrpl	pc, r2, #54525952	; 0x3400000
   152a8:	strcs	pc, [r4], #2271	; 0x8df
   152ac:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
   152b0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   152b4:	subsmi	r6, r1, sl, lsl r8
   152b8:	eorshi	pc, r5, #64	; 0x40
   152bc:	cfstr32pl	mvfx15, [r2, #52]	; 0x34
   152c0:	pop	{r0, r1, r2, ip, sp, pc}
   152c4:			; <UNDEFINED> instruction: 0xf8df8ff0
   152c8:	ldrbtmi	r2, [sl], #-1344	; 0xfffffac0
   152cc:	ldrne	pc, [ip, #-2271]!	; 0xfffff721
   152d0:	ldrbtmi	r2, [r9], #-2
   152d4:			; <UNDEFINED> instruction: 0xff90f00c
   152d8:	blls	3ce968 <full_module_path@@Base+0x355400>
   152dc:			; <UNDEFINED> instruction: 0x3014f9b3
   152e0:			; <UNDEFINED> instruction: 0xdc052b01
   152e4:	strcc	pc, [r8, #-2271]!	; 0xfffff721
   152e8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   152ec:	tstlt	r3, fp, lsl r8
   152f0:			; <UNDEFINED> instruction: 0xf0099804
   152f4:	stmdals	r4, {r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   152f8:	mvnscc	pc, pc, asr #32
   152fc:			; <UNDEFINED> instruction: 0xff92f017
   15300:			; <UNDEFINED> instruction: 0xf8dfe7a6
   15304:			; <UNDEFINED> instruction: 0xf04f34b4
   15308:			; <UNDEFINED> instruction: 0xf85932ff
   1530c:	ldmdavs	r8, {r0, r1, ip, sp}
   15310:	tsteq	r8, r0, lsl #2	; <UNPREDICTABLE>
   15314:			; <UNDEFINED> instruction: 0xf7fb3008
   15318:	ldr	pc, [r6, fp, ror #24]!
   1531c:	ldrbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   15320:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   15324:	orrlt	r6, lr, #1966080	; 0x1e0000
   15328:	ldrcs	pc, [ip], #-2271	; 0xfffff721
   1532c:	strbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   15330:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   15334:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   15338:	ldmdavs	lr, {r1, r4, fp, sp, lr}
   1533c:			; <UNDEFINED> instruction: 0xf0002a00
   15340:	cdpcs	0, 0, cr8, cr0, cr4, {7}
   15344:	orrshi	pc, fp, r0
   15348:	ldrbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   1534c:	ldrmi	r2, [r6], -r1, lsl #4
   15350:	ldrbtmi	r2, [fp], #-1799	; 0xfffff8f9
   15354:	ldrb	r6, [r3], #538	; 0x21a
   15358:	andcc	pc, r0, r8, asr #17
   1535c:	ldmdavs	fp, {r1, r3, r8, r9, fp, ip, pc}
   15360:			; <UNDEFINED> instruction: 0xf43f2b00
   15364:	andcs	sl, r0, #2320	; 0x910
   15368:			; <UNDEFINED> instruction: 0x46104611
   1536c:	blx	ff7d1388 <full_module_path@@Base+0xff757e20>
   15370:	ldmdavs	r9, {r1, r3, r7, r9, sl, sp, lr, pc}
   15374:			; <UNDEFINED> instruction: 0xf6ff2900
   15378:	bcs	408b8 <fchmod@plt+0x39cfc>
   1537c:	ldclge	7, cr15, [r0, #-508]	; 0xfffffe04
   15380:	adcle	r2, r0, r0, lsl #18
   15384:	ldrcs	pc, [r8], #2271	; 0x8df
   15388:			; <UNDEFINED> instruction: 0xe79f447a
   1538c:			; <UNDEFINED> instruction: 0xf8594bf6
   15390:	ldmdavs	fp, {r0, r1, ip, sp}
   15394:			; <UNDEFINED> instruction: 0xf0402b00
   15398:	blmi	ffa75664 <full_module_path@@Base+0xff9fc0fc>
   1539c:	strcs	pc, [r4], #2271	; 0x8df
   153a0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   153a4:	ldmdavs	lr, {r1, r3, r4, r5, r6, sl, lr}
   153a8:	svclt	0x000d2e00
   153ac:	movwcs	r2, #769	; 0x301
   153b0:	strcs	r2, [r2, -r0, lsl #14]
   153b4:	strt	r6, [r3], #531	; 0x213
   153b8:	strbtvs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   153bc:	strbtmi	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   153c0:	ldrbtmi	r4, [ip], #-1150	; 0xfffffb82
   153c4:	stmdavs	r5!, {r4, r5, fp, sp, lr}
   153c8:	blle	35f3d0 <full_module_path@@Base+0x2e5e68>
   153cc:			; <UNDEFINED> instruction: 0xf7fbb135
   153d0:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   153d4:	svcge	0x0016f43f
   153d8:	stmdavs	r5!, {r4, r5, fp, sp, lr}
   153dc:	andcs	r2, r0, #0, 6
   153e0:	movwcs	r9, #768	; 0x300
   153e4:	ldm	lr!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   153e8:	strbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   153ec:			; <UNDEFINED> instruction: 0xf8df4628
   153f0:	strbmi	fp, [sl], r4, asr #8
   153f4:	movwls	r4, #21627	; 0x547b
   153f8:	ldrtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   153fc:			; <UNDEFINED> instruction: 0xf8df44fb
   15400:	ldrbtmi	r7, [fp], #-1084	; 0xfffffbc4
   15404:	andshi	pc, r8, sp, asr #17
   15408:			; <UNDEFINED> instruction: 0x4698447f
   1540c:			; <UNDEFINED> instruction: 0xf8d39b05
   15410:	addmi	r6, r6, #164	; 0xa4
   15414:	adcshi	pc, r2, r0, lsl #5
   15418:	ldrdcc	pc, [r4], -r8
   1541c:			; <UNDEFINED> instruction: 0x46341e72
   15420:	and	r4, r3, sl, lsl r4
   15424:	addmi	r3, r4, #16777216	; 0x1000000
   15428:	addhi	pc, r3, r0
   1542c:	svcpl	0x0001f812
   15430:	mvnsle	r2, r0, lsl #26
   15434:	bl	ecaa4 <full_module_path@@Base+0x7353c>
   15438:	bcs	857858 <full_module_path@@Base+0x7de2f0>
   1543c:			; <UNDEFINED> instruction: 0xf109d102
   15440:	strcs	r0, [r1, #-2305]	; 0xfffff6ff
   15444:	ldmibmi	lr!, {r1, r2, r4, r8, r9, fp, sp, pc}^
   15448:	blge	4ba074 <full_module_path@@Base+0x440b0c>
   1544c:			; <UNDEFINED> instruction: 0x46484479
   15450:	movwls	r4, #30234	; 0x761a
   15454:	stmib	r4!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15458:			; <UNDEFINED> instruction: 0xf0402801
   1545c:			; <UNDEFINED> instruction: 0x212080af
   15460:			; <UNDEFINED> instruction: 0xf7f14648
   15464:	blne	fe8cfb44 <full_module_path@@Base+0xfe8565dc>
   15468:	strcc	r4, [r1], #-3830	; 0xfffff10a
   1546c:			; <UNDEFINED> instruction: 0xf8c6447e
   15470:	mcrrne	0, 10, r4, r1, cr4
   15474:	movweq	lr, #39841	; 0x9ba1
   15478:	andcc	r1, r1, #860160	; 0xd2000
   1547c:	svcpl	0x0080f5b2
   15480:	mrshi	pc, (UNDEF: 120)	; <UNPREDICTABLE>
   15484:			; <UNDEFINED> instruction: 0xf1a39b09
   15488:	vst2.8	{d16,d18}, [pc], r4
   1548c:	strbmi	r5, [r8], -r0, lsl #7
   15490:	stm	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15494:	ldmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   15498:	vqdmlal.s<illegal width 8>	q9, d0, d0
   1549c:			; <UNDEFINED> instruction: 0xf0458137
   154a0:	addlt	r0, r9, #536870912	; 0x20000000
   154a4:			; <UNDEFINED> instruction: 0xf00e4648
   154a8:	ldmdavs	r0!, {r0, r2, r6, r8, r9, fp, ip, sp, lr, pc}
   154ac:	stclmi	7, cr14, [r6], #696	; 0x2b8
   154b0:	adcmi	pc, r0, pc, asr #8
   154b4:	mrscs	r2, R9_usr
   154b8:	rscvs	r4, r0, ip, ror r4
   154bc:			; <UNDEFINED> instruction: 0xf9e0f008
   154c0:	stmdacs	r0, {r5, r6, sp, lr}
   154c4:	cfldrsge	mvf15, [r4], {127}	; 0x7f
   154c8:	ldrbtmi	r4, [r8], #-2272	; 0xfffff720
   154cc:	blx	13514f4 <full_module_path@@Base+0x12d7f8c>
   154d0:			; <UNDEFINED> instruction: 0xf8594bb4
   154d4:			; <UNDEFINED> instruction: 0xf8d88003
   154d8:	ldmibvs	fp, {ip, sp}
   154dc:			; <UNDEFINED> instruction: 0xf77f2b00
   154e0:	blls	3806e0 <full_module_path@@Base+0x307178>
   154e4:	blcs	6f558 <file_old_total@@Base+0x62a8>
   154e8:	ldclge	7, cr15, [r9], #-252	; 0xffffff04
   154ec:	ldmdavs	fp, {r0, r4, r8, r9, fp, ip, pc}
   154f0:			; <UNDEFINED> instruction: 0xf47f2b00
   154f4:			; <UNDEFINED> instruction: 0xf7fbac74
   154f8:	ldrbt	pc, [r0], #-2783	; 0xfffff521	; <UNPREDICTABLE>
   154fc:	andcs	r4, r1, #212, 22	; 0x35000
   15500:	ldrbtmi	r2, [fp], #-1794	; 0xfffff8fe
   15504:			; <UNDEFINED> instruction: 0xf7ff621a
   15508:	blmi	ff4c44fc <full_module_path@@Base+0xff44af94>
   1550c:	strcs	r2, [r7, -r1, lsl #8]
   15510:	andsvs	r4, ip, #2063597568	; 0x7b000000
   15514:			; <UNDEFINED> instruction: 0xf43f2e00
   15518:			; <UNDEFINED> instruction: 0x4616abf3
   1551c:			; <UNDEFINED> instruction: 0xf7ff2702
   15520:	blmi	fef044e4 <full_module_path@@Base+0xfee8af7c>
   15524:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   15528:	blcs	2f59c <fchmod@plt+0x289e0>
   1552c:	mrcge	4, 0, APSR_nzcv, cr8, cr15, {1}
   15530:			; <UNDEFINED> instruction: 0xf8dbe613
   15534:	strmi	r5, [r3], -r0
   15538:	blle	920940 <full_module_path@@Base+0x8a73d8>
   1553c:	ldrdls	pc, [ip], -r7
   15540:	eorsvs	r1, ip, r4, lsl #23
   15544:	eorsle	r4, r9, ip, asr #10
   15548:	svclt	0x00182e00
   1554c:	ldmdavs	fp!, {sl, fp, sp}^
   15550:	bl	fea89a0c <full_module_path@@Base+0xfea104a4>
   15554:	ldmdbne	r9, {r2, r9}
   15558:			; <UNDEFINED> instruction: 0xf7f04628
   1555c:	stmdacs	r0, {r2, r6, r7, r9, sl, fp, sp, lr, pc}
   15560:	blle	f89628 <full_module_path@@Base+0xf100c0>
   15564:			; <UNDEFINED> instruction: 0x21004bbc
   15568:	ldrbtmi	r4, [fp], #-1550	; 0xfffff9f2
   1556c:			; <UNDEFINED> instruction: 0xf8c3681a
   15570:	ldrmi	r1, [r0], #-164	; 0xffffff5c
   15574:	addmi	r6, r6, #24
   15578:	svcge	0x004ef6ff
   1557c:	ldrdpl	pc, [r0], -fp
   15580:	stccs	6, cr4, [r0, #-204]	; 0xffffff34
   15584:	adcsmi	sp, r3, #892928	; 0xda000
   15588:			; <UNDEFINED> instruction: 0x8018f8dd
   1558c:			; <UNDEFINED> instruction: 0xf77f46d1
   15590:	ldmibmi	r2!, {r0, r3, r4, r5, r9, sl, fp, sp, pc}
   15594:	ldrbtmi	r2, [r9], #-3
   15598:	cdp2	0, 2, cr15, cr14, cr12, {0}
   1559c:	ldrbtmi	r4, [fp], #-2992	; 0xfffff450
   155a0:	stmdacs	r0, {r3, r4, fp, sp, lr}
   155a4:	mcrge	6, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   155a8:	b	ff253574 <full_module_path@@Base+0xff1da00c>
   155ac:	ldmibne	r9, {r1, r3, r5, r9, sl, sp, lr, pc}
   155b0:			; <UNDEFINED> instruction: 0x46224618
   155b4:	mcr	7, 6, pc, cr2, cr0, {7}	; <UNPREDICTABLE>
   155b8:	strb	r4, [sl, r3, lsl #12]
   155bc:			; <UNDEFINED> instruction: 0x8018f8dd
   155c0:	ubfx	r4, r1, #13, #7
   155c4:	ldrbmi	r4, [r1], r7, lsr #23
   155c8:			; <UNDEFINED> instruction: 0x8018f8dd
   155cc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   155d0:	rscle	r2, r3, r0, lsl #22
   155d4:	andcs	r4, r3, r4, lsr #19
   155d8:			; <UNDEFINED> instruction: 0xf00c4479
   155dc:	ldrb	pc, [sp, sp, lsl #28]	; <UNPREDICTABLE>
   155e0:	ldmdb	r2, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   155e4:			; <UNDEFINED> instruction: 0xf8dd4aa1
   155e8:			; <UNDEFINED> instruction: 0x46d18018
   155ec:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   155f0:			; <UNDEFINED> instruction: 0xf00c2003
   155f4:	ldrb	pc, [r1, sp, asr #20]	; <UNPREDICTABLE>
   155f8:	mulcs	r4, sp, r9
   155fc:			; <UNDEFINED> instruction: 0xf00c4479
   15600:	blmi	fe754df4 <full_module_path@@Base+0xfe6db88c>
   15604:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   15608:			; <UNDEFINED> instruction: 0xf0436813
   1560c:	andsvs	r0, r3, r4, lsl #6
   15610:	stmdals	r4, {r1, r4, r9, sl, sp, lr, pc}
   15614:	mvnscc	pc, pc, asr #32
   15618:	mcr2	0, 0, pc, cr4, cr7, {0}	; <UNPREDICTABLE>
   1561c:	ldmdavs	fp, {r2, r3, r8, r9, fp, ip, pc}
   15620:	stmdals	r4, {r0, r1, r3, r4, r5, r6, r8, sl, sp, lr, pc}
   15624:	mvnscc	pc, pc, asr #32
   15628:	ldc2l	0, cr15, [ip, #92]!	; 0x5c
   1562c:	ldmdavs	fp, {r2, r3, r8, r9, fp, ip, pc}
   15630:			; <UNDEFINED> instruction: 0xf77f2b1e
   15634:	blls	2c0d88 <full_module_path@@Base+0x247820>
   15638:	blcs	af6ac <full_module_path@@Base+0x36144>
   1563c:	cfstrdge	mvd15, [lr, #252]	; 0xfc
   15640:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
   15644:			; <UNDEFINED> instruction: 0xf47f2b00
   15648:	stmdals	r4, {r0, r3, r6, r7, r8, sl, fp, sp, pc}
   1564c:	mvnscc	pc, pc, asr #32
   15650:	stc2l	0, cr15, [r8, #92]!	; 0x5c
   15654:	blmi	160ed64 <full_module_path@@Base+0x15957fc>
   15658:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1565c:	blcs	2f6d0 <fchmod@plt+0x28b14>
   15660:	ldclge	7, cr15, [fp, #508]	; 0x1fc
   15664:	ldmdavs	fp, {r0, r2, r3, r8, r9, fp, ip, pc}
   15668:			; <UNDEFINED> instruction: 0xf73f2b01
   1566c:	blls	480dcc <full_module_path@@Base+0x407864>
   15670:	blcs	2f6e4 <fchmod@plt+0x28b28>
   15674:	cfldrdge	mvd15, [r1, #508]	; 0x1fc
   15678:	blx	7d366c <full_module_path@@Base+0x75a104>
   1567c:	blmi	1fcedb8 <full_module_path@@Base+0x1f55850>
   15680:	strcs	r2, [r7, -r1, lsl #4]
   15684:	andsvs	r4, sl, #2063597568	; 0x7b000000
   15688:	bllt	ed368c <full_module_path@@Base+0xe5a124>
   1568c:	vbic.i16	q10, #187	; 0x00bb
   15690:	ldmdami	fp!, {sl, fp, ip, sp}^
   15694:	movtcs	pc, #963	; 0x3c3	; <UNPREDICTABLE>
   15698:			; <UNDEFINED> instruction: 0xf64f449c
   1569c:			; <UNDEFINED> instruction: 0xf85972fe
   156a0:			; <UNDEFINED> instruction: 0xf6c33001
   156a4:			; <UNDEFINED> instruction: 0xf85972ff
   156a8:	vst4.8	{d16-d19}, [pc], r0
   156ac:	vbic.i32	q10, #15	; 0x0000000f
   156b0:	movwls	r0, #12559	; 0x310f
   156b4:	stmdals	r3, {r0, r1, fp, sp, lr}
   156b8:	movwcs	r1, #2770	; 0xad2
   156bc:	addsmi	r6, r8, #0, 16
   156c0:			; <UNDEFINED> instruction: 0xf10cbf18
   156c4:			; <UNDEFINED> instruction: 0xf6cf0c01
   156c8:	bl	fe8b2690 <full_module_path@@Base+0xfe839128>
   156cc:	bl	155f04 <full_module_path@@Base+0xdc99c>
   156d0:			; <UNDEFINED> instruction: 0xf8550082
   156d4:	stmdavs	r0, {r1, r5, lr, pc}^
   156d8:	rsbsvs	pc, pc, #44, 8	; 0x2c000000
   156dc:	tstcs	ip, r1, lsl #20
   156e0:	andeq	pc, pc, #34	; 0x22
   156e4:	stc2	10, cr15, [r0], {95}	; 0x5f	; <UNPREDICTABLE>
   156e8:	movwcc	lr, #2563	; 0xa03
   156ec:	tsteq	r1, ip, asr #20
   156f0:			; <UNDEFINED> instruction: 0x5c10ea42
   156f4:	ldrt	r4, [r2], #779	; 0x30b
   156f8:			; <UNDEFINED> instruction: 0xf7f14620
   156fc:			; <UNDEFINED> instruction: 0xf855e85e
   15700:	strmi	r2, [r1], -r4, lsl #24
   15704:			; <UNDEFINED> instruction: 0xf0054620
   15708:	ldrbt	pc, [pc], #-2321	; 15710 <fchmod@plt+0xeb54>	; <UNPREDICTABLE>
   1570c:			; <UNDEFINED> instruction: 0x8018f8dd
   15710:			; <UNDEFINED> instruction: 0xe74346d1
   15714:	andcs	r4, r3, fp, asr r9
   15718:			; <UNDEFINED> instruction: 0x8018f8dd
   1571c:	ldrbtmi	r4, [r9], #-1745	; 0xfffff92f
   15720:	stc2l	0, cr15, [sl, #-48]!	; 0xffffffd0
   15724:			; <UNDEFINED> instruction: 0xf7f0e73a
   15728:	svclt	0x0000eeac
   1572c:	andeq	r1, r5, lr, lsr #25
   15730:	andeq	r0, r0, ip, lsr #7
   15734:	andeq	r1, r5, r4, lsr #25
   15738:	andeq	r0, r0, ip, lsr #8
   1573c:	andeq	r0, r0, r0, asr #11
   15740:	andeq	r0, r0, r0, lsr #8
   15744:	ldrdeq	ip, [r5], -r2
   15748:	andeq	r0, r0, ip, asr r6
   1574c:			; <UNDEFINED> instruction: 0x0005c5b0
   15750:			; <UNDEFINED> instruction: 0x000006b4
   15754:	andeq	r0, r0, r0, lsl r4
   15758:	andeq	r0, r0, r0, ror #8
   1575c:	andeq	r0, r0, r4, lsr r3
   15760:	andeq	ip, r5, r6, asr r5
   15764:	strdeq	r0, [r0], -r8
   15768:	andeq	r0, r0, r8, lsr r4
   1576c:	andeq	r0, r0, r0, ror #6
   15770:	andeq	ip, r5, sl, lsl r5
   15774:	andeq	r0, r0, r0, lsl #11
   15778:	andeq	r1, r3, r8, ror ip
   1577c:	ldrdeq	r0, [r0], -ip
   15780:	andeq	ip, r5, r6, ror #9
   15784:	andeq	r0, r0, r4, lsl #9
   15788:	andeq	r0, r0, r0, lsl r5
   1578c:	andeq	r0, r0, r8, lsr #6
   15790:	andeq	r0, r0, ip, asr #6
   15794:	andeq	ip, r5, r4, lsl #9
   15798:	andeq	ip, r5, lr, ror r4
   1579c:	andeq	r0, r0, ip, asr #11
   157a0:	andeq	ip, r5, ip, ror #8
   157a4:	andeq	r0, r0, r8, asr r5
   157a8:	strdeq	r0, [r0], -r8
   157ac:	andeq	r0, r0, r8, asr #11
   157b0:	andeq	r0, r0, r0, lsl #13
   157b4:	andeq	r0, r0, r8, lsl r5
   157b8:	andeq	r0, r0, ip, lsl #8
   157bc:	strdeq	ip, [r5], -r4
   157c0:			; <UNDEFINED> instruction: 0x000003bc
   157c4:	andeq	ip, r5, r6, lsr #4
   157c8:	andeq	r1, r3, sl, asr #19
   157cc:	andeq	r0, r0, r0, lsr r4
   157d0:	ldrdeq	ip, [r5], -lr
   157d4:	andeq	r1, r3, r2, lsl #19
   157d8:	andeq	r0, r0, ip, ror #8
   157dc:	andeq	r0, r0, ip, ror r3
   157e0:	andeq	r0, r0, r0, lsr #10
   157e4:	andeq	r0, r0, r8, lsl #11
   157e8:	andeq	ip, r5, sl, lsl #2
   157ec:	andeq	r1, r3, lr, lsr #17
   157f0:	andeq	ip, r5, sl, lsr #1
   157f4:	andeq	r0, r0, r4, asr r4
   157f8:			; <UNDEFINED> instruction: 0x000004b8
   157fc:	andeq	ip, r5, r0, asr r0
   15800:	ldrdeq	r1, [r3], -lr
   15804:	muleq	r5, r6, r6
   15808:	andeq	r1, r3, r2, lsr r7
   1580c:	andeq	r1, r3, sl, lsl #15
   15810:	andeq	r0, r0, r0, lsr #7
   15814:	andeq	r0, r0, ip, lsl #12
   15818:	andeq	r0, r0, ip, lsl #13
   1581c:	andeq	fp, r5, r6, ror #30
   15820:	andeq	r1, r3, ip, ror r6
   15824:	andeq	fp, r5, r4, lsl pc
   15828:	andeq	r1, r5, r8, ror ip
   1582c:	strdeq	fp, [r5], -r6
   15830:	andeq	fp, r5, r4, asr #29
   15834:	andeq	r1, r5, ip, lsr ip
   15838:			; <UNDEFINED> instruction: 0x0005beb6
   1583c:			; <UNDEFINED> instruction: 0x0005beb0
   15840:			; <UNDEFINED> instruction: 0x000316bc
   15844:	andeq	fp, r5, ip, asr #28
   15848:	andeq	fp, r5, r0, lsl #28
   1584c:	andeq	r1, r3, r2, lsl #11
   15850:			; <UNDEFINED> instruction: 0x0005bdb6
   15854:	andeq	fp, r5, r8, lsr #27
   15858:	andeq	fp, r5, lr, asr #26
   1585c:	strdeq	r1, [r3], -sl
   15860:	muleq	r5, sl, sl
   15864:	andeq	fp, r5, ip, ror #25
   15868:	andeq	r1, r3, r4, ror #9
   1586c:	andeq	r1, r3, r0, lsl #10
   15870:	andeq	r1, r3, r0, asr #10
   15874:	andeq	r0, r0, r0, ror #12
   15878:	andeq	fp, r5, r4, lsr ip
   1587c:	andeq	r0, r0, r4, lsl #12
   15880:	andeq	r0, r0, r8, lsl #13
   15884:	andeq	r1, r3, lr, ror #7
   15888:	svcmi	0x00f0e92d
   1588c:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
   15890:			; <UNDEFINED> instruction: 0xf8df8b04
   15894:			; <UNDEFINED> instruction: 0xf8df46b4
   15898:	ldrbtmi	r3, [ip], #-1716	; 0xfffff94c
   1589c:	ssatpl	pc, #17, pc, asr #17	; <UNPREDICTABLE>
   158a0:			; <UNDEFINED> instruction: 0xf8dfb09d
   158a4:	stmiapl	r3!, {r4, r5, r7, r9, sl, ip, sp, lr}^
   158a8:	mcr	4, 0, r4, cr8, cr13, {3}
   158ac:			; <UNDEFINED> instruction: 0x46140a10
   158b0:	tstls	fp, #1769472	; 0x1b0000
   158b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   158b8:			; <UNDEFINED> instruction: 0x369cf8df
   158bc:	ldmib	sp, {r3, r5, r6, r7, r8, fp, ip, lr}^
   158c0:	stmiapl	r9!, {r1, r3, r5, r8, fp, pc}^
   158c4:			; <UNDEFINED> instruction: 0xf8dd6803
   158c8:	stmdavs	sl, {r2, r4, r5, r7, ip, sp, pc}
   158cc:	stmdbls	ip!, {r0, r2, r3, r8, ip, pc}
   158d0:	blcs	39d14 <fchmod@plt+0x33158>
   158d4:	ldmib	sp, {r6, ip, lr, pc}^
   158d8:	stmdacs	r1, {r1, r2, r3, r5, r8}
   158dc:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
   158e0:	movwcs	fp, #8108	; 0x1fac
   158e4:			; <UNDEFINED> instruction: 0xf1bb2300
   158e8:	svclt	0x000c3fff
   158ec:			; <UNDEFINED> instruction: 0xf0032300
   158f0:	orrlt	r0, fp, #67108864	; 0x4000000
   158f4:	bl	1e66efc <full_module_path@@Base+0x1ded994>
   158f8:	svclt	0x00b40301
   158fc:	movwcs	r2, #769	; 0x301
   15900:	svclt	0x00142a00
   15904:	andcs	r4, r1, #27262976	; 0x1a00000
   15908:			; <UNDEFINED> instruction: 0xf0002a00
   1590c:	strmi	r8, [r2], -r7, ror #2
   15910:	ldrbmi	r4, [r8], -fp, lsl #12
   15914:	movwcs	lr, #2509	; 0x9cd
   15918:	movwcs	r2, #512	; 0x200
   1591c:	cdp2	0, 10, cr15, cr0, cr11, {0}
   15920:			; <UNDEFINED> instruction: 0x7638f8df
   15924:	stmibpl	r9!, {r0, r1, r3, r9, sl, lr}^
   15928:	bcs	27138 <fchmod@plt+0x2057c>
   1592c:	movwcs	lr, #2497	; 0x9c1
   15930:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
   15934:	ble	6b9d74 <full_module_path@@Base+0x64080c>
   15938:	svc	0x0066f7f0
   1593c:	stmdals	pc, {r0, fp, sp, lr}	; <UNPREDICTABLE>
   15940:			; <UNDEFINED> instruction: 0xf0079104
   15944:			; <UNDEFINED> instruction: 0xf8dff84f
   15948:	stmdbls	r4, {r3, r4, r9, sl, sp}
   1594c:			; <UNDEFINED> instruction: 0x4603447a
   15950:			; <UNDEFINED> instruction: 0xf00c2004
   15954:	mul	sl, sp, r8
   15958:			; <UNDEFINED> instruction: 0xf0402a00
   1595c:			; <UNDEFINED> instruction: 0xf8df813f
   15960:	strdcs	r3, [r0], -ip
   15964:	stmiapl	fp!, {r8, sp}^
   15968:	stmib	r3, {r1, r2, r3, r8, r9, ip, pc}^
   1596c:	mufe	f0, f0, f0
   15970:	ldmdbge	r2, {r4, r9, fp}
   15974:	ldc2	0, cr15, [lr, #88]	; 0x58
   15978:	svceq	0x0001f1b8
   1597c:	movweq	pc, #377	; 0x179	; <UNPREDICTABLE>
   15980:	andcs	fp, r1, ip, lsr #31
   15984:	stccs	0, cr2, [r0], {-0}
   15988:			; <UNDEFINED> instruction: 0x2000bfb4
   1598c:	andeq	pc, r1, r0
   15990:			; <UNDEFINED> instruction: 0xf0402800
   15994:	andls	r8, sl, pc, lsl r2
   15998:	strbcs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   1599c:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   159a0:	stmiapl	fp!, {r1, r3, r5, r7, fp, ip, lr}^
   159a4:	ldmdavs	r8, {r0, r4, fp, sp, lr}
   159a8:	blx	10519da <full_module_path@@Base+0xfd8472>
   159ac:	ldrcc	pc, [ip, #2271]!	; 0x8df
   159b0:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   159b4:	vqrdmulh.s<illegal width 8>	d18, d0, d0
   159b8:	ldmib	sp, {r3, r9, pc}^
   159bc:	ldmdbls	r7, {r0, r2, r4, r9}
   159c0:	stmdbhi	r0, {r1, r7, r8, r9, fp, ip, sp, lr, pc}
   159c4:	ldmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   159c8:	bne	14c1e94 <full_module_path@@Base+0x144892c>
   159cc:	stmdaeq	r2, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   159d0:	stmibvc	r2!, {r0, r3, r5, r6, r8, r9, fp, sp, lr, pc}^
   159d4:	ldmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   159d8:			; <UNDEFINED> instruction: 0xf1a39a0a
   159dc:	blx	fecd65ec <full_module_path@@Base+0xfec5d084>
   159e0:	bcs	527f4 <deflate_copyright@@Base+0xa38>
   159e4:	cmpne	r3, #323584	; 0x4f000
   159e8:	movwcs	fp, #3848	; 0xf08
   159ec:			; <UNDEFINED> instruction: 0xf0402b00
   159f0:			; <UNDEFINED> instruction: 0xf1bb8225
   159f4:	strdle	r3, [sp], -pc	; <UNPREDICTABLE>
   159f8:	strbmi	r2, [r2], -r0, lsl #8
   159fc:	ldrbmi	r4, [r8], -fp, asr #12
   15a00:			; <UNDEFINED> instruction: 0xf00b9400
   15a04:	strbmi	pc, [r9, #-3385]	; 0xfffff2c7	; <UNPREDICTABLE>
   15a08:	svclt	0x00084606
   15a0c:	strmi	r4, [pc], -r0, asr #10
   15a10:	rsbshi	pc, r2, #64	; 0x40
   15a14:	ldrbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   15a18:	movwls	r4, #33915	; 0x847b
   15a1c:	vmov.32	d8[0], sl
   15a20:			; <UNDEFINED> instruction: 0xf8df3a90
   15a24:	ldrbtmi	r3, [fp], #-1360	; 0xfffffab0
   15a28:	movwcs	r9, #780	; 0x30c
   15a2c:			; <UNDEFINED> instruction: 0xf8df9307
   15a30:	ldrbtmi	r3, [fp], #-1352	; 0xfffffab8
   15a34:	bcc	451260 <full_module_path@@Base+0x3d7cf8>
   15a38:	bne	fe4512a0 <full_module_path@@Base+0xfe3d7d38>
   15a3c:	beq	4512a4 <full_module_path@@Base+0x3d7d3c>
   15a40:			; <UNDEFINED> instruction: 0xf870f01a
   15a44:	stmdacs	r0, {r2, r9, sl, lr}
   15a48:			; <UNDEFINED> instruction: 0xf8dfd056
   15a4c:	stmiapl	fp!, {r4, r5, r8, sl, ip, sp}^
   15a50:			; <UNDEFINED> instruction: 0x300ef9b3
   15a54:	vstrle	d2, [r5, #-0]
   15a58:			; <UNDEFINED> instruction: 0x232ee9dd
   15a5c:	strbmi	r4, [r9], -r0, asr #12
   15a60:	ldc2l	0, cr15, [lr, #132]!	; 0x84
   15a64:	ldrcc	pc, [r8, #-2271]	; 0xfffff721
   15a68:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   15a6c:			; <UNDEFINED> instruction: 0xf0402b00
   15a70:			; <UNDEFINED> instruction: 0xf8df8134
   15a74:	cfstr32cs	mvfx3, [r0], {16}
   15a78:			; <UNDEFINED> instruction: 0xf9b358eb
   15a7c:	vhadd.u8	d16, d0, d14
   15a80:	stmdacs	r2, {r0, r1, r2, r5, r6, r7, pc}
   15a84:	teqhi	r0, r0, lsl #6	; <UNPREDICTABLE>
   15a88:	ldrbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   15a8c:			; <UNDEFINED> instruction: 0xf8df4626
   15a90:			; <UNDEFINED> instruction: 0x17e704fc
   15a94:			; <UNDEFINED> instruction: 0xf04f4621
   15a98:	stmiapl	sl!, {r0, sl, fp}^
   15a9c:	strvs	lr, [r4, -sp, asr #19]
   15aa0:	bvs	4fd2bc <full_module_path@@Base+0x483d54>
   15aa4:	andsvs	r1, r3, #442368	; 0x6c000
   15aa8:	bl	11b03fc <full_module_path@@Base+0x1136e94>
   15aac:	subsvs	r0, r3, #201326592	; 0xc000000
   15ab0:	ldmdals	r1, {r0, r1, r3, r5, fp, ip, lr}
   15ab4:	andgt	pc, r0, r3, asr #17
   15ab8:	blx	1051ae8 <full_module_path@@Base+0xfd8580>
   15abc:	svccc	0x00fff1bb
   15ac0:	cdpls	0, 1, cr13, cr1, cr11, {0}
   15ac4:	strbmi	r4, [fp], -r2, asr #12
   15ac8:	ldrbmi	r2, [r8], -r0, lsl #2
   15acc:	strls	r9, [r0], -r1, lsl #8
   15ad0:	mrc2	0, 1, pc, cr12, cr12, {0}
   15ad4:			; <UNDEFINED> instruction: 0xf04042a0
   15ad8:	ldmib	sp, {r2, r4, r6, r8, pc}^
   15adc:	cdp	2, 1, cr1, cr8, cr4, {0}
   15ae0:	bl	618328 <full_module_path@@Base+0x59edc0>
   15ae4:	cdp	8, 1, cr0, cr8, cr1, {0}
   15ae8:	bl	125c530 <full_module_path@@Base+0x11e2fc8>
   15aec:			; <UNDEFINED> instruction: 0xf01a0902
   15af0:			; <UNDEFINED> instruction: 0x4604f819
   15af4:			; <UNDEFINED> instruction: 0xd1a82800
   15af8:	svceq	0x0001f1b8
   15afc:	movweq	pc, #377	; 0x179	; <UNPREDICTABLE>
   15b00:	movwcs	fp, #8108	; 0x1fac
   15b04:			; <UNDEFINED> instruction: 0xf1bb2300
   15b08:	svclt	0x000c3fff
   15b0c:			; <UNDEFINED> instruction: 0xf0032300
   15b10:	blcs	1671c <fchmod@plt+0xfb60>
   15b14:			; <UNDEFINED> instruction: 0xf8dfd079
   15b18:	stmiapl	fp!, {r3, r4, r5, r6, sl, ip, sp}^
   15b1c:	blcs	2fb90 <fchmod@plt+0x28fd4>
   15b20:	cmnhi	ip, r0, asr #6	; <UNPREDICTABLE>
   15b24:	strbmi	r4, [fp], -r2, asr #12
   15b28:			; <UNDEFINED> instruction: 0xf01c4658
   15b2c:	stmdacs	r0, {r0, r2, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   15b30:	msrhi	CPSR_sxc, r0, asr #32
   15b34:	ldmdavs	fp, {r0, r2, r3, r8, r9, fp, ip, pc}
   15b38:	cmnle	r3, r0, lsl #22
   15b3c:	ldmib	r3, {r1, r2, r3, r8, r9, fp, ip, pc}^
   15b40:	ldrmi	r2, [r0, #768]	; 0x300
   15b44:	movweq	lr, #15225	; 0x3b79
   15b48:			; <UNDEFINED> instruction: 0xf8dfdb6c
   15b4c:	stmiapl	fp!, {r4, r5, sl, ip, sp}^
   15b50:			; <UNDEFINED> instruction: 0x300ef9b3
   15b54:	vstrle	d2, [r3, #-0]
   15b58:	ldrdeq	lr, [lr, -sp]!
   15b5c:	stc2	0, cr15, [r4, #-132]!	; 0xffffff7c
   15b60:	ldrteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   15b64:	andcc	r4, r4, r8, ror r4
   15b68:	blx	fef51b98 <full_module_path@@Base+0xfeed8630>
   15b6c:	strmi	r9, [r4], -sl, lsl #22
   15b70:			; <UNDEFINED> instruction: 0x4618b113
   15b74:			; <UNDEFINED> instruction: 0xf904f01d
   15b78:	ldrcc	pc, [ip], #-2271	; 0xfffff721
   15b7c:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx2
   15b80:	stmiapl	lr!, {r4, r9, fp}^
   15b84:			; <UNDEFINED> instruction: 0xf0164631
   15b88:	blmi	fffd45b4 <full_module_path@@Base+0xfff5b04c>
   15b8c:			; <UNDEFINED> instruction: 0xf9b358eb
   15b90:	blcs	61bd0 <_dist_code@@Base+0xf028>
   15b94:			; <UNDEFINED> instruction: 0xf8dfdd05
   15b98:	andcs	r1, r2, r4, lsl #8
   15b9c:			; <UNDEFINED> instruction: 0xf00c4479
   15ba0:			; <UNDEFINED> instruction: 0xf1bbfb2b
   15ba4:	svclt	0x00083fff
   15ba8:	andle	r2, r9, r1
   15bac:			; <UNDEFINED> instruction: 0x462248fc
   15bb0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   15bb4:			; <UNDEFINED> instruction: 0xf7f03004
   15bb8:	blx	fec50c98 <full_module_path@@Base+0xfebd7730>
   15bbc:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   15bc0:	blmi	ff8a87a8 <full_module_path@@Base+0xff82f240>
   15bc4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15bc8:	blls	6efc38 <full_module_path@@Base+0x6766d0>
   15bcc:			; <UNDEFINED> instruction: 0xf040405a
   15bd0:			; <UNDEFINED> instruction: 0xb01d81b8
   15bd4:	blhi	150ed0 <full_module_path@@Base+0xd7968>
   15bd8:	svchi	0x00f0e8bd
   15bdc:	stmiapl	fp!, {r2, r3, r5, r6, r7, r8, r9, fp, lr}^
   15be0:	blcs	2fc54 <fchmod@plt+0x29098>
   15be4:	bmi	ffc4d018 <full_module_path@@Base+0xffbd3ab0>
   15be8:	movweq	lr, #47727	; 0xba6f
   15bec:	stmiapl	sl!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp}
   15bf0:	bcs	2fc40 <fchmod@plt+0x29084>
   15bf4:	movwcs	fp, #3848	; 0xf08
   15bf8:			; <UNDEFINED> instruction: 0xf0402b00
   15bfc:	blmi	ff5f605c <full_module_path@@Base+0xff57caf4>
   15c00:	movwls	r5, #59627	; 0xe8eb
   15c04:	stmdbhi	r0, {r0, r1, r6, r7, r8, fp, sp, lr, pc}
   15c08:	blls	38f6d4 <full_module_path@@Base+0x31616c>
   15c0c:	ldmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
   15c10:	ldmib	r3, {r1, r2, r3, r8, r9, fp, ip, pc}^
   15c14:	ldrmi	r2, [r0, #768]	; 0x300
   15c18:	movweq	lr, #15225	; 0x3b79
   15c1c:			; <UNDEFINED> instruction: 0xf1bbda95
   15c20:			; <UNDEFINED> instruction: 0xd0923fff
   15c24:	strbmi	r4, [fp], -r2, asr #12
   15c28:			; <UNDEFINED> instruction: 0xf00b4658
   15c2c:	stmdacs	r0, {r0, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   15c30:			; <UNDEFINED> instruction: 0xf7f0da8b
   15c34:	stmdavs	r1, {r1, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   15c38:	tstls	r4, pc, lsl #16
   15c3c:	cdp2	0, 13, cr15, cr2, cr6, {0}
   15c40:	stmdbls	r4, {r1, r3, r4, r6, r7, r9, fp, lr}
   15c44:			; <UNDEFINED> instruction: 0x4603447a
   15c48:			; <UNDEFINED> instruction: 0xf00b2001
   15c4c:	ldrb	pc, [ip, -r1, lsr #30]!	; <UNPREDICTABLE>
   15c50:	ldrsbge	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   15c54:	blls	566bec <full_module_path@@Base+0x4ed684>
   15c58:	andne	pc, sl, #132, 22	; 0x21000
   15c5c:	adcmi	r3, r3, #1024	; 0x400
   15c60:	b	13e75c0 <full_module_path@@Base+0x136e058>
   15c64:	stmib	sp, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
   15c68:	suble	r1, fp, r4, lsl #4
   15c6c:	stmiapl	sl!, {r1, r2, r6, r7, r8, r9, fp, lr}^
   15c70:	ldrdcc	lr, [sl, -r2]
   15c74:	addsvs	r1, r3, #2539520	; 0x26c000
   15c78:	tsteq	r1, r7, asr #22
   15c7c:	sbcsvs	r2, r1, #131072	; 0x20000
   15c80:	stmdals	sl, {r0, r1, r2, r6, sl, fp, ip, lr, pc}
   15c84:	ldmib	sp, {r4, r5, r6, r8, ip, sp, pc}^
   15c88:			; <UNDEFINED> instruction: 0xf8cd2304
   15c8c:			; <UNDEFINED> instruction: 0xf01ca000
   15c90:	ldrbmi	pc, [r1], -r9, asr #30	; <UNPREDICTABLE>
   15c94:	andls	r4, r7, r4, lsl #12
   15c98:			; <UNDEFINED> instruction: 0xf92ef01a
   15c9c:			; <UNDEFINED> instruction: 0x46204651
   15ca0:			; <UNDEFINED> instruction: 0xf94cf00a
   15ca4:	ldmdavs	sl, {r3, r8, r9, fp, ip, pc}
   15ca8:	movweq	pc, #4379	; 0x111b	; <UNPREDICTABLE>
   15cac:	movwcs	fp, #7960	; 0x1f18
   15cb0:	ldmib	sp, {r1, r6, r8, ip, sp, pc}^
   15cb4:	ldrmi	r1, [r1, #516]	; 0x204
   15cb8:	strmi	fp, [r8, #3846]	; 0xf06
   15cbc:	andcs	r4, r0, #27262976	; 0x1a00000
   15cc0:	cmnle	r3, r0, lsl #20
   15cc4:	bcs	3c4e8 <fchmod@plt+0x3592c>
   15cc8:	movwcs	fp, #3848	; 0xf08
   15ccc:	cmple	ip, r0, lsl #22
   15cd0:	stmdaeq	r6, {r3, r4, r8, r9, fp, sp, lr, pc}
   15cd4:	stmdbeq	r7, {r0, r3, r6, r8, r9, fp, sp, lr, pc}
   15cd8:	andcs	lr, r0, lr, lsr #13
   15cdc:	bl	fe253ca4 <full_module_path@@Base+0xfe1da73c>
   15ce0:			; <UNDEFINED> instruction: 0xf0152103
   15ce4:	strb	pc, [r4], r7, ror #18	; <UNPREDICTABLE>
   15ce8:	strbmi	r2, [r9], -r0, lsl #6
   15cec:			; <UNDEFINED> instruction: 0x4640461a
   15cf0:			; <UNDEFINED> instruction: 0xf97cf027
   15cf4:	strtmi	r4, [r2], -lr, lsr #19
   15cf8:			; <UNDEFINED> instruction: 0x46034479
   15cfc:			; <UNDEFINED> instruction: 0xf00c2002
   15d00:			; <UNDEFINED> instruction: 0xe6c1fa7b
   15d04:	blcs	3c968 <fchmod@plt+0x35dac>
   15d08:			; <UNDEFINED> instruction: 0x17dfd0b0
   15d0c:			; <UNDEFINED> instruction: 0x469a461e
   15d10:	movwcs	lr, #1964	; 0x7ac
   15d14:	ldrdeq	lr, [r4, -sp]
   15d18:			; <UNDEFINED> instruction: 0xf027461a
   15d1c:	movwcs	pc, #2407	; 0x967	; <UNPREDICTABLE>
   15d20:			; <UNDEFINED> instruction: 0x4649461a
   15d24:	strbmi	r4, [r0], -r4, lsl #13
   15d28:	eorgt	pc, ip, sp, asr #17
   15d2c:			; <UNDEFINED> instruction: 0xf95ef027
   15d30:	movwcs	lr, #18909	; 0x49dd
   15d34:	blls	3273a0 <full_module_path@@Base+0x2ade38>
   15d38:	ldrmi	fp, [r0, #3848]	; 0xf08
   15d3c:	svclt	0x000c681a
   15d40:	movwcs	r2, #769	; 0x301
   15d44:	svclt	0x00082a00
   15d48:	blcs	1e950 <fchmod@plt+0x17d94>
   15d4c:	blmi	fe689e3c <full_module_path@@Base+0xfe6108d4>
   15d50:	stmdbls	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   15d54:	movwls	r4, #9762	; 0x2622
   15d58:	andls	r4, r1, r3, asr r6
   15d5c:	tstls	r0, r2
   15d60:	bne	4515cc <full_module_path@@Base+0x3d8064>
   15d64:	blx	1251d9c <full_module_path@@Base+0x11d8834>
   15d68:	stmdbls	r7, {r0, r1, r3, r7, r8, r9, sl, sp, lr, pc}
   15d6c:	strbmi	r4, [fp], -r2, asr #12
   15d70:			; <UNDEFINED> instruction: 0xf8cd4658
   15d74:	tstls	r0, r4
   15d78:			; <UNDEFINED> instruction: 0xf01c2100
   15d7c:	ldrbmi	pc, [r0, #-3303]	; 0xfffff319	; <UNPREDICTABLE>
   15d80:			; <UNDEFINED> instruction: 0xf7f0d0a6
   15d84:	stmdavs	r1, {r1, r6, r8, sl, fp, sp, lr, pc}
   15d88:	tstls	r4, pc, lsl #16
   15d8c:	cdp2	0, 2, cr15, cr10, cr6, {0}
   15d90:	stmdbls	r4, {r0, r3, r7, r9, fp, lr}
   15d94:			; <UNDEFINED> instruction: 0x4603447a
   15d98:			; <UNDEFINED> instruction: 0xf00b2001
   15d9c:	stmibmi	r7, {r0, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   15da0:	adcsvc	pc, fp, #1325400064	; 0x4f000000
   15da4:	ldrbtmi	r2, [r9], #-11
   15da8:	stc2	0, cr15, [sl], #4
   15dac:	strbmi	r9, [r2], -r7, lsl #18
   15db0:	ldrbmi	r4, [r8], -fp, asr #12
   15db4:	andge	pc, r4, sp, asr #17
   15db8:			; <UNDEFINED> instruction: 0xf01c9100
   15dbc:	stmdacs	r0, {r0, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   15dc0:	ldrb	sp, [lr, r6, lsl #21]
   15dc4:	ldrbtmi	r4, [fp], #-2942	; 0xfffff482
   15dc8:			; <UNDEFINED> instruction: 0xf04fe7c3
   15dcc:			; <UNDEFINED> instruction: 0xf04f0800
   15dd0:	ldr	r0, [pc], -r0, lsl #18
   15dd4:			; <UNDEFINED> instruction: 0x464b9916
   15dd8:	strbmi	r4, [r2], -r0, lsr #12
   15ddc:	subeq	r9, r9, r1, lsl #2
   15de0:	svcmi	0x0080f5b1
   15de4:			; <UNDEFINED> instruction: 0xf44fbfb8
   15de8:	smlabbls	r0, r0, r1, r4
   15dec:	mcr2	0, 3, pc, cr14, cr12, {0}	; <UNPREDICTABLE>
   15df0:	andls	r4, sl, r4, ror #22
   15df4:			; <UNDEFINED> instruction: 0xf9b358eb
   15df8:	blcs	61e38 <_dist_code@@Base+0xf290>
   15dfc:	stclge	7, cr15, [ip, #508]	; 0x1fc
   15e00:	strbmi	r2, [r9], -r0, lsl #6
   15e04:			; <UNDEFINED> instruction: 0x4640461a
   15e08:			; <UNDEFINED> instruction: 0xf8f0f027
   15e0c:	ldrtmi	r4, [r2], -sp, ror #18
   15e10:			; <UNDEFINED> instruction: 0x46034479
   15e14:			; <UNDEFINED> instruction: 0xf00c2002
   15e18:	ldr	pc, [sp, #2543]!	; 0x9ef
   15e1c:			; <UNDEFINED> instruction: 0xf01c4658
   15e20:	stmdacs	r0, {r0, r1, r2, r5, r6, sl, fp, ip, sp, lr, pc}
   15e24:	mcrge	6, 4, pc, cr6, cr15, {5}	; <UNPREDICTABLE>
   15e28:	andcs	lr, r0, #44826624	; 0x2ac0000
   15e2c:	ldrbmi	r2, [r8], -r0, lsl #6
   15e30:	blx	16d1e64 <full_module_path@@Base+0x16588fc>
   15e34:			; <UNDEFINED> instruction: 0xf47f2800
   15e38:	ldr	sl, [r0, #3810]	; 0xee2
   15e3c:	strmi	pc, [r0], -pc, asr #8
   15e40:			; <UNDEFINED> instruction: 0xf04f4546
   15e44:	bl	1dd7a4c <full_module_path@@Base+0x1d5e4e4>
   15e48:	ble	1496a74 <full_module_path@@Base+0x141d50c>
   15e4c:			; <UNDEFINED> instruction: 0xf44f4b4b
   15e50:			; <UNDEFINED> instruction: 0xf8554400
   15e54:	strls	sl, [r7, #-3]
   15e58:			; <UNDEFINED> instruction: 0xf8cd4615
   15e5c:			; <UNDEFINED> instruction: 0xf8cdb0b4
   15e60:	and	sl, r1, r0, lsl r0
   15e64:			; <UNDEFINED> instruction: 0x465f4656
   15e68:			; <UNDEFINED> instruction: 0xf5b69b04
   15e6c:			; <UNDEFINED> instruction: 0xf1474900
   15e70:			; <UNDEFINED> instruction: 0xf9b338ff
   15e74:	blcs	21eb4 <fchmod@plt+0x1b2f8>
   15e78:	ldmib	sp, {r0, r2, r8, sl, fp, ip, lr, pc}^
   15e7c:	strbmi	r2, [r8], -lr, lsr #6
   15e80:			; <UNDEFINED> instruction: 0xf0214641
   15e84:	strbmi	pc, [r3], -sp, ror #23	; <UNPREDICTABLE>
   15e88:	strtmi	r4, [r8], -sl, asr #12
   15e8c:			; <UNDEFINED> instruction: 0xf01c9400
   15e90:			; <UNDEFINED> instruction: 0xf44ffe49
   15e94:			; <UNDEFINED> instruction: 0xf00a4100
   15e98:	ldmib	sp, {r0, r4, r6, fp, ip, sp, lr, pc}^
   15e9c:			; <UNDEFINED> instruction: 0xf5168912
   15ea0:			; <UNDEFINED> instruction: 0xf1474a00
   15ea4:	strbmi	r0, [r2, #2816]	; 0xb00
   15ea8:	movweq	lr, #39803	; 0x9b7b
   15eac:			; <UNDEFINED> instruction: 0xf8dddbda
   15eb0:	stcls	0, cr11, [r7, #-720]	; 0xfffffd30
   15eb4:	bl	1de73d4 <full_module_path@@Base+0x1d6de6c>
   15eb8:	ble	416ae4 <full_module_path@@Base+0x39d57c>
   15ebc:	bl	fea28b80 <full_module_path@@Base+0xfe9af618>
   15ec0:	stmiapl	fp!, {r1, r2, sl}^
   15ec4:			; <UNDEFINED> instruction: 0x300ef9b3
   15ec8:			; <UNDEFINED> instruction: 0xdc0b2b00
   15ecc:	ldrtmi	r9, [r2], -sl, lsl #16
   15ed0:	strls	r4, [r0], #-1595	; 0xfffff9c5
   15ed4:	mcr2	0, 1, pc, cr6, cr12, {0}	; <UNPREDICTABLE>
   15ed8:			; <UNDEFINED> instruction: 0xf00a4621
   15edc:	ldmib	sp, {r0, r1, r2, r3, r5, fp, ip, sp, lr, pc}^
   15ee0:	str	r8, [r6, #2322]	; 0x912
   15ee4:			; <UNDEFINED> instruction: 0x232ee9dd
   15ee8:			; <UNDEFINED> instruction: 0x46394630
   15eec:	blx	fee51f7a <full_module_path@@Base+0xfedd8a12>
   15ef0:	strcs	lr, [r0], -ip, ror #15
   15ef4:	ldrb	r2, [sp, r0, lsl #14]
   15ef8:	stc	7, cr15, [r6], {240}	; 0xf0
   15efc:	ldrdge	pc, [r0], -r0
   15f00:			; <UNDEFINED> instruction: 0xf006980f
   15f04:	strtmi	pc, [r3], -pc, ror #26
   15f08:			; <UNDEFINED> instruction: 0x46224639
   15f0c:	ldrtmi	r4, [r0], -r5, lsl #12
   15f10:			; <UNDEFINED> instruction: 0xf86cf027
   15f14:	strbmi	r4, [r9], -r3, lsr #12
   15f18:	strmi	r4, [r6], -r2, lsr #12
   15f1c:			; <UNDEFINED> instruction: 0xf0274640
   15f20:	bmi	a940bc <full_module_path@@Base+0xa1ab54>
   15f24:			; <UNDEFINED> instruction: 0x462b4651
   15f28:			; <UNDEFINED> instruction: 0x9600447a
   15f2c:	andcs	r9, r1, r1
   15f30:	stc2	0, cr15, [lr, #44]!	; 0x2c
   15f34:	vst2.8	{d20,d22}, [pc :128], r5
   15f38:	mulcs	fp, r8, r2
   15f3c:			; <UNDEFINED> instruction: 0xf0014479
   15f40:			; <UNDEFINED> instruction: 0xf7f0fbdf
   15f44:	svclt	0x0000ea9e
   15f48:	andeq	r1, r5, sl, lsr #1
   15f4c:	andeq	r0, r0, ip, lsr #7
   15f50:	muleq	r5, ip, r0
   15f54:	andeq	r0, r0, r4, asr r6
   15f58:	andeq	r0, r0, r8, lsl #8
   15f5c:	andeq	r0, r0, r0, lsr #11
   15f60:	andeq	r1, r3, ip, ror #4
   15f64:	andeq	r0, r0, ip, ror #7
   15f68:	andeq	r0, r0, r4, lsl r6
   15f6c:	andeq	r0, r0, r0, lsl r5
   15f70:	andeq	fp, r5, r8, asr #18
   15f74:	andeq	fp, r5, sl, lsr r9
   15f78:	andeq	r1, r3, r6, lsl #4
   15f7c:	andeq	r0, r0, r0, asr #11
   15f80:	andeq	r0, r0, r4, lsr r3
   15f84:	andeq	r0, r0, r0, lsl #11
   15f88:	andeq	r0, r0, r4, asr #7
   15f8c:	andeq	r0, r0, ip, ror r6
   15f90:	andeq	r0, r0, r0, lsl #12
   15f94:	strdeq	fp, [r5], -ip
   15f98:	andeq	r0, r0, r0, lsr r3
   15f9c:	andeq	r1, r3, r0, ror #1
   15fa0:	andeq	fp, r5, lr, lsr #15
   15fa4:	andeq	r0, r5, r0, lsl #27
   15fa8:	andeq	r0, r0, r8, lsr #6
   15fac:	andeq	r1, r3, r0, lsr #32
   15fb0:	andeq	r0, r3, r8, lsl pc
   15fb4:	andeq	r0, r3, r0, ror #28
   15fb8:	muleq	r3, r0, lr
   15fbc:	andeq	r0, r3, lr, asr lr
   15fc0:	andeq	sl, r3, lr, lsl r5
   15fc4:			; <UNDEFINED> instruction: 0x00030db8
   15fc8:			; <UNDEFINED> instruction: 0x00030cbc
   15fcc:	andeq	r0, r3, r8, asr #25
   15fd0:	svcmi	0x00f0e92d
   15fd4:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
   15fd8:			; <UNDEFINED> instruction: 0xf04f8b02
   15fdc:	blmi	ee33e0 <full_module_path@@Base+0xe69e78>
   15fe0:	ldrdls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   15fe4:	ldrdge	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   15fe8:	mrcmi	4, 1, r4, cr11, cr11, {3}
   15fec:	ldrbtmi	fp, [r9], #133	; 0x85
   15ff0:	bcc	451818 <full_module_path@@Base+0x3d82b0>
   15ff4:	ldrbtmi	r4, [lr], #-1274	; 0xfffffb06
   15ff8:			; <UNDEFINED> instruction: 0xf8d94621
   15ffc:			; <UNDEFINED> instruction: 0xf0070014
   16000:	vmlane.f32	s30, s8, s19
   16004:	blmi	d8cd0c <full_module_path@@Base+0xd137a4>
   16008:	ldmpl	r3!, {r3, r4, r5, r7, r9, sl, lr}^
   1600c:	ldmvs	fp, {r0, r1, r3, r4, fp, sp, lr}
   16010:	eorlt	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   16014:	suble	r2, r3, r0, lsl #30
   16018:			; <UNDEFINED> instruction: 0xf0064640
   1601c:	strmi	pc, [r5], -r9, lsr #30
   16020:	rscle	r2, r9, r0, lsl #16
   16024:	ldmpl	r3!, {r1, r2, r3, r5, r8, r9, fp, lr}^
   16028:	blcs	3009c <fchmod@plt+0x294e0>
   1602c:	blmi	b8d0f8 <full_module_path@@Base+0xb13b90>
   16030:			; <UNDEFINED> instruction: 0xf9b358f3
   16034:	blcs	220dc <fchmod@plt+0x1b520>
   16038:	strbmi	sp, [r3], -r5, lsl #26
   1603c:	ldrbmi	r4, [r1], -sl, lsr #12
   16040:			; <UNDEFINED> instruction: 0xf00c2002
   16044:			; <UNDEFINED> instruction: 0x4641f8d9
   16048:			; <UNDEFINED> instruction: 0xf00b4628
   1604c:	stmdacs	r0, {r0, r1, r2, r5, r8, fp, ip, sp, lr, pc}
   16050:	blmi	98cd08 <full_module_path@@Base+0x9137a0>
   16054:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   16058:	blmi	94454c <full_module_path@@Base+0x8cafe4>
   1605c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   16060:			; <UNDEFINED> instruction: 0xf8bbb13b
   16064:	ldreq	r3, [fp], lr
   16068:	strtmi	sp, [r1], -r3, lsl #10
   1606c:			; <UNDEFINED> instruction: 0xf0142064
   16070:	smlabtcs	r0, r1, sp, pc	; <UNPREDICTABLE>
   16074:			; <UNDEFINED> instruction: 0xf0064628
   16078:	strtmi	pc, [r1], -fp, ror #30
   1607c:			; <UNDEFINED> instruction: 0x0014f8d9
   16080:			; <UNDEFINED> instruction: 0xf9e8f007
   16084:	ble	fef9d89c <full_module_path@@Base+0xfef24334>
   16088:	ldc	0, cr11, [sp], #20
   1608c:	pop	{r1, r8, r9, fp, pc}
   16090:	strdcs	r8, [r0, -r0]
   16094:			; <UNDEFINED> instruction: 0xf00d4640
   16098:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   1609c:	str	sp, [fp, r7, asr #3]!
   160a0:			; <UNDEFINED> instruction: 0x46584639
   160a4:	stc2l	7, cr15, [r4, #-980]!	; 0xfffffc2c
   160a8:	ldr	r4, [r5, r0, lsl #13]!
   160ac:	bl	feb54074 <full_module_path@@Base+0xfeadab0c>
   160b0:	strbmi	r6, [r0], -r1, lsl #16
   160b4:			; <UNDEFINED> instruction: 0xf0069103
   160b8:	mrc	12, 0, APSR_nzcv, cr8, cr5, {4}
   160bc:	stmdbls	r3, {r4, r9, fp, sp}
   160c0:	strmi	r9, [r3], -r0, lsl #10
   160c4:			; <UNDEFINED> instruction: 0xf00b2001
   160c8:	ldr	pc, [r5, r3, ror #25]
   160cc:	andeq	r0, r3, r4, lsr #25
   160d0:	andeq	fp, r5, r2, ror r3
   160d4:	andeq	r0, r3, ip, lsl r2
   160d8:	andeq	r0, r5, lr, asr #18
   160dc:	andeq	r0, r0, r8, asr r5
   160e0:	andeq	r0, r0, r8, lsr #7
   160e4:	andeq	r0, r0, r0, lsl #11
   160e8:			; <UNDEFINED> instruction: 0x000003b0
   160ec:	strdeq	r0, [r0], -r8
   160f0:			; <UNDEFINED> instruction: 0x460db570
   160f4:	addlt	r4, r2, r7, lsl r9
   160f8:	cfmsub32mi	mvax0, mvfx4, mvfx7, mvfx4
   160fc:			; <UNDEFINED> instruction: 0xf7fa4479
   16100:	ldrbtmi	pc, [lr], #-2211	; 0xfffff75d	; <UNPREDICTABLE>
   16104:	stmvs	r2, {r0, r1, r7, r9, fp, sp, lr}
   16108:			; <UNDEFINED> instruction: 0xf8521ae3
   1610c:	ldmiblt	r5!, {r0, r1, r5}
   16110:	ldrbtmi	r4, [sl], #-2578	; 0xfffff5ee
   16114:	andls	r2, r1, #0, 2
   16118:	stc2	7, cr15, [sl, #-980]!	; 0xfffffc2c
   1611c:	bls	68564 <blocking_io@@Base+0x13b8>
   16120:			; <UNDEFINED> instruction: 0x46034479
   16124:			; <UNDEFINED> instruction: 0xf00c2001
   16128:	blmi	3d42cc <full_module_path@@Base+0x35ad64>
   1612c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   16130:	blmi	3825a4 <full_module_path@@Base+0x30903c>
   16134:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   16138:	andlt	fp, r2, r3, lsr #2
   1613c:	bmi	305704 <full_module_path@@Base+0x28c19c>
   16140:			; <UNDEFINED> instruction: 0xe7e7447a
   16144:	rsbcs	r4, r6, r1, lsr #12
   16148:	pop	{r1, ip, sp, pc}
   1614c:			; <UNDEFINED> instruction: 0xf0144070
   16150:	svclt	0x0000bd51
   16154:			; <UNDEFINED> instruction: 0x00030bbc
   16158:	andeq	r0, r5, r2, asr #16
   1615c:	ldrdeq	sl, [r3], -r2
   16160:	andeq	r0, r3, ip, lsr #23
   16164:	andeq	r0, r0, ip, asr #11
   16168:	andeq	r0, r0, r0, lsl r4
   1616c:	andeq	r0, r3, ip, ror #22
   16170:	mvnsmi	lr, #737280	; 0xb4000
   16174:	andcs	r4, r1, r5, lsl #12
   16178:			; <UNDEFINED> instruction: 0xf014460f
   1617c:	blmi	855b70 <full_module_path@@Base+0x7dc608>
   16180:	ldrdls	pc, [r0], pc	; <UNPREDICTABLE>
   16184:	ldrdhi	pc, [r0], pc	; <UNPREDICTABLE>
   16188:	mcrmi	4, 1, r4, cr0, cr11, {3}
   1618c:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
   16190:	ldrbtmi	r4, [lr], #-1272	; 0xfffffb08
   16194:			; <UNDEFINED> instruction: 0xf859e017
   16198:	tstcs	r0, r2
   1619c:	stmdavs	r2!, {r3, r4, r9, sl, lr}
   161a0:			; <UNDEFINED> instruction: 0xf8d8b11a
   161a4:	adcsmi	r2, sl, #24
   161a8:	blcs	4c9f4 <_IO_stdin_used@@Base+0x717c>
   161ac:			; <UNDEFINED> instruction: 0xf7ffdb01
   161b0:	blmi	616034 <full_module_path@@Base+0x59cacc>
   161b4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   161b8:			; <UNDEFINED> instruction: 0xf0166818
   161bc:	stmdacs	r0, {r0, r2, r4, r5, r6, fp, ip, sp, lr, pc}
   161c0:	eorsvs	r4, r0, r3, lsl #12
   161c4:	addsmi	sp, sp, #6144	; 0x1800
   161c8:	vstmiale	r4!, {s9-s26}
   161cc:	andcs	sp, r0, r0, lsl r0
   161d0:	mvnshi	lr, #12386304	; 0xbd0000
   161d4:	bmi	43025c <full_module_path@@Base+0x3b6cf4>
   161d8:	tstlt	r8, sl, ror r4
   161dc:			; <UNDEFINED> instruction: 0x31016991
   161e0:			; <UNDEFINED> instruction: 0xe7f06191
   161e4:	andcs	r4, r1, #13312	; 0x3400
   161e8:	bicsvs	r4, sl, fp, ror r4
   161ec:	mvnshi	lr, #12386304	; 0xbd0000
   161f0:			; <UNDEFINED> instruction: 0xf04f4b0b
   161f4:	strdcs	r3, [r1], -pc	; <UNPREDICTABLE>
   161f8:	andsvs	r4, sl, fp, ror r4
   161fc:	mvnshi	lr, #12386304	; 0xbd0000
   16200:			; <UNDEFINED> instruction: 0x00050eb8
   16204:			; <UNDEFINED> instruction: 0x000507b8
   16208:	ldrdeq	fp, [r5], -r0
   1620c:	andeq	r0, r5, lr, lsr #29
   16210:	andeq	r0, r0, r4, lsl #7
   16214:	andeq	r0, r0, ip, asr #11
   16218:	andeq	fp, r5, r8, lsl #3
   1621c:	andeq	fp, r5, r8, ror r1
   16220:	andeq	r0, r5, r8, asr #28
   16224:	push	{r3, r5, r6, r8, r9, fp, lr}
   16228:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
   1622c:	strmi	r4, [ip], -r7, ror #26
   16230:	ldrmi	fp, [r6], -r3, lsl #1
   16234:			; <UNDEFINED> instruction: 0xf8534607
   16238:			; <UNDEFINED> instruction: 0xf8d99005
   1623c:	stmdbcs	r0, {ip}
   16240:			; <UNDEFINED> instruction: 0xf640d06d
   16244:			; <UNDEFINED> instruction: 0x46a072fe
   16248:	cdp2	0, 9, cr15, cr2, cr6, {1}
   1624c:	msreq	CPSR_fsxc, #79	; 0x4f
   16250:	ldrtpl	r2, [fp], #-303	; 0xfffffed1
   16254:	strtmi	r4, [r0], -r5, lsl #12
   16258:			; <UNDEFINED> instruction: 0xf7f03501
   1625c:			; <UNDEFINED> instruction: 0xf8d9ebac
   16260:	stmdacs	r0, {ip, sp}
   16264:	adchi	pc, sl, r0
   16268:	stmdaeq	r1, {r8, ip, sp, lr, pc}
   1626c:			; <UNDEFINED> instruction: 0xf0002b00
   16270:			; <UNDEFINED> instruction: 0xf5c5809c
   16274:	movwcc	r6, #37759	; 0x937f
   16278:	blle	19e0e80 <full_module_path@@Base+0x1967918>
   1627c:			; <UNDEFINED> instruction: 0xf607bf08
   16280:	strdle	r7, [r6, -r8]!
   16284:	suble	r2, r0, r0, lsl #28
   16288:	ldrbtmi	r4, [lr], #-3665	; 0xfffff1af
   1628c:			; <UNDEFINED> instruction: 0x2c006a34
   16290:	stclcc	0, cr13, [r4], #-440	; 0xfffffe48
   16294:			; <UNDEFINED> instruction: 0xf8df4e4f
   16298:	ldrbtmi	r8, [lr], #-320	; 0xfffffec0
   1629c:	strd	r4, [r3], -r8
   162a0:	ldrdcc	pc, [r0], -r8	; <UNPREDICTABLE>
   162a4:	ldmdble	lr, {r0, r1, r5, r7, r9, lr}^
   162a8:	mvnscc	pc, #79	; 0x4f
   162ac:	tstcs	r8, r1, lsl #4
   162b0:	strtmi	r9, [r8], -r1, lsl #8
   162b4:			; <UNDEFINED> instruction: 0xf7f09600
   162b8:	tstcs	r0, r8, ror #24
   162bc:	strcc	r4, [r1], #-1592	; 0xfffff9c8
   162c0:	bl	454288 <full_module_path@@Base+0x3dad20>
   162c4:	ble	ffae02cc <full_module_path@@Base+0xffa66d64>
   162c8:	ldrmi	r2, [r8], -r1, lsl #6
   162cc:	pop	{r0, r1, ip, sp, pc}
   162d0:	blcs	ffdf7298 <full_module_path@@Base+0xffd7dd30>
   162d4:	andeq	lr, r5, r7, lsl #22
   162d8:	svclt	0x00a84641
   162dc:			; <UNDEFINED> instruction: 0x461a23f7
   162e0:			; <UNDEFINED> instruction: 0xf026461c
   162e4:	addmi	pc, r4, #1104	; 0x450
   162e8:			; <UNDEFINED> instruction: 0xf104bfd8
   162ec:	strmi	r3, [r5], #-255	; 0xffffff01
   162f0:	andcc	pc, r0, r8, lsl r9	; <UNPREDICTABLE>
   162f4:	blcs	273f0 <fchmod@plt+0x20834>
   162f8:	stccs	8, cr15, [r1], {21}
   162fc:	bcs	bcd01c <full_module_path@@Base+0xb53ab4>
   16300:			; <UNDEFINED> instruction: 0xf105bf08
   16304:	mcrcs	5, 0, r3, cr0, cr15, {7}
   16308:	bmi	d4aa08 <full_module_path@@Base+0xcd14a0>
   1630c:	ldrbtmi	r2, [sl], #-769	; 0xfffffcff
   16310:	eorvs	ip, r8, r3, lsl #20
   16314:	rsbvs	r4, r9, r8, lsl r6
   16318:	pop	{r0, r1, ip, sp, pc}
   1631c:	strdcs	r8, [pc, -r0]!
   16320:			; <UNDEFINED> instruction: 0xf7f04620
   16324:	strtmi	lr, [r0], r8, asr #22
   16328:	teqle	ip, r0, lsl #16
   1632c:	mulcc	r0, r8, r8
   16330:	blcs	b9d44c <full_module_path@@Base+0xb23ee4>
   16334:	msreq	CPSR_fsx, #79	; 0x4f
   16338:			; <UNDEFINED> instruction: 0xf5c5543b
   1633c:			; <UNDEFINED> instruction: 0xf103637f
   16340:	svclt	0x00080309
   16344:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   16348:	ble	fe5e0f50 <full_module_path@@Base+0xfe5679e8>
   1634c:	strtmi	r4, [r2], -r4, lsr #18
   16350:	ldrbtmi	r2, [r9], #-1
   16354:			; <UNDEFINED> instruction: 0xff50f00b
   16358:	ldrmi	r2, [r3], -r0, lsl #4
   1635c:			; <UNDEFINED> instruction: 0x4618703a
   16360:	pop	{r0, r1, ip, sp, pc}
   16364:	movwcs	r8, #1008	; 0x3f0
   16368:	andlt	r4, r3, r8, lsl r6
   1636c:	mvnshi	lr, #12386304	; 0xbd0000
   16370:	b	2d4338 <full_module_path@@Base+0x25add0>
   16374:	bicsne	pc, fp, #68, 4	; 0x40000004
   16378:	movweq	pc, #62144	; 0xf2c0	; <UNPREDICTABLE>
   1637c:	svclt	0x00964298
   16380:	msreq	SPSR_s, #0, 2
   16384:	strmi	r2, [r4], -r4, ror #6
   16388:			; <UNDEFINED> instruction: 0xe7836233
   1638c:	ldrle	r0, [r6, #1552]!	; 0x610
   16390:	ldrmi	r1, [sp], -fp, ror #28
   16394:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
   16398:	ldrbtle	r0, [sl], #1553	; 0x611
   1639c:	svclt	0x00082a2e
   163a0:	ldrbcc	pc, [pc, #261]!	; 164ad <fchmod@plt+0xf8f1>	; <UNPREDICTABLE>
   163a4:			; <UNDEFINED> instruction: 0xf100e7af
   163a8:	bl	fea183b4 <full_module_path@@Base+0xfe99ee4c>
   163ac:	strtmi	r0, [r1], -r4, lsl #10
   163b0:	ldrtmi	r1, [r8], -sl, ror #24
   163b4:	ldc2l	0, cr15, [ip, #152]	; 0x98
   163b8:	ldrdcc	pc, [r0], -r9
   163bc:			; <UNDEFINED> instruction: 0xf47f2b00
   163c0:	qsaxmi	sl, r8, r8
   163c4:	svclt	0x0000e7b2
   163c8:	andeq	r0, r5, sl, lsl r7
   163cc:	andeq	r0, r0, r0, lsr r5
   163d0:	ldrdeq	fp, [r5], -r6
   163d4:	andeq	r0, r3, r6, ror sl
   163d8:	andeq	fp, r5, r4, asr #1
   163dc:	andeq	r0, r3, r6, lsl #20
   163e0:	muleq	r3, sl, r9
   163e4:			; <UNDEFINED> instruction: 0x4614b530
   163e8:	andcs	fp, r0, #131	; 0x83
   163ec:			; <UNDEFINED> instruction: 0xf7ff4605
   163f0:	bmi	59605c <full_module_path@@Base+0x51caf4>
   163f4:	rorlt	r4, sl, r4
   163f8:			; <UNDEFINED> instruction: 0x46284b14
   163fc:	ldmpl	r3, {r0, r5, r7, r8, fp, pc}^
   16400:	blcs	30474 <fchmod@plt+0x298b8>
   16404:			; <UNDEFINED> instruction: 0xf44fbfb4
   16408:	orrcs	r7, r0, #192, 6
   1640c:	vst2.8	{d4-d7}, [r1 :64], r9
   16410:			; <UNDEFINED> instruction: 0xf00a71e0
   16414:	mcrrne	15, 13, pc, r3, cr9	; <UNPREDICTABLE>
   16418:	andle	r4, r5, r4, lsl #12
   1641c:	andlt	r4, r3, r0, lsr #12
   16420:			; <UNDEFINED> instruction: 0xf04fbd30
   16424:	udf	#37711	; 0x934f
   16428:	stmib	lr!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1642c:	strtmi	r6, [r8], -r1, lsl #16
   16430:			; <UNDEFINED> instruction: 0xf0069101
   16434:	bmi	1d4f98 <full_module_path@@Base+0x15ba30>
   16438:	ldrbtmi	r9, [sl], #-2305	; 0xfffff6ff
   1643c:	andcs	r4, r1, r3, lsl #12
   16440:	blx	9d2476 <full_module_path@@Base+0x958f0e>
   16444:	svclt	0x0000e7ea
   16448:	andeq	r0, r5, r0, asr r5
   1644c:	andeq	r0, r0, ip, lsr r6
   16450:	andeq	r0, r3, r2, ror #17
   16454:	svcmi	0x00f0e92d
   16458:	blhi	1d1914 <full_module_path@@Base+0x1583ac>
   1645c:	blpl	fe8547e0 <full_module_path@@Base+0xfe7db278>
   16460:	blmi	fe8547e4 <full_module_path@@Base+0xfe7db27c>
   16464:			; <UNDEFINED> instruction: 0xf8df447d
   16468:			; <UNDEFINED> instruction: 0xf5adbba0
   1646c:	cdp	13, 0, cr4, cr8, cr1, {4}
   16470:	addslt	r0, pc, r0, lsl sl	; <UNPREDICTABLE>
   16474:			; <UNDEFINED> instruction: 0xf50d592c
   16478:	ldrbtmi	r4, [fp], #897	; 0x381
   1647c:	ldrbvs	r6, [ip, -r4, lsr #16]
   16480:	streq	pc, [r0], #-79	; 0xffffffb1
   16484:			; <UNDEFINED> instruction: 0xf8df3374
   16488:	vmla.f64	d3, d25, d4
   1648c:			; <UNDEFINED> instruction: 0xf85b1a10
   16490:	andls	r3, r6, #3
   16494:	ldmdavs	fp, {r1, r3, r8, r9, ip, pc}
   16498:			; <UNDEFINED> instruction: 0xf0002b00
   1649c:			; <UNDEFINED> instruction: 0xf8df83ce
   164a0:			; <UNDEFINED> instruction: 0xf85b3b70
   164a4:	ldmdavs	fp, {r0, r1, ip, sp}
   164a8:			; <UNDEFINED> instruction: 0xf8df931a
   164ac:			; <UNDEFINED> instruction: 0xf8df0b68
   164b0:			; <UNDEFINED> instruction: 0xf8df1b68
   164b4:			; <UNDEFINED> instruction: 0xf85b3b68
   164b8:			; <UNDEFINED> instruction: 0xf8df0000
   164bc:	andsls	r2, r7, r4, ror #22
   164c0:	andmi	pc, r1, fp, asr r8	; <UNPREDICTABLE>
   164c4:			; <UNDEFINED> instruction: 0xf85b9413
   164c8:	stmdavs	r3, {r0, r1, ip, lr}
   164cc:	andne	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   164d0:	stmdavs	r2!, {r8, r9, fp, sp}
   164d4:	strhtcc	pc, [r8], -r5	; <UNPREDICTABLE>
   164d8:	svclt	0x00146808
   164dc:	tstcs	r2, r6, lsl #2
   164e0:	strls	r2, [ip, #-2588]	; 0xfffff5e4
   164e4:	andcs	fp, r2, #204, 30	; 0x330
   164e8:	blcs	1ecf4 <fchmod@plt+0x18138>
   164ec:	andeq	lr, r0, pc, ror #20
   164f0:	vmov.i32	d25, #33792	; 0x00008400
   164f4:	tstls	r6, r8, lsl #4
   164f8:	sfmle	f1, 1, [fp, #-108]	; 0xffffff94
   164fc:	blcc	954880 <full_module_path@@Base+0x8db318>
   16500:			; <UNDEFINED> instruction: 0xf8df2002
   16504:			; <UNDEFINED> instruction: 0xf85b1b24
   16508:	ldrbtmi	r3, [r9], #-3
   1650c:	ldmibvs	sl, {r0, r1, r3, r4, fp, sp, lr}
   16510:	cdp2	0, 7, cr15, cr2, cr11, {0}
   16514:	blcc	554898 <full_module_path@@Base+0x4db330>
   16518:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   1651c:	ldmdavs	fp, {r0, r2, r4, r8, r9, ip, pc}
   16520:			; <UNDEFINED> instruction: 0xf0402b00
   16524:	blge	fb7a6c <full_module_path@@Base+0xf3e504>
   16528:			; <UNDEFINED> instruction: 0xf8df9312
   1652c:			; <UNDEFINED> instruction: 0xf10d3b04
   16530:			; <UNDEFINED> instruction: 0xf8df017f
   16534:			; <UNDEFINED> instruction: 0xf10d2b00
   16538:	ldrbtmi	r0, [fp], #-2688	; 0xfffff580
   1653c:	bne	fe451d64 <full_module_path@@Base+0xfe3d87fc>
   16540:	ldrbtmi	r3, [sl], #-812	; 0xfffffcd4
   16544:			; <UNDEFINED> instruction: 0xf8df322c
   16548:	andsls	r1, sp, #240, 20	; 0xf0000
   1654c:	bcc	451d7c <full_module_path@@Base+0x3d8814>
   16550:	bcs	ffa548d4 <full_module_path@@Base+0xff9db36c>
   16554:	movwls	sl, #47905	; 0xbb21
   16558:	orrpl	pc, r7, #54525952	; 0x3400000
   1655c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   16560:	tstls	ip, r4, lsl r3
   16564:	movwls	r9, #29200	; 0x7210
   16568:	blx	1cd2576 <full_module_path@@Base+0x1c5900e>
   1656c:	vnmls.f64	d9, d9, d11
   16570:			; <UNDEFINED> instruction: 0x46521a10
   16574:	beq	451ddc <full_module_path@@Base+0x3d8874>
   16578:	blls	1fb184 <full_module_path@@Base+0x181c1c>
   1657c:	cdp	3, 1, cr9, cr8, cr0, {0}
   16580:			; <UNDEFINED> instruction: 0xf7f93a90
   16584:			; <UNDEFINED> instruction: 0xf1b0fec3
   16588:			; <UNDEFINED> instruction: 0x46803fff
   1658c:	sbcshi	pc, lr, r0
   16590:	bcc	fe454914 <full_module_path@@Base+0xfe3db3ac>
   16594:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   16598:	movwls	r6, #34842	; 0x881a
   1659c:	bne	ff0f0ff0 <full_module_path@@Base+0xff077a88>
   165a0:	cmnhi	pc, r0, lsl #2	; <UNPREDICTABLE>
   165a4:	stcls	8, cr6, [r6, #-584]	; 0xfffffdb8
   165a8:	eormi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   165ac:	blcs	3d1cc <fchmod@plt+0x36610>
   165b0:	orrhi	pc, r5, r0
   165b4:			; <UNDEFINED> instruction: 0xf9b39b0c
   165b8:	blcs	22660 <fchmod@plt+0x1baa4>
   165bc:			; <UNDEFINED> instruction: 0xf8dfdd06
   165c0:	strtmi	r1, [sl], -r0, lsl #21
   165c4:	ldrbtmi	r2, [r9], #-2
   165c8:	cdp2	0, 1, cr15, cr6, cr11, {0}
   165cc:	bcc	1d54950 <full_module_path@@Base+0x1cdb3e8>
   165d0:	andvs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   165d4:	cmnlt	fp, r3, lsr r8
   165d8:	blcs	bb468c <full_module_path@@Base+0xb3b124>
   165dc:	stmdavc	fp!, {r0, r8, ip, lr, pc}^
   165e0:	movwcs	fp, #323	; 0x143
   165e4:	tstcs	r6, sl, lsr #12
   165e8:			; <UNDEFINED> instruction: 0xf0024630
   165ec:	stmdacs	r0, {r0, r1, r4, r8, sl, fp, ip, sp, lr, pc}
   165f0:	ldrhi	pc, [r5, r0, asr #5]!
   165f4:	bcc	1454978 <full_module_path@@Base+0x13db410>
   165f8:	ldrdne	pc, [r0], -sl
   165fc:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   16600:	cmplt	fp, fp, lsr r8
   16604:	strle	r0, [r7, #-1480]	; 0xfffffa38
   16608:	bcc	105498c <full_module_path@@Base+0xfdb424>
   1660c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   16610:	blcs	30684 <fchmod@plt+0x29ac8>
   16614:	msrhi	CPSR_x, #64	; 0x40
   16618:	stmdbmi	r0, {r0, r4, sl, ip, sp, lr, pc}
   1661c:	orrshi	pc, ip, r0
   16620:	bvs	16fd268 <full_module_path@@Base+0x1683d00>
   16624:			; <UNDEFINED> instruction: 0xf0002b02
   16628:			; <UNDEFINED> instruction: 0xf8df8789
   1662c:	stmibhi	r0!, {r2, r5, r9, fp, ip, sp}^
   16630:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   16634:	ldmdavs	sl, {r0, r1, r2, r7, r8, r9, sl}
   16638:	cmphi	r8, r0, asr #2	; <UNPREDICTABLE>
   1663c:			; <UNDEFINED> instruction: 0xf0002a02
   16640:			; <UNDEFINED> instruction: 0xf8df8434
   16644:			; <UNDEFINED> instruction: 0xf85b3a10
   16648:	blls	2b265c <full_module_path@@Base+0x2390f4>
   1664c:	stmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}^
   16650:	bcc	1549d4 <full_module_path@@Base+0xdb46c>
   16654:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   16658:			; <UNDEFINED> instruction: 0x300ef9b3
   1665c:	vstrle	d2, [r4, #-0]
   16660:	strbmi	r4, [r1], -r0, lsr #12
   16664:			; <UNDEFINED> instruction: 0xff7af020
   16668:			; <UNDEFINED> instruction: 0xf8d789e0
   1666c:			; <UNDEFINED> instruction: 0xf04f1084
   16670:	stmiavs	r2!, {sl, fp}
   16674:			; <UNDEFINED> instruction: 0xf8c73101
   16678:	streq	r1, [r1, #132]	; 0x84
   1667c:			; <UNDEFINED> instruction: 0xf8d768bb
   16680:	ldrle	lr, [r0, #-12]
   16684:	ldmibne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   16688:			; <UNDEFINED> instruction: 0xf85b04c0
   1668c:	stmdavs	r9, {r0, ip}
   16690:	tsteq	r1, pc, ror #20
   16694:	orreq	lr, r1, pc, asr #20
   16698:	stmdbcc	r4, {r3, r6, r8, r9, sl, fp, ip, sp, pc}
   1669c:	tstcs	r0, r0, ror #16
   166a0:	bl	131c7f0 <full_module_path@@Base+0x12a3288>
   166a4:			; <UNDEFINED> instruction: 0xf8df0c00
   166a8:	ldmne	fp, {r3, r4, r5, r7, r8, fp, ip}
   166ac:	andeq	lr, ip, #79872	; 0x13800
   166b0:	andcc	lr, r2, #3260416	; 0x31c000
   166b4:	stmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   166b8:			; <UNDEFINED> instruction: 0xf85b2000
   166bc:	andsvs	r2, r0, r1
   166c0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   166c4:	ldmdavs	fp, {r0, r1, r2, r3, r8, r9, ip, pc}
   166c8:			; <UNDEFINED> instruction: 0xf0002b00
   166cc:			; <UNDEFINED> instruction: 0xf8df80b8
   166d0:	ldrbtmi	r3, [fp], #-2456	; 0xfffff668
   166d4:	bcs	31144 <fchmod@plt+0x2a588>
   166d8:	cmnhi	r0, r0, asr #32	; <UNPREDICTABLE>
   166dc:	blcs	30e50 <fchmod@plt+0x2a294>
   166e0:	adchi	pc, r4, r0
   166e4:	stmibcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   166e8:			; <UNDEFINED> instruction: 0xf8df447a
   166ec:	strtmi	r1, [fp], -r4, lsl #19
   166f0:	ldrbtmi	r2, [r9], #-2
   166f4:	stc2	0, cr15, [r0, #44]	; 0x2c
   166f8:	stmiavs	r3!, {r0, r5, r6, r7, r8, fp, pc}
   166fc:	streq	r2, [sp]
   16700:			; <UNDEFINED> instruction: 0xf8dfd510
   16704:	strbeq	r2, [r9], #2392	; 0x958
   16708:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   1670c:	b	1bf075c <full_module_path@@Base+0x1b771f4>
   16710:	b	13d6f20 <full_module_path@@Base+0x135d9b8>
   16714:	svclt	0x00480282
   16718:	stmiapl	r1!, {r2, r9, fp, ip, sp}
   1671c:	ldmne	fp, {r9, sp}
   16720:	andeq	lr, r0, r1, asr #22
   16724:	andcc	lr, r4, sp, asr #19
   16728:	rscscc	pc, pc, #79	; 0x4f
   1672c:	mufe	f2, f0, f0
   16730:			; <UNDEFINED> instruction: 0x26000a10
   16734:	andls	r2, r3, #0, 14
   16738:	stmib	sp, {r1, r8, ip, pc}^
   1673c:			; <UNDEFINED> instruction: 0xf7ff6700
   16740:	stmibhi	r3!, {r0, r1, r5, r7, fp, ip, sp, lr, pc}^
   16744:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   16748:	str	r8, [sp, -r3, ror #3]
   1674c:	ldmdavs	r9, {r1, r3, r8, r9, fp, ip, pc}
   16750:			; <UNDEFINED> instruction: 0xf8dfb9a1
   16754:			; <UNDEFINED> instruction: 0xf85b3904
   16758:			; <UNDEFINED> instruction: 0xf9b33003
   1675c:	blcs	6279c <_dist_code@@Base+0xfbf4>
   16760:			; <UNDEFINED> instruction: 0xf8dfdd0c
   16764:			; <UNDEFINED> instruction: 0xf85b38c0
   16768:	ldmdavs	fp, {r0, r1, ip, sp}
   1676c:			; <UNDEFINED> instruction: 0x4608b133
   16770:	cdp2	0, 15, cr15, cr4, cr0, {1}
   16774:	mrscs	r2, (UNDEF: 0)
   16778:			; <UNDEFINED> instruction: 0xff16f020
   1677c:	ldmcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   16780:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   16784:	andne	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   16788:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   1678c:	ldmdavs	r2, {r0, r1, r3, fp, sp, lr}
   16790:			; <UNDEFINED> instruction: 0xf0002b00
   16794:			; <UNDEFINED> instruction: 0xf8df80ca
   16798:			; <UNDEFINED> instruction: 0xf85b38e0
   1679c:	stmdavs	r0!, {r0, r1, lr}
   167a0:	teqlt	r2, r8, ror #2
   167a4:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   167a8:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   167ac:			; <UNDEFINED> instruction: 0xf0002b00
   167b0:			; <UNDEFINED> instruction: 0xf7f3852d
   167b4:	stmdavs	r3!, {r0, r1, r2, r3, r8, sl, fp, ip, sp, lr, pc}
   167b8:			; <UNDEFINED> instruction: 0xf47f2b00
   167bc:			; <UNDEFINED> instruction: 0xf8dfaed5
   167c0:	blls	528ac8 <full_module_path@@Base+0x4af560>
   167c4:	bvs	18a79bc <full_module_path@@Base+0x182e454>
   167c8:	rsbvs	r3, r2, #268435456	; 0x10000000
   167cc:	vqsub.u8	d20, d16, d10
   167d0:			; <UNDEFINED> instruction: 0xf8df8351
   167d4:			; <UNDEFINED> instruction: 0xf85b38b0
   167d8:	stmdavs	fp, {r0, r1, ip}
   167dc:	svclt	0x00bc2b00
   167e0:	andvs	r4, fp, fp, asr r2
   167e4:			; <UNDEFINED> instruction: 0xf0002a02
   167e8:	blls	337784 <full_module_path@@Base+0x2be21c>
   167ec:	strhtcc	pc, [r8], -r3	; <UNPREDICTABLE>
   167f0:	vstrle	d2, [r5, #-0]
   167f4:	ldmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   167f8:	ldrbtmi	r2, [r9], #-2
   167fc:	ldc2l	0, cr15, [ip], #44	; 0x2c
   16800:	stmne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   16804:	orrmi	pc, r1, #54525952	; 0x3400000
   16808:	ubfxcs	pc, pc, #17, #25
   1680c:	ldrbtmi	r3, [r9], #-884	; 0xfffffc8c
   16810:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   16814:	subsmi	r6, r1, sl, lsl r8
   16818:	strthi	pc, [sp], r0, asr #32
   1681c:			; <UNDEFINED> instruction: 0xf50d2000
   16820:	andslt	r4, pc, r1, lsl #27
   16824:	blhi	1d1b20 <full_module_path@@Base+0x1585b8>
   16828:	svchi	0x00f0e8bd
   1682c:	strbmi	r9, [r0], -r8, lsl #22
   16830:	bvs	ff6708a4 <full_module_path@@Base+0xff5f733c>
   16834:	ldc2	7, cr15, [ip], {255}	; 0xff
   16838:			; <UNDEFINED> instruction: 0xf0002800
   1683c:			; <UNDEFINED> instruction: 0xf00c80d8
   16840:			; <UNDEFINED> instruction: 0xf8dffb3d
   16844:			; <UNDEFINED> instruction: 0xf85b3808
   16848:	ldmdavs	fp, {r0, r1, ip, sp}
   1684c:			; <UNDEFINED> instruction: 0xf0002b00
   16850:			; <UNDEFINED> instruction: 0xf8df8380
   16854:			; <UNDEFINED> instruction: 0xf85b383c
   16858:	ldmdavs	fp, {r0, r1, ip, sp}
   1685c:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   16860:			; <UNDEFINED> instruction: 0xf8df849d
   16864:			; <UNDEFINED> instruction: 0xf85b3830
   16868:	tstls	r8, #3
   1686c:	blcs	308e0 <fchmod@plt+0x29d24>
   16870:	mvnhi	pc, r0
   16874:			; <UNDEFINED> instruction: 0xf0064628
   16878:	strdls	pc, [sp], -fp
   1687c:	ldmdavs	fp, {r0, r1, r4, r8, r9, fp, ip, pc}
   16880:	vqrdmlah.s<illegal width 8>	d18, d0, d12
   16884:	mrc	0, 0, r8, cr8, cr15, {5}
   16888:	ldmdavc	sl, {r4, r7, r9, fp, ip, sp}
   1688c:	orreq	pc, r0, #-2147483608	; 0x80000028
   16890:	vqdmulh.s<illegal width 8>	d2, d0, d3
   16894:	ldm	pc, {r0, r4, r7, r9, sl, pc}^	; <UNPREDICTABLE>
   16898:	ldrbeq	pc, [r8], #19	; <UNPREDICTABLE>
   1689c:	ldrbteq	r0, [r7], #1224	; 0x4c8
   168a0:			; <UNDEFINED> instruction: 0xf8df04da
   168a4:	blvs	4a487c <full_module_path@@Base+0x42b314>
   168a8:			; <UNDEFINED> instruction: 0xf85b9d06
   168ac:	ldmdavs	fp, {r0, r1, ip, sp}
   168b0:			; <UNDEFINED> instruction: 0xf853689b
   168b4:	blls	1a6944 <full_module_path@@Base+0x12d3dc>
   168b8:			; <UNDEFINED> instruction: 0xf47f2b00
   168bc:	blls	4c22b0 <full_module_path@@Base+0x448d48>
   168c0:	svcne	0x00194620
   168c4:			; <UNDEFINED> instruction: 0xf954f7f5
   168c8:	ldrbt	r4, [r3], -r5, lsl #12
   168cc:	eorle	r2, r2, r2, lsl #20
   168d0:			; <UNDEFINED> instruction: 0x27c8f8df
   168d4:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   168d8:	teqlt	sl, r2, lsl r8
   168dc:	sbfxcs	pc, pc, #17, #21
   168e0:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   168e4:	bcs	30934 <fchmod@plt+0x29d78>
   168e8:	ldrbhi	pc, [r3], #0	; <UNPREDICTABLE>
   168ec:	sbfxcs	pc, pc, #17, #17
   168f0:	andgt	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   168f4:	ldrdvc	pc, [r0], -ip
   168f8:			; <UNDEFINED> instruction: 0xf0402f00
   168fc:			; <UNDEFINED> instruction: 0xf8df81a5
   16900:	rsbsmi	r2, pc, #164, 14	; 0x2900000
   16904:	andvc	pc, r0, ip, asr #17
   16908:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
   1690c:	stceq	0, cr15, [r2], {79}	; 0x4f
   16910:	andgt	pc, r0, r3, asr #17
   16914:			; <UNDEFINED> instruction: 0xf8df6297
   16918:			; <UNDEFINED> instruction: 0xf85b373c
   1691c:	streq	r7, [fp], #3
   16920:	ldclvs	15, cr11, [fp, #264]!	; 0x108
   16924:	ldrbvs	r3, [fp, #769]!	; 0x301
   16928:	bcs	5036c <_IO_stdin_used@@Base+0xaaf4>
   1692c:	svcge	0x0047f43f
   16930:			; <UNDEFINED> instruction: 0x3744f8df
   16934:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   16938:	blcs	309ac <fchmod@plt+0x29df0>
   1693c:	svcge	0x003ff43f
   16940:			; <UNDEFINED> instruction: 0x2764f8df
   16944:	ldmibvs	r2, {r1, r3, r4, r5, r6, sl, lr}^
   16948:			; <UNDEFINED> instruction: 0xf47f2a00
   1694c:	bvs	ff682634 <full_module_path@@Base+0xff6090cc>
   16950:			; <UNDEFINED> instruction: 0xf7ff6998
   16954:	ldr	pc, [r2, -sp, lsl #24]!
   16958:	strtmi	r9, [r0], -r7, lsl #22
   1695c:			; <UNDEFINED> instruction: 0xf00c9a1a
   16960:	ldmdavs	fp!, {r0, r1, r2, r6, r8, r9, fp, ip, sp, lr, pc}
   16964:			; <UNDEFINED> instruction: 0xf0402b00
   16968:			; <UNDEFINED> instruction: 0xf8da818d
   1696c:	ldreq	r3, [fp], #0
   16970:	cfldr64ge	mvdx15, [sl, #508]!	; 0x1fc
   16974:			; <UNDEFINED> instruction: 0x36dcf8df
   16978:			; <UNDEFINED> instruction: 0xf85b89a2
   1697c:	vst4.8	{d7-d10}, [r2], r3
   16980:			; <UNDEFINED> instruction: 0xf5b14170
   16984:	ldclvs	15, cr4, [fp]
   16988:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
   1698c:			; <UNDEFINED> instruction: 0xf43f65fb
   16990:			; <UNDEFINED> instruction: 0xf5b1adeb
   16994:			; <UNDEFINED> instruction: 0xf0004f80
   16998:			; <UNDEFINED> instruction: 0xf5b184ee
   1699c:			; <UNDEFINED> instruction: 0xf0004f20
   169a0:	vst3.16	{d8,d10,d12}, [r2 :256], r8
   169a4:			; <UNDEFINED> instruction: 0xf5b24230
   169a8:	svclt	0x000b5f00
   169ac:	mrcvs	14, 7, r6, cr11, cr11, {5}
   169b0:	movwcc	r3, #4865	; 0x1301
   169b4:	ldrtvs	fp, [fp], ip, lsl #30
   169b8:	ldrb	r6, [r5, #1787]	; 0x6fb
   169bc:	usatcc	pc, #12, pc, asr #17	; <UNPREDICTABLE>
   169c0:	usatvc	pc, #12, pc, asr #17	; <UNPREDICTABLE>
   169c4:	mrc	4, 0, r4, cr10, cr11, {3}
   169c8:	ldrbtmi	r9, [pc], #-2576	; 169d0 <fchmod@plt+0xfe14>
   169cc:	and	r6, sl, r8, asr r8
   169d0:	blle	a09d8 <full_module_path@@Base+0x27470>
   169d4:			; <UNDEFINED> instruction: 0xf7ff2101
   169d8:	strbmi	pc, [r8], -fp, lsl #23	; <UNPREDICTABLE>
   169dc:	cdp2	0, 12, cr15, cr14, cr6, {0}
   169e0:	rsbsvs	r2, r8, r0, lsl #16
   169e4:	strmi	sp, [r0, #2819]	; 0xb03
   169e8:			; <UNDEFINED> instruction: 0xf000dcf2
   169ec:			; <UNDEFINED> instruction: 0xf8df84d0
   169f0:			; <UNDEFINED> instruction: 0xf8df36c4
   169f4:	ldrbtmi	r2, [fp], #-1732	; 0xfffff93c
   169f8:	bvs	fe6e7be8 <full_module_path@@Base+0xfe66e680>
   169fc:			; <UNDEFINED> instruction: 0xf47f2b00
   16a00:			; <UNDEFINED> instruction: 0xe66fae74
   16a04:	ssatcc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   16a08:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   16a0c:	ldmdavs	fp, {r1, r2, r3, r8, r9, ip, pc}
   16a10:			; <UNDEFINED> instruction: 0xf0402b00
   16a14:	blls	636f64 <full_module_path@@Base+0x5bd9fc>
   16a18:	ldmdavs	fp, {r0, r2, r3, r9, fp, ip, pc}
   16a1c:	svclt	0x00182b00
   16a20:	svclt	0x00142a00
   16a24:			; <UNDEFINED> instruction: 0x462b4613
   16a28:	andcs	r9, r0, #603979776	; 0x24000000
   16a2c:	ldrmi	r9, [r1], -r9, lsl #16
   16a30:	blx	ff1d2a62 <full_module_path@@Base+0xff1594fa>
   16a34:	movwcc	r4, #5635	; 0x1603
   16a38:			; <UNDEFINED> instruction: 0xf0009008
   16a3c:	blls	3b6f88 <full_module_path@@Base+0x33da20>
   16a40:	blcs	30ab4 <fchmod@plt+0x29ef8>
   16a44:	subshi	pc, r7, #0
   16a48:	adcmi	r9, fp, #9216	; 0x2400
   16a4c:	strhi	pc, [r1, #-0]
   16a50:	bcc	fe4522b8 <full_module_path@@Base+0xfe3d8d50>
   16a54:			; <UNDEFINED> instruction: 0xf1a3781b
   16a58:	blx	fecd7868 <full_module_path@@Base+0xfec5e300>
   16a5c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   16a60:			; <UNDEFINED> instruction: 0x265cf8df
   16a64:	andsvs	r4, r3, sl, ror r4
   16a68:	movwcc	r9, #6920	; 0x1b08
   16a6c:	cmphi	r4, r0, asr #32	; <UNPREDICTABLE>
   16a70:	tstcs	r0, r2, lsl fp
   16a74:			; <UNDEFINED> instruction: 0xf1a32200
   16a78:	movwcs	r0, #2416	; 0x970
   16a7c:	andsne	pc, r0, r9, asr #17
   16a80:	mvnscc	pc, pc, asr #32
   16a84:	movwcs	lr, #51657	; 0xc9c9
   16a88:			; <UNDEFINED> instruction: 0xf8df9108
   16a8c:			; <UNDEFINED> instruction: 0xf85b3638
   16a90:	ldmdavs	fp, {r0, r1, ip, sp}
   16a94:	blls	2451e8 <full_module_path@@Base+0x1cbc80>
   16a98:	movwcc	r6, #6177	; 0x1821
   16a9c:	movwcs	fp, #7960	; 0x1f18
   16aa0:			; <UNDEFINED> instruction: 0xf0002900
   16aa4:	ldmdals	ip, {r0, r3, r4, r7, sl, pc}
   16aa8:	andle	r4, r8, r8, lsl #5
   16aac:	tstls	r1, r9, lsl r3
   16ab0:	bl	ffb54a74 <full_module_path@@Base+0xffadb50c>
   16ab4:	blls	67cf00 <full_module_path@@Base+0x603998>
   16ab8:			; <UNDEFINED> instruction: 0xf0402800
   16abc:	bls	6f7d44 <full_module_path@@Base+0x67e7dc>
   16ac0:			; <UNDEFINED> instruction: 0x1010f8d9
   16ac4:			; <UNDEFINED> instruction: 0xf7f889a0
   16ac8:	lsrhi	pc, r9, lr	; <UNPREDICTABLE>
   16acc:	ldmdavs	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
   16ad0:			; <UNDEFINED> instruction: 0xf0002b00
   16ad4:	vst4.16	{d24,d26,d28,d30}, [pc :64], r4
   16ad8:	smlalbtcs	r7, r1, r0, r2
   16adc:			; <UNDEFINED> instruction: 0xf00a4628
   16ae0:	strmi	pc, [r3], -pc, ror #22
   16ae4:	andsls	r3, r1, r1, lsl #6
   16ae8:	strthi	pc, [r4], #0
   16aec:	ldrbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   16af0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   16af4:			; <UNDEFINED> instruction: 0xf0402b00
   16af8:			; <UNDEFINED> instruction: 0xf50d8473
   16afc:	teqcc	r4, #201326592	; 0xc000000
   16b00:	bcc	fe45232c <full_module_path@@Base+0xfe3d8dc4>
   16b04:	ldmdavs	fp, {r0, r1, r2, r4, r8, r9, fp, ip, pc}
   16b08:			; <UNDEFINED> instruction: 0xf0402b00
   16b0c:	blls	2b74b8 <full_module_path@@Base+0x23df50>
   16b10:	stmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}^
   16b14:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   16b18:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   16b1c:			; <UNDEFINED> instruction: 0x200cf9b3
   16b20:	vstrle	s4, [r4, #-0]
   16b24:			; <UNDEFINED> instruction: 0x300ef9b3
   16b28:			; <UNDEFINED> instruction: 0xf0002b01
   16b2c:	stmiavs	r3!, {r0, r6, r7, sl, pc}
   16b30:	stmibhi	r0!, {r8, sp}^
   16b34:	ldmib	r9, {r0, r3, r4, r8, r9, ip, pc}^
   16b38:	ldrmi	r2, [r6], -ip, lsl #6
   16b3c:	ldrmi	r0, [pc], -r2, lsl #11
   16b40:	ldrle	r9, [r0, #-2841]	; 0xfffff4e7
   16b44:	ldrcs	pc, [r4, #-2271]	; 0xfffff721
   16b48:			; <UNDEFINED> instruction: 0xf85b04c0
   16b4c:	ldmdavs	r2, {r1, sp}
   16b50:	andeq	lr, r2, #454656	; 0x6f000
   16b54:	addeq	lr, r2, #323584	; 0x4f000
   16b58:	bcc	146880 <full_module_path@@Base+0xcd318>
   16b5c:	andcs	r5, r0, #160, 16	; 0xa00000
   16b60:	bl	101cdd4 <full_module_path@@Base+0xfa386c>
   16b64:	movwls	r0, #16641	; 0x4101
   16b68:	bls	23d7b4 <full_module_path@@Base+0x1c424c>
   16b6c:	movwls	r9, #12549	; 0x3105
   16b70:	vnmls.f16	s18, s16, s18
   16b74:	strls	r0, [r2, #-2576]	; 0xfffff5f0
   16b78:	strvs	lr, [r0, -sp, asr #19]
   16b7c:	mcr2	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
   16b80:			; <UNDEFINED> instruction: 0xf8da2300
   16b84:	strtmi	r2, [r1], -r0
   16b88:	ldmdals	r6, {r0, r7, r9, sl, lr}
   16b8c:			; <UNDEFINED> instruction: 0xf9def00c
   16b90:	strmi	r9, [r3], -r8, lsl #16
   16b94:	andle	r3, r1, r1, lsl #6
   16b98:	svc	0x00d0f7ef
   16b9c:			; <UNDEFINED> instruction: 0xf7ef9811
   16ba0:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   16ba4:	strbthi	pc, [r9], #704	; 0x2c0	; <UNPREDICTABLE>
   16ba8:	svceq	0x0000f1b9
   16bac:	sbcshi	pc, r3, r0
   16bb0:	bls	37d80c <full_module_path@@Base+0x3042a4>
   16bb4:	bcs	30c28 <fchmod@plt+0x2a06c>
   16bb8:	blcs	46820 <_IO_stdin_used@@Base+0xfa8>
   16bbc:	sbchi	pc, fp, r0, asr #32
   16bc0:	andcs	r9, r1, sp, lsl #20
   16bc4:	andls	r9, r2, r9, lsl #30
   16bc8:	ldrmi	r4, [r3], -r8, lsr #12
   16bcc:	svclt	0x00084295
   16bd0:	cdp	3, 1, cr2, cr9, cr0, {0}
   16bd4:			; <UNDEFINED> instruction: 0x463a1a90
   16bd8:	stmdbmi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   16bdc:	movwls	r4, #54814	; 0xd61e
   16be0:			; <UNDEFINED> instruction: 0xf908f7f9
   16be4:			; <UNDEFINED> instruction: 0xf0002800
   16be8:	adcsmi	r8, lr, #168, 2	; 0x2a
   16bec:	ldrbhi	pc, [r6], #-0	; <UNPREDICTABLE>
   16bf0:			; <UNDEFINED> instruction: 0xf82ef001
   16bf4:	ldmdavs	fp, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
   16bf8:	stmibhi	r2!, {r0, r1, r3, r4, r8, ip, sp, pc}^
   16bfc:	andeq	pc, r2, #66	; 0x42
   16c00:			; <UNDEFINED> instruction: 0xf1b981e2
   16c04:			; <UNDEFINED> instruction: 0xf0000f00
   16c08:			; <UNDEFINED> instruction: 0xf1b98279
   16c0c:			; <UNDEFINED> instruction: 0xf0400f01
   16c10:			; <UNDEFINED> instruction: 0xf8df8147
   16c14:			; <UNDEFINED> instruction: 0xf8df24b8
   16c18:			; <UNDEFINED> instruction: 0xf85b345c
   16c1c:			; <UNDEFINED> instruction: 0xf85b2002
   16c20:	ldmdavs	r2, {r0, r1, ip, sp}
   16c24:	tstmi	r3, #1769472	; 0x1b0000
   16c28:	movthi	pc, #8192	; 0x2000	; <UNPREDICTABLE>
   16c2c:	rsbcs	r4, r4, r1, asr #12
   16c30:			; <UNDEFINED> instruction: 0xffe0f013
   16c34:	strls	lr, [sp, #-1176]	; 0xfffffb68
   16c38:			; <UNDEFINED> instruction: 0xf8dfe620
   16c3c:			; <UNDEFINED> instruction: 0xf85b3494
   16c40:	ldmdavs	fp, {r0, r1, ip, sp}
   16c44:	ldrt	r9, [r0], #-794	; 0xfffffce6
   16c48:	strcs	pc, [r8], #2271	; 0x8df
   16c4c:	and	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   16c50:	ldrdcs	pc, [r0], -lr
   16c54:			; <UNDEFINED> instruction: 0xf8ce4252
   16c58:	ldrb	r2, [r0], -r0
   16c5c:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   16c60:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   16c64:			; <UNDEFINED> instruction: 0xb12b681b
   16c68:	movmi	pc, #16777216	; 0x1000000
   16c6c:	svcmi	0x00a0f5b3
   16c70:	cfldrdge	mvd15, [r2], {63}	; 0x3f
   16c74:	bne	4524dc <full_module_path@@Base+0x3d8f74>
   16c78:			; <UNDEFINED> instruction: 0xf01f4620
   16c7c:			; <UNDEFINED> instruction: 0xf8dafa91
   16c80:	strb	r1, [r9], #0
   16c84:	ldrdcc	pc, [r0], -sl
   16c88:			; <UNDEFINED> instruction: 0xf57f05da
   16c8c:	bmi	ffc02654 <full_module_path@@Base+0xffb890ec>
   16c90:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   16c94:	bcs	30ce4 <fchmod@plt+0x2a128>
   16c98:	mcrge	4, 3, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
   16c9c:	adcmi	pc, r0, #50331648	; 0x3000000
   16ca0:	svcmi	0x00a0f5b2
   16ca4:	mcrge	4, 3, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
   16ca8:	strtmi	r4, [fp], -sl, asr #12
   16cac:	strtmi	r4, [r1], -r8, lsr #12
   16cb0:	andls	pc, r0, sp, asr #17
   16cb4:	ldc2l	7, cr15, [r2, #-992]!	; 0xfffffc20
   16cb8:	blmi	ffcd061c <full_module_path@@Base+0xffc570b4>
   16cbc:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   16cc0:	blcs	30d34 <fchmod@plt+0x2a178>
   16cc4:	mcrge	7, 5, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   16cc8:			; <UNDEFINED> instruction: 0xf00c4628
   16ccc:	andls	pc, r9, r3, lsl #23
   16cd0:			; <UNDEFINED> instruction: 0xf0002800
   16cd4:	mrc	3, 0, r8, cr8, cr15, {7}
   16cd8:	orrcs	r2, r2, #144, 20	; 0x90000
   16cdc:	ssat	r7, #5, r3
   16ce0:	ldmdavs	fp, {r0, r1, r4, r8, r9, fp, ip, pc}
   16ce4:	vqrdmlah.s<illegal width 8>	d2, d0, d12
   16ce8:	blls	277a54 <full_module_path@@Base+0x1fe4ec>
   16cec:			; <UNDEFINED> instruction: 0xf00042ab
   16cf0:	andcs	r8, r0, #-1811939328	; 0x94000000
   16cf4:	ldrmi	r4, [r1], -r8, lsr #12
   16cf8:	blx	18d2d28 <full_module_path@@Base+0x18597c0>
   16cfc:	movwcc	r4, #5635	; 0x1603
   16d00:			; <UNDEFINED> instruction: 0xf0009008
   16d04:	blls	3b7978 <full_module_path@@Base+0x33e410>
   16d08:	strls	r4, [r9, #-2804]	; 0xfffff50c
   16d0c:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
   16d10:	svclt	0x00183b00
   16d14:	andsvs	r2, r3, r1, lsl #6
   16d18:	stmdals	r8, {r1, r4, r8, r9, fp, ip, pc}
   16d1c:	ldmdbeq	r0!, {r0, r1, r5, r7, r8, ip, sp, lr, pc}^
   16d20:			; <UNDEFINED> instruction: 0xf00a4649
   16d24:	stmdacs	r0, {r0, r1, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   16d28:			; <UNDEFINED> instruction: 0xf8d9d16e
   16d2c:	bls	262d74 <full_module_path@@Base+0x1e980c>
   16d30:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   16d34:	svclt	0x00084295
   16d38:	svcmi	0x0080f5b3
   16d3c:	bicshi	pc, r5, #0
   16d40:	svcmi	0x0000f5b3
   16d44:	mcrge	4, 5, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
   16d48:			; <UNDEFINED> instruction: 0xf04f9808
   16d4c:	movwls	r3, #33791	; 0x83ff
   16d50:	cdp	7, 15, cr15, cr4, cr15, {7}
   16d54:	blls	3d07c0 <full_module_path@@Base+0x357258>
   16d58:	mcrcs	8, 0, r6, cr0, cr14, {0}
   16d5c:	svcge	0x0030f47f
   16d60:	bls	369ca0 <full_module_path@@Base+0x2f0738>
   16d64:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   16d68:	blcs	30ddc <fchmod@plt+0x2a220>
   16d6c:	bcs	469d4 <_IO_stdin_used@@Base+0x115c>
   16d70:	sbchi	pc, r5, r0, asr #32
   16d74:	beq	fe4525e0 <full_module_path@@Base+0xfe3d9078>
   16d78:			; <UNDEFINED> instruction: 0xf8e0f00a
   16d7c:			; <UNDEFINED> instruction: 0xf50de738
   16d80:	strtmi	r5, [r9], -r3, lsl #6
   16d84:			; <UNDEFINED> instruction: 0x46223334
   16d88:	mcr	6, 0, r4, cr9, cr8, {0}
   16d8c:			; <UNDEFINED> instruction: 0x461e3a90
   16d90:	blx	a54d96 <full_module_path@@Base+0x9db82e>
   16d94:	tstcc	r1, r1, lsl #12
   16d98:			; <UNDEFINED> instruction: 0xf0409011
   16d9c:	stmibhi	r1!, {r0, r3, r5, r8, pc}^
   16da0:	stmiavs	r3!, {sp}
   16da4:	strle	r0, [pc, #-1421]	; 1681f <fchmod@plt+0xfc63>
   16da8:	strbeq	r4, [r9], #2732	; 0xaac
   16dac:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   16db0:	b	1bf0e00 <full_module_path@@Base+0x1b77898>
   16db4:	b	13d75c4 <full_module_path@@Base+0x135e05c>
   16db8:	svclt	0x00480282
   16dbc:	stmiapl	r1!, {r2, r9, fp, ip, sp}
   16dc0:	ldmne	fp, {r9, sp}
   16dc4:	andeq	lr, r0, r1, asr #22
   16dc8:	andcc	lr, r4, sp, asr #19
   16dcc:	rscscc	pc, pc, #79	; 0x4f
   16dd0:	mufe	f2, f0, f0
   16dd4:	strcs	r0, [r0], #-2576	; 0xfffff5f0
   16dd8:	andls	r2, r3, #0, 10
   16ddc:	stmib	sp, {r1, r8, ip, pc}^
   16de0:			; <UNDEFINED> instruction: 0xf7fe4500
   16de4:	stmdals	r8, {r0, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   16de8:	movwcc	r4, #5635	; 0x1603
   16dec:	blmi	fe88b2f0 <full_module_path@@Base+0xfe811d88>
   16df0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   16df4:	blcs	30e68 <fchmod@plt+0x2a2ac>
   16df8:	blge	fedd3efc <full_module_path@@Base+0xfed5a994>
   16dfc:	rsbcs	r4, r6, r1, asr #12
   16e00:	mrc2	0, 7, pc, cr8, cr3, {0}
   16e04:	bllt	fec54e08 <full_module_path@@Base+0xfebdb8a0>
   16e08:	ldcl	7, cr15, [lr], #956	; 0x3bc
   16e0c:	stmdals	r9, {r0, fp, sp, lr}
   16e10:			; <UNDEFINED> instruction: 0xf005910d
   16e14:	bmi	fecd65b8 <full_module_path@@Base+0xfec5d050>
   16e18:	ldrbtmi	r9, [sl], #-2317	; 0xfffff6f3
   16e1c:	andcs	r4, r1, r3, lsl #12
   16e20:	cdp2	0, 3, cr15, cr6, cr10, {0}
   16e24:	andcs	r8, r0, r1, ror #19
   16e28:	streq	r6, [pc, #2211]	; 176d3 <fchmod@plt+0x10b17>
   16e2c:	bmi	fe30c270 <full_module_path@@Base+0xfe292d08>
   16e30:			; <UNDEFINED> instruction: 0xf85b04ce
   16e34:	ldmdavs	r2, {r1, sp}
   16e38:	andeq	lr, r2, #454656	; 0x6f000
   16e3c:	addeq	lr, r2, #323584	; 0x4f000
   16e40:	bcc	146b68 <full_module_path@@Base+0xcd600>
   16e44:	andcs	r5, r0, #10551296	; 0xa10000
   16e48:	bl	105d0bc <full_module_path@@Base+0xfe3b54>
   16e4c:			; <UNDEFINED> instruction: 0xf04f0000
   16e50:	strdcs	r3, [r0, -pc]
   16e54:	andcc	lr, r4, sp, asr #19
   16e58:	cfmuls	mvf2, mvf8, mvf0
   16e5c:	strcs	r0, [r0, #-2576]	; 0xfffff5f0
   16e60:	tstls	r2, r3, lsl #4
   16e64:	strmi	lr, [r0, #-2509]	; 0xfffff633
   16e68:	stc2	7, cr15, [lr, #-1016]	; 0xfffffc08
   16e6c:			; <UNDEFINED> instruction: 0xf7ef9808
   16e70:	ldr	lr, [ip, r6, ror #28]!
   16e74:			; <UNDEFINED> instruction: 0xf9b39b0c
   16e78:	blcs	22f20 <fchmod@plt+0x1c364>
   16e7c:	ldmibmi	r9, {r0, r2, r8, sl, fp, ip, lr, pc}
   16e80:	ldrbtmi	r2, [r9], #-2
   16e84:			; <UNDEFINED> instruction: 0xf9b8f00b
   16e88:	bcs	b1818 <full_module_path@@Base+0x382b0>
   16e8c:	addshi	pc, fp, #0
   16e90:	beq	4526fc <full_module_path@@Base+0x3d9194>
   16e94:	mvnscc	pc, pc, asr #32
   16e98:			; <UNDEFINED> instruction: 0xff58f015
   16e9c:	bllt	1954ea0 <full_module_path@@Base+0x18db938>
   16ea0:	svccc	0x00fff1b9
   16ea4:	blge	18540a8 <full_module_path@@Base+0x17dab40>
   16ea8:	bmi	1f50d34 <full_module_path@@Base+0x1ed77cc>
   16eac:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   16eb0:	teqlt	r2, r2, lsl r8
   16eb4:			; <UNDEFINED> instruction: 0xf85b4a77
   16eb8:	ldmdavs	r2, {r1, sp}
   16ebc:			; <UNDEFINED> instruction: 0xf0002a00
   16ec0:	bmi	1df7844 <full_module_path@@Base+0x1d7e2dc>
   16ec4:	andgt	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   16ec8:	ldrdne	pc, [r0], -ip
   16ecc:	bmi	fe083378 <full_module_path@@Base+0xfe009e10>
   16ed0:	andvc	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   16ed4:	subsmi	r6, r2, #3801088	; 0x3a0000
   16ed8:	bmi	fe0eefc8 <full_module_path@@Base+0xfe075a60>
   16edc:	svcmi	0x005d4249
   16ee0:			; <UNDEFINED> instruction: 0xf8cc447a
   16ee4:	mrscs	r1, (UNDEF: 1)
   16ee8:	andscs	r6, r0, #268435465	; 0x10000009
   16eec:			; <UNDEFINED> instruction: 0xf85b601a
   16ef0:			; <UNDEFINED> instruction: 0xf7ff7007
   16ef4:	bmi	1f85da4 <full_module_path@@Base+0x1f0c83c>
   16ef8:	andsvs	r4, r3, sl, ror r4
   16efc:	tstcs	r1, ip, lsl #14
   16f00:			; <UNDEFINED> instruction: 0xf0064610
   16f04:	stmdacs	r0, {r0, r2, r5, fp, ip, sp, lr, pc}
   16f08:	bicshi	pc, lr, r0, asr #32
   16f0c:	bls	1bdb2c <full_module_path@@Base+0x1445c4>
   16f10:	ldrmi	fp, [r9], -r3, lsr #18
   16f14:			; <UNDEFINED> instruction: 0xf7f44620
   16f18:	strmi	pc, [r2], -fp, lsr #28
   16f1c:	svceq	0x0000f1b9
   16f20:	sbchi	pc, lr, #0
   16f24:	ldrbtmi	r4, [fp], #-2930	; 0xfffff48e
   16f28:	andcs	r4, r3, r2, ror r9
   16f2c:			; <UNDEFINED> instruction: 0xf00b4479
   16f30:	vnmla.f16	s30, s18, s7
   16f34:			; <UNDEFINED> instruction: 0xf00a0a90
   16f38:			; <UNDEFINED> instruction: 0xf000f801
   16f3c:	blls	416968 <full_module_path@@Base+0x39d400>
   16f40:	blcs	30fb4 <fchmod@plt+0x2a3f8>
   16f44:	svcge	0x0053f43f
   16f48:			; <UNDEFINED> instruction: 0xf04389e3
   16f4c:	mvnhi	r0, r2, lsl #6
   16f50:			; <UNDEFINED> instruction: 0xf8dae74d
   16f54:	strtmi	r2, [r1], -r0
   16f58:			; <UNDEFINED> instruction: 0xf00b2007
   16f5c:	blls	416f40 <full_module_path@@Base+0x39d9d8>
   16f60:	blcs	30fd4 <fchmod@plt+0x2a418>
   16f64:	blge	54068 <_dist_code@@Base+0x14c0>
   16f68:	andcs	r8, r0, r1, ror #19
   16f6c:	streq	r6, [pc, #2211]	; 17817 <fchmod@plt+0x10c5b>
   16f70:	bmi	ecc3b4 <full_module_path@@Base+0xe52e4c>
   16f74:			; <UNDEFINED> instruction: 0xf85b04ce
   16f78:	ldmdavs	r2, {r1, sp}
   16f7c:	andeq	lr, r2, #454656	; 0x6f000
   16f80:	addeq	lr, r2, #323584	; 0x4f000
   16f84:	bcc	146cac <full_module_path@@Base+0xcd744>
   16f88:	andcs	r5, r0, #10551296	; 0xa10000
   16f8c:	bl	105d200 <full_module_path@@Base+0xfe3c98>
   16f90:			; <UNDEFINED> instruction: 0xf04f0000
   16f94:	strdcs	r3, [r0, -pc]
   16f98:	strcs	r2, [r0, #-1024]	; 0xfffffc00
   16f9c:	andcc	lr, r4, sp, asr #19
   16fa0:	cdp	2, 1, cr9, cr8, cr3, {0}
   16fa4:	tstls	r2, r0, lsl sl
   16fa8:	strmi	lr, [r0, #-2509]	; 0xfffff633
   16fac:	stc2l	7, cr15, [ip], #-1016	; 0xfffffc08
   16fb0:	blt	ff6d4fb4 <full_module_path@@Base+0xff65ba4c>
   16fb4:	ldmdavs	fp, {r0, r2, r4, r8, r9, fp, ip, pc}
   16fb8:			; <UNDEFINED> instruction: 0xf43f2b00
   16fbc:	stmdals	r6, {r1, r2, r4, sl, fp, sp, pc}
   16fc0:			; <UNDEFINED> instruction: 0xf806f7ff
   16fc4:	blmi	610010 <full_module_path@@Base+0x596aa8>
   16fc8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   16fcc:	ldmibvs	r8, {r0, r1, r3, r4, fp, sp, lr}
   16fd0:			; <UNDEFINED> instruction: 0xf0063001
   16fd4:	blmi	1255760 <full_module_path@@Base+0x11dc1f8>
   16fd8:	cmpvs	r8, fp, ror r4
   16fdc:	blt	fe914fe0 <full_module_path@@Base+0xfe89ba78>
   16fe0:	ldrdcs	pc, [r0], -sl
   16fe4:	strtmi	r2, [r1], -r0, lsl #6
   16fe8:			; <UNDEFINED> instruction: 0xf00b2007
   16fec:	ldr	pc, [lr, #4015]	; 0xfaf
   16ff0:	strtmi	r9, [r2], -r0
   16ff4:	ldrtmi	r9, [r0], -r8, lsl #22
   16ff8:			; <UNDEFINED> instruction: 0xf000990d
   16ffc:	str	pc, [r1, #3643]	; 0xe3b
   17000:	andeq	r0, r5, r0, ror #9
   17004:	andeq	r0, r0, ip, lsr #7
   17008:	andeq	r0, r5, sl, asr #9
   1700c:	andeq	r0, r0, r8, lsr r4
   17010:	andeq	r0, r0, ip, asr r6
   17014:	muleq	r0, r0, r6
   17018:	andeq	r0, r0, ip, lsr #8
   1701c:	andeq	r0, r0, r0, lsl #11
   17020:	andeq	r0, r0, ip, asr #6
   17024:	andeq	r0, r0, r8, asr r5
   17028:	andeq	r0, r3, lr, lsr #17
   1702c:	andeq	r0, r0, ip, ror #8
   17030:	andeq	sl, r5, r6, lsr #28
   17034:	andeq	sl, r5, lr, lsl lr
   17038:	andeq	r9, r3, r8, lsl #27
   1703c:	andeq	sl, r5, r2, lsl #28
   17040:	andeq	r0, r3, r6, lsr #16
   17044:	andeq	r0, r0, r4, asr #11
   17048:	andeq	r0, r0, ip, lsl #7
   1704c:	andeq	r0, r0, ip, lsl #13
   17050:	andeq	r0, r0, ip, lsr r4
   17054:	andeq	r0, r0, r4, asr #7
   17058:	andeq	r0, r0, r0, asr #11
   1705c:	andeq	r0, r0, r8, lsl #13
   17060:	andeq	r0, r0, ip, ror r6
   17064:	andeq	r0, r0, r0, lsr #7
   17068:	andeq	sl, r5, lr, lsl #25
   1706c:	strdeq	r9, [r3], -ip
   17070:	andeq	r0, r3, r2, asr r7
   17074:	andeq	r0, r0, ip, asr #11
   17078:			; <UNDEFINED> instruction: 0x000005b8
   1707c:			; <UNDEFINED> instruction: 0x0005abb8
   17080:	muleq	r5, ip, fp
   17084:	andeq	r0, r0, r8, lsr #7
   17088:	andeq	r0, r3, sl, asr #14
   1708c:	andeq	r0, r5, r6, lsr r1
   17090:	andeq	r0, r0, r8, ror #10
   17094:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   17098:	andeq	r0, r0, ip, lsl #8
   1709c:	andeq	r0, r0, ip, ror r4
   170a0:	andeq	r0, r0, r0, lsl r5
   170a4:	andeq	sl, r5, r6, asr sl
   170a8:	andeq	sl, r5, ip, lsl sl
   170ac:	andeq	r0, r5, ip, ror r6
   170b0:	andeq	r0, r5, r6, ror r6
   170b4:	andeq	sl, r5, sl, ror #18
   170b8:			; <UNDEFINED> instruction: 0x000302b4
   170bc:	andeq	r0, r0, r8, lsl #8
   170c0:	strdeq	sl, [r5], -ip
   170c4:	andeq	r0, r0, r8, asr r3
   170c8:	andeq	sl, r5, r0, ror r8
   170cc:			; <UNDEFINED> instruction: 0x000003b0
   170d0:	andeq	r0, r0, r0, lsr #8
   170d4:	andeq	r0, r0, r0, lsl #12
   170d8:	andeq	r0, r0, ip, asr r3
   170dc:	andeq	sl, r5, r2, asr r6
   170e0:	andeq	r0, r3, r2, ror r0
   170e4:	andeq	pc, r2, r2, asr pc	; <UNPREDICTABLE>
   170e8:	andeq	sl, r5, r0, lsl #9
   170ec:	andeq	sl, r5, r8, ror #8
   170f0:	andeq	pc, r2, sl, lsl lr	; <UNPREDICTABLE>
   170f4:			; <UNDEFINED> instruction: 0x0002ffb4
   170f8:	andeq	sl, r5, r8, lsl #7
   170fc:	strbcs	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   17100:	ldrbtmi	r2, [sl], #-1537	; 0xfffff9ff
   17104:	bcs	31b54 <fchmod@plt+0x2af98>
   17108:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
   1710c:	ldrcs	pc, [ip, #-2271]!	; 0xfffff721
   17110:			; <UNDEFINED> instruction: 0xf85b990d
   17114:	ldmdavs	r2, {r1, sp}
   17118:	svclt	0x00182900
   1711c:			; <UNDEFINED> instruction: 0xf0402a00
   17120:	bls	3b7730 <full_module_path@@Base+0x33e1c8>
   17124:	bcs	31174 <fchmod@plt+0x2a5b8>
   17128:	cmnhi	sp, r0, asr #32	; <UNPREDICTABLE>
   1712c:	strvc	pc, [r0, #-2271]!	; 0xfffff721
   17130:	mcrcs	4, 0, r4, cr1, cr15, {3}
   17134:	orrshi	pc, pc, r0
   17138:			; <UNDEFINED> instruction: 0xf0402b00
   1713c:			; <UNDEFINED> instruction: 0xf8df81a4
   17140:			; <UNDEFINED> instruction: 0xf8df9514
   17144:	ldrbtmi	r2, [r9], #1300	; 0x514
   17148:	blls	1a8338 <full_module_path@@Base+0x12edd0>
   1714c:	tstcs	r0, r3, lsr r1
   17150:	andls	r4, r8, #32, 12	; 0x2000000
   17154:	stc2	7, cr15, [ip, #-976]	; 0xfffffc30
   17158:	strmi	r9, [r5], -r8, lsl #20
   1715c:	ldrbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   17160:	ldrtmi	r4, [r0], -fp, lsr #12
   17164:	andls	pc, r4, sp, asr #17
   17168:	smlsdxls	r0, r9, r4, r4
   1716c:			; <UNDEFINED> instruction: 0xf844f00b
   17170:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   17174:	bvs	fe6e8368 <full_module_path@@Base+0xfe66ee00>
   17178:			; <UNDEFINED> instruction: 0xf47f2b00
   1717c:	blls	402a64 <full_module_path@@Base+0x3894fc>
   17180:	blcs	311f4 <fchmod@plt+0x2a638>
   17184:			; <UNDEFINED> instruction: 0x81a9f040
   17188:	andcs	r4, r9, r1, asr #12
   1718c:	ldc2	0, cr15, [r2, #-76]!	; 0xffffffb4
   17190:			; <UNDEFINED> instruction: 0xf04389e3
   17194:	mvnhi	r0, r2, lsl #6
   17198:	stmiblt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1719c:			; <UNDEFINED> instruction: 0xf8da2300
   171a0:	strtmi	r2, [r1], -r0
   171a4:			; <UNDEFINED> instruction: 0xf00b2007
   171a8:	blls	2d6cf4 <full_module_path@@Base+0x25d78c>
   171ac:	bllt	8f1220 <full_module_path@@Base+0x877cb8>
   171b0:	andcs	r8, r0, r1, ror #19
   171b4:	streq	r6, [sp, #2211]	; 0x8a3
   171b8:			; <UNDEFINED> instruction: 0xf8dfd510
   171bc:	strbeq	r2, [r9], #1192	; 0x4a8
   171c0:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   171c4:	b	1bf1214 <full_module_path@@Base+0x1b77cac>
   171c8:	b	13d79d8 <full_module_path@@Base+0x135e470>
   171cc:	svclt	0x00480282
   171d0:	stmiapl	r1!, {r2, r9, fp, ip, sp}
   171d4:	ldmne	fp, {r9, sp}
   171d8:	andeq	lr, r0, r1, asr #22
   171dc:	rscscc	pc, pc, #79	; 0x4f
   171e0:	strcs	r2, [r0], #-256	; 0xffffff00
   171e4:	stmib	sp, {r8, sl, sp}^
   171e8:	andls	r3, r3, #4
   171ec:	beq	452a54 <full_module_path@@Base+0x3d94ec>
   171f0:	stmib	sp, {r1, r8, ip, pc}^
   171f4:			; <UNDEFINED> instruction: 0xf7fe4500
   171f8:			; <UNDEFINED> instruction: 0xf8dffb47
   171fc:			; <UNDEFINED> instruction: 0xf85b346c
   17200:	ldmdavs	fp, {r0, r1, ip, sp}
   17204:			; <UNDEFINED> instruction: 0xf43f2b00
   17208:	str	sl, [pc, #-2479]	; 16861 <fchmod@plt+0xfca5>
   1720c:	ldrdcc	lr, [sl, -r0]
   17210:	ldmne	r0, {r1, r7, r8, fp, sp, lr}^
   17214:			; <UNDEFINED> instruction: 0xffacf7fe
   17218:			; <UNDEFINED> instruction: 0xf7f26820
   1721c:	stmdavs	r3!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   17220:			; <UNDEFINED> instruction: 0xf47f2b00
   17224:			; <UNDEFINED> instruction: 0xf7ffa9a1
   17228:	blls	385d58 <full_module_path@@Base+0x30c7f0>
   1722c:	blls	27be58 <full_module_path@@Base+0x2028f0>
   17230:			; <UNDEFINED> instruction: 0xee18b9d3
   17234:	addcs	r1, r0, #144, 20	; 0x90000
   17238:	ldrtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1723c:	andvc	r9, sl, r9, lsl #10
   17240:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   17244:			; <UNDEFINED> instruction: 0xf7ff930e
   17248:	strls	fp, [r9, #-3056]	; 0xfffff410
   1724c:	stmdavs	r2!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   17250:	bcs	3de74 <fchmod@plt+0x372b8>
   17254:	tsthi	r5, r0	; <UNPREDICTABLE>
   17258:	subpl	pc, r3, sp, lsl #10
   1725c:	orrpl	pc, r0, pc, asr #8
   17260:	andls	r3, r9, r4, lsr r0
   17264:	cdp2	0, 15, cr15, cr8, cr4, {0}
   17268:	teqlt	fp, r3, lsr r8
   1726c:	ldrtmi	r9, [r0], -r9, lsl #20
   17270:	mrscs	r2, LR_und
   17274:	cdp2	0, 12, cr15, cr14, cr1, {0}
   17278:	blle	ff6a1280 <full_module_path@@Base+0xff627d18>
   1727c:			; <UNDEFINED> instruction: 0xf85b4bfb
   17280:	movwls	r3, #57347	; 0xe003
   17284:	bllt	ff495288 <full_module_path@@Base+0xff41bd20>
   17288:			; <UNDEFINED> instruction: 0xf00c4628
   1728c:	andls	pc, r9, r3, lsr #17
   17290:	bmi	ffe111cc <full_module_path@@Base+0xffd97c64>
   17294:	andvc	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   17298:	subsmi	r6, r2, #3801088	; 0x3a0000
   1729c:	bmi	ffd6f38c <full_module_path@@Base+0xffcf5e24>
   172a0:	andgt	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   172a4:	ldrdvc	pc, [r0], -ip
   172a8:			; <UNDEFINED> instruction: 0xf43f2f00
   172ac:	strb	sl, [fp], #2856	; 0xb28
   172b0:			; <UNDEFINED> instruction: 0xf85b4bf1
   172b4:	ldmdavs	fp, {r0, r1, ip, sp}
   172b8:			; <UNDEFINED> instruction: 0xf43f2b00
   172bc:	stmibhi	r3!, {r0, r2, r4, r6, r8, fp, sp, pc}^
   172c0:			; <UNDEFINED> instruction: 0xf57f069b
   172c4:	ldrt	sl, [r1], #2385	; 0x951
   172c8:	bls	27df30 <full_module_path@@Base+0x2049c8>
   172cc:	ldmdavs	r9, {r0, r2, r3, fp, ip, pc}
   172d0:			; <UNDEFINED> instruction: 0xf8cd4633
   172d4:	blx	fec7b2ec <full_module_path@@Base+0xfec01d84>
   172d8:	strls	pc, [r0], #-1665	; 0xfffff97f
   172dc:	bne	fe452b48 <full_module_path@@Base+0xfe3d95e0>
   172e0:			; <UNDEFINED> instruction: 0x96020976
   172e4:	stc2	7, cr15, [r6, #992]	; 0x3e0
   172e8:			; <UNDEFINED> instruction: 0xf43f2800
   172ec:	blls	582b8c <full_module_path@@Base+0x509624>
   172f0:	blcs	31364 <fchmod@plt+0x2a7a8>
   172f4:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
   172f8:	svceq	0x0000f1b9
   172fc:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
   17300:	stc2	0, cr15, [r6]
   17304:	ldmdavs	fp, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
   17308:			; <UNDEFINED> instruction: 0xf0002b00
   1730c:	ldmibmi	fp, {r0, r1, r2, r5, r7, pc}^
   17310:	ldrbtmi	r8, [r9], #-2530	; 0xfffff61e
   17314:	andeq	pc, r2, #66	; 0x42
   17318:	bvs	fe277aa8 <full_module_path@@Base+0xfe1fe540>
   1731c:			; <UNDEFINED> instruction: 0xf0402900
   17320:			; <UNDEFINED> instruction: 0xf8cd80ff
   17324:	bmi	ff5bb3fc <full_module_path@@Base+0xff541e94>
   17328:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   1732c:			; <UNDEFINED> instruction: 0x200cf9b2
   17330:	svclt	0x00c82a00
   17334:			; <UNDEFINED> instruction: 0xf73f2604
   17338:	str	sl, [r0, -r9, ror #29]!
   1733c:			; <UNDEFINED> instruction: 0xf85b4bd1
   17340:	ldmdavs	sl, {r0, r1, ip, sp}
   17344:	rsble	r2, r3, r0, lsl #20
   17348:	strbpl	pc, [r3, -sp, lsl #10]	; <UNPREDICTABLE>
   1734c:	ldrcc	r4, [r4, -fp, lsr #12]!
   17350:	orrpl	pc, r0, pc, asr #8
   17354:			; <UNDEFINED> instruction: 0xf0044638
   17358:	andcs	pc, r0, #2032	; 0x7f0
   1735c:			; <UNDEFINED> instruction: 0x46114638
   17360:			; <UNDEFINED> instruction: 0xff2ef009
   17364:	ldmdavs	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
   17368:	blcs	3b390 <fchmod@plt+0x347d4>
   1736c:	tsthi	fp, r0, asr #32	; <UNPREDICTABLE>
   17370:			; <UNDEFINED> instruction: 0xf7ff9709
   17374:	vmovvs.s16	fp, d11[3]
   17378:	ldrtvs	r3, [fp], -r1, lsl #6
   1737c:	ldmlt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17380:			; <UNDEFINED> instruction: 0xf85b4abb
   17384:	stmdavs	sl, {r1, ip}
   17388:	andvs	r4, sl, r2, asr r2
   1738c:	blmi	fefd09f8 <full_module_path@@Base+0xfef57490>
   17390:	rscscc	pc, pc, #79	; 0x4f
   17394:	subsvs	r4, sl, fp, ror r4
   17398:	blt	149539c <full_module_path@@Base+0x141be34>
   1739c:	ldmdavs	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
   173a0:	eorsle	r2, sl, r0, lsl #22
   173a4:	adcmi	r9, fp, #9216	; 0x2400
   173a8:	addhi	pc, sp, r0
   173ac:	bcc	fe452c14 <full_module_path@@Base+0xfe3d96ac>
   173b0:	ldrbtmi	r4, [sl], #-2742	; 0xfffff54a
   173b4:			; <UNDEFINED> instruction: 0xf1a3781b
   173b8:	blx	fecd81c8 <full_module_path@@Base+0xfec5ec60>
   173bc:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   173c0:			; <UNDEFINED> instruction: 0xf7ff6013
   173c4:	blls	586120 <full_module_path@@Base+0x50cbb8>
   173c8:	blcs	3143c <fchmod@plt+0x2a880>
   173cc:	cfstrdge	mvd15, [r0, #-252]!	; 0xffffff04
   173d0:			; <UNDEFINED> instruction: 0xf7fe9806
   173d4:	ldrb	pc, [fp, #-3581]	; 0xfffff203	; <UNPREDICTABLE>
   173d8:	ldrbtmi	r4, [r9], #-2477	; 0xfffff653
   173dc:	bllt	19153e0 <full_module_path@@Base+0x189be78>
   173e0:			; <UNDEFINED> instruction: 0xf50d9b11
   173e4:	ldrcc	r5, [r4, -r3, lsl #14]!
   173e8:	strmi	r2, [r8], -r0, lsl #2
   173ec:	movwls	r4, #1570	; 0x622
   173f0:	bvc	fe452c1c <full_module_path@@Base+0xfe3d96b4>
   173f4:			; <UNDEFINED> instruction: 0xf0009b08
   173f8:			; <UNDEFINED> instruction: 0xf7fffc3d
   173fc:	strmi	fp, [r8], -r3, lsl #23
   17400:	tstls	ip, r1, lsl r3
   17404:			; <UNDEFINED> instruction: 0xffd4f01d
   17408:	andsls	r9, fp, r1, lsl fp
   1740c:	bllt	1615410 <full_module_path@@Base+0x159bea8>
   17410:	ldmdavs	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
   17414:	cmple	r6, r0, lsl #22
   17418:	blmi	fe7bc844 <full_module_path@@Base+0xfe7432dc>
   1741c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   17420:			; <UNDEFINED> instruction: 0xf7ff601a
   17424:	bls	6460c0 <full_module_path@@Base+0x5ccb58>
   17428:	bcs	31478 <fchmod@plt+0x2a8bc>
   1742c:	svcmi	0x009ad05a
   17430:			; <UNDEFINED> instruction: 0xe67e447f
   17434:	stmib	r8!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17438:	strtmi	r6, [r8], -r1, lsl #16
   1743c:			; <UNDEFINED> instruction: 0xf0059109
   17440:	bmi	fe5d5f8c <full_module_path@@Base+0xfe55ca24>
   17444:	ldrbtmi	r9, [sl], #-2313	; 0xfffff6f7
   17448:	andcs	r4, r1, r3, lsl #12
   1744c:	blx	85347e <full_module_path@@Base+0x7d9f16>
   17450:	blmi	fe5106ec <full_module_path@@Base+0xfe497184>
   17454:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   17458:	ldrb	r6, [sp], #-26	; 0xffffffe6
   1745c:	ldrbtmi	r4, [sl], #-2705	; 0xfffff56f
   17460:	bcs	31eb0 <fchmod@plt+0x2b2f4>
   17464:	bls	3cb5e4 <full_module_path@@Base+0x35207c>
   17468:	ldmdavs	r2, {r0, r9, sl, sp}
   1746c:	bicsle	r2, sl, r0, lsl #20
   17470:	strcs	r4, [r1], -sp, lsl #31
   17474:			; <UNDEFINED> instruction: 0xf8df447f
   17478:	bmi	fe37bd50 <full_module_path@@Base+0xfe3027e8>
   1747c:	ldrbtmi	r4, [sl], #-1273	; 0xfffffb07
   17480:	movwls	lr, #38499	; 0x9663
   17484:			; <UNDEFINED> instruction: 0xf8dfe6f0
   17488:	bmi	fe2fbd40 <full_module_path@@Base+0xfe2827d8>
   1748c:	ldrbtmi	r4, [sl], #-1273	; 0xfffffb07
   17490:	mrcvs	6, 3, lr, cr11, cr11, {2}
   17494:	ldrbtvs	r3, [fp], -r1, lsl #6
   17498:	stmdalt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1749c:	ldrtmi	r9, [r0], -sp, lsl #28
   174a0:	stc2l	0, cr15, [ip, #-36]	; 0xffffffdc
   174a4:	ldrtmi	r2, [r0], -r0, lsl #2
   174a8:	ldc2l	0, cr15, [r2, #-20]	; 0xffffffec
   174ac:	bllt	fe8554b0 <full_module_path@@Base+0xfe7dbf48>
   174b0:	strtmi	r4, [sl], -r2, lsl #19
   174b4:	ldrbtmi	r2, [r9], #-2
   174b8:	cdp2	0, 9, cr15, cr14, cr10, {0}
   174bc:	bllt	e154c0 <full_module_path@@Base+0xd9bf58>
   174c0:	ldrbtmi	r4, [fp], #-2943	; 0xfffff481
   174c4:	blmi	201098c <full_module_path@@Base+0x1f97424>
   174c8:	strls	r2, [r9, #-513]	; 0xfffffdff
   174cc:	andsvs	r4, sl, fp, ror r4
   174d0:	blt	ff3d54d4 <full_module_path@@Base+0xff35bf6c>
   174d4:			; <UNDEFINED> instruction: 0xf7ff9509
   174d8:	ldmdals	sp, {r3, r5, r7, r9, fp, ip, sp, pc}
   174dc:			; <UNDEFINED> instruction: 0xf0064641
   174e0:			; <UNDEFINED> instruction: 0xe651f935
   174e4:	ldrbtmi	r4, [pc], #-3960	; 174ec <fchmod@plt+0x10930>
   174e8:	stmdals	r9, {r0, r1, r5, r9, sl, sp, lr, pc}
   174ec:	blx	1ed3508 <full_module_path@@Base+0x1e59fa0>
   174f0:	ldrbtmi	r4, [r9], #-2422	; 0xfffff68a
   174f4:	andcs	r4, r1, r2, lsl #12
   174f8:	cdp2	0, 7, cr15, cr14, cr10, {0}
   174fc:	movwls	lr, #54418	; 0xd492
   17500:	bllt	1dd5504 <full_module_path@@Base+0x1d5bf9c>
   17504:			; <UNDEFINED> instruction: 0x46414b72
   17508:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1750c:			; <UNDEFINED> instruction: 0xff66f005
   17510:	blx	fe7d351a <full_module_path@@Base+0xfe759fb2>
   17514:	ldmdavs	fp, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
   17518:			; <UNDEFINED> instruction: 0xf43f2b00
   1751c:	ldrt	sl, [r7], -r5, lsr #16
   17520:	ldrb	r2, [lr, #1537]!	; 0x601
   17524:			; <UNDEFINED> instruction: 0xf85b4b56
   17528:			; <UNDEFINED> instruction: 0xf9b33003
   1752c:	blcs	23564 <fchmod@plt+0x1c9a8>
   17530:	strbmi	fp, [fp], -r4, asr #31
   17534:			; <UNDEFINED> instruction: 0xf73f2604
   17538:			; <UNDEFINED> instruction: 0xe620adf4
   1753c:			; <UNDEFINED> instruction: 0xf7f89306
   17540:	stmdbmi	r4!, {r0, r7, r8, sl, fp, ip, sp, lr, pc}^
   17544:			; <UNDEFINED> instruction: 0x46024479
   17548:			; <UNDEFINED> instruction: 0xf00a2003
   1754c:	blls	1d6ea8 <full_module_path@@Base+0x15d940>
   17550:	vst2.16	{d20,d22}, [pc :128], r1
   17554:	ldrbtmi	r7, [r9], #-539	; 0xfffffde5
   17558:			; <UNDEFINED> instruction: 0xf0004618
   1755c:	ldmdbmi	pc, {r0, r4, r6, r7, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   17560:	ldrbtmi	r2, [r9], #-3
   17564:	cdp2	0, 4, cr15, cr8, cr10, {0}
   17568:	vmul.i8	q10, q0, <illegal reg q6.5>
   1756c:	andcs	r2, r2, r7, asr #4
   17570:			; <UNDEFINED> instruction: 0xf0004479
   17574:			; <UNDEFINED> instruction: 0xf7eef8c5
   17578:			; <UNDEFINED> instruction: 0xf7efef84
   1757c:	stmdavs	r1, {r1, r2, r6, r8, fp, sp, lr, pc}
   17580:	beq	fe452dec <full_module_path@@Base+0xfe3d9884>
   17584:			; <UNDEFINED> instruction: 0xf0059106
   17588:	bmi	15d5e44 <full_module_path@@Base+0x155c8dc>
   1758c:	ldrbtmi	r9, [sl], #-2310	; 0xfffff6fa
   17590:	andcs	r4, r3, r3, lsl #12
   17594:	blx	1f535c4 <full_module_path@@Base+0x1eda05c>
   17598:	vmul.i8	q10, q0, <illegal reg q1.5>
   1759c:	andcs	r3, fp, r5, asr r2
   175a0:			; <UNDEFINED> instruction: 0xf0004479
   175a4:	adcsmi	pc, sp, #11337728	; 0xad0000
   175a8:	strls	sp, [r9, -r2]
   175ac:	blt	14555b0 <full_module_path@@Base+0x13dc048>
   175b0:	strls	r2, [r9, #-769]	; 0xfffffcff
   175b4:	blt	15555b8 <full_module_path@@Base+0x14dc050>
   175b8:	bcs	fe0ea2f0 <full_module_path@@Base+0xfe070d88>
   175bc:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   175c0:	stmdble	r1!, {r0, r1, r3, r4, fp, sp, lr}
   175c4:	orreq	pc, r3, r2, lsr #3
   175c8:	lfmle	f4, 4, [sp], {153}	; 0x99
   175cc:	cmneq	ip, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
   175d0:	bcs	fe452e38 <full_module_path@@Base+0xfe3d98d0>
   175d4:	sbcslt	r4, fp, #704512	; 0xac000
   175d8:			; <UNDEFINED> instruction: 0xf85b7013
   175dc:	stmdavs	r1!, {r0, sp}
   175e0:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   175e4:	stmdals	r7, {r0, r4, r5, r6, r8, r9, ip, sp, pc}
   175e8:	tstls	r0, r1, asr #22
   175ec:	andls	r2, r2, r0, lsl #2
   175f0:	subpl	pc, r3, sp, lsl #10
   175f4:	tstls	r3, fp, ror r4
   175f8:	vst4.8	{d19-d22}, [pc :256], r4
   175fc:	movwls	r5, #4480	; 0x1180
   17600:			; <UNDEFINED> instruction: 0xf0049009
   17604:			; <UNDEFINED> instruction: 0xe62ffd55
   17608:	ble	3e8078 <full_module_path@@Base+0x36eb10>
   1760c:	ldrsbtgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   17610:	subpl	pc, r3, sp, lsl #10
   17614:	andls	r3, r9, r4, lsr r0
   17618:	vst1.8	{d20-d22}, [pc :128], fp
   1761c:			; <UNDEFINED> instruction: 0xf85b5180
   17620:			; <UNDEFINED> instruction: 0xf857700c
   17624:			; <UNDEFINED> instruction: 0xf0042022
   17628:			; <UNDEFINED> instruction: 0xe61dfd17
   1762c:	andcs	r4, r3, r1, lsr r9
   17630:			; <UNDEFINED> instruction: 0xf00a4479
   17634:	ldmdbmi	r0!, {r0, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   17638:	sbccs	pc, lr, #64, 4
   1763c:	ldrbtmi	r2, [r9], #-2
   17640:			; <UNDEFINED> instruction: 0xf85ef000
   17644:	str	r9, [r7], -r7, lsl #22
   17648:	andeq	sl, r5, lr, asr r2
   1764c:	andeq	r0, r0, ip, ror r4
   17650:	andeq	pc, r2, r0, lsr #24
   17654:	andeq	pc, r2, lr, asr ip	; <UNPREDICTABLE>
   17658:	andeq	pc, r2, ip, asr #24
   1765c:			; <UNDEFINED> instruction: 0x0002fdb0
   17660:	andeq	sl, r5, ip, ror #3
   17664:	andeq	r0, r0, r8, lsl #13
   17668:	andeq	r0, r0, ip, asr #11
   1766c:	andeq	r0, r0, r8, lsl #8
   17670:	andeq	r0, r0, r8, lsr #7
   17674:	andeq	r0, r0, r0, lsl r5
   17678:	strdeq	r0, [r0], -r8
   1767c:	andeq	sl, r5, lr, asr #32
   17680:	andeq	r0, r0, r0, asr #11
   17684:	andeq	r0, r0, r4, lsl r4
   17688:	andeq	pc, r4, ip, lsr #25
   1768c:	andeq	r9, r5, lr, lsr #31
   17690:	strdeq	r8, [r3], -sl
   17694:	andeq	r9, r5, r2, asr #30
   17698:	andeq	pc, r2, ip, lsr #18
   1769c:	andeq	pc, r2, r6, ror sl	; <UNPREDICTABLE>
   176a0:	andeq	r9, r5, sl, lsl #30
   176a4:	andeq	r9, r5, r2, lsl #30
   176a8:	ldrdeq	pc, [r2], -ip
   176ac:	andeq	r8, r3, r8, ror #28
   176b0:	andeq	pc, r2, lr, lsl r9	; <UNPREDICTABLE>
   176b4:	strdeq	pc, [r2], -r4
   176b8:	andeq	pc, r2, r6, lsl #18
   176bc:	strheq	r2, [r3], -r6
   176c0:	andeq	pc, r2, lr, ror #16
   176c4:	muleq	r5, r4, lr
   176c8:	andeq	pc, r2, lr, lsl #17
   176cc:	andeq	pc, r2, sl, lsr #19
   176d0:	andeq	r9, r5, r8, asr lr
   176d4:	ldrdeq	pc, [r2], -r8
   176d8:	andeq	pc, r2, lr, lsr #13
   176dc:	muleq	r2, sl, r8
   176e0:	muleq	r2, r4, r6
   176e4:	andeq	pc, r2, lr, lsr r9	; <UNPREDICTABLE>
   176e8:	andeq	pc, r2, r4, ror #12
   176ec:	andeq	r0, r0, ip, lsr #11
   176f0:	muleq	r3, r4, sp
   176f4:	andeq	pc, r2, ip, lsr r8	; <UNPREDICTABLE>
   176f8:	andeq	pc, r2, r6, asr #11
   176fc:	svclt	0x00004770
   17700:	ldrbtvs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   17704:			; <UNDEFINED> instruction: 0xf8df4605
   17708:	sxtab16mi	r4, r8, r8, ror #8
   1770c:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   17710:	ldrbtmi	r4, [ip], #-1150	; 0xfffffb82
   17714:	strlt	r2, [r0, #10]
   17718:	ldmpl	r3!, {r1, r2, r7, ip, sp, pc}^
   1771c:	ldrmi	r4, [r7], -r1, lsr #12
   17720:	ldmdavs	fp, {r9, sp}
   17724:			; <UNDEFINED> instruction: 0xf04f9305
   17728:	strcs	r0, [r1], -r0, lsl #6
   1772c:			; <UNDEFINED> instruction: 0xf7ee6026
   17730:	qasxmi	lr, r1, r2
   17734:	andcs	r2, ip, r0, lsl #4
   17738:			; <UNDEFINED> instruction: 0xf7ee6026
   1773c:			; <UNDEFINED> instruction: 0xf8d4ef2c
   17740:			; <UNDEFINED> instruction: 0xf8df308c
   17744:	ldrbtmi	r6, [lr], #-1092	; 0xfffffbbc
   17748:	b	fe205c3c <full_module_path@@Base+0xfe18c6d4>
   1774c:			; <UNDEFINED> instruction: 0xf8c473e7
   17750:	bl	fe8eb988 <full_module_path@@Base+0xfe872420>
   17754:	stmib	r4, {r0, r1, r2, r5, r6, r7, r8, r9, ip, sp, lr}^
   17758:			; <UNDEFINED> instruction: 0xf8df8324
   1775c:	blx	fed58824 <full_module_path@@Base+0xfecdf2bc>
   17760:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
   17764:	stmdavs	r2!, {r2, r4, r5, fp, ip, lr}
   17768:	svclt	0x00082a00
   1776c:	blcs	20374 <fchmod@plt+0x197b8>
   17770:	addhi	pc, r1, r0, asr #32
   17774:	ldrcc	pc, [r8], #-2271	; 0xfffff721
   17778:			; <UNDEFINED> instruction: 0xf8d3447b
   1777c:	blcs	1e39e4 <full_module_path@@Base+0x16a47c>
   17780:	ldm	pc, {r1, r3, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   17784:	msreq	SPSR_fsc, r3, lsl r0
   17788:	adceq	r0, r2, pc, ror r0
   1778c:	rscseq	r0, r0, r0, asr r1
   17790:	eorseq	r0, r4, r8
   17794:	blmi	fffd7910 <full_module_path@@Base+0xfff5e3a8>
   17798:	andls	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   1779c:			; <UNDEFINED> instruction: 0xf9b94dfe
   177a0:	ldrbtmi	r2, [sp], #-18	; 0xffffffee
   177a4:			; <UNDEFINED> instruction: 0xf8d52a00
   177a8:			; <UNDEFINED> instruction: 0xf1033098
   177ac:			; <UNDEFINED> instruction: 0xf8c50301
   177b0:	ldcle	0, cr3, [ip, #-608]	; 0xfffffda0
   177b4:	mcrr2	7, 15, pc, r6, cr8	; <UNPREDICTABLE>
   177b8:			; <UNDEFINED> instruction: 0xf8d549f8
   177bc:			; <UNDEFINED> instruction: 0xf8d5309c
   177c0:			; <UNDEFINED> instruction: 0x4602c090
   177c4:			; <UNDEFINED> instruction: 0xf8d55870
   177c8:			; <UNDEFINED> instruction: 0xf8d51094
   177cc:	stmdavs	r0, {r2, r3, r7, ip, lr}
   177d0:			; <UNDEFINED> instruction: 0xf0402800
   177d4:	ldmmi	r2!, {r1, r2, r4, r7, r8, pc}^
   177d8:	tstls	r1, r8, ror r4
   177dc:	stmib	sp, {r0, r4, r5, r6, r7, r8, fp, lr}^
   177e0:	andcs	r5, r2, r2
   177e4:			; <UNDEFINED> instruction: 0xf8cd4479
   177e8:			; <UNDEFINED> instruction: 0xf00ac000
   177ec:	blmi	ffbd6c08 <full_module_path@@Base+0xffb5d6a0>
   177f0:			; <UNDEFINED> instruction: 0xf8d3447b
   177f4:			; <UNDEFINED> instruction: 0xf8d3108c
   177f8:	ldmdbcs	lr, {r3, r4, r7, sp}
   177fc:	andeq	pc, r1, #-2147483648	; 0x80000000
   17800:	addscs	pc, r8, r3, asr #17
   17804:	blmi	ffa8dcc4 <full_module_path@@Base+0xffa1475c>
   17808:			; <UNDEFINED> instruction: 0xf8d3447b
   1780c:	ldmiblt	fp!, {r3, r4, r5, r7, ip, sp}
   17810:	ldmpl	r3!, {r0, r1, r2, r5, r6, r7, r8, r9, fp, lr}^
   17814:	blcs	7b1888 <full_module_path@@Base+0x738320>
   17818:	orrhi	pc, r1, r0, asr #6
   1781c:	stcle	15, cr2, [sp, #-0]
   17820:	ldmpl	r3!, {r2, r3, r4, r6, r7, r8, r9, fp, lr}^
   17824:			; <UNDEFINED> instruction: 0x3012f9b3
   17828:	vqrdmulh.s<illegal width 8>	d2, d0, d2
   1782c:	blmi	ff877e88 <full_module_path@@Base+0xff7fe920>
   17830:	ldrbtmi	r2, [fp], #-86	; 0xffffffaa
   17834:	ldrdne	pc, [ip], r3
   17838:			; <UNDEFINED> instruction: 0xf9dcf013
   1783c:	ldc2	0, cr15, [r0], #80	; 0x50
   17840:	stmdavs	r1!, {r0, r2, r3, r4, r6, r7, r9, fp, lr}
   17844:			; <UNDEFINED> instruction: 0xf8d2447a
   17848:	movwcc	r3, #4248	; 0x1098
   1784c:	addscc	pc, r8, r2, asr #17
   17850:			; <UNDEFINED> instruction: 0xf8d2b111
   17854:	stmiblt	fp, {r2, r3, r7, ip, sp}
   17858:	ldrbtmi	r4, [fp], #-3032	; 0xfffff428
   1785c:	ldrdeq	pc, [ip], r3
   17860:	svc	0x0098f7ee
   17864:	movwmi	pc, #4673	; 0x1241	; <UNPREDICTABLE>
   17868:	movweq	pc, #33476	; 0x82c4	; <UNPREDICTABLE>
   1786c:			; <UNDEFINED> instruction: 0xf101fa23
   17870:	strbtle	r0, [r5], #1992	; 0x7c8
   17874:	movwcs	lr, #10183	; 0x27c7
   17878:	ldrb	r6, [fp, -r3, lsr #32]!
   1787c:			; <UNDEFINED> instruction: 0xf0052064
   17880:			; <UNDEFINED> instruction: 0xe7e9fff5
   17884:			; <UNDEFINED> instruction: 0xf8564bc3
   17888:			; <UNDEFINED> instruction: 0xf8df9003
   1788c:			; <UNDEFINED> instruction: 0xf8df8334
   17890:	ldrbtmi	sl, [r8], #820	; 0x334
   17894:			; <UNDEFINED> instruction: 0xf8d844fa
   17898:			; <UNDEFINED> instruction: 0xf8da3098
   1789c:	movwcc	r0, #4096	; 0x1000
   178a0:	addscc	pc, r8, r8, asr #17
   178a4:	andsle	r1, r3, r3, asr #24
   178a8:	andcs	sl, r1, #4, 18	; 0x10000
   178ac:			; <UNDEFINED> instruction: 0xf870f007
   178b0:	ldrdcc	pc, [r0], -sl
   178b4:	smlabble	fp, r3, r2, r4
   178b8:	mulscc	r1, sp, r8
   178bc:	ldrdcs	pc, [ip], r8
   178c0:	svclt	0x00c84293
   178c4:	addcc	pc, ip, r8, asr #17
   178c8:	blmi	feccf8d8 <full_module_path@@Base+0xfec56370>
   178cc:	andls	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   178d0:	ldrbtmi	r4, [fp], #-3005	; 0xfffff443
   178d4:	ldrdne	pc, [r0], r3	; <UNPREDICTABLE>
   178d8:			; <UNDEFINED> instruction: 0x2098f8d3
   178dc:			; <UNDEFINED> instruction: 0xf8c33201
   178e0:	stmdbcs	r0, {r3, r4, r7, sp}
   178e4:	adchi	pc, r2, r0
   178e8:	ldrdcc	pc, [r4], r3	; <UNPREDICTABLE>
   178ec:			; <UNDEFINED> instruction: 0xf0002b00
   178f0:	blmi	fedb7ca0 <full_module_path@@Base+0xfed3e738>
   178f4:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   178f8:			; <UNDEFINED> instruction: 0xf0401c41
   178fc:	ldmdavs	fp, {r0, r2, r8, pc}^
   17900:			; <UNDEFINED> instruction: 0xf0401c5a
   17904:			; <UNDEFINED> instruction: 0xf8df80e8
   17908:	ldrbtmi	r8, [r8], #712	; 0x2c8
   1790c:	ldrdeq	pc, [r8], r8	; <UNPREDICTABLE>
   17910:			; <UNDEFINED> instruction: 0xf0002800
   17914:	blmi	febf7b48 <full_module_path@@Base+0xfeb7e5e0>
   17918:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1791c:			; <UNDEFINED> instruction: 0xf0002b00
   17920:	smlabbcs	r1, r5, r0, r8
   17924:	blx	553942 <full_module_path@@Base+0x4da3da>
   17928:	rsbsle	r2, pc, r0, lsl #16
   1792c:	movwcs	r4, #2730	; 0xaaa
   17930:	ldrdne	pc, [r4], r8	; <UNPREDICTABLE>
   17934:	adccc	pc, r4, r8, asr #17
   17938:			; <UNDEFINED> instruction: 0xf8d858b2
   1793c:	ldmdavs	r2, {r2, r3, r5, r7, lr, pc}
   17940:			; <UNDEFINED> instruction: 0xf0002a00
   17944:	stmiami	r5!, {r1, r2, r4, r8, pc}
   17948:			; <UNDEFINED> instruction: 0xf282fab2
   1794c:	movwcs	r9, #769	; 0x301
   17950:	ldmdbeq	r2, {r3, r4, r5, r6, sl, lr}^
   17954:	andgt	pc, r0, sp, asr #17
   17958:	ldrmi	r9, [sl], -r2, lsl #4
   1795c:	ldrdeq	pc, [r8], r0	; <UNPREDICTABLE>
   17960:	blx	1255948 <full_module_path@@Base+0x11dc3e0>
   17964:	blmi	fe30faf4 <full_module_path@@Base+0xfe29658c>
   17968:	andls	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   1796c:	ldrbtmi	r4, [fp], #-2972	; 0xfffff464
   17970:	ldrdeq	pc, [r4], r3	; <UNPREDICTABLE>
   17974:			; <UNDEFINED> instruction: 0x2098f8d3
   17978:			; <UNDEFINED> instruction: 0xf8c33201
   1797c:	swplt	r2, r8, [r8]	; <UNPREDICTABLE>
   17980:	blx	ff7539ac <full_module_path@@Base+0xff6da444>
   17984:	subshi	pc, ip, #14614528	; 0xdf0000
   17988:			; <UNDEFINED> instruction: 0xf8d844f8
   1798c:	blcs	23bc4 <fchmod@plt+0x1d008>
   17990:	addhi	pc, r6, r0, asr #32
   17994:	ldrsbthi	pc, [r4], r8	; <UNPREDICTABLE>
   17998:	svceq	0x0000f1b8
   1799c:	addhi	pc, r8, r0, asr #32
   179a0:	blmi	fe483e1c <full_module_path@@Base+0xfe40a8b4>
   179a4:			; <UNDEFINED> instruction: 0xf8c3447b
   179a8:	blmi	fe42bbe0 <full_module_path@@Base+0xfe3b2678>
   179ac:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   179b0:	strle	r0, [r4, #-1882]	; 0xfffff8a6
   179b4:	tstcs	r9, lr, lsl #21
   179b8:			; <UNDEFINED> instruction: 0xf8c2447a
   179bc:	ldreq	r1, [sp, ip, lsl #1]
   179c0:	bmi	fe34cdd8 <full_module_path@@Base+0xfe2d3870>
   179c4:	ldrbtmi	r2, [sl], #-280	; 0xfffffee8
   179c8:	addne	pc, ip, r2, asr #17
   179cc:			; <UNDEFINED> instruction: 0xf0034a8a
   179d0:	ldmpl	r2!, {r0, r8, r9}
   179d4:	tstmi	r3, #1179648	; 0x120000
   179d8:	blmi	fe24b9f0 <full_module_path@@Base+0xfe1d2488>
   179dc:	ldrbtmi	r2, [fp], #-535	; 0xfffffde9
   179e0:	addcs	pc, ip, r3, asr #17
   179e4:	ldrbtmi	r4, [fp], #-2950	; 0xfffff47a
   179e8:	ldrdeq	pc, [ip], r3
   179ec:	svccs	0x0000b108
   179f0:	blmi	fe14ea40 <full_module_path@@Base+0xfe0d54d8>
   179f4:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   179f8:	blmi	fe105fcc <full_module_path@@Base+0xfe08ca64>
   179fc:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   17a00:			; <UNDEFINED> instruction: 0xf43f2b00
   17a04:	stmdavs	r3!, {r0, r1, r3, r6, r7, r9, sl, fp, sp, pc}
   17a08:	blmi	fe045edc <full_module_path@@Base+0xfdfcc974>
   17a0c:			; <UNDEFINED> instruction: 0xf9b358f3
   17a10:	blcs	23a68 <fchmod@plt+0x1ceac>
   17a14:	mcrge	7, 6, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
   17a18:	ldrbtmi	r4, [fp], #-2941	; 0xfffff483
   17a1c:	eorne	lr, r4, #3457024	; 0x34c000
   17a20:	stc2	0, cr15, [r2], {11}
   17a24:	blmi	1711514 <full_module_path@@Base+0x1697fac>
   17a28:	andls	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   17a2c:	ldrbtmi	r4, [fp], #-2937	; 0xfffff487
   17a30:	ldrsbtne	pc, [r0], r3	; <UNPREDICTABLE>
   17a34:			; <UNDEFINED> instruction: 0x2098f8d3
   17a38:			; <UNDEFINED> instruction: 0xf8c33201
   17a3c:			; <UNDEFINED> instruction: 0xb1292098
   17a40:			; <UNDEFINED> instruction: 0xf04f2d14
   17a44:			; <UNDEFINED> instruction: 0xf8c30200
   17a48:	strhle	r2, [r5], -r0
   17a4c:	ldrbtmi	r4, [fp], #-2930	; 0xfffff48e
   17a50:	ldrdcc	pc, [ip], r3
   17a54:	orrle	r4, r9, fp, lsr #6
   17a58:			; <UNDEFINED> instruction: 0xf0132001
   17a5c:	str	pc, [r5, fp, lsl #20]
   17a60:	tstcs	r1, lr, ror #22
   17a64:	ldrbtmi	r4, [fp], #-2670	; 0xfffff592
   17a68:	strne	lr, [r6, #-2499]!	; 0xfffff63d
   17a6c:	andls	pc, r2, r6, asr r8	; <UNPREDICTABLE>
   17a70:	ldrdcc	pc, [r0], -r9
   17a74:	cmnle	r5, r0, lsl #22
   17a78:			; <UNDEFINED> instruction: 0xf8564b46
   17a7c:			; <UNDEFINED> instruction: 0xf9b99003
   17a80:	blcs	63ad0 <_dist_code@@Base+0x10f28>
   17a84:	svcge	0x0001f77f
   17a88:	blx	ff755a70 <full_module_path@@Base+0xff6dc508>
   17a8c:	strtmi	r4, [fp], -r5, ror #18
   17a90:	strhi	lr, [r0, -sp, asr #19]
   17a94:			; <UNDEFINED> instruction: 0x46024479
   17a98:			; <UNDEFINED> instruction: 0xf00a2002
   17a9c:	ldrbt	pc, [r4], sp, lsr #23	; <UNPREDICTABLE>
   17aa0:			; <UNDEFINED> instruction: 0xf004200a
   17aa4:			; <UNDEFINED> instruction: 0xf8d8fa0d
   17aa8:			; <UNDEFINED> instruction: 0xf1b880b4
   17aac:	andle	r0, r3, r0, lsl #30
   17ab0:	cdp	7, 6, cr15, cr10, cr14, {7}
   17ab4:	eorsle	r4, r9, r0, asr #10
   17ab8:	ldrbtmi	r4, [fp], #-2907	; 0xfffff4a5
   17abc:	ldrdcc	pc, [ip], r3
   17ac0:	orrle	r2, pc, r0, lsl #22
   17ac4:	bmi	169187c <full_module_path@@Base+0x1618314>
   17ac8:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17acc:	adcle	r1, sp, r8, asr ip
   17ad0:	mcrrne	8, 9, r6, r1, cr0
   17ad4:			; <UNDEFINED> instruction: 0xf8dfd118
   17ad8:			; <UNDEFINED> instruction: 0x46188158
   17adc:	mcr2	0, 0, pc, cr8, cr10, {0}	; <UNPREDICTABLE>
   17ae0:			; <UNDEFINED> instruction: 0xf8d844f8
   17ae4:			; <UNDEFINED> instruction: 0xf7ef0004
   17ae8:			; <UNDEFINED> instruction: 0xf04fe82a
   17aec:			; <UNDEFINED> instruction: 0xf8c833ff
   17af0:	blmi	1423b08 <full_module_path@@Base+0x13aa5a0>
   17af4:			; <UNDEFINED> instruction: 0xf8d3447b
   17af8:	blcs	23d90 <fchmod@plt+0x1d1d4>
   17afc:	svcge	0x0003f47f
   17b00:	stmdami	sp, {r2, r4, r7, r8, r9, sl, sp, lr, pc}^
   17b04:			; <UNDEFINED> instruction: 0xe6684478
   17b08:	ldmda	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17b0c:			; <UNDEFINED> instruction: 0xf04f4a4b
   17b10:	ldrbtmi	r3, [sl], #-511	; 0xfffffe01
   17b14:	addsvs	r6, r1, r3, asr r8
   17b18:	rscle	r4, sl, fp, lsl #5
   17b1c:	blmi	1251a90 <full_module_path@@Base+0x11d8528>
   17b20:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   17b24:			; <UNDEFINED> instruction: 0xf43f2b00
   17b28:	ldrbt	sl, [r7], -fp, lsl #29
   17b2c:			; <UNDEFINED> instruction: 0xff02f020
   17b30:	sbcle	r2, r1, r0, lsl #16
   17b34:	blcs	35b48 <fchmod@plt+0x2ef8c>
   17b38:			; <UNDEFINED> instruction: 0xf020d0be
   17b3c:			; <UNDEFINED> instruction: 0xf7eefefb
   17b40:	ldr	lr, [r9, lr, lsr #25]!
   17b44:	andcs	r4, sl, pc, lsr fp
   17b48:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   17b4c:	svc	0x0052f7ee
   17b50:			; <UNDEFINED> instruction: 0xf8c92300
   17b54:	str	r3, [pc, r0]
   17b58:	blx	1d55b40 <full_module_path@@Base+0x1cdc5d8>
   17b5c:	ldmdbmi	fp!, {r1, r3, r4, r5, r8, r9, fp, lr}
   17b60:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   17b64:	ldrdcc	pc, [ip], r3
   17b68:	andcs	r4, r2, r2, lsl #12
   17b6c:	blx	1153b9e <full_module_path@@Base+0x10da636>
   17b70:	movwcs	lr, #5725	; 0x165d
   17b74:	andcs	pc, r4, ip, asr #17
   17b78:	svclt	0x0000e6e5
   17b7c:	andeq	pc, r4, r4, lsr r2	; <UNPREDICTABLE>
   17b80:	andeq	r9, r5, r2, lsl #25
   17b84:	andeq	r0, r0, ip, lsr #7
   17b88:	strdeq	pc, [r4], -lr
   17b8c:	andeq	r0, r0, r8, lsr r4
   17b90:	andeq	r9, r5, ip, lsl ip
   17b94:	andeq	r0, r0, r0, lsl #11
   17b98:	strdeq	r9, [r5], -r2
   17b9c:	andeq	r0, r0, r0, lsl r4
   17ba0:	andeq	r8, r3, ip, lsl #22
   17ba4:			; <UNDEFINED> instruction: 0x0002f7bc
   17ba8:	andeq	r9, r5, r4, lsr #23
   17bac:	andeq	r9, r5, ip, lsl #23
   17bb0:	andeq	r0, r0, ip, lsr #8
   17bb4:	andeq	r9, r5, r2, ror #22
   17bb8:	andeq	r9, r5, r0, asr fp
   17bbc:	andeq	r9, r5, sl, lsr fp
   17bc0:	andeq	r9, r5, r2, lsl #22
   17bc4:			; <UNDEFINED> instruction: 0x0004f7b4
   17bc8:	andeq	r9, r5, r2, asr #21
   17bcc:	andeq	pc, r4, r4, asr r7	; <UNPREDICTABLE>
   17bd0:	andeq	r9, r5, sl, lsl #21
   17bd4:	andeq	r0, r0, ip, ror r4
   17bd8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   17bdc:	andeq	r9, r5, r4, asr #20
   17be0:	andeq	r9, r5, r6, lsr #20
   17be4:	andeq	r9, r5, ip, lsl #20
   17be8:	strdeq	r9, [r5], -r0
   17bec:	andeq	r0, r0, r0, ror #12
   17bf0:	ldrdeq	r9, [r5], -ip
   17bf4:	andeq	r9, r5, lr, asr #19
   17bf8:	muleq	r0, r8, r3
   17bfc:			; <UNDEFINED> instruction: 0x000599b6
   17c00:	andeq	r9, r5, lr, lsr #19
   17c04:	andeq	r0, r0, ip, lsl #12
   17c08:	andeq	r0, r0, r0, ror #7
   17c0c:	andeq	r0, r0, r0, asr #11
   17c10:	andeq	r9, r5, sl, ror r9
   17c14:	andeq	r9, r5, r6, ror #18
   17c18:	andeq	r9, r5, r6, asr #18
   17c1c:	andeq	r9, r5, lr, lsr #18
   17c20:	andeq	r0, r0, r8, lsr r3
   17c24:	ldrdeq	pc, [r2], -r4
   17c28:	ldrdeq	r9, [r5], -sl
   17c2c:	andeq	pc, r4, r0, lsl #11
   17c30:	andeq	pc, r4, r8, ror #10
   17c34:	andeq	r9, r5, r0, lsr #17
   17c38:	andeq	pc, r2, r8, asr r4	; <UNPREDICTABLE>
   17c3c:	andeq	pc, r4, r6, lsr r5	; <UNPREDICTABLE>
   17c40:	andeq	r0, r0, r0, ror r5
   17c44:	muleq	r0, r0, r5
   17c48:	andeq	r9, r5, r4, lsr r8
   17c4c:	andeq	pc, r2, sl, lsl #9
   17c50:	tstcs	r0, r6, lsl #22
   17c54:			; <UNDEFINED> instruction: 0xf04f4a06
   17c58:	ldrbtmi	r3, [fp], #-255	; 0xffffff01
   17c5c:	stmib	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17c60:			; <UNDEFINED> instruction: 0xf8c31129
   17c64:	stmib	r2, {r5, r7, ip}^
   17c68:	ldrbmi	r0, [r0, -r1]!
   17c6c:	andeq	r9, r5, sl, lsr r7
   17c70:	andeq	pc, r4, ip, ror #7
   17c74:	cfstrsmi	mvf11, [r6], {112}	; 0x70
   17c78:	cdpls	13, 0, cr4, cr3, cr6, {0}
   17c7c:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
   17c80:	adccs	pc, ip, r4, asr #17
   17c84:	smlawteq	r9, r4, r9, lr
   17c88:	movwvs	lr, #6597	; 0x19c5
   17c8c:			; <UNDEFINED> instruction: 0x4770bc70
   17c90:	andeq	r9, r5, r8, lsl r7
   17c94:	andeq	pc, r4, sl, asr #7
   17c98:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   17c9c:	adcseq	pc, r4, r3, asr #17
   17ca0:	svclt	0x00004770
   17ca4:	strdeq	r9, [r5], -sl
   17ca8:	svcmi	0x00f8e92d
   17cac:	stcmi	6, cr4, [r1, #-124]!	; 0xffffff84
   17cb0:			; <UNDEFINED> instruction: 0xf8dd4614
   17cb4:	strmi	sl, [r6], -r8, lsr #32
   17cb8:	mlalt	ip, sp, r8, pc	; <UNPREDICTABLE>
   17cbc:	ldmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
   17cc0:			; <UNDEFINED> instruction: 0xf015890c
   17cc4:	blmi	756788 <full_module_path@@Base+0x6dd220>
   17cc8:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   17ccc:			; <UNDEFINED> instruction: 0xdc012b1c
   17cd0:	svchi	0x00f8e8bd
   17cd4:	ldrtmi	fp, [r0], -r1, lsr #5
   17cd8:			; <UNDEFINED> instruction: 0xf812f015
   17cdc:	strtle	r0, [r3], #-1313	; 0xfffffadf
   17ce0:	ldrle	r0, [fp], #-1250	; 0xfffffb1e
   17ce4:	stmiapl	fp!, {r0, r2, r4, r8, r9, fp, lr}^
   17ce8:	blcs	31d5c <fchmod@plt+0x2b1a0>
   17cec:	strbeq	sp, [r3, #240]!	; 0xf0
   17cf0:	blmi	50d4b0 <full_module_path@@Base+0x493f48>
   17cf4:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   17cf8:	rscle	r2, r9, r0, lsl #22
   17cfc:	stmiapl	fp!, {r0, r4, r8, r9, fp, lr}^
   17d00:			; <UNDEFINED> instruction: 0xb123681b
   17d04:	strtmi	pc, [r0], #1028	; 0x404
   17d08:	svcmi	0x00a0f5b4
   17d0c:	ldrtmi	sp, [r2], -r0, ror #1
   17d10:			; <UNDEFINED> instruction: 0x46384651
   17d14:	svcmi	0x00f8e8bd
   17d18:	ldmiblt	r4, {r1, r2, r3, r4, ip, sp, lr, pc}
   17d1c:	strbmi	r4, [r1], -sl, asr #12
   17d20:			; <UNDEFINED> instruction: 0xf0154630
   17d24:			; <UNDEFINED> instruction: 0xe7ddfa31
   17d28:			; <UNDEFINED> instruction: 0x46304659
   17d2c:	blx	7d3d88 <full_module_path@@Base+0x75a820>
   17d30:	svclt	0x0000e7d6
   17d34:	andeq	lr, r4, r8, lsl #25
   17d38:	andeq	r0, r0, ip, lsr #8
   17d3c:	andeq	r0, r0, ip, lsl #7
   17d40:	andeq	r0, r0, ip, lsl #13
   17d44:	andeq	r0, r0, ip, asr r3
   17d48:	bmi	162a2ac <full_module_path@@Base+0x15b0d44>
   17d4c:	mvnsmi	lr, #737280	; 0xb4000
   17d50:			; <UNDEFINED> instruction: 0xf5ad4479
   17d54:	mrrcmi	13, 8, r5, r6, cr3
   17d58:	stmpl	sl, {r0, r1, r2, r7, ip, sp, pc}
   17d5c:	orrpl	pc, r3, #54525952	; 0x3400000
   17d60:	ldmdavs	r2, {r2, r3, r4, r5, r6, sl, lr}
   17d64:			; <UNDEFINED> instruction: 0xf04f615a
   17d68:	tstcc	r4, #0, 4
   17d6c:	stmiapl	r3!, {r0, r4, r6, r8, r9, fp, lr}^
   17d70:	stmiblt	r3, {r0, r1, r3, r4, fp, sp, lr}
   17d74:			; <UNDEFINED> instruction: 0xf50d4950
   17d78:	bmi	132cb8c <full_module_path@@Base+0x12b3624>
   17d7c:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
   17d80:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   17d84:	subsmi	r6, r1, sl, lsl r8
   17d88:	addhi	pc, ip, r0, asr #32
   17d8c:	cfstr32pl	mvfx15, [r3, #52]	; 0x34
   17d90:	pop	{r0, r1, r2, ip, sp, pc}
   17d94:	stmdbmi	r9, {r4, r5, r6, r7, r8, r9, pc}^
   17d98:	ldrbtmi	r4, [r9], #-1541	; 0xfffff9fb
   17d9c:	blx	1555d84 <full_module_path@@Base+0x14dc81c>
   17da0:	ldrmi	r2, [r1], -r0, lsl #4
   17da4:	bvs	fe0295b8 <full_module_path@@Base+0xfdfb0050>
   17da8:	bne	a3201c <full_module_path@@Base+0x9b8ab4>
   17dac:	eorpl	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   17db0:			; <UNDEFINED> instruction: 0xf7f14628
   17db4:	stmdacs	r0, {r0, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   17db8:	svcge	0x001dd0dc
   17dbc:	strtmi	sl, [r8], -r2, lsl #28
   17dc0:			; <UNDEFINED> instruction: 0xf7f34639
   17dc4:			; <UNDEFINED> instruction: 0x4638fed5
   17dc8:			; <UNDEFINED> instruction: 0xf0094631
   17dcc:	stmdacs	r0, {r0, r3, r6, r8, r9, fp, ip, sp, lr, pc}
   17dd0:	stmibhi	fp!, {r1, r2, r4, r5, r8, r9, fp, ip, lr, pc}
   17dd4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   17dd8:	svcmi	0x0000f5b3
   17ddc:	stmibhi	sl!, {r1, r2, r3, r4, r8, ip, lr, pc}^
   17de0:	stmiavs	r8!, {r8, sp}
   17de4:	ldmib	r6, {r0, r1, r4, r7, r8, sl}^
   17de8:	ldrtle	r8, [pc], #-2316	; 17df0 <fchmod@plt+0x11234>
   17dec:	svclt	0x00084589
   17df0:	teqle	r4, r0, lsl #11
   17df4:	stmdavs	fp!, {r0, r4, r5, r8, sl, fp, sp, lr}^
   17df8:	teqle	r0, r9	; <illegal shifter operand>
   17dfc:	strle	r0, [sp, #-1235]	; 0xfffffb2d
   17e00:	addpl	pc, r0, #301989888	; 0x12000000
   17e04:	andle	r6, r7, r3, ror sp
   17e08:			; <UNDEFINED> instruction: 0xf06f492d
   17e0c:	stmdapl	r1!, {r6, r9, lr}^
   17e10:	bne	14b1e3c <full_module_path@@Base+0x14388d4>
   17e14:	eorcs	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   17e18:			; <UNDEFINED> instruction: 0xd1204293
   17e1c:			; <UNDEFINED> instruction: 0xf0094638
   17e20:	stmdacs	r0, {r0, r2, r3, r7, fp, ip, sp, lr, pc}
   17e24:	blmi	a0eafc <full_module_path@@Base+0x995594>
   17e28:			; <UNDEFINED> instruction: 0xf9b358e3
   17e2c:	blcs	23e74 <fchmod@plt+0x1d2b8>
   17e30:	stmdbmi	r5!, {r5, r7, r8, sl, fp, ip, lr, pc}
   17e34:	andcs	r4, r2, sl, lsr r6
   17e38:			; <UNDEFINED> instruction: 0xf00a4479
   17e3c:			; <UNDEFINED> instruction: 0xe799f9dd
   17e40:	ldrbtmi	r4, [ip], #-3106	; 0xfffff3de
   17e44:	stcl	7, cr15, [r0], #952	; 0x3b8
   17e48:	stmdbcs	r2, {r0, fp, sp, lr}
   17e4c:	bmi	84bee0 <full_module_path@@Base+0x7d2978>
   17e50:	andcs	r4, r1, r3, lsr #12
   17e54:	ldrbtmi	r9, [sl], #-1792	; 0xfffff900
   17e58:	cdp2	0, 1, cr15, cr10, cr9, {0}
   17e5c:	ldmdbmi	sp, {r1, r3, r7, r8, r9, sl, sp, lr, pc}
   17e60:	andcs	r4, r1, sl, lsr r6
   17e64:			; <UNDEFINED> instruction: 0xf00a4479
   17e68:	str	pc, [r3, r7, asr #19]
   17e6c:			; <UNDEFINED> instruction: 0xf4124b14
   17e70:	stmiapl	r3!, {r7, r8, r9, sl, fp, ip, lr}^
   17e74:	b	1bf1ee8 <full_module_path@@Base+0x1b78980>
   17e78:	b	13d8a8c <full_module_path@@Base+0x135f524>
   17e7c:	svclt	0x00180383
   17e80:			; <UNDEFINED> instruction: 0xf8553b04
   17e84:	movwcs	ip, #3
   17e88:	bl	105e190 <full_module_path@@Base+0xfe4c28>
   17e8c:	str	r0, [sp, ip, lsl #2]!
   17e90:	ldrbtmi	r4, [ip], #-3089	; 0xfffff3ef
   17e94:			; <UNDEFINED> instruction: 0x4608e7d6
   17e98:			; <UNDEFINED> instruction: 0x463a4910
   17e9c:			; <UNDEFINED> instruction: 0xf00a4479
   17ea0:	strb	pc, [r7, -fp, lsr #19]!	; <UNPREDICTABLE>
   17ea4:	b	ffb55e64 <full_module_path@@Base+0xffadc8fc>
   17ea8:	strdeq	lr, [r4], -r4
   17eac:	andeq	r0, r0, ip, lsr #7
   17eb0:	andeq	lr, r4, r4, ror #23
   17eb4:			; <UNDEFINED> instruction: 0x000003b0
   17eb8:	andeq	lr, r4, r6, asr #23
   17ebc:	muleq	r2, r6, r2
   17ec0:	andeq	r0, r0, r8, lsl #13
   17ec4:	andeq	r0, r0, r0, asr #11
   17ec8:	andeq	pc, r2, r8, ror r2	; <UNPREDICTABLE>
   17ecc:	ldrdeq	pc, [r2], -sl
   17ed0:	andeq	pc, r2, r2, asr #4
   17ed4:	ldrdeq	pc, [r2], -ip
   17ed8:	muleq	r2, r6, r1
   17edc:	ldrdeq	pc, [r2], -r8
   17ee0:	svcmi	0x00f0e92d
   17ee4:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
   17ee8:	strmi	r8, [r9], r4, lsl #22
   17eec:	bmi	fee56270 <full_module_path@@Base+0xfeddcd08>
   17ef0:	bcs	fee56274 <full_module_path@@Base+0xfeddcd0c>
   17ef4:			; <UNDEFINED> instruction: 0xf8df447c
   17ef8:			; <UNDEFINED> instruction: 0xf5adbab8
   17efc:	addlt	r5, r1, r4, lsl #26
   17f00:			; <UNDEFINED> instruction: 0xf50d58a2
   17f04:	ldrbtmi	r5, [fp], #771	; 0x303
   17f08:	bicsvs	r6, sl, #1179648	; 0x120000
   17f0c:	andeq	pc, r0, #79	; 0x4f
   17f10:	bcs	fe856294 <full_module_path@@Base+0xfe7dcd2c>
   17f14:			; <UNDEFINED> instruction: 0xf8df333c
   17f18:			; <UNDEFINED> instruction: 0xf85b3aa0
   17f1c:	andls	r2, pc, #2
   17f20:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   17f24:	movwls	r6, #59410	; 0xe812
   17f28:	ldmdavs	fp, {r2, r3, r4, r9, fp, sp}
   17f2c:	andcs	fp, r2, #204, 30	; 0x330
   17f30:	andsls	r2, r1, #268435456	; 0x10000000
   17f34:			; <UNDEFINED> instruction: 0xf0002b00
   17f38:			; <UNDEFINED> instruction: 0xf8df82d7
   17f3c:			; <UNDEFINED> instruction: 0xf85b3a80
   17f40:	ldmdavs	fp, {r0, r1, ip, sp}
   17f44:			; <UNDEFINED> instruction: 0xf8df931a
   17f48:			; <UNDEFINED> instruction: 0xf8df2a78
   17f4c:			; <UNDEFINED> instruction: 0xf85b3a78
   17f50:	andsls	r2, r9, #2
   17f54:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   17f58:	ldmdavs	fp, {r1, r4, fp, sp, lr}
   17f5c:	svclt	0x00142a00
   17f60:	andcs	r2, r2, #1610612736	; 0x60000000
   17f64:	andsls	r2, r7, #0, 22
   17f68:			; <UNDEFINED> instruction: 0xf8cdbfa8
   17f6c:	ble	17c094 <full_module_path@@Base+0x102b2c>
   17f70:	bcc	15562f4 <full_module_path@@Base+0x14dcd8c>
   17f74:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   17f78:	tstls	r2, #1769472	; 0x1b0000
   17f7c:	bcs	1356300 <full_module_path@@Base+0x12dcd98>
   17f80:	bcc	1356304 <full_module_path@@Base+0x12dcd9c>
   17f84:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   17f88:			; <UNDEFINED> instruction: 0xf85b9207
   17f8c:			; <UNDEFINED> instruction: 0xf9b21003
   17f90:	stmdavs	sl, {r1, r3, r5, ip, sp}
   17f94:	tstls	r0, r0, lsl #22
   17f98:	sfmle	f1, 1, [r5, #-80]	; 0xffffffb0
   17f9c:	bne	d56320 <full_module_path@@Base+0xcdcdb8>
   17fa0:	ldrbtmi	r2, [r9], #-2
   17fa4:			; <UNDEFINED> instruction: 0xf928f00a
   17fa8:	orreq	pc, r7, sp, lsl #2
   17fac:	bcs	a56330 <full_module_path@@Base+0x9dcdc8>
   17fb0:	tstls	r8, #48, 22	; 0xc000
   17fb4:	bcc	956338 <full_module_path@@Base+0x8dcdd0>
   17fb8:	bne	4537e0 <full_module_path@@Base+0x3da278>
   17fbc:	bne	856340 <full_module_path@@Base+0x7dcdd8>
   17fc0:	bhi	fe4537e8 <full_module_path@@Base+0xfe3da280>
   17fc4:	tstls	fp, r9, ror r4
   17fc8:	tstls	r6, r2, lsr #18
   17fcc:	andvc	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   17fd0:	andls	sl, sl, #143360	; 0x23000
   17fd4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   17fd8:	movwls	r9, #34564	; 0x8704
   17fdc:	orrpl	pc, r7, #54525952	; 0x3400000
   17fe0:	movwls	r3, #37660	; 0x931c
   17fe4:	ldmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   17fe8:	tstls	lr, #2063597568	; 0x7b000000
   17fec:	movwls	r2, #49920	; 0xc300
   17ff0:	ldmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   17ff4:	tstls	r6, #2063597568	; 0x7b000000
   17ff8:	ldmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   17ffc:	tstls	r3, #2063597568	; 0x7b000000
   18000:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
   18004:			; <UNDEFINED> instruction: 0xf0402b00
   18008:	blls	2b866c <full_module_path@@Base+0x23f104>
   1800c:	bls	269938 <full_module_path@@Base+0x1f03d0>
   18010:	beq	fe453878 <full_module_path@@Base+0xfe3da310>
   18014:	andls	r9, r0, #67108864	; 0x4000000
   18018:	bcc	453880 <full_module_path@@Base+0x3da318>
   1801c:			; <UNDEFINED> instruction: 0xf7f89a06
   18020:	bls	2565fc <full_module_path@@Base+0x1dd094>
   18024:	andsvs	r2, r3, r0, lsl #6
   18028:	movwcc	r4, #5635	; 0x1603
   1802c:			; <UNDEFINED> instruction: 0xf0009005
   18030:	blls	138684 <full_module_path@@Base+0xbf11c>
   18034:	blcs	320a8 <fchmod@plt+0x2b4ec>
   18038:	andshi	pc, lr, #64	; 0x40
   1803c:	ldmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   18040:			; <UNDEFINED> instruction: 0xf85b9905
   18044:	ldmdavs	sl, {r0, r1, ip, sp}
   18048:	bne	ff2f2a9c <full_module_path@@Base+0xff279534>
   1804c:	andhi	pc, r1, #0, 2
   18050:			; <UNDEFINED> instruction: 0xf8526892
   18054:			; <UNDEFINED> instruction: 0xf8544023
   18058:	movwls	r3, #48132	; 0xbc04
   1805c:			; <UNDEFINED> instruction: 0xf0002b00
   18060:			; <UNDEFINED> instruction: 0xf8df8207
   18064:	ldrbtmi	r3, [fp], #-2448	; 0xfffff670
   18068:	andcs	r9, r0, #872415232	; 0x34000000
   1806c:	ldrmi	r4, [r1], -r0, lsr #12
   18070:	blx	fe2d603c <full_module_path@@Base+0xfe25cad4>
   18074:	sbcle	r2, r3, r0, lsl #16
   18078:			; <UNDEFINED> instruction: 0x4620ab3f
   1807c:	mcr	6, 0, r4, cr9, cr9, {0}
   18080:			; <UNDEFINED> instruction: 0x461d3a10
   18084:	ldc2l	7, cr15, [r4, #-972]!	; 0xfffffc34
   18088:			; <UNDEFINED> instruction: 0xf9b29a07
   1808c:	blcs	2413c <fchmod@plt+0x1d580>
   18090:	bls	38f4c0 <full_module_path@@Base+0x315f58>
   18094:			; <UNDEFINED> instruction: 0xf8df2002
   18098:	blls	2de620 <full_module_path@@Base+0x2650b8>
   1809c:	ldrbtmi	r9, [r9], #-512	; 0xfffffe00
   180a0:	strls	r9, [r1, #-2565]	; 0xfffff5fb
   180a4:			; <UNDEFINED> instruction: 0xf8a8f00a
   180a8:	ldmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   180ac:			; <UNDEFINED> instruction: 0xf85b9a06
   180b0:	ldmdavs	r1, {r0, r1, ip, sp}
   180b4:	tstlt	r3, fp, lsl r8
   180b8:			; <UNDEFINED> instruction: 0xf10005cb
   180bc:	streq	r8, [pc], #-549	; 180c4 <fchmod@plt+0x11508>
   180c0:	subhi	pc, r0, #64, 2
   180c4:	blcs	becfc <full_module_path@@Base+0x45794>
   180c8:	strbhi	pc, [r0], #-0	; <UNPREDICTABLE>
   180cc:	ldmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   180d0:			; <UNDEFINED> instruction: 0xf85b89e0
   180d4:	streq	r3, [r5, r3]
   180d8:			; <UNDEFINED> instruction: 0xf140681a
   180dc:	bcs	b8830 <full_module_path@@Base+0x3f2c8>
   180e0:	rschi	pc, ip, #0
   180e4:	ldmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   180e8:	andpl	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   180ec:	ldmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   180f0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   180f4:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
   180f8:	mvnhi	pc, r0, asr #32
   180fc:	stmdbcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   18100:			; <UNDEFINED> instruction: 0xf85b9b0e
   18104:	ldmdavs	fp, {r1, sp}
   18108:	stmdblt	r3, {r0, r4, sp, lr}^
   1810c:	stmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   18110:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   18114:			; <UNDEFINED> instruction: 0x300ef9b3
   18118:	vqrdmulh.s<illegal width 8>	d2, d0, d0
   1811c:			; <UNDEFINED> instruction: 0xf8d58272
   18120:	streq	r1, [r7, #132]	; 0x84
   18124:			; <UNDEFINED> instruction: 0xf04f68a3
   18128:	setend	be
   1812c:	stmiavs	lr!, {r0, r8}
   18130:	ldrdgt	pc, [ip], -r5
   18134:	addne	pc, r4, r5, asr #17
   18138:			; <UNDEFINED> instruction: 0xf8dfd510
   1813c:	strbeq	r1, [r0], #2264	; 0x8d8
   18140:	andne	pc, r1, fp, asr r8	; <UNPREDICTABLE>
   18144:	b	1bf2170 <full_module_path@@Base+0x1b78c08>
   18148:	b	13d8554 <full_module_path@@Base+0x135efec>
   1814c:	svclt	0x00480181
   18150:	stmdapl	r0!, {r2, r8, fp, ip, sp}^
   18154:	ldmdane	fp, {r8, sp}^
   18158:	andeq	lr, r2, #64, 22	; 0x10000
   1815c:	umlalvs	r1, fp, fp, r9
   18160:	andeq	lr, ip, #67584	; 0x10800
   18164:			; <UNDEFINED> instruction: 0xf00a60ea
   18168:			; <UNDEFINED> instruction: 0xf8dffea9
   1816c:			; <UNDEFINED> instruction: 0xf85b38ac
   18170:	ldmdavs	fp, {r0, r1, ip, sp}
   18174:			; <UNDEFINED> instruction: 0xf0002b00
   18178:	blls	3f8d38 <full_module_path@@Base+0x37f7d0>
   1817c:	blcs	7b21f0 <full_module_path@@Base+0x738c88>
   18180:	movwcs	fp, #4036	; 0xfc4
   18184:	vcge.u8	d25, d0, d5
   18188:	strhtcs	r8, [r0], -r6
   1818c:	b	fe1d614c <full_module_path@@Base+0xfe15cbe4>
   18190:	stmdacs	r0, {r1, r7, r9, sl, lr}
   18194:	mvnhi	pc, #0
   18198:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
   1819c:			; <UNDEFINED> instruction: 0xf0140a90
   181a0:	blls	2167cc <full_module_path@@Base+0x19d264>
   181a4:			; <UNDEFINED> instruction: 0x200ef9b3
   181a8:			; <UNDEFINED> instruction: 0xf8ca2300
   181ac:	bcs	a41d4 <full_module_path@@Base+0x2ac6c>
   181b0:	teqhi	r0, #0, 6	; <UNPREDICTABLE>
   181b4:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   181b8:	ldrdeq	pc, [ip], -sl
   181bc:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   181c0:	blcs	32234 <fchmod@plt+0x2b678>
   181c4:	sbcshi	pc, pc, #0, 6
   181c8:			; <UNDEFINED> instruction: 0xf0402800
   181cc:	andcs	r8, r0, #32, 4
   181d0:	beq	453a3c <full_module_path@@Base+0x3da4d4>
   181d4:			; <UNDEFINED> instruction: 0xf0084611
   181d8:			; <UNDEFINED> instruction: 0x4603fff3
   181dc:	andsls	r3, r5, r1, lsl #6
   181e0:	rschi	pc, r8, #0
   181e4:			; <UNDEFINED> instruction: 0xf1a39b18
   181e8:			; <UNDEFINED> instruction: 0x46310630
   181ec:			; <UNDEFINED> instruction: 0xf93ef009
   181f0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   181f4:			; <UNDEFINED> instruction: 0x83bdf040
   181f8:	ldmib	r6, {r0, r1, r4, r5, r8, fp, sp, lr}^
   181fc:	vst1.8	{d1-d4}, [r3], ip
   18200:			; <UNDEFINED> instruction: 0xf5b34330
   18204:	strmi	r5, [pc], -r0, lsl #30
   18208:			; <UNDEFINED> instruction: 0xf0004690
   1820c:	ldrtmi	r8, [sl], -r4, ror #3
   18210:	tstmi	r3, #70254592	; 0x4300000
   18214:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
   18218:	mvnhi	pc, r0, asr #32
   1821c:			; <UNDEFINED> instruction: 0xf9b39b07
   18220:	blcs	64260 <_dist_code@@Base+0x116b8>
   18224:	movwcs	sp, #3344	; 0xd10
   18228:	ldrdeq	lr, [ip, -r6]
   1822c:			; <UNDEFINED> instruction: 0xf024461a
   18230:			; <UNDEFINED> instruction: 0xf8dffedd
   18234:	stc	7, cr1, [sp, #944]	; 0x3b0
   18238:	blls	37ea40 <full_module_path@@Base+0x3054d8>
   1823c:	bls	2e9428 <full_module_path@@Base+0x26fec0>
   18240:	andcs	r9, r2, r1
   18244:			; <UNDEFINED> instruction: 0xffd8f009
   18248:	beq	453ab0 <full_module_path@@Base+0x3da548>
   1824c:	stmdbls	r5, {r1, r3, r8, r9, fp, ip, pc}
   18250:			; <UNDEFINED> instruction: 0x461a681b
   18254:	bcc	453ac0 <full_module_path@@Base+0x3da558>
   18258:	mulgt	r0, r0, r8
   1825c:	andls	r9, r3, #589824	; 0x90000
   18260:	andls	r9, r2, r6, lsl #20
   18264:			; <UNDEFINED> instruction: 0xf8cd4648
   18268:	strls	ip, [r0], #-4
   1826c:			; <UNDEFINED> instruction: 0xf7ff6812
   18270:	ldmdals	r2, {r0, r1, r3, r4, r8, sl, fp, ip, sp, lr, pc}
   18274:			; <UNDEFINED> instruction: 0xf0144651
   18278:	bls	2178fc <full_module_path@@Base+0x19e394>
   1827c:			; <UNDEFINED> instruction: 0x300ef9b2
   18280:	vstrle	d2, [r9, #-4]
   18284:			; <UNDEFINED> instruction: 0x179cf8df
   18288:	stc	0, cr2, [sp, #8]
   1828c:	blls	37ea94 <full_module_path@@Base+0x30552c>
   18290:	bls	2e947c <full_module_path@@Base+0x26ff14>
   18294:			; <UNDEFINED> instruction: 0xffb0f009
   18298:	ldmdavs	fp, {r0, r3, r4, r8, r9, fp, ip, pc}
   1829c:			; <UNDEFINED> instruction: 0xf0402b00
   182a0:	blls	3b8e78 <full_module_path@@Base+0x33f910>
   182a4:	blcs	32318 <fchmod@plt+0x2b75c>
   182a8:	sbchi	pc, r6, #0
   182ac:			; <UNDEFINED> instruction: 0x3760f8df
   182b0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   182b4:	beq	453b20 <full_module_path@@Base+0x3da5b8>
   182b8:			; <UNDEFINED> instruction: 0xf0179305
   182bc:	ldmib	r6, {r0, r3, r4, r6, fp, ip, sp, lr, pc}^
   182c0:	strtmi	r7, [sl], -ip, lsl #16
   182c4:			; <UNDEFINED> instruction: 0x46519812
   182c8:	stmdavc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   182cc:			; <UNDEFINED> instruction: 0xf854f008
   182d0:			; <UNDEFINED> instruction: 0xf9b39b05
   182d4:	blcs	24314 <fchmod@plt+0x1d758>
   182d8:	ldmib	r6, {r0, r1, r8, sl, fp, ip, lr, pc}^
   182dc:			; <UNDEFINED> instruction: 0xf01f010c
   182e0:	bls	1d6874 <full_module_path@@Base+0x15d30c>
   182e4:	ldmdals	r7, {r8, r9, sp}
   182e8:	ldmdavs	r2, {r0, r5, r9, sl, lr}
   182ec:	cdp2	0, 2, cr15, cr14, cr10, {0}
   182f0:			; <UNDEFINED> instruction: 0x4628b135
   182f4:	stc2l	0, cr15, [r4, #-104]	; 0xffffff98
   182f8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   182fc:	sbcshi	pc, r0, #64	; 0x40
   18300:			; <UNDEFINED> instruction: 0xf7ee9815
   18304:			; <UNDEFINED> instruction: 0x4650ec1c
   18308:	blx	3562ec <full_module_path@@Base+0x2dcd84>
   1830c:			; <UNDEFINED> instruction: 0xf9b39b07
   18310:	blcs	243c0 <fchmod@plt+0x1d804>
   18314:	stc	13, cr13, [sp, #28]
   18318:	andcs	r9, r2, r0, lsl #20
   1831c:	bls	2fef58 <full_module_path@@Base+0x2859f0>
   18320:			; <UNDEFINED> instruction: 0xf009991b
   18324:	stmibhi	r3!, {r0, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   18328:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   1832c:	blls	138ac0 <full_module_path@@Base+0xbf558>
   18330:	blcs	323a4 <fchmod@plt+0x2b7e8>
   18334:	mcrge	4, 3, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
   18338:	cmnvc	sl, pc, asr #8	; <UNPREDICTABLE>
   1833c:			; <UNDEFINED> instruction: 0xf7f54648
   18340:			; <UNDEFINED> instruction: 0xf8dffa35
   18344:	bls	225edc <full_module_path@@Base+0x1ac974>
   18348:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   1834c:	blx	fecf23c0 <full_module_path@@Base+0xfec78e58>
   18350:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   18354:			; <UNDEFINED> instruction: 0xe6586013
   18358:	ldmdavs	r9, {r1, r2, r3, r8, r9, fp, ip, pc}
   1835c:			; <UNDEFINED> instruction: 0xf8dfb9a1
   18360:			; <UNDEFINED> instruction: 0xf85b36b0
   18364:			; <UNDEFINED> instruction: 0xf9b33003
   18368:	blcs	643a8 <_dist_code@@Base+0x11800>
   1836c:			; <UNDEFINED> instruction: 0xf8dfdd0c
   18370:			; <UNDEFINED> instruction: 0xf85b3680
   18374:	ldmdavs	fp, {r0, r1, ip, sp}
   18378:			; <UNDEFINED> instruction: 0x4608b133
   1837c:			; <UNDEFINED> instruction: 0xf8eef01f
   18380:	mrscs	r2, (UNDEF: 0)
   18384:			; <UNDEFINED> instruction: 0xf910f01f
   18388:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
   1838c:			; <UNDEFINED> instruction: 0xf8dfb303
   18390:			; <UNDEFINED> instruction: 0xf85b369c
   18394:	stmdavs	r0!, {r0, r1, lr}
   18398:			; <UNDEFINED> instruction: 0xf8dfb1d0
   1839c:	stmibvs	r1, {r2, r4, r7, r9, sl, sp}
   183a0:	andpl	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   183a4:	bne	16f2458 <full_module_path@@Base+0x1678ef0>
   183a8:			; <UNDEFINED> instruction: 0xf7f1602b
   183ac:	stmdavs	r3!, {r0, r1, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   183b0:			; <UNDEFINED> instruction: 0xf8dfb173
   183b4:			; <UNDEFINED> instruction: 0xf85b263c
   183b8:	ldmdavs	r2, {r1, sp}
   183bc:	svclt	0x00044293
   183c0:	mlavs	fp, fp, r9, r6
   183c4:	mvnscc	pc, pc, asr #32
   183c8:			; <UNDEFINED> instruction: 0xf0144648
   183cc:	ldr	pc, [r7], -fp, lsr #30
   183d0:	bls	47f008 <full_module_path@@Base+0x405aa0>
   183d4:	movwls	r3, #49921	; 0xc301
   183d8:	vrshr.s64	d4, d10, #64
   183dc:			; <UNDEFINED> instruction: 0xf8df81af
   183e0:			; <UNDEFINED> instruction: 0xf85b3654
   183e4:	ldmdavs	r3, {r0, r1, sp}
   183e8:	svclt	0x00bc2b00
   183ec:	andsvs	r4, r3, fp, asr r2
   183f0:	ldmdavs	r9, {r4, r8, r9, fp, ip, pc}
   183f4:	addsmi	r9, r9, #20, 22	; 0x5000
   183f8:	blls	40c410 <full_module_path@@Base+0x392ea8>
   183fc:	blcs	772470 <full_module_path@@Base+0x6f8f08>
   18400:	msrhi	SPSR_hyp, r0
   18404:			; <UNDEFINED> instruction: 0xf9b39b07
   18408:	blcs	244b8 <fchmod@plt+0x1d8fc>
   1840c:			; <UNDEFINED> instruction: 0xf8dfdd05
   18410:	andcs	r1, r2, r8, lsr #12
   18414:			; <UNDEFINED> instruction: 0xf0094479
   18418:			; <UNDEFINED> instruction: 0xf008feef
   1841c:			; <UNDEFINED> instruction: 0xf04ffd61
   18420:			; <UNDEFINED> instruction: 0x464831ff
   18424:	mrc2	0, 7, pc, cr14, cr4, {0}
   18428:			; <UNDEFINED> instruction: 0x1610f8df
   1842c:	ldrbcs	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   18430:	movwpl	pc, #13581	; 0x350d	; <UNPREDICTABLE>
   18434:	teqcc	ip, #2030043136	; 0x79000000
   18438:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   1843c:	subsmi	r6, r1, sl, lsl r8
   18440:	addhi	pc, r2, #64	; 0x40
   18444:	cfstr32pl	mvfx15, [r4, #-52]	; 0xffffffcc
   18448:	ldc	0, cr11, [sp], #4
   1844c:	pop	{r2, r8, r9, fp, pc}
   18450:			; <UNDEFINED> instruction: 0xf8df8ff0
   18454:	blvs	4a5c0c <full_module_path@@Base+0x42c6a4>
   18458:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   1845c:	ldmvs	fp, {r0, r1, r3, r4, fp, sp, lr}
   18460:	eormi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   18464:	stccc	8, cr15, [r4], {84}	; 0x54
   18468:	blcs	3d09c <fchmod@plt+0x364e0>
   1846c:	cfldrdge	mvd15, [r9, #508]!	; 0x1fc
   18470:	movwls	r9, #56083	; 0xdb13
   18474:	ldrb	r9, [r8, #779]!	; 0x30b
   18478:	cmnvc	sl, pc, asr #8	; <UNPREDICTABLE>
   1847c:			; <UNDEFINED> instruction: 0xf7f54648
   18480:	ldrb	pc, [fp, #2453]	; 0x995	; <UNPREDICTABLE>
   18484:	andsle	r2, r1, r2, lsl #20
   18488:	strcs	pc, [r8, #2271]!	; 0x8df
   1848c:	stceq	0, cr15, [r2], {79}	; 0x4f
   18490:	strpl	pc, [r8, #2271]	; 0x8df
   18494:	andvs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   18498:	subsmi	r6, r2, #3276800	; 0x320000
   1849c:			; <UNDEFINED> instruction: 0xf85b6032
   184a0:			; <UNDEFINED> instruction: 0xf8c32005
   184a4:	ldmdavs	r3, {lr, pc}
   184a8:	andsvs	r4, r3, fp, asr r2
   184ac:	ldrbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   184b0:	andpl	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   184b4:	svclt	0x0042048b
   184b8:	movwcc	r6, #7659	; 0x1deb
   184bc:			; <UNDEFINED> instruction: 0xf8df65eb
   184c0:			; <UNDEFINED> instruction: 0xf85b3548
   184c4:	ldmdavs	r9, {r0, r1, ip, sp}
   184c8:			; <UNDEFINED> instruction: 0xf43f2900
   184cc:	blls	403d30 <full_module_path@@Base+0x38a7c8>
   184d0:	blcs	732544 <full_module_path@@Base+0x6b8fdc>
   184d4:	mrc	13, 0, sp, cr8, cr5, {3}
   184d8:	ldmdavc	r9, {r4, r9, fp, ip, sp}
   184dc:	orreq	pc, r0, r1, lsr #3
   184e0:			; <UNDEFINED> instruction: 0xf181fab1
   184e4:	str	r0, [r9], -r9, asr #18
   184e8:	ldrbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   184ec:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   184f0:	tstls	sl, #1769472	; 0x1b0000
   184f4:			; <UNDEFINED> instruction: 0xf8dfe527
   184f8:			; <UNDEFINED> instruction: 0xf85b3550
   184fc:	ldmdavs	fp, {r0, r1, ip, sp}
   18500:	orreq	lr, r3, #3072	; 0xc00
   18504:			; <UNDEFINED> instruction: 0xe6409315
   18508:	strcc	pc, [ip, #-2271]	; 0xfffff721
   1850c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   18510:	blcs	32584 <fchmod@plt+0x2b9c8>
   18514:	cfldrdge	mvd15, [r3, #252]	; 0xfc
   18518:	ldrcc	pc, [r0, #-2271]!	; 0xfffff721
   1851c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   18520:			; <UNDEFINED> instruction: 0xb12b681b
   18524:	movmi	pc, #16777216	; 0x1000000
   18528:	svcmi	0x00a0f5b3
   1852c:	cfstrdge	mvd15, [r7, #252]	; 0xfc
   18530:	bne	fe453d98 <full_module_path@@Base+0xfe3da830>
   18534:			; <UNDEFINED> instruction: 0xf01d4620
   18538:	blls	1d7e0c <full_module_path@@Base+0x15e8a4>
   1853c:	streq	r6, [pc], #-2073	; 18544 <fchmod@plt+0x11988>
   18540:	cfstr64ge	mvdx15, [r0, #252]	; 0xfc
   18544:	strtmi	r9, [r0], -r9, lsl #28
   18548:			; <UNDEFINED> instruction: 0x46339a1a
   1854c:	ldc2l	0, cr15, [r0, #-40]	; 0xffffffd8
   18550:	bne	453db8 <full_module_path@@Base+0x3da850>
   18554:	strbmi	r9, [r8], -sl, lsl #20
   18558:	bcc	453dc4 <full_module_path@@Base+0x3da85c>
   1855c:	stmdavc	sp, {r1, r4, fp, sp, lr}
   18560:	strls	r9, [r0], #-1538	; 0xfffff9fe
   18564:	cfstr32ls	mvfx9, [r6, #-4]
   18568:	stmdbls	r5, {r0, r1, r9, ip, pc}
   1856c:			; <UNDEFINED> instruction: 0xf7ff682a
   18570:	stmdavs	fp!, {r0, r1, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   18574:			; <UNDEFINED> instruction: 0xf57f049e
   18578:			; <UNDEFINED> instruction: 0xf8dfad43
   1857c:	stmibhi	r2!, {r3, r7, sl, ip, sp}
   18580:	andpl	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   18584:	cmnmi	r0, r2, lsl #8	; <UNPREDICTABLE>
   18588:	svcmi	0x0000f5b1
   1858c:			; <UNDEFINED> instruction: 0xf1036deb
   18590:	strbvs	r0, [fp, #769]!	; 0x301
   18594:	cfldrsge	mvf15, [r4, #-252]!	; 0xffffff04
   18598:	svcmi	0x0080f5b1
   1859c:	bichi	pc, r4, r0
   185a0:	svcmi	0x0020f5b1
   185a4:	movshi	pc, r0
   185a8:	eorsmi	pc, r0, #33554432	; 0x2000000
   185ac:	svcpl	0x0000f5b2
   185b0:	cdpvs	15, 10, cr11, cr11, cr11, {0}
   185b4:	movwcc	r6, #7915	; 0x1eeb
   185b8:	svclt	0x000c3301
   185bc:	strbtvs	r6, [fp], fp, lsr #13
   185c0:			; <UNDEFINED> instruction: 0xf8dfe51e
   185c4:			; <UNDEFINED> instruction: 0xf85b3470
   185c8:	ldmdavs	r9, {r0, r1, ip, sp}
   185cc:	svclt	0x00cc2900
   185d0:	mrscs	r2, (UNDEF: 17)
   185d4:	b	1491c24 <full_module_path@@Base+0x14186bc>
   185d8:			; <UNDEFINED> instruction: 0xf0000302
   185dc:			; <UNDEFINED> instruction: 0xf8da8171
   185e0:			; <UNDEFINED> instruction: 0x463a1010
   185e4:			; <UNDEFINED> instruction: 0x46439815
   185e8:	bl	7c9f4 <full_module_path@@Base+0x348c>
   185ec:			; <UNDEFINED> instruction: 0xf5b10141
   185f0:	svclt	0x00b82f80
   185f4:	orrcs	pc, r0, pc, asr #8
   185f8:			; <UNDEFINED> instruction: 0xf01a9100
   185fc:	strmi	pc, [r5], -r7, ror #20
   18600:	strtmi	lr, [r0], -ip, lsl #12
   18604:			; <UNDEFINED> instruction: 0xf01e9905
   18608:	stmibhi	r0!, {r0, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   1860c:	andcs	lr, r0, #566231040	; 0x21c00000
   18610:			; <UNDEFINED> instruction: 0xf0052128
   18614:			; <UNDEFINED> instruction: 0xf8caf935
   18618:	stmdacs	r0, {r3}
   1861c:			; <UNDEFINED> instruction: 0x81a5f000
   18620:	ldrdcc	pc, [ip], -sl
   18624:	vqrdmulh.s<illegal width 8>	d18, d0, d0
   18628:			; <UNDEFINED> instruction: 0xf8cd818c
   1862c:	mcr	0, 0, fp, cr9, cr12, {3}
   18630:	vmov	r9, s17
   18634:	strcs	r8, [r0, #-2704]	; 0xfffff570
   18638:	ldrsblt	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1863c:	strcs	r2, [r0, -r0, lsl #12]
   18640:	ands	r9, r9, ip, lsl r4
   18644:			; <UNDEFINED> instruction: 0x2010f8da
   18648:			; <UNDEFINED> instruction: 0x609a18b6
   1864c:	strbvc	lr, [r2, r7, asr #22]!
   18650:	svceq	0x0000f1bb
   18654:	ldrbmi	sp, [r9], -r6
   18658:			; <UNDEFINED> instruction: 0xf02c4628
   1865c:	stmdbcs	r0, {r0, r1, r2, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   18660:	adchi	pc, r1, r0
   18664:			; <UNDEFINED> instruction: 0xf9b39b07
   18668:	blcs	a46a8 <full_module_path@@Base+0x2b140>
   1866c:			; <UNDEFINED> instruction: 0xf8dadc3c
   18670:	strcc	r3, [r1, #-12]
   18674:	ble	15690f0 <full_module_path@@Base+0x14efb88>
   18678:	strbmi	r2, [r0], -r8, lsr #6
   1867c:			; <UNDEFINED> instruction: 0xf405fb03
   18680:	mrc2	0, 0, pc, cr2, cr3, {0}
   18684:	ldrdne	pc, [r8], -sl
   18688:			; <UNDEFINED> instruction: 0x2018f8da
   1868c:	tstcc	r6, r1, lsr #8
   18690:	strbmi	r4, [r0], -r3, lsl #12
   18694:	stccc	8, cr15, [sl], {65}	; 0x41
   18698:	stc2	0, cr15, [r0, #-76]	; 0xffffffb4
   1869c:	andcc	lr, r2, #3571712	; 0x368000
   186a0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   186a4:	strtmi	r3, [r3], #-2561	; 0xfffff5ff
   186a8:	stmib	r3, {r1, r3, r5, r7, r9, lr}^
   186ac:	addshi	r6, r9, #0, 14
   186b0:			; <UNDEFINED> instruction: 0xf8dad1c8
   186b4:	bcs	2070c <fchmod@plt+0x19b50>
   186b8:	strb	sp, [r3, r6, asr #3]
   186bc:	ldrcs	r4, [r0, #-2525]	; 0xfffff623
   186c0:			; <UNDEFINED> instruction: 0xf85b4ad6
   186c4:	ldmdavs	r1!, {r0, sp, lr}
   186c8:	eorsvs	r4, r1, r9, asr #4
   186cc:	andne	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   186d0:	andsvs	r4, sp, ip, asr #21
   186d4:	subsmi	r6, fp, #720896	; 0xb0000
   186d8:			; <UNDEFINED> instruction: 0xf85b600b
   186dc:	strbt	r5, [lr], r2
   186e0:			; <UNDEFINED> instruction: 0xf0122016
   186e4:	str	pc, [sp], r7, lsl #21
   186e8:	ldrdne	pc, [r8], -sl
   186ec:	ldrmi	r2, [sl], -r0, lsl #6
   186f0:			; <UNDEFINED> instruction: 0x0c04eb01
   186f4:	ldrdeq	lr, [r0, -ip]
   186f8:	ldrdls	pc, [r8], -ip
   186fc:	ldc2l	0, cr15, [r6], #-144	; 0xffffff70
   18700:	ldrdcc	pc, [r8], -sl
   18704:	ldmdbls	r6, {r1, r3, r5, r9, sl, lr}
   18708:	ldrmi	r3, [ip], #-1281	; 0xfffffaff
   1870c:	stmiavs	r4!, {r0, r1, r3, r6, r9, sl, lr}^
   18710:	andcs	r4, r2, r4, lsl #13
   18714:	strgt	lr, [r0], #-2509	; 0xfffff633
   18718:	stc2l	0, cr15, [lr, #-36]!	; 0xffffffdc
   1871c:	ldrdcc	pc, [ip], -sl
   18720:	blle	fea6919c <full_module_path@@Base+0xfe9efc34>
   18724:	bls	fe453f90 <full_module_path@@Base+0xfe3daa28>
   18728:	ldcls	6, cr4, [ip], {50}	; 0x32
   1872c:	bhi	fe453f54 <full_module_path@@Base+0xfe3da9ec>
   18730:	ldrsbtlt	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   18734:	stmib	sl, {r0, r1, r3, r4, r5, r9, sl, lr}^
   18738:	strb	r2, [r8, #-768]	; 0xfffffd00
   1873c:			; <UNDEFINED> instruction: 0xf9b39b07
   18740:	blcs	247f0 <fchmod@plt+0x1dc34>
   18744:	mrcge	7, 1, APSR_nzcv, cr14, cr15, {3}
   18748:	andcs	r4, r2, r1, asr #19
   1874c:	ldrbtmi	r9, [r9], #-2572	; 0xfffff5f4
   18750:	ldc2l	0, cr15, [r2, #-36]	; 0xffffffdc
   18754:	mcrls	6, 0, lr, cr6, cr6, {1}
   18758:	andcs	r4, r7, r1, lsr #12
   1875c:			; <UNDEFINED> instruction: 0xf00a6832
   18760:	blls	2d773c <full_module_path@@Base+0x25e1d4>
   18764:	strbmi	r9, [r8], -r9, lsl #18
   18768:	mrc	8, 0, r6, cr8, cr10, {0}
   1876c:	ldmdavc	sp, {r4, r9, fp, ip, sp}
   18770:	strls	r9, [r0], #-258	; 0xfffffefe
   18774:	strls	r9, [r1, #-515]	; 0xfffffdfd
   18778:	bcc	453fe4 <full_module_path@@Base+0x3daa7c>
   1877c:	ldmdavs	r2!, {r0, r2, r8, fp, ip, pc}
   18780:	blx	fe4d6784 <full_module_path@@Base+0xfe45d21c>
   18784:	ldmib	sl, {r2, r3, r4, r5, sl, sp, lr, pc}^
   18788:	blx	fe024fa2 <full_module_path@@Base+0xfdfaba3a>
   1878c:	stmib	sl, {r0, r1, r8}^
   18790:	bcs	18b98 <fchmod@plt+0x11fdc>
   18794:	cfldrsge	mvf15, [fp, #-252]	; 0xffffff04
   18798:	bne	ff01f20c <full_module_path@@Base+0xfefa5ca4>
   1879c:	mvnvc	lr, r1, ror #22
   187a0:	smlabteq	r0, sl, r9, lr
   187a4:			; <UNDEFINED> instruction: 0x4608e513
   187a8:	cdp	7, 2, cr15, cr2, cr13, {7}
   187ac:			; <UNDEFINED> instruction: 0xf0122101
   187b0:	ldrb	pc, [r7, -r1, lsl #24]	; <UNPREDICTABLE>
   187b4:	stmda	r8!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   187b8:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
   187bc:	bcs	b27cc <full_module_path@@Base+0x39264>
   187c0:	bmi	fe94cd0c <full_module_path@@Base+0xfe8d37a4>
   187c4:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   187c8:	bcs	32818 <fchmod@plt+0x2bc5c>
   187cc:	addshi	pc, sl, r0
   187d0:	ldmdavs	r2, {r0, r1, r2, r3, r9, fp, ip, pc}
   187d4:	svclt	0x00cc2a1b
   187d8:	strcs	r2, [r3], #-1028	; 0xfffffbfc
   187dc:			; <UNDEFINED> instruction: 0xf0439a10
   187e0:	cdp	3, 1, cr0, cr9, cr2, {0}
   187e4:	andsvs	r0, r3, r0, lsl sl
   187e8:			; <UNDEFINED> instruction: 0xf8fcf004
   187ec:	ldrbtmi	r4, [r9], #-2458	; 0xfffff666
   187f0:	strtmi	r4, [r0], -r2, lsl #12
   187f4:	stc2	0, cr15, [r0, #-36]	; 0xffffffdc
   187f8:			; <UNDEFINED> instruction: 0xf7f64650
   187fc:	blls	418650 <full_module_path@@Base+0x39f0e8>
   18800:	blcs	772874 <full_module_path@@Base+0x6f930c>
   18804:	blge	fff56608 <full_module_path@@Base+0xffedd0a0>
   18808:	rsbcs	r9, r6, r5, lsl #18
   1880c:			; <UNDEFINED> instruction: 0xf9f2f012
   18810:	bllt	ffdd6814 <full_module_path@@Base+0xffd5d2ac>
   18814:	ldrdeq	pc, [ip], -sl
   18818:	bfine	r4, sl, (invalid: 12:1)
   1881c:	blx	ff9d48b6 <full_module_path@@Base+0xff95b34e>
   18820:			; <UNDEFINED> instruction: 0x3014f8da
   18824:	movwls	r4, #2445	; 0x98d
   18828:			; <UNDEFINED> instruction: 0xf8da4479
   1882c:			; <UNDEFINED> instruction: 0x46023010
   18830:			; <UNDEFINED> instruction: 0xf0092002
   18834:	ldrt	pc, [sp], #3297	; 0xce1	; <UNPREDICTABLE>
   18838:			; <UNDEFINED> instruction: 0xf85b4b75
   1883c:			; <UNDEFINED> instruction: 0xf9b33003
   18840:	bcs	20878 <fchmod@plt+0x19cbc>
   18844:	ldcge	7, cr15, [r6, #-508]!	; 0xfffffe04
   18848:			; <UNDEFINED> instruction: 0x200ef9b3
   1884c:			; <UNDEFINED> instruction: 0xf47f2a01
   18850:	stmibmi	r3, {r0, r4, r5, r8, sl, fp, sp, pc}
   18854:	cdp	0, 1, cr2, cr9, cr7, {0}
   18858:	ldrbtmi	r2, [r9], #-2576	; 0xfffff5f0
   1885c:			; <UNDEFINED> instruction: 0xf0099305
   18860:	blls	197b94 <full_module_path@@Base+0x11e62c>
   18864:	bls	451d04 <full_module_path@@Base+0x3d879c>
   18868:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1886c:	stmdavs	r1, {r0, r1, r4, sp, lr}
   18870:	beq	4540dc <full_module_path@@Base+0x3dab74>
   18874:			; <UNDEFINED> instruction: 0xf004910b
   18878:	bmi	1ed6b54 <full_module_path@@Base+0x1e5d5ec>
   1887c:	ldrbtmi	r9, [sl], #-2315	; 0xfffff6f5
   18880:	andcs	r4, r1, r3, lsl #12
   18884:			; <UNDEFINED> instruction: 0xf904f009
   18888:	bls	1d2768 <full_module_path@@Base+0x159200>
   1888c:	strtmi	r2, [r1], -r0, lsl #6
   18890:	ldmdavs	r2, {r0, r1, r2, sp}
   18894:	blx	16d48c6 <full_module_path@@Base+0x165b35e>
   18898:			; <UNDEFINED> instruction: 0xf85b4b5d
   1889c:	str	r3, [r9, #-3]
   188a0:	vmov	r9, s18
   188a4:	ldmdavs	r3, {r4, r9, fp}
   188a8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   188ac:			; <UNDEFINED> instruction: 0xf0046013
   188b0:	bls	7d6b1c <full_module_path@@Base+0x75d5b4>
   188b4:	strmi	r4, [r3], -r9, lsr #12
   188b8:			; <UNDEFINED> instruction: 0xf0092001
   188bc:	ldr	pc, [pc, #-2281]	; 17fdb <fchmod@plt+0x1141f>
   188c0:	ldrtmi	r2, [sl], -r2, lsl #2
   188c4:	ldmdals	r5, {r0, r1, r6, r9, sl, lr}
   188c8:			; <UNDEFINED> instruction: 0xf7ed9100
   188cc:	stmib	sp, {r2, r3, r7, r9, sl, fp, sp, lr, pc}^
   188d0:	ldmib	sp, {r2, r3, r4, r8}^
   188d4:	movwcc	r2, #4892	; 0x131c
   188d8:			; <UNDEFINED> instruction: 0xf1b2bf08
   188dc:	strdle	r3, [r8], -pc	; <UNPREDICTABLE>
   188e0:	ldrtmi	r4, [sl], -r3, asr #12
   188e4:	ldmdavc	ip, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   188e8:	ldmdals	r5, {r8, sl, ip, pc}
   188ec:	stmdavc	ip, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
   188f0:	cdp	7, 7, cr15, cr8, cr13, {7}
   188f4:	movweq	lr, #6736	; 0x1a50
   188f8:	ldmib	r6, {r0, r1, r3, r8, ip, lr, pc}^
   188fc:	ldrmi	r2, [r7], -ip, lsl #6
   18900:	str	r4, [r4], #1688	; 0x698
   18904:	strb	r2, [r9, -r4, lsl #8]!
   18908:	movwcc	r6, #7787	; 0x1e6b
   1890c:			; <UNDEFINED> instruction: 0xf7ff666b
   18910:			; <UNDEFINED> instruction: 0xf7edbb77
   18914:	mrc	15, 0, lr, cr9, cr10, {3}
   18918:	bmi	14e7160 <full_module_path@@Base+0x146dbf8>
   1891c:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   18920:			; <UNDEFINED> instruction: 0xf0092003
   18924:			; <UNDEFINED> instruction: 0xe7e8f8b5
   18928:	movwcc	r6, #7723	; 0x1e2b
   1892c:			; <UNDEFINED> instruction: 0xf7ff662b
   18930:			; <UNDEFINED> instruction: 0xf7edbb67
   18934:	bmi	13946e4 <full_module_path@@Base+0x131b17c>
   18938:	bcc	4541a4 <full_module_path@@Base+0x3dac3c>
   1893c:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   18940:	andcs	lr, r0, #62390272	; 0x3b80000
   18944:	ldrbt	r2, [r6], r0, lsl #6
   18948:	ldc	7, cr15, [sl, #948]	; 0x3b4
   1894c:	blx	1ed6932 <full_module_path@@Base+0x1e5d3ca>
   18950:	ldrbtmi	r4, [r9], #-2375	; 0xfffff6b9
   18954:	andcs	r4, r3, r2, lsl #12
   18958:	mcrr2	0, 0, pc, lr, cr9	; <UNPREDICTABLE>
   1895c:	stmdals	ip, {r0, r2, r6, r8, fp, lr}
   18960:	addsvc	pc, r3, #1325400064	; 0x4f000000
   18964:			; <UNDEFINED> instruction: 0xf7fe4479
   18968:	stmdami	r3, {r0, r1, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   1896c:			; <UNDEFINED> instruction: 0xf0044478
   18970:	bls	458964 <full_module_path@@Base+0x3df3fc>
   18974:			; <UNDEFINED> instruction: 0xf0436813
   18978:	andsvs	r0, r3, r1, lsl #6
   1897c:	svc	0x0044f7ed
   18980:	ldrbtmi	r4, [sl], #-2622	; 0xfffff5c2
   18984:	andcs	r6, r1, r1, lsl #16
   18988:			; <UNDEFINED> instruction: 0xf882f009
   1898c:			; <UNDEFINED> instruction: 0xf7f64650
   18990:	ldmdals	r5, {r0, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   18994:	ldm	r2, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18998:	vmul.i8	d20, d0, d25
   1899c:	andcs	r1, fp, sp, ror #4
   189a0:			; <UNDEFINED> instruction: 0xf7fe4479
   189a4:	svclt	0x0000fead
   189a8:	andeq	lr, r4, r0, asr sl
   189ac:	andeq	r0, r0, ip, lsr #7
   189b0:	andeq	lr, r4, lr, lsr sl
   189b4:	andeq	r0, r0, ip, lsr #8
   189b8:	andeq	r0, r0, r8, lsr r4
   189bc:	andeq	r0, r0, ip, asr r6
   189c0:	muleq	r0, r0, r6
   189c4:	andeq	r0, r0, r8, ror #10
   189c8:	andeq	r0, r0, r0, lsl #7
   189cc:	andeq	r0, r0, r0, lsl #11
   189d0:	andeq	r0, r0, r0, ror #12
   189d4:	andeq	pc, r2, r2, lsr #2
   189d8:	andeq	r0, r0, ip, asr #11
   189dc:	andeq	r0, r0, r0, asr #6
   189e0:	muleq	r2, r4, r2
   189e4:	andeq	pc, r2, r8, asr r2	; <UNPREDICTABLE>
   189e8:	andeq	pc, r2, ip, asr #2
   189ec:	andeq	r8, r3, r8, ror #5
   189f0:	andeq	r0, r0, r8, asr r5
   189f4:	andeq	r7, r3, r2, lsr #6
   189f8:	andeq	pc, r2, r6, asr r0	; <UNPREDICTABLE>
   189fc:	andeq	r0, r0, ip, lsl #7
   18a00:	andeq	r0, r0, ip, lsr r4
   18a04:	andeq	r0, r0, r4, asr #7
   18a08:	andeq	r0, r0, r8, lsl #8
   18a0c:	andeq	r0, r0, ip, ror #10
   18a10:	andeq	r0, r0, r0, asr #11
   18a14:	andeq	r0, r0, r8, lsl #13
   18a18:	andeq	r0, r0, ip, lsl #13
   18a1c:	andeq	r0, r0, r0, lsl r5
   18a20:	andeq	lr, r2, r0, asr #31
   18a24:	muleq	r2, r4, pc	; <UNPREDICTABLE>
   18a28:	andeq	r0, r0, r0, lsl #13
   18a2c:			; <UNDEFINED> instruction: 0x000005b8
   18a30:	andeq	r0, r0, r0, lsr #13
   18a34:	andeq	r0, r0, r8, lsr #7
   18a38:	andeq	lr, r2, ip, asr lr
   18a3c:	andeq	lr, r4, r0, lsl r5
   18a40:	andeq	r0, r0, ip, lsl #8
   18a44:	andeq	r0, r0, r0, lsr #8
   18a48:	andeq	r0, r0, r4, lsr r3
   18a4c:	andeq	r0, r0, ip, asr r3
   18a50:	andeq	lr, r2, lr, lsl #19
   18a54:	andeq	r0, r0, ip, lsl #12
   18a58:	andeq	sp, r2, r2, lsl #9
   18a5c:	andeq	lr, r2, r0, lsl #18
   18a60:	andeq	r0, r3, r2, lsl sp
   18a64:	andeq	lr, r2, sl, ror #17
   18a68:	andeq	lr, r2, ip, lsr #17
   18a6c:	andeq	lr, r2, ip, asr r8
   18a70:	andeq	lr, r2, sl, asr #9
   18a74:	andeq	lr, r2, r8, lsr #15
   18a78:	andeq	lr, r2, ip, lsr #15
   18a7c:	andeq	lr, r2, r6, lsl #16
   18a80:	andeq	lr, r2, ip, ror #14
   18a84:	blmi	bb2c94 <full_module_path@@Base+0xb3972c>
   18a88:	ldrblt	r0, [r0, #-1298]!	; 0xfffffaee
   18a8c:	addlt	r4, r2, fp, ror r4
   18a90:	strle	r4, [r8], #-1540	; 0xfffff9fc
   18a94:			; <UNDEFINED> instruction: 0xf7ed6860
   18a98:	strtmi	lr, [r0], -r6, ror #24
   18a9c:	pop	{r1, ip, sp, pc}
   18aa0:			; <UNDEFINED> instruction: 0xf7ed4070
   18aa4:	stmiavs	r2, {r0, r2, r3, r4, r6, sl, fp, ip, sp, pc}^
   18aa8:	rscsle	r2, r3, r0, lsl #20
   18aac:	ldmdapl	fp, {r0, r2, r5, r8, fp, lr}^
   18ab0:			; <UNDEFINED> instruction: 0x3014f9b3
   18ab4:			; <UNDEFINED> instruction: 0xdc2a2b01
   18ab8:			; <UNDEFINED> instruction: 0xf7ed6890
   18abc:	stmiavs	r0!, {r2, r4, r6, sl, fp, sp, lr, pc}^
   18ac0:	mrrc	7, 14, pc, r0, cr13	; <UNPREDICTABLE>
   18ac4:	ldrbtmi	r4, [sl], #-2592	; 0xfffff5e0
   18ac8:	blcs	32b1c <fchmod@plt+0x2bf60>
   18acc:	ldmdavs	r0, {r2, r4, r5, r8, sl, fp, ip, lr, pc}^
   18ad0:	strmi	r2, [r2], -r0, lsl #2
   18ad4:	addsmi	lr, r9, #1
   18ad8:	ldmdavs	r6, {r0, r1, r2, ip, lr, pc}
   18adc:	tstcc	r1, r5, lsl r6
   18ae0:	adcsmi	r3, r4, #4, 4	; 0x40000000
   18ae4:	andcs	sp, r0, #-1073741763	; 0xc000003d
   18ae8:	bl	30b98 <fchmod@plt+0x29fdc>
   18aec:	andcs	r0, r0, r3, lsl #5
   18af0:	blcc	90b04 <full_module_path@@Base+0x1759c>
   18af4:	andeq	pc, r1, pc, asr #32
   18af8:			; <UNDEFINED> instruction: 0xf852d01a
   18afc:	stmdbcs	r0, {r2, r8, sl, fp, ip}
   18b00:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
   18b04:	bmi	48ce24 <full_module_path@@Base+0x4138bc>
   18b08:	andsvs	r4, r3, sl, ror r4
   18b0c:			; <UNDEFINED> instruction: 0xf7f7e7c2
   18b10:	stmiavs	r5!, {r0, r3, r4, r7, r9, fp, ip, sp, lr, pc}^
   18b14:	stmdbmi	pc, {r1, r2, r3, r8, r9, fp, lr}	; <UNPREDICTABLE>
   18b18:	stmiavs	sp!, {r0, r1, r3, r4, r5, r6, sl, lr}
   18b1c:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   18b20:	blcc	7df28 <full_module_path@@Base+0x49c0>
   18b24:	andcs	r4, r2, r2, lsl #12
   18b28:	blx	19d4b56 <full_module_path@@Base+0x195b5ee>
   18b2c:	strb	r6, [r3, r2, ror #17]
   18b30:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
   18b34:			; <UNDEFINED> instruction: 0xe7ad6013
   18b38:	ldmdavs	r0, {r2, r3, r5, r7, ip, lr, pc}^
   18b3c:	svclt	0x0000e7d5
   18b40:			; <UNDEFINED> instruction: 0x0004deb8
   18b44:	andeq	r0, r0, r0, lsl #11
   18b48:	andeq	r8, r5, sl, lsl #19
   18b4c:	andeq	r8, r5, r8, asr #18
   18b50:	andeq	r8, r5, r8, lsr r9
   18b54:	andeq	lr, r2, ip, ror #14
   18b58:	andeq	r8, r5, lr, lsl r9
   18b5c:	push	{r0, r4, r5, r6, r8, r9, fp, lr}
   18b60:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
   18b64:			; <UNDEFINED> instruction: 0x460d4f70
   18b68:			; <UNDEFINED> instruction: 0xf5ad4970
   18b6c:	ldrbtmi	r5, [pc], #-3456	; 18b74 <fchmod@plt+0x11fb8>
   18b70:	ldmvs	fp, {r0, r2, r7, ip, sp, pc}
   18b74:	ldmdapl	r9!, {r1, r2, r4, r9, sl, lr}^
   18b78:	addpl	pc, r0, #54525952	; 0x3400000
   18b7c:	asrshi	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   18b80:	stmdavs	r9, {r2, r3, r9, ip, sp}
   18b84:			; <UNDEFINED> instruction: 0xf04f6011
   18b88:	strmi	r0, [r4], -r0, lsl #2
   18b8c:	ldrbtmi	r7, [r8], #2050	; 0x802
   18b90:	teqle	r5, r0, lsl #22
   18b94:			; <UNDEFINED> instruction: 0xf0002a2f
   18b98:	stccs	0, cr8, [r0, #-544]	; 0xfffffde0
   18b9c:	addshi	pc, pc, r0
   18ba0:	cdpne	8, 5, cr6, cr3, cr10, {1}
   18ba4:	and	r4, r3, r3, lsl #8
   18ba8:	blcc	76c14 <filesfrom_convert@@Base+0x54>
   18bac:	andle	r2, r3, pc, lsr #18
   18bb0:	mvnsle	r4, #156, 4	; 0xc0000009
   18bb4:	adchi	pc, r2, r0
   18bb8:	svcge	0x00034b5e
   18bbc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   18bc0:	cmplt	fp, #1769472	; 0x1b0000
   18bc4:	ldrtmi	sl, [r0], r3, lsl #30
   18bc8:			; <UNDEFINED> instruction: 0xf8dfb116
   18bcc:	ldrbtmi	r8, [r8], #364	; 0x16c
   18bd0:	stmdavs	sl!, {r0, r2, r3, r4, r8, ip, sp, pc}
   18bd4:	blcs	2fe68 <fchmod@plt+0x292ac>
   18bd8:	blmi	164d188 <full_module_path@@Base+0x15d3c20>
   18bdc:	andcs	r4, r0, r2, asr #12
   18be0:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
   18be4:	ldrtmi	r9, [r8], -r0
   18be8:			; <UNDEFINED> instruction: 0xf00368db
   18bec:	strmi	pc, [r0], r3, lsl #23
   18bf0:			; <UNDEFINED> instruction: 0xf0002800
   18bf4:	ldrtmi	r8, [r8], -fp, lsl #1
   18bf8:	ldcl	7, cr15, [lr, #948]	; 0x3b4
   18bfc:	ands	r4, r7, r4, lsl #12
   18c00:	svclt	0x00182a2f
   18c04:	subsle	sl, lr, r3, lsl #30
   18c08:			; <UNDEFINED> instruction: 0xf8584b4a
   18c0c:	ldmdavs	fp, {r0, r1, ip, sp}
   18c10:	bicsle	r2, r8, r0, lsl #22
   18c14:	addpl	pc, r0, #1325400064	; 0x4f000000
   18c18:	stmdavs	sl!, {r0, r2, r3, r8, ip, sp, pc}
   18c1c:	strtmi	r3, [r1], -r1, lsl #4
   18c20:			; <UNDEFINED> instruction: 0xf0244638
   18c24:	smlatbcs	r8, r5, r9, pc	; <UNPREDICTABLE>
   18c28:			; <UNDEFINED> instruction: 0xf0034638
   18c2c:	strmi	pc, [r4], -pc, lsr #21
   18c30:	ldrdls	pc, [ip, -pc]
   18c34:	strbmi	r4, [pc, #-1273]	; 18743 <fchmod@plt+0x11b87>
   18c38:	blmi	10cccb4 <full_module_path@@Base+0x105374c>
   18c3c:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   18c40:	stmdaeq	r6, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
   18c44:	movweq	lr, #19208	; 0x4b08
   18c48:	svcpl	0x0080f5b3
   18c4c:	ldmdbmi	lr!, {r1, r2, r3, r4, r5, r9, ip, lr, pc}
   18c50:	orrpl	pc, r0, #1325400064	; 0x4f000000
   18c54:	strbmi	r4, [r8], -r2, asr #12
   18c58:	ldrtmi	r4, [r1], #-1145	; 0xfffffb87
   18c5c:	stc	7, cr15, [r2], #948	; 0x3b4
   18c60:	ldrtmi	r1, [r9], -r2, ror #24
   18c64:	andeq	lr, r8, r9, lsl #22
   18c68:	bl	fec56c24 <full_module_path@@Base+0xfebdd6bc>
   18c6c:	tstcs	r8, r8, asr #12
   18c70:	blx	fe354c84 <full_module_path@@Base+0xfe2db71c>
   18c74:			; <UNDEFINED> instruction: 0xb1a54604
   18c78:	ldrsbhi	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   18c7c:	ldrbtmi	r6, [r8], #44	; 0x2c
   18c80:			; <UNDEFINED> instruction: 0xf50d4933
   18c84:	bmi	a6da8c <full_module_path@@Base+0x9f4524>
   18c88:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
   18c8c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   18c90:	subsmi	r6, r1, sl, lsl r8
   18c94:	strbmi	sp, [r0], -r3, asr #2
   18c98:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
   18c9c:	pop	{r0, r2, ip, sp, pc}
   18ca0:			; <UNDEFINED> instruction: 0xf8df83f0
   18ca4:	ldrbtmi	r8, [r8], #176	; 0xb0
   18ca8:	svcmi	0x002be7ea
   18cac:			; <UNDEFINED> instruction: 0xe7ab447f
   18cb0:	strtmi	r4, [r1], -sl, lsr #16
   18cb4:	ldrbtmi	r3, [r8], #-513	; 0xfffffdff
   18cb8:	svclt	0x00084287
   18cbc:	strmi	sl, [r4], -r3, lsl #16
   18cc0:			; <UNDEFINED> instruction: 0xf956f024
   18cc4:	svcmi	0x0026e789
   18cc8:			; <UNDEFINED> instruction: 0xe79d447f
   18ccc:	ldrtmi	r4, [sl], -r5, lsr #18
   18cd0:			; <UNDEFINED> instruction: 0xf04f2003
   18cd4:	ldrbtmi	r0, [r9], #-2048	; 0xfffff800
   18cd8:	blx	fe3d4d04 <full_module_path@@Base+0xfe35b79c>
   18cdc:	ldrdcs	lr, [pc, -r0]!
   18ce0:	ldcl	7, cr15, [r6, #-948]!	; 0xfffffc4c
   18ce4:	blmi	50540c <full_module_path@@Base+0x48bea4>
   18ce8:			; <UNDEFINED> instruction: 0xf44faf03
   18cec:			; <UNDEFINED> instruction: 0xf8585280
   18cf0:	ldmdavs	fp, {r0, r1, ip, sp}
   18cf4:			; <UNDEFINED> instruction: 0xf47f2b00
   18cf8:	ldr	sl, [r0, r5, ror #30]
   18cfc:	andcc	r4, r1, #1703936	; 0x1a0000
   18d00:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   18d04:			; <UNDEFINED> instruction: 0xf0244680
   18d08:			; <UNDEFINED> instruction: 0xe7b9f933
   18d0c:			; <UNDEFINED> instruction: 0x46224917
   18d10:	ldrbtmi	r2, [r9], #-3
   18d14:	blx	1c54d40 <full_module_path@@Base+0x1bdb7d8>
   18d18:			; <UNDEFINED> instruction: 0x46a0e7b2
   18d1c:			; <UNDEFINED> instruction: 0xf7ede7b0
   18d20:	svclt	0x0000ebb0
   18d24:	andeq	r8, r5, lr, ror #17
   18d28:	ldrdeq	sp, [r4], -r6
   18d2c:	andeq	r0, r0, ip, lsr #7
   18d30:			; <UNDEFINED> instruction: 0x0004ddb6
   18d34:	andeq	r0, r0, r4, lsr r6
   18d38:			; <UNDEFINED> instruction: 0x000367ba
   18d3c:	andeq	r8, r5, lr, ror #16
   18d40:	andeq	sl, r5, r4, ror #16
   18d44:	andeq	r8, r5, r4, lsl r8
   18d48:	andeq	fp, r5, r0, asr #16
   18d4c:	andeq	sl, r5, sl, lsl r8
   18d50:			; <UNDEFINED> instruction: 0x0004dcba
   18d54:	strdeq	sl, [r5], -r2
   18d58:	andeq	sl, r5, ip, ror #15
   18d5c:	andeq	sl, r5, r2, ror #15
   18d60:	ldrdeq	sl, [r5], -r0
   18d64:	ldrdeq	lr, [r2], -r6
   18d68:	muleq	r5, r6, r7
   18d6c:	muleq	r2, sl, r5
   18d70:			; <UNDEFINED> instruction: 0x4605b538
   18d74:			; <UNDEFINED> instruction: 0xf7ed4614
   18d78:	ldmiblt	r8!, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}
   18d7c:	ldcl	7, cr15, [r8], #948	; 0x3b4
   18d80:	blcs	30234 <fchmod@plt+0x29678>
   18d84:	blcs	18089ec <full_module_path@@Base+0x178f484>
   18d88:	andcs	fp, r1, #12, 30	; 0x30
   18d8c:	stmdavs	r1, {r9, sp}
   18d90:			; <UNDEFINED> instruction: 0xf8311928
   18d94:	vmov.i32	d17, #147	; 0x00000093
   18d98:	movwmi	r3, #41280	; 0xa140
   18d9c:	stccc	0, cr13, [r1], {2}
   18da0:			; <UNDEFINED> instruction: 0xbd381928
   18da4:	svclt	0x00182b2c
   18da8:	ldclt	0, cr2, [r8, #-0]
   18dac:	ldclt	0, cr2, [r8, #-0]
   18db0:	stmdavs	fp, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   18db4:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, r8, ip, sp, pc}	; <UNPREDICTABLE>
   18db8:	andsvs	r2, sl, r0, lsl #4
   18dbc:	stmdavs	r4, {r0, r2, r3, r9, sl, lr}
   18dc0:			; <UNDEFINED> instruction: 0xb12c4606
   18dc4:	stmdavs	r4!, {r5, r9, sl, lr}
   18dc8:	mrc2	7, 2, pc, cr12, cr15, {7}
   18dcc:	mvnsle	r2, r0, lsl #24
   18dd0:	eorsvs	r2, r7, r0, lsl #6
   18dd4:	ldcllt	0, cr6, [r8, #172]!	; 0xac
   18dd8:	mvnsmi	lr, #737280	; 0xb4000
   18ddc:	stmdavc	r3, {r7, r9, sl, lr}
   18de0:	ldcmi	6, cr4, [r0], #-52	; 0xffffffcc
   18de4:	ldrbtmi	r2, [ip], #-2863	; 0xfffff4d1
   18de8:	stmdami	pc!, {r2, r4, r5, r8, ip, lr, pc}	; <UNPREDICTABLE>
   18dec:	ldrbtmi	r4, [r8], #-1550	; 0xfffff9f2
   18df0:	strtmi	r4, [sl], -lr, lsr #30
   18df4:	ldrbtmi	r4, [pc], #-1601	; 18dfc <fchmod@plt+0x12240>
   18df8:	b	ffa56db4 <full_module_path@@Base+0xff9dd84c>
   18dfc:	movwcs	r2, #264	; 0x108
   18e00:	ldrpl	r4, [fp, #1592]!	; 0x638
   18e04:			; <UNDEFINED> instruction: 0xf9c2f003
   18e08:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
   18e0c:	tstvs	r8, r1, lsl #16
   18e10:	ldmdane	sl!, {r0, r2, r3, r4, r8, fp, ip, lr, pc}
   18e14:	stccs	8, cr15, [r1], {18}
   18e18:	andsle	r2, r2, lr, lsr #20
   18e1c:	mcrrne	10, 2, r4, r1, cr5
   18e20:	strcs	r4, [pc, #-2853]!	; 18303 <fchmod@plt+0x11747>
   18e24:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   18e28:			; <UNDEFINED> instruction: 0x46085415
   18e2c:	bmi	8f1298 <full_module_path@@Base+0x877d30>
   18e30:	blmi	8e1238 <full_module_path@@Base+0x867cd0>
   18e34:	ldrpl	r4, [r1], #-1146	; 0xfffffb86
   18e38:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   18e3c:	pop	{r0, r1, r3, r4, r5, r8, r9, fp, ip, sp, pc}
   18e40:	mcrne	3, 4, r8, cr2, cr8, {7}
   18e44:	stmdbcs	pc!, {r0, r3, r4, r5, r7, sl, fp, ip, lr}	; <UNPREDICTABLE>
   18e48:	ldrmi	sp, [r0], -r8, ror #3
   18e4c:	stmdacs	r1, {r1, r3, r4, r8, sp, lr}
   18e50:	strb	sp, [r3, sp, ror #1]!
   18e54:	vmul.i8	d20, d1, d11
   18e58:	svcmi	0x001b0301
   18e5c:	stmdapl	r6!, {r0, r1, r3, r4, r9, fp, lr}^
   18e60:	stmiapl	r1!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   18e64:			; <UNDEFINED> instruction: 0xf8d64638
   18e68:			; <UNDEFINED> instruction: 0xf1099000
   18e6c:	strbmi	r0, [sl], -r1, lsl #12
   18e70:	bl	fe656e2c <full_module_path@@Base+0xfe5dd8c4>
   18e74:			; <UNDEFINED> instruction: 0xf5b319ab
   18e78:	bl	1b0c80 <full_module_path@@Base+0x137718>
   18e7c:			; <UNDEFINED> instruction: 0xf04f0007
   18e80:			; <UNDEFINED> instruction: 0xf807022f
   18e84:	svclt	0x00342009
   18e88:	strcs	r4, [r0, #-1566]	; 0xfffff9e2
   18e8c:	blmi	452d54 <full_module_path@@Base+0x3d97ec>
   18e90:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   18e94:			; <UNDEFINED> instruction: 0xf0034410
   18e98:	blmi	3d73ec <full_module_path@@Base+0x35de84>
   18e9c:	sbcsvs	r4, r8, fp, ror r4
   18ea0:	mvnshi	lr, #12386304	; 0xbd0000
   18ea4:	andeq	sp, r4, lr, asr fp
   18ea8:	andeq	fp, r5, sl, lsr #13
   18eac:	andeq	fp, r5, r2, lsr #13
   18eb0:	andeq	r8, r5, r6, asr #12
   18eb4:	andeq	fp, r5, r4, ror r6
   18eb8:	andeq	r8, r5, sl, lsr #12
   18ebc:	andeq	fp, r5, r4, ror #12
   18ec0:	andeq	r0, r0, r4, lsr r6
   18ec4:	andeq	r0, r0, r0, asr r5
   18ec8:	andeq	fp, r5, r8, lsr r6
   18ecc:	andeq	r0, r0, r0, asr r6
   18ed0:	muleq	r0, r4, r4
   18ed4:			; <UNDEFINED> instruction: 0x000585b4
   18ed8:	svcmi	0x00f0e92d
   18edc:	blhi	d4398 <full_module_path@@Base+0x5ae30>
   18ee0:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
   18ee4:	andls	fp, r3, r5, lsl #1
   18ee8:	rsbsle	r2, sp, r0, lsl #16
   18eec:	bmi	10f2f0c <full_module_path@@Base+0x10799a4>
   18ef0:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   18ef4:			; <UNDEFINED> instruction: 0x3014f9b9
   18ef8:	vstrle	d2, [r7, #-4]
   18efc:			; <UNDEFINED> instruction: 0xf8a2f7f7
   18f00:	ldrbtmi	r4, [r9], #-2367	; 0xfffff6c1
   18f04:	andcs	r4, r2, r2, lsl #12
   18f08:			; <UNDEFINED> instruction: 0xf976f009
   18f0c:	ldrsbthi	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
   18f10:			; <UNDEFINED> instruction: 0xf8d844f8
   18f14:	bcs	20f1c <fchmod@plt+0x1a360>
   18f18:	bcc	15328 <fchmod@plt+0xe76c>
   18f1c:	blmi	ed0430 <full_module_path@@Base+0xe56ec8>
   18f20:			; <UNDEFINED> instruction: 0xf8df4657
   18f24:	ldrbtmi	fp, [fp], #-232	; 0xffffff18
   18f28:	ldrbtmi	r9, [fp], #1538	; 0x602
   18f2c:	bcc	454754 <full_module_path@@Base+0x3db1ec>
   18f30:	ldrdcs	pc, [r4], -r8
   18f34:	eorge	pc, r7, r2, asr r8	; <UNPREDICTABLE>
   18f38:	svceq	0x0000f1ba
   18f3c:			; <UNDEFINED> instruction: 0xf9b9d030
   18f40:			; <UNDEFINED> instruction: 0xf8da2014
   18f44:	bcs	68f7c <socket_options@@Base+0x40>
   18f48:	streq	pc, [r4, #-260]	; 0xfffffefc
   18f4c:			; <UNDEFINED> instruction: 0xf7f7dd09
   18f50:	stmiavs	r6!, {r0, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   18f54:			; <UNDEFINED> instruction: 0x4659463b
   18f58:	strmi	r9, [r2], -r0, lsl #12
   18f5c:			; <UNDEFINED> instruction: 0xf0092002
   18f60:	strtmi	pc, [r9], -fp, asr #18
   18f64:			; <UNDEFINED> instruction: 0xf7ff4620
   18f68:	blls	d8bfc <full_module_path@@Base+0x5f694>
   18f6c:	lfmle	f4, 4, [r7], {187}	; 0xbb
   18f70:			; <UNDEFINED> instruction: 0xb1aa6822
   18f74:			; <UNDEFINED> instruction: 0x2014f9b9
   18f78:	vstrle	s4, [sp, #-4]
   18f7c:			; <UNDEFINED> instruction: 0xf862f7f7
   18f80:	ldrdgt	pc, [ip], -sl
   18f84:	bne	4547ec <full_module_path@@Base+0x3db284>
   18f88:			; <UNDEFINED> instruction: 0xf8dc463b
   18f8c:	strls	r6, [r0], -r8
   18f90:	andcs	r4, r2, r2, lsl #12
   18f94:			; <UNDEFINED> instruction: 0xf930f009
   18f98:	strtmi	r4, [r0], -r9, lsr #12
   18f9c:			; <UNDEFINED> instruction: 0xff08f7ff
   18fa0:	sbcle	r3, r5, #1, 30
   18fa4:	blls	1007b4 <full_module_path@@Base+0x8724c>
   18fa8:	cdpcs	3, 0, cr11, cr0, cr3, {0}
   18fac:	bmi	650404 <full_module_path@@Base+0x5d6e9c>
   18fb0:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
   18fb4:	ldmdavs	r2, {r2, r8, r9, ip, sp}^
   18fb8:	streq	lr, [r6], r2, lsl #22
   18fbc:	blne	15710c <full_module_path@@Base+0xddba4>
   18fc0:	stmiavs	r9, {r0, r4, r5, r8, ip, sp, pc}^
   18fc4:	ldmdavs	ip, {r0, r2, r3, r4, fp, sp, lr}^
   18fc8:	mulvs	sp, r8, r8
   18fcc:	addvs	r6, r8, ip, asr #32
   18fd0:			; <UNDEFINED> instruction: 0xf1034296
   18fd4:	mvnsle	r0, ip, lsl #6
   18fd8:	andlt	r9, r5, r3, lsl #16
   18fdc:	blhi	d42d8 <full_module_path@@Base+0x5ad70>
   18fe0:	svcmi	0x00f0e8bd
   18fe4:	ldmiblt	ip!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18fe8:	str	r9, [r0, r3, lsl #28]
   18fec:	ldc	0, cr11, [sp], #20
   18ff0:	pop	{r1, r8, r9, fp, pc}
   18ff4:	svclt	0x00008ff0
   18ff8:	andeq	sp, r4, r2, ror #20
   18ffc:	andeq	r0, r0, r0, lsl #11
   19000:	andeq	lr, r2, sl, asr #7
   19004:	andeq	r8, r5, r0, asr #10
   19008:	andeq	lr, r2, r2, ror #7
   1900c:			; <UNDEFINED> instruction: 0x0002e3be
   19010:	muleq	r5, lr, r4
   19014:	svcmi	0x00f0e92d
   19018:	ldrmi	fp, [r8], r5, lsr #1
   1901c:	andls	r4, r7, #198656	; 0x30800
   19020:	stmdavs	r5, {r1, r6, r7, r9, fp, lr}
   19024:			; <UNDEFINED> instruction: 0xf8df447a
   19028:	ldmpl	r3, {r3, r8, r9, ip, sp, pc}^
   1902c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
   19030:			; <UNDEFINED> instruction: 0xf04f9323
   19034:	stccs	3, cr0, [r0, #-0]
   19038:	bmi	fefcd170 <full_module_path@@Base+0xfef53c08>
   1903c:	blmi	fefaaa48 <full_module_path@@Base+0xfef314e0>
   19040:	ldrbtmi	r4, [sl], #-1674	; 0xfffff976
   19044:	bmi	fef7d86c <full_module_path@@Base+0xfef04304>
   19048:	andls	r4, r9, #2046820352	; 0x7a000000
   1904c:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   19050:	ldrbtmi	r4, [fp], #-3003	; 0xfffff445
   19054:	ldmdavs	fp!, {r1, r3, r8, r9, ip, pc}
   19058:	smlatblt	fp, ip, r8, r6
   1905c:	ldrtle	r0, [r6], #-802	; 0xfffffcde
   19060:	ldrtle	r0, [r9], #-1315	; 0xfffffadd
   19064:	cfstrsmi	mvf15, [r0], {20}
   19068:	ldmmi	r6!, {r0, r2, r4, ip, lr, pc}
   1906c:	bls	1ea980 <full_module_path@@Base+0x171418>
   19070:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   19074:			; <UNDEFINED> instruction: 0xffcef7ff
   19078:	movtlt	r4, #1542	; 0x606
   1907c:	blmi	feaabb4c <full_module_path@@Base+0xfea325e4>
   19080:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19084:	blls	8f30f4 <full_module_path@@Base+0x879b8c>
   19088:			; <UNDEFINED> instruction: 0xf040405a
   1908c:	ldrtmi	r8, [r0], -sl, asr #2
   19090:	pop	{r0, r2, r5, ip, sp, pc}
   19094:	stmdals	r7, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19098:	addmi	pc, r0, #20, 8	; 0x14000000
   1909c:	svclt	0x000c920b
   190a0:	strcs	r2, [r0], -r1, lsl #12
   190a4:			; <UNDEFINED> instruction: 0xf1a17801
   190a8:	blx	fec9996c <full_module_path@@Base+0xfec20404>
   190ac:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   190b0:	stcpl	8, cr1, [r2], {131}	; 0x83
   190b4:			; <UNDEFINED> instruction: 0xf018b15a
   190b8:	vst3.8	{d0[0],d1[0],d2[0]}, [r4], r4
   190bc:	vaddl.u8	<illegal reg q8.5>, d16, d0
   190c0:	andls	r5, lr, #0
   190c4:	andcs	fp, r1, #12, 30	; 0x30
   190c8:	addmi	r2, r2, #0, 4
   190cc:	stmdavs	sp!, {r0, r4, ip, lr, pc}
   190d0:	bicle	r2, r0, r0, lsl #26
   190d4:	ldrb	r2, [r1, r0, lsl #12]
   190d8:	strbmi	r9, [r3], -r7, lsl #20
   190dc:	ldrbmi	r6, [r1], -r8, ror #17
   190e0:			; <UNDEFINED> instruction: 0xff98f7ff
   190e4:	stmdacs	r0, {r1, r2, r9, sl, lr}
   190e8:	stmdavs	sp!, {r3, r6, r7, r8, ip, lr, pc}
   190ec:			; <UNDEFINED> instruction: 0xd1b22d00
   190f0:	stmiavs	sl!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   190f4:	andeq	pc, r2, r4
   190f8:	andls	r9, sp, #15
   190fc:	andls	r6, ip, #6946816	; 0x6a0000
   19100:	movwmi	r9, #10765	; 0x2a0d
   19104:	andsle	r9, sp, r0, lsl r2
   19108:	strle	r0, [r8, #-1760]!	; 0xfffff920
   1910c:			; <UNDEFINED> instruction: 0xf000292f
   19110:	stmibmi	lr, {r0, r4, r5, r6, r7, pc}
   19114:			; <UNDEFINED> instruction: 0xf85b4a8e
   19118:			; <UNDEFINED> instruction: 0xf85b1001
   1911c:	stmdavs	r9, {r1, sp}
   19120:			; <UNDEFINED> instruction: 0xf1016812
   19124:	ldrmi	r0, [r4, #3073]	; 0xc01
   19128:	adchi	pc, r7, r0, lsl #1
   1912c:	andcs	r4, r3, r9, lsl #19
   19130:			; <UNDEFINED> instruction: 0xf85b2202
   19134:	tstls	r0, r1
   19138:	tstls	r4, sl, lsl #18
   1913c:	strbtmi	r9, [r1], #-2320	; 0xfffff6f0
   19140:	ands	r9, r4, r3, lsl r1
   19144:			; <UNDEFINED> instruction: 0x212f4618
   19148:			; <UNDEFINED> instruction: 0xf7ed9311
   1914c:	blls	494224 <full_module_path@@Base+0x41acbc>
   19150:			; <UNDEFINED> instruction: 0xf0002800
   19154:	mcrrne	0, 9, r8, r3, cr11
   19158:	andcs	r9, r1, r0, lsl sl
   1915c:	stmdbcc	pc!, {r0, r1, r2, sp, lr, pc}	; <UNPREDICTABLE>
   19160:	tstcs	r1, r8, lsl pc
   19164:	addseq	lr, r4, #69632	; 0x11000
   19168:	addhi	pc, fp, r0, asr #32
   1916c:	stmdbge	r4!, {r0, sp}
   19170:	orreq	lr, r2, r1, lsl #22
   19174:	mcrrcc	8, 4, pc, r4, cr1	; <UNPREDICTABLE>
   19178:	tsteq	r1, r8, lsl r0	; <UNPREDICTABLE>
   1917c:	rsble	r9, r2, r0, lsl r1
   19180:	strle	r0, [r6, #-1825]	; 0xfffff8df
   19184:	bl	8361c <full_module_path@@Base+0xa0b4>
   19188:	ldfnes	f0, [r0], {128}	; 0x80
   1918c:			; <UNDEFINED> instruction: 0xf8419a08
   19190:	stmdbge	r4!, {r2, r6, sl, fp, sp}
   19194:	bl	6199c <_dist_code@@Base+0xedf4>
   19198:			; <UNDEFINED> instruction: 0xf0040180
   1919c:			; <UNDEFINED> instruction: 0xf8410c01
   191a0:	stmdbls	ip, {r2, r6, sl, fp, sp}
   191a4:	stmdbcs	pc!, {r0, r3, fp, ip, sp, lr}	; <UNPREDICTABLE>
   191a8:	bls	38d2f0 <full_module_path@@Base+0x313d88>
   191ac:	bls	405dfc <full_module_path@@Base+0x38c894>
   191b0:	bls	387dc0 <full_module_path@@Base+0x30e858>
   191b4:			; <UNDEFINED> instruction: 0xf1bc3201
   191b8:	cmple	r7, r0, lsl #30
   191bc:	eorle	r2, r2, r1, lsl #16
   191c0:	ldmdbge	r3, {r2, r3, fp, ip, pc}
   191c4:	cdp2	0, 8, cr15, cr14, cr3, {1}
   191c8:	blls	307630 <full_module_path@@Base+0x28e0c8>
   191cc:	svclt	0x00181e1e
   191d0:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx1
   191d4:	svcge	0x007bf43f
   191d8:			; <UNDEFINED> instruction: 0xf85b4b5f
   191dc:			; <UNDEFINED> instruction: 0xf9b33003
   191e0:	blcs	25238 <fchmod@plt+0x1e67c>
   191e4:	stmiavs	fp!, {r0, r2, r4, r6, sl, fp, ip, lr, pc}
   191e8:	svceq	0x0020f013
   191ec:			; <UNDEFINED> instruction: 0xf04fbf08
   191f0:			; <UNDEFINED> instruction: 0xe74336ff
   191f4:	streq	pc, [r6], #-4
   191f8:	rsbsle	r2, lr, r2, lsl #24
   191fc:	svceq	0x0000f1bc
   19200:	stmdacs	r1, {r0, r1, r4, r5, r8, ip, lr, pc}
   19204:			; <UNDEFINED> instruction: 0x4618d174
   19208:			; <UNDEFINED> instruction: 0xf7ed930f
   1920c:			; <UNDEFINED> instruction: 0x4602ead6
   19210:	andls	r9, sp, #12, 16	; 0xc0000
   19214:	b	ff4571d0 <full_module_path@@Base+0xff3ddc68>
   19218:	addmi	r9, r3, #13312	; 0x3400
   1921c:	blle	ff52aa34 <full_module_path@@Base+0xff4b14cc>
   19220:	blls	3dfa88 <full_module_path@@Base+0x366520>
   19224:	ldrmi	r9, [r8], #-2316	; 0xfffff6f4
   19228:			; <UNDEFINED> instruction: 0xf7ed930c
   1922c:	stmdacs	r0, {r4, r5, fp, sp, lr, pc}
   19230:	blls	38d964 <full_module_path@@Base+0x3143fc>
   19234:	sbcle	r4, ip, r3, lsr #5
   19238:	bne	fe6a03c8 <full_module_path@@Base+0xfe626e60>
   1923c:	vldmiapl	fp, {d9-d14}
   19240:	bicle	r2, r2, pc, lsr #22
   19244:	strbteq	lr, [r2], -r5, asr #15
   19248:	ldr	sp, [lr, r3, lsr #11]!
   1924c:	tstcc	r1, ip, lsl #18
   19250:			; <UNDEFINED> instruction: 0xf1bc910c
   19254:	tstle	r9, r0, lsl #30
   19258:	cmple	r9, r1, lsl #16
   1925c:	ldrmi	r9, [r8], -ip, lsl #18
   19260:	ldmda	r4, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19264:	lslsle	r2, r0, #16
   19268:	andcs	lr, r0, #46923776	; 0x2cc0000
   1926c:	ldmdbge	r3, {r2, r3, fp, ip, pc}
   19270:	stc2l	0, cr15, [r4, #140]!	; 0x8c
   19274:	adcle	r2, r8, r0, lsl #16
   19278:			; <UNDEFINED> instruction: 0xf014e7ab
   1927c:			; <UNDEFINED> instruction: 0xf43f0204
   19280:	bls	28505c <full_module_path@@Base+0x20baf4>
   19284:	andsls	r2, r3, #2
   19288:	ldrb	r2, [r0, -r1, lsl #4]!
   1928c:	andcs	r4, r1, r2, lsl #12
   19290:			; <UNDEFINED> instruction: 0xf8d9e76d
   19294:			; <UNDEFINED> instruction: 0xf7f64008
   19298:	blls	3d8df4 <full_module_path@@Base+0x35f88c>
   1929c:	teqle	sl, r0, lsl #22
   192a0:	blcs	3fee8 <fchmod@plt+0x3932c>
   192a4:	pushmi	{r1, r3, r4, r5, r8, ip, lr, pc}
   192a8:	stmdavc	r7, {r0, r3, r4, r5, r6, sl, lr}
   192ac:	ldrdgt	pc, [r8], -r5
   192b0:	bmi	ae9084 <full_module_path@@Base+0xa6fb1c>
   192b4:	nopeq	{140}	; 0x8c
   192b8:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
   192bc:	movtne	pc, #963	; 0x3c3	; <UNPREDICTABLE>
   192c0:	movteq	lr, #31491	; 0x7b03
   192c4:			; <UNDEFINED> instruction: 0xf01c447a
   192c8:	stmdavs	pc!, {r6, r8, r9, sl, fp}^	; <UNPREDICTABLE>
   192cc:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   192d0:	bmi	94d750 <full_module_path@@Base+0x8d41e8>
   192d4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   192d8:	strmi	r2, [r2], -r3, lsl #8
   192dc:	ldrbmi	r9, [r0], -r7, lsl #24
   192e0:	stmib	sp, {r1, r8, r9, sl, ip, pc}^
   192e4:	stmdbmi	r0!, {sl, ip}
   192e8:			; <UNDEFINED> instruction: 0xf0084479
   192ec:	ldrb	pc, [sl, -r5, lsl #31]!	; <UNPREDICTABLE>
   192f0:	strb	r4, [r5, -r2, ror #12]!
   192f4:	andcs	r4, r1, r2, ror #12
   192f8:			; <UNDEFINED> instruction: 0xf1bce739
   192fc:	tstle	r4, r0, lsl #30
   19300:	addle	r2, r0, r1, lsl #16
   19304:	rscscc	pc, pc, #79	; 0x4f
   19308:			; <UNDEFINED> instruction: 0xf04fe75a
   1930c:			; <UNDEFINED> instruction: 0xe7ad32ff
   19310:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
   19314:	ldmdbmi	r6, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   19318:			; <UNDEFINED> instruction: 0xe7c64479
   1931c:	ldrbtmi	r4, [r9], #-2325	; 0xfffff6eb
   19320:			; <UNDEFINED> instruction: 0xf7ede7c3
   19324:	svclt	0x0000e8ae
   19328:	andeq	r0, r0, ip, lsr #7
   1932c:	andeq	sp, r4, r0, lsr #18
   19330:	andeq	sp, r4, r8, lsl r9
   19334:	andeq	r6, r3, r6, asr #6
   19338:	andeq	r0, r0, r8, ror r6
   1933c:	andeq	r6, r3, r0, asr #6
   19340:	andeq	r6, r3, r6, lsr r3
   19344:	strheq	lr, [r4], -r2
   19348:	andeq	sp, r4, r4, asr #17
   1934c:	muleq	r0, r4, r4
   19350:	andeq	r0, r0, r0, asr r5
   19354:	andeq	r0, r0, r0, asr r6
   19358:	andeq	r0, r0, r0, lsl #11
   1935c:	andeq	r7, r3, r8, asr r8
   19360:	ldrdeq	ip, [r4], -r4
   19364:	andeq	r7, r3, r0, lsl r0
   19368:	andeq	lr, r2, r8, asr r0
   1936c:	andeq	r6, r3, r6, ror r0
   19370:	andeq	r7, r3, ip, lsl r0
   19374:	andeq	ip, r2, lr, asr #13
   19378:	ldrblt	r4, [r0, #-2838]!	; 0xfffff4ea
   1937c:			; <UNDEFINED> instruction: 0x460d447b
   19380:	ldmvs	r9, {r1, r2, r9, sl, lr}^
   19384:	cmplt	r1, r4, lsl r6
   19388:	andeq	pc, ip, r3, lsl #2
   1938c:			; <UNDEFINED> instruction: 0x462b4632
   19390:			; <UNDEFINED> instruction: 0xf7ff2106
   19394:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   19398:			; <UNDEFINED> instruction: 0x2c02db0f
   1939c:	andcs	fp, r0, r8, lsl pc
   193a0:	stmdami	sp, {r1, r3, r8, ip, lr, pc}
   193a4:	stmibvs	r3, {r3, r4, r5, r6, sl, lr}
   193a8:	mulscc	r8, r3, r1
   193ac:	ldrtmi	r4, [r2], -fp, lsr #12
   193b0:			; <UNDEFINED> instruction: 0xf7ff4621
   193b4:	svceq	0x00c0fe2f
   193b8:			; <UNDEFINED> instruction: 0x076bbd70
   193bc:	andcs	fp, r1, r8, asr #30
   193c0:			; <UNDEFINED> instruction: 0xf7edd4fa
   193c4:	andcs	lr, r2, #139264	; 0x22000
   193c8:	andcs	r4, r1, r3, lsl #12
   193cc:	ldcllt	0, cr6, [r0, #-104]!	; 0xffffff98
   193d0:	ldcllt	6, cr4, [r0, #-96]!	; 0xffffffa0
   193d4:	andeq	sp, r4, r8, lsr #27
   193d8:	andeq	sp, r4, r0, lsl #27
   193dc:	strmi	r4, [r2], -r3, lsl #22
   193e0:			; <UNDEFINED> instruction: 0xf103447b
   193e4:	bicsvs	r0, sl, r4, lsl r0
   193e8:	svclt	0x00004770
   193ec:	andeq	r8, r5, r0, ror r0
   193f0:	stmvs	r6, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
   193f4:			; <UNDEFINED> instruction: 0xf4064c71
   193f8:	ldrtmi	r6, [r7], -r0, lsl #10
   193fc:	bicslt	r4, sl, ip, ror r4
   19400:			; <UNDEFINED> instruction: 0xc1bcf8df
   19404:			; <UNDEFINED> instruction: 0xf854468e
   19408:			; <UNDEFINED> instruction: 0xf8d1100c
   1940c:			; <UNDEFINED> instruction: 0xf1bcc000
   19410:	ldcle	15, cr0, [r1], {28}
   19414:			; <UNDEFINED> instruction: 0xf0402d00
   19418:			; <UNDEFINED> instruction: 0xf016808b
   1941c:			; <UNDEFINED> instruction: 0xf0000520
   19420:	strcs	r8, [r1, #-183]	; 0xffffff49
   19424:			; <UNDEFINED> instruction: 0xc19cf8df
   19428:	cdpeq	0, 2, cr15, cr11, cr15, {2}
   1942c:			; <UNDEFINED> instruction: 0xf10c44fc
   19430:			; <UNDEFINED> instruction: 0xf88c0125
   19434:	and	lr, r9, r4, lsr #32
   19438:	subsle	r2, r9, r0, lsl #26
   1943c:			; <UNDEFINED> instruction: 0xf04f4962
   19440:	strcs	r0, [pc, #-3130]	; 1880e <fchmod@plt+0x11c52>
   19444:			; <UNDEFINED> instruction: 0x31254479
   19448:	stcgt	8, cr15, [r1], {1}
   1944c:	svceq	0x0010f016
   19450:	qadd16cs	fp, pc, pc	; <UNPREDICTABLE>
   19454:	blvs	97460 <full_module_path@@Base+0x1def8>
   19458:	ldrtmi	r6, [r7], -r6, lsl #17
   1945c:	svcmi	0x0080f416
   19460:	qadd16cs	fp, r1, pc	; <UNPREDICTABLE>
   19464:	blvs	97470 <full_module_path@@Base+0x1df08>
   19468:	ldrtmi	r6, [r7], -r6, lsl #17
   1946c:	svcmi	0x0000f416
   19470:	strbcs	sp, [r3], -r0, rrx
   19474:	blvs	97480 <full_module_path@@Base+0x1df18>
   19478:	ldrtmi	r6, [r7], -r6, lsl #17
   1947c:	svcpl	0x0080f416
   19480:	uqadd16cs	fp, r5, pc	; <UNPREDICTABLE>
   19484:	blvs	97490 <full_module_path@@Base+0x1df28>
   19488:	ldrtmi	r6, [r7], -r6, lsl #17
   1948c:	svccc	0x0080f416
   19490:			; <UNDEFINED> instruction: 0xb122d00a
   19494:	stmibpl	r7!, {r1, r3, r6, r8, r9, sl, fp, lr}^
   19498:	svccs	0x001c683f
   1949c:			; <UNDEFINED> instruction: 0x2673dd36
   194a0:	blvs	974ac <full_module_path@@Base+0x1df44>
   194a4:	ldrtmi	r6, [r7], -r6, lsl #17
   194a8:	svccc	0x0000f416
   194ac:	bcs	4d4c8 <_IO_stdin_used@@Base+0x7c50>
   194b0:	ldrbtcs	sp, [r2], -r2, ror #2
   194b4:	blvs	974c0 <full_module_path@@Base+0x1df58>
   194b8:	teqeq	r8, #8847360	; 0x870000
   194bc:	bcs	4e8d4 <_IO_stdin_used@@Base+0x905c>
   194c0:	rsbscs	sp, r0, #96, 2
   194c4:	blcs	974d0 <full_module_path@@Base+0x1df68>
   194c8:	ldrbtmi	r4, [sl], #-2624	; 0xfffff5c0
   194cc:	bne	fe2a5d64 <full_module_path@@Base+0xfe22c7fc>
   194d0:	sfmle	f4, 4, [sp], #-680	; 0xfffffd58
   194d4:	eorcs	fp, r0, #1073741829	; 0x40000005
   194d8:	blcs	974e4 <full_module_path@@Base+0x1df7c>
   194dc:	andvc	r2, sl, r0, lsl #4
   194e0:	suble	r2, r5, r0, lsl #22
   194e4:	ldrbtmi	r4, [r8], #-2106	; 0xfffff7c6
   194e8:	bne	265580 <full_module_path@@Base+0x1ec018>
   194ec:	ldcllt	0, cr6, [r0, #100]!	; 0x64
   194f0:			; <UNDEFINED> instruction: 0xf04f06b1
   194f4:	ldrle	r0, [r5], #1295	; 0x50f
   194f8:	ldrsbgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   194fc:	cdpeq	0, 2, cr15, cr13, cr15, {2}
   19500:			; <UNDEFINED> instruction: 0xf10c44fc
   19504:			; <UNDEFINED> instruction: 0xf88c0125
   19508:	ldr	lr, [pc, r4, lsr #32]
   1950c:	strle	r0, [r8, #-951]	; 0xfffffc49
   19510:	stmibpl	r7!, {r0, r4, r5, r8, r9, sl, fp, lr}^
   19514:			; <UNDEFINED> instruction: 0xb127683f
   19518:	stmibpl	r7!, {r4, r5, r8, r9, sl, fp, lr}^
   1951c:	svccs	0x0000683f
   19520:	teqeq	r2, #-1073741775	; 0xc0000031
   19524:	bmi	b8ec6c <full_module_path@@Base+0xb15704>
   19528:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   1952c:	sbcle	r2, fp, r0, lsl #20
   19530:	ldcllt	0, cr2, [r0]
   19534:	svcvc	0x0080f416
   19538:	uqadd16cs	fp, lr, pc	; <UNPREDICTABLE>
   1953c:	blvs	97548 <full_module_path@@Base+0x1dfe0>
   19540:	ldrtmi	r6, [r7], -r6, lsl #17
   19544:	svceq	0x0080f016
   19548:	uhadd16cs	fp, r7, pc	; <UNPREDICTABLE>
   1954c:	blvs	97558 <full_module_path@@Base+0x1dff0>
   19550:	ldrtmi	r6, [r7], -r6, lsl #17
   19554:	svcvc	0x0000f416
   19558:	ssateq	sp, #23, r0, lsl #1
   1955c:	streq	pc, [r1, -r1, lsl #2]
   19560:	strtcs	fp, [fp], -ip, asr #30
   19564:	andvc	r2, lr, sp, lsr #12
   19568:	stmvs	r6, {r0, r3, r4, r5, r9, sl, lr}
   1956c:			; <UNDEFINED> instruction: 0xe7854637
   19570:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   19574:	ldcllt	0, cr3, [r0, #144]!	; 0x90
   19578:	stmibpl	r7!, {r0, r4, r8, r9, sl, fp, lr}^
   1957c:	svccs	0x001c683f
   19580:	bfi	sp, r7, (invalid: 25:5)
   19584:	stmiapl	r2!, {r1, r2, r3, r9, fp, lr}
   19588:	bcs	7735d8 <full_module_path@@Base+0x6fa070>
   1958c:	bfi	sp, r9, (invalid: 25:10)
   19590:	mulgt	r0, lr, r8
   19594:	stfeqd	f7, [fp], #-688	; 0xfffffd50
   19598:	ldcleq	0, cr15, [sp], #112	; 0x70
   1959c:			; <UNDEFINED> instruction: 0xf89ed108
   195a0:	stmdbcs	r0!, {r0, ip}
   195a4:	stmdbmi	pc, {r3, ip, lr, pc}	; <UNPREDICTABLE>
   195a8:	ldrbtmi	r4, [r9], #-1637	; 0xfffff99b
   195ac:	strb	r3, [sp, -r4, lsr #2]
   195b0:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
   195b4:	strb	r3, [r9, -r4, lsr #2]
   195b8:	ldr	r2, [sp, r1, lsl #10]
   195bc:	andeq	sp, r4, r8, asr #10
   195c0:	andeq	r0, r0, ip, lsr #8
   195c4:	andeq	r8, r5, r4, lsr #32
   195c8:	andeq	r8, r5, ip
   195cc:	andeq	r7, r5, r6, lsl #31
   195d0:	andeq	r7, r5, sl, ror #30
   195d4:	andeq	r7, r5, r0, asr pc
   195d8:	andeq	r0, r0, r0, asr r4
   195dc:	strdeq	r0, [r0], -ip
   195e0:	ldrdeq	r7, [r5], -lr
   195e4:	andeq	r7, r5, r6, lsr #29
   195e8:	muleq	r5, lr, lr
   195ec:	svcmi	0x00f0e92d
   195f0:			; <UNDEFINED> instruction: 0xf8df460e
   195f4:			; <UNDEFINED> instruction: 0x461ca37c
   195f8:	ldrdlt	r4, [r9], lr
   195fc:			; <UNDEFINED> instruction: 0x468144fa
   19600:	ldrdhi	pc, [r8], #-141	; 0xffffff73
   19604:			; <UNDEFINED> instruction: 0xf85a4617
   19608:			; <UNDEFINED> instruction: 0xf9b11005
   1960c:	tstls	r7, r4, lsl r0
   19610:	vqrdmulh.s<illegal width 8>	d2, d0, d1
   19614:			; <UNDEFINED> instruction: 0xf01880db
   19618:	stmiavs	r0!, {r2, r3, sl, fp}
   1961c:	bmi	ff5cd65c <full_module_path@@Base+0xff5540f4>
   19620:	movtcc	pc, #1024	; 0x400	; <UNPREDICTABLE>
   19624:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   19628:	bcs	33678 <fchmod@plt+0x2cabc>
   1962c:			; <UNDEFINED> instruction: 0xf44fbf14
   19630:	vst1.8	{d19-d22}, [pc], r0
   19634:	addsmi	r3, r3, #128, 4
   19638:	adchi	pc, r5, r0
   1963c:	stmdble	r5, {r0, r8, r9, sl, fp, sp}
   19640:	ldmne	r1!, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip}^
   19644:	bcs	bf0a14 <full_module_path@@Base+0xb774ac>
   19648:	cmphi	r0, r0	; <UNPREDICTABLE>
   1964c:	addmi	r1, lr, #3948544	; 0x3c4000
   19650:	cmphi	r3, r0, lsl #1	; <UNPREDICTABLE>
   19654:	vaddne.f16	s7, s6, s2	; <UNPREDICTABLE>
   19658:			; <UNDEFINED> instruction: 0xf8132500
   1965c:	bcs	be5268 <full_module_path@@Base+0xb6bd00>
   19660:	strcc	fp, [r1, #-3848]	; 0xfffff0f8
   19664:			; <UNDEFINED> instruction: 0xd1f84299
   19668:	orrvs	pc, r2, #16, 8	; 0x10000000
   1966c:	ssatmi	fp, #28, ip, lsl #30
   19670:	mrsle	r2, ELR_hyp
   19674:	svceq	0x0000f1bc
   19678:	ldmdavc	r2!, {r0, r1, ip, lr, pc}
   1967c:			; <UNDEFINED> instruction: 0xf0002a2f
   19680:	absneem	f0, f6
   19684:	andcs	fp, r1, #24, 30	; 0x60
   19688:	sbcseq	lr, r8, #73728	; 0x12000
   1968c:	teqhi	pc, r0, asr #32	; <UNPREDICTABLE>
   19690:			; <UNDEFINED> instruction: 0xf01846bb
   19694:	svclt	0x00040810
   19698:	andshi	pc, r4, sp, asr #17
   1969c:			; <UNDEFINED> instruction: 0xf04046d8
   196a0:	smlabbcs	r1, r5, r0, r8
   196a4:	bl	221eac <full_module_path@@Base+0x1a8944>
   196a8:	movwls	r0, #24577	; 0x6001
   196ac:			; <UNDEFINED> instruction: 0xf8e8f004
   196b0:	strmi	r9, [r4], r6, lsl #22
   196b4:	stmdacs	r0, {r5, r6, sp, lr}
   196b8:	cmphi	r5, r0	; <UNPREDICTABLE>
   196bc:			; <UNDEFINED> instruction: 0xf0402b00
   196c0:	ldclne	0, cr8, [sl], #-952	; 0xfffffc48
   196c4:			; <UNDEFINED> instruction: 0x46604631
   196c8:	mrrc2	0, 2, pc, r2, cr3	; <UNPREDICTABLE>
   196cc:	blcs	402e8 <fchmod@plt+0x3972c>
   196d0:	sbcshi	pc, sl, r0, asr #32
   196d4:	stmibmi	r9!, {r1, r2, r5, r6, fp, sp, lr}
   196d8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   196dc:	ldmib	r2, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   196e0:	mvnlt	r6, r7, lsr #17
   196e4:			; <UNDEFINED> instruction: 0xf04749a6
   196e8:	ldrtmi	r0, [r0], -r1, lsl #16
   196ec:	andhi	pc, r8, r4, asr #17
   196f0:			; <UNDEFINED> instruction: 0xf7ec4479
   196f4:	stmdacs	r0, {r1, r3, r4, r7, r8, sl, fp, sp, lr, pc}
   196f8:	rscshi	pc, r3, r0
   196fc:	svclt	0x00144286
   19700:	streq	pc, [r3, -r7, asr #32]
   19704:	streq	pc, [r7, -r7, asr #32]
   19708:	svceq	0x0002f1bb
   1970c:	stmdble	r6, {r0, r1, r2, r5, r7, sp, lr}
   19710:	movweq	lr, #47878	; 0xbb06
   19714:	stccs	8, cr15, [r3], {19}
   19718:			; <UNDEFINED> instruction: 0xf0002a2a
   1971c:	ldreq	r8, [fp, #-267]!	; 0xfffffef5
   19720:			; <UNDEFINED> instruction: 0x212fd537
   19724:			; <UNDEFINED> instruction: 0xf7ed4630
   19728:			; <UNDEFINED> instruction: 0xf100e946
   1972c:	stmdacs	r0, {r0, fp}
   19730:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
   19734:	ldrbtmi	r4, [fp], #-2963	; 0xfffff46d
   19738:	svccs	0x0000681f
   1973c:	ldmdavs	sl, {r0, r1, r5, r6, r8, sl, fp, ip, lr, pc}^
   19740:	movweq	lr, #27560	; 0x6ba8
   19744:	bleq	1145f8 <full_module_path@@Base+0x9b090>
   19748:	svcne	0x00162500
   1974c:	and	r4, r2, r2, lsr #13
   19750:	adcsmi	r3, sp, #4194304	; 0x400000
   19754:			; <UNDEFINED> instruction: 0xf856d056
   19758:	blcs	29370 <fchmod@plt+0x227b4>
   1975c:	ldmdavs	ip, {r3, r4, r5, r6, r7, ip, lr, pc}^
   19760:	strtmi	r2, [r0], -pc, lsr #2
   19764:	stmdb	r6!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19768:	stfnep	f3, [r4], {-0}
   1976c:			; <UNDEFINED> instruction: 0xf7ed4620
   19770:	strmi	lr, [r3, #2084]	; 0x824
   19774:	strtmi	sp, [r0], -ip, ror #3
   19778:			; <UNDEFINED> instruction: 0x4641465a
   1977c:	cdp	7, 5, cr15, cr2, cr12, {7}
   19780:	mvnle	r2, r0, lsl #16
   19784:			; <UNDEFINED> instruction: 0x46204654
   19788:	pop	{r0, r3, ip, sp, pc}
   1978c:			; <UNDEFINED> instruction: 0xf7ff4ff0
   19790:			; <UNDEFINED> instruction: 0xf8d9b979
   19794:	rscvs	r3, r5, r4
   19798:	rsble	r2, sp, r0, lsl #22
   1979c:	eorvs	r6, r2, sl, lsl r8
   197a0:			; <UNDEFINED> instruction: 0xf8c9601c
   197a4:	andlt	r4, r9, r4
   197a8:	svchi	0x00f0e8bd
   197ac:			; <UNDEFINED> instruction: 0xf00268a2
   197b0:	stmdbcs	r0, {r5, r6, r8}^
   197b4:			; <UNDEFINED> instruction: 0xf022bf05
   197b8:			; <UNDEFINED> instruction: 0xf10b0240
   197bc:	andcs	r0, r0, #4, 16	; 0x40000
   197c0:	svclt	0x001460a2
   197c4:	andcs	r4, r4, #216, 12	; 0xd800000
   197c8:	strb	r9, [sl, -r5, lsl #4]!
   197cc:	ldc2	7, cr15, [sl], #-984	; 0xfffffc28
   197d0:	ldrmi	r2, [sl], -r0, lsl #6
   197d4:			; <UNDEFINED> instruction: 0x46054631
   197d8:			; <UNDEFINED> instruction: 0xf7ff4620
   197dc:	stmiavs	r2!, {r0, r3, r9, sl, fp, ip, sp, lr, pc}
   197e0:			; <UNDEFINED> instruction: 0x46030652
   197e4:	bmi	1a4e9d4 <full_module_path@@Base+0x19d546c>
   197e8:			; <UNDEFINED> instruction: 0xf8d9447a
   197ec:	andcs	r1, r2, r8
   197f0:	strtmi	r9, [sl], -r2, lsl #4
   197f4:	tstls	r3, r1, lsl #12
   197f8:	strls	r4, [r0, -r4, ror #18]
   197fc:			; <UNDEFINED> instruction: 0xf0084479
   19800:			; <UNDEFINED> instruction: 0xe708fcfb
   19804:	andcs	r4, r1, #84, 12	; 0x5400000
   19808:	ldrmi	r2, [r0], -ip, lsl #2
   1980c:			; <UNDEFINED> instruction: 0xf838f004
   19810:	stmdacs	r0, {r0, r2, r9, sl, lr}
   19814:	adchi	pc, r7, r0
   19818:	andcc	r4, r8, sp, asr sl
   1981c:	tstcs	r1, r3, asr #12
   19820:			; <UNDEFINED> instruction: 0xf7ec447a
   19824:	stmdacs	r0, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
   19828:	addshi	pc, sp, r0, asr #5
   1982c:	rscvs	r4, r5, r9, asr lr
   19830:	blvs	feceaa30 <full_module_path@@Base+0xfec714c8>
   19834:	addsmi	r6, sl, #3276800	; 0x320000
   19838:	addhi	pc, fp, r0
   1983c:			; <UNDEFINED> instruction: 0xf9b39b07
   19840:	blcs	65898 <_dist_code@@Base+0x12cf0>
   19844:			; <UNDEFINED> instruction: 0xf7f6dd0c
   19848:	blmi	1518844 <full_module_path@@Base+0x149f2dc>
   1984c:	ldmdbmi	r3, {r0, r2, r3, r5, r7, fp, sp, lr}^
   19850:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   19854:	strls	r6, [r0, #-2075]	; 0xfffff7e5
   19858:	andcs	r4, r2, r2, lsl #12
   1985c:	stc2l	0, cr15, [ip], {8}
   19860:	ldrbtmi	r4, [fp], #-2895	; 0xfffff4b1
   19864:	ldrdcs	lr, [r0, -r3]
   19868:	andsvs	r1, r8, r0, asr ip
   1986c:	eormi	pc, r2, r1, asr #16
   19870:	ldrdcc	pc, [r4], -r9
   19874:	orrsle	r2, r1, r0, lsl #22
   19878:	ldrdcc	pc, [r0], -r9
   1987c:	stmib	r9, {r0, r1, r5, sp, lr}^
   19880:	andlt	r4, r9, r0, lsl #8
   19884:	svchi	0x00f0e8bd
   19888:	ldrmi	r6, [sl], -r0, ror #16
   1988c:	andcc	r4, r1, #1130496	; 0x114000
   19890:	strcc	r4, [r1, #-1112]	; 0xfffffba8
   19894:	uxtab16mi	r4, r3, r9, ror #8
   19898:	ldc	7, cr15, [r8, #944]	; 0x3b0
   1989c:			; <UNDEFINED> instruction: 0xf8dfe71a
   198a0:	ldrmi	ip, [sl], -r8, lsl #2
   198a4:	stmdbmi	r1, {r1, r2, r8, r9, ip, pc}^
   198a8:	andcc	pc, ip, sl, asr r8	; <UNPREDICTABLE>
   198ac:			; <UNDEFINED> instruction: 0xf8d34479
   198b0:	strbtmi	ip, [r1], #-0
   198b4:	stc	7, cr15, [sl, #944]	; 0x3b0
   198b8:	blls	1b3a48 <full_module_path@@Base+0x13a4e0>
   198bc:			; <UNDEFINED> instruction: 0x0c03eb02
   198c0:			; <UNDEFINED> instruction: 0xf4bf4562
   198c4:	mrcne	14, 2, sl, cr3, cr14, {7}
   198c8:	mvnscc	pc, ip, lsl #2
   198cc:	svccs	0x0001f813
   198d0:	svclt	0x00082a2f
   198d4:	addsmi	r3, r9, #4194304	; 0x400000
   198d8:			; <UNDEFINED> instruction: 0xe6f2d1f8
   198dc:	ldrbtmi	r4, [sl], #-2612	; 0xfffff5cc
   198e0:	strbmi	lr, [r7], -r3, lsl #15
   198e4:			; <UNDEFINED> instruction: 0xf57f053b
   198e8:			; <UNDEFINED> instruction: 0xe71aaf54
   198ec:			; <UNDEFINED> instruction: 0xf040428e
   198f0:	ldrmi	r0, [pc], -r0, asr #32
   198f4:			; <UNDEFINED> instruction: 0xf4ff60a0
   198f8:			; <UNDEFINED> instruction: 0xf410aead
   198fc:			; <UNDEFINED> instruction: 0xf04f6382
   19900:	svclt	0x001c0500
   19904:	movwcs	r4, #1723	; 0x6bb
   19908:	mcrge	4, 6, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
   1990c:			; <UNDEFINED> instruction: 0xf040e6b2
   19910:	adcvs	r0, r0, r0, lsl r0
   19914:	bcs	bf79e4 <full_module_path@@Base+0xb7e47c>
   19918:	mrcge	4, 5, APSR_nzcv, cr10, cr15, {3}
   1991c:	blmi	96c1ac <full_module_path@@Base+0x8f2c44>
   19920:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   19924:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   19928:	blcc	73978 <saw_xattr_filter@@Base+0x24e8>
   1992c:	bl	1e03a0 <full_module_path@@Base+0x166e38>
   19930:	strt	r0, [lr], r3, lsl #22
   19934:	stccs	8, cr15, [r2], {19}
   19938:			; <UNDEFINED> instruction: 0xf47f2a2a
   1993c:			; <UNDEFINED> instruction: 0xf813aef0
   19940:	blcs	aa894c <full_module_path@@Base+0xa2f3e4>
   19944:			; <UNDEFINED> instruction: 0xf047bf04
   19948:	adcvs	r0, r7, r8, lsl #14
   1994c:	ldrtmi	lr, [r0], r7, ror #13
   19950:	andcc	lr, r5, #240, 12	; 0xf000000
   19954:	tstcs	r4, r0, ror r8
   19958:			; <UNDEFINED> instruction: 0xf00363b2
   1995c:	rsbsvs	pc, r0, fp, lsr #31
   19960:			; <UNDEFINED> instruction: 0xf47f2800
   19964:	ldmdami	r4, {r0, r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}
   19968:			; <UNDEFINED> instruction: 0xf0034478
   1996c:	svclt	0x0000fffd
   19970:	andeq	sp, r4, r8, asr #6
   19974:	andeq	r0, r0, r0, lsl #11
   19978:	strdeq	r0, [r0], -ip
   1997c:	andeq	sp, r2, r2, asr #25
   19980:			; <UNDEFINED> instruction: 0x0002dcb0
   19984:	andeq	r7, r5, sl, lsl sp
   19988:	strdeq	r6, [r3], -ip
   1998c:	andeq	sp, r2, r0, ror fp
   19990:	andeq	sp, r2, r4, lsl #23
   19994:	andeq	r7, r5, r0, lsr #24
   19998:	andeq	r7, r5, r0, lsl #24
   1999c:	andeq	sp, r2, r2, ror #22
   199a0:	andeq	r7, r5, lr, ror #23
   199a4:	andeq	sp, r2, r0, lsl #22
   199a8:	muleq	r0, r4, r4
   199ac:	andeq	sl, r5, ip, ror #23
   199b0:	andeq	r5, r3, sl, lsr #21
   199b4:	andeq	r7, r5, ip, lsr #22
   199b8:	andeq	sp, r2, r0, lsr #20
   199bc:	svcmi	0x00f0e92d
   199c0:	blhi	d4e7c <full_module_path@@Base+0x5b914>
   199c4:	stmdals	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   199c8:	strdlt	r4, [fp], r9
   199cc:	andcc	lr, r2, #3358720	; 0x334000
   199d0:	ldmdacs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   199d4:	ldmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   199d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   199dc:	movwls	r6, #38939	; 0x981b
   199e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   199e4:			; <UNDEFINED> instruction: 0xf0002900
   199e8:			; <UNDEFINED> instruction: 0xf8df8161
   199ec:	cdp	8, 0, cr3, cr8, cr12, {0}
   199f0:			; <UNDEFINED> instruction: 0x460f0a10
   199f4:	movwls	r4, #29819	; 0x747b
   199f8:	cmneq	r0, #68, 4	; 0x40000004	; <UNPREDICTABLE>
   199fc:	movweq	pc, #33472	; 0x82c0	; <UNPREDICTABLE>
   19a00:	blls	fe61c <full_module_path@@Base+0x850b4>
   19a04:	ldmvs	sp, {r2, r3, r4, r5, fp, ip, sp, lr}
   19a08:	stmeq	r0, {r0, r2, r4, ip, sp, lr, pc}
   19a0c:			; <UNDEFINED> instruction: 0xf7ecd009
   19a10:	stmdavs	r2, {r4, r5, r7, r9, sl, fp, sp, lr, pc}
   19a14:			; <UNDEFINED> instruction: 0xf817e001
   19a18:			; <UNDEFINED> instruction: 0xf8324f01
   19a1c:	ldreq	r3, [fp], #20
   19a20:	cfstrscs	mvf13, [r0], {249}	; 0xf9
   19a24:	mrshi	pc, (UNDEF: 66)	; <UNPREDICTABLE>
   19a28:	andcs	r2, r1, r0, lsl r1
   19a2c:	bl	ffdd79e4 <full_module_path@@Base+0xffd5e47c>
   19a30:	stmdacs	r0, {r2, r9, sl, lr}
   19a34:			; <UNDEFINED> instruction: 0x83a4f000
   19a38:	streq	r9, [lr, #2821]!	; 0xb05
   19a3c:	bleq	114258 <full_module_path@@Base+0x9acf0>
   19a40:	andlt	pc, r8, r0, asr #17
   19a44:	addshi	pc, r7, r0, asr #2
   19a48:	blcs	877b3c <full_module_path@@Base+0x7fe5d4>
   19a4c:			; <UNDEFINED> instruction: 0x463ed055
   19a50:	strbcc	pc, [r0, #-1045]	; 0xfffffbeb	; <UNPREDICTABLE>
   19a54:	b	130da68 <full_module_path@@Base+0x1294500>
   19a58:			; <UNDEFINED> instruction: 0xf8c40b05
   19a5c:			; <UNDEFINED> instruction: 0xf1b8b008
   19a60:			; <UNDEFINED> instruction: 0xf0000f00
   19a64:			; <UNDEFINED> instruction: 0xf7ec80af
   19a68:	ldrtmi	lr, [r2], -r4, lsl #29
   19a6c:	ldrmi	r6, [r5], -r0, lsl #16
   19a70:	blcc	97ac0 <full_module_path@@Base+0x1e558>
   19a74:			; <UNDEFINED> instruction: 0xf8301e19
   19a78:	svclt	0x00183013
   19a7c:	vst2.8	{d2[0],d3[0]}, [r3], r1
   19a80:	b	46e688 <full_module_path@@Base+0x3f5120>
   19a84:	mvnsle	r3, r3, asr r3
   19a88:	svccs	0x0080f41b
   19a8c:	streq	lr, [r6, #-2981]	; 0xfffff45b
   19a90:	adchi	pc, r0, r0
   19a94:			; <UNDEFINED> instruction: 0xf40b9b02
   19a98:			; <UNDEFINED> instruction: 0xf0037200
   19a9c:	tstmi	r3, #134217728	; 0x8000000
   19aa0:	rschi	pc, sl, r0, asr #32
   19aa4:			; <UNDEFINED> instruction: 0xf0402d00
   19aa8:			; <UNDEFINED> instruction: 0xf8df8392
   19aac:			; <UNDEFINED> instruction: 0x46373750
   19ab0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   19ab4:	bllt	10f3b28 <full_module_path@@Base+0x107a5c0>
   19ab8:			; <UNDEFINED> instruction: 0x3744f8df
   19abc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   19ac0:			; <UNDEFINED> instruction: 0x3014f9b3
   19ac4:	vstrle	d2, [fp, #-4]
   19ac8:	blx	fef57aa8 <full_module_path@@Base+0xfeede540>
   19acc:	bcc	455334 <full_module_path@@Base+0x3dbdcc>
   19ad0:			; <UNDEFINED> instruction: 0x1730f8df
   19ad4:	ldmvs	fp, {r0, r3, r4, r5, r6, sl, lr}
   19ad8:	andcs	r4, r2, r2, lsl #12
   19adc:	blx	fe355b06 <full_module_path@@Base+0xfe2dc59e>
   19ae0:	bpl	455348 <full_module_path@@Base+0x3dbde0>
   19ae4:	beq	45534c <full_module_path@@Base+0x3dbde4>
   19ae8:			; <UNDEFINED> instruction: 0xf7ff1d29
   19aec:	movwcs	pc, #2401	; 0x961	; <UNPREDICTABLE>
   19af0:	strtmi	r6, [r0], -fp, lsr #32
   19af4:			; <UNDEFINED> instruction: 0xffc6f7fe
   19af8:	strteq	lr, [r8], #-1923	; 0xfffff87d
   19afc:	vst3.32	{d29,d31,d33}, [fp :128], r7
   19b00:	ldrtmi	r2, [lr], -r0, lsl #23
   19b04:	andlt	pc, r8, r4, asr #17
   19b08:	ldrtmi	lr, [r7], -r2, lsr #15
   19b0c:	svccc	0x0043f41b
   19b10:			; <UNDEFINED> instruction: 0xf44bbf04
   19b14:	adcvs	r3, r3, r0, lsl #7
   19b18:	svcpl	0x0080f5b5
   19b1c:	adcshi	pc, sp, r0, lsl #1
   19b20:	ldrdlt	pc, [r8], -r4
   19b24:	svccs	0x0080f41b
   19b28:			; <UNDEFINED> instruction: 0xf41bd1c6
   19b2c:	andle	r6, pc, r0, lsl #31
   19b30:	rsble	r2, r0, r0, lsl #26
   19b34:	svcpl	0x0080f41b
   19b38:			; <UNDEFINED> instruction: 0xf41bd165
   19b3c:			; <UNDEFINED> instruction: 0xf0006200
   19b40:			; <UNDEFINED> instruction: 0xf8df808b
   19b44:	ldrbtmi	r3, [fp], #-1732	; 0xfffff93c
   19b48:	blcs	33dbc <fchmod@plt+0x2d200>
   19b4c:	adcshi	pc, lr, r0, asr #32
   19b50:	strtmi	r9, [sl], -r2, lsl #22
   19b54:	beq	4553bc <full_module_path@@Base+0x3dbe54>
   19b58:	movwls	r4, #1585	; 0x631
   19b5c:			; <UNDEFINED> instruction: 0xf7ff4623
   19b60:			; <UNDEFINED> instruction: 0xf40bfd45
   19b64:			; <UNDEFINED> instruction: 0xf5b34304
   19b68:			; <UNDEFINED> instruction: 0xf47f4f00
   19b6c:	ldrbmi	sl, [r8], -sl, asr #30
   19b70:			; <UNDEFINED> instruction: 0xff5af000
   19b74:	blls	d3890 <full_module_path@@Base+0x5a328>
   19b78:			; <UNDEFINED> instruction: 0xf0137839
   19b7c:	movwls	r0, #17154	; 0x4302
   19b80:	pushcs	{r3, ip, lr, pc}
   19b84:	adcshi	pc, r9, r0
   19b88:			; <UNDEFINED> instruction: 0xf000292b
   19b8c:	stmdbcs	r1!, {r2, r6, r7, pc}
   19b90:			; <UNDEFINED> instruction: 0xe75cd0b5
   19b94:	msreq	SPSR_xc, #1073741864	; 0x40000028
   19b98:	vpadd.i8	d2, d0, d0
   19b9c:	ldm	pc, {r3, r4, r6, r9, pc}^	; <UNPREDICTABLE>
   19ba0:	eoreq	pc, lr, #19
   19ba4:	andeq	r0, sl, #268435458	; 0x10000002
   19ba8:	subseq	r0, r6, #1610612741	; 0x60000005
   19bac:	ldrsheq	r0, [r0, #28]!
   19bb0:	subseq	r0, r6, #1610612741	; 0x60000005
   19bb4:	mvneq	r0, r6, asr r2
   19bb8:	subseq	r0, r6, #1610612741	; 0x60000005
   19bbc:	subseq	r0, r6, #1073741877	; 0x40000035
   19bc0:	sbceq	r0, r5, r4, asr #3
   19bc4:			; <UNDEFINED> instruction: 0xf7ec4630
   19bc8:			; <UNDEFINED> instruction: 0xf41bedf8
   19bcc:	strmi	r2, [r5], -r0, lsl #31
   19bd0:	svcge	0x0060f47f
   19bd4:	cmple	r4, r0, lsl #26
   19bd8:	svcmi	0x0000f41b
   19bdc:	sbcshi	pc, r8, #0
   19be0:			; <UNDEFINED> instruction: 0x3618f8df
   19be4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   19be8:	blcs	33c5c <fchmod@plt+0x2d0a0>
   19bec:			; <UNDEFINED> instruction: 0xf41bd18d
   19bf0:	ldrtmi	r6, [r7], -r0, lsl #31
   19bf4:			; <UNDEFINED> instruction: 0xf8dfd0ac
   19bf8:			; <UNDEFINED> instruction: 0xf41b6614
   19bfc:			; <UNDEFINED> instruction: 0xf04f5f80
   19c00:	ldrbtmi	r0, [lr], #-1290	; 0xfffffaf6
   19c04:			; <UNDEFINED> instruction: 0x2110d099
   19c08:			; <UNDEFINED> instruction: 0xf7ec2001
   19c0c:	strmi	lr, [r3], -r8, lsl #22
   19c10:			; <UNDEFINED> instruction: 0xf0002800
   19c14:	ldmdbne	r2!, {r3, r4, r6, r7, r9, pc}^
   19c18:	svclt	0x009c42b2
   19c1c:	andcs	r4, r0, #17825792	; 0x1100000
   19c20:	ldrmi	sp, [r4], ip, lsl #18
   19c24:	strbmi	lr, [r6, #-2]!
   19c28:	addhi	pc, fp, #0
   19c2c:			; <UNDEFINED> instruction: 0xf10c4661
   19c30:			; <UNDEFINED> instruction: 0xf8113cff
   19c34:	stmdacs	pc!, {r0, sl, fp}	; <UNPREDICTABLE>
   19c38:	bne	14ce414 <full_module_path@@Base+0x1454eac>
   19c3c:	andls	r2, r0, r0
   19c40:	beq	4554a8 <full_module_path@@Base+0x3dbf40>
   19c44:	ldc2l	7, cr15, [r2], {255}	; 0xff
   19c48:			; <UNDEFINED> instruction: 0xf41b68a3
   19c4c:	vld1.8	{d6-d9}, [r3], r0
   19c50:	adcvs	r5, r3, r0, lsl #7
   19c54:	svcge	0x0075f47f
   19c58:	ldrtmi	sl, [r0], -r8, lsl #18
   19c5c:			; <UNDEFINED> instruction: 0xf7fe9508
   19c60:			; <UNDEFINED> instruction: 0x4601ff7d
   19c64:			; <UNDEFINED> instruction: 0xf43f2800
   19c68:	cdp	15, 1, cr10, cr8, cr4, {2}
   19c6c:	movwcs	r0, #6672	; 0x1a10
   19c70:			; <UNDEFINED> instruction: 0xf0004622
   19c74:			; <UNDEFINED> instruction: 0xe73cfafd
   19c78:	stmdble	r2, {r0, r8, sl, fp, sp}
   19c7c:	orrcs	pc, r0, #721420288	; 0x2b000000
   19c80:			; <UNDEFINED> instruction: 0xf8df60a3
   19c84:	ldmdbne	r7!, {r3, r4, r5, r6, r8, sl, ip, sp}^
   19c88:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   19c8c:	blcs	33d00 <fchmod@plt+0x2d144>
   19c90:	svcge	0x0042f43f
   19c94:	ldrdlt	pc, [r8], -r4
   19c98:			; <UNDEFINED> instruction: 0xf8dfe738
   19c9c:			; <UNDEFINED> instruction: 0x46331574
   19ca0:	andcs	r4, r3, sl, lsr #12
   19ca4:			; <UNDEFINED> instruction: 0xf0084479
   19ca8:	str	pc, [r2, -r7, lsr #21]!
   19cac:	strbcs	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   19cb0:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   19cb4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19cb8:	blls	273d28 <full_module_path@@Base+0x1fa7c0>
   19cbc:			; <UNDEFINED> instruction: 0xf040405a
   19cc0:	mullt	fp, r3, r2
   19cc4:	blhi	d4fc0 <full_module_path@@Base+0x5ba58>
   19cc8:	svchi	0x00f0e8bd
   19ccc:	strbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   19cd0:	strls	sl, [r8, #-2312]	; 0xfffff6f8
   19cd4:			; <UNDEFINED> instruction: 0xf8594630
   19cd8:	ldmdavs	sl, {r0, r1, ip, sp}
   19cdc:			; <UNDEFINED> instruction: 0xff3ef7fe
   19ce0:	stmdacs	r0, {r0, r9, sl, lr}
   19ce4:	svcge	0x0005f43f
   19ce8:	bls	221cf0 <full_module_path@@Base+0x1a8788>
   19cec:	strtmi	r9, [r3], -r0
   19cf0:	beq	455558 <full_module_path@@Base+0x3dbff0>
   19cf4:	ldc2l	7, cr15, [sl], #-1020	; 0xfffffc04
   19cf8:	ldmdavc	fp!, {r0, r1, r7, r9, sl, sp, lr, pc}^
   19cfc:			; <UNDEFINED> instruction: 0xf47f2b20
   19d00:	vceq.f32	d26, d20, d22
   19d04:	vorr.i16	q8, #0	; 0x0000
   19d08:	b	15c930 <full_module_path@@Base+0xe33c8>
   19d0c:	fldmiaxne	lr!, {d0-d4}	;@ Deprecated
   19d10:	andlt	pc, r8, r0, asr #17
   19d14:	ldmdavc	fp!, {r2, r3, r4, r7, r9, sl, sp, lr, pc}^
   19d18:	svclt	0x00022b20
   19d1c:	bleq	855e50 <full_module_path@@Base+0x7dc8e8>
   19d20:			; <UNDEFINED> instruction: 0xf8c01cbe
   19d24:			; <UNDEFINED> instruction: 0xf47fb008
   19d28:			; <UNDEFINED> instruction: 0xe691ae92
   19d2c:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   19d30:	ldrtmi	r2, [r8], -r4, lsl #4
   19d34:			; <UNDEFINED> instruction: 0xf7ff4479
   19d38:			; <UNDEFINED> instruction: 0x4602f81b
   19d3c:			; <UNDEFINED> instruction: 0xf0002800
   19d40:	vst4.16	{d24,d26,d28,d30}, [fp], r4
   19d44:	smlabbcs	r1, r0, r3, r3
   19d48:	nopeq	{67}	; 0x43
   19d4c:	adcvs	r9, r3, r4, lsl #2
   19d50:	andsls	pc, r8, sp, asr #17
   19d54:	blcc	fe05667c <full_module_path@@Base+0xfdfdd114>
   19d58:	strbmi	r4, [r5], -r9, lsr #13
   19d5c:			; <UNDEFINED> instruction: 0xf8984690
   19d60:			; <UNDEFINED> instruction: 0xf108a001
   19d64:			; <UNDEFINED> instruction: 0xf00a0601
   19d68:			; <UNDEFINED> instruction: 0xf1ba03df
   19d6c:	svclt	0x00180f5f
   19d70:			; <UNDEFINED> instruction: 0xf0002b00
   19d74:	teqlt	sp, pc	; <illegal shifter operand>
   19d78:	ldcl	7, cr15, [sl], #944	; 0x3b0
   19d7c:			; <UNDEFINED> instruction: 0xf8336803
   19d80:	ldreq	r3, [r9], #26
   19d84:	mvnhi	pc, r0, lsl #2
   19d88:	msreq	CPSR_c, #-2147483606	; 0x8000002a
   19d8c:	vpadd.i8	q1, q0, <illegal reg q3.5>
   19d90:	ldm	pc, {r1, r2, r5, r6, r7, r8, pc}^	; <UNPREDICTABLE>
   19d94:	sbceq	pc, r1, r3, lsl r0	; <UNPREDICTABLE>
   19d98:	mvneq	r0, r4, ror #3
   19d9c:	mvneq	r0, r4, ror #3
   19da0:	mvneq	r0, r4, ror #3
   19da4:	mvneq	r0, r4, ror #3
   19da8:	adcseq	r0, r5, r4, ror #3
   19dac:	adceq	r0, r9, r4, ror #3
   19db0:	adceq	r0, r3, r4, ror #3
   19db4:	mvneq	r0, r4, ror #3
   19db8:	mvneq	r0, r4, ror #3
   19dbc:	mvneq	r0, r4, ror #3
   19dc0:	mvneq	r0, r4, ror #3
   19dc4:	mvneq	r0, r4, ror #3
   19dc8:	mvneq	r0, r4, ror #3
   19dcc:	mvneq	r0, r4, ror #3
   19dd0:	mvneq	r0, r4, ror #3
   19dd4:	mvneq	r0, r4, ror #3
   19dd8:	addseq	r0, r7, r4, ror #3
   19ddc:	mvneq	r0, r4, ror #3
   19de0:	mvneq	r0, r4, ror #3
   19de4:	mvneq	r0, r4, ror #3
   19de8:	mvneq	r0, r4, ror #3
   19dec:	mvneq	r0, r4, ror #3
   19df0:	mvneq	r0, r4, ror #3
   19df4:	mvneq	r0, r4, ror #3
   19df8:	mvneq	r0, r4, ror #3
   19dfc:	mvneq	r0, r4, ror #3
   19e00:	mvneq	r0, r4, ror #3
   19e04:	mvneq	r0, r4, ror #3
   19e08:	mvneq	r0, r4, ror #3
   19e0c:	mvneq	r0, r4, ror #3
   19e10:	mvneq	r0, r4, ror #3
   19e14:	mvneq	r0, r4, ror #3
   19e18:	mvneq	r0, r4, ror #3
   19e1c:	addeq	r0, lr, r4, ror #3
   19e20:	mvneq	r0, r4, ror #3
   19e24:	mvneq	r0, r4, ror #3
   19e28:	mvneq	r0, r4, ror #3
   19e2c:	mvneq	r0, r4, ror #3
   19e30:	mvneq	r0, r5, lsl #1
   19e34:	mvneq	r0, pc, ror r0
   19e38:	rsbeq	r0, fp, r5, ror r0
   19e3c:	mvneq	r0, r4, ror #3
   19e40:	rsbeq	r0, r2, r4, ror #3
   19e44:	bls	1d9fac <full_module_path@@Base+0x160a44>
   19e48:	stmiavs	r3!, {r4, r5, r7, r9, sl, lr}
   19e4c:	vst1.8	{d20-d22}, [r3 :64], r1
   19e50:	andcs	r1, r1, #128, 6
   19e54:	bicvs	r6, sl, #163	; 0xa3
   19e58:	stmiavs	r3!, {r0, r7, r8, r9, sl, sp, lr, pc}
   19e5c:			; <UNDEFINED> instruction: 0xf140055a
   19e60:			; <UNDEFINED> instruction: 0xf04381a6
   19e64:	ldrtmi	r0, [r0], r0, lsl #7
   19e68:	ldrb	r6, [r8, -r3, lsr #1]!
   19e6c:	blcs	40a84 <fchmod@plt+0x39ec8>
   19e70:	orrshi	pc, pc, r0, asr #32
   19e74:	ldrtmi	r6, [r0], r3, lsr #17
   19e78:	orrcc	pc, r0, #1124073472	; 0x43000000
   19e7c:	strb	r6, [lr, -r3, lsr #1]!
   19e80:	blcs	40a98 <fchmod@plt+0x39edc>
   19e84:	orrshi	pc, r7, r0, asr #32
   19e88:	ldrtmi	r6, [r0], r3, lsr #17
   19e8c:	movwcc	pc, #1091	; 0x443	; <UNPREDICTABLE>
   19e90:	strb	r6, [r4, -r3, lsr #1]!
   19e94:	ldrtmi	r6, [r0], r3, lsr #17
   19e98:	movwcs	pc, #1091	; 0x443	; <UNPREDICTABLE>
   19e9c:	ldrb	r6, [lr, -r3, lsr #1]
   19ea0:	ldrbeq	r6, [r9, #-2211]	; 0xfffff75d
   19ea4:	orrhi	pc, r9, r0, asr #2
   19ea8:	orrvc	pc, r0, #1124073472	; 0x43000000
   19eac:	strhtvs	r4, [r3], r0
   19eb0:	stmiavs	r3!, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}
   19eb4:			; <UNDEFINED> instruction: 0xf1400558
   19eb8:	vst4.32	{d24,d26,d28,d30}, [r3], r2
   19ebc:	ldrtmi	r5, [r0], r0, lsl #7
   19ec0:	strb	r6, [ip, -r3, lsr #1]
   19ec4:	stmdbls	r4, {r0, r1, r5, r7, fp, sp, lr}
   19ec8:	andvc	pc, r0, #50331648	; 0x3000000
   19ecc:			; <UNDEFINED> instruction: 0xf040430a
   19ed0:	b	10fa4b8 <full_module_path@@Base+0x1080f50>
   19ed4:	ldrtmi	r0, [r0], fp, lsl #6
   19ed8:	strb	r6, [r0, -r3, lsr #1]
   19edc:	ldrtmi	r6, [r0], r3, lsr #17
   19ee0:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   19ee4:	ldr	r6, [sl, -r3, lsr #1]!
   19ee8:	vst2.32	{d6-d7}, [r3 :128], r3
   19eec:			; <UNDEFINED> instruction: 0xf5b262c0
   19ef0:			; <UNDEFINED> instruction: 0xf0406f80
   19ef4:	vst4.16	{d24,d26,d28,d30}, [r3], r9
   19ef8:	ldrtmi	r7, [r0], r0, lsl #6
   19efc:	str	r6, [lr, -r3, lsr #1]!
   19f00:	vst2.32	{d6-d7}, [r3 :128], r3
   19f04:			; <UNDEFINED> instruction: 0xf5b262c0
   19f08:			; <UNDEFINED> instruction: 0xf0406f80
   19f0c:	vst4.8	{d24,d26,d28,d30}, [r3 :256]
   19f10:	ldrtmi	r7, [r0], r8, lsl #6
   19f14:	str	r6, [r2, -r3, lsr #1]!
   19f18:	ldrbeq	r6, [sl, #-2211]	; 0xfffff75d
   19f1c:	mrshi	pc, (UNDEF: 85)	; <UNPREDICTABLE>
   19f20:	orrmi	pc, r0, #1124073472	; 0x43000000
   19f24:	strhtvs	r4, [r3], r0
   19f28:	ldmibmi	sp!, {r0, r3, r4, r8, r9, sl, sp, lr, pc}
   19f2c:	ldrtmi	r2, [r8], -r4, lsl #4
   19f30:			; <UNDEFINED> instruction: 0xf7fe4479
   19f34:			; <UNDEFINED> instruction: 0x4602ff1d
   19f38:	suble	r2, r6, r0, lsl #16
   19f3c:	movwcc	pc, #1099	; 0x44b	; <UNPREDICTABLE>
   19f40:			; <UNDEFINED> instruction: 0xf0432101
   19f44:	tstls	r4, r0, lsr #6
   19f48:	str	r6, [r1, -r3, lsr #1]
   19f4c:	andcs	r4, r7, #2965504	; 0x2d4000
   19f50:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   19f54:			; <UNDEFINED> instruction: 0xff0cf7fe
   19f58:	stmdacs	r0, {r1, r9, sl, lr}
   19f5c:	vst4.8	{d29-d32}, [fp :256], r5
   19f60:	adcvs	r3, r3, r0, lsl #6
   19f64:	movwls	r2, #17153	; 0x4301
   19f68:	stmibmi	pc!, {r1, r4, r5, r6, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   19f6c:	ldrtmi	r2, [r8], -r5, lsl #4
   19f70:			; <UNDEFINED> instruction: 0xf7fe4479
   19f74:			; <UNDEFINED> instruction: 0x4602fefd
   19f78:	vst2.8	{d27-d30}, [fp :256], r8
   19f7c:	adcvs	r6, r3, r0, lsl #7
   19f80:	stmibmi	sl!, {r1, r2, r5, r6, r7, r9, sl, sp, lr, pc}
   19f84:	ldrtmi	r2, [r8], -r7, lsl #4
   19f88:			; <UNDEFINED> instruction: 0xf7fe4479
   19f8c:			; <UNDEFINED> instruction: 0x4602fef1
   19f90:			; <UNDEFINED> instruction: 0xf04bb1d8
   19f94:	adcvs	r0, r3, r0, lsr #6
   19f98:	stmibmi	r5!, {r1, r3, r4, r6, r7, r9, sl, sp, lr, pc}
   19f9c:	ldrtmi	r2, [r8], -r4, lsl #4
   19fa0:			; <UNDEFINED> instruction: 0xf7fe4479
   19fa4:	strmi	pc, [r2], -r5, ror #29
   19fa8:	vst4.16	{d27,d29,d31,d33}, [fp :256], r8
   19fac:	adcvs	r3, r3, r0, lsl #7
   19fb0:	movwls	r2, #17153	; 0x4301
   19fb4:	ldmibmi	pc, {r2, r3, r6, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   19fb8:	ldrtmi	r2, [r8], -r7, lsl #4
   19fbc:			; <UNDEFINED> instruction: 0xf7fe4479
   19fc0:			; <UNDEFINED> instruction: 0x4602fed7
   19fc4:			; <UNDEFINED> instruction: 0xf47f2800
   19fc8:	ldmibmi	fp, {r0, r1, r6, r7, r9, sl, fp, sp, pc}
   19fcc:	andcs	r4, r3, sl, lsr r6
   19fd0:			; <UNDEFINED> instruction: 0xf0084479
   19fd4:	ldmibmi	r9, {r0, r4, r8, fp, ip, sp, lr, pc}
   19fd8:	addscc	pc, pc, #64, 4
   19fdc:	ldrbtmi	r2, [r9], #-1
   19fe0:	blx	fe3d7fde <full_module_path@@Base+0xfe35ea76>
   19fe4:	andcs	r4, r9, #2457600	; 0x258000
   19fe8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   19fec:	mcr2	7, 6, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
   19ff0:	stmdacs	r0, {r1, r9, sl, lr}
   19ff4:	vst4.<illegal width 64>	{d29-d32}, [fp :128], r9
   19ff8:	adcvs	r5, r3, r0, lsr r3
   19ffc:	ldmibmi	r1, {r3, r5, r7, r9, sl, sp, lr, pc}
   1a000:	ldrtmi	r2, [r8], -r5, lsl #4
   1a004:			; <UNDEFINED> instruction: 0xf7fe4479
   1a008:			; <UNDEFINED> instruction: 0x4606feb3
   1a00c:	sbcsle	r2, ip, r0, lsl #16
   1a010:	blcs	fe057144 <full_module_path@@Base+0xfdfddbdc>
   1a014:	andlt	pc, r8, r4, asr #17
   1a018:	mulge	r0, r6, r8
   1a01c:	svceq	0x0000f1ba
   1a020:	strcc	sp, [r1], -r0
   1a024:	strbcc	pc, [r0, #-1045]	; 0xfffffbeb	; <UNPREDICTABLE>
   1a028:	cfldrsge	mvf15, [r9, #-252]	; 0xffffff04
   1a02c:	svccc	0x0040f41b
   1a030:	cfldrsge	mvf15, [r1, #-252]	; 0xffffff04
   1a034:	ldrtmi	r4, [sl], -r4, lsl #19
   1a038:	ldrbtmi	r2, [r9], #-3
   1a03c:			; <UNDEFINED> instruction: 0xf8dcf008
   1a040:	vmla.i8	d20, d16, d2
   1a044:	strdcs	r3, [r1], -r7
   1a048:			; <UNDEFINED> instruction: 0xf7fd4479
   1a04c:	ldmdavc	fp!, {r0, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}^
   1a050:	blcs	b284dc <full_module_path@@Base+0xaaef74>
   1a054:	ldclne	15, cr11, [sl], #-48	; 0xffffffd0
   1a058:	ldmdbcs	r2!, {r1, r3, r4, r5, r9, sl, lr}
   1a05c:	movwge	sp, #10421	; 0x28b5
   1a060:	eorne	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   1a064:	ldrmi	r4, [r8, -fp, lsl #8]
   1a068:	andeq	r0, r0, r5, lsl r1
   1a06c:			; <UNDEFINED> instruction: 0xffffff63
   1a070:			; <UNDEFINED> instruction: 0xffffff63
   1a074:			; <UNDEFINED> instruction: 0xffffff63
   1a078:			; <UNDEFINED> instruction: 0xffffff63
   1a07c:			; <UNDEFINED> instruction: 0xffffff63
   1a080:			; <UNDEFINED> instruction: 0xffffff63
   1a084:			; <UNDEFINED> instruction: 0xffffff63
   1a088:			; <UNDEFINED> instruction: 0xffffff63
   1a08c:			; <UNDEFINED> instruction: 0xffffff63
   1a090:			; <UNDEFINED> instruction: 0xffffff2b
   1a094:			; <UNDEFINED> instruction: 0xffffff63
   1a098:			; <UNDEFINED> instruction: 0xfffffce9
   1a09c:			; <UNDEFINED> instruction: 0xffffff13
   1a0a0:			; <UNDEFINED> instruction: 0xffffff63
   1a0a4:			; <UNDEFINED> instruction: 0xffffff63
   1a0a8:			; <UNDEFINED> instruction: 0xffffff63
   1a0ac:			; <UNDEFINED> instruction: 0xffffff63
   1a0b0:			; <UNDEFINED> instruction: 0xffffff63
   1a0b4:			; <UNDEFINED> instruction: 0xffffff63
   1a0b8:			; <UNDEFINED> instruction: 0xffffff63
   1a0bc:			; <UNDEFINED> instruction: 0xffffff63
   1a0c0:			; <UNDEFINED> instruction: 0xffffff63
   1a0c4:			; <UNDEFINED> instruction: 0xffffff63
   1a0c8:			; <UNDEFINED> instruction: 0xffffff63
   1a0cc:			; <UNDEFINED> instruction: 0xffffff8f
   1a0d0:			; <UNDEFINED> instruction: 0xffffff63
   1a0d4:			; <UNDEFINED> instruction: 0xffffff63
   1a0d8:			; <UNDEFINED> instruction: 0xffffff63
   1a0dc:			; <UNDEFINED> instruction: 0xffffff63
   1a0e0:			; <UNDEFINED> instruction: 0xffffff63
   1a0e4:			; <UNDEFINED> instruction: 0xffffff63
   1a0e8:			; <UNDEFINED> instruction: 0xffffff63
   1a0ec:			; <UNDEFINED> instruction: 0xffffff63
   1a0f0:			; <UNDEFINED> instruction: 0xffffff63
   1a0f4:			; <UNDEFINED> instruction: 0xffffff63
   1a0f8:			; <UNDEFINED> instruction: 0xffffff63
   1a0fc:			; <UNDEFINED> instruction: 0xffffff63
   1a100:			; <UNDEFINED> instruction: 0xffffff63
   1a104:			; <UNDEFINED> instruction: 0xffffff43
   1a108:			; <UNDEFINED> instruction: 0xffffff63
   1a10c:			; <UNDEFINED> instruction: 0xffffff63
   1a110:			; <UNDEFINED> instruction: 0xffffff63
   1a114:			; <UNDEFINED> instruction: 0xffffff63
   1a118:			; <UNDEFINED> instruction: 0xffffff63
   1a11c:			; <UNDEFINED> instruction: 0xffffff63
   1a120:			; <UNDEFINED> instruction: 0xffffff63
   1a124:			; <UNDEFINED> instruction: 0xfffffef7
   1a128:			; <UNDEFINED> instruction: 0xffffff63
   1a12c:			; <UNDEFINED> instruction: 0xfffffed5
   1a130:			; <UNDEFINED> instruction: 0xfffffcdb
   1a134:			; <UNDEFINED> instruction: 0xf8d446a8
   1a138:	strbmi	fp, [sp], -r8
   1a13c:			; <UNDEFINED> instruction: 0x9018f8dd
   1a140:	blne	fe4d3ef8 <full_module_path@@Base+0xfe45a990>
   1a144:	ldrb	r4, [r9, #-1585]!	; 0xfffff9cf
   1a148:			; <UNDEFINED> instruction: 0xf8d44642
   1a14c:	strtmi	fp, [r8], r8
   1a150:	mulge	r0, r2, r8
   1a154:	ldrmi	r4, [r6], -sp, asr #12
   1a158:			; <UNDEFINED> instruction: 0x9018f8dd
   1a15c:			; <UNDEFINED> instruction: 0x4652e75e
   1a160:	andcs	r4, r3, fp, lsr r9
   1a164:			; <UNDEFINED> instruction: 0x97001bf3
   1a168:			; <UNDEFINED> instruction: 0xf0084479
   1a16c:	ldmdbmi	r9!, {r0, r2, r6, fp, ip, sp, lr, pc}
   1a170:	rsbvc	pc, fp, #1325400064	; 0x4f000000
   1a174:	ldrbtmi	r2, [r9], #-1
   1a178:	blx	ff0d8174 <full_module_path@@Base+0xff05ec0c>
   1a17c:	smlald	r4, r7, r6, r6
   1a180:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
   1a184:	blx	ffc5619a <full_module_path@@Base+0xffbdcc32>
   1a188:	strb	r2, [r9, sp, lsr #4]!
   1a18c:	strb	r2, [r7, fp, lsr #4]!
   1a190:			; <UNDEFINED> instruction: 0x463a4932
   1a194:	ldrbtmi	r2, [r9], #-3
   1a198:			; <UNDEFINED> instruction: 0xf82ef008
   1a19c:	vst2.8	{d20,d22}, [pc :256], r0
   1a1a0:	andcs	r6, r1, r2, lsl #5
   1a1a4:			; <UNDEFINED> instruction: 0xf7fd4479
   1a1a8:	eorcs	pc, r1, #700416	; 0xab000
   1a1ac:	rsbscs	lr, r7, #216, 14	; 0x3600000
   1a1b0:	rsbscs	lr, r3, #56098816	; 0x3580000
   1a1b4:	rsbscs	lr, r2, #212, 14	; 0x3500000
   1a1b8:	rsbcs	lr, lr, #55050240	; 0x3480000
   1a1bc:	rsbcs	lr, r5, #208, 14	; 0x3400000
   1a1c0:	subcs	lr, r3, #54001664	; 0x3380000
   1a1c4:	stmdami	r7!, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   1a1c8:			; <UNDEFINED> instruction: 0xf0034478
   1a1cc:	stmdbmi	r6!, {r0, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1a1d0:	andcs	r4, r3, sl, lsr r6
   1a1d4:			; <UNDEFINED> instruction: 0xf0084479
   1a1d8:	stmdbmi	r4!, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
   1a1dc:	andmi	pc, sl, #64, 4
   1a1e0:	ldrbtmi	r2, [r9], #-1
   1a1e4:	blx	fe3581e0 <full_module_path@@Base+0xfe2dec78>
   1a1e8:	stmdb	sl, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a1ec:	andeq	ip, r4, ip, ror pc
   1a1f0:	andeq	ip, r4, ip, ror #30
   1a1f4:	andeq	r0, r0, ip, lsr #7
   1a1f8:	andeq	r7, r5, ip, asr sl
   1a1fc:	andeq	r0, r0, r0, asr r4
   1a200:	andeq	r0, r0, r0, lsl #11
   1a204:	andeq	sp, r2, r0, ror sl
   1a208:	andeq	r7, r5, sl, lsl #18
   1a20c:	ldrdeq	sp, [r2], -r6
   1a210:	andeq	sp, r2, ip, ror r8
   1a214:	muleq	r4, r0, ip
   1a218:	muleq	r0, r4, r4
   1a21c:	strdeq	sp, [r2], -r4
   1a220:	strdeq	sp, [r2], -r0
   1a224:	andeq	sp, r2, r6, asr #9
   1a228:	muleq	r2, r0, r4
   1a22c:	andeq	sp, r2, r8, lsl #9
   1a230:	andeq	sp, r2, r8, ror #8
   1a234:	andeq	r3, r3, r4, lsr #8
   1a238:	andeq	sp, r2, r0, ror #8
   1a23c:	andeq	sp, r2, lr, ror #8
   1a240:	andeq	sp, r2, r2, lsl r4
   1a244:	strdeq	sp, [r2], -r0
   1a248:	andeq	sp, r2, sl, asr r4
   1a24c:	andeq	sp, r2, r4, lsl #8
   1a250:	strdeq	sp, [r2], -r0
   1a254:	ldrdeq	sp, [r2], -r6
   1a258:	andeq	sp, r2, r2, ror #4
   1a25c:	andeq	sp, r2, r6, ror #6
   1a260:	andeq	sp, r2, r8, lsr #5
   1a264:	muleq	r2, ip, r3
   1a268:	andeq	sp, r2, r0, lsl #6
   1a26c:	andeq	sp, r2, sl, ror #4
   1a270:	svcmi	0x00f0e92d
   1a274:	blhi	d5730 <full_module_path@@Base+0x5c1c8>
   1a278:			; <UNDEFINED> instruction: 0xf8df4c8f
   1a27c:	cdp	2, 0, cr8, cr8, cr0, {2}
   1a280:	stmmi	pc, {r4, r9, fp}	; <UNPREDICTABLE>
   1a284:	cfstr32pl	mvfx15, [r1, #692]!	; 0x2b4
   1a288:	addlt	r4, r1, ip, ror r4
   1a28c:	stmib	sp, {r3, r4, r5, r6, r7, sl, lr}^
   1a290:			; <UNDEFINED> instruction: 0xf50d3204
   1a294:	stmdapl	r0!, {r5, r7, r8, r9, ip, lr}
   1a298:	stmdavs	r0, {r2, r3, r4, r8, r9, ip, sp}
   1a29c:			; <UNDEFINED> instruction: 0xf04f6018
   1a2a0:	cmnlt	r1, #0
   1a2a4:	strmi	r7, [ip], -fp, lsl #16
   1a2a8:	blcs	b86fdc <full_module_path@@Base+0xb0da74>
   1a2ac:	mlasle	r9, r7, r8, r6
   1a2b0:	ldrbtmi	r4, [sp], #-3460	; 0xfffff27c
   1a2b4:	blcs	34668 <fchmod@plt+0x2daac>
   1a2b8:	sbchi	pc, r3, r0
   1a2bc:	bleq	7566f8 <full_module_path@@Base+0x6dd190>
   1a2c0:	adcpl	pc, r0, #1325400064	; 0x4f000000
   1a2c4:	ldrbmi	r4, [r8], -r1, lsr #12
   1a2c8:	cdp2	0, 5, cr15, cr2, cr2, {1}
   1a2cc:	ldrbmi	r2, [r8], -r8, lsl #2
   1a2d0:			; <UNDEFINED> instruction: 0xff5cf001
   1a2d4:	andeq	pc, ip, r5, lsl #2
   1a2d8:	movwcs	r4, #1626	; 0x65a
   1a2dc:			; <UNDEFINED> instruction: 0xf7fe2106
   1a2e0:	stmdacs	r0, {r0, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   1a2e4:	sbchi	pc, r3, r0, lsl #5
   1a2e8:			; <UNDEFINED> instruction: 0xf8584b77
   1a2ec:			; <UNDEFINED> instruction: 0xf9b33003
   1a2f0:	blcs	66348 <rerr_names@@Base+0x288>
   1a2f4:	blls	15138c <full_module_path@@Base+0xd7e24>
   1a2f8:			; <UNDEFINED> instruction: 0xf10007dd
   1a2fc:	ldmdbmi	r3!, {r2, r6, r7, pc}^
   1a300:	movpl	pc, #54525952	; 0x3400000
   1a304:	tstcc	ip, #450560	; 0x6e000
   1a308:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1a30c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   1a310:			; <UNDEFINED> instruction: 0xf0404051
   1a314:			; <UNDEFINED> instruction: 0xf50d80b6
   1a318:	andlt	r5, r1, r1, lsr #27
   1a31c:	blhi	d5618 <full_module_path@@Base+0x5c0b0>
   1a320:	svchi	0x00f0e8bd
   1a324:	blcs	38458 <fchmod@plt+0x3189c>
   1a328:	blmi	1a8ea38 <full_module_path@@Base+0x1a154d0>
   1a32c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1a330:	blcs	343a4 <fchmod@plt+0x2d7e8>
   1a334:	blmi	1a0ea2c <full_module_path@@Base+0x19954c4>
   1a338:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1a33c:	add	r6, r6, lr, lsl r8
   1a340:	mcr2	7, 4, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
   1a344:	strcs	r9, [r0], -r5, lsl #22
   1a348:	blmi	18f45b4 <full_module_path@@Base+0x187b04c>
   1a34c:			; <UNDEFINED> instruction: 0x4602447b
   1a350:	andcs	r9, r2, r2, lsl #6
   1a354:	tstls	r0, r4, lsl #22
   1a358:	movwls	r4, #6496	; 0x1960
   1a35c:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   1a360:			; <UNDEFINED> instruction: 0xff4af007
   1a364:	sbcle	r2, r6, r0, lsl #28
   1a368:			; <UNDEFINED> instruction: 0xf50d4a5d
   1a36c:	blmi	1770df4 <full_module_path@@Base+0x16f788c>
   1a370:	streq	pc, [r0, r7]
   1a374:			; <UNDEFINED> instruction: 0xf10d447a
   1a378:	ldrbtmi	r0, [fp], #-2844	; 0xfffff4e4
   1a37c:	beq	7167ac <full_module_path@@Base+0x69d244>
   1a380:	tstcs	r0, r2, lsl r9
   1a384:			; <UNDEFINED> instruction: 0xf04f5499
   1a388:	ldrbmi	r0, [sp], -r0, lsl #18
   1a38c:			; <UNDEFINED> instruction: 0xf7ec4630
   1a390:	mcrrne	11, 12, lr, r2, cr10
   1a394:	andsle	r4, sp, r4, lsl #12
   1a398:			; <UNDEFINED> instruction: 0xf7ecb137
   1a39c:	stmdavs	r3, {r1, r3, r5, r6, r7, r8, fp, sp, lr, pc}
   1a3a0:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
   1a3a4:	strtle	r0, [sl], #-1179	; 0xfffffb65
   1a3a8:			; <UNDEFINED> instruction: 0xf8584b4f
   1a3ac:	ldmdavs	fp, {r0, r1, ip, sp}
   1a3b0:	blx	fed46b64 <full_module_path@@Base+0xfeccd5fc>
   1a3b4:	ldmdbeq	fp, {r2, r7, r8, r9, ip, sp, lr, pc}^
   1a3b8:	ldrbmi	fp, [r5, #-2827]	; 0xfffff4f5
   1a3bc:			; <UNDEFINED> instruction: 0xf805bf38
   1a3c0:	mvnle	r4, #1024	; 0x400
   1a3c4:			; <UNDEFINED> instruction: 0xf04f4630
   1a3c8:			; <UNDEFINED> instruction: 0xf7ec0901
   1a3cc:	mcrrne	11, 10, lr, r2, cr12
   1a3d0:	mvnle	r4, r4, lsl #12
   1a3d4:			; <UNDEFINED> instruction: 0xf7eb4630
   1a3d8:	orrlt	lr, r0, r0, ror #31
   1a3dc:	b	558394 <full_module_path@@Base+0x4dee2c>
   1a3e0:	blcs	1343f4 <full_module_path@@Base+0xbae8c>
   1a3e4:	ldrtmi	sp, [r0], -fp, lsl #2
   1a3e8:	bl	6583a0 <full_module_path@@Base+0x5dee38>
   1a3ec:	stccs	7, cr14, [sp], {206}	; 0xce
   1a3f0:	stccs	15, cr11, [sl], {24}
   1a3f4:	movwcs	fp, #7948	; 0x1f0c
   1a3f8:	blcs	23000 <fchmod@plt+0x1c444>
   1a3fc:			; <UNDEFINED> instruction: 0xf1b9d0dd
   1a400:	tstle	r6, r0, lsl #30
   1a404:	eorvc	r2, fp, r0, lsl #6
   1a408:	mulcc	r0, fp, r8
   1a40c:	ldmdblt	pc, {r0, r1, r3, r4, r6, r8, ip, sp, pc}	; <UNPREDICTABLE>
   1a410:	svclt	0x00182b3b
   1a414:	andle	r2, r6, r3, lsr #22
   1a418:	beq	455c80 <full_module_path@@Base+0x3dc718>
   1a41c:	ldmib	sp, {r0, r3, r4, r6, r9, sl, lr}^
   1a420:			; <UNDEFINED> instruction: 0xf7ff3204
   1a424:	strcc	pc, [r1], #-2763	; 0xfffff535
   1a428:	ldrtmi	sp, [r0], -sp, lsr #3
   1a42c:	b	18583e4 <full_module_path@@Base+0x17dee7c>
   1a430:	stmdbmi	lr!, {r0, r2, r5, r6, r8, r9, sl, sp, lr, pc}
   1a434:	andcs	r4, r3, sl, asr r6
   1a438:	ldrbtmi	r4, [r9], #-1629	; 0xfffff9a3
   1a43c:	cdp2	0, 13, cr15, cr12, cr7, {0}
   1a440:	stmdbmi	fp!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1a444:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1a448:	bl	258400 <full_module_path@@Base+0x1dee98>
   1a44c:	blmi	7abc6c <full_module_path@@Base+0x732704>
   1a450:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1a454:			; <UNDEFINED> instruction: 0x3014f9b3
   1a458:	vstrle	d2, [r3, #4]
   1a45c:	ldc2l	7, cr15, [r2, #980]!	; 0x3d4
   1a460:	ldmvs	r9, {r0, r2, r8, r9, fp, ip, pc}
   1a464:	cmplt	lr, r2, lsl #12
   1a468:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
   1a46c:	stmdbmi	r2!, {r4, r5, r6, r8, r9, sl, sp, lr, pc}
   1a470:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
   1a474:	b	ffcd842c <full_module_path@@Base+0xffc5eec4>
   1a478:	strb	r4, [r8, r6, lsl #12]!
   1a47c:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
   1a480:			; <UNDEFINED> instruction: 0xf7ebe766
   1a484:			; <UNDEFINED> instruction: 0xf7eceffe
   1a488:	blls	194b90 <full_module_path@@Base+0x11b628>
   1a48c:	stmdavs	r1, {r0, r1, r3, r4, r7, fp, sp, lr}
   1a490:	strle	r0, [lr], #-1688	; 0xfffff968
   1a494:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
   1a498:	andcs	r4, r3, sl, lsl sl
   1a49c:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
   1a4a0:	blx	ffdd64c4 <full_module_path@@Base+0xffd5cf5c>
   1a4a4:	vmul.i8	d20, d0, d8
   1a4a8:			; <UNDEFINED> instruction: 0x200b42b7
   1a4ac:			; <UNDEFINED> instruction: 0xf7fd4479
   1a4b0:	blmi	5d8954 <full_module_path@@Base+0x55f3ec>
   1a4b4:			; <UNDEFINED> instruction: 0xe7ef447b
   1a4b8:			; <UNDEFINED> instruction: 0x0004c6bc
   1a4bc:			; <UNDEFINED> instruction: 0x0004c6b8
   1a4c0:	andeq	r0, r0, ip, lsr #7
   1a4c4:	andeq	ip, r4, r2, ror lr
   1a4c8:	andeq	r0, r0, r0, lsl #11
   1a4cc:	andeq	ip, r4, ip, lsr r6
   1a4d0:	andeq	r0, r0, r8, lsr r4
   1a4d4:	andeq	r0, r0, r0, asr #10
   1a4d8:	andeq	sp, r2, ip, lsr #4
   1a4dc:	andeq	sp, r2, r2, lsr r2
   1a4e0:	ldrdeq	r7, [r5], -ip
   1a4e4:	andeq	sl, r5, lr, lsl r1
   1a4e8:	andeq	r0, r0, r8, asr #10
   1a4ec:	muleq	r2, sl, r1
   1a4f0:	andeq	sp, r2, r6, asr #2
   1a4f4:	andeq	r5, r3, sl, ror lr
   1a4f8:	andeq	sp, r2, sl, lsl r1
   1a4fc:	strdeq	sp, [r2], -sl
   1a500:	strdeq	sp, [r2], -r2
   1a504:	andeq	sp, r2, r6, lsl r1
   1a508:	andeq	ip, r2, r0, lsr #31
   1a50c:	andeq	r5, r3, r4, asr r0
   1a510:	svcmi	0x00f0e92d
   1a514:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
   1a518:	ldrmi	r8, [r7], -r2, lsl #22
   1a51c:	andcs	r4, r0, #132, 26	; 0x2100
   1a520:	strmi	r6, [lr], -ip, asr #16
   1a524:			; <UNDEFINED> instruction: 0x4611447d
   1a528:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
   1a52c:	cdp	0, 0, cr11, cr8, cr9, {4}
   1a530:			; <UNDEFINED> instruction: 0xf50d4a10
   1a534:	andls	r5, r4, r0, lsl #6
   1a538:	ldmdami	lr!, {r2, r3, r4, r8, r9, ip, sp}^
   1a53c:	stmdavs	r0, {r3, r5, fp, ip, lr}
   1a540:			; <UNDEFINED> instruction: 0xf04f6018
   1a544:	strtmi	r0, [r0], -r0
   1a548:	blx	25854a <full_module_path@@Base+0x1defe2>
   1a54c:	ldrbtmi	r4, [ip], #-3194	; 0xfffff386
   1a550:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1a554:	adcshi	pc, r2, r0
   1a558:	blcs	bf856c <full_module_path@@Base+0xb7f004>
   1a55c:	adchi	pc, lr, r0, asr #32
   1a560:	stmiapl	r2!, {r1, r2, r4, r5, r6, r8, r9, fp, lr}^
   1a564:			; <UNDEFINED> instruction: 0x3014f9b2
   1a568:	blcs	7ed84 <full_module_path@@Base+0x581c>
   1a56c:			; <UNDEFINED> instruction: 0xf7f5dd0a
   1a570:	ldmvs	ip!, {r0, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   1a574:			; <UNDEFINED> instruction: 0x46434972
   1a578:	strls	r4, [r0], #-1145	; 0xfffffb87
   1a57c:	andcs	r4, r2, r2, lsl #12
   1a580:	cdp2	0, 3, cr15, cr10, cr7, {0}
   1a584:	strtmi	r2, [r8], -pc, lsr #2
   1a588:	b	558540 <full_module_path@@Base+0x4defd8>
   1a58c:			; <UNDEFINED> instruction: 0xf8002300
   1a590:			; <UNDEFINED> instruction: 0xf7eb3b01
   1a594:	rsbsvs	lr, r0, r0, ror pc
   1a598:	blcs	3864c <fchmod@plt+0x31a90>
   1a59c:	adcshi	pc, r3, r0, asr #32
   1a5a0:	ldrbtmi	r4, [sp], #-3432	; 0xfffff298
   1a5a4:	strtmi	sl, [r9], -r8, lsl #24
   1a5a8:	stmdaeq	r4, {r2, r5, r7, r8, ip, sp, lr, pc}
   1a5ac:	addpl	pc, r0, #1325400064	; 0x4f000000
   1a5b0:			; <UNDEFINED> instruction: 0xf0224640
   1a5b4:	ldrdcs	pc, [r8, -sp]
   1a5b8:			; <UNDEFINED> instruction: 0xf0014640
   1a5bc:			; <UNDEFINED> instruction: 0xf640fde7
   1a5c0:	mcrne	2, 2, r7, cr3, cr14, {7}
   1a5c4:	movwcs	fp, #7960	; 0x1f18
   1a5c8:	svclt	0x00884290
   1a5cc:	teqlt	r3, r0, lsl #6
   1a5d0:	movweq	lr, #2824	; 0xb08
   1a5d4:			; <UNDEFINED> instruction: 0xf808222f
   1a5d8:	andcs	r2, r0, #0
   1a5dc:			; <UNDEFINED> instruction: 0xf814705a
   1a5e0:	bcs	255f8 <fchmod@plt+0x1ea3c>
   1a5e4:	addshi	pc, lr, r0
   1a5e8:			; <UNDEFINED> instruction: 0x46454b57
   1a5ec:	and	r4, r3, fp, ror r4
   1a5f0:	svccs	0x0001f815
   1a5f4:	cmplt	r2, ip, lsl r6
   1a5f8:	movwcc	r4, #5660	; 0x161c
   1a5fc:	addsmi	r7, r1, #2162688	; 0x210000
   1a600:			; <UNDEFINED> instruction: 0x4620d0f6
   1a604:	ldm	r8, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a608:	blmi	142b620 <full_module_path@@Base+0x13b20b8>
   1a60c:	stmdavc	r2!, {r0, r8, sp}
   1a610:	addsvs	r4, r9, fp, ror r4
   1a614:	eorsle	r2, r7, r0, lsl #20
   1a618:	bpl	fe057a54 <full_module_path@@Base+0xfdfde4ec>
   1a61c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1a620:	beq	756a50 <full_module_path@@Base+0x6dd4e8>
   1a624:	vst2.8	{d25-d28}, [pc], r3
   1a628:	strtmi	r5, [r1], -r0, lsl #5
   1a62c:			; <UNDEFINED> instruction: 0xf0224650
   1a630:	blmi	12198b4 <full_module_path@@Base+0x11a034c>
   1a634:	andeq	lr, r8, #168960	; 0x29400
   1a638:	andls	pc, r0, r4, lsl #17
   1a63c:	ldmdavs	r1!, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1a640:			; <UNDEFINED> instruction: 0x0c03eba4
   1a644:			; <UNDEFINED> instruction: 0xf5c29b03
   1a648:	strtmi	r5, [r8], -r0, lsl #5
   1a64c:	andsgt	pc, r0, r3, asr #17
   1a650:	stc2	0, cr15, [lr], {34}	; 0x22
   1a654:	ldrtmi	r2, [r2], -r4, lsl #6
   1a658:	ldrtmi	r4, [r8], -r1, asr #12
   1a65c:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   1a660:	ldrbeq	r6, [fp, #2227]	; 0x8b3
   1a664:	vst3.8	{d29-d31}, [pc :256]!
   1a668:	ldrbmi	r5, [r1], -r0, lsl #5
   1a66c:			; <UNDEFINED> instruction: 0xf8c74620
   1a670:			; <UNDEFINED> instruction: 0xf0229004
   1a674:			; <UNDEFINED> instruction: 0xf814fc7d
   1a678:	blcs	be9284 <full_module_path@@Base+0xb6fd1c>
   1a67c:	blcc	98698 <full_module_path@@Base+0x1f130>
   1a680:	stmdavc	r3!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1a684:	bicle	r2, lr, r0, lsl #22
   1a688:	tstcs	r0, r5, lsl #20
   1a68c:			; <UNDEFINED> instruction: 0xf9b24b31
   1a690:	ldrbtmi	r2, [fp], #-20	; 0xffffffec
   1a694:	addsvs	r2, r9, r1, lsl #20
   1a698:			; <UNDEFINED> instruction: 0xf7f5dd0a
   1a69c:	ldmvs	ip!, {r0, r1, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   1a6a0:	blls	12cb5c <full_module_path@@Base+0xb35f4>
   1a6a4:	strls	r4, [r0], #-1145	; 0xfffffb87
   1a6a8:	andcs	r4, r2, r2, lsl #12
   1a6ac:	stc2	0, cr15, [r4, #28]!
   1a6b0:	beq	455f18 <full_module_path@@Base+0x3dc9b0>
   1a6b4:	cdp	7, 5, cr15, cr6, cr11, {7}
   1a6b8:	and	r2, r0, r1
   1a6bc:	stmdbmi	r7!, {sp}
   1a6c0:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
   1a6c4:	tstcc	ip, #110592	; 0x1b000
   1a6c8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1a6cc:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   1a6d0:	qsuble	r4, r1, fp
   1a6d4:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
   1a6d8:	ldc	0, cr11, [sp], #36	; 0x24
   1a6dc:	pop	{r1, r8, r9, fp, pc}
   1a6e0:			; <UNDEFINED> instruction: 0xf8d78ff0
   1a6e4:			; <UNDEFINED> instruction: 0xf1bbb000
   1a6e8:	andle	r0, r9, r0, lsl #30
   1a6ec:	ssatmi	r4, #4, fp, asr #12
   1a6f0:			; <UNDEFINED> instruction: 0x4620461c
   1a6f4:			; <UNDEFINED> instruction: 0xf7fe6824
   1a6f8:			; <UNDEFINED> instruction: 0x2c00f9c5
   1a6fc:			; <UNDEFINED> instruction: 0x465cd1f9
   1a700:	andls	pc, r0, r7, asr #17
   1a704:	blcs	c145c8 <full_module_path@@Base+0xb9b060>
   1a708:	svcge	0x004cf43f
   1a70c:	bmi	545734 <full_module_path@@Base+0x4cc1cc>
   1a710:	stmdaeq	r4, {r2, r5, r7, r8, ip, sp, lr, pc}
   1a714:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
   1a718:	orrpl	pc, r0, pc, asr #8
   1a71c:			; <UNDEFINED> instruction: 0xf0014640
   1a720:			; <UNDEFINED> instruction: 0xe748fc9b
   1a724:	strbmi	r4, [r5], -pc, lsl #24
   1a728:			; <UNDEFINED> instruction: 0xe76e447c
   1a72c:	cdp	7, 10, cr15, cr8, cr11, {7}
   1a730:	andeq	ip, r4, r0, lsr #8
   1a734:	andeq	r0, r0, ip, lsr #7
   1a738:	strdeq	ip, [r4], -r6
   1a73c:	andeq	r0, r0, r0, lsl #11
   1a740:	andeq	sp, r2, r0, lsl #1
   1a744:	andeq	r4, r3, r6, ror #27
   1a748:	andeq	r9, r5, ip, lsr #29
   1a74c:	andeq	r6, r5, r0, asr #28
   1a750:	andeq	r9, r5, ip, asr lr
   1a754:			; <UNDEFINED> instruction: 0x00056dbe
   1a758:	andeq	ip, r2, r8, lsl #31
   1a75c:	andeq	ip, r4, ip, ror r2
   1a760:	andeq	r9, r5, r2, lsl #27
   1a764:	andeq	r9, r5, r0, ror sp
   1a768:	svcmi	0x00f0e92d
   1a76c:			; <UNDEFINED> instruction: 0xf8dfb087
   1a770:	stmib	sp, {r2, r7, r8, sp, pc}^
   1a774:			; <UNDEFINED> instruction: 0xf7fe0103
   1a778:	blmi	181943c <full_module_path@@Base+0x179fed4>
   1a77c:			; <UNDEFINED> instruction: 0xf85a44fa
   1a780:	movwls	r3, #8195	; 0x2003
   1a784:			; <UNDEFINED> instruction: 0x3014f9b3
   1a788:	vstrle	d2, [r9, #-4]
   1a78c:	mrrc2	7, 15, pc, sl, cr5	; <UNPREDICTABLE>
   1a790:	ldmdbmi	fp, {r1, r3, r4, r6, r8, r9, fp, lr}^
   1a794:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1a798:	andcs	r4, r2, r2, lsl #12
   1a79c:	stc2	0, cr15, [ip, #-28]!	; 0xffffffe4
   1a7a0:	ldrbtmi	r4, [sp], #-3416	; 0xfffff2a8
   1a7a4:	stmdacs	r0, {r3, r5, fp, sp, lr}
   1a7a8:	addshi	pc, sl, r0
   1a7ac:			; <UNDEFINED> instruction: 0xf04f3801
   1a7b0:	andcs	r0, r0, #12, 18	; 0x30000
   1a7b4:	blx	262bc2 <full_module_path@@Base+0x1e965a>
   1a7b8:	andscc	pc, r0, r0
   1a7bc:			; <UNDEFINED> instruction: 0xf860f003
   1a7c0:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1a7c4:	addshi	pc, r1, r0
   1a7c8:	stccs	8, cr6, [r0], {44}	; 0x2c
   1a7cc:	vhadd.u8	d22, d0, d4
   1a7d0:	stmdavs	r8!, {r0, r1, r7, pc}^
   1a7d4:	movweq	pc, #16649	; 0x4109	; <UNPREDICTABLE>
   1a7d8:	streq	lr, [r4], #2816	; 0xb00
   1a7dc:			; <UNDEFINED> instruction: 0xf8524602
   1a7e0:	teqlt	r1, r4, lsl #22
   1a7e4:	stmdavs	lr, {r0, r3, r6, r7, fp, sp, lr}
   1a7e8:	stmvs	r9, {r0, r2, r3, r6, fp, sp, lr}
   1a7ec:	subsvs	r6, sp, lr, lsl r0
   1a7f0:	adcmi	r6, r2, #153	; 0x99
   1a7f4:	movweq	pc, #49411	; 0xc103	; <UNPREDICTABLE>
   1a7f8:			; <UNDEFINED> instruction: 0xf8dfd1f1
   1a7fc:	strcs	r8, [r0, #-268]	; 0xfffffef4
   1a800:			; <UNDEFINED> instruction: 0xf8df4f42
   1a804:	ldrbtmi	fp, [r8], #268	; 0x10c
   1a808:			; <UNDEFINED> instruction: 0xf8cd447f
   1a80c:	ldrbtmi	r9, [fp], #20
   1a810:	ldrdls	pc, [r8], -sp
   1a814:	ands	r9, r2, r2, lsl #14
   1a818:	ldrtmi	r4, [r0], -r2, lsr #12
   1a81c:	ldrtmi	r2, [r9], -r4, lsl #6
   1a820:	stc2	7, cr15, [r6, #-1020]!	; 0xfffffc04
   1a824:	andcs	r4, r0, #60416	; 0xec00
   1a828:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1a82c:	andcs	pc, r3, fp, lsl #16
   1a830:	strcc	r4, [r1, #-2873]	; 0xfffff4c7
   1a834:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   1a838:	sfmle	f4, 2, [fp, #-680]	; 0xfffffd58
   1a83c:			; <UNDEFINED> instruction: 0xf8506858
   1a840:	stccs	0, cr4, [r0], {37}	; 0x25
   1a844:			; <UNDEFINED> instruction: 0xf9b9d0f4
   1a848:	stmiavs	r6!, {r2, r4, ip, sp}^
   1a84c:	vstrle	d2, [sl, #-4]
   1a850:	blx	ffe5882e <full_module_path@@Base+0xffddf2c6>
   1a854:	ldmdbmi	r1!, {r0, r1, r2, r4, r5, r7, fp, sp, lr}
   1a858:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
   1a85c:	strmi	r9, [r2], -r0, lsl #14
   1a860:			; <UNDEFINED> instruction: 0xf0072002
   1a864:	stmiavs	r3!, {r0, r3, r6, r7, sl, fp, ip, sp, lr, pc}
   1a868:	rsbsvs	r2, r2, r0, lsl #4
   1a86c:	svclt	0x004805d9
   1a870:	ldreq	r6, [sl], #50	; 0x32
   1a874:			; <UNDEFINED> instruction: 0xf8d8d41f
   1a878:	svcls	0x00020010
   1a87c:	addpl	pc, r0, #192, 10	; 0x30000000
   1a880:	ldrtmi	r6, [r8], #-2145	; 0xfffff79f
   1a884:	blx	1d56916 <full_module_path@@Base+0x1cdd3ae>
   1a888:			; <UNDEFINED> instruction: 0x3010f8d8
   1a88c:	orrpl	pc, r0, #817889280	; 0x30c00000
   1a890:	bicle	r4, r1, #152, 4	; 0x80000009
   1a894:	stmdals	r2, {r1, r5, r8, r9, fp, lr}
   1a898:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1a89c:			; <UNDEFINED> instruction: 0xf0436813
   1a8a0:	andsvs	r0, r3, r1, lsl #6
   1a8a4:			; <UNDEFINED> instruction: 0xf89ef002
   1a8a8:	ldrbtmi	r4, [r9], #-2334	; 0xfffff6e2
   1a8ac:	andcs	r4, r3, r2, lsl #12
   1a8b0:	stc2	0, cr15, [r2], #28
   1a8b4:	vld1.32	{d14}, [r3 :256], r6
   1a8b8:	ldrtmi	r5, [r2], -r0, lsl #6
   1a8bc:	strtmi	r4, [r8], -r1, lsr #12
   1a8c0:			; <UNDEFINED> instruction: 0xf7ff60a3
   1a8c4:	stmdacs	r0, {r0, r2, r5, r9, sl, fp, ip, sp, lr, pc}
   1a8c8:	ldmib	sp, {r0, r2, r4, r6, r7, ip, lr, pc}^
   1a8cc:			; <UNDEFINED> instruction: 0xf7fe0103
   1a8d0:	ldrb	pc, [r0, r3, lsl #21]	; <UNPREDICTABLE>
   1a8d4:			; <UNDEFINED> instruction: 0x9014f8dd
   1a8d8:	andlt	r4, r7, r8, asr #12
   1a8dc:	svchi	0x00f0e8bd
   1a8e0:	strbmi	r4, [r8], -r1, lsl #13
   1a8e4:	pop	{r0, r1, r2, ip, sp, pc}
   1a8e8:	stmdami	pc, {r4, r5, r6, r7, r8, r9, sl, fp, pc}	; <UNPREDICTABLE>
   1a8ec:			; <UNDEFINED> instruction: 0xf0034478
   1a8f0:	svclt	0x0000f83b
   1a8f4:	andeq	ip, r4, r8, asr #3
   1a8f8:	andeq	r0, r0, r0, lsl #11
   1a8fc:	andeq	r9, r5, r4, lsl #26
   1a900:	andeq	ip, r2, sl, asr #29
   1a904:	andeq	r6, r5, lr, lsr #25
   1a908:	andeq	r6, r5, sl, asr #24
   1a90c:	muleq	r5, r0, ip
   1a910:	andeq	r9, r5, sl, lsl #25
   1a914:	andeq	r6, r5, r8, lsr #24
   1a918:	andeq	r6, r5, ip, lsl ip
   1a91c:	andeq	ip, r2, lr, lsr lr
   1a920:	andeq	r0, r0, r0, ror #12
   1a924:	andeq	ip, r2, lr, lsl #28
   1a928:	muleq	r2, r8, sp
   1a92c:	ldrbmi	lr, [r0, sp, lsr #18]!
   1a930:			; <UNDEFINED> instruction: 0xf5b2b3a0
   1a934:	ldrmi	r6, [r1], r0, lsl #30
   1a938:	blmi	b51a78 <full_module_path@@Base+0xad8510>
   1a93c:	strmi	r4, [r5], -pc, lsl #12
   1a940:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1a944:	lfmle	f4, 4, [fp], {154}	; 0x9a
   1a948:	ldrdge	pc, [r4], pc	; <UNPREDICTABLE>
   1a94c:			; <UNDEFINED> instruction: 0xf8df4e29
   1a950:	ldrbtmi	r8, [sl], #168	; 0xa8
   1a954:	ldrbtmi	r4, [r8], #1150	; 0x47e
   1a958:			; <UNDEFINED> instruction: 0xf7fee00b
   1a95c:	ldmdavs	r3!, {r0, r2, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   1a960:			; <UNDEFINED> instruction: 0xf84a2200
   1a964:	stcmi	0, cr2, [r5], #-140	; 0xffffff74
   1a968:	strbmi	r3, [fp, #-2817]	; 0xfffff4ff
   1a96c:	eorvs	r4, r3, ip, ror r4
   1a970:			; <UNDEFINED> instruction: 0xf85adb06
   1a974:	stmdacs	r0, {r0, r1, r5}
   1a978:			; <UNDEFINED> instruction: 0xf8d8d1ef
   1a97c:	ldrb	r3, [r2, r0]!
   1a980:			; <UNDEFINED> instruction: 0x46394b1f
   1a984:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
   1a988:	andls	pc, r0, r3, asr #17
   1a98c:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   1a990:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
   1a994:	eoreq	pc, r9, r3, asr #16
   1a998:			; <UNDEFINED> instruction: 0x87f0e8bd
   1a99c:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
   1a9a0:	blcs	34a14 <fchmod@plt+0x2de58>
   1a9a4:			; <UNDEFINED> instruction: 0x4c19dbf8
   1a9a8:	mrcmi	13, 0, r4, cr10, cr9, {0}
   1a9ac:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
   1a9b0:	and	r4, fp, lr, ror r4
   1a9b4:	blx	fe4589b4 <full_module_path@@Base+0xfe3df44c>
   1a9b8:	andcs	r6, r0, #2818048	; 0x2b0000
   1a9bc:	eorcs	pc, r3, r4, asr #16
   1a9c0:	blcc	6d21c <file_old_total@@Base+0x3f6c>
   1a9c4:	ldrbtmi	r2, [sl], #-2816	; 0xfffff500
   1a9c8:	blle	ff972a1c <full_module_path@@Base+0xff8f94b4>
   1a9cc:	eoreq	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   1a9d0:	mvnle	r2, r0, lsl #16
   1a9d4:			; <UNDEFINED> instruction: 0xe7f36833
   1a9d8:	vpadd.i8	d20, d0, d0
   1a9dc:	ldmdbmi	r0, {r1, r2, r5, r6, r9, sp}
   1a9e0:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
   1a9e4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1a9e8:	ldm	sl, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a9ec:	andeq	ip, r4, r4, lsl r7
   1a9f0:	andeq	r6, r5, r2, asr #22
   1a9f4:	andeq	ip, r4, r0, lsl #14
   1a9f8:	strdeq	ip, [r4], -lr
   1a9fc:	andeq	ip, r4, r8, ror #13
   1aa00:	andeq	ip, r4, lr, asr #13
   1aa04:	andeq	r6, r5, r2, lsl #22
   1aa08:			; <UNDEFINED> instruction: 0x0004c6b6
   1aa0c:	andeq	r6, r5, r8, ror #21
   1aa10:	andeq	ip, r4, r6, lsr #13
   1aa14:	andeq	ip, r4, r4, lsr #13
   1aa18:	andeq	ip, r4, lr, lsl #13
   1aa1c:	andeq	ip, r2, r6, lsr #27
   1aa20:	andeq	ip, r2, r8, ror #20
   1aa24:	andeq	ip, r2, lr, lsl #26
   1aa28:			; <UNDEFINED> instruction: 0xf5adb5f0
   1aa2c:	addlt	r5, r5, r0, lsl #27
   1aa30:	blmi	eacf1c <full_module_path@@Base+0xe339b4>
   1aa34:	addpl	pc, r0, #54525952	; 0x3400000
   1aa38:	andcc	r9, ip, #1
   1aa3c:	ldrbtmi	r4, [fp], #-2104	; 0xfffff7c8
   1aa40:	ldrbtmi	r4, [r8], #-3384	; 0xfffff2c8
   1aa44:	ldrbtmi	r9, [sp], #-3073	; 0xfffff3ff
   1aa48:	stmdavs	r9, {r0, r6, fp, ip, lr}
   1aa4c:			; <UNDEFINED> instruction: 0xf04f6011
   1aa50:	ldfvss	f0, [sl], {-0}
   1aa54:	teqle	r5, r0, lsl #20
   1aa58:	tstcs	r1, r3, lsr sl
   1aa5c:	mrcmi	4, 1, r6, cr3, cr9, {0}
   1aa60:	ldmdbmi	r3!, {r0, r1, r3, r5, r7, fp, ip, lr}
   1aa64:	ldmdami	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
   1aa68:	andseq	pc, r4, #-2147483647	; 0x80000001
   1aa6c:	ldrbtmi	r6, [r9], #-2075	; 0xfffff7e5
   1aa70:	tstcc	r4, r8, ror r4
   1aa74:			; <UNDEFINED> instruction: 0xf04f2b1d
   1aa78:	svclt	0x00cc0300
   1aa7c:	strcs	pc, [r0, -r4, asr #8]
   1aa80:	mvnsvs	r4, r7, lsr #12
   1aa84:			; <UNDEFINED> instruction: 0xff9af7fe
   1aa88:	stmiapl	fp!, {r0, r1, r3, r5, r8, r9, fp, lr}^
   1aa8c:	stmdacs	r0, {r3, r4, fp, sp, lr}
   1aa90:			; <UNDEFINED> instruction: 0xf01edb02
   1aa94:	bllt	859a98 <full_module_path@@Base+0x7e0530>
   1aa98:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
   1aa9c:	stcl	7, cr15, [r2, #940]!	; 0x3ac
   1aaa0:	andls	r4, r1, r2, lsl #12
   1aaa4:	stmdami	r6!, {r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   1aaa8:	ldrbtmi	r4, [r8], #-3366	; 0xfffff2da
   1aaac:	ldcl	7, cr15, [sl, #940]	; 0x3ac
   1aab0:			; <UNDEFINED> instruction: 0xf105447d
   1aab4:	movwcs	r0, #532	; 0x214
   1aab8:	strmi	r6, [r1], -ip, ror #3
   1aabc:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
   1aac0:			; <UNDEFINED> instruction: 0xff7cf7fe
   1aac4:			; <UNDEFINED> instruction: 0xf50d4921
   1aac8:	bmi	4ef8d0 <full_module_path@@Base+0x476368>
   1aacc:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
   1aad0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   1aad4:	subsmi	r6, r1, sl, lsl r8
   1aad8:			; <UNDEFINED> instruction: 0xf50dd11c
   1aadc:	andlt	r5, r5, r0, lsl #27
   1aae0:	bmi	70a2a8 <full_module_path@@Base+0x690d40>
   1aae4:	blmi	6ebcd4 <full_module_path@@Base+0x67276c>
   1aae8:			; <UNDEFINED> instruction: 0xf44fad03
   1aaec:	ldrbtmi	r5, [fp], #-384	; 0xfffffe80
   1aaf0:			; <UNDEFINED> instruction: 0xf0014628
   1aaf4:			; <UNDEFINED> instruction: 0xf5b0fab1
   1aaf8:	sbcsle	r5, r4, #128, 30	; 0x200
   1aafc:			; <UNDEFINED> instruction: 0x46294a16
   1ab00:	movwcs	r4, #2070	; 0x816
   1ab04:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   1ab08:	andscc	r4, r4, #22020096	; 0x1500000
   1ab0c:			; <UNDEFINED> instruction: 0xf7ff61ec
   1ab10:	strb	pc, [r8, pc, lsr #23]	; <UNPREDICTABLE>
   1ab14:	ldc	7, cr15, [r4], #940	; 0x3ac
   1ab18:	andeq	r0, r0, ip, lsr #7
   1ab1c:	andeq	r6, r5, r2, lsl sl
   1ab20:	andeq	fp, r4, r2, lsl #30
   1ab24:	strdeq	fp, [r4], -lr
   1ab28:	andeq	r0, r0, ip, lsr #8
   1ab2c:	andeq	r6, r5, ip, ror #19
   1ab30:	andeq	ip, r4, r6, ror #11
   1ab34:			; <UNDEFINED> instruction: 0x0004c6b4
   1ab38:	andeq	r0, r0, r4, lsr #7
   1ab3c:	andeq	ip, r2, r6, ror ip
   1ab40:	andeq	ip, r2, lr, ror #24
   1ab44:	andeq	r6, r5, r0, lsr #19
   1ab48:	andeq	ip, r4, r6, ror #12
   1ab4c:	andeq	fp, r4, r6, ror lr
   1ab50:	andeq	r4, r3, r4, lsr #17
   1ab54:	andeq	ip, r2, sl, ror #17
   1ab58:	andeq	r6, r5, ip, asr #18
   1ab5c:	andeq	ip, r4, lr, lsl r6
   1ab60:	svcmi	0x00f0e92d
   1ab64:	blmi	1d06d88 <full_module_path@@Base+0x1c8d820>
   1ab68:	bmi	1cff370 <full_module_path@@Base+0x1c85e08>
   1ab6c:	ldrbtmi	r6, [sl], #-2060	; 0xfffff7f4
   1ab70:			; <UNDEFINED> instruction: 0xf8df9101
   1ab74:	ldmpl	r3, {r3, r6, r7, r8, pc}^
   1ab78:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   1ab7c:			; <UNDEFINED> instruction: 0xf04f9305
   1ab80:	stccs	3, cr0, [r0], {-0}
   1ab84:	sbchi	pc, r6, r0
   1ab88:			; <UNDEFINED> instruction: 0xa1b4f8df
   1ab8c:	blmi	1b6c3b0 <full_module_path@@Base+0x1af2e48>
   1ab90:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1ab94:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
   1ab98:	movwcc	r9, #17154	; 0x4302
   1ab9c:	stmiavs	r3!, {r0, r1, r8, r9, ip, pc}
   1aba0:	vst2.<illegal width 64>	{d0-d3}, [r3 :64], r9
   1aba4:	strtle	r3, [sl], #-512	; 0xfffffe00
   1aba8:	rsble	r2, lr, r0, lsl #20
   1abac:	stmdavs	r1!, {r1, r2, r5, r6, r9, fp, lr}
   1abb0:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   1abb4:	bcs	34c04 <fchmod@plt+0x2e048>
   1abb8:			; <UNDEFINED> instruction: 0xf1b9d07d
   1abbc:			; <UNDEFINED> instruction: 0xf0000f00
   1abc0:			; <UNDEFINED> instruction: 0xf8c9809f
   1abc4:	vst4.8	{d1-d4}, [r3], r0
   1abc8:			; <UNDEFINED> instruction: 0xf5b34304
   1abcc:	teqle	r3, r0, lsl #30
   1abd0:	andne	lr, r2, #3620864	; 0x374000
   1abd4:			; <UNDEFINED> instruction: 0xf7ff4638
   1abd8:	stmdavs	r4!, {r0, r1, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1abdc:	bicsle	r2, lr, r0, lsl #24
   1abe0:	bmi	16c17e8 <full_module_path@@Base+0x1648280>
   1abe4:	andls	pc, r0, r3, asr #17
   1abe8:	blmi	14abdd8 <full_module_path@@Base+0x1432870>
   1abec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1abf0:	subsmi	r9, sl, r5, lsl #22
   1abf4:	addshi	pc, ip, r0, asr #32
   1abf8:	pop	{r0, r1, r2, ip, sp, pc}
   1abfc:	ldmdbmi	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   1ac00:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
   1ac04:	stmdbcs	r0, {r0, r3, fp, sp, lr}
   1ac08:	bcs	4f17c <_IO_stdin_used@@Base+0x9904>
   1ac0c:	strtmi	sp, [r1], sl, rrx
   1ac10:	movwmi	pc, #17411	; 0x4403	; <UNPREDICTABLE>
   1ac14:	svcmi	0x0000f5b3
   1ac18:	blmi	138f058 <full_module_path@@Base+0x1315af0>
   1ac1c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1ac20:	blcs	734c94 <full_module_path@@Base+0x6bb72c>
   1ac24:			; <UNDEFINED> instruction: 0xf10addd4
   1ac28:	ldrbmi	r0, [r1], -r4, lsl #4
   1ac2c:	andeq	pc, r1, pc, rrx
   1ac30:			; <UNDEFINED> instruction: 0xff96f7ff
   1ac34:	ldrhle	r1, [r0], #203	; 0xcb
   1ac38:	blge	134dc4 <full_module_path@@Base+0xbb85c>
   1ac3c:	strtmi	r2, [r0], -r1, lsl #4
   1ac40:	blx	ff5d8c42 <full_module_path@@Base+0xff55f6da>
   1ac44:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1ac48:	svccs	0x0000d066
   1ac4c:	stmdavs	r0!, {r0, r2, r6, r7, r8, r9, fp, ip, lr, pc}^
   1ac50:	ldc	7, cr15, [r2, #940]!	; 0x3ac
   1ac54:	stmdbls	r4, {r0, r1, r5, r7, fp, sp, lr}
   1ac58:	blne	fe057b6c <full_module_path@@Base+0xfdfde604>
   1ac5c:	stmdane	r9, {r0, r3, r4, r6, sl, lr}
   1ac60:	adcsle	r4, sl, r6, lsl #12
   1ac64:			; <UNDEFINED> instruction: 0xf0124638
   1ac68:	bls	158e34 <full_module_path@@Base+0xdf8cc>
   1ac6c:	cmple	ip, r0, lsl #20
   1ac70:	ldrtmi	r6, [r2], -r1, ror #16
   1ac74:			; <UNDEFINED> instruction: 0xf0114638
   1ac78:			; <UNDEFINED> instruction: 0xf1bbf9a7
   1ac7c:	adcle	r0, ip, r0, lsl #30
   1ac80:	ldrtmi	r2, [r8], -pc, lsr #2
   1ac84:	blx	1cd6cd4 <full_module_path@@Base+0x1c5d76c>
   1ac88:	bmi	cd4b2c <full_module_path@@Base+0xc5b5c4>
   1ac8c:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   1ac90:	biclt	r6, sl, r2, lsl r8
   1ac94:	eorvs	pc, r0, #50331648	; 0x3000000
   1ac98:	svcvs	0x0000f5b2
   1ac9c:	bmi	acecf4 <full_module_path@@Base+0xa5578c>
   1aca0:			; <UNDEFINED> instruction: 0xf8586821
   1aca4:	ldmdavs	r2, {r1, sp}
   1aca8:			; <UNDEFINED> instruction: 0xf1b9b92a
   1acac:	eorle	r0, r7, r0, lsl #30
   1acb0:	andne	pc, r0, r9, asr #17
   1acb4:	strtmi	lr, [r1], ip, lsr #15
   1acb8:	stccs	6, cr4, [r0], {12}
   1acbc:	svcge	0x006ff47f
   1acc0:			; <UNDEFINED> instruction: 0xb1b2e78e
   1acc4:	ldrb	r4, [lr, -r1, lsr #13]!
   1acc8:	vst1.32	{d4-d6}, [r3 :128], r1
   1accc:			; <UNDEFINED> instruction: 0xf5b34304
   1acd0:			; <UNDEFINED> instruction: 0xd1b14f00
   1acd4:			; <UNDEFINED> instruction: 0xf8584b1c
   1acd8:	ldmdavs	fp, {r0, r1, ip, sp}
   1acdc:			; <UNDEFINED> instruction: 0xf47f2b00
   1ace0:			; <UNDEFINED> instruction: 0xe79aaf77
   1ace4:	svceq	0x0000f1b9
   1ace8:	stmdavs	r2!, {r0, r3, ip, lr, pc}
   1acec:	andcs	pc, r0, r9, asr #17
   1acf0:	strtmi	lr, [r1], lr, lsl #15
   1acf4:	stccs	8, cr6, [r0], {36}	; 0x24
   1acf8:	svcge	0x0051f47f
   1acfc:	stmdavs	r1!, {r4, r5, r6, r8, r9, sl, sp, lr, pc}
   1ad00:			; <UNDEFINED> instruction: 0xf04f9a01
   1ad04:	andsvs	r0, r1, r0, lsl #18
   1ad08:			; <UNDEFINED> instruction: 0x4629e7df
   1ad0c:			; <UNDEFINED> instruction: 0xf0114638
   1ad10:	sbfx	pc, fp, #18, #14
   1ad14:	strb	r4, [r3, -r1, lsr #13]!
   1ad18:	andcs	r4, r3, pc, lsl #18
   1ad1c:			; <UNDEFINED> instruction: 0xf0074479
   1ad20:	stmdbmi	lr, {r0, r1, r3, r5, r6, r9, fp, ip, sp, lr, pc}
   1ad24:	subpl	pc, ip, #64, 4
   1ad28:	ldrbtmi	r2, [r9], #-2
   1ad2c:	stc2l	7, cr15, [r8], #1008	; 0x3f0
   1ad30:	bl	fe9d8ce4 <full_module_path@@Base+0xfe95f77c>
   1ad34:	andeq	r0, r0, ip, lsr #7
   1ad38:	ldrdeq	fp, [r4], -r6
   1ad3c:	andeq	fp, r4, ip, asr #27
   1ad40:	muleq	r4, r0, r5
   1ad44:	andeq	ip, r4, lr, lsl #11
   1ad48:	strdeq	r0, [r0], -ip
   1ad4c:	andeq	fp, r4, ip, asr sp
   1ad50:	andeq	r0, r0, ip, lsr #8
   1ad54:	andeq	r0, r0, r0, asr r4
   1ad58:	andeq	ip, r2, r8, lsl #20
   1ad5c:	andeq	ip, r2, r2, lsr #14
   1ad60:			; <UNDEFINED> instruction: 0x4605b5f0
   1ad64:	addlt	r4, r3, ip, asr #24
   1ad68:	ldrbtmi	r4, [ip], #-2380	; 0xfffff6b4
   1ad6c:	bmi	136daa4 <full_module_path@@Base+0x12f453c>
   1ad70:	stmiapl	r6!, {r0, r5, r6, fp, ip, lr}^
   1ad74:	stmdavs	fp, {r1, r5, r7, fp, ip, lr}
   1ad78:	ldmdavs	r2, {r0, r4, r5, fp, sp, lr}
   1ad7c:	blmi	12c92b0 <full_module_path@@Base+0x124fd48>
   1ad80:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1ad84:	subsle	r2, sl, r0, lsl #22
   1ad88:	stmiapl	r3!, {r3, r6, r8, r9, fp, lr}^
   1ad8c:	blcs	34e00 <fchmod@plt+0x2e244>
   1ad90:	movtlt	sp, #41296	; 0xa150
   1ad94:	cmple	lr, r0, lsl #18
   1ad98:			; <UNDEFINED> instruction: 0xf04f4945
   1ad9c:	ldrbtmi	r3, [r9], #-255	; 0xffffff01
   1ada0:	andseq	pc, ip, #1073741824	; 0x40000000
   1ada4:			; <UNDEFINED> instruction: 0xf7ff3118
   1ada8:	ldmdavs	r3!, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1adac:	blmi	1087500 <full_module_path@@Base+0x100df98>
   1adb0:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
   1adb4:	blmi	1047248 <full_module_path@@Base+0xfcdce0>
   1adb8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1adbc:			; <UNDEFINED> instruction: 0xdc112b1c
   1adc0:	movwcs	r4, #3134	; 0xc3e
   1adc4:	ldmdbmi	pc!, {r1, r2, r3, r4, r5, fp, lr}	; <UNPREDICTABLE>
   1adc8:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
   1adcc:	andseq	pc, r4, #4, 2
   1add0:	ldrbtmi	r3, [r9], #-24	; 0xffffffe8
   1add4:	stmib	sp, {r0, r1, r5, r6, r7, r8, sp, lr}^
   1add8:			; <UNDEFINED> instruction: 0xf7fe0200
   1addc:	stmdavs	fp!, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1ade0:	suble	r2, r0, r0, lsl #22
   1ade4:	ldcllt	0, cr11, [r0, #12]!
   1ade8:	blmi	cc7494 <full_module_path@@Base+0xc4df2c>
   1adec:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1adf0:	blmi	c87424 <full_module_path@@Base+0xc0debc>
   1adf4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1adf8:			; <UNDEFINED> instruction: 0xdc3e2b1c
   1adfc:	movwcs	r4, #3890	; 0xf32
   1ae00:	ldmdbmi	r3!, {r1, r4, r5, fp, lr}
   1ae04:	ldrbtmi	r4, [r8], #-1151	; 0xfffffb81
   1ae08:	andseq	pc, r4, #-1073741823	; 0xc0000001
   1ae0c:	andscc	r4, r8, r9, ror r4
   1ae10:			; <UNDEFINED> instruction: 0xf7fe61fb
   1ae14:	stmdbmi	pc!, {r0, r1, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   1ae18:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1ae1c:	andseq	pc, ip, #1073741824	; 0x40000000
   1ae20:			; <UNDEFINED> instruction: 0xf7ff3118
   1ae24:	stccs	14, cr15, [r0, #-628]	; 0xfffffd8c
   1ae28:			; <UNDEFINED> instruction: 0x4628dbbf
   1ae2c:			; <UNDEFINED> instruction: 0xf0112100
   1ae30:	ldr	pc, [sl, sp, lsl #31]!
   1ae34:	stmiapl	r3!, {r5, r8, r9, fp, lr}^
   1ae38:	blcs	734eac <full_module_path@@Base+0x6bb944>
   1ae3c:	bcs	520e8 <deflate_copyright@@Base+0x32c>
   1ae40:	blmi	74f4e8 <full_module_path@@Base+0x6d5f80>
   1ae44:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1ae48:	rscle	r2, r4, r0, lsl #22
   1ae4c:	adcle	r2, r3, r0, lsl #18
   1ae50:	ldrbcc	pc, [pc, #79]!	; 1aea7 <fchmod@plt+0x142eb>	; <UNPREDICTABLE>
   1ae54:	blmi	614d90 <full_module_path@@Base+0x59b828>
   1ae58:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1ae5c:	addsle	r2, fp, r0, lsl #22
   1ae60:	ldrbcc	pc, [pc, #79]!	; 1aeb7 <fchmod@plt+0x142fb>	; <UNPREDICTABLE>
   1ae64:	ldmdbmi	ip, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   1ae68:	andeq	lr, r0, #3620864	; 0x374000
   1ae6c:	mvnvs	r4, r9, ror r4
   1ae70:	pop	{r0, r1, ip, sp, pc}
   1ae74:			; <UNDEFINED> instruction: 0xf7fe40f0
   1ae78:	svcmi	0x0018bda1
   1ae7c:	ldmdami	r8, {r8, r9, sp}
   1ae80:	ldrbtmi	r4, [pc], #-2328	; 1ae88 <fchmod@plt+0x142cc>
   1ae84:			; <UNDEFINED> instruction: 0xf1074478
   1ae88:	ldrbtmi	r0, [r9], #-532	; 0xfffffdec
   1ae8c:	mvnsvs	r3, r8, lsl r0
   1ae90:	ldc2	7, cr15, [r4, #1016]	; 0x3f8
   1ae94:	svclt	0x0000e7b2
   1ae98:	ldrdeq	fp, [r4], -sl
   1ae9c:	andeq	r0, r0, ip, ror r5
   1aea0:	andeq	r0, r0, r0, ror r6
   1aea4:	muleq	r0, r0, r3
   1aea8:	andeq	r0, r0, r0, lsr #10
   1aeac:	andeq	r0, r0, r0, asr r4
   1aeb0:	andeq	ip, r4, r6, lsl #7
   1aeb4:	strdeq	r0, [r0], -ip
   1aeb8:	andeq	r0, r0, ip, lsr #8
   1aebc:	andeq	r6, r5, r8, lsl #13
   1aec0:	andeq	ip, r4, sl, asr r3
   1aec4:	andeq	ip, r2, r2, lsl #19
   1aec8:	andeq	r6, r5, ip, asr #12
   1aecc:	andeq	ip, r4, lr, lsl r3
   1aed0:	andeq	ip, r2, ip, asr #18
   1aed4:	andeq	ip, r4, sl, lsl #6
   1aed8:	andeq	ip, r2, ip, ror #17
   1aedc:	andeq	r6, r5, lr, asr #11
   1aee0:	andeq	ip, r4, r0, lsr #5
   1aee4:	andeq	ip, r2, sl, asr #17
   1aee8:	bmi	182d46c <full_module_path@@Base+0x17b3f04>
   1aeec:	ldrbmi	lr, [r0, sp, lsr #18]!
   1aef0:			; <UNDEFINED> instruction: 0xf5ad4479
   1aef4:	ldclmi	13, cr5, [lr, #-640]	; 0xfffffd80
   1aef8:	stmpl	sl, {r2, r7, ip, sp, pc}
   1aefc:	movpl	pc, #54525952	; 0x3400000
   1af00:	ldmdavs	r2, {r0, r2, r3, r4, r5, r6, sl, lr}
   1af04:			; <UNDEFINED> instruction: 0xf04f60da
   1af08:	bmi	169b710 <full_module_path@@Base+0x16221a8>
   1af0c:	blmi	16a7b44 <full_module_path@@Base+0x162e5dc>
   1af10:	stmiapl	r9!, {r2, r9, sl, lr}
   1af14:	stmiapl	sl!, {r0, r8, ip, pc}^
   1af18:	ldmdavs	r2, {r0, r1, r3, fp, sp, lr}
   1af1c:	svclt	0x00cc2b1c
   1af20:	strcs	r2, [r2], -r0, lsl #12
   1af24:	cmple	sp, r0, lsl #20
   1af28:	stmiapl	sl!, {r2, r4, r6, r9, fp, lr}
   1af2c:	bcs	34f7c <fchmod@plt+0x2e3c0>
   1af30:	blmi	150f468 <full_module_path@@Base+0x1495f00>
   1af34:	ldmdavs	fp!, {r0, r1, r2, r3, r5, r6, r7, fp, ip, lr}
   1af38:	cmple	r7, r0, lsl #22
   1af3c:	stmiapl	fp!, {r0, r4, r6, r8, r9, fp, lr}^
   1af40:	blcs	34fb4 <fchmod@plt+0x2e3f8>
   1af44:	blmi	144f4b0 <full_module_path@@Base+0x13d5f48>
   1af48:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1af4c:	blls	87d20 <full_module_path@@Base+0xe7b8>
   1af50:	blcs	734fc4 <full_module_path@@Base+0x6bba5c>
   1af54:	mcrrmi	12, 2, sp, sp, cr10
   1af58:	stmdami	sp, {r8, r9, sp}^
   1af5c:	ldrbtmi	r4, [ip], #-2381	; 0xfffff6b3
   1af60:			; <UNDEFINED> instruction: 0xf1044478
   1af64:	ldrbtmi	r0, [r9], #-532	; 0xfffffdec
   1af68:	mvnvs	r3, r8, lsl r0
   1af6c:	stc2	7, cr15, [r6, #-1016]!	; 0xfffffc08
   1af70:	ldmdblt	fp, {r0, r1, r3, r4, r5, fp, sp, lr}
   1af74:	stmiapl	fp!, {r0, r1, r6, r8, r9, fp, lr}^
   1af78:			; <UNDEFINED> instruction: 0xb1bb681b
   1af7c:	movwcs	r4, #3142	; 0xc46
   1af80:	stmdbmi	r7, {r1, r2, r6, fp, lr}^
   1af84:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
   1af88:	andseq	pc, r4, #4, 2
   1af8c:	andscc	r4, r8, r9, ror r4
   1af90:			; <UNDEFINED> instruction: 0xf7fe61e3
   1af94:	ldmdavs	fp!, {r0, r1, r4, r8, sl, fp, ip, sp, lr, pc}
   1af98:	stmdbmi	r2, {r0, r1, r6, r8, ip, sp, pc}^
   1af9c:	rscscc	pc, pc, pc, asr #32
   1afa0:			; <UNDEFINED> instruction: 0xf1014479
   1afa4:	tstcc	r8, ip, lsl r2
   1afa8:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
   1afac:			; <UNDEFINED> instruction: 0xf50d493e
   1afb0:	bmi	bafe38 <full_module_path@@Base+0xb368d0>
   1afb4:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
   1afb8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   1afbc:	subsmi	r6, r1, sl, lsl r8
   1afc0:			; <UNDEFINED> instruction: 0xf50dd150
   1afc4:	andlt	r5, r4, r0, lsr #27
   1afc8:			; <UNDEFINED> instruction: 0x87f0e8bd
   1afcc:	blcs	72d8b0 <full_module_path@@Base+0x6b4348>
   1afd0:	movwcs	fp, #4052	; 0xfd4
   1afd4:	stmiapl	sl!, {r0, r8, r9, sp}
   1afd8:	bcs	35028 <fchmod@plt+0x2e46c>
   1afdc:	movwcs	fp, #7944	; 0x1f08
   1afe0:	adcle	r2, r6, r0, lsl #22
   1afe4:	stmiapl	pc!, {r1, r2, r5, r8, r9, fp, lr}^	; <UNPREDICTABLE>
   1afe8:	teqlt	r3, fp, lsr r8
   1afec:	stmiapl	fp!, {r1, r2, r5, r8, r9, fp, lr}^
   1aff0:	blcs	35064 <fchmod@plt+0x2e4a8>
   1aff4:	ldmdavs	fp!, {r0, r1, r2, r3, r5, r7, r8, ip, lr, pc}
   1aff8:			; <UNDEFINED> instruction: 0xf8dfe7ce
   1affc:			; <UNDEFINED> instruction: 0xf8df80b4
   1b000:	ldrbtmi	sl, [r8], #180	; 0xb4
   1b004:			; <UNDEFINED> instruction: 0xf10844fa
   1b008:	ands	r0, r2, r4, lsl r9
   1b00c:	svcpl	0x00a0f5b2
   1b010:	stmdbge	r3, {r2, r5, r9, ip, lr, pc}
   1b014:	tstls	r0, r0, lsr #12
   1b018:	blx	1cd7066 <full_module_path@@Base+0x1c5dafe>
   1b01c:			; <UNDEFINED> instruction: 0xf10a9900
   1b020:			; <UNDEFINED> instruction: 0x46330018
   1b024:			; <UNDEFINED> instruction: 0xf04f464a
   1b028:			; <UNDEFINED> instruction: 0xf8c80c00
   1b02c:			; <UNDEFINED> instruction: 0xf7fec01c
   1b030:	strtmi	pc, [r0], -r5, asr #25
   1b034:			; <UNDEFINED> instruction: 0xf938f011
   1b038:	stmdacs	r0, {r1, r9, sl, lr}
   1b03c:	bmi	4cf7dc <full_module_path@@Base+0x456274>
   1b040:	stmiapl	sl!, {r0, r1, r3, r4, r5, fp, sp, lr}
   1b044:	bcs	35094 <fchmod@plt+0x2e4d8>
   1b048:	blcs	4f2e8 <_IO_stdin_used@@Base+0x9a70>
   1b04c:	blmi	38f660 <full_module_path@@Base+0x3160f8>
   1b050:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1b054:			; <UNDEFINED> instruction: 0xf47f2b00
   1b058:			; <UNDEFINED> instruction: 0xe778af7e
   1b05c:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   1b060:	ldc2	0, cr15, [r8], {2}
   1b064:	b	359018 <full_module_path@@Base+0x2dfab0>
   1b068:	andeq	fp, r4, r4, asr sl
   1b06c:	andeq	r0, r0, ip, lsr #7
   1b070:	andeq	fp, r4, r4, asr #20
   1b074:	andeq	r0, r0, ip, lsr #8
   1b078:	andeq	r0, r0, ip, ror r5
   1b07c:	andeq	r0, r0, r0, lsr #10
   1b080:	muleq	r0, r0, r3
   1b084:	strdeq	r0, [r0], -ip
   1b088:	andeq	r0, r0, r0, ror r6
   1b08c:	strdeq	r6, [r5], -r2
   1b090:	andeq	ip, r4, r4, asr #3
   1b094:	andeq	ip, r2, lr, ror #15
   1b098:	andeq	r6, r5, ip, asr #9
   1b09c:	muleq	r4, lr, r1
   1b0a0:	andeq	ip, r2, ip, asr #15
   1b0a4:	andeq	ip, r4, r4, lsl #3
   1b0a8:	andeq	fp, r4, lr, lsl #19
   1b0ac:	andeq	r0, r0, r0, asr r4
   1b0b0:	andeq	r6, r5, lr, asr #8
   1b0b4:	andeq	ip, r4, r0, lsr #2
   1b0b8:	strdeq	ip, [r2], -lr
   1b0bc:			; <UNDEFINED> instruction: 0x212f4a24
   1b0c0:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   1b0c4:	addslt	r4, ip, r3, lsr #28
   1b0c8:	strmi	r4, [r5], -r3, lsr #22
   1b0cc:	ldmpl	r3, {r1, r2, r3, r4, r5, r6, sl, lr}^
   1b0d0:	ldmdavs	fp, {r4, r5, r9, sl, lr}
   1b0d4:			; <UNDEFINED> instruction: 0xf04f931b
   1b0d8:			; <UNDEFINED> instruction: 0xf7eb0300
   1b0dc:	orrslt	lr, r0, #108, 24	; 0x6c00
   1b0e0:	strmi	r2, [r4], -r0, lsl #6
   1b0e4:	ldmdblt	sp!, {r0, r1, ip, sp, lr}^
   1b0e8:			; <UNDEFINED> instruction: 0xf0064630
   1b0ec:	andcs	pc, r1, r3, asr #16
   1b0f0:	eorvc	r2, r3, pc, lsr #6
   1b0f4:	blmi	62d960 <full_module_path@@Base+0x5b43f8>
   1b0f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b0fc:	blls	6f516c <full_module_path@@Base+0x67bc04>
   1b100:	qsuble	r4, sl, r2
   1b104:	ldcllt	0, cr11, [r0, #-112]!	; 0xffffff90
   1b108:	ldrtmi	r4, [r0], -r9, ror #12
   1b10c:			; <UNDEFINED> instruction: 0xf9a8f006
   1b110:	tstle	r6, r0, lsl #16
   1b114:			; <UNDEFINED> instruction: 0xf4039b04
   1b118:			; <UNDEFINED> instruction: 0xf5b34370
   1b11c:	rscle	r4, r6, r0, lsl #31
   1b120:			; <UNDEFINED> instruction: 0xf0054630
   1b124:	stmdacs	r0, {r0, r1, r3, r8, r9, sl, fp, ip, sp, lr, pc}
   1b128:	stmdami	sp, {r0, r1, r2, r8, r9, fp, ip, lr, pc}
   1b12c:	mvnvc	pc, pc, asr #8
   1b130:			; <UNDEFINED> instruction: 0xf0064478
   1b134:	stmdacs	r0, {r0, r2, r3, r4, r8, fp, ip, sp, lr, pc}
   1b138:			; <UNDEFINED> instruction: 0x232fdad9
   1b13c:	eorvc	r2, r3, r0
   1b140:	blle	ffcd50a8 <full_module_path@@Base+0xffc5bb40>
   1b144:	ldrdcs	lr, [r1], -r3
   1b148:			; <UNDEFINED> instruction: 0xf7ebe7d4
   1b14c:	svclt	0x0000e99a
   1b150:	andeq	fp, r4, r2, lsl #17
   1b154:	strdeq	sl, [r5], -r8
   1b158:	andeq	r0, r0, ip, lsr #7
   1b15c:	andeq	fp, r4, ip, asr #16
   1b160:	muleq	r5, r4, r4
   1b164:	svcmi	0x00f0e92d
   1b168:			; <UNDEFINED> instruction: 0xf8df460c
   1b16c:	ldrmi	r1, [r6], -r0, ror #9
   1b170:	ldrbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1b174:	ldrbtmi	fp, [r9], #-165	; 0xffffff5b
   1b178:	strmi	r7, [r5], -r3, lsl #16
   1b17c:	blcs	bb13ac <full_module_path@@Base+0xb37e44>
   1b180:	eorls	r6, r3, #1179648	; 0x120000
   1b184:	andeq	pc, r0, #79	; 0x4f
   1b188:	strbcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1b18c:	andls	r4, r5, #2046820352	; 0x7a000000
   1b190:			; <UNDEFINED> instruction: 0xf8dfd15a
   1b194:			; <UNDEFINED> instruction: 0xf8dfa4c4
   1b198:			; <UNDEFINED> instruction: 0xf8df94c4
   1b19c:	ldrbtmi	r8, [sl], #1220	; 0x4c4
   1b1a0:	ldrbtmi	r4, [r8], #1273	; 0x4f9
   1b1a4:	stcne	0, cr14, [r7], #88	; 0x58
   1b1a8:	ldrdeq	pc, [r0], -r8
   1b1ac:	ble	debc10 <full_module_path@@Base+0xd726a8>
   1b1b0:	ldrtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   1b1b4:			; <UNDEFINED> instruction: 0xf8152100
   1b1b8:	ldrbtmi	r3, [sl], #-2818	; 0xfffff4fe
   1b1bc:	ldmdavs	r3, {r0, r1, r8, sl, ip, lr}
   1b1c0:	stceq	8, cr15, [r1], {21}
   1b1c4:	rsbvc	r4, r0, ip, lsl r4
   1b1c8:	ldmdavs	r3, {r2, r3, r4, r5, r9, sl, lr}
   1b1cc:	stmdavc	fp!, {r0, r3, r4, r6, r7, r8, sl, ip, lr}
   1b1d0:	teqle	r9, lr, lsr #22
   1b1d4:	blcs	bf9388 <full_module_path@@Base+0xb7fe20>
   1b1d8:	mcrcs	1, 0, sp, cr0, cr6, {1}
   1b1dc:	ldrdcs	pc, [ip], -sl
   1b1e0:			; <UNDEFINED> instruction: 0xf8dadae1
   1b1e4:			; <UNDEFINED> instruction: 0xf8da3010
   1b1e8:	addsmi	r0, r3, #4
   1b1ec:	subseq	sp, fp, fp, lsl #20
   1b1f0:	addsmi	r2, sl, #1073741824	; 0x40000000
   1b1f4:			; <UNDEFINED> instruction: 0x461abfb8
   1b1f8:	andscs	pc, r0, sl, asr #17
   1b1fc:	blx	16d720e <full_module_path@@Base+0x165dca6>
   1b200:	andeq	pc, r4, sl, asr #17
   1b204:	stfnep	f3, [r2], #-864	; 0xfffffca0
   1b208:	ldrdne	pc, [r0], -r9
   1b20c:	ldm	lr, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b210:	ldrdcs	pc, [ip], -r9
   1b214:			; <UNDEFINED> instruction: 0xf8d81ca7
   1b218:	addsmi	r0, r7, #0
   1b21c:	blle	ff1ecabc <full_module_path@@Base+0xff173554>
   1b220:	stclne	0, cr0, [r3], #328	; 0x148
   1b224:			; <UNDEFINED> instruction: 0xf04f429a
   1b228:	svclt	0x00b80101
   1b22c:			; <UNDEFINED> instruction: 0xf8c8461a
   1b230:			; <UNDEFINED> instruction: 0xf002200c
   1b234:			; <UNDEFINED> instruction: 0xf8c8fb3f
   1b238:	stmdacs	r0, {}	; <UNPREDICTABLE>
   1b23c:			; <UNDEFINED> instruction: 0xf8dfd1b8
   1b240:	ldrbtmi	r0, [r8], #-1064	; 0xfffffbd8
   1b244:	blx	fe457256 <full_module_path@@Base+0xfe3ddcee>
   1b248:	strtmi	r2, [r8], -pc, lsr #2
   1b24c:	b	ff059200 <full_module_path@@Base+0xfefdfc98>
   1b250:	andls	r4, r3, r7, lsl #12
   1b254:			; <UNDEFINED> instruction: 0xf0002800
   1b258:			; <UNDEFINED> instruction: 0xf8df818a
   1b25c:	movwcs	r1, #1040	; 0x410
   1b260:	strtmi	r7, [r8], -r3
   1b264:	blne	1fec450 <full_module_path@@Base+0x1f72ee8>
   1b268:	stc	7, cr15, [ip], {235}	; 0xeb
   1b26c:			; <UNDEFINED> instruction: 0xf0002800
   1b270:	stccs	0, cr8, [r0], {230}	; 0xe6
   1b274:	sbcshi	pc, pc, r0, asr #32
   1b278:	ldrbtmi	r4, [r8], #-2301	; 0xfffff703
   1b27c:	ldmib	r8, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b280:			; <UNDEFINED> instruction: 0xf0002800
   1b284:	blls	fb5bc <full_module_path@@Base+0x82054>
   1b288:	strtmi	r3, [pc], #-1793	; 1b290 <fchmod@plt+0x146d4>
   1b28c:	mvnlt	pc, #14614528	; 0xdf0000
   1b290:	blmi	ffe65e98 <full_module_path@@Base+0xffdec930>
   1b294:			; <UNDEFINED> instruction: 0x46a944fb
   1b298:	movwls	r4, #5243	; 0x147b
   1b29c:	shadd16mi	fp, fp, r4
   1b2a0:	movwls	r2, #25344	; 0x6300
   1b2a4:	svclt	0x00183b00
   1b2a8:	movwls	r2, #17153	; 0x4301
   1b2ac:	ldrbtmi	r4, [fp], #-3059	; 0xfffff40d
   1b2b0:	strtmi	r9, [r3], -r7, lsl #6
   1b2b4:	ldrmi	r4, [sp], -r4, lsl #12
   1b2b8:			; <UNDEFINED> instruction: 0xf7eb4620
   1b2bc:	stmdacs	r0, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   1b2c0:	adchi	pc, r6, r0
   1b2c4:			; <UNDEFINED> instruction: 0xf1007cc2
   1b2c8:	bcs	b9db1c <full_module_path@@Base+0xb245b4>
   1b2cc:	stfvcd	f5, [r2, #-20]	; 0xffffffec
   1b2d0:	rscsle	r2, r1, r0, lsl #20
   1b2d4:			; <UNDEFINED> instruction: 0xf0002a2e
   1b2d8:	ldrbmi	r8, [r1], -r5, asr #2
   1b2dc:			; <UNDEFINED> instruction: 0xf0214648
   1b2e0:	stmdacs	r0, {r0, r1, r3, r7, r8, sl, fp, ip, sp, lr, pc}
   1b2e4:	ldrbmi	sp, [r0], -r8, ror #1
   1b2e8:	b	19d929c <full_module_path@@Base+0x195fd34>
   1b2ec:	ldmvs	sl, {r0, r8, r9, fp, ip, pc}^
   1b2f0:	stmdaeq	r5, {r8, r9, fp, sp, lr, pc}
   1b2f4:			; <UNDEFINED> instruction: 0xf1084607
   1b2f8:	ldmdavs	r8, {r0, r8}
   1b2fc:			; <UNDEFINED> instruction: 0x91024291
   1b300:	subseq	sp, r2, sp, lsl #22
   1b304:	tsteq	r2, r8, lsl #2	; <UNPREDICTABLE>
   1b308:	svclt	0x00b8428a
   1b30c:	tstcs	r1, sl, lsl #12
   1b310:			; <UNDEFINED> instruction: 0xf00260da
   1b314:	blls	99e58 <full_module_path@@Base+0x208f0>
   1b318:	stmdacs	r0, {r3, r4, sp, lr}
   1b31c:	ldrtmi	sp, [sl], -pc, lsl #1
   1b320:	strtmi	r4, [r8], #-1617	; 0xfffff9af
   1b324:	ldmda	r2, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b328:	ldrdcs	pc, [r0], -fp
   1b32c:	addmi	r2, lr, #0, 2
   1b330:	andne	pc, r8, r2, lsl #16
   1b334:	tsthi	r1, r0, asr #5	; <UNPREDICTABLE>
   1b338:			; <UNDEFINED> instruction: 0xf8db19bb
   1b33c:	mrrcne	0, 1, r2, r9, cr0
   1b340:	ldrdeq	pc, [r4], -fp
   1b344:	movwls	r4, #657	; 0x291
   1b348:	subseq	sp, r2, lr, lsl #22
   1b34c:	addmi	r1, sl, #39168	; 0x9900
   1b350:			; <UNDEFINED> instruction: 0x460abfb8
   1b354:			; <UNDEFINED> instruction: 0xf8cb2101
   1b358:			; <UNDEFINED> instruction: 0xf0022010
   1b35c:			; <UNDEFINED> instruction: 0xf8cbfaab
   1b360:	stmdacs	r0, {r2}
   1b364:	svcge	0x006bf43f
   1b368:			; <UNDEFINED> instruction: 0x4651463a
   1b36c:			; <UNDEFINED> instruction: 0xf7eb4430
   1b370:	blmi	ff115430 <full_module_path@@Base+0xff09bec8>
   1b374:	tstcs	r0, r0, lsl #16
   1b378:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1b37c:	ldmib	r3, {r0, r4, sl, ip, lr}^
   1b380:	stmdbge	r8, {r8, r9, sl}
   1b384:			; <UNDEFINED> instruction: 0xf866f006
   1b388:	orrsle	r2, r5, r0, lsl #16
   1b38c:	bls	141fc4 <full_module_path@@Base+0xc8a5c>
   1b390:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   1b394:	svcmi	0x0080f5b3
   1b398:	andcs	fp, r0, #12, 30	; 0x30
   1b39c:	andeq	pc, r1, #2
   1b3a0:	orrle	r2, r9, r0, lsl #20
   1b3a4:	stmdbls	r5, {r0, r1, r2, r4, r5, r7, r9, fp, lr}
   1b3a8:	stmdavs	r2, {r3, r7, fp, ip, lr}
   1b3ac:			; <UNDEFINED> instruction: 0xf5a3b15a
   1b3b0:	ldrtmi	r4, [sl], -r0, lsl #7
   1b3b4:			; <UNDEFINED> instruction: 0xf383fab3
   1b3b8:	ldmdbeq	fp, {r1, r2, r8, sp}^
   1b3bc:	mcr2	7, 1, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
   1b3c0:			; <UNDEFINED> instruction: 0xf6ff2800
   1b3c4:	blls	1c71b0 <full_module_path@@Base+0x14dc48>
   1b3c8:			; <UNDEFINED> instruction: 0xf0002b00
   1b3cc:	blmi	febbb758 <full_module_path@@Base+0xfeb421f0>
   1b3d0:	svcls	0x0002212f
   1b3d4:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   1b3d8:			; <UNDEFINED> instruction: 0xf8006818
   1b3dc:	ldmdavs	r8, {r3, ip}
   1b3e0:	svcls	0x000055c2
   1b3e4:	blle	22be48 <full_module_path@@Base+0x1b28e0>
   1b3e8:			; <UNDEFINED> instruction: 0xf1076858
   1b3ec:			; <UNDEFINED> instruction: 0xf8cd0c01
   1b3f0:	strbpl	ip, [r1]
   1b3f4:			; <UNDEFINED> instruction: 0xf803685b
   1b3f8:	stmdals	r6, {r2, r3, sp}
   1b3fc:	stmdbls	r2, {r9, fp, ip, pc}
   1b400:	mrc2	7, 5, pc, cr0, cr15, {7}
   1b404:			; <UNDEFINED> instruction: 0xf7eb4620
   1b408:	stmdacs	r0, {r4, r8, r9, fp, sp, lr, pc}
   1b40c:	svcge	0x005af47f
   1b410:			; <UNDEFINED> instruction: 0xf7eb4620
   1b414:	bls	1162bc <full_module_path@@Base+0x9cd54>
   1b418:			; <UNDEFINED> instruction: 0x232fb10a
   1b41c:	bmi	fe6f7470 <full_module_path@@Base+0xfe67df08>
   1b420:	ldrbtmi	r4, [sl], #-2955	; 0xfffff475
   1b424:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b428:	subsmi	r9, sl, r3, lsr #22
   1b42c:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
   1b430:	pop	{r0, r2, r5, ip, sp, pc}
   1b434:	blmi	fe5bf3fc <full_module_path@@Base+0xfe545e94>
   1b438:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1b43c:			; <UNDEFINED> instruction: 0xf107e71e
   1b440:	strtmi	r0, [r8], #2049	; 0x801
   1b444:	subls	pc, ip, #14614528	; 0xdf0000
   1b448:	beq	216060 <full_module_path@@Base+0x19caf8>
   1b44c:	bleq	9787c <full_module_path@@Base+0x1e314>
   1b450:			; <UNDEFINED> instruction: 0xf8d944f9
   1b454:			; <UNDEFINED> instruction: 0xf8d9200c
   1b458:	ldrmi	r0, [r3]
   1b45c:	subseq	sp, r2, r0, lsl fp
   1b460:	movweq	pc, #8458	; 0x210a	; <UNPREDICTABLE>
   1b464:			; <UNDEFINED> instruction: 0xf04f429a
   1b468:	svclt	0x00b80101
   1b46c:			; <UNDEFINED> instruction: 0xf8c9461a
   1b470:			; <UNDEFINED> instruction: 0xf002200c
   1b474:			; <UNDEFINED> instruction: 0xf8c9fa1f
   1b478:	stmdacs	r0, {}	; <UNPREDICTABLE>
   1b47c:	mrcge	4, 6, APSR_nzcv, cr15, cr15, {1}
   1b480:	andsls	pc, r4, #14614528	; 0xdf0000
   1b484:	strtmi	r4, [r0], #-1594	; 0xfffff9c6
   1b488:	ldrbtmi	r4, [r9], #1577	; 0x629
   1b48c:	svc	0x009ef7ea
   1b490:	addsmi	r2, r6, #0, 4
   1b494:	ldrdcc	pc, [r0], -r9
   1b498:	andcs	pc, sl, r3, lsl #16
   1b49c:	adchi	pc, r2, r0, asr #5
   1b4a0:			; <UNDEFINED> instruction: 0x3010f8d9
   1b4a4:			; <UNDEFINED> instruction: 0x1c6219f4
   1b4a8:	ldrdeq	pc, [r4], -r9
   1b4ac:	blle	3ebf1c <full_module_path@@Base+0x3729b4>
   1b4b0:	subseq	r1, fp, r2, lsr #25
   1b4b4:			; <UNDEFINED> instruction: 0xf04f429a
   1b4b8:	svclt	0x00b80101
   1b4bc:			; <UNDEFINED> instruction: 0xf8c9461a
   1b4c0:			; <UNDEFINED> instruction: 0xf0022010
   1b4c4:			; <UNDEFINED> instruction: 0xf8c9f9f7
   1b4c8:	stmdacs	r0, {r2}
   1b4cc:	mrcge	4, 5, APSR_nzcv, cr7, cr15, {1}
   1b4d0:	ldrtmi	r4, [sl], -r9, lsr #12
   1b4d4:			; <UNDEFINED> instruction: 0xf7ea4430
   1b4d8:	blmi	1c572c8 <full_module_path@@Base+0x1bddd60>
   1b4dc:	svceq	0x0000f1b8
   1b4e0:	svccs	0x0000bf18
   1b4e4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   1b4e8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1b4ec:	ldmdavs	sp, {r0, r4, r8, sl, ip, lr}^
   1b4f0:	addhi	pc, r1, r0
   1b4f4:	stmdbge	r8, {r1, r3, r5, r6, r8, r9, fp, lr}
   1b4f8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1b4fc:			; <UNDEFINED> instruction: 0xffaaf005
   1b500:	orrle	r2, r8, r0, lsl #16
   1b504:			; <UNDEFINED> instruction: 0xf4039b0c
   1b508:			; <UNDEFINED> instruction: 0xf5b34370
   1b50c:	orrle	r4, r2, r0, lsl #31
   1b510:	bls	16e288 <full_module_path@@Base+0xf4d20>
   1b514:	stmdavs	r3, {r4, r6, r7, fp, ip, lr}
   1b518:			; <UNDEFINED> instruction: 0x462ab13b
   1b51c:	tstcs	r6, r1, lsl #6
   1b520:	ldc2l	7, cr15, [r8, #-1012]!	; 0xfffffc0c
   1b524:			; <UNDEFINED> instruction: 0xf6ff2800
   1b528:	blmi	17c7308 <full_module_path@@Base+0x174dda0>
   1b52c:	andcs	r2, r0, #-1073741813	; 0xc000000b
   1b530:	ldrbtmi	r4, [fp], #-660	; 0xfffffd6c
   1b534:			; <UNDEFINED> instruction: 0xf8006818
   1b538:	ldmdavs	r8, {r1, r3, ip}
   1b53c:	andcs	pc, fp, r0, lsl #16
   1b540:	ldmdavs	r8, {r0, r2, r8, r9, fp, ip, lr, pc}^
   1b544:	strpl	r1, [r1, #-3173]	; 0xfffff39b
   1b548:	ldmdavs	fp, {r2, r3, r5, r9, sl, lr}^
   1b54c:			; <UNDEFINED> instruction: 0x4622555a
   1b550:			; <UNDEFINED> instruction: 0x46404659
   1b554:	mcr2	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   1b558:			; <UNDEFINED> instruction: 0xf8dbe75d
   1b55c:	strls	r7, [r0], -r0
   1b560:	smladx	lr, r8, r6, r4
   1b564:	bcs	3aa74 <fchmod@plt+0x33eb8>
   1b568:	mrcge	4, 5, APSR_nzcv, cr7, cr15, {3}
   1b56c:	strtmi	lr, [r8], -r4, lsr #13
   1b570:	stmdb	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b574:	ldrbtmi	r4, [r9], #-2380	; 0xfffff6b4
   1b578:	strtmi	r4, [r8], -r7, lsl #12
   1b57c:	b	fe0d9530 <full_module_path@@Base+0xfe05ffc8>
   1b580:	stmdacs	r0, {r7, r9, sl, lr}
   1b584:	svcge	0x005ef43f
   1b588:			; <UNDEFINED> instruction: 0xf43f2c00
   1b58c:			; <UNDEFINED> instruction: 0xe752ae75
   1b590:	ldmib	r3, {r0, r1, r2, r8, r9, fp, ip, pc}^
   1b594:	ldmvs	pc, {r0, r2, fp, sp}	; <UNPREDICTABLE>
   1b598:			; <UNDEFINED> instruction: 0xf1084590
   1b59c:	blle	49b9a8 <full_module_path@@Base+0x422440>
   1b5a0:			; <UNDEFINED> instruction: 0x46380052
   1b5a4:	svclt	0x00b8428a
   1b5a8:	tstcs	r4, sl, lsl #12
   1b5ac:			; <UNDEFINED> instruction: 0xf002615a
   1b5b0:	blls	219bbc <full_module_path@@Base+0x1a0654>
   1b5b4:	addsvs	r4, r8, r7, lsl #12
   1b5b8:			; <UNDEFINED> instruction: 0xf43f2800
   1b5bc:			; <UNDEFINED> instruction: 0xf8d3ae40
   1b5c0:			; <UNDEFINED> instruction: 0xf1088018
   1b5c4:	blmi	e5b9d0 <full_module_path@@Base+0xde2468>
   1b5c8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1b5cc:			; <UNDEFINED> instruction: 0xf7ea6199
   1b5d0:			; <UNDEFINED> instruction: 0xf847ef52
   1b5d4:	stmdacs	r0, {r3, r5}
   1b5d8:	mcrge	4, 3, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
   1b5dc:	ldrbtmi	r4, [r8], #-2100	; 0xfffff7cc
   1b5e0:			; <UNDEFINED> instruction: 0xf9c2f002
   1b5e4:	svceq	0x0000f1b8
   1b5e8:	svccs	0x0000bf18
   1b5ec:	ldrdpl	pc, [r0], -r9
   1b5f0:			; <UNDEFINED> instruction: 0xf47f4634
   1b5f4:			; <UNDEFINED> instruction: 0xf1b8af7f
   1b5f8:	orrsle	r0, r6, r0, lsl #30
   1b5fc:	ldrbtmi	r4, [ip], #-3117	; 0xfffff3d3
   1b600:	strcc	lr, [r5, #-2516]	; 0xfffff62c
   1b604:	addsmi	r6, sp, #10878976	; 0xa60000
   1b608:	andeq	pc, r1, #1073741825	; 0x40000001
   1b60c:	subseq	sp, fp, r0, lsl fp
   1b610:	addsmi	r4, sl, #48, 12	; 0x3000000
   1b614:	tsteq	r4, pc, asr #32	; <UNPREDICTABLE>
   1b618:			; <UNDEFINED> instruction: 0x461abfb8
   1b61c:			; <UNDEFINED> instruction: 0xf0026162
   1b620:	strmi	pc, [r6], -r9, asr #18
   1b624:	stmdacs	r0, {r5, r7, sp, lr}
   1b628:	cfmvdhrge	mvd9, pc
   1b62c:			; <UNDEFINED> instruction: 0x1c6a69a5
   1b630:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
   1b634:	orrsvs	r6, sl, r8, lsl r8
   1b638:	svc	0x001cf7ea
   1b63c:	eoreq	pc, r5, r6, asr #16
   1b640:			; <UNDEFINED> instruction: 0xf47f2800
   1b644:	strb	sl, [r9, r8, ror #29]
   1b648:	svc	0x001af7ea
   1b64c:	andeq	fp, r4, lr, asr #15
   1b650:	andeq	r0, r0, ip, lsr #7
   1b654:			; <UNDEFINED> instruction: 0x0004b7b8
   1b658:	strdeq	sl, [r5], -lr
   1b65c:	strdeq	sl, [r5], -ip
   1b660:	strdeq	sl, [r5], -sl	; <UNPREDICTABLE>
   1b664:	andeq	sl, r5, r2, ror #5
   1b668:	andeq	ip, r2, lr, asr r5
   1b66c:	andeq	ip, r2, r8, asr #10
   1b670:	andeq	r4, r3, sl, asr pc
   1b674:	andeq	sl, r5, r8, lsl #4
   1b678:	andeq	sl, r5, r4, lsl #4
   1b67c:	andeq	sl, r5, lr, ror #3
   1b680:	andeq	sl, r5, r4, lsr #2
   1b684:	andeq	r0, r0, r4, asr #11
   1b688:	andeq	sl, r5, r6, asr #1
   1b68c:	andeq	fp, r4, r2, lsr #10
   1b690:	andeq	sl, r5, r4, rrx
   1b694:	andeq	sl, r5, ip, asr #32
   1b698:	andeq	sl, r5, r2, lsl r0
   1b69c:			; <UNDEFINED> instruction: 0x00059fb4
   1b6a0:	andeq	r9, r5, r4, lsr #31
   1b6a4:	andeq	r9, r5, sl, ror #30
   1b6a8:	andeq	ip, r2, r6, lsr r2
   1b6ac:	ldrdeq	r9, [r5], -r4
   1b6b0:	ldrdeq	ip, [r2], -r2
   1b6b4:	muleq	r5, lr, lr
   1b6b8:	andeq	r9, r5, sl, ror #28
   1b6bc:	tstcs	r3, r0, lsl r5
   1b6c0:			; <UNDEFINED> instruction: 0xf7eb4604
   1b6c4:	mcrrne	9, 3, lr, r2, cr12	; <UNPREDICTABLE>
   1b6c8:	streq	sp, [r3, #-1]
   1b6cc:	cfldr32lt	mvfx13, [r0, #-0]
   1b6d0:	andvs	pc, r0, #64, 8	; 0x40000000
   1b6d4:	strtmi	r2, [r0], -r4, lsl #2
   1b6d8:			; <UNDEFINED> instruction: 0x4010e8bd
   1b6dc:	stmdblt	ip!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b6e0:	tstcs	r3, r0, lsl r5
   1b6e4:			; <UNDEFINED> instruction: 0xf7eb4604
   1b6e8:	mcrrne	9, 2, lr, r2, cr10	; <UNPREDICTABLE>
   1b6ec:	streq	sp, [r3, #-1]
   1b6f0:	cfldrslt	mvf13, [r0, #-0]
   1b6f4:	andvs	pc, r0, #32, 8	; 0x20000000
   1b6f8:	strtmi	r2, [r0], -r4, lsl #2
   1b6fc:			; <UNDEFINED> instruction: 0x4010e8bd
   1b700:	ldmdblt	sl, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b704:	tstcs	r1, r8, lsr r5
   1b708:	andcs	r4, r0, #5242880	; 0x500000
   1b70c:	strtmi	r4, [fp], -r8, lsl #12
   1b710:	cdp	7, 13, cr15, cr14, cr10, {7}
   1b714:	tstlt	r8, r4, lsl #12
   1b718:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   1b71c:			; <UNDEFINED> instruction: 0xf7ff6828
   1b720:	stmdavs	r8!, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   1b724:			; <UNDEFINED> instruction: 0xffcaf7ff
   1b728:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   1b72c:	ldrbmi	lr, [r0, sp, lsr #18]!
   1b730:	ldmdbmi	sl, {r1, r2, r3, r9, sl, lr}
   1b734:	andcs	r4, r7, r2, lsl #12
   1b738:			; <UNDEFINED> instruction: 0xf0064479
   1b73c:	ldmdavs	r4!, {r0, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   1b740:			; <UNDEFINED> instruction: 0xf8dfb34c
   1b744:	smlsdcs	r0, ip, r0, r9
   1b748:	ldrsbge	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1b74c:	ldrsbhi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1b750:	ldrbtmi	r4, [sl], #1273	; 0x4f9
   1b754:			; <UNDEFINED> instruction: 0x464944f8
   1b758:			; <UNDEFINED> instruction: 0xf7eb4620
   1b75c:	smladcc	r1, ip, sl, lr
   1b760:	strtmi	r4, [r0], -r5, lsl #12
   1b764:	stmda	r8!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b768:	strbmi	r4, [r1], -r2, lsr #12
   1b76c:			; <UNDEFINED> instruction: 0xf04f4285
   1b770:	svclt	0x00020007
   1b774:	ldrbmi	r4, [r1], -r2, lsr #12
   1b778:			; <UNDEFINED> instruction: 0xf0062007
   1b77c:			; <UNDEFINED> instruction: 0xf856fd3d
   1b780:	stccs	15, cr4, [r0], {4}
   1b784:	stmdbmi	r9, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
   1b788:	andcs	r4, r7, sl, lsr r6
   1b78c:			; <UNDEFINED> instruction: 0x47f0e8bd
   1b790:			; <UNDEFINED> instruction: 0xf0064479
   1b794:			; <UNDEFINED> instruction: 0x4627bd31
   1b798:	svclt	0x0000e7f5
   1b79c:	andeq	ip, r2, r4, ror #29
   1b7a0:	andeq	ip, r2, ip, rrx
   1b7a4:	andeq	ip, r2, sl, asr #29
   1b7a8:	strheq	ip, [r2], -r0
   1b7ac:	andeq	ip, r2, ip, ror r0
   1b7b0:	svcmi	0x00f0e92d
   1b7b4:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
   1b7b8:	andcs	r8, r0, r2, lsl #22
   1b7bc:			; <UNDEFINED> instruction: 0xf04f4aa7
   1b7c0:	blmi	fe9dd7c8 <full_module_path@@Base+0xfe964260>
   1b7c4:	ldrbtmi	r2, [sl], #-1802	; 0xfffff8f6
   1b7c8:	ldmpl	r3, {r0, r1, r4, r7, ip, sp, pc}^
   1b7cc:	ldmdavs	fp, {r1, r2, sl, fp, sp, pc}
   1b7d0:			; <UNDEFINED> instruction: 0xf04f9311
   1b7d4:			; <UNDEFINED> instruction: 0xf7ea0300
   1b7d8:	cdp	14, 0, cr14, cr8, cr12, {0}
   1b7dc:			; <UNDEFINED> instruction: 0x46034a10
   1b7e0:	movwls	sl, #22533	; 0x5805
   1b7e4:	svc	0x0084f7ea
   1b7e8:	tstcs	r0, ip, lsr #4
   1b7ec:	strtmi	r4, [r0], -r1, lsl #13
   1b7f0:	ldmda	lr!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b7f4:			; <UNDEFINED> instruction: 0xf04f7834
   1b7f8:	movwls	r3, #37887	; 0x93ff
   1b7fc:	sbcseq	pc, pc, #4
   1b800:	movwcc	lr, #43469	; 0xa9cd
   1b804:	svclt	0x00182c3a
   1b808:	movwls	r2, #59988	; 0xea54
   1b80c:	ldclne	15, cr11, [r5], #-32	; 0xffffffe0
   1b810:	movwcc	lr, #31181	; 0x79cd
   1b814:	ldmdavc	r4!, {r0, r1, r2, r8, r9, sl, fp, ip, sp, pc}^
   1b818:	beq	5795c <_dist_code@@Base+0x4db4>
   1b81c:	beq	97960 <full_module_path@@Base+0x1e3f8>
   1b820:			; <UNDEFINED> instruction: 0xf7ea4635
   1b824:			; <UNDEFINED> instruction: 0xf04fefa6
   1b828:			; <UNDEFINED> instruction: 0x46f33eff
   1b82c:			; <UNDEFINED> instruction: 0xf8cd46f4
   1b830:			; <UNDEFINED> instruction: 0xf8cde008
   1b834:	stmdavs	r6, {r2, r3, sp, lr, pc}
   1b838:			; <UNDEFINED> instruction: 0x46c24650
   1b83c:	andscc	pc, r4, r6, lsr r8	; <UNPREDICTABLE>
   1b840:	strle	r0, [r5, #-1307]!	; 0xfffffae5
   1b844:	blx	1e444e <full_module_path@@Base+0x16aee6>
   1b848:	strtmi	r4, [r9], -r3, lsl #6
   1b84c:	svcmi	0x0001f815
   1b850:			; <UNDEFINED> instruction: 0xf8363b30
   1b854:			; <UNDEFINED> instruction: 0xf4122014
   1b858:	mvnsle	r6, r0, lsl #4
   1b85c:	svclt	0x000c2c3a
   1b860:			; <UNDEFINED> instruction: 0xf0002000
   1b864:	andls	r0, r1, #1
   1b868:			; <UNDEFINED> instruction: 0xf1bcbb10
   1b86c:	strdle	r3, [pc, -pc]
   1b870:			; <UNDEFINED> instruction: 0xf0002c00
   1b874:	ldccs	0, cr8, [sl], #-900	; 0xfffffc7c
   1b878:	sbcshi	pc, ip, r0, asr #32
   1b87c:	ldrbtmi	r7, [r4], ip, lsl #17
   1b880:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1b884:			; <UNDEFINED> instruction: 0xf836469e
   1b888:	stcne	0, cr3, [sp], {20}
   1b88c:	ldrble	r0, [r9], #1307	; 0x51b
   1b890:	rscscc	pc, pc, pc, asr #32
   1b894:	blmi	1cae268 <full_module_path@@Base+0x1c34d00>
   1b898:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b89c:	blls	47590c <full_module_path@@Base+0x3fc3a4>
   1b8a0:			; <UNDEFINED> instruction: 0xf040405a
   1b8a4:	ldrsblt	r8, [r3], -r9
   1b8a8:	blhi	d6ba4 <full_module_path@@Base+0x5d63c>
   1b8ac:	svchi	0x00f0e8bd
   1b8b0:	andcc	r9, r1, #12288	; 0x3000
   1b8b4:	teqlt	ip, ip, ror #3
   1b8b8:	beq	ff8178d0 <full_module_path@@Base+0xff79e368>
   1b8bc:	svceq	0x0054f1ba
   1b8c0:	stmdavc	ip!, {r0, r1, r2, r4, r6, r8, ip, lr, pc}^
   1b8c4:	cmnle	fp, r0, lsl #24
   1b8c8:			; <UNDEFINED> instruction: 0xf8cd9a02
   1b8cc:	stmib	sp, {r2, r3, r5, ip, sp, pc}^
   1b8d0:			; <UNDEFINED> instruction: 0xf1b83209
   1b8d4:	subsle	r0, r9, r0, lsl #30
   1b8d8:			; <UNDEFINED> instruction: 0xec07e9cd
   1b8dc:	svceq	0x0000f1bb
   1b8e0:			; <UNDEFINED> instruction: 0xf1bbdb59
   1b8e4:	stclle	15, cr0, [sp], #-396	; 0xfffffe74
   1b8e8:			; <UNDEFINED> instruction: 0x2014f8d9
   1b8ec:	svclt	0x00c8455a
   1b8f0:	stcle	6, cr4, [r5, #-360]	; 0xfffffe98
   1b8f4:	andls	r3, fp, #100, 4	; 0x40000006
   1b8f8:			; <UNDEFINED> instruction: 0x1014f8d9
   1b8fc:	blle	ffe6c32c <full_module_path@@Base+0xffdf2dc4>
   1b900:	bls	a4d08 <full_module_path@@Base+0x2b7a0>
   1b904:	svclt	0x00ad2a00
   1b908:	strcs	r9, [r2, #-2562]	; 0xfffff5fe
   1b90c:			; <UNDEFINED> instruction: 0x2010f8d9
   1b910:	rscscc	pc, pc, #-2147483648	; 0x80000000
   1b914:	andls	r2, sl, #0, 22
   1b918:			; <UNDEFINED> instruction: 0xf1bedb49
   1b91c:	blle	135f524 <full_module_path@@Base+0x12e5fbc>
   1b920:	blcs	42548 <fchmod@plt+0x3b98c>
   1b924:	strcs	fp, [r0], #-4008	; 0xfffff058
   1b928:	blcs	6127f8 <full_module_path@@Base+0x599290>
   1b92c:			; <UNDEFINED> instruction: 0xf1bedcb0
   1b930:	stcle	15, cr0, [sp], #236	; 0xec
   1b934:	stmiale	fp!, {r0, r1, r3, r9, fp, sp}
   1b938:	blcc	82564 <full_module_path@@Base+0x8ffc>
   1b93c:	stmiale	r7!, {r1, r2, r3, r4, r8, r9, fp, sp}
   1b940:	beq	4571a8 <full_module_path@@Base+0x3ddc40>
   1b944:	ldcl	7, cr15, [sl], {234}	; 0xea
   1b948:	adcle	r1, r1, r1, asr #24
   1b94c:	addmi	r9, r3, #5120	; 0x1400
   1b950:	movwcs	fp, #4020	; 0xfb4
   1b954:	stccs	3, cr2, [r0, #-4]
   1b958:	movwcs	fp, #3848	; 0xf08
   1b95c:	cmple	r3, r0, lsl #22
   1b960:	addsle	r2, r7, r0, lsl #24
   1b964:	addsmi	r9, r8, #5120	; 0x1400
   1b968:	strtmi	sp, [r0], #-3220	; 0xfffff36c
   1b96c:	lfmle	f4, 2, [ip, #608]!	; 0x260
   1b970:			; <UNDEFINED> instruction: 0xf004e790
   1b974:	cfstrscs	mvf0, [sp], #-1012	; 0xfffffc0c
   1b978:	strmi	sp, [r2], sl, lsl #3
   1b97c:	andlt	pc, ip, sp, asr #17
   1b980:	andcs	r7, r1, ip, lsl #17
   1b984:	ldrdlt	pc, [r8], -sp
   1b988:	ldrb	r9, [ip, -r2, lsl #6]!
   1b98c:	svceq	0x0000f1bb
   1b990:	ldrd	pc, [ip], -sp
   1b994:			; <UNDEFINED> instruction: 0xf8d9daa5
   1b998:	strcs	r2, [r1, #-20]	; 0xffffffec
   1b99c:	ldr	r9, [r0, fp, lsl #4]!
   1b9a0:			; <UNDEFINED> instruction: 0xf8cd4682
   1b9a4:	ldmib	sp, {r2, r3, ip, sp, pc}^
   1b9a8:	movwls	r0, #11009	; 0x2b01
   1b9ac:			; <UNDEFINED> instruction: 0xf8d9e76b
   1b9b0:			; <UNDEFINED> instruction: 0xf1be300c
   1b9b4:	movwls	r0, #40704	; 0x9f00
   1b9b8:	strcs	sp, [r3, #-2569]	; 0xfffff5f7
   1b9bc:	stmib	sp, {sl, sp}^
   1b9c0:	ldr	r4, [r7, r7, lsl #8]!
   1b9c4:	rsbvc	pc, ip, #-1342177270	; 0xb000000a
   1b9c8:	andls	r2, fp, #0, 10
   1b9cc:	blls	255838 <full_module_path@@Base+0x1dc2d0>
   1b9d0:	svclt	0x00a42b00
   1b9d4:	strcs	r2, [r3, #-1024]	; 0xfffffc00
   1b9d8:			; <UNDEFINED> instruction: 0xf8d9daa7
   1b9dc:	vst4.8	{d19-d22}, [pc], r8
   1b9e0:	strcs	r6, [r0, #-1121]	; 0xfffffb9f
   1b9e4:	str	r9, [r0, r8, lsl #6]!
   1b9e8:	andsle	r2, r0, r2, lsl #26
   1b9ec:	tstle	r7, r3, lsl #26
   1b9f0:	vnmls.f64	d9, d8, d9
   1b9f4:	movwcc	r0, #6672	; 0x1a10
   1b9f8:			; <UNDEFINED> instruction: 0xf7ea9309
   1b9fc:	mcrrne	12, 8, lr, r2, cr0
   1ba00:	blls	2900c0 <full_module_path@@Base+0x216b58>
   1ba04:			; <UNDEFINED> instruction: 0xf77f2b1c
   1ba08:	movwcs	sl, #8003	; 0x1f43
   1ba0c:	blls	2c0638 <full_module_path@@Base+0x2470d0>
   1ba10:			; <UNDEFINED> instruction: 0xf1032b0b
   1ba14:	svclt	0x00180201
   1ba18:	tstle	r4, sl, lsl #4
   1ba1c:	movwls	r2, #41728	; 0xa300
   1ba20:	movwcc	r9, #6923	; 0x1b0b
   1ba24:	cdp	3, 1, cr9, cr8, cr11, {0}
   1ba28:			; <UNDEFINED> instruction: 0xf7ea0a10
   1ba2c:	mcrrne	12, 6, lr, r3, cr8
   1ba30:			; <UNDEFINED> instruction: 0xe72dd196
   1ba34:	str	r4, [sp, -r0, ror #12]!
   1ba38:			; <UNDEFINED> instruction: 0xb1224652
   1ba3c:	stmib	sp, {r0, r1, r9, fp, ip, pc}^
   1ba40:	bls	c8270 <full_module_path@@Base+0x4ed08>
   1ba44:			; <UNDEFINED> instruction: 0xf8cd9209
   1ba48:	ldrmi	lr, [lr], r0, lsr #32
   1ba4c:	ldmib	sp, {r0, r1, r2, r8, r9, ip, pc}^
   1ba50:	movwls	r3, #11018	; 0x2b0a
   1ba54:	strb	r9, [r1, -r9, lsl #22]
   1ba58:	ldc	7, cr15, [r2, #-936]	; 0xfffffc58
   1ba5c:	andeq	fp, r4, lr, ror r1
   1ba60:	andeq	r0, r0, ip, lsr #7
   1ba64:	andeq	fp, r4, ip, lsr #1
   1ba68:	strdlt	fp, [r5], r0
   1ba6c:	sasxmi	r4, r6, r3
   1ba70:			; <UNDEFINED> instruction: 0x46044d33
   1ba74:	tstls	r3, pc, ror r4
   1ba78:			; <UNDEFINED> instruction: 0x461d597a
   1ba7c:	strhtcc	pc, [ip], -r2	; <UNPREDICTABLE>
   1ba80:	vstrle	d2, [sp, #-0]
   1ba84:	tstls	r2, r3, lsl #16
   1ba88:	cdp	7, 3, cr15, cr2, cr10, {7}
   1ba8c:	stc	7, cr15, [r2, #936]!	; 0x3a8
   1ba90:	blls	adf48 <full_module_path@@Base+0x349e0>
   1ba94:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   1ba98:	andcs	r9, r2, r0
   1ba9c:	blx	feb57abe <full_module_path@@Base+0xfeade556>
   1baa0:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
   1baa4:	stmdbcs	r3, {r0, r3, r4, r6, r7, r8, fp, sp, lr}
   1baa8:	ldm	pc, {r0, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1baac:	movwne	pc, #8193	; 0x2001	; <UNPREDICTABLE>
   1bab0:	stmdbls	r3, {r1, r5, r8, sl, ip, sp}
   1bab4:			; <UNDEFINED> instruction: 0x46204632
   1bab8:	stc2l	0, cr15, [r0], #20
   1babc:	eorsle	r2, r6, r0, lsl #16
   1bac0:	cdp	7, 10, cr15, cr2, cr10, {7}
   1bac4:	blcs	9b5ad8 <full_module_path@@Base+0x93c570>
   1bac8:	bmi	84ffa0 <full_module_path@@Base+0x7d6a38>
   1bacc:	ldmibvs	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1bad0:	bicsvs	r3, r3, r1, lsl #6
   1bad4:	ldrtmi	r9, [r2], -r3, lsl #18
   1bad8:			; <UNDEFINED> instruction: 0xf0054620
   1badc:	teqlt	r0, #1728	; 0x6c0	; <UNPREDICTABLE>
   1bae0:	cdp	7, 9, cr15, cr2, cr10, {7}
   1bae4:	blcs	9b5af8 <full_module_path@@Base+0x93c590>
   1bae8:	blmi	68ff80 <full_module_path@@Base+0x616a18>
   1baec:	ldmibvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1baf0:	bmi	627efc <full_module_path@@Base+0x5ae994>
   1baf4:	blmi	627f00 <full_module_path@@Base+0x5ae998>
   1baf8:	bicsvs	r4, r1, sl, ror r4
   1bafc:	ldmdavs	r3, {r1, r3, r4, r5, r6, r7, fp, ip, lr}
   1bb00:	strle	r0, [r9, #-1881]	; 0xfffff8a7
   1bb04:	ldrbmi	pc, [r0, #-1029]!	; 0xfffffbfb	; <UNPREDICTABLE>
   1bb08:	movweq	pc, #16419	; 0x4023	; <UNPREDICTABLE>
   1bb0c:	svcmi	0x0020f5b5
   1bb10:	svclt	0x00086013
   1bb14:	andle	r2, r8, r1
   1bb18:	ldrtmi	r9, [r2], -r3, lsl #18
   1bb1c:			; <UNDEFINED> instruction: 0xf0054620
   1bb20:	stmdacc	r0, {r0, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}
   1bb24:	andcs	fp, r1, r8, lsl pc
   1bb28:	andlt	r4, r5, r0, asr #4
   1bb2c:	strdcs	fp, [r0], -r0
   1bb30:	ldcllt	0, cr11, [r0, #20]!
   1bb34:	rscscc	pc, pc, pc, asr #32
   1bb38:	ldcllt	0, cr11, [r0, #20]!
   1bb3c:	ldrdeq	sl, [r4], -r0
   1bb40:	andeq	r0, r0, r0, lsl #11
   1bb44:	andeq	fp, r2, r2, lsl #27
   1bb48:	strdeq	r9, [r5], -sl
   1bb4c:	ldrdeq	r9, [r5], -r0
   1bb50:			; <UNDEFINED> instruction: 0x000599b0
   1bb54:	andeq	r9, r5, r4, lsr #19
   1bb58:	andeq	r0, r0, r0, ror #8
   1bb5c:	blmi	182e4e0 <full_module_path@@Base+0x17b4f78>
   1bb60:	push	{r1, r3, r4, r5, r6, sl, lr}
   1bb64:			; <UNDEFINED> instruction: 0xb09f4ff0
   1bb68:			; <UNDEFINED> instruction: 0x078a58d3
   1bb6c:			; <UNDEFINED> instruction: 0x46054e5d
   1bb70:	tstls	sp, #1769472	; 0x1b0000
   1bb74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1bb78:	ldrbtmi	r7, [lr], #-2051	; 0xfffff7fd
   1bb7c:	blcs	c10f98 <full_module_path@@Base+0xb97a30>
   1bb80:			; <UNDEFINED> instruction: 0xf815d103
   1bb84:	blcs	beb790 <full_module_path@@Base+0xb72228>
   1bb88:	blcs	bcff7c <full_module_path@@Base+0xb56a14>
   1bb8c:	and	sp, r6, r4
   1bb90:	svccc	0x0002f815
   1bb94:	tstle	r2, lr, lsr #22
   1bb98:	blcs	bf9d4c <full_module_path@@Base+0xb807e4>
   1bb9c:			; <UNDEFINED> instruction: 0xf011d0f8
   1bba0:	andle	r0, pc, r1, lsl #16
   1bba4:	strtmi	r2, [r8], -pc, lsr #2
   1bba8:	svc	0x0004f7ea
   1bbac:	strmi	r1, [r7], -r3, asr #22
   1bbb0:			; <UNDEFINED> instruction: 0xf383fab3
   1bbb4:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
   1bbb8:	movwcs	fp, #7944	; 0x1f08
   1bbbc:	cmnle	r1, r0, lsl #22
   1bbc0:	and	r7, r3, r3
   1bbc4:			; <UNDEFINED> instruction: 0xf7ea4628
   1bbc8:	stmdane	pc!, {r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   1bbcc:			; <UNDEFINED> instruction: 0xf10d4b46
   1bbd0:	ldrtmi	r0, [ip], -r8, lsl #18
   1bbd4:	beq	57d18 <_dist_code@@Base+0x5170>
   1bbd8:	ldmdavs	r3!, {r1, r2, r4, r5, r6, r7, fp, ip, lr}
   1bbdc:			; <UNDEFINED> instruction: 0x4649b353
   1bbe0:			; <UNDEFINED> instruction: 0xf0054628
   1bbe4:			; <UNDEFINED> instruction: 0x4683fc37
   1bbe8:			; <UNDEFINED> instruction: 0xf7ea9001
   1bbec:	strbmi	lr, [r9], -lr, lsl #28
   1bbf0:			; <UNDEFINED> instruction: 0xf1bb9001
   1bbf4:	cmple	r3, r0, lsl #30
   1bbf8:	vst1.8	{d9-d10}, [r2], r6
   1bbfc:			; <UNDEFINED> instruction: 0xf5b24270
   1bc00:	svclt	0x00044f80
   1bc04:	andvs	r2, r2, r1, lsl r2
   1bc08:			; <UNDEFINED> instruction: 0xf04fd058
   1bc0c:	andscs	r3, r4, #267386880	; 0xff00000
   1bc10:	adcmi	r6, r7, #2
   1bc14:			; <UNDEFINED> instruction: 0xf1b8d122
   1bc18:	teqle	lr, r0, lsl #30
   1bc1c:	blmi	c2e4f0 <full_module_path@@Base+0xbb4f88>
   1bc20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1bc24:	blls	775c94 <full_module_path@@Base+0x6fc72c>
   1bc28:	cmple	r5, sl, asr r0
   1bc2c:	andslt	r4, pc, r0, lsr r6	; <UNPREDICTABLE>
   1bc30:	svchi	0x00f0e8bd
   1bc34:	mvnsne	pc, r0, asr #4
   1bc38:			; <UNDEFINED> instruction: 0xf0054628
   1bc3c:			; <UNDEFINED> instruction: 0xb3a8fb99
   1bc40:	stcl	7, cr15, [r2, #936]!	; 0x3a8
   1bc44:	blcs	b5c58 <full_module_path@@Base+0x3c6f0>
   1bc48:	eors	sp, r1, r4
   1bc4c:	stccc	8, cr15, [r1, #-80]	; 0xffffffb0
   1bc50:	andsle	r2, sp, pc, lsr #22
   1bc54:	mvnsle	r4, ip, lsr #5
   1bc58:	strtmi	r2, [r6], -r0, lsl #8
   1bc5c:	stmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
   1bc60:			; <UNDEFINED> instruction: 0xf884b1a4
   1bc64:	strtmi	r9, [r0], -r0
   1bc68:	stc	7, cr15, [r6, #936]!	; 0x3a8
   1bc6c:	strmi	r2, [r4], #-3584	; 0xfffff200
   1bc70:	vqdmulh.s<illegal width 8>	d29, d0, d8
   1bc74:			; <UNDEFINED> instruction: 0x462811ff
   1bc78:	blx	1ed7c96 <full_module_path@@Base+0x1e5e72e>
   1bc7c:	svclt	0x00ac2800
   1bc80:	mvnsmi	r3, #1048576	; 0x100000
   1bc84:	sbcle	r4, r6, r7, lsr #5
   1bc88:	mvnle	r2, r0, lsl #24
   1bc8c:	strb	r4, [sl, ip, lsr #12]!
   1bc90:	andle	r4, r9, ip, lsr #5
   1bc94:	andge	pc, r0, r4, lsl #17
   1bc98:			; <UNDEFINED> instruction: 0x232fe79f
   1bc9c:			; <UNDEFINED> instruction: 0xe7bd703b
   1bca0:	ldrb	r6, [r0, r3, lsl #16]
   1bca4:	ldr	r2, [r9, r0, lsl #12]!
   1bca8:	ldr	r2, [r2, r0, lsl #12]!
   1bcac:	ldr	r2, [r0, r1, lsl #12]!
   1bcb0:	svclt	0x00182b11
   1bcb4:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1bcb8:	stmdbge	r2, {r0, r1, r3, r5, r7, r8, ip, lr, pc}
   1bcbc:			; <UNDEFINED> instruction: 0xf0054628
   1bcc0:	stmdacs	r0, {r0, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1bcc4:	blls	1d048c <full_module_path@@Base+0x156f24>
   1bcc8:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   1bccc:			; <UNDEFINED> instruction: 0x4680f5b3
   1bcd0:			; <UNDEFINED> instruction: 0xf04fbf18
   1bcd4:			; <UNDEFINED> instruction: 0xe79c36ff
   1bcd8:	bl	ff4d9c88 <full_module_path@@Base+0xff460720>
   1bcdc:	andeq	sl, r4, r4, ror #27
   1bce0:	andeq	r0, r0, ip, lsr #7
   1bce4:	andeq	sl, r4, sl, asr #27
   1bce8:	andeq	r0, r0, r0, lsl r4
   1bcec:	andeq	sl, r4, r4, lsr #26
   1bcf0:	mvnsmi	lr, sp, lsr #18
   1bcf4:	bicslt	r4, r2, r5, lsl r6
   1bcf8:	strmi	r4, [lr], -r7, lsl #12
   1bcfc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1bd00:	ldrtmi	r4, [r1], -sl, lsr #12
   1bd04:			; <UNDEFINED> instruction: 0xf7ea4638
   1bd08:	mcrne	13, 0, lr, cr4, cr4, {6}
   1bd0c:	blne	b92930 <full_module_path@@Base+0xb193c8>
   1bd10:	strtmi	r4, [r6], #-1184	; 0xfffffb60
   1bd14:			; <UNDEFINED> instruction: 0x4644d1f4
   1bd18:	pop	{r5, r9, sl, lr}
   1bd1c:			; <UNDEFINED> instruction: 0xf7ea81f0
   1bd20:	stmdavs	r3, {r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
   1bd24:	rscle	r2, fp, r4, lsl #22
   1bd28:	pop	{r5, r9, sl, lr}
   1bd2c:			; <UNDEFINED> instruction: 0x461481f0
   1bd30:	svclt	0x0000e7fa
   1bd34:	bmi	142e278 <full_module_path@@Base+0x13b4d10>
   1bd38:	svcmi	0x00f0e92d
   1bd3c:			; <UNDEFINED> instruction: 0xf5ad4479
   1bd40:	strmi	r5, [r7], -r0, lsl #27
   1bd44:	stmpl	sl, {r0, r1, r2, r7, ip, sp, pc}
   1bd48:	orrpl	pc, r0, #54525952	; 0x3400000
   1bd4c:	ldmdavs	r2, {r2, r4, r8, r9, ip, sp}
   1bd50:			; <UNDEFINED> instruction: 0xf04f601a
   1bd54:			; <UNDEFINED> instruction: 0xf0050200
   1bd58:	blmi	125a124 <full_module_path@@Base+0x11e0bbc>
   1bd5c:	movwls	r4, #13435	; 0x347b
   1bd60:	rsbsle	r2, ip, r0, lsl #16
   1bd64:			; <UNDEFINED> instruction: 0xf7ea4604
   1bd68:	stmdavs	r3, {r4, r6, r8, sl, fp, sp, lr, pc}
   1bd6c:	blcs	6ad774 <full_module_path@@Base+0x63420c>
   1bd70:	stmdbmi	r3, {r4, ip, lr, pc}^
   1bd74:	orrpl	pc, r0, #54525952	; 0x3400000
   1bd78:	tstcc	r4, #258048	; 0x3f000
   1bd7c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1bd80:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   1bd84:	cmnle	r2, r1, asr r0
   1bd88:			; <UNDEFINED> instruction: 0xf50d4620
   1bd8c:	andlt	r5, r7, r0, lsl #27
   1bd90:	svchi	0x00f0e8bd
   1bd94:			; <UNDEFINED> instruction: 0xf44fae05
   1bd98:	ldrtmi	r5, [r9], -r0, lsl #5
   1bd9c:	ldrbtvc	pc, [pc], #1600	; 1bda4 <fchmod@plt+0x151e8>	; <UNPREDICTABLE>
   1bda0:			; <UNDEFINED> instruction: 0xf0214630
   1bda4:	addmi	pc, r4, #15007744	; 0xe50000
   1bda8:	strmi	fp, [r4], -r8, lsr #31
   1bdac:	and	r1, r5, r3, lsr r9
   1bdb0:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
   1bdb4:	bcs	be3740 <full_module_path@@Base+0xb6a1d8>
   1bdb8:	strmi	sp, [ip], -r2
   1bdbc:	ldclle	12, cr2, [r7]
   1bdc0:			; <UNDEFINED> instruction: 0xf5c44930
   1bdc4:	ldmdbne	r0!, {r7, r9, ip, lr}
   1bdc8:			; <UNDEFINED> instruction: 0xf0214479
   1bdcc:			; <UNDEFINED> instruction: 0xf640f8d1
   1bdd0:	strmi	r7, [r4], #-1020	; 0xfffffc04
   1bdd4:	svclt	0x00c2429c
   1bdd8:			; <UNDEFINED> instruction: 0xf04f231a
   1bddc:			; <UNDEFINED> instruction: 0xf8c834ff
   1bde0:	stclle	0, cr3, [r6], {0}
   1bde4:			; <UNDEFINED> instruction: 0xf8df4d28
   1bde8:	ldrbtmi	sl, [sp], #-164	; 0xffffff5c
   1bdec:	ldrdlt	pc, [r0], pc	; <UNPREDICTABLE>
   1bdf0:			; <UNDEFINED> instruction: 0xf8d544fa
   1bdf4:	ldrbtmi	r9, [fp], #0
   1bdf8:	ssatmi	r4, #27, r2, asr #12
   1bdfc:			; <UNDEFINED> instruction: 0x464b4617
   1be00:			; <UNDEFINED> instruction: 0xf8dbe003
   1be04:	strbmi	r3, [fp, #-0]
   1be08:	tstcs	r4, r5, lsl r0
   1be0c:	ldmdbne	r0!, {r0, r8, r9, ip, pc}
   1be10:	mvnscc	pc, #79	; 0x4f
   1be14:	strls	r2, [r0, -r1, lsl #4]
   1be18:	cdp	7, 11, cr15, cr6, cr10, {7}
   1be1c:	tstcs	r0, fp, lsr #16
   1be20:	movwcc	r4, #5680	; 0x1630
   1be24:	svcvc	0x007af5b3
   1be28:	movwcs	fp, #8104	; 0x1fa8
   1be2c:			; <UNDEFINED> instruction: 0xf7ea602b
   1be30:	stmdacs	r0, {r1, r3, r4, r6, r8, sl, fp, sp, lr, pc}
   1be34:	blmi	6101d0 <full_module_path@@Base+0x596c68>
   1be38:	bls	ed79c <full_module_path@@Base+0x74234>
   1be3c:			; <UNDEFINED> instruction: 0xf9b358d3
   1be40:	blcs	27e68 <fchmod@plt+0x212ac>
   1be44:	ldmdbmi	r4, {r1, r2, r8, sl, fp, ip, lr, pc}
   1be48:			; <UNDEFINED> instruction: 0x46524633
   1be4c:	ldrbtmi	r2, [r9], #-4
   1be50:			; <UNDEFINED> instruction: 0xf9d2f006
   1be54:			; <UNDEFINED> instruction: 0x46384631
   1be58:	blx	857e74 <full_module_path@@Base+0x7de90c>
   1be5c:	strcs	fp, [r0], #-2312	; 0xfffff6f8
   1be60:	tstcs	sl, #35389440	; 0x21c0000
   1be64:	ldrbtcc	pc, [pc], #79	; 1be6c <fchmod@plt+0x152b0>	; <UNPREDICTABLE>
   1be68:	andcc	pc, r0, r8, asr #17
   1be6c:			; <UNDEFINED> instruction: 0xf7eae781
   1be70:	svclt	0x0000eb08
   1be74:	andeq	sl, r4, r8, lsl #24
   1be78:	andeq	r0, r0, ip, lsr #7
   1be7c:	andeq	sl, r4, r8, ror #23
   1be80:	andeq	sl, r4, r8, asr #23
   1be84:	andeq	fp, r2, r0, ror sl
   1be88:	andeq	fp, r4, lr, asr r3
   1be8c:	andeq	fp, r2, r0, asr sl
   1be90:	andeq	fp, r4, r2, asr r3
   1be94:	andeq	r0, r0, r0, asr #11
   1be98:	strdeq	fp, [r2], -sl
   1be9c:			; <UNDEFINED> instruction: 0xf7eab508
   1bea0:	mcrrne	13, 7, lr, r3, cr2
   1bea4:	stmdble	r7, {r0, r8, r9, fp, sp}
   1bea8:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   1beac:	vmovne	r6, r1, s20, s21
   1beb0:	bl	f471c <full_module_path@@Base+0x7b1b4>
   1beb4:	subsvs	r0, r8, #134217730	; 0x8000002
   1beb8:	svclt	0x0000bd08
   1bebc:	strdeq	r9, [r5], -r2
   1bec0:	cfstr32mi	mvfx11, [ip, #-992]	; 0xfffffc20
   1bec4:	bvs	bad0c0 <full_module_path@@Base+0xb33b58>
   1bec8:	ldcle	14, cr2, [r1, #-0]
   1becc:	strmi	r3, [r7], -r0, lsr #10
   1bed0:	streq	lr, [r6], r5, lsl #22
   1bed4:	svcmi	0x0004f855
   1bed8:	mrrc	7, 14, pc, r6, cr10	; <UNPREDICTABLE>
   1bedc:	adcmi	r4, r0, #59768832	; 0x3900000
   1bee0:	stccs	15, cr11, [r0], {24}
   1bee4:	stcle	6, cr4, [r1, #-128]	; 0xffffff80
   1bee8:	ldc	7, cr15, [ip], #-936	; 0xfffffc58
   1beec:	ldrhle	r4, [r1, #37]!	; 0x25
   1bef0:	svclt	0x0000bdf8
   1bef4:	ldrdeq	r9, [r5], -r8
   1bef8:	strdlt	fp, [fp], r0
   1befc:			; <UNDEFINED> instruction: 0x46144d13
   1bf00:			; <UNDEFINED> instruction: 0x460e4b13
   1bf04:			; <UNDEFINED> instruction: 0x466a447d
   1bf08:	ldrbne	r2, [r7, sp, lsl #2]!
   1bf0c:	strbne	r5, [r5, fp, ror #17]!
   1bf10:	movwls	r6, #38939	; 0x981b
   1bf14:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1bf18:	stmib	sp, {r8, r9, sp}^
   1bf1c:	strcs	r4, [r1], #-1284	; 0xfffffafc
   1bf20:	stmib	sp, {r1, r2, r8, r9, ip, pc}^
   1bf24:	strls	r6, [r0], #-1794	; 0xfffff8fe
   1bf28:	stc	7, cr15, [r8, #-936]	; 0xfffffc58
   1bf2c:	blmi	22e758 <full_module_path@@Base+0x1b51f0>
   1bf30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1bf34:	blls	275fa4 <full_module_path@@Base+0x1fca3c>
   1bf38:	qaddle	r4, sl, r4
   1bf3c:			; <UNDEFINED> instruction: 0xf080fab0
   1bf40:	andlt	r0, fp, r0, asr #18
   1bf44:			; <UNDEFINED> instruction: 0xf7eabdf0
   1bf48:	svclt	0x0000ea9c
   1bf4c:	andeq	sl, r4, r0, asr #20
   1bf50:	andeq	r0, r0, ip, lsr #7
   1bf54:	andeq	sl, r4, r4, lsl sl
   1bf58:	stmdavc	r4, {r4, r5, r6, r8, sl, ip, sp, pc}
   1bf5c:			; <UNDEFINED> instruction: 0x4605b19c
   1bf60:	stc	7, cr15, [r6], {234}	; 0xea
   1bf64:	ldmdavs	r3!, {r1, r2, r9, sl, lr}
   1bf68:			; <UNDEFINED> instruction: 0xf833b224
   1bf6c:	ldrbeq	r3, [fp, #20]
   1bf70:			; <UNDEFINED> instruction: 0xf7ead505
   1bf74:	stmdavs	r3, {r1, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   1bf78:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1bf7c:			; <UNDEFINED> instruction: 0xf815702b
   1bf80:	stccs	15, cr4, [r0], {1}
   1bf84:	ldfltp	f5, [r0, #-956]!	; 0xfffffc44
   1bf88:	svcmi	0x00f8e92d
   1bf8c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1bf90:			; <UNDEFINED> instruction: 0xf7ead053
   1bf94:	strtmi	lr, [sl], -lr, ror #23
   1bf98:	ldmdavc	r1, {fp, sp, lr}
   1bf9c:	andcc	r4, r1, #22020096	; 0x1500000
   1bfa0:	andscc	pc, r1, r0, lsr r8	; <UNPREDICTABLE>
   1bfa4:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
   1bfa8:	stmdbcs	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1bfac:	bmi	98ffd8 <full_module_path@@Base+0x916a70>
   1bfb0:	ldrbvs	r4, [r3], #1146	; 0x47a
   1bfb4:	strtmi	r4, [r8], -r4, lsr #18
   1bfb8:	svcmi	0x00f8e8bd
   1bfbc:			; <UNDEFINED> instruction: 0xf7ea4479
   1bfc0:	blmi	8cb294 <full_module_path@@Base+0x851d2c>
   1bfc4:	ldrmi	r2, [r5], -r1, lsl #2
   1bfc8:	ldrbtmi	r4, [fp], #-1551	; 0xfffff9f1
   1bfcc:	mcrmi	4, 1, r6, cr0, cr9, {6}
   1bfd0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1bfd4:	svccs	0x0000447e
   1bfd8:	strtmi	sp, [r8], -ip, ror #1
   1bfdc:			; <UNDEFINED> instruction: 0xf7ea4631
   1bfe0:	strmi	lr, [r4], -r6, lsr #25
   1bfe4:			; <UNDEFINED> instruction: 0xf7eab330
   1bfe8:	strtmi	lr, [r3], -r4, asr #23
   1bfec:	strmi	r6, [r2], r5, lsl #16
   1bff0:	mullt	r0, r3, r8
   1bff4:			; <UNDEFINED> instruction: 0x4698461c
   1bff8:			; <UNDEFINED> instruction: 0xf8353301
   1bffc:	ldreq	r2, [r1], #27
   1c000:			; <UNDEFINED> instruction: 0x4620d4f6
   1c004:	bl	ff659fb4 <full_module_path@@Base+0xff5e0a4c>
   1c008:	addsmi	r1, ip, #2293760	; 0x230000
   1c00c:	and	sp, sp, r6, lsl #6
   1c010:			; <UNDEFINED> instruction: 0xf8834598
   1c014:	andle	r9, r7, r0
   1c018:	ldrdpl	pc, [r0], -sl
   1c01c:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
   1c020:	andscs	pc, r2, r5, lsr r8	; <UNPREDICTABLE>
   1c024:	ldrbtle	r0, [r3], #1170	; 0x492
   1c028:	mullt	r0, r4, r8
   1c02c:			; <UNDEFINED> instruction: 0xf1bb2500
   1c030:	sbcsle	r0, r0, r0, lsl #30
   1c034:	pop	{r5, r9, sl, lr}
   1c038:	blmi	1c0020 <full_module_path@@Base+0x146ab8>
   1c03c:	cfldrdvs	mvd4, [pc], {123}	; 0x7b
   1c040:	svclt	0x0000e7c5
   1c044:	andeq	r9, r5, ip, ror #9
   1c048:			; <UNDEFINED> instruction: 0x0002b8b8
   1c04c:	ldrdeq	r9, [r5], -r2
   1c050:	muleq	r2, ip, r8
   1c054:	andeq	r9, r5, r0, ror #8
   1c058:			; <UNDEFINED> instruction: 0x460fb5f8
   1c05c:			; <UNDEFINED> instruction: 0x463a4611
   1c060:			; <UNDEFINED> instruction: 0x4605461e
   1c064:			; <UNDEFINED> instruction: 0xff84f020
   1c068:	addmi	r1, r3, #1968	; 0x7b0
   1c06c:	stmdble	pc, {r2, r9, sl, lr}	; <UNPREDICTABLE>
   1c070:	ldmiblt	ip, {r3, r5, fp, ip}
   1c074:	eorcs	r3, pc, #16777216	; 0x1000000
   1c078:	andvc	r4, r2, r3, lsr #5
   1c07c:	andeq	lr, r4, r5, lsl #22
   1c080:	movwcs	sp, #2064	; 0x810
   1c084:	strpl	r4, [fp, #-1584]!	; 0xfffff9d0
   1c088:	bl	fe5da038 <full_module_path@@Base+0xfe560ad0>
   1c08c:	cfldrdlt	mvd4, [r8, #128]!	; 0x80
   1c090:			; <UNDEFINED> instruction: 0xf7ea4630
   1c094:			; <UNDEFINED> instruction: 0x1c63eb92
   1c098:	cfldrdlt	mvd4, [r8, #96]!	; 0x60
   1c09c:	stccs	8, cr15, [r1], {16}
   1c0a0:	mvnle	r2, pc, lsr #20
   1c0a4:			; <UNDEFINED> instruction: 0x46311b3a
   1c0a8:			; <UNDEFINED> instruction: 0xff62f020
   1c0ac:	cfldrdlt	mvd4, [r8, #128]!	; 0x80
   1c0b0:	bmi	8490f0 <full_module_path@@Base+0x7cfb88>
   1c0b4:	mvnsmi	lr, sp, lsr #18
   1c0b8:	blmi	8082cc <full_module_path@@Base+0x78ed64>
   1c0bc:	ldrbtmi	sl, [sl], #-3081	; 0xfffff3f7
   1c0c0:			; <UNDEFINED> instruction: 0xf8549d0a
   1c0c4:	strmi	r6, [r7], -r4, lsl #22
   1c0c8:	strcc	r5, [r4], #-2259	; 0xfffff72d
   1c0cc:	movwls	r6, #6171	; 0x181b
   1c0d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c0d4:	movtlt	r9, #54272	; 0xd400
   1c0d8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c0dc:			; <UNDEFINED> instruction: 0xf7ea4628
   1c0e0:	vmlscs.f64	d14, d1, d28
   1c0e4:	strmi	r4, [r2], -r0, lsl #9
   1c0e8:	adcsmi	sp, r0, #180224	; 0x2c000
   1c0ec:	svclt	0x002c4629
   1c0f0:	rscscc	pc, pc, #-2147483647	; 0x80000001
   1c0f4:			; <UNDEFINED> instruction: 0x46381a36
   1c0f8:	strcs	fp, [r1], -r8, lsr #30
   1c0fc:			; <UNDEFINED> instruction: 0xf7ea4417
   1c100:	stmdavs	r5!, {r1, r2, r5, r6, r8, fp, sp, lr, pc}
   1c104:	strls	r3, [r0], #-1028	; 0xfffffbfc
   1c108:	mvnle	r2, r0, lsl #26
   1c10c:	movwcs	r4, #2571	; 0xa0b
   1c110:	blmi	278204 <full_module_path@@Base+0x1fec9c>
   1c114:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c118:	blls	76188 <sanitize_paths@@Base+0xc98>
   1c11c:	qaddle	r4, sl, r7
   1c120:	andlt	r4, r3, r0, asr #12
   1c124:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1c128:	ldrbmi	fp, [r0, -r3]!
   1c12c:	strb	r4, [sp, r8, lsr #13]!
   1c130:	stmib	r6!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c134:	andeq	sl, r4, r6, lsl #17
   1c138:	andeq	r0, r0, ip, lsr #7
   1c13c:	andeq	sl, r4, r0, lsr r8
   1c140:	stmdavc	r3, {r4, sl, ip, sp, pc}
   1c144:	andcs	fp, r1, #-1073741766	; 0xc000003a
   1c148:	blcs	be5150 <full_module_path@@Base+0xb6bbe8>
   1c14c:	andeq	pc, r1, r0, lsl #2
   1c150:	tstlt	sl, sl
   1c154:	andcs	r3, r0, #16777216	; 0x1000000
   1c158:	strmi	r7, [fp], -r1, lsl #16
   1c15c:	mvnsle	r2, r0, lsl #18
   1c160:			; <UNDEFINED> instruction: 0xf85d4620
   1c164:	ldrbmi	r4, [r0, -r4, lsl #22]!
   1c168:	andcs	r7, r1, #196608	; 0x30000
   1c16c:	ldrmi	r2, [r9], -lr, lsr #22
   1c170:	stmdavc	r2, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}^
   1c174:	svclt	0x00182a2f
   1c178:	svclt	0x00142a00
   1c17c:	andcs	r2, r0, #268435456	; 0x10000000
   1c180:	ldrmi	lr, [ip], -r3, ror #15
   1c184:			; <UNDEFINED> instruction: 0xf85d4620
   1c188:	ldrbmi	r4, [r0, -r4, lsl #22]!
   1c18c:			; <UNDEFINED> instruction: 0xf0002800
   1c190:	push	{r4, r5, r7, pc}
   1c194:	mcrne	15, 2, r4, cr7, cr0, {7}
   1c198:	blcs	bfa1ac <full_module_path@@Base+0xb80c44>
   1c19c:			; <UNDEFINED> instruction: 0xf04fbf0c
   1c1a0:			; <UNDEFINED> instruction: 0xf04f0c01
   1c1a4:			; <UNDEFINED> instruction: 0xf0000c00
   1c1a8:			; <UNDEFINED> instruction: 0xf1a38085
   1c1ac:	blx	fec9ca6c <full_module_path@@Base+0xfec23504>
   1c1b0:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   1c1b4:			; <UNDEFINED> instruction: 0xf0404211
   1c1b8:	b	4bc408 <full_module_path@@Base+0x442ea0>
   1c1bc:	cmnle	lr, r1, lsl r2
   1c1c0:			; <UNDEFINED> instruction: 0xb3ab4604
   1c1c4:			; <UNDEFINED> instruction: 0xf0014604
   1c1c8:			; <UNDEFINED> instruction: 0xf0010818
   1c1cc:			; <UNDEFINED> instruction: 0xf0010a10
   1c1d0:			; <UNDEFINED> instruction: 0xf0010e04
   1c1d4:	strtmi	r0, [r5], -r1, lsl #18
   1c1d8:	svclt	0x00042b2f
   1c1dc:	strcc	r7, [r1, #-2155]	; 0xfffff795
   1c1e0:	blcs	bd0300 <full_module_path@@Base+0xb56d98>
   1c1e4:	stmdavc	fp!, {r1, r2, r8, ip, lr, pc}^
   1c1e8:	suble	r2, r8, pc, lsr #22
   1c1ec:			; <UNDEFINED> instruction: 0xf1bebb23
   1c1f0:	tstle	fp, r0, lsl #30
   1c1f4:	and	r4, r3, fp, lsr #12
   1c1f8:			; <UNDEFINED> instruction: 0xf8042a2f
   1c1fc:	eorsle	r2, sl, r1, lsl #22
   1c200:			; <UNDEFINED> instruction: 0xf813461e
   1c204:	ldrmi	r2, [sp], -r1, lsl #22
   1c208:	mvnsle	r2, r0, lsl #20
   1c20c:	strbmi	r4, [r4, #-1156]!	; 0xfffffb7c
   1c210:			; <UNDEFINED> instruction: 0xf814d907
   1c214:	blcs	beb220 <full_module_path@@Base+0xb71cb8>
   1c218:	streq	sp, [fp, r3, lsl #2]
   1c21c:			; <UNDEFINED> instruction: 0xf104bf58
   1c220:	addmi	r3, r4, #-16777216	; 0xff000000
   1c224:	bne	85023c <full_module_path@@Base+0x7d6cd4>
   1c228:	eorvc	r2, r3, r0, lsl #6
   1c22c:	svchi	0x00f0e8bd
   1c230:			; <UNDEFINED> instruction: 0xf804232e
   1c234:	ldrb	r3, [r6, r1, lsl #22]!
   1c238:	msreq	CPSR_fsx, #-1073741784	; 0xc0000028
   1c23c:			; <UNDEFINED> instruction: 0xf383fab3
   1c240:			; <UNDEFINED> instruction: 0xf1b8095b
   1c244:	svclt	0x00080f00
   1c248:	blcs	24e50 <fchmod@plt+0x1e294>
   1c24c:	stmiavc	fp!, {r1, r4, r6, r7, ip, lr, pc}
   1c250:	svclt	0x00182b00
   1c254:	bicle	r2, sp, pc, lsr #22
   1c258:	blcc	18670 <fchmod@plt+0x11ab4>
   1c25c:	svceq	0x0000f1ba
   1c260:	ldrbmi	sp, [r8, #-314]	; 0xfffffec6
   1c264:	andcs	fp, r0, #20, 30	; 0x50
   1c268:	andeq	pc, r1, #12
   1c26c:	strcc	fp, [r2, #-378]	; 0xfffffe86
   1c270:			; <UNDEFINED> instruction: 0xd1b12b00
   1c274:	ldmdavc	r3!, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   1c278:			; <UNDEFINED> instruction: 0xd1ad2b00
   1c27c:			; <UNDEFINED> instruction: 0xf1b9e7c6
   1c280:			; <UNDEFINED> instruction: 0xd1b70f00
   1c284:	strcc	r7, [r2, #-2219]	; 0xfffff755
   1c288:			; <UNDEFINED> instruction: 0xd1a52b00
   1c28c:			; <UNDEFINED> instruction: 0x465ae7be
   1c290:			; <UNDEFINED> instruction: 0xf812e003
   1c294:	cdpcs	13, 2, cr6, cr15, cr1, {0}
   1c298:	adcsmi	sp, sl, #1
   1c29c:	ldrbmi	sp, [sl, #-2297]	; 0xfffff707
   1c2a0:	addmi	sp, r2, #4
   1c2a4:	ldmdavc	r6, {r2, r8, r9, ip, lr, pc}
   1c2a8:	andle	r2, r1, pc, lsr #28
   1c2ac:	str	r1, [r1, r7, lsr #25]!
   1c2b0:			; <UNDEFINED> instruction: 0xe7dc1c54
   1c2b4:	mcrrne	8, 4, r7, r4, cr3
   1c2b8:	orrle	r2, r4, r0, lsl #22
   1c2bc:	stmdavc	r3, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   1c2c0:	svclt	0x001c2b2e
   1c2c4:			; <UNDEFINED> instruction: 0x232e4604
   1c2c8:	svcge	0x007df47f
   1c2cc:	bcs	3a4dc <fchmod@plt+0x33920>
   1c2d0:	bcs	c0bf38 <full_module_path@@Base+0xb929d0>
   1c2d4:	svcge	0x0076f47f
   1c2d8:	rscscc	pc, pc, pc, asr #32
   1c2dc:	stmdavc	r4, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}^
   1c2e0:			; <UNDEFINED> instruction: 0xf47f2c2f
   1c2e4:	stmvc	r3, {r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}
   1c2e8:	blcs	23500 <fchmod@plt+0x1c944>
   1c2ec:	svcge	0x006bf47f
   1c2f0:	ldrbmi	lr, [r0, -ip, lsl #15]!
   1c2f4:	ldrbmi	lr, [r0, sp, lsr #18]!
   1c2f8:			; <UNDEFINED> instruction: 0xf8df460e
   1c2fc:			; <UNDEFINED> instruction: 0x469891bc
   1c300:	strmi	r4, [r4], -lr, ror #26
   1c304:			; <UNDEFINED> instruction: 0xf85944f9
   1c308:	ldrmi	r1, [r5], -r5
   1c30c:	blcs	36340 <fchmod@plt+0x2f784>
   1c310:	blls	25050c <full_module_path@@Base+0x1d6fa4>
   1c314:	b	1becddc <full_module_path@@Base+0x1b73874>
   1c318:			; <UNDEFINED> instruction: 0xf0070703
   1c31c:	andsle	r0, r6, r1, lsl #14
   1c320:			; <UNDEFINED> instruction: 0xf7ea4630
   1c324:	ldmdavc	r3!, {r1, r3, r6, r9, fp, sp, lr, pc}
   1c328:	svclt	0x00182b2f
   1c32c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c330:			; <UNDEFINED> instruction: 0xf0004682
   1c334:	stccs	0, cr8, [r0], {130}	; 0x82
   1c338:	addhi	pc, fp, r0
   1c33c:	mvnsvc	pc, #64, 12	; 0x4000000
   1c340:	vqsub.u8	d4, d16, d8
   1c344:			; <UNDEFINED> instruction: 0xf1b980ab
   1c348:			; <UNDEFINED> instruction: 0xf0400f00
   1c34c:			; <UNDEFINED> instruction: 0x46258096
   1c350:			; <UNDEFINED> instruction: 0x46207832
   1c354:	teqle	r7, r0, lsl #30
   1c358:			; <UNDEFINED> instruction: 0xf007b342
   1c35c:	strtmi	r0, [ip], r1, lsl #14
   1c360:	svclt	0x00042a2f
   1c364:			; <UNDEFINED> instruction: 0x36017872
   1c368:	bcs	bd03e8 <full_module_path@@Base+0xb56e80>
   1c36c:	tstcs	r0, r4, lsl pc
   1c370:	tsteq	r1, r7	; <UNPREDICTABLE>
   1c374:	cmple	r0, r0, lsl #18
   1c378:			; <UNDEFINED> instruction: 0xd12d2a2e
   1c37c:	bcs	bba54c <full_module_path@@Base+0xb40fe4>
   1c380:	ldmvc	r2!, {r1, r3, r5, r8, ip, lr, pc}
   1c384:	svclt	0x00182a00
   1c388:			; <UNDEFINED> instruction: 0xd1252a2f
   1c38c:	movweq	lr, #23484	; 0x5bbc
   1c390:	movwcs	fp, #7960	; 0x1f18
   1c394:	svceq	0x0000f1b8
   1c398:			; <UNDEFINED> instruction: 0xf043bfd8
   1c39c:			; <UNDEFINED> instruction: 0xb1bb0301
   1c3a0:			; <UNDEFINED> instruction: 0xf10645ac
   1c3a4:	teqle	sl, r2, lsl #12
   1c3a8:	bicsle	r2, r9, r0, lsl #20
   1c3ac:	svclt	0x00044285
   1c3b0:			; <UNDEFINED> instruction: 0xf805232e
   1c3b4:	movwcs	r3, #2817	; 0xb01
   1c3b8:	pop	{r0, r1, r3, r5, ip, sp, lr}
   1c3bc:	ldmdavc	r3!, {r4, r5, r6, r7, r8, r9, sl, pc}^
   1c3c0:	cmple	r7, pc, lsr #22
   1c3c4:	svccs	0x0002f816
   1c3c8:	rscsle	r2, r8, lr, lsr #20
   1c3cc:	strb	r2, [r3, r1, lsl #14]
   1c3d0:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1c3d4:	stfeqd	f7, [r3], {5}
   1c3d8:	and	r4, r4, r2, lsr r6
   1c3dc:	ldrmi	r2, [r6], -pc, lsr #24
   1c3e0:	blmi	9a3fc <full_module_path@@Base+0x20e94>
   1c3e4:	ldrmi	sp, [r1], -r5
   1c3e8:	blmi	9a438 <full_module_path@@Base+0x20ed0>
   1c3ec:	mvnsle	r2, r0, lsl #24
   1c3f0:	stmdavc	sl, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   1c3f4:			; <UNDEFINED> instruction: 0xd1b32a00
   1c3f8:	ldmdavc	r2!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   1c3fc:	svclt	0x00182a00
   1c400:	svclt	0x00082a2f
   1c404:			; <UNDEFINED> instruction: 0xd1ba3601
   1c408:			; <UNDEFINED> instruction: 0xd1a92a00
   1c40c:	adcsmi	lr, r0, #54001664	; 0x3380000
   1c410:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
   1c414:	ldmdavc	r2!, {r2, r7, r8, ip, lr, pc}
   1c418:			; <UNDEFINED> instruction: 0x46304635
   1c41c:	stccc	7, cr14, [r1, #-848]	; 0xfffffcb0
   1c420:	stmible	r1, {r0, r2, r5, r6, r8, sl, lr}^
   1c424:	and	r4, r1, fp, lsr #12
   1c428:	mlasle	pc, ip, r5, r4	; <UNPREDICTABLE>
   1c42c:	blcc	6dca8 <file_old_total@@Base+0x49f8>
   1c430:	stcne	8, cr15, [r1], {21}
   1c434:	mvnsle	r2, pc, lsr #18
   1c438:	orrslt	lr, r5, #47710208	; 0x2d80000
   1c43c:	strcc	r4, [r1], -r8, lsr #12
   1c440:	ldmib	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c444:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c448:	ldrbmi	r4, [r0], #-1665	; 0xfffff97f
   1c44c:			; <UNDEFINED> instruction: 0xf47f2c00
   1c450:	stmdacs	r1, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   1c454:			; <UNDEFINED> instruction: 0xf04f4622
   1c458:	svclt	0x00b80101
   1c45c:	andcc	r2, r1, r1
   1c460:	blx	3d846c <full_module_path@@Base+0x35ef04>
   1c464:	stmdacs	r0, {r2, r9, sl, lr}
   1c468:	svcge	0x006df47f
   1c46c:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
   1c470:	blx	1ed847c <full_module_path@@Base+0x1e5ef14>
   1c474:	smladxcs	r1, r2, r8, r7
   1c478:	strtmi	lr, [r9], -lr, ror #14
   1c47c:	strtmi	r4, [r0], -sl, asr #12
   1c480:	svc	0x00a4f7e9
   1c484:	svceq	0x0001f1b9
   1c488:			; <UNDEFINED> instruction: 0xf109bf17
   1c48c:	cfstr64ne	mvdx0, [r5], #-4
   1c490:	pushne	{r0, r1, r2, r3, r5, r8, r9, sp}
   1c494:			; <UNDEFINED> instruction: 0xf804bf18
   1c498:	ldrb	r3, [r9, -r9]
   1c49c:	ldmfd	sp!, {sp}
   1c4a0:	blmi	23e468 <full_module_path@@Base+0x1c4f00>
   1c4a4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1c4a8:	bfi	r6, sp, (invalid: 16:7)
   1c4ac:	bcs	2de48 <fchmod@plt+0x2728c>
   1c4b0:	svcge	0x0056f47f
   1c4b4:	svclt	0x0000e77a
   1c4b8:	andeq	sl, r4, r0, asr #12
   1c4bc:	strdeq	r0, [r0], -r8
   1c4c0:	andeq	fp, r2, lr, lsl #8
   1c4c4:	andeq	r0, r0, ip, lsl r4
   1c4c8:	ldrbmi	lr, [r0, sp, lsr #18]!
   1c4cc:	stmdacs	r0, {r1, r7, ip, sp, pc}
   1c4d0:	addhi	pc, r6, r0
   1c4d4:	blmi	166dd54 <full_module_path@@Base+0x15f47ec>
   1c4d8:	ldrmi	r4, [r4], -sp, lsl #12
   1c4dc:	cfldrsvs	mvf4, [fp, #-492]	; 0xfffffe14
   1c4e0:	cmple	r6, r0, lsl #22
   1c4e4:	svc	0x00c6f7e9
   1c4e8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1c4ec:	tstcs	fp, r4, ror r0
   1c4f0:	mcr2	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   1c4f4:	ldrdhi	pc, [r8, #-143]	; 0xffffff71
   1c4f8:			; <UNDEFINED> instruction: 0xf8d844f8
   1c4fc:			; <UNDEFINED> instruction: 0xf8d8200c
   1c500:			; <UNDEFINED> instruction: 0xf5b20000
   1c504:	blle	163430c <full_module_path@@Base+0x15bada4>
   1c508:	teqhi	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   1c50c:	andvc	r2, r3, r0, lsl #6
   1c510:	ldrdls	pc, [r0], -r4
   1c514:	stmdavs	r8!, {r3, r4, r5, r6, r7, sl, lr}
   1c518:	andsls	pc, r8, r8, asr #17
   1c51c:			; <UNDEFINED> instruction: 0xf8c86832
   1c520:	bcs	18dc548 <full_module_path@@Base+0x1862fe0>
   1c524:			; <UNDEFINED> instruction: 0xf8c8bfc8
   1c528:	stcle	0, cr2, [ip], {20}
   1c52c:	qaddcs	r0, r2, r4
   1c530:	svclt	0x00b82a64
   1c534:			; <UNDEFINED> instruction: 0xf8c82264
   1c538:			; <UNDEFINED> instruction: 0xf0012014
   1c53c:			; <UNDEFINED> instruction: 0xf8c8f9bb
   1c540:	stmdacs	r0, {r3}
   1c544:			; <UNDEFINED> instruction: 0xf8dfd048
   1c548:			; <UNDEFINED> instruction: 0xf04f8100
   1c54c:	strdcs	r3, [r0, -pc]
   1c550:	ldrbtmi	r4, [r8], #1592	; 0x638
   1c554:	mcr2	7, 0, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
   1c558:			; <UNDEFINED> instruction: 0x3018f8d8
   1c55c:			; <UNDEFINED> instruction: 0xd123454b
   1c560:			; <UNDEFINED> instruction: 0x1014f8d8
   1c564:	beq	98990 <full_module_path@@Base+0x1f428>
   1c568:	ldrdcs	pc, [r8], -r8
   1c56c:	ble	13edb98 <full_module_path@@Base+0x1374630>
   1c570:	ldrsb	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   1c574:	ldrbtmi	r2, [lr], #0
   1c578:	andsge	pc, r8, lr, asr #17
   1c57c:	eorvc	pc, r3, r2, asr #16
   1c580:	eorsvs	r4, r1, r3, lsr fp
   1c584:	eorvs	r4, sl, fp, ror r4
   1c588:	mlavs	r3, fp, r9, r6
   1c58c:	pop	{r1, ip, sp, pc}
   1c590:	andcs	r8, r1, #240, 14	; 0x3c00000
   1c594:	bmi	c00d9c <full_module_path@@Base+0xb87834>
   1c598:	strmi	r2, [r1], -r0, lsl #6
   1c59c:	ldrbtmi	r4, [sl], #-1560	; 0xfffff9e8
   1c5a0:	mcr2	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   1c5a4:	str	r4, [r5, r7, lsl #12]!
   1c5a8:			; <UNDEFINED> instruction: 0xf7e94638
   1c5ac:			; <UNDEFINED> instruction: 0xf8d8eedc
   1c5b0:			; <UNDEFINED> instruction: 0xf8d82008
   1c5b4:	andcs	r1, r1, r4, lsl r0
   1c5b8:	subseq	lr, r2, r2, ror #15
   1c5bc:			; <UNDEFINED> instruction: 0xf5b22101
   1c5c0:	svclt	0x00b85f80
   1c5c4:	addpl	pc, r0, #1325400064	; 0x4f000000
   1c5c8:	andcs	pc, ip, r8, asr #17
   1c5cc:			; <UNDEFINED> instruction: 0xf972f001
   1c5d0:	andeq	pc, r0, r8, asr #17
   1c5d4:	orrsle	r2, r7, r0, lsl #16
   1c5d8:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
   1c5dc:			; <UNDEFINED> instruction: 0xf9c4f001
   1c5e0:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
   1c5e4:	tstlt	r8, r8, asr r8
   1c5e8:	cdp	7, 11, cr15, cr12, cr9, {7}
   1c5ec:	ldrbtmi	r4, [ip], #-3100	; 0xfffff3e4
   1c5f0:			; <UNDEFINED> instruction: 0xf7e96820
   1c5f4:	movwcs	lr, #3768	; 0xeb8
   1c5f8:	rscscc	pc, pc, pc, asr #32
   1c5fc:	movwcc	lr, #2500	; 0x9c4
   1c600:	movwcc	lr, #10692	; 0x29c4
   1c604:	movwcc	lr, #18884	; 0x49c4
   1c608:	andlt	r6, r2, r3, lsr #3
   1c60c:			; <UNDEFINED> instruction: 0x87f0e8bd
   1c610:	ldrmi	r0, [r0], -fp, asr #32
   1c614:			; <UNDEFINED> instruction: 0xf04f4553
   1c618:	svclt	0x00b80104
   1c61c:			; <UNDEFINED> instruction: 0xf8c84653
   1c620:			; <UNDEFINED> instruction: 0x461a3014
   1c624:			; <UNDEFINED> instruction: 0xf946f001
   1c628:			; <UNDEFINED> instruction: 0xf8c84602
   1c62c:	stmdacs	r0, {r3}
   1c630:	ldmib	r8, {r1, r4, r6, r7, ip, lr, pc}^
   1c634:			; <UNDEFINED> instruction: 0xf1031305
   1c638:	ldr	r0, [r9, r1, lsl #20]
   1c63c:	andeq	r8, r5, r0, asr #31
   1c640:	andeq	r8, r5, r4, lsr #31
   1c644:	andeq	r8, r5, r8, lsl #31
   1c648:	andeq	r8, r5, sl, asr #30
   1c64c:	andeq	r8, r5, r6, lsr #30
   1c650:	andeq	r8, r5, r8, lsl pc
   1c654:	andeq	r3, r3, r6, asr #26
   1c658:	andeq	fp, r2, r6, asr #3
   1c65c:			; <UNDEFINED> instruction: 0x00058eba
   1c660:	andeq	r8, r5, lr, lsr #29
   1c664:	svcmi	0x00f0e92d
   1c668:	bmi	eadecc <full_module_path@@Base+0xe34964>
   1c66c:	blmi	eae0d4 <full_module_path@@Base+0xe34b6c>
   1c670:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
   1c674:	ldrdls	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
   1c678:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
   1c67c:	ldrbtmi	r5, [r9], #2259	; 0x8d3
   1c680:	movwls	r6, #6171	; 0x181b
   1c684:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c688:	stmdbcs	r0, {ip, pc}
   1c68c:	stmdavc	fp, {r0, r3, r6, ip, lr, pc}
   1c690:	blcs	2dec8 <fchmod@plt+0x2730c>
   1c694:	strmi	sp, [r5], -r5, asr #32
   1c698:	stm	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c69c:	strmi	r4, [r6], -r9, lsr #12
   1c6a0:	strtmi	r4, [r0], -r2, lsl #12
   1c6a4:	b	cda654 <full_module_path@@Base+0xc610ec>
   1c6a8:	ldrtmi	fp, [r4], #-2304	; 0xfffff700
   1c6ac:			; <UNDEFINED> instruction: 0xf8594b2c
   1c6b0:			; <UNDEFINED> instruction: 0xf8d33003
   1c6b4:			; <UNDEFINED> instruction: 0xf1b99000
   1c6b8:	teqle	sp, r0, lsl #30
   1c6bc:			; <UNDEFINED> instruction: 0xf7e94620
   1c6c0:	pkhtbmi	lr, r3, sl, asr #29
   1c6c4:	eorsle	r2, lr, r0, lsl #16
   1c6c8:	strtmi	r4, [fp], -r6, lsr #20
   1c6cc:	strbtmi	r2, [r8], -r1, lsl #2
   1c6d0:			; <UNDEFINED> instruction: 0xf7e9447a
   1c6d4:	stmdacs	r0, {r1, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1c6d8:			; <UNDEFINED> instruction: 0xf89bdb35
   1c6dc:	strcc	r3, [r1], -r0
   1c6e0:	ldrbmi	fp, [sp], -fp, asr #3
   1c6e4:	ldrbmi	lr, [r3], -sl
   1c6e8:	andls	pc, r0, r0, lsl #17
   1c6ec:	strtmi	r4, [r8], -r2, asr #12
   1c6f0:	stmibne	r5!, {r0, r3, r4, r5, r9, sl, lr}
   1c6f4:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   1c6f8:	cmnlt	r3, r3, lsr #27
   1c6fc:	strtmi	r9, [r8], -r0, lsl #18
   1c700:	ldc	7, cr15, [r2, #932]	; 0x3a4
   1c704:	stmdacs	r0, {r2, r9, sl, lr}
   1c708:	ldrbmi	sp, [r3], -sp, ror #3
   1c70c:	ldrtmi	r4, [r9], -r2, asr #12
   1c710:			; <UNDEFINED> instruction: 0xf7ff4628
   1c714:			; <UNDEFINED> instruction: 0x4658fed9
   1c718:	cdp	7, 2, cr15, cr4, cr9, {7}
   1c71c:			; <UNDEFINED> instruction: 0xf7e99800
   1c720:	bmi	497fb0 <full_module_path@@Base+0x41ea48>
   1c724:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   1c728:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c72c:	subsmi	r9, sl, r1, lsl #22
   1c730:	andlt	sp, r3, sp, lsl #2
   1c734:	svchi	0x00f0e8bd
   1c738:			; <UNDEFINED> instruction: 0x46424653
   1c73c:			; <UNDEFINED> instruction: 0x46204639
   1c740:	mcr2	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   1c744:	stmdami	r9, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1c748:			; <UNDEFINED> instruction: 0xf0014478
   1c74c:			; <UNDEFINED> instruction: 0xf7e9f90d
   1c750:	svclt	0x0000ee98
   1c754:	ldrdeq	sl, [r4], -r2
   1c758:	andeq	r0, r0, ip, lsr #7
   1c75c:	andeq	sl, r4, r6, asr #5
   1c760:	andeq	r0, r0, r4, lsr #8
   1c764:	ldrdeq	fp, [r2], -r0
   1c768:	andeq	sl, r4, lr, lsl r2
   1c76c:	andeq	fp, r2, r4, asr #2
   1c770:	mvnsmi	lr, #737280	; 0xb4000
   1c774:	blmi	1aedf8c <full_module_path@@Base+0x1a74a24>
   1c778:	stclmi	6, cr4, [fp, #-56]!	; 0xffffffc8
   1c77c:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
   1c780:	bcs	37cf0 <fchmod@plt+0x31134>
   1c784:	stccs	0, cr13, [r0], {81}	; 0x51
   1c788:	strtmi	sp, [r0], -r5, rrx
   1c78c:	ldmda	r4, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c790:	stmdacs	r1, {r0, r1, r5, fp, ip, sp, lr}
   1c794:	rsble	r4, ip, r7, lsl #12
   1c798:	subsle	r2, pc, pc, lsr #22
   1c79c:			; <UNDEFINED> instruction: 0xf8554b63
   1c7a0:			; <UNDEFINED> instruction: 0xf8d88003
   1c7a4:	mrane	r3, r8, acc0
   1c7a8:			; <UNDEFINED> instruction: 0xf5b2183a
   1c7ac:	subsle	r5, r8, #128, 30	; 0x200
   1c7b0:			; <UNDEFINED> instruction: 0xf8554a5f
   1c7b4:	blcs	407c4 <fchmod@plt+0x39c08>
   1c7b8:	eorcs	sp, pc, #120, 2
   1c7bc:	andeq	pc, r0, r8, asr #17
   1c7c0:	andcs	pc, r3, r9, lsl #16
   1c7c4:	strbmi	r1, [r8], #-3194	; 0xfffff386
   1c7c8:			; <UNDEFINED> instruction: 0xf7e94621
   1c7cc:	cdpcs	14, 0, cr14, cr0, cr0, {0}
   1c7d0:	addhi	pc, r2, r0
   1c7d4:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
   1c7d8:			; <UNDEFINED> instruction: 0x210c659e
   1c7dc:			; <UNDEFINED> instruction: 0xf7ff4648
   1c7e0:	blmi	159bb3c <full_module_path@@Base+0x15225d4>
   1c7e4:	cfldrsvs	mvf4, [fp, #-492]	; 0xfffffe14
   1c7e8:	andeq	pc, r0, r8, asr #17
   1c7ec:	blmi	1508da0 <full_module_path@@Base+0x148f838>
   1c7f0:	ldmdavs	r3, {r1, r3, r5, r6, r7, fp, ip, lr}
   1c7f4:	svclt	0x003c4298
   1c7f8:			; <UNDEFINED> instruction: 0x46036010
   1c7fc:	andeq	lr, r3, r9, lsl #22
   1c800:	ldc2	7, cr15, [lr], {255}	; 0xff
   1c804:	stmiapl	fp!, {r1, r2, r3, r6, r8, r9, fp, lr}^
   1c808:	blmi	13b4870 <full_module_path@@Base+0x133b308>
   1c80c:			; <UNDEFINED> instruction: 0xf9b358eb
   1c810:	blcs	28830 <fchmod@plt+0x21c74>
   1c814:	movwcs	fp, #4052	; 0xfd4
   1c818:	cdpcs	3, 0, cr2, cr0, cr1, {0}
   1c81c:	movwcs	fp, #3864	; 0xf18
   1c820:	cmnle	r5, r0, lsl #22
   1c824:	pop	{r0, sp}
   1c828:	bmi	107d810 <full_module_path@@Base+0x10042a8>
   1c82c:	ldrbvs	r2, [r9, #-257]	; 0xfffffeff
   1c830:	mvnsvc	pc, r0, asr #12
   1c834:	andls	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   1c838:			; <UNDEFINED> instruction: 0xf7e94648
   1c83c:	stmdacs	r0, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
   1c840:	strbmi	sp, [r8], -r0, rrx
   1c844:	svc	0x00b8f7e9
   1c848:			; <UNDEFINED> instruction: 0xf8554b38
   1c84c:			; <UNDEFINED> instruction: 0xf8c88003
   1c850:	stccs	0, cr0, [r0], {-0}
   1c854:	mulcs	r0, r9, r1
   1c858:	mvnshi	lr, #12386304	; 0xbd0000
   1c85c:	svcpl	0x0080f5b0
   1c860:			; <UNDEFINED> instruction: 0xf7e9d30b
   1c864:	eorcs	lr, r4, #840	; 0x348
   1c868:	andcs	r4, r0, r3, lsl #12
   1c86c:	pop	{r1, r3, r4, sp, lr}
   1c870:	blcs	bbd858 <full_module_path@@Base+0xb442f0>
   1c874:	blcs	c1090c <full_module_path@@Base+0xb973a4>
   1c878:	stmdblt	r6!, {r4, r7, r8, ip, lr, pc}
   1c87c:			; <UNDEFINED> instruction: 0xf7e94620
   1c880:	stmdacs	r0, {r1, r6, r9, sl, fp, sp, lr, pc}
   1c884:			; <UNDEFINED> instruction: 0xf8dfd1e7
   1c888:	vst4.<illegal width 64>	{d28-d31}, [pc], r0
   1c88c:	stmdami	r8!, {r7, r8, r9, ip, lr}
   1c890:	ldrbtmi	r1, [ip], #3194	; 0xc7a
   1c894:			; <UNDEFINED> instruction: 0xf8cc4621
   1c898:			; <UNDEFINED> instruction: 0xf8556058
   1c89c:	strbmi	r9, [r8], -r0
   1c8a0:	cdp	7, 8, cr15, cr0, cr9, {7}
   1c8a4:			; <UNDEFINED> instruction: 0xf8554b21
   1c8a8:	ldr	r8, [r6, r3]
   1c8ac:	andeq	lr, r3, #9216	; 0x2400
   1c8b0:	stccs	8, cr15, [r1], {18}
   1c8b4:	svclt	0x00082a2f
   1c8b8:			; <UNDEFINED> instruction: 0xf47f4618
   1c8bc:			; <UNDEFINED> instruction: 0xe781af7e
   1c8c0:	vaddne.f32	s8, s6, s5
   1c8c4:	svclt	0x0018447a
   1c8c8:	ldcvs	3, cr2, [r2, #4]
   1c8cc:	svclt	0x00082a00
   1c8d0:	blcs	254dc <fchmod@plt+0x1e920>
   1c8d4:	strb	sp, [r1, -r6, lsr #3]!
   1c8d8:			; <UNDEFINED> instruction: 0xf7e94648
   1c8dc:	stmdacs	r0, {r2, r4, r9, sl, fp, sp, lr, pc}
   1c8e0:	svcge	0x0078f43f
   1c8e4:	ldrdcc	pc, [r0], -r8
   1c8e8:			; <UNDEFINED> instruction: 0xf8094630
   1c8ec:	ldr	r6, [lr, r3]!
   1c8f0:	blx	fea5a8c6 <full_module_path@@Base+0xfe9e135e>
   1c8f4:			; <UNDEFINED> instruction: 0x464b4916
   1c8f8:			; <UNDEFINED> instruction: 0x46024479
   1c8fc:			; <UNDEFINED> instruction: 0xf0052002
   1c900:			; <UNDEFINED> instruction: 0xe78ffc7b
   1c904:	svc	0x0080f7e9
   1c908:	ldrbtmi	r4, [sl], #-2578	; 0xfffff5ee
   1c90c:	andcs	r6, r3, r1, lsl #16
   1c910:			; <UNDEFINED> instruction: 0xf8bef005
   1c914:	vmul.i8	d20, d0, d0
   1c918:	andcs	r4, r3, r5, asr #5
   1c91c:			; <UNDEFINED> instruction: 0xf7fa4479
   1c920:	svclt	0x0000feef
   1c924:	andeq	r8, r5, r0, lsr #26
   1c928:	andeq	sl, r4, r6, asr #3
   1c92c:	andeq	r0, r0, r0, asr r5
   1c930:	andeq	r0, r0, r0, asr r6
   1c934:	andeq	r8, r5, r6, asr #25
   1c938:			; <UNDEFINED> instruction: 0x00058cb8
   1c93c:	muleq	r0, r4, r4
   1c940:	andeq	r0, r0, r8, ror #6
   1c944:	andeq	r0, r0, r0, lsl #11
   1c948:	andeq	r8, r5, sl, lsl #24
   1c94c:	ldrdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   1c950:	andeq	sl, r2, r4, asr #31
   1c954:	muleq	r2, lr, pc	; <UNPREDICTABLE>
   1c958:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   1c95c:			; <UNDEFINED> instruction: 0x4604b5f8
   1c960:	ldrmi	r7, [r5], -r3, lsl #16
   1c964:	blcs	bf01d8 <full_module_path@@Base+0xb76c70>
   1c968:	eorle	r4, r4, lr, ror r4
   1c96c:	svc	0x0024f7e9
   1c970:	ldmpl	r3!, {r0, r3, r4, r8, r9, fp, lr}^
   1c974:			; <UNDEFINED> instruction: 0xf107681f
   1c978:	bl	1f984 <fchmod@plt+0x18dc8>
   1c97c:			; <UNDEFINED> instruction: 0xf5b3030c
   1c980:	eorle	r5, r3, #128, 30	; 0x200
   1c984:	vmovne	d5, r4, r2
   1c988:	strtcs	r4, [pc], #-1569	; 1c990 <fchmod@plt+0x15dd4>
   1c98c:	bl	1b2d6c <full_module_path@@Base+0x139804>
   1c990:	ldrbpl	r0, [r4, #12]!
   1c994:	ldc	7, cr15, [sl, #-932]	; 0xfffffc5c
   1c998:			; <UNDEFINED> instruction: 0xf7e94630
   1c99c:	strmi	lr, [r4], -ip, ror #26
   1c9a0:	movwcs	fp, #384	; 0x180
   1c9a4:	strdcs	r5, [ip, -r3]
   1c9a8:			; <UNDEFINED> instruction: 0xf7ff4620
   1c9ac:	smlattlt	r5, pc, fp, pc	; <UNPREDICTABLE>
   1c9b0:	strtmi	r6, [r0], -r8, lsr #32
   1c9b4:	stmdbcs	r0, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   1c9b8:			; <UNDEFINED> instruction: 0xf7e9d0f5
   1c9bc:			; <UNDEFINED> instruction: 0x4604ed5c
   1c9c0:	mvnsle	r2, r0, lsl #16
   1c9c4:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   1c9c8:			; <UNDEFINED> instruction: 0xffcef000
   1c9cc:	strtmi	r2, [r0], -r0, lsl #8
   1c9d0:	svclt	0x0000bdf8
   1c9d4:	ldrdeq	r9, [r4], -ip
   1c9d8:	andeq	r0, r0, r0, asr r5
   1c9dc:	andeq	r0, r0, r0, asr r6
   1c9e0:	andeq	sl, r2, lr, lsl #30
   1c9e4:	ldrblt	r4, [r0, #2856]!	; 0xb28
   1c9e8:			; <UNDEFINED> instruction: 0x4605447b
   1c9ec:	ldclvs	14, cr4, [r8, #156]	; 0x9c
   1c9f0:	ldrbtmi	fp, [lr], #-135	; 0xffffff79
   1c9f4:			; <UNDEFINED> instruction: 0xf7e9b108
   1c9f8:	stmdavc	fp!, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}
   1c9fc:	eorsle	r2, sl, pc, lsr #22
   1ca00:	blmi	92f294 <full_module_path@@Base+0x8b5d2c>
   1ca04:	ldmpl	r3!, {r1, r4, r5, r7, fp, ip, lr}^
   1ca08:	ldmne	r7, {r1, r4, fp, sp, lr}^
   1ca0c:			; <UNDEFINED> instruction: 0x463c5cd2
   1ca10:	tstle	r3, pc, lsr #20
   1ca14:	svccs	0x0001f814
   1ca18:	rscsle	r2, fp, pc, lsr #20
   1ca1c:	blmi	7cb1ac <full_module_path@@Base+0x751c44>
   1ca20:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1ca24:	ble	7a6a2c <full_module_path@@Base+0x72d4c4>
   1ca28:	ldrbtmi	r4, [sl], #-2588	; 0xfffff5e4
   1ca2c:			; <UNDEFINED> instruction: 0x46944610
   1ca30:			; <UNDEFINED> instruction: 0x463b4e1b
   1ca34:	tstcs	r1, r4, lsl #4
   1ca38:	ldrbtmi	r4, [lr], #-2586	; 0xfffff5e6
   1ca3c:			; <UNDEFINED> instruction: 0xf1069003
   1ca40:	ldrbtmi	r0, [sl], #-92	; 0xffffffa4
   1ca44:			; <UNDEFINED> instruction: 0x5c01e9cd
   1ca48:			; <UNDEFINED> instruction: 0xf7e99400
   1ca4c:	stmdacs	r0, {r1, r2, r9, sl, fp, sp, lr, pc}
   1ca50:			; <UNDEFINED> instruction: 0x6df0db15
   1ca54:	ldcllt	0, cr11, [r0, #28]!
   1ca58:			; <UNDEFINED> instruction: 0x4c134b0f
   1ca5c:	ldrbtmi	r5, [ip], #-2291	; 0xfffff70d
   1ca60:	stmdacs	r0, {r3, r4, fp, sp, lr}
   1ca64:			; <UNDEFINED> instruction: 0xf01cdbe0
   1ca68:	bmi	45b024 <full_module_path@@Base+0x3e1abc>
   1ca6c:	ldrdgt	pc, [r0], #-143	; 0xffffff71
   1ca70:	ldrbtmi	r4, [ip], #1146	; 0x47a
   1ca74:	stcmi	7, cr14, [pc], {220}	; 0xdc
   1ca78:			; <UNDEFINED> instruction: 0x4627447c
   1ca7c:	stmdami	lr, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   1ca80:			; <UNDEFINED> instruction: 0xf0004478
   1ca84:	svclt	0x0000ff71
   1ca88:			; <UNDEFINED> instruction: 0x00058ab4
   1ca8c:	andeq	r9, r4, r2, asr pc
   1ca90:	muleq	r0, r4, r4
   1ca94:	andeq	r0, r0, r0, asr r6
   1ca98:	andeq	r0, r0, r4, lsr #7
   1ca9c:			; <UNDEFINED> instruction: 0x000338ba
   1caa0:	andeq	r8, r5, r2, ror #20
   1caa4:	andeq	sl, r2, sl, lsr #29
   1caa8:	andeq	r2, r3, sl, lsr #18
   1caac:	strdeq	r3, [r3], -r8
   1cab0:	andeq	sl, r2, r2, ror lr
   1cab4:	andeq	r3, r3, ip, ror #16
   1cab8:	andeq	sl, r2, ip, ror lr
   1cabc:	svcmi	0x00f0e92d
   1cac0:	cfstr32pl	mvfx15, [r2, #-692]	; 0xfffffd4c
   1cac4:			; <UNDEFINED> instruction: 0xb0834eb8
   1cac8:			; <UNDEFINED> instruction: 0x46144db8
   1cacc:	strls	r4, [r4], #-1150	; 0xfffffb82
   1cad0:	ldrmi	r2, [ip], -r0, lsl #4
   1cad4:			; <UNDEFINED> instruction: 0xf50d5975
   1cad8:	strmi	r5, [r9], r2, lsl #6
   1cadc:	movwcc	r4, #17937	; 0x4611
   1cae0:	andsvs	r6, sp, sp, lsr #16
   1cae4:	streq	pc, [r0, #-79]	; 0xffffffb1
   1cae8:			; <UNDEFINED> instruction: 0xf0044680
   1caec:			; <UNDEFINED> instruction: 0xf8dffb69
   1caf0:	ldrbtmi	sl, [sl], #704	; 0x2c0
   1caf4:	vmull.p8	<illegal reg q8.5>, d0, d5
   1caf8:	blls	13cfdc <full_module_path@@Base+0xc3a74>
   1cafc:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   1cb00:	blmi	feb3cdd8 <full_module_path@@Base+0xfeac3870>
   1cb04:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1cb08:	blcs	36b7c <fchmod@plt+0x2ffc0>
   1cb0c:	movwcs	sp, #383	; 0x17f
   1cb10:	stmib	sp, {sl, sp}^
   1cb14:			; <UNDEFINED> instruction: 0xf10d3402
   1cb18:	strcs	r0, [r0], -r4, lsl #23
   1cb1c:	and	r2, r4, r0, lsl #14
   1cb20:	cdp	7, 7, cr15, cr2, cr9, {7}
   1cb24:	blcs	136b38 <full_module_path@@Base+0xbd5d0>
   1cb28:	vst4.8	{d29,d31,d33,d35}, [pc :64], r3
   1cb2c:	ldrbmi	r5, [r9], -r0, lsl #4
   1cb30:			; <UNDEFINED> instruction: 0xf7e94628
   1cb34:			; <UNDEFINED> instruction: 0x1e04ebd8
   1cb38:	ldrshtle	sp, [r1], -r2
   1cb3c:	strtmi	r9, [r2], -r4, lsl #16
   1cb40:			; <UNDEFINED> instruction: 0xf7ff4659
   1cb44:	stmdacs	r0, {r0, r2, r4, r6, r7, fp, ip, sp, lr, pc}
   1cb48:	ldmdbne	r6!, {r0, r3, r6, r8, r9, fp, ip, lr, pc}
   1cb4c:	strbvc	lr, [r4, r7, asr #22]!
   1cb50:	strmi	lr, [r4], -fp, ror #15
   1cb54:	ldrmi	r4, [r9], r0, asr #12
   1cb58:			; <UNDEFINED> instruction: 0xff44f7ff
   1cb5c:			; <UNDEFINED> instruction: 0x46494a96
   1cb60:			; <UNDEFINED> instruction: 0x4603447a
   1cb64:			; <UNDEFINED> instruction: 0xf0042001
   1cb68:	qadd8mi	pc, r8, r3	; <UNPREDICTABLE>
   1cb6c:	svc	0x00e6f7e9
   1cb70:			; <UNDEFINED> instruction: 0xf7e99804
   1cb74:			; <UNDEFINED> instruction: 0xf04fefe4
   1cb78:			; <UNDEFINED> instruction: 0xf8c430ff
   1cb7c:	stmibmi	pc, {ip, pc}	; <UNPREDICTABLE>
   1cb80:	movwpl	pc, #9485	; 0x250d	; <UNPREDICTABLE>
   1cb84:	movwcc	r4, #19081	; 0x4a89
   1cb88:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1cb8c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   1cb90:			; <UNDEFINED> instruction: 0xf0404051
   1cb94:			; <UNDEFINED> instruction: 0xf50d8106
   1cb98:	andlt	r5, r3, r2, lsl #26
   1cb9c:	svchi	0x00f0e8bd
   1cba0:			; <UNDEFINED> instruction: 0xf7e94628
   1cba4:	stmdacs	r0, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1cba8:	adchi	pc, r7, r0, asr #5
   1cbac:	movwcs	lr, #10717	; 0x29dd
   1cbb0:	bl	1ded610 <full_module_path@@Base+0x1d740a8>
   1cbb4:	vsubw.s8	q8, q0, d3
   1cbb8:	stmdals	r4, {r0, r3, r7, pc}
   1cbbc:	svc	0x00bef7e9
   1cbc0:	vmlal.s8	q9, d0, d0
   1cbc4:	blmi	1fbcf58 <full_module_path@@Base+0x1f439f0>
   1cbc8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1cbcc:	stmdacs	r0, {r3, r4, fp, sp, lr}
   1cbd0:			; <UNDEFINED> instruction: 0x4649d0d5
   1cbd4:			; <UNDEFINED> instruction: 0xf0194640
   1cbd8:	strtmi	pc, [r0], -fp, asr #16
   1cbdc:			; <UNDEFINED> instruction: 0xf7e9e7cf
   1cbe0:			; <UNDEFINED> instruction: 0x4604ee14
   1cbe4:	stmdavs	r6!, {r3, r6, r9, sl, lr}
   1cbe8:	mrc2	7, 7, pc, cr12, cr15, {7}
   1cbec:			; <UNDEFINED> instruction: 0x46314a75
   1cbf0:			; <UNDEFINED> instruction: 0x4603447a
   1cbf4:			; <UNDEFINED> instruction: 0xf0042001
   1cbf8:	strtmi	pc, [r8], -fp, asr #30
   1cbfc:	svc	0x009ef7e9
   1cc00:			; <UNDEFINED> instruction: 0xf7e99804
   1cc04:			; <UNDEFINED> instruction: 0xf04fef9c
   1cc08:	strdvs	r3, [r6], -pc	; <UNPREDICTABLE>
   1cc0c:	stcge	7, cr14, [r6], {183}	; 0xb7
   1cc10:	strtmi	r4, [r1], -r8, lsr #12
   1cc14:	stc2	0, cr15, [sl], #-16
   1cc18:	vmlal.s8	q9, d0, d0
   1cc1c:	ldmib	r4, {r2, r7, pc}^
   1cc20:	bcs	65858 <_dist_code@@Base+0x12cb0>
   1cc24:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
   1cc28:	svcge	0x0071f6ff
   1cc2c:	movwcs	lr, #2509	; 0x9cd
   1cc30:	stmdals	r4, {r8, r9, sp}
   1cc34:			; <UNDEFINED> instruction: 0xf0042200
   1cc38:	stmib	sp, {r0, r1, r4, r8, sl, fp, ip, sp, lr, pc}^
   1cc3c:	ldmib	sp, {r1, r8}^
   1cc40:	blcs	29c50 <fchmod@plt+0x23094>
   1cc44:	movweq	pc, #372	; 0x174	; <UNPREDICTABLE>
   1cc48:	svcge	0x0065f6bf
   1cc4c:	ldcl	7, cr15, [ip, #932]	; 0x3a4
   1cc50:	strbmi	r6, [r8], -r1, lsl #16
   1cc54:			; <UNDEFINED> instruction: 0xf7ff9105
   1cc58:	bmi	171c774 <full_module_path@@Base+0x16a320c>
   1cc5c:	ldrbtmi	r9, [sl], #-2309	; 0xfffff6fb
   1cc60:	andcs	r4, r4, r3, lsl #12
   1cc64:			; <UNDEFINED> instruction: 0xff14f004
   1cc68:			; <UNDEFINED> instruction: 0x4648e755
   1cc6c:			; <UNDEFINED> instruction: 0xf862f7ff
   1cc70:			; <UNDEFINED> instruction: 0xf7e9b128
   1cc74:	stmdavs	r7, {r1, r3, r6, r7, r8, sl, fp, sp, lr, pc}
   1cc78:	svccs	0x00024606
   1cc7c:	blmi	145121c <full_module_path@@Base+0x13d7cb4>
   1cc80:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1cc84:	tstlt	fp, fp, lsl r8
   1cc88:	streq	pc, [r0], #68	; 0x44
   1cc8c:	rscvc	pc, r0, #4, 8	; 0x4000000
   1cc90:	biccs	pc, r1, r0, asr #4
   1cc94:			; <UNDEFINED> instruction: 0xf0044648
   1cc98:			; <UNDEFINED> instruction: 0x1e03fa93
   1cc9c:			; <UNDEFINED> instruction: 0xf6bf9304
   1cca0:			; <UNDEFINED> instruction: 0xf7e9af30
   1cca4:			; <UNDEFINED> instruction: 0x4604edb2
   1cca8:	stmdavs	r6!, {r3, r6, r9, sl, lr}
   1ccac:	mrc2	7, 4, pc, cr10, cr15, {7}
   1ccb0:	ldrtmi	r4, [r1], -r6, asr #20
   1ccb4:			; <UNDEFINED> instruction: 0x4603447a
   1ccb8:			; <UNDEFINED> instruction: 0xf0042001
   1ccbc:	strtmi	pc, [r8], -r9, ror #29
   1ccc0:	svc	0x003cf7e9
   1ccc4:	rscscc	pc, pc, pc, asr #32
   1ccc8:	ldrb	r6, [r8, -r6, lsr #32]
   1cccc:	ldrtmi	r9, [r2], -r4, lsl #16
   1ccd0:			; <UNDEFINED> instruction: 0xf004463b
   1ccd4:	stmdacs	r0, {r0, r3, r8, r9, fp, ip, sp, lr, pc}
   1ccd8:	svcge	0x006ff6bf
   1ccdc:	ldc	7, cr15, [r4, #932]	; 0x3a4
   1cce0:	strbmi	r6, [r8], -r1, lsl #16
   1cce4:			; <UNDEFINED> instruction: 0xf7ff9102
   1cce8:	bmi	e9c6e4 <full_module_path@@Base+0xe2317c>
   1ccec:	ldrbtmi	r9, [sl], #-2306	; 0xfffff6fe
   1ccf0:	andcs	r4, r1, r3, lsl #12
   1ccf4:	cdp2	0, 12, cr15, cr12, cr4, {0}
   1ccf8:			; <UNDEFINED> instruction: 0xf7e9e75f
   1ccfc:	stmdavs	r1, {r1, r2, r7, r8, sl, fp, sp, lr, pc}
   1cd00:	tstls	r5, r0, asr #12
   1cd04:	mcr2	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   1cd08:	stmdbls	r5, {r1, r4, r5, r9, fp, lr}
   1cd0c:			; <UNDEFINED> instruction: 0x4603447a
   1cd10:			; <UNDEFINED> instruction: 0xf0042004
   1cd14:	ldmib	sp, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   1cd18:	addsmi	r2, r6, #134217728	; 0x8000000
   1cd1c:	movweq	lr, #15223	; 0x3b77
   1cd20:	svcge	0x004bf6bf
   1cd24:			; <UNDEFINED> instruction: 0xf7e9e7d2
   1cd28:	strcs	lr, [r0], #-3440	; 0xfffff290
   1cd2c:	strbmi	r6, [r0], -r1, lsl #16
   1cd30:			; <UNDEFINED> instruction: 0xf7ff9102
   1cd34:	bmi	a5c698 <full_module_path@@Base+0x9e3130>
   1cd38:	ldrbtmi	r9, [sl], #-2306	; 0xfffff6fe
   1cd3c:	andcs	r4, r4, r3, lsl #12
   1cd40:	cdp2	0, 10, cr15, cr6, cr4, {0}
   1cd44:	stmib	sp, {r8, r9, sp}^
   1cd48:	strbt	r3, [r4], r2, lsl #8
   1cd4c:			; <UNDEFINED> instruction: 0xf7ff4648
   1cd50:	bmi	8dc67c <full_module_path@@Base+0x863114>
   1cd54:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
   1cd58:	andcs	r4, r1, r3, lsl #12
   1cd5c:	cdp2	0, 9, cr15, cr8, cr4, {0}
   1cd60:	rscscc	pc, pc, pc, asr #32
   1cd64:	smladx	sl, r7, r0, r6
   1cd68:	stcl	7, cr15, [lr, #-932]	; 0xfffffc5c
   1cd6c:	strbmi	r4, [r0], -r4, lsl #12
   1cd70:			; <UNDEFINED> instruction: 0xf7ff6825
   1cd74:	bmi	6dc658 <full_module_path@@Base+0x6630f0>
   1cd78:			; <UNDEFINED> instruction: 0x4603447a
   1cd7c:	strtmi	r2, [r9], -r1
   1cd80:	cdp2	0, 8, cr15, cr6, cr4, {0}
   1cd84:	rscscc	pc, pc, pc, asr #32
   1cd88:	ldrbt	r6, [r8], r5, lsr #32
   1cd8c:	ldc	7, cr15, [ip, #-932]!	; 0xfffffc5c
   1cd90:	strbmi	r4, [r8], -r4, lsl #12
   1cd94:			; <UNDEFINED> instruction: 0xf7ff6825
   1cd98:	bmi	4dc634 <full_module_path@@Base+0x4630cc>
   1cd9c:			; <UNDEFINED> instruction: 0x4603447a
   1cda0:			; <UNDEFINED> instruction: 0xf7e9e7ec
   1cda4:	svclt	0x0000eb6e
   1cda8:	andeq	r9, r4, r8, ror lr
   1cdac:	andeq	r0, r0, ip, lsr #7
   1cdb0:	andeq	r9, r4, r2, asr lr
   1cdb4:	andeq	r0, r0, r4, asr r6
   1cdb8:	andeq	sl, r2, r0, asr #27
   1cdbc:			; <UNDEFINED> instruction: 0x00049dbc
   1cdc0:	andeq	r0, r0, ip, lsl #7
   1cdc4:	andeq	sl, r2, r4, lsr #26
   1cdc8:	andeq	r9, r2, sl, asr pc
   1cdcc:	ldrdeq	r9, [r2], -r4
   1cdd0:	andeq	sl, r2, sl, lsr ip
   1cdd4:	andeq	sl, r2, r0, asr #3
   1cdd8:	andeq	sl, r2, lr, asr #23
   1cddc:	andeq	r9, r2, r6, lsr #22
   1cde0:	andeq	r9, r2, r0, lsl fp
   1cde4:	andeq	sl, r2, r0, lsr r1
   1cde8:	ldrbmi	lr, [r0, sp, lsr #18]!
   1cdec:	strmi	r4, [ip], -r5, lsl #12
   1cdf0:			; <UNDEFINED> instruction: 0x46984617
   1cdf4:	stmdbeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1cdf8:	strtmi	r4, [r8], -r1, lsr #12
   1cdfc:	blx	13d8e14 <full_module_path@@Base+0x135f8ac>
   1ce00:			; <UNDEFINED> instruction: 0xf7e9b1a8
   1ce04:			; <UNDEFINED> instruction: 0xf8d0ed02
   1ce08:	strmi	sl, [r6], -r0
   1ce0c:	svceq	0x0012f1ba
   1ce10:			; <UNDEFINED> instruction: 0xf1bad00f
   1ce14:	qadd16mi	r0, r0, sl
   1ce18:			; <UNDEFINED> instruction: 0xf7fed107
   1ce1c:			; <UNDEFINED> instruction: 0xf8c6ff8b
   1ce20:	ldmdblt	r0, {sp, pc}
   1ce24:	stmdbeq	r1, {r0, r3, r4, r5, r7, r8, ip, sp, lr, pc}
   1ce28:			; <UNDEFINED> instruction: 0xf04fd1e6
   1ce2c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
   1ce30:	strdlt	r8, [pc, #112]	; 1cea8 <fchmod@plt+0x162ec>
   1ce34:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
   1ce38:	mulle	sp, pc, r2	; <UNPREDICTABLE>
   1ce3c:	ldrtmi	r4, [r9], -r3, asr #12
   1ce40:	rscscc	pc, pc, #79	; 0x4f
   1ce44:			; <UNDEFINED> instruction: 0xf7ff4628
   1ce48:	ldmdblt	r0, {r0, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}^
   1ce4c:			; <UNDEFINED> instruction: 0xf0044628
   1ce50:	andcs	pc, r1, r5, ror r8	; <UNPREDICTABLE>
   1ce54:			; <UNDEFINED> instruction: 0x87f0e8bd
   1ce58:			; <UNDEFINED> instruction: 0xf7fe2001
   1ce5c:	stmdacs	r0, {r0, r1, r2, r3, r5, r8, fp, ip, sp, lr, pc}
   1ce60:			; <UNDEFINED> instruction: 0xf06fd1ec
   1ce64:	strb	r0, [r2, r1]!
   1ce68:	strb	r4, [r7, r7, lsr #12]!
   1ce6c:	andeq	r8, r5, lr, lsl #15
   1ce70:	mvnsmi	lr, #737280	; 0xb4000
   1ce74:	strmi	r2, [r5], -pc, lsr #2
   1ce78:	ldc	7, cr15, [ip, #932]	; 0x3a4
   1ce7c:	blmi	b70734 <full_module_path@@Base+0xaf71cc>
   1ce80:	ldmpl	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   1ce84:	ldrdhi	pc, [r0], -r3
   1ce88:	suble	r2, r9, r0, lsl #16
   1ce8c:	mulcc	r0, r8, r8
   1ce90:	blcs	be3fa8 <full_module_path@@Base+0xb6aa40>
   1ce94:	stmdami	r8!, {r0, r2, r3, r5, r8, ip, lr, pc}
   1ce98:	orrpl	pc, r0, pc, asr #8
   1ce9c:	ldrbtmi	r4, [r8], #-1673	; 0xfffff977
   1cea0:	strbmi	r4, [r2], -r3, lsr #12
   1cea4:			; <UNDEFINED> instruction: 0xf8d8f7ff
   1cea8:	ble	dae3d0 <full_module_path@@Base+0xd34e68>
   1ceac:	ldmpl	r4!, {r0, r1, r5, r8, r9, fp, lr}^
   1ceb0:	bicslt	r6, r3, r3, lsr #16
   1ceb4:			; <UNDEFINED> instruction: 0x212f4e22
   1ceb8:	ldrbtmi	r2, [lr], #-1792	; 0xfffff900
   1cebc:			; <UNDEFINED> instruction: 0xf7e94630
   1cec0:			; <UNDEFINED> instruction: 0x4632ed7a
   1cec4:	tstcs	r6, r1, lsl #6
   1cec8:	strmi	r7, [r5], -r7
   1cecc:			; <UNDEFINED> instruction: 0xf7fc4620
   1ced0:	adcsmi	pc, r8, #10551296	; 0xa10000
   1ced4:			; <UNDEFINED> instruction: 0x212fdb21
   1ced8:	eorvc	r4, r9, fp, lsr r6
   1cedc:			; <UNDEFINED> instruction: 0x46204632
   1cee0:			; <UNDEFINED> instruction: 0xf7fc2106
   1cee4:	adcsmi	pc, r8, #9895936	; 0x970000
   1cee8:	ldmdami	r6, {r0, r1, r2, r4, r8, r9, fp, ip, lr, pc}
   1ceec:	pop	{r3, r4, r5, r6, sl, lr}
   1cef0:	ldmdami	r5, {r3, r4, r5, r6, r7, r8, r9, pc}
   1cef4:			; <UNDEFINED> instruction: 0xf5c71b67
   1cef8:	strtmi	r5, [r9], -r0, lsl #19
   1cefc:			; <UNDEFINED> instruction: 0x463a4478
   1cf00:	orrpl	pc, r0, #1325400064	; 0x4f000000
   1cf04:			; <UNDEFINED> instruction: 0xf7e94605
   1cf08:	ldmdbne	r8!, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}^
   1cf0c:	strtmi	r4, [r3], -r9, asr #12
   1cf10:			; <UNDEFINED> instruction: 0xf7ff4642
   1cf14:	strbmi	pc, [r8, #-2209]	; 0xfffff75f	; <UNPREDICTABLE>
   1cf18:	andcs	sp, r0, r8, asr #23
   1cf1c:	mvnshi	lr, #12386304	; 0xbd0000
   1cf20:	vst2.8	{d20-d21}, [pc], sl
   1cf24:	strtmi	r5, [ip], -r0, lsl #3
   1cf28:	ldrbtmi	r4, [r8], #-1673	; 0xfffff977
   1cf2c:	svclt	0x0000e7b8
   1cf30:	andeq	r9, r4, r4, asr #21
   1cf34:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1cf38:	andeq	r8, r5, r6, lsr #14
   1cf3c:	andeq	r0, r0, r4, asr #11
   1cf40:	andeq	r8, r5, sl, lsl #14
   1cf44:	ldrdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   1cf48:	andeq	r8, r5, r8, asr #13
   1cf4c:	muleq	r5, sl, r6
   1cf50:	bmi	26fb78 <full_module_path@@Base+0x1f6610>
   1cf54:	addmi	r4, r3, #2063597568	; 0x7b000000
   1cf58:	andle	r4, r1, sl, ror r4
   1cf5c:	ldrbmi	r2, [r0, -r1]!
   1cf60:	blmi	1cb40c <full_module_path@@Base+0x151ea4>
   1cf64:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1cf68:	blcs	bfafdc <full_module_path@@Base+0xb81a74>
   1cf6c:			; <UNDEFINED> instruction: 0x4608d0f6
   1cf70:	stmialt	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cf74:	andeq	r8, r5, r0, ror r6
   1cf78:	andeq	r9, r4, ip, ror #19
   1cf7c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1cf80:	rsble	r2, r0, r0, lsl #16
   1cf84:	mvnsmi	lr, sp, lsr #18
   1cf88:	stmdavc	r4, {r0, r1, r2, r9, sl, lr}
   1cf8c:	svclt	0x00182c00
   1cf90:	svclt	0x000c2c2f
   1cf94:	strcs	r2, [r0], -r1, lsl #12
   1cf98:	strmi	sp, [r8], r5, asr #32
   1cf9c:	strbmi	r7, [r0], -sp, lsl #16
   1cfa0:			; <UNDEFINED> instruction: 0xf7e9212f
   1cfa4:	lsllt	lr, r6, ip
   1cfa8:	eorsle	r2, pc, lr, lsr #26
   1cfac:	stmdavc	r5, {r0, r9, sl, ip, sp}^
   1cfb0:	svclt	0x00082d2f
   1cfb4:	tstle	r4, r3, asr #24
   1cfb8:			; <UNDEFINED> instruction: 0xf8134618
   1cfbc:	stccs	15, cr5, [pc, #-4]!	; 1cfc0 <fchmod@plt+0x16404>
   1cfc0:			; <UNDEFINED> instruction: 0xf100d0fa
   1cfc4:			; <UNDEFINED> instruction: 0x212f0801
   1cfc8:			; <UNDEFINED> instruction: 0xf7e94640
   1cfcc:	stmdacs	r0, {r1, sl, fp, sp, lr, pc}
   1cfd0:	stfcsd	f5, [lr, #-936]!	; 0xfffffc58
   1cfd4:			; <UNDEFINED> instruction: 0x212fd039
   1cfd8:			; <UNDEFINED> instruction: 0xf7e94638
   1cfdc:			; <UNDEFINED> instruction: 0xb198ebfa
   1cfe0:	andsle	r2, r6, lr, lsr #24
   1cfe4:	stmdavc	r4, {r0, r9, sl, ip, sp}^
   1cfe8:	svclt	0x00082c2f
   1cfec:	tstle	r4, r3, asr #24
   1cff0:			; <UNDEFINED> instruction: 0xf8134618
   1cff4:	stccs	15, cr4, [pc], #-4	; 1cff8 <fchmod@plt+0x1643c>
   1cff8:	mcrrne	0, 15, sp, r7, cr10
   1cffc:	ldrtmi	r2, [r8], -pc, lsr #2
   1d000:	bl	ff9dafac <full_module_path@@Base+0xff961a44>
   1d004:	mvnle	r2, r0, lsl #16
   1d008:	eorle	r2, r8, lr, lsr #24
   1d00c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   1d010:	ldmdavc	fp!, {r4, r5, r6, r7, r8, pc}^
   1d014:	rscle	r2, r6, pc, lsr #22
   1d018:	mvnle	r2, lr, lsr #22
   1d01c:	blcs	bfb310 <full_module_path@@Base+0xb81da8>
   1d020:	mvfccdz	f5, f0
   1d024:	ldrdcs	sp, [r1], -pc	; <UNPREDICTABLE>
   1d028:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1d02c:	mulcc	r1, r8, r8
   1d030:	adcsle	r2, ip, pc, lsr #22
   1d034:			; <UNDEFINED> instruction: 0xd1b92b2e
   1d038:	mulcc	r2, r8, r8
   1d03c:	svclt	0x00082b2f
   1d040:			; <UNDEFINED> instruction: 0xd1b32600
   1d044:			; <UNDEFINED> instruction: 0x2001e7b3
   1d048:			; <UNDEFINED> instruction: 0xf8984770
   1d04c:	blcs	ba9058 <full_module_path@@Base+0xb2faf0>
   1d050:			; <UNDEFINED> instruction: 0xf898d1c1
   1d054:	blcs	29064 <fchmod@plt+0x224a8>
   1d058:	strcs	fp, [r0], -r8, lsl #30
   1d05c:	ldmdavc	fp!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   1d060:	bicsle	r2, r3, lr, lsr #22
   1d064:	blcs	3b358 <fchmod@plt+0x3479c>
   1d068:	fltccdm	f1, sp
   1d06c:	svclt	0x0000e7ce
   1d070:	addlt	fp, r2, r0, lsl r5
   1d074:	andls	r4, r1, ip, lsl #24
   1d078:			; <UNDEFINED> instruction: 0xf7e9a801
   1d07c:	ldrbtmi	lr, [ip], #-2874	; 0xfffff4c6
   1d080:	bmi	2aa208 <full_module_path@@Base+0x230ca0>
   1d084:	ldrbtmi	r2, [sl], #-455	; 0xfffffe39
   1d088:	strtmi	r4, [r0], -r3, lsl #12
   1d08c:	bl	adb038 <full_module_path@@Base+0xa61ad0>
   1d090:	tstcs	sl, r0, lsr #12
   1d094:	bl	fe75b040 <full_module_path@@Base+0xfe6e1ad8>
   1d098:	movwcs	fp, #264	; 0x108
   1d09c:	stmdami	r4, {r0, r1, ip, sp, lr}
   1d0a0:	rsbcc	r4, r0, r8, ror r4
   1d0a4:	ldclt	0, cr11, [r0, #-8]
   1d0a8:	andeq	r8, r5, lr, lsl r4
   1d0ac:			; <UNDEFINED> instruction: 0x0002a8b2
   1d0b0:	strdeq	r8, [r5], -ip
   1d0b4:	addmi	fp, r2, #48, 8	; 0x30000000
   1d0b8:	ldcmi	12, cr4, [r5, #-80]	; 0xffffffb0
   1d0bc:	stmdbpl	r5!, {r2, r3, r4, r5, r6, sl, lr}^
   1d0c0:	stcle	8, cr6, [r9, #-176]	; 0xffffff50
   1d0c4:	ldcle	12, cr2, [sp, #-0]
   1d0c8:			; <UNDEFINED> instruction: 0xf04f1903
   1d0cc:	addsmi	r3, r3, #255	; 0xff
   1d0d0:	andcs	fp, r0, r8, lsr #31
   1d0d4:			; <UNDEFINED> instruction: 0x4770bc30
   1d0d8:			; <UNDEFINED> instruction: 0x2c00da0a
   1d0dc:	ldrdcs	fp, [r1], -r8
   1d0e0:	strtmi	sp, [r2], #-3576	; 0xfffff208
   1d0e4:	lfmlt	f4, 4, [r0], #-520	; 0xfffffdf8
   1d0e8:	andcs	fp, r0, ip, lsr #31
   1d0ec:	ldrbmi	r2, [r0, -r1]!
   1d0f0:	svclt	0x00a82c00
   1d0f4:	ble	ffb650fc <full_module_path@@Base+0xffaebb94>
   1d0f8:	stmdale	r3, {r0, r1, r3, r7, r9, lr}
   1d0fc:	andcs	fp, r1, r4, lsr pc
   1d100:	strb	r2, [r7, r0]!
   1d104:	rscscc	pc, pc, pc, asr #32
   1d108:			; <UNDEFINED> instruction: 0x4770bc30
   1d10c:	andeq	r9, r4, r8, lsl #17
   1d110:	andeq	r0, r0, r0, lsl r3
   1d114:	svcmi	0x00f0e92d
   1d118:	addlt	r4, r5, r7, lsl r6
   1d11c:	adds	fp, r5, r9, lsl r9
   1d120:			; <UNDEFINED> instruction: 0xf0003901
   1d124:			; <UNDEFINED> instruction: 0x46068093
   1d128:	blcc	9b170 <full_module_path@@Base+0x21c08>
   1d12c:	rscsle	r2, r7, lr, lsr #22
   1d130:	vmls.i8	d18, d0, d1
   1d134:	cdpne	0, 4, cr8, cr11, cr11, {4}
   1d138:	ldclpl	8, cr1, [r2], #976	; 0x3d0
   1d13c:	svclt	0x001e2a7e
   1d140:			; <UNDEFINED> instruction: 0xf04f1874
   1d144:			; <UNDEFINED> instruction: 0xf8c70800
   1d148:	subsle	r8, sp, r0
   1d14c:	movweq	pc, #4104	; 0x1008	; <UNPREDICTABLE>
   1d150:	blmi	1101d5c <full_module_path@@Base+0x10887f4>
   1d154:	ldrdls	pc, [ip, -pc]
   1d158:			; <UNDEFINED> instruction: 0xf8df447b
   1d15c:	movwls	sl, #8460	; 0x210c
   1d160:	blmi	10ae54c <full_module_path@@Base+0x1034fe4>
   1d164:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
   1d168:	and	r9, r1, r3, lsl #6
   1d16c:	strhle	r4, [r7], #-36	; 0xffffffdc
   1d170:			; <UNDEFINED> instruction: 0xf8144625
   1d174:	blcs	bac580 <full_module_path@@Base+0xb33018>
   1d178:	adcsmi	sp, r4, #248, 2	; 0x3e
   1d17c:	bl	fe951284 <full_module_path@@Base+0xfe8d7d1c>
   1d180:	bl	fe85fda0 <full_module_path@@Base+0xfe7e6838>
   1d184:			; <UNDEFINED> instruction: 0xf1b8080b
   1d188:	suble	r0, r6, r4, lsl #30
   1d18c:	svceq	0x0005f1b8
   1d190:	blls	911f8 <full_module_path@@Base+0x17c90>
   1d194:	svceq	0x0002f1b8
   1d198:	movwcs	fp, #4052	; 0xfd4
   1d19c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   1d1a0:	suble	r2, sp, r0, lsl #22
   1d1a4:	blcs	1fbb338 <full_module_path@@Base+0x1f41dd0>
   1d1a8:			; <UNDEFINED> instruction: 0xf7e9d112
   1d1ac:	stmiavc	r2!, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
   1d1b0:			; <UNDEFINED> instruction: 0xf8336803
   1d1b4:	ldreq	r3, [r8, #-18]	; 0xffffffee
   1d1b8:			; <UNDEFINED> instruction: 0xf1bbd50a
   1d1bc:	ldcle	15, cr0, [pc, #-4]	; 1d1c0 <fchmod@plt+0x16604>
   1d1c0:			; <UNDEFINED> instruction: 0xe7d54659
   1d1c4:	strtmi	r9, [r8], -r2, lsl #18
   1d1c8:	stmda	r0!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d1cc:	rscsle	r2, r4, r0, lsl #16
   1d1d0:	andhi	pc, r0, r7, asr #17
   1d1d4:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1d1d8:	svceq	0x0000f1b8
   1d1dc:			; <UNDEFINED> instruction: 0xf7e9dd2e
   1d1e0:	vnmulne.f32	s29, s21, s16
   1d1e4:	and	r6, r1, r0, lsl #16
   1d1e8:	vstmdble	r7!, {d2-d1}
   1d1ec:	svccc	0x0001f812
   1d1f0:	andsne	pc, r3, r0, lsr r8	; <UNPREDICTABLE>
   1d1f4:	strtmi	r4, [fp], #-979	; 0xfffffc2d
   1d1f8:	strbmi	r0, [r3], #-1289	; 0xfffffaf7
   1d1fc:			; <UNDEFINED> instruction: 0x46a1d4f4
   1d200:	andlt	r4, r5, r8, asr #12
   1d204:	svchi	0x00f0e8bd
   1d208:	stmdbcs	r1, {r0, r3, r4, r9, sl, lr}
   1d20c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d210:	eorle	r6, r1, fp, lsr r0
   1d214:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1d218:			; <UNDEFINED> instruction: 0x4651e798
   1d21c:			; <UNDEFINED> instruction: 0xf7e94628
   1d220:	stmdacs	r0, {r1, r2, r4, r5, fp, sp, lr, pc}
   1d224:	stmdbls	r3, {r0, r3, r6, r7, ip, lr, pc}
   1d228:			; <UNDEFINED> instruction: 0xf7e94628
   1d22c:	stmdacs	r0, {r4, r5, fp, sp, lr, pc}
   1d230:			; <UNDEFINED> instruction: 0xf8c7d0c3
   1d234:			; <UNDEFINED> instruction: 0xf04f8000
   1d238:	ldrb	r0, [r0, r3, lsl #16]
   1d23c:	ldr	r4, [ip, r1, lsr #13]!
   1d240:	svceq	0x0001f1b8
   1d244:	andhi	pc, r0, r7, asr #17
   1d248:	ldrb	sp, [r8, r4, asr #3]
   1d24c:	ldrdls	pc, [r0], -pc	; <UNPREDICTABLE>
   1d250:	eorsvs	r2, fp, r0, lsl #6
   1d254:			; <UNDEFINED> instruction: 0xe7d344f9
   1d258:			; <UNDEFINED> instruction: 0x9018f8df
   1d25c:			; <UNDEFINED> instruction: 0xe7cf44f9
   1d260:	strdeq	sl, [r2], -ip
   1d264:	andeq	r3, r3, r4, lsl #3
   1d268:	andeq	sl, r2, r8, ror #15
   1d26c:	andeq	sl, r2, sl, ror #15
   1d270:	muleq	r3, r0, r0
   1d274:	andeq	r3, r3, r8, lsl #1
   1d278:	svcmi	0x00f0e92d
   1d27c:	vst3.32			; <UNDEFINED> instruction: 0xf483fab3
   1d280:			; <UNDEFINED> instruction: 0xf5ad4f42
   1d284:	cdpmi	13, 4, cr4, cr2, cr0, {4}
   1d288:	ldrbtmi	fp, [pc], #-137	; 1d290 <fchmod@plt+0x166d4>
   1d28c:			; <UNDEFINED> instruction: 0xf50d0964
   1d290:	stmdbcs	r0, {r7, r8, sl, lr}
   1d294:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   1d298:	ldrcc	r5, [ip, #-2494]	; 0xfffff642
   1d29c:	eorvs	r6, lr, r6, lsr r8
   1d2a0:	streq	pc, [r0], -pc, asr #32
   1d2a4:	stfcsd	f1, [r0], {2}
   1d2a8:	stfged	f5, [r7, #-356]	; 0xfffffe9c
   1d2ac:	strls	r4, [r5, #-1569]	; 0xfffff9df
   1d2b0:	strls	sl, [r3], #-3078	; 0xfffff3fa
   1d2b4:	addsmi	r3, r9, #1073741824	; 0x40000000
   1d2b8:	strmi	lr, [r1, #-2639]	; 0xfffff5b1
   1d2bc:	svcpl	0x0004f844
   1d2c0:			; <UNDEFINED> instruction: 0xf04fd3f8
   1d2c4:	vmlane.f32	s1, s2, s0
   1d2c8:	ldrdls	r4, [r1, -r3]
   1d2cc:	tstls	r4, r1, asr lr
   1d2d0:			; <UNDEFINED> instruction: 0xf10a9901
   1d2d4:	ldrbmi	r0, [sp], -r1, lsl #20
   1d2d8:			; <UNDEFINED> instruction: 0xc010f8dd
   1d2dc:	blmi	2d7c20 <full_module_path@@Base+0x25e6b8>
   1d2e0:			; <UNDEFINED> instruction: 0xf8119f03
   1d2e4:			; <UNDEFINED> instruction: 0xf5088f01
   1d2e8:	smlabbls	r1, r0, r9, r3
   1d2ec:			; <UNDEFINED> instruction: 0x46604659
   1d2f0:	svcmi	0x0001f81c
   1d2f4:			; <UNDEFINED> instruction: 0xf857462e
   1d2f8:	bl	fea34f10 <full_module_path@@Base+0xfe9bb9a8>
   1d2fc:			; <UNDEFINED> instruction: 0xf1be0e04
   1d300:	andle	r0, r5, r0, lsl #30
   1d304:			; <UNDEFINED> instruction: 0xf5cebfb4
   1d308:			; <UNDEFINED> instruction: 0xf50e3e80
   1d30c:	ldrbtmi	r3, [r6], #-3712	; 0xfffff180
   1d310:			; <UNDEFINED> instruction: 0xf100428d
   1d314:	svclt	0x002a0002
   1d318:	strcc	pc, [r0], #1284	; 0x504
   1d31c:	tsteq	r5, r9, lsl #22
   1d320:	bne	fe02374c <full_module_path@@Base+0xfdfaa1e4>
   1d324:	svclt	0x002842b1
   1d328:	addmi	r4, r3, #51380224	; 0x3100000
   1d32c:	ldmle	lr, {r0, r3, r4, r5, sp, lr}^
   1d330:	strmi	r9, [sl, #2306]	; 0x902
   1d334:	bls	19226c <full_module_path@@Base+0x118d04>
   1d338:			; <UNDEFINED> instruction: 0xf8523b01
   1d33c:	ldmdbmi	r5, {r0, r1, r5}
   1d340:	orrmi	pc, r0, #54525952	; 0x3400000
   1d344:	tstcc	ip, #73728	; 0x12000
   1d348:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1d34c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   1d350:	tstle	r9, r1, asr r0
   1d354:	cfstr32mi	mvfx15, [r0, #52]	; 0x34
   1d358:	pop	{r0, r3, ip, sp, pc}
   1d35c:	ldmdblt	r1, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d360:	ldrmi	fp, [r0], -r3, lsl #3
   1d364:	stcls	3, cr9, [r2, #-8]
   1d368:	tstcs	r0, r2, asr #28
   1d36c:	movwcc	r4, #9747	; 0x2613
   1d370:			; <UNDEFINED> instruction: 0xf8121a1b
   1d374:	addsmi	r4, sp, #1, 30
   1d378:	ldmle	r7!, {r0, r5, sl, lr}^
   1d37c:	bl	83f8c <full_module_path@@Base+0xaa24>
   1d380:	ldrb	r4, [ip, r3]
   1d384:	ldrb	r9, [r9, r2, lsl #18]!
   1d388:	ldmda	sl!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d38c:			; <UNDEFINED> instruction: 0x000496ba
   1d390:	andeq	r0, r0, ip, lsr #7
   1d394:	strdeq	r9, [r4], -ip
   1d398:			; <UNDEFINED> instruction: 0x4604b510
   1d39c:			; <UNDEFINED> instruction: 0xf7e92008
   1d3a0:			; <UNDEFINED> instruction: 0xf504e97e
   1d3a4:			; <UNDEFINED> instruction: 0xf50433ff
   1d3a8:	vqsub.s8	<illegal reg q1.5>, <illegal reg q1.5>, <illegal reg q15.5>
   1d3ac:	vcge.s8	<illegal reg q0.5>, q9, <illegal reg q15.5>
   1d3b0:	strdcs	r3, [r4, -lr]
   1d3b4:			; <UNDEFINED> instruction: 0x0323ea33
   1d3b8:	ldrmi	fp, [r3], -r8, lsr #30
   1d3bc:	ldrbne	r4, [r8], #-1540	; 0xfffff9fc
   1d3c0:			; <UNDEFINED> instruction: 0xf7e86060
   1d3c4:	eorvs	lr, r0, ip, lsr #30
   1d3c8:	strtmi	fp, [r0], -r8, lsl #2
   1d3cc:	stmdami	r2, {r4, r8, sl, fp, ip, sp, pc}
   1d3d0:			; <UNDEFINED> instruction: 0xf0004478
   1d3d4:	svclt	0x0000fac9
   1d3d8:	andeq	sl, r2, ip, lsl #11
   1d3dc:	ldrblt	r4, [r0, #-587]!	; 0xfffffdb5
   1d3e0:	ldrbtcc	pc, [pc], #1281	; 1d3e8 <fchmod@plt+0x1682c>	; <UNPREDICTABLE>
   1d3e4:	ldrbtne	pc, [pc], #516	; 1d3ec <fchmod@plt+0x16830>	; <UNPREDICTABLE>
   1d3e8:	tsteq	r0, #201326595	; 0xc000003	; <UNPREDICTABLE>
   1d3ec:	ldreq	pc, [r0, #-961]	; 0xfffffc3f
   1d3f0:	subsmi	fp, sp, #88, 30	; 0x160
   1d3f4:			; <UNDEFINED> instruction: 0x0121ea31
   1d3f8:	strtmi	fp, [r1], -r8, lsr #30
   1d3fc:	strbne	r6, [ip], #-2054	; 0xfffff7fa
   1d400:	eoreq	pc, r4, r6, asr r8	; <UNPREDICTABLE>
   1d404:			; <UNDEFINED> instruction: 0xf105b1b8
   1d408:			; <UNDEFINED> instruction: 0xf005031f
   1d40c:	b	4de490 <full_module_path@@Base+0x464f28>
   1d410:	svclt	0x00380325
   1d414:	rsbmi	r4, sp, #45088768	; 0x2b00000
   1d418:	ldreq	pc, [pc, #-5]	; 1d41b <fchmod@plt+0x1685f>
   1d41c:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
   1d420:	cmnne	r3, #323584	; 0x4f000
   1d424:	rsbmi	fp, ip, #88, 30	; 0x160
   1d428:			; <UNDEFINED> instruction: 0xf85040a1
   1d42c:	movwmi	r2, #40995	; 0xa023
   1d430:	eorcs	pc, r3, r0, asr #16
   1d434:	tstcs	r4, r0, ror sp
   1d438:	addpl	pc, r0, pc, asr #8
   1d43c:	cdp	7, 14, cr15, cr14, cr8, {7}
   1d440:	eoreq	pc, r4, r6, asr #16
   1d444:	bicsle	r2, lr, r0, lsl #16
   1d448:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   1d44c:	blx	fe359454 <full_module_path@@Base+0xfe2dfeec>
   1d450:	andeq	sl, r2, r2, lsr #10
   1d454:			; <UNDEFINED> instruction: 0xf501b4f0
   1d458:	tstcc	r1, r0, lsl #8
   1d45c:			; <UNDEFINED> instruction: 0xf04f6846
   1d460:	svclt	0x00580301
   1d464:	submi	r4, sl, #12, 12	; 0xc00000
   1d468:	andseq	pc, r0, #134217731	; 0x8000003
   1d46c:	tsteq	r0, r1, asr #7	; <UNPREDICTABLE>
   1d470:	subsmi	fp, r1, #88, 30	; 0x160
   1d474:			; <UNDEFINED> instruction: 0xf101424d
   1d478:			; <UNDEFINED> instruction: 0xf005071f
   1d47c:			; <UNDEFINED> instruction: 0xf001051f
   1d480:	svclt	0x0058021f
   1d484:	b	c6de34 <full_module_path@@Base+0xbf48cc>
   1d488:	svclt	0x00280121
   1d48c:	bl	fedaed78 <full_module_path@@Base+0xfed35810>
   1d490:	blx	f1228 <full_module_path@@Base+0x77cc0>
   1d494:	stclle	3, cr15, [r3, #-8]!
   1d498:	stmdavs	r4, {r0, r2, r5, r6, sl, ip}
   1d49c:	cmpne	r9, sl, asr lr
   1d4a0:	streq	lr, [r5], #2820	; 0xb04
   1d4a4:	blcc	15b5fc <full_module_path@@Base+0xe2094>
   1d4a8:	subsle	r2, r4, r0, lsl #22
   1d4ac:	orreq	lr, r1, #3072	; 0xc00
   1d4b0:	bleq	15b604 <full_module_path@@Base+0xe209c>
   1d4b4:	andeq	lr, r2, #48, 20	; 0x30000
   1d4b8:	subsmi	sp, r3, #73	; 0x49
   1d4bc:			; <UNDEFINED> instruction: 0xf5b34013
   1d4c0:			; <UNDEFINED> instruction: 0xf0003f80
   1d4c4:	stmdale	pc, {r2, r3, r8, pc}^	; <UNPREDICTABLE>
   1d4c8:	svcvc	0x0080f5b3
   1d4cc:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
   1d4d0:			; <UNDEFINED> instruction: 0xf5b3d914
   1d4d4:			; <UNDEFINED> instruction: 0xf0005f80
   1d4d8:	vand	d24, d0, d6
   1d4dc:			; <UNDEFINED> instruction: 0xf5b380c2
   1d4e0:			; <UNDEFINED> instruction: 0xf0004f80
   1d4e4:			; <UNDEFINED> instruction: 0xf5b3810b
   1d4e8:	svclt	0x00024f00
   1d4ec:	andcc	lr, r5, r1, lsl #22
   1d4f0:	andcc	r0, pc, r0, asr #2
   1d4f4:	adchi	pc, fp, r0, asr #32
   1d4f8:			; <UNDEFINED> instruction: 0x4770bcf0
   1d4fc:	vqdmulh.s<illegal width 8>	d2, d0, d16
   1d500:	cmnlt	fp, #155	; 0x9b
   1d504:	blcs	7ec110 <full_module_path@@Base+0x772ba8>
   1d508:	ldm	pc, {r1, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1d50c:	sbcseq	pc, sl, r3, lsl r0	; <UNPREDICTABLE>
   1d510:	ldrdeq	r0, [r9], -r5	; <UNPREDICTABLE>
   1d514:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   1d518:	eoreq	r0, r9, r9, lsr #32
   1d51c:	eoreq	r0, r9, fp, asr #1
   1d520:	eoreq	r0, r9, r9, lsr #32
   1d524:	eoreq	r0, r9, r9, lsr #32
   1d528:	eoreq	r0, r9, r9, lsr #32
   1d52c:	eoreq	r0, r9, r6, asr #1
   1d530:	eoreq	r0, r9, r9, lsr #32
   1d534:	eoreq	r0, r9, r9, lsr #32
   1d538:	eoreq	r0, r9, r9, lsr #32
   1d53c:	eoreq	r0, r9, r9, lsr #32
   1d540:	eoreq	r0, r9, r9, lsr #32
   1d544:	eoreq	r0, r9, r9, lsr #32
   1d548:	eoreq	r0, r9, r9, lsr #32
   1d54c:	smlabtcc	r1, r1, r0, r0
   1d550:	svcpl	0x0080f5b1
   1d554:	strcc	sp, [r1, #-428]	; 0xfffffe54
   1d558:	adcmi	r2, lr, #0, 4
   1d55c:			; <UNDEFINED> instruction: 0xd1a14611
   1d560:	rscscc	pc, pc, pc, asr #32
   1d564:			; <UNDEFINED> instruction: 0x4770bcf0
   1d568:	svcvc	0x0080f1b3
   1d56c:	sbchi	pc, r1, r0
   1d570:			; <UNDEFINED> instruction: 0xf1b3d91a
   1d574:			; <UNDEFINED> instruction: 0xf0005f80
   1d578:	ldmdble	r0!, {r0, r1, r2, r4, r5, r7, pc}
   1d57c:	svcmi	0x0080f1b3
   1d580:	sbcshi	pc, r5, r0
   1d584:	svcmi	0x0000f1b3
   1d588:	bl	8d198 <full_module_path@@Base+0x13c30>
   1d58c:	cmpeq	r0, r5
   1d590:	adcsle	r3, r1, pc, lsl r0
   1d594:	svcpl	0x0000f1b3
   1d598:	bl	8d1a8 <full_module_path@@Base+0x13c40>
   1d59c:	cmpeq	r0, r5
   1d5a0:	bicsle	r3, sp, sp, lsl r0
   1d5a4:			; <UNDEFINED> instruction: 0x4770bcf0
   1d5a8:	svcne	0x0080f5b3
   1d5ac:	adcshi	pc, sl, r0
   1d5b0:			; <UNDEFINED> instruction: 0xf5b3d92b
   1d5b4:			; <UNDEFINED> instruction: 0xf0000f80
   1d5b8:			; <UNDEFINED> instruction: 0xf5b380b0
   1d5bc:	svclt	0x00020f00
   1d5c0:	andcc	lr, r5, r1, lsl #22
   1d5c4:	andscc	r0, r7, r0, asr #2
   1d5c8:			; <UNDEFINED> instruction: 0xf5b3d096
   1d5cc:	svclt	0x00021f00
   1d5d0:	andcc	lr, r5, r1, lsl #22
   1d5d4:	andscc	r0, r5, r0, asr #2
   1d5d8:	ldfltp	f5, [r0], #776	; 0x308
   1d5dc:			; <UNDEFINED> instruction: 0xf1b34770
   1d5e0:			; <UNDEFINED> instruction: 0xf0006f80
   1d5e4:			; <UNDEFINED> instruction: 0xf1b38095
   1d5e8:	svclt	0x00026f00
   1d5ec:	andcc	lr, r5, r1, lsl #22
   1d5f0:	andscc	r0, fp, r0, asr #2
   1d5f4:			; <UNDEFINED> instruction: 0xf1b3d080
   1d5f8:	svclt	0x00027f00
   1d5fc:	andcc	lr, r5, r1, lsl #22
   1d600:	andscc	r0, r9, r0, asr #2
   1d604:	ldfltp	f5, [r0], #688	; 0x2b0
   1d608:			; <UNDEFINED> instruction: 0xf5b34770
   1d60c:			; <UNDEFINED> instruction: 0xf0002f80
   1d610:			; <UNDEFINED> instruction: 0xf5b38093
   1d614:	svclt	0x00022f00
   1d618:	andcc	lr, r5, r1, lsl #22
   1d61c:	andscc	r0, r3, r0, asr #2
   1d620:	svcge	0x006af43f
   1d624:	svccc	0x0000f5b3
   1d628:	bl	8d238 <full_module_path@@Base+0x13cd0>
   1d62c:	cmpeq	r0, r5
   1d630:	orrsle	r3, r5, r1, lsl r0
   1d634:			; <UNDEFINED> instruction: 0x4770bcf0
   1d638:	suble	r2, r6, r0, asr #22
   1d63c:	svclt	0x00022b80
   1d640:	andcc	lr, r5, r1, lsl #22
   1d644:	andcc	r0, r7, r0, asr #2
   1d648:	ldfltp	f5, [r0], #552	; 0x228
   1d64c:			; <UNDEFINED> instruction: 0xf5b34770
   1d650:	svclt	0x00025f00
   1d654:	andcc	lr, r5, r1, lsl #22
   1d658:	andcc	r0, sp, r0, asr #2
   1d65c:	ldfltp	f5, [r0], #512	; 0x200
   1d660:			; <UNDEFINED> instruction: 0xf5b34770
   1d664:	rsble	r6, ip, r0, lsl #31
   1d668:	svcvs	0x0000f5b3
   1d66c:	bl	8d27c <full_module_path@@Base+0x13d14>
   1d670:	cmpeq	r0, r5
   1d674:			; <UNDEFINED> instruction: 0xf43f300b
   1d678:			; <UNDEFINED> instruction: 0xf5b3af3f
   1d67c:	svclt	0x00027f00
   1d680:	andcc	lr, r5, r1, lsl #22
   1d684:	andcc	r0, r9, r0, asr #2
   1d688:	svcge	0x006af47f
   1d68c:			; <UNDEFINED> instruction: 0x4770bcf0
   1d690:	andcc	lr, r5, r1, lsl #22
   1d694:	andcc	r0, r5, r0, asr #2
   1d698:	bl	97358 <full_module_path@@Base+0x1ddf0>
   1d69c:	cmpeq	r0, r5
   1d6a0:	str	r3, [r9, -r4]!
   1d6a4:	andcc	lr, r5, r1, lsl #22
   1d6a8:	andcc	r0, r3, r0, asr #2
   1d6ac:	bl	97344 <full_module_path@@Base+0x1dddc>
   1d6b0:	cmpeq	r0, r5
   1d6b4:	ldr	r3, [pc, -r2]
   1d6b8:	andcc	lr, r5, r1, lsl #22
   1d6bc:	andcc	r0, r1, r0, asr #2
   1d6c0:	bl	97330 <full_module_path@@Base+0x1ddc8>
   1d6c4:	cmpeq	r0, r5
   1d6c8:	bl	97328 <full_module_path@@Base+0x1ddc0>
   1d6cc:	cmpeq	r0, r5
   1d6d0:	ldr	r3, [r1, -r6]
   1d6d4:	andcc	lr, r5, r1, lsl #22
   1d6d8:	andcc	r0, r8, r0, asr #2
   1d6dc:	bl	97314 <full_module_path@@Base+0x1ddac>
   1d6e0:	cmpeq	r0, r5
   1d6e4:	smlad	r7, r0, r0, r3
   1d6e8:	andcc	lr, r5, r1, lsl #22
   1d6ec:	andscc	r0, ip, r0, asr #2
   1d6f0:	bl	97300 <full_module_path@@Base+0x1dd98>
   1d6f4:	cmpeq	r0, r5
   1d6f8:	usat	r3, #29, r8
   1d6fc:	andcc	lr, r5, r1, lsl #22
   1d700:	andcc	r0, lr, r0, asr #2
   1d704:	bl	972ec <full_module_path@@Base+0x1dd84>
   1d708:	cmpeq	r0, r5
   1d70c:	ldrbt	r3, [r3], ip
   1d710:	andcc	lr, r5, r1, lsl #22
   1d714:	andscc	r0, sl, r0, asr #2
   1d718:	bl	972d8 <full_module_path@@Base+0x1dd70>
   1d71c:	cmpeq	r0, r5
   1d720:	usat	r3, #9, r6
   1d724:	andcc	lr, r5, r1, lsl #22
   1d728:	andscc	r0, r4, r0, asr #2
   1d72c:	bl	972c4 <full_module_path@@Base+0x1dd5c>
   1d730:	cmpeq	r0, r5
   1d734:			; <UNDEFINED> instruction: 0xe6df301e
   1d738:	andcc	lr, r5, r1, lsl #22
   1d73c:	andscc	r0, r2, r0, asr #2
   1d740:	bl	972b0 <full_module_path@@Base+0x1dd48>
   1d744:	cmpeq	r0, r5
   1d748:	ldrb	r3, [r5], sl
   1d74c:			; <UNDEFINED> instruction: 0x4604b538
   1d750:	strmi	r2, [sp], -r8
   1d754:	svc	0x00a2f7e8
   1d758:	stmdavs	r3!, {r4, r6, r8, ip, sp, pc}^
   1d75c:	stmib	r0, {r9, sp}^
   1d760:	tstlt	r3, r0, lsl #10
   1d764:	rsbvs	r6, r0, r8, lsl r0
   1d768:	eorvs	fp, r0, r8, lsr sp
   1d76c:	ldclt	0, cr6, [r8, #-384]!	; 0xfffffe80
   1d770:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   1d774:			; <UNDEFINED> instruction: 0xf8f8f000
   1d778:	andeq	sl, r2, sl, lsl #4
   1d77c:			; <UNDEFINED> instruction: 0x4604b570
   1d780:	cmplt	r0, r0, lsl #16
   1d784:			; <UNDEFINED> instruction: 0x5600e9d0
   1d788:	stcl	7, cr15, [ip, #928]!	; 0x3a0
   1d78c:	tstlt	sp, r5, lsr #32
   1d790:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
   1d794:	rsbvs	r4, r5, r0, lsr r6
   1d798:			; <UNDEFINED> instruction: 0xf04fbd70
   1d79c:	udf	#29551	; 0x736f
   1d7a0:	ldrbmi	lr, [r0, sp, lsr #18]!
   1d7a4:	ldmib	r0, {r2, r9, sl, lr}^
   1d7a8:	addlt	r6, r2, r1, lsl #14
   1d7ac:	ldrdge	pc, [r0], pc	; <UNPREDICTABLE>
   1d7b0:	adcsmi	r4, r7, #136, 12	; 0x8800000
   1d7b4:	svclt	0x008844fa
   1d7b8:	ldmdale	fp, {r0, r1, r2, fp, sp, lr}
   1d7bc:			; <UNDEFINED> instruction: 0x46911e1d
   1d7c0:	blne	1f8d6a8 <full_module_path@@Base+0x1f14140>
   1d7c4:	adcmi	sp, pc, #3072	; 0xc00
   1d7c8:	orrslt	sp, pc, #201326592	; 0xc000000
   1d7cc:	adcmi	r0, pc, #125	; 0x7d
   1d7d0:	stmdavs	r0!, {r0, r3, r4, r5, r9, ip, lr, pc}
   1d7d4:	strbmi	r4, [r1], -sl, lsr #12
   1d7d8:			; <UNDEFINED> instruction: 0xf86cf000
   1d7dc:			; <UNDEFINED> instruction: 0xf85a4b1d
   1d7e0:			; <UNDEFINED> instruction: 0xf9b33003
   1d7e4:	blcs	a9844 <full_module_path@@Base+0x302dc>
   1d7e8:	stcle	6, cr4, [sl], {7}
   1d7ec:	stmdavs	r6!, {r0, r1, r2, r3, r4, r5, r8, r9, ip, sp, pc}^
   1d7f0:	adcvs	r6, r5, r7, lsr #32
   1d7f4:	andvc	pc, r8, r6, lsl #22
   1d7f8:	rsbvs	r3, r6, r1, lsl #12
   1d7fc:	pop	{r1, ip, sp, pc}
   1d800:			; <UNDEFINED> instruction: 0xf7f287f0
   1d804:	movwcs	pc, #3103	; 0xc1f	; <UNPREDICTABLE>
   1d808:			; <UNDEFINED> instruction: 0x4619461a
   1d80c:	blx	16f02e <full_module_path@@Base+0xf5ac6>
   1d810:			; <UNDEFINED> instruction: 0xf01ff008
   1d814:	stmdavs	r3!, {r0, r1, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1d818:			; <UNDEFINED> instruction: 0xd00d42bb
   1d81c:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
   1d820:	ldrtmi	r4, [r2], -lr, lsl #18
   1d824:	strbmi	r9, [fp], -r1, lsl #6
   1d828:	ldrbtmi	r9, [r9], #-0
   1d82c:			; <UNDEFINED> instruction: 0xf0042002
   1d830:	ldrb	pc, [fp, r3, ror #25]	; <UNPREDICTABLE>
   1d834:	strb	r2, [ip, r1, lsl #10]
   1d838:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
   1d83c:	stmdami	r9, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1d840:			; <UNDEFINED> instruction: 0xf0004478
   1d844:	stmdami	r8, {r0, r4, r7, fp, ip, sp, lr, pc}
   1d848:			; <UNDEFINED> instruction: 0xf0004478
   1d84c:	svclt	0x0000f8a3
   1d850:	muleq	r4, r0, r1
   1d854:	andeq	r0, r0, r0, lsl #11
   1d858:	andeq	r2, r3, r6, asr #21
   1d85c:	andeq	sl, r2, r6, ror r1
   1d860:	andeq	r8, r2, sl, asr r1
   1d864:	andeq	sl, r2, ip, asr #2
   1d868:	andeq	sl, r2, r4, asr #2
   1d86c:	vst3.8	{d27,d29,d31}, [pc], r8
   1d870:	blx	fa662 <full_module_path@@Base+0x810fa>
   1d874:			; <UNDEFINED> instruction: 0xf7e8f000
   1d878:			; <UNDEFINED> instruction: 0x2001eebc
   1d87c:	svclt	0x0000bd08
   1d880:			; <UNDEFINED> instruction: 0x4604b570
   1d884:	addmi	pc, r0, pc, asr #32
   1d888:			; <UNDEFINED> instruction: 0x460d4616
   1d88c:	blx	1259930 <full_module_path@@Base+0x11e03c8>
   1d890:	stmdble	ip, {r5, r7, r9, lr}
   1d894:	strtmi	fp, [r9], -lr, lsr #2
   1d898:	pop	{r5, r9, sl, lr}
   1d89c:			; <UNDEFINED> instruction: 0xf7e84070
   1d8a0:	blx	14cb96 <full_module_path@@Base+0xd362e>
   1d8a4:	pop	{r0, r2, ip, sp, lr, pc}
   1d8a8:			; <UNDEFINED> instruction: 0xf7e84070
   1d8ac:	strdcs	fp, [r0], -r5
   1d8b0:	svclt	0x0000bd70
   1d8b4:			; <UNDEFINED> instruction: 0x4605b570
   1d8b8:	addmi	pc, r0, pc, asr #32
   1d8bc:			; <UNDEFINED> instruction: 0x460e4614
   1d8c0:	blx	bd9964 <full_module_path@@Base+0xb603fc>
   1d8c4:	stmdble	r7, {r5, r7, r9, lr}
   1d8c8:			; <UNDEFINED> instruction: 0xf106fb04
   1d8cc:			; <UNDEFINED> instruction: 0x4628b135
   1d8d0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1d8d4:	ldcllt	7, cr15, [r4, #928]!	; 0x3a0
   1d8d8:	ldcllt	0, cr2, [r0, #-0]
   1d8dc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1d8e0:			; <UNDEFINED> instruction: 0xf7e84608
   1d8e4:	svclt	0x0000bed9
   1d8e8:			; <UNDEFINED> instruction: 0x460db538
   1d8ec:			; <UNDEFINED> instruction: 0xf0024611
   1d8f0:	bmi	65bc54 <full_module_path@@Base+0x5e26ec>
   1d8f4:	subeq	r4, r3, sl, ror r4
   1d8f8:	bl	a8580 <full_module_path@@Base+0x2f018>
   1d8fc:	cfstrsle	mvf0, [r0], #-12
   1d900:	addmi	r2, r8, #0, 2
   1d904:	andsne	pc, r0, r2, lsl #16
   1d908:	stmdane	r9!, {r2, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   1d90c:	vldrle	s2, [r5, #-896]	; 0xfffffc80
   1d910:	stccc	8, cr15, [r1, #-68]	; 0xffffffbc
   1d914:	andeq	pc, pc, #3
   1d918:	bcs	261d8c <full_module_path@@Base+0x1e8824>
   1d91c:	eorscc	fp, r0, #148, 30	; 0x250
   1d920:	blcs	26a284 <full_module_path@@Base+0x1f0d1c>
   1d924:	stccs	8, cr15, [r1], {4}
   1d928:	svclt	0x00d4b2da
   1d92c:	teqeq	r0, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
   1d930:	cmpeq	r7, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
   1d934:	stccc	8, cr15, [r2, #-16]
   1d938:	mvnle	r4, r4, lsl #5
   1d93c:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   1d940:	blmi	1cce28 <full_module_path@@Base+0x1538c0>
   1d944:	stmdbmi	r6, {r0, r1, r2, r4, r6, r9, sp}
   1d948:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
   1d94c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1d950:	stmdb	r6!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d954:	ldrdeq	r8, [r5], -r0
   1d958:	andeq	r8, r5, r6, lsl #25
   1d95c:	andeq	sl, r2, sl, ror #1
   1d960:	andeq	sl, r2, ip, ror r0
   1d964:	andeq	sl, r2, r2, lsl #1
   1d968:	addlt	fp, r3, r0, lsl #10
   1d96c:			; <UNDEFINED> instruction: 0xf7f29001
   1d970:	stmdbmi	r6, {r0, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   1d974:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
   1d978:	andcs	r4, r3, r3, lsl #12
   1d97c:	ldc2	0, cr15, [ip], #-16
   1d980:	rsbcs	r4, r9, #49152	; 0xc000
   1d984:	ldrbtmi	r2, [r9], #-22	; 0xffffffea
   1d988:	mrc2	7, 5, pc, cr10, cr9, {7}
   1d98c:	andeq	sl, r2, r6, ror r0
   1d990:	andeq	sl, r2, r2, asr #32
   1d994:	addlt	fp, r3, r0, lsl #10
   1d998:			; <UNDEFINED> instruction: 0xf7f29001
   1d99c:	stmdbmi	r6, {r0, r1, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   1d9a0:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
   1d9a4:	andcs	r4, r3, r3, lsl #12
   1d9a8:	stc2	0, cr15, [r6], #-16
   1d9ac:	rsbcs	r4, pc, #49152	; 0xc000
   1d9b0:	ldrbtmi	r2, [r9], #-22	; 0xffffffea
   1d9b4:	mcr2	7, 5, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
   1d9b8:	andeq	sl, r2, lr, rrx
   1d9bc:	andeq	sl, r2, r6, lsl r0
   1d9c0:	blmi	6b022c <full_module_path@@Base+0x636cc4>
   1d9c4:	ldrblt	r4, [r0, #1146]!	; 0x47a
   1d9c8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   1d9cc:			; <UNDEFINED> instruction: 0x466f4e18
   1d9d0:	movwls	r6, #6171	; 0x181b
   1d9d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d9d8:	andcs	r4, r1, #2113929216	; 0x7e000000
   1d9dc:			; <UNDEFINED> instruction: 0xf04f4639
   1d9e0:			; <UNDEFINED> instruction: 0xf7e830ff
   1d9e4:	stmdacs	r0, {r2, r3, r9, sl, fp, sp, lr, pc}
   1d9e8:	bmi	4d4e34 <full_module_path@@Base+0x45b8cc>
   1d9ec:	ldmpl	r2!, {r8, r9, sp}
   1d9f0:	movwcc	lr, #4098	; 0x1002
   1d9f4:	rscsle	r2, r0, r7, lsl #22
   1d9f8:	eorsmi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   1d9fc:	strbeq	lr, [r3, #2818]	; 0xb02
   1da00:	mvnsle	r2, r0, lsl #24
   1da04:			; <UNDEFINED> instruction: 0xf8429900
   1da08:	rsbvs	r0, r9, r3, lsr r0
   1da0c:	bmi	2d79a8 <full_module_path@@Base+0x25e440>
   1da10:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   1da14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1da18:	subsmi	r9, sl, r1, lsl #22
   1da1c:	andlt	sp, r3, r1, lsl #2
   1da20:			; <UNDEFINED> instruction: 0xf7e8bdf0
   1da24:	svclt	0x0000ed2e
   1da28:	andeq	r8, r4, r0, lsl #31
   1da2c:	andeq	r0, r0, ip, lsr #7
   1da30:	andeq	r8, r4, ip, ror #30
   1da34:	andeq	r0, r0, ip, lsl #11
   1da38:	andeq	r8, r4, r2, lsr pc
   1da3c:	vmla.i8	d20, d0, d3
   1da40:			; <UNDEFINED> instruction: 0x201352b2
   1da44:	strlt	r4, [r8, #-1145]	; 0xfffffb87
   1da48:	mrc2	7, 2, pc, cr10, cr9, {7}
   1da4c:	strdeq	r9, [r2], -ip
   1da50:	blmi	ffab05fc <full_module_path@@Base+0xffa37094>
   1da54:	push	{r1, r3, r4, r5, r6, sl, lr}
   1da58:			; <UNDEFINED> instruction: 0xb09e47f0
   1da5c:			; <UNDEFINED> instruction: 0x460758d3
   1da60:	strmi	r4, [ip], -r7, ror #27
   1da64:	tstls	sp, #1769472	; 0x1b0000
   1da68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1da6c:	ldrbtmi	r4, [sp], #-3045	; 0xfffff41b
   1da70:			; <UNDEFINED> instruction: 0xf9b358eb
   1da74:	blcs	29b1c <fchmod@plt+0x22f60>
   1da78:	blmi	ff914eac <full_module_path@@Base+0xff89b944>
   1da7c:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1da80:	stmdbcs	r0, {r0, r1, r3, r9, sl, lr}
   1da84:	sbcshi	pc, r9, r0
   1da88:	andcs	r4, r2, r0, ror #19
   1da8c:			; <UNDEFINED> instruction: 0xf0044479
   1da90:			; <UNDEFINED> instruction: 0x2c00fbb3
   1da94:	blmi	ff7d1c48 <full_module_path@@Base+0xff7586e0>
   1da98:			; <UNDEFINED> instruction: 0xf8d358eb
   1da9c:			; <UNDEFINED> instruction: 0xf1b99000
   1daa0:	cmnle	r4, r0, lsl #30
   1daa4:			; <UNDEFINED> instruction: 0xf8944bdb
   1daa8:			; <UNDEFINED> instruction: 0xf855a000
   1daac:			; <UNDEFINED> instruction: 0xf8d88003
   1dab0:			; <UNDEFINED> instruction: 0xf1ba3000
   1dab4:	cmnle	r7, r0, lsl #30
   1dab8:	ldrbtmi	r4, [ip], #-3287	; 0xfffff329
   1dabc:	strtmi	sl, [r0], -r2, lsl #18
   1dac0:	stc2l	0, cr15, [r8], {3}
   1dac4:	stmdacs	r0, {r7, r9, sl, lr}
   1dac8:	addshi	pc, r1, r0, asr #32
   1dacc:			; <UNDEFINED> instruction: 0xf4039b06
   1dad0:			; <UNDEFINED> instruction: 0xf5b34370
   1dad4:			; <UNDEFINED> instruction: 0xf0004f80
   1dad8:	blmi	ff2fde68 <full_module_path@@Base+0xff284900>
   1dadc:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1dae0:	vqrdmulh.s<illegal width 8>	d2, d0, d1
   1dae4:			; <UNDEFINED> instruction: 0xf0008149
   1dae8:	strhcs	r8, [pc, -r5]!
   1daec:			; <UNDEFINED> instruction: 0xf7e84620
   1daf0:	strmi	lr, [r6], -r2, ror #30
   1daf4:			; <UNDEFINED> instruction: 0xf0002e00
   1daf8:	ldmdavc	r3!, {r1, r6, r7, pc}^
   1dafc:			; <UNDEFINED> instruction: 0xf0402b00
   1db00:	eorsvc	r8, r3, r0, asr #1
   1db04:	svceq	0x0000f1b8
   1db08:	sbcshi	pc, sp, r0
   1db0c:	mvnsne	pc, r0, asr #4
   1db10:			; <UNDEFINED> instruction: 0xf0034620
   1db14:	stmdacs	r0, {r0, r2, r3, r5, sl, fp, ip, sp, lr, pc}
   1db18:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
   1db1c:	andcc	lr, r8, #3522560	; 0x35c000
   1db20:	blle	22e590 <full_module_path@@Base+0x1b5028>
   1db24:			; <UNDEFINED> instruction: 0xf85268ba
   1db28:			; <UNDEFINED> instruction: 0xf1033023
   1db2c:	ldfvcs	f0, [fp], {16}
   1db30:			; <UNDEFINED> instruction: 0xf0002b2e
   1db34:	blmi	fee7dd50 <full_module_path@@Base+0xfee047e8>
   1db38:			; <UNDEFINED> instruction: 0xf9b358eb
   1db3c:	blcs	29b74 <fchmod@plt+0x22fb8>
   1db40:	ldmibmi	r7!, {r0, r2, r8, sl, fp, ip, lr, pc}
   1db44:	andcs	r4, r2, r2, lsr #12
   1db48:			; <UNDEFINED> instruction: 0xf0044479
   1db4c:	blmi	fed9c8a8 <full_module_path@@Base+0xfed23340>
   1db50:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1db54:	tstcc	r1, r9, lsl #2
   1db58:	stmdbcs	r1, {r0, r3, r4, sp, lr}
   1db5c:	svclt	0x00d44620
   1db60:	mrscs	r2, (UNDEF: 17)
   1db64:	mcr2	7, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
   1db68:			; <UNDEFINED> instruction: 0xf0002800
   1db6c:	strhcs	r8, [r0], -r8	; <UNPREDICTABLE>
   1db70:	blmi	fe8b062c <full_module_path@@Base+0xfe8370c4>
   1db74:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1db78:	blls	777be8 <full_module_path@@Base+0x6fe680>
   1db7c:			; <UNDEFINED> instruction: 0xf040405a
   1db80:	ldrsblt	r8, [lr], -r3
   1db84:			; <UNDEFINED> instruction: 0x87f0e8bd
   1db88:	addsle	r2, r7, r0, lsl #22
   1db8c:	strtmi	r2, [r0], -pc, lsr #2
   1db90:	svc	0x0010f7e8
   1db94:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1db98:	msrhi	CPSR_s, r0
   1db9c:	blcs	3bcb0 <fchmod@plt+0x350f4>
   1dba0:	blcs	bd1cb0 <full_module_path@@Base+0xb58748>
   1dba4:			; <UNDEFINED> instruction: 0xf1bad03d
   1dba8:			; <UNDEFINED> instruction: 0xf0000f2e
   1dbac:	strcs	r8, [r0], -r7, lsl #1
   1dbb0:	strtmi	r2, [r2], -r0, lsl #6
   1dbb4:	strbmi	r2, [r0], -r6, lsl #2
   1dbb8:	blx	b5bbac <full_module_path@@Base+0xae2644>
   1dbbc:	vmlal.s8	q9, d0, d0
   1dbc0:	strbmi	r8, [r0], -r6, lsr #1
   1dbc4:	strtmi	r2, [r2], -r1, lsl #6
   1dbc8:			; <UNDEFINED> instruction: 0xf7fb2106
   1dbcc:	stmdacs	r0, {r0, r1, r5, r9, fp, ip, sp, lr, pc}
   1dbd0:	addshi	pc, sp, r0, asr #5
   1dbd4:			; <UNDEFINED> instruction: 0xf43f2e00
   1dbd8:			; <UNDEFINED> instruction: 0x232faf71
   1dbdc:	strtmi	sl, [r0], -r2, lsl #18
   1dbe0:			; <UNDEFINED> instruction: 0xf0037033
   1dbe4:			; <UNDEFINED> instruction: 0x4680fc37
   1dbe8:			; <UNDEFINED> instruction: 0xf43f2800
   1dbec:			; <UNDEFINED> instruction: 0xf7e8af6f
   1dbf0:	stmdavs	r6, {r2, r3, r9, sl, fp, sp, lr, pc}
   1dbf4:			; <UNDEFINED> instruction: 0xf0402e02
   1dbf8:			; <UNDEFINED> instruction: 0x212f80ae
   1dbfc:			; <UNDEFINED> instruction: 0xf7e84620
   1dc00:	blmi	fe099770 <full_module_path@@Base+0xfe020208>
   1dc04:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1dc08:	strmi	r2, [r6], -r1, lsl #22
   1dc0c:	svcge	0x0072f77f
   1dc10:			; <UNDEFINED> instruction: 0xf43f2800
   1dc14:	stmdavc	r3, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   1dc18:			; <UNDEFINED> instruction: 0xf47f2b00
   1dc1c:	andvc	sl, r3, r7, ror pc
   1dc20:	stmvc	r3, {r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   1dc24:			; <UNDEFINED> instruction: 0xd1be2b00
   1dc28:	eorsvc	r2, r3, r0, lsl #6
   1dc2c:	blcs	bbbcc0 <full_module_path@@Base+0xb42758>
   1dc30:	stmdavc	r3!, {r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}^
   1dc34:			; <UNDEFINED> instruction: 0xd1bb2b00
   1dc38:	blmi	1f57b7c <full_module_path@@Base+0x1ede614>
   1dc3c:			; <UNDEFINED> instruction: 0xe723447b
   1dc40:	blcs	3bd74 <fchmod@plt+0x351b8>
   1dc44:	svcge	0x0077f47f
   1dc48:	ldmibhi	r3, {r1, r4, fp, sp, lr}^
   1dc4c:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   1dc50:			; <UNDEFINED> instruction: 0xe77081d3
   1dc54:	ldmdavs	fp, {r0, r1, r3, r4, r5, r7, fp, sp, lr}
   1dc58:	vst2.32	{d8,d10}, [r3 :64], fp
   1dc5c:			; <UNDEFINED> instruction: 0xf5b34370
   1dc60:			; <UNDEFINED> instruction: 0xf47f4f80
   1dc64:	ldmdbmi	r2!, {r1, r6, r8, r9, sl, fp, sp, pc}^
   1dc68:	ldrbtmi	r2, [r9], #-3
   1dc6c:	blx	ff159c84 <full_module_path@@Base+0xff0e071c>
   1dc70:	vmul.i8	q10, q0, q8
   1dc74:	andcs	r2, r3, lr, lsl #5
   1dc78:			; <UNDEFINED> instruction: 0xf7f94479
   1dc7c:	strtmi	pc, [r0], -r1, asr #26
   1dc80:	adcmi	lr, r6, #30932992	; 0x1d80000
   1dc84:	tstcs	r0, r0, asr #32
   1dc88:	eorsvc	r4, r1, r0, lsr #12
   1dc8c:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
   1dc90:	rsbsle	r2, sp, r0, lsl #16
   1dc94:			; <UNDEFINED> instruction: 0x232f4630
   1dc98:	blcc	9bca0 <full_module_path@@Base+0x22738>
   1dc9c:	strmi	lr, [r1], -r8, ror #14
   1dca0:			; <UNDEFINED> instruction: 0xf7fe4620
   1dca4:	stmdacs	r0, {r0, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   1dca8:	addhi	pc, r7, r0
   1dcac:	strbmi	r4, [r0], -r2, ror #18
   1dcb0:	movwcs	lr, #10717	; 0x29dd
   1dcb4:	stmib	r1, {r0, r3, r5, r6, fp, ip, lr}^
   1dcb8:	ldrb	r2, [r9, -r0, lsl #6]
   1dcbc:	blcs	3be50 <fchmod@plt+0x35294>
   1dcc0:	svcge	0x0075f47f
   1dcc4:	ldmdbmi	sp, {r1, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   1dcc8:	ldrbtmi	r2, [r9], #-3
   1dccc:	blx	fe559ce4 <full_module_path@@Base+0xfe4e077c>
   1dcd0:	vst2.16	{d20,d22}, [pc :64], fp
   1dcd4:	andcs	r7, r1, r9, lsr #4
   1dcd8:			; <UNDEFINED> instruction: 0xf7f94479
   1dcdc:			; <UNDEFINED> instruction: 0xf7e8fd11
   1dce0:	stmdavs	r1, {r2, r4, r7, r8, sl, fp, sp, lr, pc}
   1dce4:	tstls	r1, r0, lsr #12
   1dce8:	mrc2	7, 3, pc, cr12, cr14, {7}
   1dcec:	stmdbls	r1, {r0, r2, r4, r6, r9, fp, lr}
   1dcf0:			; <UNDEFINED> instruction: 0x4603447a
   1dcf4:			; <UNDEFINED> instruction: 0xf0032003
   1dcf8:	ldmdbmi	r3, {r0, r1, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   1dcfc:	eorvc	pc, pc, #1325400064	; 0x4f000000
   1dd00:	ldrbtmi	r2, [r9], #-3
   1dd04:	ldc2l	7, cr15, [ip], #996	; 0x3e4
   1dd08:	ldrbtmi	r4, [ip], #-3152	; 0xfffff3b0
   1dd0c:	ldmdbmi	r0, {r0, r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   1dd10:	andcs	r4, r3, r2, lsr #12
   1dd14:			; <UNDEFINED> instruction: 0xf0044479
   1dd18:	stmdbmi	lr, {r0, r1, r2, r3, r5, r6, r9, fp, ip, sp, lr, pc}^
   1dd1c:	rsbscs	pc, r2, #64, 4
   1dd20:	ldrbtmi	r2, [r9], #-3
   1dd24:	stc2l	7, cr15, [ip], #996	; 0x3e4
   1dd28:	bl	feadbcd0 <full_module_path@@Base+0xfea62768>
   1dd2c:	stcl	7, cr15, [ip, #-928]!	; 0xfffffc60
   1dd30:	strtmi	r6, [r0], -r1, lsl #16
   1dd34:			; <UNDEFINED> instruction: 0xf7fe9101
   1dd38:	bmi	121d694 <full_module_path@@Base+0x11a412c>
   1dd3c:	ldrbtmi	r9, [sl], #-2305	; 0xfffff6ff
   1dd40:	andcs	r4, r3, r3, lsl #12
   1dd44:	cdp2	0, 10, cr15, cr4, cr3, {0}
   1dd48:	vmla.i8	q10, q0, q2
   1dd4c:	andcs	r2, fp, sl, lsr #5
   1dd50:			; <UNDEFINED> instruction: 0xf7f94479
   1dd54:			; <UNDEFINED> instruction: 0x4620fcd5
   1dd58:	mcr2	7, 2, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
   1dd5c:	ldrtmi	r4, [r1], -r0, asr #20
   1dd60:			; <UNDEFINED> instruction: 0x4603447a
   1dd64:			; <UNDEFINED> instruction: 0xf0032003
   1dd68:	ldmdbmi	lr!, {r0, r1, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   1dd6c:	eorvc	pc, r5, #1325400064	; 0x4f000000
   1dd70:	ldrbtmi	r2, [r9], #-3
   1dd74:	stc2l	7, cr15, [r4], {249}	; 0xf9
   1dd78:	andcs	r4, r3, fp, lsr r9
   1dd7c:			; <UNDEFINED> instruction: 0xf0044479
   1dd80:	ldmdbmi	sl!, {r0, r1, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   1dd84:	eorvc	pc, r2, #1325400064	; 0x4f000000
   1dd88:	ldrbtmi	r2, [r9], #-3
   1dd8c:	ldc2	7, cr15, [r8], #996	; 0x3e4
   1dd90:	ldc	7, cr15, [sl, #-928]!	; 0xfffffc60
   1dd94:	strtmi	r6, [r0], -r1, lsl #16
   1dd98:			; <UNDEFINED> instruction: 0xf7fe9101
   1dd9c:	bmi	d5d630 <full_module_path@@Base+0xce40c8>
   1dda0:	ldrbtmi	r9, [sl], #-2305	; 0xfffff6ff
   1dda4:	andcs	r4, r3, r3, lsl #12
   1dda8:	cdp2	0, 7, cr15, cr2, cr3, {0}
   1ddac:	vst2.8	{d20,d22}, [pc :256], r1
   1ddb0:	andcs	r7, r3, r4, lsr r2
   1ddb4:			; <UNDEFINED> instruction: 0xf7f94479
   1ddb8:			; <UNDEFINED> instruction: 0xf7e8fca3
   1ddbc:	stmdavs	r1, {r1, r2, r5, r8, sl, fp, sp, lr, pc}
   1ddc0:	tstls	r1, r0, lsr #12
   1ddc4:	mcr2	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
   1ddc8:	stmdbls	r1, {r0, r1, r3, r5, r9, fp, lr}
   1ddcc:			; <UNDEFINED> instruction: 0x4603447a
   1ddd0:			; <UNDEFINED> instruction: 0xf0032003
   1ddd4:	stmdbmi	r9!, {r0, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   1ddd8:	rsbscs	pc, pc, #64, 4
   1dddc:	ldrbtmi	r2, [r9], #-3
   1dde0:	stc2	7, cr15, [lr], {249}	; 0xf9
   1dde4:	svceq	0x002ef1ba
   1dde8:	mcrge	4, 7, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   1ddec:	blcs	3bf80 <fchmod@plt+0x353c4>
   1ddf0:	mrcge	4, 6, APSR_nzcv, cr14, cr15, {3}
   1ddf4:	svclt	0x0000e662
   1ddf8:	strdeq	r8, [r4], -r0
   1ddfc:	andeq	r0, r0, ip, lsr #7
   1de00:	ldrdeq	r8, [r4], -r6
   1de04:	andeq	r0, r0, r0, lsl #11
   1de08:	andeq	r0, r0, r8, lsl r5
   1de0c:			; <UNDEFINED> instruction: 0x00029fbc
   1de10:			; <UNDEFINED> instruction: 0x000006b4
   1de14:	andeq	r0, r0, r4, asr #11
   1de18:	andeq	r2, r3, sl, lsl r7
   1de1c:	andeq	r0, r0, r0, asr #11
   1de20:	andeq	sl, r2, r4, lsr r0
   1de24:	andeq	r0, r0, r0, lsl r4
   1de28:	ldrdeq	r8, [r4], -r0
   1de2c:			; <UNDEFINED> instruction: 0x00027cb4
   1de30:	andeq	r9, r2, sl, lsl #29
   1de34:	andeq	r9, r2, r8, asr #27
   1de38:	andeq	r0, r0, ip, lsr #9
   1de3c:	andeq	r9, r2, r6, lsl #29
   1de40:	andeq	r9, r2, r8, ror #26
   1de44:	andeq	r9, r2, r4, lsr #29
   1de48:	andeq	r9, r2, lr, lsr sp
   1de4c:	andeq	r1, r3, lr, ror r6
   1de50:	andeq	r9, r2, r0, asr sp
   1de54:	andeq	r9, r2, lr, lsl sp
   1de58:	andeq	r8, r2, sl, lsr #18
   1de5c:	strdeq	r9, [r2], -r0
   1de60:	andeq	r9, r2, ip, asr #27
   1de64:	andeq	r9, r2, lr, asr #25
   1de68:	andeq	r9, r2, r0, lsr sp
   1de6c:			; <UNDEFINED> instruction: 0x00029cb6
   1de70:	andeq	r9, r2, sl, lsl #28
   1de74:	andeq	r9, r2, ip, lsl #25
   1de78:	andeq	r9, r2, r8, asr #25
   1de7c:	andeq	r9, r2, r2, ror #24
   1de80:	svcmi	0x00f0e92d
   1de84:	stfs	f2, [sp, #-188]!	; 0xffffff44
   1de88:	bmi	16c0aa0 <full_module_path@@Base+0x1647538>
   1de8c:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
   1de90:	ldrdhi	pc, [r8, #-143]!	; 0xffffff71
   1de94:	ldmpl	r3, {r0, r1, r2, r3, r4, r7, ip, sp, pc}^
   1de98:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   1de9c:			; <UNDEFINED> instruction: 0xf04f931d
   1dea0:	blmi	15deaa8 <full_module_path@@Base+0x1565540>
   1dea4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1dea8:	mcr	6, 0, r4, cr8, cr8, {0}
   1deac:			; <UNDEFINED> instruction: 0xf7e83a10
   1deb0:	blmi	15594c0 <full_module_path@@Base+0x14dff58>
   1deb4:			; <UNDEFINED> instruction: 0xf8589001
   1deb8:			; <UNDEFINED> instruction: 0xf8d99003
   1debc:	blcs	29ec4 <fchmod@plt+0x23308>
   1dec0:	blmi	14954b8 <full_module_path@@Base+0x141bf50>
   1dec4:	bmi	14672cc <full_module_path@@Base+0x13edd64>
   1dec8:			; <UNDEFINED> instruction: 0xf8584951
   1decc:	blmi	1485ee0 <full_module_path@@Base+0x140c978>
   1ded0:			; <UNDEFINED> instruction: 0xf8584479
   1ded4:	ldrbtmi	r6, [fp], #-2
   1ded8:	bne	fe459700 <full_module_path@@Base+0xfe3e0198>
   1dedc:	cdp	14, 0, cr3, cr9, cr4, {0}
   1dee0:	ands	r3, r4, r0, lsl sl
   1dee4:	vst1.8	{d9-d10}, [r2], r6
   1dee8:			; <UNDEFINED> instruction: 0xf5b24270
   1deec:	andle	r4, r9, r0, lsl #31
   1def0:	ldrbmi	r4, [fp], -r9, asr #20
   1def4:	bne	fe45975c <full_module_path@@Base+0xfe3e01f4>
   1def8:			; <UNDEFINED> instruction: 0xf8582004
   1defc:	ldmdavs	r2, {r1, sp}
   1df00:			; <UNDEFINED> instruction: 0xf97af004
   1df04:	ldrdcc	pc, [r0], -r9
   1df08:	adcmi	r3, fp, #4194304	; 0x400000
   1df0c:			; <UNDEFINED> instruction: 0xf856dd56
   1df10:	ldrbmi	fp, [r8], -r4, lsl #30
   1df14:	mrrc	7, 14, pc, r0, cr8	; <UNPREDICTABLE>
   1df18:	stmdble	r8, {r0, fp, sp}
   1df1c:			; <UNDEFINED> instruction: 0xf81b1e42
   1df20:	stmdbcs	pc!, {r1, ip}	; <UNPREDICTABLE>
   1df24:	ldrmi	fp, [r0], -r2, lsl #30
   1df28:			; <UNDEFINED> instruction: 0xf80b2300
   1df2c:			; <UNDEFINED> instruction: 0xf8da3000
   1df30:	bcs	65f38 <_dist_code@@Base+0x13390>
   1df34:			; <UNDEFINED> instruction: 0xf89bdd2d
   1df38:	bcs	be5f40 <full_module_path@@Base+0xb6c9d8>
   1df3c:	ldcmi	0, cr13, [r7], #-164	; 0xffffff5c
   1df40:	mrscs	r2, R9_usr
   1df44:	andvc	pc, r4, r8, asr r8	; <UNPREDICTABLE>
   1df48:	strtmi	r6, [r0], #-2108	; 0xfffff7c4
   1df4c:	strtmi	r1, [r0], -r4, lsl #25
   1df50:	ldc2	7, cr15, [r6], {255}	; 0xff
   1df54:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1df58:	blls	92074 <full_module_path@@Base+0x18b0c>
   1df5c:	eorsle	r2, sl, r0, lsl #22
   1df60:	mulcs	r0, fp, r8
   1df64:	teqle	r6, lr, lsr #20
   1df68:	mulcs	r1, fp, r8
   1df6c:	teqle	r2, lr, lsr #20
   1df70:	mulcs	r2, fp, r8
   1df74:			; <UNDEFINED> instruction: 0xd12e3a2f
   1df78:			; <UNDEFINED> instruction: 0x4621701a
   1df7c:	movweq	pc, #12555	; 0x310b	; <UNPREDICTABLE>
   1df80:	bcs	4597e8 <full_module_path@@Base+0x3e0280>
   1df84:			; <UNDEFINED> instruction: 0xf868f7fe
   1df88:			; <UNDEFINED> instruction: 0x232f9901
   1df8c:	ldrtmi	r7, [fp], fp
   1df90:	stmdbge	r2, {r0, r1, r2, r4, r5, sp, lr}
   1df94:			; <UNDEFINED> instruction: 0xf0034658
   1df98:	stmdacs	r0, {r0, r2, r3, r4, r6, r9, fp, ip, sp, lr, pc}
   1df9c:	bmi	7d4a2c <full_module_path@@Base+0x75b4c4>
   1dfa0:	mrc	6, 0, r4, cr9, cr11, {2}
   1dfa4:	andcs	r1, r4, r0, lsl sl
   1dfa8:			; <UNDEFINED> instruction: 0xf8583501
   1dfac:	ldmdavs	r2, {r1, sp}
   1dfb0:			; <UNDEFINED> instruction: 0xf922f004
   1dfb4:	ldrdcc	pc, [r0], -r9
   1dfb8:	sfmle	f4, 4, [r8], #684	; 0x2ac
   1dfbc:	blmi	3b0824 <full_module_path@@Base+0x3372bc>
   1dfc0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1dfc4:	blls	778034 <full_module_path@@Base+0x6feacc>
   1dfc8:	tstle	r0, sl, asr r0
   1dfcc:	ldc	0, cr11, [sp], #124	; 0x7c
   1dfd0:	pop	{r2, r8, r9, fp, pc}
   1dfd4:	mrc	15, 0, r8, cr8, cr0, {7}
   1dfd8:			; <UNDEFINED> instruction: 0x465b2a10
   1dfdc:	ldrtmi	r4, [r8], -r1, lsr #12
   1dfe0:			; <UNDEFINED> instruction: 0xf83af7fe
   1dfe4:	stmdami	pc, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   1dfe8:			; <UNDEFINED> instruction: 0xf7ff4478
   1dfec:			; <UNDEFINED> instruction: 0xf7e8fcbd
   1dff0:	svclt	0x0000ea48
   1dff4:			; <UNDEFINED> instruction: 0x00048ab6
   1dff8:	andeq	r0, r0, ip, lsr #7
   1dffc:	andeq	r8, r4, ip, lsr #21
   1e000:	andeq	r0, r0, r0, asr r6
   1e004:	andeq	r0, r0, ip, lsr #11
   1e008:	andeq	r0, r0, r0, lsl r4
   1e00c:	andeq	r0, r0, r4, lsl r4
   1e010:	andeq	r9, r2, r8, lsr #26
   1e014:	andeq	r9, r2, r6, lsl #26
   1e018:	andeq	r0, r0, r0, ror r3
   1e01c:	andeq	r0, r0, r0, asr r5
   1e020:	andeq	r8, r4, r4, lsl #19
   1e024:	ldrdeq	r9, [r2], -ip
   1e028:	blmi	11f0948 <full_module_path@@Base+0x11773e0>
   1e02c:			; <UNDEFINED> instruction: 0xf8df447a
   1e030:	push	{r2, r3, r4, r8, lr, pc}
   1e034:			; <UNDEFINED> instruction: 0xf2ad4ff0
   1e038:			; <UNDEFINED> instruction: 0xf8d14d2c
   1e03c:	strmi	r9, [r0], r0
   1e040:	ldrbtmi	r5, [ip], #2259	; 0x8d3
   1e044:			; <UNDEFINED> instruction: 0xf8cd681b
   1e048:			; <UNDEFINED> instruction: 0xf04f3424
   1e04c:			; <UNDEFINED> instruction: 0xf1b90300
   1e050:	suble	r0, pc, r0, lsl #30
   1e054:	svcge	0x0009684b
   1e058:	strmi	r6, [lr], -r8, lsl #17
   1e05c:	strcs	r6, [r0, #-2250]	; 0xfffff736
   1e060:	blmi	eef0c8 <full_module_path@@Base+0xe75b60>
   1e064:	ldrmi	r6, [r0], #-2316	; 0xfffff6f4
   1e068:	ldrd	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   1e06c:	movwls	r4, #17531	; 0x447b
   1e070:	blmi	e6f0f8 <full_module_path@@Base+0xdf5b90>
   1e074:	andeq	lr, r0, r9, lsr #23
   1e078:	ldrbtmi	r4, [fp], #-3128	; 0xfffff3c8
   1e07c:			; <UNDEFINED> instruction: 0xf85c6008
   1e080:	ldrbtmi	sl, [ip], #-14
   1e084:			; <UNDEFINED> instruction: 0xf1049305
   1e088:	blmi	d60ce0 <full_module_path@@Base+0xce7778>
   1e08c:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1e090:	ldrtmi	r3, [r9], r6, lsl #18
   1e094:	strcc	fp, [r4], #-2352	; 0xfffff6d0
   1e098:	eorle	r4, r4, r3, lsr #11
   1e09c:	svceq	0x0004f856
   1e0a0:	rscsle	r2, r8, r0, lsl #16
   1e0a4:	ldrdcs	pc, [r0], -sl
   1e0a8:	strbne	r2, [r1, r0, lsl #6]
   1e0ac:	bne	ff4b8150 <full_module_path@@Base+0xff43ebe8>
   1e0b0:	streq	pc, [r4], #-260	; 0xfffffefc
   1e0b4:	andcs	fp, r1, #24, 30	; 0x60
   1e0b8:			; <UNDEFINED> instruction: 0xff98f01e
   1e0bc:	bls	184cd4 <full_module_path@@Base+0x10b76c>
   1e0c0:	cmnvc	pc, r5, asr #11	; <UNPREDICTABLE>
   1e0c4:	movwls	r3, #4354	; 0x1102
   1e0c8:	mvnscc	pc, #79	; 0x4f
   1e0cc:	andcs	r9, r1, #0, 4
   1e0d0:	andvc	lr, r2, sp, asr #19
   1e0d4:	andeq	lr, r5, r9, lsl #22
   1e0d8:	strls	r9, [r4, -r6, lsl #30]
   1e0dc:	ldcl	7, cr15, [r4, #-928]	; 0xfffffc60
   1e0e0:	strmi	r4, [r5], #-1443	; 0xfffffa5d
   1e0e4:			; <UNDEFINED> instruction: 0x464fd1da
   1e0e8:			; <UNDEFINED> instruction: 0xf8dd2329
   1e0ec:	ldrbpl	r9, [fp, #-28]!	; 0xffffffe4
   1e0f0:	and	r3, r4, r1, lsl #10
   1e0f4:	svcge	0x00094b17
   1e0f8:			; <UNDEFINED> instruction: 0xf85c464d
   1e0fc:			; <UNDEFINED> instruction: 0xf8daa003
   1e100:	movwcs	r2, #0
   1e104:	ldrbpl	r4, [fp, #-1608]!	; 0xfffff9b8
   1e108:	b	13e4c58 <full_module_path@@Base+0x136b6f0>
   1e10c:	svclt	0x001871e0
   1e110:			; <UNDEFINED> instruction: 0xf01e2201
   1e114:	ldmdbmi	r3, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1e118:	strls	r4, [r0, -r2, asr #12]
   1e11c:			; <UNDEFINED> instruction: 0x46034479
   1e120:			; <UNDEFINED> instruction: 0xf0042002
   1e124:	bmi	45c2d0 <full_module_path@@Base+0x3e2d68>
   1e128:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   1e12c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e130:	strtcc	pc, [r4], #-2269	; 0xfffff723
   1e134:	qaddle	r4, sl, r3
   1e138:	sfmmi	f7, 1, [ip, #-52]!	; 0xffffffcc
   1e13c:	svchi	0x00f0e8bd
   1e140:	ldmib	lr, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e144:	andeq	r8, r4, r8, lsl r9
   1e148:	andeq	r0, r0, ip, lsr #7
   1e14c:	andeq	r8, r4, r2, lsl #18
   1e150:	andeq	r9, r2, r8, lsr #23
   1e154:	muleq	r0, ip, r4
   1e158:	andeq	r9, r2, r2, lsr #23
   1e15c:	andeq	r8, r4, r6, lsr #32
   1e160:	andeq	r9, r2, ip, lsl #23
   1e164:	andeq	r9, r2, ip, lsl #22
   1e168:	andeq	r8, r4, sl, lsl r8
   1e16c:	mvnsmi	lr, #737280	; 0xb4000
   1e170:	stc	12, cr4, [sp, #-740]!	; 0xfffffd1c
   1e174:	blmi	fee80d84 <full_module_path@@Base+0xfee0781c>
   1e178:	stmiapl	r7!, {r2, r3, r4, r5, r6, sl, lr}^
   1e17c:			; <UNDEFINED> instruction: 0xf9b7b085
   1e180:	blcs	6a1d8 <file_old_total@@Base+0xf28>
   1e184:	blcs	551d0 <_dist_code@@Base+0x2628>
   1e188:	addshi	pc, r5, r0, lsl #6
   1e18c:	stmiapl	r3!, {r2, r4, r5, r7, r8, r9, fp, lr}^
   1e190:			; <UNDEFINED> instruction: 0xf7e86818
   1e194:	blmi	fed184a4 <full_module_path@@Base+0xfec9ef3c>
   1e198:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   1e19c:	ldc	0, cr11, [sp], #20
   1e1a0:	pop	{r1, r8, r9, fp, pc}
   1e1a4:			; <UNDEFINED> instruction: 0xf7e843f0
   1e1a8:	stmibmi	pc!, {r0, r2, r4, r5, r7, fp, ip, sp, pc}	; <UNPREDICTABLE>
   1e1ac:	ldrbtmi	r2, [r9], #-7
   1e1b0:			; <UNDEFINED> instruction: 0xf822f004
   1e1b4:	stmiami	lr!, {r0, r2, r3, r5, r7, r8, r9, fp, lr}
   1e1b8:	ldrbtmi	r5, [r8], #-2278	; 0xfffff71a
   1e1bc:	cmpeq	r8, r6, lsl #2	; <UNPREDICTABLE>
   1e1c0:			; <UNDEFINED> instruction: 0xff32f7ff
   1e1c4:	stmiapl	r5!, {r0, r1, r3, r5, r7, r8, r9, fp, lr}^
   1e1c8:	blcs	73827c <full_module_path@@Base+0x6bed14>
   1e1cc:	msrhi	SP_und, r0
   1e1d0:	movwcs	r4, #2729	; 0xaa9
   1e1d4:	ldrdeq	pc, [r4], r6
   1e1d8:	strbne	r5, [r1, r5, lsr #17]
   1e1dc:	bne	ff4b828c <full_module_path@@Base+0xff43ed24>
   1e1e0:	andcs	fp, r1, #24, 30	; 0x60
   1e1e4:			; <UNDEFINED> instruction: 0xff02f01e
   1e1e8:	ldrbtmi	r4, [r9], #-2468	; 0xfffff65c
   1e1ec:	andcs	r4, r2, r2, lsl #12
   1e1f0:			; <UNDEFINED> instruction: 0xf802f004
   1e1f4:	stmdavs	sl!, {r8, r9, sp}
   1e1f8:	ldrdeq	lr, [r0, -r6]
   1e1fc:	mrc2	0, 7, pc, cr6, cr14, {0}
   1e200:	ldrbtmi	r4, [r9], #-2463	; 0xfffff661
   1e204:	andcs	r4, r2, r2, lsl #12
   1e208:			; <UNDEFINED> instruction: 0xfff6f003
   1e20c:	stmdavs	sl!, {r8, r9, sp}
   1e210:	ldrdeq	lr, [r2, -r6]
   1e214:	mcr2	0, 7, pc, cr10, cr14, {0}	; <UNPREDICTABLE>
   1e218:	ldrbtmi	r4, [r9], #-2458	; 0xfffff666
   1e21c:	andcs	r4, r2, r2, lsl #12
   1e220:			; <UNDEFINED> instruction: 0xffeaf003
   1e224:	stmdavs	sl!, {r8, r9, sp}
   1e228:	ldrdeq	lr, [r8, -r6]
   1e22c:	mrc2	0, 6, pc, cr14, cr14, {0}
   1e230:	ldrbtmi	r4, [r9], #-2453	; 0xfffff66b
   1e234:	andcs	r4, r2, r2, lsl #12
   1e238:			; <UNDEFINED> instruction: 0xffdef003
   1e23c:	stmdavs	sl!, {r8, r9, sp}
   1e240:	ldrdeq	lr, [sl, -r6]
   1e244:	mrc2	0, 6, pc, cr2, cr14, {0}
   1e248:	ldrbtmi	r4, [r9], #-2448	; 0xfffff670
   1e24c:	andcs	r4, r2, r2, lsl #12
   1e250:			; <UNDEFINED> instruction: 0xffd2f003
   1e254:	stmdavs	sl!, {r8, r9, sp}
   1e258:			; <UNDEFINED> instruction: 0x0110e9d6
   1e25c:	mcr2	0, 6, pc, cr6, cr14, {0}	; <UNPREDICTABLE>
   1e260:	ldrbtmi	r4, [r9], #-2443	; 0xfffff675
   1e264:	andcs	r4, r2, r2, lsl #12
   1e268:			; <UNDEFINED> instruction: 0xffc6f003
   1e26c:	ldrdeq	lr, [ip, -r6]
   1e270:	movweq	lr, #6736	; 0x1a50
   1e274:	adchi	pc, r4, r0, asr #32
   1e278:	movwcs	r4, #3718	; 0xe86
   1e27c:	ldrbtmi	r6, [lr], #-2090	; 0xfffff7d6
   1e280:	ldrdeq	lr, [r0, -r6]
   1e284:	mrc2	0, 5, pc, cr2, cr14, {0}
   1e288:	ldrbtmi	r4, [r9], #-2435	; 0xfffff67d
   1e28c:	andcs	r4, r2, r2, lsl #12
   1e290:			; <UNDEFINED> instruction: 0xffb2f003
   1e294:	stmdavs	sl!, {r8, r9, sp}
   1e298:	ldrdeq	lr, [r2, -r6]
   1e29c:	mcr2	0, 5, pc, cr6, cr14, {0}	; <UNPREDICTABLE>
   1e2a0:	ldrbtmi	r4, [r9], #-2430	; 0xfffff682
   1e2a4:	andcs	r4, r2, r2, lsl #12
   1e2a8:			; <UNDEFINED> instruction: 0xffa6f003
   1e2ac:			; <UNDEFINED> instruction: 0x3014f9b7
   1e2b0:			; <UNDEFINED> instruction: 0xf77f2b00
   1e2b4:	ldmdbmi	sl!, {r0, r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}^
   1e2b8:	cdpmi	0, 7, cr2, cr10, cr7, {0}
   1e2bc:			; <UNDEFINED> instruction: 0xf0034479
   1e2c0:	bmi	1b9e134 <full_module_path@@Base+0x1b24bcc>
   1e2c4:	movwcs	r4, #1150	; 0x47e
   1e2c8:	ldmib	r6, {r0, r2, r5, r7, fp, ip, lr}^
   1e2cc:	stmdavs	sl!, {r8}
   1e2d0:	mcr2	0, 4, pc, cr12, cr14, {0}	; <UNPREDICTABLE>
   1e2d4:	stmdavs	sl!, {r8, r9, sp}
   1e2d8:	ldmib	r6, {r7, r9, sl, lr}^
   1e2dc:			; <UNDEFINED> instruction: 0xf01e0102
   1e2e0:			; <UNDEFINED> instruction: 0xf8d6fe85
   1e2e4:			; <UNDEFINED> instruction: 0xf1b99010
   1e2e8:			; <UNDEFINED> instruction: 0x46033fff
   1e2ec:	adchi	pc, fp, r0
   1e2f0:			; <UNDEFINED> instruction: 0x1c7a6977
   1e2f4:	adchi	pc, r4, r0
   1e2f8:	andls	r6, r3, r2, lsr r8
   1e2fc:	ldrdgt	lr, [r1], -r6
   1e300:	ldmdane	r0, {r0, r4, r5, r6, r7, fp, sp, lr}
   1e304:	bl	13383c4 <full_module_path@@Base+0x12bee5c>
   1e308:			; <UNDEFINED> instruction: 0xf0270101
   1e30c:	bl	fea1c7c0 <full_module_path@@Base+0xfe9a3258>
   1e310:	cdp	3, 11, cr0, cr6, cr9, {0}
   1e314:	vmla.f64	d6, d7, d0
   1e318:			; <UNDEFINED> instruction: 0xeeb83a10
   1e31c:	vsub.f64	d7, d23, d7
   1e320:	mcrr	11, 0, r7, r1, cr6
   1e324:			; <UNDEFINED> instruction: 0x46300b10
   1e328:	rmfs	f2, f0, f2
   1e32c:			; <UNDEFINED> instruction: 0xf01f0b07
   1e330:	blls	11c41c <full_module_path@@Base+0xa2eb4>
   1e334:			; <UNDEFINED> instruction: 0x4642495c
   1e338:	andcs	r9, r2, r0
   1e33c:			; <UNDEFINED> instruction: 0xf0034479
   1e340:	stmdbmi	sl, {r0, r1, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   1e344:	movwcs	r6, #2090	; 0x82a
   1e348:	ldmib	r6, {r1, r2, r5, r6, fp, ip, lr}^
   1e34c:			; <UNDEFINED> instruction: 0xf01e0100
   1e350:	stmdavs	sp!, {r0, r2, r3, r6, r9, sl, fp, ip, sp, lr, pc}
   1e354:	svclt	0x00183d00
   1e358:	andls	r2, r3, r1, lsl #10
   1e35c:	ldrdeq	lr, [r0, -r6]
   1e360:			; <UNDEFINED> instruction: 0xf900f027
   1e364:	ldrbtmi	r4, [fp], #-2897	; 0xfffff4af
   1e368:	bleq	659474 <full_module_path@@Base+0x5dff0c>
   1e36c:	umaaleq	lr, r3, r3, r8
   1e370:	stmibne	r0, {r0, r1, r3, r4, r6, r7, fp, sp, lr}
   1e374:	tsteq	r1, r3, asr #22
   1e378:			; <UNDEFINED> instruction: 0xf8f4f027
   1e37c:	bleq	459488 <full_module_path@@Base+0x3dff20>
   1e380:	strtmi	r2, [r8], -r2, lsl #2
   1e384:	bleq	59dac <_dist_code@@Base+0x7204>
   1e388:			; <UNDEFINED> instruction: 0xf80cf01f
   1e38c:	bls	f08b4 <full_module_path@@Base+0x7734c>
   1e390:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
   1e394:	strmi	r2, [r3], -r0, lsl #18
   1e398:	stmdbmi	r6, {r0, r1, r2, r3, r8, r9, fp, ip, lr, pc}^
   1e39c:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
   1e3a0:	stmdbmi	r5, {r0, r6, r8, fp, ip, sp, pc}^
   1e3a4:	tstls	r0, r9, ror r4
   1e3a8:	stmdbmi	r4, {r1, sp}^
   1e3ac:			; <UNDEFINED> instruction: 0xf0034479
   1e3b0:	strbt	pc, [fp], r3, lsr #30	; <UNPREDICTABLE>
   1e3b4:	ldrbtmi	r4, [r9], #-2370	; 0xfffff6be
   1e3b8:	stmdbmi	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   1e3bc:			; <UNDEFINED> instruction: 0xe7f24479
   1e3c0:	ldc	8, cr6, [pc, #172]	; 1e474 <fchmod@plt+0x178b8>
   1e3c4:			; <UNDEFINED> instruction: 0xf1b38b23
   1e3c8:	svclt	0x00180800
   1e3cc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1e3d0:			; <UNDEFINED> instruction: 0xf8c8f027
   1e3d4:	bleq	4594e0 <full_module_path@@Base+0x3dff78>
   1e3d8:	tstcs	r3, r0, asr #12
   1e3dc:	bleq	259de4 <full_module_path@@Base+0x1e087c>
   1e3e0:			; <UNDEFINED> instruction: 0xffe0f01e
   1e3e4:	ldrbtmi	r4, [r9], #-2360	; 0xfffff6c8
   1e3e8:	andcs	r4, r2, r2, lsl #12
   1e3ec:			; <UNDEFINED> instruction: 0xff04f003
   1e3f0:	ldmib	r6, {r0, r1, r3, r5, fp, sp, lr}^
   1e3f4:	mufnee	f0, f6, #0.5
   1e3f8:			; <UNDEFINED> instruction: 0x2601bf18
   1e3fc:			; <UNDEFINED> instruction: 0xf8b2f027
   1e400:	bleq	45950c <full_module_path@@Base+0x3dffa4>
   1e404:	ldrtmi	r2, [r0], -r3, lsl #2
   1e408:	bleq	259e10 <full_module_path@@Base+0x1e08a8>
   1e40c:			; <UNDEFINED> instruction: 0xffcaf01e
   1e410:	ldrbtmi	r4, [r9], #-2350	; 0xfffff6d2
   1e414:	andcs	r4, r2, r2, lsl #12
   1e418:	cdp2	0, 14, cr15, cr14, cr3, {0}
   1e41c:	stmdami	ip!, {r2, r3, r5, r8, r9, sl, sp, lr, pc}
   1e420:	cmpeq	ip, r6, lsl #2	; <UNPREDICTABLE>
   1e424:			; <UNDEFINED> instruction: 0xf7ff4478
   1e428:	stmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1e42c:			; <UNDEFINED> instruction: 0xf77f2b1e
   1e430:	stmdami	r8!, {r0, r1, r2, r3, r6, r7, r9, sl, fp, sp, pc}
   1e434:	cmneq	r0, r6, lsl #2	; <UNPREDICTABLE>
   1e438:			; <UNDEFINED> instruction: 0xf7ff4478
   1e43c:			; <UNDEFINED> instruction: 0xe6c7fdf5
   1e440:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
   1e444:	stmdami	r5!, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   1e448:			; <UNDEFINED> instruction: 0xe7734478
   1e44c:	andhi	pc, r0, pc, lsr #7
   1e450:	andeq	r0, r0, r0
   1e454:	addmi	r4, pc, r0
   1e458:	andeq	r8, r4, ip, asr #15
   1e45c:	andeq	r0, r0, r0, asr #11
   1e460:	muleq	r0, r0, r5
   1e464:	andeq	r0, r0, r4, lsr r4
   1e468:	andeq	r9, r2, sl, asr #13
   1e46c:	andeq	r0, r0, r4, asr #7
   1e470:	muleq	r2, r2, sl
   1e474:	andeq	r0, r0, ip, lsr #8
   1e478:	muleq	r0, ip, r4
   1e47c:	andeq	r9, r2, r2, lsr #21
   1e480:			; <UNDEFINED> instruction: 0x00029ab6
   1e484:			; <UNDEFINED> instruction: 0x00029aba
   1e488:	andeq	r9, r2, sl, asr #21
   1e48c:	andeq	r9, r2, sl, asr #21
   1e490:	andeq	r9, r2, sl, asr #21
   1e494:	andeq	r8, r5, lr, ror #6
   1e498:	andeq	r9, r2, r6, lsl #22
   1e49c:	andeq	r9, r2, r6, lsl #22
   1e4a0:			; <UNDEFINED> instruction: 0x000295bc
   1e4a4:	andeq	r8, r5, r8, lsr #6
   1e4a8:	andeq	r9, r2, r8, lsl #21
   1e4ac:	andeq	r8, r5, r6, lsl #5
   1e4b0:	andeq	r0, r0, r8, ror #10
   1e4b4:	andeq	r0, r0, r0, lsl r4
   1e4b8:	andeq	r1, r3, r0, asr #30
   1e4bc:	andeq	r9, r2, r8, asr #20
   1e4c0:	andeq	r8, r2, r6, lsr #23
   1e4c4:	andeq	r9, r2, r0, lsl #17
   1e4c8:	andeq	r9, r2, sl, asr r9
   1e4cc:	andeq	r9, r2, r6, asr r9
   1e4d0:	andeq	r9, r2, r8, lsr r8
   1e4d4:	andeq	r9, r2, ip, lsr r8
   1e4d8:	strdeq	r9, [r2], -r2
   1e4dc:	andeq	r9, r2, ip, ror #15
   1e4e0:	strlt	r4, [r8, #-3082]	; 0xfffff3f6
   1e4e4:	blmi	2af6dc <full_module_path@@Base+0x236174>
   1e4e8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1e4ec:			; <UNDEFINED> instruction: 0xf7f9b153
   1e4f0:	blmi	25c90c <full_module_path@@Base+0x1e33a4>
   1e4f4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   1e4f8:	andscs	fp, r7, r0, lsl r1
   1e4fc:	svc	0x0058f7e7
   1e500:	svc	0x0056f7e7
   1e504:	mrc2	7, 1, pc, cr2, cr15, {7}
   1e508:	svclt	0x0000e7f1
   1e50c:	andeq	r8, r4, r0, ror #8
   1e510:	andeq	r0, r0, r8, lsr r4
   1e514:	muleq	r0, r8, r3
   1e518:	blmi	ffdf10f8 <full_module_path@@Base+0xffd77b90>
   1e51c:	push	{r1, r3, r4, r5, r6, sl, lr}
   1e520:			; <UNDEFINED> instruction: 0x46054ff0
   1e524:			; <UNDEFINED> instruction: 0xb09158d3
   1e528:	ldclmi	0, cr2, [r4]
   1e52c:	movwls	r6, #63515	; 0xf81b
   1e530:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e534:	svc	0x005cf7e7
   1e538:	ldrbtmi	r4, [ip], #-2545	; 0xfffff60f
   1e53c:	ldrbtmi	r4, [r9], #-3057	; 0xfffff40f
   1e540:	bicgt	pc, r4, #14614528	; 0xdf0000
   1e544:			; <UNDEFINED> instruction: 0xf8546148
   1e548:	ldmib	r8, {r0, r1, pc}^
   1e54c:	ldmib	r8, {r2, r8, r9, sp}^
   1e550:	stmib	r1, {r1, r2, r8, r9, sl, sp, lr}^
   1e554:	stmib	r1, {r8, r9, sp}^
   1e558:			; <UNDEFINED> instruction: 0xf8546702
   1e55c:			; <UNDEFINED> instruction: 0xf9b3300c
   1e560:	blcs	aa5b8 <full_module_path@@Base+0x31050>
   1e564:	adcshi	pc, lr, r0, lsl #6
   1e568:	ldrbtmi	r4, [fp], #-3048	; 0xfffff418
   1e56c:	blcs	38be0 <fchmod@plt+0x32024>
   1e570:	adchi	pc, ip, r0, asr #32
   1e574:	stmiapl	r3!, {r1, r2, r5, r6, r7, r8, r9, fp, lr}^
   1e578:	blcs	385ec <fchmod@plt+0x31a30>
   1e57c:	stclne	0, cr13, [fp], #-376	; 0xfffffe88
   1e580:	adchi	pc, r4, r0
   1e584:	stmiapl	r3!, {r0, r1, r5, r6, r7, r8, r9, fp, lr}^
   1e588:	blcs	385fc <fchmod@plt+0x31a40>
   1e58c:	addshi	pc, lr, r0
   1e590:	stmiapl	r3!, {r0, r5, r6, r7, r8, r9, fp, lr}^
   1e594:	blcs	38608 <fchmod@plt+0x31a4c>
   1e598:	msrhi	CPSR_sc, r0, asr #32
   1e59c:	stmiapl	r3!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
   1e5a0:	blcs	38614 <fchmod@plt+0x31a58>
   1e5a4:	addshi	pc, r2, r0
   1e5a8:	bmi	ff7b0d24 <full_module_path@@Base+0xff7377bc>
   1e5ac:	stmdapl	r6!, {r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
   1e5b0:	ldrbtmi	r5, [fp], #-2212	; 0xfffff75c
   1e5b4:	ldmib	r3, {r0, r4, r5, fp, sp, lr}^
   1e5b8:	ldmdbcs	sp, {r1, r8, r9, sp}
   1e5bc:	vsub.i8	d22, d0, d16
   1e5c0:	tstcs	r3, r1, asr r1
   1e5c4:			; <UNDEFINED> instruction: 0xf00e9100
   1e5c8:	blmi	ff65d7dc <full_module_path@@Base+0xff5e4274>
   1e5cc:	ldrbtmi	r6, [fp], #-2097	; 0xfffff7cf
   1e5d0:	ldmdbcs	sp, {r5, fp, sp, lr}
   1e5d4:	movwcs	lr, #2515	; 0x9d3
   1e5d8:	cmphi	ip, r0, lsl #6	; <UNPREDICTABLE>
   1e5dc:	ldc2l	0, cr15, [r2], #56	; 0x38
   1e5e0:	stmdavs	r0!, {r0, r4, r5, fp, sp, lr}
   1e5e4:	ldmib	r8, {r0, r2, r3, r4, r8, fp, sp}^
   1e5e8:	vcgt.u8	d2, d0, d0
   1e5ec:			; <UNDEFINED> instruction: 0xf00e814e
   1e5f0:	ldmdavs	r3!, {r0, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   1e5f4:	vstmdble	r9!, {d18-d31}
   1e5f8:	blge	358d60 <full_module_path@@Base+0x2df7f8>
   1e5fc:	stmdavs	r0!, {r0, r2, r3, r4, r8, r9, fp, sp}
   1e600:			; <UNDEFINED> instruction: 0x465b4652
   1e604:	msrhi	SPSR_sc, r0, asr #32
   1e608:	ldc2l	0, cr15, [ip], {14}
   1e60c:	stmdavs	r0!, {r0, r1, r4, r5, fp, sp, lr}
   1e610:	ldmib	r8, {r0, r2, r3, r4, r8, r9, fp, sp}^
   1e614:	vrshl.u8	d4, d14, d0
   1e618:	bmi	ff17eb74 <full_module_path@@Base+0xff10560c>
   1e61c:	ldrbtmi	r4, [sl], #-2998	; 0xfffff44a
   1e620:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e624:	subsmi	r9, sl, pc, lsl #22
   1e628:	strtmi	fp, [r2], -r4, lsl #30
   1e62c:			; <UNDEFINED> instruction: 0xf040462b
   1e630:	andslt	r8, r1, r7, lsl r1
   1e634:	svcmi	0x00f0e8bd
   1e638:	stcllt	0, cr15, [r4], {14}
   1e63c:	blmi	fed7111c <full_module_path@@Base+0xfecf7bb4>
   1e640:	stmiapl	r2!, {r0, r5, r7, fp, ip, lr}^
   1e644:	ldmdavs	r2, {r0, r1, r3, fp, sp, lr}
   1e648:			; <UNDEFINED> instruction: 0xf0402b00
   1e64c:	stccs	0, cr8, [r0, #-804]	; 0xfffffcdc
   1e650:	sbchi	pc, r2, r0, asr #5
   1e654:			; <UNDEFINED> instruction: 0xd1a12a00
   1e658:	stmiapl	r6!, {r0, r4, r5, r7, r8, r9, fp, lr}^
   1e65c:	blcs	778730 <full_module_path@@Base+0x6ff1c8>
   1e660:	tsthi	pc, r0, asr #6	; <UNPREDICTABLE>
   1e664:	strtmi	r2, [r8], -r3, lsl #2
   1e668:			; <UNDEFINED> instruction: 0xffb2f00d
   1e66c:	ldmdavs	r2!, {r0, r4, r5, r7, r8, r9, fp, lr}
   1e670:	bcs	76f864 <full_module_path@@Base+0x6f62fc>
   1e674:	smlabteq	r0, r3, r9, lr
   1e678:	rscshi	pc, pc, r0, asr #6
   1e67c:	strtmi	r2, [r8], -r3, lsl #2
   1e680:			; <UNDEFINED> instruction: 0xffa6f00d
   1e684:	ldmdavs	r2!, {r2, r3, r5, r7, r8, r9, fp, lr}
   1e688:	bcs	76f87c <full_module_path@@Base+0x6f6314>
   1e68c:	smlabteq	r2, r3, r9, lr
   1e690:	rschi	pc, pc, r0, asr #6
   1e694:	strtmi	r2, [r8], -r3, lsl #2
   1e698:			; <UNDEFINED> instruction: 0xff9af00d
   1e69c:	stmib	r8, {r0, r1, r4, r5, fp, sp, lr}^
   1e6a0:	blcs	71eaa8 <full_module_path@@Base+0x6a5540>
   1e6a4:	blcs	795af4 <full_module_path@@Base+0x71c58c>
   1e6a8:	mrshi	pc, (UNDEF: 8)	; <UNPREDICTABLE>
   1e6ac:	strtmi	r2, [r8], -r3, lsl #2
   1e6b0:			; <UNDEFINED> instruction: 0xff8ef00d
   1e6b4:	stmib	r8, {r0, r1, r4, r5, fp, sp, lr}^
   1e6b8:	strtmi	r0, [r8], -ip, lsl #2
   1e6bc:	vqrdmlah.s<illegal width 8>	d18, d0, d13
   1e6c0:	strdcs	r8, [r3, -sl]
   1e6c4:			; <UNDEFINED> instruction: 0xff84f00d
   1e6c8:	smlabteq	lr, r8, r9, lr
   1e6cc:	blmi	fe2b1140 <full_module_path@@Base+0xfe237bd8>
   1e6d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e6d4:	blls	3f8744 <full_module_path@@Base+0x37f1dc>
   1e6d8:			; <UNDEFINED> instruction: 0xf040405a
   1e6dc:	andslt	r8, r1, r1, asr #1
   1e6e0:	svchi	0x00f0e8bd
   1e6e4:			; <UNDEFINED> instruction: 0xf7e8a805
   1e6e8:	ldmibmi	r5, {r4, r5, r8, fp, sp, lr, pc}
   1e6ec:	svcls	0x00052007
   1e6f0:	mcrls	4, 0, r4, cr9, cr9, {3}
   1e6f4:	stc2	0, cr15, [r0, #12]
   1e6f8:	stmda	r6, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e6fc:	stmiapl	r3!, {r1, r2, r7, r8, r9, fp, lr}^
   1e700:			; <UNDEFINED> instruction: 0x4602681b
   1e704:	cmple	ip, r0, lsl #22
   1e708:	blmi	fe3b0d14 <full_module_path@@Base+0xfe3377ac>
   1e70c:	ldrbtmi	r5, [fp], #-2145	; 0xfffff79f
   1e710:	stmdbcs	r0, {r0, r3, fp, sp, lr}
   1e714:			; <UNDEFINED> instruction: 0xf8dfd15c
   1e718:	ldrbtmi	r9, [r9], #560	; 0x230
   1e71c:	movwcs	lr, #10701	; 0x29cd
   1e720:	ldc2	7, cr15, [r0], {241}	; 0xf1
   1e724:	blls	f0d50 <full_module_path@@Base+0x777e8>
   1e728:	ldrbtmi	r9, [r9], #-2562	; 0xfffff5fe
   1e72c:	andls	pc, r0, sp, asr #17
   1e730:	andcs	r9, r2, r1
   1e734:	stc2l	0, cr15, [r0, #-12]!
   1e738:	ldrtmi	r4, [sl], -r5, lsl #19
   1e73c:	ldrbtmi	r2, [r9], #-2
   1e740:	ldc2l	0, cr15, [sl, #-12]
   1e744:	bls	1b0d58 <full_module_path@@Base+0x1377f0>
   1e748:	ldrbtmi	r2, [r9], #-2
   1e74c:	ldc2l	0, cr15, [r4, #-12]
   1e750:	bls	1f0d5c <full_module_path@@Base+0x1777f4>
   1e754:	ldrbtmi	r2, [r9], #-2
   1e758:	stc2l	0, cr15, [lr, #-12]
   1e75c:	bls	230d60 <full_module_path@@Base+0x1b77f8>
   1e760:	ldrbtmi	r2, [r9], #-2
   1e764:	stc2l	0, cr15, [r8, #-12]
   1e768:			; <UNDEFINED> instruction: 0x4632497d
   1e76c:	ldrbtmi	r2, [r9], #-2
   1e770:	stc2l	0, cr15, [r2, #-12]
   1e774:	ldmibne	sl!, {r0, r1, r3, r4, r5, r6, r8, fp, lr}
   1e778:	ldrbtmi	r2, [r9], #-2
   1e77c:	ldc2	0, cr15, [ip, #-12]!
   1e780:	bls	2b0d6c <full_module_path@@Base+0x237804>
   1e784:	ldrbtmi	r2, [r9], #-2
   1e788:	ldc2	0, cr15, [r6, #-12]!
   1e78c:	bls	2f0d70 <full_module_path@@Base+0x277808>
   1e790:	ldrbtmi	r2, [r9], #-2
   1e794:	ldc2	0, cr15, [r0, #-12]!
   1e798:	bls	330d74 <full_module_path@@Base+0x2b780c>
   1e79c:	ldrbtmi	r2, [r9], #-2
   1e7a0:	stc2	0, cr15, [sl, #-12]!
   1e7a4:	bls	370d78 <full_module_path@@Base+0x2f7810>
   1e7a8:	ldrbtmi	r2, [r9], #-2
   1e7ac:	stc2	0, cr15, [r4, #-12]!
   1e7b0:	bls	3b0d7c <full_module_path@@Base+0x337814>
   1e7b4:	ldrbtmi	r2, [r9], #-2
   1e7b8:	ldc2	0, cr15, [lr, #-12]
   1e7bc:	cdp2	7, 9, cr15, cr0, cr10, {7}
   1e7c0:	ldmdbmi	r3, {r1, r4, r6, r7, r9, sl, sp, lr, pc}^
   1e7c4:	stmdapl	r1!, {r0, r2, r3, r5, r6, r8, r9, fp, lr}^
   1e7c8:	stmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   1e7cc:	adcle	r2, r2, r0, lsl #18
   1e7d0:	ldrdls	pc, [ip, pc]!	; <UNPREDICTABLE>
   1e7d4:			; <UNDEFINED> instruction: 0xe7a144f9
   1e7d8:			; <UNDEFINED> instruction: 0xf43f2a00
   1e7dc:			; <UNDEFINED> instruction: 0xe6ddaf77
   1e7e0:			; <UNDEFINED> instruction: 0xf43f2a00
   1e7e4:	bmi	13ca5b8 <full_module_path@@Base+0x1351050>
   1e7e8:	stmiapl	r6!, {r1, r2, r5, r6, r8, r9, fp, lr}
   1e7ec:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1e7f0:	ldmdavs	r1!, {r1, r8, r9, sp}
   1e7f4:			; <UNDEFINED> instruction: 0xdd38291d
   1e7f8:	strtmi	r2, [r8], -r3, lsl #2
   1e7fc:			; <UNDEFINED> instruction: 0xf00e9100
   1e800:	blmi	189d5a4 <full_module_path@@Base+0x182403c>
   1e804:	ldrbtmi	r6, [fp], #-2097	; 0xfffff7cf
   1e808:	ldmib	r3, {r0, r2, r3, r4, r8, fp, sp}^
   1e80c:	mcrrle	3, 0, r2, ip, cr0
   1e810:			; <UNDEFINED> instruction: 0xf00e4628
   1e814:	ldmdavs	r1!, {r0, r1, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1e818:	movwcs	lr, #2520	; 0x9d8
   1e81c:			; <UNDEFINED> instruction: 0xdc3e291d
   1e820:			; <UNDEFINED> instruction: 0xf00e4628
   1e824:	ldmdavs	r3!, {r0, r1, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1e828:			; <UNDEFINED> instruction: 0xf77f2b1c
   1e82c:	ldmib	r8, {r0, r1, r2, r3, r6, r8, r9, sl, fp, sp, pc}^
   1e830:	blcs	75ec68 <full_module_path@@Base+0x6e5700>
   1e834:	strmi	r4, [fp], -r2, lsl #12
   1e838:			; <UNDEFINED> instruction: 0x4628d150
   1e83c:	blx	ff0da87e <full_module_path@@Base+0xff061316>
   1e840:	ldmib	r8, {r0, r4, r5, fp, sp, lr}^
   1e844:	ldmdbcs	sp, {r1, r2, r3, r8, r9, sp}
   1e848:	ldmdami	r0, {r1, r2, r3, r6, sl, fp, ip, lr, pc}^
   1e84c:	ldrbtmi	r4, [r8], #-2346	; 0xfffff6d6
   1e850:	stmdavs	r8, {r0, r6, fp, ip, lr}
   1e854:	submi	r9, r8, pc, lsl #18
   1e858:	strtmi	fp, [r8], -r8, lsl #30
   1e85c:	mcrge	4, 7, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
   1e860:	cdp	7, 0, cr15, cr14, cr7, {7}
   1e864:	blx	febda8a6 <full_module_path@@Base+0xfeb6133e>
   1e868:	strtmi	lr, [r8], -pc, lsr #13
   1e86c:	blx	feada8ae <full_module_path@@Base+0xfea61346>
   1e870:	strtmi	lr, [r8], -r7, asr #15
   1e874:			; <UNDEFINED> instruction: 0xff18f00d
   1e878:			; <UNDEFINED> instruction: 0x4628e710
   1e87c:			; <UNDEFINED> instruction: 0xff14f00d
   1e880:	strtmi	lr, [r8], -r0, lsl #14
   1e884:			; <UNDEFINED> instruction: 0xff10f00d
   1e888:	strdcs	lr, [r3, -r0]
   1e88c:			; <UNDEFINED> instruction: 0xf00e9100
   1e890:	ssat	pc, #15, pc, lsl #22	; <UNPREDICTABLE>
   1e894:	tstls	r0, r3, lsl #2
   1e898:	blx	6da8da <full_module_path@@Base+0x661372>
   1e89c:	smlatbcs	r3, r0, r6, lr
   1e8a0:	tstls	r0, r8, lsr #12
   1e8a4:	blx	55a8e6 <full_module_path@@Base+0x4e137e>
   1e8a8:			; <UNDEFINED> instruction: 0x2103e7bd
   1e8ac:	tstls	r0, r8, lsr #12
   1e8b0:	blx	3da8f2 <full_module_path@@Base+0x36138a>
   1e8b4:			; <UNDEFINED> instruction: 0xf00de7af
   1e8b8:			; <UNDEFINED> instruction: 0xe705fef7
   1e8bc:			; <UNDEFINED> instruction: 0xf00d4628
   1e8c0:			; <UNDEFINED> instruction: 0xe6f7fef3
   1e8c4:	strtmi	r2, [r2], -r3, lsl #2
   1e8c8:	tstls	r0, fp, lsr #12
   1e8cc:	blx	5a90e <_dist_code@@Base+0x7d66>
   1e8d0:	strdcs	lr, [r3, -ip]
   1e8d4:			; <UNDEFINED> instruction: 0xf00e9100
   1e8d8:			; <UNDEFINED> instruction: 0xe697fafb
   1e8dc:	strtmi	r2, [r8], -r3, lsl #2
   1e8e0:			; <UNDEFINED> instruction: 0xf00e9100
   1e8e4:			; <UNDEFINED> instruction: 0xe7abfaf5
   1e8e8:	strtmi	r2, [r8], -r3, lsl #2
   1e8ec:			; <UNDEFINED> instruction: 0xf00e9100
   1e8f0:	strbt	pc, [fp], pc, ror #21	; <UNPREDICTABLE>
   1e8f4:	andeq	r8, r4, r8, lsr #8
   1e8f8:	andeq	r0, r0, ip, lsr #7
   1e8fc:	andeq	r8, r4, sl, lsl #8
   1e900:	andeq	r8, r5, lr, lsr #1
   1e904:	andeq	r0, r0, r4, asr #7
   1e908:	andeq	r0, r0, r0, asr #11
   1e90c:	andeq	r8, r5, r2, lsl #1
   1e910:	andeq	r0, r0, ip, lsl #12
   1e914:	strdeq	r0, [r0], -ip
   1e918:	andeq	r0, r0, r8, lsr r4
   1e91c:	andeq	r0, r0, r8, ror #10
   1e920:	andeq	r0, r0, ip, lsr #8
   1e924:	andeq	r0, r0, r0, lsl #7
   1e928:	andeq	r8, r5, sl, lsr r0
   1e92c:	andeq	r8, r5, lr, lsl r0
   1e930:	andeq	r8, r4, r6, lsr #6
   1e934:	andeq	r7, r5, ip, ror pc
   1e938:	andeq	r7, r5, r4, ror #30
   1e93c:	andeq	r8, r4, r4, ror r2
   1e940:	andeq	r9, r2, r8, lsl #3
   1e944:	ldrdeq	r1, [r3], -r6
   1e948:	andeq	r1, r3, sl, asr #23
   1e94c:	strdeq	r9, [r2], -lr
   1e950:	andeq	r9, r2, r2, lsl r7
   1e954:	andeq	r9, r2, lr, lsr #14
   1e958:	andeq	r9, r2, lr, asr #14
   1e95c:	andeq	r9, r2, r6, asr r7
   1e960:	andeq	r9, r2, r6, ror r7
   1e964:	muleq	r2, r2, r7
   1e968:			; <UNDEFINED> instruction: 0x000297b6
   1e96c:			; <UNDEFINED> instruction: 0x000297be
   1e970:	andeq	r9, r2, r6, asr #15
   1e974:	ldrdeq	r9, [r2], -lr
   1e978:	strdeq	r9, [r2], -r6
   1e97c:	andeq	r9, r2, r0, asr r6
   1e980:	andeq	r9, r2, ip, asr #12
   1e984:	andeq	r7, r5, r0, lsl #28
   1e988:	andeq	r7, r5, r6, ror #27
   1e98c:	strdeq	r8, [r4], -r6
   1e990:	mvnsmi	lr, sp, lsr #18
   1e994:			; <UNDEFINED> instruction: 0xf8df4605
   1e998:			; <UNDEFINED> instruction: 0x460e805c
   1e99c:	ldrbtmi	r4, [r8], #1559	; 0x617
   1e9a0:			; <UNDEFINED> instruction: 0xf7e7e004
   1e9a4:	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   1e9a8:	tstle	sl, r4, lsl #22
   1e9ac:			; <UNDEFINED> instruction: 0x4631463a
   1e9b0:			; <UNDEFINED> instruction: 0xf7e74628
   1e9b4:	mcrrne	14, 2, lr, r3, cr4
   1e9b8:	rscsle	r4, r2, r4, lsl #12
   1e9bc:	pop	{r5, r9, sl, lr}
   1e9c0:	blcs	2bf188 <full_module_path@@Base+0x245c20>
   1e9c4:	bmi	3531b4 <full_module_path@@Base+0x2d9c4c>
   1e9c8:			; <UNDEFINED> instruction: 0xf8582300
   1e9cc:			; <UNDEFINED> instruction: 0xf8522002
   1e9d0:	bl	a2aa4 <full_module_path@@Base+0x2953c>
   1e9d4:	addmi	r0, sp, #195	; 0xc3
   1e9d8:	movwcc	sp, #4101	; 0x1005
   1e9dc:	mvnsle	r2, r7, lsl #22
   1e9e0:	pop	{r5, r9, sl, lr}
   1e9e4:	stmdavs	r0, {r4, r5, r6, r7, r8, pc}^
   1e9e8:	strtmi	r2, [ip], -r0, lsl #2
   1e9ec:			; <UNDEFINED> instruction: 0xf8426030
   1e9f0:			; <UNDEFINED> instruction: 0xe7e31033
   1e9f4:	andeq	r7, r4, r6, lsr #31
   1e9f8:	andeq	r0, r0, ip, lsl #11
   1e9fc:	blmi	971294 <full_module_path@@Base+0x8f7d2c>
   1ea00:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   1ea04:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   1ea08:	strmi	r4, [lr], -r4, lsl #12
   1ea0c:	ldmdavs	fp, {r0, r2, r3, r5, r6, r9, sl, lr}
   1ea10:			; <UNDEFINED> instruction: 0xf04f9301
   1ea14:	and	r0, r5, r0, lsl #6
   1ea18:			; <UNDEFINED> instruction: 0xf7fe2014
   1ea1c:	andcs	pc, r1, r7, lsr #30
   1ea20:	blx	a5aa58 <full_module_path@@Base+0x9e14f0>
   1ea24:	strtmi	r2, [r9], -r1, lsl #4
   1ea28:			; <UNDEFINED> instruction: 0xf7ff4620
   1ea2c:	stmdacs	r0, {r0, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1ea30:	blle	812e00 <full_module_path@@Base+0x799898>
   1ea34:			; <UNDEFINED> instruction: 0xf0139b00
   1ea38:	svclt	0x0004027f
   1ea3c:	movwcs	pc, #29635	; 0x73c3	; <UNPREDICTABLE>
   1ea40:	tstle	r9, r3, lsr r0
   1ea44:	blmi	4f129c <full_module_path@@Base+0x477d34>
   1ea48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ea4c:	blls	78abc <backup_dir_buf@@Base+0x574>
   1ea50:	tstle	sl, sl, asr r0
   1ea54:	ldcllt	0, cr11, [r0, #-8]!
   1ea58:	svclt	0x0044061b
   1ea5c:	eorsvs	r2, r3, pc, lsl #6
   1ea60:	andcc	sp, r1, #240, 8	; 0xf0000000
   1ea64:	subeq	pc, r6, #134217729	; 0x8000001
   1ea68:	svclt	0x00cc2a00
   1ea6c:	tstcs	r5, #16, 6	; 0x40000000
   1ea70:			; <UNDEFINED> instruction: 0xe7e76033
   1ea74:	cdp	7, 12, cr15, cr8, cr7, {7}
   1ea78:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
   1ea7c:	andcs	r6, r3, r1, lsl #16
   1ea80:			; <UNDEFINED> instruction: 0xf806f003
   1ea84:	eorsvs	r2, r3, r5, lsl r3
   1ea88:			; <UNDEFINED> instruction: 0xf7e7e7dc
   1ea8c:	svclt	0x0000ecfa
   1ea90:	andeq	r7, r4, r4, asr #30
   1ea94:	andeq	r0, r0, ip, lsr #7
   1ea98:	strdeq	r7, [r4], -ip
   1ea9c:	andeq	r9, r2, r6, ror #10
   1eaa0:			; <UNDEFINED> instruction: 0xf06fb538
   1eaa4:	ldfmis	f0, [r7], {2}
   1eaa8:	blmi	5f02c4 <full_module_path@@Base+0x576d5c>
   1eaac:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   1eab0:	tstlt	fp, #1769472	; 0x1b0000
   1eab4:			; <UNDEFINED> instruction: 0xf94af00e
   1eab8:			; <UNDEFINED> instruction: 0x46284b14
   1eabc:	ldmib	r4, {r2, r5, r6, r7, fp, ip, lr}^
   1eac0:	svcvs	0x00a1321c
   1eac4:	svcvs	0x00e21a9b
   1eac8:			; <UNDEFINED> instruction: 0xf8d41a5b
   1eacc:	bne	fe6e2cd4 <full_module_path@@Base+0xfe66976c>
   1ead0:			; <UNDEFINED> instruction: 0xf00e1a59
   1ead4:	svcvs	0x0061f99f
   1ead8:			; <UNDEFINED> instruction: 0xf00e4628
   1eadc:	svcvs	0x00a1f99b
   1eae0:			; <UNDEFINED> instruction: 0xf00e4628
   1eae4:	svcvs	0x00e1f997
   1eae8:			; <UNDEFINED> instruction: 0xf00e4628
   1eaec:			; <UNDEFINED> instruction: 0xf8d4f993
   1eaf0:	strtmi	r1, [r8], -r0, lsl #1
   1eaf4:	ldrhtmi	lr, [r8], -sp
   1eaf8:	stmiblt	ip, {r1, r2, r3, ip, sp, lr, pc}
   1eafc:	blx	fe4dab3e <full_module_path@@Base+0xfe4615d6>
   1eb00:	svclt	0x0000e7da
   1eb04:	muleq	r4, r8, lr
   1eb08:	andeq	r0, r0, r0, lsr #7
   1eb0c:	andeq	r0, r0, r4, asr #7
   1eb10:	addlt	fp, r3, r0, lsr r5
   1eb14:			; <UNDEFINED> instruction: 0xf00d4605
   1eb18:	ldcmi	15, cr15, [r6], {205}	; 0xcd
   1eb1c:	ldrbtmi	r4, [ip], #-2582	; 0xfffff5ea
   1eb20:	stmiapl	r4!, {r0, r1, r5, r9, sl, lr}
   1eb24:	strtmi	r4, [r8], -r1, lsl #12
   1eb28:			; <UNDEFINED> instruction: 0xf00d6721
   1eb2c:	svcvs	0x0022ffc3
   1eb30:	strtmi	r4, [r8], -r3, lsl #12
   1eb34:	ldrmi	r6, [r3], #-1891	; 0xfffff89d
   1eb38:			; <UNDEFINED> instruction: 0xf00d6723
   1eb3c:	svcvs	0x0022ffbb
   1eb40:	strtmi	r4, [r8], -r3, lsl #12
   1eb44:	ldrmi	r6, [r3], #-1955	; 0xfffff85d
   1eb48:			; <UNDEFINED> instruction: 0xf00d6723
   1eb4c:	svcvs	0x0022ffb3
   1eb50:	strtmi	r9, [r8], -r1
   1eb54:	ldrmi	r9, [sl], #-2817	; 0xfffff4ff
   1eb58:	strbvs	r6, [r3, r2, lsr #14]!
   1eb5c:			; <UNDEFINED> instruction: 0xffaaf00d
   1eb60:	strmi	r6, [r3], -r2, lsr #30
   1eb64:	ldrmi	r9, [r3], #-1
   1eb68:	addeq	pc, r0, r4, asr #17
   1eb6c:	andlt	r6, r3, r3, lsr #14
   1eb70:	svclt	0x0000bd30
   1eb74:	andeq	r7, r4, r6, lsr #28
   1eb78:	andeq	r0, r0, r4, asr #7
   1eb7c:	svcmi	0x00f0e92d
   1eb80:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
   1eb84:	addlt	r4, r1, r1, asr #26
   1eb88:			; <UNDEFINED> instruction: 0xf50d4a41
   1eb8c:	ldrbtmi	r5, [sp], #-896	; 0xfffffc80
   1eb90:	mcrrmi	3, 1, r3, r0, cr12
   1eb94:	strcs	r5, [r1, #-2218]	; 0xfffff756
   1eb98:	ldmdavs	r2, {r2, r3, r4, r5, r6, sl, lr}
   1eb9c:			; <UNDEFINED> instruction: 0xf04f601a
   1eba0:	bmi	f5f3a8 <full_module_path@@Base+0xee5e40>
   1eba4:	stmib	sp, {r0, r2, r3, r4, r5, r8, r9, fp, lr}^
   1eba8:	stmiapl	r2!, {r1, r8}
   1ebac:			; <UNDEFINED> instruction: 0xf8546015
   1ebb0:			; <UNDEFINED> instruction: 0xf8d88003
   1ebb4:	blcs	72abbc <full_module_path@@Base+0x6b1654>
   1ebb8:			; <UNDEFINED> instruction: 0xf00ddc14
   1ebbc:			; <UNDEFINED> instruction: 0x4601fb75
   1ebc0:			; <UNDEFINED> instruction: 0xd1251c4b
   1ebc4:			; <UNDEFINED> instruction: 0xf50d4936
   1ebc8:	bmi	c739d0 <full_module_path@@Base+0xbfa468>
   1ebcc:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
   1ebd0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   1ebd4:	subsmi	r6, r1, sl, lsl r8
   1ebd8:			; <UNDEFINED> instruction: 0xf50dd156
   1ebdc:	andlt	r5, r1, r1, lsl #27
   1ebe0:	svchi	0x00f0e8bd
   1ebe4:	bleq	51b020 <full_module_path@@Base+0x4a1ab8>
   1ebe8:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   1ebec:	beq	65b028 <full_module_path@@Base+0x5e1ac0>
   1ebf0:	ldrbmi	sl, [fp], -r7, lsl #26
   1ebf4:	stmib	sp, {r1, r3, r6, r9, sl, lr}^
   1ebf8:	strmi	r5, [pc], -r0, lsl #20
   1ebfc:			; <UNDEFINED> instruction: 0xf7f14606
   1ec00:			; <UNDEFINED> instruction: 0xf8d8fb85
   1ec04:	blcs	7aac0c <full_module_path@@Base+0x7316a4>
   1ec08:	ldclle	6, cr4, [r9, #4]
   1ec0c:	andsle	r1, r1, r2, asr #24
   1ec10:			; <UNDEFINED> instruction: 0xf7f19102
   1ec14:	stmdbls	r2, {r0, r1, r2, r4, r9, fp, ip, sp, lr, pc}
   1ec18:	stmdbmi	r2!, {r1, r3, r9, sl, lr}
   1ec1c:			; <UNDEFINED> instruction: 0x46034479
   1ec20:			; <UNDEFINED> instruction: 0xf0032003
   1ec24:	stmdbmi	r0!, {r0, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   1ec28:	andscc	pc, sp, #64, 4
   1ec2c:	ldrbtmi	r2, [r9], #-2
   1ec30:	stc2l	7, cr15, [r6, #-992]!	; 0xfffffc20
   1ec34:	stmiapl	r3!, {r0, r2, r3, r4, r8, r9, fp, lr}^
   1ec38:	bllt	2f8cac <full_module_path@@Base+0x27f744>
   1ec3c:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
   1ec40:	stmdacs	r0, {r3, r4, fp, sp, lr}
   1ec44:			; <UNDEFINED> instruction: 0x4c1bdb0c
   1ec48:	and	r4, r0, ip, ror r4
   1ec4c:			; <UNDEFINED> instruction: 0xf00d6820
   1ec50:	andcc	pc, r3, fp, lsr #22
   1ec54:	blmi	653444 <full_module_path@@Base+0x5d9edc>
   1ec58:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1ec5c:			; <UNDEFINED> instruction: 0xff58f7ff
   1ec60:	mvnscc	pc, pc, asr #32
   1ec64:			; <UNDEFINED> instruction: 0xf00e4638
   1ec68:			; <UNDEFINED> instruction: 0x4639f871
   1ec6c:			; <UNDEFINED> instruction: 0x464a465b
   1ec70:			; <UNDEFINED> instruction: 0xf8cd4630
   1ec74:	strls	sl, [r0, #-4]
   1ec78:	blx	125cc46 <full_module_path@@Base+0x11e36de>
   1ec7c:	ldr	r4, [pc, r1, lsl #12]
   1ec80:			; <UNDEFINED> instruction: 0xf00e4638
   1ec84:	ldrb	pc, [r0, pc, asr #21]!	; <UNPREDICTABLE>
   1ec88:	bl	ffedcc2c <full_module_path@@Base+0xffe636c4>
   1ec8c:			; <UNDEFINED> instruction: 0x00047db6
   1ec90:	andeq	r0, r0, ip, lsr #7
   1ec94:	andeq	r7, r4, ip, lsr #27
   1ec98:	andeq	r0, r0, r8, lsr r5
   1ec9c:	andeq	r0, r0, ip, lsr #8
   1eca0:	andeq	r7, r4, r6, ror sp
   1eca4:	andeq	r9, r2, ip, asr #7
   1eca8:	andeq	r8, r2, r2, lsl lr
   1ecac:	strdeq	r0, [r0], -ip
   1ecb0:	andeq	r8, r4, lr, lsl #10
   1ecb4:	andeq	r8, r4, r4, lsl #10
   1ecb8:	strdeq	r8, [r4], -r4
   1ecbc:	ldrbmi	lr, [r0, sp, lsr #18]!
   1ecc0:	ldclmi	0, cr11, [r9, #648]	; 0x288
   1ecc4:	blmi	ff67070c <full_module_path@@Base+0xff5f71a4>
   1ecc8:	ldrbtmi	r4, [sp], #-1551	; 0xfffff9f1
   1eccc:			; <UNDEFINED> instruction: 0xf8df4cd8
   1ecd0:	stmiapl	fp!, {r2, r5, r6, r8, r9, lr, pc}^
   1ecd4:	cfldrdmi	mvd4, [r8, #496]	; 0x1f0
   1ecd8:			; <UNDEFINED> instruction: 0x9321681b
   1ecdc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ece0:	movwls	r2, #13056	; 0x3300
   1ece4:	andvs	pc, ip, r4, asr r8	; <UNPREDICTABLE>
   1ece8:	strmi	r9, [r6], -r1, lsl #12
   1ecec:	andsvs	r9, r3, r1, lsl #20
   1ecf0:	stmdbpl	r1!, {r1, r4, r6, r7, r9, fp, lr}^
   1ecf4:	stmiapl	r1!, {r0, r1, r3, sp, lr}
   1ecf8:	ldrdvs	r4, [fp], -r1
   1ecfc:	andls	pc, r2, r4, asr r8	; <UNPREDICTABLE>
   1ed00:	ldrdcc	pc, [r0], -r9
   1ed04:	blmi	ff40b1b8 <full_module_path@@Base+0xff391c50>
   1ed08:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1ed0c:			; <UNDEFINED> instruction: 0xf0002b00
   1ed10:	ldmdage	pc, {r4, r8, pc}	; <UNPREDICTABLE>
   1ed14:	ldc2l	7, cr15, [r6], #1008	; 0x3f0
   1ed18:	vmlal.s8	q9, d0, d0
   1ed1c:	blmi	ff2bf218 <full_module_path@@Base+0xff245cb0>
   1ed20:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1ed24:	blmi	ff28bad8 <full_module_path@@Base+0xff212570>
   1ed28:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   1ed2c:	ldrdcc	pc, [r0], -sl
   1ed30:	vqrdmulh.s<illegal width 8>	d18, d0, d1
   1ed34:	bmi	ff1bf0b8 <full_module_path@@Base+0xff145b50>
   1ed38:	stmiapl	r5!, {r8, sp}
   1ed3c:	strtmi	r4, [r8], -fp, lsr #8
   1ed40:	stcne	8, cr15, [r1], {3}
   1ed44:			; <UNDEFINED> instruction: 0xf002a904
   1ed48:	stmdacs	r0, {r0, r2, r7, r8, r9, fp, ip, sp, lr, pc}
   1ed4c:	sbcshi	pc, fp, r0
   1ed50:	ldcl	7, cr15, [sl, #-924]	; 0xfffffc64
   1ed54:	stmdacs	r2, {fp, sp, lr}
   1ed58:	cmphi	r5, r0, asr #32	; <UNPREDICTABLE>
   1ed5c:	stmiapl	r3!, {r0, r2, r3, r4, r5, r7, r8, r9, fp, lr}^
   1ed60:			; <UNDEFINED> instruction: 0x3000f9b3
   1ed64:	vstrle	d2, [r4, #-0]
   1ed68:			; <UNDEFINED> instruction: 0x462a49bb
   1ed6c:			; <UNDEFINED> instruction: 0xf0034479
   1ed70:			; <UNDEFINED> instruction: 0xf8dafa43
   1ed74:	blcs	6ad7c <file_old_total@@Base+0x1acc>
   1ed78:	stmiane	sp!, {r1, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
   1ed7c:			; <UNDEFINED> instruction: 0xf805232f
   1ed80:	andcs	r3, r1, r1, lsl #24
   1ed84:			; <UNDEFINED> instruction: 0xf876f00c
   1ed88:			; <UNDEFINED> instruction: 0xf888f7fd
   1ed8c:	strmi	r1, [r5], -r3, asr #24
   1ed90:	teqhi	fp, r0	; <UNPREDICTABLE>
   1ed94:	cmple	r2, r0, lsl #16
   1ed98:			; <UNDEFINED> instruction: 0x21014bb0
   1ed9c:	ldrbtmi	r4, [fp], #-2736	; 0xfffff550
   1eda0:	bicsvs	r9, r9, pc, lsl r8
   1eda4:	stmiapl	r2!, {r0, r1, r2, r3, r5, r7, r8, r9, fp, lr}
   1eda8:	ldmdavs	r2, {r0, r1, r5, r6, r7, fp, ip, lr}
   1edac:			; <UNDEFINED> instruction: 0xf7e7601a
   1edb0:	strtmi	lr, [r8], -r6, asr #29
   1edb4:	blx	115adf6 <full_module_path@@Base+0x10e188e>
   1edb8:			; <UNDEFINED> instruction: 0xd00242be
   1edbc:			; <UNDEFINED> instruction: 0xf7e74638
   1edc0:	bmi	fea9a8c0 <full_module_path@@Base+0xfea21358>
   1edc4:	rscscc	pc, pc, pc, asr #32
   1edc8:	smlatbcs	r0, r8, fp, r4
   1edcc:	stmiapl	r2!, {r5, r8, sl, fp, ip, pc}
   1edd0:	stmiapl	r2!, {r4, sp, lr}^
   1edd4:	andsvs	r4, r1, r6, lsr #23
   1edd8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1eddc:			; <UNDEFINED> instruction: 0xf0402b00
   1ede0:			; <UNDEFINED> instruction: 0x462880d7
   1ede4:	stc2l	0, cr15, [r2, #-40]!	; 0xffffffd8
   1ede8:	strtmi	r4, [r9], -r2, asr #12
   1edec:			; <UNDEFINED> instruction: 0xf7f74630
   1edf0:	andcs	pc, r1, r1, lsr fp	; <UNPREDICTABLE>
   1edf4:			; <UNDEFINED> instruction: 0xf83ef00c
   1edf8:			; <UNDEFINED> instruction: 0xf7ff4630
   1edfc:	blmi	fe79dc38 <full_module_path@@Base+0xfe7246d0>
   1ee00:	ldmdavs	fp!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
   1ee04:			; <UNDEFINED> instruction: 0xf0402b00
   1ee08:			; <UNDEFINED> instruction: 0xf04f80ba
   1ee0c:			; <UNDEFINED> instruction: 0x462831ff
   1ee10:			; <UNDEFINED> instruction: 0xff9cf00d
   1ee14:	movwcs	r4, #2456	; 0x998
   1ee18:	andcs	r2, sl, r8, lsl #4
   1ee1c:	tstcc	r8, r1, ror #16
   1ee20:	stc2l	0, cr15, [r4, #44]	; 0x2c
   1ee24:			; <UNDEFINED> instruction: 0xf00c2001
   1ee28:	blmi	fe55cec4 <full_module_path@@Base+0xfe4e395c>
   1ee2c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1ee30:	vqrdmlah.s<illegal width 8>	d2, d0, d12
   1ee34:	andscs	r8, r4, r0, asr #1
   1ee38:	ldc2	7, cr15, [r8, #-1016]	; 0xfffffc08
   1ee3c:	bmi	fe458e30 <full_module_path@@Base+0xfe3df8c8>
   1ee40:	blmi	fe42724c <full_module_path@@Base+0xfe3adce4>
   1ee44:	ldrbtmi	r2, [sl], #-0
   1ee48:	stmiapl	r3!, {r0, r4, r7, r8, sp, lr}^
   1ee4c:			; <UNDEFINED> instruction: 0xf00e6019
   1ee50:	blmi	fe39d8fc <full_module_path@@Base+0xfe324394>
   1ee54:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1ee58:	blmi	fe08b2ec <full_module_path@@Base+0xfe011d84>
   1ee5c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1ee60:	rsble	r2, r3, r0, lsl #22
   1ee64:			; <UNDEFINED> instruction: 0xf7e79820
   1ee68:	adcsmi	lr, lr, #1696	; 0x6a0
   1ee6c:	ldrtmi	sp, [r0], -r2
   1ee70:	cdp	7, 6, cr15, cr4, cr7, {7}
   1ee74:	ldrtmi	r4, [r8], -r5, lsl #23
   1ee78:			; <UNDEFINED> instruction: 0xf04f9e1f
   1ee7c:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
   1ee80:			; <UNDEFINED> instruction: 0xf00a601a
   1ee84:	ldrtmi	pc, [r0], -pc, lsl #24	; <UNPREDICTABLE>
   1ee88:	blx	185aec8 <full_module_path@@Base+0x17e1960>
   1ee8c:	ldrdcc	pc, [r0], -r9
   1ee90:	blmi	1b4b324 <full_module_path@@Base+0x1ad1dbc>
   1ee94:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1ee98:	cmple	r6, r0, lsl #22
   1ee9c:	ldrtmi	r4, [r8], -r1, asr #12
   1eea0:	mcr2	7, 7, pc, cr14, cr5, {7}	; <UNPREDICTABLE>
   1eea4:	rscscc	pc, pc, pc, asr #32
   1eea8:	blx	ddceae <full_module_path@@Base+0xd63946>
   1eeac:			; <UNDEFINED> instruction: 0xf00b2001
   1eeb0:	bmi	1e1ee3c <full_module_path@@Base+0x1da58d4>
   1eeb4:	tstcs	r1, r1, ror fp
   1eeb8:	andsvs	r5, r1, r2, lsr #17
   1eebc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1eec0:			; <UNDEFINED> instruction: 0xdc3c2b17
   1eec4:			; <UNDEFINED> instruction: 0xf00b2001
   1eec8:	ldrdcs	pc, [ip, -r5]
   1eecc:			; <UNDEFINED> instruction: 0xf7e74628
   1eed0:	strtmi	lr, [r8], -sl, asr #24
   1eed4:			; <UNDEFINED> instruction: 0xf7ffa903
   1eed8:	bmi	1bde524 <full_module_path@@Base+0x1b64fbc>
   1eedc:	ldrbtmi	r4, [sl], #-2899	; 0xfffff4ad
   1eee0:	ldmpl	r3, {r0, r1, fp, ip, pc}^
   1eee4:	blls	878f54 <full_module_path@@Base+0x7ff9ec>
   1eee8:			; <UNDEFINED> instruction: 0xf040405a
   1eeec:	eorlt	r8, r2, ip, lsl #1
   1eef0:			; <UNDEFINED> instruction: 0x87f0e8bd
   1eef4:	stmdbge	r4, {r1, r2, r4, r6, r8, r9, fp, lr}
   1eef8:	strtmi	r5, [r8], -r5, ror #17
   1eefc:	blx	feadaf0c <full_module_path@@Base+0xfea619a4>
   1ef00:			; <UNDEFINED> instruction: 0xf47f2800
   1ef04:	blls	24aba0 <full_module_path@@Base+0x1d1638>
   1ef08:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   1ef0c:	svcmi	0x0080f5b3
   1ef10:	stmdbmi	r1!, {r0, r1, r2, r5, ip, lr, pc}^
   1ef14:	andcs	r4, r3, sl, lsr #12
   1ef18:			; <UNDEFINED> instruction: 0xf0034479
   1ef1c:	ldmdbmi	pc, {r0, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1ef20:	rsbscc	pc, sl, #64, 4
   1ef24:	ldrbtmi	r2, [r9], #-1
   1ef28:	blx	ffadcf12 <full_module_path@@Base+0xffa639aa>
   1ef2c:	blx	17daf6e <full_module_path@@Base+0x1761a06>
   1ef30:	blmi	1718d98 <full_module_path@@Base+0x169f830>
   1ef34:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   1ef38:	blx	155af7c <full_module_path@@Base+0x14e1a14>
   1ef3c:	ldrtmi	lr, [r8], -r9, ror #13
   1ef40:	mvnscc	pc, pc, asr #32
   1ef44:			; <UNDEFINED> instruction: 0xf96ef00e
   1ef48:	blmi	1598e40 <full_module_path@@Base+0x151f8d8>
   1ef4c:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
   1ef50:	adcle	r2, r3, r0, lsl #28
   1ef54:			; <UNDEFINED> instruction: 0xf00f4630
   1ef58:	ldmdavs	r6!, {r0, r2, r6, r9, fp, ip, sp, lr, pc}
   1ef5c:	mvnsle	r2, r0, lsl #28
   1ef60:	blmi	f58dd8 <full_module_path@@Base+0xedf870>
   1ef64:			; <UNDEFINED> instruction: 0xf9b358e3
   1ef68:	blcs	2af70 <fchmod@plt+0x243b4>
   1ef6c:	svcge	0x0001f77f
   1ef70:	strtmi	r4, [sl], -ip, asr #18
   1ef74:	ldrbtmi	r2, [r9], #-2
   1ef78:			; <UNDEFINED> instruction: 0xf93ef003
   1ef7c:	blmi	12d8b68 <full_module_path@@Base+0x125f600>
   1ef80:	stmiapl	r3!, {r1, r3, sp}^
   1ef84:			; <UNDEFINED> instruction: 0xf7e76819
   1ef88:	movwcs	lr, #3382	; 0xd36
   1ef8c:			; <UNDEFINED> instruction: 0xe73c603b
   1ef90:			; <UNDEFINED> instruction: 0xf00a4630
   1ef94:			; <UNDEFINED> instruction: 0xe724fbdf
   1ef98:	ldc	7, cr15, [r6], #-924	; 0xfffffc64
   1ef9c:	ldrbtmi	r4, [sl], #-2627	; 0xfffff5bd
   1efa0:	andcs	r6, r3, r1, lsl #16
   1efa4:	ldc2l	0, cr15, [r4, #-8]!
   1efa8:	vmla.i8	q10, q0, <illegal reg q0.5>
   1efac:	andcs	r3, lr, lr, ror #4
   1efb0:			; <UNDEFINED> instruction: 0xf7f84479
   1efb4:	blmi	101de50 <full_module_path@@Base+0xfa48e8>
   1efb8:	ldrtmi	r4, [r0], -r9, lsr #12
   1efbc:	rscscc	pc, pc, #79	; 0x4f
   1efc0:	andsvs	r5, sl, r3, ror #17
   1efc4:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
   1efc8:			; <UNDEFINED> instruction: 0xf83cf7f1
   1efcc:	ldrbtmi	r4, [r9], #-2362	; 0xfffff6c6
   1efd0:	andcs	r4, r3, r2, lsl #12
   1efd4:			; <UNDEFINED> instruction: 0xf910f003
   1efd8:	vmul.i8	d20, d0, d24
   1efdc:			; <UNDEFINED> instruction: 0x200232b9
   1efe0:			; <UNDEFINED> instruction: 0xf7f84479
   1efe4:			; <UNDEFINED> instruction: 0xf7e7fb8d
   1efe8:	ldmdbmi	r5!, {r1, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   1efec:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   1eff0:	andcs	r4, r3, r3, lsl #12
   1eff4:			; <UNDEFINED> instruction: 0xf900f003
   1eff8:	vmul.i8	d20, d0, d18
   1effc:	andcs	r3, fp, lr, ror r2
   1f000:			; <UNDEFINED> instruction: 0xf7f84479
   1f004:			; <UNDEFINED> instruction: 0xf7e7fb7d
   1f008:			; <UNDEFINED> instruction: 0xf7e7ea3c
   1f00c:	bmi	bda00c <full_module_path@@Base+0xb60aa4>
   1f010:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   1f014:			; <UNDEFINED> instruction: 0xf0022003
   1f018:	stmdbmi	ip!, {r0, r1, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   1f01c:	rsbvc	pc, r3, #1325400064	; 0x4f000000
   1f020:	ldrbtmi	r2, [r9], #-14
   1f024:	blx	1b5d00e <full_module_path@@Base+0x1ae3aa6>
   1f028:	andeq	r7, r4, sl, ror ip
   1f02c:	andeq	r0, r0, ip, lsr #7
   1f030:	andeq	r7, r4, r0, ror ip
   1f034:	andeq	r0, r0, r0, asr #7
   1f038:	andeq	r0, r0, r8, ror r3
   1f03c:	andeq	r0, r0, r4, lsl #13
   1f040:	strdeq	r0, [r0], -r8
   1f044:	andeq	r0, r0, ip, asr #11
   1f048:	andeq	r0, r0, r8, ror #11
   1f04c:	muleq	r0, ip, r6
   1f050:	andeq	r0, r0, r8, lsr #13
   1f054:	andeq	r0, r0, r0, asr #11
   1f058:	strdeq	r9, [r2], -ip
   1f05c:	andeq	r7, r5, lr, asr #16
   1f060:	andeq	r0, r0, r8, lsr r4
   1f064:	ldrdeq	r0, [r0], -r8
   1f068:	andeq	r0, r0, r4, ror #9
   1f06c:	andeq	r0, r0, r4, ror #11
   1f070:	andeq	r0, r0, r0, lsr #7
   1f074:	andeq	r0, r0, r8, lsr r3
   1f078:	andeq	r0, r0, r4, asr #7
   1f07c:	andeq	r0, r0, ip, lsr #8
   1f080:	andeq	r7, r5, r6, lsr #15
   1f084:	andeq	r0, r0, r0, lsr #12
   1f088:	andeq	r0, r0, r8, ror #10
   1f08c:			; <UNDEFINED> instruction: 0x000003b8
   1f090:	andeq	r0, r0, r8, lsr r5
   1f094:	andeq	r7, r4, r6, ror #20
   1f098:	andeq	r9, r2, r0, lsl r1
   1f09c:	andeq	r8, r2, sl, lsl fp
   1f0a0:			; <UNDEFINED> instruction: 0x000005b8
   1f0a4:	andeq	r9, r2, sl, lsl #2
   1f0a8:	muleq	r0, r0, r5
   1f0ac:	andeq	r9, r2, r2, ror r0
   1f0b0:	muleq	r2, r0, sl
   1f0b4:	muleq	r0, r0, r4
   1f0b8:	ldrdeq	r9, [r2], -lr
   1f0bc:	andeq	r8, r2, r0, ror #20
   1f0c0:	andeq	r9, r2, r2, rrx
   1f0c4:	andeq	r8, r2, r0, asr #20
   1f0c8:	andeq	r9, r2, r4, lsl #1
   1f0cc:	andeq	r8, r2, lr, lsl sl
   1f0d0:	stmmi	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
   1f0d4:	strmi	fp, [pc], -r7, lsl #1
   1f0d8:	stmib	sp, {r3, r4, r7, r9, sl, lr}^
   1f0dc:	strmi	r2, [r5], -r4, lsl #6
   1f0e0:	stmib	sp, {r1, r2, r4, r9, sl, lr}^
   1f0e4:			; <UNDEFINED> instruction: 0xf7fc0102
   1f0e8:	ldrtmi	pc, [r8], -r9, ror #21	; <UNPREDICTABLE>
   1f0ec:	blx	ff9dd0e4 <full_module_path@@Base+0xff963b7c>
   1f0f0:			; <UNDEFINED> instruction: 0x46284639
   1f0f4:	strbtmi	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1f0f8:	blx	fe3db128 <full_module_path@@Base+0xfe361bc0>
   1f0fc:	ldrtmi	r4, [r8], -r9, lsr #12
   1f100:			; <UNDEFINED> instruction: 0xf00e447c
   1f104:			; <UNDEFINED> instruction: 0xf8dffad9
   1f108:			; <UNDEFINED> instruction: 0xf8543454
   1f10c:			; <UNDEFINED> instruction: 0xf8daa003
   1f110:	blcs	5ab118 <full_module_path@@Base+0x531bb0>
   1f114:	tsthi	sl, r0, lsl #6	; <UNPREDICTABLE>
   1f118:	strbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1f11c:	andls	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   1f120:	ldrdcc	pc, [r0], -r9
   1f124:			; <UNDEFINED> instruction: 0xf8dfb12b
   1f128:	stmiapl	r3!, {r2, r3, r4, r5, sl, ip, sp}^
   1f12c:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
   1f130:			; <UNDEFINED> instruction: 0xf8dfd161
   1f134:	stmiapl	r3!, {r2, r4, r5, sl, ip, sp}^
   1f138:	ldrdlt	pc, [r0], -r3
   1f13c:	svceq	0x0000f1bb
   1f140:			; <UNDEFINED> instruction: 0xf8dfd061
   1f144:	tstcs	r0, r8, lsr #8
   1f148:	strtcc	pc, [r4], #-2271	; 0xfffff721
   1f14c:	stmiapl	r2!, {r3, r5, r9, sl, lr}
   1f150:	stmiapl	r3!, {r0, r4, sp, lr}^
   1f154:	blcs	391c8 <fchmod@plt+0x3260c>
   1f158:			; <UNDEFINED> instruction: 0xf00ad14a
   1f15c:			; <UNDEFINED> instruction: 0x4628fafb
   1f160:	mcr2	7, 6, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
   1f164:	strcc	pc, [ip], #-2271	; 0xfffff721
   1f168:			; <UNDEFINED> instruction: 0xf9b358e3
   1f16c:	blcs	2b21c <fchmod@plt+0x24660>
   1f170:			; <UNDEFINED> instruction: 0xf7e7dd08
   1f174:			; <UNDEFINED> instruction: 0xf8dfeb0a
   1f178:	ldrbtmi	r1, [r9], #-1024	; 0xfffffc00
   1f17c:	andcs	r4, r2, r2, lsl #12
   1f180:			; <UNDEFINED> instruction: 0xf83af003
   1f184:	ldrdcc	pc, [r0], -r9
   1f188:			; <UNDEFINED> instruction: 0xf0402b00
   1f18c:	cdpcs	0, 0, cr8, cr0, cr3, {7}
   1f190:	cmphi	r8, r0, asr #6	; <UNPREDICTABLE>
   1f194:	stmiapl	r3!, {r0, r3, r4, r5, r6, r7, r8, r9, fp, lr}^
   1f198:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
   1f19c:	cmphi	r1, r0	; <UNPREDICTABLE>
   1f1a0:			; <UNDEFINED> instruction: 0xf1081e71
   1f1a4:	tstle	r1, r4, lsl #4
   1f1a8:	ldmmi	r6!, {r0, r2, r4, r5, r6, r7, r8, fp, lr}^
   1f1ac:	stmdapl	r1!, {r1, r2, r4, r5, r6, r7, r8, r9, fp, lr}^
   1f1b0:	stmiapl	r3!, {r5, fp, ip, lr}^
   1f1b4:	stmdavs	r0, {r0, r3, fp, sp, lr}
   1f1b8:	movwmi	r6, #6174	; 0x181e
   1f1bc:	andle	r4, r5, r1, lsr r3
   1f1c0:			; <UNDEFINED> instruction: 0x46424bf2
   1f1c4:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   1f1c8:	andcc	pc, r0, r8, asr #17
   1f1cc:			; <UNDEFINED> instruction: 0xf7ee4638
   1f1d0:	tstlt	r8, pc, ror #25	; <UNPREDICTABLE>
   1f1d4:	blcs	397e8 <fchmod@plt+0x32c2c>
   1f1d8:	rscshi	pc, ip, r0, asr #32
   1f1dc:			; <UNDEFINED> instruction: 0xf00a2000
   1f1e0:	stmibmi	fp!, {r0, r4, r8, r9, fp, ip, sp, lr, pc}^
   1f1e4:	subcc	pc, lr, #64, 4
   1f1e8:	ldrbtmi	r2, [r9], #-0
   1f1ec:	blx	fe25d1d4 <full_module_path@@Base+0xfe1e3c6c>
   1f1f0:			; <UNDEFINED> instruction: 0xf8acf00e
   1f1f4:			; <UNDEFINED> instruction: 0xf8dae7b3
   1f1f8:	blcs	7ab200 <full_module_path@@Base+0x731c98>
   1f1fc:	mlacs	r1, r9, sp, sp
   1f200:	ldc2l	0, cr15, [r8], #44	; 0x2c
   1f204:	blmi	ff919060 <full_module_path@@Base+0xff89faf8>
   1f208:	movwls	r5, #10467	; 0x28e3
   1f20c:	blcs	39280 <fchmod@plt+0x326c4>
   1f210:	blmi	ff895e38 <full_module_path@@Base+0xff81c8d0>
   1f214:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1f218:			; <UNDEFINED> instruction: 0xf8dab923
   1f21c:	blcs	7ab224 <full_module_path@@Base+0x731cbc>
   1f220:	cmnhi	r1, r0, asr #6	; <UNPREDICTABLE>
   1f224:	stmiapl	r3!, {r0, r1, r4, r6, r7, r8, r9, fp, lr}^
   1f228:	strhtcc	pc, [r8], -r3	; <UNPREDICTABLE>
   1f22c:	vqrdmulh.s<illegal width 8>	d2, d0, d0
   1f230:			; <UNDEFINED> instruction: 0xf8d980c7
   1f234:	stmdbcs	r0, {ip}
   1f238:	adcshi	pc, r5, r0, asr #32
   1f23c:	vcge.f32	d2, d0, d0
   1f240:			; <UNDEFINED> instruction: 0xf8da8145
   1f244:	strtmi	r3, [r8], -r0
   1f248:	vqrdmlah.s<illegal width 8>	d18, d0, d13
   1f24c:			; <UNDEFINED> instruction: 0xf00e80f7
   1f250:			; <UNDEFINED> instruction: 0x4628f87d
   1f254:	mcr2	7, 2, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
   1f258:	ldmdavs	r8, {r1, r8, r9, fp, ip, pc}
   1f25c:	blle	169264 <full_module_path@@Base+0xefcfc>
   1f260:			; <UNDEFINED> instruction: 0xf934f00e
   1f264:			; <UNDEFINED> instruction: 0xf04f9a02
   1f268:			; <UNDEFINED> instruction: 0x601333ff
   1f26c:	mvnscc	pc, pc, asr #32
   1f270:			; <UNDEFINED> instruction: 0xf7ef4628
   1f274:	strmi	pc, [r1], fp, lsl #24
   1f278:			; <UNDEFINED> instruction: 0xf0002800
   1f27c:	blmi	ff1ff7f4 <full_module_path@@Base+0xff18628c>
   1f280:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1f284:	blmi	ff1cb738 <full_module_path@@Base+0xff1521d0>
   1f288:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1f28c:			; <UNDEFINED> instruction: 0xf0002b01
   1f290:			; <UNDEFINED> instruction: 0xf1bb8142
   1f294:			; <UNDEFINED> instruction: 0xf0400f00
   1f298:	mvfcss	f0, #2.0
   1f29c:	mrshi	pc, LR_irq	; <UNPREDICTABLE>
   1f2a0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1f2a4:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, fp, lr}^
   1f2a8:	tstlt	r3, #1769472	; 0x1b0000
   1f2ac:	stmiapl	r6!, {r1, r2, r3, r4, r5, r7, r8, r9, fp, lr}^
   1f2b0:	orrlt	r6, r9, r1, lsr r8
   1f2b4:			; <UNDEFINED> instruction: 0xf04f4bbd
   1f2b8:			; <UNDEFINED> instruction: 0xf8540a00
   1f2bc:	andcs	r9, r0, #3
   1f2c0:	ldrdcc	pc, [r0], -r9
   1f2c4:			; <UNDEFINED> instruction: 0xf8cd4610
   1f2c8:			; <UNDEFINED> instruction: 0xf7fda000
   1f2cc:	eorsvs	pc, r0, r3, lsl r8	; <UNPREDICTABLE>
   1f2d0:	svcne	0x0004f856
   1f2d4:	mvnsle	r2, r0, lsl #18
   1f2d8:	stmiapl	r6!, {r0, r2, r4, r5, r7, r8, r9, fp, lr}^
   1f2dc:	cmplt	r1, r1, lsr r8
   1f2e0:	andcs	r4, r0, #182272	; 0x2c800
   1f2e4:	stmiapl	r3!, {r4, r9, sl, lr}^
   1f2e8:	ldmdavs	fp, {r9, ip, pc}
   1f2ec:			; <UNDEFINED> instruction: 0xf802f7fd
   1f2f0:			; <UNDEFINED> instruction: 0xf7fe6030
   1f2f4:	blmi	fec1ea10 <full_module_path@@Base+0xfeba54a8>
   1f2f8:	movwls	r5, #10467	; 0x28e3
   1f2fc:	blcs	39370 <fchmod@plt+0x327b4>
   1f300:	sbchi	pc, r3, r0
   1f304:	stmiapl	r6!, {r3, r5, r7, r8, r9, fp, lr}^
   1f308:	stmdblt	sl!, {r1, r4, r5, fp, sp, lr}
   1f30c:			; <UNDEFINED> instruction: 0xf856e0b6
   1f310:	bcs	2af28 <fchmod@plt+0x2436c>
   1f314:	adcshi	pc, r2, r0
   1f318:	blcs	bfd36c <full_module_path@@Base+0xb83e04>
   1f31c:	blmi	fe9d3730 <full_module_path@@Base+0xfe95a1c8>
   1f320:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1f324:	stmdals	r2, {r1, r3, r4, sl, lr}
   1f328:	tstcs	r6, r1, lsl #6
   1f32c:	mrc2	7, 3, pc, cr2, cr9, {7}
   1f330:	ble	ffb29338 <full_module_path@@Base+0xffaafdd0>
   1f334:	andcs	r4, r3, r1, lsr #19
   1f338:			; <UNDEFINED> instruction: 0xf0024479
   1f33c:	stmibmi	r0!, {r0, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1f340:	submi	pc, r7, #64, 4
   1f344:	ldrbtmi	r2, [r9], #-1
   1f348:			; <UNDEFINED> instruction: 0xf9daf7f8
   1f34c:			; <UNDEFINED> instruction: 0xf00a4638
   1f350:	strbt	pc, [r1], sp, lsr #21	; <UNPREDICTABLE>
   1f354:	stmiapl	r3!, {r0, r1, r3, r4, r7, r8, r9, fp, lr}^
   1f358:			; <UNDEFINED> instruction: 0xf0196818
   1f35c:	stmdacs	r0, {r0, r1, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1f360:			; <UNDEFINED> instruction: 0xf8d9d154
   1f364:	blcs	2b36c <fchmod@plt+0x247b0>
   1f368:	svcge	0x0011f43f
   1f36c:	stmiapl	r3!, {r1, r2, r4, r7, r8, r9, fp, lr}^
   1f370:	blcs	393e4 <fchmod@plt+0x32828>
   1f374:	svcge	0x000bf43f
   1f378:	stmiapl	r3!, {r2, r4, r7, r8, r9, fp, lr}^
   1f37c:	blcs	393f0 <fchmod@plt+0x32834>
   1f380:	svcge	0x0005f43f
   1f384:			; <UNDEFINED> instruction: 0xf0002b01
   1f388:	bmi	fe47f69c <full_module_path@@Base+0xfe406134>
   1f38c:	ldmibmi	r1, {r1, r3, r4, r5, r6, sl, lr}
   1f390:	ldrbtmi	r2, [r9], #-3
   1f394:			; <UNDEFINED> instruction: 0xff30f002
   1f398:	vmla.i8	d20, d16, d15
   1f39c:	andcs	r3, r1, r1, lsr r2
   1f3a0:			; <UNDEFINED> instruction: 0xf7f84479
   1f3a4:	blmi	fe25da60 <full_module_path@@Base+0xfe1e44f8>
   1f3a8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1f3ac:			; <UNDEFINED> instruction: 0xf0402b00
   1f3b0:	cdpcs	0, 0, cr8, cr0, cr1, {4}
   1f3b4:	svcge	0x0045f77f
   1f3b8:			; <UNDEFINED> instruction: 0xf1083e01
   1f3bc:	strb	r0, [r0, -r4, lsl #16]
   1f3c0:	stmib	r2!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f3c4:	ldrtmi	r4, [r2], -r5, lsl #19
   1f3c8:			; <UNDEFINED> instruction: 0x46034479
   1f3cc:			; <UNDEFINED> instruction: 0xf0022002
   1f3d0:			; <UNDEFINED> instruction: 0xe72eff13
   1f3d4:			; <UNDEFINED> instruction: 0xf00a4628
   1f3d8:			; <UNDEFINED> instruction: 0x4639f9bd
   1f3dc:			; <UNDEFINED> instruction: 0xf7f84628
   1f3e0:	andcs	pc, r1, pc, ror sp	; <UNPREDICTABLE>
   1f3e4:	stc2l	0, cr15, [r6, #-44]	; 0xffffffd4
   1f3e8:			; <UNDEFINED> instruction: 0xf7ff4638
   1f3ec:			; <UNDEFINED> instruction: 0xf8daf895
   1f3f0:	blcs	5eb3f8 <full_module_path@@Base+0x571e90>
   1f3f4:	adchi	pc, fp, r0, lsl #6
   1f3f8:			; <UNDEFINED> instruction: 0xf00b2001
   1f3fc:	ldmdbmi	r8!, {r0, r1, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}^
   1f400:	subscc	pc, r9, #64, 4
   1f404:	ldrbtmi	r2, [r9], #-0
   1f408:			; <UNDEFINED> instruction: 0xf97af7f8
   1f40c:	andcs	r4, r3, r5, ror r9
   1f410:			; <UNDEFINED> instruction: 0xf0024479
   1f414:	ldmdbmi	r4!, {r0, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   1f418:	eorcc	pc, fp, #64, 4
   1f41c:	ldrbtmi	r2, [r9], #-1
   1f420:			; <UNDEFINED> instruction: 0xf96ef7f8
   1f424:	andcs	r4, r3, r1, ror r9
   1f428:			; <UNDEFINED> instruction: 0xf0024479
   1f42c:	ldmdbmi	r0!, {r0, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   1f430:	eorscc	pc, r5, #64, 4
   1f434:	ldrbtmi	r2, [r9], #-1
   1f438:			; <UNDEFINED> instruction: 0xf962f7f8
   1f43c:			; <UNDEFINED> instruction: 0xf98af00a
   1f440:			; <UNDEFINED> instruction: 0xf8d8e707
   1f444:	strbmi	r9, [r8], -r0
   1f448:			; <UNDEFINED> instruction: 0xf992f7fd
   1f44c:			; <UNDEFINED> instruction: 0xf47f2800
   1f450:			; <UNDEFINED> instruction: 0xf7e7aea7
   1f454:	stmdavs	r1, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1f458:	tstls	r2, r8, asr #12
   1f45c:	blx	ff0dd458 <full_module_path@@Base+0xff063ef0>
   1f460:	stmdbls	r2, {r2, r5, r6, r9, fp, lr}
   1f464:			; <UNDEFINED> instruction: 0x4603447a
   1f468:			; <UNDEFINED> instruction: 0xf0022003
   1f46c:	stmdbmi	r2!, {r0, r4, r8, r9, fp, ip, sp, lr, pc}^
   1f470:	eorscc	pc, sp, #64, 4
   1f474:	ldrbtmi	r2, [r9], #-3
   1f478:			; <UNDEFINED> instruction: 0xf942f7f8
   1f47c:	stmiapl	r3!, {r2, r3, r6, r8, r9, fp, lr}^
   1f480:	tstlt	r2, sl, lsl r8
   1f484:	blcs	bfd4d8 <full_module_path@@Base+0xb83f70>
   1f488:	strbmi	sp, [r2], -r9, asr #32
   1f48c:			; <UNDEFINED> instruction: 0x46284639
   1f490:	ldc2	7, cr15, [r4], {255}	; 0xff
   1f494:	vmul.i8	q10, q0, <illegal reg q4.5>
   1f498:	ldrbtmi	r4, [r9], #-588	; 0xfffffdb4
   1f49c:			; <UNDEFINED> instruction: 0xf930f7f8
   1f4a0:	ldrdne	pc, [r0], -r8
   1f4a4:			; <UNDEFINED> instruction: 0xf7fe4648
   1f4a8:	pkhtbmi	pc, r0, r3, asr #21	; <UNPREDICTABLE>
   1f4ac:			; <UNDEFINED> instruction: 0xf005e6fa
   1f4b0:	ldrbt	pc, [r2], fp, lsl #28	; <UNPREDICTABLE>
   1f4b4:	andcs	r4, r3, r2, asr r9
   1f4b8:			; <UNDEFINED> instruction: 0xf0024479
   1f4bc:	ldmdbmi	r1, {r0, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
   1f4c0:	rscscc	pc, pc, #64, 4
   1f4c4:	ldrbtmi	r2, [r9], #-1
   1f4c8:			; <UNDEFINED> instruction: 0xf91af7f8
   1f4cc:	ldrdls	pc, [r0], -r8
   1f4d0:			; <UNDEFINED> instruction: 0xf7fd4648
   1f4d4:	stmdacs	r0, {r0, r2, r3, r6, r8, fp, ip, sp, lr, pc}
   1f4d8:	svcge	0x006ef47f
   1f4dc:	ldmib	r4, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f4e0:	strbmi	r6, [r8], -r1, lsl #16
   1f4e4:			; <UNDEFINED> instruction: 0xf7fd9102
   1f4e8:	bmi	121dee4 <full_module_path@@Base+0x11a497c>
   1f4ec:	ldrbtmi	r9, [sl], #-2306	; 0xfffff6fe
   1f4f0:	andcs	r4, r3, r3, lsl #12
   1f4f4:	blx	ff35b504 <full_module_path@@Base+0xff2e1f9c>
   1f4f8:	vmla.i8	q10, q0, q2
   1f4fc:	andcs	r4, r3, sl, lsl #4
   1f500:			; <UNDEFINED> instruction: 0xf7f84479
   1f504:			; <UNDEFINED> instruction: 0xf005f8fd
   1f508:			; <UNDEFINED> instruction: 0xf04ffddf
   1f50c:	str	r0, [r9], r1, lsl #22
   1f510:	ldrbtmi	r4, [sl], #-2623	; 0xfffff5c1
   1f514:			; <UNDEFINED> instruction: 0x4628e73b
   1f518:	ldc2l	7, cr15, [sl, #956]	; 0x3bc
   1f51c:	mcrmi	6, 1, lr, cr6, cr9, {5}
   1f520:	stmdals	r2, {r0, r8, r9, sp}
   1f524:	stmibpl	r4!, {r1, r2, r8, sp}
   1f528:	strtmi	r6, [r2], #-2084	; 0xfffff7dc
   1f52c:	ldc2l	7, cr15, [r2, #-996]!	; 0xfffffc1c
   1f530:	ble	feaa9538 <full_module_path@@Base+0xfea2ffd0>
   1f534:	ldmdbmi	r7!, {r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   1f538:	ldrbtmi	r2, [r9], #-3
   1f53c:	cdp2	0, 5, cr15, cr12, cr2, {0}
   1f540:	vmul.i8	d20, d0, d21
   1f544:	andcs	r4, r3, r1, lsr #4
   1f548:			; <UNDEFINED> instruction: 0xf7f84479
   1f54c:			; <UNDEFINED> instruction: 0x4639f8d9
   1f550:			; <UNDEFINED> instruction: 0xf7ff4628
   1f554:	smlald	pc, pc, r3, fp	; <UNPREDICTABLE>
   1f558:	andeq	r7, r4, r4, asr #16
   1f55c:	andeq	r0, r0, ip, lsr #8
   1f560:	andeq	r0, r0, ip, lsl #12
   1f564:	andeq	r0, r0, r4, lsl r5
   1f568:	strdeq	r0, [r0], -ip
   1f56c:	andeq	r0, r0, r4, asr #12
   1f570:	andeq	r0, r0, ip, lsr #13
   1f574:	andeq	r0, r0, r0, lsl #11
   1f578:	andeq	r8, r2, r6, ror #30
   1f57c:	strdeq	r0, [r0], -r8
   1f580:	andeq	r0, r0, ip, lsl r3
   1f584:	ldrdeq	r0, [r0], -r4
   1f588:			; <UNDEFINED> instruction: 0x000006b4
   1f58c:	andeq	r1, r3, lr
   1f590:	andeq	r8, r2, r6, asr r8
   1f594:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1f598:	andeq	r0, r0, r0, lsr r6
   1f59c:	andeq	r0, r0, ip, asr #11
   1f5a0:	andeq	r0, r0, r8, lsl r5
   1f5a4:	andeq	r0, r0, r4, lsr r6
   1f5a8:	andeq	r0, r0, r4, lsl r4
   1f5ac:	andeq	r0, r0, r8, ror #6
   1f5b0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1f5b4:	andeq	r0, r0, r4, asr #11
   1f5b8:	muleq	r0, r4, r4
   1f5bc:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   1f5c0:	strdeq	r8, [r2], -sl
   1f5c4:	andeq	r0, r0, r4, lsr #7
   1f5c8:	andeq	r0, r0, r4, lsr #13
   1f5cc:			; <UNDEFINED> instruction: 0x000003b0
   1f5d0:	andeq	r8, r2, ip, asr #26
   1f5d4:	andeq	r8, r2, lr, lsl #27
   1f5d8:	andeq	r8, r2, r0, lsr #13
   1f5dc:	andeq	r8, r2, ip, asr #27
   1f5e0:	andeq	r8, r2, sl, lsr r6
   1f5e4:	strdeq	r8, [r2], -r0
   1f5e8:	andeq	r8, r2, r2, lsr #12
   1f5ec:	andeq	r8, r2, ip, lsr sp
   1f5f0:	andeq	r8, r2, sl, lsl #12
   1f5f4:	andeq	r8, r2, r8, asr #14
   1f5f8:	andeq	r8, r2, sl, asr #11
   1f5fc:	andeq	r8, r2, r6, lsr #11
   1f600:	andeq	r8, r2, r0, lsl #26
   1f604:	andeq	r8, r2, sl, ror r5
   1f608:	andeq	r8, r2, r6, ror #25
   1f60c:	andeq	r8, r2, r0, asr #10
   1f610:			; <UNDEFINED> instruction: 0x00028bbe
   1f614:			; <UNDEFINED> instruction: 0x00028cb2
   1f618:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   1f61c:	andcs	r4, r0, r2, lsl #12
   1f620:	strmi	fp, [fp], -r8, lsl #10
   1f624:			; <UNDEFINED> instruction: 0xf7ff2101
   1f628:	svclt	0x0000fd53
   1f62c:	svcmi	0x00f0e92d
   1f630:	cdpmi	0, 11, cr11, cr6, cr5, {4}
   1f634:	ldcmi	6, cr4, [r6, #576]!	; 0x240
   1f638:	ldrbtmi	r4, [lr], #-1689	; 0xfffff967
   1f63c:	svcmi	0x00b64cb5
   1f640:	ldrbtmi	r5, [ip], #-2421	; 0xfffff68b
   1f644:			; <UNDEFINED> instruction: 0xf8dd2600
   1f648:	stmdavs	sp!, {r3, r4, r5, sp, pc}
   1f64c:			; <UNDEFINED> instruction: 0xf04f9503
   1f650:	cfldr32mi	mvfx0, [r2]
   1f654:	strmi	r9, [lr], -r2, lsl #12
   1f658:	strmi	r5, [r5], -r2, ror #18
   1f65c:	andhi	pc, r0, r2, asr #17
   1f660:	andlt	pc, r7, r4, asr r8	; <UNPREDICTABLE>
   1f664:	ldrdcc	pc, [r0], -fp
   1f668:			; <UNDEFINED> instruction: 0xf0002b00
   1f66c:	ldrtmi	r8, [r1], -pc, lsl #1
   1f670:			; <UNDEFINED> instruction: 0xf0094628
   1f674:			; <UNDEFINED> instruction: 0x4629ffd1
   1f678:			; <UNDEFINED> instruction: 0xf00e4630
   1f67c:	andcs	pc, r2, sp, lsl r8	; <UNPREDICTABLE>
   1f680:			; <UNDEFINED> instruction: 0xf82ef7fc
   1f684:	stmiapl	r3!, {r1, r2, r5, r7, r8, r9, fp, lr}^
   1f688:	svccs	0x0000681f
   1f68c:	addshi	pc, r5, r0, asr #32
   1f690:	ldrdcc	pc, [r0], -fp
   1f694:	subsle	r2, r8, r0, lsl #22
   1f698:	rscscc	pc, pc, pc, asr #32
   1f69c:	blx	185d692 <full_module_path@@Base+0x17e412a>
   1f6a0:			; <UNDEFINED> instruction: 0xf8544ba0
   1f6a4:			; <UNDEFINED> instruction: 0xf8d99003
   1f6a8:	stmdacs	r0, {}	; <UNPREDICTABLE>
   1f6ac:			; <UNDEFINED> instruction: 0xf00ddb05
   1f6b0:			; <UNDEFINED> instruction: 0xf04fff0d
   1f6b4:			; <UNDEFINED> instruction: 0xf8c933ff
   1f6b8:	blmi	fe6eb6c0 <full_module_path@@Base+0xfe672158>
   1f6bc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1f6c0:	blmi	fe6cbb54 <full_module_path@@Base+0xfe6525ec>
   1f6c4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1f6c8:	rsble	r2, lr, r0, lsl #22
   1f6cc:	mvnscc	pc, pc, asr #32
   1f6d0:			; <UNDEFINED> instruction: 0xf7ef4628
   1f6d4:	bmi	fe5dde48 <full_module_path@@Base+0xfe5648e0>
   1f6d8:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   1f6dc:			; <UNDEFINED> instruction: 0xb1224603
   1f6e0:	stmiapl	r2!, {r2, r4, r7, r9, fp, lr}
   1f6e4:	bcs	79734 <full_module_path@@Base+0x1cc>
   1f6e8:	tstlt	r3, r9, asr r0
   1f6ec:	bcs	39d5c <fchmod@plt+0x331a0>
   1f6f0:			; <UNDEFINED> instruction: 0xf04fdc3d
   1f6f4:			; <UNDEFINED> instruction: 0xf7fe30ff
   1f6f8:			; <UNDEFINED> instruction: 0xf7feff0f
   1f6fc:			; <UNDEFINED> instruction: 0xf1b8fd37
   1f700:			; <UNDEFINED> instruction: 0xd0123fff
   1f704:	stmiapl	r3!, {r2, r3, r7, r8, r9, fp, lr}^
   1f708:	strhtcc	pc, [r8], -r3	; <UNPREDICTABLE>
   1f70c:	vstrle	d2, [r5, #-0]
   1f710:	strbmi	r4, [r2], -sl, lsl #19
   1f714:	ldrbtmi	r2, [r9], #-2
   1f718:	stc2l	0, cr15, [lr, #-8]!
   1f71c:			; <UNDEFINED> instruction: 0xf00b2001
   1f720:	stmdbge	r2, {r0, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   1f724:			; <UNDEFINED> instruction: 0xf7ff4640
   1f728:	bmi	fe19dcd4 <full_module_path@@Base+0xfe12476c>
   1f72c:	ldrbtmi	r4, [sl], #-2936	; 0xfffff488
   1f730:	adcsmi	r9, r8, #131072	; 0x20000
   1f734:	svclt	0x00b858d3
   1f738:	ldmdavs	sl, {r3, r4, r5, r9, sl, lr}
   1f73c:	subsmi	r9, sl, r3, lsl #22
   1f740:	adcshi	pc, r0, r0, asr #32
   1f744:	pop	{r0, r2, ip, sp, pc}
   1f748:	blmi	1fc3710 <full_module_path@@Base+0x1f4a1a8>
   1f74c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1f750:			; <UNDEFINED> instruction: 0xdc2e2b16
   1f754:			; <UNDEFINED> instruction: 0x46304b7c
   1f758:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1f75c:			; <UNDEFINED> instruction: 0xf00ab1e3
   1f760:			; <UNDEFINED> instruction: 0xf8dbf8a5
   1f764:	ldrtmi	r3, [r0], -r0
   1f768:	addsle	r2, r7, r0, lsl #22
   1f76c:			; <UNDEFINED> instruction: 0xf8dae794
   1f770:	ldrmi	r1, [r8], -r0
   1f774:			; <UNDEFINED> instruction: 0xf96cf7fe
   1f778:			; <UNDEFINED> instruction: 0xf7fe9001
   1f77c:	bls	9e588 <full_module_path@@Base+0x25020>
   1f780:			; <UNDEFINED> instruction: 0x46284631
   1f784:	blx	fe6dd788 <full_module_path@@Base+0xfe664220>
   1f788:	ldr	r4, [r8, r7, lsl #12]!
   1f78c:			; <UNDEFINED> instruction: 0xff96f7fb
   1f790:			; <UNDEFINED> instruction: 0xf7fb4630
   1f794:			; <UNDEFINED> instruction: 0xe76aff93
   1f798:			; <UNDEFINED> instruction: 0xff84f009
   1f79c:	andls	lr, r1, r1, ror #15
   1f7a0:			; <UNDEFINED> instruction: 0xf7ef4628
   1f7a4:	blls	9ea00 <full_module_path@@Base+0x25498>
   1f7a8:			; <UNDEFINED> instruction: 0x4628e79f
   1f7ac:	cdp2	0, 12, cr15, cr8, cr13, {0}
   1f7b0:	strtmi	lr, [r8], -ip, lsl #15
   1f7b4:	stc2l	0, cr15, [sl, #52]	; 0x34
   1f7b8:	bmi	19596f0 <full_module_path@@Base+0x18e0188>
   1f7bc:	blmi	1927bc4 <full_module_path@@Base+0x18ae65c>
   1f7c0:	andsvs	r5, r1, r2, lsr #17
   1f7c4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1f7c8:	cmnle	ip, r0, lsl #22
   1f7cc:			; <UNDEFINED> instruction: 0x46304b5d
   1f7d0:	ldmdavs	fp!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
   1f7d4:	fstmdbxle	lr!, {d18-d31}	;@ Deprecated
   1f7d8:			; <UNDEFINED> instruction: 0xf868f00a
   1f7dc:	blcs	7b98d0 <full_module_path@@Base+0x740368>
   1f7e0:	bmi	1756970 <full_module_path@@Base+0x16dd408>
   1f7e4:	andlt	pc, r2, r4, asr r8	; <UNPREDICTABLE>
   1f7e8:	ldrdcs	pc, [r0], -fp
   1f7ec:	blcs	5cdc1c <full_module_path@@Base+0x5546b4>
   1f7f0:			; <UNDEFINED> instruction: 0x4628dc5d
   1f7f4:			; <UNDEFINED> instruction: 0xffaef009
   1f7f8:			; <UNDEFINED> instruction: 0xf7fb4630
   1f7fc:			; <UNDEFINED> instruction: 0xf8dbfab1
   1f800:	tstlt	r3, r0
   1f804:	stmiapl	r3!, {r0, r1, r2, r6, r8, r9, fp, lr}^
   1f808:	blmi	11f7884 <full_module_path@@Base+0x117e31c>
   1f80c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1f810:	blmi	11cbca4 <full_module_path@@Base+0x115273c>
   1f814:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1f818:	rsble	r2, r6, r0, lsl #22
   1f81c:			; <UNDEFINED> instruction: 0x46494652
   1f820:			; <UNDEFINED> instruction: 0xf7ee4630
   1f824:	blmi	115df40 <full_module_path@@Base+0x10e49d8>
   1f828:			; <UNDEFINED> instruction: 0xf9b458e4
   1f82c:	blcs	ab88c <full_module_path@@Base+0x32324>
   1f830:	ldmdavs	fp!, {r0, r2, r4, r6, sl, fp, ip, lr, pc}
   1f834:	blcs	1ee498 <full_module_path@@Base+0x174f30>
   1f838:			; <UNDEFINED> instruction: 0xf8dbd803
   1f83c:	blcs	2b844 <fchmod@plt+0x24c88>
   1f840:	andcs	sp, r0, r7, asr r1
   1f844:	blx	5db87a <full_module_path@@Base+0x562312>
   1f848:			; <UNDEFINED> instruction: 0x46284631
   1f84c:	blx	125d836 <full_module_path@@Base+0x11e42ce>
   1f850:			; <UNDEFINED> instruction: 0xf00b2001
   1f854:			; <UNDEFINED> instruction: 0xf04ffb0f
   1f858:			; <UNDEFINED> instruction: 0xf7fe30ff
   1f85c:	ldmdavs	fp!, {r0, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   1f860:			; <UNDEFINED> instruction: 0xdc2b2b17
   1f864:	svccc	0x00fff1b8
   1f868:			; <UNDEFINED> instruction: 0xf9b4d010
   1f86c:	blcs	6b8bc <file_old_total@@Base+0x260c>
   1f870:	ldmdbmi	r9!, {r0, r2, r8, sl, fp, ip, lr, pc}
   1f874:	andcs	r4, r2, r2, asr #12
   1f878:			; <UNDEFINED> instruction: 0xf0024479
   1f87c:			; <UNDEFINED> instruction: 0x2001fcbd
   1f880:	blx	ffe5b8b4 <full_module_path@@Base+0xffde234c>
   1f884:	strbmi	sl, [r0], -r2, lsl #18
   1f888:			; <UNDEFINED> instruction: 0xf8b8f7ff
   1f88c:	stc2l	7, cr15, [lr], #-1016	; 0xfffffc08
   1f890:			; <UNDEFINED> instruction: 0xf00b2001
   1f894:	ldmdbmi	r1!, {r0, r1, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   1f898:	vadd.i8	d25, d0, d2
   1f89c:	ldrbtmi	r4, [r9], #-695	; 0xfffffd49
   1f8a0:			; <UNDEFINED> instruction: 0xff2ef7f7
   1f8a4:	stcl	7, cr15, [ip, #920]!	; 0x398
   1f8a8:			; <UNDEFINED> instruction: 0xf8544b2a
   1f8ac:	strtmi	fp, [r8], -r3
   1f8b0:	stc2l	0, cr15, [ip, #-52]	; 0xffffffcc
   1f8b4:			; <UNDEFINED> instruction: 0xf009e7a0
   1f8b8:			; <UNDEFINED> instruction: 0xe78ffef5
   1f8bc:			; <UNDEFINED> instruction: 0x46284631
   1f8c0:			; <UNDEFINED> instruction: 0xf95cf7ff
   1f8c4:	blmi	9d9804 <full_module_path@@Base+0x96029c>
   1f8c8:	stmiapl	r3!, {r0, r1, r6, r8, sp}^
   1f8cc:			; <UNDEFINED> instruction: 0xf0036818
   1f8d0:	orrslt	pc, r0, r1, lsl fp	; <UNPREDICTABLE>
   1f8d4:	andcs	r4, r1, #35840	; 0x8c00
   1f8d8:	andsvs	r4, sl, #2063597568	; 0x7b000000
   1f8dc:	stmdbmi	r2!, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   1f8e0:	ldrbtmi	r2, [r9], #-2
   1f8e4:	stc2	0, cr15, [r8], {2}
   1f8e8:	ldrtmi	lr, [r0], -r3, lsr #15
   1f8ec:	cdp2	0, 2, cr15, cr8, cr13, {0}
   1f8f0:			; <UNDEFINED> instruction: 0x4628e794
   1f8f4:	stc2	0, cr15, [sl, #-52]!	; 0xffffffcc
   1f8f8:	blmi	75978c <full_module_path@@Base+0x6e0224>
   1f8fc:	stmiapl	r3!, {r0, r1, r6, r8, sp}^
   1f900:			; <UNDEFINED> instruction: 0xf0036818
   1f904:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   1f908:	ldrb	sp, [pc, -r4, ror #3]
   1f90c:	andeq	r7, r4, sl, lsl #6
   1f910:	andeq	r0, r0, ip, lsr #7
   1f914:	andeq	r7, r4, r2, lsl #6
   1f918:	andeq	r0, r0, r0, lsr #7
   1f91c:	muleq	r0, r8, r6
   1f920:	strdeq	r0, [r0], -ip
   1f924:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1f928:	andeq	r0, r0, r8, ror #10
   1f92c:	andeq	r0, r0, r8, lsr r4
   1f930:	andeq	r0, r0, ip, asr #11
   1f934:	andeq	r0, r0, r8, lsl r5
   1f938:	andeq	r0, r0, r0, lsl #11
   1f93c:	andeq	r8, r2, r6, asr fp
   1f940:	andeq	r7, r4, r6, lsl r2
   1f944:	andeq	r0, r0, ip, lsr #8
   1f948:	andeq	r0, r0, ip, lsr #13
   1f94c:	andeq	r0, r0, r4, asr #12
   1f950:	andeq	r0, r0, r8, lsl #10
   1f954:	andeq	r0, r0, r8, asr #9
   1f958:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   1f95c:	andeq	r8, r2, r2, lsr #3
   1f960:	andeq	r0, r0, r8, lsr #12
   1f964:	andeq	r6, r5, r4, lsl sp
   1f968:	andeq	r8, r2, lr, asr r9
   1f96c:	andeq	r0, r0, r4, asr #6
   1f970:	ldrblt	r1, [r0, #-3587]!	; 0xfffff1fd
   1f974:	movwcs	fp, #7960	; 0x1f18
   1f978:	b	4f3218 <full_module_path@@Base+0x479cb0>
   1f97c:			; <UNDEFINED> instruction: 0x460573d1
   1f980:	eorsle	r4, r0, lr, ror r4
   1f984:	svc	0x0018f7e6
   1f988:	stccs	6, cr4, [r4], {4}
   1f98c:	stccs	0, cr13, [r3], {13}
   1f990:	stmdbmi	r1!, {r0, r2, r3, r5, ip, lr, pc}
   1f994:	andcs	r4, r3, sl, lsr #12
   1f998:			; <UNDEFINED> instruction: 0xf0024479
   1f99c:	ldmdbmi	pc, {r0, r2, r3, r5, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   1f9a0:	andcs	r2, r4, r9, asr #4
   1f9a4:			; <UNDEFINED> instruction: 0xf7f74479
   1f9a8:	ldmdbmi	sp, {r0, r1, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   1f9ac:	strtmi	r4, [r8], -r2, lsr #12
   1f9b0:			; <UNDEFINED> instruction: 0xf7e64479
   1f9b4:	stmdblt	r8!, {r4, r5, r8, r9, sl, fp, sp, lr, pc}^
   1f9b8:	ldmpl	r3!, {r1, r3, r4, r8, r9, fp, lr}^
   1f9bc:	blcs	779a30 <full_module_path@@Base+0x7004c8>
   1f9c0:	blcs	6d6a58 <full_module_path@@Base+0x65d4f0>
   1f9c4:	andcs	fp, r3, r8, asr #31
   1f9c8:	blcs	5569dc <full_module_path@@Base+0x4dd474>
   1f9cc:	andcs	fp, r2, ip, asr #31
   1f9d0:	ldcllt	0, cr2, [r0, #-4]!
   1f9d4:			; <UNDEFINED> instruction: 0x46224914
   1f9d8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1f9dc:	svc	0x001af7e6
   1f9e0:	bicsle	r2, r6, r0, lsl #16
   1f9e4:			; <UNDEFINED> instruction: 0x460cbd70
   1f9e8:	rscle	r2, r5, r0, lsl #16
   1f9ec:	stmdbmi	pc, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   1f9f0:	strtmi	r4, [r8], -r2, lsr #12
   1f9f4:			; <UNDEFINED> instruction: 0xf7e64479
   1f9f8:	cmplt	r8, lr, lsl #30
   1f9fc:	strtmi	r4, [r2], -ip, lsl #18
   1fa00:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1fa04:	svc	0x0006f7e6
   1fa08:	bicle	r2, r2, r0, lsl #16
   1fa0c:	ldcllt	0, cr2, [r0, #-20]!	; 0xffffffec
   1fa10:	ldcllt	0, cr2, [r0, #-16]!
   1fa14:	andeq	r6, r4, r4, asr #31
   1fa18:			; <UNDEFINED> instruction: 0x00028cb8
   1fa1c:	andeq	r8, r2, r8, asr #25
   1fa20:	andeq	r8, r2, r8, lsl #25
   1fa24:	andeq	r0, r0, ip, lsr #8
   1fa28:	andeq	r8, r2, lr, ror #24
   1fa2c:	andeq	r8, r2, ip, asr #24
   1fa30:	andeq	r8, r2, r2, asr #24
   1fa34:	bmi	5f2694 <full_module_path@@Base+0x57912c>
   1fa38:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   1fa3c:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   1fa40:	smlawtcs	ip, r4, r1, fp
   1fa44:			; <UNDEFINED> instruction: 0xf7e64620
   1fa48:	strmi	lr, [r5], -r4, asr #29
   1fa4c:	blne	8c094 <full_module_path@@Base+0x12b2c>
   1fa50:			; <UNDEFINED> instruction: 0xf7ff4620
   1fa54:	cdpmi	15, 1, cr15, cr0, cr13, {4}
   1fa58:	mvnscc	pc, pc, asr #32
   1fa5c:			; <UNDEFINED> instruction: 0x4603447e
   1fa60:	eorsvs	r1, r3, r8, ror #24
   1fa64:			; <UNDEFINED> instruction: 0xff84f7ff
   1fa68:	rsbsvs	r6, r0, r3, lsr r8
   1fa6c:			; <UNDEFINED> instruction: 0xf083fab3
   1fa70:			; <UNDEFINED> instruction: 0xbd700940
   1fa74:			; <UNDEFINED> instruction: 0xf04f4620
   1fa78:			; <UNDEFINED> instruction: 0xf7ff31ff
   1fa7c:	bmi	21f868 <full_module_path@@Base+0x1a6300>
   1fa80:			; <UNDEFINED> instruction: 0x4603447a
   1fa84:	andeq	lr, r0, r2, asr #19
   1fa88:			; <UNDEFINED> instruction: 0xf083fab3
   1fa8c:			; <UNDEFINED> instruction: 0xbd700940
   1fa90:	andeq	r6, r4, ip, lsl #30
   1fa94:	andeq	r0, r0, ip, ror #12
   1fa98:	andeq	r6, r5, ip, asr #24
   1fa9c:	andeq	r6, r5, r8, lsr #24
   1faa0:	stcle	8, cr2, [sp], {5}
   1faa4:	stcle	8, cr2, [r7], {1}
   1faa8:	stmdacs	r1, {r6, r8, ip, sp, pc}
   1faac:	stmdbcs	r0, {r3, r8, ip, lr, pc}
   1fab0:	andcs	fp, r2, r4, lsl pc
   1fab4:			; <UNDEFINED> instruction: 0x47702010
   1fab8:			; <UNDEFINED> instruction: 0x47702010
   1fabc:	ldrbmi	r2, [r0, -r1]!
   1fac0:	subscs	r4, ip, #49152	; 0xc000
   1fac4:	ldrbtmi	r2, [r9], #-4
   1fac8:			; <UNDEFINED> instruction: 0xf7f7b508
   1facc:	svclt	0x0000fe19
   1fad0:	andeq	r8, r2, r6, lsr #23
   1fad4:	svclt	0x00d42803
   1fad8:	andcs	r2, r1, r0
   1fadc:	svclt	0x00004770
   1fae0:	push	{r2, r8, fp, sp}
   1fae4:	ldcle	7, cr4, [r7, #-960]!	; 0xfffffc40
   1fae8:	stfeqd	f7, [r5], {161}	; 0xa1
   1faec:	mvfeqs	f7, f0
   1faf0:	movweq	pc, #12332	; 0x302c	; <UNPREDICTABLE>
   1faf4:	ldrmi	r2, [lr], #1792	; 0x700
   1faf8:			; <UNDEFINED> instruction: 0x4604463e
   1fafc:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1fb00:	mulcs	r0, r4, r9
   1fb04:			; <UNDEFINED> instruction: 0xf9143404
   1fb08:	bl	aeb1c <full_module_path@@Base+0x355b4>
   1fb0c:			; <UNDEFINED> instruction: 0xf9140a06
   1fb10:	ldrmi	r9, [sl], #-3073	; 0xfffff3ff
   1fb14:			; <UNDEFINED> instruction: 0x5c02f914
   1fb18:	movteq	lr, #15107	; 0x3b03
   1fb1c:	bl	f11bc <full_module_path@@Base+0x77c54>
   1fb20:	strtmi	r0, [sl], #-906	; 0xfffffc76
   1fb24:	strbmi	r4, [sl], #-1099	; 0xfffffbb5
   1fb28:	blx	630b8a <full_module_path@@Base+0x5b7622>
   1fb2c:	ldrmi	r3, [pc], #-773	; 1fb34 <fchmod@plt+0x18f78>
   1fb30:			; <UNDEFINED> instruction: 0xf02cd1e6
   1fb34:			; <UNDEFINED> instruction: 0xf10c0c03
   1fb38:	strbmi	r0, [r1, #-3076]!	; 0xfffff3fc
   1fb3c:	strmi	sp, [r4], #3335	; 0xd07
   1fb40:			; <UNDEFINED> instruction: 0xf91c4408
   1fb44:	strbmi	r3, [r0, #-2817]!	; 0xfffff4ff
   1fb48:	ldrtmi	r4, [r7], #-1054	; 0xfffffbe2
   1fb4c:	ldrteq	sp, [r8], #-505	; 0xfffffe07
   1fb50:			; <UNDEFINED> instruction: 0xf086fa10
   1fb54:			; <UNDEFINED> instruction: 0x87f0e8bd
   1fb58:	ldrtmi	r2, [lr], -r0, lsl #14
   1fb5c:			; <UNDEFINED> instruction: 0xe7ec46bc
   1fb60:	ldrbmi	lr, [r0, sp, lsr #18]!
   1fb64:			; <UNDEFINED> instruction: 0xf8df460d
   1fb68:	ldrmi	r8, [r1], r4, lsl #3
   1fb6c:	addslt	r4, r8, r0, ror #18
   1fb70:	bmi	1830f58 <full_module_path@@Base+0x17b79f0>
   1fb74:	svcmi	0x00604479
   1fb78:	ldrdcc	pc, [r0], -r8
   1fb7c:	stmpl	sl, {r2, r9, sl, lr}
   1fb80:	blcs	130d84 <full_module_path@@Base+0xb781c>
   1fb84:	andsls	r6, r7, #1179648	; 0x120000
   1fb88:	andeq	pc, r0, #79	; 0x4f
   1fb8c:	blcs	56bb0 <_dist_code@@Base+0x4008>
   1fb90:	ldmdbmi	sl, {r1, r3, r5, sl, fp, ip, lr, pc}^
   1fb94:			; <UNDEFINED> instruction: 0x200422bd
   1fb98:			; <UNDEFINED> instruction: 0xf7f74479
   1fb9c:	blcs	19f268 <full_module_path@@Base+0x125d00>
   1fba0:			; <UNDEFINED> instruction: 0x466ed1f7
   1fba4:			; <UNDEFINED> instruction: 0xf01e4630
   1fba8:	blmi	159ec2c <full_module_path@@Base+0x15256c4>
   1fbac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   1fbb0:	rsbsle	r2, r6, r0, lsl #22
   1fbb4:	ldmpl	fp!, {r0, r1, r4, r6, r8, r9, fp, lr}^
   1fbb8:	blcs	39c2c <fchmod@plt+0x33070>
   1fbbc:	addhi	pc, r5, r0, asr #32
   1fbc0:	strtmi	r4, [r1], -sl, lsr #12
   1fbc4:			; <UNDEFINED> instruction: 0xf01e4630
   1fbc8:	strbmi	pc, [r9], -r7, lsr #24	; <UNPREDICTABLE>
   1fbcc:			; <UNDEFINED> instruction: 0xf01e4630
   1fbd0:	bmi	139ec74 <full_module_path@@Base+0x132570c>
   1fbd4:	ldrbtmi	r4, [sl], #-2887	; 0xfffff4b9
   1fbd8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1fbdc:	subsmi	r9, sl, r7, lsl fp
   1fbe0:	andslt	sp, r8, sp, ror r1
   1fbe4:			; <UNDEFINED> instruction: 0x87f0e8bd
   1fbe8:	ldrtmi	r4, [r0], -lr, ror #12
   1fbec:			; <UNDEFINED> instruction: 0xff4af01d
   1fbf0:	ldrdcc	pc, [r8], -r8
   1fbf4:	ble	19706a8 <full_module_path@@Base+0x18f7140>
   1fbf8:	ldrdeq	pc, [ip], -r8
   1fbfc:			; <UNDEFINED> instruction: 0xf7e6b108
   1fc00:	andcs	lr, r0, #182272	; 0x2c800
   1fc04:	tstcs	r1, r8, lsr #26
   1fc08:	mrc2	7, 1, pc, cr10, cr13, {7}
   1fc0c:	ldrbtmi	r4, [sl], #-2623	; 0xfffff5c1
   1fc10:	stmib	r2, {r0, r1, r9, sl, lr}^
   1fc14:	stmdacs	r0, {r1, ip, lr}
   1fc18:	strtmi	sp, [r1], -r3, rrx
   1fc1c:	ldrmi	r4, [r8], -sl, lsr #12
   1fc20:	bl	ff55dbc0 <full_module_path@@Base+0xff4e4658>
   1fc24:	ldmpl	sl!, {r0, r1, r2, r4, r5, r9, fp, lr}
   1fc28:			; <UNDEFINED> instruction: 0x46036811
   1fc2c:	strbpl	fp, [r1, #-329]	; 0xfffffeb7
   1fc30:	ldmdavs	r0, {r0, r6, r8, fp, ip}
   1fc34:	beq	2d04c <fchmod@plt+0x26490>
   1fc38:	ldmdahi	r0, {r3, r6, ip, sp, lr}^
   1fc3c:	ldmvc	r2, {r3, r7, ip, sp, lr}^
   1fc40:	ldccs	0, cr7, [pc, #-808]!	; 1f920 <fchmod@plt+0x18d64>
   1fc44:			; <UNDEFINED> instruction: 0xf8dfdd48
   1fc48:			; <UNDEFINED> instruction: 0xf1a580c8
   1fc4c:			; <UNDEFINED> instruction: 0xf02a0a40
   1fc50:	strcs	r0, [r0], #-1855	; 0xfffff8c1
   1fc54:			; <UNDEFINED> instruction: 0x374044f8
   1fc58:			; <UNDEFINED> instruction: 0xf8d8e001
   1fc5c:	ldmdbne	r9, {r2, r3, ip, sp}
   1fc60:	ldrtmi	r2, [r0], -r0, asr #4
   1fc64:			; <UNDEFINED> instruction: 0xf01d4414
   1fc68:	adcmi	pc, r7, #37, 30	; 0x94
   1fc6c:			; <UNDEFINED> instruction: 0xf02ad1f5
   1fc70:			; <UNDEFINED> instruction: 0xf10a0a3f
   1fc74:	bl	fe96257c <full_module_path@@Base+0xfe8e9014>
   1fc78:	cfstr32cs	mvfx0, [r0, #-40]	; 0xffffffd8
   1fc7c:	blmi	996c94 <full_module_path@@Base+0x91d72c>
   1fc80:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1fc84:	vstrle	d2, [r7, #-8]
   1fc88:	strtmi	r4, [sl], -r3, lsr #22
   1fc8c:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
   1fc90:	ldrbmi	r6, [r1], #-2265	; 0xfffff727
   1fc94:			; <UNDEFINED> instruction: 0xff0ef01d
   1fc98:	ldrtmi	r4, [r0], -r9, asr #12
   1fc9c:			; <UNDEFINED> instruction: 0xff5cf01d
   1fca0:			; <UNDEFINED> instruction: 0x462ae797
   1fca4:	ldrtmi	r4, [r0], -r1, lsr #12
   1fca8:	blx	feddbd2a <full_module_path@@Base+0xfed627c2>
   1fcac:	ldmpl	fp!, {r0, r2, r4, r8, r9, fp, lr}^
   1fcb0:	blcs	39d24 <fchmod@plt+0x33168>
   1fcb4:	ldmdbge	r6, {r0, r3, r7, ip, lr, pc}
   1fcb8:	ldrtmi	r2, [r0], -r4, lsl #4
   1fcbc:			; <UNDEFINED> instruction: 0xf01e9316
   1fcc0:	str	pc, [r2, fp, lsr #23]
   1fcc4:	ldrdcc	pc, [ip], -r8
   1fcc8:	ldmdbge	r6, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
   1fccc:	ldrtmi	r2, [r0], -r4, lsl #4
   1fcd0:			; <UNDEFINED> instruction: 0xf01e9316
   1fcd4:	ldrb	pc, [r3, -r1, lsr #23]!	; <UNPREDICTABLE>
   1fcd8:	beq	5be1c <_dist_code@@Base+0x9274>
   1fcdc:			; <UNDEFINED> instruction: 0xf7e6e7cd
   1fce0:	stmdami	lr, {r4, r6, r7, r8, r9, fp, sp, lr, pc}
   1fce4:			; <UNDEFINED> instruction: 0xf7fd4478
   1fce8:	svclt	0x0000fe3f
   1fcec:	andeq	r6, r5, r8, lsr fp
   1fcf0:	ldrdeq	r6, [r4], -r0
   1fcf4:	andeq	r0, r0, ip, lsr #7
   1fcf8:	andeq	r6, r4, r4, asr #27
   1fcfc:	ldrdeq	r8, [r2], -r4
   1fd00:	andeq	r0, r0, r4, ror #7
   1fd04:	andeq	r0, r0, ip, ror #7
   1fd08:	andeq	r6, r4, lr, ror #26
   1fd0c:	muleq	r5, sl, sl
   1fd10:	andeq	r6, r5, r4, asr sl
   1fd14:	andeq	r6, r5, r8, lsr #20
   1fd18:	andeq	r6, r5, sl, lsl sl
   1fd1c:	muleq	r2, r4, r9
   1fd20:	svcmi	0x00f0e92d
   1fd24:	bmi	1fb176c <full_module_path@@Base+0x1f38204>
   1fd28:	blmi	1fa8d30 <full_module_path@@Base+0x1f2f7c8>
   1fd2c:	ldrbtmi	fp, [sl], #-163	; 0xffffff5d
   1fd30:			; <UNDEFINED> instruction: 0x560ce9d1
   1fd34:	ldmpl	r3, {r0, r5, r9, sl, lr}^
   1fd38:	ldmdavs	fp, {r1, r5, r9, sl, lr}
   1fd3c:			; <UNDEFINED> instruction: 0xf04f9321
   1fd40:			; <UNDEFINED> instruction: 0xf8c80300
   1fd44:			; <UNDEFINED> instruction: 0xf8c84000
   1fd48:			; <UNDEFINED> instruction: 0xf8c84004
   1fd4c:			; <UNDEFINED> instruction: 0xf8c84008
   1fd50:	stmib	sp, {r2, r3, lr}^
   1fd54:			; <UNDEFINED> instruction: 0xf0015602
   1fd58:	vmovne	s7, s8, pc, r3
   1fd5c:	ldrtmi	sp, [r3], -r0, rrx
   1fd60:	orrcs	pc, r0, pc, asr #8
   1fd64:	strbcs	r4, [r0, -sl, lsr #12]
   1fd68:	strmi	r9, [r2], r0, lsl #2
   1fd6c:			; <UNDEFINED> instruction: 0xf0129701
   1fd70:	blmi	1b9f82c <full_module_path@@Base+0x1b262c4>
   1fd74:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1fd78:	strmi	r2, [r6], -r4, lsl #20
   1fd7c:	bcs	1972f0 <full_module_path@@Base+0x11dd88>
   1fd80:			; <UNDEFINED> instruction: 0xf10dd15b
   1fd84:	strbmi	r0, [r8], -ip, lsr #18
   1fd88:	blx	bdbe0a <full_module_path@@Base+0xb628a2>
   1fd8c:	andne	lr, r2, #3620864	; 0x374000
   1fd90:			; <UNDEFINED> instruction: 0xf1722940
   1fd94:	vsubw.s8	q8, q0, d0
   1fd98:			; <UNDEFINED> instruction: 0xf1b180bb
   1fd9c:	movwls	r0, #17216	; 0x4340
   1fda0:	teqeq	pc, #35	; 0x23	; <UNPREDICTABLE>
   1fda4:	blcc	1c2b4 <fchmod@plt+0x156f8>
   1fda8:	movwls	r3, #25408	; 0x6340
   1fdac:	eorlt	pc, r4, sp, asr #17
   1fdb0:	movweq	pc, #331	; 0x14b	; <UNPREDICTABLE>
   1fdb4:	bcc	21a4f0 <full_module_path@@Base+0x1a0f88>
   1fdb8:	ldmib	sp, {sl, sp}^
   1fdbc:	strcs	sl, [r0, #-2822]	; 0xfffff4fa
   1fdc0:	strtmi	r4, [fp], -r2, lsr #12
   1fdc4:	smladxls	r0, r0, r6, r4
   1fdc8:	mcr2	0, 5, pc, cr12, cr2, {0}	; <UNPREDICTABLE>
   1fdcc:	strmi	r2, [r1], -r0, asr #4
   1fdd0:			; <UNDEFINED> instruction: 0xf01e4648
   1fdd4:	strbcc	pc, [r0], #-2849	; 0xfffff4df	; <UNPREDICTABLE>
   1fdd8:	streq	pc, [r0, #-325]	; 0xfffffebb
   1fddc:	svclt	0x0008455d
   1fde0:	mvnle	r4, r4, asr r5
   1fde4:	ldmib	sp, {r2, r8, r9, fp, ip, pc}^
   1fde8:	ldmibeq	fp, {r3, r8, r9, fp, sp, pc}
   1fdec:	orrvs	lr, fp, #274432	; 0x43000
   1fdf0:	addsne	lr, fp, #323584	; 0x4f000
   1fdf4:			; <UNDEFINED> instruction: 0xf1421c59
   1fdf8:	orreq	r0, sl, r0, lsl #6
   1fdfc:	b	10e0470 <full_module_path@@Base+0x1066f08>
   1fe00:			; <UNDEFINED> instruction: 0x46146391
   1fe04:	blne	346214 <full_module_path@@Base+0x2cccac>
   1fe08:	ldclle	12, cr2, [r7], #-0
   1fe0c:	strbmi	r4, [r8], -r1, asr #12
   1fe10:	blx	1dbe92 <full_module_path@@Base+0x16292a>
   1fe14:			; <UNDEFINED> instruction: 0xf7e64650
   1fe18:			; <UNDEFINED> instruction: 0x4630ee92
   1fe1c:			; <UNDEFINED> instruction: 0xffb0f012
   1fe20:	blmi	1032730 <full_module_path@@Base+0xfb91c8>
   1fe24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1fe28:	blls	879e98 <full_module_path@@Base+0x800930>
   1fe2c:	cmnle	r5, sl, asr r0
   1fe30:	pop	{r0, r1, r5, ip, sp, pc}
   1fe34:	adcmi	r8, r2, #240, 30	; 0x3c0
   1fe38:	ldmdbmi	sp!, {r1, r3, sl, fp, ip, lr, pc}
   1fe3c:	ldrbtmi	r2, [r9], #-3
   1fe40:			; <UNDEFINED> instruction: 0xf9daf002
   1fe44:	rscscs	r4, r7, #966656	; 0xec000
   1fe48:	ldrbtmi	r2, [r9], #-4
   1fe4c:	mrrc2	7, 15, pc, r8, cr7	; <UNPREDICTABLE>
   1fe50:	stmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1fe54:			; <UNDEFINED> instruction: 0xf01d4648
   1fe58:	ldmib	sp, {r0, r2, r4, r9, sl, fp, ip, sp, lr, pc}^
   1fe5c:	stmdbcs	r0, {r1, r9, ip}^
   1fe60:	movweq	pc, #370	; 0x172	; <UNPREDICTABLE>
   1fe64:			; <UNDEFINED> instruction: 0xf1b1db57
   1fe68:	movwls	r0, #25408	; 0x6340
   1fe6c:	teqeq	pc, #35	; 0x23	; <UNPREDICTABLE>
   1fe70:	blcc	1c380 <fchmod@plt+0x157c4>
   1fe74:	movwls	r3, #17216	; 0x4340
   1fe78:	movweq	pc, #331	; 0x14b	; <UNPREDICTABLE>
   1fe7c:	stmib	sp, {r0, r2, r8, r9, ip, pc}^
   1fe80:	strcs	sl, [r0], #-2824	; 0xfffff4f8
   1fe84:	blge	15a600 <full_module_path@@Base+0xe1098>
   1fe88:	strtmi	r2, [r2], -r0, lsl #10
   1fe8c:	ldrtmi	r4, [r0], -fp, lsr #12
   1fe90:			; <UNDEFINED> instruction: 0xf0129700
   1fe94:	subcs	pc, r0, #1136	; 0x470
   1fe98:	strbmi	r4, [r8], -r1, lsl #12
   1fe9c:	mcr2	0, 0, pc, cr10, cr13, {0}	; <UNPREDICTABLE>
   1fea0:			; <UNDEFINED> instruction: 0xf1453440
   1fea4:	strmi	r0, [fp, #1280]!	; 0x500
   1fea8:	strmi	fp, [r2, #3848]!	; 0xf08
   1feac:	blls	1d4668 <full_module_path@@Base+0x15b100>
   1feb0:	blge	25a62c <full_module_path@@Base+0x1e10c4>
   1feb4:	b	10e2528 <full_module_path@@Base+0x1068fc0>
   1feb8:	b	13f8cec <full_module_path@@Base+0x137f784>
   1febc:	lfmne	f1, 2, [r9], {155}	; 0x9b
   1fec0:	movweq	pc, #322	; 0x142	; <UNPREDICTABLE>
   1fec4:	orrseq	r0, fp, sl, lsl #3
   1fec8:	orrsvs	lr, r1, #274432	; 0x43000
   1fecc:	stmdbls	r2, {r2, r4, r9, sl, lr}
   1fed0:			; <UNDEFINED> instruction: 0x2c001b0c
   1fed4:	ldmdbmi	r8, {r2, sl, fp, ip, lr, pc}
   1fed8:	stmdavs	r9, {r0, r3, r4, r5, r6, sl, lr}^
   1fedc:	vstrle.16	s4, [r8, #-4]	; <UNPREDICTABLE>
   1fee0:	strls	r4, [r0], #-1584	; 0xfffff9d0
   1fee4:	mrc2	0, 0, pc, cr14, cr2, {0}
   1fee8:	strmi	r4, [r1], -r2, lsr #12
   1feec:			; <UNDEFINED> instruction: 0xf01d4648
   1fef0:	strbmi	pc, [r1], -r1, ror #27	; <UNPREDICTABLE>
   1fef4:			; <UNDEFINED> instruction: 0xf01d4648
   1fef8:	str	pc, [fp, pc, lsr #28]
   1fefc:	strls	r4, [r0], #-1584	; 0xfffff9d0
   1ff00:	mrc2	0, 0, pc, cr0, cr2, {0}
   1ff04:	strmi	r4, [r1], -r2, lsr #12
   1ff08:			; <UNDEFINED> instruction: 0xf01e4648
   1ff0c:	ldrb	pc, [sp, -r5, lsl #21]!	; <UNPREDICTABLE>
   1ff10:	strtmi	r4, [r3], -r2, lsr #12
   1ff14:			; <UNDEFINED> instruction: 0x4622e776
   1ff18:	ldrb	r4, [r8, r3, lsr #12]
   1ff1c:	b	fec5debc <full_module_path@@Base+0xfebe4954>
   1ff20:	andeq	r6, r4, r6, lsl ip
   1ff24:	andeq	r0, r0, ip, lsr #7
   1ff28:	andeq	r6, r5, r4, lsr r9
   1ff2c:	andeq	r6, r4, r0, lsr #22
   1ff30:	andeq	r8, r2, sl, asr #16
   1ff34:	andeq	r8, r2, r2, lsr #16
   1ff38:	ldrdeq	r6, [r5], -r0
   1ff3c:	mvnsmi	lr, sp, lsr #18
   1ff40:	ldcmi	6, cr4, [r6], #-24	; 0xffffffe8
   1ff44:	ldrbtmi	r4, [ip], #-1549	; 0xfffff9f3
   1ff48:	blcs	13a3dc <full_module_path@@Base+0xc0e74>
   1ff4c:	blcs	56f64 <_dist_code@@Base+0x43bc>
   1ff50:	cmple	fp, ip, lsl #24
   1ff54:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1ff58:	cmple	r7, r5, lsl #22
   1ff5c:	strmi	r4, [r1], -sl, lsl #12
   1ff60:	andseq	pc, r4, r4, lsl #2
   1ff64:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1ff68:	blt	15dbfe8 <full_module_path@@Base+0x1562a80>
   1ff6c:	stmdane	pc, {r5, r6, r7, r9, sl, fp, sp, lr}	; <UNPREDICTABLE>
   1ff70:	stclle	15, cr2, [r1, #-252]	; 0xffffff04
   1ff74:	svcmi	0x002abb50
   1ff78:	stmdaeq	r5, {r1, r2, r8, r9, fp, sp, lr, pc}
   1ff7c:	ldrbtmi	r4, [pc], #-1588	; 1ff84 <fchmod@plt+0x193c8>
   1ff80:	subcs	r3, r0, #20, 14	; 0x500000
   1ff84:	ldrtmi	r4, [r8], -r1, lsr #12
   1ff88:			; <UNDEFINED> instruction: 0xf01d4414
   1ff8c:	bl	fea5f5e0 <full_module_path@@Base+0xfe9e6078>
   1ff90:	blcs	fe0ba8 <full_module_path@@Base+0xf67640>
   1ff94:			; <UNDEFINED> instruction: 0xf1a5dcf5
   1ff98:	ldfcss	f0, [pc, #-256]!	; 1fea0 <fchmod@plt+0x192e4>
   1ff9c:	eorseq	pc, pc, #33	; 0x21
   1ffa0:			; <UNDEFINED> instruction: 0xf1c24613
   1ffa4:			; <UNDEFINED> instruction: 0xf1030200
   1ffa8:	svclt	0x00dc0340
   1ffac:	movtcs	r2, #512	; 0x200
   1ffb0:	ldrmi	r4, [lr], #-1034	; 0xfffffbf6
   1ffb4:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   1ffb8:	bcs	39ac8 <fchmod@plt+0x32f0c>
   1ffbc:	ldrtmi	sp, [r1], -sl, asr #1
   1ffc0:	pop	{r2, r3, r5, ip, sp}
   1ffc4:	movtcs	r4, #496	; 0x1f0
   1ffc8:	blt	ffaddf68 <full_module_path@@Base+0xffa64a00>
   1ffcc:	strbeq	pc, [r0, -r0, asr #3]	; <UNPREDICTABLE>
   1ffd0:	stmdaeq	ip!, {r2, r8, ip, sp, lr, pc}
   1ffd4:			; <UNDEFINED> instruction: 0x46313414
   1ffd8:	strbmi	r4, [r0], #-1594	; 0xfffff9c6
   1ffdc:	ldmib	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ffe0:	subcs	r1, r0, #242688	; 0x3b400
   1ffe4:	strtmi	r4, [r0], -r1, asr #12
   1ffe8:			; <UNDEFINED> instruction: 0xf01d443e
   1ffec:	ldccs	13, cr15, [pc, #-396]!	; 1fe68 <fchmod@plt+0x192ac>
   1fff0:			; <UNDEFINED> instruction: 0x462abfd8
   1fff4:			; <UNDEFINED> instruction: 0xe7dddcbf
   1fff8:	msreq	CPSR_fs, #4, 2
   1fffc:	ldrmi	r4, [r8], #-1546	; 0xfffff9f6
   20000:			; <UNDEFINED> instruction: 0xf7e64631
   20004:	strbtvs	lr, [r7], r4, ror #19
   20008:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2000c:	vst2.8	{d20,d22}, [pc], r6
   20010:	andcs	r7, r4, r7, lsr #5
   20014:			; <UNDEFINED> instruction: 0xf7f74479
   20018:	svclt	0x0000fb73
   2001c:	andeq	r6, r5, r2, ror #14
   20020:	andeq	r6, r5, sl, lsr #14
   20024:	strdeq	r6, [r5], -r2
   20028:	andeq	r8, r2, r8, asr r6
   2002c:	stmdacs	r0, {r0, r2, r5, r9, fp, lr}
   20030:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
   20034:	addlt	fp, r3, r0, lsr r5
   20038:			; <UNDEFINED> instruction: 0x460c58d3
   2003c:	movwls	r6, #6171	; 0x181b
   20040:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20044:	blmi	896d08 <full_module_path@@Base+0x81d7a0>
   20048:	tstvs	r8, fp, ror r4
   2004c:	ldmdale	r1!, {r0, r2, fp, sp}
   20050:			; <UNDEFINED> instruction: 0xf000e8df
   20054:	ldrne	r1, [r5, #-1291]	; 0xfffffaf5
   20058:	ldcmi	3, cr2, [sp], {3}
   2005c:			; <UNDEFINED> instruction: 0xf104447c
   20060:			; <UNDEFINED> instruction: 0xf01d0014
   20064:	movwcs	pc, #3343	; 0xd0f	; <UNPREDICTABLE>
   20068:	bmi	6b9bfc <full_module_path@@Base+0x640694>
   2006c:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
   20070:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20074:	subsmi	r9, sl, r1, lsl #22
   20078:	andlt	sp, r3, sl, lsl r1
   2007c:	ldcmi	13, cr11, [r6, #-192]	; 0xffffff40
   20080:			; <UNDEFINED> instruction: 0xf105447d
   20084:			; <UNDEFINED> instruction: 0xf01d0014
   20088:	strdcs	pc, [r4, -sp]
   2008c:	movwcs	r4, #1640	; 0x668
   20090:	strbtvs	r9, [fp], r0, lsl #8
   20094:			; <UNDEFINED> instruction: 0xff52f7ff
   20098:	ldmdami	r0, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2009c:	andscc	r4, r4, r8, ror r4
   200a0:			; <UNDEFINED> instruction: 0xf9a2f01e
   200a4:	smlattcs	r0, r1, r7, lr
   200a8:			; <UNDEFINED> instruction: 0xf7ff4608
   200ac:	strb	pc, [sl, r1, ror #24]	; <UNPREDICTABLE>
   200b0:	stmib	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   200b4:	vmla.i8	d20, d0, d10
   200b8:	andcs	r1, r4, sp, lsl r2
   200bc:			; <UNDEFINED> instruction: 0xf7f74479
   200c0:	svclt	0x0000fb1f
   200c4:	andeq	r6, r4, r2, lsl r9
   200c8:	andeq	r0, r0, ip, lsr #7
   200cc:	andeq	r6, r5, r0, ror #12
   200d0:	andeq	r6, r5, ip, asr #12
   200d4:	ldrdeq	r6, [r4], -r6	; <UNPREDICTABLE>
   200d8:	andeq	r6, r5, r8, lsr #12
   200dc:	andeq	r6, r5, ip, lsl #12
   200e0:			; <UNDEFINED> instruction: 0x000285b0
   200e4:	ldrlt	r4, [r0, #-2854]	; 0xfffff4da
   200e8:	addlt	r4, r2, fp, ror r4
   200ec:	ldmdbvs	fp, {r2, r9, sl, lr}
   200f0:	ldmdale	lr!, {r0, r2, r8, r9, fp, sp}
   200f4:			; <UNDEFINED> instruction: 0xf003e8df
   200f8:	tsteq	ip, #9984	; 0x2700
   200fc:	blmi	86a910 <full_module_path@@Base+0x7f13a8>
   20100:			; <UNDEFINED> instruction: 0xf103447b
   20104:			; <UNDEFINED> instruction: 0xf1030014
   20108:	cdpvs	1, 13, cr0, cr10, cr12, {1}
   2010c:			; <UNDEFINED> instruction: 0xf01d9001
   20110:	stmdals	r1, {r0, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   20114:			; <UNDEFINED> instruction: 0xf01d4621
   20118:	blmi	71f59c <full_module_path@@Base+0x6a6034>
   2011c:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   20120:	stmdale	r0!, {r0, r2, r8, r9, fp, sp}
   20124:	ldrbtmi	r4, [sl], #-2585	; 0xfffff5e7
   20128:	eoreq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   2012c:	ldclt	0, cr11, [r0, #-8]
   20130:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   20134:	stmiblt	r2, {r1, r6, r7, r9, sl, fp, sp, lr}
   20138:			; <UNDEFINED> instruction: 0x46214816
   2013c:	andscc	r4, r4, r8, ror r4
   20140:	stc2	0, cr15, [sl, #-116]	; 0xffffff8c
   20144:	movwcs	lr, #2025	; 0x7e9
   20148:	strb	r7, [fp, r3]!
   2014c:			; <UNDEFINED> instruction: 0x46214812
   20150:	andscc	r4, r4, r8, ror r4
   20154:			; <UNDEFINED> instruction: 0xf964f01e
   20158:			; <UNDEFINED> instruction: 0xf100e7df
   2015c:	andscc	r0, r4, ip, lsr #2
   20160:	stc2	0, cr15, [r8], #116	; 0x74
   20164:	stmdbmi	sp, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   20168:	andcs	r2, r4, ip, asr r2
   2016c:			; <UNDEFINED> instruction: 0xf7f74479
   20170:	stmdbmi	fp, {r0, r1, r2, r6, r7, r9, fp, ip, sp, lr, pc}
   20174:	rsbne	pc, fp, #64, 4
   20178:	ldrbtmi	r2, [r9], #-4
   2017c:	blx	ff05e160 <full_module_path@@Base+0xfefe4bf8>
   20180:	andeq	r6, r5, r0, asr #11
   20184:	andeq	r6, r5, r8, lsr #11
   20188:	andeq	r6, r5, ip, lsl #11
   2018c:	muleq	r2, sl, r5
   20190:	andeq	r6, r5, r6, ror r5
   20194:	andeq	r6, r5, ip, ror #10
   20198:	andeq	r6, r5, r8, asr r5
   2019c:	andeq	r8, r2, r0, lsl #10
   201a0:	strdeq	r8, [r2], -r2
   201a4:	svcmi	0x00f0e92d
   201a8:			; <UNDEFINED> instruction: 0xf8dfb089
   201ac:	strmi	r8, [r1], r4, lsr #3
   201b0:			; <UNDEFINED> instruction: 0x6712e9dd
   201b4:	blmi	19f1a10 <full_module_path@@Base+0x19784a8>
   201b8:			; <UNDEFINED> instruction: 0xf8df44f8
   201bc:	stmib	sp, {r2, r3, r4, r7, r8, sp, pc}^
   201c0:			; <UNDEFINED> instruction: 0xf8586704
   201c4:	ldrbtmi	r0, [sl], #3
   201c8:			; <UNDEFINED> instruction: 0xf8da9107
   201cc:			; <UNDEFINED> instruction: 0xf9b03000
   201d0:	ldrtmi	r2, [r0], -lr
   201d4:			; <UNDEFINED> instruction: 0xf8da1af4
   201d8:	bcs	901f0 <full_module_path@@Base+0x16c88>
   201dc:	vacge.f32	d25, d0, d4
   201e0:	cdpcs	0, 0, cr8, cr0, cr8, {5}
   201e4:			; <UNDEFINED> instruction: 0x462ada57
   201e8:	movwls	r4, #1585	; 0x631
   201ec:	movwcs	r4, #1608	; 0x648
   201f0:	movwls	r9, #13314	; 0x3402
   201f4:	andgt	pc, r4, sp, asr #17
   201f8:	blx	125c23c <full_module_path@@Base+0x11e2cd4>
   201fc:	ldrbtmi	r4, [r9], #-2391	; 0xfffff6a9
   20200:	movwcs	lr, #10705	; 0x29d1
   20204:	bl	10e6654 <full_module_path@@Base+0x106d0ec>
   20208:	stccs	3, cr7, [r0], {228}	; 0xe4
   2020c:	movwcs	lr, #10689	; 0x29c1
   20210:			; <UNDEFINED> instruction: 0xf8dfdd30
   20214:			; <UNDEFINED> instruction: 0xf04fb14c
   20218:	strbmi	r0, [sl], r0, lsl #18
   2021c:	bl	fe931610 <full_module_path@@Base+0xfe8b80a8>
   20220:			; <UNDEFINED> instruction: 0xf8db0709
   20224:			; <UNDEFINED> instruction: 0xf5b72000
   20228:			; <UNDEFINED> instruction: 0xf8db4f00
   2022c:	strtmi	r3, [r8], -r4
   20230:			; <UNDEFINED> instruction: 0xf44fbfa8
   20234:	bl	671e3c <full_module_path@@Base+0x5f88d4>
   20238:	bl	12a0a48 <full_module_path@@Base+0x12274e0>
   2023c:	strls	r0, [r0, -r3, lsl #6]
   20240:	ldc2l	0, cr15, [r0], #-72	; 0xffffffb8
   20244:			; <UNDEFINED> instruction: 0xf7ff4639
   20248:	pldw	[r9, #-3705]	; 0xfffff187
   2024c:			; <UNDEFINED> instruction: 0xf14a4900
   20250:	strbmi	r0, [ip, #-2560]	; 0xfffff600
   20254:	cdpcs	12, 0, cr13, cr0, cr3, {7}
   20258:	blls	216e90 <full_module_path@@Base+0x19d928>
   2025c:	ldmdavs	fp, {r3, r5, r9, sp}
   20260:	strcc	pc, [r6], -r2, lsl #22
   20264:	andne	lr, r4, #3620864	; 0x374000
   20268:	stmiane	r9, {r0, r1, r4, r5, r7, fp, sp, lr}^
   2026c:	rscvc	lr, r3, #67584	; 0x10800
   20270:	andne	lr, r4, #3358720	; 0x334000
   20274:	ldmib	sp, {r0, r1, r3, r4, r5, r8, r9, fp, lr}^
   20278:	ldrbtmi	r0, [fp], #-260	; 0xfffffefc
   2027c:	smlabteq	r0, r3, r9, lr
   20280:	blmi	e8c75c <full_module_path@@Base+0xe131f4>
   20284:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   20288:			; <UNDEFINED> instruction: 0x300ef9b3
   2028c:	mrrcle	11, 0, r2, r7, cr0
   20290:	pop	{r0, r3, ip, sp, pc}
   20294:	movwcs	r8, #4080	; 0xff0
   20298:			; <UNDEFINED> instruction: 0x461a4639
   2029c:	mcr2	0, 5, pc, cr6, cr12, {0}	; <UNPREDICTABLE>
   202a0:	ldrmi	r2, [sl], -r0, lsl #6
   202a4:	ldmib	sl, {r0, r1, r7, r9, sl, lr}^
   202a8:			; <UNDEFINED> instruction: 0xf01c0100
   202ac:	stmdbls	r7, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   202b0:	ldrbmi	r2, [pc], -r8, lsr #4
   202b4:	blx	1deec6 <full_module_path@@Base+0x16595e>
   202b8:	ldrdgt	pc, [r0], -r1
   202bc:	strls	r4, [r2], #-1594	; 0xfffff9c6
   202c0:	ldrbmi	r4, [ip], #2346	; 0x92a
   202c4:			; <UNDEFINED> instruction: 0xf8dc4479
   202c8:	stmib	sp, {r3, ip, sp, lr}^
   202cc:	strmi	r6, [r3], -r0, lsl #14
   202d0:			; <UNDEFINED> instruction: 0xf0012002
   202d4:	ldmib	sl, {r0, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   202d8:	bls	1ef2e0 <full_module_path@@Base+0x175d78>
   202dc:	ldmdavs	r1, {r3, r6, r9, sl, lr}
   202e0:	bl	71b90 <saw_xattr_filter@@Base+0x700>
   202e4:	ldrtmi	r0, [r1], -fp, lsl #28
   202e8:	ldrdvc	pc, [r8], -lr
   202ec:			; <UNDEFINED> instruction: 0x3c00e9cd
   202f0:	strmi	lr, [r2, -sp, asr #19]
   202f4:			; <UNDEFINED> instruction: 0xf9caf00f
   202f8:	ldrsbtgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   202fc:	ldrbtmi	r9, [ip], #3847	; 0xf07
   20300:	ldmib	ip, {r2, r3, r4, r9, fp, lr}^
   20304:	ldmdavs	fp!, {r1, r8}
   20308:	bl	1066710 <full_module_path@@Base+0xfed1a8>
   2030c:	stmib	ip, {r2, r5, r6, r7, r8, ip, sp, lr}^
   20310:			; <UNDEFINED> instruction: 0xf8580102
   20314:	ldrbmi	r1, [fp], #-2
   20318:	ldmib	r1, {r3, r4, r7, fp, sp, lr}^
   2031c:	strmi	r2, [r4], #-778	; 0xfffffcf6
   20320:	bl	10e6370 <full_module_path@@Base+0x106ce08>
   20324:	stccs	3, cr7, [r0], {224}	; 0xe0
   20328:	movwcs	lr, #43457	; 0xa9c1
   2032c:	svcge	0x0071f73f
   20330:	mcrcs	7, 0, lr, cr0, cr1, {4}
   20334:	eorcs	fp, r8, #164, 30	; 0x290
   20338:	blx	1def4a <full_module_path@@Base+0x1659e2>
   2033c:	ldrb	sp, [r2, -sp, asr #21]
   20340:	movwcs	lr, #2517	; 0x9d5
   20344:	pop	{r0, r3, ip, sp, pc}
   20348:			; <UNDEFINED> instruction: 0xf0174ff0
   2034c:	svclt	0x0000b989
   20350:	andeq	r6, r4, ip, lsl #15
   20354:	andeq	r0, r0, r0, lsl #11
   20358:	andeq	r6, r5, r6, asr r5
   2035c:	andeq	r6, r5, lr, lsl r5
   20360:	andeq	r6, r5, r0, lsl #10
   20364:	andeq	r6, r5, r2, lsr #9
   20368:	andeq	r0, r0, r0, asr #11
   2036c:	andeq	r8, r2, r4, lsl r4
   20370:	andeq	r6, r5, lr, lsl r4
   20374:	andeq	r0, r0, r4, asr #7
   20378:	svcmi	0x00f0e92d
   2037c:	stc	7, cr2, [sp, #-0]
   20380:			; <UNDEFINED> instruction: 0xf04f8b06
   20384:			; <UNDEFINED> instruction: 0xf8df0e00
   20388:	ldrmi	r6, [r3], r4, asr #21
   2038c:	bcc	ff05e710 <full_module_path@@Base+0xfefe51a8>
   20390:	ldrbtmi	r4, [lr], #-1674	; 0xfffff976
   20394:	bhi	fef5e718 <full_module_path@@Base+0xfeee51b0>
   20398:			; <UNDEFINED> instruction: 0xf8dfb0a7
   2039c:	ldmpl	r3!, {r2, r3, r4, r5, r7, r9, fp, lr, pc}^
   203a0:			; <UNDEFINED> instruction: 0x260044f8
   203a4:	beq	fe45bbcc <full_module_path@@Base+0xfe3e2664>
   203a8:			; <UNDEFINED> instruction: 0x9325681b
   203ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   203b0:	bcc	fea5e734 <full_module_path@@Base+0xfe9e51cc>
   203b4:	strvs	lr, [r0, -r8, asr #19]
   203b8:	movwls	r4, #46203	; 0xb47b
   203bc:	strvs	lr, [r2, -r8, asr #19]
   203c0:	bcc	fe75e744 <full_module_path@@Base+0xfe6e51dc>
   203c4:			; <UNDEFINED> instruction: 0xf8c89e0b
   203c8:			; <UNDEFINED> instruction: 0xf8c8e010
   203cc:			; <UNDEFINED> instruction: 0xf8c8e014
   203d0:	ldmpl	r3!, {r3, r4, sp, lr, pc}^
   203d4:	andcs	pc, ip, r6, asr r8	; <UNPREDICTABLE>
   203d8:	ldmdavs	r1, {r3, r4, fp, sp, lr}
   203dc:	mcr2	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   203e0:	bcc	fe05e764 <full_module_path@@Base+0xfdfe51fc>
   203e4:	ldmdavs	lr, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   203e8:	vcge.f32	d18, d0, d0
   203ec:	ldmib	sl, {r1, r2, r4, r8, pc}^
   203f0:	adfcss	f0, f2, f0
   203f4:	strmi	r4, [sl], -r3, lsl #12
   203f8:	sbchi	pc, r8, r0
   203fc:	bne	1a5e780 <full_module_path@@Base+0x19e5218>
   20400:			; <UNDEFINED> instruction: 0xf8ca2000
   20404:	ldrbtmi	r0, [r9], #-12
   20408:	andcc	lr, r0, #3162112	; 0x304000
   2040c:	teqeq	r6, sp	; <illegal shifter operand>
   20410:	strmi	pc, [r0], #-1299	; 0xfffffaed
   20414:	streq	pc, [r0, #-322]	; 0xfffffebe
   20418:	beq	25c848 <full_module_path@@Base+0x1e32e0>
   2041c:	bl	1d70e34 <full_module_path@@Base+0x1cf78cc>
   20420:	ble	ba082c <full_module_path@@Base+0xb272c4>
   20424:	bvc	fe45bc8c <full_module_path@@Base+0xfe3e2724>
   20428:	tstmi	r0, pc, ror #8	; <UNPREDICTABLE>
   2042c:	mrcls	8, 1, r9, cr7, cr6, {1}
   20430:			; <UNDEFINED> instruction: 0xf04f1841
   20434:	bl	11ac838 <full_module_path@@Base+0x11332d0>
   20438:	bne	ff260440 <full_module_path@@Base+0xff1e6ed8>
   2043c:	mvnsmi	pc, r1, lsr #8
   20440:	andeq	lr, r2, r0, ror #22
   20444:	cmneq	pc, r1, lsr #32	; <UNPREDICTABLE>
   20448:	orrcc	pc, r0, #79691776	; 0x4c00000
   2044c:	andeq	pc, r0, #-2147483632	; 0x80000010
   20450:	movwls	r1, #18635	; 0x48cb
   20454:	movweq	lr, #11072	; 0x2b40
   20458:			; <UNDEFINED> instruction: 0xf06f9305
   2045c:	ldmib	sp, {r0, r9, sl}^
   20460:	stmib	sp, {r2, r8, fp, pc}^
   20464:	ldrbmi	r4, [sl], -r0, lsl #10
   20468:			; <UNDEFINED> instruction: 0x46384651
   2046c:			; <UNDEFINED> instruction: 0xf7ff9602
   20470:	pldw	[r4, #-3737]	; 0xfffff167
   20474:			; <UNDEFINED> instruction: 0xf1454400
   20478:	strbmi	r0, [sp, #-1280]	; 0xfffffb00
   2047c:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   20480:	ldmib	sp, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   20484:			; <UNDEFINED> instruction: 0x465a3436
   20488:	beq	fe45bcf0 <full_module_path@@Base+0xfe3e2788>
   2048c:	stmib	sp, {r0, r4, r6, r9, sl, lr}^
   20490:			; <UNDEFINED> instruction: 0xf04f3400
   20494:	movwls	r3, #9215	; 0x23ff
   20498:	mcr2	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   2049c:	stmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   204a0:	ldmpl	r3, {r0, r1, r3, r9, fp, ip, pc}^
   204a4:			; <UNDEFINED> instruction: 0xf8df9316
   204a8:	bls	2eebd0 <full_module_path@@Base+0x275668>
   204ac:			; <UNDEFINED> instruction: 0x462858d5
   204b0:	mrc2	7, 0, pc, cr8, cr15, {7}
   204b4:			; <UNDEFINED> instruction: 0xf1bb4604
   204b8:	andle	r0, r3, r0, lsl #30
   204bc:	ldrdcc	pc, [ip], -fp	; <UNPREDICTABLE>
   204c0:	cmple	lr, r0, lsl #22
   204c4:			; <UNDEFINED> instruction: 0xf9b39b16
   204c8:	blcs	6c508 <file_old_total@@Base+0x3258>
   204cc:			; <UNDEFINED> instruction: 0xf8dfdd05
   204d0:	andcs	r1, r2, r4, lsr #19
   204d4:			; <UNDEFINED> instruction: 0xf0014479
   204d8:	cdp	14, 1, cr15, cr8, cr15, {4}
   204dc:			; <UNDEFINED> instruction: 0x46220a90
   204e0:			; <UNDEFINED> instruction: 0xf00b4629
   204e4:	blls	5dfab0 <full_module_path@@Base+0x566548>
   204e8:			; <UNDEFINED> instruction: 0x300ef9b3
   204ec:	vstrle	d2, [ip, #-4]
   204f0:	stmibmi	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   204f4:			; <UNDEFINED> instruction: 0xf8df2002
   204f8:	ldrbtmi	r1, [ip], #-2436	; 0xfffff67c
   204fc:	ldmib	r4, {r0, r3, r4, r5, r6, sl, lr}^
   20500:	stmibvs	r4!, {r2, r8, r9, sp}
   20504:			; <UNDEFINED> instruction: 0xf0019400
   20508:			; <UNDEFINED> instruction: 0xf8dffe77
   2050c:			; <UNDEFINED> instruction: 0xf8df3974
   20510:	ldrbtmi	r2, [fp], #-2420	; 0xfffff68c
   20514:	ldmdbvs	ip, {r0, r3, r4, r7, r9, fp, sp, lr}^
   20518:	strtmi	r6, [r1], #-2776	; 0xfffff528
   2051c:	addsvs	r6, r9, #28, 18	; 0x70000
   20520:	blvs	6715a8 <full_module_path@@Base+0x5f8040>
   20524:	sbcsvs	r6, r8, #156, 18	; 0x270000
   20528:	tstvs	r9, #553648128	; 0x21000000
   2052c:	ldmib	r3, {r0, r1, r3, r8, fp, ip, pc}^
   20530:	stmpl	sl, {r1, sl}
   20534:	ldrdcc	lr, [r8, -r2]
   20538:	andsvs	r1, r3, #1769472	; 0x1b0000
   2053c:	tsteq	r1, r4, asr #22
   20540:			; <UNDEFINED> instruction: 0xf8df6251
   20544:			; <UNDEFINED> instruction: 0xf8df2944
   20548:	ldrbtmi	r3, [sl], #-2312	; 0xfffff6f8
   2054c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20550:	subsmi	r9, sl, r5, lsr #22
   20554:	ldrbthi	pc, [r4], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   20558:	ldc	0, cr11, [sp], #156	; 0x9c
   2055c:	pop	{r1, r2, r8, r9, fp, pc}
   20560:	stmdacs	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20564:	ldrthi	pc, [r7], #-832	; 0xfffffcc0	; <UNPREDICTABLE>
   20568:	movwcs	r1, #3690	; 0xe6a
   2056c:	movwcc	lr, #4099	; 0x1003
   20570:			; <UNDEFINED> instruction: 0xf000429c
   20574:			; <UNDEFINED> instruction: 0xf81283b0
   20578:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   2057c:	tstcs	r0, #247	; 0xf7
   20580:	tstcs	r0, r2, lsr #12
   20584:			; <UNDEFINED> instruction: 0xf7e54628
   20588:	ldr	lr, [fp, r8, lsr #30]
   2058c:	strmi	pc, [r0], -pc, asr #8
   20590:			; <UNDEFINED> instruction: 0xf04f4286
   20594:	bl	1de219c <full_module_path@@Base+0x1d68c34>
   20598:	ldmib	r8, {r0, sl, fp}^
   2059c:	vsubw.s8	q1, q0, d0
   205a0:			; <UNDEFINED> instruction: 0xf8df842f
   205a4:	strbmi	r1, [r1], r8, ror #17
   205a8:	strmi	lr, [r8, #-2509]	; 0xfffff633
   205ac:	stmdami	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
   205b0:	ldrbtmi	r4, [r9], #-1621	; 0xfffff9ab
   205b4:	eorls	pc, r8, sp, asr #17
   205b8:			; <UNDEFINED> instruction: 0xf1bb9106
   205bc:	andsle	r0, r0, r0, lsl #30
   205c0:	stmiane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   205c4:	stmdapl	r1, {r0, r1, r3, fp, ip, pc}^
   205c8:			; <UNDEFINED> instruction: 0x100ef9b1
   205cc:	vstrle.16	s4, [r8, #-0]	; <UNPREDICTABLE>
   205d0:			; <UNDEFINED> instruction: 0x46194610
   205d4:	movwcs	lr, #2523	; 0x9db
   205d8:			; <UNDEFINED> instruction: 0xf842f017
   205dc:	ldmdavs	sl, {r1, r2, r8, r9, fp, ip, pc}
   205e0:			; <UNDEFINED> instruction: 0x4658685b
   205e4:	andhi	pc, r0, sp, asr #17
   205e8:	blx	fe75c638 <full_module_path@@Base+0xfe6e30d0>
   205ec:	tstmi	r0, pc, asr #8	; <UNPREDICTABLE>
   205f0:	stc2	7, cr15, [r4], #1020	; 0x3fc
   205f4:	ldrdeq	lr, [r0, -r5]
   205f8:	stmdbmi	r0, {r1, r2, r4, r8, sl, ip, sp, lr, pc}
   205fc:			; <UNDEFINED> instruction: 0xf1479b0a
   20600:	strmi	r0, [r1, #2560]	; 0xa00
   20604:	streq	lr, [r1], #-2938	; 0xfffff486
   20608:	stmib	r3, {r1, r4, r5, r9, sl, lr}^
   2060c:	ldrtmi	r6, [fp], -r0, lsl #14
   20610:	teqhi	r7, #128, 4	; <UNPREDICTABLE>
   20614:	ldrbmi	r4, [r7], -lr, asr #12
   20618:	ldmib	sp, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   2061c:	bcs	692fc <file_old_total@@Base+0x4c>
   20620:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
   20624:	cmphi	r1, #192, 4	; <UNPREDICTABLE>
   20628:	ldrdcc	pc, [ip], -sl
   2062c:	vqrdmulh.s<illegal width 8>	d18, d0, d0
   20630:	sbcsne	r8, fp, ip, asr #6
   20634:			; <UNDEFINED> instruction: 0xf8df250a
   20638:	blx	16a7b2 <full_module_path@@Base+0xf124a>
   2063c:	ldrbtmi	pc, [sl], #-771	; 0xfffffcfd	; <UNPREDICTABLE>
   20640:	streq	pc, [fp, #-259]	; 0xfffffefd
   20644:	strcc	lr, [r8], #-2514	; 0xfffff62e
   20648:	svccc	0x0080f5b5
   2064c:			; <UNDEFINED> instruction: 0xf44fbf38
   20650:	adcmi	r3, fp, #128, 10	; 0x20000000
   20654:	andspl	pc, ip, r8, asr #17
   20658:	andhi	pc, r6, #128	; 0x80
   2065c:			; <UNDEFINED> instruction: 0x4620b114
   20660:	cdp	7, 8, cr15, cr0, cr5, {7}
   20664:	andcs	r4, r0, #40, 12	; 0x2800000
   20668:			; <UNDEFINED> instruction: 0xf7fd2104
   2066c:			; <UNDEFINED> instruction: 0xf8dff909
   20670:	ldrbtmi	r3, [fp], #-2088	; 0xfffff7d8
   20674:	subsvs	r4, r8, #4, 12	; 0x400000
   20678:			; <UNDEFINED> instruction: 0xf0002800
   2067c:	ldmibvs	sp, {r0, r1, r5, r6, r7, r8, r9, pc}^
   20680:	adceq	r6, sl, sp, lsl r2
   20684:			; <UNDEFINED> instruction: 0x462021ff
   20688:	ldm	r2!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2068c:	svccc	0x0080f5b5
   20690:	ldrdcc	pc, [ip], -sl
   20694:	cmphi	r1, #0	; <UNPREDICTABLE>
   20698:	svclt	0x00c42b00
   2069c:	ldrdvc	pc, [r8], -sl
   206a0:	stcle	6, cr2, [pc, #-0]	; 206a8 <fchmod@plt+0x19aec>
   206a4:			; <UNDEFINED> instruction: 0x462968f8
   206a8:	stc2l	0, cr15, [r8], #-144	; 0xffffff70
   206ac:			; <UNDEFINED> instruction: 0xf8543728
   206b0:			; <UNDEFINED> instruction: 0xf8473021
   206b4:			; <UNDEFINED> instruction: 0xf8443c18
   206b8:	strcc	r6, [r1], -r1, lsr #32
   206bc:	ldrdcc	pc, [ip], -sl
   206c0:	blle	ffbf1140 <full_module_path@@Base+0xffb77bd8>
   206c4:	sbfxcc	pc, pc, #17, #5
   206c8:	ldmpl	r3, {r0, r1, r3, r9, fp, ip, pc}^
   206cc:			; <UNDEFINED> instruction: 0xf9b39316
   206d0:	blcs	6c710 <file_old_total@@Base+0x3460>
   206d4:	movwhi	pc, #41728	; 0xa300	; <UNPREDICTABLE>
   206d8:			; <UNDEFINED> instruction: 0x1010f8da
   206dc:	movwcs	r2, #512	; 0x200
   206e0:			; <UNDEFINED> instruction: 0x17cf4658
   206e4:	ldmib	sp, {r0, r2, r3, r4, r5, r9, sl, lr}^
   206e8:	addmi	r6, lr, #14155776	; 0xd80000
   206ec:	streq	lr, [r5], #-2935	; 0xfffff489
   206f0:	svclt	0x00b89c36
   206f4:	tstls	r0, r1, lsr #12
   206f8:	tstls	r8, ip, lsl #12
   206fc:	blx	4dc74c <full_module_path@@Base+0x4631e4>
   20700:			; <UNDEFINED> instruction: 0xf7ff4621
   20704:	blls	5deec0 <full_module_path@@Base+0x565958>
   20708:			; <UNDEFINED> instruction: 0xf9b39a36
   2070c:	andcc	r3, r1, #14
   20710:	addlt	r9, r2, #1610612736	; 0x60000000
   20714:	bls	e04f44 <full_module_path@@Base+0xd8b9dc>
   20718:	andeq	pc, r0, #-2147483632	; 0x80000010
   2071c:	andls	r2, r7, #2048	; 0x800
   20720:	andsmi	lr, r0, #323584	; 0x4f000
   20724:	vhsub.u8	d9, d0, d4
   20728:			; <UNDEFINED> instruction: 0xf8da831f
   2072c:	eorcs	r1, r8, r8
   20730:	ldrdcs	pc, [ip], -sl
   20734:	andne	pc, r2, #0, 22
   20738:	ldrdeq	lr, [r6, -sp]
   2073c:	stccs	8, cr15, [r0], #-328	; 0xfffffeb8
   20740:	bl	1867148 <full_module_path@@Base+0x17edbe0>
   20744:	stmib	sp, {r1, r5, r6, r7, r8, ip, sp, lr}^
   20748:			; <UNDEFINED> instruction: 0xf8df0112
   2074c:			; <UNDEFINED> instruction: 0xf04f2750
   20750:			; <UNDEFINED> instruction: 0xf8df0800
   20754:			; <UNDEFINED> instruction: 0xf04f174c
   20758:	ldrbtmi	r0, [sl], #-2304	; 0xfffff700
   2075c:	ldrbtmi	r4, [r9], #-1623	; 0xfffff9a9
   20760:	blt	45bf88 <full_module_path@@Base+0x3e2a20>
   20764:	bcs	45bf94 <full_module_path@@Base+0x3e2a2c>
   20768:			; <UNDEFINED> instruction: 0x2738f8df
   2076c:	bne	fe45bf9c <full_module_path@@Base+0xfe3e2a34>
   20770:	tsteq	r8, sl, lsl #2	; <UNPREDICTABLE>
   20774:	andsls	r4, fp, #2046820352	; 0x7a000000
   20778:			; <UNDEFINED> instruction: 0x272cf8df
   2077c:	bne	fe45bfa8 <full_module_path@@Base+0xfe3e2a40>
   20780:	ldrdge	pc, [r0], -sp	; <UNPREDICTABLE>
   20784:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   20788:	andsls	r8, pc, #28, 18	; 0x70000
   2078c:	andsls	r2, lr, #0, 4
   20790:	rsbs	r9, r8, r7, lsl r2
   20794:			; <UNDEFINED> instruction: 0xf8bd9a04
   20798:	b	10ec840 <full_module_path@@Base+0x10732d8>
   2079c:	movwls	r4, #25346	; 0x6302
   207a0:			; <UNDEFINED> instruction: 0xf0244618
   207a4:			; <UNDEFINED> instruction: 0xf854fbeb
   207a8:	bl	138834 <full_module_path@@Base+0xbf2cc>
   207ac:	movwls	r0, #33665	; 0x8381
   207b0:	vmull.p8	q1, d0, d0
   207b4:	ldrbmi	r8, [r4], -r2, lsl #1
   207b8:	strbne	r4, [r5, r6, asr #12]!
   207bc:	andeq	lr, r4, #24, 22	; 0x6000
   207c0:	usatcc	pc, #8, pc, asr #17	; <UNPREDICTABLE>
   207c4:	bl	1285004 <full_module_path@@Base+0x120ba9c>
   207c8:	andls	r0, pc, #1342177280	; 0x50000000
   207cc:	ldmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   207d0:	ldmib	sp, {r1, r2, r3, r8, sl, lr}^
   207d4:	mrc	2, 0, r1, cr8, cr6, {1}
   207d8:	addmi	r0, ip, #16, 20	; 0x10000
   207dc:	andeq	lr, r2, #119808	; 0x1d400
   207e0:	bl	fe9ba850 <full_module_path@@Base+0xfe9412e8>
   207e4:	svclt	0x00b40602
   207e8:	movwcs	r2, #769	; 0x301
   207ec:	b	9b1940 <full_module_path@@Base+0x9383d8>
   207f0:	bl	fee3e390 <full_module_path@@Base+0xfedc4e28>
   207f4:	ldrtmi	r0, [r3], #-518	; 0xfffffdfa
   207f8:	bl	1a85400 <full_module_path@@Base+0x1a0be98>
   207fc:			; <UNDEFINED> instruction: 0xf01273e6
   20800:	ldmib	sp, {r0, r4, r7, r8, fp, ip, sp, lr, pc}^
   20804:	stmdbls	sl, {r1, r2, r4, r5, sl, fp, ip, sp, pc}
   20808:			; <UNDEFINED> instruction: 0x5783455c
   2080c:	andeq	lr, r6, #0, 22
   20810:	bl	fe886828 <full_module_path@@Base+0xfe80d2c0>
   20814:	tstls	sl, r3, lsl #2
   20818:	andseq	pc, r3, sl, lsl #22
   2081c:	movweq	lr, #52085	; 0xcb75
   20820:			; <UNDEFINED> instruction: 0xf10abfac
   20824:			; <UNDEFINED> instruction: 0xf9123aff
   20828:	ldmdbvs	sl!, {r1, r3, ip, sp}
   2082c:	stmiane	r9, {r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
   20830:			; <UNDEFINED> instruction: 0xf502910a
   20834:	strdls	r4, [r4], -pc	; <UNPREDICTABLE>
   20838:	cmneq	pc, #-1073741824	; 0xc0000000	; <UNPREDICTABLE>
   2083c:	stmdane	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
   20840:	addsmi	r9, lr, #4
   20844:	ldmib	sp, {r0, r4, r8, sl, fp, ip, lr, pc}^
   20848:	vst3.8	{d20,d22,d24}, [pc :64], r2
   2084c:	mrscs	r4, (UNDEF: 0)
   20850:	movweq	lr, #35764	; 0x8bb4
   20854:	bl	19854ac <full_module_path@@Base+0x190bf44>
   20858:	tstls	r5, #603979776	; 0x24000000
   2085c:	ldrcc	lr, [r4], #-2525	; 0xfffff623
   20860:	bl	1c712c8 <full_module_path@@Base+0x1bf7d60>
   20864:	vsubw.s8	q8, q0, d4
   20868:	ldmib	sp, {r0, r2, r4, r6, r8, pc}^
   2086c:			; <UNDEFINED> instruction: 0xf1183412
   20870:			; <UNDEFINED> instruction: 0xf1490801
   20874:	ldrmi	r0, [r8, #2304]	; 0x900
   20878:	movweq	lr, #19321	; 0x4b79
   2087c:	cmphi	ip, r0, lsl #5	; <UNPREDICTABLE>
   20880:			; <UNDEFINED> instruction: 0xf9b39b16
   20884:	blcs	ec8c4 <full_module_path@@Base+0x7335c>
   20888:	mrshi	pc, LR_irq	; <UNPREDICTABLE>
   2088c:	ldmibvs	r9, {r0, r1, r3, r4, r8, r9, fp, ip, pc}^
   20890:			; <UNDEFINED> instruction: 0xf5b16a5c
   20894:			; <UNDEFINED> instruction: 0xf47f3f80
   20898:	bls	14c694 <full_module_path@@Base+0xd312c>
   2089c:	ldmdane	r3, {r1, r3, r8, fp, ip, pc}^
   208a0:			; <UNDEFINED> instruction: 0xf854b29b
   208a4:	bl	138938 <full_module_path@@Base+0xbf3d0>
   208a8:	movwls	r0, #33667	; 0x8383
   208ac:	vmull.p8	q9, d0, d0
   208b0:	addlt	r8, fp, #1073741835	; 0x4000000b
   208b4:	movwmi	lr, #10819	; 0x2a43
   208b8:			; <UNDEFINED> instruction: 0xf8df9306
   208bc:	strcs	r0, [r0], #-1524	; 0xfffffa0c
   208c0:	ldrbtmi	r9, [r8], #-2870	; 0xfffff4ca
   208c4:	strbcs	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   208c8:	movweq	lr, #35763	; 0x8bb3
   208cc:	stmdbvs	r1, {r4, r8, r9, ip, pc}^
   208d0:			; <UNDEFINED> instruction: 0xf1019b37
   208d4:	cmpvs	r1, r1, lsl #2
   208d8:	movweq	lr, #39779	; 0x9b63
   208dc:	tstls	r1, #180224	; 0x2c000
   208e0:	ldrls	r6, [sl], #-2235	; 0xfffff745
   208e4:	andlt	pc, r2, r1, asr r8	; <UNPREDICTABLE>
   208e8:	stmdbhi	ip, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   208ec:	ssatmi	r4, #26, r0, asr #13
   208f0:	strcs	r4, [r8, #-1690]!	; 0xfffff966
   208f4:	ldrdcc	pc, [r0], -fp
   208f8:			; <UNDEFINED> instruction: 0xf506fb05
   208fc:	streq	lr, [r5], #-2826	; 0xfffff4f6
   20900:	ldmib	r4, {r0, r1, r4, r6, r8, ip, sp, pc}^
   20904:	ldmib	sp, {r8, r9, sp}^
   20908:	addmi	r0, r2, #12, 2
   2090c:	ble	f0f40 <full_module_path@@Base+0x779d8>
   20910:	ldrbeq	r8, [sl, r3, lsr #21]
   20914:	adchi	pc, lr, r0, asr #2
   20918:	andseq	pc, r0, #4, 2
   2091c:	andls	r6, r8, #14876672	; 0xe30000
   20920:	addsmi	r9, r3, #24576	; 0x6000
   20924:	adchi	pc, r9, r0, asr #32
   20928:			; <UNDEFINED> instruction: 0x7010f8d9
   2092c:			; <UNDEFINED> instruction: 0x0110e9dd
   20930:	addmi	r1, r7, #65798144	; 0x3ec0000
   20934:	ldrtmi	r4, [sl], -fp, lsl #3
   20938:	blls	dd07c8 <full_module_path@@Base+0xd57260>
   2093c:	bne	fe807174 <full_module_path@@Base+0xfe78dc0c>
   20940:	adcsmi	r6, fp, #10682368	; 0xa30000
   20944:	addshi	pc, r9, r0, asr #32
   20948:			; <UNDEFINED> instruction: 0xf9b39b16
   2094c:	blcs	ac98c <full_module_path@@Base+0x33424>
   20950:	adchi	pc, lr, r0, lsl #6
   20954:	blcs	475c4 <_IO_stdin_used@@Base+0x1d4c>
   20958:	adcshi	pc, sp, r0
   2095c:	vmla.f64	d10, d9, d17
   20960:			; <UNDEFINED> instruction: 0xf8d93a10
   20964:			; <UNDEFINED> instruction: 0xf8d93018
   20968:	cdp	0, 1, cr10, cr9, cr8, {0}
   2096c:	bl	2a31b4 <full_module_path@@Base+0x229c4c>
   20970:	ldrmi	r0, [sl], -r5, lsl #8
   20974:	tsteq	r6, r4, lsl #2	; <UNPREDICTABLE>
   20978:	tstls	sl, #89128960	; 0x5500000
   2097c:	ldcl	7, cr15, [r2, #-916]	; 0xfffffc6c
   20980:			; <UNDEFINED> instruction: 0xf0402800
   20984:			; <UNDEFINED> instruction: 0xf8db80b8
   20988:	strls	r3, [r4, -r0]
   2098c:	ldmib	sp, {r0, r1, r2, r3, r6, r9, sl, lr}^
   20990:	blcs	42dc8 <fchmod@plt+0x3c20c>
   20994:	rscshi	pc, r9, r0, asr #32
   20998:	addsmi	r9, lr, #23552	; 0x5c00
   2099c:	ldmvs	fp!, {r2, r3, r4, ip, lr, pc}^
   209a0:	addsmi	r9, r3, #94208	; 0x17000
   209a4:	bls	617e0c <full_module_path@@Base+0x59e8a4>
   209a8:			; <UNDEFINED> instruction: 0xf8db2128
   209ac:	blx	6c9b6 <file_old_total@@Base+0x3706>
   209b0:	strtmi	pc, [r5], #-1026	; 0xfffffbfe
   209b4:	ldmib	r5, {r0, r1, r3, r4, r6, r8, ip, sp, pc}^
   209b8:	strbmi	r2, [r2, #-768]	; 0xfffffd00
   209bc:	movweq	lr, #39795	; 0x9b73
   209c0:	bhi	feb171dc <full_module_path@@Base+0xfea9dc74>
   209c4:	svclt	0x005807db
   209c8:			; <UNDEFINED> instruction: 0xf406fb01
   209cc:	stmiavs	fp!, {r0, r1, r2, r8, sl, ip, lr, pc}^
   209d0:	addsmi	r9, r3, #24576	; 0x6000
   209d4:			; <UNDEFINED> instruction: 0x81a5f000
   209d8:	blx	129a82 <full_module_path@@Base+0xb051a>
   209dc:	cfmuls	mvf15, mvf9, mvf6
   209e0:			; <UNDEFINED> instruction: 0x1c731a90
   209e4:	stmib	sp, {r1, r9, sl, ip, pc}^
   209e8:	vnmls.f16	s16, s16, s0
   209ec:	vmov	r2, s16
   209f0:	tstls	r7, #144, 20	; 0x90000
   209f4:	blx	ff5de9fa <full_module_path@@Base+0xff565492>
   209f8:			; <UNDEFINED> instruction: 0xf8d768bb
   209fc:	strtmi	sl, [r3], #-16
   20a00:	beq	45c268 <full_module_path@@Base+0x3e2d00>
   20a04:			; <UNDEFINED> instruction: 0x4654689b
   20a08:	blcc	669a4 <fflush@GLIBC_2.4>
   20a0c:	stmdaeq	r3, {r3, r4, r8, r9, fp, sp, lr, pc}
   20a10:	stmibvc	r3!, {r0, r3, r6, r8, r9, fp, sp, lr, pc}^
   20a14:	bl	fed076f4 <full_module_path@@Base+0xfec8e18c>
   20a18:	tstls	r8, #8, 6	; 0x20000000
   20a1c:	bl	1907700 <full_module_path@@Base+0x188e198>
   20a20:	tstls	r9, #603979776	; 0x24000000
   20a24:	tstcs	r8, #3620864	; 0x374000
   20a28:			; <UNDEFINED> instruction: 0x46424592
   20a2c:	movweq	lr, #15221	; 0x3b75
   20a30:	blls	dd08dc <full_module_path@@Base+0xd57374>
   20a34:	strbmi	r4, [r6], -r6, asr #12
   20a38:	beq	25b8cc <full_module_path@@Base+0x1e2364>
   20a3c:			; <UNDEFINED> instruction: 0xf8cd464b
   20a40:	svclt	0x00a4a000
   20a44:	ubfxne	r4, r4, #12, #6
   20a48:			; <UNDEFINED> instruction: 0xf86cf012
   20a4c:			; <UNDEFINED> instruction: 0xf7ff4651
   20a50:			; <UNDEFINED> instruction: 0xf8dff847
   20a54:	ldrbtmi	r2, [sl], #-1124	; 0xfffffb9c
   20a58:	movwls	fp, #41603	; 0xa283
   20a5c:	movwls	r0, #19459	; 0x4c03
   20a60:	movwcc	r6, #6547	; 0x1993
   20a64:	ssat	r6, #10, r3, lsl #3
   20a68:	orrmi	pc, r0, #683671552	; 0x28c00000
   20a6c:			; <UNDEFINED> instruction: 0xf67f42ab
   20a70:	ldrb	sl, [r3, #3592]!	; 0xe08
   20a74:	bls	23af08 <full_module_path@@Base+0x1c19a0>
   20a78:	stmdbvs	r6!, {r0, r1, r4, sp, lr}
   20a7c:			; <UNDEFINED> instruction: 0xf6bf2e00
   20a80:			; <UNDEFINED> instruction: 0x46c2af38
   20a84:	ldmib	sp, {r0, r1, r2, r3, r6, r9, sl, lr}^
   20a88:	ldr	r8, [r4], ip, lsl #18
   20a8c:	strbmi	r2, [r9], -r0, lsl #6
   20a90:			; <UNDEFINED> instruction: 0x4640461a
   20a94:	blx	feadcb0c <full_module_path@@Base+0xfea635a4>
   20a98:	strhtne	pc, [r8], -sp	; <UNPREDICTABLE>
   20a9c:			; <UNDEFINED> instruction: 0x3010f8bd
   20aa0:	mnfe	f1, f0
   20aa4:			; <UNDEFINED> instruction: 0x46021a10
   20aa8:			; <UNDEFINED> instruction: 0xf0012002
   20aac:	strbt	pc, [sp], r5, lsr #23	; <UNPREDICTABLE>
   20ab0:	ldmib	sp, {r8, r9, sp}^
   20ab4:	ldrmi	r0, [sl], -ip, lsl #2
   20ab8:	blx	fe65cb30 <full_module_path@@Base+0xfe5e35c8>
   20abc:	vnmls.f64	d9, d10, d6
   20ac0:	movwls	r1, #2704	; 0xa90
   20ac4:			; <UNDEFINED> instruction: 0x46024633
   20ac8:			; <UNDEFINED> instruction: 0xf0012002
   20acc:	blls	6df928 <full_module_path@@Base+0x6663c0>
   20ad0:			; <UNDEFINED> instruction: 0xf47f2b00
   20ad4:	blge	88c7e8 <full_module_path@@Base+0x813280>
   20ad8:	beq	45c340 <full_module_path@@Base+0x3e2dd8>
   20adc:	ldrmi	r9, [ip], -r0, lsl #14
   20ae0:	bcc	45c30c <full_module_path@@Base+0x3e2da4>
   20ae4:	movwcs	lr, #51677	; 0xc9dd
   20ae8:			; <UNDEFINED> instruction: 0xf81cf012
   20aec:	ldrtmi	r4, [r9], -r2, lsr #12
   20af0:			; <UNDEFINED> instruction: 0xf836f7ff
   20af4:	bls	81a7d0 <full_module_path@@Base+0x7a1268>
   20af8:	stmdbvs	r6!, {r0, r8, sp}
   20afc:	ldmdbvs	r3, {r1, r3, r4, r8, ip, pc}
   20b00:	strmi	r2, [fp], #-3584	; 0xfffff200
   20b04:			; <UNDEFINED> instruction: 0xf6bf6113
   20b08:			; <UNDEFINED> instruction: 0xe7baaef4
   20b0c:			; <UNDEFINED> instruction: 0x46464654
   20b10:	ldrb	r1, [r3], -r5, ror #15
   20b14:			; <UNDEFINED> instruction: 0x0002ebb8
   20b18:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
   20b1c:	mvnvc	lr, r9, ror #22
   20b20:	stmib	sp, {r1, r8, r9, ip, pc}^
   20b24:	mufe	f0, f0, f0
   20b28:	vmov	r2, s18
   20b2c:	vmov	r1, s17
   20b30:			; <UNDEFINED> instruction: 0xf7ff0a90
   20b34:			; <UNDEFINED> instruction: 0xe698fb37
   20b38:	ldrtcc	lr, [r6], #-2525	; 0xfffff623
   20b3c:	bne	fe45c3a8 <full_module_path@@Base+0xfe3e2e40>
   20b40:	bcs	45c3a8 <full_module_path@@Base+0x3e2e40>
   20b44:	beq	fe45c3ac <full_module_path@@Base+0xfe3e2e44>
   20b48:	strcc	lr, [r0], #-2509	; 0xfffff633
   20b4c:	mvnscc	pc, #79	; 0x4f
   20b50:			; <UNDEFINED> instruction: 0xf7ff9302
   20b54:	blls	ddf7f8 <full_module_path@@Base+0xd66290>
   20b58:	mufe	f2, f0, f1
   20b5c:			; <UNDEFINED> instruction: 0xf1130a10
   20b60:	blls	ded764 <full_module_path@@Base+0xd741fc>
   20b64:			; <UNDEFINED> instruction: 0xf1439100
   20b68:	mrc	3, 0, r3, cr8, cr15, {7}
   20b6c:			; <UNDEFINED> instruction: 0xf011ba10
   20b70:	blls	5e0adc <full_module_path@@Base+0x567574>
   20b74:			; <UNDEFINED> instruction: 0x300ef9b3
   20b78:			; <UNDEFINED> instruction: 0xf77f2b01
   20b7c:	stmibmi	pc, {r2, r4, r7, sl, fp, sp, pc}^	; <UNPREDICTABLE>
   20b80:	ldrbtmi	r2, [r9], #-2
   20b84:	blx	e5cb92 <full_module_path@@Base+0xde362a>
   20b88:	ldmib	sp, {r0, r2, r3, r7, sl, sp, lr, pc}^
   20b8c:	strbmi	r0, [r0, #-284]	; 0xfffffee4
   20b90:	movweq	lr, #39793	; 0x9b71
   20b94:	ldmdbvs	sl!, {r1, r2, r3, r9, fp, ip, lr, pc}
   20b98:	bfine	r9, lr, (invalid: 24:19)
   20b9c:			; <UNDEFINED> instruction: 0xf1041880
   20ba0:	bl	10e1bac <full_module_path@@Base+0x1068644>
   20ba4:	strbmi	r0, [r0, #-257]	; 0xfffffeff
   20ba8:			; <UNDEFINED> instruction: 0x0c09eb71
   20bac:	stmib	sp, {r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}^
   20bb0:	ldrls	r0, [lr], #-284	; 0xfffffee4
   20bb4:	ldrcc	lr, [ip], #-2525	; 0xfffff623
   20bb8:	svclt	0x000845a1
   20bbc:	mulsle	r7, r8, r5
   20bc0:	blcs	477e0 <_IO_stdin_used@@Base+0x1f68>
   20bc4:	mcrge	4, 7, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
   20bc8:	bls	13b0bc <full_module_path@@Base+0xc1b54>
   20bcc:			; <UNDEFINED> instruction: 0xf47f429a
   20bd0:	blls	14c764 <full_module_path@@Base+0xd31fc>
   20bd4:	andsne	lr, ip, #3620864	; 0x374000
   20bd8:	bl	10a6f04 <full_module_path@@Base+0x102d99c>
   20bdc:	ldrmi	r7, [r3], -r3, ror #5
   20be0:	ldmib	sp, {r1, r3, r9, sl, lr}^
   20be4:	addsmi	r0, r0, #-2147483635	; 0x8000000d
   20be8:	movweq	lr, #15217	; 0x3b71
   20bec:	mrcge	6, 6, APSR_nzcv, cr4, cr15, {7}
   20bf0:	bls	7bafe4 <full_module_path@@Base+0x741a7c>
   20bf4:			; <UNDEFINED> instruction: 0xf77f4293
   20bf8:	addsmi	sl, r6, #3312	; 0xcf0
   20bfc:	strteq	pc, [r8], #-79	; 0xffffffb1
   20c00:			; <UNDEFINED> instruction: 0xf402fb04
   20c04:	stmdbne	r9!, {r0, r1, r4, ip, lr, pc}
   20c08:	stmiavs	fp, {r1, r2, r9, fp, ip, pc}^
   20c0c:			; <UNDEFINED> instruction: 0xf47f429a
   20c10:	stmvs	fp, {r0, r1, r6, r7, r9, sl, fp, sp, pc}
   20c14:	addsmi	r9, sl, #4, 20	; 0x4000
   20c18:	mrcge	4, 5, APSR_nzcv, cr14, cr15, {3}
   20c1c:	beq	45c488 <full_module_path@@Base+0x3e2f20>
   20c20:	bls	6ad080 <full_module_path@@Base+0x633b18>
   20c24:	bl	fffdebc0 <full_module_path@@Base+0xfff65658>
   20c28:			; <UNDEFINED> instruction: 0xf47f2800
   20c2c:	ldmib	sp, {r0, r2, r4, r5, r7, r9, sl, fp, sp, pc}^
   20c30:	ldrmi	r2, [r9, #796]	; 0x31c
   20c34:	ldrmi	fp, [r0, #3844]	; 0xf04
   20c38:	beq	15b854 <full_module_path@@Base+0xe22ec>
   20c3c:	rscshi	pc, r6, r0
   20c40:	ldmib	sp, {r0, r1, r2, r3, r4, r7, r8, r9, fp, lr}^
   20c44:	ldrbtmi	r1, [fp], #-540	; 0xfffffde4
   20c48:	beq	45c4b0 <full_module_path@@Base+0x3e2f48>
   20c4c:	blls	13acc8 <full_module_path@@Base+0xc1760>
   20c50:	b	96798c <full_module_path@@Base+0x8ee424>
   20c54:	strtmi	r7, [fp], #-1509	; 0xfffffa1b
   20c58:	ldrmi	r9, [r3], -r0, lsl #6
   20c5c:	bl	18e798c <full_module_path@@Base+0x186e424>
   20c60:			; <UNDEFINED> instruction: 0xf01173e5
   20c64:	stmdbls	r4, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   20c68:	ldrtmi	r1, [r0], -r6, asr #18
   20c6c:			; <UNDEFINED> instruction: 0xff38f7fe
   20c70:	stmdbne	fp!, {r0, r2, r3, r4, r5, r7, fp, sp, lr}
   20c74:	addsmi	r6, r8, #14352384	; 0xdb0000
   20c78:			; <UNDEFINED> instruction: 0xf0009006
   20c7c:	cdpls	0, 1, cr8, cr14, cr4, {6}
   20c80:	strtmi	lr, [sl], sl, lsl #13
   20c84:	bl	1df16a4 <full_module_path@@Base+0x1d7813c>
   20c88:	svclt	0x00a40301
   20c8c:	strmi	r4, [sl], -r3, lsl #12
   20c90:	blge	fed5e794 <full_module_path@@Base+0xfece522c>
   20c94:	stmdaeq	r6, {r5, r7, r8, r9, fp, sp, lr, pc}
   20c98:	svceq	0x0000f1bb
   20c9c:	blmi	1f54cc0 <full_module_path@@Base+0x1edb758>
   20ca0:	ldmpl	r3, {r0, r1, r3, r9, fp, ip, pc}^
   20ca4:			; <UNDEFINED> instruction: 0x300ef9b3
   20ca8:	vqrdmulh.s<illegal width 8>	d2, d0, d0
   20cac:			; <UNDEFINED> instruction: 0x4632809e
   20cb0:			; <UNDEFINED> instruction: 0x4658463b
   20cb4:	andhi	pc, r0, sp, asr #17
   20cb8:			; <UNDEFINED> instruction: 0xff34f011
   20cbc:			; <UNDEFINED> instruction: 0xf7ff4641
   20cc0:	ldmib	sl, {r0, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}^
   20cc4:			; <UNDEFINED> instruction: 0xf7ff3200
   20cc8:	bmi	1fcfb34 <full_module_path@@Base+0x1f565cc>
   20ccc:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
   20cd0:			; <UNDEFINED> instruction: 0xf7ff3200
   20cd4:	tstcs	r0, #158720	; 0x26c00
   20cd8:	strtmi	r4, [r8], -r2, lsr #12
   20cdc:	bl	1f5ec78 <full_module_path@@Base+0x1ee5710>
   20ce0:	stcpl	14, cr1, [fp], #392	; 0x188
   20ce4:	strtpl	r3, [fp], #769	; 0x301
   20ce8:	bllt	ffb5ecec <full_module_path@@Base+0xffae5784>
   20cec:	andcs	r4, r2, r6, ror r9
   20cf0:			; <UNDEFINED> instruction: 0xf0014479
   20cf4:	blls	5df700 <full_module_path@@Base+0x566198>
   20cf8:			; <UNDEFINED> instruction: 0x300ef9b3
   20cfc:			; <UNDEFINED> instruction: 0xf77f2b01
   20d00:	movwcs	sl, #3307	; 0xceb
   20d04:	teqeq	r6, sp	; <illegal shifter operand>
   20d08:			; <UNDEFINED> instruction: 0xf8da461a
   20d0c:			; <UNDEFINED> instruction: 0xf01c4010
   20d10:	stmdbmi	lr!, {r0, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}^
   20d14:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   20d18:	andcs	r4, r2, r3, lsl #12
   20d1c:	blx	1b5cd28 <full_module_path@@Base+0x1ae37c0>
   20d20:	mrc	4, 0, lr, cr9, cr10, {6}
   20d24:			; <UNDEFINED> instruction: 0xf1050a10
   20d28:	ldmibvs	sl!, {r1, r2, r4, r8}
   20d2c:	bl	1edecc8 <full_module_path@@Base+0x1e65760>
   20d30:			; <UNDEFINED> instruction: 0xf47f2800
   20d34:	mrcls	14, 0, sl, cr7, cr1, {2}
   20d38:	blcs	5a684 <_dist_code@@Base+0x7adc>
   20d3c:	stclge	7, cr15, [r2], {127}	; 0x7f
   20d40:	ldrdeq	pc, [r8], -sl
   20d44:	stmiavs	r3, {r9, sp}^
   20d48:	bl	ecdf0 <full_module_path@@Base+0x73888>
   20d4c:	addslt	r4, fp, #1275068416	; 0x4c000000
   20d50:	eorne	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   20d54:	ldcne	8, cr15, [r8], {64}	; 0x40
   20d58:	eorcs	pc, r3, r4, asr #16
   20d5c:			; <UNDEFINED> instruction: 0xf8da3201
   20d60:	addsmi	r3, sl, #12
   20d64:	strt	sp, [sp], #3055	; 0xbef
   20d68:			; <UNDEFINED> instruction: 0x46024959
   20d6c:	andcs	r9, r2, r8, lsl #22
   20d70:			; <UNDEFINED> instruction: 0xf0014479
   20d74:	ldmib	sl, {r0, r6, r9, fp, ip, sp, lr, pc}^
   20d78:	eorcs	r1, r8, r2, lsl #4
   20d7c:	blx	485de <_IO_stdin_used@@Base+0x2d66>
   20d80:	ldmib	sp, {r1, r9, ip}^
   20d84:			; <UNDEFINED> instruction: 0xf9b60106
   20d88:			; <UNDEFINED> instruction: 0xf852300e
   20d8c:	bne	fe02be14 <full_module_path@@Base+0xfdfb28ac>
   20d90:	mvnvc	lr, r1, ror #22
   20d94:	stmib	sp, {r1, r8, r9, fp, sp}^
   20d98:			; <UNDEFINED> instruction: 0xf77f0112
   20d9c:	movwcs	sl, #3286	; 0xcd6
   20da0:	teqeq	r6, sp	; <illegal shifter operand>
   20da4:			; <UNDEFINED> instruction: 0xf8da461a
   20da8:			; <UNDEFINED> instruction: 0xf01c5010
   20dac:			; <UNDEFINED> instruction: 0xf8daf91f
   20db0:	movwcs	r1, #12
   20db4:			; <UNDEFINED> instruction: 0x4604461a
   20db8:	strbne	r4, [r9, r8, lsl #12]
   20dbc:			; <UNDEFINED> instruction: 0xf916f01c
   20dc0:	strtmi	r4, [r3], -r4, asr #18
   20dc4:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   20dc8:	andcs	r9, r2, r0
   20dcc:	blx	55cdd8 <full_module_path@@Base+0x4e3870>
   20dd0:			; <UNDEFINED> instruction: 0x300ef9b6
   20dd4:			; <UNDEFINED> instruction: 0x4602e4b9
   20dd8:	tstcs	r0, r0, lsl r3
   20ddc:			; <UNDEFINED> instruction: 0xf7e54628
   20de0:			; <UNDEFINED> instruction: 0x2c00eafc
   20de4:	blge	1bddfe8 <full_module_path@@Base+0x1b64a80>
   20de8:	ldmib	fp, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   20dec:	ldrtmi	r2, [r0], -r0, lsl #6
   20df0:			; <UNDEFINED> instruction: 0xf0164639
   20df4:	blmi	e5fed0 <full_module_path@@Base+0xde6968>
   20df8:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   20dfc:	ldrb	r6, [r6, -r0, lsl #14]
   20e00:			; <UNDEFINED> instruction: 0x461f4616
   20e04:	mrc	7, 0, lr, cr9, cr14, {1}
   20e08:			; <UNDEFINED> instruction: 0x46302a10
   20e0c:			; <UNDEFINED> instruction: 0xf7fe9904
   20e10:	popvs	{r0, r1, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   20e14:	beq	45c680 <full_module_path@@Base+0x3e3118>
   20e18:	beq	15ba34 <full_module_path@@Base+0xe24cc>
   20e1c:			; <UNDEFINED> instruction: 0xf10a69ba
   20e20:			; <UNDEFINED> instruction: 0xf7e50116
   20e24:	stmdacs	r0, {r8, r9, fp, sp, lr, pc}
   20e28:	svcge	0x0029f47f
   20e2c:			; <UNDEFINED> instruction: 0x3014f8ba
   20e30:			; <UNDEFINED> instruction: 0xf0439e1e
   20e34:	ldmib	sp, {r0, r8, r9}^
   20e38:			; <UNDEFINED> instruction: 0xf8aa891c
   20e3c:	strb	r3, [lr, #20]
   20e40:	bl	7deddc <full_module_path@@Base+0x765874>
   20e44:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
   20e48:	stc2	7, cr15, [lr, #1008]	; 0x3f0
   20e4c:			; <UNDEFINED> instruction: 0x000465b2
   20e50:	andeq	r0, r0, ip, lsr #7
   20e54:	andeq	r6, r5, ip, ror r3
   20e58:	andeq	r0, r0, ip, ror #7
   20e5c:	andeq	r6, r4, ip, lsl #11
   20e60:	andeq	r0, r0, r4, lsl r6
   20e64:	andeq	r0, r0, r0, lsl r5
   20e68:	andeq	r6, r5, r6, lsl r3
   20e6c:	andeq	r0, r0, r0, lsl #11
   20e70:	andeq	r0, r0, r0, lsr r3
   20e74:	andeq	r8, r2, r8, lsl #6
   20e78:	andeq	r6, r5, r2, lsr #4
   20e7c:	strdeq	r8, [r2], -r4
   20e80:	andeq	r6, r5, sl, lsl #4
   20e84:	andeq	r0, r0, r4, asr #7
   20e88:	strdeq	r6, [r4], -sl
   20e8c:	andeq	r6, r5, sl, ror #2
   20e90:	andeq	r0, r0, r0, asr #11
   20e94:	ldrdeq	r6, [r5], -lr
   20e98:	andeq	r6, r5, sl, lsr #1
   20e9c:	andeq	r8, r2, lr, lsr #32
   20ea0:	andeq	r8, r2, r2, asr #32
   20ea4:	andeq	r5, r5, r8, lsr #31
   20ea8:	muleq	r5, r8, pc	; <UNPREDICTABLE>
   20eac:	andeq	r5, r5, r0, asr pc
   20eb0:	andeq	r5, r5, sl, asr lr
   20eb4:	andeq	r0, r0, ip, ror #10
   20eb8:	andeq	r5, r5, r6, asr #25
   20ebc:	andeq	r7, r2, r6, asr #24
   20ec0:	ldrdeq	r5, [r5], -r6
   20ec4:	andeq	r5, r5, r0, asr sl
   20ec8:	andeq	r7, r2, ip, lsr #20
   20ecc:	andeq	r7, r2, sl, lsl sl
   20ed0:	ldrdeq	r7, [r2], -ip
   20ed4:	muleq	r2, r6, r9
   20ed8:	andeq	r5, r5, r4, lsr #18
   20edc:	andeq	r7, r2, r2, asr #17
   20ee0:	blmi	4b332c <full_module_path@@Base+0x439dc4>
   20ee4:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   20ee8:			; <UNDEFINED> instruction: 0x300ef9b3
   20eec:	vldrle	d2, [r9, #-0]
   20ef0:	movwcs	fp, #1520	; 0x5f0
   20ef4:	addlt	r4, r3, lr, lsl #24
   20ef8:	ldrmi	r4, [sl], -lr, lsl #16
   20efc:	ldrbtmi	r5, [r8], #-2319	; 0xfffff6f1
   20f00:			; <UNDEFINED> instruction: 0x560ae9d0
   20f04:	ldmib	r7, {r2, r8, r9, fp, sp, lr}^
   20f08:			; <UNDEFINED> instruction: 0xf01c0108
   20f0c:	stmdbmi	sl, {r0, r1, r2, r3, r5, r6, fp, ip, sp, lr, pc}
   20f10:	strtmi	r4, [r2], -fp, lsr #12
   20f14:			; <UNDEFINED> instruction: 0x96004479
   20f18:	andcs	r9, r2, r1
   20f1c:			; <UNDEFINED> instruction: 0xf96cf001
   20f20:	ldcllt	0, cr11, [r0, #12]!
   20f24:	svclt	0x00004770
   20f28:	andeq	r5, r4, r0, ror #20
   20f2c:	andeq	r0, r0, r0, lsl #11
   20f30:	andeq	r0, r0, r4, asr #7
   20f34:	andeq	r5, r5, lr, lsl r8
   20f38:	andeq	r7, r2, r8, lsl #18
   20f3c:	blmi	3ce364 <full_module_path@@Base+0x354dfc>
   20f40:	ldrbtmi	r4, [fp], #-2574	; 0xfffff5f2
   20f44:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
   20f48:	bmi	38f4b8 <full_module_path@@Base+0x315f50>
   20f4c:	ldmdapl	r9, {r0, r2, r3, r8, fp, lr}^
   20f50:	stmdavs	sl, {r0, r1, r3, r4, r7, fp, ip, lr}
   20f54:	tstmi	r3, #1769472	; 0x1b0000
   20f58:	pop	{r0, r2, r8, ip, lr, pc}
   20f5c:			; <UNDEFINED> instruction: 0xf7e54008
   20f60:	mulcs	r0, fp, sl
   20f64:			; <UNDEFINED> instruction: 0xf7e5bd08
   20f68:	andscs	lr, lr, #80, 24	; 0x5000
   20f6c:			; <UNDEFINED> instruction: 0xf04f4603
   20f70:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
   20f74:	svclt	0x0000bd08
   20f78:	andeq	r5, r4, r2, lsl #20
   20f7c:	andeq	r0, r0, r0, lsl r4
   20f80:			; <UNDEFINED> instruction: 0x000006b4
   20f84:	andeq	r0, r0, r4, lsr #13
   20f88:	bmi	8b3c14 <full_module_path@@Base+0x83a6ac>
   20f8c:	ldmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   20f90:	bllt	fe0bafe0 <full_module_path@@Base+0xfe041a78>
   20f94:	bmi	84e55c <full_module_path@@Base+0x7d4ff4>
   20f98:	ldmpl	sl, {r5, r9, sl, fp, lr}
   20f9c:	ldmdavs	r2, {r1, r2, r3, r4, r7, r8, fp, ip, lr}
   20fa0:	teqmi	r2, #3538944	; 0x360000
   20fa4:	bmi	7d5450 <full_module_path@@Base+0x75bee8>
   20fa8:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   20fac:	blle	ebbb4 <full_module_path@@Base+0x7264c>
   20fb0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   20fb4:	stclt	7, cr15, [r4, #-916]!	; 0xfffffc6c
   20fb8:	strmi	r4, [r5], -ip, lsl #12
   20fbc:	bl	fff5ef58 <full_module_path@@Base+0xffee59f0>
   20fc0:	sbcvc	pc, r0, #1325400064	; 0x4f000000
   20fc4:	cmpcs	r1, r0, asr #4	; <UNPREDICTABLE>
   20fc8:	strtmi	r4, [r0], -r6, lsl #12
   20fcc:	bl	fdef68 <full_module_path@@Base+0xf65a00>
   20fd0:	blle	6a87e8 <full_module_path@@Base+0x62f280>
   20fd4:	ldrtmi	r4, [r2], -r9, lsr #12
   20fd8:	stcl	7, cr15, [sl], #-916	; 0xfffffc6c
   20fdc:	strtmi	r4, [r0], -r3, lsl #12
   20fe0:			; <UNDEFINED> instruction: 0xf7e5461c
   20fe4:	stmdacs	r0, {r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
   20fe8:	adcsmi	fp, r4, #168, 30	; 0x2a0
   20fec:	andcs	fp, r1, ip, lsl #30
   20ff0:	stmdacc	r1, {sp}
   20ff4:	andcs	fp, r0, r0, ror sp
   20ff8:			; <UNDEFINED> instruction: 0xf7e54770
   20ffc:	andscs	lr, lr, #1536	; 0x600
   21000:			; <UNDEFINED> instruction: 0xf04f4603
   21004:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
   21008:			; <UNDEFINED> instruction: 0xf04fbd70
   2100c:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
   21010:			; <UNDEFINED> instruction: 0x000459b8
   21014:	andeq	r0, r0, r0, lsl r4
   21018:			; <UNDEFINED> instruction: 0x000006b4
   2101c:	andeq	r0, r0, r4, lsr #13
   21020:	andeq	r0, r0, ip, lsr r6
   21024:	bmi	3f3c64 <full_module_path@@Base+0x37a6fc>
   21028:	ldmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   2102c:	stmdblt	r2!, {r1, r4, fp, sp, lr}^
   21030:	bmi	38e478 <full_module_path@@Base+0x314f10>
   21034:	ldmdbpl	ip, {r0, r2, r3, sl, fp, lr}
   21038:	stmdavs	r2!, {r0, r1, r3, r4, r7, fp, ip, lr}
   2103c:	tstmi	r3, #1769472	; 0x1b0000
   21040:	pop	{r0, r2, r8, ip, lr, pc}
   21044:			; <UNDEFINED> instruction: 0xf7e54010
   21048:	andcs	fp, r0, fp, lsr #24
   2104c:			; <UNDEFINED> instruction: 0xf7e54770
   21050:	andscs	lr, lr, #220, 22	; 0x37000
   21054:			; <UNDEFINED> instruction: 0xf04f4603
   21058:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
   2105c:	svclt	0x0000bd10
   21060:	andeq	r5, r4, ip, lsl r9
   21064:	andeq	r0, r0, r0, lsl r4
   21068:			; <UNDEFINED> instruction: 0x000006b4
   2106c:	andeq	r0, r0, r4, lsr #13
   21070:	blmi	3ce558 <full_module_path@@Base+0x354ff0>
   21074:	ldrbtmi	r4, [fp], #-3086	; 0xfffff3f2
   21078:	stmdavs	r4!, {r2, r3, r4, r8, fp, ip, lr}
   2107c:			; <UNDEFINED> instruction: 0x4c0db95c
   21080:	ldmdbpl	sp, {r0, r2, r3, r8, sl, fp, lr}^
   21084:	stmdavs	ip!, {r0, r1, r3, r4, r8, fp, ip, lr}
   21088:			; <UNDEFINED> instruction: 0x4323681b
   2108c:	pop	{r0, r2, r8, ip, lr, pc}
   21090:			; <UNDEFINED> instruction: 0xf7e54038
   21094:	andcs	fp, r0, r7, lsr #25
   21098:			; <UNDEFINED> instruction: 0xf7e5bd38
   2109c:	andscs	lr, lr, #186368	; 0x2d800
   210a0:			; <UNDEFINED> instruction: 0xf04f4603
   210a4:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
   210a8:	svclt	0x0000bd38
   210ac:	andeq	r5, r4, lr, asr #17
   210b0:	andeq	r0, r0, r0, lsl r4
   210b4:			; <UNDEFINED> instruction: 0x000006b4
   210b8:	andeq	r0, r0, r4, lsr #13
   210bc:	strdlt	fp, [r5], r0
   210c0:	stcmi	14, cr4, [r5, #-144]!	; 0xffffff70
   210c4:	cfstrsmi	mvf4, [r5], #-504	; 0xfffffe08
   210c8:	ldrbtmi	r5, [ip], #-2421	; 0xfffff68b
   210cc:	strls	r6, [r3, #-2093]	; 0xfffff7d3
   210d0:	streq	pc, [r0, #-79]	; 0xffffffb1
   210d4:	stmdbpl	r7!, {r1, r5, r8, sl, fp, lr}^
   210d8:	ldmdavs	fp!, {r0, r2, r3, r4, r9, sl, lr}
   210dc:	svcmi	0x0021bb5b
   210e0:	blmi	872940 <full_module_path@@Base+0x7f93d8>
   210e4:	stmiapl	r3!, {r1, r5, r6, r7, r8, fp, ip, lr}^
   210e8:	ldmdavs	fp, {r1, r4, fp, sp, lr}
   210ec:			; <UNDEFINED> instruction: 0xd1244313
   210f0:	stmiapl	r3!, {r1, r2, r3, r4, r8, r9, fp, lr}^
   210f4:	blcs	3b168 <fchmod@plt+0x345ac>
   210f8:			; <UNDEFINED> instruction: 0x460adb11
   210fc:	strmi	r4, [r1], -fp, ror #12
   21100:	stmib	sp, {r0, sp}^
   21104:			; <UNDEFINED> instruction: 0xf7e56500
   21108:	bmi	69c500 <full_module_path@@Base+0x622f98>
   2110c:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   21110:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   21114:	subsmi	r9, sl, r3, lsl #22
   21118:	andlt	sp, r5, sl, lsl r1
   2111c:			; <UNDEFINED> instruction: 0xf44fbdf0
   21120:	vhsub.s8	<illegal reg q11.5>, q8, q0
   21124:			; <UNDEFINED> instruction: 0xf7e52141
   21128:	stmdacs	r0, {r1, r4, r7, r9, fp, sp, lr, pc}
   2112c:			; <UNDEFINED> instruction: 0xf7e5db0d
   21130:	strbne	lr, [r0, r6, lsl #26]
   21134:	andcs	lr, r0, r9, ror #15
   21138:			; <UNDEFINED> instruction: 0xf7e5e7e7
   2113c:	andscs	lr, lr, #104448	; 0x19800
   21140:			; <UNDEFINED> instruction: 0xf04f4603
   21144:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
   21148:			; <UNDEFINED> instruction: 0xf04fe7df
   2114c:			; <UNDEFINED> instruction: 0xe7dc30ff
   21150:	ldmib	r6, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21154:	andeq	r5, r4, r0, lsl #17
   21158:	andeq	r0, r0, ip, lsr #7
   2115c:	andeq	r5, r4, sl, ror r8
   21160:	andeq	r0, r0, r0, lsl r4
   21164:	andeq	r0, r0, r4, lsr #13
   21168:			; <UNDEFINED> instruction: 0x000006b4
   2116c:	andeq	r0, r0, ip, lsr r6
   21170:	andeq	r5, r4, r6, lsr r8
   21174:	blmi	3ce59c <full_module_path@@Base+0x355034>
   21178:	ldrbtmi	r4, [fp], #-2574	; 0xfffff5f2
   2117c:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
   21180:	bmi	38f6f0 <full_module_path@@Base+0x316188>
   21184:	ldmdapl	r9, {r0, r2, r3, r8, fp, lr}^
   21188:	stmdavs	sl, {r0, r1, r3, r4, r7, fp, ip, lr}
   2118c:	tstmi	r3, #1769472	; 0x1b0000
   21190:	pop	{r0, r2, r8, ip, lr, pc}
   21194:			; <UNDEFINED> instruction: 0xf7e54008
   21198:	andcs	fp, r0, r1, lsr r9
   2119c:			; <UNDEFINED> instruction: 0xf7e5bd08
   211a0:	andscs	lr, lr, #52, 22	; 0xd000
   211a4:			; <UNDEFINED> instruction: 0xf04f4603
   211a8:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
   211ac:	svclt	0x0000bd08
   211b0:	andeq	r5, r4, sl, asr #15
   211b4:	andeq	r0, r0, r0, lsl r4
   211b8:			; <UNDEFINED> instruction: 0x000006b4
   211bc:	andeq	r0, r0, r4, lsr #13
   211c0:	blmi	4ce6a8 <full_module_path@@Base+0x455140>
   211c4:	cmplt	r9, fp, ror r4
   211c8:	ldmdbpl	ip, {r0, r4, sl, fp, lr}
   211cc:	stmiblt	ip, {r2, r5, fp, sp, lr}
   211d0:	ldcmi	13, cr4, [r1], {16}
   211d4:	ldmdbpl	ip, {r0, r2, r3, r4, r6, r8, fp, ip, lr}
   211d8:	stmdavs	r4!, {r0, r2, r3, r5, fp, sp, lr}
   211dc:	tstle	r0, ip, lsr #6
   211e0:	ldmdbpl	fp, {r1, r2, r3, sl, fp, lr}
   211e4:	tstlt	fp, fp, lsl r8
   211e8:	orrcs	pc, r0, r1, asr #8
   211ec:	ldrhtmi	lr, [r8], -sp
   211f0:	blt	adf18c <full_module_path@@Base+0xa65c24>
   211f4:	bl	25f190 <full_module_path@@Base+0x1e5c28>
   211f8:	andvs	r2, r3, r0, lsl #6
   211fc:	rscscc	pc, pc, pc, asr #32
   21200:			; <UNDEFINED> instruction: 0xf7e5bd38
   21204:	tstcs	lr, #2048	; 0x800
   21208:	ldrb	r6, [r7, r3]!
   2120c:	andeq	r5, r4, r0, lsl #15
   21210:	andeq	r0, r0, r0, lsl r4
   21214:	andeq	r0, r0, r4, lsr #13
   21218:			; <UNDEFINED> instruction: 0x000006b4
   2121c:	andeq	r0, r0, ip, lsr #12
   21220:	addlt	fp, r2, r0, lsl r5
   21224:	blmi	634288 <full_module_path@@Base+0x5bad20>
   21228:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   2122c:	ldmiblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
   21230:	blmi	5f3a90 <full_module_path@@Base+0x57a528>
   21234:	stmiapl	r3!, {r1, r5, r7, fp, ip, lr}^
   21238:	ldmdavs	fp, {r1, r4, fp, sp, lr}
   2123c:	tstle	r9, r3, lsl r3
   21240:	cmnmi	r0, #16777216	; 0x1000000	; <UNPREDICTABLE>
   21244:	svcmi	0x0020f5b3
   21248:	andcs	fp, r1, r8, lsl #30
   2124c:	bmi	49567c <full_module_path@@Base+0x41c114>
   21250:	stmiapl	r2!, {r0, r4, r8, r9, fp, lr}
   21254:	ldmdavs	r2, {r0, r1, r5, r6, r7, fp, ip, lr}
   21258:	tstmi	r3, #1769472	; 0x1b0000
   2125c:	andcs	sp, r0, r0, lsl #2
   21260:	ldclt	0, cr11, [r0, #-8]
   21264:	smlabteq	fp, r1, r3, pc	; <UNPREDICTABLE>
   21268:	ldc	7, cr15, [r0], #-916	; 0xfffffc6c
   2126c:	stmdacs	r0, {r0, ip, pc}
   21270:			; <UNDEFINED> instruction: 0xe7ecd0f5
   21274:	b	ff25f210 <full_module_path@@Base+0xff1e5ca8>
   21278:			; <UNDEFINED> instruction: 0x4603221e
   2127c:	rscscc	pc, pc, pc, asr #32
   21280:			; <UNDEFINED> instruction: 0xe7ed601a
   21284:	andeq	r5, r4, ip, lsl r7
   21288:	andeq	r0, r0, r0, lsl r4
   2128c:	andeq	r0, r0, r4, lsr #13
   21290:			; <UNDEFINED> instruction: 0x000006b4
   21294:	andeq	r0, r0, r8, asr r3
   21298:			; <UNDEFINED> instruction: 0x000004b4
   2129c:	bmi	3f3edc <full_module_path@@Base+0x37a974>
   212a0:	ldmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   212a4:	stmdblt	r2!, {r1, r4, fp, sp, lr}^
   212a8:	bmi	38e6f0 <full_module_path@@Base+0x315188>
   212ac:	ldmdbpl	ip, {r0, r2, r3, sl, fp, lr}
   212b0:	stmdavs	r2!, {r0, r1, r3, r4, r7, fp, ip, lr}
   212b4:	tstmi	r3, #1769472	; 0x1b0000
   212b8:	pop	{r0, r2, r8, ip, lr, pc}
   212bc:			; <UNDEFINED> instruction: 0xf7e54010
   212c0:	andcs	fp, r0, r9, asr #20
   212c4:			; <UNDEFINED> instruction: 0xf7e54770
   212c8:	andscs	lr, lr, #160, 20	; 0xa0000
   212cc:			; <UNDEFINED> instruction: 0xf04f4603
   212d0:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
   212d4:	svclt	0x0000bd10
   212d8:	andeq	r5, r4, r4, lsr #13
   212dc:	andeq	r0, r0, r0, lsl r4
   212e0:			; <UNDEFINED> instruction: 0x000006b4
   212e4:	andeq	r0, r0, r4, lsr #13
   212e8:	ldrblt	r4, [r8, #2324]!	; 0x914
   212ec:	cfldrsmi	mvf4, [r4], {121}	; 0x79
   212f0:	stmdbpl	fp, {r0, r1, r2, r3, r4, r9, sl, lr}
   212f4:	ldmdavs	fp, {sl, sp}
   212f8:	blmi	4cf9cc <full_module_path@@Base+0x456464>
   212fc:	bmi	4b2b5c <full_module_path@@Base+0x4395f4>
   21300:	stmiapl	fp, {r0, r2, r9, sl, lr}^
   21304:	ldmdavs	fp, {r1, r3, r7, fp, ip, lr}
   21308:	tstmi	r3, #1179648	; 0x120000
   2130c:	and	sp, sp, r5
   21310:	b	1edf2ac <full_module_path@@Base+0x1e65d44>
   21314:	stmdbcs	r4, {r0, fp, sp, lr}
   21318:	ldrtmi	sp, [r2], -r6, lsl #2
   2131c:			; <UNDEFINED> instruction: 0x4628463b
   21320:	ldmda	sl!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21324:	blle	ffce8b3c <full_module_path@@Base+0xffc6f5d4>
   21328:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   2132c:	b	1b5f2c8 <full_module_path@@Base+0x1ae5d60>
   21330:	ldrbtcc	pc, [pc], #79	; 21338 <fchmod@plt+0x1a77c>	; <UNPREDICTABLE>
   21334:	andvs	r2, r3, lr, lsl r3
   21338:	svclt	0x0000e7f6
   2133c:	andeq	r5, r4, r8, asr r6
   21340:	andeq	r0, r0, r0, lsl r4
   21344:			; <UNDEFINED> instruction: 0x000006b4
   21348:	andeq	r0, r0, r4, lsr #13
   2134c:			; <UNDEFINED> instruction: 0x4604b510
   21350:	b	cdf2ec <full_module_path@@Base+0xc65d84>
   21354:	stmdble	sl, {r0, fp, sp}
   21358:	tstcs	r0, r3, lsr #16
   2135c:	and	r1, r2, r0, ror #24
   21360:	andsvc	r4, r9, r3, lsl #5
   21364:			; <UNDEFINED> instruction: 0xf813d003
   21368:	bcs	bec774 <full_module_path@@Base+0xb7320c>
   2136c:	ldclt	0, cr13, [r0, #-992]	; 0xfffffc20
   21370:	blmi	48e858 <full_module_path@@Base+0x4152f0>
   21374:	ldrbtmi	r4, [fp], #-2577	; 0xfffff5ef
   21378:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
   2137c:	bmi	44f9ac <full_module_path@@Base+0x3d6444>
   21380:	ldmdbmi	r0, {r0, r2, r3, r9, sl, lr}
   21384:	ldmpl	fp, {r0, r3, r4, r6, fp, ip, lr}
   21388:	ldmdavs	fp, {r1, r3, fp, sp, lr}
   2138c:	tstle	sl, r3, lsl r3
   21390:			; <UNDEFINED> instruction: 0xf7ff4604
   21394:			; <UNDEFINED> instruction: 0x4629ffdb
   21398:	pop	{r5, r9, sl, lr}
   2139c:			; <UNDEFINED> instruction: 0xf7e54038
   213a0:	andcs	fp, r0, r5, asr #20
   213a4:			; <UNDEFINED> instruction: 0xf7e5bd38
   213a8:	andscs	lr, lr, #48, 20	; 0x30000
   213ac:			; <UNDEFINED> instruction: 0xf04f4603
   213b0:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
   213b4:	svclt	0x0000bd38
   213b8:	andeq	r5, r4, lr, asr #11
   213bc:	andeq	r0, r0, r0, lsl r4
   213c0:			; <UNDEFINED> instruction: 0x000006b4
   213c4:	andeq	r0, r0, r4, lsr #13
   213c8:	strdlt	fp, [r3], r0
   213cc:	blmi	7b4c48 <full_module_path@@Base+0x73b6e0>
   213d0:	ldmpl	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   213d4:	bllt	18fb448 <full_module_path@@Base+0x1881ee0>
   213d8:	ldmpl	r3!, {r2, r3, r4, r8, r9, fp, lr}^
   213dc:	bllt	2fb450 <full_module_path@@Base+0x281ee8>
   213e0:	streq	pc, [r0], #65	; 0x41
   213e4:			; <UNDEFINED> instruction: 0xf7e54607
   213e8:	mcrrne	9, 4, lr, r3, cr4	; <UNPREDICTABLE>
   213ec:	andls	r4, r1, r5, lsl #12
   213f0:	strtmi	sp, [r1], -r7
   213f4:	bl	ff8df390 <full_module_path@@Base+0xff865e28>
   213f8:	blmi	58d860 <full_module_path@@Base+0x5142f8>
   213fc:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   21400:			; <UNDEFINED> instruction: 0x4628b913
   21404:	ldcllt	0, cr11, [r0, #12]!
   21408:	ldmib	lr!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2140c:	strtmi	r4, [r8], -r4, lsl #12
   21410:			; <UNDEFINED> instruction: 0xf7e56826
   21414:			; <UNDEFINED> instruction: 0x4638eb94
   21418:	ldrbcc	pc, [pc, #79]!	; 2146f <fchmod@plt+0x1a8b3>	; <UNPREDICTABLE>
   2141c:	ldmda	lr!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21420:	strb	r6, [lr, r6, lsr #32]!
   21424:	ldmib	r0!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21428:	ldrbcc	pc, [pc, #79]!	; 2147f <fchmod@plt+0x1a8c3>	; <UNPREDICTABLE>
   2142c:	andvs	r2, r3, lr, lsl r3
   21430:			; <UNDEFINED> instruction: 0xf7e5e7e7
   21434:			; <UNDEFINED> instruction: 0xf04fe9ea
   21438:	andcs	r3, r0, #1069547520	; 0x3fc00000
   2143c:	andvs	r9, r2, r1
   21440:	svclt	0x0000e7df
   21444:	andeq	r5, r4, r4, ror r5
   21448:	andeq	r0, r0, r0, lsl r4
   2144c:	andeq	r0, r0, r4, lsr #13
   21450:	andeq	r0, r0, r8, asr r3
   21454:	strmi	r4, [r1], -sl, lsl #12
   21458:			; <UNDEFINED> instruction: 0xf7e52003
   2145c:	svclt	0x0000bb49
   21460:	strmi	r4, [r1], -sl, lsl #12
   21464:			; <UNDEFINED> instruction: 0xf7e52003
   21468:	svclt	0x0000bb6f
   2146c:	strmi	r4, [r1], -sl, lsl #12
   21470:			; <UNDEFINED> instruction: 0xf7e52003
   21474:	svclt	0x0000b879
   21478:	ldmlt	r2!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2147c:	addlt	fp, r6, r0, ror r5
   21480:	ldcmi	13, cr4, [lr], {29}
   21484:	blmi	7b2680 <full_module_path@@Base+0x739118>
   21488:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
   2148c:	stmdavs	r4!, {r0, r2, r3, r9, sl, lr}
   21490:			; <UNDEFINED> instruction: 0xf04f9405
   21494:	cfldrsmi	mvf0, [fp], {-0}
   21498:			; <UNDEFINED> instruction: 0x46145919
   2149c:	ldmiblt	sl!, {r1, r3, fp, sp, lr}^
   214a0:	bmi	6b390c <full_module_path@@Base+0x63a3a4>
   214a4:	ldmpl	sl, {r0, r3, r4, r6, fp, ip, lr}
   214a8:	ldmdavs	r6, {r0, r1, r3, fp, sp, lr}
   214ac:	tstle	r9, lr, lsl r3
   214b0:	bge	72cbc <saw_xattr_filter@@Base+0x182c>
   214b4:	orrvc	pc, r0, #1325400064	; 0x4f000000
   214b8:	rsbeq	pc, r3, pc, rrx
   214bc:	strpl	lr, [r3], #-2509	; 0xfffff633
   214c0:	strbmi	pc, [r0], #-111	; 0xffffff91	; <UNPREDICTABLE>
   214c4:	strls	r9, [r2], #-1537	; 0xfffff9ff
   214c8:	cdp	7, 12, cr15, cr0, cr4, {7}
   214cc:	blmi	2f3d14 <full_module_path@@Base+0x27a7ac>
   214d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   214d4:	blls	17b544 <full_module_path@@Base+0x101fdc>
   214d8:	qaddle	r4, sl, fp
   214dc:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   214e0:	ldrb	r2, [r3, r0]!
   214e4:	ldmib	r0, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   214e8:			; <UNDEFINED> instruction: 0x4603221e
   214ec:	rscscc	pc, pc, pc, asr #32
   214f0:			; <UNDEFINED> instruction: 0xe7eb601a
   214f4:	svc	0x00c4f7e4
   214f8:	andeq	r5, r4, r0, asr #9
   214fc:	andeq	r0, r0, ip, lsr #7
   21500:			; <UNDEFINED> instruction: 0x000454ba
   21504:	andeq	r0, r0, r0, lsl r4
   21508:	andeq	r0, r0, r4, lsr #13
   2150c:			; <UNDEFINED> instruction: 0x000006b4
   21510:	andeq	r5, r4, r4, ror r4
   21514:	strdlt	fp, [r9], r0
   21518:	strmi	r4, [lr], -r1, lsr #26
   2151c:	ldrbtmi	r4, [sp], #-3105	; 0xfffff3df
   21520:	stmdbpl	ip!, {r0, r5, r8, r9, fp, lr}
   21524:	cfstrsmi	mvf4, [r1, #-492]!	; 0xfffffe14
   21528:	strls	r6, [r7], #-2084	; 0xfffff7dc
   2152c:	streq	pc, [r0], #-79	; 0xffffffb1
   21530:	ldmdbpl	r9, {r2, r4, r9, sl, lr}^
   21534:	bllt	cbb564 <full_module_path@@Base+0xc41ffc>
   21538:	bmi	7b39b4 <full_module_path@@Base+0x73a44c>
   2153c:	ldmpl	sl, {r0, r3, r4, r6, fp, ip, lr}
   21540:	ldmdavs	r5, {r0, r1, r3, fp, sp, lr}
   21544:			; <UNDEFINED> instruction: 0xd120431d
   21548:	strtmi	r4, [r8], -r7, lsl #12
   2154c:	svc	0x0050f7e4
   21550:	sbcspl	pc, r3, #68, 12	; 0x4400000
   21554:	rsbeq	pc, r2, #268435468	; 0x1000000c
   21558:	stmib	sp, {r0, r1, r8, fp, sp, pc}^
   2155c:	strmi	r5, [r3], -r4, lsl #12
   21560:	blx	fe8c6176 <full_module_path@@Base+0xfe84cc0e>
   21564:	ldrtmi	r3, [r8], -r4, lsl #8
   21568:	strls	r0, [r6], #-2468	; 0xfffff65c
   2156c:	cdp	7, 6, cr15, cr8, cr4, {7}
   21570:	bmi	48557c <full_module_path@@Base+0x40c014>
   21574:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   21578:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2157c:	subsmi	r9, sl, r7, lsl #22
   21580:	andlt	sp, r9, fp, lsl #2
   21584:	strdcs	fp, [r0], -r0
   21588:			; <UNDEFINED> instruction: 0xf7e5e7f3
   2158c:	andscs	lr, lr, #1015808	; 0xf8000
   21590:			; <UNDEFINED> instruction: 0xf04f4603
   21594:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
   21598:			; <UNDEFINED> instruction: 0xf7e4e7eb
   2159c:	svclt	0x0000ef72
   215a0:	andeq	r5, r4, r6, lsr #8
   215a4:	andeq	r0, r0, ip, lsr #7
   215a8:	andeq	r5, r4, r0, lsr #8
   215ac:	andeq	r0, r0, r0, lsl r4
   215b0:	andeq	r0, r0, r4, lsr #13
   215b4:			; <UNDEFINED> instruction: 0x000006b4
   215b8:	andeq	r5, r4, lr, asr #7
   215bc:	strdlt	fp, [r7], r0
   215c0:	strmi	r4, [lr], -r0, lsr #26
   215c4:	ldrbtmi	r4, [sp], #-3104	; 0xfffff3e0
   215c8:	stmdbpl	ip!, {r5, r8, r9, fp, lr}
   215cc:	cfstrsmi	mvf4, [r0, #-492]!	; 0xfffffe14
   215d0:	strls	r6, [r5], #-2084	; 0xfffff7dc
   215d4:	streq	pc, [r0], #-79	; 0xffffffb1
   215d8:	ldmdbpl	r9, {r2, r4, r9, sl, lr}^
   215dc:	bllt	abb60c <full_module_path@@Base+0xa420a4>
   215e0:	bmi	773a58 <full_module_path@@Base+0x6fa4f0>
   215e4:	ldmpl	sl, {r0, r3, r4, r6, fp, ip, lr}
   215e8:	ldmdavs	r5, {r0, r1, r3, fp, sp, lr}
   215ec:	tstle	pc, sp, lsl r3	; <UNPREDICTABLE>
   215f0:	strtmi	r4, [r8], -r7, lsl #12
   215f4:	cdp	7, 15, cr15, cr12, cr4, {7}
   215f8:	sbcspl	pc, r3, #68, 12	; 0x4400000
   215fc:	rsbeq	pc, r2, #268435468	; 0x1000000c
   21600:	stmib	sp, {r0, r8, fp, sp, pc}^
   21604:	strmi	r5, [r3], -r2, lsl #12
   21608:	blx	fe8c6216 <full_module_path@@Base+0xfe84ccae>
   2160c:	ldrtmi	r3, [r8], -r4, lsl #8
   21610:	strls	r0, [r4], #-2468	; 0xfffff65c
   21614:	ldmdb	r2!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21618:	blmi	2f3e60 <full_module_path@@Base+0x27a8f8>
   2161c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   21620:	blls	17b690 <full_module_path@@Base+0x102128>
   21624:	qaddle	r4, sl, fp
   21628:	ldcllt	0, cr11, [r0, #28]!
   2162c:	ldrb	r2, [r3, r0]!
   21630:	stmia	sl!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21634:			; <UNDEFINED> instruction: 0x4603221e
   21638:	rscscc	pc, pc, pc, asr #32
   2163c:			; <UNDEFINED> instruction: 0xe7eb601a
   21640:	svc	0x001ef7e4
   21644:	andeq	r5, r4, lr, ror r3
   21648:	andeq	r0, r0, ip, lsr #7
   2164c:	andeq	r5, r4, r8, ror r3
   21650:	andeq	r0, r0, r0, lsl r4
   21654:	andeq	r0, r0, r4, lsr #13
   21658:			; <UNDEFINED> instruction: 0x000006b4
   2165c:	andeq	r5, r4, r8, lsr #6
   21660:	mvnsmi	lr, #737280	; 0xb4000
   21664:	ldcmi	0, cr11, [sl, #-636]!	; 0xfffffd84
   21668:	ldmdbmi	sl!, {r7, r9, sl, lr}
   2166c:	cfldrsmi	mvf4, [sl], #-500	; 0xfffffe0c
   21670:	ldrdgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   21674:	ldrbtmi	r5, [ip], #-2153	; 0xfffff797
   21678:	stmdavs	r9, {r0, r3, r4, r5, r8, sl, fp, lr}
   2167c:			; <UNDEFINED> instruction: 0xf04f911d
   21680:	ldmdbmi	r8!, {r8}
   21684:			; <UNDEFINED> instruction: 0xe098f8dd
   21688:	andeq	pc, ip, r4, asr r8	; <UNPREDICTABLE>
   2168c:	stmdapl	r1!, {r0, r2, r5, r6, r8, fp, ip, lr}^
   21690:	stmdavs	sp!, {fp, sp, lr}
   21694:	movwmi	r6, #22537	; 0x5809
   21698:			; <UNDEFINED> instruction: 0x909cf8dd
   2169c:			; <UNDEFINED> instruction: 0xf04fbf14
   216a0:			; <UNDEFINED> instruction: 0xf04f0c01
   216a4:	stmdbcs	r0, {sl, fp}
   216a8:	stmdbmi	pc!, {r0, r1, r2, r6, r8, ip, lr, pc}	; <UNPREDICTABLE>
   216ac:	stmdapl	r0!, {r0, r1, r2, r3, r5, fp, lr}
   216b0:	stmdavs	r1, {r2, r5, r6, fp, ip, lr}
   216b4:	movwmi	r6, #51236	; 0xc824
   216b8:			; <UNDEFINED> instruction: 0xf00ed136
   216bc:	strtmi	r0, [r1], -r1
   216c0:	tstle	lr, r1, lsl #6
   216c4:	usatcc	pc, #31, lr, lsl #2	; <UNPREDICTABLE>
   216c8:	ldrbcc	pc, [pc, r9, asr #2]!	; <UNPREDICTABLE>
   216cc:	strvs	lr, [r0, -sp, asr #19]
   216d0:	strbmi	r4, [r0], -r1, ror #12
   216d4:	ldmdb	r0, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   216d8:	svclt	0x00bc2800
   216dc:	ldrbne	r4, [r7, r6, lsl #12]!
   216e0:	orrslt	sp, sp, r2, lsl #22
   216e4:	strcs	r2, [r0, -r0, lsl #12]
   216e8:	blmi	6b3f74 <full_module_path@@Base+0x63aa0c>
   216ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   216f0:	blls	77b760 <full_module_path@@Base+0x7021f8>
   216f4:	qsuble	r4, sl, r9
   216f8:			; <UNDEFINED> instruction: 0x46394630
   216fc:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
   21700:			; <UNDEFINED> instruction: 0xf11e83f0
   21704:			; <UNDEFINED> instruction: 0xf1490601
   21708:	ldrb	r0, [pc, r0, lsl #14]
   2170c:	strbmi	sl, [r1], -r2, lsl #20
   21710:			; <UNDEFINED> instruction: 0xf7e42003
   21714:	stmdacs	r0, {r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
   21718:	ldmib	sp, {r1, r2, r5, r6, r7, r8, r9, fp, ip, lr, pc}^
   2171c:	subseq	r3, lr, #536870913	; 0x20000001
   21720:	b	11e2084 <full_module_path@@Base+0x1168b1c>
   21724:			; <UNDEFINED> instruction: 0xe7df57d3
   21728:	stmda	lr!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2172c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   21730:			; <UNDEFINED> instruction: 0xf04f231e
   21734:	strdvs	r3, [r3], -pc	; <UNPREDICTABLE>
   21738:			; <UNDEFINED> instruction: 0xf7e5e7d6
   2173c:			; <UNDEFINED> instruction: 0xf04fe866
   21740:	movwcs	r3, #1791	; 0x6ff
   21744:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   21748:	strb	r6, [sp, r3]
   2174c:	cdp	7, 9, cr15, cr8, cr4, {7}
   21750:	ldrdeq	r5, [r4], -r8
   21754:	andeq	r0, r0, ip, lsr #7
   21758:	andeq	r5, r4, lr, asr #5
   2175c:	andeq	r0, r0, r4, asr r6
   21760:	andeq	r0, r0, r8, lsl #8
   21764:	andeq	r0, r0, r0, lsl r4
   21768:			; <UNDEFINED> instruction: 0x000006b4
   2176c:	andeq	r0, r0, r4, lsr #13
   21770:	andeq	r5, r4, r8, asr r2
   21774:	svcmi	0x00f0e92d
   21778:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
   2177c:			; <UNDEFINED> instruction: 0xf8dfb087
   21780:			; <UNDEFINED> instruction: 0xf50de104
   21784:			; <UNDEFINED> instruction: 0xf8df5182
   21788:	ldrbtmi	ip, [lr], #256	; 0x100
   2178c:	strpl	pc, [r0, #1293]	; 0x50d
   21790:	ldrcc	r6, [r4, #-2060]	; 0xfffff7f4
   21794:	ldrmi	r2, [r2], r3, lsl #2
   21798:			; <UNDEFINED> instruction: 0x17e7469b
   2179c:	stmib	sp, {r1, r2, r5, r9, sl, lr}^
   217a0:			; <UNDEFINED> instruction: 0xf85e6700
   217a4:			; <UNDEFINED> instruction: 0xf8dcc00c
   217a8:			; <UNDEFINED> instruction: 0xf8c5c000
   217ac:			; <UNDEFINED> instruction: 0xf04fc000
   217b0:	strmi	r0, [r5], -r0, lsl #24
   217b4:	stmia	r0!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   217b8:	movwcs	fp, #6912	; 0x1b00
   217bc:	movwls	r4, #1576	; 0x628
   217c0:	ldrtmi	r4, [fp], -r2, lsr #12
   217c4:	svc	0x000ef7e4
   217c8:	stmdaeq	sl, {r2, r4, r8, r9, fp, sp, lr, pc}
   217cc:	stmdbeq	fp, {r0, r1, r2, r6, r8, r9, fp, sp, lr, pc}
   217d0:	svclt	0x000a4589
   217d4:			; <UNDEFINED> instruction: 0xf04f4580
   217d8:	strdcs	r3, [r0], -pc	; <UNPREDICTABLE>
   217dc:			; <UNDEFINED> instruction: 0xf50d492b
   217e0:	bmi	a765e8 <full_module_path@@Base+0x9fd080>
   217e4:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
   217e8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   217ec:	subsmi	r6, r1, sl, lsl r8
   217f0:			; <UNDEFINED> instruction: 0xf50dd146
   217f4:	andlt	r5, r7, r0, lsl #27
   217f8:	svchi	0x00f0e8bd
   217fc:			; <UNDEFINED> instruction: 0x465b4652
   21800:			; <UNDEFINED> instruction: 0x46282110
   21804:	strvs	lr, [r0, -sp, asr #19]
   21808:	ldm	r6!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2180c:	mvfgedm	f3, #0.0
   21810:	addpl	pc, r0, #1325400064	; 0x4f000000
   21814:	ldrtmi	r2, [r0], -r0, lsl #2
   21818:	stmda	sl!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2181c:	stcle	12, cr2, [lr, #-0]
   21820:	svcpl	0x0080f5b4
   21824:	ldrtmi	r4, [r1], -r2, lsr #12
   21828:	svclt	0x00a84628
   2182c:	addpl	pc, r0, #1325400064	; 0x4f000000
   21830:	ldmda	lr!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21834:	ldcle	8, cr2, [sl, #-0]
   21838:			; <UNDEFINED> instruction: 0x2c001a24
   2183c:	strdcs	sp, [r0], -r0
   21840:	movwcs	lr, #6092	; 0x17cc
   21844:	movwls	r4, #1570	; 0x622
   21848:	ldrtmi	r4, [fp], -r8, lsr #12
   2184c:	cdp	7, 12, cr15, cr10, cr4, {7}
   21850:	movweq	lr, #43796	; 0xab14
   21854:	bl	1206464 <full_module_path@@Base+0x118cefc>
   21858:	movwls	r0, #13067	; 0x330b
   2185c:	strcc	lr, [r2], #-2525	; 0xfffff623
   21860:	svclt	0x000a428c
   21864:			; <UNDEFINED> instruction: 0xf04f4283
   21868:	strdcs	r3, [r0], -pc	; <UNPREDICTABLE>
   2186c:			; <UNDEFINED> instruction: 0xd004e7b6
   21870:	svc	0x00caf7e4
   21874:	blcs	13b888 <full_module_path@@Base+0xc2320>
   21878:			; <UNDEFINED> instruction: 0xf04fd0d2
   2187c:			; <UNDEFINED> instruction: 0xe7ad30ff
   21880:	ldcl	7, cr15, [lr, #912]!	; 0x390
   21884:			; <UNDEFINED> instruction: 0x000451ba
   21888:	andeq	r0, r0, ip, lsr #7
   2188c:	andeq	r5, r4, lr, asr r1
   21890:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   21894:	bmi	4cdee0 <full_module_path@@Base+0x454978>
   21898:	ldmpl	sl, {r4, r8, sl, ip, sp, pc}
   2189c:	stmiblt	sl, {r1, r4, fp, sp, lr}
   218a0:			; <UNDEFINED> instruction: 0x4c114a10
   218a4:	ldmpl	fp, {r2, r3, r4, r8, fp, ip, lr}
   218a8:	ldmdavs	fp, {r1, r5, fp, sp, lr}
   218ac:	tstle	r0, r3, lsl r3
   218b0:			; <UNDEFINED> instruction: 0x4010e8bd
   218b4:	tstmi	r0, r1, asr #8	; <UNPREDICTABLE>
   218b8:	svclt	0x0096f7e4
   218bc:	tstmi	r0, pc, asr #8	; <UNPREDICTABLE>
   218c0:	cdplt	7, 12, cr15, cr2, cr4, {7}
   218c4:	svc	0x00a0f7e4
   218c8:	andvs	r2, r3, r0, lsl #6
   218cc:	rscscc	pc, pc, pc, asr #32
   218d0:			; <UNDEFINED> instruction: 0xf7e4bd10
   218d4:	tstcs	lr, #616	; 0x268
   218d8:	ldrb	r6, [r7, r3]!
   218dc:	strheq	r5, [r4], -r2
   218e0:	andeq	r0, r0, r0, lsl r4
   218e4:			; <UNDEFINED> instruction: 0x000006b4
   218e8:	andeq	r0, r0, r4, lsr #13
   218ec:	mvnsmi	lr, sp, lsr #18
   218f0:	cfmsub32mi	mvax0, mvfx4, mvfx7, mvfx12
   218f4:	blmi	5f3150 <full_module_path@@Base+0x579be8>
   218f8:	ldrbtmi	r4, [lr], #-1543	; 0xfffff9f9
   218fc:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   21900:	blle	1ac508 <full_module_path@@Base+0x132fa0>
   21904:	strtmi	r4, [r1], -sl, lsr #12
   21908:	pop	{r3, r4, r5, r9, sl, lr}
   2190c:			; <UNDEFINED> instruction: 0xf7e441f0
   21910:	tstcs	r0, r3, lsr lr
   21914:			; <UNDEFINED> instruction: 0xffbcf7ff
   21918:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
   2191c:			; <UNDEFINED> instruction: 0xf7e4da0a
   21920:	stmdavs	r3, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   21924:	tstle	r0, r8, lsr #22
   21928:	ldmpl	r3!, {r0, r1, r3, r8, r9, fp, lr}^
   2192c:	mcrcs	8, 0, r6, cr0, cr14, {0}
   21930:	and	sp, r7, r8, ror #3
   21934:	strtmi	r4, [r1], -sl, lsr #12
   21938:	ldcl	7, cr15, [r4], {228}	; 0xe4
   2193c:	strbmi	r4, [r0], -r6, lsl #12
   21940:	ldm	ip!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21944:	pop	{r4, r5, r9, sl, lr}
   21948:			; <UNDEFINED> instruction: 0xf04f81f0
   2194c:	udf	#37743	; 0x936f
   21950:	andeq	r5, r4, sl, asr #32
   21954:	andeq	r0, r0, ip, lsr r6
   21958:	strdeq	r0, [r0], -ip
   2195c:	blmi	28ee44 <full_module_path@@Base+0x2158dc>
   21960:	ldrbtmi	r4, [fp], #-2569	; 0xfffff5f7
   21964:	stmdavs	r8!, {r0, r2, r3, r4, r7, fp, ip, lr}
   21968:	blx	ff4dd9cc <full_module_path@@Base+0xff464464>
   2196c:	stmdavs	r8!, {r2, r9, sl, lr}
   21970:	blx	185d9d6 <full_module_path@@Base+0x17e446e>
   21974:	strmi	r2, [r2], -r9, lsl #2
   21978:	pop	{r5, r9, sl, lr}
   2197c:			; <UNDEFINED> instruction: 0xf7e54038
   21980:	svclt	0x0000b859
   21984:	andeq	r4, r4, r2, ror #31
   21988:	andeq	r0, r0, r4, lsr #7
   2198c:	svcmi	0x00f0e92d
   21990:	addlt	r1, r3, pc, lsl #17
   21994:			; <UNDEFINED> instruction: 0x460e42b9
   21998:	movwls	r4, #5761	; 0x1681
   2199c:			; <UNDEFINED> instruction: 0xf8dfd238
   219a0:			; <UNDEFINED> instruction: 0xf1a7b0c8
   219a4:	strmi	r0, [ip], -r4, lsl #16
   219a8:	strd	r4, [r2], -fp	; <UNPREDICTABLE>
   219ac:	andsle	r2, lr, r9, lsl #26
   219b0:	teqlt	r3, r1, lsl #22
   219b4:	cdp	7, 13, cr15, cr12, cr4, {7}
   219b8:			; <UNDEFINED> instruction: 0xf8336803
   219bc:	ldrbeq	r3, [fp], #-21	; 0xffffffeb
   219c0:	cfldr32cs	mvfx13, [pc, #-4]	; 219c4 <fchmod@plt+0x1ae08>
   219c4:	ldrmi	sp, [r2, #2067]!	; 0x813
   219c8:	bl	fead59f8 <full_module_path@@Base+0xfea5c490>
   219cc:	ldrtmi	r0, [r0], -r6, lsl #2
   219d0:	andcs	r4, r1, #78643200	; 0x4b00000
   219d4:	stcl	7, cr15, [ip, #912]!	; 0x390
   219d8:	teqle	r9, r1, lsl #16
   219dc:	stcpl	8, cr15, [r1], {20}
   219e0:	ldrbmi	r4, [sl], -fp, lsr #12
   219e4:	strbmi	r2, [r8], -r1, lsl #2
   219e8:	svc	0x0076f7e4
   219ec:	adcmi	r4, r7, #39845888	; 0x2600000
   219f0:	strtmi	sp, [r2], lr, lsl #18
   219f4:			; <UNDEFINED> instruction: 0xf81445d0
   219f8:	ldmible	r7, {r0, r8, r9, fp, ip, lr}^
   219fc:	bicsle	r2, r5, ip, asr sp
   21a00:	blcs	8ffa94 <full_module_path@@Base+0x88652c>
   21a04:	blls	95a50 <full_module_path@@Base+0x1c4e8>
   21a08:	bicsle	r2, r3, r0, lsl #22
   21a0c:	ldmle	r0!, {r0, r1, r2, r5, r7, r9, lr}^
   21a10:			; <UNDEFINED> instruction: 0xd00742b7
   21a14:			; <UNDEFINED> instruction: 0x464b1bb9
   21a18:	andcs	r4, r1, #48, 12	; 0x3000000
   21a1c:	stcl	7, cr15, [r8, #912]	; 0x390
   21a20:	tstle	fp, r1, lsl #16
   21a24:	pop	{r0, r1, ip, sp, pc}
   21a28:			; <UNDEFINED> instruction: 0xf7e48ff0
   21a2c:	stmdavc	r2!, {r1, r5, r7, r9, sl, fp, sp, lr, pc}^
   21a30:			; <UNDEFINED> instruction: 0xf8336803
   21a34:	ldreq	r2, [r0, #-18]	; 0xffffffee
   21a38:	stmiavc	r2!, {r0, r2, r5, r6, r7, r8, sl, ip, lr, pc}
   21a3c:	andscs	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
   21a40:	strble	r0, [r0, #1297]!	; 0x511
   21a44:			; <UNDEFINED> instruction: 0xf83378e2
   21a48:	ldreq	r3, [sl, #-18]	; 0xffffffee
   21a4c:			; <UNDEFINED> instruction: 0xe7dad4bb
   21a50:	rsccs	r4, pc, #98304	; 0x18000
   21a54:	ldrbtmi	r2, [r9], #-13
   21a58:	mrc2	7, 2, pc, cr2, cr5, {7}
   21a5c:	rscscs	r4, r5, #4, 18	; 0x10000
   21a60:	ldrbtmi	r2, [r9], #-13
   21a64:	mcr2	7, 2, pc, cr12, cr5, {7}	; <UNPREDICTABLE>
   21a68:			; <UNDEFINED> instruction: 0x00026eb8
   21a6c:	andeq	r6, r2, r2, lsl #28
   21a70:	strdeq	r6, [r2], -r6	; <UNPREDICTABLE>
   21a74:	cfstr32mi	mvfx11, [r5], {16}
   21a78:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
   21a7c:	movwcs	fp, #4392	; 0x1128
   21a80:			; <UNDEFINED> instruction: 0xf7e46063
   21a84:	movwcs	lr, #3894	; 0xf36
   21a88:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
   21a8c:	ldrdeq	r4, [r5], -ip
   21a90:	vst3.8	{d27-d29}, [pc], ip
   21a94:	push	{r5, r7, r9, ip, lr}
   21a98:			; <UNDEFINED> instruction: 0xf5ad43f0
   21a9c:	addlt	r5, r7, r0, lsr #27
   21aa0:	ldrd	pc, [r4], #143	; 0x8f
   21aa4:	ldrdgt	pc, [r4], #143	; 0x8f
   21aa8:	strpl	pc, [r1, #1293]!	; 0x50d
   21aac:	ldrcc	r4, [r8, #-1278]	; 0xfffffb02
   21ab0:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   21ab4:	stmdbmi	lr!, {r1, r2, r3, r9, sl, lr}
   21ab8:	movpl	pc, #54525952	; 0x3400000
   21abc:	blls	15fc18 <full_module_path@@Base+0xe66b0>
   21ac0:			; <UNDEFINED> instruction: 0xf85eac06
   21ac4:	ldrbtmi	ip, [r9], #-12
   21ac8:	strbmi	r4, [r0], -r7, lsl #12
   21acc:			; <UNDEFINED> instruction: 0xf8dc3314
   21ad0:			; <UNDEFINED> instruction: 0xf8c3c000
   21ad4:			; <UNDEFINED> instruction: 0xf04fc000
   21ad8:			; <UNDEFINED> instruction: 0xf01b0c00
   21adc:	vpmax.s8	<illegal reg q15.5>, <illegal reg q0.5>, <illegal reg q4.5>
   21ae0:	stclne	3, cr3, [r0], #996	; 0x3e4
   21ae4:			; <UNDEFINED> instruction: 0xf8cd9501
   21ae8:	ldrmi	r9, [r9], -r0
   21aec:	stcpl	8, cr15, [r8], {68}	; 0x44
   21af0:			; <UNDEFINED> instruction: 0xf7e42201
   21af4:	stclne	12, cr14, [r4, #400]	; 0x190
   21af8:	svcpl	0x00a0f5b4
   21afc:	ldmdbmi	sp, {r1, r2, r8, r9, ip, lr, pc}
   21b00:	sbcne	pc, pc, #64, 4
   21b04:	ldrbtmi	r2, [r9], #-13
   21b08:	ldc2l	7, cr15, [sl, #980]!	; 0x3d4
   21b0c:	ldcmi	6, cr4, [sl, #-192]	; 0xffffff40
   21b10:	ldcl	7, cr15, [ip, #912]	; 0x390
   21b14:	ldrbtmi	r2, [sp], #-513	; 0xfffffdff
   21b18:	asrpl	pc, r4, #11	; <UNPREDICTABLE>
   21b1c:	mvnscc	pc, #79	; 0x4f
   21b20:	strls	r9, [r0, #-1538]	; 0xfffff9fe
   21b24:	bl	245b30 <full_module_path@@Base+0x1cc5c8>
   21b28:			; <UNDEFINED> instruction: 0xf7e50004
   21b2c:	stmdbne	r2, {r1, r2, r3, r5, fp, sp, lr, pc}
   21b30:	svcpl	0x00a0f5b2
   21b34:	strbmi	sp, [r1], -r3, ror #5
   21b38:	ldrtmi	r2, [r8], -r0, lsl #6
   21b3c:			; <UNDEFINED> instruction: 0xf8f2f000
   21b40:	bmi	2b3f80 <full_module_path@@Base+0x23aa18>
   21b44:	movpl	pc, #54525952	; 0x3400000
   21b48:	tstcc	r4, #2030043136	; 0x79000000
   21b4c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   21b50:	subsmi	r6, r1, sl, lsl r8
   21b54:			; <UNDEFINED> instruction: 0xf50dd106
   21b58:	andlt	r5, r7, r0, lsr #27
   21b5c:	mvnsmi	lr, #12386304	; 0xbd0000
   21b60:	ldrbmi	fp, [r0, -r2]!
   21b64:	stc	7, cr15, [ip], {228}	; 0xe4
   21b68:	muleq	r4, r8, lr
   21b6c:	andeq	r0, r0, ip, lsr #7
   21b70:	andeq	r6, r2, r2, lsr #27
   21b74:	andeq	r6, r2, r2, asr sp
   21b78:	andeq	r6, r2, sl, asr sp
   21b7c:	strdeq	r4, [r4], -ip
   21b80:	addlt	fp, r2, r0, ror r5
   21b84:	blmi	674bec <full_module_path@@Base+0x5fb684>
   21b88:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   21b8c:			; <UNDEFINED> instruction: 0xf0406818
   21b90:			; <UNDEFINED> instruction: 0xf7e40012
   21b94:	blmi	5dd9f4 <full_module_path@@Base+0x56448c>
   21b98:	stmiapl	r6!, {r1, r2, r4, r8, fp, lr}^
   21b9c:			; <UNDEFINED> instruction: 0x46054479
   21ba0:			; <UNDEFINED> instruction: 0xf7e46830
   21ba4:	blmi	55d91c <full_module_path@@Base+0x4e43b4>
   21ba8:			; <UNDEFINED> instruction: 0x4604447b
   21bac:	andsvs	r4, ip, r8, lsr #12
   21bb0:	svc	0x0086f7e4
   21bb4:	andlt	fp, r2, ip, lsl #2
   21bb8:			; <UNDEFINED> instruction: 0xf7e4bd70
   21bbc:	stmdavs	r1, {r1, r2, r5, r9, sl, fp, sp, lr, pc}
   21bc0:			; <UNDEFINED> instruction: 0xf7ff9101
   21bc4:	bmi	3a16f8 <full_module_path@@Base+0x328190>
   21bc8:	ldmdavs	r3!, {r0, r1, sp}
   21bcc:	ldrbtmi	r9, [sl], #-2305	; 0xfffff6ff
   21bd0:			; <UNDEFINED> instruction: 0xff5ef7ff
   21bd4:	andcs	r4, r2, sl, lsl #18
   21bd8:			; <UNDEFINED> instruction: 0xf0004479
   21bdc:	blmi	2a0818 <full_module_path@@Base+0x2272b0>
   21be0:	eorsvs	r4, r3, fp, ror r4
   21be4:	ldcllt	0, cr11, [r0, #-8]!
   21be8:			; <UNDEFINED> instruction: 0x00044dbc
   21bec:	andeq	r0, r0, ip, asr #6
   21bf0:	andeq	r0, r0, r0, ror #7
   21bf4:	muleq	r3, ip, r0
   21bf8:	andeq	r4, r5, ip, lsr #23
   21bfc:	andeq	r6, r2, lr, lsr #25
   21c00:	andeq	r6, r2, r0, asr #25
   21c04:	andeq	lr, r2, r4, lsl #14
   21c08:	mvnsmi	lr, sp, lsr #18
   21c0c:	ldcmi	13, cr4, [r9], #-224	; 0xffffff20
   21c10:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
   21c14:	mvnlt	r6, fp, lsr #17
   21c18:	suble	r2, r6, r0, lsl #16
   21c1c:	stmiapl	r6!, {r1, r2, r4, r5, r8, r9, fp, lr}^
   21c20:	svccs	0x00006837
   21c24:	blmi	d95d98 <full_module_path@@Base+0xd1c830>
   21c28:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   21c2c:	ldrdeq	pc, [r0], -r8
   21c30:			; <UNDEFINED> instruction: 0xf848f017
   21c34:	ldrtmi	r4, [r8], -r1, lsl #12
   21c38:	bl	a5fbd0 <full_module_path@@Base+0x9e6668>
   21c3c:	eorsle	r2, r9, r0, lsl #16
   21c40:	stmdacs	r0, {r3, r5, fp, sp, lr}
   21c44:			; <UNDEFINED> instruction: 0xf7e4d048
   21c48:	movwcs	lr, #3668	; 0xe54
   21c4c:	movwcs	r6, #43	; 0x2b
   21c50:	and	r6, r3, r3, lsr r0
   21c54:	andcs	r4, r1, #40, 22	; 0xa000
   21c58:	stmiapl	r6!, {r1, r3, r5, r7, sp, lr}^
   21c5c:			; <UNDEFINED> instruction: 0xf7e42000
   21c60:			; <UNDEFINED> instruction: 0xf7fbebc8
   21c64:	blmi	9e0480 <full_module_path@@Base+0x966f18>
   21c68:	stmiapl	r3!, {r4, r5, fp, sp, lr}^
   21c6c:	stmdblt	fp!, {r0, r1, r3, r4, fp, sp, lr}
   21c70:	stmdavc	r3, {r3, r8, ip, sp, pc}
   21c74:	pop	{r0, r1, r3, r4, r6, r7, r8, fp, ip, sp, pc}
   21c78:			; <UNDEFINED> instruction: 0xe66f41f0
   21c7c:	mvnsle	r2, r0, lsl #16
   21c80:	stmiapl	r3!, {r1, r2, r3, r4, r8, r9, fp, lr}^
   21c84:			; <UNDEFINED> instruction: 0xf0176818
   21c88:	eorsvs	pc, r0, sp, lsl r8	; <UNPREDICTABLE>
   21c8c:			; <UNDEFINED> instruction: 0xf04fe7f0
   21c90:			; <UNDEFINED> instruction: 0xf01730ff
   21c94:			; <UNDEFINED> instruction: 0x4605f93d
   21c98:	ldrdeq	pc, [r0], -r8
   21c9c:			; <UNDEFINED> instruction: 0xf938f017
   21ca0:	strtmi	r4, [r8], -r1, lsl #12
   21ca4:	b	ffcdfc3c <full_module_path@@Base+0xffc666d4>
   21ca8:	pop	{r3, r4, r7, r8, fp, ip, sp, pc}
   21cac:	pop	{r4, r5, r6, r7, r8, pc}
   21cb0:			; <UNDEFINED> instruction: 0xe76541f0
   21cb4:	ldmdavc	fp, {r0, r1, r4, r5, fp, sp, lr}
   21cb8:	mvnsle	r2, r0, lsl #22
   21cbc:	rscscc	pc, pc, pc, asr #32
   21cc0:			; <UNDEFINED> instruction: 0xf9b8f017
   21cc4:			; <UNDEFINED> instruction: 0xf8d84605
   21cc8:			; <UNDEFINED> instruction: 0xf0170000
   21ccc:	addmi	pc, r5, #2932736	; 0x2cc000
   21cd0:			; <UNDEFINED> instruction: 0xf7e4d0dd
   21cd4:	bfi	lr, ip, (invalid: 26:1)
   21cd8:	ldc	7, cr15, [r8, #-912]	; 0xfffffc70
   21cdc:	blmi	29bbc0 <full_module_path@@Base+0x222658>
   21ce0:	stmdbmi	r9, {r0, r1, r2, r3, r5, r7, r9, sp}
   21ce4:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
   21ce8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   21cec:	svc	0x0058f7e4
   21cf0:	andeq	r4, r5, r4, asr #22
   21cf4:	andeq	r4, r4, r2, lsr sp
   21cf8:	andeq	r0, r0, r0, ror #7
   21cfc:	andeq	r0, r0, r4, lsr #7
   21d00:	andeq	r0, r0, ip, lsl #12
   21d04:	andeq	r7, r2, r2, lsr #1
   21d08:	andeq	r6, r2, r0, ror fp
   21d0c:	andeq	r6, r2, lr, asr #23
   21d10:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   21d14:	stmdblt	r2, {r1, r3, r4, r6, fp, sp, lr}
   21d18:	andcs	r4, r0, #112, 14	; 0x1c00000
   21d1c:			; <UNDEFINED> instruction: 0xe72f605a
   21d20:	andeq	r4, r5, r2, asr #20
   21d24:	svcmi	0x00f0e92d
   21d28:	stc	6, cr4, [sp, #-124]!	; 0xffffff84
   21d2c:	strmi	r8, [r8], r2, lsl #22
   21d30:	strbvs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   21d34:	strbmi	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   21d38:			; <UNDEFINED> instruction: 0xf8df447e
   21d3c:			; <UNDEFINED> instruction: 0xf8df5448
   21d40:			; <UNDEFINED> instruction: 0xf6adc448
   21d44:	ldmdbpl	r4!, {r2, r6, r8, sl, fp}
   21d48:			; <UNDEFINED> instruction: 0x4606447d
   21d4c:			; <UNDEFINED> instruction: 0xf8cd6824
   21d50:			; <UNDEFINED> instruction: 0xf04f483c
   21d54:	ldrmi	r0, [r4], -r0, lsl #8
   21d58:	andeq	pc, ip, r5, asr r8	; <UNPREDICTABLE>
   21d5c:	blcs	3bd70 <fchmod@plt+0x351b4>
   21d60:			; <UNDEFINED> instruction: 0xf8dfd036
   21d64:	stmiapl	sl!, {r3, r5, sl, sp}
   21d68:	ldrdge	pc, [r0], -r2
   21d6c:			; <UNDEFINED> instruction: 0xf8dfb35f
   21d70:	stmiapl	sl!, {r5, sl, sp}
   21d74:	ldrdls	pc, [r0], -r2
   21d78:	svccc	0x00fff1b9
   21d7c:	stccs	0, cr13, [r0], {35}	; 0x23
   21d80:	bichi	pc, r0, r0, asr #5
   21d84:			; <UNDEFINED> instruction: 0xf8dfbb4b
   21d88:	ldrbtmi	r3, [fp], #-1036	; 0xfffffbf4
   21d8c:	blcs	3c100 <fchmod@plt+0x35544>
   21d90:	msrhi	CPSR_fsx, r0
   21d94:			; <UNDEFINED> instruction: 0xf0402f00
   21d98:			; <UNDEFINED> instruction: 0x463b81dc
   21d9c:	strbmi	r4, [r1], -r2, lsr #12
   21da0:			; <UNDEFINED> instruction: 0xf0084630
   21da4:	bmi	fff615b8 <full_module_path@@Base+0xffee8050>
   21da8:	ldrbtmi	r4, [sl], #-3061	; 0xfffff40b
   21dac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   21db0:	ldmdacc	ip!, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   21db4:			; <UNDEFINED> instruction: 0xf040405a
   21db8:			; <UNDEFINED> instruction: 0xf60d81a3
   21dbc:	ldc	13, cr0, [sp], #272	; 0x110
   21dc0:	pop	{r1, r8, r9, fp, pc}
   21dc4:	bmi	ffd85d8c <full_module_path@@Base+0xffd0c824>
   21dc8:			; <UNDEFINED> instruction: 0xf8d258aa
   21dcc:	ldrb	r9, [r6, r0]
   21dd0:	stmiapl	sl!, {r0, r1, r4, r5, r6, r7, r9, fp, lr}
   21dd4:	ldrdge	pc, [r0], -r2
   21dd8:	blmi	ffcdbd00 <full_module_path@@Base+0xffc62798>
   21ddc:	andlt	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   21de0:	ldrdcc	pc, [r0], -fp
   21de4:			; <UNDEFINED> instruction: 0xf0402b00
   21de8:	cdpcs	0, 0, cr8, cr6, cr9, {4}
   21dec:	mrcne	0, 3, sp, cr3, cr11, {6}
   21df0:	vqdmulh.s<illegal width 8>	d2, d0, d7
   21df4:	ldm	pc, {r1, r2, r3, r7, r8, pc}^	; <UNPREDICTABLE>
   21df8:	andeq	pc, r8, r3, lsl r0	; <UNPREDICTABLE>
   21dfc:	andeq	r0, ip, r0, lsl r0
   21e00:	andeq	r0, ip, ip
   21e04:	andseq	r0, r0, ip, lsl #3
   21e08:	blmi	ff9e1e40 <full_module_path@@Base+0xff9688d8>
   21e0c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   21e10:	blmi	ff7ba380 <full_module_path@@Base+0xff740e18>
   21e14:			; <UNDEFINED> instruction: 0xf8d358eb
   21e18:	cdpmi	0, 14, cr10, cr4, cr0, {0}
   21e1c:	ldmibvs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
   21e20:			; <UNDEFINED> instruction: 0xf0402b00
   21e24:	ssatmi	r8, #4, r3, lsl #2
   21e28:	bl	24e4c0 <full_module_path@@Base+0x1d4f58>
   21e2c:			; <UNDEFINED> instruction: 0xf8130304
   21e30:			; <UNDEFINED> instruction: 0xf1bbbc01
   21e34:	svclt	0x00180f0d
   21e38:	svceq	0x000af1bb
   21e3c:	movwcs	fp, #7948	; 0x1f0c
   21e40:			; <UNDEFINED> instruction: 0xf0402300
   21e44:	stfccd	f0, [r1], {10}
   21e48:			; <UNDEFINED> instruction: 0xf898d004
   21e4c:	stmdacs	sp, {}	; <UNPREDICTABLE>
   21e50:	mrshi	pc, (UNDEF: 76)	; <UNPREDICTABLE>
   21e54:	svccc	0x00fff1b9
   21e58:	msrhi	CPSR_fxc, r0
   21e5c:	svcmi	0x00d4a90f
   21e60:	cdpge	13, 0, cr10, cr7, cr11, {0}
   21e64:	cdp	3, 0, cr2, cr8, cr0, {0}
   21e68:	ldrbtmi	r1, [pc], #-2576	; 21e70 <fchmod@plt+0x1b2b4>
   21e6c:	andhi	pc, r0, r5, asr #17
   21e70:			; <UNDEFINED> instruction: 0xf04f4698
   21e74:	strdvs	r3, [fp], #-47	; 0xffffffd1	; <UNPREDICTABLE>
   21e78:	vst4.<illegal width 64>	{d22-d25}, [pc :128], sl
   21e7c:	stmib	r6, {r7, r9, sp, lr}^
   21e80:	rscsvs	r3, r2, r1, lsl #6
   21e84:	eorsvs	r6, r1, ip, lsr #1
   21e88:	stmdavs	fp!, {r2, r3, r4, r8, r9, ip, sp, pc}^
   21e8c:			; <UNDEFINED> instruction: 0x46294632
   21e90:	blcs	337b8 <fchmod@plt+0x2cbfc>
   21e94:	tstcs	r0, #12, 30	; 0x30
   21e98:			; <UNDEFINED> instruction: 0xf7ed2300
   21e9c:			; <UNDEFINED> instruction: 0xf7e4fa29
   21ea0:	ldmvs	r2!, {r2, r4, r5, r7, sl, fp, sp, lr, pc}
   21ea4:	bllt	bbebc <full_module_path@@Base+0x42954>
   21ea8:	svclt	0x00182c07
   21eac:	svclt	0x00082c00
   21eb0:	rscle	r6, r9, ip, lsr #17
   21eb4:	tstcs	r1, fp, ror #16
   21eb8:	ldrtmi	r6, [sl], -ip, lsr #16
   21ebc:	rsbvs	r1, r8, r8, asr r8
   21ec0:	stclpl	6, cr4, [r3], #320	; 0x140
   21ec4:	stc	7, cr15, [r8, #-912]	; 0xfffffc70
   21ec8:	stccc	8, cr6, [r1], {172}	; 0xac
   21ecc:	stccs	0, cr6, [r0], {172}	; 0xac
   21ed0:			; <UNDEFINED> instruction: 0xf1bbd1db
   21ed4:			; <UNDEFINED> instruction: 0xf43f0f00
   21ed8:	ldrbmi	sl, [r8], -r6, ror #30
   21edc:			; <UNDEFINED> instruction: 0xf7e44651
   21ee0:	ldrbmi	lr, [r0], -sl, lsl #27
   21ee4:	b	65fe7c <full_module_path@@Base+0x5e6914>
   21ee8:	mrc	7, 0, lr, cr8, cr13, {2}
   21eec:	movwcs	r1, #2576	; 0xa10
   21ef0:			; <UNDEFINED> instruction: 0xf7ff4650
   21ef4:			; <UNDEFINED> instruction: 0xf8c6fd4b
   21ef8:	ldrb	r8, [r5, r8]
   21efc:	svclt	0x00182e07
   21f00:			; <UNDEFINED> instruction: 0xf43f2606
   21f04:	movwcs	sl, #28496	; 0x6f50
   21f08:	blmi	feac6b1c <full_module_path@@Base+0xfea4d5b4>
   21f0c:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   21f10:			; <UNDEFINED> instruction: 0xf47f2a00
   21f14:	ldmvs	r8, {r3, r6, r8, r9, sl, fp, sp, pc}
   21f18:	tstvs	sl, r1, lsl #4
   21f1c:			; <UNDEFINED> instruction: 0xf0002800
   21f20:	vqadd.s8	d24, d16, d23
   21f24:	adcmi	r7, r2, #-268435441	; 0xf000000f
   21f28:	strbmi	sl, [r1], -pc, lsl #16
   21f2c:	strtmi	fp, [r2], -r8, lsr #31
   21f30:	cdp	2, 0, cr3, cr8, cr1, {0}
   21f34:			; <UNDEFINED> instruction: 0xf01b0a10
   21f38:	blmi	fe81ffac <full_module_path@@Base+0xfe7a6a44>
   21f3c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   21f40:			; <UNDEFINED> instruction: 0xf0402a00
   21f44:	blmi	fe7821ec <full_module_path@@Base+0xfe708c84>
   21f48:	movwls	r4, #17531	; 0x447b
   21f4c:	andls	r6, r5, #1703936	; 0x1a0000
   21f50:			; <UNDEFINED> instruction: 0xf0002a00
   21f54:	andcs	r8, r0, r5, lsr #1
   21f58:	b	12dfef0 <full_module_path@@Base+0x1266988>
   21f5c:			; <UNDEFINED> instruction: 0xf888f7fb
   21f60:			; <UNDEFINED> instruction: 0xf7e49003
   21f64:	bls	19cfb4 <full_module_path@@Base+0x123a4c>
   21f68:	stfs	f2, [sp, #4]
   21f6c:	blls	104778 <full_module_path@@Base+0x8b210>
   21f70:	ldrmi	r9, [r0], -r0
   21f74:	ldrbtmi	r4, [sl], #-2706	; 0xfffff56e
   21f78:	stc	7, cr15, [lr], #912	; 0x390
   21f7c:	ldmdavs	r0, {r2, r9, fp, ip, pc}
   21f80:	stmib	sl, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21f84:	vmlacs.f64	d4, d22, d15
   21f88:	andeq	pc, r0, #79	; 0x4f
   21f8c:	tstvs	sl, fp, ror r4
   21f90:	svcge	0x0009f43f
   21f94:	ldrdcc	pc, [r0], -fp
   21f98:	blmi	fe30e44c <full_module_path@@Base+0xfe294ee4>
   21f9c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   21fa0:			; <UNDEFINED> instruction: 0xf43f2b00
   21fa4:	blmi	fe28dbac <full_module_path@@Base+0xfe214644>
   21fa8:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   21fac:	mcrcs	1, 0, fp, cr2, cr3, {0}
   21fb0:	mrcge	4, 7, APSR_nzcv, cr9, cr15, {1}
   21fb4:	stmiapl	fp!, {r2, r7, r8, r9, fp, lr}^
   21fb8:	blcs	3c02c <fchmod@plt+0x35470>
   21fbc:	svcge	0x0017f43f
   21fc0:	stmiapl	fp!, {r0, r1, r7, r8, r9, fp, lr}^
   21fc4:	blcs	77c038 <full_module_path@@Base+0x702ad0>
   21fc8:	addhi	pc, r8, r0, asr #6
   21fcc:	blx	fedf3894 <full_module_path@@Base+0xfed7a32c>
   21fd0:	strtmi	pc, [r2], -r7, lsl #7
   21fd4:	ldmdbeq	fp, {r0, r6, r9, sl, lr}^
   21fd8:	stc2l	0, cr15, [r8], #32
   21fdc:	ldrdcc	pc, [r0], -fp
   21fe0:			; <UNDEFINED> instruction: 0xf47f4303
   21fe4:	blmi	1a8db6c <full_module_path@@Base+0x1a14604>
   21fe8:			; <UNDEFINED> instruction: 0xf8d358eb
   21fec:	ldrbt	sl, [lr], r0
   21ff0:	andsle	r2, r1, r5, lsl #28
   21ff4:	teqle	r2, r8, lsl #28
   21ff8:			; <UNDEFINED> instruction: 0xf8554b6a
   21ffc:			; <UNDEFINED> instruction: 0xf8dbb003
   22000:	blcs	2e008 <fchmod@plt+0x2744c>
   22004:	blmi	1d165a0 <full_module_path@@Base+0x1c9d038>
   22008:	stmiapl	fp!, {r0, r8, r9, sl, sp}^
   2200c:	cmnlt	fp, fp, lsl r8
   22010:	movwcs	r2, #17923	; 0x4603
   22014:	ldrb	r9, [r8, -r3, lsl #6]!
   22018:			; <UNDEFINED> instruction: 0xf8554b62
   2201c:			; <UNDEFINED> instruction: 0xf8dbb003
   22020:	blcs	2e028 <fchmod@plt+0x2746c>
   22024:	blmi	1b167fc <full_module_path@@Base+0x1a9d294>
   22028:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   2202c:	mvnle	r2, r0, lsl #22
   22030:	stmiapl	fp!, {r0, r2, r5, r6, r8, r9, fp, lr}^
   22034:	blcs	3c0a8 <fchmod@plt+0x354ec>
   22038:	mcrge	4, 7, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
   2203c:	strcs	r4, [r3], -r4, ror #22
   22040:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   22044:	fstmiaxle	r1, {d18-d31}	;@ Deprecated
   22048:	strb	r2, [r0, r1]
   2204c:	andcs	r4, sl, r1, asr r6
   22050:	ldcl	7, cr15, [r0], {228}	; 0xe4
   22054:			; <UNDEFINED> instruction: 0x61b32300
   22058:	ldrmi	lr, [fp], r5, ror #13
   2205c:	mcrcs	6, 0, lr, cr7, cr5, {7}
   22060:	blmi	16d6614 <full_module_path@@Base+0x165d0ac>
   22064:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   22068:			; <UNDEFINED> instruction: 0xf47f2b00
   2206c:	blmi	15cdae4 <full_module_path@@Base+0x155457c>
   22070:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   22074:			; <UNDEFINED> instruction: 0xf43f2b00
   22078:	blmi	158dbc0 <full_module_path@@Base+0x1514658>
   2207c:	stmiapl	fp!, {r1, r9, sl, sp}^
   22080:	blcs	77c0f4 <full_module_path@@Base+0x702b8c>
   22084:	fldmdbxle	r8!, {d4-d38}	;@ Deprecated
   22088:	andlt	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   2208c:			; <UNDEFINED> instruction: 0xe79e4630
   22090:	ldc2	7, cr15, [sl, #1020]!	; 0x3fc
   22094:	andcs	lr, r0, #18087936	; 0x1140000
   22098:			; <UNDEFINED> instruction: 0xf7ff605a
   2209c:			; <UNDEFINED> instruction: 0xe752fd71
   220a0:	tstcs	r1, sp, asr #20
   220a4:	bcc	45d90c <full_module_path@@Base+0x3e43a4>
   220a8:	ldrbtmi	r9, [sl], #-2051	; 0xfffff7fd
   220ac:	mrrc	7, 14, pc, r2, cr4	; <UNPREDICTABLE>
   220b0:	blmi	12dbe58 <full_module_path@@Base+0x12628f0>
   220b4:	strbmi	r4, [r1], -r2, lsr #12
   220b8:	stmiapl	fp!, {r4, r6, r9, sl, lr}^
   220bc:	blx	fecfc130 <full_module_path@@Base+0xfec82bc8>
   220c0:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   220c4:	stc2l	7, cr15, [r2], #-1020	; 0xfffffc04
   220c8:	svceq	0x0000f1bb
   220cc:	mcrge	4, 3, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
   220d0:	movwcs	lr, #18179	; 0x4703
   220d4:	strcs	r2, [r3], -r1, lsl #14
   220d8:	ldr	r9, [r6, -r3, lsl #6]
   220dc:	adcsle	r2, r3, r3, lsl #28
   220e0:	svclt	0x00082e04
   220e4:			; <UNDEFINED> instruction: 0xf43f2002
   220e8:			; <UNDEFINED> instruction: 0xe76faf72
   220ec:			; <UNDEFINED> instruction: 0xf1084651
   220f0:	stccc	8, cr0, [r1], {1}
   220f4:	ldcl	7, cr15, [lr], #-912	; 0xfffffc70
   220f8:			; <UNDEFINED> instruction: 0xf855e6ac
   220fc:	strb	fp, [r5, -r3]!
   22100:	ldmib	lr!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22104:	vst2.8	{d20,d22}, [pc :256], r6
   22108:	andcs	r7, sp, r4, lsl #5
   2210c:			; <UNDEFINED> instruction: 0xf7f54479
   22110:	blmi	7e0cf4 <full_module_path@@Base+0x76778c>
   22114:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   22118:			; <UNDEFINED> instruction: 0xff94f7ed
   2211c:	tstcs	r1, r1, lsr sl
   22120:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   22124:	strtmi	r9, [r0], -r0
   22128:	bl	ff5e00c0 <full_module_path@@Base+0xff566b58>
   2212c:	vst2.8	{d20,d22}, [pc :128], lr
   22130:	andcs	r7, sp, lr, lsr #5
   22134:			; <UNDEFINED> instruction: 0xf7f54479
   22138:	blmi	6e0ccc <full_module_path@@Base+0x667764>
   2213c:	andlt	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   22140:	ldrdcc	pc, [r0], -fp
   22144:			; <UNDEFINED> instruction: 0xf026b183
   22148:	blcs	a2d60 <full_module_path@@Base+0x297f8>
   2214c:	mrcge	4, 6, APSR_nzcv, cr11, cr15, {1}
   22150:	blmi	9dbed4 <full_module_path@@Base+0x96296c>
   22154:	addvc	pc, sl, #1325400064	; 0x4f000000
   22158:	stmdami	r6!, {r0, r2, r5, r8, fp, lr}
   2215c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   22160:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
   22164:	ldc	7, cr15, [ip, #-912]	; 0xfffffc70
   22168:	stmiapl	fp!, {r1, r3, r4, r8, r9, fp, lr}^
   2216c:	blcs	3c1e0 <fchmod@plt+0x35624>
   22170:	mvfcsdz	f5, #1.0
   22174:	mrcge	4, 0, APSR_nzcv, cr7, cr15, {1}
   22178:	svclt	0x0000e715
   2217c:	andeq	r4, r4, ip, lsl #24
   22180:	andeq	r0, r0, ip, lsr #7
   22184:	strdeq	r4, [r4], -ip
   22188:	andeq	r0, r0, r0, lsr r6
   2218c:	andeq	r0, r0, r4, lsr r4
   22190:	andeq	r0, r0, ip, lsl r6
   22194:	andeq	r4, r5, sl, asr #19
   22198:	muleq	r4, sl, fp
   2219c:	andeq	r0, r0, r8, asr #7
   221a0:	muleq	r0, r0, r5
   221a4:	andeq	r0, r0, ip, lsl #12
   221a8:	andeq	r4, r5, r6, asr #18
   221ac:	andeq	r4, r5, r8, lsr r9
   221b0:	strdeq	r6, [r2], -r6	; <UNPREDICTABLE>
   221b4:	andeq	r4, r5, r8, asr #16
   221b8:	andeq	r4, r5, r8, lsl r8
   221bc:	andeq	r4, r5, ip, lsl #16
   221c0:	andeq	r6, r2, lr, asr r9
   221c4:	andeq	r4, r5, r8, asr #15
   221c8:	andeq	r0, r0, r8, lsr r4
   221cc:	andeq	r0, r0, ip, lsl #9
   221d0:	andeq	r0, r0, ip, lsr #8
   221d4:	andeq	r0, r0, r0, ror #7
   221d8:	andeq	r4, r2, lr, lsl r7
   221dc:	andeq	r0, r0, ip, asr r4
   221e0:	andeq	r6, r2, ip, asr #14
   221e4:			; <UNDEFINED> instruction: 0x000267be
   221e8:	andeq	r6, r2, r4, lsr #14
   221ec:	andeq	r6, r2, ip, lsr #24
   221f0:	strdeq	r6, [r2], -sl
   221f4:	andeq	r6, r2, r6, ror #14
   221f8:	vst3.8	{d27-d29}, [pc], lr
   221fc:	push	{r5, r7, r8, r9, ip, lr}
   22200:			; <UNDEFINED> instruction: 0xf5ad41f0
   22204:	addlt	r5, r5, r0, lsr #27
   22208:	ldrsbthi	pc, [r0], pc	; <UNPREDICTABLE>
   2220c:	strtpl	pc, [r1], #1293	; 0x50d
   22210:	ldrd	pc, [ip], pc	; <UNPREDICTABLE>
   22214:	ldrbtmi	r3, [r8], #1036	; 0x40c
   22218:	cfstr32pl	mvfx15, [r0], #52	; 0x34
   2221c:			; <UNDEFINED> instruction: 0xf854ad03
   22220:			; <UNDEFINED> instruction: 0xf10c7b04
   22224:	andcs	r0, r1, #12, 24	; 0xc00
   22228:	ldrmi	r4, [r9], -r6, lsl #12
   2222c:	stmib	sp, {r3, r5, r9, sl, lr}^
   22230:			; <UNDEFINED> instruction: 0xf8587400
   22234:			; <UNDEFINED> instruction: 0xf8dee00e
   22238:			; <UNDEFINED> instruction: 0xf8cce000
   2223c:			; <UNDEFINED> instruction: 0xf04fe000
   22240:	strls	r0, [r2], #-3584	; 0xfffff200
   22244:	ldm	sl!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22248:	svcpl	0x00a0f5b0
   2224c:	tstle	fp, #2097152	; 0x200000
   22250:	vpadd.i8	d20, d1, d12
   22254:	vqsub.s8	<illegal reg q9.5>, <illegal reg q8.5>, <illegal reg q12.5>
   22258:	ldrbtmi	r3, [fp], #-1279	; 0xfffffb01
   2225c:	ldmhi	fp, {r3, r4, fp, sp, lr}
   22260:			; <UNDEFINED> instruction: 0xf50d50a8
   22264:	ldrtmi	r5, [r8], -r0, lsr #5
   22268:	andshi	r3, r3, r9, lsl #4
   2226c:	strpl	r2, [fp, #-768]!	; 0xfffffd00
   22270:	b	fe8e0208 <full_module_path@@Base+0xfe866ca0>
   22274:			; <UNDEFINED> instruction: 0xf8104438
   22278:	blcs	2b1284 <full_module_path@@Base+0x237d1c>
   2227c:	vmax.f32	d27, d1, d5
   22280:			; <UNDEFINED> instruction: 0x462231fe
   22284:	strbtpl	r4, [fp], #-1570	; 0xfffff9de
   22288:	movwcs	r4, #1577	; 0x629
   2228c:			; <UNDEFINED> instruction: 0xf7ff4630
   22290:	stmdbmi	sp, {r0, r3, r6, r8, sl, fp, ip, sp, lr, pc}
   22294:			; <UNDEFINED> instruction: 0xf50d4a0a
   22298:	ldrbtmi	r5, [r9], #-928	; 0xfffffc60
   2229c:	stmpl	sl, {r2, r3, r8, r9, ip, sp}
   222a0:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   222a4:	qaddle	r4, r1, r6
   222a8:	cfstr32pl	mvfx15, [r0, #52]!	; 0x34
   222ac:	pop	{r0, r2, ip, sp, pc}
   222b0:	strdlt	r4, [r3], -r0
   222b4:			; <UNDEFINED> instruction: 0xf7e44770
   222b8:	svclt	0x0000e8e4
   222bc:	andeq	r4, r4, lr, lsr #14
   222c0:	andeq	r0, r0, ip, lsr #7
   222c4:	andeq	r6, r2, lr, lsr #13
   222c8:	andeq	r4, r4, sl, lsr #13
   222cc:	svcmi	0x00f0e92d
   222d0:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
   222d4:			; <UNDEFINED> instruction: 0xf8df8b04
   222d8:			; <UNDEFINED> instruction: 0xee08bad0
   222dc:			; <UNDEFINED> instruction: 0xf8df5a90
   222e0:			; <UNDEFINED> instruction: 0xf5ad5acc
   222e4:	ldrbtmi	r5, [fp], #3346	; 0xd12
   222e8:	ldrbtmi	fp, [sp], #-129	; 0xffffff7f
   222ec:	strpl	pc, [r3], #1293	; 0x50d
   222f0:	stmeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   222f4:	strls	r3, [r3], #-1052	; 0xfffffbe4
   222f8:			; <UNDEFINED> instruction: 0xf50d9304
   222fc:			; <UNDEFINED> instruction: 0x46265311
   22300:	strls	r4, [sl], #-1556	; 0xfffff9ec
   22304:			; <UNDEFINED> instruction: 0xf8df333c
   22308:	ldrtmi	r4, [r0], -r8, lsr #21
   2230c:	adcpl	pc, r0, #1325400064	; 0x4f000000
   22310:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
   22314:			; <UNDEFINED> instruction: 0xf04f601c
   22318:			; <UNDEFINED> instruction: 0xf50d0400
   2231c:			; <UNDEFINED> instruction: 0x23255412
   22320:			; <UNDEFINED> instruction: 0xf8083438
   22324:			; <UNDEFINED> instruction: 0xf50d3c24
   22328:	stmdavs	r4!, {r0, r1, r4, r8, r9, ip, lr}
   2232c:	strls	r6, [r6], #-2075	; 0xfffff7e5
   22330:			; <UNDEFINED> instruction: 0xf01a9308
   22334:			; <UNDEFINED> instruction: 0xf5b0fe1d
   22338:	vmax.f32	d5, d16, d0
   2233c:			; <UNDEFINED> instruction: 0xf50d8529
   22340:	stcls	3, cr5, [r3], {18}
   22344:	mcrrne	3, 3, r3, r7, cr12
   22348:	ldmdavs	fp, {r1, r3, r9, sp}
   2234c:			; <UNDEFINED> instruction: 0xf0135422
   22350:	tstls	r2, #4, 6	; 0x10000000
   22354:			; <UNDEFINED> instruction: 0x232ebf0c
   22358:	tstls	r3, #-872415231	; 0xcc000001
   2235c:	tstpl	r2, #54525952	; 0x3400000	; <UNPREDICTABLE>
   22360:	ldmdavs	fp, {r2, r3, r4, r5, r8, r9, ip, sp}
   22364:	svceq	0x0002f013
   22368:			; <UNDEFINED> instruction: 0x232ebf0c
   2236c:	movwls	r2, #37731	; 0x9363
   22370:	tstpl	r2, #54525952	; 0x3400000	; <UNPREDICTABLE>
   22374:	ldmdavs	fp, {r2, r3, r4, r5, r8, r9, ip, sp}
   22378:	svceq	0x0010f013
   2237c:			; <UNDEFINED> instruction: 0x232ebf0c
   22380:	movwls	r2, #45936	; 0xb370
   22384:	tstpl	r2, #54525952	; 0x3400000	; <UNPREDICTABLE>
   22388:	ldmdavs	fp, {r2, r3, r4, r5, r8, r9, ip, sp}
   2238c:	svceq	0x0020f013
   22390:			; <UNDEFINED> instruction: 0x232ebf0c
   22394:	movwls	r2, #50031	; 0xc36f
   22398:	tstpl	r2, #54525952	; 0x3400000	; <UNPREDICTABLE>
   2239c:	ldmdavs	fp, {r2, r3, r4, r5, r8, r9, ip, sp}
   223a0:	svceq	0x0040f013
   223a4:			; <UNDEFINED> instruction: 0x232ebf0c
   223a8:	movwls	r2, #54119	; 0xd367
   223ac:	tstpl	r2, #54525952	; 0x3400000	; <UNPREDICTABLE>
   223b0:	ldmdavs	fp, {r2, r3, r4, r5, r8, r9, ip, sp}
   223b4:	svceq	0x0001f013
   223b8:			; <UNDEFINED> instruction: 0x232ebf0c
   223bc:	movwls	r2, #58229	; 0xe375
   223c0:	tstpl	r2, #54525952	; 0x3400000	; <UNPREDICTABLE>
   223c4:	ldmdavs	fp, {r2, r3, r4, r5, r8, r9, ip, sp}
   223c8:	svceq	0x0080f013
   223cc:			; <UNDEFINED> instruction: 0x232ebf0c
   223d0:	movwls	r2, #62305	; 0xf361
   223d4:	tstpl	r2, #54525952	; 0x3400000	; <UNPREDICTABLE>
   223d8:	ldmdavs	fp, {r2, r3, r4, r5, r8, r9, ip, sp}
   223dc:	svcvc	0x0080f413
   223e0:			; <UNDEFINED> instruction: 0x232ebf0c
   223e4:	tstls	r0, #120, 6	; 0xe0000001
   223e8:	tstpl	r2, #54525952	; 0x3400000	; <UNPREDICTABLE>
   223ec:	ldmdavs	fp, {r2, r3, r4, r5, r8, r9, ip, sp}
   223f0:	svcpl	0x0000f413
   223f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   223f8:	vst3.<illegal width 64>	{d21,d23,d25}, [pc :128], r3
   223fc:			; <UNDEFINED> instruction: 0xf6cf4370
   22400:	movwls	r7, #29695	; 0x73ff
   22404:	stmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   22408:	eorcs	fp, fp, #20, 30	; 0x50
   2240c:	andsls	r2, r4, #-268435453	; 0xf0000003
   22410:	mcr	4, 0, r4, cr8, cr11, {3}
   22414:	blge	7f0c5c <full_module_path@@Base+0x7776f4>
   22418:	strtmi	r9, [r0], -r5, lsl #6
   2241c:			; <UNDEFINED> instruction: 0xf7e42125
   22420:			; <UNDEFINED> instruction: 0x4606e9d8
   22424:			; <UNDEFINED> instruction: 0xf0002800
   22428:	ldmdavc	r2!, {r0, r6, r8, pc}^
   2242c:	strcs	r1, [r0, #-3188]	; 0xfffff38c
   22430:	tstle	r4, r7, lsr #20
   22434:	svccs	0x0001f814
   22438:	bcs	9ef844 <full_module_path@@Base+0x9762dc>
   2243c:	bcs	b9682c <full_module_path@@Base+0xb1d2c4>
   22440:	svclt	0x000546aa
   22444:			; <UNDEFINED> instruction: 0xf1a83401
   22448:			; <UNDEFINED> instruction: 0xf1a80922
   2244c:			; <UNDEFINED> instruction: 0xf8080923
   22450:			; <UNDEFINED> instruction: 0xf7e42c23
   22454:			; <UNDEFINED> instruction: 0xf1a8e98e
   22458:	strtmi	r0, [r3], -r4, lsr #28
   2245c:	bl	fea9a480 <full_module_path@@Base+0xfea20f18>
   22460:			; <UNDEFINED> instruction: 0xf1bc0c0e
   22464:	stcle	15, cr0, [ip], {23}
   22468:			; <UNDEFINED> instruction: 0xf8094613
   2246c:	ldrmi	r1, [sl], -r1, lsl #22
   22470:			; <UNDEFINED> instruction: 0xf8126805
   22474:	ldrmi	r1, [ip], -r1, lsl #22
   22478:	andsgt	pc, r1, r5, lsr r8	; <UNPREDICTABLE>
   2247c:	svcvs	0x0000f41c
   22480:	stmdbcs	r7!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   22484:	tstle	r6, r5, asr r6
   22488:	bne	ffaef894 <full_module_path@@Base+0xffa7632c>
   2248c:			; <UNDEFINED> instruction: 0xf81418e5
   22490:	stmdbcs	r7!, {r0, r8, r9, sl, fp, ip}
   22494:	stmdbcs	r0, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
   22498:	mrshi	pc, (UNDEF: 8)	; <UNPREDICTABLE>
   2249c:			; <UNDEFINED> instruction: 0xf8892300
   224a0:	stmdavc	r2!, {ip, sp}
   224a4:	movteq	pc, #8610	; 0x21a2	; <UNPREDICTABLE>
   224a8:	ldmle	r6!, {r0, r1, r4, r5, r8, r9, fp, sp}
   224ac:			; <UNDEFINED> instruction: 0xf851a102
   224b0:	ldrmi	r3, [r9], #-35	; 0xffffffdd
   224b4:	svclt	0x00004708
   224b8:	andeq	r0, r0, r3, ror r4
   224bc:	andeq	r0, r0, r5, lsr #8
   224c0:			; <UNDEFINED> instruction: 0xffffff63
   224c4:			; <UNDEFINED> instruction: 0xffffff63
   224c8:			; <UNDEFINED> instruction: 0xffffff63
   224cc:	ldrdeq	r0, [r0], -r9
   224d0:			; <UNDEFINED> instruction: 0xffffff63
   224d4:			; <UNDEFINED> instruction: 0xffffff63
   224d8:			; <UNDEFINED> instruction: 0xffffff63
   224dc:			; <UNDEFINED> instruction: 0xffffff63
   224e0:	muleq	r0, r1, r4
   224e4:	strdeq	r0, [r0], -fp
   224e8:			; <UNDEFINED> instruction: 0xffffff63
   224ec:			; <UNDEFINED> instruction: 0xffffff63
   224f0:	andeq	r0, r0, pc, ror #4
   224f4:			; <UNDEFINED> instruction: 0xffffff63
   224f8:			; <UNDEFINED> instruction: 0xffffff63
   224fc:			; <UNDEFINED> instruction: 0xffffff63
   22500:			; <UNDEFINED> instruction: 0xffffff63
   22504:	andeq	r0, r0, sp, lsr #4
   22508:			; <UNDEFINED> instruction: 0xffffff63
   2250c:			; <UNDEFINED> instruction: 0xffffff63
   22510:			; <UNDEFINED> instruction: 0xffffff63
   22514:			; <UNDEFINED> instruction: 0xffffff63
   22518:			; <UNDEFINED> instruction: 0xffffff63
   2251c:			; <UNDEFINED> instruction: 0xffffff63
   22520:			; <UNDEFINED> instruction: 0xffffff63
   22524:			; <UNDEFINED> instruction: 0xffffff63
   22528:			; <UNDEFINED> instruction: 0xffffff63
   2252c:			; <UNDEFINED> instruction: 0xffffff63
   22530:			; <UNDEFINED> instruction: 0xffffff63
   22534:	andeq	r0, r0, pc, asr #2
   22538:	ldrdeq	r0, [r0], -r1
   2253c:	ldrdeq	r0, [r0], -r1
   22540:			; <UNDEFINED> instruction: 0xffffff63
   22544:			; <UNDEFINED> instruction: 0xffffff63
   22548:			; <UNDEFINED> instruction: 0x000003bd
   2254c:			; <UNDEFINED> instruction: 0xffffff63
   22550:	andeq	r0, r0, pc, lsl #7
   22554:	andeq	r0, r0, r9, ror r3
   22558:			; <UNDEFINED> instruction: 0xffffff63
   2255c:			; <UNDEFINED> instruction: 0xffffff63
   22560:	andeq	r0, r0, r3, lsl r3
   22564:	andeq	r0, r0, r1, lsl #6
   22568:	andeq	r0, r0, r7, asr #5
   2256c:	andeq	r0, r0, fp, lsl r5
   22570:	muleq	r0, r7, r2
   22574:			; <UNDEFINED> instruction: 0xffffff63
   22578:			; <UNDEFINED> instruction: 0xffffff63
   2257c:			; <UNDEFINED> instruction: 0xffffff63
   22580:	andeq	r0, r0, r9, lsl #5
   22584:	andeq	r0, r0, r5, lsl #9
   22588:	tstpl	r2, #54525952	; 0x3400000	; <UNPREDICTABLE>
   2258c:	ldmdavs	fp, {r2, r3, r4, r5, r8, r9, ip, sp}
   22590:	svclt	0x005c041b
   22594:	cdp	3, 0, cr2, cr9, cr0, {0}
   22598:	ldrle	r3, [pc, #-2576]	; 21b90 <fchmod@plt+0x1afd4>
   2259c:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   225a0:	rsbeq	pc, r3, #-2147483608	; 0x80000028
   225a4:			; <UNDEFINED> instruction: 0xf282fab2
   225a8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   225ac:	ldmdavs	fp, {r1, r4, r6, r8, fp}
   225b0:	svclt	0x00183b00
   225b4:	addsmi	r2, r3, #67108864	; 0x4000000
   225b8:	orrshi	pc, r1, #0
   225bc:	ubfxcc	pc, pc, #17, #29
   225c0:	ubfxcs	pc, pc, #17, #29
   225c4:			; <UNDEFINED> instruction: 0xf85b447b
   225c8:	ldmib	r3, {r1}^
   225cc:	ldmib	r0, {r3, r8, r9, sp}^
   225d0:	bne	fe2a65d8 <full_module_path@@Base+0xfe22d070>
   225d4:	movweq	lr, #15200	; 0x3b60
   225d8:	bcs	45de04 <full_module_path@@Base+0x3e489c>
   225dc:	beq	95ec84 <full_module_path@@Base+0x8e571c>
   225e0:	ubfxne	pc, pc, #17, #1
   225e4:	tstls	r1, #32, 4
   225e8:			; <UNDEFINED> instruction: 0x46504479
   225ec:	ldc2l	0, cr15, [r8], {26}
   225f0:	vmov.32	r9, d9[0]
   225f4:			; <UNDEFINED> instruction: 0x462a0a10
   225f8:	stmdbeq	r4, {r3, r5, r7, r8, ip, sp, lr, pc}
   225fc:	movwcs	r4, #1561	; 0x619
   22600:	ldc2l	0, cr15, [r4], #104	; 0x68
   22604:			; <UNDEFINED> instruction: 0xf8dfe0b0
   22608:			; <UNDEFINED> instruction: 0xf85b37c0
   2260c:	ldmdavs	fp, {r0, r1, ip, sp}
   22610:			; <UNDEFINED> instruction: 0xf43f2b00
   22614:	andcs	sl, r0, r2, lsl #30
   22618:			; <UNDEFINED> instruction: 0xffe0f010
   2261c:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
   22620:	mrcge	4, 7, APSR_nzcv, cr11, cr15, {1}
   22624:			; <UNDEFINED> instruction: 0x9014f8dd
   22628:	rsbsle	r4, sl, sp, asr #10
   2262c:	stccc	8, cr15, [r3], #-96	; 0xffffffa0
   22630:	beq	95ecd8 <full_module_path@@Base+0x8e5770>
   22634:	mrc	1, 0, fp, cr8, cr3, {4}
   22638:			; <UNDEFINED> instruction: 0xf1a81a10
   2263c:	eorcs	r0, r0, #4, 18	; 0x10000
   22640:			; <UNDEFINED> instruction: 0xf01a4650
   22644:			; <UNDEFINED> instruction: 0xf44ffcad
   22648:	strls	r5, [r1, #-896]	; 0xfffffc80
   2264c:	ldrmi	r4, [r9], -r8, asr #12
   22650:			; <UNDEFINED> instruction: 0xf8cd2201
   22654:	strbmi	sl, [sp], -r0
   22658:	b	fe5e05f0 <full_module_path@@Base+0xfe567088>
   2265c:	svccc	0x00014628
   22660:	stmia	sl!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22664:	bl	fe9e94f8 <full_module_path@@Base+0xfe96ff90>
   22668:	bl	2567c <fchmod@plt+0x1eac0>
   2266c:	strmi	r0, [r1], ip, lsl #14
   22670:	svcpl	0x00a0f5b7
   22674:	cmnhi	pc, #128	; 0x80	; <UNPREDICTABLE>
   22678:	bl	1af284 <full_module_path@@Base+0x135d1c>
   2267c:	addmi	r0, r3, #0, 20
   22680:	blls	1166a8 <full_module_path@@Base+0x9d140>
   22684:	ldrbmi	r1, [r0], -r1, ror #24
   22688:			; <UNDEFINED> instruction: 0xf1c21af2
   2268c:	strbtmi	r0, [r2], #-513	; 0xfffffdff
   22690:	cdp	7, 5, cr15, cr4, cr3, {7}
   22694:	svceq	0x0000f1b9
   22698:	ldrbmi	sp, [r4], -fp, asr #2
   2269c:			; <UNDEFINED> instruction: 0x21254620
   226a0:	ldm	r6, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   226a4:	stmdacs	r0, {r1, r2, r9, sl, lr}
   226a8:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
   226ac:	ldrtmi	r9, [sl], -r3, lsl #18
   226b0:	cdp	3, 1, cr2, cr8, cr0, {0}
   226b4:			; <UNDEFINED> instruction: 0xf7ff0a90
   226b8:			; <UNDEFINED> instruction: 0xf8dffb35
   226bc:			; <UNDEFINED> instruction: 0xf8df1710
   226c0:			; <UNDEFINED> instruction: 0xf50d26f0
   226c4:	ldrbtmi	r5, [r9], #-785	; 0xfffffcef
   226c8:	stmpl	sl, {r2, r3, r4, r5, r8, r9, ip, sp}
   226cc:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   226d0:			; <UNDEFINED> instruction: 0xf0404051
   226d4:			; <UNDEFINED> instruction: 0xf50d834e
   226d8:	andlt	r5, r1, r2, lsl sp
   226dc:	blhi	15d9d8 <full_module_path@@Base+0xe4470>
   226e0:	svchi	0x00f0e8bd
   226e4:	usatne	pc, #8, pc, asr #17	; <UNPREDICTABLE>
   226e8:	beq	95ed90 <full_module_path@@Base+0x8e5828>
   226ec:	ldrbtmi	r2, [r9], #-544	; 0xfffffde0
   226f0:			; <UNDEFINED> instruction: 0xf01a4650
   226f4:			; <UNDEFINED> instruction: 0xf8dffc55
   226f8:			; <UNDEFINED> instruction: 0xf85b36dc
   226fc:	ldmdavs	sl, {r0, r1, ip, sp}
   22700:	blls	14eb70 <full_module_path@@Base+0xd5608>
   22704:	orreq	lr, r2, #166912	; 0x28c00
   22708:			; <UNDEFINED> instruction: 0xf1a8681a
   2270c:	vst2.8	{d16,d18}, [pc], r4
   22710:	andls	r5, r1, #128, 6
   22714:			; <UNDEFINED> instruction: 0x46484619
   22718:			; <UNDEFINED> instruction: 0xf8cd2201
   2271c:			; <UNDEFINED> instruction: 0xf7e4a000
   22720:			; <UNDEFINED> instruction: 0x464dea34
   22724:			; <UNDEFINED> instruction: 0xf8dfe79a
   22728:			; <UNDEFINED> instruction: 0xf85b36b0
   2272c:	ldmdavs	sp, {r0, r1, ip, sp}
   22730:			; <UNDEFINED> instruction: 0x464ae775
   22734:	ldrtmi	r4, [r0], -r9, lsr #12
   22738:			; <UNDEFINED> instruction: 0xf7e34654
   2273c:	str	lr, [sp, r8, asr #28]!
   22740:			; <UNDEFINED> instruction: 0xf7e32000
   22744:			; <UNDEFINED> instruction: 0xf7faee56
   22748:			; <UNDEFINED> instruction: 0x4605fc93
   2274c:			; <UNDEFINED> instruction: 0xf8dfe767
   22750:			; <UNDEFINED> instruction: 0xf1a8168c
   22754:	eorcs	r0, r0, #36, 20	; 0x24000
   22758:	stmdbeq	r4, {r3, r5, r7, r8, ip, sp, lr, pc}
   2275c:			; <UNDEFINED> instruction: 0x46504479
   22760:	ldc2	0, cr15, [lr], {26}
   22764:	ldmda	r0, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22768:	orrpl	pc, r0, #1325400064	; 0x4f000000
   2276c:	andge	lr, r0, sp, asr #19
   22770:			; <UNDEFINED> instruction: 0x46484619
   22774:	strbmi	r2, [sp], -r1, lsl #4
   22778:	b	1e0710 <full_module_path@@Base+0x1671a8>
   2277c:	stcls	7, cr14, [r6, #-440]	; 0xfffffe48
   22780:			; <UNDEFINED> instruction: 0xf0002d00
   22784:			; <UNDEFINED> instruction: 0xf7e981d0
   22788:			; <UNDEFINED> instruction: 0x4629f9d5
   2278c:	addpl	pc, r0, #1325400064	; 0x4f000000
   22790:			; <UNDEFINED> instruction: 0xf01a4605
   22794:	blls	161750 <full_module_path@@Base+0xe81e8>
   22798:	ldmibhi	fp, {r0, r1, r2, r9, fp, ip, pc}
   2279c:			; <UNDEFINED> instruction: 0xf5b34013
   227a0:			; <UNDEFINED> instruction: 0xf47f4f80
   227a4:			; <UNDEFINED> instruction: 0xf8dfaf3c
   227a8:	vst1.8	{d17-d19}, [pc :256], r8
   227ac:	strtmi	r5, [r8], -r0, lsl #5
   227b0:			; <UNDEFINED> instruction: 0xf01a4479
   227b4:			; <UNDEFINED> instruction: 0xe732fbf5
   227b8:			; <UNDEFINED> instruction: 0x3628f8df
   227bc:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   227c0:			; <UNDEFINED> instruction: 0xf0166818
   227c4:			; <UNDEFINED> instruction: 0x4605fabf
   227c8:			; <UNDEFINED> instruction: 0xf8dfe729
   227cc:			; <UNDEFINED> instruction: 0xf1a8161c
   227d0:	eorcs	r0, r0, #36, 20	; 0x24000
   227d4:			; <UNDEFINED> instruction: 0x46504479
   227d8:	blx	ff8de84a <full_module_path@@Base+0xff8652e2>
   227dc:	tstcs	r0, r4, lsl #22
   227e0:	ldmvs	r8, {r1, r3, r4, r6, r7, r8, fp, pc}
   227e4:	ldrle	r0, [r1, #-1427]	; 0xfffffa6d
   227e8:			; <UNDEFINED> instruction: 0x3600f8df
   227ec:	bls	123b3c <full_module_path@@Base+0xaa5d4>
   227f0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   227f4:	b	1bfc868 <full_module_path@@Base+0x1b83300>
   227f8:	b	13e340c <full_module_path@@Base+0x1369ea4>
   227fc:	svclt	0x00480383
   22800:	ldmpl	r2, {r2, r8, r9, fp, ip, sp}^
   22804:	stmiane	r0, {r8, r9, sp}^
   22808:	tsteq	r1, r2, asr #22
   2280c:	movwcs	r4, #1578	; 0x62a
   22810:	blx	ffb5e882 <full_module_path@@Base+0xffae531a>
   22814:	stmdbeq	r4, {r3, r5, r7, r8, ip, sp, lr, pc}
   22818:	orrpl	pc, r0, #1325400064	; 0x4f000000
   2281c:	ldrmi	r2, [r9], -r1, lsl #4
   22820:	andge	pc, r0, sp, asr #17
   22824:	andls	r4, r1, sp, asr #12
   22828:			; <UNDEFINED> instruction: 0xf7e44648
   2282c:	ldr	lr, [r5, -lr, lsr #19]
   22830:	tstpl	r2, #54525952	; 0x3400000	; <UNPREDICTABLE>
   22834:	ldmdavs	fp, {r2, r3, r4, r5, r8, r9, ip, sp}
   22838:			; <UNDEFINED> instruction: 0xf1400399
   2283c:			; <UNDEFINED> instruction: 0xf8df80d2
   22840:	ldrbtmi	r5, [sp], #-1456	; 0xfffffa50
   22844:			; <UNDEFINED> instruction: 0xf8dfe6ee
   22848:			; <UNDEFINED> instruction: 0xf85b3580
   2284c:	ldmdavs	fp, {r0, r1, ip, sp}
   22850:			; <UNDEFINED> instruction: 0xf43f2b00
   22854:			; <UNDEFINED> instruction: 0xf8dfade2
   22858:			; <UNDEFINED> instruction: 0xf85b358c
   2285c:	ldmdavs	r8, {r0, r1, ip, sp}
   22860:	ldc2l	0, cr15, [r0], {22}
   22864:			; <UNDEFINED> instruction: 0xf0402800
   22868:			; <UNDEFINED> instruction: 0xf8df8242
   2286c:			; <UNDEFINED> instruction: 0xf85b3588
   22870:	ldrb	r5, [fp], r3
   22874:	stccs	13, cr9, [r0, #-24]	; 0xffffffe8
   22878:	mrshi	pc, SPSR	; <UNPREDICTABLE>
   2287c:			; <UNDEFINED> instruction: 0xf95af7e9
   22880:	vst1.8	{d20-d22}, [pc :128], r9
   22884:	strmi	r5, [r5], -r0, lsl #5
   22888:	blx	1cde8fa <full_module_path@@Base+0x1c65392>
   2288c:	strcc	pc, [r8, #-2271]!	; 0xfffff721
   22890:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   22894:	blcs	3c908 <fchmod@plt+0x35d4c>
   22898:	msrhi	CPSR_fs, r0
   2289c:			; <UNDEFINED> instruction: 0xf8539b04
   228a0:	bcs	2d8b8 <fchmod@plt+0x26cfc>
   228a4:	msrhi	CPSR_sx, r0
   228a8:	stmdbeq	r4, {r3, r5, r7, r8, ip, sp, lr, pc}
   228ac:	vst1.8	{d20-d22}, [pc :128], fp
   228b0:	strbmi	r5, [r8], -r0, lsl #3
   228b4:	blx	ff4608a2 <full_module_path@@Base+0xff3e733a>
   228b8:	tstcs	r0, r8, asr #12
   228bc:	stc2l	7, cr15, [r6], #-996	; 0xfffffc1c
   228c0:	stccc	8, cr15, [r3], #-96	; 0xffffffa0
   228c4:			; <UNDEFINED> instruction: 0xf0402b00
   228c8:			; <UNDEFINED> instruction: 0xf8998217
   228cc:	blcs	bee8d4 <full_module_path@@Base+0xb7536c>
   228d0:	strbmi	fp, [sp], -r8, lsl #30
   228d4:	svcge	0x0025f47f
   228d8:	strt	r3, [r5], r1, lsl #10
   228dc:	ldrcs	pc, [r8, #-2271]	; 0xfffff721
   228e0:			; <UNDEFINED> instruction: 0xf85b9b04
   228e4:	ldmibhi	fp, {r1, ip, pc}
   228e8:			; <UNDEFINED> instruction: 0xf8d99a07
   228ec:	andsmi	r1, r3, r0
   228f0:	svcmi	0x0000f5b3
   228f4:	rschi	pc, pc, r0
   228f8:			; <UNDEFINED> instruction: 0xf0002900
   228fc:			; <UNDEFINED> instruction: 0xf8df80f5
   22900:			; <UNDEFINED> instruction: 0xf85b34fc
   22904:	ldmdavs	r8, {r0, r1, ip, sp}
   22908:			; <UNDEFINED> instruction: 0xf8caf7fd
   2290c:	stmdbeq	r4, {r3, r5, r7, r8, ip, sp, lr, pc}
   22910:	orrpl	pc, r0, #1325400064	; 0x4f000000
   22914:	strmi	r2, [r5], -r0, lsr #2
   22918:	strbmi	r0, [r8], -r2, asr #32
   2291c:	ldcl	7, cr15, [ip, #-908]	; 0xfffffc74
   22920:			; <UNDEFINED> instruction: 0xf8092300
   22924:			; <UNDEFINED> instruction: 0x464d3015
   22928:	blls	15c390 <full_module_path@@Base+0xe2e28>
   2292c:	rsbsvs	pc, pc, r8, lsl #10
   22930:	ldrbvc	pc, [r1, #1544]!	; 0x608	; <UNPREDICTABLE>
   22934:			; <UNDEFINED> instruction: 0xf01b8999
   22938:	ldrbt	pc, [r7], -pc, lsl #28	; <UNPREDICTABLE>
   2293c:	strbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   22940:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   22944:			; <UNDEFINED> instruction: 0xe66a681d
   22948:	tstlt	fp, r8, lsl #22
   2294c:	blcs	409c0 <fchmod@plt+0x39e04>
   22950:	orrhi	pc, r2, r0, asr #32
   22954:	bls	20956c <full_module_path@@Base+0x190004>
   22958:	mulsmi	r3, fp, r9
   2295c:			; <UNDEFINED> instruction: 0xf5b39a06
   22960:	svclt	0x00084f20
   22964:			; <UNDEFINED> instruction: 0xf0002a00
   22968:			; <UNDEFINED> instruction: 0xf81881ee
   2296c:			; <UNDEFINED> instruction: 0xf1a83c23
   22970:	blcs	25208 <fchmod@plt+0x1e64c>
   22974:	cmphi	r3, r0, asr #32	; <UNPREDICTABLE>
   22978:	streq	pc, [r8], #2271	; 0x8df
   2297c:	stmdbeq	r4, {r3, r5, r7, r8, ip, sp, lr, pc}
   22980:	strmi	r4, [r1, #1144]	; 0x478
   22984:			; <UNDEFINED> instruction: 0x4605bf18
   22988:	mcrge	4, 3, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
   2298c:	strbt	r4, [r5], -sp, asr #12
   22990:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   22994:	andpl	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   22998:	mvnlt	r6, fp, lsr #16
   2299c:	ldmibhi	fp, {r2, r8, r9, fp, ip, pc}^
   229a0:			; <UNDEFINED> instruction: 0xf140055a
   229a4:			; <UNDEFINED> instruction: 0xf8df8181
   229a8:			; <UNDEFINED> instruction: 0xf8dd5464
   229ac:	ldrbtmi	r9, [sp], #-20	; 0xffffffec
   229b0:	blls	15c2a0 <full_module_path@@Base+0xe2d38>
   229b4:	pusheq	{r0, r1, r2, r3, r6, ip, sp, lr, pc}
   229b8:			; <UNDEFINED> instruction: 0xf7fa6858
   229bc:			; <UNDEFINED> instruction: 0x4605fb59
   229c0:			; <UNDEFINED> instruction: 0xf880e001
   229c4:			; <UNDEFINED> instruction: 0x21209000
   229c8:	svc	0x0002f7e3
   229cc:	mvnsle	r2, r0, lsl #16
   229d0:	stcls	6, cr14, [sl, #-148]	; 0xffffff6c
   229d4:			; <UNDEFINED> instruction: 0xf8dfe623
   229d8:			; <UNDEFINED> instruction: 0xf8dd5438
   229dc:	ldrbtmi	r9, [sp], #-20	; 0xffffffec
   229e0:			; <UNDEFINED> instruction: 0xf50de622
   229e4:	teqcc	ip, #1207959552	; 0x48000000
   229e8:			; <UNDEFINED> instruction: 0xf413681b
   229ec:			; <UNDEFINED> instruction: 0xf50d4f80
   229f0:			; <UNDEFINED> instruction: 0xf1035312
   229f4:	ldmdavs	fp, {r2, r3, r4, r5, r8, r9}
   229f8:	addshi	pc, fp, r0
   229fc:	svcpl	0x0080f413
   22a00:	cmncs	r8, #20, 30	; 0x50
   22a04:			; <UNDEFINED> instruction: 0xf50d2363
   22a08:	bls	136e58 <full_module_path@@Base+0xbd8f0>
   22a0c:			; <UNDEFINED> instruction: 0xf1a8313c
   22a10:			; <UNDEFINED> instruction: 0xf8890904
   22a14:	stmdavs	r9, {r5, r6, r7, r8, r9, sl, fp, ip, sp}
   22a18:			; <UNDEFINED> instruction: 0xf0018992
   22a1c:	stmdbls	r7, {r3}
   22a20:			; <UNDEFINED> instruction: 0xf5b14011
   22a24:			; <UNDEFINED> instruction: 0xf0004f20
   22a28:			; <UNDEFINED> instruction: 0xf5b18124
   22a2c:	svclt	0x00084f80
   22a30:	andle	r2, lr, r4, ror #4
   22a34:	svcmi	0x0040f5b1
   22a38:			; <UNDEFINED> instruction: 0xf5b1bf18
   22a3c:	svclt	0x00085f80
   22a40:	andle	r2, r6, r3, asr r2
   22a44:	eorsmi	pc, r0, #33554432	; 0x2000000
   22a48:	svcpl	0x0000f5b2
   22a4c:	subcs	fp, r4, #12, 30	; 0x30
   22a50:			; <UNDEFINED> instruction: 0xf8892266
   22a54:	bls	4ee9e0 <full_module_path@@Base+0x475478>
   22a58:	svccs	0x00e3f889
   22a5c:	teqlt	r8, lr, lsr #4
   22a60:			; <UNDEFINED> instruction: 0xf85b4aec
   22a64:	ldmdavs	r2, {r1, sp}
   22a68:	svclt	0x000c2a00
   22a6c:	rsbscs	r2, r4, #84, 4	; 0x40000005
   22a70:			; <UNDEFINED> instruction: 0xf889990b
   22a74:	bls	26ea0c <full_module_path@@Base+0x1f54a4>
   22a78:	svcne	0x00e5f889
   22a7c:			; <UNDEFINED> instruction: 0xf889990c
   22a80:	andcs	r2, r0, #904	; 0x388
   22a84:	svccs	0x00ebf889
   22a88:	andspl	pc, r2, #54525952	; 0x3400000
   22a8c:	svcne	0x00e6f889
   22a90:	stmdbls	sp, {r2, r3, r4, r5, r9, ip, sp}
   22a94:			; <UNDEFINED> instruction: 0xf8896812
   22a98:			; <UNDEFINED> instruction: 0xf4121fe7
   22a9c:	stmdbls	lr, {r4, r7, r8, r9, sl, fp, ip, sp}
   22aa0:	svcne	0x00e8f889
   22aa4:			; <UNDEFINED> instruction: 0xf889990f
   22aa8:	ldmdbls	r0, {r0, r3, r5, r6, r7, r8, r9, sl, fp, ip}
   22aac:	svcne	0x00eaf889
   22ab0:	teqhi	ip, r0, asr #32	; <UNPREDICTABLE>
   22ab4:	svclt	0x00182b68
   22ab8:	svclt	0x000c2b2e
   22abc:	andcs	r2, r0, #268435456	; 0x10000000
   22ac0:	svclt	0x00142b63
   22ac4:			; <UNDEFINED> instruction: 0xf0424613
   22ac8:	blcs	236d4 <fchmod@plt+0x1cb18>
   22acc:	tsthi	fp, r0, asr #32	; <UNPREDICTABLE>
   22ad0:	ldrbvc	pc, [ip, #1544]	; 0x608	; <UNPREDICTABLE>
   22ad4:	stmdbcs	r0, {r1, r3, r5, r7, r8, sl, sp, lr, pc}
   22ad8:			; <UNDEFINED> instruction: 0xf50dd154
   22adc:	teqcc	ip, #1207959552	; 0x48000000
   22ae0:	ldreq	r6, [fp], #-2075	; 0xfffff7e5
   22ae4:	addhi	pc, r7, r0, lsl #2
   22ae8:	smlabtcs	r0, fp, fp, r4
   22aec:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   22af0:	smlad	r9, r8, r8, r6
   22af4:			; <UNDEFINED> instruction: 0xf85b4bb4
   22af8:	ldmdavs	fp, {r0, r1, ip, sp}
   22afc:	stmdavc	fp!, {r0, r1, r4, r8, ip, sp, pc}
   22b00:			; <UNDEFINED> instruction: 0xd1292b2f
   22b04:	strtmi	r2, [r8], -r0, lsl #2
   22b08:	blx	1060af6 <full_module_path@@Base+0xfe758e>
   22b0c:			; <UNDEFINED> instruction: 0x9014f8dd
   22b10:	blcs	c00bc4 <full_module_path@@Base+0xb8765c>
   22b14:	cfstrsge	mvf15, [r8, #508]	; 0x1fc
   22b18:	stmdbls	r6, {r1, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}
   22b1c:			; <UNDEFINED> instruction: 0xf7e99804
   22b20:	strmi	pc, [r5], -r7, lsr #16
   22b24:	stmdbls	r6, {r1, r4, r5, r7, r9, sl, sp, lr, pc}
   22b28:			; <UNDEFINED> instruction: 0xf7e99804
   22b2c:	strmi	pc, [r5], -r1, lsr #16
   22b30:	ldreq	lr, [sl], #-1585	; 0xfffff9cf
   22b34:			; <UNDEFINED> instruction: 0x232ebf58
   22b38:	svcge	0x0065f57f
   22b3c:			; <UNDEFINED> instruction: 0xf85b4bb7
   22b40:	ldmdavs	fp, {r0, r1, ip, sp}
   22b44:			; <UNDEFINED> instruction: 0xf0402b00
   22b48:	blls	2c2f38 <full_module_path@@Base+0x2499d0>
   22b4c:	blcs	1d00bc0 <full_module_path@@Base+0x1c87658>
   22b50:	teqcs	lr, #20, 30	; 0x50
   22b54:	smmlar	r6, ip, r3, r2
   22b58:	sbcgt	pc, r4, #14614528	; 0xdf0000
   22b5c:	stmdbeq	r4, {r3, r5, r7, r8, ip, sp, lr, pc}
   22b60:	sbc	pc, r0, #14614528	; 0xdf0000
   22b64:	strbmi	r4, [r8], -fp, lsr #12
   22b68:	orrpl	pc, r0, pc, asr #8
   22b6c:	andcs	pc, ip, fp, asr r8	; <UNPREDICTABLE>
   22b70:			; <UNDEFINED> instruction: 0xf85b9211
   22b74:	andsls	r2, r5, #14
   22b78:			; <UNDEFINED> instruction: 0xf8d29a11
   22b7c:	bls	592b84 <full_module_path@@Base+0x51961c>
   22b80:	ldr	r4, [r7], r2, ror #8
   22b84:			; <UNDEFINED> instruction: 0xf85b4b9d
   22b88:	stmdavs	r8!, {r0, r1, ip, lr}
   22b8c:			; <UNDEFINED> instruction: 0xffa2f7fc
   22b90:	blls	14f8f8 <full_module_path@@Base+0xd6390>
   22b94:	ldmibhi	fp, {r3, r5, fp, sp, lr}^
   22b98:	svcvc	0x0090f413
   22b9c:	smlabtcc	r0, r3, r3, pc	; <UNPREDICTABLE>
   22ba0:	subcs	pc, r0, #201326595	; 0xc000003
   22ba4:	streq	lr, [r2, #-2817]	; 0xfffff4ff
   22ba8:	blmi	fe816bc4 <full_module_path@@Base+0xfe79d65c>
   22bac:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   22bb0:	movwcc	r6, #6171	; 0x181b
   22bb4:	stmibmi	sp, {r0, r2, r3, r4, sl, lr}
   22bb8:	mvnsvc	pc, #82837504	; 0x4f00000
   22bbc:	mvnsvc	pc, #204472320	; 0xc300000
   22bc0:			; <UNDEFINED> instruction: 0xf85b2201
   22bc4:	stmdavs	r9, {r0, ip}
   22bc8:	blne	166953c <full_module_path@@Base+0x15effd4>
   22bcc:	bl	1097e4 <full_module_path@@Base+0x9027c>
   22bd0:			; <UNDEFINED> instruction: 0xf7fa0181
   22bd4:	strmi	pc, [r5], -r9, lsl #29
   22bd8:			; <UNDEFINED> instruction: 0xf47f2d00
   22bdc:			; <UNDEFINED> instruction: 0xf8d9ad23
   22be0:	stmdbcs	r0, {ip}
   22be4:	mcrge	4, 4, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
   22be8:			; <UNDEFINED> instruction: 0xf50de77e
   22bec:	teqcc	ip, #1207959552	; 0x48000000
   22bf0:	ldreq	r6, [r8], #-2075	; 0xfffff7e5
   22bf4:	blmi	fe2583c8 <full_module_path@@Base+0xfe1dee60>
   22bf8:	andpl	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   22bfc:			; <UNDEFINED> instruction: 0xf7fc6828
   22c00:	stmdacs	r0, {r0, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   22c04:	blmi	fe296fb8 <full_module_path@@Base+0xfe21da50>
   22c08:	stmdavs	r8!, {r9, sp}
   22c0c:	andne	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   22c10:	mcr2	7, 3, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
   22c14:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
   22c18:	cfstrsge	mvf15, [r4, #-508]	; 0xfffffe04
   22c1c:	stmibmi	r4, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   22c20:	stmdbeq	r4, {r3, r5, r7, r8, ip, sp, lr, pc}
   22c24:			; <UNDEFINED> instruction: 0xf44f4d83
   22c28:	ldrbtmi	r5, [r9], #-640	; 0xfffffd80
   22c2c:	ldrbtmi	r4, [sp], #-1608	; 0xfffff9b8
   22c30:			; <UNDEFINED> instruction: 0xf99ef01a
   22c34:	eorcs	r4, r0, #128, 18	; 0x200000
   22c38:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   22c3c:			; <UNDEFINED> instruction: 0xf9b0f01a
   22c40:	mvnsvc	pc, #64, 12	; 0x4000000
   22c44:	ldrmi	r9, [r9], -r1, lsl #10
   22c48:	strbmi	r2, [r0], -r1, lsl #4
   22c4c:	andge	pc, r0, sp, asr #17
   22c50:			; <UNDEFINED> instruction: 0xf7e3464d
   22c54:	str	lr, [r1, #-3994]	; 0xfffff066
   22c58:			; <UNDEFINED> instruction: 0xf1a84978
   22c5c:	vst2.8	{d16,d18}, [pc], r4
   22c60:	sfmls	f5, 4, [r8, #-512]	; 0xfffffe00
   22c64:			; <UNDEFINED> instruction: 0x46484479
   22c68:			; <UNDEFINED> instruction: 0xf982f01a
   22c6c:	beq	175f0a8 <full_module_path@@Base+0x16e5b40>
   22c70:	subcs	lr, ip, #224, 14	; 0x3800000
   22c74:	svccs	0x00e1f889
   22c78:			; <UNDEFINED> instruction: 0xf889222e
   22c7c:	stmdacs	r0, {r0, r1, r5, r6, r7, r8, r9, sl, fp, sp}
   22c80:	mrcge	4, 7, APSR_nzcv, cr6, cr15, {1}
   22c84:			; <UNDEFINED> instruction: 0xf85b4a63
   22c88:	ldmdavs	r2, {r1, sp}
   22c8c:	subsle	r2, r8, r0, lsl #20
   22c90:			; <UNDEFINED> instruction: 0xf85b4a6b
   22c94:	ldmdavs	r2, {r1, sp}
   22c98:	subsle	r2, r2, r0, lsl #20
   22c9c:	bcs	494ec <_IO_stdin_used@@Base+0x3c74>
   22ca0:	subscs	fp, r4, #20, 30	; 0x50
   22ca4:			; <UNDEFINED> instruction: 0xe6e32274
   22ca8:	beq	95f350 <full_module_path@@Base+0x8e5de8>
   22cac:	eorcs	r4, r0, #1654784	; 0x194000
   22cb0:	stmdbeq	r4, {r3, r5, r7, r8, ip, sp, lr, pc}
   22cb4:			; <UNDEFINED> instruction: 0x46504479
   22cb8:			; <UNDEFINED> instruction: 0xf972f01a
   22cbc:	bls	13cd78 <full_module_path@@Base+0xc3810>
   22cc0:	orrpl	pc, r0, #1325400064	; 0x4f000000
   22cc4:	andge	pc, r0, sp, asr #17
   22cc8:	bl	fe8b45f0 <full_module_path@@Base+0xfe83b088>
   22ccc:	ldrmi	r0, [r9], -r5, lsl #11
   22cd0:	stmdavs	sp!, {r0, r9, sp}
   22cd4:	strbmi	r9, [sp], -r1, lsl #10
   22cd8:	svc	0x0056f7e3
   22cdc:	blmi	16dbfdc <full_module_path@@Base+0x1662a74>
   22ce0:	ldrbtmi	r4, [fp], #-2650	; 0xfffff5a6
   22ce4:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   22ce8:	movwcs	lr, #43475	; 0xa9d3
   22cec:	andcs	lr, r0, pc, ror #8
   22cf0:	mrc2	0, 0, pc, cr8, cr0, {0}
   22cf4:	ldr	r4, [r2], #1541	; 0x605
   22cf8:	addpl	pc, r0, #1325400064	; 0x4f000000
   22cfc:	strtmi	r4, [r8], -r9, asr #12
   22d00:			; <UNDEFINED> instruction: 0xf936f01a
   22d04:	blls	29c91c <full_module_path@@Base+0x2233b4>
   22d08:	sbcsvc	pc, pc, #8, 12	; 0x800000
   22d0c:			; <UNDEFINED> instruction: 0xf47f2b2e
   22d10:			; <UNDEFINED> instruction: 0xf812aedf
   22d14:	blcs	31920 <fchmod@plt+0x2ad64>
   22d18:			; <UNDEFINED> instruction: 0xf608d1f8
   22d1c:	eorcs	r7, r0, #2013265923	; 0x78000003
   22d20:			; <UNDEFINED> instruction: 0xf813701a
   22d24:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   22d28:			; <UNDEFINED> instruction: 0xe6d1d1fa
   22d2c:			; <UNDEFINED> instruction: 0xf6089914
   22d30:			; <UNDEFINED> instruction: 0x701973de
   22d34:	svccs	0x0001f813
   22d38:	mvnsle	r2, r0, lsl #20
   22d3c:	teqcs	lr, #200, 12	; 0xc800000
   22d40:	subscs	lr, r4, #101711872	; 0x6100000
   22d44:	blls	15c79c <full_module_path@@Base+0xe3234>
   22d48:	stmdbeq	r4, {r3, r5, r7, r8, ip, sp, lr, pc}
   22d4c:	beq	175f188 <full_module_path@@Base+0x16e5c20>
   22d50:	ldreq	pc, [r0, #-259]	; 0xfffffefd
   22d54:			; <UNDEFINED> instruction: 0x46289511
   22d58:	stc	7, cr15, [lr, #-908]!	; 0xfffffc74
   22d5c:	blls	475254 <full_module_path@@Base+0x3fbcec>
   22d60:	addpl	pc, r0, #1325400064	; 0x4f000000
   22d64:	cfstrdne	mvd4, [r5], {121}	; 0x79
   22d68:	ldrmi	r4, [sp], #-1608	; 0xfffff9b8
   22d6c:			; <UNDEFINED> instruction: 0xf900f01a
   22d70:			; <UNDEFINED> instruction: 0xf7e3e760
   22d74:	ldmdbmi	r7!, {r1, r2, r7, r8, r9, fp, sp, lr, pc}
   22d78:	stmdavc	r2!, {r0, r1, sp}
   22d7c:			; <UNDEFINED> instruction: 0xf7ff4479
   22d80:	ldmdbmi	r5!, {r0, r1, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   22d84:	rscscs	pc, r5, #64, 4
   22d88:	ldrbtmi	r2, [r9], #-13
   22d8c:	ldc2	7, cr15, [r8], #976	; 0x3d0
   22d90:	andcs	r4, r3, r2, lsr r9
   22d94:			; <UNDEFINED> instruction: 0xf7ff4479
   22d98:	ldmdbmi	r1!, {r0, r1, r2, r3, r5, r9, fp, ip, sp, lr, pc}
   22d9c:	rscsvc	pc, lr, #1325400064	; 0x4f000000
   22da0:	ldrbtmi	r2, [r9], #-13
   22da4:	stc2	7, cr15, [ip], #976	; 0x3d0
   22da8:	andeq	r4, r4, lr, asr r6
   22dac:	andeq	r4, r4, sl, asr r6
   22db0:	andeq	r0, r0, ip, lsr #7
   22db4:	andeq	r5, r2, r4, lsr #8
   22db8:	strdeq	r0, [r0], -ip
   22dbc:	muleq	r5, r0, r1
   22dc0:	andeq	r0, r0, ip, ror #11
   22dc4:	andeq	r5, r2, ip, asr #4
   22dc8:	andeq	r0, r0, ip, lsl #12
   22dcc:	andeq	r4, r4, lr, ror r2
   22dd0:	andeq	r9, r2, sl, ror #14
   22dd4:	andeq	r0, r0, r8, ror #8
   22dd8:	strdeq	r0, [r0], -ip
   22ddc:	strdeq	fp, [r2], -r0
   22de0:	ldrdeq	ip, [r2], -r8
   22de4:	andeq	r0, r0, r4, lsr #7
   22de8:	andeq	r5, r2, r0, rrx
   22dec:	andeq	r0, r0, r8, lsl #13
   22df0:	ldrdeq	r6, [r2], -r6	; <UNPREDICTABLE>
   22df4:	andeq	r0, r0, r4, asr #8
   22df8:	andeq	r0, r0, r8, lsl #10
   22dfc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   22e00:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   22e04:	andeq	sp, r2, r4, ror #18
   22e08:	andeq	r0, r0, r4, lsr #6
   22e0c:	andeq	r5, r2, r2, ror #30
   22e10:	andeq	r5, r2, r2, lsr pc
   22e14:	andeq	r0, r0, r0, ror #8
   22e18:	andeq	r0, r0, r4, lsl r6
   22e1c:	muleq	r0, r0, r3
   22e20:	muleq	r0, r4, r4
   22e24:	andeq	r0, r0, r0, asr r6
   22e28:	andeq	r0, r0, ip, asr #11
   22e2c:	andeq	r0, r0, r0, lsr r3
   22e30:	andeq	r5, r2, lr, lsr #26
   22e34:			; <UNDEFINED> instruction: 0x0002d6b6
   22e38:	strdeq	r4, [r2], -sl
   22e3c:	andeq	r5, r2, r4, ror #25
   22e40:	ldrdeq	r0, [r0], -r4
   22e44:	andeq	r9, r2, r4, lsr #3
   22e48:	andeq	r3, r5, r2, ror sl
   22e4c:	andeq	r0, r0, ip, asr #10
   22e50:	andeq	r5, r2, ip, ror #23
   22e54:	andeq	r5, r2, r4, ror #23
   22e58:	andeq	r5, r2, lr, asr #21
   22e5c:	muleq	r2, r0, fp
   22e60:			; <UNDEFINED> instruction: 0x00025ab6
   22e64:			; <UNDEFINED> instruction: 0xf1a04b10
   22e68:	ldmdbmi	r0, {r1, r2, r9}
   22e6c:			; <UNDEFINED> instruction: 0xf282fab2
   22e70:	ldmdbeq	r2, {r0, r1, r3, r4, r5, r6, sl, lr}^
   22e74:	stmdavs	r9, {r0, r3, r4, r6, fp, ip, lr}
   22e78:	svclt	0x00182900
   22e7c:	stmiblt	sl, {r0, r9, sp}
   22e80:	ldmpl	sl, {r0, r1, r3, r9, fp, lr}
   22e84:			; <UNDEFINED> instruction: 0xb1226812
   22e88:	ldmpl	fp, {r1, r3, r9, fp, lr}
   22e8c:			; <UNDEFINED> instruction: 0xf7e36818
   22e90:	stmdacs	r7, {r0, r6, r9, fp, ip, sp, pc}
   22e94:	stmdacs	r2, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   22e98:	bmi	217678 <full_module_path@@Base+0x19e110>
   22e9c:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
   22ea0:	blt	e60e34 <full_module_path@@Base+0xde78cc>
   22ea4:	svclt	0x00004770
   22ea8:	ldrdeq	r3, [r4], -r4
   22eac:	andeq	r0, r0, ip, lsl #12
   22eb0:	andeq	r0, r0, r8, lsr r4
   22eb4:	andeq	r0, r0, r4, lsr r4
   22eb8:	muleq	r0, r0, r5
   22ebc:	stmdbmi	sl, {r0, r3, r9, fp, lr}
   22ec0:	blmi	2b40b0 <full_module_path@@Base+0x23ab48>
   22ec4:	ldmdapl	r1, {r4, sl, ip, sp, pc}^
   22ec8:	ldmib	r1, {r0, r3, sl, fp, lr}^
   22ecc:	ldrbtmi	r0, [ip], #-256	; 0xffffff00
   22ed0:	smlabteq	sl, r4, r9, lr
   22ed4:	ldmib	r3, {r0, r1, r4, r6, r7, fp, ip, lr}^
   22ed8:	stmib	r4, {r8, r9, sp}^
   22edc:			; <UNDEFINED> instruction: 0xf85d2308
   22ee0:	ldrbmi	r4, [r0, -r4, lsl #22]!
   22ee4:	andeq	r3, r4, r4, lsl #21
   22ee8:	andeq	r0, r0, ip, asr #10
   22eec:	andeq	r0, r0, ip, ror #11
   22ef0:	andeq	r3, r5, r6, lsl #17
   22ef4:	ldrlt	fp, [r8, #-832]!	; 0xfffffcc0
   22ef8:			; <UNDEFINED> instruction: 0x2125460d
   22efc:	stcl	7, cr15, [r8], #-908	; 0xfffffc74
   22f00:	stmdavc	r3, {r3, r4, r5, r6, r7, r8, ip, sp, pc}^
   22f04:	blcs	9ea01c <full_module_path@@Base+0x970ab4>
   22f08:			; <UNDEFINED> instruction: 0xf814d103
   22f0c:	blcs	9f2b18 <full_module_path@@Base+0x9795b0>
   22f10:	blcs	b97304 <full_module_path@@Base+0xb1dd9c>
   22f14:	strcc	fp, [r1], #-3848	; 0xfffff0f8
   22f18:	stc	7, cr15, [sl], #-908	; 0xfffffc74
   22f1c:	stmdavs	r1, {r0, r1, r5, r9, sl, lr}
   22f20:			; <UNDEFINED> instruction: 0x4618781c
   22f24:			; <UNDEFINED> instruction: 0xf8313301
   22f28:	ldreq	r2, [r2, #-20]	; 0xffffffec
   22f2c:	cfstrscs	mvf13, [r7], #-992	; 0xfffffc20
   22f30:			; <UNDEFINED> instruction: 0xf810d103
   22f34:	stccs	15, cr4, [r7], #-4
   22f38:	ldrshlt	sp, [ip, -fp]
   22f3c:	bicsle	r4, ip, r5, lsr #5
   22f40:	ldclt	0, cr2, [r8, #-4]!
   22f44:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   22f48:	svclt	0x00004770
   22f4c:	mvnsmi	lr, #737280	; 0xb4000
   22f50:	stcmi	6, cr4, [r0], #-60	; 0xffffffc4
   22f54:	cdpmi	0, 2, cr11, cr0, cr5, {4}
   22f58:	ldrbtmi	r4, [ip], #-1541	; 0xfffff9fb
   22f5c:	stmibpl	r1!, {r4, r7, r9, sl, lr}
   22f60:	stmdavs	r9, {r1, r2, r3, r4, r9, sl, lr}
   22f64:			; <UNDEFINED> instruction: 0xf8dfbb31
   22f68:	ldrbtmi	r9, [r9], #116	; 0x74
   22f6c:	andle	r2, ip, r6, lsl #26
   22f70:	stmiapl	r3!, {r0, r1, r3, r4, r8, r9, fp, lr}^
   22f74:	tstlt	r9, r9, lsl r8
   22f78:	stmiapl	r3!, {r1, r3, r4, r8, r9, fp, lr}^
   22f7c:	mvnlt	r6, sl, lsl r8
   22f80:	tstle	r2, r7, lsl #26
   22f84:	pop	{r0, r2, ip, sp, pc}
   22f88:	blmi	603f50 <full_module_path@@Base+0x58a9e8>
   22f8c:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
   22f90:	rscsle	r2, r7, r0, lsl #18
   22f94:	blcs	40fc8 <fchmod@plt+0x3a40c>
   22f98:			; <UNDEFINED> instruction: 0x463bd0f4
   22f9c:	strcs	r4, [r0], #-1610	; 0xfffff9b6
   22fa0:	strls	r2, [r2], -r6
   22fa4:	andhi	pc, r4, sp, asr #17
   22fa8:			; <UNDEFINED> instruction: 0xf7ff9400
   22fac:	andlt	pc, r5, pc, lsl #19
   22fb0:	mvnshi	lr, #12386304	; 0xbd0000
   22fb4:	ldrsbtls	pc, [r4], -pc	; <UNPREDICTABLE>
   22fb8:			; <UNDEFINED> instruction: 0xe7d744f9
   22fbc:	ldrtmi	r9, [fp], -r0, lsl #4
   22fc0:	andcs	r4, r7, sl, asr #12
   22fc4:	strhi	lr, [r1], -sp, asr #19
   22fc8:			; <UNDEFINED> instruction: 0xf980f7ff
   22fcc:	sbcsle	r2, r9, r7, lsl #26
   22fd0:	svclt	0x0000e7db
   22fd4:	andeq	r3, r4, sl, ror #19
   22fd8:	strdeq	r0, [r0], -ip
   22fdc:	andeq	r5, r2, sl, lsr #20
   22fe0:	andeq	r0, r0, r8, lsr #12
   22fe4:	andeq	r0, r0, r8, lsr r4
   22fe8:	andeq	r0, r0, r4, asr #6
   22fec:	ldrdeq	r5, [r2], -r4
   22ff0:	vld3.<illegal width 64>	{d11-d13}, [r1 :256], r0
   22ff4:	ldcmi	7, cr4, [r9, #-704]!	; 0xfffffd40
   22ff8:	strmi	pc, [r0], r1, lsl #8
   22ffc:	ldrbtmi	r4, [sp], #-3128	; 0xfffff3c8
   23000:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
   23004:	eorsle	r2, lr, r0, lsl #20
   23008:	andcs	fp, r1, #-1073741783	; 0xc0000029
   2300c:	subsle	r2, r6, r0, lsl #28
   23010:	eorsle	r2, r1, r0, lsl #24
   23014:	stmdbpl	ip!, {r0, r1, r4, r5, sl, fp, lr}
   23018:	cmplt	ip, r4, lsr #16
   2301c:			; <UNDEFINED> instruction: 0xf0024c32
   23020:	stmdbpl	ip!, {r0, r9}
   23024:	stccs	8, cr6, [r0], {36}	; 0x24
   23028:	andcs	fp, r0, #24, 30	; 0x60
   2302c:	cmple	sl, r0, lsl #20
   23030:			; <UNDEFINED> instruction: 0x4770bcf0
   23034:	ldmdblt	sl!, {r1, r3, r4, fp, ip, sp, lr}^
   23038:	stmiapl	sl!, {r2, r3, r5, r9, fp, lr}
   2303c:	ldrdgt	pc, [r0], -r2
   23040:	svceq	0x0001f1bc
   23044:	bmi	ada06c <full_module_path@@Base+0xa60b04>
   23048:			; <UNDEFINED> instruction: 0xf9b258aa
   2304c:			; <UNDEFINED> instruction: 0xf1bc200c
   23050:	svclt	0x00180f00
   23054:			; <UNDEFINED> instruction: 0xddeb2a01
   23058:	eors	fp, r2, r4, lsr #6
   2305c:	svccs	0x00008982
   23060:	rsbsmi	pc, r0, #33554432	; 0x2000000
   23064:	addmi	pc, r0, #679477248	; 0x28800000
   23068:			; <UNDEFINED> instruction: 0xf282fab2
   2306c:	subsne	lr, r2, #323584	; 0x4f000
   23070:	andcs	fp, r0, #8, 30
   23074:	sbcsle	r2, fp, r0, lsl #20
   23078:	strmi	r2, [sl], -r2, lsl #8
   2307c:	strtmi	r4, [r0], -r1, lsl #12
   23080:			; <UNDEFINED> instruction: 0xf7ffbcf0
   23084:	teqlt	r6, r3, ror #30
   23088:	bicle	r2, r1, r0, lsl #30
   2308c:	bicle	r2, pc, r0, lsl #24
   23090:	ldmdblt	sl!, {r1, r3, r4, fp, ip, sp, lr}
   23094:	stccs	7, cr14, [r0], {204}	; 0xcc
   23098:	ldmdavc	sl, {r1, r3, r6, r7, r8, ip, lr, pc}
   2309c:	sbcsle	r2, sp, r0, lsl #20
   230a0:	mvnle	r2, r0, lsl #30
   230a4:	stmiapl	sl!, {r0, r1, r4, r9, fp, lr}
   230a8:	bcs	3d0f8 <fchmod@plt+0x3653c>
   230ac:	strmi	r4, [r1], -sl, lsl #12
   230b0:	strcs	fp, [r2], #-3860	; 0xfffff0ec
   230b4:	strtmi	r2, [r0], -r7, lsl #8
   230b8:			; <UNDEFINED> instruction: 0xf7ffbcf0
   230bc:	stccs	15, cr11, [r0], {71}	; 0x47
   230c0:	andcs	sp, r1, #218	; 0xda
   230c4:	bmi	31cf64 <full_module_path@@Base+0x2a39fc>
   230c8:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
   230cc:	adcle	r4, pc, sl, lsr r3	; <UNPREDICTABLE>
   230d0:	strmi	r4, [r1], -sl, lsl #12
   230d4:	strdcs	fp, [r6], -r0
   230d8:	svclt	0x0038f7ff
   230dc:	andeq	r3, r4, r6, asr #18
   230e0:	andeq	r0, r0, r8, lsr r4
   230e4:	andeq	r0, r0, r0, ror #7
   230e8:	andeq	r0, r0, r0, lsl r4
   230ec:	andeq	r0, r0, r0, lsr #8
   230f0:	andeq	r0, r0, r0, asr #11
   230f4:	andeq	r0, r0, ip, asr r6
   230f8:	addlt	fp, r4, r0, ror r5
   230fc:	ldcmi	6, cr4, [r8], #-52	; 0xffffffcc
   23100:			; <UNDEFINED> instruction: 0xf7e34606
   23104:	ldmdbmi	r7!, {r1, r3, r4, r6, r8, r9, fp, sp, lr, pc}
   23108:	blmi	df4300 <full_module_path@@Base+0xd7ad98>
   2310c:			; <UNDEFINED> instruction: 0xf8a14479
   23110:	stmiapl	r3!, {r2, r3, r6, ip, lr}^
   23114:	cmnlt	r3, fp, lsl r8
   23118:	stmiapl	r3!, {r2, r4, r5, r8, r9, fp, lr}^
   2311c:	blcs	73d190 <full_module_path@@Base+0x6c3c28>
   23120:	movwcs	fp, #4052	; 0xfd4
   23124:			; <UNDEFINED> instruction: 0xf5b02301
   23128:	svclt	0x00285f80
   2312c:	blcs	2bd34 <fchmod@plt+0x25178>
   23130:	blmi	c17650 <full_module_path@@Base+0xb9e0e8>
   23134:			; <UNDEFINED> instruction: 0xf9b358e3
   23138:	blcs	2f150 <fchmod@plt+0x28594>
   2313c:	blmi	b9a62c <full_module_path@@Base+0xb210c4>
   23140:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   23144:	teqle	r1, r0, lsl #22
   23148:	ldrbtmi	r4, [r9], #-2347	; 0xfffff6d5
   2314c:	andcs	r4, r0, #44032	; 0xac00
   23150:	vst1.8	{d25-d28}, [pc], r2
   23154:	bmi	aaf15c <full_module_path@@Base+0xa35bf4>
   23158:	andls	r4, r1, fp, ror r4
   2315c:	ldrbtmi	r3, [sl], #-832	; 0xfffffcc0
   23160:	strls	r2, [r0], -r7
   23164:			; <UNDEFINED> instruction: 0xf8b2f7ff
   23168:	stmiapl	r3!, {r1, r2, r5, r8, r9, fp, lr}^
   2316c:	bicslt	r6, fp, fp, lsl r8
   23170:	stmiapl	r3!, {r0, r2, r5, r8, r9, fp, lr}^
   23174:	ldmiblt	fp!, {r0, r1, r3, r4, fp, sp, lr}
   23178:	stmiapl	r3!, {r2, r5, r8, r9, fp, lr}^
   2317c:	orrslt	r6, r9, r9, lsl r8
   23180:	stmiapl	r3!, {r0, r1, r5, r8, r9, fp, lr}^
   23184:	stmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
   23188:	ldrbtmi	r4, [r9], #-2338	; 0xfffff6de
   2318c:	andcs	r4, r0, #34816	; 0x8800
   23190:	vst1.8	{d25-d28}, [pc], r2
   23194:	bmi	86f19c <full_module_path@@Base+0x7f5c34>
   23198:	andls	r4, r1, fp, ror r4
   2319c:	ldrbtmi	r3, [sl], #-832	; 0xfffffcc0
   231a0:	strls	r2, [r0], -r6
   231a4:			; <UNDEFINED> instruction: 0xf892f7ff
   231a8:	ldcllt	0, cr11, [r0, #-16]!
   231ac:	stmiapl	r3!, {r2, r3, r4, r8, r9, fp, lr}^
   231b0:	bfi	r6, r9, (invalid: 16:11)
   231b4:	stmiapl	r3!, {r1, r3, r4, r8, r9, fp, lr}^
   231b8:	blcs	3d22c <fchmod@plt+0x36670>
   231bc:			; <UNDEFINED> instruction: 0xe7d3d1bf
   231c0:			; <UNDEFINED> instruction: 0xf4054b18
   231c4:			; <UNDEFINED> instruction: 0xf5b54570
   231c8:	ldrtmi	r4, [r1], -r0, lsl #31
   231cc:	andcc	fp, r1, r8, lsl #30
   231d0:	strmi	r5, [r2], -r3, ror #17
   231d4:	ldmdavs	fp, {r0, r2, r5, r6, sp}
   231d8:	blx	ffa5f1fe <full_module_path@@Base+0xff9e5c96>
   231dc:	svclt	0x0000e7c4
   231e0:	andeq	r3, r4, ip, lsr r8
   231e4:	andeq	r3, r5, r8, asr #12
   231e8:	andeq	r0, r0, r8, lsr r4
   231ec:	andeq	r0, r0, ip, lsr #8
   231f0:	andeq	r0, r0, r0, asr #11
   231f4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   231f8:	andeq	r5, r2, r2, asr r8
   231fc:	strdeq	r3, [r5], -ip
   23200:	andeq	r5, r2, sl, asr #16
   23204:	andeq	r0, r0, r0, ror #7
   23208:	andeq	r0, r0, r0, lsl r4
   2320c:	andeq	r0, r0, r4, asr #6
   23210:	andeq	r0, r0, r0, ror #10
   23214:	andeq	r5, r2, r2, lsl r8
   23218:			; <UNDEFINED> instruction: 0x000535bc
   2321c:	andeq	r5, r2, sl, lsl #16
   23220:	andeq	r0, r0, r8, lsr #12
   23224:	andeq	r0, r0, r4, ror r4
   23228:	mvnsmi	lr, sp, lsr #18
   2322c:	ldmdbmi	r4!, {r0, r1, r2, r3, r9, sl, lr}
   23230:	strmi	fp, [r5], -r4, lsl #1
   23234:	cmplt	r8, #2030043136	; 0x79000000
   23238:	stmiapl	fp, {r1, r4, r5, r8, r9, fp, lr}^
   2323c:	blcs	bd2b0 <full_module_path@@Base+0x43d48>
   23240:	ldcmi	0, cr13, [r1], #-140	; 0xffffff74
   23244:	mrcmi	6, 1, r4, cr1, cr0, {4}
   23248:	ldrbtmi	r2, [ip], #-769	; 0xfffffcff
   2324c:	strcc	r4, [r8], #-1150	; 0xfffffb82
   23250:			; <UNDEFINED> instruction: 0xf854e005
   23254:	cdpcs	12, 0, cr6, cr0, cr4, {0}
   23258:			; <UNDEFINED> instruction: 0xf854d03b
   2325c:	addsmi	r3, sp, #8, 24	; 0x800
   23260:	streq	pc, [r8], #-260	; 0xfffffefc
   23264:	ldfcsd	f5, [r8, #-980]	; 0xfffffc2c
   23268:			; <UNDEFINED> instruction: 0xf7ecd037
   2326c:	stmdbmi	r8!, {r0, r1, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   23270:	ldrtmi	r4, [r2], -fp, lsr #12
   23274:	tstls	r3, r9, ror r4
   23278:			; <UNDEFINED> instruction: 0xf8cd4926
   2327c:	ldrbtmi	r8, [r9], #-4
   23280:	andls	r9, r2, r0, lsl #14
   23284:			; <UNDEFINED> instruction: 0xf7fe2003
   23288:			; <UNDEFINED> instruction: 0xb004ffb7
   2328c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   23290:	strtmi	r4, [fp], -r1, lsr #16
   23294:	stmdapl	pc, {r1, r3, r5, r9, sl, lr}	; <UNPREDICTABLE>
   23298:	ldrdeq	lr, [r4, -r7]
   2329c:	mcr2	0, 5, pc, cr6, cr9, {0}	; <UNPREDICTABLE>
   232a0:	strtmi	r4, [sl], -fp, lsr #12
   232a4:	ldmib	r7, {r2, r9, sl, lr}^
   232a8:			; <UNDEFINED> instruction: 0xf0190106
   232ac:			; <UNDEFINED> instruction: 0x462bfe9f
   232b0:	strmi	r4, [r6], -sl, lsr #12
   232b4:	ldrdeq	lr, [r0, -r7]
   232b8:	mrc2	0, 4, pc, cr8, cr9, {0}
   232bc:			; <UNDEFINED> instruction: 0x46334917
   232c0:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   232c4:	andcs	r9, r6, r0
   232c8:			; <UNDEFINED> instruction: 0xff96f7fe
   232cc:	pop	{r2, ip, sp, pc}
   232d0:	mrcmi	1, 0, r8, cr3, cr0, {7}
   232d4:	ldrbtmi	r2, [lr], #-3352	; 0xfffff2e8
   232d8:			; <UNDEFINED> instruction: 0xf7ecd1c7
   232dc:	ldmdbmi	r1, {r0, r1, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   232e0:	ldrtmi	r4, [r2], -fp, lsr #12
   232e4:	tstls	r3, r9, ror r4
   232e8:			; <UNDEFINED> instruction: 0xf8cd490f
   232ec:	ldrbtmi	r8, [r9], #-4
   232f0:	andls	r9, r2, r0, lsl #14
   232f4:			; <UNDEFINED> instruction: 0xf7fe2004
   232f8:	andlt	pc, r4, pc, ror pc	; <UNPREDICTABLE>
   232fc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   23300:	andeq	r3, r4, r0, lsl r7
   23304:	andeq	r0, r0, r8, lsr r4
   23308:	andeq	r2, r4, r2, ror lr
   2330c:	andeq	r5, r2, r4, ror #14
   23310:	andeq	r5, r2, ip, asr #15
   23314:	andeq	r5, r2, sl, asr #15
   23318:	andeq	r0, r0, r4, asr #7
   2331c:	andeq	r5, r2, sl, lsl r7
   23320:	strdeq	r5, [r2], -r2
   23324:	andeq	r5, r2, ip, asr r7
   23328:	andeq	r5, r2, r2, lsr #14
   2332c:	bmi	9357c0 <full_module_path@@Base+0x8bc258>
   23330:	blmi	93451c <full_module_path@@Base+0x8bafb4>
   23334:	addslt	fp, ip, r0, lsl r5
   23338:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   2333c:	ldmdavs	r2, {r0, r3, r5, r6, r9, sl, lr}
   23340:			; <UNDEFINED> instruction: 0xf04f921b
   23344:	bmi	823b4c <full_module_path@@Base+0x7aa5e4>
   23348:			; <UNDEFINED> instruction: 0x4620589c
   2334c:			; <UNDEFINED> instruction: 0xf888f7fe
   23350:	blle	86d358 <full_module_path@@Base+0x7f3df0>
   23354:	vst2.8	{d9-d10}, [r0], r4
   23358:			; <UNDEFINED> instruction: 0xf5b34370
   2335c:	svclt	0x00084f80
   23360:	tstle	r9, r1
   23364:	blmi	5b5bd0 <full_module_path@@Base+0x53c668>
   23368:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2336c:	blls	6fd3dc <full_module_path@@Base+0x683e74>
   23370:	qsuble	r4, sl, r1
   23374:	ldclt	0, cr11, [r0, #-112]	; 0xffffff90
   23378:			; <UNDEFINED> instruction: 0xf000b280
   2337c:			; <UNDEFINED> instruction: 0xf8bdfe71
   23380:	vst4.8	{d17-d20}, [r0 :64], r0
   23384:	strtmi	r7, [r0], -r1, lsl #5
   23388:			; <UNDEFINED> instruction: 0xf000b292
   2338c:	stmdacc	r0, {r0, r1, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   23390:	andcs	fp, r1, r8, lsl pc
   23394:	strb	r4, [r5, r0, asr #4]!
   23398:	b	de132c <full_module_path@@Base+0xd67dc4>
   2339c:	stmdbcs	r2, {r0, fp, sp, lr}
   233a0:	andcs	fp, r0, r8, lsl #30
   233a4:	bmi	2d7724 <full_module_path@@Base+0x25e1bc>
   233a8:	strtmi	r2, [r3], -r3
   233ac:			; <UNDEFINED> instruction: 0xf7fe447a
   233b0:			; <UNDEFINED> instruction: 0xf04ffb6f
   233b4:			; <UNDEFINED> instruction: 0xe7d530ff
   233b8:	stmda	r2!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   233bc:	andeq	r3, r4, r4, lsl r6
   233c0:	andeq	r0, r0, ip, lsr #7
   233c4:	andeq	r3, r4, sl, lsl #12
   233c8:	andeq	r0, r0, r8, lsr #13
   233cc:	ldrdeq	r3, [r4], -ip
   233d0:	strdeq	r5, [r2], -r0
   233d4:	blmi	fe835e58 <full_module_path@@Base+0xfe7bc8f0>
   233d8:	push	{r1, r3, r4, r5, r6, sl, lr}
   233dc:	strdlt	r4, [r5], r0	; <UNPREDICTABLE>
   233e0:			; <UNDEFINED> instruction: 0x460758d3
   233e4:	ldmdavs	fp, {r0, r2, r3, r4, r7, r9, sl, fp, lr}
   233e8:			; <UNDEFINED> instruction: 0xf04f9323
   233ec:	blmi	fe723ff4 <full_module_path@@Base+0xfe6aaa8c>
   233f0:	ldmpl	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   233f4:	stccs	8, cr6, [r0], {28}
   233f8:	addshi	pc, ip, r0
   233fc:	bmi	fe6b6268 <full_module_path@@Base+0xfe63cd00>
   23400:			; <UNDEFINED> instruction: 0xf856447b
   23404:	ldmdavs	fp, {r1, pc}
   23408:	ldrdpl	pc, [r0], -r8
   2340c:	cmnle	r4, r0, lsl #22
   23410:	ldclle	13, cr2, [pc, #-4]	; 23414 <fchmod@plt+0x1c858>
   23414:	ldmpl	r4!, {r0, r2, r4, r7, r9, fp, lr}
   23418:			; <UNDEFINED> instruction: 0xf8054425
   2341c:	strtmi	r3, [r0], -r1, lsl #24
   23420:			; <UNDEFINED> instruction: 0xf7f82100
   23424:			; <UNDEFINED> instruction: 0xf8d8fb9b
   23428:	stccs	0, cr5, [r1, #-0]
   2342c:	stmdbne	r3!, {r1, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
   23430:			; <UNDEFINED> instruction: 0xf803222f
   23434:	stmdacs	r0, {r0, sl, fp, sp}
   23438:	strcs	fp, [r0], #-4024	; 0xfffff048
   2343c:	blmi	fe35a138 <full_module_path@@Base+0xfe2e0bd0>
   23440:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   23444:	ldmdavc	fp!, {r1, r3, r4, sp, lr}
   23448:	blcs	344e4 <fchmod@plt+0x2d928>
   2344c:	addshi	pc, r2, r0
   23450:	strtmi	r4, [fp], sl, lsr #12
   23454:	and	r4, r5, r9, lsr r6
   23458:	svclt	0x00082b2f
   2345c:			; <UNDEFINED> instruction: 0xf8114693
   23460:	tstlt	fp, r1, lsl #30
   23464:	bleq	a14b4 <full_module_path@@Base+0x27f4c>
   23468:	rscsle	r4, r5, r3, lsl #5
   2346c:	ldrtmi	r4, [sl], -r1, lsl #23
   23470:	strcs	r4, [r0, -r1, lsl #19]
   23474:			; <UNDEFINED> instruction: 0xf8564628
   23478:	ldmdapl	r1!, {r0, r1, pc}^
   2347c:	stmdavs	fp, {r8, r9, sl, ip, pc}
   23480:	ldrdne	pc, [r0], -r8
   23484:	mrc2	7, 0, pc, cr4, cr8, {7}
   23488:	ldrdcc	pc, [r0], -r8
   2348c:	rsble	r4, r8, #152, 4	; 0x80000009
   23490:			; <UNDEFINED> instruction: 0xf04f46b8
   23494:	and	r0, r9, pc, lsr #18
   23498:	andhi	pc, r0, r0, lsl #17
   2349c:			; <UNDEFINED> instruction: 0xff46f7ff
   234a0:	andsle	r2, sp, r0, lsl #16
   234a4:	ldrtmi	sp, [fp], r2, asr #22
   234a8:	blls	a14dc <full_module_path@@Base+0x27f74>
   234ac:	ldrbmi	r2, [r8], -pc, lsr #2
   234b0:	stmib	lr, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   234b4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   234b8:	bmi	1c57c78 <full_module_path@@Base+0x1bde710>
   234bc:	ldrbtmi	r4, [sl], #-2918	; 0xfffff49a
   234c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   234c4:	subsmi	r9, sl, r3, lsr #22
   234c8:	sbchi	pc, r1, r0, asr #32
   234cc:	eorlt	r4, r5, r0, lsr #12
   234d0:	svchi	0x00f0e8bd
   234d4:	ldmpl	r4!, {r0, r2, r5, r6, r8, r9, fp, lr}^
   234d8:	blmi	195d364 <full_module_path@@Base+0x18e3dfc>
   234dc:			; <UNDEFINED> instruction: 0xe7b258f4
   234e0:			; <UNDEFINED> instruction: 0xa19cf8df
   234e4:	ldmdbmi	r0!, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}^
   234e8:	ldmibvc	pc!, {r0, r1, r2, r3, r6, r7, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   234ec:	ldrbtmi	r4, [sl], #1664	; 0x680
   234f0:	andseq	lr, lr, sp, asr #19
   234f4:			; <UNDEFINED> instruction: 0xf8879020
   234f8:	vhadd.s8	d24, d0, d0
   234fc:			; <UNDEFINED> instruction: 0x462011ff
   23500:			; <UNDEFINED> instruction: 0xff36f7fd
   23504:	ble	ded50c <full_module_path@@Base+0xd73fa4>
   23508:	ldmdb	lr!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2350c:	ldmdbcs	r1, {r0, fp, sp, lr}
   23510:			; <UNDEFINED> instruction: 0xf7ffd17c
   23514:	stmdacs	r0, {r0, r1, r3, r8, r9, sl, fp, ip, sp, lr, pc}
   23518:	rscle	sp, lr, lr, lsr #24
   2351c:			; <UNDEFINED> instruction: 0xf88b2400
   23520:			; <UNDEFINED> instruction: 0xf0114000
   23524:			; <UNDEFINED> instruction: 0xf013fe1f
   23528:	strb	pc, [r6, r3, asr #17]	; <UNPREDICTABLE>
   2352c:			; <UNDEFINED> instruction: 0xf88b2400
   23530:	strb	r8, [r2, r0]
   23534:	ldrtmi	r4, [sl], -sp, asr #22
   23538:	vst2.16	{d20-d21}, [pc]
   2353c:	ldmpl	r5!, {r7, r8, ip, lr}^
   23540:	strls	r5, [r0], #-2096	; 0xfffff7d0
   23544:	strtmi	r6, [r8], -r3, lsl #16
   23548:	ldc2	7, cr15, [r2, #992]!	; 0x3e0
   2354c:	svcpl	0x0080f5b0
   23550:	qasxmi	fp, ip, r8
   23554:	stmdbmi	fp, {r0, r4, r5, r7, r8, r9, ip, lr, pc}^
   23558:	ldrbtmi	r2, [r9], #-3
   2355c:	mcr2	7, 2, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
   23560:	stmdbmi	r9, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   23564:	ldrtmi	r2, [ip], -r3
   23568:			; <UNDEFINED> instruction: 0xf7fe4479
   2356c:			; <UNDEFINED> instruction: 0xf88bfe45
   23570:	str	r7, [r2, r0]!
   23574:	ldrb	r4, [r9, -fp, lsr #13]!
   23578:	bleq	45f9b4 <full_module_path@@Base+0x3e644c>
   2357c:	strtmi	r2, [r8], -r0, lsl #4
   23580:			; <UNDEFINED> instruction: 0xf0134659
   23584:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   23588:	movwcs	sp, #2887	; 0xb47
   2358c:	ldrmi	r4, [sl], -r8, lsr #12
   23590:			; <UNDEFINED> instruction: 0xf8cd4619
   23594:			; <UNDEFINED> instruction: 0xf7e68000
   23598:	andls	pc, r3, r7, lsr #17
   2359c:	blmi	f10284 <full_module_path@@Base+0xe96d1c>
   235a0:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   235a4:	stmibhi	r3, {r0, r1, r7, r8, ip, sp, pc}
   235a8:	movweq	lr, #14857	; 0x3a09
   235ac:	svcmi	0x0020f5b3
   235b0:	ldrbmi	sp, [r9], -sl
   235b4:			; <UNDEFINED> instruction: 0xf0114628
   235b8:	stmdals	r3, {r0, r1, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}
   235bc:			; <UNDEFINED> instruction: 0xf0114659
   235c0:			; <UNDEFINED> instruction: 0x4658fd7b
   235c4:	stc2	0, cr15, [r2], {17}
   235c8:	ldmpl	r3!, {r0, r4, r5, r8, r9, fp, lr}^
   235cc:	bllt	fe4fd640 <full_module_path@@Base+0xfe4840d8>
   235d0:	ldrdlt	pc, [ip], -sp
   235d4:	ldrmi	r2, [sl], -r0, lsl #6
   235d8:			; <UNDEFINED> instruction: 0xf8cd4620
   235dc:	ldrbmi	r8, [r9], -r0
   235e0:			; <UNDEFINED> instruction: 0xf8dcf7ec
   235e4:			; <UNDEFINED> instruction: 0xf7e64658
   235e8:	msrcs	CPSR_fsxc, #8512	; 0x2140
   235ec:			; <UNDEFINED> instruction: 0xf107703b
   235f0:			; <UNDEFINED> instruction: 0x212f0b01
   235f4:			; <UNDEFINED> instruction: 0xf7e34658
   235f8:	strmi	lr, [r7], -ip, ror #17
   235fc:			; <UNDEFINED> instruction: 0xf47f2800
   23600:			; <UNDEFINED> instruction: 0xf011af7a
   23604:			; <UNDEFINED> instruction: 0xf013fdaf
   23608:			; <UNDEFINED> instruction: 0xe756f853
   2360c:	strtmi	r4, [r3], -r1, lsr #20
   23610:	ldrbtmi	r2, [sl], #-3
   23614:	blx	f61614 <full_module_path@@Base+0xee80ac>
   23618:			; <UNDEFINED> instruction: 0xf7e3e780
   2361c:	stmdavs	r1, {r1, r2, r4, r5, r6, r7, fp, sp, lr, pc}
   23620:	tstls	r3, r8, lsr #12
   23624:			; <UNDEFINED> instruction: 0xf9def7f9
   23628:	ldrbmi	r9, [r2], -r3, lsl #18
   2362c:	andcs	r4, r3, r3, lsl #12
   23630:	blx	be1630 <full_module_path@@Base+0xb680c8>
   23634:			; <UNDEFINED> instruction: 0x4659e7d9
   23638:			; <UNDEFINED> instruction: 0xf0124628
   2363c:	stmdals	r3, {r0, r2, r3, r7, r8, fp, ip, sp, lr, pc}
   23640:			; <UNDEFINED> instruction: 0xf0134659
   23644:	ldrbmi	pc, [r8], -sp, lsl #16	; <UNPREDICTABLE>
   23648:			; <UNDEFINED> instruction: 0xf97af012
   2364c:			; <UNDEFINED> instruction: 0xf7e2e7c0
   23650:	svclt	0x0000ef18
   23654:	andeq	r3, r4, ip, ror #10
   23658:	andeq	r0, r0, ip, lsr #7
   2365c:	andeq	r3, r4, r4, asr r5
   23660:	andeq	r0, r0, r8, ror #11
   23664:	andeq	r3, r5, r8, lsr #7
   23668:	muleq	r0, ip, r6
   2366c:	andeq	r0, r0, r8, lsr #13
   23670:	andeq	r3, r5, r6, ror #6
   23674:	andeq	r0, r0, r4, ror #10
   23678:	andeq	r0, r0, r8, lsr #11
   2367c:	andeq	r3, r4, r6, lsl #9
   23680:	strdeq	r5, [r2], -sl
   23684:	andeq	r5, r2, sl, asr r8
   23688:	andeq	r5, r2, ip, asr #16
   2368c:	andeq	r0, r0, ip, asr #7
   23690:	andeq	r0, r0, ip, lsl #7
   23694:			; <UNDEFINED> instruction: 0x000257be
   23698:	ldrbmi	lr, [r0, sp, lsr #18]!
   2369c:			; <UNDEFINED> instruction: 0xf8dfb0be
   236a0:	svcge	0x001e442c
   236a4:	strtcc	pc, [r8], #-2271	; 0xfffff721
   236a8:	ldrbtmi	r2, [ip], #-512	; 0xfffffe00
   236ac:	ldrtmi	r4, [r9], -r8, lsl #13
   236b0:	strtvs	pc, [r0], #-2271	; 0xfffff721
   236b4:	strmi	r5, [r4], -r3, ror #17
   236b8:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
   236bc:			; <UNDEFINED> instruction: 0xf04f933d
   236c0:	eorsls	r0, r9, #0, 6
   236c4:	eorsls	r9, sl, #56, 4	; 0x80000003
   236c8:	blx	1d5f71e <full_module_path@@Base+0x1ce61b6>
   236cc:	vmlal.s8	q9, d0, d0
   236d0:	strtmi	r8, [r0], -r3, lsr #1
   236d4:	mrc2	7, 3, pc, cr14, cr15, {7}
   236d8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   236dc:	addhi	pc, lr, r0
   236e0:	svceq	0x0000f1b8
   236e4:			; <UNDEFINED> instruction: 0x4601d115
   236e8:			; <UNDEFINED> instruction: 0xf7fd4620
   236ec:	stmdacs	r0, {r0, r1, r3, r4, r7, sl, fp, ip, sp, lr, pc}
   236f0:	tsthi	r5, r0	; <UNPREDICTABLE>
   236f4:	stm	r8, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   236f8:	vst1.8	{d9-d10}, [r2 :128], r2
   236fc:			; <UNDEFINED> instruction: 0xf5b24270
   23700:	stmdavs	r3, {r8, r9, sl, fp, lr}
   23704:			; <UNDEFINED> instruction: 0xf0234681
   23708:	tstle	pc, r4, lsl #6
   2370c:			; <UNDEFINED> instruction: 0xf0002b11
   23710:	strtmi	r8, [r9], -r3, lsr #2
   23714:			; <UNDEFINED> instruction: 0xf7fd4620
   23718:	stmdacs	r0, {r0, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   2371c:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
   23720:	ldmda	r2!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23724:	strmi	r6, [r1], r3, lsl #16
   23728:	movweq	pc, #16419	; 0x4023	; <UNPREDICTABLE>
   2372c:	subsle	r2, r1, r1, lsl fp
   23730:	ldrtmi	r2, [sl], -r0, lsl #6
   23734:			; <UNDEFINED> instruction: 0x46204619
   23738:			; <UNDEFINED> instruction: 0xf7e59300
   2373c:	pkhtbmi	pc, r0, r5, asr #31	; <UNPREDICTABLE>
   23740:	rsble	r2, r9, r0, lsl #16
   23744:	ldmpl	r3!, {r2, r5, r6, r7, r8, r9, fp, lr}^
   23748:	orrlt	r6, r3, fp, lsl r8
   2374c:	vst2.32	{d8,d10}, [r3], r3
   23750:			; <UNDEFINED> instruction: 0xf5b34370
   23754:	andle	r4, sl, r0, lsr #30
   23758:			; <UNDEFINED> instruction: 0x46204639
   2375c:	blx	ff35f7aa <full_module_path@@Base+0xff2e6242>
   23760:	ldrtmi	r4, [r9], -r0, asr #12
   23764:	stc2	0, cr15, [r8], #68	; 0x44
   23768:			; <UNDEFINED> instruction: 0xf0114638
   2376c:	blmi	ff722630 <full_module_path@@Base+0xff6a90c8>
   23770:	andge	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   23774:	ldrdcc	pc, [r0], -sl
   23778:			; <UNDEFINED> instruction: 0xf0402b00
   2377c:	bmi	ff6439fc <full_module_path@@Base+0xff5ca494>
   23780:			; <UNDEFINED> instruction: 0x300cf8b8
   23784:	vst2.32	{d5-d6}, [r3 :256], r1
   23788:	stmdavs	r9, {r4, r5, r6, r9, lr}
   2378c:	suble	r2, r5, r0, lsl #18
   23790:	ldmdapl	r1!, {r2, r4, r6, r7, r8, fp, lr}^
   23794:	stmdbcs	r0, {r0, r3, fp, sp, lr}
   23798:	vst4.16	{d13-d16}, [r3], r0
   2379c:			; <UNDEFINED> instruction: 0xf5b14130
   237a0:	teqle	fp, r0, lsl #30
   237a4:			; <UNDEFINED> instruction: 0x46284619
   237a8:			; <UNDEFINED> instruction: 0x2326e9dd
   237ac:	stc2	7, cr15, [r6], {253}	; 0xfd
   237b0:	vmlal.s8	q9, d0, d0
   237b4:	blmi	ff343c78 <full_module_path@@Base+0xff2ca710>
   237b8:			; <UNDEFINED> instruction: 0xf9b358f3
   237bc:	blcs	2f7cc <fchmod@plt+0x28c10>
   237c0:	stmibmi	sl, {r0, r1, r2, r4, r6, r8, sl, fp, ip, lr, pc}^
   237c4:	andcs	r4, r2, r2, lsr #12
   237c8:			; <UNDEFINED> instruction: 0xf7fe4479
   237cc:	blmi	ff262c28 <full_module_path@@Base+0xff1e96c0>
   237d0:	ldrsh	r5, [r0], #-134	; 0xffffff7a
   237d4:	strtmi	sl, [r8], -r4, lsl #18
   237d8:	mcr2	7, 2, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
   237dc:	cmnle	r8, r0, lsl #16
   237e0:	strhteq	pc, [r0], -sp	; <UNPREDICTABLE>
   237e4:	ldc2	0, cr15, [ip], #-0
   237e8:	strhtne	pc, [r0], -sp	; <UNPREDICTABLE>
   237ec:	addvc	pc, r1, #64, 8	; 0x40000000
   237f0:	addslt	r4, r2, #40, 12	; 0x2800000
   237f4:			; <UNDEFINED> instruction: 0xf99ef000
   237f8:	rsble	r2, sl, r0, lsl #16
   237fc:	bmi	fef6d404 <full_module_path@@Base+0xfeef3e9c>
   23800:	ldrbtmi	r4, [sl], #-2995	; 0xfffff44d
   23804:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   23808:	subsmi	r9, sl, sp, lsr fp
   2380c:	cmphi	fp, r0, asr #32	; <UNPREDICTABLE>
   23810:	eorslt	r4, lr, r8, lsr r6
   23814:			; <UNDEFINED> instruction: 0x87f0e8bd
   23818:	ldrb	r2, [r0, r3, lsl #14]!
   2381c:	ldmdapl	r1!, {r1, r2, r4, r5, r7, r8, fp, lr}^
   23820:			; <UNDEFINED> instruction: 0xb1296809
   23824:	svcpl	0x0080f5b2
   23828:			; <UNDEFINED> instruction: 0xf5b2bf18
   2382c:	adcsle	r4, r9, r0, asr #30
   23830:	ldmdapl	r1!, {r1, r4, r5, r7, r8, fp, lr}^
   23834:	tstlt	r9, r9, lsl #16
   23838:	svcmi	0x0020f5b2
   2383c:	adchi	pc, ip, r0
   23840:	svcmi	0x0000f5b2
   23844:	sbcshi	pc, r7, r0, asr #32
   23848:	rscscc	pc, pc, #79	; 0x4f
   2384c:	strtmi	r4, [r0], -r9, lsr #12
   23850:			; <UNDEFINED> instruction: 0xf934f7f9
   23854:	vmlal.s8	q9, d0, d0
   23858:	blmi	fe903c6c <full_module_path@@Base+0xfe88a704>
   2385c:			; <UNDEFINED> instruction: 0xf9b358f3
   23860:	blcs	2f870 <fchmod@plt+0x28cb4>
   23864:	stmibmi	r6!, {r0, r2, r8, sl, fp, ip, lr, pc}
   23868:	andcs	r4, r2, r2, lsr #12
   2386c:			; <UNDEFINED> instruction: 0xf7fe4479
   23870:	blmi	fe822b84 <full_module_path@@Base+0xfe7a961c>
   23874:			; <UNDEFINED> instruction: 0xf8da58f6
   23878:	andcs	r7, r0, #0
   2387c:	tstcs	r4, r3, lsr #12
   23880:	tstls	r0, r8, lsr #12
   23884:			; <UNDEFINED> instruction: 0xf8ca4641
   23888:			; <UNDEFINED> instruction: 0xf7eb2000
   2388c:	strbmi	pc, [r0], -r7, lsl #31	; <UNPREDICTABLE>
   23890:	andvc	pc, r0, sl, asr #17
   23894:			; <UNDEFINED> instruction: 0xf7e62702
   23898:			; <UNDEFINED> instruction: 0xf011fc2d
   2389c:			; <UNDEFINED> instruction: 0xf012fc63
   238a0:			; <UNDEFINED> instruction: 0xf9b6ff07
   238a4:	blcs	2f8ac <fchmod@plt+0x28cf0>
   238a8:	ldmibmi	r6, {r0, r3, r5, r7, r8, sl, fp, ip, lr, pc}
   238ac:	strtmi	r4, [r2], -fp, lsr #12
   238b0:	ldrbtmi	r2, [r9], #-2
   238b4:	stc2	7, cr15, [r0], #1016	; 0x3f8
   238b8:	ldrtmi	lr, [r9], -r1, lsr #15
   238bc:			; <UNDEFINED> instruction: 0xf0124620
   238c0:	strbmi	pc, [r0], -fp, asr #16	; <UNPREDICTABLE>
   238c4:			; <UNDEFINED> instruction: 0xf0124639
   238c8:	ldrtmi	pc, [r8], -fp, asr #29	; <UNPREDICTABLE>
   238cc:			; <UNDEFINED> instruction: 0xf838f012
   238d0:			; <UNDEFINED> instruction: 0xf1b8e755
   238d4:	suble	r0, r6, r0, lsl #30
   238d8:	strtmi	r4, [r0], -r9, lsr #12
   238dc:	ldc2l	7, cr15, [lr], {253}	; 0xfd
   238e0:			; <UNDEFINED> instruction: 0xf47f2800
   238e4:	blls	90f580 <full_module_path@@Base+0x896018>
   238e8:	stmdble	r8, {r0, r8, r9, fp, sp}
   238ec:			; <UNDEFINED> instruction: 0xf4039b22
   238f0:			; <UNDEFINED> instruction: 0xf5b34370
   238f4:	andle	r4, r2, r0, lsl #31
   238f8:			; <UNDEFINED> instruction: 0xf7f84620
   238fc:	blmi	1ee2170 <full_module_path@@Base+0x1e68c08>
   23900:			; <UNDEFINED> instruction: 0xf9b358f3
   23904:	blcs	2f914 <fchmod@plt+0x28d58>
   23908:	ldmdbmi	pc!, {r1, r5, r8, sl, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2390c:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   23910:	strcs	r2, [r1, -r2]
   23914:	ldc2l	7, cr15, [r0], #-1016	; 0xfffffc08
   23918:	ldmpl	r6!, {r0, r2, r4, r5, r6, r8, r9, fp, lr}^
   2391c:	blmi	1cdd828 <full_module_path@@Base+0x1c642c0>
   23920:			; <UNDEFINED> instruction: 0xf9b358f3
   23924:	blcs	2f934 <fchmod@plt+0x28d78>
   23928:	blmi	1c9aa8c <full_module_path@@Base+0x1c21524>
   2392c:	ldmpl	r6!, {r1, r8, r9, sl, sp}^
   23930:	blls	91d814 <full_module_path@@Base+0x8a42ac>
   23934:	stmdble	r5, {r0, r8, r9, fp, sp}
   23938:			; <UNDEFINED> instruction: 0xf4039b22
   2393c:			; <UNDEFINED> instruction: 0xf5b34370
   23940:	smlawble	r5, r0, pc, r4	; <UNPREDICTABLE>
   23944:	ldmpl	r3!, {r3, r5, r6, r8, r9, fp, lr}^
   23948:			; <UNDEFINED> instruction: 0x3002f9b3
   2394c:	mcrrle	11, 0, r2, lr, cr0
   23950:	strcs	r4, [r1, -r7, ror #22]
   23954:			; <UNDEFINED> instruction: 0xe7a458f6
   23958:	strtmi	sl, [r8], -r4, lsl #18
   2395c:	stc2	7, cr15, [r0, #1012]	; 0x3f4
   23960:			; <UNDEFINED> instruction: 0xf43f2800
   23964:	qasxmi	sl, r9, sp
   23968:			; <UNDEFINED> instruction: 0xf7fd4620
   2396c:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   23970:	addhi	pc, sp, r0
   23974:			; <UNDEFINED> instruction: 0xf4039b22
   23978:			; <UNDEFINED> instruction: 0xf5b34370
   2397c:			; <UNDEFINED> instruction: 0xf47f4f00
   23980:			; <UNDEFINED> instruction: 0xf8d9aed7
   23984:			; <UNDEFINED> instruction: 0xf0233000
   23988:	blcs	4645a0 <full_module_path@@Base+0x3eb038>
   2398c:	strb	sp, [pc], r4, lsr #3
   23990:			; <UNDEFINED> instruction: 0xf7f84620
   23994:	ldrb	pc, [r5, pc, asr #19]	; <UNPREDICTABLE>
   23998:	ldreq	pc, [r0, -r8, lsl #2]
   2399c:			; <UNDEFINED> instruction: 0xf7e24638
   239a0:	blmi	16df5d8 <full_module_path@@Base+0x1666070>
   239a4:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   239a8:	strmi	r3, [r7], #-1
   239ac:	suble	r2, r1, r0, lsl #22
   239b0:	ldrtmi	r4, [r8], -r1, lsr #12
   239b4:	blx	ff9619a0 <full_module_path@@Base+0xff8e8438>
   239b8:	eorsle	r2, fp, r0, lsl #16
   239bc:	ldmpl	r6!, {r2, r3, r6, r8, r9, fp, lr}^
   239c0:			; <UNDEFINED> instruction: 0x3016f9b6
   239c4:			; <UNDEFINED> instruction: 0xf77f2b00
   239c8:	ldmdbmi	r1, {r1, r2, r4, r6, r8, r9, sl, fp, sp, pc}^
   239cc:			; <UNDEFINED> instruction: 0x4622463b
   239d0:	ldrbtmi	r2, [r9], #-2
   239d4:	ldc2	7, cr15, [r0], {254}	; 0xfe
   239d8:	stmdbmi	lr, {r0, r2, r3, r6, r8, r9, sl, sp, lr, pc}^
   239dc:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   239e0:	strmi	r2, [r7], -r2
   239e4:	stc2	7, cr15, [r8], {254}	; 0xfe
   239e8:	ldmpl	r6!, {r0, r6, r8, r9, fp, lr}^
   239ec:	stmdbmi	sl, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   239f0:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   239f4:	stmdbmi	r9, {r2, r3, r7, r8, r9, sl, sp, lr, pc}^
   239f8:	andcs	r4, r2, r2, lsr #12
   239fc:	ldrbtmi	r2, [r9], #-1795	; 0xfffff8fd
   23a00:	blx	ffee1a02 <full_module_path@@Base+0xffe6849a>
   23a04:			; <UNDEFINED> instruction: 0xf7e64640
   23a08:			; <UNDEFINED> instruction: 0xf011fb75
   23a0c:			; <UNDEFINED> instruction: 0xf012fbab
   23a10:	ldrbt	pc, [r4], pc, asr #28	; <UNPREDICTABLE>
   23a14:	ldrdne	pc, [r0], -r9
   23a18:	tstls	r3, r8, lsr #12
   23a1c:			; <UNDEFINED> instruction: 0xffe2f7f8
   23a20:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r9, fp, lr}
   23a24:			; <UNDEFINED> instruction: 0x4603447a
   23a28:			; <UNDEFINED> instruction: 0xf7fe2003
   23a2c:	blmi	c61af8 <full_module_path@@Base+0xbe8590>
   23a30:			; <UNDEFINED> instruction: 0xe72058f6
   23a34:	ldrtmi	r4, [r8], -r9, lsr #12
   23a38:	blx	fe9e1a34 <full_module_path@@Base+0xfe9684cc>
   23a3c:	blle	c6da44 <full_module_path@@Base+0xbf44dc>
   23a40:	ldmpl	r3!, {r0, r3, r5, r8, r9, fp, lr}^
   23a44:			; <UNDEFINED> instruction: 0x3002f9b3
   23a48:			; <UNDEFINED> instruction: 0xf77f2b00
   23a4c:	ldmdbmi	r5!, {r1, r4, r8, r9, sl, fp, sp, pc}
   23a50:	andcs	r4, r2, r2, lsr #12
   23a54:			; <UNDEFINED> instruction: 0xf7fe4479
   23a58:	blmi	9a299c <full_module_path@@Base+0x929434>
   23a5c:			; <UNDEFINED> instruction: 0xe70a58f6
   23a60:	ldrdne	pc, [r0], -r9
   23a64:	strcs	r4, [r0, -r0, lsr #12]
   23a68:			; <UNDEFINED> instruction: 0xf7f89103
   23a6c:	bmi	be3960 <full_module_path@@Base+0xb6a3f8>
   23a70:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
   23a74:	strmi	r9, [r3], -r0, lsl #10
   23a78:			; <UNDEFINED> instruction: 0xf7fe2003
   23a7c:	strbmi	pc, [r0], -r9, lsl #16	; <UNPREDICTABLE>
   23a80:	blx	e61a22 <full_module_path@@Base+0xde84ba>
   23a84:	blx	1bdfad2 <full_module_path@@Base+0x1b6656a>
   23a88:	mrc2	0, 0, pc, cr2, cr2, {0}
   23a8c:	blmi	5dd570 <full_module_path@@Base+0x564008>
   23a90:			; <UNDEFINED> instruction: 0xf9b358f3
   23a94:	blcs	2faa4 <fchmod@plt+0x28ee8>
   23a98:	svcge	0x0047f77f
   23a9c:	strtmi	r4, [r2], -r3, lsr #18
   23aa0:			; <UNDEFINED> instruction: 0xe79d4479
   23aa4:	ldrdne	pc, [r0], -r9
   23aa8:	tstls	r3, r8, lsr #12
   23aac:			; <UNDEFINED> instruction: 0xff9af7f8
   23ab0:	stmdbls	r3, {r0, r1, r2, r3, r4, r9, fp, lr}
   23ab4:	smlsdxls	r0, sl, r4, r4
   23ab8:	andcs	r4, r3, r3, lsl #12
   23abc:			; <UNDEFINED> instruction: 0xffe8f7fd
   23ac0:	ldmpl	r6!, {r0, r1, r3, r8, r9, fp, lr}^
   23ac4:			; <UNDEFINED> instruction: 0xf7e2e6d7
   23ac8:	svclt	0x0000ecdc
   23acc:	muleq	r4, sl, r2
   23ad0:	andeq	r0, r0, ip, lsr #7
   23ad4:	andeq	r3, r4, ip, lsl #5
   23ad8:	andeq	r0, r0, ip, asr #7
   23adc:	andeq	r0, r0, ip, lsl #7
   23ae0:	andeq	r0, r0, ip, lsr r6
   23ae4:	andeq	r0, r0, r4, lsr #12
   23ae8:	andeq	r0, r0, r0, lsl #11
   23aec:	andeq	r5, r2, r0, lsl #13
   23af0:	andeq	r0, r0, r0, asr #11
   23af4:	andeq	r3, r4, r2, asr #2
   23af8:	muleq	r0, ip, r5
   23afc:	ldrdeq	r0, [r0], -ip
   23b00:	andeq	r5, r2, ip, lsr #13
   23b04:	strheq	r3, [r2], -r6
   23b08:	andeq	r5, r2, r6, lsl r5
   23b0c:	strdeq	r0, [r0], -r4
   23b10:	muleq	r2, sl, r4
   23b14:	andeq	r5, r2, r2, lsr #8
   23b18:	andeq	r5, r2, r2, lsr r4
   23b1c:	ldrdeq	r5, [r2], -r2
   23b20:	andeq	r2, r2, r4, lsr #23
   23b24:	andeq	r5, r2, r4, asr r4
   23b28:	andeq	r5, r2, r6, lsl #9
   23b2c:	andeq	r5, r2, r0, ror #6
   23b30:	andeq	r5, r2, r4, ror #7
   23b34:	svcmi	0x00f0e92d
   23b38:	cdpmi	6, 10, cr4, cr7, cr5, {0}
   23b3c:	blmi	fea0fd50 <full_module_path@@Base+0xfe9967e8>
   23b40:	ldrbtmi	r4, [lr], #-1551	; 0xfffff9f1
   23b44:	ldmpl	r3!, {r2, r4, r9, sl, lr}^
   23b48:			; <UNDEFINED> instruction: 0x300cf9b3
   23b4c:	vstrle	d2, [r7, #-4]
   23b50:	stmibmi	r3!, {r0, r1, r3, r9, sl, lr}
   23b54:	strmi	r9, [r2], -r0, lsl #4
   23b58:	andcs	r4, r2, r9, ror r4
   23b5c:	blx	1361b5e <full_module_path@@Base+0x12e85f6>
   23b60:			; <UNDEFINED> instruction: 0xf10007e0
   23b64:	vst4.32	{d8-d11}, [r7 :64], r7
   23b68:			; <UNDEFINED> instruction: 0xf0044a70
   23b6c:			; <UNDEFINED> instruction: 0xf5ba08f8
   23b70:	rsbsle	r4, r5, r0, lsl #31
   23b74:	svceq	0x0000f1b8
   23b78:	blmi	fe6d7c74 <full_module_path@@Base+0xfe65e70c>
   23b7c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   23b80:	vstmdble	ip!, {d2-d1}
   23b84:	strtle	r0, [sl], #-1505	; 0xfffffa1f
   23b88:	ldmpl	r3!, {r0, r1, r2, r4, r7, r8, r9, fp, lr}^
   23b8c:			; <UNDEFINED> instruction: 0xb1ab681b
   23b90:	strtmi	r2, [r8], -r1, lsl #2
   23b94:	stc2	7, cr15, [r0, #1020]	; 0x3fc
   23b98:			; <UNDEFINED> instruction: 0xf0002802
   23b9c:			; <UNDEFINED> instruction: 0xf8df80de
   23ba0:	ldrbtmi	r9, [r9], #588	; 0x24c
   23ba4:	eorsle	r2, r1, r0, lsl #16
   23ba8:	svceq	0x0000f1b8
   23bac:	addshi	pc, sl, r0
   23bb0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   23bb4:	andlt	r4, r3, r8, asr #12
   23bb8:	svchi	0x00f0e8bd
   23bbc:			; <UNDEFINED> instruction: 0xf7e24628
   23bc0:	blmi	fe31f3b8 <full_module_path@@Base+0xfe2a5e50>
   23bc4:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   23bc8:	stmdacs	r0, {r6, r7, r9, fp, ip}
   23bcc:	blmi	fe29b354 <full_module_path@@Base+0xfe221dec>
   23bd0:	ldmpl	r3!, {r3, r5, sl, lr}^
   23bd4:			; <UNDEFINED> instruction: 0xf7e26819
   23bd8:	stmdacs	r0, {r1, r3, r4, r6, r8, r9, fp, sp, lr, pc}
   23bdc:			; <UNDEFINED> instruction: 0x4628d1d8
   23be0:	andsls	pc, r4, #14614528	; 0xdf0000
   23be4:			; <UNDEFINED> instruction: 0xf8a6f7f8
   23be8:	blx	fec34fd4 <full_module_path@@Base+0xfebbba6c>
   23bec:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   23bf0:	bicsle	r2, r9, r0, lsl #16
   23bf4:	blmi	fe09bc24 <full_module_path@@Base+0xfe0226bc>
   23bf8:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   23bfc:	blle	fef2e804 <full_module_path@@Base+0xfeeb529c>
   23c00:	ldmpl	r2!, {r0, r1, r2, r3, r4, r5, r6, r9, fp, lr}
   23c04:	addsmi	r6, r3, #18, 30	; 0x48
   23c08:	ldrht	sp, [fp], -r7
   23c0c:	ldcl	7, cr15, [ip, #904]!	; 0x388
   23c10:	stmdbcs	r2, {r0, fp, sp, lr}
   23c14:	bmi	1f17f4c <full_module_path@@Base+0x1e9e9e4>
   23c18:	andcs	r4, r1, fp, asr #12
   23c1c:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
   23c20:			; <UNDEFINED> instruction: 0xf7fd4681
   23c24:			; <UNDEFINED> instruction: 0xf1b8ff35
   23c28:	sbcle	r0, r3, r0, lsl #30
   23c2c:	svceq	0x0020f1b8
   23c30:	sbchi	pc, r7, r0
   23c34:	addhi	pc, r1, r0, lsl #4
   23c38:	svceq	0x0008f1b8
   23c3c:	blmi	1cd820c <full_module_path@@Base+0x1c5eca4>
   23c40:	strbeq	r4, [r2, #1147]!	; 0x47b
   23c44:	addhi	pc, r6, r0, lsl #2
   23c48:	ldrbtmi	r4, [sl], #-2672	; 0xfffff590
   23c4c:	andcs	r4, r1, r0, ror r9
   23c50:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
   23c54:	blx	ff461c54 <full_module_path@@Base+0xff3e86ec>
   23c58:	andlt	r4, r3, r8, asr #12
   23c5c:	svchi	0x00f0e8bd
   23c60:	bleq	15fcb8 <full_module_path@@Base+0xe6750>
   23c64:			; <UNDEFINED> instruction: 0xf1b8d02a
   23c68:	tstle	r9, r0, lsl #30
   23c6c:	ldmpl	r3!, {r0, r1, r5, r6, r8, r9, fp, lr}^
   23c70:	blcs	3dce4 <fchmod@plt+0x37128>
   23c74:	addhi	pc, r4, r0, asr #5
   23c78:	ldmpl	r6!, {r0, r5, r6, r9, fp, lr}
   23c7c:	addsmi	r6, r3, #50, 30	; 0xc8
   23c80:	adchi	pc, r2, r0, lsl #6
   23c84:			; <UNDEFINED> instruction: 0xf04f4a63
   23c88:	ldrbtmi	r0, [sl], #-2306	; 0xfffff6fe
   23c8c:	movwcc	r6, #6227	; 0x1853
   23c90:			; <UNDEFINED> instruction: 0xe78f6053
   23c94:	orreq	pc, r0, r7, asr #32
   23c98:			; <UNDEFINED> instruction: 0xf7fd4628
   23c9c:	strb	pc, [r2, -r1, asr #21]!	; <UNPREDICTABLE>
   23ca0:			; <UNDEFINED> instruction: 0xf7fd4628
   23ca4:	stmdacs	r0, {r0, r1, r2, r5, r6, r9, fp, ip, sp, lr, pc}
   23ca8:			; <UNDEFINED> instruction: 0xf7e2d082
   23cac:	stmdavs	r1, {r1, r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
   23cb0:	rsbsle	r2, r9, r7, lsr #18
   23cb4:	ldrdls	pc, [r0, #-143]!	; 0xffffff71
   23cb8:			; <UNDEFINED> instruction: 0xe7aa44f9
   23cbc:	ldrsbge	pc, [ip, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   23cc0:	strtmi	r4, [r8], -r1, lsr #12
   23cc4:	ldrbtmi	r2, [sl], #769	; 0x301
   23cc8:	andcc	pc, r0, sl, asr #17
   23ccc:			; <UNDEFINED> instruction: 0xf8b8f000
   23cd0:	andlt	pc, r0, sl, asr #17
   23cd4:	strmi	r1, [r1], r3, lsl #29
   23cd8:	stmible	r4!, {r0, r8, r9, fp, sp}
   23cdc:	svceq	0x0000f1b8
   23ce0:	ldrb	sp, [sp, r4, asr #1]
   23ce4:	ldrtmi	r4, [r9], -r8, lsr #12
   23ce8:	blx	1e1cec <full_module_path@@Base+0x168784>
   23cec:			; <UNDEFINED> instruction: 0xf5ba4b44
   23cf0:	ldmpl	r6!, {r8, r9, sl, fp, lr}^
   23cf4:			; <UNDEFINED> instruction: 0xf1036f33
   23cf8:	ldrvs	r0, [r3, -r1, lsl #6]!
   23cfc:	svcge	0x0058f43f
   23d00:	svcmi	0x0080f5ba
   23d04:			; <UNDEFINED> instruction: 0xf5bad04a
   23d08:	eorsle	r4, r3, r0, lsr #30
   23d0c:	ldrmi	pc, [r0, -r7, lsl #8]!
   23d10:	svcpl	0x0000f5b7
   23d14:			; <UNDEFINED> instruction: 0xf8d6d02e
   23d18:	strbmi	r3, [r1], r0, lsl #1
   23d1c:			; <UNDEFINED> instruction: 0xf8c63301
   23d20:	strb	r3, [r7, -r0, lsl #1]
   23d24:			; <UNDEFINED> instruction: 0xf1b84b3e
   23d28:	ldrbtmi	r0, [fp], #-3856	; 0xfffff0f0
   23d2c:	ldmdbmi	sp!, {r0, r3, r7, ip, lr, pc}
   23d30:	ldrdcs	r2, [r4], -sl
   23d34:			; <UNDEFINED> instruction: 0xf7f34479
   23d38:			; <UNDEFINED> instruction: 0xf1b8fce3
   23d3c:	tstle	r2, r0, asr #30
   23d40:	ldrbtmi	r4, [fp], #-2873	; 0xfffff4c7
   23d44:	blmi	e9db40 <full_module_path@@Base+0xe245d8>
   23d48:	svceq	0x0080f1b8
   23d4c:			; <UNDEFINED> instruction: 0xf43f447b
   23d50:			; <UNDEFINED> instruction: 0xe7ecaf78
   23d54:	ldrbtmi	r4, [sl], #-2614	; 0xfffff5ca
   23d58:			; <UNDEFINED> instruction: 0x4628e778
   23d5c:	ldrsbls	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
   23d60:			; <UNDEFINED> instruction: 0xffe8f7f7
   23d64:	blx	fec35150 <full_module_path@@Base+0xfebbbbe8>
   23d68:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   23d6c:			; <UNDEFINED> instruction: 0xf47f2800
   23d70:	smlald	sl, fp, fp, pc	; <UNPREDICTABLE>
   23d74:			; <UNDEFINED> instruction: 0xf04f6fb3
   23d78:	movwcc	r0, #6400	; 0x1900
   23d7c:			; <UNDEFINED> instruction: 0xe71967b3
   23d80:			; <UNDEFINED> instruction: 0xf7fd4628
   23d84:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   23d88:	blmi	7983cc <full_module_path@@Base+0x71ee64>
   23d8c:			; <UNDEFINED> instruction: 0x463958f6
   23d90:			; <UNDEFINED> instruction: 0xf7ff4628
   23d94:	svcvs	0x0033f9b1
   23d98:	ldrvs	r3, [r3, -r1, lsl #6]!
   23d9c:			; <UNDEFINED> instruction: 0xf04f6f73
   23da0:	movwcc	r0, #6400	; 0x1900
   23da4:	smlsdx	r5, r3, r7, r6
   23da8:	strtmi	r4, [sl], -r3, lsr #18
   23dac:			; <UNDEFINED> instruction: 0xf04f2002
   23db0:	ldrbtmi	r0, [r9], #-2307	; 0xfffff6fd
   23db4:	blx	861db4 <full_module_path@@Base+0x7e884c>
   23db8:	svceq	0x0000f1b8
   23dbc:	mrcge	4, 7, APSR_nzcv, cr10, cr15, {1}
   23dc0:	blmi	7dda98 <full_module_path@@Base+0x764530>
   23dc4:			; <UNDEFINED> instruction: 0xe73c447b
   23dc8:			; <UNDEFINED> instruction: 0xf7fd4628
   23dcc:	stmdacs	r0, {r0, r1, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   23dd0:	svcge	0x006bf47f
   23dd4:	svclt	0x0000e7db
   23dd8:	andeq	r2, r4, r2, lsl #28
   23ddc:	andeq	r0, r0, r0, lsl #11
   23de0:	andeq	r5, r2, r0, asr #8
   23de4:	andeq	r0, r0, r8, lsr #7
   23de8:	andeq	r0, r0, r8, ror #11
   23dec:	andeq	r5, r2, sl, ror #7
   23df0:	andeq	r0, r0, r4, ror r6
   23df4:	andeq	r0, r0, r8, lsr #11
   23df8:	muleq	r2, ip, r3
   23dfc:	andeq	r0, r0, r4, asr r4
   23e00:	andeq	r0, r0, r4, asr #7
   23e04:	andeq	r5, r2, r6, asr #7
   23e08:	andeq	r5, r2, r8, lsl r3
   23e0c:	andeq	r5, r2, r6, lsr r3
   23e10:			; <UNDEFINED> instruction: 0x000253ba
   23e14:	andeq	r2, r5, r2, lsr #22
   23e18:	andeq	r5, r2, r4, lsl #5
   23e1c:	andeq	r2, r5, r6, ror #21
   23e20:	andeq	r1, r2, r2, asr #25
   23e24:	andeq	r5, r2, ip, asr #5
   23e28:	andeq	r5, r2, r2, lsl #4
   23e2c:	andeq	r5, r2, ip, lsl r2
   23e30:	andeq	r5, r2, r2, lsr #4
   23e34:	andeq	r5, r2, r0, lsr #4
   23e38:	andeq	r5, r2, sl, lsl #4
   23e3c:	andeq	r5, r2, ip, lsl #3
   23e40:	svcmi	0x00f0e92d
   23e44:	stc	6, cr4, [sp, #-16]!
   23e48:	strmi	r8, [sp], -r2, lsl #22
   23e4c:	ldrsbge	pc, [r4, #143]!	; 0x8f	; <UNPREDICTABLE>
   23e50:	ldrbtmi	r4, [sl], #2685	; 0xa7d
   23e54:			; <UNDEFINED> instruction: 0xf85ab087
   23e58:	movwls	r3, #8194	; 0x2002
   23e5c:			; <UNDEFINED> instruction: 0x300cf9b3
   23e60:	vqrdmulh.s<illegal width 8>	d2, d0, d2
   23e64:	strtmi	r8, [r0], -r0, lsr #1
   23e68:	ldrdhi	pc, [r0, #143]!	; 0x8f
   23e6c:	stc	7, cr15, [r4], #904	; 0x388
   23e70:			; <UNDEFINED> instruction: 0x460644f8
   23e74:	ldrtmi	r4, [r1], -r0, lsr #12
   23e78:	ldc2l	7, cr15, [r6], #-984	; 0xfffffc28
   23e7c:	ldrtmi	r2, [r1], -r0, lsl #4
   23e80:	andcs	pc, r8, r8, asr #17
   23e84:	strtmi	r4, [r0], -r1, lsl #13
   23e88:			; <UNDEFINED> instruction: 0xf994f7eb
   23e8c:	ldrdcc	pc, [r8], -r8
   23e90:	bls	45f6b8 <full_module_path@@Base+0x3e6150>
   23e94:	blcs	356b8 <fchmod@plt+0x2eafc>
   23e98:			; <UNDEFINED> instruction: 0xf8d0d072
   23e9c:			; <UNDEFINED> instruction: 0xf1bbb018
   23ea0:			; <UNDEFINED> instruction: 0xf0000f00
   23ea4:			; <UNDEFINED> instruction: 0xf04f80c7
   23ea8:	streq	r0, [r8, r3, lsl #16]!
   23eac:	addshi	pc, pc, r0, asr #2
   23eb0:	bl	12f6bc <full_module_path@@Base+0xb6154>
   23eb4:			; <UNDEFINED> instruction: 0xf0000306
   23eb8:	movwcc	r8, #4271	; 0x10af
   23ebc:	strpl	r2, [r2, #559]!	; 0x22f
   23ec0:			; <UNDEFINED> instruction: 0xb018f8d7
   23ec4:	blne	6f572c <full_module_path@@Base+0x67c1c4>
   23ec8:	ldrbeq	pc, [pc, #37]!	; 23ef5 <fchmod@plt+0x1d339>	; <UNPREDICTABLE>
   23ecc:	orrpl	pc, r0, r3, asr #11
   23ed0:	ldmibcc	pc!, {r0, r1, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   23ed4:	movweq	pc, #16453	; 0x4045	; <UNPREDICTABLE>
   23ed8:	svceq	0x0000f1bb
   23edc:	vst4.8	{d29-d32}, [pc :256], lr
   23ee0:			; <UNDEFINED> instruction: 0xf6cf4b70
   23ee4:			; <UNDEFINED> instruction: 0x96047bff
   23ee8:			; <UNDEFINED> instruction: 0xf8cd460e
   23eec:	strbmi	r8, [r8], r4
   23ef0:	andge	pc, ip, sp, asr #17
   23ef4:	pkhbtmi	r4, r2, r9, lsl #13
   23ef8:	andeq	pc, r2, #67	; 0x43
   23efc:	ldmvs	sl!, {r0, r2, r9, ip, pc}
   23f00:	eorpl	pc, r8, r2, asr r8	; <UNPREDICTABLE>
   23f04:	ldreq	r8, [r1, -sl, ror #19]
   23f08:	stmibhi	sl!, {r0, r2, r8, sl, ip, lr, pc}
   23f0c:	andeq	lr, r2, #45056	; 0xb000
   23f10:	svcmi	0x0080f5b2
   23f14:			; <UNDEFINED> instruction: 0xf105d059
   23f18:			; <UNDEFINED> instruction: 0x46320110
   23f1c:			; <UNDEFINED> instruction: 0xf0194650
   23f20:	stmibhi	r9!, {r0, r1, r2, r5, fp, ip, sp, lr, pc}
   23f24:	strle	r0, [r7], #-1546	; 0xfffff9f6
   23f28:	blls	f6854 <full_module_path@@Base+0x7d2ec>
   23f2c:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
   23f30:	stmibhi	sl!, {r1, r4, r8, fp, ip, sp, pc}^
   23f34:	ldrbtle	r0, [r6], #-2003	; 0xfffff82d
   23f38:	andeq	lr, fp, #4096	; 0x1000
   23f3c:	svcmi	0x0080f5b2
   23f40:			; <UNDEFINED> instruction: 0x464ad039
   23f44:			; <UNDEFINED> instruction: 0xf7ff4620
   23f48:	strdlt	pc, [r8, -r5]
   23f4c:	movwls	r2, #4867	; 0x1303
   23f50:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
   23f54:	mcrls	2, 0, sp, cr4, cr3, {6}
   23f58:	ldrdhi	pc, [r4], -sp
   23f5c:	ldrtmi	r2, [r8], -r0, lsl #6
   23f60:			; <UNDEFINED> instruction: 0xf7e655a3
   23f64:	mrc	9, 0, APSR_nzcv, cr8, cr7, {1}
   23f68:			; <UNDEFINED> instruction: 0xf7f40a10
   23f6c:			; <UNDEFINED> instruction: 0xf1b8ffb5
   23f70:	suble	r0, r3, r3, lsl #30
   23f74:	andlt	r4, r7, r0, asr #12
   23f78:	blhi	df274 <full_module_path@@Base+0x65d0c>
   23f7c:	svchi	0x00f0e8bd
   23f80:			; <UNDEFINED> instruction: 0xb018f8d0
   23f84:			; <UNDEFINED> instruction: 0xf1bb4698
   23f88:	orrle	r0, lr, r0, lsl #30
   23f8c:			; <UNDEFINED> instruction: 0xf922f7e6
   23f90:	beq	45f7f8 <full_module_path@@Base+0x3e6290>
   23f94:			; <UNDEFINED> instruction: 0xffa0f7f4
   23f98:			; <UNDEFINED> instruction: 0x464046d8
   23f9c:	ldc	0, cr11, [sp], #28
   23fa0:	pop	{r1, r8, r9, fp, pc}
   23fa4:			; <UNDEFINED> instruction: 0x460b8ff0
   23fa8:	strmi	r4, [r2], -sl, lsr #18
   23fac:	ldrbtmi	r2, [r9], #-2
   23fb0:			; <UNDEFINED> instruction: 0xf922f7fe
   23fb4:	stmdbls	r5, {r0, r1, r2, r4, r6, r8, r9, sl, sp, lr, pc}
   23fb8:			; <UNDEFINED> instruction: 0xf7ff4620
   23fbc:	stmibhi	r9!, {r0, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   23fc0:	adcsle	r2, lr, r0, lsl #16
   23fc4:	movwls	r2, #4867	; 0x1303
   23fc8:	blls	ddebc <full_module_path@@Base+0x64954>
   23fcc:			; <UNDEFINED> instruction: 0x200cf9b3
   23fd0:			; <UNDEFINED> instruction: 0xddbb2a00
   23fd4:	tstcs	r0, r8, lsr #12
   23fd8:	stc2l	7, cr15, [sl, #924]	; 0x39c
   23fdc:	movwcs	r4, #14622	; 0x391e
   23fe0:	ldrbtmi	r9, [r9], #-769	; 0xfffffcff
   23fe4:	andcs	r4, r2, r2, lsl #12
   23fe8:			; <UNDEFINED> instruction: 0xf906f7fe
   23fec:			; <UNDEFINED> instruction: 0x4638e7b0
   23ff0:			; <UNDEFINED> instruction: 0xf8f0f7e6
   23ff4:	beq	45f85c <full_module_path@@Base+0x3e62f4>
   23ff8:			; <UNDEFINED> instruction: 0xff6ef7f4
   23ffc:			; <UNDEFINED> instruction: 0x46224917
   24000:			; <UNDEFINED> instruction: 0xf04f2002
   24004:	ldrbtmi	r0, [r9], #-2051	; 0xfffff7fd
   24008:			; <UNDEFINED> instruction: 0xf8f6f7fe
   2400c:	andlt	r4, r7, r0, asr #12
   24010:	blhi	df30c <full_module_path@@Base+0x65da4>
   24014:	svchi	0x00f0e8bd
   24018:	bcs	c020a8 <full_module_path@@Base+0xb88b40>
   2401c:	svcge	0x004df47f
   24020:			; <UNDEFINED> instruction: 0x46334618
   24024:			; <UNDEFINED> instruction: 0xf041e750
   24028:	strtmi	r0, [r0], -r0, lsl #3
   2402c:			; <UNDEFINED> instruction: 0xf8f8f7fd
   24030:	str	r8, [r1, r9, lsr #19]
   24034:			; <UNDEFINED> instruction: 0xf8cef7e6
   24038:	beq	45f8a0 <full_module_path@@Base+0x3e6338>
   2403c:			; <UNDEFINED> instruction: 0xff4cf7f4
   24040:	svclt	0x0000e7dc
   24044:	strdeq	r2, [r4], -r2	; <UNPREDICTABLE>
   24048:	andeq	r0, r0, r0, lsl #11
   2404c:	andeq	r2, r5, ip, lsr r9
   24050:	andeq	r0, r0, ip, lsr r6
   24054:	andeq	r5, r2, r2, lsl #1
   24058:	andeq	r5, r2, r2, ror r0
   2405c:			; <UNDEFINED> instruction: 0x00024fb6
   24060:	vst3.8	{d11,d13,d15}, [r0], r8
   24064:			; <UNDEFINED> instruction: 0xf5b34370
   24068:	andsle	r4, r3, r0, lsl #30
   2406c:	svcmi	0x0080f5b3
   24070:			; <UNDEFINED> instruction: 0xf5b3d016
   24074:	andle	r4, pc, r0, lsr #30
   24078:	eorsmi	pc, r0, r0, lsl #8
   2407c:	svcpl	0x0000f5b0
   24080:			; <UNDEFINED> instruction: 0xf5b3d00c
   24084:	svclt	0x00185f80
   24088:	svcmi	0x0040f5b3
   2408c:	addcs	fp, r0, r8, lsl #30
   24090:	stfltd	f5, [r8, #-32]	; 0xffffffe0
   24094:	stclt	0, cr2, [r8, #-32]	; 0xffffffe0
   24098:	stclt	0, cr2, [r8, #-128]	; 0xffffff80
   2409c:	stclt	0, cr2, [r8, #-256]	; 0xffffff00
   240a0:	stclt	0, cr2, [r8, #-64]	; 0xffffffc0
   240a4:	rsccs	r4, pc, #32768	; 0x8000
   240a8:	ldrbtmi	r2, [r9], #-4
   240ac:	blx	a62082 <full_module_path@@Base+0x9e8b1a>
   240b0:	andeq	r4, r2, r6, asr pc
   240b4:	addlt	fp, r5, r0, lsr r5
   240b8:	andscs	r4, pc, #2624	; 0xa40
   240bc:	strmi	r4, [r4], -r9, lsr #22
   240c0:	stmdbmi	r9!, {r0, r2, r3, r4, r5, r6, sl, lr}
   240c4:	strcs	lr, [r0, #-2509]	; 0xfffff633
   240c8:	bmi	a352bc <full_module_path@@Base+0x9bbd54>
   240cc:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   240d0:			; <UNDEFINED> instruction: 0xf892f7fe
   240d4:	strtmi	r4, [r0], -r6, lsr #18
   240d8:			; <UNDEFINED> instruction: 0xf7fe4479
   240dc:	stmdbmi	r5!, {r0, r2, r3, r7, fp, ip, sp, lr, pc}
   240e0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   240e4:			; <UNDEFINED> instruction: 0xf888f7fe
   240e8:	strtmi	r4, [r0], -r3, lsr #18
   240ec:			; <UNDEFINED> instruction: 0xf7fe4479
   240f0:	smlawbcs	r0, r3, r8, pc	; <UNPREDICTABLE>
   240f4:	movtcs	r9, #256	; 0x100
   240f8:	strtmi	r4, [r0], -r0, lsr #18
   240fc:	movwls	r4, #5658	; 0x161a
   24100:			; <UNDEFINED> instruction: 0xf7fe4479
   24104:	ldmdbmi	lr, {r0, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   24108:	strtmi	r4, [fp], -r0, lsr #12
   2410c:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   24110:	strpl	lr, [r1, #-2509]	; 0xfffff633
   24114:			; <UNDEFINED> instruction: 0xf7fe9500
   24118:	ldmdbmi	sl, {r0, r1, r2, r3, r5, r6, fp, ip, sp, lr, pc}
   2411c:	strtmi	r4, [sl], -fp, lsr #12
   24120:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   24124:	strpl	lr, [r2, #-2509]	; 0xfffff633
   24128:	strls	r9, [r0, #-1281]	; 0xfffffaff
   2412c:			; <UNDEFINED> instruction: 0xf864f7fe
   24130:			; <UNDEFINED> instruction: 0x46204915
   24134:			; <UNDEFINED> instruction: 0xf7fe4479
   24138:	ldmdbmi	r4, {r0, r1, r2, r3, r4, r6, fp, ip, sp, lr, pc}
   2413c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   24140:			; <UNDEFINED> instruction: 0xf85af7fe
   24144:			; <UNDEFINED> instruction: 0x46204912
   24148:			; <UNDEFINED> instruction: 0xf7fe4479
   2414c:	ldmdbmi	r1, {r0, r2, r4, r6, fp, ip, sp, lr, pc}
   24150:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   24154:	pop	{r0, r2, ip, sp, pc}
   24158:			; <UNDEFINED> instruction: 0xf7fe4030
   2415c:	svclt	0x0000b84d
   24160:	andeq	ip, r2, r4, lsr #4
   24164:	andeq	r4, r2, r8, ror r9
   24168:			; <UNDEFINED> instruction: 0x00024fb0
   2416c:	andeq	r2, r2, lr
   24170:	andeq	r4, r2, ip, asr #31
   24174:	andeq	r5, r2, sl
   24178:	andeq	r5, r2, r4, lsr #32
   2417c:	andeq	r5, r2, r0, lsr #32
   24180:	andeq	r5, r2, sl, asr r0
   24184:	muleq	r2, r2, r0
   24188:	andeq	r3, r2, r4, asr #14
   2418c:	strheq	r5, [r2], -sl
   24190:	strdeq	r5, [r2], -ip
   24194:	andeq	r5, r2, sl, lsr r1
   24198:	andpl	pc, ip, r0, lsr #11
   2419c:	stmdacc	r8!, {r2, r3, r4, r9, sp}
   241a0:	ldrblt	r2, [r0, #-968]!	; 0xfffffc38
   241a4:	blx	d03b6 <full_module_path@@Base+0x56e4e>
   241a8:	ldcmi	0, cr15, [r1], {-0}
   241ac:			; <UNDEFINED> instruction: 0x46194d11
   241b0:	mrcmi	4, 0, r4, cr1, cr12, {3}
   241b4:	strls	r4, [r0, #-1149]	; 0xfffffb83
   241b8:	andcs	r4, r1, #2113929216	; 0x7e000000
   241bc:	strmi	r5, [r4], #-2085	; 0xfffff7db
   241c0:	strls	r4, [r1, #-1584]	; 0xfffff9d0
   241c4:	stcl	7, cr15, [r0], #904	; 0x388
   241c8:	stmdblt	fp, {r0, r1, r5, r8, fp, ip, sp, lr}
   241cc:	ldcllt	0, cr11, [r0, #-8]!
   241d0:	strmi	r4, [r1], -sl, lsl #20
   241d4:	movwls	r3, #6145	; 0x1801
   241d8:	ldrtmi	r4, [r0], #-1146	; 0xfffffb86
   241dc:			; <UNDEFINED> instruction: 0xf1c19200
   241e0:			; <UNDEFINED> instruction: 0xf04f01c9
   241e4:	andcs	r3, r1, #-67108861	; 0xfc000003
   241e8:	stcl	7, cr15, [lr], {226}	; 0xe2
   241ec:	ldcllt	0, cr11, [r0, #-8]!
   241f0:	andeq	r3, r4, r8, asr #4
   241f4:	andeq	r5, r2, r0, lsl #2
   241f8:	andeq	r2, r5, r0, lsl #12
   241fc:	andeq	r5, r2, r8, lsl #2
   24200:	svcmi	0x00f8e92d
   24204:	bleq	60348 <_dist_code@@Base+0xd7a0>
   24208:	strmi	r7, [r7], -r4, lsl #16
   2420c:	ldrmi	r4, [r1], sl, lsl #13
   24210:	ldrbmi	r4, [r8], r5, lsl #12
   24214:	stccs	6, cr4, [r0], {6}
   24218:	adchi	pc, r8, r0
   2421c:	svclt	0x00182c2f
   24220:	subsle	r2, r2, sl, lsr ip
   24224:	andsle	r2, r3, r0, asr #24
   24228:	andsle	r2, sl, fp, asr ip
   2422c:	svcmi	0x0001f816
   24230:	mvnsle	r2, r0, lsl #24
   24234:	svceq	0x0000f1b9
   24238:	ldrbmi	sp, [ip], -r8, lsr #32
   2423c:	svceq	0x0000f1b8
   24240:	addhi	pc, ip, r0
   24244:	andeq	lr, fp, r8, lsl #22
   24248:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   2424c:	rsb	r3, lr, r1
   24250:	ldclne	8, cr7, [r5], #-464	; 0xfffffe30
   24254:			; <UNDEFINED> instruction: 0xf1031bf3
   24258:	strtmi	r0, [lr], -r1, lsl #22
   2425c:	bicsle	r2, sp, r0, lsl #24
   24260:	adcmi	lr, lr, #232, 14	; 0x3a00000
   24264:	andeq	pc, r1, #1073741825	; 0x40000001
   24268:	stmdavc	fp!, {r4, r8, ip, lr, pc}
   2426c:	svclt	0x00182b00
   24270:	svclt	0x00082b5d
   24274:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   24278:	and	sp, sp, r6, lsl #2
   2427c:	svccc	0x0001f815
   24280:	svclt	0x00182b00
   24284:	andle	r2, r5, sp, asr fp
   24288:	mvnsle	r2, pc, lsr #22
   2428c:	ldrtmi	r2, [r0], -r0, lsl #12
   24290:	svchi	0x00f8e8bd
   24294:	stmdaeq	r2, {r0, r2, r5, r7, r8, r9, fp, sp, lr, pc}
   24298:	mvnsle	r2, sp, asr fp
   2429c:			; <UNDEFINED> instruction: 0xf1b4786c
   242a0:	svclt	0x0018032f
   242a4:	stccs	3, cr2, [r0], {1}
   242a8:	movwcs	fp, #3848	; 0xf08
   242ac:	svclt	0x000c2c3a
   242b0:			; <UNDEFINED> instruction: 0xf0032300
   242b4:	blcs	24ec0 <fchmod@plt+0x1e304>
   242b8:			; <UNDEFINED> instruction: 0xf1b8d1e8
   242bc:	rscle	r0, r5, r0, lsl #30
   242c0:	ldrmi	r1, [r5], -lr, ror #24
   242c4:			; <UNDEFINED> instruction: 0xd1a92c00
   242c8:			; <UNDEFINED> instruction: 0xf1b8e7b4
   242cc:	tstle	r1, r0, lsl #30
   242d0:	stmdaeq	r5, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
   242d4:			; <UNDEFINED> instruction: 0xf1062c2f
   242d8:	andsle	r0, pc, r1, lsl #12
   242dc:	svceq	0x0000f1b9
   242e0:	andcs	sp, sl, #31
   242e4:	ldrtmi	r2, [r0], -r0, lsl #2
   242e8:	svc	0x00e4f7e1
   242ec:	andeq	pc, r0, r9, asr #17
   242f0:	b	fe2280 <full_module_path@@Base+0xf68d18>
   242f4:	stmdavs	r0, {r0, r1, r4, r5, r9, sl, lr}
   242f8:			; <UNDEFINED> instruction: 0x461e781a
   242fc:			; <UNDEFINED> instruction: 0xf8303301
   24300:	streq	r1, [r9, #-18]	; 0xffffffee
   24304:	strdlt	sp, [r2, #-72]!	; 0xffffffb8
   24308:			; <UNDEFINED> instruction: 0xd1bf2a2f
   2430c:	andeq	lr, fp, r8, lsl #22
   24310:	andcc	r4, r1, lr, lsl r6
   24314:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   24318:	and	r4, r8, ip, asr r6
   2431c:	svceq	0x0000f1b9
   24320:	bl	2585f8 <full_module_path@@Base+0x1df090>
   24324:	cps	#11
   24328:	andcc	r0, r1, r1, lsl #16
   2432c:			; <UNDEFINED> instruction: 0xf8ca465c
   24330:	andcs	r6, r0, #0
   24334:			; <UNDEFINED> instruction: 0xf7f92101
   24338:	strmi	pc, [r6], -r3, lsr #21
   2433c:	svceq	0x0000f1bb
   24340:			; <UNDEFINED> instruction: 0xf10bd004
   24344:	ldrtmi	r0, [r9], -r1, lsl #4
   24348:	mrc2	0, 0, pc, cr2, cr8, {0}
   2434c:			; <UNDEFINED> instruction: 0x46421930
   24350:			; <UNDEFINED> instruction: 0xf0184629
   24354:	ldrtmi	pc, [r0], -sp, lsl #28	; <UNPREDICTABLE>
   24358:	svchi	0x00f8e8bd
   2435c:	stmdaeq	r5, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
   24360:	andeq	lr, r8, fp, lsl #22
   24364:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   24368:	strb	r3, [r0, r1]!
   2436c:	addle	r2, sp, r0, lsl #20
   24370:			; <UNDEFINED> instruction: 0xf8ca2101
   24374:	strtmi	r0, [r2], -r0
   24378:			; <UNDEFINED> instruction: 0xf7f94608
   2437c:			; <UNDEFINED> instruction: 0xf04ffa81
   24380:	strmi	r0, [r6], -r1, lsl #16
   24384:	svclt	0x0000e7e2
   24388:	svcmi	0x00f0e92d
   2438c:	ldrpl	pc, [r7, r6, asr #12]!
   24390:	blhi	df84c <full_module_path@@Base+0x662e4>
   24394:	ldrbvs	pc, [fp, fp, asr #5]	; <UNPREDICTABLE>
   24398:			; <UNDEFINED> instruction: 0x46044a91
   2439c:	ldrbtmi	r4, [sl], #-2961	; 0xfffff46f
   243a0:	subhi	pc, r4, #14614528	; 0xdf0000
   243a4:			; <UNDEFINED> instruction: 0xf8dfb083
   243a8:	ldmpl	r3, {r2, r6, r9, sp, pc}^
   243ac:	ldrbtmi	r4, [sl], #1272	; 0x4f8
   243b0:	movwls	r6, #6171	; 0x181b
   243b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   243b8:			; <UNDEFINED> instruction: 0xf88d2300
   243bc:	blmi	fe3303c8 <full_module_path@@Base+0xfe2b6e60>
   243c0:	mcr	4, 0, r4, cr8, cr11, {3}
   243c4:	stmdavc	r3!, {r4, r9, fp, ip, sp}
   243c8:			; <UNDEFINED> instruction: 0xf0002b20
   243cc:	blcs	44608 <fchmod@plt+0x3da4c>
   243d0:	adchi	pc, pc, r0
   243d4:	strtmi	r2, [r0], -r0, lsr #2
   243d8:	ldmib	sl!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   243dc:	smlabblt	r8, r1, r6, r4
   243e0:	andvc	r2, r3, r0, lsl #6
   243e4:	bne	45fc4c <full_module_path@@Base+0x3e66e4>
   243e8:			; <UNDEFINED> instruction: 0xf7e24620
   243ec:			; <UNDEFINED> instruction: 0xf8dfeb4c
   243f0:	strcs	fp, [r0], -r4, lsl #4
   243f4:			; <UNDEFINED> instruction: 0xf89b44fb
   243f8:			; <UNDEFINED> instruction: 0xf8db2004
   243fc:			; <UNDEFINED> instruction: 0xf88d1000
   24400:	strmi	r2, [r5], -r0
   24404:	subsle	r2, r6, r0, lsl #18
   24408:			; <UNDEFINED> instruction: 0xf0184620
   2440c:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   24410:			; <UNDEFINED> instruction: 0xf8dbd071
   24414:	bcs	1ec43c <full_module_path@@Base+0x172ed4>
   24418:	andcs	sp, r0, #-2147483648	; 0x80000000
   2441c:	andcs	pc, r8, fp, asr #17
   24420:	smlatbeq	r8, fp, fp, lr
   24424:	eorcc	pc, r8, r2, asr #4
   24428:	mulcs	r0, sp, r8
   2442c:	blx	1e865a <full_module_path@@Base+0x16f0f2>
   24430:			; <UNDEFINED> instruction: 0xf8cb0101
   24434:	bcs	2847c <fchmod@plt+0x218c0>
   24438:	bcc	11585c8 <full_module_path@@Base+0x10df060>
   2443c:	ldmdacs	r6!, {r4, r6, r7, r9, ip, sp, pc}
   24440:	bcs	dda4fc <full_module_path@@Base+0xd60f94>
   24444:	ldm	pc, {r0, r1, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   24448:	bcs	14a0458 <full_module_path@@Base+0x1426ef0>
   2444c:	bcs	aaecfc <full_module_path@@Base+0xa35794>
   24450:	bcs	aaed00 <full_module_path@@Base+0xa35798>
   24454:	bcs	aaed04 <full_module_path@@Base+0xa3579c>
   24458:	bcs	aaed08 <full_module_path@@Base+0xa357a0>
   2445c:	bcs	aaed0c <full_module_path@@Base+0xa357a4>
   24460:	bcs	aaed10 <full_module_path@@Base+0xa357a8>
   24464:	bcs	aaed14 <full_module_path@@Base+0xa357ac>
   24468:	bcs	146ed18 <full_module_path@@Base+0x13f57b0>
   2446c:	bcs	ab891c <full_module_path@@Base+0xa3f3b4>
   24470:	bcs	146ed20 <full_module_path@@Base+0x13f57b8>
   24474:	bcs	1478924 <full_module_path@@Base+0x13ff3bc>
   24478:	bcs	146edc4 <full_module_path@@Base+0x13f585c>
   2447c:	bcs	aaed2c <full_module_path@@Base+0xa357c4>
   24480:	ldmdami	sp, {r1, r2, r3, r4, r5}^
   24484:	ldrdne	pc, [r0], -fp
   24488:			; <UNDEFINED> instruction: 0xf0184478
   2448c:	stmdacs	r0, {r0, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   24490:	bmi	16d8608 <full_module_path@@Base+0x165f0a0>
   24494:			; <UNDEFINED> instruction: 0x1010f8db
   24498:			; <UNDEFINED> instruction: 0xf8c2447a
   2449c:	ldrdlt	r1, [r5, #4]
   244a0:			; <UNDEFINED> instruction: 0xf89b2601
   244a4:			; <UNDEFINED> instruction: 0xf10b2020
   244a8:			; <UNDEFINED> instruction: 0xf8db0b1c
   244ac:			; <UNDEFINED> instruction: 0xf88d1000
   244b0:	stmdbcs	r0, {sp}
   244b4:	orrlt	sp, sl, #168, 2	; 0x2a
   244b8:	strtmi	r4, [r0], -r9, ror #12
   244bc:	ldc2	0, cr15, [ip], {24}
   244c0:			; <UNDEFINED> instruction: 0xd1a62800
   244c4:	bmi	13de480 <full_module_path@@Base+0x1364f18>
   244c8:			; <UNDEFINED> instruction: 0xf8c2447a
   244cc:	stccs	0, cr1, [r0, #-816]	; 0xfffffcd0
   244d0:			; <UNDEFINED> instruction: 0xf1b9d1e6
   244d4:	eorle	r0, ip, r0, lsl #30
   244d8:			; <UNDEFINED> instruction: 0x2320464c
   244dc:	blcc	a24f4 <full_module_path@@Base+0x28f8c>
   244e0:	blcs	842574 <full_module_path@@Base+0x7c900c>
   244e4:	svcge	0x0073f47f
   244e8:	strb	r3, [ip, -r1, lsl #8]!
   244ec:	ldrbtmi	r4, [sl], #-2629	; 0xfffff5bb
   244f0:	sbcne	pc, r8, r2, asr #17
   244f4:			; <UNDEFINED> instruction: 0xf89de7d3
   244f8:	bcs	2c500 <fchmod@plt+0x25944>
   244fc:			; <UNDEFINED> instruction: 0xe7dbd0d1
   24500:	ldrdne	pc, [r0], -fp
   24504:			; <UNDEFINED> instruction: 0xf0184650
   24508:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   2450c:	bmi	fd87f8 <full_module_path@@Base+0xf5f290>
   24510:			; <UNDEFINED> instruction: 0x1010f8db
   24514:			; <UNDEFINED> instruction: 0xf8c2447a
   24518:			; <UNDEFINED> instruction: 0xe7c010d0
   2451c:	bicsle	r2, r8, r0, lsl #28
   24520:			; <UNDEFINED> instruction: 0x4622493a
   24524:	ldrbtmi	r2, [r9], #-6
   24528:	mcr2	7, 3, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
   2452c:	svceq	0x0000f1b9
   24530:	bmi	e18c80 <full_module_path@@Base+0xd9f718>
   24534:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
   24538:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2453c:	subsmi	r9, sl, r1, lsl #22
   24540:	andlt	sp, r3, ip, asr #2
   24544:	blhi	df840 <full_module_path@@Base+0x662d8>
   24548:	svchi	0x00f0e8bd
   2454c:			; <UNDEFINED> instruction: 0xf8db4831
   24550:	ldrbtmi	r1, [r8], #-0
   24554:	mrrc2	0, 1, pc, r0, cr8	; <UNPREDICTABLE>
   24558:	bmi	c10a20 <full_module_path@@Base+0xb974b8>
   2455c:			; <UNDEFINED> instruction: 0x1010f8db
   24560:			; <UNDEFINED> instruction: 0xf8c2447a
   24564:			; <UNDEFINED> instruction: 0xe79a10d8
   24568:			; <UNDEFINED> instruction: 0xf8db482c
   2456c:	ldrbtmi	r1, [r8], #-0
   24570:	mcrr2	0, 1, pc, r2, cr8	; <UNPREDICTABLE>
   24574:	bmi	ad0a3c <full_module_path@@Base+0xa574d4>
   24578:			; <UNDEFINED> instruction: 0x1010f8db
   2457c:			; <UNDEFINED> instruction: 0xf8c2447a
   24580:			; <UNDEFINED> instruction: 0xe78c10dc
   24584:			; <UNDEFINED> instruction: 0xf8db4827
   24588:	ldrbtmi	r1, [r8], #-0
   2458c:	ldc2	0, cr15, [r4], #-96	; 0xffffffa0
   24590:	bmi	990a58 <full_module_path@@Base+0x9174f0>
   24594:			; <UNDEFINED> instruction: 0x1010f8db
   24598:			; <UNDEFINED> instruction: 0xf8c2447a
   2459c:	ldrb	r1, [lr, -r0, ror #1]!
   245a0:			; <UNDEFINED> instruction: 0xf8db4822
   245a4:	ldrbtmi	r1, [r8], #-0
   245a8:	stc2	0, cr15, [r6], #-96	; 0xffffffa0
   245ac:	bmi	850a74 <full_module_path@@Base+0x7d750c>
   245b0:			; <UNDEFINED> instruction: 0x1010f8db
   245b4:			; <UNDEFINED> instruction: 0xf8c2447a
   245b8:	ldrb	r1, [r0, -r4, ror #1]!
   245bc:			; <UNDEFINED> instruction: 0xf8db481d
   245c0:	ldrbtmi	r1, [r8], #-0
   245c4:	ldc2	0, cr15, [r8], {24}
   245c8:			; <UNDEFINED> instruction: 0xf43f2800
   245cc:	bmi	6d0374 <full_module_path@@Base+0x656e0c>
   245d0:			; <UNDEFINED> instruction: 0x1010f8db
   245d4:			; <UNDEFINED> instruction: 0xf8c2447a
   245d8:	strb	r1, [r0, -r8, ror #1]!
   245dc:	svc	0x0050f7e1
   245e0:	andeq	r2, r4, r6, lsr #11
   245e4:	andeq	r0, r0, ip, lsr #7
   245e8:	andeq	r3, r4, ip, asr #32
   245ec:	strdeq	r8, [r2], -lr
   245f0:	andeq	r3, r2, ip, ror #7
   245f4:	andeq	r3, r4, r4
   245f8:	andeq	r4, r2, r0, ror #28
   245fc:	andeq	r2, r5, r0, lsr #6
   24600:	strdeq	r2, [r5], -r0
   24604:	andeq	r2, r5, sl, asr #5
   24608:	andeq	r2, r5, r4, lsr #5
   2460c:	andeq	r4, r2, sl, lsl #28
   24610:	andeq	r2, r4, lr, lsl #8
   24614:	andeq	r4, r2, r6, lsr #27
   24618:	andeq	r2, r5, r8, asr r2
   2461c:	muleq	r2, sl, sp
   24620:	andeq	r2, r5, ip, lsr r2
   24624:	andeq	r4, r2, r6, lsl #27
   24628:	andeq	r2, r5, r0, lsr #4
   2462c:	andeq	r4, r2, r6, ror sp
   24630:	andeq	r2, r5, r4, lsl #4
   24634:	andeq	r4, r2, r2, ror #26
   24638:	andeq	r2, r5, r4, ror #3
   2463c:	strdlt	fp, [r7], r0
   24640:	strcs	r2, [r0], -r1, lsl #6
   24644:			; <UNDEFINED> instruction: 0x460d4632
   24648:	tstcc	r2, r7, lsl #12
   2464c:	tstls	r2, r8, lsl r6
   24650:	movwls	r2, #16644	; 0x4104
   24654:	andvs	pc, ip, sp, lsl #17
   24658:			; <UNDEFINED> instruction: 0xf912f7f9
   2465c:	strtmi	r4, [r8], -r4, lsl #12
   24660:	svc	0x0008f7e1
   24664:	eorvs	sl, r0, r2, lsl #22
   24668:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
   2466c:	blgt	3b5e74 <full_module_path@@Base+0x33c90c>
   24670:	svc	0x003af7e1
   24674:	ldcllt	0, cr11, [r0, #28]!
   24678:	ldrbmi	lr, [r0, sp, lsr #18]!
   2467c:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
   24680:	strmi	r8, [sp], -r2, lsl #22
   24684:	blmi	fe0b7090 <full_module_path@@Base+0xfe03db28>
   24688:			; <UNDEFINED> instruction: 0xf8d0447a
   2468c:	adclt	r9, r2, r0
   24690:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   24694:			; <UNDEFINED> instruction: 0xf04f9321
   24698:			; <UNDEFINED> instruction: 0xf7e20300
   2469c:	strbmi	lr, [sl], -sl, ror #16
   246a0:	ldmdavc	r3, {fp, sp, lr}
   246a4:	andcc	r4, r1, #20, 12	; 0x1400000
   246a8:	andsne	pc, r3, r0, lsr r8	; <UNPREDICTABLE>
   246ac:	ldrbtle	r0, [r8], #1289	; 0x509
   246b0:			; <UNDEFINED> instruction: 0xf0002b2e
   246b4:			; <UNDEFINED> instruction: 0xf1a380c6
   246b8:			; <UNDEFINED> instruction: 0xf012022b
   246bc:	svclt	0x00140ffd
   246c0:	andcs	r2, r0, #268435456	; 0x10000000
   246c4:	svclt	0x00082b00
   246c8:	bcs	2ced0 <fchmod@plt+0x26314>
   246cc:	sbchi	pc, r7, r0, asr #32
   246d0:	blcc	10b5f84 <full_module_path@@Base+0x103ca1c>
   246d4:	ldmdale	r2!, {r0, r1, r3, r5, r8, r9, fp, sp}
   246d8:			; <UNDEFINED> instruction: 0xf003e8df
   246dc:	teqcc	r1, lr, asr #3
   246e0:	teqcc	r1, r1, lsr r1
   246e4:	ldrmi	sp, [r1, #-817]!	; 0xfffffccf
   246e8:	teqcc	r1, r1, lsr r1
   246ec:	teqcc	r1, r1, lsr r1
   246f0:	teqcc	r1, r1, lsr r1
   246f4:	teqcc	r1, r1, lsr r1
   246f8:	teqcc	r1, r1, lsr r1
   246fc:	teqcc	r1, lr, asr #3
   24700:	teqcc	r1, r1, lsr r1
   24704:	ldrmi	sp, [r1, #-817]!	; 0xfffffccf
   24708:	eoreq	pc, fp, #-1073741784	; 0xc0000028
   2470c:	beq	60850 <_dist_code@@Base+0xdca8>
   24710:	svceq	0x00fdf012
   24714:	strvs	pc, [r0], pc, asr #8
   24718:	andcs	fp, r1, #12, 30	; 0x30
   2471c:	blcs	2cf24 <fchmod@plt+0x26368>
   24720:	sadd16mi	fp, r3, r4
   24724:	bllt	12ed330 <full_module_path@@Base+0x1273dc8>
   24728:			; <UNDEFINED> instruction: 0x4620495a
   2472c:	strcc	r2, [r2], #-514	; 0xfffffdfe
   24730:	vst3.16	{d20-d22}, [pc :256], r9
   24734:			; <UNDEFINED> instruction: 0xf7e26680
   24738:	strmi	lr, [r2], lr, ror #16
   2473c:			; <UNDEFINED> instruction: 0xf04fb1f0
   24740:			; <UNDEFINED> instruction: 0xf04f36ff
   24744:	bmi	1532748 <full_module_path@@Base+0x14b91e0>
   24748:	ldrbtmi	r4, [sl], #-2897	; 0xfffff4af
   2474c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24750:	subsmi	r9, sl, r1, lsr #22
   24754:	addshi	pc, r7, r0, asr #32
   24758:			; <UNDEFINED> instruction: 0x46394630
   2475c:	ldc	0, cr11, [sp], #136	; 0x88
   24760:	pop	{r1, r8, r9, fp, pc}
   24764:			; <UNDEFINED> instruction: 0x270287f0
   24768:			; <UNDEFINED> instruction: 0xf0037823
   2476c:	bcs	10a52f0 <full_module_path@@Base+0x102bd88>
   24770:	strcc	sp, [r1], #-458	; 0xfffffe36
   24774:	beq	a08b8 <full_module_path@@Base+0x27350>
   24778:	ldrbtvc	pc, [sl], -pc, asr #8	; <UNPREDICTABLE>
   2477c:	svccs	0x00001e78
   24780:			; <UNDEFINED> instruction: 0x17f7d07c
   24784:	movwcs	r2, #513	; 0x201
   24788:			; <UNDEFINED> instruction: 0xf107fb02
   2478c:	blx	1b279a <full_module_path@@Base+0x139232>
   24790:	blx	fe8a8ba6 <full_module_path@@Base+0xfe82f63e>
   24794:	strmi	r2, [fp], #-774	; 0xfffffcfa
   24798:	mvnsle	r1, r1, asr #24
   2479c:			; <UNDEFINED> instruction: 0x46194610
   247a0:	cdp2	0, 14, cr15, cr0, cr0, {1}
   247a4:	bleq	65f8b0 <full_module_path@@Base+0x5e6348>
   247a8:	tstcs	r0, r8, asr #12
   247ac:	ldmda	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   247b0:	blvc	260038 <full_module_path@@Base+0x1e6ad0>
   247b4:	bleq	61f900 <full_module_path@@Base+0x5a6398>
   247b8:			; <UNDEFINED> instruction: 0xff70f020
   247bc:			; <UNDEFINED> instruction: 0xf1a27822
   247c0:	strmi	r0, [pc], -fp, lsr #6
   247c4:	mvnseq	pc, r3, lsl r0	; <UNPREDICTABLE>
   247c8:	tstle	r2, r6, lsl #12
   247cc:	blcs	c82960 <full_module_path@@Base+0xc093f8>
   247d0:	bcs	588f4 <_dist_code@@Base+0x5d4c>
   247d4:	mcrcs	1, 0, sp, cr1, cr3, {5}
   247d8:	beq	a0808 <full_module_path@@Base+0x272a0>
   247dc:	movweq	pc, #375	; 0x177	; <UNPREDICTABLE>
   247e0:			; <UNDEFINED> instruction: 0xf04fbfb8
   247e4:	vstmdbcs	r2!, {s1-s0}
   247e8:	strcs	fp, [r0, #-3860]	; 0xfffff0ec
   247ec:	streq	pc, [r1, #-10]
   247f0:	adcle	r2, r8, r0, lsl #26
   247f4:	stmibeq	r3, {r0, r2, r3, r8, ip, sp, lr, pc}
   247f8:			; <UNDEFINED> instruction: 0x463d4634
   247fc:	addcs	pc, r3, sp, lsl #17
   24800:	strtmi	r4, [r9], -r0, lsr #12
   24804:	movwcs	r2, #522	; 0x20a
   24808:	cdp2	0, 13, cr15, cr10, cr0, {1}
   2480c:	strtmi	r4, [r9], -r0, lsr #12
   24810:	eorscc	r2, r0, #0, 6
   24814:	stccs	8, cr15, [r1, #-36]	; 0xffffffdc
   24818:			; <UNDEFINED> instruction: 0xf020220a
   2481c:			; <UNDEFINED> instruction: 0x4604fed1
   24820:	b	153605c <full_module_path@@Base+0x14bcaf4>
   24824:	mvnle	r0, r5, lsl #6
   24828:			; <UNDEFINED> instruction: 0xf7e14648
   2482c:			; <UNDEFINED> instruction: 0xf8c8ee24
   24830:	stmdacs	r0, {}	; <UNPREDICTABLE>
   24834:	ldmdami	r9, {r0, r1, r2, r7, r8, ip, lr, pc}
   24838:			; <UNDEFINED> instruction: 0xf7f94478
   2483c:			; <UNDEFINED> instruction: 0x2703f895
   24840:	stmdavc	r3!, {r1, r4, r7, r8, r9, sl, sp, lr, pc}^
   24844:			; <UNDEFINED> instruction: 0xf8304614
   24848:	streq	r1, [pc, #-19]	; 2483d <fchmod@plt+0x1dc81>
   2484c:	svcge	0x0033f57f
   24850:	svccc	0x0001f814
   24854:	andscs	pc, r3, r0, lsr r8	; <UNPREDICTABLE>
   24858:	ldrbtle	r0, [r9], #1302	; 0x516
   2485c:	strcc	lr, [r1], #-1835	; 0xfffff8d5
   24860:	andcs	lr, sl, #14417920	; 0xdc0000
   24864:			; <UNDEFINED> instruction: 0xf7e14620
   24868:			; <UNDEFINED> instruction: 0xf04fed26
   2486c:	stmiavc	r2!, {r0, r9, fp}
   24870:	bl	11ea950 <full_module_path@@Base+0x11713e8>
   24874:	str	r7, [ip, r0, ror #15]!
   24878:	ldrb	r2, [r5, -r0, lsl #14]!
   2487c:	blhi	60360 <_dist_code@@Base+0xd7b8>
   24880:			; <UNDEFINED> instruction: 0x2701e792
   24884:			; <UNDEFINED> instruction: 0xf7e1e770
   24888:	svclt	0x0000edfc
   2488c:			; <UNDEFINED> instruction: 0x000422bc
   24890:	andeq	r0, r0, ip, lsr #7
   24894:	andeq	r4, r2, ip, lsr #24
   24898:	strdeq	r2, [r4], -sl
   2489c:	andeq	r4, r2, r8, lsr #22
   248a0:	svcmi	0x00f0e92d
   248a4:	stc	6, cr4, [sp, #-576]!	; 0xfffffdc0
   248a8:	blmi	fed474b8 <full_module_path@@Base+0xfeccdf50>
   248ac:	ldrbtmi	r4, [fp], #-2740	; 0xfffff54c
   248b0:	addsmi	fp, r8, #145	; 0x91
   248b4:	ldmibmi	r3!, {r0, r2, r8, ip, pc}
   248b8:	ldrbtmi	r9, [r9], #-7
   248bc:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   248c0:			; <UNDEFINED> instruction: 0xf04f920f
   248c4:			; <UNDEFINED> instruction: 0xf0000200
   248c8:	blls	204c78 <full_module_path@@Base+0x18b710>
   248cc:	stmib	sp, {r9, sp}^
   248d0:	stmib	sp, {r1, r3, r9, sp}^
   248d4:	ldmdavs	lr, {r2, r3, r9, sp}
   248d8:	cdpcs	2, 0, cr9, cr0, cr14, {0}
   248dc:	teqhi	r7, r0	; <UNPREDICTABLE>
   248e0:	ldrbtmi	r4, [fp], #-2985	; 0xfffff457
   248e4:	bcc	46010c <full_module_path@@Base+0x3e6ba4>
   248e8:	movwls	r2, #33559	; 0x8317
   248ec:			; <UNDEFINED> instruction: 0xf04f9c07
   248f0:	ldrbmi	r0, [r7], -r0, lsl #20
   248f4:			; <UNDEFINED> instruction: 0x46d14655
   248f8:	andsge	pc, r8, sp, asr #17
   248fc:	andsge	pc, r0, sp, asr #17
   24900:	eor	r9, ip, r9, lsl #8
   24904:	beq	a0a48 <full_module_path@@Base+0x274e0>
   24908:	vnmls.f16	s22, s16, s11
   2490c:			; <UNDEFINED> instruction: 0xf7e10a10
   24910:	pkhtbmi	lr, r2, r4, asr #30
   24914:			; <UNDEFINED> instruction: 0xf7e14630
   24918:	blls	1a0660 <full_module_path@@Base+0x1270f8>
   2491c:	andsvs	pc, r9, r3, lsr r9	; <UNPREDICTABLE>
   24920:	stmdbne	r2, {r4, r6, sl, lr}^
   24924:	svclt	0x000c2e01
   24928:	mrrcne	6, 1, r4, r5, cr5
   2492c:	svceq	0x0001f1bb
   24930:	mcrcs	0, 0, sp, cr4, cr0, {0}
   24934:	rschi	pc, sl, r0, lsl #6
   24938:	bls	14f580 <full_module_path@@Base+0xd6018>
   2493c:	orreq	lr, r6, r3, lsl #22
   24940:	ldccc	8, cr15, [r8], {81}	; 0x51
   24944:			; <UNDEFINED> instruction: 0xf8413301
   24948:	adcsmi	r3, fp, #24, 24	; 0x1800
   2494c:	ldrmi	fp, [pc], -r4, asr #31
   24950:	andls	r4, r4, #52428800	; 0x3200000
   24954:	svcvs	0x000cf854
   24958:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2495c:	bvc	189101c <full_module_path@@Base+0x1817ab4>
   24960:			; <UNDEFINED> instruction: 0xf0404549
   24964:	bvc	fe904c5c <full_module_path@@Base+0xfe88b6f4>
   24968:	svceq	0x0003ea18
   2496c:			; <UNDEFINED> instruction: 0xf894d0f2
   24970:			; <UNDEFINED> instruction: 0xf1bbb00b
   24974:	bicle	r0, r5, r0, lsl #30
   24978:	svcvs	0x000cf854
   2497c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   24980:	movwcc	r9, #6918	; 0x1b06
   24984:	cdpcs	3, 0, cr9, cr0, cr6, {0}
   24988:	ldmib	sp, {r0, r3, r5, r6, r7, r8, ip, lr, pc}^
   2498c:			; <UNDEFINED> instruction: 0xf8dd3b08
   24990:	strbmi	sl, [fp, #-16]
   24994:	rschi	pc, r1, r0, asr #32
   24998:	eorsle	r2, r7, r0, lsl #26
   2499c:	ldrtmi	r3, [r2], -r1, lsl #10
   249a0:	strtmi	r2, [r8], -r1, lsl #2
   249a4:			; <UNDEFINED> instruction: 0xff6cf7f8
   249a8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   249ac:	sbcshi	pc, sp, r0
   249b0:	blls	1b05c8 <full_module_path@@Base+0x137060>
   249b4:	strcs	fp, [r0, -ip, asr #31]
   249b8:	blcs	2e5c4 <fchmod@plt+0x27a08>
   249bc:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
   249c0:			; <UNDEFINED> instruction: 0xf04fb39f
   249c4:	strdcs	r3, [r0], -pc	; <UNPREDICTABLE>
   249c8:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
   249cc:	svclt	0x00182b00
   249d0:	ble	16b5478 <full_module_path@@Base+0x163bf10>
   249d4:			; <UNDEFINED> instruction: 0x9014f8dd
   249d8:			; <UNDEFINED> instruction: 0xf89b4644
   249dc:	ldrbmi	r3, [pc], -fp
   249e0:	suble	r2, r9, r0, lsl #22
   249e4:			; <UNDEFINED> instruction: 0x3000f9b9
   249e8:	suble	r4, r5, r3, asr r5
   249ec:	mulcc	sl, fp, r8
   249f0:	suble	r4, r1, ip, lsl r2
   249f4:	suble	r2, sl, r0, lsl #16
   249f8:	stmdaeq	r1, {r8, ip, sp, lr, pc}
   249fc:	msreq	CPSR_fs, #79	; 0x4f
   24a00:	strmi	r5, [r8, #1075]!	; 0x433
   24a04:	strbmi	sp, [r4], -r5, lsr #22
   24a08:	ldrpl	r2, [r3, #-768]!	; 0xfffffd00
   24a0c:	blmi	1737390 <full_module_path@@Base+0x16bde28>
   24a10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   24a14:	blls	3fea84 <full_module_path@@Base+0x38551c>
   24a18:			; <UNDEFINED> instruction: 0xf040405a
   24a1c:	ldrtmi	r8, [r0], -sl, lsr #1
   24a20:	ldc	0, cr11, [sp], #68	; 0x44
   24a24:	pop	{r1, r8, r9, fp, pc}
   24a28:			; <UNDEFINED> instruction: 0xf1ba8ff0
   24a2c:	subsle	r0, r3, r0, lsl #30
   24a30:	svceq	0x0001f1ba
   24a34:	mrrcmi	0, 4, sp, r6, cr4
   24a38:	mvnscc	pc, #79	; 0x4f
   24a3c:	bhi	a0078 <full_module_path@@Base+0x26b10>
   24a40:	ldrbtmi	r2, [ip], #-513	; 0xfffffdff
   24a44:			; <UNDEFINED> instruction: 0xf8cd4629
   24a48:	strls	sl, [r0], #-8
   24a4c:	ldm	ip, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24a50:	bl	fe99e940 <full_module_path@@Base+0xfe9253d8>
   24a54:			; <UNDEFINED> instruction: 0xf8db0208
   24a58:	bl	1a8a60 <full_module_path@@Base+0x12f4f8>
   24a5c:			; <UNDEFINED> instruction: 0xf0180008
   24a60:			; <UNDEFINED> instruction: 0xf9b9fa87
   24a64:	strbmi	r2, [r0], #-0
   24a68:	svclt	0x00182a01
   24a6c:	strmi	r4, [r3], -r5, lsl #5
   24a70:	andcc	fp, r1, r2, asr #31
   24a74:	ldrbtpl	r3, [r2], #560	; 0x230
   24a78:			; <UNDEFINED> instruction: 0xf10b68fb
   24a7c:			; <UNDEFINED> instruction: 0xf1090b0c
   24a80:	blcs	26e90 <fchmod@plt+0x202d4>
   24a84:	adcmi	fp, r8, #24, 30	; 0x60
   24a88:	strmi	sp, [r4], -r7, lsr #23
   24a8c:	mrc	7, 0, lr, cr8, cr12, {5}
   24a90:			; <UNDEFINED> instruction: 0x462a1a10
   24a94:			; <UNDEFINED> instruction: 0xf0184630
   24a98:	strmi	pc, [r0], fp, ror #20
   24a9c:	blls	21e968 <full_module_path@@Base+0x1a5400>
   24aa0:	stmib	sp, {r9, sp}^
   24aa4:	stmib	sp, {r1, r3, r9, sp}^
   24aa8:	ldmdavs	lr, {r2, r3, r9, sp}
   24aac:	cdpcs	2, 0, cr9, cr0, cr14, {0}
   24ab0:	blmi	e58b9c <full_module_path@@Base+0xddf634>
   24ab4:	mcr	4, 0, r4, cr8, cr11, {3}
   24ab8:	movwcs	r3, #51728	; 0xca10
   24abc:	ldr	r9, [r5, -r8, lsl #6]
   24ac0:	ldrbtmi	r4, [ip], #-3125	; 0xfffff3cb
   24ac4:	bhi	a0100 <full_module_path@@Base+0x26b98>
   24ac8:	mvnscc	pc, #79	; 0x4f
   24acc:	strtmi	r2, [r9], -r1, lsl #4
   24ad0:			; <UNDEFINED> instruction: 0xf7e29400
   24ad4:			; <UNDEFINED> instruction: 0xe777e85a
   24ad8:	ldrbtmi	r4, [ip], #-3120	; 0xfffff3d0
   24adc:	bmi	c5eaac <full_module_path@@Base+0xbe5544>
   24ae0:	ldrbtmi	r9, [sl], #-2823	; 0xfffff4f9
   24ae4:	mulsle	fp, r3, r2
   24ae8:	ldrbtmi	r4, [sl], #-2606	; 0xfffff5d2
   24aec:	andcs	r9, r3, r0, lsl #2
   24af0:	ldrtmi	r4, [r3], -sp, lsr #18
   24af4:	andls	pc, r4, sp, asr #17
   24af8:			; <UNDEFINED> instruction: 0xf7fd4479
   24afc:	stmdbmi	fp!, {r0, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   24b00:	adcvc	pc, fp, #1325400064	; 0x4f000000
   24b04:	ldrbtmi	r2, [r9], #-4
   24b08:	ldc2l	7, cr15, [sl, #968]!	; 0x3c8
   24b0c:			; <UNDEFINED> instruction: 0xf44f4b28
   24b10:	stmdbmi	r8!, {r0, r1, r4, r5, r7, r9, ip, sp, lr}
   24b14:	ldrbtmi	r4, [fp], #-2088	; 0xfffff7d8
   24b18:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   24b1c:	stmda	r0, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24b20:	ldrbtmi	r4, [sl], #-2598	; 0xfffff5da
   24b24:	bmi	9deab4 <full_module_path@@Base+0x96554c>
   24b28:	movwcs	r4, #50865	; 0xc6b1
   24b2c:	ldrbtmi	r9, [sl], #-776	; 0xfffffcf8
   24b30:	andcs	r9, r3, r8, lsl #22
   24b34:	movwls	r4, #2339	; 0x923
   24b38:			; <UNDEFINED> instruction: 0x464b4479
   24b3c:	blx	1762b3a <full_module_path@@Base+0x16e95d2>
   24b40:	vmla.i8	d20, d0, d17
   24b44:	andcs	r1, r4, r3, ror r2
   24b48:			; <UNDEFINED> instruction: 0xf7f24479
   24b4c:	bmi	8242b8 <full_module_path@@Base+0x7aad50>
   24b50:	ssatmi	r2, #18, r7, lsl #6
   24b54:	ldrbtmi	r9, [sl], #-776	; 0xfffffcf8
   24b58:	bmi	79eb08 <full_module_path@@Base+0x7255a0>
   24b5c:	ldrbtmi	r9, [sl], #-2823	; 0xfffff4f9
   24b60:			; <UNDEFINED> instruction: 0xd1084293
   24b64:	ldrbtmi	r4, [sl], #-2587	; 0xfffff5e5
   24b68:	ldmdami	fp, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   24b6c:			; <UNDEFINED> instruction: 0xf7f84478
   24b70:			; <UNDEFINED> instruction: 0xf7e1fefb
   24b74:	bmi	69fd94 <full_module_path@@Base+0x62682c>
   24b78:			; <UNDEFINED> instruction: 0xe7d9447a
   24b7c:	andeq	r4, r4, r6, ror #7
   24b80:	andeq	r0, r0, ip, lsr #7
   24b84:	andeq	r2, r4, sl, lsl #1
   24b88:	muleq	r2, r6, sl
   24b8c:	andeq	r1, r4, r4, lsr pc
   24b90:	andeq	r4, r2, r2, lsl sl
   24b94:			; <UNDEFINED> instruction: 0x000248bc
   24b98:	andeq	r4, r2, sl, lsl #19
   24b9c:	andeq	r4, r2, sl, ror #18
   24ba0:			; <UNDEFINED> instruction: 0x000441b2
   24ba4:	andeq	r4, r2, r2, lsr #17
   24ba8:			; <UNDEFINED> instruction: 0x000248b4
   24bac:	ldrdeq	r4, [r2], -r2
   24bb0:			; <UNDEFINED> instruction: 0x000293b6
   24bb4:	andeq	r4, r2, r0, asr #17
   24bb8:	andeq	r4, r2, sl, asr #17
   24bbc:	andeq	r4, r2, r2, ror #16
   24bc0:	andeq	r4, r2, r2, ror r8
   24bc4:	andeq	r4, r2, r8, asr #17
   24bc8:	muleq	r2, r0, r8
   24bcc:	andeq	r4, r2, lr, lsr r8
   24bd0:	andeq	r4, r4, r6, lsr r1
   24bd4:	andeq	r4, r2, sl, lsr r8
   24bd8:	andeq	r4, r2, r4, asr #17
   24bdc:	andeq	r4, r2, ip, lsl r8
   24be0:	eorcs	r4, lr, #1245184	; 0x130000
   24be4:	ldrbtmi	fp, [r8], #-1336	; 0xfffffac8
   24be8:	strcs	r4, [r0], #-2834	; 0xfffff4ee
   24bec:			; <UNDEFINED> instruction: 0x46214d12
   24bf0:	andsvs	r5, ip, r3, asr #17
   24bf4:	addsvs	r6, ip, ip, asr r0
   24bf8:	ldrsbvs	r6, [ip, -ip]
   24bfc:	stmdbpl	r0, {r2, r3, r4, r6, r8, sp, lr}^
   24c00:	cdp	7, 3, cr15, cr6, cr1, {7}
   24c04:	strtmi	r4, [r1], -sp, lsl #22
   24c08:			; <UNDEFINED> instruction: 0xf103447b
   24c0c:	sbcsvc	r0, r9, #144, 4
   24c10:	addsmi	r3, r3, #12, 6	; 0x30000000
   24c14:	bmi	2d9408 <full_module_path@@Base+0x25fea0>
   24c18:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   24c1c:	orrseq	pc, ip, #-2147483648	; 0x80000000
   24c20:	sbcsvc	pc, r8, #8388608	; 0x800000
   24c24:	movwcc	r7, #49881	; 0xc2d9
   24c28:			; <UNDEFINED> instruction: 0xd1fb4293
   24c2c:	svclt	0x0000bd38
   24c30:	andeq	r1, r4, lr, asr sp
   24c34:	andeq	r0, r0, r0, asr #11
   24c38:	andeq	r0, r0, r0, lsl #11
   24c3c:	andeq	r4, r4, ip, lsl #1
   24c40:	andeq	r4, r4, sl, ror r0
   24c44:	svcmi	0x00f0e92d
   24c48:	stc	6, cr4, [sp, #-612]!	; 0xfffffd9c
   24c4c:	blmi	ff1c785c <full_module_path@@Base+0xff14e2f4>
   24c50:	andls	fp, r6, sp, lsr #1
   24c54:	smlabtls	r9, r5, r8, r4
   24c58:	stmiapl	r3, {r3, r4, r5, r6, sl, lr}^
   24c5c:			; <UNDEFINED> instruction: 0x932b681b
   24c60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24c64:	ldrbtmi	r4, [fp], #-3010	; 0xfffff43e
   24c68:	bcs	49890 <_IO_stdin_used@@Base+0x4018>
   24c6c:	adcshi	pc, r9, r0
   24c70:	ldrmi	r4, [r0], r0, asr #23
   24c74:	ldrbtmi	r4, [fp], #-1600	; 0xfffff9c0
   24c78:	bcc	4604a0 <full_module_path@@Base+0x3e6f38>
   24c7c:	smlawbcs	ip, fp, lr, r1
   24c80:			; <UNDEFINED> instruction: 0xf7e19307
   24c84:	strmi	lr, [r4], -r6, lsr #27
   24c88:	rsble	r2, r7, r0, lsl #16
   24c8c:			; <UNDEFINED> instruction: 0x0608ebb0
   24c90:	movweq	pc, #4352	; 0x1100	; <UNPREDICTABLE>
   24c94:	svclt	0x00189305
   24c98:	subsle	r4, r6, r5, lsr r6
   24c9c:	stcl	7, cr15, [r8, #-900]!	; 0xfffffc7c
   24ca0:	mulcs	r0, r8, r8
   24ca4:			; <UNDEFINED> instruction: 0xf8336803
   24ca8:	ldreq	r2, [r0, #-18]	; 0xffffffee
   24cac:	bl	254a14 <full_module_path@@Base+0x1db4ac>
   24cb0:	ldrle	r0, [r8, #-518]!	; 0xfffffdfa
   24cb4:	andcs	pc, r5, r8, lsl r8	; <UNPREDICTABLE>
   24cb8:	andeq	lr, r5, r8, lsl #22
   24cbc:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
   24cc0:	svclt	0x0058051b
   24cc4:	beq	a0e08 <full_module_path@@Base+0x278a0>
   24cc8:	addshi	pc, r8, r0, lsl #2
   24ccc:	rsbsle	r2, r0, r4, lsl #28
   24cd0:	vmlacs.f64	d9, d3, d6
   24cd4:	cmple	r9, pc, lsl r8
   24cd8:	bne	460540 <full_module_path@@Base+0x3e6fd8>
   24cdc:			; <UNDEFINED> instruction: 0x46404632
   24ce0:	ldc	7, cr15, [r8, #900]	; 0x384
   24ce4:	cmple	r1, r0, lsl #16
   24ce8:	cmplt	pc, #6291456	; 0x600000
   24cec:	stcls	6, cr4, [r6], {57}	; 0x39
   24cf0:	strcs	r9, [r1, #-3847]	; 0xfffff0f9
   24cf4:	bvc	91cd1c <full_module_path@@Base+0x8a37b4>
   24cf8:	ldrhtle	r4, [r8], -r3
   24cfc:	strcc	r6, [ip], #-2273	; 0xfffff71f
   24d00:			; <UNDEFINED> instruction: 0xf0002900
   24d04:	strcc	r8, [r1, #-132]	; 0xffffff7c
   24d08:	blcc	21124 <fchmod@plt+0x1a568>
   24d0c:	mvnsle	r2, r0, lsl #28
   24d10:	strbmi	r7, [fp, #-2787]	; 0xfffff51d
   24d14:			; <UNDEFINED> instruction: 0xf884d803
   24d18:			; <UNDEFINED> instruction: 0xf827900b
   24d1c:	stmiavs	r1!, {r0, r2, r4, sp, pc}^
   24d20:	strcc	fp, [ip], #-385	; 0xfffffe7f
   24d24:			; <UNDEFINED> instruction: 0xf812e7ef
   24d28:	ldrtmi	r1, [r5], -r1, lsl #26
   24d2c:	andsne	pc, r1, r3, lsr r8	; <UNPREDICTABLE>
   24d30:	ldrle	r0, [pc, #1289]!	; 25241 <fchmod@plt+0x1e685>
   24d34:	mvnsle	r3, r1, lsl #28
   24d38:			; <UNDEFINED> instruction: 0xf04f9b06
   24d3c:	ldmdavs	pc, {r0, r9, fp}	; <UNPREDICTABLE>
   24d40:	bicsle	r2, r3, r0, lsl #30
   24d44:	blcs	4b960 <_IO_stdin_used@@Base+0x60e8>
   24d48:			; <UNDEFINED> instruction: 0xf8ddd04b
   24d4c:			; <UNDEFINED> instruction: 0x212c8014
   24d50:			; <UNDEFINED> instruction: 0xf7e14640
   24d54:			; <UNDEFINED> instruction: 0x4604ed3e
   24d58:	orrsle	r2, r7, r0, lsl #16
   24d5c:			; <UNDEFINED> instruction: 0xf7e14640
   24d60:	strmi	lr, [r5], -ip, lsr #26
   24d64:	stmdacs	r0, {r1, r2, r9, sl, lr}
   24d68:	strls	sp, [r5], #-59	; 0xffffffc5
   24d6c:			; <UNDEFINED> instruction: 0x4632e796
   24d70:			; <UNDEFINED> instruction: 0xf7e14640
   24d74:	stmdacs	r0, {r4, r6, r8, sl, fp, sp, lr, pc}
   24d78:	bvc	ff8d9480 <full_module_path@@Base+0xff85ff18>
   24d7c:	stmiale	r1!, {r1, r3, r6, r8, sl, lr}^
   24d80:			; <UNDEFINED> instruction: 0xf8849b09
   24d84:			; <UNDEFINED> instruction: 0xf823900b
   24d88:	bfi	sl, fp, #0, #28
   24d8c:			; <UNDEFINED> instruction: 0xd1ad2f00
   24d90:	andcs	r9, r3, r6, lsl #22
   24d94:	ldmdavs	sl, {r3, r4, r5, r6, r8, fp, lr}^
   24d98:			; <UNDEFINED> instruction: 0x46334479
   24d9c:	andhi	pc, r0, sp, asr #17
   24da0:	blx	ae2d9c <full_module_path@@Base+0xa69834>
   24da4:	vst2.16	{d20,d22}, [pc :256], r5
   24da8:	andcs	r7, r1, r3, ror #5
   24dac:			; <UNDEFINED> instruction: 0xf7f24479
   24db0:	ldmdbmi	r3!, {r0, r1, r2, r5, r7, sl, fp, ip, sp, lr, pc}^
   24db4:			; <UNDEFINED> instruction: 0x46404632
   24db8:			; <UNDEFINED> instruction: 0xf7e14479
   24dbc:	cmplt	r0, #44, 26	; 0xb00
   24dc0:			; <UNDEFINED> instruction: 0x46324970
   24dc4:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   24dc8:	stc	7, cr15, [r4, #-900]!	; 0xfffffc7c
   24dcc:	ldmdavs	pc, {r1, r2, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
   24dd0:	bicsle	r2, fp, r0, lsl #16
   24dd4:	strmi	r4, [r6], -r2, lsl #13
   24dd8:	orrle	r2, r7, r0, lsl #30
   24ddc:	blcs	4b9f8 <_IO_stdin_used@@Base+0x6180>
   24de0:	bmi	1a994b4 <full_module_path@@Base+0x1a1ff4c>
   24de4:	ldrbtmi	r4, [sl], #-2912	; 0xfffff4a0
   24de8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24dec:	subsmi	r9, sl, fp, lsr #22
   24df0:	eorlt	sp, sp, pc, lsl #2
   24df4:	blhi	e00f0 <full_module_path@@Base+0x66b88>
   24df8:	svchi	0x00f0e8bd
   24dfc:	tstcs	r0, sl, lsl #4
   24e00:	b	1662d8c <full_module_path@@Base+0x15e9824>
   24e04:	svclt	0x00a82804
   24e08:	strmi	r2, [r2], r4
   24e0c:	strls	lr, [r6], #-1886	; 0xfffff8a2
   24e10:			; <UNDEFINED> instruction: 0xf7e1e7be
   24e14:	vmovmi	lr, sp, d22
   24e18:	ldrbtmi	r9, [ip], #-2822	; 0xfffff4fa
   24e1c:			; <UNDEFINED> instruction: 0xf00042a3
   24e20:	blmi	1705084 <full_module_path@@Base+0x168bb1c>
   24e24:	ldrbvc	pc, [lr], #1284	; 0x504	; <UNPREDICTABLE>
   24e28:			; <UNDEFINED> instruction: 0xf8529a08
   24e2c:			; <UNDEFINED> instruction: 0xf7ff9003
   24e30:	ldmdbmi	r8, {r0, r1, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   24e34:	ldrbtmi	r2, [r9], #-2
   24e38:			; <UNDEFINED> instruction: 0xf9def7fd
   24e3c:	andcs	r4, r2, r6, asr r9
   24e40:			; <UNDEFINED> instruction: 0xf7fd4479
   24e44:	blls	1e35b0 <full_module_path@@Base+0x16a048>
   24e48:	bcs	3eeb8 <fchmod@plt+0x382fc>
   24e4c:	addhi	pc, r8, r0
   24e50:			; <UNDEFINED> instruction: 0xf1034e52
   24e54:	ldrbtmi	r0, [lr], #-1292	; 0xfffffaf4
   24e58:	stccc	8, cr15, [r8], {85}	; 0x55
   24e5c:	andcs	r4, r2, r1, lsr r6
   24e60:			; <UNDEFINED> instruction: 0xf7fd46a8
   24e64:			; <UNDEFINED> instruction: 0xf855f9c9
   24e68:	bcs	2faa0 <fchmod@plt+0x28ee4>
   24e6c:	svcmi	0x004cd1f4
   24e70:	stcge	0, cr2, [fp, #-8]
   24e74:	ldrbtmi	r4, [pc], #-3659	; 24e7c <fchmod@plt+0x1e2c0>
   24e78:	ldrdge	pc, [ip, -pc]!	; <UNPREDICTABLE>
   24e7c:			; <UNDEFINED> instruction: 0x4639447e
   24e80:			; <UNDEFINED> instruction: 0xf7fd44fa
   24e84:	andcs	pc, r4, #3031040	; 0x2e4000
   24e88:	orrcs	r9, r0, #536870912	; 0x20000000
   24e8c:	ldrdcs	pc, [r4], -r8
   24e90:	stmdbmi	r6, {r3, r5, r9, sl, lr}^
   24e94:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
   24e98:	tstls	r0, r1, lsl #4
   24e9c:			; <UNDEFINED> instruction: 0xf7e14619
   24ea0:	bmi	1120878 <full_module_path@@Base+0x10a7310>
   24ea4:			; <UNDEFINED> instruction: 0x462b4631
   24ea8:	andcs	r4, r2, sl, ror r4
   24eac:			; <UNDEFINED> instruction: 0xf9a4f7fd
   24eb0:	ldrdcs	pc, [r4], -r8
   24eb4:	ldrsbtgt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   24eb8:	ldrmi	r2, [r9], -r0, lsl #7
   24ebc:	ldrbtmi	r4, [ip], #1576	; 0x628
   24ec0:			; <UNDEFINED> instruction: 0xf8cd9201
   24ec4:	andcs	ip, r1, #0
   24ec8:			; <UNDEFINED> instruction: 0xf7e14690
   24ecc:	bmi	ee084c <full_module_path@@Base+0xe672e4>
   24ed0:			; <UNDEFINED> instruction: 0x462b4631
   24ed4:	ldrbtmi	r2, [sl], #-2
   24ed8:			; <UNDEFINED> instruction: 0xf98ef7fd
   24edc:	bmi	e37bc0 <full_module_path@@Base+0xdbe658>
   24ee0:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
   24ee4:	ldrbtmi	r2, [sl], #-2
   24ee8:			; <UNDEFINED> instruction: 0xf986f7fd
   24eec:	andcs	r4, r2, r9, lsr r6
   24ef0:			; <UNDEFINED> instruction: 0xf982f7fd
   24ef4:	andcs	r4, r2, r3, lsr r9
   24ef8:			; <UNDEFINED> instruction: 0xf7fd4479
   24efc:			; <UNDEFINED> instruction: 0x9e06f97d
   24f00:	svccs	0x0004f854
   24f04:	strbmi	r2, [r9], -r1, lsl #6
   24f08:			; <UNDEFINED> instruction: 0xf7ff4630
   24f0c:	andcs	pc, pc, #2480	; 0x9b0
   24f10:	ldrtmi	r4, [r0], -r9, asr #12
   24f14:	stc2l	7, cr15, [r4], {255}	; 0xff
   24f18:	cmplt	r8, r5, lsl #12
   24f1c:			; <UNDEFINED> instruction: 0xf7e1213d
   24f20:			; <UNDEFINED> instruction: 0x4642ec58
   24f24:	mcrrne	6, 5, r4, r3, cr1
   24f28:			; <UNDEFINED> instruction: 0xf7fd2002
   24f2c:	strtmi	pc, [r8], -r5, ror #18
   24f30:	b	662ebc <full_module_path@@Base+0x5e9954>
   24f34:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   24f38:	mrc2	7, 2, pc, cr2, cr15, {7}
   24f3c:	svceq	0x0006f1b8
   24f40:	stmdbmi	r1!, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
   24f44:	sbcsvc	pc, r9, #1325400064	; 0x4f000000
   24f48:	ldrbtmi	r2, [r9], #-0
   24f4c:	blx	ff662f1e <full_module_path@@Base+0xff5e99b6>
   24f50:	blmi	7cb770 <full_module_path@@Base+0x752208>
   24f54:	strbtvc	pc, [sl], #1282	; 0x502	; <UNPREDICTABLE>
   24f58:			; <UNDEFINED> instruction: 0xf8529a08
   24f5c:	strb	r9, [r6, -r3]!
   24f60:			; <UNDEFINED> instruction: 0x8018f8dd
   24f64:	svclt	0x0000e783
   24f68:	andeq	r0, r0, ip, lsr #7
   24f6c:	andeq	r1, r4, ip, ror #25
   24f70:	ldrdeq	r1, [r4], -lr
   24f74:	strdeq	r4, [r2], -sl
   24f78:	ldrdeq	r4, [r2], -ip
   24f7c:	andeq	r4, r2, ip, lsr #12
   24f80:	andeq	r4, r2, r4, lsr #13
   24f84:	andeq	r3, r2, r2, lsl #17
   24f88:	andeq	r1, r4, lr, asr fp
   24f8c:	andeq	r3, r4, sl, ror lr
   24f90:	andeq	r0, r0, r0, lsl #11
   24f94:	andeq	r4, r2, lr, lsr #12
   24f98:	andeq	r2, r2, r8, lsr sl
   24f9c:	andeq	r4, r2, sl, asr r6
   24fa0:	andeq	r2, r2, r2, lsl #20
   24fa4:	andeq	r4, r2, r4, lsr r6
   24fa8:	andeq	r4, r2, r8, ror #13
   24fac:	andeq	r4, r2, r6, lsr #12
   24fb0:	andeq	r4, r2, r4, lsr r6
   24fb4:	andeq	r4, r2, r2, lsr #12
   24fb8:	andeq	r4, r2, r2, lsr r6
   24fbc:	andeq	r4, r2, lr, lsr #12
   24fc0:	andeq	r4, r2, r6, asr #12
   24fc4:	andeq	r4, r2, ip, lsr r6
   24fc8:	andeq	r4, r2, lr, lsl #9
   24fcc:	andeq	r0, r0, r0, asr #11
   24fd0:	stmdacs	r5, {r1, r2, r4, r5, r9, fp, lr}
   24fd4:	ldrbtmi	r4, [sl], #-2870	; 0xfffff4ca
   24fd8:	svcmi	0x00f0e92d
   24fdc:	ldmpl	r3, {r0, r2, r4, r7, ip, sp, pc}^
   24fe0:	ldmdavs	fp, {r2, r4, r5, r9, sl, fp, lr}
   24fe4:			; <UNDEFINED> instruction: 0xf04f9313
   24fe8:	ldrbtmi	r0, [lr], #-768	; 0xfffffd00
   24fec:	bmi	cdc41c <full_module_path@@Base+0xc62eb4>
   24ff0:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   24ff4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24ff8:	subsmi	r9, sl, r3, lsl fp
   24ffc:	andslt	sp, r5, r4, asr r1
   25000:	svchi	0x00f0e8bd
   25004:	stcge	15, cr10, [r7], {1}
   25008:	strmi	r2, [r0], r0, lsl #10
   2500c:	eorcs	r6, lr, #125	; 0x7d
   25010:	strtmi	r9, [r0], -r1, lsl #10
   25014:	stmib	r7, {r0, r3, r5, r9, sl, lr}^
   25018:	stmib	r7, {r1, r8, sl, ip, lr}^
   2501c:			; <UNDEFINED> instruction: 0xf7e15504
   25020:	strmi	lr, [r8, #3112]!	; 0xc28
   25024:			; <UNDEFINED> instruction: 0xf8dfdd3d
   25028:	ldrbtmi	sl, [sl], #148	; 0x94
   2502c:	strbvc	pc, [ip, #1290]!	; 0x50a	; <UNPREDICTABLE>
   25030:	stmibvc	r0!, {r1, r3, r8, sl, ip, sp, lr, pc}^
   25034:	stmeq	r8, {r0, r2, r8, r9, fp, sp, lr, pc}
   25038:	bleq	fe761468 <full_module_path@@Base+0xfe6e7f00>
   2503c:	blcs	163198 <full_module_path@@Base+0xe9c30>
   25040:	ldrtmi	r2, [r9], -r3, lsl #6
   25044:			; <UNDEFINED> instruction: 0xf7ff4650
   25048:			; <UNDEFINED> instruction: 0xf859fdfd
   2504c:	movwcs	r2, #15108	; 0x3b04
   25050:	ldrbmi	r4, [r8], -r1, lsr #12
   25054:	ldc2l	7, cr15, [r6, #1020]!	; 0x3fc
   25058:	mvnle	r4, r5, asr #10
   2505c:			; <UNDEFINED> instruction: 0x201cf9bd
   25060:			; <UNDEFINED> instruction: 0x0004f9bd
   25064:			; <UNDEFINED> instruction: 0x46394b16
   25068:	mrcne	8, 5, r5, cr11, cr7, {7}
   2506c:	and	r3, r1, r6, lsl r7
   25070:	svceq	0x0002f931
   25074:	svcpl	0x0002f933
   25078:	svclt	0x00c84285
   2507c:	adcsmi	r8, fp, #24
   25080:	blmi	459860 <full_module_path@@Base+0x3e02f8>
   25084:	ldmpl	r4!, {r0, r5, r9, sl, lr}^
   25088:	strtcc	r1, [ip], #-3747	; 0xfffff15d
   2508c:			; <UNDEFINED> instruction: 0xf931e001
   25090:			; <UNDEFINED> instruction: 0xf9332f02
   25094:	addsmi	r0, r0, #2, 30
   25098:	andshi	fp, sl, r8, asr #31
   2509c:	mvnsle	r4, r3, lsr #5
   250a0:	strtmi	lr, [r8], -r5, lsr #15
   250a4:	ldrb	r4, [sp, sl, lsr #12]
   250a8:	stmib	sl!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   250ac:	andeq	r1, r4, lr, ror #18
   250b0:	andeq	r0, r0, ip, lsr #7
   250b4:	andeq	r1, r4, sl, asr r9
   250b8:	andeq	r1, r4, r2, asr r9
   250bc:	andeq	r3, r4, sl, ror #24
   250c0:	andeq	r0, r0, r0, asr #11
   250c4:	andeq	r0, r0, r0, lsl #11
   250c8:	blmi	377100 <full_module_path@@Base+0x2fdb98>
   250cc:	stmiapl	r1, {r3, r4, r5, r6, sl, lr}^
   250d0:	tstcc	r6, fp, lsl #29
   250d4:	svccs	0x0002f833
   250d8:			; <UNDEFINED> instruction: 0xf1c2428b
   250dc:	andshi	r0, sl, r0, lsl #4
   250e0:	blmi	2598c8 <full_module_path@@Base+0x1e0360>
   250e4:	cdpne	8, 8, cr5, cr11, cr1, {6}
   250e8:			; <UNDEFINED> instruction: 0xf833312c
   250ec:	addsmi	r2, r9, #2, 30
   250f0:	andeq	pc, r0, #-2147483600	; 0x80000030
   250f4:	mvnsle	r8, sl, lsl r0
   250f8:	svclt	0x00004770
   250fc:	andeq	r1, r4, r8, ror r8
   25100:	andeq	r0, r0, r0, asr #11
   25104:	andeq	r0, r0, r0, lsl #11
   25108:			; <UNDEFINED> instruction: 0x4604b538
   2510c:			; <UNDEFINED> instruction: 0xffd2f7fe
   25110:			; <UNDEFINED> instruction: 0x5694f8df
   25114:	ldrbtmi	r4, [sp], #-1568	; 0xfffff9e0
   25118:			; <UNDEFINED> instruction: 0xf7fd4629
   2511c:			; <UNDEFINED> instruction: 0xf8dff86d
   25120:	strtmi	r1, [r0], -ip, lsl #13
   25124:			; <UNDEFINED> instruction: 0xf7fd4479
   25128:			; <UNDEFINED> instruction: 0xf8dff867
   2512c:	strtmi	r1, [r0], -r4, lsl #13
   25130:			; <UNDEFINED> instruction: 0xf7fd4479
   25134:	strtmi	pc, [r9], -r1, ror #16
   25138:			; <UNDEFINED> instruction: 0xf7fd4620
   2513c:			; <UNDEFINED> instruction: 0xf8dff85d
   25140:			; <UNDEFINED> instruction: 0x46201674
   25144:			; <UNDEFINED> instruction: 0xf7fd4479
   25148:			; <UNDEFINED> instruction: 0xf8dff857
   2514c:	strtmi	r1, [r0], -ip, ror #12
   25150:			; <UNDEFINED> instruction: 0xf7fd4479
   25154:			; <UNDEFINED> instruction: 0xf8dff851
   25158:	strtmi	r1, [r0], -r4, ror #12
   2515c:			; <UNDEFINED> instruction: 0xf7fd4479
   25160:			; <UNDEFINED> instruction: 0xf8dff84b
   25164:			; <UNDEFINED> instruction: 0x4620165c
   25168:			; <UNDEFINED> instruction: 0xf7fd4479
   2516c:			; <UNDEFINED> instruction: 0xf8dff845
   25170:			; <UNDEFINED> instruction: 0x46201654
   25174:			; <UNDEFINED> instruction: 0xf7fd4479
   25178:			; <UNDEFINED> instruction: 0xf8dff83f
   2517c:	strtmi	r1, [r0], -ip, asr #12
   25180:			; <UNDEFINED> instruction: 0xf7fd4479
   25184:			; <UNDEFINED> instruction: 0xf8dff839
   25188:	strtmi	r1, [r0], -r4, asr #12
   2518c:			; <UNDEFINED> instruction: 0xf7fd4479
   25190:			; <UNDEFINED> instruction: 0xf8dff833
   25194:			; <UNDEFINED> instruction: 0x4620163c
   25198:			; <UNDEFINED> instruction: 0xf7fd4479
   2519c:			; <UNDEFINED> instruction: 0xf8dff82d
   251a0:			; <UNDEFINED> instruction: 0x46201634
   251a4:			; <UNDEFINED> instruction: 0xf7fd4479
   251a8:	strtmi	pc, [r9], -r7, lsr #16
   251ac:			; <UNDEFINED> instruction: 0xf7fd4620
   251b0:			; <UNDEFINED> instruction: 0xf8dff823
   251b4:	strtmi	r1, [r0], -r4, lsr #12
   251b8:			; <UNDEFINED> instruction: 0xf7fd4479
   251bc:			; <UNDEFINED> instruction: 0xf8dff81d
   251c0:			; <UNDEFINED> instruction: 0x4620161c
   251c4:			; <UNDEFINED> instruction: 0xf7fd4479
   251c8:			; <UNDEFINED> instruction: 0xf8dff817
   251cc:			; <UNDEFINED> instruction: 0x46201614
   251d0:			; <UNDEFINED> instruction: 0xf7fd4479
   251d4:			; <UNDEFINED> instruction: 0xf8dff811
   251d8:	strtmi	r1, [r0], -ip, lsl #12
   251dc:			; <UNDEFINED> instruction: 0xf7fd4479
   251e0:			; <UNDEFINED> instruction: 0xf8dff80b
   251e4:	strtmi	r1, [r0], -r4, lsl #12
   251e8:			; <UNDEFINED> instruction: 0xf7fd4479
   251ec:			; <UNDEFINED> instruction: 0xf8dff805
   251f0:			; <UNDEFINED> instruction: 0x462015fc
   251f4:			; <UNDEFINED> instruction: 0xf7fc4479
   251f8:			; <UNDEFINED> instruction: 0xf8dfffff
   251fc:			; <UNDEFINED> instruction: 0x462015f4
   25200:			; <UNDEFINED> instruction: 0xf7fc4479
   25204:			; <UNDEFINED> instruction: 0xf8dffff9
   25208:	strtmi	r1, [r0], -ip, ror #11
   2520c:			; <UNDEFINED> instruction: 0xf7fc4479
   25210:			; <UNDEFINED> instruction: 0xf8dffff3
   25214:	strtmi	r1, [r0], -r4, ror #11
   25218:			; <UNDEFINED> instruction: 0xf7fc4479
   2521c:			; <UNDEFINED> instruction: 0xf8dfffed
   25220:			; <UNDEFINED> instruction: 0x462015dc
   25224:			; <UNDEFINED> instruction: 0xf7fc4479
   25228:			; <UNDEFINED> instruction: 0xf8dfffe7
   2522c:			; <UNDEFINED> instruction: 0x462015d4
   25230:			; <UNDEFINED> instruction: 0xf7fc4479
   25234:			; <UNDEFINED> instruction: 0xf8dfffe1
   25238:	strtmi	r1, [r0], -ip, asr #11
   2523c:			; <UNDEFINED> instruction: 0xf7fc4479
   25240:			; <UNDEFINED> instruction: 0xf8dfffdb
   25244:	strtmi	r1, [r0], -r4, asr #11
   25248:			; <UNDEFINED> instruction: 0xf7fc4479
   2524c:			; <UNDEFINED> instruction: 0xf8dfffd5
   25250:			; <UNDEFINED> instruction: 0x462015bc
   25254:			; <UNDEFINED> instruction: 0xf7fc4479
   25258:			; <UNDEFINED> instruction: 0xf8dfffcf
   2525c:			; <UNDEFINED> instruction: 0x462015b4
   25260:			; <UNDEFINED> instruction: 0xf7fc4479
   25264:			; <UNDEFINED> instruction: 0xf8dfffc9
   25268:			; <UNDEFINED> instruction: 0xf8df25ac
   2526c:	strtmi	r1, [r0], -ip, lsr #11
   25270:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   25274:			; <UNDEFINED> instruction: 0xffc0f7fc
   25278:	strne	pc, [r0, #2271]!	; 0x8df
   2527c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25280:			; <UNDEFINED> instruction: 0xffbaf7fc
   25284:	ldrne	pc, [r8, #2271]	; 0x8df
   25288:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2528c:			; <UNDEFINED> instruction: 0xffb4f7fc
   25290:	ldrne	pc, [r0, #2271]	; 0x8df
   25294:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25298:			; <UNDEFINED> instruction: 0xffaef7fc
   2529c:	strne	pc, [r8, #2271]	; 0x8df
   252a0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   252a4:			; <UNDEFINED> instruction: 0xffa8f7fc
   252a8:	strne	pc, [r0, #2271]	; 0x8df
   252ac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   252b0:			; <UNDEFINED> instruction: 0xffa2f7fc
   252b4:	ldrbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   252b8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   252bc:			; <UNDEFINED> instruction: 0xff9cf7fc
   252c0:	ldrbne	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   252c4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   252c8:			; <UNDEFINED> instruction: 0xff96f7fc
   252cc:	strbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   252d0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   252d4:			; <UNDEFINED> instruction: 0xff90f7fc
   252d8:	strbne	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   252dc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   252e0:			; <UNDEFINED> instruction: 0xff8af7fc
   252e4:	ldrbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   252e8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   252ec:			; <UNDEFINED> instruction: 0xff84f7fc
   252f0:	ldrbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   252f4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   252f8:			; <UNDEFINED> instruction: 0xff7ef7fc
   252fc:	strbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   25300:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25304:			; <UNDEFINED> instruction: 0xff78f7fc
   25308:	strbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   2530c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25310:			; <UNDEFINED> instruction: 0xff72f7fc
   25314:	ldrne	pc, [r8, #-2271]!	; 0xfffff721
   25318:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2531c:			; <UNDEFINED> instruction: 0xff6cf7fc
   25320:	ldrne	pc, [r0, #-2271]!	; 0xfffff721
   25324:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25328:			; <UNDEFINED> instruction: 0xff66f7fc
   2532c:	strne	pc, [r8, #-2271]!	; 0xfffff721
   25330:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25334:			; <UNDEFINED> instruction: 0xff60f7fc
   25338:	strne	pc, [r0, #-2271]!	; 0xfffff721
   2533c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25340:			; <UNDEFINED> instruction: 0xff5af7fc
   25344:	ldrne	pc, [r8, #-2271]	; 0xfffff721
   25348:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2534c:			; <UNDEFINED> instruction: 0xff54f7fc
   25350:	ldrne	pc, [r0, #-2271]	; 0xfffff721
   25354:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25358:			; <UNDEFINED> instruction: 0xff4ef7fc
   2535c:	strne	pc, [r8, #-2271]	; 0xfffff721
   25360:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25364:			; <UNDEFINED> instruction: 0xff48f7fc
   25368:	strne	pc, [r0, #-2271]	; 0xfffff721
   2536c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25370:			; <UNDEFINED> instruction: 0xff42f7fc
   25374:	ldrbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   25378:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2537c:			; <UNDEFINED> instruction: 0xff3cf7fc
   25380:	ldrbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   25384:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25388:			; <UNDEFINED> instruction: 0xff36f7fc
   2538c:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   25390:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25394:			; <UNDEFINED> instruction: 0xff30f7fc
   25398:	strbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   2539c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   253a0:			; <UNDEFINED> instruction: 0xff2af7fc
   253a4:	ldrbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   253a8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   253ac:			; <UNDEFINED> instruction: 0xff24f7fc
   253b0:	ldrbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   253b4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   253b8:			; <UNDEFINED> instruction: 0xff1ef7fc
   253bc:	strbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   253c0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   253c4:			; <UNDEFINED> instruction: 0xff18f7fc
   253c8:	strbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   253cc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   253d0:			; <UNDEFINED> instruction: 0xff12f7fc
   253d4:	ldrtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   253d8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   253dc:			; <UNDEFINED> instruction: 0xff0cf7fc
   253e0:	ldrtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   253e4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   253e8:			; <UNDEFINED> instruction: 0xff06f7fc
   253ec:	strtne	pc, [r8], #2271	; 0x8df
   253f0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   253f4:			; <UNDEFINED> instruction: 0xff00f7fc
   253f8:	strtne	pc, [r0], #2271	; 0x8df
   253fc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25400:	mrc2	7, 7, pc, cr10, cr12, {7}
   25404:	ldrne	pc, [r8], #2271	; 0x8df
   25408:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2540c:	mrc2	7, 7, pc, cr4, cr12, {7}
   25410:	ldrne	pc, [r0], #2271	; 0x8df
   25414:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25418:	mcr2	7, 7, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
   2541c:	strne	pc, [r8], #2271	; 0x8df
   25420:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25424:	mcr2	7, 7, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
   25428:	strne	pc, [r0], #2271	; 0x8df
   2542c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25430:	mcr2	7, 7, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
   25434:	ldrbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   25438:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2543c:	mrc2	7, 6, pc, cr12, cr12, {7}
   25440:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   25444:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25448:	mrc2	7, 6, pc, cr6, cr12, {7}
   2544c:	strbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   25450:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25454:	mrc2	7, 6, pc, cr0, cr12, {7}
   25458:	strbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2545c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25460:	mcr2	7, 6, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
   25464:	ldrbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   25468:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2546c:	mcr2	7, 6, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
   25470:	ldrbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   25474:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25478:	mrc2	7, 5, pc, cr14, cr12, {7}
   2547c:	strbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   25480:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25484:	mrc2	7, 5, pc, cr8, cr12, {7}
   25488:	strbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2548c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25490:	mrc2	7, 5, pc, cr2, cr12, {7}
   25494:	ldrtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   25498:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2549c:	mcr2	7, 5, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
   254a0:	ldrtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   254a4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   254a8:	mcr2	7, 5, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
   254ac:	strtne	pc, [r8], #-2271	; 0xfffff721
   254b0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   254b4:	mcr2	7, 5, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
   254b8:	strtne	pc, [r0], #-2271	; 0xfffff721
   254bc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   254c0:	mrc2	7, 4, pc, cr10, cr12, {7}
   254c4:	ldrne	pc, [r8], #-2271	; 0xfffff721
   254c8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   254cc:	mrc2	7, 4, pc, cr4, cr12, {7}
   254d0:	ldrne	pc, [r0], #-2271	; 0xfffff721
   254d4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   254d8:	mcr2	7, 4, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
   254dc:	strne	pc, [r8], #-2271	; 0xfffff721
   254e0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   254e4:	mcr2	7, 4, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
   254e8:	strne	pc, [r0], #-2271	; 0xfffff721
   254ec:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   254f0:	mcr2	7, 4, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
   254f4:			; <UNDEFINED> instruction: 0x462049fe
   254f8:			; <UNDEFINED> instruction: 0xf7fc4479
   254fc:	ldmibmi	sp!, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   25500:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25504:	mrc2	7, 3, pc, cr8, cr12, {7}
   25508:			; <UNDEFINED> instruction: 0x462049fb
   2550c:			; <UNDEFINED> instruction: 0xf7fc4479
   25510:	ldmibmi	sl!, {r0, r1, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   25514:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25518:	mcr2	7, 3, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
   2551c:			; <UNDEFINED> instruction: 0x462049f8
   25520:			; <UNDEFINED> instruction: 0xf7fc4479
   25524:	ldmibmi	r7!, {r0, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   25528:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2552c:	mcr2	7, 3, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
   25530:			; <UNDEFINED> instruction: 0x462049f5
   25534:			; <UNDEFINED> instruction: 0xf7fc4479
   25538:	ldmibmi	r4!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
   2553c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25540:	mrc2	7, 2, pc, cr10, cr12, {7}
   25544:			; <UNDEFINED> instruction: 0x462049f2
   25548:			; <UNDEFINED> instruction: 0xf7fc4479
   2554c:	ldmibmi	r1!, {r0, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
   25550:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25554:	mrc2	7, 2, pc, cr0, cr12, {7}
   25558:	strtmi	r4, [r0], -pc, ror #19
   2555c:			; <UNDEFINED> instruction: 0xf7fc4479
   25560:	stmibmi	lr!, {r0, r1, r3, r6, r9, sl, fp, ip, sp, lr, pc}^
   25564:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25568:	mcr2	7, 2, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
   2556c:	strtmi	r4, [r0], -ip, ror #19
   25570:			; <UNDEFINED> instruction: 0xf7fc4479
   25574:	stmibmi	fp!, {r0, r6, r9, sl, fp, ip, sp, lr, pc}^
   25578:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2557c:	mrc2	7, 1, pc, cr12, cr12, {7}
   25580:	strtmi	r4, [r0], -r9, ror #19
   25584:			; <UNDEFINED> instruction: 0xf7fc4479
   25588:	stmibmi	r8!, {r0, r1, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}^
   2558c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25590:	mrc2	7, 1, pc, cr2, cr12, {7}
   25594:	strtmi	r4, [r0], -r6, ror #19
   25598:			; <UNDEFINED> instruction: 0xf7fc4479
   2559c:	stmibmi	r5!, {r0, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}^
   255a0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   255a4:	mcr2	7, 1, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
   255a8:	strtmi	r4, [r0], -r3, ror #19
   255ac:			; <UNDEFINED> instruction: 0xf7fc4479
   255b0:	stmibmi	r2!, {r0, r1, r5, r9, sl, fp, ip, sp, lr, pc}^
   255b4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   255b8:	mrc2	7, 0, pc, cr14, cr12, {7}
   255bc:	strtmi	r4, [r0], -r0, ror #19
   255c0:			; <UNDEFINED> instruction: 0xf7fc4479
   255c4:	ldmibmi	pc, {r0, r3, r4, r9, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   255c8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   255cc:	mrc2	7, 0, pc, cr4, cr12, {7}
   255d0:			; <UNDEFINED> instruction: 0x462049dd
   255d4:			; <UNDEFINED> instruction: 0xf7fc4479
   255d8:	ldmibmi	ip, {r0, r1, r2, r3, r9, sl, fp, ip, sp, lr, pc}^
   255dc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   255e0:	mcr2	7, 0, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
   255e4:			; <UNDEFINED> instruction: 0x462049da
   255e8:			; <UNDEFINED> instruction: 0xf7fc4479
   255ec:	ldmibmi	r9, {r0, r2, r9, sl, fp, ip, sp, lr, pc}^
   255f0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   255f4:	mcr2	7, 0, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
   255f8:			; <UNDEFINED> instruction: 0x462049d7
   255fc:			; <UNDEFINED> instruction: 0xf7fc4479
   25600:	ldmibmi	r6, {r0, r1, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   25604:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25608:	ldc2l	7, cr15, [r6, #1008]!	; 0x3f0
   2560c:			; <UNDEFINED> instruction: 0x462049d4
   25610:			; <UNDEFINED> instruction: 0xf7fc4479
   25614:	ldmibmi	r3, {r0, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   25618:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2561c:	stc2l	7, cr15, [ip, #1008]!	; 0x3f0
   25620:			; <UNDEFINED> instruction: 0x462049d1
   25624:			; <UNDEFINED> instruction: 0xf7fc4479
   25628:	ldmibmi	r0, {r0, r1, r2, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   2562c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25630:	stc2l	7, cr15, [r2, #1008]!	; 0x3f0
   25634:	strtmi	r4, [r0], -lr, asr #19
   25638:			; <UNDEFINED> instruction: 0xf7fc4479
   2563c:	stmibmi	sp, {r0, r2, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   25640:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25644:	ldc2l	7, cr15, [r8, #1008]	; 0x3f0
   25648:	strtmi	r4, [r0], -fp, asr #19
   2564c:			; <UNDEFINED> instruction: 0xf7fc4479
   25650:	stmibmi	sl, {r0, r1, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   25654:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25658:	stc2l	7, cr15, [lr, #1008]	; 0x3f0
   2565c:	strtmi	r4, [r0], -r8, asr #19
   25660:			; <UNDEFINED> instruction: 0xf7fc4479
   25664:	stmibmi	r7, {r0, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   25668:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2566c:	stc2l	7, cr15, [r4, #1008]	; 0x3f0
   25670:	strtmi	r4, [r0], -r5, asr #19
   25674:			; <UNDEFINED> instruction: 0xf7fc4479
   25678:	stmibmi	r4, {r0, r1, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   2567c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25680:	ldc2	7, cr15, [sl, #1008]!	; 0x3f0
   25684:	strtmi	r4, [r0], -r2, asr #19
   25688:			; <UNDEFINED> instruction: 0xf7fc4479
   2568c:	stmibmi	r1, {r0, r2, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   25690:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25694:	ldc2	7, cr15, [r0, #1008]!	; 0x3f0
   25698:			; <UNDEFINED> instruction: 0x462049bf
   2569c:			; <UNDEFINED> instruction: 0xf7fc4479
   256a0:	ldmibmi	lr!, {r0, r1, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   256a4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   256a8:	stc2	7, cr15, [r6, #1008]!	; 0x3f0
   256ac:			; <UNDEFINED> instruction: 0x462049bc
   256b0:			; <UNDEFINED> instruction: 0xf7fc4479
   256b4:	ldmibmi	fp!, {r0, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   256b8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   256bc:	ldc2	7, cr15, [ip, #1008]	; 0x3f0
   256c0:			; <UNDEFINED> instruction: 0x462049b9
   256c4:			; <UNDEFINED> instruction: 0xf7fc4479
   256c8:	ldmibmi	r8!, {r0, r1, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   256cc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   256d0:	ldc2	7, cr15, [r2, #1008]	; 0x3f0
   256d4:			; <UNDEFINED> instruction: 0x462049b6
   256d8:			; <UNDEFINED> instruction: 0xf7fc4479
   256dc:	ldmibmi	r5!, {r0, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}
   256e0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   256e4:	stc2	7, cr15, [r8, #1008]	; 0x3f0
   256e8:			; <UNDEFINED> instruction: 0x462049b3
   256ec:			; <UNDEFINED> instruction: 0xf7fc4479
   256f0:	ldmibmi	r2!, {r0, r1, r7, r8, sl, fp, ip, sp, lr, pc}
   256f4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   256f8:	ldc2l	7, cr15, [lr, #-1008]!	; 0xfffffc10
   256fc:			; <UNDEFINED> instruction: 0x462049b0
   25700:			; <UNDEFINED> instruction: 0xf7fc4479
   25704:	stmibmi	pc!, {r0, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   25708:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2570c:	ldc2l	7, cr15, [r4, #-1008]!	; 0xfffffc10
   25710:	strtmi	r4, [r0], -sp, lsr #19
   25714:			; <UNDEFINED> instruction: 0xf7fc4479
   25718:	stmibmi	ip!, {r0, r1, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   2571c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25720:	stc2l	7, cr15, [sl, #-1008]!	; 0xfffffc10
   25724:	strtmi	r4, [r0], -sl, lsr #19
   25728:			; <UNDEFINED> instruction: 0xf7fc4479
   2572c:	stmibmi	r9!, {r0, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   25730:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25734:	stc2l	7, cr15, [r0, #-1008]!	; 0xfffffc10
   25738:	strtmi	r4, [r0], -r7, lsr #19
   2573c:			; <UNDEFINED> instruction: 0xf7fc4479
   25740:	stmibmi	r6!, {r0, r1, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   25744:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25748:	ldc2l	7, cr15, [r6, #-1008]	; 0xfffffc10
   2574c:	strtmi	r4, [r0], -r4, lsr #19
   25750:			; <UNDEFINED> instruction: 0xf7fc4479
   25754:	stmibmi	r3!, {r0, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   25758:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2575c:	stc2l	7, cr15, [ip, #-1008]	; 0xfffffc10
   25760:	strtmi	r4, [r0], -r1, lsr #19
   25764:			; <UNDEFINED> instruction: 0xf7fc4479
   25768:	stmibmi	r0!, {r0, r1, r2, r6, r8, sl, fp, ip, sp, lr, pc}
   2576c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   25770:	stc2l	7, cr15, [r2, #-1008]	; 0xfffffc10
   25774:			; <UNDEFINED> instruction: 0x4620499e
   25778:			; <UNDEFINED> instruction: 0xf7fc4479
   2577c:			; <UNDEFINED> instruction: 0x4629fd3d
   25780:			; <UNDEFINED> instruction: 0xf7fc4620
   25784:	ldmibmi	fp, {r0, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   25788:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2578c:	ldc2	7, cr15, [r4, #-1008]!	; 0xfffffc10
   25790:			; <UNDEFINED> instruction: 0x46204999
   25794:			; <UNDEFINED> instruction: 0xf7fc4479
   25798:	ldmibmi	r8, {r0, r1, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   2579c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   257a0:	ldrhtmi	lr, [r8], -sp
   257a4:	stclt	7, cr15, [r8, #-1008]!	; 0xfffffc10
   257a8:	andeq	r2, r2, r2, ror #14
   257ac:	andeq	r4, r2, ip, ror #8
   257b0:	andeq	r4, r2, r8, lsr #9
   257b4:			; <UNDEFINED> instruction: 0x000244b8
   257b8:	ldrdeq	r4, [r2], -r8
   257bc:	andeq	r4, r2, r4, lsl #10
   257c0:	andeq	r4, r2, r4, lsr r5
   257c4:	andeq	r4, r2, r0, ror r5
   257c8:	muleq	r2, r8, r5
   257cc:	andeq	r4, r2, r0, asr #11
   257d0:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   257d4:	andeq	r4, r2, ip, lsr r6
   257d8:	andeq	r4, r2, r4, ror r6
   257dc:	andeq	r4, r2, r4, ror r6
   257e0:	muleq	r2, ip, r6
   257e4:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   257e8:	andeq	r4, r2, r4, lsl #14
   257ec:	andeq	r4, r2, ip, lsr r7
   257f0:	andeq	r4, r2, ip, ror #14
   257f4:			; <UNDEFINED> instruction: 0x000247b0
   257f8:	strdeq	r4, [r2], -r0
   257fc:	andeq	r4, r2, r0, lsr r8
   25800:	andeq	r4, r2, ip, ror #16
   25804:	muleq	r2, r8, r8
   25808:	andeq	r4, r2, r4, asr #17
   2580c:	andeq	r4, r2, r0, lsl #18
   25810:	andeq	r4, r2, r0, asr #18
   25814:	andeq	r4, r2, r8, ror r9
   25818:	andeq	r4, r2, sl, ror r9
   2581c:			; <UNDEFINED> instruction: 0x000249be
   25820:	strdeq	r4, [r2], -sl
   25824:	andeq	r4, r2, lr, lsr sl
   25828:	andeq	r4, r2, r2, ror sl
   2582c:			; <UNDEFINED> instruction: 0x00024ab6
   25830:	strdeq	r4, [r2], -r2
   25834:	andeq	r4, r2, lr, lsl fp
   25838:	andeq	r4, r2, sl, asr fp
   2583c:	muleq	r2, r6, fp
   25840:	ldrdeq	r4, [r2], -lr
   25844:	andeq	r4, r2, r2, lsr #24
   25848:	andeq	r4, r2, r2, ror #24
   2584c:	muleq	r2, lr, ip
   25850:	andeq	r4, r2, r6, asr #25
   25854:	andeq	r4, r2, lr, ror #25
   25858:	andeq	r4, r2, r2, lsr #26
   2585c:	andeq	r4, r2, lr, asr sp
   25860:	muleq	r2, r2, sp
   25864:	andeq	r4, r2, r2, asr #27
   25868:	strdeq	r4, [r2], -r6
   2586c:	andeq	r4, r2, sl, lsl lr
   25870:	andeq	r4, r2, r6, asr lr
   25874:	andeq	r4, r2, lr, lsl #29
   25878:			; <UNDEFINED> instruction: 0x00024eba
   2587c:	andeq	r4, r2, sl, ror #29
   25880:	andeq	r4, r2, sl, lsl pc
   25884:	andeq	r4, r2, sl, asr #30
   25888:	andeq	r4, r2, sl, ror pc
   2588c:			; <UNDEFINED> instruction: 0x00024fb6
   25890:	strdeq	r4, [r2], -r6
   25894:	andeq	r5, r2, r6, lsr r0
   25898:	andeq	r5, r2, r2, ror r0
   2589c:	andeq	r5, r2, lr, lsr #1
   258a0:	strdeq	r5, [r2], -r2
   258a4:	andeq	r5, r2, r6, lsr #2
   258a8:	andeq	r5, r2, sl, asr r1
   258ac:	andeq	r5, r2, lr, lsl #3
   258b0:	andeq	r5, r2, r2, asr #3
   258b4:	andeq	r5, r2, r6, lsl #4
   258b8:	andeq	r5, r2, lr, lsr r2
   258bc:	andeq	r5, r2, r6, lsl #5
   258c0:	andeq	r5, r2, r6, asr #5
   258c4:	strdeq	r5, [r2], -r6
   258c8:	andeq	r5, r2, r6, lsr r3
   258cc:	andeq	r5, r2, r6, ror r3
   258d0:	andeq	r5, r2, lr, lsr #7
   258d4:	andeq	r5, r2, r6, ror #7
   258d8:	andeq	r5, r2, r6, lsr #8
   258dc:	andeq	r5, r2, sl, ror #8
   258e0:	andeq	r5, r2, r6, lsr #9
   258e4:	andeq	r5, r2, r6, ror #9
   258e8:	andeq	r5, r2, lr, lsl r5
   258ec:	andeq	r5, r2, r2, ror #10
   258f0:	muleq	r2, r8, r5
   258f4:	ldrdeq	r5, [r2], -r6
   258f8:	andeq	r5, r2, r4, lsl r6
   258fc:	andeq	r5, r2, sl, asr #12
   25900:	andeq	r5, r2, r8, lsl #13
   25904:	ldrdeq	r5, [r2], -r2
   25908:	andeq	r5, r2, r8, lsl r7
   2590c:	andeq	r5, r2, sl, asr r7
   25910:	andeq	r5, r2, r8, lsl #15
   25914:			; <UNDEFINED> instruction: 0x000257b6
   25918:	andeq	r5, r2, ip, ror #15
   2591c:	andeq	r5, r2, lr, lsl r8
   25920:	andeq	r5, r2, ip, asr r8
   25924:	andeq	r5, r2, r2, lsr #17
   25928:	ldrdeq	r5, [r2], -ip
   2592c:	andeq	r5, r2, lr, lsl #18
   25930:	andeq	r5, r2, ip, asr #18
   25934:	andeq	r5, r2, sl, lsl #19
   25938:	andeq	r5, r2, ip, asr #19
   2593c:	andeq	r5, r2, r2, lsl sl
   25940:	andeq	r5, r2, r0, asr sl
   25944:	andeq	r5, r2, lr, lsl #21
   25948:	andeq	r5, r2, ip, asr #21
   2594c:	andeq	r5, r2, r2, lsl #22
   25950:	andeq	r5, r2, r4, asr #22
   25954:	andeq	r5, r2, r2, lsl #23
   25958:			; <UNDEFINED> instruction: 0x00025bb0
   2595c:	strdeq	r5, [r2], -r2
   25960:	andeq	r5, r2, ip, lsr #24
   25964:	andeq	r5, r2, r2, ror #24
   25968:	muleq	r2, r8, ip
   2596c:	ldrdeq	r5, [r2], -r2
   25970:	andeq	r5, r2, r8, lsl #26
   25974:	andeq	r5, r2, r6, asr #26
   25978:	andeq	r5, r2, r8, lsl #27
   2597c:	andeq	r5, r2, lr, asr #27
   25980:	andeq	r5, r2, r0, lsl lr
   25984:	andeq	r5, r2, r2, asr lr
   25988:	andeq	r5, r2, r4, lsl #29
   2598c:			; <UNDEFINED> instruction: 0x00025ebe
   25990:	strdeq	r5, [r2], -r0
   25994:	andeq	r5, r2, lr, lsr #30
   25998:	andeq	r5, r2, ip, ror #30
   2599c:	muleq	r2, lr, pc	; <UNPREDICTABLE>
   259a0:	ldrdeq	r5, [r2], -r0
   259a4:	andeq	r6, r2, lr
   259a8:	andeq	r6, r2, ip, asr #32
   259ac:	andeq	r6, r2, lr, lsl #1
   259b0:	andeq	r6, r2, r8, asr #1
   259b4:	andeq	r6, r2, r2, lsl #2
   259b8:	andeq	r6, r2, r0, asr #2
   259bc:	andeq	r6, r2, r2, ror r1
   259c0:			; <UNDEFINED> instruction: 0x000261b0
   259c4:	strdeq	r6, [r2], -r2
   259c8:	andeq	r6, r2, r4, lsr r2
   259cc:	andeq	r6, r2, sl, ror #4
   259d0:			; <UNDEFINED> instruction: 0x000262b0
   259d4:	andeq	r6, r2, r6, ror #5
   259d8:	andeq	r6, r2, r8, lsr #6
   259dc:	andeq	r6, r2, r6, ror #6
   259e0:	andeq	r6, r2, r4, lsr #7
   259e4:	andeq	r6, r2, r6, ror #7
   259e8:	andeq	r6, r2, r8, lsl #8
   259ec:	andeq	r6, r2, sl, lsr #8
   259f0:	andeq	r6, r2, r4, asr r4
   259f4:	muleq	r2, r2, r4
   259f8:	ldrdeq	r6, [r2], -r4
   259fc:	andeq	r6, r2, sl, lsl r5
   25a00:	strlt	r4, [r8, #-2059]	; 0xfffff7f5
   25a04:	stmdavc	r3, {r3, r4, r5, r6, sl, lr}
   25a08:	bmi	2d1f7c <full_module_path@@Base+0x258a14>
   25a0c:	stmdbmi	sl, {r0, r1, sp}
   25a10:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   25a14:	blx	ffc63a0e <full_module_path@@Base+0xffbea4a6>
   25a18:			; <UNDEFINED> instruction: 0x4008e8bd
   25a1c:			; <UNDEFINED> instruction: 0xf7f72014
   25a20:	stmdbmi	r6, {r0, r2, r5, r8, r9, sl, fp, ip, sp, pc}
   25a24:	ldrbtmi	r2, [r9], #-712	; 0xfffffd38
   25a28:	blx	fe8e1a8c <full_module_path@@Base+0xfe868524>
   25a2c:	svclt	0x0000e7ed
   25a30:			; <UNDEFINED> instruction: 0x00050db4
   25a34:	andeq	r0, r5, r8, lsr #27
   25a38:	andeq	r6, r2, sl, lsr r3
   25a3c:	ldrdeq	r6, [r2], -r6	; <UNPREDICTABLE>
   25a40:	mvnsmi	lr, #737280	; 0xb4000
   25a44:			; <UNDEFINED> instruction: 0xf8df4605
   25a48:	strmi	r0, [lr], -r4, ror #25
   25a4c:	addlt	r6, r5, fp, lsl #16
   25a50:	ldclne	8, cr15, [ip], {223}	; 0xdf
   25a54:			; <UNDEFINED> instruction: 0xf8df4478
   25a58:			; <UNDEFINED> instruction: 0xf8df7cdc
   25a5c:	stmdapl	r1, {r2, r3, r4, r6, r7, sl, fp, lr}^
   25a60:			; <UNDEFINED> instruction: 0xf8df447f
   25a64:	ldrbtmi	r2, [ip], #-3288	; 0xfffff328
   25a68:	tstls	r3, r9, lsl #16
   25a6c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   25a70:	eormi	pc, r3, r5, asr #16
   25a74:	ldmpl	sl!, {r3, r4, r7}
   25a78:	bcs	3fac8 <fchmod@plt+0x38f0c>
   25a7c:	strhi	pc, [r4, #-768]	; 0xfffffd00
   25a80:	ldccs	8, cr15, [ip], #892	; 0x37c
   25a84:	stmdaeq	r1, {r0, r1, r8, ip, sp, lr, pc}
   25a88:			; <UNDEFINED> instruction: 0xf8d2447a
   25a8c:			; <UNDEFINED> instruction: 0xf1bcc0ec
   25a90:	tstle	r6, r0, lsl #30
   25a94:	stccs	8, cr15, [ip], #892	; 0x37c
   25a98:			; <UNDEFINED> instruction: 0xf1034428
   25a9c:	ldrbtmi	r0, [sl], #-2050	; 0xfffff7fe
   25aa0:			; <UNDEFINED> instruction: 0xf8df6042
   25aa4:			; <UNDEFINED> instruction: 0x212d3ca4
   25aa8:	stccs	8, cr15, [r0], #892	; 0x37c
   25aac:	ldrbtmi	r2, [fp], #-1025	; 0xfffffbff
   25ab0:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
   25ab4:	rscsne	pc, r0, r2, lsl #17
   25ab8:			; <UNDEFINED> instruction: 0xf0402b00
   25abc:			; <UNDEFINED> instruction: 0xf8df84df
   25ac0:	ldrbtmi	r3, [fp], #-3216	; 0xfffff370
   25ac4:	teqeq	r0, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   25ac8:	stcle	8, cr2, [r9, #-0]
   25acc:	ldrshcs	r3, [r6, #-48]!	; 0xffffffd0
   25ad0:	strtmi	r1, [r3], #-2074	; 0xfffff7e6
   25ad4:			; <UNDEFINED> instruction: 0xf8034422
   25ad8:	addsmi	r1, sl, #1024	; 0x400
   25adc:	strmi	sp, [r4], #-507	; 0xfffffe05
   25ae0:	ldclcc	8, cr15, [r0], #-892	; 0xfffffc84
   25ae4:			; <UNDEFINED> instruction: 0xf8d3447b
   25ae8:			; <UNDEFINED> instruction: 0xb1222134
   25aec:	strcc	r4, [r1], #-1059	; 0xfffffbdd
   25af0:			; <UNDEFINED> instruction: 0xf8832262
   25af4:			; <UNDEFINED> instruction: 0xf8df20f0
   25af8:	ldrbtmi	r3, [fp], #-3168	; 0xfffff3a0
   25afc:	teqcs	r8, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   25b00:	strtmi	fp, [r3], #-290	; 0xfffffede
   25b04:	rsbscs	r3, r5, #16777216	; 0x1000000
   25b08:	rscscs	pc, r0, r3, lsl #17
   25b0c:	mcrrcc	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
   25b10:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   25b14:			; <UNDEFINED> instruction: 0xf8dfb93b
   25b18:	rsbcs	r3, lr, #72, 24	; 0x4800
   25b1c:	strtmi	r4, [r3], #-1147	; 0xfffffb85
   25b20:			; <UNDEFINED> instruction: 0xf8833401
   25b24:			; <UNDEFINED> instruction: 0xf8df20f0
   25b28:	ldrbtmi	r3, [fp], #-3132	; 0xfffff3c4
   25b2c:	teqcs	ip, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   25b30:	strtmi	fp, [r3], #-290	; 0xfffffede
   25b34:	rsbcs	r3, ip, #16777216	; 0x1000000
   25b38:	rscscs	pc, r0, r3, lsl #17
   25b3c:	stccc	8, cr15, [r8], #-892	; 0xfffffc84
   25b40:	stccs	8, cr15, [r8], #-892	; 0xfffffc84
   25b44:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   25b48:			; <UNDEFINED> instruction: 0xf8d2689b
   25b4c:	fmlneem	f1, f0, f0
   25b50:	stmdble	fp, {r0, fp, sp}
   25b54:	stmiblt	r9, {r0, r1, r4, r7, r8, ip, sp, pc}
   25b58:	ldrdcc	pc, [r4, #-130]	; 0xffffff7e
   25b5c:			; <UNDEFINED> instruction: 0xf8d2b933
   25b60:	cmplt	fp, r8, asr #2
   25b64:	svceq	0x0000f1bc
   25b68:	strbhi	pc, [r9], #0	; <UNPREDICTABLE>
   25b6c:	stccc	8, cr15, [r0], {223}	; 0xdf
   25b70:	ldrbtmi	r2, [fp], #-612	; 0xfffffd9c
   25b74:	strcc	r4, [r1], #-1059	; 0xfffffbdd
   25b78:	rscscs	pc, r0, r3, lsl #17
   25b7c:	svceq	0x0000f1bc
   25b80:	ldrthi	pc, [sp], #0	; <UNPREDICTABLE>
   25b84:	blcs	ffb63f08 <full_module_path@@Base+0xffaea9a0>
   25b88:			; <UNDEFINED> instruction: 0xf8d2447a
   25b8c:			; <UNDEFINED> instruction: 0xb123314c
   25b90:	strcc	r4, [r1], #-1058	; 0xfffffbde
   25b94:			; <UNDEFINED> instruction: 0xf882234b
   25b98:			; <UNDEFINED> instruction: 0xf8df30f0
   25b9c:	ldrbtmi	r2, [sl], #-3036	; 0xfffff424
   25ba0:	ldrsbcc	pc, [r0, #-130]	; 0xffffff7e	; <UNPREDICTABLE>
   25ba4:	strtmi	fp, [r2], #-291	; 0xfffffedd
   25ba8:	cmncs	sp, #16777216	; 0x1000000
   25bac:	rscscc	pc, r0, r2, lsl #17
   25bb0:	blcs	ff263f34 <full_module_path@@Base+0xff1ea9cc>
   25bb4:			; <UNDEFINED> instruction: 0xf8d2447a
   25bb8:			; <UNDEFINED> instruction: 0xb1233154
   25bbc:	strcc	r4, [r1], #-1058	; 0xfffffbde
   25bc0:			; <UNDEFINED> instruction: 0xf882234f
   25bc4:			; <UNDEFINED> instruction: 0xf8df30f0
   25bc8:	ldrbtmi	r2, [sl], #-3000	; 0xfffff448
   25bcc:	ldrsbcc	pc, [r8, #-130]	; 0xffffff7e	; <UNPREDICTABLE>
   25bd0:	strtmi	fp, [r2], #-291	; 0xfffffedd
   25bd4:	movtcs	r3, #41985	; 0xa401
   25bd8:	rscscc	pc, r0, r2, lsl #17
   25bdc:	blcc	fe963f60 <full_module_path@@Base+0xfe8ea9f8>
   25be0:			; <UNDEFINED> instruction: 0xf8d3447b
   25be4:	bcs	2e15c <fchmod@plt+0x275a0>
   25be8:	ldrhi	pc, [r2, #-64]	; 0xffffffc0
   25bec:	blcc	fe663f70 <full_module_path@@Base+0xfe5eaa08>
   25bf0:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   25bf4:	vstrle	d2, [r7, #-0]
   25bf8:	blcc	fe463f7c <full_module_path@@Base+0xfe3eaa14>
   25bfc:	ldrbtmi	r2, [fp], #-599	; 0xfffffda9
   25c00:	strcc	r4, [r1], #-1059	; 0xfffffbdd
   25c04:	rscscs	pc, r0, r3, lsl #17
   25c08:	blcc	fe163f8c <full_module_path@@Base+0xfe0eaa24>
   25c0c:			; <UNDEFINED> instruction: 0xf8d3447b
   25c10:	cmnlt	sl, r8, ror #2
   25c14:			; <UNDEFINED> instruction: 0xf1042a01
   25c18:	bl	e8024 <full_module_path@@Base+0x6eabc>
   25c1c:	svclt	0x00c60004
   25c20:	strcc	r4, [r2], #-1099	; 0xfffffbb5
   25c24:			; <UNDEFINED> instruction: 0xf04f464c
   25c28:			; <UNDEFINED> instruction: 0xf8800e48
   25c2c:	svclt	0x00c8e0f0
   25c30:	rscs	pc, r0, r3, lsl #17
   25c34:	blcs	1763fb8 <full_module_path@@Base+0x16eaa50>
   25c38:			; <UNDEFINED> instruction: 0xf8d2447a
   25c3c:			; <UNDEFINED> instruction: 0xb123316c
   25c40:	strcc	r4, [r1], #-1058	; 0xfffffbde
   25c44:			; <UNDEFINED> instruction: 0xf882236f
   25c48:			; <UNDEFINED> instruction: 0xf8df30f0
   25c4c:	ldrbtmi	r2, [sl], #-2892	; 0xfffff4b4
   25c50:	ldrsbcc	pc, [r0, #-130]!	; 0xffffff7e	; <UNPREDICTABLE>
   25c54:	strtmi	fp, [r2], #-291	; 0xfffffedd
   25c58:	cmncs	r7, #16777216	; 0x1000000
   25c5c:	rscscc	pc, r0, r2, lsl #17
   25c60:	blcs	e63fe4 <full_module_path@@Base+0xdeaa7c>
   25c64:			; <UNDEFINED> instruction: 0xf8d2447a
   25c68:			; <UNDEFINED> instruction: 0xb1233174
   25c6c:	strcc	r4, [r1], #-1058	; 0xfffffbde
   25c70:			; <UNDEFINED> instruction: 0xf8822344
   25c74:			; <UNDEFINED> instruction: 0xf8df30f0
   25c78:	ldrbtmi	r2, [sl], #-2856	; 0xfffff4d8
   25c7c:	ldrsbcc	pc, [r8, #-130]!	; 0xffffff7e	; <UNPREDICTABLE>
   25c80:	strtmi	fp, [r2], #-291	; 0xfffffedd
   25c84:	cmncs	r4, #16777216	; 0x1000000
   25c88:	rscscc	pc, r0, r2, lsl #17
   25c8c:	blcc	564010 <full_module_path@@Base+0x4eaaa8>
   25c90:			; <UNDEFINED> instruction: 0xf8d3447b
   25c94:	bcs	2e28c <fchmod@plt+0x276d0>
   25c98:	strthi	pc, [r3], #-0
   25c9c:	strcc	r4, [r1], #-1059	; 0xfffffbdd
   25ca0:			; <UNDEFINED> instruction: 0xf8832270
   25ca4:			; <UNDEFINED> instruction: 0xf8df20f0
   25ca8:	ldrbtmi	r3, [fp], #-2816	; 0xfffff500
   25cac:	ldrdcs	pc, [r4, r3]
   25cb0:	strtmi	fp, [r3], #-290	; 0xfffffede
   25cb4:	subcs	r3, r1, #16777216	; 0x1000000
   25cb8:	rscscs	pc, r0, r3, lsl #17
   25cbc:	bcc	ffb64040 <full_module_path@@Base+0xffaeaad8>
   25cc0:			; <UNDEFINED> instruction: 0xf8d3447b
   25cc4:	cmnlt	sl, r8, lsl #3
   25cc8:			; <UNDEFINED> instruction: 0xf1042a01
   25ccc:	bl	e94d8 <full_module_path@@Base+0x6ff70>
   25cd0:	svclt	0x00c60004
   25cd4:	strcc	r4, [r2], #-1139	; 0xfffffb8d
   25cd8:			; <UNDEFINED> instruction: 0xf04f4674
   25cdc:			; <UNDEFINED> instruction: 0xf8800c58
   25ce0:	svclt	0x00c8c0f0
   25ce4:	rscsgt	pc, r0, r3, lsl #17
   25ce8:			; <UNDEFINED> instruction: 0xf8dfb139
   25cec:	rsbscs	r3, r2, #196, 20	; 0xc4000
   25cf0:	strtmi	r4, [r3], #-1147	; 0xfffffb85
   25cf4:			; <UNDEFINED> instruction: 0xf8833401
   25cf8:			; <UNDEFINED> instruction: 0xf8df20f0
   25cfc:	ldrbtmi	r3, [fp], #-2744	; 0xfffff548
   25d00:	ldrdcs	pc, [ip, r3]
   25d04:	strtmi	fp, [r3], #-290	; 0xfffffede
   25d08:	rsbcs	r3, r3, #16777216	; 0x1000000
   25d0c:	rscscs	pc, r0, r3, lsl #17
   25d10:	bcc	fe964094 <full_module_path@@Base+0xfe8eab2c>
   25d14:			; <UNDEFINED> instruction: 0xf8d3447b
   25d18:			; <UNDEFINED> instruction: 0xb1222190
   25d1c:	strcc	r4, [r1], #-1059	; 0xfffffbdd
   25d20:			; <UNDEFINED> instruction: 0xf8832243
   25d24:			; <UNDEFINED> instruction: 0xf8df20f0
   25d28:	ldrbtmi	r3, [fp], #-2708	; 0xfffff56c
   25d2c:			; <UNDEFINED> instruction: 0x2194f8d3
   25d30:	strtmi	fp, [r3], #-290	; 0xfffffede
   25d34:	subcs	r3, r9, #16777216	; 0x1000000
   25d38:	rscscs	pc, r0, r3, lsl #17
   25d3c:	bcc	fe0640c0 <full_module_path@@Base+0xfdfeab58>
   25d40:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   25d44:			; <UNDEFINED> instruction: 0xf8dfb13b
   25d48:	subscs	r3, r2, #124, 20	; 0x7c000
   25d4c:	strtmi	r4, [r3], #-1147	; 0xfffffb85
   25d50:			; <UNDEFINED> instruction: 0xf8833401
   25d54:			; <UNDEFINED> instruction: 0xf8df20f0
   25d58:	ldrbtmi	r3, [fp], #-2672	; 0xfffff590
   25d5c:			; <UNDEFINED> instruction: 0x2198f8d3
   25d60:	bcs	92350 <full_module_path@@Base+0x18de8>
   25d64:	stfeqd	f7, [r1], {4}
   25d68:	tsteq	r4, r3, lsl #22
   25d6c:	strbtmi	fp, [r3], #-4038	; 0xfffff03a
   25d70:	strbtmi	r3, [r4], -r2, lsl #8
   25d74:	rsbseq	pc, r8, pc, asr #32
   25d78:	rscseq	pc, r0, r1, lsl #17
   25d7c:			; <UNDEFINED> instruction: 0xf883bfc8
   25d80:			; <UNDEFINED> instruction: 0xf8df00f0
   25d84:	ldrbtmi	r3, [fp], #-2632	; 0xfffff5b8
   25d88:			; <UNDEFINED> instruction: 0x219cf8d3
   25d8c:	strtmi	fp, [r3], #-290	; 0xfffffede
   25d90:	subscs	r3, r3, #16777216	; 0x1000000
   25d94:	rscscs	pc, r0, r3, lsl #17
   25d98:	bcc	d6411c <full_module_path@@Base+0xceabb4>
   25d9c:			; <UNDEFINED> instruction: 0xf8d3447b
   25da0:	bcs	6e428 <file_old_total@@Base+0x5178>
   25da4:	ldmdbne	fp, {r0, r8, r9, sl, fp, ip, sp, pc}
   25da8:	rsbscs	r3, sl, #16777216	; 0x1000000
   25dac:	rscscs	pc, r0, r3, lsl #17
   25db0:	stc2	0, cr15, [r6], #-28	; 0xffffffe4
   25db4:	bcc	764138 <full_module_path@@Base+0x6eabd0>
   25db8:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   25dbc:	vpmin.u8	d18, d0, d13
   25dc0:			; <UNDEFINED> instruction: 0xf8df8381
   25dc4:			; <UNDEFINED> instruction: 0xf04f2a14
   25dc8:	ldmibvs	r8, {r0, r2, r5, r6, r9, sl, fp}
   25dcc:	stceq	0, cr15, [lr], #-316	; 0xfffffec4
   25dd0:	cfstrsne	mvf4, [r3], #488	; 0x1e8
   25dd4:			; <UNDEFINED> instruction: 0xf8811911
   25dd8:			; <UNDEFINED> instruction: 0xf881e0f0
   25ddc:	stmdacs	r0, {r0, r4, r5, r6, r7, lr, pc}
   25de0:	strhi	pc, [pc], #-64	; 25de8 <fchmod@plt+0x1f22c>
   25de4:	ldmibcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   25de8:	ldmdbcs	pc!, {r0, r3, r4, r6, r8, sl, fp, ip}	; <UNPREDICTABLE>
   25dec:	ldrbteq	pc, [r3], #-79	; 0xffffffb1	; <UNPREDICTABLE>
   25df0:			; <UNDEFINED> instruction: 0xf04f447a
   25df4:	ldrmi	r0, [r3], #-102	; 0xffffff9a
   25df8:	ldmdane	r2, {r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
   25dfc:	mcrreq	0, 4, pc, ip, cr15	; <UNPREDICTABLE>
   25e00:	rscsmi	pc, r1, r3, lsl #17
   25e04:	ldrbteq	pc, [r8], #-79	; 0xffffffb1	; <UNPREDICTABLE>
   25e08:	rscseq	pc, r2, r3, lsl #17
   25e0c:	subeq	pc, r3, pc, asr #32
   25e10:	rscsgt	pc, r0, r3, lsl #17
   25e14:	rscsmi	pc, r3, r3, lsl #17
   25e18:	rscseq	pc, r4, r3, lsl #17
   25e1c:	movwcs	fp, #4060	; 0xfdc
   25e20:	rscscc	pc, r0, r2, lsl #17
   25e24:	ldrthi	pc, [r4], r0, lsl #6	; <UNPREDICTABLE>
   25e28:	ldmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   25e2c:	mvnscc	r4, #2063597568	; 0x7b000000
   25e30:	eorcc	pc, r8, r5, asr #16
   25e34:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   25e38:	stmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   25e3c:			; <UNDEFINED> instruction: 0xf8d3447b
   25e40:	stfcss	f4, [r0], {164}	; 0xa4
   25e44:	strthi	pc, [r4], -r0
   25e48:	strtmi	r2, [r0], -ip, lsr #2
   25e4c:	stcl	7, cr15, [r0], {224}	; 0xe0
   25e50:	stfnep	f3, [r4], {-0}
   25e54:	ldmibcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   25e58:	strtmi	sl, [r3], -r2, lsl #16
   25e5c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   25e60:	bl	ffee3de8 <full_module_path@@Base+0xffe6a880>
   25e64:	vmlal.s8	q9, d0, d0
   25e68:	blls	c7844 <full_module_path@@Base+0x4e2dc>
   25e6c:	streq	pc, [r1], #-264	; 0xfffffef8
   25e70:	eorcc	pc, r8, r5, asr #16
   25e74:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   25e78:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   25e7c:			; <UNDEFINED> instruction: 0xf8dfb133
   25e80:	ldmpl	fp!, {r4, r5, r6, r8, fp, ip, sp}^
   25e84:	blcs	3fef8 <fchmod@plt+0x3933c>
   25e88:			; <UNDEFINED> instruction: 0x83b7f000
   25e8c:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   25e90:			; <UNDEFINED> instruction: 0xf8d3447b
   25e94:	blcs	723ac <saw_xattr_filter@@Base+0xf1c>
   25e98:			; <UNDEFINED> instruction: 0xf8dfdd05
   25e9c:	ldrbtmi	r3, [fp], #-2396	; 0xfffff6a4
   25ea0:	eorcc	pc, r4, r5, asr #16
   25ea4:			; <UNDEFINED> instruction: 0xf8df3401
   25ea8:	ldrbtmi	r3, [fp], #-2388	; 0xfffff6ac
   25eac:			; <UNDEFINED> instruction: 0xb16b689b
   25eb0:	stmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   25eb4:			; <UNDEFINED> instruction: 0xf8d3447b
   25eb8:	ldmdblt	sl!, {r6, r8, sp}
   25ebc:	ldrdcs	pc, [r8, #-131]	; 0xffffff7d
   25ec0:			; <UNDEFINED> instruction: 0xf8d3b122
   25ec4:	blcs	3227c <fchmod@plt+0x2b6c0>
   25ec8:	ldrhi	pc, [sl], -r0, asr #32
   25ecc:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   25ed0:			; <UNDEFINED> instruction: 0xf8d3447b
   25ed4:	teqlt	r3, r0, lsr #3
   25ed8:	stmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   25edc:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   25ee0:			; <UNDEFINED> instruction: 0xf0401c5a
   25ee4:			; <UNDEFINED> instruction: 0xf8df83b5
   25ee8:	ldrbtmi	r3, [fp], #-2340	; 0xfffff6dc
   25eec:	ldrsbcs	pc, [r4, #-131]!	; 0xffffff7d	; <UNPREDICTABLE>
   25ef0:	ldrdcc	pc, [r8, r3]!
   25ef4:			; <UNDEFINED> instruction: 0xf0002a00
   25ef8:	blcs	46a6c <_IO_stdin_used@@Base+0x11f4>
   25efc:	cmnhi	r7, #0	; <UNPREDICTABLE>
   25f00:	stmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   25f04:			; <UNDEFINED> instruction: 0xf8d3447b
   25f08:	cmnlt	sl, ip, lsr #3
   25f0c:	ldrdcs	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
   25f10:			; <UNDEFINED> instruction: 0xf8d3b152
   25f14:	bcs	6e5dc <file_old_total@@Base+0x532c>
   25f18:	bicshi	pc, pc, #64, 6
   25f1c:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   25f20:			; <UNDEFINED> instruction: 0xf845447b
   25f24:	strcc	r3, [r1], #-36	; 0xffffffdc
   25f28:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   25f2c:			; <UNDEFINED> instruction: 0xf8d3447b
   25f30:	blcs	32618 <fchmod@plt+0x2ba5c>
   25f34:	mvnhi	pc, #64	; 0x40
   25f38:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   25f3c:			; <UNDEFINED> instruction: 0xf8d3447b
   25f40:	blcs	32638 <fchmod@plt+0x2ba7c>
   25f44:	strhi	pc, [r8, #64]	; 0x40
   25f48:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   25f4c:			; <UNDEFINED> instruction: 0xf8d3447b
   25f50:	blcs	32658 <fchmod@plt+0x2ba9c>
   25f54:	ldrbhi	pc, [r1, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
   25f58:	stmiacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   25f5c:			; <UNDEFINED> instruction: 0xf8d3447b
   25f60:			; <UNDEFINED> instruction: 0xf1b881c4
   25f64:			; <UNDEFINED> instruction: 0xf0400f00
   25f68:			; <UNDEFINED> instruction: 0xf8df8543
   25f6c:	ldrbtmi	r3, [fp], #-2236	; 0xfffff744
   25f70:	ldrdcs	pc, [r8, #131]	; 0x83
   25f74:			; <UNDEFINED> instruction: 0xf0002a00
   25f78:			; <UNDEFINED> instruction: 0xf8df858e
   25f7c:	strhteq	r1, [r2], r0
   25f80:	ldrbtmi	r4, [r9], #-1066	; 0xfffffbd6
   25f84:	eorne	pc, r4, r5, asr #16
   25f88:	ldrdne	pc, [r8, #131]	; 0x83
   25f8c:	subsvs	r3, r1, r2, lsl #8
   25f90:	ldmdacs	r2!, {r0, r1, r4, r6, r7, r8, fp, sp, lr, pc}^
   25f94:	ldmne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   25f98:	tstlt	r2, r9, ror r4
   25f9c:	ldmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   25fa0:			; <UNDEFINED> instruction: 0x46404479
   25fa4:	ldmdb	r2!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25fa8:			; <UNDEFINED> instruction: 0xf0402800
   25fac:			; <UNDEFINED> instruction: 0xf8df8511
   25fb0:	ldrbtmi	r3, [fp], #-2184	; 0xfffff778
   25fb4:	ldrsbcc	pc, [r0, #131]	; 0x83	; <UNPREDICTABLE>
   25fb8:			; <UNDEFINED> instruction: 0xf8dfb16b
   25fbc:	stmdage	r2, {r7, fp, sp}
   25fc0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   25fc4:	bl	1263f4c <full_module_path@@Base+0x11ea9e4>
   25fc8:	vmlal.s8	q9, d0, d0
   25fcc:	blls	c76e0 <full_module_path@@Base+0x4e178>
   25fd0:	eorcc	pc, r4, r5, asr #16
   25fd4:			; <UNDEFINED> instruction: 0xf8df3401
   25fd8:	ldrbtmi	r3, [fp], #-2152	; 0xfffff798
   25fdc:	ldrdcs	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
   25fe0:			; <UNDEFINED> instruction: 0xf0002a00
   25fe4:			; <UNDEFINED> instruction: 0xf8df82a6
   25fe8:	ldrbtmi	r3, [fp], #-2140	; 0xfffff7a4
   25fec:	blcs	40860 <fchmod@plt+0x39ca4>
   25ff0:	movthi	pc, #21248	; 0x5300	; <UNPREDICTABLE>
   25ff4:			; <UNDEFINED> instruction: 0xf8dfd105
   25ff8:	ldrbtmi	r3, [fp], #-2128	; 0xfffff7b0
   25ffc:	eorcc	pc, r4, r5, asr #16
   26000:			; <UNDEFINED> instruction: 0xf8df3401
   26004:	ldrbtmi	r3, [fp], #-2120	; 0xfffff7b8
   26008:	movwcs	lr, #43475	; 0xa9d3
   2600c:			; <UNDEFINED> instruction: 0xf1732a00
   26010:	blle	366c18 <full_module_path@@Base+0x2ed6b0>
   26014:	ldmdacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   26018:			; <UNDEFINED> instruction: 0xf8df00a3
   2601c:	strtmi	r1, [fp], #-2104	; 0xfffff7c8
   26020:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   26024:	eorne	pc, r4, r5, asr #16
   26028:	ldrsbcs	pc, [r4, #130]	; 0x82	; <UNPREDICTABLE>
   2602c:	subsvs	r3, sl, r2, lsl #8
   26030:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   26034:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   26038:	bcs	2ec70 <fchmod@plt+0x280b4>
   2603c:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
   26040:			; <UNDEFINED> instruction: 0xf8dfdb0d
   26044:	adceq	r2, r3, r8, lsl r8
   26048:	ldmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2604c:	ldrbtmi	r4, [sl], #-1067	; 0xfffffbd5
   26050:			; <UNDEFINED> instruction: 0xf8454479
   26054:			; <UNDEFINED> instruction: 0xf8d21024
   26058:	strcc	r2, [r2], #-472	; 0xfffffe28
   2605c:			; <UNDEFINED> instruction: 0xf8df605a
   26060:	ldrbtmi	r3, [fp], #-2052	; 0xfffff7fc
   26064:	ldrsbcs	lr, [r7, #-147]!	; 0xffffff6d
   26068:			; <UNDEFINED> instruction: 0xf0002900
   2606c:			; <UNDEFINED> instruction: 0xf8df8529
   26070:	ldrbtmi	r3, [fp], #-2040	; 0xfffff808
   26074:	eorcc	pc, r4, r5, asr #16
   26078:	teqlt	r2, r1, lsl #8
   2607c:	orreq	lr, r4, #5120	; 0x1400
   26080:			; <UNDEFINED> instruction: 0xf8df3401
   26084:	ldrbtmi	r2, [sl], #-2024	; 0xfffff818
   26088:			; <UNDEFINED> instruction: 0xf8df601a
   2608c:	ldrbtmi	r3, [fp], #-2020	; 0xfffff81c
   26090:	ldrdcc	pc, [ip, #131]!	; 0x83
   26094:			; <UNDEFINED> instruction: 0xf8dfb12b
   26098:	ldrbtmi	r3, [fp], #-2012	; 0xfffff824
   2609c:	eorcc	pc, r4, r5, asr #16
   260a0:			; <UNDEFINED> instruction: 0xf8df3401
   260a4:	ldrbtmi	r3, [fp], #-2004	; 0xfffff82c
   260a8:	ldrsbcc	pc, [r0, #131]!	; 0x83	; <UNPREDICTABLE>
   260ac:	ble	170cb4 <full_module_path@@Base+0xf774c>
   260b0:			; <UNDEFINED> instruction: 0x37c8f8df
   260b4:			; <UNDEFINED> instruction: 0xf845447b
   260b8:	strcc	r3, [r1], #-36	; 0xffffffdc
   260bc:			; <UNDEFINED> instruction: 0x37c0f8df
   260c0:			; <UNDEFINED> instruction: 0xf8d3447b
   260c4:	blcs	7289c <saw_xattr_filter@@Base+0x140c>
   260c8:			; <UNDEFINED> instruction: 0xf8dfdd05
   260cc:	ldrbtmi	r3, [fp], #-1976	; 0xfffff848
   260d0:	eorcc	pc, r4, r5, asr #16
   260d4:			; <UNDEFINED> instruction: 0xf8df3401
   260d8:	ldrbtmi	r3, [fp], #-1968	; 0xfffff850
   260dc:	ldrsbcc	pc, [r8, #131]!	; 0x83	; <UNPREDICTABLE>
   260e0:			; <UNDEFINED> instruction: 0xf8dfb12b
   260e4:	ldrbtmi	r3, [fp], #-1960	; 0xfffff858
   260e8:	eorcc	pc, r4, r5, asr #16
   260ec:			; <UNDEFINED> instruction: 0xf8df3401
   260f0:	ldrbtmi	r3, [fp], #-1952	; 0xfffff860
   260f4:	ldrsbcc	pc, [ip, #131]!	; 0x83	; <UNPREDICTABLE>
   260f8:			; <UNDEFINED> instruction: 0xf8dfb12b
   260fc:	ldrbtmi	r3, [fp], #-1944	; 0xfffff868
   26100:	eorcc	pc, r4, r5, asr #16
   26104:			; <UNDEFINED> instruction: 0xf8df3401
   26108:	ldrbtmi	r3, [fp], #-1936	; 0xfffff870
   2610c:	ldrdcs	lr, [r1, r3]
   26110:			; <UNDEFINED> instruction: 0xf0002a02
   26114:	bcs	86cdc <full_module_path@@Base+0xd774>
   26118:	adchi	pc, r8, #0
   2611c:			; <UNDEFINED> instruction: 0xf8dfb139
   26120:	ldrbtmi	r3, [fp], #-1916	; 0xfffff884
   26124:	ldrdcc	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
   26128:			; <UNDEFINED> instruction: 0xf0402b00
   2612c:			; <UNDEFINED> instruction: 0xf8df82bb
   26130:	ldrbtmi	r3, [fp], #-1904	; 0xfffff890
   26134:	andscc	pc, r0, #13828096	; 0xd30000
   26138:			; <UNDEFINED> instruction: 0xf0402b00
   2613c:			; <UNDEFINED> instruction: 0xf8df849b
   26140:	ldrbtmi	r3, [fp], #-1892	; 0xfffff89c
   26144:	andsne	pc, r4, #13828096	; 0xd30000
   26148:	ldrdcs	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
   2614c:			; <UNDEFINED> instruction: 0xf0002900
   26150:	biclt	r8, r2, r8, lsr #9
   26154:	smmlseq	r0, pc, r8, pc	; <UNPREDICTABLE>
   26158:	eorscc	r4, r8, r8, ror r4
   2615c:	andle	r4, sl, r1, lsl #5
   26160:			; <UNDEFINED> instruction: 0x0748f8df
   26164:	strtmi	r0, [r9], #-161	; 0xffffff5f
   26168:			; <UNDEFINED> instruction: 0xf8454478
   2616c:			; <UNDEFINED> instruction: 0xf8d30024
   26170:	strcc	r3, [r2], #-532	; 0xfffffdec
   26174:			; <UNDEFINED> instruction: 0xf8df604b
   26178:	ldrbtmi	r3, [fp], #-1848	; 0xfffff8c8
   2617c:	andscc	pc, r8, #13828096	; 0xd30000
   26180:			; <UNDEFINED> instruction: 0xf0402b00
   26184:			; <UNDEFINED> instruction: 0xf8df82a4
   26188:	ldrbtmi	r3, [fp], #-1836	; 0xfffff8d4
   2618c:	eorcc	pc, r0, #13828096	; 0xd30000
   26190:			; <UNDEFINED> instruction: 0xf8dfb12b
   26194:	ldrbtmi	r3, [fp], #-1828	; 0xfffff8dc
   26198:	eorcc	pc, r4, r5, asr #16
   2619c:			; <UNDEFINED> instruction: 0xf8df3401
   261a0:	ldrbtmi	r3, [fp], #-1820	; 0xfffff8e4
   261a4:	eorcc	pc, r4, #13828096	; 0xd30000
   261a8:			; <UNDEFINED> instruction: 0xf8dfb12b
   261ac:	ldrbtmi	r3, [fp], #-1812	; 0xfffff8ec
   261b0:	eorcc	pc, r4, r5, asr #16
   261b4:			; <UNDEFINED> instruction: 0xf8df3401
   261b8:	ldrbtmi	r3, [fp], #-1804	; 0xfffff8f4
   261bc:	eorcc	pc, r8, #13828096	; 0xd30000
   261c0:			; <UNDEFINED> instruction: 0xf8dfb12b
   261c4:	ldrbtmi	r3, [fp], #-1796	; 0xfffff8fc
   261c8:	eorcc	pc, r4, r5, asr #16
   261cc:			; <UNDEFINED> instruction: 0xf8df3401
   261d0:	ldrbtmi	r3, [fp], #-1788	; 0xfffff904
   261d4:	eorcc	pc, ip, #13828096	; 0xd30000
   261d8:			; <UNDEFINED> instruction: 0xf8dfb12b
   261dc:	ldrbtmi	r3, [fp], #-1780	; 0xfffff90c
   261e0:	eorcc	pc, r4, r5, asr #16
   261e4:			; <UNDEFINED> instruction: 0xf8df3401
   261e8:	ldrbtmi	r3, [fp], #-1772	; 0xfffff914
   261ec:	eorscc	pc, r0, #13828096	; 0xd30000
   261f0:			; <UNDEFINED> instruction: 0xf8dfb12b
   261f4:	ldrbtmi	r3, [fp], #-1764	; 0xfffff91c
   261f8:	eorcc	pc, r4, r5, asr #16
   261fc:	bcs	33208 <fchmod@plt+0x2c64c>
   26200:	bicshi	pc, r5, r0
   26204:			; <UNDEFINED> instruction: 0x36d4f8df
   26208:			; <UNDEFINED> instruction: 0xf8d3447b
   2620c:	cmnlt	fp, r4, lsr r2
   26210:			; <UNDEFINED> instruction: 0x26ccf8df
   26214:	tstcs	r1, r2, lsl #16
   26218:			; <UNDEFINED> instruction: 0xf7e0447a
   2621c:	stmdacs	r0, {r1, r2, r3, r4, r9, fp, sp, lr, pc}
   26220:	ldrhi	pc, [r8], #704	; 0x2c0
   26224:			; <UNDEFINED> instruction: 0xf8459b02
   26228:	strcc	r3, [r1], #-36	; 0xffffffdc
   2622c:	ssatcc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   26230:			; <UNDEFINED> instruction: 0xf8d3447b
   26234:	cmnlt	fp, r8, lsr r2
   26238:	ssatcs	pc, #13, pc, asr #17	; <UNPREDICTABLE>
   2623c:	tstcs	r1, r2, lsl #16
   26240:			; <UNDEFINED> instruction: 0xf7e0447a
   26244:	stmdacs	r0, {r1, r3, r9, fp, sp, lr, pc}
   26248:	strhi	pc, [r4], #704	; 0x2c0
   2624c:			; <UNDEFINED> instruction: 0xf8459b02
   26250:	strcc	r3, [r1], #-36	; 0xffffffdc
   26254:			; <UNDEFINED> instruction: 0x3694f8df
   26258:			; <UNDEFINED> instruction: 0xf8d3447b
   2625c:			; <UNDEFINED> instruction: 0xb12b323c
   26260:	pkhtbcc	pc, ip, pc, asr #17	; <UNPREDICTABLE>
   26264:			; <UNDEFINED> instruction: 0xf845447b
   26268:	strcc	r3, [r1], #-36	; 0xffffffdc
   2626c:	pkhtbcc	pc, r4, pc, asr #17	; <UNPREDICTABLE>
   26270:			; <UNDEFINED> instruction: 0xf8d3447b
   26274:	blcs	32b7c <fchmod@plt+0x2bfc0>
   26278:	mvnhi	pc, r0, asr #32
   2627c:			; <UNDEFINED> instruction: 0x1678f8df
   26280:			; <UNDEFINED> instruction: 0xf8d14479
   26284:	cmplt	r3, r4, asr #4
   26288:			; <UNDEFINED> instruction: 0x2670f8df
   2628c:	strtmi	r0, [fp], #-163	; 0xffffff5d
   26290:			; <UNDEFINED> instruction: 0xf845447a
   26294:			; <UNDEFINED> instruction: 0xf8d12024
   26298:	strcc	r2, [r2], #-580	; 0xfffffdbc
   2629c:			; <UNDEFINED> instruction: 0xf8df605a
   262a0:	ldmpl	sl!, {r5, r6, r9, sl, ip, sp}^
   262a4:	bicslt	r6, r3, r3, lsl r8
   262a8:			; <UNDEFINED> instruction: 0x0658f8df
   262ac:			; <UNDEFINED> instruction: 0xf8d04478
   262b0:			; <UNDEFINED> instruction: 0xf1b88248
   262b4:	ldcle	15, cr0, [r2, #-0]
   262b8:	bl	134ad0 <full_module_path@@Base+0xbb568>
   262bc:			; <UNDEFINED> instruction: 0xf1a50e48
   262c0:	strtmi	r0, [r3], -r4, lsl #24
   262c4:	subne	pc, ip, #208, 16	; 0xd00000
   262c8:	eorne	pc, r3, r5, asr #16
   262cc:			; <UNDEFINED> instruction: 0xf8523302
   262d0:	ldrbmi	r1, [r3, #-3844]!	; 0xfffff0fc
   262d4:	eorne	pc, r3, ip, asr #16
   262d8:	bl	15aab0 <full_module_path@@Base+0xe1548>
   262dc:			; <UNDEFINED> instruction: 0xf8df0448
   262e0:	ldrbtmi	r3, [fp], #-1576	; 0xfffff9d8
   262e4:	subscs	pc, r0, #13828096	; 0xd30000
   262e8:	ldrdcc	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
   262ec:	svclt	0x000c2a00
   262f0:	andcs	r2, r1, #536870912	; 0x20000000
   262f4:			; <UNDEFINED> instruction: 0xf0002b00
   262f8:			; <UNDEFINED> instruction: 0xf0428161
   262fc:			; <UNDEFINED> instruction: 0xf8df0208
   26300:			; <UNDEFINED> instruction: 0xf8df360c
   26304:	andls	r0, r1, #12, 12	; 0xc00000
   26308:	ldrbtmi	r5, [r8], #-2297	; 0xfffff707
   2630c:	blx	ff26430c <full_module_path@@Base+0xff1eada4>
   26310:	andls	r9, r2, r1, lsl #20
   26314:			; <UNDEFINED> instruction: 0xf845b110
   26318:	strcc	r0, [r1], #-36	; 0xffffffdc
   2631c:	ldrbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   26320:	ldrbeq	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   26324:	ldmpl	r9!, {r3, r4, r5, r6, sl, lr}^
   26328:			; <UNDEFINED> instruction: 0xf7fe309c
   2632c:			; <UNDEFINED> instruction: 0x9002fab9
   26330:			; <UNDEFINED> instruction: 0xf845b110
   26334:	strcc	r0, [r1], #-36	; 0xffffffdc
   26338:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   2633c:			; <UNDEFINED> instruction: 0xf8d3447b
   26340:	bcs	2ec98 <fchmod@plt+0x280dc>
   26344:	msrhi	CPSR_f, r0
   26348:	bcs	6d4d0 <file_old_total@@Base+0x4220>
   2634c:	orreq	lr, r4, #323584	; 0x4f000
   26350:	tsteq	r3, r5, lsl #22
   26354:			; <UNDEFINED> instruction: 0x4604bfd8
   26358:			; <UNDEFINED> instruction: 0xf8dfdd07
   2635c:	movwcc	r2, #17860	; 0x45c4
   26360:	ldrbtmi	r1, [sl], #-2281	; 0xfffff717
   26364:	eorcs	pc, r4, r5, asr #16
   26368:			; <UNDEFINED> instruction: 0xf8df3402
   2636c:	ldrbtmi	r3, [fp], #-1464	; 0xfffffa48
   26370:			; <UNDEFINED> instruction: 0xf8df600b
   26374:	ldrbtmi	r3, [fp], #-1460	; 0xfffffa4c
   26378:	subscs	pc, ip, #13828096	; 0xd30000
   2637c:			; <UNDEFINED> instruction: 0xf0002a00
   26380:			; <UNDEFINED> instruction: 0xf8d380ec
   26384:			; <UNDEFINED> instruction: 0xf8d320ec
   26388:	bcs	2ad10 <fchmod@plt+0x24154>
   2638c:	tsthi	r9, r0	; <UNPREDICTABLE>
   26390:			; <UNDEFINED> instruction: 0xf0002900
   26394:	adceq	r8, r2, r2, ror #1
   26398:	ldcne	12, cr1, [r7, #-652]	; 0xfffffd74
   2639c:	strtmi	r4, [pc], #-1066	; 263a4 <fchmod@plt+0x1f7e8>
   263a0:	strne	pc, [r8, #2271]	; 0x8df
   263a4:	streq	pc, [r8, #2271]	; 0x8df
   263a8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   263ac:			; <UNDEFINED> instruction: 0x460a6010
   263b0:	subsne	pc, ip, #13697024	; 0xd10000
   263b4:	rsbcs	pc, r4, #13762560	; 0xd20000
   263b8:			; <UNDEFINED> instruction: 0xb12a6039
   263bc:	ldrbcs	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   263c0:			; <UNDEFINED> instruction: 0xf845447a
   263c4:	stclne	0, cr2, [r3], #140	; 0x8c
   263c8:	strbcs	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   263cc:	ldmdbvs	r2, {r1, r3, r4, r5, r6, sl, lr}
   263d0:			; <UNDEFINED> instruction: 0xf0402a00
   263d4:			; <UNDEFINED> instruction: 0xf8df80ca
   263d8:	ldrbtmi	r2, [sl], #-1380	; 0xfffffa9c
   263dc:	eorcs	pc, r3, r5, asr #16
   263e0:			; <UNDEFINED> instruction: 0xf8df3301
   263e4:	ldrbtmi	r2, [sl], #-1372	; 0xfffffaa4
   263e8:	rsbcs	pc, r8, #13762560	; 0xd20000
   263ec:			; <UNDEFINED> instruction: 0xf0002a01
   263f0:	bcs	46a18 <_IO_stdin_used@@Base+0x11a0>
   263f4:	rscshi	pc, r5, r0, asr #32
   263f8:	strbcs	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   263fc:			; <UNDEFINED> instruction: 0xf8d2447a
   26400:			; <UNDEFINED> instruction: 0xb12a226c
   26404:	strbcs	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   26408:			; <UNDEFINED> instruction: 0xf845447a
   2640c:	movwcc	r2, #4131	; 0x1023
   26410:	ldrcs	pc, [r8, #-2271]!	; 0xfffff721
   26414:			; <UNDEFINED> instruction: 0xf8d2447a
   26418:			; <UNDEFINED> instruction: 0xb1211270
   2641c:	ldrdcs	pc, [ip], #130	; 0x82	; <UNPREDICTABLE>
   26420:			; <UNDEFINED> instruction: 0xf0402a00
   26424:	blcs	fe346848 <full_module_path@@Base+0xfe2cd2e0>
   26428:	orrshi	pc, sl, #0, 6
   2642c:	strcs	pc, [r0, #-2271]!	; 0xfffff721
   26430:			; <UNDEFINED> instruction: 0xf8d2447a
   26434:	bcs	6eabc <file_old_total@@Base+0x580c>
   26438:			; <UNDEFINED> instruction: 0xf8dfdd05
   2643c:	ldrbtmi	r2, [sl], #-1304	; 0xfffffae8
   26440:	eorcs	pc, r3, r5, asr #16
   26444:			; <UNDEFINED> instruction: 0xf8df3301
   26448:	ldrbtmi	r2, [sl], #-1296	; 0xfffffaf0
   2644c:	rsbsne	pc, r4, #13762560	; 0xd20000
   26450:	stmiane	r8, {r0, r4, r7, r8, ip, sp, pc}^
   26454:	vsub.i8	d2, d16, d12
   26458:	stmdbcs	r0, {r0, r1, r2, r3, r7, r8, r9, pc}
   2645c:			; <UNDEFINED> instruction: 0xf8d2dd0c
   26460:	bl	16ee48 <full_module_path@@Base+0xf58e0>
   26464:	bl	a7a78 <full_module_path@@Base+0x2e510>
   26468:			; <UNDEFINED> instruction: 0xf8520181
   2646c:	addsmi	r3, r1, #4, 30
   26470:	blcc	16458c <full_module_path@@Base+0xeb024>
   26474:			; <UNDEFINED> instruction: 0x4603d1f9
   26478:	and	r6, ip, r3, lsr r0
   2647c:	strcs	r2, [r2], #-883	; 0xfffffc8d
   26480:	rscscc	pc, r1, r2, lsl #17
   26484:	bllt	724488 <full_module_path@@Base+0x6aaf20>
   26488:	ldrbcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   2648c:	movwcc	r4, #9256	; 0x2428
   26490:	subvs	r4, r2, sl, ror r4
   26494:			; <UNDEFINED> instruction: 0xf8df6033
   26498:	blmi	fe96f7c0 <full_module_path@@Base+0xfe8f6258>
   2649c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   264a0:	blls	100510 <full_module_path@@Base+0x86fa8>
   264a4:			; <UNDEFINED> instruction: 0xf040405a
   264a8:	andlt	r8, r5, r9, asr r3
   264ac:	mvnshi	lr, #12386304	; 0xbd0000
   264b0:			; <UNDEFINED> instruction: 0xf43f2b00
   264b4:			; <UNDEFINED> instruction: 0xf8dfad25
   264b8:	ldrbtmi	r3, [fp], #-1196	; 0xfffffb54
   264bc:	eorcc	pc, r4, r5, asr #16
   264c0:	ldr	r3, [sp, #-1025]	; 0xfffffbff
   264c4:	vqrdmlsh.s<illegal width 8>	d2, d0, d31
   264c8:			; <UNDEFINED> instruction: 0xf8df8363
   264cc:	cfstrscs	mvf3, [r1], {156}	; 0x9c
   264d0:	andeq	pc, r0, #79	; 0x4f
   264d4:	strtmi	r4, [r3], #-1147	; 0xfffffb85
   264d8:	rscscs	pc, r0, r3, lsl #17
   264dc:	cfstrsge	mvf15, [ip], #252	; 0xfc
   264e0:			; <UNDEFINED> instruction: 0xf8d3e4a2
   264e4:	bcs	2eaec <fchmod@plt+0x27f30>
   264e8:			; <UNDEFINED> instruction: 0xf1bcbf18
   264ec:	svclt	0x001f0f00
   264f0:	strcc	r1, [r1], #-2331	; 0xfffff6e5
   264f4:			; <UNDEFINED> instruction: 0xf8832245
   264f8:			; <UNDEFINED> instruction: 0xf7ff20f0
   264fc:			; <UNDEFINED> instruction: 0xf8dfbbd4
   26500:	ldrbtmi	r2, [sl], #-1132	; 0xfffffb94
   26504:	ldrdcc	pc, [r0, #-130]!	; 0xffffff7e
   26508:	strtmi	fp, [r2], #-291	; 0xfffffedd
   2650c:	movtcs	r3, #50177	; 0xc401
   26510:	rscscc	pc, r0, r2, lsl #17
   26514:	ldrbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   26518:			; <UNDEFINED> instruction: 0xf8d2447a
   2651c:	blcs	32ab4 <fchmod@plt+0x2bef8>
   26520:	blge	1963624 <full_module_path@@Base+0x18ea0bc>
   26524:	cmncs	fp, #570425344	; 0x22000000
   26528:			; <UNDEFINED> instruction: 0xf8823401
   2652c:			; <UNDEFINED> instruction: 0xf7ff30f0
   26530:			; <UNDEFINED> instruction: 0xf8d3bb5d
   26534:	blcs	32d3c <fchmod@plt+0x2c180>
   26538:	cfstrdge	mvd15, [r5, #252]!	; 0xfc
   2653c:	ldrtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   26540:	tstcs	r1, r2, lsl #16
   26544:			; <UNDEFINED> instruction: 0xf7e0447a
   26548:	stmdacs	r0, {r3, r7, fp, sp, lr, pc}
   2654c:	movwhi	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   26550:			; <UNDEFINED> instruction: 0xf8459b02
   26554:	strcc	r3, [r1], #-36	; 0xffffffdc
   26558:			; <UNDEFINED> instruction: 0xf8dfe5d5
   2655c:	ldrbtmi	r3, [fp], #-1052	; 0xfffffbe4
   26560:	blcs	409d4 <fchmod@plt+0x39e18>
   26564:	addshi	pc, r9, r0
   26568:			; <UNDEFINED> instruction: 0xf8df4623
   2656c:	ldrbtmi	r2, [sl], #-1040	; 0xfffffbf0
   26570:	stmdbcs	r0, {r0, r4, sl, fp, sp, lr}
   26574:	svcge	0x0035f47f
   26578:	strne	pc, [r4], #-2271	; 0xfffff721
   2657c:			; <UNDEFINED> instruction: 0xf8d14479
   26580:	tstlt	r9, ip, ror #1
   26584:	bcs	780ad4 <full_module_path@@Base+0x70756c>
   26588:	svcge	0x002bf77f
   2658c:	ldrbtmi	r4, [sl], #-2813	; 0xfffff503
   26590:	eorcs	pc, r3, r5, asr #16
   26594:	str	r3, [r4, -r1, lsl #6]!
   26598:	subscc	pc, r8, #13828096	; 0xd30000
   2659c:			; <UNDEFINED> instruction: 0xf43f2b00
   265a0:	blmi	ffe92148 <full_module_path@@Base+0xffe18be0>
   265a4:			; <UNDEFINED> instruction: 0xf845447b
   265a8:	strcc	r3, [r1], #-36	; 0xffffffdc
   265ac:	blmi	ffe20138 <full_module_path@@Base+0xffda6bd0>
   265b0:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
   265b4:	subscc	pc, r0, #13828096	; 0xd30000
   265b8:	cmple	r7, r0, lsl #22
   265bc:	andeq	pc, r4, #66	; 0x42
   265c0:	umlaleq	lr, r2, sp, r6
   265c4:	ldcne	12, cr1, [r0, #-652]	; 0xfffffd74
   265c8:	stmdane	pc!, {r1, r3, r5, sl, lr}	; <UNPREDICTABLE>
   265cc:			; <UNDEFINED> instruction: 0xf47f2900
   265d0:	stmibmi	pc!, {r0, r1, r2, r5, r6, r7, r9, sl, fp, sp, pc}^	; <UNPREDICTABLE>
   265d4:	ldrbtmi	r4, [r9], #-2799	; 0xfffff511
   265d8:	eorne	pc, r4, r5, asr #16
   265dc:	eorpl	r4, sl, sl, ror r4
   265e0:	bmi	ffba01b0 <full_module_path@@Base+0xffb26c48>
   265e4:			; <UNDEFINED> instruction: 0xf845447a
   265e8:	movwcc	r2, #4131	; 0x1023
   265ec:	blmi	ffb20204 <full_module_path@@Base+0xffaa6c9c>
   265f0:			; <UNDEFINED> instruction: 0xf845447b
   265f4:	strcc	r3, [r1], #-36	; 0xffffffdc
   265f8:			; <UNDEFINED> instruction: 0xf845e482
   265fc:	strcc	r3, [r1], #-36	; 0xffffffdc
   26600:	ldrmi	lr, [sl], #-1092	; 0xfffffbbc
   26604:	stfnee	f2, [r3], #420	; 0x1a4
   26608:	rscsne	pc, r0, r2, lsl #17
   2660c:	bllt	ffae4610 <full_module_path@@Base+0xffa6b0a8>
   26610:			; <UNDEFINED> instruction: 0xf1041918
   26614:	bcs	68a20 <blocking_io@@Base+0x1874>
   26618:	cdpeq	0, 7, cr15, cr9, cr15, {2}
   2661c:	rscs	pc, r0, r0, lsl #17
   26620:			; <UNDEFINED> instruction: 0x464cbfd8
   26624:	bge	ff8e4428 <full_module_path@@Base+0xff86aec0>
   26628:	strcc	r4, [r2], #-1099	; 0xfffffbb5
   2662c:	rscs	pc, r0, r3, lsl #17
   26630:	blt	ff764634 <full_module_path@@Base+0xff6eb0cc>
   26634:	ldrbtmi	r4, [sl], #-2778	; 0xfffff526
   26638:	eorcs	pc, r3, r5, asr #16
   2663c:	ldrbt	r3, [r2], r1, lsl #6
   26640:	ldrbtmi	r4, [fp], #-3032	; 0xfffff428
   26644:	eorcc	pc, r4, r5, asr #16
   26648:	ldr	r3, [r7], -r1, lsl #8
   2664c:	ldrb	r2, [r6], -r5, lsl #4
   26650:	stmdage	r2, {r0, r2, r4, r6, r7, r9, fp, lr}
   26654:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   26658:	svc	0x00fef7df
   2665c:	vmlal.s8	q9, d0, d0
   26660:	blls	c704c <full_module_path@@Base+0x4dae4>
   26664:	eorcc	pc, r4, r5, asr #16
   26668:	ldrt	r3, [ip], #-1025	; 0xfffffbff
   2666c:	ldrdcc	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
   26670:	blmi	ff3d4d24 <full_module_path@@Base+0xff35b7bc>
   26674:			; <UNDEFINED> instruction: 0xf845447b
   26678:	strcc	r3, [r1], #-36	; 0xffffffdc
   2667c:	bmi	ff35fbe0 <full_module_path@@Base+0xff2e6678>
   26680:	tstcs	r1, r2, lsl #16
   26684:			; <UNDEFINED> instruction: 0xf7df447a
   26688:	stmdacs	r0, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   2668c:	rsbhi	pc, r2, #192, 4
   26690:			; <UNDEFINED> instruction: 0xf8459b02
   26694:	strcc	r3, [r1], #-36	; 0xffffffdc
   26698:			; <UNDEFINED> instruction: 0x4623e4b3
   2669c:	stmdbcs	r0, {r0, r5, r7, r9, sl, sp, lr, pc}
   266a0:	cfstrdge	mvd15, [r5, #-252]	; 0xffffff04
   266a4:	ldrbtmi	r4, [fp], #-3011	; 0xfffff43d
   266a8:	andcc	pc, ip, #13828096	; 0xd30000
   266ac:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   266b0:	bmi	ff086f10 <full_module_path@@Base+0xff00d9a8>
   266b4:	stmdage	r2, {r1, r3, r4, r5, r6, sl, lr}
   266b8:			; <UNDEFINED> instruction: 0xf7df2101
   266bc:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   266c0:	subhi	pc, r8, #192, 4
   266c4:			; <UNDEFINED> instruction: 0xf8459b02
   266c8:	strcc	r3, [r1], #-36	; 0xffffffdc
   266cc:	blmi	fef1fb90 <full_module_path@@Base+0xfeea6628>
   266d0:			; <UNDEFINED> instruction: 0xf845447b
   266d4:	strcc	r3, [r1], #-36	; 0xffffffdc
   266d8:	bcs	5fc34 <_dist_code@@Base+0xd08c>
   266dc:	andhi	pc, r9, #64	; 0x40
   266e0:			; <UNDEFINED> instruction: 0x21b4f8d3
   266e4:			; <UNDEFINED> instruction: 0xf0002a00
   266e8:	blmi	fed86f94 <full_module_path@@Base+0xfed0da2c>
   266ec:			; <UNDEFINED> instruction: 0xf845447b
   266f0:	strcc	r3, [r1], #-36	; 0xffffffdc
   266f4:	blmi	fed1f75c <full_module_path@@Base+0xfeca61f4>
   266f8:			; <UNDEFINED> instruction: 0xf845447b
   266fc:	strcc	r3, [r1], #-36	; 0xffffffdc
   26700:	bmi	fec9fb38 <full_module_path@@Base+0xfec265d0>
   26704:			; <UNDEFINED> instruction: 0xf845447a
   26708:	movwcc	r2, #4131	; 0x1023
   2670c:	bmi	fec200e4 <full_module_path@@Base+0xfeba6b7c>
   26710:	tstcs	r1, r2, lsl #16
   26714:			; <UNDEFINED> instruction: 0xf7df447a
   26718:	stmdacs	r0, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
   2671c:	andshi	pc, sl, #192, 4
   26720:			; <UNDEFINED> instruction: 0xf8459b02
   26724:	strcc	r3, [r1], #-36	; 0xffffffdc
   26728:	svclt	0x0000e406
   2672c:	strdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   26730:	andeq	r0, r0, ip, lsr #7
   26734:	andeq	r0, r4, r4, ror #29
   26738:	andeq	r6, r2, lr, lsl #6
   2673c:	muleq	r0, r8, r4
   26740:	andeq	r0, r5, r0, lsr sp
   26744:	andeq	r6, r2, lr, ror #5
   26748:	andeq	r1, r4, r6, lsr #13
   2674c:	andeq	r0, r5, r8, lsl #26
   26750:	strdeq	r0, [r5], -r6
   26754:	ldrdeq	r0, [r5], -r4
   26758:			; <UNDEFINED> instruction: 0x00050cbe
   2675c:	andeq	r1, r4, r4, asr #12
   26760:	muleq	r5, ip, ip
   26764:	andeq	r0, r5, lr, lsl #25
   26768:	andeq	r1, r4, r0, lsl r6
   2676c:	andeq	r0, r5, r2, ror ip
   26770:	andeq	r0, r5, r6, asr #24
   26774:	andeq	r0, r5, r0, lsr ip
   26778:	andeq	r0, r5, sl, lsl ip
   2677c:	andeq	r0, r5, r4, lsl #24
   26780:	andeq	r0, r5, lr, ror #23
   26784:	ldrdeq	r0, [r5], -r8
   26788:	andeq	r1, r4, r4, ror #10
   2678c:			; <UNDEFINED> instruction: 0x00050bba
   26790:	andeq	r0, r5, ip, lsr #23
   26794:	andeq	r0, r5, r0, lsl #23
   26798:	andeq	r0, r5, sl, ror #22
   2679c:	andeq	r0, r5, r4, asr fp
   267a0:	andeq	r0, r5, lr, lsr fp
   267a4:	andeq	r0, r5, r8, lsr #22
   267a8:	andeq	r0, r5, lr, lsl #22
   267ac:	strdeq	r0, [r5], -r8
   267b0:	andeq	r0, r5, r8, asr #21
   267b4:			; <UNDEFINED> instruction: 0x00050aba
   267b8:	andeq	r0, r5, r4, lsr #21
   267bc:	andeq	r0, r5, lr, lsl #21
   267c0:	andeq	r1, r4, r4, lsl r4
   267c4:	andeq	r0, r5, ip, ror #20
   267c8:	andeq	r0, r5, lr, asr sl
   267cc:	andeq	r0, r5, r2, lsr sl
   267d0:	andeq	r0, r5, ip, lsl sl
   267d4:	muleq	r4, ip, r3
   267d8:	andeq	r0, r5, r8, ror #19
   267dc:	andeq	r0, r5, r8, asr #19
   267e0:	andeq	r0, r5, ip, lsl #19
   267e4:	andeq	r0, r5, ip, ror r9
   267e8:	andeq	r5, r2, r2, ror #30
   267ec:	ldrdeq	r1, [r4], -ip
   267f0:	muleq	r0, r0, r3
   267f4:	andeq	r0, r5, r8, lsr #18
   267f8:	andeq	r5, r2, lr, lsr #30
   267fc:	andeq	r1, r4, sl, lsr #5
   26800:	andeq	r0, r5, r4, lsl #18
   26804:	andeq	r0, r5, r8, ror #17
   26808:	andeq	r1, r4, r8, ror r2
   2680c:	andeq	r0, r5, lr, asr #17
   26810:			; <UNDEFINED> instruction: 0x000508b4
   26814:	strdeq	r5, [r2], -r0
   26818:	andeq	r0, r5, ip, lsl #17
   2681c:	andeq	r0, r5, ip, ror r8
   26820:	andeq	r0, r5, ip, ror #16
   26824:	andeq	r0, r5, ip, asr r8
   26828:	andeq	r0, r5, sl, asr #16
   2682c:	andeq	r5, r2, lr, lsl #30
   26830:	andeq	r3, r2, r0, asr ip
   26834:	andeq	sl, r2, r4, asr #6
   26838:	andeq	r0, r5, r6, lsl #16
   2683c:	andeq	r5, r2, sl, ror #29
   26840:	ldrdeq	r0, [r5], -lr
   26844:	andeq	r1, r4, sl, ror #2
   26848:	ldrdeq	r5, [r2], -sl
   2684c:	andeq	r1, r4, lr, asr #2
   26850:	muleq	r5, r8, r7
   26854:	andeq	r5, r2, r2, asr #29
   26858:	andeq	r1, r4, r0, lsr #2
   2685c:	andeq	r0, r5, sl, ror #14
   26860:	andeq	r5, r2, r0, lsr #29
   26864:	andeq	r0, r5, r6, asr r7
   26868:	andeq	r5, r2, sl, lsl #29
   2686c:	andeq	r5, r2, r2, asr #29
   26870:	andeq	r0, r5, sl, lsr #14
   26874:	andeq	r5, r2, r2, asr #29
   26878:	andeq	r0, r5, r2, lsl r7
   2687c:			; <UNDEFINED> instruction: 0x00025eb0
   26880:	strdeq	r0, [r5], -r8
   26884:	andeq	r5, r2, lr, lsr #29
   26888:	ldrdeq	r0, [r5], -lr
   2688c:	muleq	r2, lr, lr
   26890:	andeq	r0, r5, r6, asr #13
   26894:	muleq	r2, r2, lr
   26898:	andeq	r0, r5, lr, lsr #13
   2689c:	muleq	r5, r6, r6
   268a0:	andeq	r0, r5, r6, lsl #13
   268a4:	andeq	r0, r5, r6, ror r6
   268a8:	strdeq	r0, [r4], -ip
   268ac:	andeq	r5, r2, r8, lsl #29
   268b0:	andeq	r0, r5, lr, lsr r6
   268b4:	andeq	r0, r5, lr, lsr #12
   268b8:	andeq	r5, r2, r6, lsl #29
   268bc:	andeq	r0, r5, r6, lsl r6
   268c0:	andeq	r5, r2, lr, ror lr
   268c4:	strdeq	r0, [r5], -lr
   268c8:	andeq	r5, r2, sl, ror lr
   268cc:	andeq	r0, r5, r6, ror #11
   268d0:	andeq	r5, r2, r2, ror lr
   268d4:	andeq	r0, r5, lr, asr #11
   268d8:	andeq	r5, r2, sl, ror #28
   268dc:			; <UNDEFINED> instruction: 0x000505b0
   268e0:	andeq	r5, r2, r4, asr lr
   268e4:	andeq	r0, r5, r8, lsl #11
   268e8:	andeq	r5, r2, ip, lsr lr
   268ec:	andeq	r0, r5, r0, ror #10
   268f0:	andeq	r5, r2, r8, lsr #28
   268f4:	andeq	r0, r5, r8, asr #10
   268f8:	andeq	r0, r5, r8, lsr r5
   268fc:	andeq	r5, r2, ip, lsl lr
   26900:	andeq	r0, r0, r4, lsl r4
   26904:	andeq	r0, r5, ip, lsl #10
   26908:	ldrdeq	r0, [r5], -r6
   2690c:	andeq	r0, r0, r0, asr #11
   26910:	andeq	r2, r4, sl, lsl #19
   26914:	andeq	r0, r0, r0, lsl #11
   26918:	andeq	r2, r4, r0, ror r9
   2691c:	andeq	r0, r5, ip, ror r4
   26920:	andeq	r5, r2, r6, asr sp
   26924:	andeq	r5, r2, sl, asr #26
   26928:	andeq	r0, r5, r2, asr #8
   2692c:	andeq	r0, r5, r0, lsl r4
   26930:	andeq	r5, r2, r6, lsr #26
   26934:	andeq	r5, r2, r0, lsr #26
   26938:	andeq	r0, r4, r8, lsl #27
   2693c:	andeq	r5, r2, lr, lsl sp
   26940:	ldrdeq	r0, [r5], -r2
   26944:			; <UNDEFINED> instruction: 0x000503bc
   26948:	andeq	r5, r2, r0, asr #26
   2694c:	andeq	r0, r5, r4, lsr #7
   26950:	andeq	r0, r5, r8, lsl #7
   26954:	andeq	r5, r2, lr, asr #26
   26958:	andeq	r0, r5, lr, ror #6
   2695c:	strdeq	r5, [r2], -r0
   26960:	andeq	r0, r4, r8, lsr #9
   26964:	andeq	r5, r2, sl, asr #18
   26968:	andeq	r0, r5, r4, ror #5
   2696c:			; <UNDEFINED> instruction: 0x000502b6
   26970:	andeq	r0, r5, r0, lsr #5
   26974:	andeq	r5, r2, r4, asr sl
   26978:	strdeq	r0, [r4], -r6
   2697c:	andeq	r0, r4, r6, ror #23
   26980:	andeq	r0, r5, ip, lsr r2
   26984:	andeq	r5, r2, sl, ror fp
   26988:	andeq	r5, r2, r0, lsr #22
   2698c:	andeq	r0, r5, r6, lsl #4
   26990:	andeq	r5, r2, r2, lsl fp
   26994:	andeq	r5, r2, r4, lsl #22
   26998:	andeq	r5, r2, r0, asr fp
   2699c:	andeq	r5, r2, r4, lsl #16
   269a0:	andeq	r5, r2, r2, lsr #22
   269a4:	andeq	r5, r2, lr, asr sl
   269a8:	andeq	r5, r2, sl, lsl #15
   269ac:	andeq	r5, r2, r0, asr r9
   269b0:	andeq	r5, r2, r0, asr #16
   269b4:	andeq	r0, r5, r2, lsl r1
   269b8:	andeq	r5, r2, ip, lsr #13
   269bc:	andeq	r5, r2, r0, lsr r9
   269c0:	andeq	r5, r2, r8, asr #14
   269c4:			; <UNDEFINED> instruction: 0x000258b4
   269c8:	andeq	r5, r2, r8, lsl sl
   269cc:	andeq	r5, r2, r0, asr #14
   269d0:	stmdage	r2, {r0, r2, r4, r5, r6, r9, fp, lr}
   269d4:	tstcs	r1, r3, asr #12
   269d8:			; <UNDEFINED> instruction: 0xf7df447a
   269dc:	stmdacs	r0, {r1, r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
   269e0:	adcshi	pc, r8, r0, asr #5
   269e4:			; <UNDEFINED> instruction: 0xf8459b02
   269e8:	strcc	r3, [r1], #-36	; 0xffffffdc
   269ec:	blt	ff8249f0 <full_module_path@@Base+0xff7ab488>
   269f0:			; <UNDEFINED> instruction: 0xf7df2000
   269f4:	bl	fea61df4 <full_module_path@@Base+0xfe9e888c>
   269f8:	ldmdacs	fp!, {}	; <UNPREDICTABLE>
   269fc:	strbne	fp, [r3, r3, asr #31]
   26a00:	addeq	pc, r9, #72, 12	; 0x4800000
   26a04:	addeq	pc, r8, #200, 12	; 0xc800000
   26a08:	svclt	0x00c82301
   26a0c:	andne	pc, r0, #133120	; 0x20800
   26a10:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
   26a14:	stmne	r0, {r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   26a18:	svclt	0x00c84a64
   26a1c:	cmnne	r0, #199680	; 0x30c00
   26a20:	stmdage	r2, {r1, r3, r4, r5, r6, sl, lr}
   26a24:	mrc	7, 0, APSR_nzcv, cr8, cr15, {6}
   26a28:	vmlal.s8	q9, d0, d0
   26a2c:	blls	c6c80 <full_module_path@@Base+0x4d718>
   26a30:	eorcc	pc, r4, r5, asr #16
   26a34:			; <UNDEFINED> instruction: 0xf7ff3401
   26a38:	bmi	17954a0 <full_module_path@@Base+0x171bf38>
   26a3c:	tstcs	r1, r2, lsl #16
   26a40:			; <UNDEFINED> instruction: 0xf7df447a
   26a44:	stmdacs	r0, {r1, r3, r9, sl, fp, sp, lr, pc}
   26a48:	addhi	pc, r4, r0, asr #5
   26a4c:			; <UNDEFINED> instruction: 0xf8459b02
   26a50:	strcc	r3, [r1], #-36	; 0xffffffdc
   26a54:	blt	fe064a58 <full_module_path@@Base+0xfdfeb4f0>
   26a58:	stmdage	r2, {r1, r2, r4, r6, r9, fp, lr}
   26a5c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   26a60:	ldcl	7, cr15, [sl, #892]!	; 0x37c
   26a64:	blle	1d70a6c <full_module_path@@Base+0x1cf7504>
   26a68:			; <UNDEFINED> instruction: 0xf8459b02
   26a6c:	strcc	r3, [r1], #-36	; 0xffffffdc
   26a70:	blt	1ae4a74 <full_module_path@@Base+0x1a6b50c>
   26a74:	stmdage	r2, {r4, r6, r9, fp, lr}
   26a78:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   26a7c:	stcl	7, cr15, [ip, #892]!	; 0x37c
   26a80:	blle	19f0a88 <full_module_path@@Base+0x1977520>
   26a84:			; <UNDEFINED> instruction: 0xf8459b02
   26a88:	strcc	r3, [r1], #-36	; 0xffffffdc
   26a8c:	bllt	1624a90 <full_module_path@@Base+0x15ab528>
   26a90:			; <UNDEFINED> instruction: 0xf7ff4644
   26a94:	stmdbmi	r9, {r0, r1, r2, r3, r5, r6, r7, r8, fp, ip, sp, pc}^
   26a98:	ldrdhi	pc, [ip, #131]	; 0x83
   26a9c:			; <UNDEFINED> instruction: 0xf7ff4479
   26aa0:			; <UNDEFINED> instruction: 0xf8d3ba80
   26aa4:	blcs	3331c <fchmod@plt+0x2c760>
   26aa8:	blge	1ba3bac <full_module_path@@Base+0x1b2a644>
   26aac:			; <UNDEFINED> instruction: 0xf43f2a00
   26ab0:	blmi	1111860 <full_module_path@@Base+0x10982f8>
   26ab4:			; <UNDEFINED> instruction: 0xf845447b
   26ab8:	strcc	r3, [r1], #-36	; 0xffffffdc
   26abc:	bllt	1924ac0 <full_module_path@@Base+0x18ab558>
   26ac0:	ldrdne	pc, [r4, #131]!	; 0x83
   26ac4:	eorle	r2, r2, r2, lsl #18
   26ac8:			; <UNDEFINED> instruction: 0xf8d3b961
   26acc:			; <UNDEFINED> instruction: 0xb32911e8
   26ad0:	ldrbtmi	r4, [fp], #-2876	; 0xfffff4c4
   26ad4:	eorcc	pc, r4, r5, asr #16
   26ad8:			; <UNDEFINED> instruction: 0xf7ff3401
   26adc:	bmi	ed561c <full_module_path@@Base+0xe5c0b4>
   26ae0:	strb	r4, [r8, #1146]!	; 0x47a
   26ae4:	ldrbtmi	r4, [fp], #-2873	; 0xfffff4c7
   26ae8:	eorcc	pc, r4, r5, asr #16
   26aec:			; <UNDEFINED> instruction: 0xf7ff3401
   26af0:	blmi	e15608 <full_module_path@@Base+0xd9c0a0>
   26af4:			; <UNDEFINED> instruction: 0xf845447b
   26af8:	strcc	r3, [r1], #-36	; 0xffffffdc
   26afc:	blt	564b00 <full_module_path@@Base+0x4eb598>
   26b00:	ldrbtmi	r4, [fp], #-2868	; 0xfffff4cc
   26b04:	eorcc	pc, r4, r5, asr #16
   26b08:			; <UNDEFINED> instruction: 0xf7ff3401
   26b0c:	blmi	cd5290 <full_module_path@@Base+0xc5bd28>
   26b10:			; <UNDEFINED> instruction: 0xf845447b
   26b14:	strcc	r3, [r1], #-36	; 0xffffffdc
   26b18:	blt	fec24b1c <full_module_path@@Base+0xfebab5b4>
   26b1c:	ldrdcc	pc, [r8, #-131]	; 0xffffff7d
   26b20:			; <UNDEFINED> instruction: 0xf43f2b00
   26b24:	adceq	sl, r1, sl, lsr #21
   26b28:	stmdane	fp!, {r0, sl, ip, sp}^
   26b2c:			; <UNDEFINED> instruction: 0xf47f2a00
   26b30:	blmi	ad15d8 <full_module_path@@Base+0xa58070>
   26b34:	rsbpl	r4, fp, fp, ror r4
   26b38:	blt	fea24b3c <full_module_path@@Base+0xfe9ab5d4>
   26b3c:	teqcc	r0, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   26b40:			; <UNDEFINED> instruction: 0xf47f2b00
   26b44:	blmi	9d1310 <full_module_path@@Base+0x957da8>
   26b48:			; <UNDEFINED> instruction: 0xf845447b
   26b4c:	strcc	r3, [r1], #-36	; 0xffffffdc
   26b50:	stmiblt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26b54:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
   26b58:			; <UNDEFINED> instruction: 0xff06f7f6
   26b5c:	ldc	7, cr15, [r0], {223}	; 0xdf
   26b60:	andcs	r4, r3, r1, lsr #18
   26b64:			; <UNDEFINED> instruction: 0xf7fb4479
   26b68:	stmdbmi	r0!, {r0, r1, r2, r6, r8, r9, fp, ip, sp, lr, pc}
   26b6c:	eorscc	pc, r2, #64, 12	; 0x4000000
   26b70:	ldrbtmi	r2, [r9], #-22	; 0xffffffea
   26b74:	stc2l	7, cr15, [r4, #960]	; 0x3c0
   26b78:	andcs	r4, r3, sp, lsl r9
   26b7c:			; <UNDEFINED> instruction: 0xf7fb4479
   26b80:	ldmdbmi	ip, {r0, r1, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   26b84:	eorscc	pc, ip, #64, 12	; 0x4000000
   26b88:	ldrbtmi	r2, [r9], #-1
   26b8c:	ldc2	7, cr15, [r8, #960]!	; 0x3c0
   26b90:	andcs	r4, r3, r9, lsl r9
   26b94:			; <UNDEFINED> instruction: 0xf7fb4479
   26b98:	ldmdbmi	r8, {r0, r1, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}
   26b9c:	andscs	pc, r5, #64, 12	; 0x4000000
   26ba0:	ldrbtmi	r2, [r9], #-22	; 0xffffffea
   26ba4:	stc2	7, cr15, [ip, #960]!	; 0x3c0
   26ba8:	andeq	r5, r2, r8, asr #9
   26bac:	andeq	r5, r2, ip, asr r4
   26bb0:	andeq	r5, r2, ip, lsr #8
   26bb4:	strdeq	r5, [r2], -lr
   26bb8:	andeq	r5, r2, r2, ror #10
   26bbc:	andeq	r3, r2, ip, asr #2
   26bc0:	andeq	r5, r2, ip, asr r5
   26bc4:	andeq	r5, r2, sl, asr r4
   26bc8:	andeq	r5, r2, r8, ror r2
   26bcc:	andeq	r5, r2, r6, lsr r4
   26bd0:	andeq	r5, r2, r0, lsr r3
   26bd4:	ldrdeq	r5, [r2], -r6
   26bd8:	strdeq	r5, [r2], -ip
   26bdc:	andeq	r5, r2, r8, lsl #8
   26be0:	strdeq	r5, [r2], -ip
   26be4:	andeq	r5, r2, sl, ror #12
   26be8:	andeq	r5, r2, r4, lsl #12
   26bec:	andeq	r2, r2, r6, ror #16
   26bf0:	andeq	r5, r2, r0, lsr #12
   26bf4:	andeq	r2, r2, lr, asr #16
   26bf8:	andeq	r5, r2, r4, lsl #4
   26bfc:	andeq	r2, r2, r6, lsr r8
   26c00:			; <UNDEFINED> instruction: 0x460eb570
   26c04:	addlt	r4, r4, r3, lsr #18
   26c08:	strmi	r4, [r5], -r3, lsr #22
   26c0c:			; <UNDEFINED> instruction: 0x46144479
   26c10:	stmdbge	r2, {r0, r1, r3, r6, r7, fp, ip, lr}
   26c14:	movwls	r6, #14363	; 0x381b
   26c18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   26c1c:			; <UNDEFINED> instruction: 0x4601b13a
   26c20:	andcs	r4, r8, #1966080	; 0x1e0000
   26c24:			; <UNDEFINED> instruction: 0xf7df4478
   26c28:	stmdbge	r2, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   26c2c:			; <UNDEFINED> instruction: 0x4628b1b0
   26c30:			; <UNDEFINED> instruction: 0xf7fd2200
   26c34:	eorsvs	pc, r0, r5, ror #21
   26c38:	stmdals	r2, {r4, r5, r8, ip, sp, pc}
   26c3c:	blcs	ec4c50 <full_module_path@@Base+0xe4b6e8>
   26c40:	tstlt	ip, sp, lsl r0
   26c44:	eorvs	r2, r3, r0, lsl #6
   26c48:	blmi	4f94a4 <full_module_path@@Base+0x47ff3c>
   26c4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26c50:	blls	100cc0 <full_module_path@@Base+0x87758>
   26c54:	tstle	sl, sl, asr r0
   26c58:	ldcllt	0, cr11, [r0, #-16]!
   26c5c:	andeq	pc, r8, r5, lsl #2
   26c60:	tstls	r1, r2, lsr #12
   26c64:	blx	ff364c60 <full_module_path@@Base+0xff2eb6f8>
   26c68:	eorsvs	r9, r0, r1, lsl #18
   26c6c:	sbcsle	r2, lr, r0, lsl #16
   26c70:	ldmdblt	r3, {r0, r1, r5, fp, sp, lr}
   26c74:	msrcc	SPSR_fc, #64, 4
   26c78:	stmdals	r2, {r0, r1, r5, sp, lr}
   26c7c:			; <UNDEFINED> instruction: 0xb124e7e4
   26c80:	ldmdblt	r3, {r0, r1, r5, fp, sp, lr}
   26c84:	msrcc	SPSR_fc, #64, 4
   26c88:	andcc	r6, r1, r3, lsr #32
   26c8c:			; <UNDEFINED> instruction: 0xf7dfe7dc
   26c90:	svclt	0x0000ebf8
   26c94:	andeq	pc, r3, r8, lsr sp	; <UNPREDICTABLE>
   26c98:	andeq	r0, r0, ip, lsr #7
   26c9c:	andeq	r5, r2, ip, lsr #11
   26ca0:	strdeq	pc, [r3], -r8
   26ca4:	stclcs	8, cr15, [r0], {223}	; 0xdf
   26ca8:	stclcc	8, cr15, [r0], {223}	; 0xdf
   26cac:	push	{r1, r3, r4, r5, r6, sl, lr}
   26cb0:	ldrshtlt	r4, [r1], r0
   26cb4:			; <UNDEFINED> instruction: 0x460658d3
   26cb8:	ldcge	8, cr15, [r4], #892	; 0x37c
   26cbc:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
   26cc0:			; <UNDEFINED> instruction: 0xf04f932f
   26cc4:			; <UNDEFINED> instruction: 0xf8df0300
   26cc8:	ldrbtmi	r3, [sl], #3244	; 0xcac
   26ccc:	tstls	r6, r5
   26cd0:	andmi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   26cd4:			; <UNDEFINED> instruction: 0xf0126820
   26cd8:			; <UNDEFINED> instruction: 0xf8dff8d7
   26cdc:	stmdavs	pc!, {r2, r3, r4, r7, sl, fp, sp}	; <UNPREDICTABLE>
   26ce0:	ldmdavs	r5!, {r1, r3, r4, r5, r6, sl, lr}
   26ce4:	andls	r6, r7, #1179648	; 0x120000
   26ce8:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
   26cec:			; <UNDEFINED> instruction: 0xf0402b00
   26cf0:			; <UNDEFINED> instruction: 0xf8df8588
   26cf4:	ldrbtmi	r3, [fp], #-3208	; 0xfffff378
   26cf8:	rsbscc	pc, ip, #13828096	; 0xd30000
   26cfc:			; <UNDEFINED> instruction: 0xf0402b00
   26d00:			; <UNDEFINED> instruction: 0xf8df8584
   26d04:	ldrbtmi	r3, [fp], #-3196	; 0xfffff384
   26d08:	blcs	40d7c <fchmod@plt+0x3a1c0>
   26d0c:	strhi	pc, [r3, #832]!	; 0x340
   26d10:	ldclcc	8, cr15, [r0], #-892	; 0xfffffc84
   26d14:			; <UNDEFINED> instruction: 0xf8d3447b
   26d18:	smlabblt	r8, r0, r2, r0
   26d1c:	ldc	7, cr15, [r4, #892]!	; 0x37c
   26d20:	stclcc	8, cr15, [r4], #-892	; 0xfffffc84
   26d24:			; <UNDEFINED> instruction: 0xf8df2100
   26d28:	ldrtmi	r0, [sl], -r4, ror #24
   26d2c:	tstls	r0, fp, ror r4
   26d30:			; <UNDEFINED> instruction: 0x46294478
   26d34:	b	ff764cb8 <full_module_path@@Base+0xff6eb750>
   26d38:	mrrcmi	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
   26d3c:			; <UNDEFINED> instruction: 0xf8d4447c
   26d40:			; <UNDEFINED> instruction: 0x46031250
   26d44:	addeq	pc, r0, #196, 16	; 0xc40000
   26d48:			; <UNDEFINED> instruction: 0xf0002900
   26d4c:			; <UNDEFINED> instruction: 0xf8df8572
   26d50:			; <UNDEFINED> instruction: 0xf8df6c44
   26d54:			; <UNDEFINED> instruction: 0xf8df8c44
   26d58:	ldrbtmi	r2, [lr], #-3140	; 0xfffff3bc
   26d5c:	mcrrlt	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
   26d60:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
   26d64:	ldrbtmi	r9, [fp], #520	; 0x208
   26d68:	andvc	pc, lr, #8388608	; 0x800000
   26d6c:			; <UNDEFINED> instruction: 0xf50b920a
   26d70:	andls	r7, r9, #-805306368	; 0xd0000000
   26d74:			; <UNDEFINED> instruction: 0xf7df4618
   26d78:	mcrrne	14, 9, lr, r2, cr2
   26d7c:			; <UNDEFINED> instruction: 0xf0004604
   26d80:	ldclcs	0, cr8, [sl], #-992	; 0xfffffc20
   26d84:			; <UNDEFINED> instruction: 0xf5a4dd3d
   26d88:	blcs	7c3b78 <full_module_path@@Base+0x74a610>
   26d8c:	blcs	7dce1c <full_module_path@@Base+0x7638b4>
   26d90:	ldm	pc, {r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   26d94:	bleq	fea62de8 <full_module_path@@Base+0xfe9e9880>
   26d98:	bicseq	r0, sl, #232, 6	; 0xa0000003
   26d9c:	cmneq	r6, #134217731	; 0x8000003
   26da0:	movteq	r0, #9038	; 0x234e
   26da4:	tsteq	r1, #-671088640	; 0xd8000000
   26da8:	strbeq	r0, [lr], #2973	; 0xb9d
   26dac:	strbeq	r0, [r5], #870	; 0x366
   26db0:	ldreq	r0, [r0], #1196	; 0x4ac
   26db4:	ldrbteq	r0, [ip], #-1158	; 0xfffffb7a
   26db8:	strbeq	r0, [sp], #-1137	; 0xfffffb8f
   26dbc:	ldrbteq	r0, [r4], #1283	; 0x503
   26dc0:	ldrbeq	r0, [r8], #1259	; 0x4eb
   26dc4:	streq	r0, [lr, #-1314]	; 0xfffffade
   26dc8:	sbceq	r0, fp, #-805306353	; 0xd000000f
   26dcc:	addeq	r0, r2, #-1879048183	; 0x90000009
   26dd0:	subseq	r0, r5, #1610612742	; 0x60000006
   26dd4:	msrcc	CPSR_sxc, #536870916	; 0x20000004
   26dd8:	lfmle	f4, 4, [r4, #-624]	; 0xfffffd90
   26ddc:	strcs	r4, [r0, #-1568]	; 0xfffff9e0
   26de0:			; <UNDEFINED> instruction: 0xf9daf7fd
   26de4:	blcs	fef65168 <full_module_path@@Base+0xfeeebc00>
   26de8:	blcc	fe06516c <full_module_path@@Base+0xfdfebc04>
   26dec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26df0:	blls	c00e60 <full_module_path@@Base+0xb878f8>
   26df4:			; <UNDEFINED> instruction: 0xf042405a
   26df8:			; <UNDEFINED> instruction: 0x4628821b
   26dfc:	pop	{r0, r4, r5, ip, sp, pc}
   26e00:	mcrrcs	15, 15, r8, r0, cr0
   26e04:			; <UNDEFINED> instruction: 0xf8dfdc27
   26e08:	ldrbtmi	r3, [fp], #-2976	; 0xfffff460
   26e0c:	subscc	pc, r0, #13828096	; 0xd30000
   26e10:			; <UNDEFINED> instruction: 0xf0002b00
   26e14:			; <UNDEFINED> instruction: 0xf8df854c
   26e18:	ldrbtmi	r8, [r8], #2964	; 0xb94
   26e1c:	blvs	fe4651a0 <full_module_path@@Base+0xfe3ebc38>
   26e20:	strcs	r2, [r0, #-257]	; 0xfffffeff
   26e24:			; <UNDEFINED> instruction: 0xf8d6447e
   26e28:			; <UNDEFINED> instruction: 0xf7df0280
   26e2c:	strmi	lr, [r7], -lr, asr #23
   26e30:			; <UNDEFINED> instruction: 0xf7df4620
   26e34:			; <UNDEFINED> instruction: 0xf8dfeaec
   26e38:	biccs	r4, r8, #124, 22	; 0x1f000
   26e3c:	ldrbtmi	r9, [ip], #-1794	; 0xfffff8fe
   26e40:			; <UNDEFINED> instruction: 0xf8cd4619
   26e44:	strls	r8, [r0], #-4
   26e48:	ldrtmi	r4, [r0], -r2, lsl #12
   26e4c:	andcs	r9, r1, #805306368	; 0x30000000
   26e50:	mrc	7, 4, APSR_nzcv, cr10, cr15, {6}
   26e54:			; <UNDEFINED> instruction: 0xf1a4e7c6
   26e58:	blcs	e67b64 <full_module_path@@Base+0xdee5fc>
   26e5c:	andge	sp, r2, #13828096	; 0xd30000
   26e60:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   26e64:			; <UNDEFINED> instruction: 0x4710441a
   26e68:	andeq	r0, r0, pc, lsr #9
   26e6c:			; <UNDEFINED> instruction: 0xffffff9f
   26e70:			; <UNDEFINED> instruction: 0xffffff9f
   26e74:	andeq	r0, r0, r3, asr #7
   26e78:			; <UNDEFINED> instruction: 0xffffff9f
   26e7c:	andeq	r0, r0, r5, lsl #7
   26e80:			; <UNDEFINED> instruction: 0xffffff9f
   26e84:	andeq	r0, r0, pc, ror #6
   26e88:			; <UNDEFINED> instruction: 0xffffff9f
   26e8c:			; <UNDEFINED> instruction: 0xffffff9f
   26e90:			; <UNDEFINED> instruction: 0xffffff9f
   26e94:			; <UNDEFINED> instruction: 0xffffff9f
   26e98:	andeq	r0, r0, r1, lsr #6
   26e9c:			; <UNDEFINED> instruction: 0xffffff9f
   26ea0:			; <UNDEFINED> instruction: 0xffffff9f
   26ea4:	strdeq	r0, [r0], -r7
   26ea8:			; <UNDEFINED> instruction: 0xffffff9f
   26eac:			; <UNDEFINED> instruction: 0xffffff9f
   26eb0:			; <UNDEFINED> instruction: 0xffffff9f
   26eb4:			; <UNDEFINED> instruction: 0xffffff9f
   26eb8:			; <UNDEFINED> instruction: 0xffffff9f
   26ebc:			; <UNDEFINED> instruction: 0xffffff9f
   26ec0:			; <UNDEFINED> instruction: 0xffffff9f
   26ec4:	andeq	r0, r0, r1, ror #5
   26ec8:			; <UNDEFINED> instruction: 0xffffff9f
   26ecc:			; <UNDEFINED> instruction: 0xffffff9f
   26ed0:			; <UNDEFINED> instruction: 0xffffff9f
   26ed4:			; <UNDEFINED> instruction: 0xffffff9f
   26ed8:			; <UNDEFINED> instruction: 0xffffff9f
   26edc:			; <UNDEFINED> instruction: 0xffffff9f
   26ee0:			; <UNDEFINED> instruction: 0xffffff9f
   26ee4:			; <UNDEFINED> instruction: 0xffffff9f
   26ee8:	andeq	r0, r0, r3, lsr #5
   26eec:			; <UNDEFINED> instruction: 0xffffff9f
   26ef0:			; <UNDEFINED> instruction: 0xffffff9f
   26ef4:			; <UNDEFINED> instruction: 0xffffff9f
   26ef8:			; <UNDEFINED> instruction: 0xffffff9f
   26efc:			; <UNDEFINED> instruction: 0xffffff9f
   26f00:			; <UNDEFINED> instruction: 0xffffff9f
   26f04:	andeq	r0, r0, fp, lsl #5
   26f08:	andeq	r0, r0, r5, ror r2
   26f0c:			; <UNDEFINED> instruction: 0xffffff9f
   26f10:			; <UNDEFINED> instruction: 0xffffff9f
   26f14:			; <UNDEFINED> instruction: 0xffffff9f
   26f18:			; <UNDEFINED> instruction: 0xffffff9f
   26f1c:			; <UNDEFINED> instruction: 0xffffff9f
   26f20:			; <UNDEFINED> instruction: 0xffffff9f
   26f24:			; <UNDEFINED> instruction: 0xffffff9f
   26f28:	andeq	r0, r0, pc, asr r2
   26f2c:			; <UNDEFINED> instruction: 0xffffff9f
   26f30:			; <UNDEFINED> instruction: 0xffffff9f
   26f34:			; <UNDEFINED> instruction: 0xffffff9f
   26f38:			; <UNDEFINED> instruction: 0xffffff9f
   26f3c:	andeq	r0, r0, r9, asr #4
   26f40:			; <UNDEFINED> instruction: 0xffffff9f
   26f44:	andeq	r0, r0, r3, lsr r2
   26f48:	andeq	r0, r0, sp, lsl r2
   26f4c:	andeq	r0, r0, r9, ror #1
   26f50:	bcs	19652d4 <full_module_path@@Base+0x18ebd6c>
   26f54:			; <UNDEFINED> instruction: 0xf8d2447a
   26f58:			; <UNDEFINED> instruction: 0xf8d23280
   26f5c:	ldrmi	r1, [r8], -r0, lsr #3
   26f60:			; <UNDEFINED> instruction: 0xf8c23101
   26f64:			; <UNDEFINED> instruction: 0xf7df11a0
   26f68:	mcrrne	13, 9, lr, r2, cr10
   26f6c:			; <UNDEFINED> instruction: 0xf47f4604
   26f70:			; <UNDEFINED> instruction: 0xf8dfaf08
   26f74:	ldrbtmi	r4, [ip], #-2632	; 0xfffff5b8
   26f78:	blcs	4100c <fchmod@plt+0x3a450>
   26f7c:	ldrhi	pc, [ip], #704	; 0x2c0
   26f80:	bcc	f65304 <full_module_path@@Base+0xeebd9c>
   26f84:			; <UNDEFINED> instruction: 0xf8d3447b
   26f88:	ldrsblt	r4, [ip, #-16]!
   26f8c:	bne	d65310 <full_module_path@@Base+0xcebda8>
   26f90:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   26f94:	ldmdb	sl!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26f98:			; <UNDEFINED> instruction: 0xf8dfb140
   26f9c:	strtmi	r1, [r0], -ip, lsr #20
   26fa0:			; <UNDEFINED> instruction: 0xf7df4479
   26fa4:	stmdacs	r0, {r2, r4, r5, r6, r8, fp, sp, lr, pc}
   26fa8:	adcshi	pc, r8, #65	; 0x41
   26fac:	bcc	765330 <full_module_path@@Base+0x6ebdc8>
   26fb0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   26fb4:	bicscs	pc, r0, r3, asr #17
   26fb8:	bcc	56533c <full_module_path@@Base+0x4ebdd4>
   26fbc:	cfldrsvs	mvf4, [fp], {123}	; 0x7b
   26fc0:	svclt	0x00d42b01
   26fc4:	movwcs	r2, #4864	; 0x1300
   26fc8:	svclt	0x00182d02
   26fcc:	blcs	2fbd4 <fchmod@plt+0x29018>
   26fd0:	subshi	pc, r8, #65	; 0x41
   26fd4:	ldmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   26fd8:	ldmibne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   26fdc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   26fe0:	ldrdcc	pc, [r0, r3]!
   26fe4:	blcs	41714 <fchmod@plt+0x3ab58>
   26fe8:	strbhi	pc, [sp], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   26fec:	svceq	0x002af112
   26ff0:	mrrcne	0, 0, sp, r1, cr11
   26ff4:	vmla.i8	d2, d1, d10
   26ff8:	bcs	47c5c <_IO_stdin_used@@Base+0x23e4>
   26ffc:	ldrbhi	pc, [r0, -r0, asr #32]	; <UNPREDICTABLE>
   27000:	ldmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   27004:			; <UNDEFINED> instruction: 0xf8c3447b
   27008:			; <UNDEFINED> instruction: 0xf8df21a0
   2700c:	ldrbtmi	r3, [fp], #-2516	; 0xfffff62c
   27010:	sbccs	pc, r8, #13828096	; 0xd30000
   27014:			; <UNDEFINED> instruction: 0xf0002a00
   27018:			; <UNDEFINED> instruction: 0xf8d385a0
   2701c:	sfmcs	f5, 4, [r0, #-320]	; 0xfffffec0
   27020:	ldrhi	pc, [fp, #64]	; 0x40
   27024:			; <UNDEFINED> instruction: 0xf7df7814
   27028:	eorlt	lr, r6, #164, 22	; 0x29000
   2702c:			; <UNDEFINED> instruction: 0xf8336803
   27030:	ldreq	r3, [fp, #22]
   27034:			; <UNDEFINED> instruction: 0xf7dfd504
   27038:	stmdavs	r3, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   2703c:	eormi	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   27040:	stmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   27044:	andvs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   27048:			; <UNDEFINED> instruction: 0xf7df6830
   2704c:			; <UNDEFINED> instruction: 0xf1a4e966
   27050:	blcs	4e7d60 <full_module_path@@Base+0x46e7f8>
   27054:	subshi	pc, r2, #268435456	; 0x10000000
   27058:			; <UNDEFINED> instruction: 0xf013e8df
   2705c:	beq	1428648 <full_module_path@@Base+0x13af0e0>
   27060:	beq	14299a8 <full_module_path@@Base+0x13b0440>
   27064:	beq	1428650 <full_module_path@@Base+0x13af0e8>
   27068:	beq	14299b0 <full_module_path@@Base+0x13b0448>
   2706c:	beq	14299b4 <full_module_path@@Base+0x13b044c>
   27070:	beq	1429b50 <full_module_path@@Base+0x13b05e8>
   27074:	beq	142865c <full_module_path@@Base+0x13af0f4>
   27078:	beq	14299c0 <full_module_path@@Base+0x13b0458>
   2707c:	beq	14299c4 <full_module_path@@Base+0x13b045c>
   27080:	ldrbeq	r0, [r8, #-2640]!	; 0xfffff5b0
   27084:	stmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   27088:			; <UNDEFINED> instruction: 0xf8d2447a
   2708c:			; <UNDEFINED> instruction: 0xf8d2115c
   27090:	smlabbcc	r1, r0, r2, r3
   27094:	cmpne	ip, r2, asr #17	; <UNPREDICTABLE>
   27098:			; <UNDEFINED> instruction: 0xf8dfe66c
   2709c:	ldrbtmi	r2, [sl], #-2384	; 0xfffff6b0
   270a0:			; <UNDEFINED> instruction: 0x1198f8d2
   270a4:	addcc	pc, r0, #13762560	; 0xd20000
   270a8:			; <UNDEFINED> instruction: 0xf8c23101
   270ac:			; <UNDEFINED> instruction: 0xe6611198
   270b0:	ldmdbcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   270b4:			; <UNDEFINED> instruction: 0xf8d2447a
   270b8:			; <UNDEFINED> instruction: 0xf8d21130
   270bc:	smlabbcc	r1, r0, r2, r3
   270c0:	teqne	r0, r2, asr #17	; <UNPREDICTABLE>
   270c4:			; <UNDEFINED> instruction: 0xf8dfe656
   270c8:	ldrbtmi	r2, [sl], #-2348	; 0xfffff6d4
   270cc:	addsne	pc, r8, #13762560	; 0xd20000
   270d0:	addcc	pc, r0, #13762560	; 0xd20000
   270d4:			; <UNDEFINED> instruction: 0xf8c23101
   270d8:			; <UNDEFINED> instruction: 0xe64b1298
   270dc:	ldmdbcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   270e0:			; <UNDEFINED> instruction: 0xf8d2447a
   270e4:			; <UNDEFINED> instruction: 0xf8d21294
   270e8:	smlabbcc	r1, r0, r2, r3
   270ec:	addsne	pc, r4, #12713984	; 0xc20000
   270f0:			; <UNDEFINED> instruction: 0xf8dfe640
   270f4:			; <UNDEFINED> instruction: 0xf8df1908
   270f8:	ldrbtmi	r3, [r9], #-2312	; 0xfffff6f8
   270fc:	cfstrsvs	mvf4, [sl], {123}	; 0x7b
   27100:	addcc	pc, r0, #13828096	; 0xd30000
   27104:	strvs	r3, [sl], #513	; 0x201
   27108:			; <UNDEFINED> instruction: 0xf8dfe634
   2710c:	ldrbtmi	r3, [fp], #-2296	; 0xfffff708
   27110:	ldrdeq	pc, [r8], #131	; 0x83
   27114:			; <UNDEFINED> instruction: 0xf0402800
   27118:			; <UNDEFINED> instruction: 0xf8d383c5
   2711c:	ldmdblt	r2, {r6, r8, sp}
   27120:			; <UNDEFINED> instruction: 0xf8c32201
   27124:			; <UNDEFINED> instruction: 0xf8df2140
   27128:	andcs	r3, r1, #224, 16	; 0xe00000
   2712c:			; <UNDEFINED> instruction: 0xf8c3447b
   27130:	stmib	r3, {r2, r3, r4, r5, r8, sp}^
   27134:	stmib	r3, {r1, r2, r3, r4, r6, r9, sp}^
   27138:			; <UNDEFINED> instruction: 0xf8c3225b
   2713c:			; <UNDEFINED> instruction: 0xf8c32174
   27140:			; <UNDEFINED> instruction: 0xf8d321a8
   27144:	ldr	r3, [r5], -r0, lsl #5
   27148:	stmiacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2714c:			; <UNDEFINED> instruction: 0xf8d2447a
   27150:			; <UNDEFINED> instruction: 0xf8d21188
   27154:	smlabbcc	r1, r0, r2, r3
   27158:	orrne	pc, r8, r2, asr #17
   2715c:			; <UNDEFINED> instruction: 0xf8dfe60a
   27160:	ldrbtmi	r3, [fp], #-2224	; 0xfffff750
   27164:	ldrsbeq	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
   27168:			; <UNDEFINED> instruction: 0xf0402800
   2716c:			; <UNDEFINED> instruction: 0xf8d3839b
   27170:	stmdacs	r0, {r5, r6, r7}
   27174:	orrshi	pc, r6, #64	; 0x40
   27178:			; <UNDEFINED> instruction: 0xf8c32201
   2717c:			; <UNDEFINED> instruction: 0xf8c322a0
   27180:			; <UNDEFINED> instruction: 0xf8d3221c
   27184:	ldrb	r3, [r5, #640]!	; 0x280
   27188:	stmls	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2718c:			; <UNDEFINED> instruction: 0xf8d944f9
   27190:			; <UNDEFINED> instruction: 0xf7df0280
   27194:	stmdavc	r3, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}
   27198:	blcs	b789b0 <full_module_path@@Base+0xaff448>
   2719c:	tsthi	sp, #65	; 0x41	; <UNPREDICTABLE>
   271a0:	rsbscs	pc, r4, #14221312	; 0xd90000
   271a4:	adccc	pc, r4, #14221312	; 0xd90000
   271a8:	addsmi	r1, r9, #37120	; 0x9100
   271ac:	bichi	pc, r4, #128, 4
   271b0:	rsbseq	pc, r8, #14221312	; 0xd90000
   271b4:			; <UNDEFINED> instruction: 0xf8df3201
   271b8:			; <UNDEFINED> instruction: 0xf04f3860
   271bc:	ldrbtmi	r0, [fp], #-3072	; 0xfffff400
   271c0:	orreq	lr, r2, r0, lsl #22
   271c4:	rsbscs	pc, r4, #12779520	; 0xc30000
   271c8:	eormi	pc, r2, r0, asr #16
   271cc:	addcc	pc, r0, #13828096	; 0xd30000
   271d0:	andgt	pc, r4, r1, asr #17
   271d4:			; <UNDEFINED> instruction: 0xf8dfe5ce
   271d8:	ldrbtmi	r2, [sl], #-2116	; 0xfffff7bc
   271dc:	ldrdne	pc, [r8, #-130]!	; 0xffffff7e
   271e0:	addcc	pc, r0, #13762560	; 0xd20000
   271e4:			; <UNDEFINED> instruction: 0xf8c23101
   271e8:	strb	r1, [r3, #360]	; 0x168
   271ec:	ldmdami	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   271f0:			; <UNDEFINED> instruction: 0xf8d4447c
   271f4:	movwcc	r3, #4764	; 0x129c
   271f8:	addscc	pc, ip, #196, 16	; 0xc40000
   271fc:			; <UNDEFINED> instruction: 0xf0002b01
   27200:	blcs	c895c <full_module_path@@Base+0x4f3f4>
   27204:	addhi	pc, r4, r0, asr #32
   27208:			; <UNDEFINED> instruction: 0xf7f22000
   2720c:			; <UNDEFINED> instruction: 0xf8dff8e7
   27210:			; <UNDEFINED> instruction: 0xf8dfc814
   27214:	movwcs	r1, #2068	; 0x814
   27218:			; <UNDEFINED> instruction: 0x46024479
   2721c:	andeq	pc, ip, sl, asr r8	; <UNPREDICTABLE>
   27220:	blx	ff3651f2 <full_module_path@@Base+0xff2ebc8a>
   27224:	addcc	pc, r0, #212, 16	; 0xd40000
   27228:			; <UNDEFINED> instruction: 0xf8dfe5a4
   2722c:	andcs	r3, r1, #0, 16
   27230:			; <UNDEFINED> instruction: 0xf8c3447b
   27234:			; <UNDEFINED> instruction: 0xf8c321a8
   27238:			; <UNDEFINED> instruction: 0xf8d32174
   2723c:	ldr	r3, [r9, #640]	; 0x280
   27240:	ubfxls	pc, pc, #17, #13
   27244:			; <UNDEFINED> instruction: 0xf8d944f9
   27248:			; <UNDEFINED> instruction: 0xf8d94250
   2724c:	sfmcs	f3, 4, [r0], {128}	; 0x80
   27250:	strbhi	pc, [r8]	; <UNPREDICTABLE>
   27254:			; <UNDEFINED> instruction: 0x27dcf8df
   27258:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   2725c:			; <UNDEFINED> instruction: 0x11a4f8c2
   27260:			; <UNDEFINED> instruction: 0xf8d6e588
   27264:			; <UNDEFINED> instruction: 0xf7df0280
   27268:	andcs	lr, sl, #100, 24	; 0x6400
   2726c:	strmi	r2, [r4], -r0, lsl #2
   27270:	stmda	r0!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27274:	blx	afb6e <full_module_path@@Base+0x36606>
   27278:	bcs	63a80 <_dist_code@@Base+0x10ed8>
   2727c:	biccs	pc, r4, r6, asr #17
   27280:	adcshi	pc, r2, #67108865	; 0x4000001
   27284:			; <UNDEFINED> instruction: 0xf7df2000
   27288:			; <UNDEFINED> instruction: 0xf8d6e8b4
   2728c:			; <UNDEFINED> instruction: 0xf8d621c4
   27290:	ldrmi	r3, [r0], #-640	; 0xfffffd80
   27294:	biceq	pc, r4, r6, asr #17
   27298:			; <UNDEFINED> instruction: 0xf8d8e56c
   2729c:			; <UNDEFINED> instruction: 0xf7df0280
   272a0:	strmi	lr, [r4], -r8, asr #24
   272a4:	blx	fe16527c <full_module_path@@Base+0xfe0ebd14>
   272a8:	biceq	pc, r4, r8, asr #17
   272ac:			; <UNDEFINED> instruction: 0xf0013001
   272b0:	andcs	r8, r0, r1, lsl #5
   272b4:	ldm	ip, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   272b8:	ldrdcc	pc, [r4, #136]	; 0x88
   272bc:	vqsub.u8	d4, d17, d8
   272c0:			; <UNDEFINED> instruction: 0xf8d882a6
   272c4:	ldrb	r3, [r5, #-640]	; 0xfffffd80
   272c8:			; <UNDEFINED> instruction: 0x476cf8df
   272cc:	ldrbtmi	r2, [ip], #-331	; 0xfffffeb5
   272d0:	eorvc	pc, fp, r4, lsl #10
   272d4:			; <UNDEFINED> instruction: 0xf9d0f7fd
   272d8:	strmi	r2, [fp], -r0, lsl #16
   272dc:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
   272e0:	vsubhn.i16	d20, <illegal reg q0.5>, q1
   272e4:			; <UNDEFINED> instruction: 0xf512824f
   272e8:			; <UNDEFINED> instruction: 0xf1437100
   272ec:	tstmi	r3, #0
   272f0:	orrscs	lr, r1, #323584	; 0x4f000
   272f4:	orrpl	lr, r0, #274432	; 0x43000
   272f8:	andcs	fp, r1, #20, 30	; 0x50
   272fc:			; <UNDEFINED> instruction: 0xf8c42200
   27300:	blcs	33a08 <fchmod@plt+0x2ce4c>
   27304:	ldrmi	fp, [r3], -ip, lsl #30
   27308:	blcs	2ff10 <fchmod@plt+0x29354>
   2730c:	mvnhi	pc, #65	; 0x41
   27310:	addcc	pc, r0, #212, 16	; 0xd40000
   27314:			; <UNDEFINED> instruction: 0xf8dfe52e
   27318:	andcs	r3, r1, #36, 14	; 0x900000
   2731c:			; <UNDEFINED> instruction: 0xf8c3447b
   27320:			; <UNDEFINED> instruction: 0xf8c32184
   27324:			; <UNDEFINED> instruction: 0xf8d3217c
   27328:	str	r3, [r3, #-640]!	; 0xfffffd80
   2732c:			; <UNDEFINED> instruction: 0x9710f8df
   27330:			; <UNDEFINED> instruction: 0xf8d944f9
   27334:			; <UNDEFINED> instruction: 0xf7df0280
   27338:	teqcs	sl, ip	; <illegal shifter operand>
   2733c:			; <UNDEFINED> instruction: 0xf7df900b
   27340:	bls	321c68 <full_module_path@@Base+0x2a8700>
   27344:	stmdacs	r0, {r2, r9, sl, lr}
   27348:	sbchi	pc, r3, #0
   2734c:			; <UNDEFINED> instruction: 0xf1001a83
   27350:			; <UNDEFINED> instruction: 0xf0400901
   27354:			; <UNDEFINED> instruction: 0xf89982c8
   27358:	blcs	33360 <fchmod@plt+0x2c7a4>
   2735c:	sbcshi	pc, sp, #0
   27360:			; <UNDEFINED> instruction: 0xf8d39b08
   27364:	blcs	33c4c <fchmod@plt+0x2d090>
   27368:	strbhi	pc, [lr, #-65]	; 0xffffffbf	; <UNPREDICTABLE>
   2736c:			; <UNDEFINED> instruction: 0x26d4f8df
   27370:	stmdals	sl, {r0, r1, r3, r6, r9, sl, lr}
   27374:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   27378:	stmdb	lr!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2737c:	vmlal.s8	q9, d1, d0
   27380:	bls	248fdc <full_module_path@@Base+0x1cfa74>
   27384:			; <UNDEFINED> instruction: 0xf8c22301
   27388:			; <UNDEFINED> instruction: 0xf8d232c4
   2738c:	ldrbt	r3, [r1], #640	; 0x280
   27390:	ssatmi	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   27394:			; <UNDEFINED> instruction: 0xf8d4447c
   27398:			; <UNDEFINED> instruction: 0xf1b99238
   2739c:			; <UNDEFINED> instruction: 0xf0410f00
   273a0:			; <UNDEFINED> instruction: 0xf8d481f8
   273a4:			; <UNDEFINED> instruction: 0xf7df0280
   273a8:			; <UNDEFINED> instruction: 0xf8d4ebc4
   273ac:			; <UNDEFINED> instruction: 0xf8c43280
   273b0:			; <UNDEFINED> instruction: 0xf8c492c4
   273b4:	ldrb	r0, [sp], #568	; 0x238
   273b8:			; <UNDEFINED> instruction: 0x3690f8df
   273bc:			; <UNDEFINED> instruction: 0xf8df2101
   273c0:	ldrbtmi	r2, [fp], #-1680	; 0xfffff970
   273c4:			; <UNDEFINED> instruction: 0xf8c3447a
   273c8:			; <UNDEFINED> instruction: 0xf8c312b0
   273cc:			; <UNDEFINED> instruction: 0xf8df224c
   273d0:	ldrbtmi	r4, [ip], #-1668	; 0xfffff97c
   273d4:	subls	pc, r8, #212, 16	; 0xd40000
   273d8:	svceq	0x0013f1b9
   273dc:	cmphi	r4, r1, lsl #6	; <UNPREDICTABLE>
   273e0:	addeq	pc, r0, #212, 16	; 0xd40000
   273e4:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
   273e8:	subcc	pc, r8, #196, 16	; 0xc40000
   273ec:	bl	fe865370 <full_module_path@@Base+0xfe7ebe08>
   273f0:			; <UNDEFINED> instruction: 0x2664f8df
   273f4:	addcc	pc, r0, #212, 16	; 0xd40000
   273f8:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   273fc:	eoreq	pc, r9, r2, asr #16
   27400:			; <UNDEFINED> instruction: 0xf8dfe4b8
   27404:	tstcs	r1, r8, asr r6
   27408:			; <UNDEFINED> instruction: 0x2654f8df
   2740c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   27410:	adcsne	pc, r4, #12779520	; 0xc30000
   27414:	subcs	pc, ip, #12779520	; 0xc30000
   27418:			; <UNDEFINED> instruction: 0xf8dfe7d9
   2741c:	tstcs	r1, r8, asr #12
   27420:			; <UNDEFINED> instruction: 0x2644f8df
   27424:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   27428:	adcsne	pc, r8, #12779520	; 0xc30000
   2742c:	subcs	pc, ip, #12779520	; 0xc30000
   27430:			; <UNDEFINED> instruction: 0xf8dfe7cd
   27434:			; <UNDEFINED> instruction: 0xf8df9638
   27438:	ldrbtmi	r4, [r9], #1516	; 0x5ec
   2743c:	addeq	pc, r0, #14221312	; 0xd90000
   27440:	bl	1de53c4 <full_module_path@@Base+0x1d6be5c>
   27444:	andcs	r4, r0, r1, lsl #12
   27448:			; <UNDEFINED> instruction: 0xf7f1910b
   2744c:	movwcs	pc, #4039	; 0xfc7	; <UNPREDICTABLE>
   27450:	strmi	r9, [r2], -fp, lsl #18
   27454:	andeq	pc, r4, sl, asr r8	; <UNPREDICTABLE>
   27458:	blx	fec65428 <full_module_path@@Base+0xfebebec0>
   2745c:	addcc	pc, r0, #14221312	; 0xd90000
   27460:			; <UNDEFINED> instruction: 0xf8dfe488
   27464:	ldrbtmi	r3, [fp], #-1548	; 0xfffff9f4
   27468:	addeq	pc, r0, #13828096	; 0xd30000
   2746c:	bl	18653f0 <full_module_path@@Base+0x17ebe88>
   27470:			; <UNDEFINED> instruction: 0x3600f8df
   27474:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   27478:	pkhbtmi	r6, r1, fp, lsl #16
   2747c:			; <UNDEFINED> instruction: 0xf0402b00
   27480:			; <UNDEFINED> instruction: 0xf8df84a7
   27484:			; <UNDEFINED> instruction: 0xf85a35f4
   27488:	ldmdavs	sl, {r0, r1, ip, sp}
   2748c:			; <UNDEFINED> instruction: 0x4648b372
   27490:			; <UNDEFINED> instruction: 0xf7de930c
   27494:	blls	36345c <full_module_path@@Base+0x2e9ef4>
   27498:	stmdacs	r0, {r0, r1, r3, ip, pc}
   2749c:	strhi	pc, [r6], r1
   274a0:	ldmdavc	r2, {r0, r1, r3, r9, fp, ip, pc}
   274a4:			; <UNDEFINED> instruction: 0xf0012a00
   274a8:	bcs	c074b0 <full_module_path@@Base+0xb8df48>
   274ac:	bls	317114 <full_module_path@@Base+0x29dbac>
   274b0:			; <UNDEFINED> instruction: 0xf8dfd106
   274b4:	stmdbls	fp, {r3, r6, r7, r8, sl, sp}
   274b8:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   274bc:	strmi	r6, [sl], #-2066	; 0xfffff7ee
   274c0:	ldrmi	r2, [r0], -r8, lsl #2
   274c4:	andls	r9, ip, #872415232	; 0x34000000
   274c8:	mcr2	7, 3, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
   274cc:	movwcs	lr, #51677	; 0xc9dd
   274d0:	ldrmi	r2, [r8], -r6, lsl #2
   274d4:			; <UNDEFINED> instruction: 0xf7f12300
   274d8:			; <UNDEFINED> instruction: 0x4603fd9d
   274dc:	movwls	r9, #47115	; 0xb80b
   274e0:	svc	0x0040f7de
   274e4:	blcs	4e118 <_IO_stdin_used@@Base+0x88a0>
   274e8:	strbhi	pc, [r1, r0, asr #5]!	; <UNPREDICTABLE>
   274ec:	rscscc	pc, r3, r0, asr #4
   274f0:	svclt	0x000c4284
   274f4:	andcs	r2, r0, r0, lsr #32
   274f8:			; <UNDEFINED> instruction: 0xff70f7f1
   274fc:	strmi	pc, [r4, #-2271]!	; 0xfffff721
   27500:	strbmi	r2, [r9], -r3, lsl #6
   27504:			; <UNDEFINED> instruction: 0xf85a4602
   27508:			; <UNDEFINED> instruction: 0xf7f20004
   2750c:			; <UNDEFINED> instruction: 0xf8dffeb1
   27510:	ldrbtmi	r3, [fp], #-1392	; 0xfffffa90
   27514:	addcc	pc, r0, #13828096	; 0xd30000
   27518:			; <UNDEFINED> instruction: 0xf8dfe42c
   2751c:	ldrbtmi	r9, [r9], #1384	; 0x568
   27520:	addeq	pc, r0, #14221312	; 0xd90000
   27524:	bl	1654a8 <full_module_path@@Base+0xebf40>
   27528:	andcs	r4, r0, r1, lsl #12
   2752c:			; <UNDEFINED> instruction: 0xf7f1910b
   27530:			; <UNDEFINED> instruction: 0xf8dfff55
   27534:	movwcs	r4, #9456	; 0x24f0
   27538:	strmi	r9, [r2], -fp, lsl #18
   2753c:	andeq	pc, r4, sl, asr r8	; <UNPREDICTABLE>
   27540:	blx	f65510 <full_module_path@@Base+0xeebfa8>
   27544:	addcc	pc, r0, #14221312	; 0xd90000
   27548:			; <UNDEFINED> instruction: 0xf8dfe414
   2754c:	ldrbtmi	r3, [fp], #-1340	; 0xfffffac4
   27550:	subscs	pc, r0, #13828096	; 0xd30000
   27554:			; <UNDEFINED> instruction: 0xf0012a00
   27558:	andcs	r8, r1, #101711872	; 0x6100000
   2755c:	rsccs	pc, ip, r3, asr #17
   27560:	addcc	pc, r0, #13828096	; 0xd30000
   27564:			; <UNDEFINED> instruction: 0xf8dfe406
   27568:	ldrbtmi	r4, [ip], #-1316	; 0xfffffadc
   2756c:	rsbshi	pc, ip, #212, 16	; 0xd40000
   27570:	svceq	0x0000f1b8
   27574:	bicshi	pc, r7, r0, asr #32
   27578:	ldrcc	pc, [r4, #-2271]	; 0xfffff721
   2757c:	addeq	pc, r0, #212, 16	; 0xd40000
   27580:			; <UNDEFINED> instruction: 0xf8c4447b
   27584:			; <UNDEFINED> instruction: 0xf8df81a4
   27588:			; <UNDEFINED> instruction: 0xf8c3650c
   2758c:			; <UNDEFINED> instruction: 0xf7df8000
   27590:			; <UNDEFINED> instruction: 0xf8dfe97c
   27594:	ldrtmi	r3, [sl], -r4, lsl #10
   27598:	streq	pc, [r0, #-2271]	; 0xfffff721
   2759c:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
   275a0:	andhi	pc, r0, sp, asr #17
   275a4:			; <UNDEFINED> instruction: 0xf8df4478
   275a8:			; <UNDEFINED> instruction: 0xf7de54f8
   275ac:	ldrbtmi	lr, [lr], #-3746	; 0xfffff15e
   275b0:			; <UNDEFINED> instruction: 0xf506447d
   275b4:			; <UNDEFINED> instruction: 0xf8c47721
   275b8:	and	r0, r9, r0, lsl #5
   275bc:	teqcc	r0, r5	; <illegal shifter operand>	; <UNPREDICTABLE>
   275c0:			; <UNDEFINED> instruction: 0xf8c53301
   275c4:			; <UNDEFINED> instruction: 0xf8df3130
   275c8:	ldrbtmi	r3, [fp], #-1244	; 0xfffffb24
   275cc:	addeq	pc, r0, #13828096	; 0xd30000
   275d0:	b	1965554 <full_module_path@@Base+0x18ebfec>
   275d4:			; <UNDEFINED> instruction: 0xf0001c41
   275d8:	stmdacs	r8!, {r0, r1, r5, r7, r8, r9, pc}^
   275dc:	teqhi	r6, #1	; <UNPREDICTABLE>
   275e0:	rscle	r2, fp, r6, ror r8
   275e4:			; <UNDEFINED> instruction: 0xf000284d
   275e8:			; <UNDEFINED> instruction: 0xf8df8381
   275ec:			; <UNDEFINED> instruction: 0x210134bc
   275f0:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
   275f4:	addeq	pc, r0, #13828096	; 0xd30000
   275f8:	svc	0x00e6f7de
   275fc:	strtmi	r9, [r0], -r5
   27600:	svc	0x0004f7de
   27604:	strtne	pc, [r4], #2271	; 0x8df
   27608:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
   2760c:	andcs	r4, r3, r3, lsl #12
   27610:	ldc2l	7, cr15, [r2, #1000]!	; 0x3e8
   27614:	ldrne	pc, [r8], #2271	; 0x8df
   27618:	ldrbtmi	r2, [r9], #-3
   2761c:	stc2l	7, cr15, [ip, #1000]!	; 0x3e8
   27620:	ldrne	pc, [r0], #2271	; 0x8df
   27624:	adcpl	pc, r9, #64, 4
   27628:	ldrbtmi	r2, [r9], #-1
   2762c:			; <UNDEFINED> instruction: 0xf868f7f0
   27630:	strmi	pc, [r4], #2271	; 0x8df
   27634:	ldrbtmi	r2, [ip], #-354	; 0xfffffe9e
   27638:	rscvc	pc, ip, r4, lsl #10
   2763c:			; <UNDEFINED> instruction: 0xf81cf7fd
   27640:	ldrbtgt	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   27644:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, sl, lr}
   27648:	strmi	r4, [r2], -fp, lsl #12
   2764c:	movwcs	lr, #51660	; 0xc9cc
   27650:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
   27654:	mrcge	6, 2, APSR_nzcv, cr12, cr15, {5}
   27658:	strbtvs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2765c:			; <UNDEFINED> instruction: 0xf8d423c8
   27660:	ldrbtmi	r5, [lr], #-472	; 0xfffffe28
   27664:	strtmi	r9, [r0], -r1, lsl #10
   27668:	andcs	r4, r1, #26214400	; 0x1900000
   2766c:	strcs	r9, [r0, #-1536]	; 0xfffffa00
   27670:	b	fe2e55f4 <full_module_path@@Base+0xfe26c08c>
   27674:	bllt	fede5678 <full_module_path@@Base+0xfed6c110>
   27678:	strbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2767c:	rscscc	pc, pc, #79	; 0x4f
   27680:			; <UNDEFINED> instruction: 0xf8c3447b
   27684:			; <UNDEFINED> instruction: 0xf8d321f0
   27688:			; <UNDEFINED> instruction: 0xf7ff3280
   2768c:			; <UNDEFINED> instruction: 0xf8dfbb73
   27690:	andcs	r3, r1, #56, 8	; 0x38000000
   27694:			; <UNDEFINED> instruction: 0xf8c3447b
   27698:			; <UNDEFINED> instruction: 0xf8d321f0
   2769c:			; <UNDEFINED> instruction: 0xf7ff3280
   276a0:			; <UNDEFINED> instruction: 0xf8dfbb69
   276a4:	andcs	r3, r1, #40, 8	; 0x28000000
   276a8:			; <UNDEFINED> instruction: 0xf8c3447b
   276ac:			; <UNDEFINED> instruction: 0xf8d322a8
   276b0:			; <UNDEFINED> instruction: 0xf7ff3280
   276b4:			; <UNDEFINED> instruction: 0xf8dfbb5f
   276b8:	ldrbtmi	r9, [r9], #1048	; 0x418
   276bc:	addeq	pc, r0, #14221312	; 0xd90000
   276c0:	b	de5644 <full_module_path@@Base+0xd6c0dc>
   276c4:	msrvc	CPSR_fsxc, r9, lsl #10
   276c8:			; <UNDEFINED> instruction: 0xf00c4604
   276cc:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   276d0:	svcge	0x0038f47f
   276d4:	biccs	r4, r8, #16320	; 0x3fc0
   276d8:	strls	r4, [r1], #-1608	; 0xfffff9b8
   276dc:	strls	r4, [r0, #-1149]	; 0xfffffb83
   276e0:	andcs	r4, r1, #26214400	; 0x1900000
   276e4:			; <UNDEFINED> instruction: 0xf7df2500
   276e8:			; <UNDEFINED> instruction: 0xf7ffea50
   276ec:	fldmiaxmi	sl!, {d27-d87}	;@ Deprecated
   276f0:	ldrbtmi	r2, [ip], #-354	; 0xfffffe9e
   276f4:	rscvc	pc, sl, r4, lsl #10
   276f8:			; <UNDEFINED> instruction: 0xffbef7fc
   276fc:	bicsgt	pc, ip, #14614528	; 0xdf0000
   27700:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, sl, lr}
   27704:	strmi	r4, [r2], -fp, lsl #12
   27708:	movwcs	lr, #43468	; 0xa9cc
   2770c:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
   27710:	ldclge	6, cr15, [lr, #764]!	; 0x2fc
   27714:	biccs	r4, r8, #3872	; 0xf20
   27718:	ldrsbpl	pc, [r4, #132]	; 0x84	; <UNPREDICTABLE>
   2771c:			; <UNDEFINED> instruction: 0xe7a1447e
   27720:	andcs	r4, r1, #240, 22	; 0x3c000
   27724:			; <UNDEFINED> instruction: 0xf8c3447b
   27728:			; <UNDEFINED> instruction: 0xf8d32208
   2772c:			; <UNDEFINED> instruction: 0xf7ff3280
   27730:			; <UNDEFINED> instruction: 0xf8dfbb21
   27734:	ldrbtmi	r9, [r9], #948	; 0x3b4
   27738:	addeq	pc, r0, #14221312	; 0xd90000
   2773c:	ldmib	r8!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27740:	eorcs	r4, r0, r1, lsl #12
   27744:	stclmi	6, cr14, [r9], #968	; 0x3c8
   27748:			; <UNDEFINED> instruction: 0xf8d4447c
   2774c:			; <UNDEFINED> instruction: 0xf7df0280
   27750:	stmibmi	r7!, {r4, r5, r6, r7, r8, fp, sp, lr, pc}^
   27754:			; <UNDEFINED> instruction: 0xf85a2302
   27758:	strmi	r1, [r2], -r1
   2775c:	ldrbtmi	r4, [r8], #-2277	; 0xfffff71b
   27760:	blx	1c6575c <full_module_path@@Base+0x1bec1f4>
   27764:	addcc	pc, r0, #212, 16	; 0xd40000
   27768:	bllt	16576c <full_module_path@@Base+0xec204>
   2776c:	andcs	r4, r0, #231424	; 0x38800
   27770:			; <UNDEFINED> instruction: 0xf8c3447b
   27774:			; <UNDEFINED> instruction: 0xf8d321a4
   27778:			; <UNDEFINED> instruction: 0xf7ff3280
   2777c:	bmi	ff816370 <full_module_path@@Base+0xff79ce08>
   27780:			; <UNDEFINED> instruction: 0xf8d2447a
   27784:			; <UNDEFINED> instruction: 0xf8d21250
   27788:	stmdbcs	r0, {r7, r9, ip, sp}
   2778c:			; <UNDEFINED> instruction: 0xf8d2d076
   27790:	tstcc	r1, r4, asr r2
   27794:	subsne	pc, r4, #12713984	; 0xc20000
   27798:	blt	ffb6579c <full_module_path@@Base+0xffaec234>
   2779c:	andcs	r4, r0, #216, 22	; 0x36000
   277a0:			; <UNDEFINED> instruction: 0xf8c3447b
   277a4:			; <UNDEFINED> instruction: 0xf8c321a8
   277a8:			; <UNDEFINED> instruction: 0xf8d32174
   277ac:			; <UNDEFINED> instruction: 0xf7ff3280
   277b0:	vldmiami	r4, {s23-s247}
   277b4:			; <UNDEFINED> instruction: 0xf8d4447c
   277b8:			; <UNDEFINED> instruction: 0xf1b99234
   277bc:			; <UNDEFINED> instruction: 0xf0400f00
   277c0:			; <UNDEFINED> instruction: 0xf8d487bb
   277c4:			; <UNDEFINED> instruction: 0xf7df0280
   277c8:			; <UNDEFINED> instruction: 0xf8d4e9b4
   277cc:			; <UNDEFINED> instruction: 0xf8c43280
   277d0:			; <UNDEFINED> instruction: 0xf8c492c0
   277d4:			; <UNDEFINED> instruction: 0xf7ff0234
   277d8:	vstmiami	fp, {s23-s227}
   277dc:			; <UNDEFINED> instruction: 0xf8d4447c
   277e0:			; <UNDEFINED> instruction: 0xf7df0280
   277e4:	stmibmi	r9, {r1, r2, r5, r7, r8, fp, sp, lr, pc}^
   277e8:			; <UNDEFINED> instruction: 0xf85a2302
   277ec:	strmi	r1, [r2], -r1
   277f0:	ldrbtmi	r4, [r8], #-2247	; 0xfffff739
   277f4:			; <UNDEFINED> instruction: 0xf7fd309c
   277f8:			; <UNDEFINED> instruction: 0xf8d4fa25
   277fc:			; <UNDEFINED> instruction: 0xf7ff3280
   27800:			; <UNDEFINED> instruction: 0xf7fcbab9
   27804:			; <UNDEFINED> instruction: 0xf7fffdc1
   27808:	stmiami	r2, {r2, r4, r5, r6, r9, fp, ip, sp, pc}^
   2780c:			; <UNDEFINED> instruction: 0xf7fc4478
   27810:	stmdavs	r0!, {r0, r1, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   27814:			; <UNDEFINED> instruction: 0xf8d0f011
   27818:	blcs	4582c <fchmod@plt+0x3ec70>
   2781c:	sbchi	pc, r0, #0
   27820:	ldrbtmi	r4, [fp], #-3005	; 0xfffff443
   27824:	rsbscc	pc, ip, #13828096	; 0xd30000
   27828:			; <UNDEFINED> instruction: 0xf47f2b00
   2782c:			; <UNDEFINED> instruction: 0xf7ffaa71
   27830:			; <UNDEFINED> instruction: 0xf7deba68
   27834:	ldmibmi	r9!, {r2, r8, r9, sl, fp, sp, lr, pc}
   27838:	addeq	pc, r0, #212, 16	; 0xd40000
   2783c:			; <UNDEFINED> instruction: 0xf7fc4479
   27840:	ldmibmi	r7!, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   27844:	addeq	pc, r0, #212, 16	; 0xd40000
   27848:			; <UNDEFINED> instruction: 0xf7fc4479
   2784c:			; <UNDEFINED> instruction: 0xf8d4fef7
   27850:			; <UNDEFINED> instruction: 0xf7ff3280
   27854:	ldmmi	r3!, {r2, r3, r4, r5, r6, r9, fp, ip, sp, pc}
   27858:			; <UNDEFINED> instruction: 0xf7de4478
   2785c:	stmdacs	r0, {r2, r8, r9, sl, fp, sp, lr, pc}
   27860:	bge	15e4964 <full_module_path@@Base+0x156b3fc>
   27864:	blcs	45878 <_IO_stdin_used@@Base>
   27868:	bge	14e496c <full_module_path@@Base+0x146b404>
   2786c:	mcr	7, 0, pc, cr2, cr14, {6}	; <UNPREDICTABLE>
   27870:	ldrbtmi	r4, [fp], #-2989	; 0xfffff453
   27874:			; <UNDEFINED> instruction: 0x01a4f8c3
   27878:	blt	12e587c <full_module_path@@Base+0x126c314>
   2787c:			; <UNDEFINED> instruction: 0xf8c22101
   27880:			; <UNDEFINED> instruction: 0xf7ff1254
   27884:			; <UNDEFINED> instruction: 0xf112ba77
   27888:	svclt	0x00040f2a
   2788c:	mvnscc	pc, #79	; 0x4f
   27890:			; <UNDEFINED> instruction: 0xf47f61cb
   27894:	blmi	fe992754 <full_module_path@@Base+0xfe9191ec>
   27898:			; <UNDEFINED> instruction: 0xf8d3447b
   2789c:	stmdacs	r0, {r2, r3, r6, r7}
   278a0:	blge	fed249a4 <full_module_path@@Base+0xfecab43c>
   278a4:			; <UNDEFINED> instruction: 0xf7fc2500
   278a8:			; <UNDEFINED> instruction: 0xf7fffc77
   278ac:			; <UNDEFINED> instruction: 0xf8dfba9b
   278b0:	ldrbtmi	r8, [r8], #640	; 0x280
   278b4:	blt	fece58b8 <full_module_path@@Base+0xfec6c350>
   278b8:	ldrbtmi	r4, [fp], #-2974	; 0xfffff462
   278bc:	subsvs	pc, r0, #13828096	; 0xd30000
   278c0:			; <UNDEFINED> instruction: 0xf0002e00
   278c4:	blmi	fe7492f0 <full_module_path@@Base+0xfe6cfd88>
   278c8:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   278cc:			; <UNDEFINED> instruction: 0xf7ff601a
   278d0:			; <UNDEFINED> instruction: 0x4610bb57
   278d4:			; <UNDEFINED> instruction: 0xf7de920b
   278d8:	bls	3236a0 <full_module_path@@Base+0x2aa138>
   278dc:	stmdacs	r0, {r0, r1, r9, sl, lr}
   278e0:	mrcge	4, 1, APSR_nzcv, cr0, cr15, {1}
   278e4:			; <UNDEFINED> instruction: 0xf8db46a1
   278e8:	stmdbcs	r0, {r2, r4, r5, r9, ip}
   278ec:	rscshi	pc, fp, r1, asr #32
   278f0:	mrscs	r9, R9_usr
   278f4:	stmdals	r9, {r0, r4, r7, r9, fp, lr}
   278f8:			; <UNDEFINED> instruction: 0xf7de447a
   278fc:	stmdacs	r0, {r1, r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
   27900:	ldrbhi	pc, [r4], #-705	; 0xfffffd3f	; <UNPREDICTABLE>
   27904:			; <UNDEFINED> instruction: 0xf8cb2301
   27908:			; <UNDEFINED> instruction: 0xf1b932c0
   2790c:			; <UNDEFINED> instruction: 0xf47f0f00
   27910:			; <UNDEFINED> instruction: 0xf8dbad22
   27914:			; <UNDEFINED> instruction: 0xf7ff3280
   27918:	blmi	fe2961d4 <full_module_path@@Base+0xfe21cc6c>
   2791c:			; <UNDEFINED> instruction: 0xf8d3447b
   27920:			; <UNDEFINED> instruction: 0xf7ff3280
   27924:	stmibmi	r7, {r0, r1, r2, r5, r9, fp, ip, sp, pc}
   27928:	sbccs	r4, r8, #32, 12	; 0x2000000
   2792c:	ldrbtmi	r2, [r9], #-1280	; 0xfffffb00
   27930:	blx	7e398e <full_module_path@@Base+0x76a426>
   27934:	blt	15e5938 <full_module_path@@Base+0x156c3d0>
   27938:	andseq	pc, r0, #-1073741824	; 0xc0000000
   2793c:	rsbseq	pc, r8, #14221312	; 0xd90000
   27940:			; <UNDEFINED> instruction: 0xf8c92104
   27944:			; <UNDEFINED> instruction: 0xf7f522a4
   27948:			; <UNDEFINED> instruction: 0xf8c9ffb5
   2794c:	stmdacs	r0, {r3, r4, r5, r6, r9}
   27950:	strthi	pc, [ip], #-1
   27954:	rsbscs	pc, r4, #14221312	; 0xd90000
   27958:			; <UNDEFINED> instruction: 0xf47f2a00
   2795c:	blmi	1ed2a10 <full_module_path@@Base+0x1e594a8>
   27960:	andvs	r4, r3, fp, ror r4
   27964:	svclt	0x0000e426
   27968:	muleq	r3, r8, ip
   2796c:	andeq	r0, r0, ip, lsr #7
   27970:	andeq	pc, r3, sl, ror ip	; <UNPREDICTABLE>
   27974:	andeq	r0, r0, r4, lsr #7
   27978:	andeq	r0, r4, r4, ror r4
   2797c:	andeq	pc, r4, r2, asr #21
   27980:	andeq	r0, r4, lr, asr #8
   27984:	andeq	pc, r4, r4, lsr #21
   27988:	andeq	r0, r4, ip, asr #13
   2798c:	andeq	pc, r1, ip, lsr #7
   27990:	andeq	pc, r4, ip, ror sl	; <UNPREDICTABLE>
   27994:	andeq	pc, r4, lr, asr sl	; <UNPREDICTABLE>
   27998:	andeq	pc, r4, r8, asr sl	; <UNPREDICTABLE>
   2799c:	andeq	pc, r4, r6, asr sl	; <UNPREDICTABLE>
   279a0:	andeq	pc, r4, r2, asr sl	; <UNPREDICTABLE>
   279a4:	andeq	pc, r3, r8, asr fp	; <UNPREDICTABLE>
   279a8:	andeq	pc, r4, lr, lsr #19
   279ac:	andeq	r5, r2, r2, asr #7
   279b0:	muleq	r4, r4, r9
   279b4:	andeq	r5, r2, lr, ror fp
   279b8:	andeq	pc, r4, r4, ror #16
   279bc:	ldrdeq	r0, [r4], -lr
   279c0:	andeq	pc, r4, r4, lsr r8	; <UNPREDICTABLE>
   279c4:	andeq	r1, r2, r6, lsr #13
   279c8:	andeq	r5, r2, ip, lsr sl
   279cc:	andeq	pc, r4, r6, lsl #16
   279d0:	muleq	r4, r8, r1
   279d4:	ldrdeq	pc, [r4], -ip
   279d8:	andeq	r0, r4, r6, ror r1
   279dc:			; <UNDEFINED> instruction: 0x0004f7b4
   279e0:	andeq	pc, r4, sl, lsr #15
   279e4:	muleq	r0, r0, r5
   279e8:	andeq	pc, r4, r0, lsr r7	; <UNPREDICTABLE>
   279ec:	andeq	pc, r4, sl, lsl r7	; <UNPREDICTABLE>
   279f0:	andeq	pc, r4, r4, lsl #14
   279f4:	andeq	pc, r4, lr, ror #13
   279f8:	ldrdeq	pc, [r4], -r8
   279fc:	andeq	r0, r4, sl, asr r0
   27a00:			; <UNDEFINED> instruction: 0x0004f6bc
   27a04:	andeq	pc, r4, sl, lsr #13
   27a08:	andeq	pc, r4, ip, lsl #13
   27a0c:	andeq	pc, r4, ip, ror #12
   27a10:	andeq	pc, r4, r6, asr r6	; <UNPREDICTABLE>
   27a14:	andeq	pc, r4, ip, lsr #12
   27a18:	strdeq	pc, [r4], -sl
   27a1c:	ldrdeq	pc, [r4], -lr
   27a20:	andeq	pc, r4, r8, asr #11
   27a24:	andeq	r0, r0, r8, ror #7
   27a28:	andeq	r5, r2, r4, ror #8
   27a2c:	andeq	pc, r4, r8, lsl #11
   27a30:	andeq	pc, r4, r4, ror r5	; <UNPREDICTABLE>
   27a34:	andeq	pc, r4, lr, asr r5	; <UNPREDICTABLE>
   27a38:	andeq	pc, r4, sl, ror #9
   27a3c:	muleq	r4, ip, r4
   27a40:	andeq	pc, r4, r8, lsl #9
   27a44:	andeq	r5, r2, lr, asr #11
   27a48:	andeq	pc, r4, r4, lsr #8
   27a4c:	strdeq	pc, [r4], -r6
   27a50:	andeq	r5, r2, r8, lsl #7
   27a54:	andeq	pc, r4, r6, ror #7
   27a58:	andeq	r0, r0, r4, lsl r4
   27a5c:	andeq	pc, r4, ip, lsr #7
   27a60:	andeq	r5, r2, sl, asr #6
   27a64:	muleq	r4, r4, r3
   27a68:	andeq	r5, r2, lr, lsr r3
   27a6c:	andeq	pc, r4, lr, ror r3	; <UNPREDICTABLE>
   27a70:	andeq	pc, r4, r2, asr r3	; <UNPREDICTABLE>
   27a74:	andeq	r0, r0, r4, lsr r6
   27a78:	andeq	r0, r0, r4, asr #11
   27a7c:	muleq	r0, r4, r4
   27a80:	andeq	pc, r4, r6, lsr #5
   27a84:	muleq	r4, sl, r2
   27a88:	andeq	pc, r4, sl, ror #4
   27a8c:	andeq	pc, r4, lr, asr #4
   27a90:	ldrdeq	pc, [r3], -r4
   27a94:	andeq	pc, r4, sl, lsl #4
   27a98:	andeq	pc, r3, lr, lsl #24
   27a9c:	andeq	lr, r1, r8, lsr fp
   27aa0:	andeq	pc, r4, r8, lsl #4
   27aa4:	andeq	pc, r4, lr, ror #3
   27aa8:	andeq	pc, r4, r6, asr #3
   27aac:	muleq	r2, r6, pc	; <UNPREDICTABLE>
   27ab0:	strdeq	r4, [r2], -sl
   27ab4:	andeq	r1, r2, lr, lsr #27
   27ab8:	andeq	pc, r4, r2, lsl #3
   27abc:	andeq	pc, r3, r0, lsl fp	; <UNPREDICTABLE>
   27ac0:	andeq	r5, r2, lr, asr r0
   27ac4:	andeq	pc, r4, r8, lsr r1	; <UNPREDICTABLE>
   27ac8:	andeq	pc, r4, r4, lsr #2
   27acc:	andeq	pc, r4, r0, lsl r1	; <UNPREDICTABLE>
   27ad0:	strdeq	pc, [r4], -lr
   27ad4:	andeq	r5, r2, r4, asr #1
   27ad8:	andeq	pc, r4, r6, asr #1
   27adc:	andeq	pc, r3, r4, asr sl	; <UNPREDICTABLE>
   27ae0:	andeq	r4, r2, r8, asr #31
   27ae4:	muleq	r4, r4, r0
   27ae8:	andeq	pc, r4, r2, lsl #1
   27aec:	andeq	pc, r4, r0, ror r0	; <UNPREDICTABLE>
   27af0:	andeq	r0, r0, r0, asr #11
   27af4:	andeq	r1, r4, r6, lsr r5
   27af8:	andeq	pc, r4, r8, asr #32
   27afc:	andeq	pc, r4, r8, lsr r0	; <UNPREDICTABLE>
   27b00:	andeq	pc, r4, r8, lsl r0	; <UNPREDICTABLE>
   27b04:	andeq	pc, r4, r4
   27b08:	ldrdeq	lr, [r4], -ip
   27b0c:	andeq	r0, r0, r0, lsl #11
   27b10:	andeq	r1, r4, r2, lsr #9
   27b14:	andeq	r4, r2, r0, ror sl
   27b18:	muleq	r4, r6, pc	; <UNPREDICTABLE>
   27b1c:	andeq	r4, r2, r4, asr #10
   27b20:	andeq	r4, r2, ip, lsr #10
   27b24:	andeq	r4, r2, r8, lsr sl
   27b28:	andeq	lr, r4, r6, asr #30
   27b2c:	andeq	lr, r4, r0, lsr #30
   27b30:	andeq	r8, r2, r2, lsr sl
   27b34:	strdeq	lr, [r4], -lr	; <UNPREDICTABLE>
   27b38:	andeq	pc, r3, sl, lsl #17
   27b3c:	andeq	r4, r2, r0, ror #31
   27b40:	muleq	r4, ip, lr
   27b44:	andeq	r4, r2, lr, ror #18
   27b48:	andeq	r4, r2, r8, asr sp
   27b4c:	movwcs	r2, #1282	; 0x502
   27b50:			; <UNDEFINED> instruction: 0x462a6830
   27b54:			; <UNDEFINED> instruction: 0xf7de4619
   27b58:			; <UNDEFINED> instruction: 0xf8dfee80
   27b5c:	ldrbtmi	r3, [fp], #-3344	; 0xfffff2f0
   27b60:	sbccc	pc, ip, #13828096	; 0xd30000
   27b64:			; <UNDEFINED> instruction: 0xf0402b00
   27b68:			; <UNDEFINED> instruction: 0xf8df8166
   27b6c:	ldrbtmi	r3, [fp], #-3332	; 0xfffff2fc
   27b70:	teqcc	r0, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   27b74:	ldrmi	r2, [sl], -r5, lsl #22
   27b78:	andcs	fp, r5, #168, 30	; 0x2a0
   27b7c:	ldrmi	r2, [r1], -r0, lsl #22
   27b80:			; <UNDEFINED> instruction: 0xf8dfdd28
   27b84:	strcs	r5, [r1], #-3312	; 0xfffff310
   27b88:	stclcs	8, cr15, [ip], #892	; 0x37c
   27b8c:			; <UNDEFINED> instruction: 0xf8df447d
   27b90:			; <UNDEFINED> instruction: 0xf5053cec
   27b94:	strtmi	r7, [r8], ip, ror #13
   27b98:	strbvc	pc, [r0, #1285]!	; 0x505	; <UNPREDICTABLE>
   27b9c:	ldmibeq	ip, {r3, r8, ip, sp, lr, pc}
   27ba0:	andvc	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   27ba4:	andlt	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   27ba8:	eorge	pc, r0, sp, asr #17
   27bac:			; <UNDEFINED> instruction: 0xf856468a
   27bb0:	movwcs	r2, #2820	; 0xb04
   27bb4:			; <UNDEFINED> instruction: 0x46404639
   27bb8:			; <UNDEFINED> instruction: 0xf844f7fd
   27bbc:			; <UNDEFINED> instruction: 0xf8553401
   27bc0:	movwcs	r2, #2820	; 0xb04
   27bc4:			; <UNDEFINED> instruction: 0x46484659
   27bc8:			; <UNDEFINED> instruction: 0xf83cf7fd
   27bcc:	ble	ffbb925c <full_module_path@@Base+0xffb3fcf4>
   27bd0:	ldrdge	pc, [r0], -sp	; <UNPREDICTABLE>
   27bd4:	stccc	8, cr15, [r8], #892	; 0x37c
   27bd8:			; <UNDEFINED> instruction: 0xf8d3447b
   27bdc:			; <UNDEFINED> instruction: 0xb19221fc
   27be0:	teqcc	r0, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   27be4:	vqrdmulh.s<illegal width 8>	d18, d0, d1
   27be8:			; <UNDEFINED> instruction: 0xf8df84f2
   27bec:	ldrbtmi	r2, [sl], #-3224	; 0xfffff368
   27bf0:	stcne	8, cr15, [r4], {223}	; 0xdf
   27bf4:			; <UNDEFINED> instruction: 0xf8df2300
   27bf8:			; <UNDEFINED> instruction: 0xf85a0c90
   27bfc:	ldrbtmi	r7, [r8], #-1
   27c00:			; <UNDEFINED> instruction: 0xf7fd4639
   27c04:			; <UNDEFINED> instruction: 0xf8dff81f
   27c08:	ldrbtmi	r3, [fp], #-3204	; 0xfffff37c
   27c0c:	ldrdcs	pc, [r4, r3]!
   27c10:			; <UNDEFINED> instruction: 0xf0002a00
   27c14:			; <UNDEFINED> instruction: 0xf8df8107
   27c18:	ldrbtmi	r1, [r9], #-3192	; 0xfffff388
   27c1c:	stmdbcs	r2, {r0, r3, fp, sp, lr}
   27c20:			; <UNDEFINED> instruction: 0xf8d3d00a
   27c24:	stmdbcs	r0, {r4, r6, r9, ip}
   27c28:	rscshi	pc, r2, r0
   27c2c:	stclcc	8, cr15, [r4], #-892	; 0xfffffc84
   27c30:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   27c34:	sbcscs	pc, r0, #12779520	; 0xc30000
   27c38:	mrrccc	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
   27c3c:			; <UNDEFINED> instruction: 0xf8d3447b
   27c40:	bcs	701b8 <file_old_total@@Base+0x6f08>
   27c44:			; <UNDEFINED> instruction: 0xf8d3bfc2
   27c48:	andcc	r2, r1, #72, 4	; 0x80000004
   27c4c:	cmpcs	ip, r3, asr #17	; <UNPREDICTABLE>
   27c50:	blcs	ce874 <full_module_path@@Base+0x5530c>
   27c54:	rscshi	pc, sp, r0
   27c58:	mcrrcc	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
   27c5c:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   27c60:	tstle	r7, r1, lsl #26
   27c64:	ldccc	8, cr15, [r8], #-892	; 0xfffffc84
   27c68:			; <UNDEFINED> instruction: 0xf8d3447b
   27c6c:	blcs	345b4 <fchmod@plt+0x2d9f8>
   27c70:	ldmge	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
   27c74:	stccc	8, cr15, [ip], #-892	; 0xfffffc84
   27c78:			; <UNDEFINED> instruction: 0xf8d3447b
   27c7c:			; <UNDEFINED> instruction: 0xf7de0280
   27c80:	blls	1e3950 <full_module_path@@Base+0x16a3e8>
   27c84:	strmi	r4, [r4], -r6, lsl #12
   27c88:	cmplt	r0, r8, lsl r0
   27c8c:	teqlt	r4, r4, lsl #16
   27c90:	strcs	r4, [r0], #-1539	; 0xfffff9fd
   27c94:	svccs	0x0004f853
   27c98:	bcs	34ca4 <fchmod@plt+0x2e0e8>
   27c9c:			; <UNDEFINED> instruction: 0xf8dfd1fa
   27ca0:	bls	176cc8 <full_module_path@@Base+0xfd760>
   27ca4:	andsvs	r4, r4, fp, ror r4
   27ca8:	ldrsbcs	pc, [r4, #131]!	; 0x83	; <UNPREDICTABLE>
   27cac:	vmlsl.s8	q9, d0, d0
   27cb0:			; <UNDEFINED> instruction: 0xf8df80de
   27cb4:	ldrbtmi	r2, [sl], #-3064	; 0xfffff408
   27cb8:			; <UNDEFINED> instruction: 0x11b8f8d2
   27cbc:	svccc	0x0000f5b1
   27cc0:	strbhi	pc, [r2], #768	; 0x300	; <UNPREDICTABLE>
   27cc4:	ldrsbcc	pc, [r0, #130]!	; 0x82	; <UNPREDICTABLE>
   27cc8:	adcvc	pc, r8, #13762560	; 0xd20000
   27ccc:			; <UNDEFINED> instruction: 0xf0402b00
   27cd0:	svccs	0x000080f1
   27cd4:	strbhi	pc, [r3], #-0	; <UNPREDICTABLE>
   27cd8:	subspl	pc, r0, #13762560	; 0xd20000
   27cdc:			; <UNDEFINED> instruction: 0xf0012d00
   27ce0:			; <UNDEFINED> instruction: 0xf8df82a9
   27ce4:	ldrbtmi	r2, [sl], #-3020	; 0xfffff434
   27ce8:	stclt	0, cr15, [r7], #-0
   27cec:	addeq	pc, r0, #14024704	; 0xd60000
   27cf0:	svc	0x001ef7de
   27cf4:			; <UNDEFINED> instruction: 0x4604213d
   27cf8:	stcl	7, cr15, [sl, #-888]!	; 0xfffffc88
   27cfc:			; <UNDEFINED> instruction: 0xf0012800
   27d00:			; <UNDEFINED> instruction: 0xf8df81a0
   27d04:	movwcs	r2, #19376	; 0x4bb0
   27d08:			; <UNDEFINED> instruction: 0x46384619
   27d0c:			; <UNDEFINED> instruction: 0xf7f5447a
   27d10:	strmi	pc, [r1], r7, asr #26
   27d14:			; <UNDEFINED> instruction: 0xf7de4620
   27d18:			; <UNDEFINED> instruction: 0xf8c9ebae
   27d1c:	ldrb	r0, [r2], #-0
   27d20:	blcc	fe5660a4 <full_module_path@@Base+0xfe4ecb3c>
   27d24:			; <UNDEFINED> instruction: 0xf8d3447b
   27d28:	blcs	34750 <fchmod@plt+0x2db94>
   27d2c:	adchi	pc, sl, r0, asr #32
   27d30:	blcc	fe2660b4 <full_module_path@@Base+0xfe1ecb4c>
   27d34:			; <UNDEFINED> instruction: 0xf8d3447b
   27d38:	teqlt	r0, r4, asr #4
   27d3c:	ldc	7, cr15, [ip, #-888]!	; 0xfffffc88
   27d40:	mvnsvc	pc, #64, 12	; 0x4000000
   27d44:	vqsub.s8	d4, d16, d8
   27d48:			; <UNDEFINED> instruction: 0xf8df845d
   27d4c:	ldrbtmi	r3, [fp], #-2932	; 0xfffff48c
   27d50:	addscs	pc, r0, #13828096	; 0xd30000
   27d54:			; <UNDEFINED> instruction: 0xf0012a00
   27d58:			; <UNDEFINED> instruction: 0xf8d3819b
   27d5c:			; <UNDEFINED> instruction: 0xf7de0280
   27d60:	blls	1e3870 <full_module_path@@Base+0x16a308>
   27d64:	cmplt	r0, r8, lsl r0
   27d68:	teqlt	r3, r3, lsl #16
   27d6c:			; <UNDEFINED> instruction: 0xf8534603
   27d70:			; <UNDEFINED> instruction: 0xf1082f04
   27d74:	bcs	29d80 <fchmod@plt+0x231c4>
   27d78:			; <UNDEFINED> instruction: 0xf8dfd1f9
   27d7c:	tstcs	r1, r8, asr #22
   27d80:	blcc	1166104 <full_module_path@@Base+0x10ecb9c>
   27d84:	stcls	0, cr2, [r5], {-0}
   27d88:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   27d8c:			; <UNDEFINED> instruction: 0xf8c4460d
   27d90:	ldrbvs	r8, [r0], #-0
   27d94:	addseq	pc, r0, #12779520	; 0xc30000
   27d98:	rsbsne	pc, ip, #12779520	; 0xc30000
   27d9c:	stmdalt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27da0:	bleq	a66124 <full_module_path@@Base+0x9ecbbc>
   27da4:			; <UNDEFINED> instruction: 0xf7fc4478
   27da8:	ldr	pc, [r9, #-2799]!	; 0xfffff511
   27dac:			; <UNDEFINED> instruction: 0xf7f12000
   27db0:			; <UNDEFINED> instruction: 0xf8dffb15
   27db4:			; <UNDEFINED> instruction: 0xf8dfcb1c
   27db8:	movwcs	r1, #2844	; 0xb1c
   27dbc:			; <UNDEFINED> instruction: 0x46024479
   27dc0:	andeq	pc, ip, sl, asr r8	; <UNPREDICTABLE>
   27dc4:	ldc2l	7, cr15, [sl, #964]!	; 0x3c4
   27dc8:	addcc	pc, r0, #212, 16	; 0xd40000
   27dcc:	svclt	0x00d2f7fe
   27dd0:	strmi	r2, [r1], -r0, lsl #6
   27dd4:			; <UNDEFINED> instruction: 0x4618461a
   27dd8:			; <UNDEFINED> instruction: 0xf7f49300
   27ddc:	strmi	pc, [r1], fp, lsl #21
   27de0:	bllt	1425de4 <full_module_path@@Base+0x13ac87c>
   27de4:			; <UNDEFINED> instruction: 0xf7de4618
   27de8:			; <UNDEFINED> instruction: 0xf8dfed50
   27dec:			; <UNDEFINED> instruction: 0xf8df3aec
   27df0:	ldrtmi	r0, [sl], -ip, ror #21
   27df4:			; <UNDEFINED> instruction: 0x4629447b
   27df8:	strls	r4, [r0], #-1144	; 0xfffffb88
   27dfc:	b	1e65d7c <full_module_path@@Base+0x1dec814>
   27e00:			; <UNDEFINED> instruction: 0xf8c92201
   27e04:			; <UNDEFINED> instruction: 0x46032250
   27e08:	addeq	pc, r0, #13172736	; 0xc90000
   27e0c:	blt	8e5e10 <full_module_path@@Base+0x86c8a8>
   27e10:	pushcs	{r0, r4, fp, ip, sp, lr}
   27e14:	svcge	0x000af47f
   27e18:	bcs	45f68 <_IO_stdin_used@@Base+0x6f0>
   27e1c:	svcge	0x0006f47f
   27e20:			; <UNDEFINED> instruction: 0x21a4f8c3
   27e24:	bcc	fee661a8 <full_module_path@@Base+0xfedecc40>
   27e28:			; <UNDEFINED> instruction: 0xf8d3447b
   27e2c:	stmdacs	r0, {r3, r5, r6, r7}
   27e30:	svcge	0x0002f43f
   27e34:			; <UNDEFINED> instruction: 0xf8dfe536
   27e38:			; <UNDEFINED> instruction: 0xf85a3aac
   27e3c:	stmdavs	r0!, {r0, r1, lr}
   27e40:	b	1ae5dc0 <full_module_path@@Base+0x1a6c858>
   27e44:	stmdavs	r0!, {r8, r9, sp}
   27e48:	andcs	r4, r1, #26214400	; 0x1900000
   27e4c:	stc	7, cr15, [r4, #-888]	; 0xfffffc88
   27e50:			; <UNDEFINED> instruction: 0xf8dfe68b
   27e54:	ldrbtmi	r3, [fp], #-2708	; 0xfffff56c
   27e58:	subscc	pc, r0, #13828096	; 0xd30000
   27e5c:			; <UNDEFINED> instruction: 0xf43f2b00
   27e60:			; <UNDEFINED> instruction: 0xf8dfaf09
   27e64:	bls	1f688c <full_module_path@@Base+0x17d324>
   27e68:	andsvs	r4, sl, fp, ror r4
   27e6c:			; <UNDEFINED> instruction: 0xf8d3e702
   27e70:	bcs	70498 <file_old_total@@Base+0x71e8>
   27e74:	svcge	0x001df77f
   27e78:	bvs	1d661fc <full_module_path@@Base+0x1cecc94>
   27e7c:	strcs	r4, [r0, #-1564]	; 0xfffff9e4
   27e80:	movt	r4, #13438	; 0x347e
   27e84:			; <UNDEFINED> instruction: 0xf0112001
   27e88:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r9, fp, ip, sp, lr, pc}
   27e8c:	svcge	0x0050f47f
   27e90:	bne	1866214 <full_module_path@@Base+0x17eccac>
   27e94:	addspl	pc, ip, #64, 4
   27e98:	ldrbtmi	r2, [r9], #-1
   27e9c:	ldc2	7, cr15, [r0], #-956	; 0xfffffc44
   27ea0:			; <UNDEFINED> instruction: 0xf47f2b00
   27ea4:			; <UNDEFINED> instruction: 0xf8dfacf8
   27ea8:	andcs	r3, r1, #80, 20	; 0x50000
   27eac:			; <UNDEFINED> instruction: 0xf8c3447b
   27eb0:	ldrbt	r2, [r0], #416	; 0x1a0
   27eb4:			; <UNDEFINED> instruction: 0xf0402f00
   27eb8:	blcs	48c98 <_IO_stdin_used@@Base+0x3420>
   27ebc:	ldrhi	pc, [r3], #-832	; 0xfffffcc0
   27ec0:	subsvc	pc, r0, #13762560	; 0xd20000
   27ec4:			; <UNDEFINED> instruction: 0xf0402f00
   27ec8:			; <UNDEFINED> instruction: 0xf8d28335
   27ecc:	ldrdlt	r3, [fp, -r8]
   27ed0:	mvnsvc	pc, r2, asr #17
   27ed4:	sbcseq	pc, r4, #13762560	; 0xd20000
   27ed8:			; <UNDEFINED> instruction: 0xf7deb128
   27edc:			; <UNDEFINED> instruction: 0xf5b0ec6e
   27ee0:	vmax.f32	d7, d16, d0
   27ee4:			; <UNDEFINED> instruction: 0xf8df8408
   27ee8:	ldrbtmi	r3, [fp], #-2580	; 0xfffff5ec
   27eec:	subeq	pc, r4, #13828096	; 0xd30000
   27ef0:			; <UNDEFINED> instruction: 0xf7deb130
   27ef4:			; <UNDEFINED> instruction: 0xf640ec62
   27ef8:	addsmi	r7, r8, #-738197501	; 0xd4000003
   27efc:	orrhi	pc, r2, #0, 4
   27f00:	ldmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   27f04:	bvs	6b90f8 <full_module_path@@Base+0x63fb90>
   27f08:	svcmi	0x0000f1b2
   27f0c:	andcs	fp, r0, #132, 30	; 0x210
   27f10:			; <UNDEFINED> instruction: 0xf8df621a
   27f14:	ldrbtmi	r3, [fp], #-2544	; 0xfffff610
   27f18:	adceq	lr, sp, #3457024	; 0x34c000
   27f1c:	adcsne	pc, r0, #13828096	; 0xd30000
   27f20:	strmi	r4, [sl], #-1026	; 0xfffffbfe
   27f24:	vpmax.u8	d2, d0, d1
   27f28:			; <UNDEFINED> instruction: 0xf8df83b0
   27f2c:			; <UNDEFINED> instruction: 0x2c0109dc
   27f30:	subsne	pc, ip, #13828096	; 0xd30000
   27f34:	svclt	0x00cc4478
   27f38:	andcs	r2, r1, #0, 4
   27f3c:	svclt	0x000c2f00
   27f40:	smladcs	r0, r7, r6, r4
   27f44:	smlalbblt	r6, r9, r2, r8
   27f48:	ldrdne	pc, [r0, #-131]	; 0xffffff7d
   27f4c:	svclt	0x00042901
   27f50:			; <UNDEFINED> instruction: 0xf8c32100
   27f54:	bcs	2c45c <fchmod@plt+0x258a0>
   27f58:	movwhi	pc, #62144	; 0xf2c0	; <UNPREDICTABLE>
   27f5c:			; <UNDEFINED> instruction: 0xf0402f00
   27f60:	bcs	108f38 <full_module_path@@Base+0x8f9d0>
   27f64:			; <UNDEFINED> instruction: 0x83a4f300
   27f68:	stmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   27f6c:			; <UNDEFINED> instruction: 0xf8d3447b
   27f70:	stmdbcs	r0, {r6, r8, ip}
   27f74:	tsthi	r1, #64	; 0x40	; <UNPREDICTABLE>
   27f78:	ble	232780 <full_module_path@@Base+0x1b9218>
   27f7c:	ldmibcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   27f80:	ldrdcc	pc, [r4, #-131]	; 0xffffff7d
   27f84:	blcc	39174 <fchmod@plt+0x325b8>
   27f88:	movwcs	fp, #7960	; 0x1f18
   27f8c:			; <UNDEFINED> instruction: 0xf8df6093
   27f90:	ldrbtmi	r2, [sl], #-2436	; 0xfffff67c
   27f94:	blcs	423e8 <fchmod@plt+0x3b82c>
   27f98:	rschi	pc, r5, #192, 4
   27f9c:			; <UNDEFINED> instruction: 0xf8dfb91b
   27fa0:	ldrbtmi	r2, [sl], #-2424	; 0xfffff688
   27fa4:			; <UNDEFINED> instruction: 0xf8df6413
   27fa8:	ldrbtmi	r3, [fp], #-2420	; 0xfffff68c
   27fac:	ldrbeq	lr, [r8, #-2515]!	; 0xfffff62d
   27fb0:	ldrdcs	pc, [r8, #131]!	; 0x83
   27fb4:	svclt	0x000c2d00
   27fb8:	mcrrne	6, 0, r4, r1, cr1
   27fbc:	stmdbcs	r1, {r0, r4, sl, lr}
   27fc0:			; <UNDEFINED> instruction: 0x83a9f300
   27fc4:	tstmi	r5, #335544320	; 0x14000000
   27fc8:	strbthi	pc, [r3], r0	; <UNPREDICTABLE>
   27fcc:	ldmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   27fd0:			; <UNDEFINED> instruction: 0xf8df2201
   27fd4:	ldrbtmi	r0, [fp], #-2384	; 0xfffff6b0
   27fd8:	ldmvs	sp, {r3, r4, r5, r6, sl, lr}
   27fdc:	smlalbtcs	pc, r8, r0, r8	; <UNPREDICTABLE>
   27fe0:			; <UNDEFINED> instruction: 0xf0002d00
   27fe4:			; <UNDEFINED> instruction: 0xf8df86ce
   27fe8:	ldrbtmi	r3, [fp], #-2368	; 0xfffff6c0
   27fec:	andcs	pc, r4, #13828096	; 0xd30000
   27ff0:	svclt	0x00042a03
   27ff4:			; <UNDEFINED> instruction: 0xf8c32202
   27ff8:			; <UNDEFINED> instruction: 0xf8df2204
   27ffc:	ldrbtmi	r3, [fp], #-2352	; 0xfffff6d0
   28000:	ldrsbeq	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
   28004:			; <UNDEFINED> instruction: 0xf0002800
   28008:			; <UNDEFINED> instruction: 0xf8d38368
   2800c:	stfcss	f5, [r0, #-288]	; 0xfffffee0
   28010:	cfstrdge	mvd15, [r8], {127}	; 0x7f
   28014:	andcs	pc, r4, #13828096	; 0xd30000
   28018:			; <UNDEFINED> instruction: 0xf43f2a02
   2801c:			; <UNDEFINED> instruction: 0xf8d3ac43
   28020:	cmplt	r2, r8, ror #4
   28024:	ldrdcc	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
   28028:			; <UNDEFINED> instruction: 0xf47f2b00
   2802c:			; <UNDEFINED> instruction: 0xf8dfac3c
   28030:	andcs	r3, r1, #0, 18
   28034:			; <UNDEFINED> instruction: 0xf8c3447b
   28038:			; <UNDEFINED> instruction: 0xf8df22dc
   2803c:	ldrbtmi	r3, [fp], #-2296	; 0xfffff708
   28040:	rsccs	pc, r0, #13828096	; 0xd30000
   28044:			; <UNDEFINED> instruction: 0xf8d3b122
   28048:	blcs	34a40 <fchmod@plt+0x2de84>
   2804c:	ldrbthi	pc, [r4], -r0	; <UNPREDICTABLE>
   28050:	stmiacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   28054:	andhi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   28058:	ldrdcc	pc, [r0], -r8
   2805c:	orrlt	fp, r4, fp, ror #6
   28060:	ldmls	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   28064:	streq	lr, [r4, #2822]	; 0xb06
   28068:	ldrbtmi	r2, [r9], #1793	; 0x701
   2806c:			; <UNDEFINED> instruction: 0xf8552300
   28070:	ldrmi	r1, [r8], -r4, lsl #26
   28074:	strls	r4, [r0, -sl, asr #12]
   28078:			; <UNDEFINED> instruction: 0xf93cf7f4
   2807c:	eorvs	r4, r8, lr, lsr #5
   28080:			; <UNDEFINED> instruction: 0xf8dfd1f4
   28084:	ldrbtmi	r5, [sp], #-2236	; 0xfffff744
   28088:	subne	pc, r4, #13959168	; 0xd50000
   2808c:	movwcs	fp, #313	; 0x139
   28090:	ldrmi	r9, [sl], -r0, lsl #6
   28094:			; <UNDEFINED> instruction: 0xf7f44618
   28098:			; <UNDEFINED> instruction: 0xf8c5f92d
   2809c:			; <UNDEFINED> instruction: 0xf8df0244
   280a0:	ldrbtmi	r5, [sp], #-2212	; 0xfffff75c
   280a4:	ldrdne	pc, [r8, #133]	; 0x85
   280a8:	movwcs	fp, #313	; 0x139
   280ac:	ldrmi	r9, [sl], -r0, lsl #6
   280b0:			; <UNDEFINED> instruction: 0xf7f44618
   280b4:			; <UNDEFINED> instruction: 0xf8c5f91f
   280b8:			; <UNDEFINED> instruction: 0xf8df01c8
   280bc:			; <UNDEFINED> instruction: 0xf85a388c
   280c0:	ldmdavs	r3!, {r0, r1, sp, lr}
   280c4:	suble	r2, r3, r0, lsl #22
   280c8:	stmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   280cc:			; <UNDEFINED> instruction: 0xf8d3447b
   280d0:	bcs	30488 <fchmod@plt+0x298cc>
   280d4:			; <UNDEFINED> instruction: 0xf8d3d13c
   280d8:	biclt	r5, r5, r4, asr #4
   280dc:	blcs	46190 <_IO_stdin_used@@Base+0x918>
   280e0:	mvnhi	pc, r0
   280e4:	tstle	r5, pc, lsr #22
   280e8:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   280ec:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   280f0:	ldrmi	r6, [sp], #-2075	; 0xfffff7e5
   280f4:	strtmi	r2, [r8], -r8, lsl #2
   280f8:			; <UNDEFINED> instruction: 0xf848f7f4
   280fc:	movwcs	r4, #5674	; 0x162a
   28100:	ldrtmi	r2, [r0], -r6, lsl #2
   28104:			; <UNDEFINED> instruction: 0xff86f7f0
   28108:	vmlal.s8	q9, d0, d0
   2810c:			; <UNDEFINED> instruction: 0xf8df81d0
   28110:	ldrbtmi	r3, [fp], #-2116	; 0xfffff7bc
   28114:	ldrdpl	pc, [r8, #131]	; 0x83
   28118:			; <UNDEFINED> instruction: 0xf0002d00
   2811c:	stmdavc	fp!, {r1, r2, r3, r7, r9, sl, pc}
   28120:			; <UNDEFINED> instruction: 0xf0002b00
   28124:	blcs	c0883c <full_module_path@@Base+0xb8f2d4>
   28128:			; <UNDEFINED> instruction: 0xf8dfd105
   2812c:			; <UNDEFINED> instruction: 0xf85a3824
   28130:	ldmdavs	fp, {r0, r1, ip, sp}
   28134:	tstcs	r8, sp, lsl r4
   28138:			; <UNDEFINED> instruction: 0xf7f44628
   2813c:	strtmi	pc, [sl], -r7, lsr #16
   28140:	tstcs	r6, r1, lsl #6
   28144:			; <UNDEFINED> instruction: 0xf7f04630
   28148:	stmdacs	r0, {r0, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   2814c:			; <UNDEFINED> instruction: 0x81aff2c0
   28150:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   28154:			; <UNDEFINED> instruction: 0xf8d3447b
   28158:	svccs	0x000071cc
   2815c:	msrhi	SPSR_fx, #0
   28160:			; <UNDEFINED> instruction: 0xf7de4638
   28164:			; <UNDEFINED> instruction: 0xf8dfeb2a
   28168:	strdcs	r3, [pc, -r4]!
   2816c:	andls	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   28170:	ldrtmi	r4, [r8], -r5, lsl #12
   28174:	andpl	pc, r0, r9, asr #17
   28178:	bl	ae60f8 <full_module_path@@Base+0xa6cb90>
   2817c:			; <UNDEFINED> instruction: 0xf0402800
   28180:			; <UNDEFINED> instruction: 0xf8df82f3
   28184:	ldrbtmi	r3, [fp], #-2012	; 0xfffff824
   28188:	ldrdne	pc, [r8, #131]	; 0x83
   2818c:	suble	r2, r0, r0, lsl #18
   28190:			; <UNDEFINED> instruction: 0xf8c32201
   28194:	stmdavc	fp, {r2, r4, r5, r8, sp}
   28198:	tstle	r6, lr, lsr #22
   2819c:			; <UNDEFINED> instruction: 0x07c4f8df
   281a0:	ldrbtmi	r4, [r8], #-1547	; 0xfffff9f5
   281a4:	movwcc	lr, #8198	; 0x2006
   281a8:	biccc	pc, r8, r0, asr #17
   281ac:			; <UNDEFINED> instruction: 0x4619781a
   281b0:	tstle	sl, lr, lsr #20
   281b4:	bcs	c06324 <full_module_path@@Base+0xb8cdbc>
   281b8:	bcs	5c594 <_dist_code@@Base+0x99ec>
   281bc:	strthi	pc, [ip], -r0
   281c0:	sbfxcc	pc, pc, #17, #5
   281c4:			; <UNDEFINED> instruction: 0xf8d3447b
   281c8:			; <UNDEFINED> instruction: 0xf8df11c8
   281cc:	vst1.32	{d19}, [pc :128], r0
   281d0:			; <UNDEFINED> instruction: 0xf85a5280
   281d4:	strtmi	r5, [r8], -r3
   281d8:	mcr2	0, 6, pc, cr10, cr4, {0}	; <UNPREDICTABLE>
   281dc:	svcvs	0x0078f5b0
   281e0:	ldrhi	pc, [r7, -r0, lsl #4]!
   281e4:			; <UNDEFINED> instruction: 0x3788f8df
   281e8:			; <UNDEFINED> instruction: 0xf8c3447b
   281ec:	stmdacs	r0, {r2, r5, r6, r7, r9}
   281f0:	strbhi	pc, [r3, #64]!	; 0x40	; <UNPREDICTABLE>
   281f4:			; <UNDEFINED> instruction: 0x277cf8df
   281f8:	mvnscc	pc, pc, asr #32
   281fc:	biceq	pc, r8, r3, asr #17
   28200:	rscne	pc, r4, #12779520	; 0xc30000
   28204:	tsteq	r1, r1, asr #4	; <UNPREDICTABLE>
   28208:	andcc	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   2820c:			; <UNDEFINED> instruction: 0xf8d96019
   28210:	stmdblt	r5!, {ip, lr}^
   28214:			; <UNDEFINED> instruction: 0x3760f8df
   28218:			; <UNDEFINED> instruction: 0xf8d3447b
   2821c:	bcs	30b64 <fchmod@plt+0x29fa8>
   28220:	strbhi	pc, [r8, r0]	; <UNPREDICTABLE>
   28224:	ldrdcc	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
   28228:			; <UNDEFINED> instruction: 0xf0002b00
   2822c:			; <UNDEFINED> instruction: 0xf8df87c3
   28230:	ldrbtmi	r2, [sl], #-1868	; 0xfffff8b4
   28234:	teqcc	r4, r2	; <illegal shifter operand>	; <UNPREDICTABLE>
   28238:			; <UNDEFINED> instruction: 0xf0002b00
   2823c:			; <UNDEFINED> instruction: 0xf8d28623
   28240:	teqlt	r3, r8, asr #2
   28244:	ldrsbpl	pc, [ip, #130]	; 0x82	; <UNPREDICTABLE>
   28248:	subscc	pc, r0, #13762560	; 0xd20000
   2824c:			; <UNDEFINED> instruction: 0xf000431d
   28250:			; <UNDEFINED> instruction: 0xf8df87c6
   28254:	ldrbtmi	r3, [fp], #-1836	; 0xfffff8d4
   28258:	ldrsbcc	pc, [r8, #-131]!	; 0xffffff7d	; <UNPREDICTABLE>
   2825c:			; <UNDEFINED> instruction: 0xf8dfb1eb
   28260:	tstcs	r1, r4, lsr #14
   28264:			; <UNDEFINED> instruction: 0xf8d3447b
   28268:			; <UNDEFINED> instruction: 0xf8c32154
   2826c:	ldmdblt	r2, {r3, r4, r5, r6, r8, ip}
   28270:			; <UNDEFINED> instruction: 0xf8c32203
   28274:			; <UNDEFINED> instruction: 0xf8df2178
   28278:	ldrbtmi	r3, [fp], #-1808	; 0xfffff8f0
   2827c:	ldrsbcs	pc, [r8, #-131]	; 0xffffff7d	; <UNPREDICTABLE>
   28280:			; <UNDEFINED> instruction: 0xf8d3b92a
   28284:			; <UNDEFINED> instruction: 0xf0422178
   28288:			; <UNDEFINED> instruction: 0xf8c30204
   2828c:			; <UNDEFINED> instruction: 0xf8df2178
   28290:	ldrbtmi	r3, [fp], #-1788	; 0xfffff904
   28294:	teqcc	r4, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   28298:			; <UNDEFINED> instruction: 0xf8dfb13b
   2829c:	ldrbtmi	r3, [fp], #-1780	; 0xfffff90c
   282a0:	ldrdne	pc, [r8, #131]	; 0x83
   282a4:			; <UNDEFINED> instruction: 0xf0002900
   282a8:			; <UNDEFINED> instruction: 0xf8df85f4
   282ac:	ldrbtmi	r5, [sp], #-1768	; 0xfffff918
   282b0:	ldrdeq	pc, [ip, r5]!
   282b4:			; <UNDEFINED> instruction: 0xf0002800
   282b8:			; <UNDEFINED> instruction: 0xf8d584b4
   282bc:	teqlt	fp, r0, asr r2
   282c0:			; <UNDEFINED> instruction: 0xf7fa2149
   282c4:	stmdacs	r0, {r0, r1, r2, r4, r9, sl, fp, ip, sp, lr, pc}
   282c8:	strbhi	pc, [fp], -r0, asr #32	; <UNPREDICTABLE>
   282cc:	ldrdeq	pc, [ip, r5]!
   282d0:			; <UNDEFINED> instruction: 0xf7fa2169
   282d4:	cmplt	r0, pc, lsl #28	; <UNPREDICTABLE>
   282d8:	ssatcs	pc, #29, pc, asr #17	; <UNPREDICTABLE>
   282dc:			; <UNDEFINED> instruction: 0xf8d2447a
   282e0:			; <UNDEFINED> instruction: 0xf0433294
   282e4:			; <UNDEFINED> instruction: 0xf8c20301
   282e8:			; <UNDEFINED> instruction: 0xf8df31b0
   282ec:	strhcs	r5, [r2, #-96]!	; 0xffffffa0
   282f0:			; <UNDEFINED> instruction: 0xf8d5447d
   282f4:			; <UNDEFINED> instruction: 0xf7fa01ac
   282f8:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   282fc:	ldrthi	pc, [r6], -r0	; <UNPREDICTABLE>
   28300:			; <UNDEFINED> instruction: 0x369cf8df
   28304:			; <UNDEFINED> instruction: 0xf8d3447b
   28308:	bcs	30d90 <fchmod@plt+0x2a1d4>
   2830c:	strhi	pc, [r1], #-0
   28310:	subscs	pc, r0, #13828096	; 0xd30000
   28314:			; <UNDEFINED> instruction: 0xf0402a00
   28318:			; <UNDEFINED> instruction: 0xf8d383fc
   2831c:	blcs	34ec4 <fchmod@plt+0x2e308>
   28320:	strbhi	pc, [r1]	; <UNPREDICTABLE>
   28324:	ldrbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   28328:	andvc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2832c:			; <UNDEFINED> instruction: 0x2674f8df
   28330:			; <UNDEFINED> instruction: 0xf8df2300
   28334:			; <UNDEFINED> instruction: 0x46390674
   28338:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   2833c:	stc2	7, cr15, [r2], {252}	; 0xfc
   28340:			; <UNDEFINED> instruction: 0x3668f8df
   28344:			; <UNDEFINED> instruction: 0xf8d3447b
   28348:	ldrdlt	r3, [r3, -r8]!
   2834c:			; <UNDEFINED> instruction: 0x3660f8df
   28350:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   28354:			; <UNDEFINED> instruction: 0xf8df605a
   28358:	ldrbtmi	r5, [sp], #-1628	; 0xfffff9a4
   2835c:			; <UNDEFINED> instruction: 0x01bcf8d5
   28360:			; <UNDEFINED> instruction: 0xf962f001
   28364:			; <UNDEFINED> instruction: 0x300cf9b7
   28368:	vstrle	d2, [r4, #-0]
   2836c:	ldrdcc	pc, [ip, r5]!
   28370:			; <UNDEFINED> instruction: 0xf0002b00
   28374:			; <UNDEFINED> instruction: 0xf8df85ab
   28378:	ldrbtmi	r3, [fp], #-1600	; 0xfffff9c0
   2837c:	asrscs	pc, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   28380:			; <UNDEFINED> instruction: 0xf0002a00
   28384:			; <UNDEFINED> instruction: 0xf8df8444
   28388:	andcs	r3, r1, #52, 12	; 0x3400000
   2838c:			; <UNDEFINED> instruction: 0xf8c3447b
   28390:			; <UNDEFINED> instruction: 0xf8df21b4
   28394:	ldrbtmi	r5, [sp], #-1580	; 0xfffff9d4
   28398:	rsccs	pc, ip, #13959168	; 0xd50000
   2839c:	rsbscc	pc, ip, #13959168	; 0xd50000
   283a0:			; <UNDEFINED> instruction: 0xf0002a00
   283a4:	ldmiblt	r3!, {r0, r2, r3, r5, sl, pc}
   283a8:	rscseq	pc, r0, #13959168	; 0xd50000
   283ac:			; <UNDEFINED> instruction: 0xf0002800
   283b0:	cmncs	r9, sl, lsr #11
   283b4:	ldc2	7, cr15, [lr, #1000]	; 0x3e8
   283b8:			; <UNDEFINED> instruction: 0xf0002800
   283bc:	movwcs	r8, #5525	; 0x1595
   283c0:	rscscc	pc, r8, #12910592	; 0xc50000
   283c4:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   283c8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   283cc:	rscscs	pc, r4, #12779520	; 0xc30000
   283d0:			; <UNDEFINED> instruction: 0xf7f92000
   283d4:			; <UNDEFINED> instruction: 0xf8dffc19
   283d8:	ldrbtmi	r0, [r8], #-1520	; 0xfffffa10
   283dc:	rscsne	pc, ip, #208, 16	; 0xd00000
   283e0:	ldrdcc	pc, [r0, #128]	; 0x80
   283e4:			; <UNDEFINED> instruction: 0xf0002900
   283e8:	blx	fed09254 <full_module_path@@Base+0xfec8fcec>
   283ec:	ldmdbeq	r2, {r0, r1, r7, r9, ip, sp, lr, pc}^
   283f0:	svclt	0x00b84299
   283f4:	andeq	pc, r1, #66	; 0x42
   283f8:			; <UNDEFINED> instruction: 0x460bb112
   283fc:	bicne	pc, r0, r0, asr #17
   28400:			; <UNDEFINED> instruction: 0xf5b301db
   28404:			; <UNDEFINED> instruction: 0xf0c07f00
   28408:			; <UNDEFINED> instruction: 0xf8df863b
   2840c:	ldrbtmi	r2, [sl], #-1472	; 0xfffffa40
   28410:	movwcc	pc, #2242	; 0x8c2	; <UNPREDICTABLE>
   28414:	ldrcc	pc, [r8, #2271]!	; 0x8df
   28418:			; <UNDEFINED> instruction: 0xf8d3447b
   2841c:	stmdbcs	r0, {r2, r4, r6, r9, ip}
   28420:	orrhi	pc, r0, #0
   28424:	strcs	pc, [ip, #2271]!	; 0x8df
   28428:	ldmvs	r2, {r1, r3, r4, r5, r6, sl, lr}^
   2842c:	vpmax.u8	d2, d0, d0
   28430:			; <UNDEFINED> instruction: 0xf8d385e2
   28434:	stmdacs	r0, {r2, r5, r6, r7}
   28438:	bge	d6563c <full_module_path@@Base+0xcec0d4>
   2843c:	andscs	pc, r8, #13828096	; 0xd30000
   28440:			; <UNDEFINED> instruction: 0xf8c32001
   28444:	bcs	28dac <fchmod@plt+0x221f0>
   28448:	strbhi	pc, [r7]	; <UNPREDICTABLE>
   2844c:	andscc	pc, r4, #13828096	; 0xd30000
   28450:			; <UNDEFINED> instruction: 0xf0002b00
   28454:			; <UNDEFINED> instruction: 0xf8df85a4
   28458:	ldrbtmi	r2, [sl], #-1408	; 0xfffffa80
   2845c:	ldrbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   28460:			; <UNDEFINED> instruction: 0xf8df4479
   28464:	biccs	r0, r8, #124, 10	; 0x1f000000
   28468:	ldrmi	r9, [r9], -r2, lsl #2
   2846c:	andls	r4, r0, r8, ror r4
   28470:	ldrbeq	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   28474:	andls	r2, r1, #0, 10
   28478:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
   2847c:	bl	fe1663fc <full_module_path@@Base+0xfe0ece94>
   28480:	ldclt	7, cr15, [r0], #1016	; 0x3f8
   28484:	strbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   28488:			; <UNDEFINED> instruction: 0xf8d3447b
   2848c:	sfmcs	f4, 4, [r0], {80}	; 0x50
   28490:	cfstrsge	mvf15, [r0, #504]!	; 0x1f8
   28494:			; <UNDEFINED> instruction: 0xf7fc2002
   28498:			; <UNDEFINED> instruction: 0xf8dffe37
   2849c:			; <UNDEFINED> instruction: 0x46201550
   284a0:	rsbvc	pc, r6, #64, 4
   284a4:			; <UNDEFINED> instruction: 0xf7ef4479
   284a8:	pld	[sp, fp, lsr #18]
   284ac:			; <UNDEFINED> instruction: 0xf8dfef5c
   284b0:	strcs	r6, [r0, #-1344]	; 0xfffffac0
   284b4:	ldrmi	pc, [ip, #-2271]!	; 0xfffff721
   284b8:	ldrbtmi	r4, [ip], #-1150	; 0xfffffb82
   284bc:	strgt	ip, [pc], #-3599	; 284c4 <fchmod@plt+0x21908>
   284c0:	strgt	ip, [pc], #-3599	; 284c8 <fchmod@plt+0x2190c>
   284c4:	muleq	pc, r6, r8	; <UNPREDICTABLE>
   284c8:	andeq	lr, pc, r4, lsl #17
   284cc:	stclt	7, cr15, [sl], {254}	; 0xfe
   284d0:			; <UNDEFINED> instruction: 0xf7fc2002
   284d4:			; <UNDEFINED> instruction: 0xf8dffe19
   284d8:	vrshl.s8	d17, d16, d0
   284dc:	andcs	r7, r0, r1, lsl #4
   284e0:			; <UNDEFINED> instruction: 0xf7ef4479
   284e4:	andcs	pc, r2, sp, lsl #18
   284e8:	stc2l	7, cr15, [r4, #1004]!	; 0x3ec
   284ec:	strne	pc, [ip, #-2271]	; 0xfffff721
   284f0:	subspl	pc, r5, #64, 4
   284f4:	ldrbtmi	r2, [r9], #-0
   284f8:			; <UNDEFINED> instruction: 0xf902f7ef
   284fc:	strvs	pc, [r0, #-2271]	; 0xfffff721
   28500:	strmi	pc, [r0, #-2271]	; 0xfffff721
   28504:	ldrbtmi	r4, [ip], #-1150	; 0xfffffb82
   28508:	strgt	ip, [pc], #-3599	; 28510 <fchmod@plt+0x21954>
   2850c:	strgt	ip, [pc], #-3599	; 28514 <fchmod@plt+0x21958>
   28510:	ldmdavs	r6!, {r0, r1, r2, r3, r9, sl, fp, lr, pc}
   28514:	eorvc	ip, r6, pc, lsl #8
   28518:	stcllt	7, cr15, [r4], #-1016	; 0xfffffc08
   2851c:	blx	fe2e6500 <full_module_path@@Base+0xfe26cf98>
   28520:			; <UNDEFINED> instruction: 0xf43e2800
   28524:			; <UNDEFINED> instruction: 0xf8dfad49
   28528:	andcs	r3, r1, #224, 8	; 0xe0000000
   2852c:	sbcsvs	r4, sl, fp, ror r4
   28530:	stcllt	7, cr15, [r2, #-1016]	; 0xfffffc08
   28534:	ldrbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   28538:			; <UNDEFINED> instruction: 0xf8df447a
   2853c:	ldrdcs	r1, [r2], -r4
   28540:			; <UNDEFINED> instruction: 0xf7f94479
   28544:			; <UNDEFINED> instruction: 0xf8dffe59
   28548:	andcs	r3, r0, #204, 8	; 0xcc000000
   2854c:			; <UNDEFINED> instruction: 0x4617447b
   28550:	mvnscs	pc, r3, asr #17
   28554:	adccs	pc, r8, #12779520	; 0xc30000
   28558:	sbcscs	pc, r4, #12779520	; 0xc30000
   2855c:			; <UNDEFINED> instruction: 0xf8d2e4c3
   28560:			; <UNDEFINED> instruction: 0x270002d4
   28564:			; <UNDEFINED> instruction: 0xf8dfe4b8
   28568:	ldrbtmi	r3, [fp], #-1200	; 0xfffffb50
   2856c:	subscc	pc, ip, #13828096	; 0xd30000
   28570:	svclt	0x00183b00
   28574:	tstvs	r3, r1, lsl #6
   28578:			; <UNDEFINED> instruction: 0xf8dfe510
   2857c:	andcs	r3, r1, #160, 8	; 0xa0000000
   28580:	addsvs	r4, sl, fp, ror r4
   28584:			; <UNDEFINED> instruction: 0xf0402f00
   28588:			; <UNDEFINED> instruction: 0xf8df828f
   2858c:	ldrbtmi	r3, [fp], #-1172	; 0xfffffb6c
   28590:	ldrdcc	pc, [r0, #-131]	; 0xffffff7d
   28594:			; <UNDEFINED> instruction: 0xf43f2b00
   28598:			; <UNDEFINED> instruction: 0xf8dfacfa
   2859c:	andcs	r3, r1, #136, 8	; 0x88000000
   285a0:	addsvs	r4, sl, fp, ror r4
   285a4:			; <UNDEFINED> instruction: 0xf8dfe4f3
   285a8:	ldrmi	r6, [r4], -r0, lsl #9
   285ac:	ldrbtmi	r2, [lr], #-1280	; 0xfffffb00
   285b0:	strgt	ip, [pc], #-3599	; 285b8 <fchmod@plt+0x219fc>
   285b4:	strgt	ip, [pc], #-3599	; 285bc <fchmod@plt+0x21a00>
   285b8:	strgt	ip, [pc], #-3599	; 285c0 <fchmod@plt+0x21a04>
   285bc:	muleq	r7, r6, r8
   285c0:	eorvc	ip, r2, r3, lsl #8
   285c4:	stclt	7, cr15, [lr], {254}	; 0xfe
   285c8:			; <UNDEFINED> instruction: 0xf7ff2501
   285cc:			; <UNDEFINED> instruction: 0xf8dfbac0
   285d0:	ldrbtmi	r2, [sl], #-1116	; 0xfffffba4
   285d4:	bllt	3665d8 <full_module_path@@Base+0x2ed070>
   285d8:	ldrbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   285dc:			; <UNDEFINED> instruction: 0xf7de4478
   285e0:	stmdacs	r0, {r1, r6, fp, sp, lr, pc}
   285e4:	stmdbge	pc!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   285e8:	blcs	465fc <_IO_stdin_used@@Base+0xd84>
   285ec:	stmdbge	fp!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   285f0:	andcs	r4, sl, #51380224	; 0x3100000
   285f4:	mrc	7, 2, APSR_nzcv, cr14, cr13, {6}
   285f8:	svclt	0x00183800
   285fc:	eorvs	r2, r0, r1
   28600:	ldclt	7, cr15, [lr], #1016	; 0x3f8
   28604:	strtvs	pc, [ip], #-2271	; 0xfffff721
   28608:			; <UNDEFINED> instruction: 0xf8df2500
   2860c:	ldrbtmi	r4, [lr], #-1068	; 0xfffffbd4
   28610:	mcrgt	4, 0, r4, cr15, cr12, {3}
   28614:	cdpgt	4, 0, cr12, cr15, cr15, {0}
   28618:	ldm	r6, {r0, r1, r2, r3, sl, lr, pc}
   2861c:			; <UNDEFINED> instruction: 0xf8440003
   28620:	eorhi	r0, r1, r4, lsl #22
   28624:	bllt	ff7e6624 <full_module_path@@Base+0xff76d0bc>
   28628:	ldrmi	pc, [r0], #-2271	; 0xfffff721
   2862c:			; <UNDEFINED> instruction: 0xf8df23c8
   28630:			; <UNDEFINED> instruction: 0x46190410
   28634:	andls	r4, r1, #124, 8	; 0x7c000000
   28638:	andcs	r9, r1, #0, 8
   2863c:	strcs	r4, [r0, #-1144]	; 0xfffffb88
   28640:	b	fe8e65c0 <full_module_path@@Base+0xfe86d058>
   28644:	bllt	ff3e6644 <full_module_path@@Base+0xff36d0dc>
   28648:	biccs	r4, r8, #65024	; 0xfe00
   2864c:	strcc	pc, [r0, #-1103]	; 0xfffffbb1
   28650:	ldrbtmi	r9, [ip], #-257	; 0xfffffeff
   28654:	ldrmi	r9, [r0], -r2, lsl #10
   28658:	andcs	r4, r1, #26214400	; 0x1900000
   2865c:	strcs	r9, [r0, #-1024]	; 0xfffffc00
   28660:	b	fe4e65e0 <full_module_path@@Base+0xfe46d078>
   28664:	bllt	fefe6664 <full_module_path@@Base+0xfef6d0fc>
   28668:	subcs	pc, ip, #212, 16	; 0xd40000
   2866c:	ldclmi	3, cr2, [r6, #800]!	; 0x320
   28670:			; <UNDEFINED> instruction: 0x46202614
   28674:	ldrbtmi	r4, [sp], #-1561	; 0xfffff9e7
   28678:	strls	r9, [r0, #-514]	; 0xfffffdfe
   2867c:	strls	r2, [r1], -r1, lsl #4
   28680:			; <UNDEFINED> instruction: 0xf7de2500
   28684:			; <UNDEFINED> instruction: 0xf7feea82
   28688:			; <UNDEFINED> instruction: 0x4ef0bbad
   2868c:	strcs	r4, [r0, #-1564]	; 0xfffff9e4
   28690:	mcrgt	4, 0, r4, cr15, cr14, {3}
   28694:	cdpgt	4, 0, cr12, cr15, cr15, {0}
   28698:	cdpgt	4, 0, cr12, cr15, cr15, {0}
   2869c:	ldm	r6, {r0, r1, r2, r3, sl, lr, pc}
   286a0:	strgt	r0, [r7], #-15
   286a4:			; <UNDEFINED> instruction: 0xf8240c1a
   286a8:	eorvc	r3, r2, r2, lsl #22
   286ac:	bllt	fe6e66ac <full_module_path@@Base+0xfe66d144>
   286b0:	stcmi	0, cr2, [r7]
   286b4:	mrc2	7, 4, pc, cr2, cr0, {7}
   286b8:	movwcs	r4, #2533	; 0x9e5
   286bc:			; <UNDEFINED> instruction: 0x46024479
   286c0:	andeq	pc, r5, sl, asr r8	; <UNPREDICTABLE>
   286c4:			; <UNDEFINED> instruction: 0xf97af7f1
   286c8:	blmi	ff8fb258 <full_module_path@@Base+0xff881cf0>
   286cc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   286d0:	addsvs	r4, r1, fp, ror r4
   286d4:	smlalbtne	pc, r0, r3, r8	; <UNPREDICTABLE>
   286d8:			; <UNDEFINED> instruction: 0xf8d3e459
   286dc:	blcs	35084 <fchmod@plt+0x2e4c8>
   286e0:	cfstrsge	mvf15, [fp], #252	; 0xfc
   286e4:	ldmib	r2, {r0, r1, r5, r7, sl, sp, lr, pc}^
   286e8:	blcs	295c4 <fchmod@plt+0x22a08>
   286ec:	svcge	0x0039f43f
   286f0:	mvnsvc	pc, r2, asr #17
   286f4:	ldmmi	r9, {r0, r2, r4, r5, r8, r9, sl, sp, lr, pc}^
   286f8:	strvc	pc, [r0], #1103	; 0x44f
   286fc:	andcs	r2, r1, #200, 6	; 0x20000003
   28700:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   28704:	ldmmi	r6, {sl}^
   28708:	strcs	r4, [r0, #-1561]	; 0xfffff9e7
   2870c:			; <UNDEFINED> instruction: 0xf7de4478
   28710:			; <UNDEFINED> instruction: 0xf7feea3c
   28714:	vfnmami.f64	d27, d3, d23
   28718:	strcs	r4, [r0, #-1564]	; 0xfffff9e4
   2871c:	mcrgt	4, 0, r4, cr15, cr14, {3}
   28720:	cdpgt	4, 0, cr12, cr15, cr15, {0}
   28724:	cdpgt	4, 0, cr12, cr15, cr15, {0}
   28728:	ldm	r6, {r0, r1, r2, r3, sl, lr, pc}
   2872c:			; <UNDEFINED> instruction: 0xf8440003
   28730:	eorvc	r0, r1, r4, lsl #22
   28734:	bllt	15e6734 <full_module_path@@Base+0x156d1cc>
   28738:	sbcpl	pc, r0, #212, 16	; 0xd40000
   2873c:			; <UNDEFINED> instruction: 0xf0002d00
   28740:	acsmi<illegal precision>m	f0, f6
   28744:	ldrbtmi	r2, [lr], #-1280	; 0xfffffb00
   28748:	blmi	ff262420 <full_module_path@@Base+0xff1e8eb8>
   2874c:			; <UNDEFINED> instruction: 0xf8d3447b
   28750:	stmdbcs	r0, {r4, r6, r9, ip}
   28754:	cfstrsge	mvf15, [r5], {127}	; 0x7f
   28758:	ldrdne	pc, [r4, #-131]	; 0xffffff7d
   2875c:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
   28760:	smlalbtne	pc, r4, r3, r8	; <UNPREDICTABLE>
   28764:	bllt	fffa6768 <full_module_path@@Base+0xfff2d200>
   28768:	biccs	r4, r8, #49408	; 0xc100
   2876c:	ldrmi	r4, [r9], -r1, asr #17
   28770:	andcs	r4, r1, #124, 8	; 0x7c000000
   28774:	ldrbtmi	r9, [r8], #-1793	; 0xfffff8ff
   28778:	strcs	r9, [r0, #-1024]	; 0xfffffc00
   2877c:	b	1666fc <full_module_path@@Base+0xed194>
   28780:	bllt	c66780 <full_module_path@@Base+0xbed218>
   28784:	biccs	r4, r8, #188, 28	; 0xbc0
   28788:	adcpl	pc, ip, #212, 16	; 0xd40000
   2878c:			; <UNDEFINED> instruction: 0xf7fe447e
   28790:			; <UNDEFINED> instruction: 0xf8d4bf69
   28794:	sfmcs	f5, 4, [r0, #-784]	; 0xfffffcf0
   28798:	mrcmi	0, 5, sp, cr8, cr8, {2}
   2879c:	ldrbtmi	r2, [lr], #-1280	; 0xfffffb00
   287a0:	strgt	ip, [pc], #-3599	; 287a8 <fchmod@plt+0x21bec>
   287a4:	strgt	ip, [pc], #-3599	; 287ac <fchmod@plt+0x21bf0>
   287a8:	muleq	r7, r6, r8
   287ac:	eorhi	ip, r2, r3, lsl #8
   287b0:	bllt	6667b0 <full_module_path@@Base+0x5ed248>
   287b4:	biccs	r4, r8, #11392	; 0x2c80
   287b8:	andcs	r4, r1, #26214400	; 0x1900000
   287bc:			; <UNDEFINED> instruction: 0x4640447d
   287c0:	strcs	r9, [r0, #-1280]	; 0xfffffb00
   287c4:			; <UNDEFINED> instruction: 0xf7de9401
   287c8:	stmibmi	lr!, {r5, r6, r7, r8, fp, sp, lr, pc}
   287cc:	andcs	r4, r3, r2, asr #12
   287d0:			; <UNDEFINED> instruction: 0xf7f94479
   287d4:			; <UNDEFINED> instruction: 0xf7fefd11
   287d8:			; <UNDEFINED> instruction: 0x4dabbb05
   287dc:	andls	r2, r1, r8, asr #7
   287e0:	ldrbtmi	r4, [sp], #-1608	; 0xfffff9b8
   287e4:	svclt	0x007bf7fe
   287e8:	biccs	r4, r8, #168, 26	; 0x2a00
   287ec:	andcs	r4, r1, #26214400	; 0x1900000
   287f0:			; <UNDEFINED> instruction: 0x4630447d
   287f4:	strcs	r9, [r0, #-1280]	; 0xfffffb00
   287f8:			; <UNDEFINED> instruction: 0xf7de9401
   287fc:	stmibmi	r4!, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
   28800:	andcs	r4, r3, r2, lsr r6
   28804:			; <UNDEFINED> instruction: 0xf7f94479
   28808:			; <UNDEFINED> instruction: 0xf7fefcf7
   2880c:			; <UNDEFINED> instruction: 0x4da1baeb
   28810:	ldrmi	r2, [r9], -r8, asr #7
   28814:	ldrbtmi	r2, [sp], #-513	; 0xfffffdff
   28818:	strls	r4, [r0, #-1600]	; 0xfffff9c0
   2881c:	strls	r2, [r1], #-1280	; 0xfffffb00
   28820:	ldmib	r2!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28824:			; <UNDEFINED> instruction: 0x4642499c
   28828:	ldrbtmi	r2, [r9], #-3
   2882c:	stc2l	7, cr15, [r4], #996	; 0x3e4
   28830:	blt	ff666830 <full_module_path@@Base+0xff5ed2c8>
   28834:	ldrdcc	pc, [r8, #131]	; 0x83
   28838:			; <UNDEFINED> instruction: 0xf0002b00
   2883c:	svcmi	0x00978303
   28840:	blmi	fe5f9a44 <full_module_path@@Base+0xfe5804dc>
   28844:			; <UNDEFINED> instruction: 0xf8c3447b
   28848:	str	r7, [r9], #460	; 0x1cc
   2884c:	ldrbtmi	r4, [lr], #-3733	; 0xfffff16b
   28850:	strgt	ip, [pc], #-3599	; 28858 <fchmod@plt+0x21c9c>
   28854:	strgt	ip, [pc], #-3599	; 2885c <fchmod@plt+0x21ca0>
   28858:	muleq	r3, r6, r8
   2885c:	bleq	166974 <full_module_path@@Base+0xed40c>
   28860:			; <UNDEFINED> instruction: 0xf8240c0b
   28864:	eorvc	r1, r3, r2, lsl #22
   28868:	blt	fef66868 <full_module_path@@Base+0xfeeed300>
   2886c:	andeq	lr, r4, sl, asr ip
   28870:	andeq	lr, r4, sl, asr #24
   28874:	andeq	r1, r4, r8, lsl #2
   28878:	andeq	r0, r0, r0, asr #11
   2887c:	andeq	r0, r0, r0, lsl #11
   28880:	andeq	lr, r4, r0, ror #23
   28884:	andeq	r4, r2, r2, lsl #12
   28888:	muleq	r4, r6, r0
   2888c:	andeq	lr, r4, lr, lsr #23
   28890:	andeq	pc, r3, sl, lsr r5	; <UNPREDICTABLE>
   28894:	andeq	lr, r4, r6, lsl #23
   28898:	andeq	lr, r4, ip, ror fp
   2889c:	strdeq	pc, [r3], -r8
   288a0:	andeq	lr, r4, r0, asr fp
   288a4:	andeq	lr, r4, r0, asr #22
   288a8:	andeq	lr, r4, r4, lsl fp
   288ac:	andeq	lr, r4, r2, lsl #22
   288b0:	andeq	r4, r2, sl, lsl r5
   288b4:	andeq	r4, r2, ip, lsl #17
   288b8:	muleq	r4, r4, sl
   288bc:	andeq	lr, r4, r4, lsl #21
   288c0:	andeq	lr, r4, sl, ror #20
   288c4:	andeq	pc, r3, ip, asr #7
   288c8:	andeq	lr, r4, lr, lsr #20
   288cc:	andeq	r4, r2, r4, ror #9
   288d0:	andeq	r0, r0, r8, ror #7
   288d4:	andeq	r4, r2, ip, lsr #17
   288d8:	andeq	pc, r3, r4, lsl #12
   288dc:	andeq	lr, r1, r4, ror #5
   288e0:	muleq	r4, r0, r9
   288e4:	andeq	r0, r0, r4, lsr r4
   288e8:	andeq	lr, r4, r2, ror #18
   288ec:	andeq	pc, r3, ip, ror #5
   288f0:	andeq	r4, r2, r4, asr #23
   288f4:	andeq	r1, r2, lr, lsr r5
   288f8:	andeq	lr, r4, ip, lsl #18
   288fc:	andeq	lr, r4, lr, asr #17
   28900:	andeq	pc, r3, r0, asr r2	; <UNPREDICTABLE>
   28904:	andeq	lr, r4, r2, lsr #17
   28908:	andeq	pc, r3, r0, lsr #4
   2890c:	andeq	lr, r4, ip, asr #16
   28910:	ldrdeq	pc, [r3], -r0
   28914:	andeq	pc, r3, r2, asr #3
   28918:			; <UNDEFINED> instruction: 0x0003f1b2
   2891c:	andeq	lr, r4, lr, lsl #16
   28920:	andeq	pc, r3, lr, ror r1	; <UNPREDICTABLE>
   28924:	andeq	lr, r4, r0, ror #15
   28928:	andeq	lr, r4, lr, asr #15
   2892c:			; <UNDEFINED> instruction: 0x0004e7ba
   28930:	andeq	lr, r4, r4, lsl #15
   28934:	andeq	lr, r4, sl, ror r7
   28938:	andeq	r0, r0, r4, lsr r6
   2893c:	andeq	r8, r2, sl, ror r2
   28940:	andeq	lr, r4, r2, lsr r7
   28944:	andeq	lr, r4, r6, lsl r7
   28948:	andeq	r0, r0, r4, asr #11
   2894c:	andeq	lr, r4, ip, ror #13
   28950:	muleq	r0, r4, r4
   28954:	andeq	lr, r4, r6, lsr #13
   28958:	andeq	lr, r4, r4, ror #12
   2895c:	andeq	r0, r0, r4, ror r6
   28960:	andeq	lr, r4, r2, lsr r6
   28964:	andeq	lr, r4, r6, lsl r6
   28968:	strdeq	lr, [r4], -r4
   2896c:	andeq	r0, r0, r8, lsr #13
   28970:	ldrdeq	lr, [r4], -r0
   28974:	andeq	r0, r0, r4, ror #10
   28978:	andeq	lr, r4, r0, lsr #11
   2897c:	andeq	lr, r4, r6, lsl #11
   28980:	andeq	lr, r4, r2, ror #10
   28984:	andeq	lr, r4, r4, asr r5
   28988:	andeq	lr, r4, lr, lsr r5
   2898c:	andeq	lr, r4, r6, lsr #10
   28990:	andeq	lr, r4, sl, lsl r5
   28994:	andeq	lr, r4, sl, lsl #10
   28998:	ldrdeq	lr, [r4], -ip
   2899c:	andeq	lr, r4, r8, asr #9
   289a0:			; <UNDEFINED> instruction: 0x0004e4b4
   289a4:	muleq	r2, r4, r9
   289a8:	andeq	r0, r4, sl, asr r9
   289ac:	andeq	lr, r4, r4, ror r4
   289b0:	andeq	lr, r3, r2, lsl #28
   289b4:	andeq	lr, r4, lr, asr r4
   289b8:	andeq	lr, r4, lr, lsr r4
   289bc:	andeq	lr, r4, ip, lsr #8
   289c0:	andeq	lr, r4, r2, lsr #8
   289c4:	andeq	lr, r4, lr, ror #7
   289c8:	ldrdeq	lr, [r4], -lr	; <UNPREDICTABLE>
   289cc:	andeq	lr, r4, sl, lsr #7
   289d0:	andeq	lr, r4, r0, lsr #7
   289d4:	andeq	lr, r3, ip, lsr #26
   289d8:	andeq	r3, r2, sl, lsl lr
   289dc:	andeq	r3, r2, r4, lsl #28
   289e0:	andeq	r4, r2, r4, lsr #17
   289e4:	andeq	lr, r4, lr, lsr r3
   289e8:	andeq	lr, r4, r0, lsr r3
   289ec:	andeq	r0, r2, r4, lsr pc
   289f0:	andeq	pc, r1, r8, asr sp	; <UNPREDICTABLE>
   289f4:	strdeq	lr, [r4], -lr	; <UNPREDICTABLE>
   289f8:	strdeq	r0, [r2], -r8
   289fc:	andeq	r0, r2, r2, ror #29
   28a00:	andeq	r4, r2, ip, lsl #10
   28a04:			; <UNDEFINED> instruction: 0x0004e2b2
   28a08:	andeq	lr, r3, r8, lsr #24
   28a0c:	ldrdeq	r3, [r2], -r0
   28a10:	muleq	r2, r0, r5
   28a14:	andeq	lr, r4, ip, ror #4
   28a18:	andeq	lr, r4, lr, asr #4
   28a1c:	ldrdeq	lr, [r3], -r4
   28a20:	andeq	lr, r4, sl, lsr #4
   28a24:			; <UNDEFINED> instruction: 0x0003ebb4
   28a28:	andeq	r4, r2, r6, ror #9
   28a2c:	andeq	r3, r2, r6, lsr #24
   28a30:	andeq	r4, r2, ip, ror #7
   28a34:			; <UNDEFINED> instruction: 0x00023fb2
   28a38:	andeq	lr, r4, r8, lsr #3
   28a3c:			; <UNDEFINED> instruction: 0x000243b4
   28a40:	andeq	lr, r4, ip, ror r1
   28a44:	andeq	r4, r2, r6, lsl r4
   28a48:	strdeq	r4, [r2], -lr
   28a4c:	andeq	r4, r2, r4, lsl #10
   28a50:	andeq	r4, r2, r8, lsl r5
   28a54:	andeq	lr, r3, r6, lsl #21
   28a58:	andeq	lr, r4, r8, ror #1
   28a5c:	andeq	r4, r2, r0, ror #8
   28a60:	andeq	lr, r4, ip, lsr #1
   28a64:	andeq	r4, r2, r0, asr #9
   28a68:	andeq	r4, r2, r6, lsl #1
   28a6c:	andeq	lr, r4, ip, rrx
   28a70:	ldrdeq	r4, [r2], -ip
   28a74:	andeq	lr, r4, r2, asr #32
   28a78:	andeq	r3, r2, ip, ror pc
   28a7c:	andeq	r4, r2, r2, lsl #1
   28a80:	muleq	r2, r0, r1
   28a84:	muleq	r2, ip, r1
   28a88:	andeq	r3, r2, sl, lsr #29
   28a8c:	andeq	r4, r2, ip, lsr #3
   28a90:	andeq	r4, r2, r8, ror #2
   28a94:	andeq	r4, r2, r2, ror #2
   28a98:	andeq	r4, r2, r2, asr #2
   28a9c:	andeq	r7, r2, r4, lsr #21
   28aa0:	andeq	sp, r4, r4, ror pc
   28aa4:	strdeq	r3, [r2], -lr
   28aa8:			; <UNDEFINED> instruction: 0x37ccf8df
   28aac:			; <UNDEFINED> instruction: 0xf8d3447b
   28ab0:	bcs	313f8 <fchmod@plt+0x2a83c>
   28ab4:	bicshi	pc, pc, r0, asr #32
   28ab8:	subsne	lr, r0, #3457024	; 0x34c000
   28abc:	andeq	pc, r1, #66	; 0x42
   28ac0:	smlalbtcs	pc, r4, r3, r8	; <UNPREDICTABLE>
   28ac4:			; <UNDEFINED> instruction: 0xf47f2900
   28ac8:			; <UNDEFINED> instruction: 0xf7ffad68
   28acc:			; <UNDEFINED> instruction: 0xf8dfba60
   28ad0:	ldrbtmi	r6, [lr], #-1964	; 0xfffff854
   28ad4:			; <UNDEFINED> instruction: 0xf8dfe59d
   28ad8:	biccs	r6, r8, #168, 14	; 0x2a00000
   28adc:	adcpl	pc, ip, #212, 16	; 0xd40000
   28ae0:			; <UNDEFINED> instruction: 0xf7fe447e
   28ae4:			; <UNDEFINED> instruction: 0xf8dbbdbf
   28ae8:	sfmcs	f5, 4, [r0, #-768]	; 0xfffffd00
   28aec:			; <UNDEFINED> instruction: 0x81aef040
   28af0:			; <UNDEFINED> instruction: 0x4790f8df
   28af4:	cfstrsgt	mvf4, [pc], {124}	; 0x7c
   28af8:	andeq	lr, pc, fp, lsr #17
   28afc:	stmia	fp!, {r0, r1, r2, r3, sl, fp, lr, pc}
   28b00:	ldm	r4, {r0, r1, r2, r3}
   28b04:	stmia	fp!, {r0, r1, r2}
   28b08:			; <UNDEFINED> instruction: 0xf88b0003
   28b0c:			; <UNDEFINED> instruction: 0xf7fe2000
   28b10:			; <UNDEFINED> instruction: 0xf8dfb969
   28b14:			; <UNDEFINED> instruction: 0xf85a3774
   28b18:	ldr	r7, [r1], #-3
   28b1c:			; <UNDEFINED> instruction: 0xf43f2b00
   28b20:	strbt	sl, [sp], #-3193	; 0xfffff387
   28b24:	andscs	pc, r8, #13828096	; 0xd30000
   28b28:			; <UNDEFINED> instruction: 0xf0002a00
   28b2c:			; <UNDEFINED> instruction: 0xf8d3827b
   28b30:	blcs	35388 <fchmod@plt+0x2e7cc>
   28b34:	eorshi	pc, r3, #0
   28b38:	smmlscc	r0, pc, r8, pc	; <UNPREDICTABLE>
   28b3c:			; <UNDEFINED> instruction: 0xf8d3447b
   28b40:	blcs	354a8 <fchmod@plt+0x2e8ec>
   28b44:	rsbhi	pc, r8, #64	; 0x40
   28b48:			; <UNDEFINED> instruction: 0x5744f8df
   28b4c:			; <UNDEFINED> instruction: 0xf8d5447d
   28b50:			; <UNDEFINED> instruction: 0xf8d5321c
   28b54:	blcs	293ac <fchmod@plt+0x227f0>
   28b58:	eorshi	pc, fp, #0
   28b5c:			; <UNDEFINED> instruction: 0xf0002800
   28b60:	stmdavc	r3, {r1, r2, r5, r9, pc}
   28b64:			; <UNDEFINED> instruction: 0xf0402b00
   28b68:			; <UNDEFINED> instruction: 0xf8df81e9
   28b6c:	strcs	r3, [r0, #-1832]	; 0xfffff8d8
   28b70:			; <UNDEFINED> instruction: 0xf8d3447b
   28b74:			; <UNDEFINED> instruction: 0xf8c300dc
   28b78:	stmdacs	r0, {r2, r4, r9, ip, lr}
   28b7c:	mrcge	4, 4, APSR_nzcv, cr3, cr14, {3}
   28b80:			; <UNDEFINED> instruction: 0x3714f8df
   28b84:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   28b88:	andscs	pc, ip, #12779520	; 0xc30000
   28b8c:			; <UNDEFINED> instruction: 0x370cf8df
   28b90:			; <UNDEFINED> instruction: 0xf8d3447b
   28b94:	cmplt	r8, #92, 4	; 0xc0000005
   28b98:			; <UNDEFINED> instruction: 0xf3002c02
   28b9c:			; <UNDEFINED> instruction: 0xf8d382f5
   28ba0:			; <UNDEFINED> instruction: 0xf8d31250
   28ba4:	movwmi	r2, #41596	; 0xa27c
   28ba8:	svclt	0x00082c01
   28bac:			; <UNDEFINED> instruction: 0xf0002a00
   28bb0:	stmdavc	r2, {r0, r1, r3, r5, r6, r7, r9, pc}
   28bb4:			; <UNDEFINED> instruction: 0xf0002a2d
   28bb8:	bge	449280 <full_module_path@@Base+0x3cfd18>
   28bbc:			; <UNDEFINED> instruction: 0xf7fea90f
   28bc0:			; <UNDEFINED> instruction: 0x4603f81f
   28bc4:			; <UNDEFINED> instruction: 0xf0002800
   28bc8:			; <UNDEFINED> instruction: 0xf8df828f
   28bcc:	ldrbtmi	r4, [ip], #-1748	; 0xfffff92c
   28bd0:	subscs	pc, r0, #212, 16	; 0xd40000
   28bd4:			; <UNDEFINED> instruction: 0xf0402a00
   28bd8:	bls	4095c8 <full_module_path@@Base+0x390060>
   28bdc:			; <UNDEFINED> instruction: 0x16c4f8df
   28be0:	stmib	r4, {r0, r3, r4, r5, r6, sl, lr}^
   28be4:			; <UNDEFINED> instruction: 0xf7dd0297
   28be8:	stmdacs	r0, {r1, r4, r6, r8, r9, fp, sp, lr, pc}
   28bec:	subshi	pc, r7, #0
   28bf0:	ssatcc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   28bf4:	strcs	r2, [r1, #-512]	; 0xfffffe00
   28bf8:	ldrbvs	r4, [sl], #-1147	; 0xfffffb85
   28bfc:	ldmlt	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28c00:			; <UNDEFINED> instruction: 0xf47f2b00
   28c04:			; <UNDEFINED> instruction: 0xf8c5abe8
   28c08:			; <UNDEFINED> instruction: 0xf7ff32f0
   28c0c:			; <UNDEFINED> instruction: 0xf8d3bbe4
   28c10:	smultbcs	pc, ip, r1	; <UNPREDICTABLE>
   28c14:			; <UNDEFINED> instruction: 0xf96ef7fa
   28c18:			; <UNDEFINED> instruction: 0xf47f2800
   28c1c:			; <UNDEFINED> instruction: 0xf7ffabb4
   28c20:			; <UNDEFINED> instruction: 0xf8d5bbb8
   28c24:	stmdbcs	r0, {r2, r4, r7, r9, ip}
   28c28:	blge	1ae5d2c <full_module_path@@Base+0x1a6c7c4>
   28c2c:	subscc	pc, r0, #13959168	; 0xd50000
   28c30:			; <UNDEFINED> instruction: 0x2678f8df
   28c34:			; <UNDEFINED> instruction: 0xf383fab3
   28c38:	asrsne	pc, r5, #17	; <UNPREDICTABLE>
   28c3c:			; <UNDEFINED> instruction: 0xf8c5447a
   28c40:	ldmdbeq	fp, {r2, r3, r5, r7, r8, sp}^
   28c44:	rsccc	pc, r8, #12910592	; 0xc50000
   28c48:	bllt	16e6c4c <full_module_path@@Base+0x166d6e4>
   28c4c:			; <UNDEFINED> instruction: 0x4660f8df
   28c50:			; <UNDEFINED> instruction: 0xf7fb2002
   28c54:	andcs	pc, r2, pc, lsr #20
   28c58:			; <UNDEFINED> instruction: 0x4621447c
   28c5c:	blx	ff366c48 <full_module_path@@Base+0xff2ed6e0>
   28c60:			; <UNDEFINED> instruction: 0x1650f8df
   28c64:	ldrbtmi	r2, [r9], #-2
   28c68:	blx	ff1e6c54 <full_module_path@@Base+0xff16d6ec>
   28c6c:			; <UNDEFINED> instruction: 0x1648f8df
   28c70:	ldrbtmi	r2, [r9], #-2
   28c74:	blx	ff066c60 <full_module_path@@Base+0xfefed6f8>
   28c78:			; <UNDEFINED> instruction: 0x1640f8df
   28c7c:	ldrbtmi	r2, [r9], #-2
   28c80:	blx	feee6c6c <full_module_path@@Base+0xfee6d704>
   28c84:			; <UNDEFINED> instruction: 0x1638f8df
   28c88:	ldrbtmi	r2, [r9], #-2
   28c8c:	blx	fed66c78 <full_module_path@@Base+0xfeced710>
   28c90:			; <UNDEFINED> instruction: 0x1630f8df
   28c94:	ldrbtmi	r2, [r9], #-2
   28c98:	blx	febe6c84 <full_module_path@@Base+0xfeb6d71c>
   28c9c:			; <UNDEFINED> instruction: 0x1628f8df
   28ca0:	ldrbtmi	r2, [r9], #-2
   28ca4:	blx	fea66c90 <full_module_path@@Base+0xfe9ed728>
   28ca8:			; <UNDEFINED> instruction: 0x1620f8df
   28cac:	ldrbtmi	r2, [r9], #-2
   28cb0:	blx	fe8e6c9c <full_module_path@@Base+0xfe86d734>
   28cb4:			; <UNDEFINED> instruction: 0x1618f8df
   28cb8:	ldrbtmi	r2, [r9], #-2
   28cbc:	blx	fe766ca8 <full_module_path@@Base+0xfe6ed740>
   28cc0:			; <UNDEFINED> instruction: 0x1610f8df
   28cc4:	ldrbtmi	r2, [r9], #-2
   28cc8:	blx	fe5e6cb4 <full_module_path@@Base+0xfe56d74c>
   28ccc:			; <UNDEFINED> instruction: 0x1608f8df
   28cd0:	ldrbtmi	r2, [r9], #-2
   28cd4:	blx	fe466cc0 <full_module_path@@Base+0xfe3ed758>
   28cd8:			; <UNDEFINED> instruction: 0x1600f8df
   28cdc:	ldrbtmi	r2, [r9], #-2
   28ce0:	blx	fe2e6ccc <full_module_path@@Base+0xfe26d764>
   28ce4:	ldrbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   28ce8:	ldrbtmi	r2, [r9], #-2
   28cec:	blx	fe166cd8 <full_module_path@@Base+0xfe0ed770>
   28cf0:	ldrbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   28cf4:	ldrbtmi	r2, [r9], #-2
   28cf8:	blx	1fe6ce4 <full_module_path@@Base+0x1f6d77c>
   28cfc:	strbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   28d00:	ldrbtmi	r2, [r9], #-2
   28d04:	blx	1e66cf0 <full_module_path@@Base+0x1ded788>
   28d08:	andcs	r4, r2, r1, lsr #12
   28d0c:	blx	1d66cf8 <full_module_path@@Base+0x1ced790>
   28d10:	ldrbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   28d14:	ldrbtmi	r2, [r9], #-2
   28d18:	blx	1be6d04 <full_module_path@@Base+0x1b6d79c>
   28d1c:	ldrbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
   28d20:	ldrbtmi	r2, [r9], #-2
   28d24:	blx	1a66d10 <full_module_path@@Base+0x19ed7a8>
   28d28:	strbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   28d2c:	adcsvs	pc, r0, #1325400064	; 0x4f000000
   28d30:	ldrbtmi	r2, [r9], #-0
   28d34:	stc2l	7, cr15, [r4], #952	; 0x3b8
   28d38:			; <UNDEFINED> instruction: 0xf8dfad2b
   28d3c:	andcs	r1, pc, #188, 10	; 0x2f000000
   28d40:			; <UNDEFINED> instruction: 0x46284479
   28d44:			; <UNDEFINED> instruction: 0xf914f014
   28d48:			; <UNDEFINED> instruction: 0x4628a910
   28d4c:	blx	fe0e6d36 <full_module_path@@Base+0xfe06d7ce>
   28d50:			; <UNDEFINED> instruction: 0xf47f2800
   28d54:	blls	553350 <full_module_path@@Base+0x4d9de8>
   28d58:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   28d5c:	svcmi	0x0080f5b3
   28d60:	ldmdbge	r6!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   28d64:	ldrne	pc, [r4, #2271]	; 0x8df
   28d68:	andcs	r4, r3, sl, lsr #12
   28d6c:			; <UNDEFINED> instruction: 0xf7f94479
   28d70:			; <UNDEFINED> instruction: 0xf8dffa43
   28d74:			; <UNDEFINED> instruction: 0xf640158c
   28d78:	andcs	r0, r4, ip, ror #4
   28d7c:			; <UNDEFINED> instruction: 0xf7ee4479
   28d80:			; <UNDEFINED> instruction: 0xf8dffcbf
   28d84:	subcs	r1, r1, #128, 10	; 0x20000000
   28d88:			; <UNDEFINED> instruction: 0xf7dd4479
   28d8c:			; <UNDEFINED> instruction: 0xf7feeb20
   28d90:			; <UNDEFINED> instruction: 0xf8d3b829
   28d94:			; <UNDEFINED> instruction: 0xf8d31148
   28d98:	movwmi	r2, #41436	; 0xa1dc
   28d9c:	stmdbge	r3!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
   28da0:	eorseq	lr, r5, #3457024	; 0x34c000
   28da4:			; <UNDEFINED> instruction: 0xf0002800
   28da8:	bcs	4933c <_IO_stdin_used@@Base+0x3ac4>
   28dac:	cfldrdge	mvd15, [fp, #-504]!	; 0xfffffe08
   28db0:			; <UNDEFINED> instruction: 0xf8c32201
   28db4:			; <UNDEFINED> instruction: 0xf7ff21e4
   28db8:	stmdane	sl!, {r0, r3, r8, fp, ip, sp, pc}
   28dbc:	ldrdne	pc, [r8, #131]	; 0x83
   28dc0:	stccs	8, cr15, [r1], {18}
   28dc4:	svclt	0x001f2a2f
   28dc8:			; <UNDEFINED> instruction: 0xf8c31c42
   28dcc:			; <UNDEFINED> instruction: 0xf04f22e4
   28dd0:			; <UNDEFINED> instruction: 0xf5c20c2f
   28dd4:	svclt	0x001d5380
   28dd8:	andgt	pc, r0, r5, lsl #16
   28ddc:	strtpl	r2, [r8], #0
   28de0:	orrpl	pc, r0, #192, 10	; 0x30000000
   28de4:	strcs	pc, [r0, #-2271]!	; 0xfffff721
   28de8:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   28dec:	stmdbcs	r0, {r0, r1, r4, sp, lr}
   28df0:	bge	3a5ef4 <full_module_path@@Base+0x32c98c>
   28df4:	ldrcc	pc, [r4, #-2271]	; 0xfffff721
   28df8:			; <UNDEFINED> instruction: 0xf8d3447b
   28dfc:	blcs	353e4 <fchmod@plt+0x2e828>
   28e00:	bge	11a5f04 <full_module_path@@Base+0x112c99c>
   28e04:	blt	b26e08 <full_module_path@@Base+0xaad8a0>
   28e08:			; <UNDEFINED> instruction: 0xf8d49c08
   28e0c:	ldmdblt	sp, {r2, r6, r7, r9, ip, lr}^
   28e10:	ldrbtvs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   28e14:	strb	r4, [r3], #1150	; 0x47e
   28e18:	ldrbtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   28e1c:	ldrbtmi	r1, [sl], #-3161	; 0xfffff3a7
   28e20:	bicne	pc, r8, r2, asr #17
   28e24:	ldmiblt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28e28:	strbtvs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   28e2c:	cfstr32ls	mvfx2, [r8], {-0}
   28e30:	mcrgt	4, 0, r4, cr15, cr14, {3}
   28e34:			; <UNDEFINED> instruction: 0xf7ffc40f
   28e38:			; <UNDEFINED> instruction: 0xf8d3bbec
   28e3c:	svccs	0x000071cc
   28e40:	stmibge	lr, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
   28e44:	ldrbvc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   28e48:	ldrbt	r4, [sl], #1151	; 0x47f
   28e4c:	ldrbmi	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   28e50:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
   28e54:	stmia	fp!, {r0, r1, r2, r3, sl, fp, lr, pc}
   28e58:	stcgt	0, cr0, [pc], {15}
   28e5c:	andeq	lr, pc, fp, lsr #17
   28e60:	stmia	fp!, {r0, r1, r2, r3, sl, fp, lr, pc}
   28e64:	ldm	r4, {r0, r1, r2, r3}
   28e68:			; <UNDEFINED> instruction: 0xf84b0003
   28e6c:			; <UNDEFINED> instruction: 0xf88b0b04
   28e70:			; <UNDEFINED> instruction: 0xf7fd1000
   28e74:			; <UNDEFINED> instruction: 0xf8d3bfb7
   28e78:	blcs	35380 <fchmod@plt+0x2e7c4>
   28e7c:	blge	fe3a6080 <full_module_path@@Base+0xfe32cb18>
   28e80:	stmlt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28e84:	ldrsbcc	pc, [r8, #-130]!	; 0xffffff7e	; <UNPREDICTABLE>
   28e88:			; <UNDEFINED> instruction: 0xf43f2b00
   28e8c:			; <UNDEFINED> instruction: 0xf7ffaa0e
   28e90:			; <UNDEFINED> instruction: 0xf8d3b9e6
   28e94:			; <UNDEFINED> instruction: 0xf8c32178
   28e98:			; <UNDEFINED> instruction: 0xf0221154
   28e9c:			; <UNDEFINED> instruction: 0xf8c30202
   28ea0:			; <UNDEFINED> instruction: 0xf7ff2178
   28ea4:	blmi	ffe576b4 <full_module_path@@Base+0xffdde14c>
   28ea8:	andvc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   28eac:			; <UNDEFINED> instruction: 0x300cf9b7
   28eb0:			; <UNDEFINED> instruction: 0xf47f2b00
   28eb4:			; <UNDEFINED> instruction: 0xf8dfaa3b
   28eb8:	ldrtmi	r2, [r9], -ip, ror #8
   28ebc:	strbteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   28ec0:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   28ec4:	mrc2	7, 5, pc, cr14, cr11, {7}
   28ec8:	blt	c66ecc <full_module_path@@Base+0xbed964>
   28ecc:	subscc	pc, r0, #13959168	; 0xd50000
   28ed0:	ldrbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   28ed4:			; <UNDEFINED> instruction: 0xf383fab3
   28ed8:			; <UNDEFINED> instruction: 0xf8c5447a
   28edc:	ldmdbeq	fp, {r2, r3, r5, r7, r8, sp}^
   28ee0:	rsccc	pc, r8, #12910592	; 0xc50000
   28ee4:	blt	1226ee8 <full_module_path@@Base+0x11ad980>
   28ee8:	rscscc	pc, r8, #13959168	; 0xd50000
   28eec:			; <UNDEFINED> instruction: 0xf47f2b00
   28ef0:			; <UNDEFINED> instruction: 0xf8d5aa69
   28ef4:	strdcs	r0, [pc, #-32]	; 28edc <fchmod@plt+0x22320>
   28ef8:			; <UNDEFINED> instruction: 0xfffcf7f9
   28efc:			; <UNDEFINED> instruction: 0xf43f2800
   28f00:			; <UNDEFINED> instruction: 0xf7ffaa67
   28f04:			; <UNDEFINED> instruction: 0xf8dfba5f
   28f08:	andcs	r3, r1, #40, 8	; 0x28000000
   28f0c:	adcscs	lr, sp, #3227648	; 0x314000
   28f10:			; <UNDEFINED> instruction: 0xf8c5447b
   28f14:			; <UNDEFINED> instruction: 0xf7ff32f0
   28f18:	stmdavc	r2, {r0, r1, r3, r4, r6, r9, fp, ip, sp, pc}^
   28f1c:			; <UNDEFINED> instruction: 0xf47f2a00
   28f20:			; <UNDEFINED> instruction: 0xf8dfae4c
   28f24:	ldrbtmi	r0, [r8], #-1040	; 0xfffffbf0
   28f28:	stmdbcs	r0, {r1, r6, r7, sl, sp, lr}
   28f2c:	mcrge	4, 3, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
   28f30:	strcs	pc, [r4], #-2271	; 0xfffff721
   28f34:			; <UNDEFINED> instruction: 0xf8c3447a
   28f38:	ldrb	r2, [r9], -r0, ror #4
   28f3c:			; <UNDEFINED> instruction: 0xf7f32108
   28f40:	blmi	fffe73dc <full_module_path@@Base+0xfff6de74>
   28f44:			; <UNDEFINED> instruction: 0xf8d3447b
   28f48:	ldmdavc	sl, {r2, r4, r9, ip, sp}
   28f4c:			; <UNDEFINED> instruction: 0xf43f2a00
   28f50:	bcs	bd4788 <full_module_path@@Base+0xb5b220>
   28f54:	mrcge	4, 0, APSR_nzcv, cr4, cr15, {3}
   28f58:	blcs	470cc <_IO_stdin_used@@Base+0x1854>
   28f5c:	cfmvdhrge	mvd5, pc
   28f60:	movwcs	lr, #9742	; 0x260e
   28f64:	asrscc	pc, r5, #17	; <UNPREDICTABLE>
   28f68:	ldmiblt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
   28f6c:	ldrdeq	pc, [ip, r5]!
   28f70:			; <UNDEFINED> instruction: 0xf7f92163
   28f74:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   28f78:	stmibge	r2, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   28f7c:	ldrdeq	pc, [ip, r5]!
   28f80:			; <UNDEFINED> instruction: 0xf7f92143
   28f84:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   28f88:	ldmibge	sl!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
   28f8c:	subscc	pc, r0, #13959168	; 0xd50000
   28f90:			; <UNDEFINED> instruction: 0xf383fab3
   28f94:			; <UNDEFINED> instruction: 0xf8c5095b
   28f98:			; <UNDEFINED> instruction: 0xf7ff32e8
   28f9c:	blmi	ffa57668 <full_module_path@@Base+0xff9de100>
   28fa0:	ldrbtmi	r4, [fp], #-2792	; 0xfffff518
   28fa4:	eorscc	r4, r8, #2046820352	; 0x7a000000
   28fa8:	andscs	pc, r4, #12779520	; 0xc30000
   28fac:			; <UNDEFINED> instruction: 0xf8d5e5c4
   28fb0:	blcs	358f8 <fchmod@plt+0x2ed3c>
   28fb4:	cfstrdge	mvd15, [sl, #508]!	; 0x1fc
   28fb8:	ldrbtmi	r4, [r8], #-2275	; 0xfffff71d
   28fbc:	bl	14e6f38 <full_module_path@@Base+0x146d9d0>
   28fc0:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
   28fc4:			; <UNDEFINED> instruction: 0xf0402b00
   28fc8:	blmi	ff849374 <full_module_path@@Base+0xff7cfe0c>
   28fcc:			; <UNDEFINED> instruction: 0xf8d3447b
   28fd0:	stmdacs	r0, {r2, r4, r9}
   28fd4:	cfstrdge	mvd15, [r5, #508]	; 0x1fc
   28fd8:			; <UNDEFINED> instruction: 0xf8d3e5d8
   28fdc:	blcs	35834 <fchmod@plt+0x2ec78>
   28fe0:	blmi	ff71d594 <full_module_path@@Base+0xff6a402c>
   28fe4:			; <UNDEFINED> instruction: 0xf8d3447b
   28fe8:	stmdacs	r0, {r2, r3, r4, r6, r7}
   28fec:	cfldrdge	mvd15, [sl], {126}	; 0x7e
   28ff0:	andseq	pc, ip, #12779520	; 0xc30000
   28ff4:	cdpmi	5, 13, cr14, cr7, cr10, {6}
   28ff8:	strcs	r4, [r0, #-1564]	; 0xfffff9e4
   28ffc:	mcrgt	4, 0, r4, cr15, cr14, {3}
   29000:	cdpgt	4, 0, cr12, cr15, cr15, {0}
   29004:	ldm	r6, {r0, r1, r2, r3, sl, lr, pc}
   29008:	strgt	r0, [r3], #-7
   2900c:			; <UNDEFINED> instruction: 0xf8240c13
   29010:	eorvc	r2, r3, r2, lsl #22
   29014:	mcrlt	7, 7, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
   29018:	cmple	r4, r0, lsl #18
   2901c:	ldrbtmi	r4, [sl], #-2766	; 0xfffff532
   29020:	blt	767024 <full_module_path@@Base+0x6edabc>
   29024:	subscs	pc, r8, #13828096	; 0xd30000
   29028:			; <UNDEFINED> instruction: 0xf43f2a00
   2902c:			; <UNDEFINED> instruction: 0xf8d3ad8d
   29030:	blcs	35888 <fchmod@plt+0x2eccc>
   29034:	bmi	ff29d390 <full_module_path@@Base+0xff223e28>
   29038:	ldrbtmi	r4, [sl], #-2505	; 0xfffff637
   2903c:			; <UNDEFINED> instruction: 0xf7ff4479
   29040:	stmibmi	r8, {r4, r9, fp, ip, sp, pc}^
   29044:	andcs	r4, r3, r2, lsr #12
   29048:			; <UNDEFINED> instruction: 0xf7f94479
   2904c:			; <UNDEFINED> instruction: 0xf7fef8d5
   29050:			; <UNDEFINED> instruction: 0x4ec5bae1
   29054:	cfstr64mi	mvdx2, [r5], {0}
   29058:	ldrbtmi	r4, [ip], #-1150	; 0xfffffb82
   2905c:	strgt	ip, [pc], #-3599	; 29064 <fchmod@plt+0x224a8>
   29060:	strgt	ip, [pc], #-3599	; 29068 <fchmod@plt+0x224ac>
   29064:	muleq	r3, r6, r8
   29068:	andeq	lr, r3, r4, lsl #17
   2906c:	mrclt	7, 5, APSR_nzcv, cr10, cr13, {7}
   29070:			; <UNDEFINED> instruction: 0xf43e2a00
   29074:	andcs	sl, r1, #684	; 0x2ac
   29078:	mvncs	pc, r3, asr #17
   2907c:	svclt	0x00a6f7fe
   29080:			; <UNDEFINED> instruction: 0xf44f4bbb
   29084:	ldrbtmi	r7, [fp], #-512	; 0xfffffe00
   29088:	movwcs	pc, #2243	; 0x8c3	; <UNPREDICTABLE>
   2908c:	stmiblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29090:			; <UNDEFINED> instruction: 0x200349b8
   29094:			; <UNDEFINED> instruction: 0xf7f94479
   29098:			; <UNDEFINED> instruction: 0xf7fef8af
   2909c:			; <UNDEFINED> instruction: 0x4db6babb
   290a0:	cfstrsgt	mvf4, [pc, #-500]	; 28eb4 <fchmod@plt+0x222f8>
   290a4:	cfstrsgt	mvf12, [pc, #-60]	; 29070 <fchmod@plt+0x224b4>
   290a8:	ldm	r5, {r0, r1, r2, r3, sl, lr, pc}
   290ac:			; <UNDEFINED> instruction: 0xf8440003
   290b0:	eorhi	r0, r1, r4, lsl #22
   290b4:			; <UNDEFINED> instruction: 0xf7fd2500
   290b8:	bmi	fec58b14 <full_module_path@@Base+0xfebdf5ac>
   290bc:	ldrbtmi	r4, [sl], #-2480	; 0xfffff650
   290c0:			; <UNDEFINED> instruction: 0xf7ff4479
   290c4:	bmi	fec17804 <full_module_path@@Base+0xfeb9e29c>
   290c8:			; <UNDEFINED> instruction: 0xf7ff447a
   290cc:			; <UNDEFINED> instruction: 0x4daeb9c7
   290d0:	cfstrsgt	mvf4, [pc, #-500]	; 28ee4 <fchmod@plt+0x22328>
   290d4:	cfstrsgt	mvf12, [pc, #-60]	; 290a0 <fchmod@plt+0x224e4>
   290d8:	cfstrsgt	mvf12, [pc, #-60]	; 290a4 <fchmod@plt+0x224e8>
   290dc:	ldm	r5, {r0, r1, r2, r3, sl, lr, pc}
   290e0:	stm	r4, {r0, r1, r2}
   290e4:	strb	r0, [r5, r7]!
   290e8:	ldrdcs	pc, [r0], -r8
   290ec:	teqle	fp, r0, lsl #20
   290f0:	ldmdavs	r1!, {r1, r2, r5, r7, r8, r9, fp, lr}
   290f4:			; <UNDEFINED> instruction: 0xf8d3447b
   290f8:			; <UNDEFINED> instruction: 0xb1a9225c
   290fc:	blcs	47150 <_IO_stdin_used@@Base+0x18d8>
   29100:	ldmibge	r5, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   29104:	eorsle	r2, sl, pc, lsr #22
   29108:	ldrmi	r2, [sl], #-768	; 0xfffffd00
   2910c:	andls	r2, r5, #8, 2
   29110:			; <UNDEFINED> instruction: 0xf7f34610
   29114:	bls	1a7208 <full_module_path@@Base+0x12dca0>
   29118:	movwcs	r4, #1584	; 0x630
   2911c:			; <UNDEFINED> instruction: 0xf7ef2106
   29120:	stmdacs	r0, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   29124:	stmibge	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, lr, pc}^
   29128:			; <UNDEFINED> instruction: 0x21004c99
   2912c:			; <UNDEFINED> instruction: 0xf8d4447c
   29130:			; <UNDEFINED> instruction: 0xf7dd025c
   29134:	blmi	fe623b6c <full_module_path@@Base+0xfe5aa604>
   29138:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
   2913c:			; <UNDEFINED> instruction: 0xf6bf64d8
   29140:			; <UNDEFINED> instruction: 0xf7ddad57
   29144:			; <UNDEFINED> instruction: 0xf8d4eb62
   29148:	stmdavs	r0, {r2, r3, r4, r6, r9, ip, lr}
   2914c:	b	fefe70c8 <full_module_path@@Base+0xfef6db60>
   29150:	biccs	r4, r8, #593920	; 0x91000
   29154:			; <UNDEFINED> instruction: 0x4619447a
   29158:	andcs	r9, r1, #0, 4
   2915c:	andpl	lr, r1, sp, asr #19
   29160:			; <UNDEFINED> instruction: 0xf7dd4620
   29164:			; <UNDEFINED> instruction: 0xe7a5ed12
   29168:	strmi	r4, [r2], -ip, lsl #25
   2916c:	ldrbtmi	r9, [ip], #-0
   29170:	subsne	pc, ip, #212, 16	; 0xd40000
   29174:			; <UNDEFINED> instruction: 0xf8bef7f3
   29178:	subseq	pc, ip, #196, 16	; 0xc40000
   2917c:	blmi	fe263064 <full_module_path@@Base+0xfe1e9afc>
   29180:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   29184:	bfi	r6, fp, (invalid: 16:0)
   29188:			; <UNDEFINED> instruction: 0xf7fb2003
   2918c:	stmibmi	r5, {r0, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   29190:	subne	pc, r1, #64, 12	; 0x4000000
   29194:	ldrbtmi	r2, [r9], #-1
   29198:	blx	fece7158 <full_module_path@@Base+0xfec6dbf0>
   2919c:	stmdb	sl!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   291a0:	andseq	pc, r4, #12910592	; 0xc50000
   291a4:			; <UNDEFINED> instruction: 0xf47f2800
   291a8:	strbt	sl, [pc], #3292	; 291b0 <fchmod@plt+0x225f4>
   291ac:	ldrbtmi	r4, [r8], #-2174	; 0xfffff782
   291b0:	blx	ff6e718a <full_module_path@@Base+0xff66dc22>
   291b4:	ldrbtmi	r4, [fp], #-2941	; 0xfffff483
   291b8:	rsccc	pc, r4, #13828096	; 0xd30000
   291bc:	blle	ab3dc4 <full_module_path@@Base+0xa3a85c>
   291c0:	ldrbtmi	r4, [sl], #-2683	; 0xfffff585
   291c4:	biccs	r4, r8, #31488	; 0x7b00
   291c8:			; <UNDEFINED> instruction: 0x4619487b
   291cc:	andls	r4, r1, #124, 8	; 0x7c000000
   291d0:	andcs	r9, r1, #0, 8
   291d4:			; <UNDEFINED> instruction: 0xf7dd4478
   291d8:			; <UNDEFINED> instruction: 0xf7fdecd8
   291dc:	svcmi	0x0077be03
   291e0:	orrpl	pc, r0, #1325400064	; 0x4f000000
   291e4:	ldrdgt	pc, [ip, #130]	; 0x82
   291e8:	ldmdami	r5!, {r0, r3, r4, r9, sl, lr}^
   291ec:			; <UNDEFINED> instruction: 0xf85a2201
   291f0:	ldrbtmi	r9, [r8], #-7
   291f4:			; <UNDEFINED> instruction: 0x0c00e9cd
   291f8:			; <UNDEFINED> instruction: 0x46484f72
   291fc:	stcl	7, cr15, [r4], {221}	; 0xdd
   29200:			; <UNDEFINED> instruction: 0xf7f04628
   29204:	strbmi	pc, [r9], -fp, ror #17	; <UNPREDICTABLE>
   29208:	strmi	r4, [r2], -fp, lsr #12
   2920c:	andeq	pc, r7, sl, asr r8	; <UNPREDICTABLE>
   29210:	blx	ff5671da <full_module_path@@Base+0xff4edc72>
   29214:	bmi	1b629d4 <full_module_path@@Base+0x1ae946c>
   29218:			; <UNDEFINED> instruction: 0xe7d3447a
   2921c:			; <UNDEFINED> instruction: 0xf7fb2003
   29220:	stmdbmi	sl!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   29224:	adcvs	pc, sp, #1325400064	; 0x4f000000
   29228:	ldrbtmi	r2, [r9], #-1
   2922c:	blx	1a671ec <full_module_path@@Base+0x19edc84>
   29230:	stmdb	r6!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29234:	subscc	pc, ip, #13762560	; 0xd20000
   29238:			; <UNDEFINED> instruction: 0xf8d2b9ab
   2923c:	blcs	35be4 <fchmod@plt+0x2f028>
   29240:	mcrge	4, 2, pc, cr8, cr14, {1}	; <UNPREDICTABLE>
   29244:	andsle	r2, r3, r1, lsl #22
   29248:	ldrbtmi	r4, [sl], #-2657	; 0xfffff59f
   2924c:	biccs	r4, r8, #24832	; 0x6100
   29250:	ldrmi	r4, [r9], -r1, ror #16
   29254:	andls	r4, r1, #124, 8	; 0x7c000000
   29258:	andcs	r9, r1, #0, 8
   2925c:			; <UNDEFINED> instruction: 0xf7dd4478
   29260:			; <UNDEFINED> instruction: 0xf7fdec94
   29264:	mrcmi	13, 2, fp, cr13, cr15, {5}
   29268:	ldrbtmi	r4, [lr], #-1556	; 0xfffff9ec
   2926c:	blt	527270 <full_module_path@@Base+0x4add08>
   29270:	ldrbtmi	r4, [sl], #-2651	; 0xfffff5a5
   29274:	svclt	0x0000e7ea
   29278:	andeq	sp, r4, ip, lsl #26
   2927c:	andeq	r3, r2, r6, lsr #26
   29280:	andeq	r3, r2, r8, asr #24
   29284:	andeq	r3, r2, r0, lsl #27
   29288:	andeq	r0, r0, r0, asr #11
   2928c:	andeq	sp, r4, ip, ror ip
   29290:	andeq	sp, r4, ip, ror #24
   29294:	andeq	sp, r4, r8, asr #24
   29298:	andeq	sp, r4, r2, lsr ip
   2929c:	andeq	sp, r4, r8, lsr #24
   292a0:	andeq	sp, r4, sl, ror #23
   292a4:			; <UNDEFINED> instruction: 0x00027bb0
   292a8:	andeq	lr, r3, ip, asr r5
   292ac:	andeq	r4, r2, r8, lsl #1
   292b0:	andeq	lr, r1, r0, lsr #24
   292b4:	andeq	r3, r2, sl, asr r6
   292b8:	andeq	r3, r2, r2, ror r6
   292bc:	andeq	r2, r2, lr, lsr #23
   292c0:	muleq	r2, r6, r6
   292c4:	andeq	r3, r2, lr, asr #13
   292c8:	andeq	r3, r2, sl, lsl #14
   292cc:	andeq	r3, r2, sl, lsr r7
   292d0:	andeq	r3, r2, lr, ror #14
   292d4:	andeq	r3, r2, r2, lsr #15
   292d8:	andeq	r2, r2, sl, ror #15
   292dc:	andeq	r0, r2, sl, asr fp
   292e0:	andeq	r2, r2, r6, asr lr
   292e4:	andeq	r2, r2, r6, ror lr
   292e8:	andeq	r3, r2, r6, lsr #15
   292ec:	andeq	r3, r2, r6, asr #15
   292f0:	andeq	r3, r2, r6, lsl #16
   292f4:	andeq	r0, r2, r6, lsr #13
   292f8:	andeq	ip, r1, ip, asr #28
   292fc:	andeq	r3, r2, r8, lsr #29
   29300:	andeq	r0, r2, ip, asr r6
   29304:	andeq	r4, r2, r8, asr #32
   29308:	andeq	r0, r0, r4, ror #10
   2930c:	andeq	sp, r4, r0, asr #19
   29310:	andeq	r3, r2, ip, asr #21
   29314:	muleq	r4, sl, r9
   29318:	ldrdeq	r3, [r2], -ip
   2931c:	andeq	r0, r2, r0, lsr #27
   29320:	andeq	r3, r2, lr, asr #20
   29324:	andeq	pc, r1, r0, lsl #20
   29328:	ldrdeq	pc, [r3], -r2
   2932c:	andeq	r3, r2, r4, lsl #28
   29330:			; <UNDEFINED> instruction: 0x00023db4
   29334:	andeq	lr, r3, lr, lsr #4
   29338:			; <UNDEFINED> instruction: 0x000273b0
   2933c:	andeq	sp, r4, r4, ror r8
   29340:	andeq	sp, r4, r6, lsl r8
   29344:			; <UNDEFINED> instruction: 0x0003e1b0
   29348:	andeq	r3, r2, r6, ror sp
   2934c:	andeq	sp, r4, ip, ror #15
   29350:	ldrdeq	sp, [r4], -r4
   29354:	andeq	r3, r2, r8, ror #25
   29358:	strdeq	r0, [r2], -lr
   2935c:	andeq	r0, r2, r2, ror #5
   29360:	andeq	r3, r2, ip, lsl r2
   29364:	andeq	r3, r2, r8, lsr #10
   29368:	andeq	r3, r2, ip, lsl ip
   2936c:	andeq	sp, r4, lr, asr r7
   29370:	andeq	sp, r4, r2, lsr r7
   29374:	andeq	r3, r2, r4, asr r5
   29378:	andeq	r3, r2, r0, ror #25
   2937c:			; <UNDEFINED> instruction: 0x000231b6
   29380:	muleq	r2, r8, r1
   29384:	andeq	r3, r2, ip, lsr #3
   29388:	andeq	r3, r2, r4, ror ip
   2938c:	andeq	sp, r4, r4, asr #13
   29390:	andeq	sp, r4, ip, lsl #13
   29394:	andeq	lr, r3, ip, lsl r0
   29398:	andeq	r3, r2, r4, asr ip
   2939c:	andeq	sp, r4, sl, asr #12
   293a0:	muleq	r0, r4, r4
   293a4:	andeq	r0, r2, r2, asr #4
   293a8:	andeq	r3, r2, sl, lsr #9
   293ac:	andeq	sp, r4, r2, lsl #12
   293b0:	andeq	r3, r2, lr, ror r0
   293b4:	ldrdeq	r3, [r2], -r0
   293b8:	andeq	sp, r4, r4, ror #11
   293bc:	andeq	r0, r0, r8, lsr #13
   293c0:	andeq	r3, r2, sl, asr #21
   293c4:	andeq	r0, r0, r8, ror #7
   293c8:	strdeq	r2, [r2], -r8
   293cc:	andeq	r0, r2, lr, lsr #3
   293d0:	andeq	lr, r1, lr, lsl #29
   293d4:	ldrdeq	r3, [r2], -r8
   293d8:	andeq	sp, r4, ip, asr r5
   293dc:	muleq	r2, r2, r8
   293e0:	andeq	lr, r1, lr, asr lr
   293e4:			; <UNDEFINED> instruction: 0xf04fb508
   293e8:	stmdbmi	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}
   293ec:	blmi	23ac08 <full_module_path@@Base+0x1c16a0>
   293f0:	andcs	pc, r1, #64, 4
   293f4:	ldrbtmi	r4, [r9], #-3079	; 0xfffff3f9
   293f8:	andscs	r4, r4, fp, ror r4
   293fc:	stmdbmi	r6, {r1, r2, r3, sp, lr}
   29400:	ldrbtmi	r5, [r9], #-2331	; 0xfffff6e5
   29404:			; <UNDEFINED> instruction: 0xf7ee601d
   29408:	svclt	0x0000f97b
   2940c:	andeq	pc, r3, lr, lsl #21
   29410:	andeq	sp, r3, ip, asr #10
   29414:	andeq	r0, r0, r0, lsr #9
   29418:	andeq	r6, r2, lr, lsl r4
   2941c:			; <UNDEFINED> instruction: 0xf0004b1a
   29420:	ldcmi	0, cr0, [sl, #-4]
   29424:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
   29428:	strlt	r6, [r0, #-2074]	; 0xfffff7e6
   2942c:	svclt	0x00082a00
   29430:	addlt	r2, r3, r0
   29434:	ldmdbmi	r6, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
   29438:	ldrmi	r2, [sl], -r0, lsl #6
   2943c:	ldmib	r1, {r0, r3, r5, r6, fp, ip, lr}^
   29440:			; <UNDEFINED> instruction: 0xf0130106
   29444:	ldrdls	pc, [r1], -r3
   29448:	ldc2l	7, cr15, [ip, #920]!	; 0x398
   2944c:	bls	7b898 <full_module_path@@Base+0x2330>
   29450:			; <UNDEFINED> instruction: 0x46034479
   29454:			; <UNDEFINED> instruction: 0xf7f82003
   29458:	stmdbmi	pc, {r0, r1, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   2945c:	andcs	r2, ip, fp, ror #5
   29460:			; <UNDEFINED> instruction: 0xf7ee4479
   29464:	bcs	679a0 <blocking_io@@Base+0x7f4>
   29468:			; <UNDEFINED> instruction: 0xf44fdc07
   2946c:			; <UNDEFINED> instruction: 0x201474fa
   29470:			; <UNDEFINED> instruction: 0xf9fcf7f4
   29474:	mvnsle	r3, r1, lsl #24
   29478:	stmdbmi	r8, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2947c:	andcs	r2, r0, r1, ror #5
   29480:			; <UNDEFINED> instruction: 0xf7ee4479
   29484:	svclt	0x0000f93d
   29488:	andeq	sp, r4, r0, asr #13
   2948c:	andeq	sp, r3, lr, lsl r5
   29490:	andeq	r0, r0, r4, asr #7
   29494:	muleq	r2, r0, sl
   29498:	andeq	r6, r2, r0, asr #7
   2949c:	andeq	r6, r2, r0, lsr #7
   294a0:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   294a4:	addmi	r6, r2, #5898240	; 0x5a0000
   294a8:	blvs	ff6dd518 <full_module_path@@Base+0xff663fb0>
   294ac:	andsle	r4, sl, r2, lsl #5
   294b0:	addmi	r6, r3, #5824	; 0x16c0
   294b4:	stmdami	lr, {r1, r8, ip, lr, pc}
   294b8:			; <UNDEFINED> instruction: 0x47704478
   294bc:	addlt	fp, r3, r0, lsr r5
   294c0:	tstcs	r4, #12, 24	; 0xc00
   294c4:	ldrmi	r4, [r9], -ip, lsl #26
   294c8:	andls	r4, r1, ip, ror r4
   294cc:	ldrbtmi	r3, [sp], #-1028	; 0xfffffbfc
   294d0:	strls	r2, [r0, #-513]	; 0xfffffdff
   294d4:			; <UNDEFINED> instruction: 0xf7dd4620
   294d8:			; <UNDEFINED> instruction: 0x4620eb58
   294dc:	ldclt	0, cr11, [r0, #-12]!
   294e0:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   294e4:	stmdami	r6, {r4, r5, r6, r8, r9, sl, lr}
   294e8:			; <UNDEFINED> instruction: 0x47704478
   294ec:	andeq	pc, r3, r2, ror #19
   294f0:	andeq	r4, r2, r4, lsl #21
   294f4:	andeq	sp, r4, ip, lsl r6
   294f8:	andeq	r4, r2, sl, ror sl
   294fc:	andeq	r4, r2, r2, asr sl
   29500:	andeq	r4, r2, r0, asr #20
   29504:	blmi	67bd6c <full_module_path@@Base+0x602804>
   29508:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   2950c:	ldmpl	r3, {r2, r9, sl, lr}^
   29510:	strmi	fp, [sp], -r4, lsl #1
   29514:	cmnlt	r3, fp, lsl r8
   29518:	ldmpl	r3, {r0, r2, r4, r8, r9, fp, lr}^
   2951c:	strhtcc	pc, [r2], -r3	; <UNPREDICTABLE>
   29520:	vstrle	d2, [r8, #-12]
   29524:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
   29528:	andseq	pc, r8, #-1073741824	; 0xc0000000
   2952c:	mulsle	r7, r0, r2
   29530:	addsmi	r3, r8, #40, 6	; 0xa0000000
   29534:	rscvs	sp, r5, r2
   29538:	ldcllt	0, cr11, [r0, #-16]!
   2953c:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
   29540:			; <UNDEFINED> instruction: 0xf7e69303
   29544:	stmiavs	r6!, {r0, r1, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
   29548:	blls	fb980 <full_module_path@@Base+0x82418>
   2954c:	ldrbtmi	r1, [r9], #-2934	; 0xfffff48a
   29550:	strmi	r9, [r2], -r0, lsl #12
   29554:			; <UNDEFINED> instruction: 0xf7f82002
   29558:	rscvs	pc, r5, pc, asr #28
   2955c:	ldcllt	0, cr11, [r0, #-16]!
   29560:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   29564:	svclt	0x0000e7ec
   29568:	andeq	sp, r3, ip, lsr r4
   2956c:	andeq	r0, r0, r0, lsr r6
   29570:	andeq	r0, r0, r0, lsl #11
   29574:	andeq	pc, r3, lr, asr r9	; <UNPREDICTABLE>
   29578:	andeq	r4, r2, lr, lsl sl
   2957c:	andeq	r4, r2, sl, lsl sl
   29580:	andeq	r4, r2, lr, ror #19
   29584:	addmi	r6, fp, #12779520	; 0xc30000
   29588:	ldr	sp, [fp, r0, lsl #18]!
   2958c:	svclt	0x00004770
   29590:	bmi	6c38a4 <full_module_path@@Base+0x64a33c>
   29594:	svceq	0x00fff013
   29598:	andsle	r4, fp, sl, ror r4
   2959c:			; <UNDEFINED> instruction: 0xf0434918
   295a0:	ldrblt	r0, [r0, #-1023]!	; 0xfffffc01
   295a4:	ldmdapl	r3, {r0, r2, r3, r4, r6, sl, fp, ip}^
   295a8:	strmi	fp, [r4], -r4, lsl #1
   295ac:	cmnlt	r3, fp, lsl r8
   295b0:	ldmpl	r3, {r2, r4, r8, r9, fp, lr}^
   295b4:	strhtcc	pc, [r2], -r3	; <UNPREDICTABLE>
   295b8:	vstrle	d2, [r8, #-12]
   295bc:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   295c0:	andseq	pc, r8, #-1073741824	; 0xc0000000
   295c4:	mulsle	r6, r0, r2
   295c8:	addsmi	r3, r8, #40, 6	; 0xa0000000
   295cc:	rscvs	sp, r5, r3
   295d0:	ldcllt	0, cr11, [r0, #-16]!
   295d4:	blmi	37b39c <full_module_path@@Base+0x301e34>
   295d8:	movwls	r4, #13435	; 0x347b
   295dc:	ldc2	7, cr15, [r2, #-920]!	; 0xfffffc68
   295e0:	stmdbmi	fp, {r1, r2, r5, r6, r7, fp, sp, lr}
   295e4:	blls	f04a4 <full_module_path@@Base+0x76f3c>
   295e8:			; <UNDEFINED> instruction: 0x96004479
   295ec:	andcs	r4, r2, r2, lsl #12
   295f0:	mcr2	7, 0, pc, cr2, cr8, {7}	; <UNPREDICTABLE>
   295f4:	blmi	2235a8 <full_module_path@@Base+0x1aa040>
   295f8:			; <UNDEFINED> instruction: 0xe7ee447b
   295fc:	andeq	sp, r3, ip, lsr #7
   29600:	andeq	r0, r0, r0, lsr r6
   29604:	andeq	r0, r0, r0, lsl #11
   29608:	andeq	pc, r3, r6, asr #17
   2960c:	andeq	r4, r2, r4, lsl #19
   29610:	andeq	r4, r2, r0, lsr #19
   29614:	andeq	r4, r2, r8, asr r9
   29618:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   2961c:			; <UNDEFINED> instruction: 0x60596598
   29620:	svclt	0x00004770
   29624:	andeq	pc, r3, sl, ror #16
   29628:	blx	fec3be74 <full_module_path@@Base+0xfebc290c>
   2962c:	ldrbtlt	pc, [r0], #-384	; 0xfffffe80	; <UNPREDICTABLE>
   29630:	cfldrsmi	mvf4, [r0], {122}	; 0x7a
   29634:	ldmdacs	r8!, {r0, r3, r6, r8, fp}^
   29638:			; <UNDEFINED> instruction: 0xf041bfc8
   2963c:	adfmie	f0, f6, f1
   29640:	mcrrne	13, 0, r4, r3, cr14
   29644:	stmdbcs	r0, {r2, r4, r8, fp, ip, lr}
   29648:	ldrbtmi	r4, [lr], #-2317	; 0xfffff6f3
   2964c:	bicsvc	lr, r3, #3072	; 0xc00
   29650:	eorvs	r4, r0, sp, ror r4
   29654:	cmneq	r3, #323584	; 0x4f000
   29658:	svclt	0x001861b3
   2965c:	strbvs	r2, [fp, #828]!	; 0x33c
   29660:	ldmdavs	fp, {r0, r1, r4, r6, fp, ip, lr}
   29664:	movwcs	fp, #267	; 0x10b
   29668:	ldflte	f6, [r0], #-716	; 0xfffffd34
   2966c:	svclt	0x00004770
   29670:	andeq	sp, r3, r4, lsl r3
   29674:	andeq	r0, r0, r4, lsl r5
   29678:	muleq	r4, sl, r4
   2967c:	andeq	pc, r3, r4, lsr r8	; <UNPREDICTABLE>
   29680:	andeq	r0, r0, r0, lsr #7
   29684:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   29688:			; <UNDEFINED> instruction: 0xf7f4301c
   2968c:	svclt	0x0000b877
   29690:	andeq	sp, r4, lr, asr r4
   29694:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   29698:			; <UNDEFINED> instruction: 0xf7f43024
   2969c:	svclt	0x0000b86f
   296a0:	andeq	sp, r4, lr, asr #8
   296a4:	bmi	8fbb34 <full_module_path@@Base+0x8825cc>
   296a8:	ldrblt	r4, [r0, #-1145]!	; 0xfffffb87
   296ac:	stmpl	fp, {r2, r9, sl, lr}
   296b0:			; <UNDEFINED> instruction: 0xb12b681b
   296b4:	stmiapl	fp, {r5, r8, r9, fp, lr}^
   296b8:	strhtcc	pc, [r2], -r3	; <UNPREDICTABLE>
   296bc:			; <UNDEFINED> instruction: 0xdc0e2b01
   296c0:	ldrbtmi	r4, [sp], #-3358	; 0xfffff2e2
   296c4:			; <UNDEFINED> instruction: 0xb1a669ae
   296c8:	mrrcne	11, 14, r6, sl, cr11
   296cc:	mvnvs	fp, #4, 30
   296d0:	andle	r2, r3, r0
   296d4:	svclt	0x000842a3
   296d8:	tstle	sl, r0
   296dc:			; <UNDEFINED> instruction: 0xf7e6bd70
   296e0:	ldmdbmi	r7, {r0, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   296e4:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   296e8:	andcs	r4, r2, r2, lsl #12
   296ec:	stc2	7, cr15, [r4, #992]	; 0x3e0
   296f0:	ldrtmi	lr, [r2], -r6, ror #15
   296f4:	vst4.8	{d18,d20,d22,d24}, [pc], r1
   296f8:			; <UNDEFINED> instruction: 0xf7f43080
   296fc:			; <UNDEFINED> instruction: 0x61a8f8c1
   29700:	vst4.32	{d27,d29,d31,d33}, [pc], r8
   29704:	andcs	r3, r1, r0, lsl #7
   29708:	eorvs	r6, lr, #-2147483589	; 0x8000003b
   2970c:	rsbvs	r6, fp, #236, 6	; 0xb0000003
   29710:	blmi	358cd8 <full_module_path@@Base+0x2df770>
   29714:	andspl	pc, r7, #64, 4
   29718:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
   2971c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   29720:			; <UNDEFINED> instruction: 0xf7dd4478
   29724:	stmdami	sl, {r1, r2, r3, r4, r5, r9, fp, sp, lr, pc}
   29728:			; <UNDEFINED> instruction: 0xf7f44478
   2972c:	svclt	0x0000f91d
   29730:	muleq	r3, ip, r2
   29734:	andeq	r0, r0, r0, lsr r6
   29738:	andeq	r0, r0, r0, lsl #11
   2973c:	andeq	pc, r3, r2, asr #15
   29740:	andeq	r4, r2, r2, asr #17
   29744:	andeq	r5, r2, ip, asr #1
   29748:	andeq	r6, r2, r2, lsl #2
   2974c:	andeq	r4, r2, ip, lsr #17
   29750:	andeq	ip, r1, r0, ror r9
   29754:	bmi	8fbbe4 <full_module_path@@Base+0x88267c>
   29758:	ldrblt	r4, [r0, #-1145]!	; 0xfffffb87
   2975c:	stmpl	fp, {r2, r9, sl, lr}
   29760:			; <UNDEFINED> instruction: 0xb12b681b
   29764:	stmiapl	fp, {r5, r8, r9, fp, lr}^
   29768:	strhtcc	pc, [r2], -r3	; <UNPREDICTABLE>
   2976c:			; <UNDEFINED> instruction: 0xdc0e2b01
   29770:	ldrbtmi	r4, [sp], #-3358	; 0xfffff2e2
   29774:			; <UNDEFINED> instruction: 0xb1a668ae
   29778:	mrrcne	11, 10, r6, sl, cr11
   2977c:			; <UNDEFINED> instruction: 0x63acbf04
   29780:	andle	r2, r3, r0
   29784:	svclt	0x000842a3
   29788:	tstle	sl, r0
   2978c:			; <UNDEFINED> instruction: 0xf7e6bd70
   29790:	ldmdbmi	r7, {r0, r3, r4, r6, sl, fp, ip, sp, lr, pc}
   29794:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   29798:	andcs	r4, r2, r2, lsl #12
   2979c:	stc2	7, cr15, [ip, #-992]!	; 0xfffffc20
   297a0:	ldrtmi	lr, [r2], -r6, ror #15
   297a4:	vst4.8	{d18,d20,d22,d24}, [pc], r1
   297a8:			; <UNDEFINED> instruction: 0xf7f44000
   297ac:	adcvs	pc, r8, r9, ror #16
   297b0:	vst4.32	{d27,d29,d31,d33}, [pc :64], r0
   297b4:	andcs	r4, r1, r0, lsl #6
   297b8:			; <UNDEFINED> instruction: 0x612e60ee
   297bc:	cmnvs	fp, ip, lsr #7
   297c0:	blmi	358d88 <full_module_path@@Base+0x2df820>
   297c4:	eorpl	pc, sl, #64, 4
   297c8:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
   297cc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   297d0:	ldrbtmi	r3, [r8], #-792	; 0xfffffce8
   297d4:	stmib	r4!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   297d8:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   297dc:			; <UNDEFINED> instruction: 0xf8c4f7f4
   297e0:	andeq	sp, r3, ip, ror #3
   297e4:	andeq	r0, r0, r0, lsr r6
   297e8:	andeq	r0, r0, r0, lsl #11
   297ec:	andeq	pc, r3, r2, lsl r7	; <UNPREDICTABLE>
   297f0:	andeq	r4, r2, lr, asr #16
   297f4:	andeq	r5, r2, ip, lsl r0
   297f8:	andeq	r6, r2, r2, asr r0
   297fc:	andeq	r4, r2, r2, lsr r8
   29800:			; <UNDEFINED> instruction: 0x0001c8be
   29804:	blmi	73c078 <full_module_path@@Base+0x6c2b10>
   29808:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   2980c:	ldmpl	r3, {r2, r9, sl, lr}^
   29810:			; <UNDEFINED> instruction: 0xb12b681b
   29814:	ldmpl	r3, {r0, r3, r4, r8, r9, fp, lr}^
   29818:	strhtcc	pc, [r2], -r3	; <UNPREDICTABLE>
   2981c:			; <UNDEFINED> instruction: 0xdc0a2b01
   29820:	blmi	617ef8 <full_module_path@@Base+0x59e990>
   29824:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   29828:	blmi	5ba83c <full_module_path@@Base+0x5412d4>
   2982c:	rscscc	pc, pc, #79	; 0x4f
   29830:	orrsvs	r4, sl, #2063597568	; 0x7b000000
   29834:			; <UNDEFINED> instruction: 0xf7e6bd10
   29838:	strmi	pc, [r2], -r5, lsl #24
   2983c:	blmi	4d7f14 <full_module_path@@Base+0x45e9ac>
   29840:	ldmdbmi	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   29844:	ldrbtmi	r2, [r9], #-2
   29848:	ldc2l	7, cr15, [r6], {248}	; 0xf8
   2984c:	rscle	r2, r8, r0, lsl #24
   29850:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
   29854:			; <UNDEFINED> instruction: 0xb1086898
   29858:	stc	7, cr15, [r4, #880]	; 0x370
   2985c:	movwcs	r4, #2573	; 0xa0d
   29860:	stmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
   29864:	stmib	r2, {r1, r8, r9, ip, sp}^
   29868:	ldrb	r3, [lr, r4, lsl #6]
   2986c:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   29870:	svclt	0x0000e7e7
   29874:	andeq	sp, r3, ip, lsr r1
   29878:	andeq	r0, r0, r0, lsr r6
   2987c:	andeq	r0, r0, r0, lsl #11
   29880:	andeq	pc, r3, r0, ror #12
   29884:	andeq	pc, r3, r4, asr r6	; <UNPREDICTABLE>
   29888:	andeq	r4, r2, r0, ror #15
   2988c:	andeq	r4, r2, r2, ror #15
   29890:	andeq	pc, r3, r2, lsr r6	; <UNPREDICTABLE>
   29894:	andeq	pc, r3, r4, lsr #12
   29898:	andeq	r4, r2, sl, lsr #15
   2989c:	andcs	r4, r0, #2048	; 0x800
   298a0:	sbcsvs	r4, sl, #2063597568	; 0x7b000000
   298a4:	svclt	0x00004770
   298a8:	andeq	sp, r4, r4, asr #4
   298ac:			; <UNDEFINED> instruction: 0x4605b570
   298b0:	andcs	r4, r1, pc, lsl ip
   298b4:	blx	ff7e58c0 <full_module_path@@Base+0xff76c358>
   298b8:	ldrbtmi	r4, [ip], #-2846	; 0xfffff4e2
   298bc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   298c0:	blmi	795d74 <full_module_path@@Base+0x71c80c>
   298c4:			; <UNDEFINED> instruction: 0xf9b358e3
   298c8:	blcs	75958 <sanitize_paths@@Base+0x468>
   298cc:	ldcmi	12, cr13, [fp], {19}
   298d0:	bvs	fe9baac8 <full_module_path@@Base+0xfe941560>
   298d4:	ldfmid	f3, [sl], {206}	; 0xce
   298d8:	movwcs	r4, #17960	; 0x4628
   298dc:	strbtvs	r4, [r3], #-1148	; 0xfffffb84
   298e0:	mcr2	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   298e4:	tstcs	r0, r2, lsr #20
   298e8:	eorvs	r6, r1, r3, ror #19
   298ec:	ldrmi	r1, [r3], #-3345	; 0xfffff2ef
   298f0:	strtvs	r6, [r3], #545	; 0x221
   298f4:			; <UNDEFINED> instruction: 0xf7e6bd70
   298f8:	ldmdbmi	r2, {r0, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   298fc:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
   29900:	andcs	r4, r2, r2, lsl #12
   29904:	ldc2l	7, cr15, [r8], #-992	; 0xfffffc20
   29908:	ldrtmi	lr, [r2], -r1, ror #15
   2990c:	vst4.8	{d18,d20,d22,d24}, [pc], r1
   29910:			; <UNDEFINED> instruction: 0xf7f34000
   29914:	adcvs	pc, r0, #724	; 0x2d4
   29918:	vst4.8	{d27,d29,d31,d33}, [pc :128], r8
   2991c:	rscvs	r4, r6, #0, 6
   29920:	movwvs	lr, #51652	; 0xc9c4
   29924:	stmdami	r8, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   29928:			; <UNDEFINED> instruction: 0xf7f44478
   2992c:	svclt	0x0000f81d
   29930:	andeq	sp, r3, sl, lsl #1
   29934:	andeq	r0, r0, r0, lsr r6
   29938:	andeq	r0, r0, r0, lsl #11
   2993c:			; <UNDEFINED> instruction: 0x0003f5b4
   29940:	andeq	pc, r3, r8, lsr #11
   29944:	andeq	r4, r2, r6, asr r7
   29948:	andeq	ip, r1, r0, ror r7
   2994c:	svcmi	0x00f0e92d
   29950:	blhi	e4e0c <full_module_path@@Base+0x6b8a4>
   29954:	mrrccs	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
   29958:	mrrccc	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
   2995c:	mrrcge	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
   29960:	ldrbtmi	fp, [fp], #-245	; 0xffffff0b
   29964:	strdls	r4, [r5, -sl]
   29968:	mrrcne	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
   2996c:	ldrbtmi	r9, [r9], #-3
   29970:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   29974:			; <UNDEFINED> instruction: 0xf04f9273
   29978:	ldmdbvs	sl, {r9}
   2997c:	ldmvs	r9, {r1, r4, r6, r8, fp, ip, sp, pc}^
   29980:	ldfvsd	f3, [sl, #-260]	; 0xfffffefc
   29984:	bne	14d5db4 <full_module_path@@Base+0x145c84c>
   29988:			; <UNDEFINED> instruction: 0xf8df651a
   2998c:	andcs	r3, r0, #52, 24	; 0x3400
   29990:	sbcsvs	r4, sl, fp, ror r4
   29994:			; <UNDEFINED> instruction: 0xf0039b05
   29998:	movwls	r0, #17159	; 0x4307
   2999c:	vqdmulh.s<illegal width 8>	d2, d0, d4
   299a0:	ldm	pc, {r0, r1, r2, r5, r6, r8, r9, sl, pc}^	; <UNPREDICTABLE>
   299a4:	orreq	pc, r2, #19
   299a8:	cmpeq	r1, #-2080374782	; 0x84000002
   299ac:	andeq	r0, r5, r5, ror #14
   299b0:	ldcmi	8, cr15, [r0], {223}	; 0xdf
   299b4:	ldrbtmi	r9, [ip], #-2819	; 0xfffff4fd
   299b8:	addsmi	r6, sp, #103424	; 0x19400
   299bc:	strhi	pc, [pc, r0, asr #1]
   299c0:	stccc	8, cr15, [r4], {223}	; 0xdf
   299c4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   299c8:	ldmdavs	fp, {r0, r1, r2, r8, r9, ip, pc}
   299cc:			; <UNDEFINED> instruction: 0xf0402b00
   299d0:			; <UNDEFINED> instruction: 0xf8df8706
   299d4:			; <UNDEFINED> instruction: 0xf64d3bf8
   299d8:	vhsub.s8	d22, d28, d3
   299dc:	vbic.i32	d21, #79	; 0x0000004f
   299e0:	ldrbtmi	r3, [fp], #-539	; 0xfffffde5
   299e4:	tstcc	r8, #603979776	; 0x24000000
   299e8:	smlawtcc	r5, r4, r2, pc	; <UNPREDICTABLE>
   299ec:	cdp	2, 0, cr9, cr8, cr10, {0}
   299f0:	movwcs	r3, #2576	; 0xa10
   299f4:			; <UNDEFINED> instruction: 0xf8df9306
   299f8:	ldrdls	r3, [fp, -r8]
   299fc:	movwls	r4, #33915	; 0x847b
   29a00:	blcs	d0618 <full_module_path@@Base+0x570b0>
   29a04:	rschi	pc, r3, #0
   29a08:			; <UNDEFINED> instruction: 0xf0002b04
   29a0c:	blcs	8a98c <full_module_path@@Base+0x11424>
   29a10:	bicshi	pc, r2, #0
   29a14:	ldcge	15, cr10, [r2, #-72]!	; 0xffffffb8
   29a18:	ldrtmi	r2, [fp], -r0, lsl #4
   29a1c:	svccs	0x0004f843
   29a20:	mvnsle	r4, fp, lsr #5
   29a24:			; <UNDEFINED> instruction: 0x462bac52
   29a28:			; <UNDEFINED> instruction: 0xf8432200
   29a2c:	adcmi	r2, r3, #4, 30
   29a30:			; <UNDEFINED> instruction: 0xf8dfd1fb
   29a34:	ldrbtmi	r0, [r8], #-2976	; 0xfffff460
   29a38:	blcs	4484c <fchmod@plt+0x3dc90>
   29a3c:	orrhi	pc, r1, #192, 4
   29a40:	ldrdcs	lr, [r4, -r0]
   29a44:			; <UNDEFINED> instruction: 0xf0004291
   29a48:			; <UNDEFINED> instruction: 0xf8df837c
   29a4c:			; <UNDEFINED> instruction: 0xf85a2b8c
   29a50:	ldmdavs	r2, {r1, sp}
   29a54:	stfvsp	f3, [r2, #-72]	; 0xffffffb8
   29a58:	blle	c34260 <full_module_path@@Base+0xbbacf8>
   29a5c:			; <UNDEFINED> instruction: 0xf8df4618
   29a60:			; <UNDEFINED> instruction: 0xf7dc8b7c
   29a64:			; <UNDEFINED> instruction: 0xf10ded3c
   29a68:	ldrbtmi	r0, [r8], #3148	; 0xc4c
   29a6c:	strmi	r2, [r1], -r1, lsl #12
   29a70:	ldrsbteq	pc, [r8], -r8	; <UNPREDICTABLE>
   29a74:	eorcs	pc, r1, ip, asr r8	; <UNPREDICTABLE>
   29a78:	flteqdm	f0, pc
   29a7c:	tsteq	pc, #0	; <UNPREDICTABLE>
   29a80:	cdpeq	0, 1, cr15, cr15, cr14, {0}
   29a84:			; <UNDEFINED> instruction: 0xf1cebf58
   29a88:	blx	1aa690 <full_module_path@@Base+0x131128>
   29a8c:	tstmi	sl, #201326592	; 0xc000000	; <UNPREDICTABLE>
   29a90:	eorcs	pc, r1, ip, asr #16
   29a94:	stc	7, cr15, [r2, #-880]!	; 0xfffffc90
   29a98:	ldrsbtcc	pc, [r8], -r8	; <UNPREDICTABLE>
   29a9c:	stfeqp	f7, [ip], {13}
   29aa0:	mcreq	1, 0, pc, cr0, cr3, {6}	; <UNPREDICTABLE>
   29aa4:	tsteq	pc, r3	; <UNPREDICTABLE>
   29aa8:	cdpeq	0, 1, cr15, cr15, cr14, {0}
   29aac:			; <UNDEFINED> instruction: 0xf1cebf58
   29ab0:	addmi	r0, lr, r0, lsl #2
   29ab4:	eorcs	pc, r0, ip, asr r8	; <UNPREDICTABLE>
   29ab8:			; <UNDEFINED> instruction: 0xf84c4332
   29abc:	b	10f1b44 <full_module_path@@Base+0x10785dc>
   29ac0:			; <UNDEFINED> instruction: 0xf8df78e3
   29ac4:	ldrbtmi	r6, [lr], #-2844	; 0xfffff4e4
   29ac8:	stmdacs	r0, {r4, r5, r9, sl, fp, sp, lr}
   29acc:	ldmib	r6, {r0, r2, r3, r4, r8, r9, fp, ip, lr, pc}^
   29ad0:	bne	fe6f26f8 <full_module_path@@Base+0xfe679190>
   29ad4:	svcpl	0x0080f5b3
   29ad8:			; <UNDEFINED> instruction: 0xf7dcd917
   29adc:			; <UNDEFINED> instruction: 0xf8d6ed00
   29ae0:	ldmdbge	r3, {r5, r6, lr, pc}
   29ae4:			; <UNDEFINED> instruction: 0xf1dc2301
   29ae8:			; <UNDEFINED> instruction: 0xf00c0200
   29aec:			; <UNDEFINED> instruction: 0xf002061f
   29af0:	svclt	0x0058021f
   29af4:	strbmi	r4, [r0, #598]!	; 0x256
   29af8:	vpmax.u8	d15, d6, d3
   29afc:			; <UNDEFINED> instruction: 0x46e0bfb8
   29b00:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   29b04:			; <UNDEFINED> instruction: 0xf8414313
   29b08:	cdpge	0, 7, cr3, cr2, cr0, {1}
   29b0c:	andcs	r4, r0, #36700160	; 0x2300000
   29b10:	svccs	0x0004f843
   29b14:	ldrhle	r4, [fp, #35]!	; 0x23
   29b18:	blt	ff267e9c <full_module_path@@Base+0xff1ee934>
   29b1c:			; <UNDEFINED> instruction: 0xf8db44fb
   29b20:	stmdacs	r0, {r2, r3, r4, r5}
   29b24:			; <UNDEFINED> instruction: 0xf04fbfb8
   29b28:	vqdmlal.s<illegal width 8>	q8, d0, d0
   29b2c:			; <UNDEFINED> instruction: 0xf8db809e
   29b30:	blcs	35c68 <fchmod@plt+0x2f0ac>
   29b34:			; <UNDEFINED> instruction: 0xf8dbd175
   29b38:	bcs	31c00 <fchmod@plt+0x2b044>
   29b3c:	cmnhi	r8, #64	; 0x40	; <UNPREDICTABLE>
   29b40:	ldrdne	pc, [r0], -fp	; <UNPREDICTABLE>
   29b44:	ldrdgt	pc, [r4], #-139	; 0xffffff75
   29b48:	vrshl.s8	q10, <illegal reg q8.5>, q0
   29b4c:	blls	18aaa0 <full_module_path@@Base+0x111538>
   29b50:	stmdbeq	r4, {r0, r1, r4, ip, sp, lr, pc}
   29b54:	bichi	pc, lr, #64	; 0x40
   29b58:	svceq	0x0000f1bc
   29b5c:			; <UNDEFINED> instruction: 0xf8dbd061
   29b60:	svcne	0x0008301c
   29b64:	ldrdcs	pc, [r8], #-139	; 0xffffff75
   29b68:			; <UNDEFINED> instruction: 0xf8cb440b
   29b6c:			; <UNDEFINED> instruction: 0xf8db304c
   29b70:	ldrpl	r3, [r8], #24
   29b74:	ldrdcc	pc, [r0], -fp	; <UNPREDICTABLE>
   29b78:	ldrdne	pc, [r8], #-139	; 0xffffff75
   29b7c:			; <UNDEFINED> instruction: 0x2018f8db
   29b80:	mvnvs	pc, #-1073741824	; 0xc0000000
   29b84:	strmi	r3, [sl], #-2820	; 0xfffff4fc
   29b88:	subsvc	r0, r3, fp, lsl sl
   29b8c:	ldrdcc	pc, [r0], -fp	; <UNPREDICTABLE>
   29b90:	ldrdne	pc, [r8], #-139	; 0xffffff75
   29b94:			; <UNDEFINED> instruction: 0x2018f8db
   29b98:	mvnvs	pc, #-1073741824	; 0xc0000000
   29b9c:	strmi	r3, [sl], #-2820	; 0xfffff4fc
   29ba0:	addsvc	r0, r3, fp, lsl ip
   29ba4:	ldrdcc	pc, [r0], -fp	; <UNPREDICTABLE>
   29ba8:			; <UNDEFINED> instruction: 0x2018f8db
   29bac:	ldrdne	pc, [r8], #-139	; 0xffffff75
   29bb0:	mvnvs	pc, #-1073741824	; 0xc0000000
   29bb4:	strmi	r3, [sl], #-2820	; 0xfffff4fc
   29bb8:	sbcsvc	r0, r3, fp, lsl lr
   29bbc:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
   29bc0:			; <UNDEFINED> instruction: 0xf8dfb1ab
   29bc4:			; <UNDEFINED> instruction: 0xf85a3a24
   29bc8:			; <UNDEFINED> instruction: 0xf9b33003
   29bcc:	blcs	35c5c <fchmod@plt+0x2f0a0>
   29bd0:			; <UNDEFINED> instruction: 0xf7e6dd0d
   29bd4:			; <UNDEFINED> instruction: 0xf8dffa37
   29bd8:			; <UNDEFINED> instruction: 0x464b1a14
   29bdc:			; <UNDEFINED> instruction: 0x46024479
   29be0:	ldrdeq	pc, [r0], -fp	; <UNPREDICTABLE>
   29be4:	andls	r3, r0, r4, lsl #16
   29be8:			; <UNDEFINED> instruction: 0xf7f82002
   29bec:			; <UNDEFINED> instruction: 0xf8dffb05
   29bf0:	ldrbtmi	r9, [r9], #2560	; 0xa00
   29bf4:	ldrdne	pc, [ip], #-137	; 0xffffff77
   29bf8:	ldrdcc	pc, [r4], -r9	; <UNPREDICTABLE>
   29bfc:			; <UNDEFINED> instruction: 0xf8c94299
   29c00:	svclt	0x00241048
   29c04:			; <UNDEFINED> instruction: 0xf8c91ac9
   29c08:	andle	r1, r3, #72	; 0x48
   29c0c:	addsmi	r1, r3, #640	; 0x280
   29c10:	strbhi	pc, [r6, #192]	; 0xc0	; <UNPREDICTABLE>
   29c14:	ldmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   29c18:	blvs	ff63ae0c <full_module_path@@Base+0xff5c18a4>
   29c1c:	andcc	r6, r4, #106496	; 0x1a000
   29c20:			; <UNDEFINED> instruction: 0xf8df621a
   29c24:	ldrbtmi	r3, [fp], #-2516	; 0xfffff62c
   29c28:	ldmdbeq	r8, {r0, r1, r8, ip, sp, lr, pc}
   29c2c:	movwls	r6, #27739	; 0x6c5b
   29c30:	mrrc	7, 13, pc, r4, cr12	; <UNPREDICTABLE>
   29c34:	stmibcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   29c38:	ldrbtmi	sl, [sl], #-2932	; 0xfffff48c
   29c3c:			; <UNDEFINED> instruction: 0xf1d16bd1
   29c40:			; <UNDEFINED> instruction: 0xf0010e00
   29c44:			; <UNDEFINED> instruction: 0xf00e0c1f
   29c48:	svclt	0x00580e1f
   29c4c:	stfeqd	f7, [r0], {206}	; 0xce
   29c50:	svclt	0x00b84588
   29c54:	bl	fb67c <full_module_path@@Base+0x82114>
   29c58:	movwcs	r0, #4224	; 0x1080
   29c5c:	vpmax.u8	d15, d12, d3
   29c60:	stccs	8, cr15, [r4], {80}	; 0x50
   29c64:			; <UNDEFINED> instruction: 0xf8404313
   29c68:			; <UNDEFINED> instruction: 0xf1b83c84
   29c6c:			; <UNDEFINED> instruction: 0xf0003fff
   29c70:			; <UNDEFINED> instruction: 0xf8df8346
   29c74:	ldrbtmi	r3, [fp], #-2444	; 0xfffff674
   29c78:	bcs	43ce8 <fchmod@plt+0x3d12c>
   29c7c:	ldrbhi	pc, [fp], -r0, lsl #6	; <UNPREDICTABLE>
   29c80:	stmibcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   29c84:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   29c88:	ldmdavs	r2, {r1, r9, ip, pc}
   29c8c:			; <UNDEFINED> instruction: 0xf0002a00
   29c90:			; <UNDEFINED> instruction: 0xf8df825b
   29c94:	vmul.i8	q9, q1, q10
   29c98:			; <UNDEFINED> instruction: 0xf8df710f
   29c9c:			; <UNDEFINED> instruction: 0xf85a0970
   29ca0:			; <UNDEFINED> instruction: 0xf85a2002
   29ca4:	ldmdavs	r2, {}	; <UNPREDICTABLE>
   29ca8:	bne	4c3cb0 <full_module_path@@Base+0x44a748>
   29cac:	vhsub.u8	d4, d16, d10
   29cb0:	lfmvs	f0, 1, [fp], {121}	; 0x79
   29cb4:	vqrdmulh.s<illegal width 8>	d18, d0, d0
   29cb8:	bge	38a694 <full_module_path@@Base+0x31112c>
   29cbc:	andsvs	r2, r3, r0, lsl #6
   29cc0:	bleq	13660fc <full_module_path@@Base+0x12ecb94>
   29cc4:			; <UNDEFINED> instruction: 0xf04f9200
   29cc8:			; <UNDEFINED> instruction: 0xf1080c00
   29ccc:			; <UNDEFINED> instruction: 0xf8c20001
   29cd0:	blge	d19ce8 <full_module_path@@Base+0xca0780>
   29cd4:			; <UNDEFINED> instruction: 0x4659aa53
   29cd8:	bl	fec67c50 <full_module_path@@Base+0xfebee6e8>
   29cdc:	vsub.i8	d18, d0, d0
   29ce0:			; <UNDEFINED> instruction: 0xf8df8237
   29ce4:	ldrbtmi	r4, [ip], #-2348	; 0xfffff6d4
   29ce8:	stmdacs	r0, {r5, r7, r8, r9, fp, sp, lr}
   29cec:			; <UNDEFINED> instruction: 0xf7dcdb55
   29cf0:	blvs	fe924cd0 <full_module_path@@Base+0xfe8ab768>
   29cf4:			; <UNDEFINED> instruction: 0xf0032201
   29cf8:			; <UNDEFINED> instruction: 0xf85b011f
   29cfc:	subsmi	r5, r8, #32
   29d00:	andseq	pc, pc, r0
   29d04:	submi	fp, r1, #88, 30	; 0x160
   29d08:	eormi	r4, sl, #138	; 0x8a
   29d0c:	stmdbvs	r2!, {r0, r2, r6, ip, lr, pc}^
   29d10:	ldrdne	lr, [r3], -r4
   29d14:	ldmmi	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   29d18:	ldrbtmi	r4, [ip], #-1025	; 0xfffffbff
   29d1c:	svclt	0x009c428a
   29d20:	bne	4b074c <full_module_path@@Base+0x4371e4>
   29d24:	stmiavs	r3!, {r3, r4, r9, sl, lr}
   29d28:	bne	14d9b50 <full_module_path@@Base+0x14605e8>
   29d2c:			; <UNDEFINED> instruction: 0xf7dc4419
   29d30:			; <UNDEFINED> instruction: 0x1e07eada
   29d34:	adchi	pc, sp, #64, 6
   29d38:			; <UNDEFINED> instruction: 0x463c17fd
   29d3c:	blls	1fb63c <full_module_path@@Base+0x1820d4>
   29d40:	orrlt	r6, fp, fp, lsl r8
   29d44:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   29d48:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   29d4c:	strhtcc	pc, [r2], -r3	; <UNPREDICTABLE>
   29d50:	vstrle	d2, [r9, #-4]
   29d54:			; <UNDEFINED> instruction: 0xf976f7e6
   29d58:	ldmne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   29d5c:	ldrbtmi	r4, [r9], #-1595	; 0xfffff9c5
   29d60:	andcs	r4, r2, r2, lsl #12
   29d64:	blx	1267d4c <full_module_path@@Base+0x11ee7e4>
   29d68:	ldmcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   29d6c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   29d70:	blcs	43de4 <fchmod@plt+0x3d228>
   29d74:	msrhi	SPSR_s, #64	; 0x40
   29d78:	stmiacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   29d7c:	stmiaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   29d80:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   29d84:	stmdbvs	r1, {r3, r4, r5, r6, sl, lr}
   29d88:	ldrtmi	r6, [r1], #-2451	; 0xfffff66d
   29d8c:	ldmibvs	r1, {r0, r8, sp, lr}^
   29d90:	orrsvs	r1, r3, fp, lsl r9
   29d94:	tsteq	r1, r5, asr #22
   29d98:			; <UNDEFINED> instruction: 0xf1b961d1
   29d9c:	rsbsle	r0, r8, r0, lsl #30
   29da0:	stmpl	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   29da4:	blvs	ffa3afa0 <full_module_path@@Base+0xff9c1a38>
   29da8:	bl	fe667d20 <full_module_path@@Base+0xfe5ee7b8>
   29dac:	bge	1d44d60 <full_module_path@@Base+0x1ccb7f8>
   29db0:			; <UNDEFINED> instruction: 0xf003425c
   29db4:			; <UNDEFINED> instruction: 0xf004011f
   29db8:	svclt	0x0058041f
   29dbc:	bl	ba748 <full_module_path@@Base+0x411e0>
   29dc0:	andcs	r0, r1, #128	; 0x80
   29dc4:			; <UNDEFINED> instruction: 0xf850408a
   29dc8:	andmi	r0, r2, #132, 24	; 0x8400
   29dcc:	stclvs	0, cr13, [sl], #388	; 0x184
   29dd0:	ldrdmi	pc, [r4], -r9
   29dd4:			; <UNDEFINED> instruction: 0xf0002a00
   29dd8:	blne	4ca604 <full_module_path@@Base+0x45109c>
   29ddc:	stmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   29de0:	andhi	pc, r1, sl, asr r8	; <UNPREDICTABLE>
   29de4:	ldrdne	pc, [r0], -r8
   29de8:	addmi	fp, sl, #1073741828	; 0x40000004
   29dec:	strmi	fp, [sl], -r8, lsr #30
   29df0:	ldrdne	pc, [ip], -r9
   29df4:	addmi	r1, r8, #16, 18	; 0x40000
   29df8:	svclt	0x00884618
   29dfc:			; <UNDEFINED> instruction: 0xf8d91b0a
   29e00:	strtmi	r1, [r1], #-0
   29e04:	ldcl	7, cr15, [r4, #-880]	; 0xfffffc90
   29e08:	vcge.f32	d17, d0, d4
   29e0c:			; <UNDEFINED> instruction: 0x17e78215
   29e10:	strtmi	r4, [r5], -r6, lsr #12
   29e14:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
   29e18:			; <UNDEFINED> instruction: 0xf8dfb143
   29e1c:			; <UNDEFINED> instruction: 0xf85a37cc
   29e20:			; <UNDEFINED> instruction: 0xf9b33003
   29e24:	blcs	75eb4 <sanitize_paths@@Base+0x9c4>
   29e28:	tsthi	r8, #0, 6	; <UNPREDICTABLE>
   29e2c:	ubfxcc	pc, pc, #17, #13
   29e30:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   29e34:	blcs	43ea8 <fchmod@plt+0x3d2ec>
   29e38:	rscshi	pc, fp, #64	; 0x40
   29e3c:	ubfxcc	pc, pc, #17, #1
   29e40:	ldrdeq	pc, [r0], -r8
   29e44:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   29e48:	ldrdcc	lr, [r4, -r2]
   29e4c:			; <UNDEFINED> instruction: 0x6113199b
   29e50:	tsteq	r1, r7, asr #22
   29e54:	stmdacs	r0, {r0, r4, r6, r8, sp, lr}
   29e58:	rsbshi	pc, r4, #64	; 0x40
   29e5c:	ldrdcc	pc, [r4], -r9
   29e60:	ldrdcs	pc, [ip], -r9
   29e64:			; <UNDEFINED> instruction: 0xf8c9442b
   29e68:	addsmi	r3, r3, #4
   29e6c:	eorshi	pc, r5, #0
   29e70:	sbfxcs	pc, pc, #17, #29
   29e74:	cfldrdvs	mvd4, [r1], {122}	; 0x7a
   29e78:	svclt	0x0004428b
   29e7c:	ldrbvs	r2, [r3], #768	; 0x300
   29e80:	ldrdcc	pc, [r8], -r9
   29e84:	blls	1b0c00 <full_module_path@@Base+0x137698>
   29e88:	andpl	pc, r8, r9, asr #17
   29e8c:			; <UNDEFINED> instruction: 0xf000429d
   29e90:			; <UNDEFINED> instruction: 0xf8df833d
   29e94:	ldrbtmi	r3, [fp], #-1952	; 0xfffff860
   29e98:	bcs	43f08 <fchmod@plt+0x3d34c>
   29e9c:	strbhi	pc, [fp, #-768]	; 0xfffffd00	; <UNPREDICTABLE>
   29ea0:	bcs	44f10 <fchmod@plt+0x3e354>
   29ea4:	bls	1a12b8 <full_module_path@@Base+0x127d50>
   29ea8:			; <UNDEFINED> instruction: 0xf14007d0
   29eac:			; <UNDEFINED> instruction: 0xf8df81a2
   29eb0:	ldrbtmi	r4, [ip], #-1928	; 0xfffff878
   29eb4:	stmdacs	r0, {r5, r9, sl, fp, sp, lr}
   29eb8:	stcge	6, cr15, [r2, #1020]!	; 0x3fc
   29ebc:	bl	3e7e34 <full_module_path@@Base+0x36e8cc>
   29ec0:	andcs	r6, r1, #560	; 0x230
   29ec4:	tsteq	pc, r3	; <UNPREDICTABLE>
   29ec8:	eormi	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   29ecc:			; <UNDEFINED> instruction: 0xf0004258
   29ed0:	svclt	0x0058001f
   29ed4:	addmi	r4, sl, r1, asr #4
   29ed8:			; <UNDEFINED> instruction: 0xf43f4222
   29edc:			; <UNDEFINED> instruction: 0xf8dfad91
   29ee0:			; <UNDEFINED> instruction: 0x4618275c
   29ee4:			; <UNDEFINED> instruction: 0x4613447a
   29ee8:	andsne	lr, r4, #3440640	; 0x348000
   29eec:	bne	14c5160 <full_module_path@@Base+0x144bbf8>
   29ef0:			; <UNDEFINED> instruction: 0xf7dc4419
   29ef4:			; <UNDEFINED> instruction: 0x1e05e9f8
   29ef8:	msrhi	CPSR_sc, #64, 6
   29efc:	usatcc	pc, #8, pc, asr #17	; <UNPREDICTABLE>
   29f00:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   29f04:	strhtcc	pc, [r2], -r3	; <UNPREDICTABLE>
   29f08:	vstrle	d2, [r9, #-4]
   29f0c:			; <UNDEFINED> instruction: 0xf89af7e6
   29f10:			; <UNDEFINED> instruction: 0x172cf8df
   29f14:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
   29f18:	andcs	r4, r2, r2, lsl #12
   29f1c:			; <UNDEFINED> instruction: 0xf96cf7f8
   29f20:			; <UNDEFINED> instruction: 0x1720f8df
   29f24:			; <UNDEFINED> instruction: 0x2720f8df
   29f28:	andcc	pc, r1, sl, asr r8	; <UNPREDICTABLE>
   29f2c:	cfldrsvs	mvf4, [r1, #-488]	; 0xfffffe18
   29f30:	strtmi	r6, [r9], #-2076	; 0xfffff7e4
   29f34:			; <UNDEFINED> instruction: 0x6c90b974
   29f38:	addsmi	r1, r8, #4390912	; 0x430000
   29f3c:	ldrmi	sp, [r0], -sl, lsl #4
   29f40:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
   29f44:	svclt	0x00182a0d
   29f48:	svclt	0x00082a0a
   29f4c:	stcvs	0, cr7, [r2], {28}
   29f50:	ldmle	r5!, {r0, r1, r4, r7, r9, lr}^
   29f54:	usatcc	pc, #20, pc, asr #17	; <UNPREDICTABLE>
   29f58:			; <UNDEFINED> instruction: 0xf893447b
   29f5c:	stccs	0, cr4, [r0], {88}	; 0x58
   29f60:	sbchi	pc, r1, #0
   29f64:	ldrbvs	r2, [sl], #512	; 0x200
   29f68:	usatcc	pc, #4, pc, asr #17	; <UNPREDICTABLE>
   29f6c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   29f70:	blcs	43fe4 <fchmod@plt+0x3d428>
   29f74:	addhi	pc, r9, #0
   29f78:			; <UNDEFINED> instruction: 0xf43f2900
   29f7c:			; <UNDEFINED> instruction: 0xf8dfad41
   29f80:	stccs	6, cr0, [r0], {212}	; 0xd4
   29f84:			; <UNDEFINED> instruction: 0x66d0f8df
   29f88:	svclt	0x00184478
   29f8c:	ldrbtmi	r2, [lr], #-782	; 0xfffffcf2
   29f90:	tstcs	lr, #8, 30
   29f94:	andsmi	lr, r2, #208, 18	; 0x340000
   29f98:	ldmdane	r5, {r1, r5, sl, lr}^
   29f9c:	and	r4, r6, r7, lsl r6
   29fa0:			; <UNDEFINED> instruction: 0xf814463c
   29fa4:	stmdbcs	r0, {r0, r8, r9, fp, ip}
   29fa8:	bichi	pc, pc, #0
   29fac:	adcsmi	r4, sp, #40894464	; 0x2700000
   29fb0:			; <UNDEFINED> instruction: 0xf8dfd1f6
   29fb4:	bne	feabba5c <full_module_path@@Base+0xfea424f4>
   29fb8:	strvs	r4, [r2, #-1148]!	; 0xfffffb84
   29fbc:			; <UNDEFINED> instruction: 0xf0402a00
   29fc0:	blls	14afa8 <full_module_path@@Base+0xd1a40>
   29fc4:	subscs	pc, r8, r4, lsl #17
   29fc8:			; <UNDEFINED> instruction: 0xf47f2b02
   29fcc:	bls	255448 <full_module_path@@Base+0x1dbee0>
   29fd0:	bvs	5103e4 <full_module_path@@Base+0x496e7c>
   29fd4:	strmi	r6, [fp], #-2642	; 0xfffff5ae
   29fd8:			; <UNDEFINED> instruction: 0xf63f4293
   29fdc:			; <UNDEFINED> instruction: 0xf8dfad1b
   29fe0:	ldrbtmi	r2, [sl], #-1664	; 0xfffff980
   29fe4:	blcs	44038 <fchmod@plt+0x3d47c>
   29fe8:	strthi	pc, [r5], #768	; 0x300
   29fec:	ldmib	r2, {r0, r2, r8, fp, ip, pc}^
   29ff0:	strbeq	r0, [r9], r2, lsl #6
   29ff4:	ldrle	r4, [r7, #-1048]	; 0xfffffbe8
   29ff8:	ldcvs	13, cr9, [r4, #-12]
   29ffc:	ldmdbvs	r1, {r0, r1, r3, r5, sl, lr}
   2a000:	sbcsvs	r4, r3, r3, lsr #5
   2a004:	smlatbeq	r5, r1, fp, lr
   2a008:	svclt	0x00046111
   2a00c:	ldrvs	r2, [r1, #-256]	; 0xffffff00
   2a010:			; <UNDEFINED> instruction: 0x2650f8df
   2a014:	ldmdbvs	r4, {r1, r3, r4, r5, r6, sl, lr}^
   2a018:	movwle	r4, #21155	; 0x52a3
   2a01c:	blne	705468 <full_module_path@@Base+0x68bf00>
   2a020:	ldrdlt	r6, [r9, -r3]
   2a024:	ldrvs	r1, [r1, #-2825]	; 0xfffff4f7
   2a028:			; <UNDEFINED> instruction: 0x263cf8df
   2a02c:	strcc	pc, [r0, #2271]	; 0x8df
   2a030:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2a034:	blls	1d040a4 <full_module_path@@Base+0x1c8ab3c>
   2a038:			; <UNDEFINED> instruction: 0xf040405a
   2a03c:	rsbslt	r8, r5, r2, lsr #8
   2a040:	blhi	e533c <full_module_path@@Base+0x6bdd4>
   2a044:	svchi	0x00f0e8bd
   2a048:			; <UNDEFINED> instruction: 0x4620f8df
   2a04c:	cfstrdvs	mvd4, [r3], #-496	; 0xfffffe10
   2a050:	bne	ff0449d8 <full_module_path@@Base+0xfefcb470>
   2a054:	addsmi	r9, r8, #3072	; 0xc00
   2a058:	ldrbhi	pc, [r2], #-192	; 0xffffff40	; <UNPREDICTABLE>
   2a05c:	strbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   2a060:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2a064:	ldmdavs	fp, {r0, r1, r2, r8, r9, ip, pc}
   2a068:			; <UNDEFINED> instruction: 0xf43f2b00
   2a06c:			; <UNDEFINED> instruction: 0xf8dfacb2
   2a070:			; <UNDEFINED> instruction: 0xf85a3578
   2a074:			; <UNDEFINED> instruction: 0xf9b33003
   2a078:	blcs	b6108 <full_module_path@@Base+0x3cba0>
   2a07c:	stcge	7, cr15, [r9], #508	; 0x1fc
   2a080:			; <UNDEFINED> instruction: 0xffe0f7e5
   2a084:	bvs	1884918 <full_module_path@@Base+0x180b3b0>
   2a088:	stmdals	r3, {r1, r9, sl, lr}
   2a08c:	andcs	r4, r2, r3, lsl #8
   2a090:	svclt	0x0088428b
   2a094:			; <UNDEFINED> instruction: 0xf8df1a5b
   2a098:	svclt	0x009815d8
   2a09c:	movwls	r2, #768	; 0x300
   2a0a0:	blls	fb28c <full_module_path@@Base+0x81d24>
   2a0a4:			; <UNDEFINED> instruction: 0xf8a8f7f8
   2a0a8:			; <UNDEFINED> instruction: 0xf8dfe493
   2a0ac:			; <UNDEFINED> instruction: 0xf85a351c
   2a0b0:	movwls	r3, #28675	; 0x7003
   2a0b4:	blcs	44128 <fchmod@plt+0x3d56c>
   2a0b8:	cfstrsge	mvf15, [fp], {63}	; 0x3f
   2a0bc:	strcc	pc, [r8, #-2271]!	; 0xfffff721
   2a0c0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2a0c4:	strhtcc	pc, [r2], -r3	; <UNPREDICTABLE>
   2a0c8:			; <UNDEFINED> instruction: 0xf77f2b02
   2a0cc:			; <UNDEFINED> instruction: 0xf7e5ac82
   2a0d0:	blls	1a9fbc <full_module_path@@Base+0x130a54>
   2a0d4:	ldrne	pc, [ip, #2271]	; 0x8df
   2a0d8:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
   2a0dc:	strmi	r9, [r2], -r3, lsl #22
   2a0e0:			; <UNDEFINED> instruction: 0xf7f82002
   2a0e4:	ldrbt	pc, [r4], #-2185	; 0xfffff777	; <UNPREDICTABLE>
   2a0e8:	strcc	pc, [ip, #2271]	; 0x8df
   2a0ec:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
   2a0f0:	addsmi	r6, r3, #1490944	; 0x16c000
   2a0f4:	bicshi	pc, r0, #192	; 0xc0
   2a0f8:	strbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   2a0fc:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2a100:	ldmdavs	fp, {r0, r1, r2, r8, r9, ip, pc}
   2a104:			; <UNDEFINED> instruction: 0xf43f2b00
   2a108:			; <UNDEFINED> instruction: 0xf8dfac64
   2a10c:			; <UNDEFINED> instruction: 0xf85a34dc
   2a110:			; <UNDEFINED> instruction: 0xf9b33003
   2a114:	blcs	b61a4 <full_module_path@@Base+0x3cc3c>
   2a118:	mrrcge	7, 7, pc, fp, cr15	; <UNPREDICTABLE>
   2a11c:			; <UNDEFINED> instruction: 0xff92f7e5
   2a120:	ldrbeq	r9, [fp], r5, lsl #22
   2a124:			; <UNDEFINED> instruction: 0xf1004602
   2a128:			; <UNDEFINED> instruction: 0xf8df83ae
   2a12c:	ldrbtmi	r3, [fp], #-1360	; 0xfffffab0
   2a130:	strbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   2a134:	movwls	r2, #2
   2a138:	blls	fb324 <full_module_path@@Base+0x81dbc>
   2a13c:			; <UNDEFINED> instruction: 0xf85cf7f8
   2a140:			; <UNDEFINED> instruction: 0xf04fe447
   2a144:	ldrt	r3, [ip], #2303	; 0x8ff
   2a148:	bge	3858bc <full_module_path@@Base+0x30c354>
   2a14c:	ldr	r9, [r7, #781]!	; 0x30d
   2a150:			; <UNDEFINED> instruction: 0xf7dcd005
   2a154:	stmdavs	r3, {r1, r3, r4, r6, r8, r9, fp, sp, lr, pc}
   2a158:			; <UNDEFINED> instruction: 0xf0002b09
   2a15c:	stmdals	r2, {r1, r5, r6, r7, r8, r9, pc}
   2a160:	stmdbcs	r0, {r0, fp, sp, lr}
   2a164:			; <UNDEFINED> instruction: 0xf8dfd03c
   2a168:	andcs	r3, r0, #28, 10	; 0x7000000
   2a16c:	mvnscc	pc, pc, asr #32
   2a170:	ldrbtmi	r6, [fp], #-2
   2a174:			; <UNDEFINED> instruction: 0xf7e36858
   2a178:			; <UNDEFINED> instruction: 0xf8dffb19
   2a17c:	stmdals	r2, {r2, r3, r8, sl, ip, sp}
   2a180:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2a184:	blx	fed041f8 <full_module_path@@Base+0xfec8ac90>
   2a188:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   2a18c:	movwcs	r6, #3
   2a190:	svccc	0x0004f847
   2a194:	mvnsle	r4, pc, lsr #5
   2a198:			; <UNDEFINED> instruction: 0xf8442300
   2a19c:	adcmi	r3, r6, #4, 30
   2a1a0:	ldr	sp, [lr, #507]	; 0x1fb
   2a1a4:	strbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   2a1a8:	stmdals	r2, {r0, r2, r3, r9, fp, sp, pc}
   2a1ac:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
   2a1b0:	ldrdvs	r6, [r1], -fp
   2a1b4:	str	r6, [r3, #19]
   2a1b8:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   2a1bc:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
   2a1c0:	addsmi	r6, r3, #442368	; 0x6c000
   2a1c4:	cfstrsge	mvf15, [r6], #-1020	; 0xfffffc04
   2a1c8:			; <UNDEFINED> instruction: 0xf8dfe709
   2a1cc:	stmdbls	r3, {r3, r6, r7, sl, sp}
   2a1d0:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
   2a1d4:	strmi	r3, [fp], #-524	; 0xfffffdf4
   2a1d8:			; <UNDEFINED> instruction: 0xf63f4293
   2a1dc:	usat	sl, #30, fp, lsl #24
   2a1e0:			; <UNDEFINED> instruction: 0xf0039b05
   2a1e4:			; <UNDEFINED> instruction: 0xf0000001
   2a1e8:	ldrb	pc, [r0, r7, ror #30]	; <UNPREDICTABLE>
   2a1ec:	ldrdcs	pc, [r8], -r9
   2a1f0:	cfldr32vs	mvfx14, [sl, #-976]	; 0xfffffc30
   2a1f4:			; <UNDEFINED> instruction: 0x461cb952
   2a1f8:			; <UNDEFINED> instruction: 0xf5b36923
   2a1fc:			; <UNDEFINED> instruction: 0xf67f7f00
   2a200:			; <UNDEFINED> instruction: 0xf001ae56
   2a204:			; <UNDEFINED> instruction: 0x6d23f915
   2a208:	rscsle	r2, r5, r0, lsl #22
   2a20c:	strcc	pc, [r8], #2271	; 0x8df
   2a210:	cfldrdvs	mvd4, [fp], {123}	; 0x7b
   2a214:			; <UNDEFINED> instruction: 0xf43f2b00
   2a218:			; <UNDEFINED> instruction: 0xf8dfae4a
   2a21c:	ldrbtmi	r3, [fp], #-1152	; 0xfffffb80
   2a220:			; <UNDEFINED> instruction: 0xf5b3691b
   2a224:			; <UNDEFINED> instruction: 0xf67f7f00
   2a228:			; <UNDEFINED> instruction: 0xf002ae42
   2a22c:	ldrt	pc, [lr], -r1, ror #16	; <UNPREDICTABLE>
   2a230:	stmdbeq	r8!, {r0, r1, r3, r8, ip, sp, lr, pc}
   2a234:	ldrbt	r9, [fp], #774	; 0x306
   2a238:	b	ff9e81b0 <full_module_path@@Base+0xff96ec48>
   2a23c:	blcs	304250 <full_module_path@@Base+0x28ace8>
   2a240:	blcs	159ea8 <full_module_path@@Base+0xe0940>
   2a244:	movwcs	fp, #7948	; 0x1f0c
   2a248:			; <UNDEFINED> instruction: 0xf0002300
   2a24c:			; <UNDEFINED> instruction: 0xf8df8119
   2a250:			; <UNDEFINED> instruction: 0xf06f2450
   2a254:	stflss	f0, [r7, #-4]
   2a258:	ldrbtmi	r2, [sl], #-1025	; 0xfffffbff
   2a25c:	ldrbvs	r6, [r3], #44	; 0x2c
   2a260:	andsvs	r6, r3, #1275068416	; 0x4c000000
   2a264:	stmdavs	r1, {r0, r4, r6, r7, r8, r9, sp, lr}
   2a268:			; <UNDEFINED> instruction: 0xf7e59102
   2a26c:			; <UNDEFINED> instruction: 0xf8dffeeb
   2a270:	stmdbls	r2, {r2, r4, r5, sl, sp}
   2a274:			; <UNDEFINED> instruction: 0x4603447a
   2a278:			; <UNDEFINED> instruction: 0xf7f72005
   2a27c:			; <UNDEFINED> instruction: 0xf001fc09
   2a280:			; <UNDEFINED> instruction: 0xf8dffd7b
   2a284:	vshl.s8	d17, d20, d0
   2a288:	andcs	r3, sl, sp, lsr r2
   2a28c:			; <UNDEFINED> instruction: 0xf7ed4479
   2a290:			; <UNDEFINED> instruction: 0xf000fa37
   2a294:			; <UNDEFINED> instruction: 0xf7dc8241
   2a298:	stmdavs	r1, {r3, r4, r5, r7, r9, fp, sp, lr, pc}
   2a29c:	svclt	0x0018290b
   2a2a0:			; <UNDEFINED> instruction: 0xf0002904
   2a2a4:	blvs	fe8ca8a8 <full_module_path@@Base+0xfe851340>
   2a2a8:	addsmi	r6, sl, #10432	; 0x28c0
   2a2ac:	rschi	pc, lr, #64	; 0x40
   2a2b0:			; <UNDEFINED> instruction: 0xf85a4bfe
   2a2b4:	ldmdavs	fp, {r0, r1, ip, sp}
   2a2b8:	bls	21670c <full_module_path@@Base+0x19d1a4>
   2a2bc:	andsvs	r2, r3, r1, lsl #6
   2a2c0:	stmdavs	r1, {r0, r1, r3, r4, r5, r6, r7, r9, fp, lr}
   2a2c4:	ldrbtmi	r2, [sl], #-5
   2a2c8:	blx	ff8e82ae <full_module_path@@Base+0xff86ed46>
   2a2cc:	vmul.i8	q10, q8, <illegal reg q12.5>
   2a2d0:	andcs	r3, sl, sl, lsl r2
   2a2d4:			; <UNDEFINED> instruction: 0xf7ed4479
   2a2d8:	ldmibmi	r7!, {r0, r1, r4, r9, fp, ip, sp, lr, pc}^
   2a2dc:	cfstrdvs	mvd4, [sl], {121}	; 0x79
   2a2e0:	bne	ff516710 <full_module_path@@Base+0xff49d1a8>
   2a2e4:	movwcs	r6, #1227	; 0x4cb
   2a2e8:			; <UNDEFINED> instruction: 0xf8c94648
   2a2ec:			; <UNDEFINED> instruction: 0xf7ff3004
   2a2f0:	strb	pc, [r5, #2383]	; 0x94f	; <UNPREDICTABLE>
   2a2f4:	svccc	0x00fff1b8
   2a2f8:			; <UNDEFINED> instruction: 0xf47f4691
   2a2fc:	bls	1555ec <full_module_path@@Base+0xdc084>
   2a300:			; <UNDEFINED> instruction: 0xf0331e93
   2a304:			; <UNDEFINED> instruction: 0xf0000302
   2a308:	bcs	8ad6c <full_module_path@@Base+0x11804>
   2a30c:	mcrge	4, 3, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   2a310:	andcs	r4, r0, sl, ror #23
   2a314:	ldrbtmi	r4, [fp], #-2794	; 0xfffff516
   2a318:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
   2a31c:	blcs	c2764 <full_module_path@@Base+0x491fc>
   2a320:	sbchi	pc, r6, #0
   2a324:	movwcc	r6, #11155	; 0x2b93
   2a328:	addshi	pc, pc, #0
   2a32c:	andcs	r4, r3, r5, ror #19
   2a330:			; <UNDEFINED> instruction: 0xf7f74479
   2a334:	stmibmi	r4!, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   2a338:	sbcscs	pc, r1, #64, 4
   2a33c:	ldrbtmi	r2, [r9], #-2
   2a340:			; <UNDEFINED> instruction: 0xf9def7ed
   2a344:	svcge	0x00114ee1
   2a348:	ldrbtmi	r2, [lr], #-256	; 0xffffff00
   2a34c:	blvs	fecfbc34 <full_module_path@@Base+0xfec826cc>
   2a350:			; <UNDEFINED> instruction: 0x63b4441c
   2a354:	stmdb	r0!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a358:	bcs	45328 <fchmod@plt+0x3e76c>
   2a35c:	rschi	pc, ip, r0
   2a360:	vtst.8	d22, d4, d27
   2a364:	ldcvs	8, cr2, [r1], #-256	; 0xffffff00
   2a368:	stmdaeq	pc, {r6, r7, r9, ip, sp, lr, pc}	; <UNPREDICTABLE>
   2a36c:	bl	fe904554 <full_module_path@@Base+0xfe88afec>
   2a370:			; <UNDEFINED> instruction: 0xf8df0c02
   2a374:			; <UNDEFINED> instruction: 0xf04fe35c
   2a378:	bne	103737c <full_module_path@@Base+0xfbde14>
   2a37c:	eorsmi	pc, r0, #82837504	; 0x4f00000
   2a380:	rscsvc	pc, pc, #217055232	; 0xcf00000
   2a384:	andne	pc, lr, sl, asr r8	; <UNPREDICTABLE>
   2a388:	andeq	pc, ip, r8, lsl #22
   2a38c:	ldrdhi	pc, [r0], -r1
   2a390:	blx	fe04e7a2 <full_module_path@@Base+0xfdfd523a>
   2a394:			; <UNDEFINED> instruction: 0xf01b0108
   2a398:	stmdane	r4!, {r0, r1, r4, r8, fp, ip, sp, lr, pc}
   2a39c:			; <UNDEFINED> instruction: 0x63b4bf52
   2a3a0:			; <UNDEFINED> instruction: 0x63b32300
   2a3a4:	sbchi	pc, r0, r0, lsl #2
   2a3a8:	rsbsvc	pc, r4, pc, asr #8
   2a3ac:	blx	3bcba <fchmod@plt+0x350fe>
   2a3b0:			; <UNDEFINED> instruction: 0xf01af004
   2a3b4:	vmla.f32	<illegal reg q15.5>, q12, <illegal reg q8.5>
   2a3b8:	vrsra.s64	d22, d15, #64
   2a3bc:	addsmi	r0, r8, #67108864	; 0x4000000
   2a3c0:	vmax.u8	d20, d0, d4
   2a3c4:	blls	2ca690 <full_module_path@@Base+0x251128>
   2a3c8:	vabd.s8	<illegal reg q8.5>, q10, <illegal reg q8.5>
   2a3cc:	vmul.i<illegal width 8>	d18, d0, d0[0]
   2a3d0:	cdpmi	8, 12, cr0, cr0, cr15, {0}
   2a3d4:	ldfeqd	f7, [ip], #-52	; 0xffffffcc
   2a3d8:	andcc	pc, r0, r3, lsl #23
   2a3dc:	ldrbtmi	r2, [lr], #-768	; 0xfffffd00
   2a3e0:			; <UNDEFINED> instruction: 0xf8cd461a
   2a3e4:	bl	ff09a3ec <full_module_path@@Base+0xff020e84>
   2a3e8:	ldrmi	r4, [r8], -r0, lsr #3
   2a3ec:	blx	24e832 <full_module_path@@Base+0x1d52ca>
   2a3f0:			; <UNDEFINED> instruction: 0x46194e11
   2a3f4:	sub	pc, r0, sp, asr #17
   2a3f8:	stmda	r0!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2a3fc:			; <UNDEFINED> instruction: 0xf1062100
   2a400:			; <UNDEFINED> instruction: 0xf7dc003c
   2a404:	blvs	ffd24834 <full_module_path@@Base+0xffcab2cc>
   2a408:	ldrdcs	lr, [r0], -r7
   2a40c:	bne	fe6c54d8 <full_module_path@@Base+0xfe64bf70>
   2a410:	bne	291020 <full_module_path@@Base+0x217ab8>
   2a414:	stmdane	r2, {r3, r8, r9, fp, ip, sp, lr, pc}
   2a418:	bl	fe94448c <full_module_path@@Base+0xfe8caf24>
   2a41c:	blx	eb446 <full_module_path@@Base+0x71ede>
   2a420:	blls	327438 <full_module_path@@Base+0x2aded0>
   2a424:	movwcs	pc, #19331	; 0x4b83	; <UNPREDICTABLE>
   2a428:	bl	ff1303c0 <full_module_path@@Base+0xff0b6e58>
   2a42c:			; <UNDEFINED> instruction: 0x63b32323
   2a430:	andcs	lr, r0, r4, lsl r5
   2a434:	svc	0x00dcf7db
   2a438:	ldrbtmi	r4, [fp], #-2983	; 0xfffff459
   2a43c:	ldrbt	r6, [sp], #856	; 0x358
   2a440:			; <UNDEFINED> instruction: 0xf7db2000
   2a444:	blmi	fe9a63a4 <full_module_path@@Base+0xfe92ce3c>
   2a448:	tstvs	r8, #2063597568	; 0x7b000000
   2a44c:	ldrbeq	r9, [pc, r5, lsl #22]
   2a450:	cfldr32ge	mvfx15, [r2], {127}	; 0x7f
   2a454:			; <UNDEFINED> instruction: 0xf0002100
   2a458:	str	pc, [sp], #3501	; 0xdad
   2a45c:	ldc2l	7, cr15, [r2, #916]!	; 0x394
   2a460:	ldrbtmi	r4, [fp], #-2975	; 0xfffff461
   2a464:	ldrmi	r3, [r9, #792]	; 0x318
   2a468:			; <UNDEFINED> instruction: 0xf0004602
   2a46c:	blmi	fe78aacc <full_module_path@@Base+0xfe711564>
   2a470:	ldmibmi	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2a474:	strls	r2, [r0], #-2
   2a478:			; <UNDEFINED> instruction: 0xf7f74479
   2a47c:	ldrb	pc, [r5], #3773	; 0xebd	; <UNPREDICTABLE>
   2a480:	strcs	r2, [r0], -r0, lsl #10
   2a484:	strtmi	r2, [ip], -r0, lsl #14
   2a488:	stmdbcs	r0, {r2, r6, r7, sl, sp, lr, pc}
   2a48c:	bge	fee67590 <full_module_path@@Base+0xfedee028>
   2a490:	ldrbtmi	r4, [fp], #-2966	; 0xfffff46a
   2a494:			; <UNDEFINED> instruction: 0x2012e9d3
   2a498:	strmi	r4, [r1], #-1040	; 0xfffffbf0
   2a49c:	ldrmi	lr, [r8], -r3
   2a4a0:			; <UNDEFINED> instruction: 0xf0004281
   2a4a4:	strmi	r8, [r3], -fp, lsl #4
   2a4a8:	blmi	a84fc <full_module_path@@Base+0x2ef94>
   2a4ac:	blmi	a84bc <full_module_path@@Base+0x2ef54>
   2a4b0:	mvnsle	r2, r0, lsl #24
   2a4b4:			; <UNDEFINED> instruction: 0xf0004299
   2a4b8:			; <UNDEFINED> instruction: 0x461881bd
   2a4bc:	blmi	a8510 <full_module_path@@Base+0x2efa8>
   2a4c0:	mvnle	r2, r0, lsl #24
   2a4c4:			; <UNDEFINED> instruction: 0xd1f84299
   2a4c8:	ldrbtmi	r4, [fp], #-2953	; 0xfffff477
   2a4cc:			; <UNDEFINED> instruction: 0xf8836c99
   2a4d0:	bne	14ba638 <full_module_path@@Base+0x14410d0>
   2a4d4:	bge	fe5675d8 <full_module_path@@Base+0xfe4ee070>
   2a4d8:	ldrbtmi	r4, [fp], #-2950	; 0xfffff47a
   2a4dc:			; <UNDEFINED> instruction: 0xf0016bd8
   2a4e0:			; <UNDEFINED> instruction: 0xf7fffd73
   2a4e4:	vldmiavs	sp, {s22-s162}
   2a4e8:			; <UNDEFINED> instruction: 0xf0002900
   2a4ec:			; <UNDEFINED> instruction: 0x462b81bb
   2a4f0:	stmdbcc	r1, {r1, sp, lr, pc}
   2a4f4:	andle	r4, r4, sl, lsl r6
   2a4f8:	movwcc	r4, #5658	; 0x161a
   2a4fc:	stmdacs	r0, {r4, fp, ip, sp, lr}
   2a500:	blmi	1f9e8e4 <full_module_path@@Base+0x1f2537c>
   2a504:	ldrbtmi	r1, [fp], #-2898	; 0xfffff4ae
   2a508:	str	r6, [sp, #-1242]!	; 0xfffffb26
   2a50c:	strbmi	r2, [r8], -r0, lsl #8
   2a510:	andmi	pc, r4, r9, asr #17
   2a514:			; <UNDEFINED> instruction: 0xf83cf7ff
   2a518:	blcs	51138 <_IO_stdin_used@@Base+0xb8c0>
   2a51c:	cfldrsge	mvf15, [r9], #252	; 0xfc
   2a520:	ldrbtmi	r4, [fp], #-2934	; 0xfffff48a
   2a524:	ldrt	r6, [r4], #1180	; 0x49c
   2a528:	ldm	r7, {r0, r2, r4, r5, r6, r8, r9, fp, lr}
   2a52c:	ldrbtmi	r0, [fp], #-3
   2a530:	stm	r3, {r2, r3, r4, r5, r8, r9, ip, sp}
   2a534:	ldr	r0, [r1], #3
   2a538:			; <UNDEFINED> instruction: 0xf85a4b65
   2a53c:			; <UNDEFINED> instruction: 0xf8d33003
   2a540:	movwls	r8, #8192	; 0x2000
   2a544:	andle	lr, r5, r0, lsr r7
   2a548:	ldmdb	lr, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a54c:	blcs	144560 <full_module_path@@Base+0xcaff8>
   2a550:	bge	15e7654 <full_module_path@@Base+0x156e0ec>
   2a554:			; <UNDEFINED> instruction: 0xf04f4c6b
   2a558:	blmi	1af695c <full_module_path@@Base+0x1a7d3f4>
   2a55c:	stmdbmi	fp!, {r2, r3, r4, r5, r6, sl, lr}^
   2a560:			; <UNDEFINED> instruction: 0xf894447b
   2a564:	ldrbtmi	r2, [r9], #-88	; 0xffffffa8
   2a568:	teqcc	r0, r8, lsl r6
   2a56c:	blvs	ff634d74 <full_module_path@@Base+0xff5bb80c>
   2a570:	andcs	fp, r2, #20, 30	; 0x50
   2a574:			; <UNDEFINED> instruction: 0xf0012201
   2a578:	stcvs	13, cr15, [r0], #156	; 0x9c
   2a57c:			; <UNDEFINED> instruction: 0xf7dbb108
   2a580:	stmdbmi	r3!, {r1, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
   2a584:	bmi	18f318c <full_module_path@@Base+0x1879c24>
   2a588:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   2a58c:	stmib	r2, {r3, r6, r9, sl, fp, sp, lr}^
   2a590:	addsmi	r3, r8, #1207959552	; 0x48000000
   2a594:	tstcc	r4, #3178496	; 0x308000
   2a598:	bge	ce819c <full_module_path@@Base+0xc6ec34>
   2a59c:			; <UNDEFINED> instruction: 0xf986f7ff
   2a5a0:	blt	be85a4 <full_module_path@@Base+0xb6f03c>
   2a5a4:	strcs	r2, [r0], #-1536	; 0xfffffa00
   2a5a8:	ldrtmi	r2, [r7], -r0, lsl #10
   2a5ac:	bllt	ff2285b0 <full_module_path@@Base+0xff1af048>
   2a5b0:	andeq	r0, r0, ip, lsr #7
   2a5b4:	andeq	pc, r3, r2, lsr #10
   2a5b8:	andeq	ip, r3, r0, ror #31
   2a5bc:	ldrdeq	ip, [r3], -r6
   2a5c0:	strdeq	pc, [r3], -r4
   2a5c4:	andeq	pc, r3, lr, asr #9
   2a5c8:	andeq	r0, r0, r0, lsr r6
   2a5cc:	andeq	pc, r3, r2, lsr #9
   2a5d0:	andeq	pc, r3, r8, lsl #9
   2a5d4:	andeq	pc, r3, lr, asr #8
   2a5d8:	andeq	r0, r0, r0, lsr #7
   2a5dc:	andeq	pc, r3, sl, lsl r4	; <UNPREDICTABLE>
   2a5e0:			; <UNDEFINED> instruction: 0x0003f3be
   2a5e4:	andeq	pc, r3, r8, ror #6
   2a5e8:	andeq	r0, r0, r0, lsl #11
   2a5ec:	andeq	r4, r2, r0, lsl #12
   2a5f0:	muleq	r3, r2, r2
   2a5f4:	andeq	pc, r3, ip, ror #4
   2a5f8:	andeq	pc, r3, lr, asr r2	; <UNPREDICTABLE>
   2a5fc:	andeq	pc, r3, sl, asr #4
   2a600:	andeq	pc, r3, lr, lsl #4
   2a604:	andeq	r0, r0, r0, asr #6
   2a608:	andeq	r0, r0, r8, lsl r5
   2a60c:	andeq	r0, r0, r0, lsr #13
   2a610:	muleq	r3, lr, r1
   2a614:	andeq	pc, r3, sl, ror #2
   2a618:	strdeq	r4, [r2], -r2
   2a61c:	andeq	r0, r0, r4, lsl r5
   2a620:	andeq	r0, r0, r4, asr #7
   2a624:	andeq	pc, r3, r0, lsl #2
   2a628:	andeq	pc, r3, r0, ror #1
   2a62c:	andeq	r0, r0, r4, ror #11
   2a630:	andeq	pc, r3, r0, lsl r0	; <UNPREDICTABLE>
   2a634:	andeq	lr, r3, lr, ror #31
   2a638:	ldrdeq	lr, [r3], -r2
   2a63c:	andeq	ip, r4, r0, lsl #24
   2a640:	andeq	r4, r2, r2, ror r3
   2a644:	andeq	r0, r0, r8, asr #10
   2a648:			; <UNDEFINED> instruction: 0x0004cbb8
   2a64c:	andeq	ip, r4, ip, lsl #23
   2a650:	andeq	r0, r0, r8, lsr #10
   2a654:	andeq	ip, r4, ip, asr fp
   2a658:	andeq	ip, r4, r6, asr fp
   2a65c:	andeq	ip, r4, ip, lsr #22
   2a660:	andeq	lr, r3, r2, lsr #29
   2a664:	andeq	lr, r3, r0, ror lr
   2a668:	andeq	ip, r3, r4, lsl r9
   2a66c:	andeq	lr, r3, r8, lsr lr
   2a670:	andeq	r4, r2, ip, ror r0
   2a674:	andeq	r4, r2, r6, ror #1
   2a678:	muleq	r3, r6, sp
   2a67c:			; <UNDEFINED> instruction: 0x000261b6
   2a680:	andeq	r3, r2, r8, lsl #31
   2a684:	andeq	lr, r3, r2, lsl sp
   2a688:	andeq	r0, r0, r0, lsl #13
   2a68c:	ldrdeq	lr, [r3], -r6
   2a690:	andeq	lr, r3, r6, asr #25
   2a694:			; <UNDEFINED> instruction: 0x0003ecb4
   2a698:	ldrdeq	ip, [r4], -r4
   2a69c:	andeq	lr, r3, r6, ror #24
   2a6a0:	andeq	lr, r3, sl, lsr #24
   2a6a4:	andeq	r3, r2, ip, ror #31
   2a6a8:	muleq	r2, r4, r5
   2a6ac:	strdeq	r0, [r0], -ip
   2a6b0:	andeq	r3, r2, lr, ror pc
   2a6b4:	andeq	r5, r2, ip, asr #10
   2a6b8:	andeq	lr, r3, r8, lsr #23
   2a6bc:	andeq	ip, r4, lr, asr #15
   2a6c0:	andeq	lr, r3, ip, ror #22
   2a6c4:	andeq	r3, r2, r4, asr #29
   2a6c8:	andeq	r5, r2, r2, ror #9
   2a6cc:	muleq	r4, sl, r7
   2a6d0:	andeq	r0, r0, r4, lsr r5
   2a6d4:	andeq	ip, r4, r6, lsl #14
   2a6d8:	andeq	ip, r4, sl, lsr #13
   2a6dc:	muleq	r4, ip, r6
   2a6e0:	andeq	lr, r3, r2, lsr #20
   2a6e4:	andeq	r3, r2, r8, asr lr
   2a6e8:	strdeq	r3, [r2], -ip
   2a6ec:	andeq	ip, r4, r2, asr r6
   2a6f0:	andeq	ip, r4, sl, lsl r6
   2a6f4:	andeq	lr, r3, sl, lsr #19
   2a6f8:	ldrdeq	ip, [r4], -lr
   2a6fc:	andeq	lr, r3, r2, ror #18
   2a700:			; <UNDEFINED> instruction: 0x0004c5b6
   2a704:	andeq	ip, r4, r8, lsl #11
   2a708:	andeq	lr, r3, r4, lsr #18
   2a70c:	andeq	r4, r2, r2, lsl #5
   2a710:	strdeq	lr, [r3], -ip
   2a714:	andeq	ip, r4, sl, asr r5
   2a718:			; <UNDEFINED> instruction: 0xf85a4b88
   2a71c:	ldmdavs	fp, {r0, r1, ip, sp}
   2a720:	stfvsp	f3, [r3, #-236]!	; 0xffffff14
   2a724:	blle	13532c <full_module_path@@Base+0xbbdc4>
   2a728:			; <UNDEFINED> instruction: 0xf85a4b85
   2a72c:	ldmdavs	fp, {r0, r1, ip, sp}
   2a730:	blmi	fe156bc4 <full_module_path@@Base+0xfe0dd65c>
   2a734:	andeq	pc, r1, #111	; 0x6f
   2a738:	orrsvs	r4, sl, #2063597568	; 0x7b000000
   2a73c:			; <UNDEFINED> instruction: 0xf04f4b82
   2a740:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   2a744:			; <UNDEFINED> instruction: 0xf7ff655a
   2a748:	stmibmi	r0, {r0, r1, r3, r4, r6, r8, fp, ip, sp, pc}
   2a74c:	bcc	711dc <file_old_total@@Base+0x7f2c>
   2a750:	mrc	5, 0, r6, cr8, cr2, {1}
   2a754:			; <UNDEFINED> instruction: 0xf85a2a10
   2a758:	cps	#1
   2a75c:	stmdavs	r0, {r3, r6, r8}
   2a760:	stc2l	7, cr15, [r6, #912]	; 0x390
   2a764:	vmlal.s8	q9, d0, d0
   2a768:	blls	28aa20 <full_module_path@@Base+0x2114b8>
   2a76c:	andcs	r4, r1, #59768832	; 0x3900000
   2a770:			; <UNDEFINED> instruction: 0xf0016bd8
   2a774:	adcmi	pc, r5, #10496	; 0x2900
   2a778:	add	sp, r0, r3, lsl #2
   2a77c:	strtmi	r4, [r2], -r5, lsr #5
   2a780:	strtmi	sp, [r2], -r4
   2a784:	ldmdavc	r3, {r0, sl, ip, sp}
   2a788:	rscsle	r2, r7, r0, lsl #22
   2a78c:	tstcs	lr, #112, 16	; 0x700000
   2a790:	cfstrsvs	mvf4, [r1], {120}	; 0x78
   2a794:	strbvs	r1, [r1], #2641	; 0xa51
   2a798:	blmi	1be37a0 <full_module_path@@Base+0x1b6a238>
   2a79c:			; <UNDEFINED> instruction: 0xe668447b
   2a7a0:	andseq	pc, r8, r9, lsl #2
   2a7a4:	mcr2	7, 5, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
   2a7a8:			; <UNDEFINED> instruction: 0xf8c92300
   2a7ac:			; <UNDEFINED> instruction: 0xf7ff3048
   2a7b0:	stmdami	r6!, {r0, r4, r5, r9, fp, ip, sp, pc}^
   2a7b4:	tsteq	sl, #3	; <UNPREDICTABLE>
   2a7b8:			; <UNDEFINED> instruction: 0xf1044a67
   2a7bc:			; <UNDEFINED> instruction: 0xf85a0148
   2a7c0:	ldrbtmi	r0, [sl], #-0
   2a7c4:	stmdavs	r0, {r3, r4, r9, ip, sp}
   2a7c8:	ldc2	7, cr15, [r2, #912]	; 0x390
   2a7cc:	blle	8f47d4 <full_module_path@@Base+0x87b26c>
   2a7d0:	rsbscs	r4, r8, #100352	; 0x18800
   2a7d4:			; <UNDEFINED> instruction: 0xf883447b
   2a7d8:			; <UNDEFINED> instruction: 0xf7ff2058
   2a7dc:	blmi	1858c28 <full_module_path@@Base+0x17df6c0>
   2a7e0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2a7e4:	strhtcc	pc, [r2], -r3	; <UNPREDICTABLE>
   2a7e8:			; <UNDEFINED> instruction: 0xf77f2b02
   2a7ec:			; <UNDEFINED> instruction: 0xf7e5a8f2
   2a7f0:	blvs	92989c <full_module_path@@Base+0x8b0334>
   2a7f4:	strmi	r6, [r2], -r1, ror #22
   2a7f8:	strmi	r9, [r3], #-2051	; 0xfffff7fd
   2a7fc:	addmi	r2, fp, #2
   2a800:	bne	171a628 <full_module_path@@Base+0x16a10c0>
   2a804:	svclt	0x00984957
   2a808:	movwls	r2, #768	; 0x300
   2a80c:	blls	fb9f8 <full_module_path@@Base+0x82490>
   2a810:	ldc2l	7, cr15, [r2], #988	; 0x3dc
   2a814:	ldmlt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a818:	svc	0x00f6f7db
   2a81c:	blcs	204830 <full_module_path@@Base+0x18b2c8>
   2a820:	stclvs	0, cr13, [r1], #344	; 0x158
   2a824:	sbcsle	r2, r3, r0, lsl #18
   2a828:	stcvs	12, cr6, [r2, #-640]!	; 0xfffffd80
   2a82c:			; <UNDEFINED> instruction: 0xf7db4401
   2a830:	strb	lr, [sp, r6, lsl #27]
   2a834:	strb	r7, [r7], -r4, lsl #16
   2a838:	movwcs	r9, #6663	; 0x1a07
   2a83c:			; <UNDEFINED> instruction: 0xf0016013
   2a840:	blmi	12a92b4 <full_module_path@@Base+0x122fd4c>
   2a844:	blvs	ff6fba38 <full_module_path@@Base+0xff6824d0>
   2a848:	andle	r3, lr, r2, lsl #6
   2a84c:	andcs	r4, r3, r7, asr #18
   2a850:			; <UNDEFINED> instruction: 0xf7f74479
   2a854:	stmdbmi	r6, {r0, r4, r6, r7, sl, fp, ip, sp, lr, pc}^
   2a858:	sbcscs	pc, r9, #64, 4
   2a85c:	ldrbtmi	r2, [r9], #-2
   2a860:			; <UNDEFINED> instruction: 0xff4ef7ec
   2a864:			; <UNDEFINED> instruction: 0xf7ff64d9
   2a868:	andcs	fp, r1, fp, asr #17
   2a86c:	ldc2l	7, cr15, [r6, #1016]	; 0x3f8
   2a870:	vst2.16	{d20,d22}, [pc], r0
   2a874:	andcs	r7, r4, ip, lsl r2
   2a878:			; <UNDEFINED> instruction: 0xf7ec4479
   2a87c:	strtmi	pc, [sl], -r1, asr #30
   2a880:			; <UNDEFINED> instruction: 0xf7dbe784
   2a884:	blmi	f66084 <full_module_path@@Base+0xeecb1c>
   2a888:	ldrb	r4, [r1], #-1147	; 0xfffffb85
   2a88c:	andcs	r4, r3, fp, lsr sl
   2a890:			; <UNDEFINED> instruction: 0xf7f7447a
   2a894:	ldr	pc, [r9, #-2301]	; 0xfffff703
   2a898:	andcs	r4, r3, r9, lsr r9
   2a89c:			; <UNDEFINED> instruction: 0xf7f74479
   2a8a0:	ldmdbmi	r8!, {r0, r1, r3, r5, r7, sl, fp, ip, sp, lr, pc}
   2a8a4:	subcs	pc, r1, #64, 4
   2a8a8:	ldrbtmi	r2, [r9], #-2
   2a8ac:			; <UNDEFINED> instruction: 0xff28f7ec
   2a8b0:	vmul.i8	d20, d0, d21
   2a8b4:	ldrbtmi	r2, [r9], #-717	; 0xfffffd33
   2a8b8:			; <UNDEFINED> instruction: 0xff22f7ec
   2a8bc:	stcmi	8, cr15, [r1], {17}
   2a8c0:	ldmdbmi	r2!, {r1, r9, sl, sp, lr, pc}
   2a8c4:	sbcsvc	pc, r6, #1325400064	; 0x4f000000
   2a8c8:	ldrbtmi	r2, [r9], #-2
   2a8cc:			; <UNDEFINED> instruction: 0xff18f7ec
   2a8d0:	vmla.i8	d20, d0, d31
   2a8d4:			; <UNDEFINED> instruction: 0x200212bd
   2a8d8:			; <UNDEFINED> instruction: 0xf7ec4479
   2a8dc:	stmdami	sp!, {r0, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   2a8e0:	bmi	b72cec <full_module_path@@Base+0xaf9784>
   2a8e4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
   2a8e8:	strls	r4, [r0, #-1146]	; 0xfffffb86
   2a8ec:			; <UNDEFINED> instruction: 0xf7db6800
   2a8f0:	stmdbmi	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   2a8f4:	subscs	pc, pc, #64, 4
   2a8f8:	ldrbtmi	r2, [r9], #-2
   2a8fc:			; <UNDEFINED> instruction: 0xff00f7ec
   2a900:	tstcs	r1, r4, lsr #24
   2a904:			; <UNDEFINED> instruction: 0xf85a4a26
   2a908:	ldrbtmi	r4, [sl], #-4
   2a90c:	stmdavs	r0!, {ip, pc}
   2a910:	svc	0x00e2f7db
   2a914:	vmla.i8	d20, d0, d19
   2a918:	andcs	r2, r2, pc, asr #4
   2a91c:			; <UNDEFINED> instruction: 0xf7ec4479
   2a920:	stmdbmi	r1!, {r0, r1, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   2a924:	eorsvc	pc, sp, #1325400064	; 0x4f000000
   2a928:	andcs	r9, sl, r7, lsl #24
   2a92c:	movwcs	r4, #5241	; 0x1479
   2a930:			; <UNDEFINED> instruction: 0xf7ec6023
   2a934:	andcs	pc, r1, r5, ror #29
   2a938:	ldc2l	7, cr15, [r4, #-1016]	; 0xfffffc08
   2a93c:	andeq	r0, r0, r0, lsr #7
   2a940:	andeq	r0, r0, r4, ror r4
   2a944:	andeq	lr, r3, ip, asr #14
   2a948:	andeq	lr, r3, r2, asr #14
   2a94c:	andeq	r0, r0, r8, asr r4
   2a950:	andeq	ip, r4, r4, asr r3
   2a954:	andeq	r4, r2, r8, lsr fp
   2a958:	andeq	lr, r3, r2, asr #13
   2a95c:	andeq	ip, r4, r0, lsl r3
   2a960:	andeq	r0, r0, r0, lsl #11
   2a964:	andeq	r3, r2, r0, lsl #19
   2a968:	andeq	lr, r3, r0, asr #12
   2a96c:	andeq	r3, r2, ip, asr #19
   2a970:	andeq	r4, r2, r2, asr #31
   2a974:	andeq	r4, r2, r8, lsr #31
   2a978:	strdeq	r3, [r2], -r0
   2a97c:			; <UNDEFINED> instruction: 0x000239b4
   2a980:	andeq	r3, r2, r8, ror #15
   2a984:	andeq	r4, r2, r6, ror pc
   2a988:	andeq	r4, r2, sl, ror #30
   2a98c:	andeq	r4, r2, r6, asr pc
   2a990:	andeq	r4, r2, r8, asr #30
   2a994:	andeq	r0, r0, r4, lsr r4
   2a998:	andeq	r3, r2, r8, ror #16
   2a99c:	andeq	r4, r2, r6, lsr #30
   2a9a0:	ldrdeq	r3, [r2], -r6
   2a9a4:	andeq	r4, r2, r4, lsl #30
   2a9a8:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   2a9ac:	svcmi	0x00f0e92d
   2a9b0:	ldclmi	0, cr11, [pc, #-556]!	; 2a78c <fchmod@plt+0x23bd0>
   2a9b4:	ldclmi	6, cr4, [pc], #-120	; 2a944 <fchmod@plt+0x23d88>
   2a9b8:	ldrbtmi	r4, [sp], #-1673	; 0xfffff977
   2a9bc:	ldrsbhi	pc, [r8, #143]!	; 0x8f	; <UNPREDICTABLE>
   2a9c0:	ldrsbgt	pc, [r8, #143]!	; 0x8f	; <UNPREDICTABLE>
   2a9c4:	ldrbtmi	r5, [r8], #2348	; 0x92c
   2a9c8:	svcmi	0x007d4615
   2a9cc:	strls	r6, [r9], #-2084	; 0xfffff7dc
   2a9d0:	streq	pc, [r0], #-79	; 0xffffffb1
   2a9d4:			; <UNDEFINED> instruction: 0xf858447f
   2a9d8:	ldclvs	0, cr4, [fp], #-48	; 0xffffffd0
   2a9dc:	strmi	r9, [r4], -r2, lsl #8
   2a9e0:			; <UNDEFINED> instruction: 0xf9b29a02
   2a9e4:	cdpcs	0, 0, cr2, cr0, cr2, {1}
   2a9e8:	bcs	5a890 <_dist_code@@Base+0x7ce8>
   2a9ec:	blcs	61bbc <_dist_code@@Base+0xf014>
   2a9f0:	addhi	pc, fp, r0
   2a9f4:			; <UNDEFINED> instruction: 0xf04f2e00
   2a9f8:	movwls	r0, #8960	; 0x2300
   2a9fc:	addhi	pc, r1, r0, asr #6
   2aa00:			; <UNDEFINED> instruction: 0xf8584b70
   2aa04:	ldmdavs	fp, {r0, r1, ip, sp}
   2aa08:			; <UNDEFINED> instruction: 0xf0003301
   2aa0c:	strhteq	r8, [r8], #-8
   2aa10:			; <UNDEFINED> instruction: 0xf8df3007
   2aa14:	ldrbtmi	sl, [sl], #436	; 0x1b4
   2aa18:	movwvc	lr, #51674	; 0xc9da
   2aa1c:	addsmi	r1, sl, #3801088	; 0x3a0000
   2aa20:	addshi	pc, r7, r0, lsl #4
   2aa24:	ldrdge	pc, [r4, pc]!	; <UNPREDICTABLE>
   2aa28:			; <UNDEFINED> instruction: 0xf8da44fa
   2aa2c:	ldrtmi	r1, [r9], #-44	; 0xffffffd4
   2aa30:	svclt	0x00284299
   2aa34:	andle	r1, r3, #823296	; 0xc9000
   2aa38:	addsmi	r1, sl, #640	; 0x280
   2aa3c:	adchi	pc, r2, r0, lsl #4
   2aa40:	ldrdlt	pc, [ip, pc]
   2aa44:			; <UNDEFINED> instruction: 0xf1072e00
   2aa48:	ldrbtmi	r0, [fp], #1796	; 0x704
   2aa4c:	ldrdeq	pc, [r8], -fp	; <UNPREDICTABLE>
   2aa50:	eorsvc	pc, r0, fp, asr #17
   2aa54:	beq	a565c <full_module_path@@Base+0x2c0f4>
   2aa58:			; <UNDEFINED> instruction: 0xf8dbdc63
   2aa5c:	stcne	0, cr8, [pc, #-208]	; 2a994 <fchmod@plt+0x23dd8>
   2aa60:	ldrsblt	pc, [r0, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
   2aa64:	ldrbtmi	r4, [fp], #1464	; 0x5b8
   2aa68:	stmibne	r0, {r2, r4, r8, r9, sl, fp, ip, sp, pc}^
   2aa6c:			; <UNDEFINED> instruction: 0xf8db2700
   2aa70:	adcsmi	r3, fp, #44	; 0x2c
   2aa74:	bl	fea60a88 <full_module_path@@Base+0xfe9e7520>
   2aa78:	addsmi	r0, sp, #469762048	; 0x1c000000
   2aa7c:	strbmi	sp, [r9], -pc, ror #16
   2aa80:			; <UNDEFINED> instruction: 0xf7db462a
   2aa84:	bmi	1565d1c <full_module_path@@Base+0x14ec7b4>
   2aa88:	blvs	4fbc78 <full_module_path@@Base+0x482710>
   2aa8c:	tstvs	r3, #721420288	; 0x2b000000
   2aa90:	strcc	r9, [r7], #-2818	; 0xfffff4fe
   2aa94:			; <UNDEFINED> instruction: 0xf88a2001
   2aa98:	cdpcs	0, 0, cr5, cr0, cr0, {0}
   2aa9c:	movwcs	fp, #4052	; 0xfd4
   2aaa0:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   2aaa4:	strvs	lr, [r4], #-2821	; 0xfffff4fb
   2aaa8:	beq	8fc328 <full_module_path@@Base+0x882dc0>
   2aaac:	andcc	pc, r1, sl, lsl #17
   2aab0:	cdpeq	12, 2, cr0, cr4, cr3, {1}
   2aab4:	andcc	pc, r2, sl, lsl #17
   2aab8:	andmi	pc, r3, sl, lsl #17
   2aabc:			; <UNDEFINED> instruction: 0xf7e5b336
   2aac0:	stmdbmi	r6, {r0, r6, r7, r9, fp, ip, sp, lr, pc}^
   2aac4:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
   2aac8:	andcs	r4, r2, r2, lsl #12
   2aacc:	blx	fe568ab2 <full_module_path@@Base+0xfe4ef54a>
   2aad0:	ands	r2, fp, r1
   2aad4:			; <UNDEFINED> instruction: 0xf8584a42
   2aad8:	ldmdavs	r0, {r1, sp}
   2aadc:			; <UNDEFINED> instruction: 0x2c02b998
   2aae0:	orrslt	sp, fp, r5, lsl #1
   2aae4:	blx	febe8a80 <full_module_path@@Base+0xfeb6f518>
   2aae8:			; <UNDEFINED> instruction: 0x4623493e
   2aaec:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
   2aaf0:	strls	r2, [r2, -r1, lsl #14]
   2aaf4:	andcs	r4, r2, r2, lsl #12
   2aaf8:	blx	1fe8ade <full_module_path@@Base+0x1f6f576>
   2aafc:			; <UNDEFINED> instruction: 0xf73f2e00
   2ab00:	stclne	15, cr10, [r8, #508]!	; 0x1fc
   2ab04:	blcs	64920 <_dist_code@@Base+0x11d78>
   2ab08:	ldrmi	sp, [r8], -ip, ror #3
   2ab0c:	blmi	a7d3ec <full_module_path@@Base+0xa03e84>
   2ab10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2ab14:	blls	284b84 <full_module_path@@Base+0x20b61c>
   2ab18:	teqle	fp, sl, asr r0
   2ab1c:	pop	{r0, r1, r3, ip, sp, pc}
   2ab20:	stmdami	r8!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ab24:	rscscc	pc, pc, #79	; 0x4f
   2ab28:	andls	r2, r8, #0, 2
   2ab2c:	tstcs	lr, #-2147483647	; 0x80000001
   2ab30:	andsls	pc, r4, sp, asr #17
   2ab34:	eoreq	pc, r8, #-1073741822	; 0xc0000002
   2ab38:	stmdbge	r5, {r0, r1, r2, r8, sl, ip, pc}
   2ab3c:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
   2ab40:			; <UNDEFINED> instruction: 0xf7e46800
   2ab44:	blls	229aa0 <full_module_path@@Base+0x1b0538>
   2ab48:			; <UNDEFINED> instruction: 0xf8dbbb33
   2ab4c:	blne	ffb7ec14 <full_module_path@@Base+0xffb056ac>
   2ab50:			; <UNDEFINED> instruction: 0x2104e79e
   2ab54:	mrc2	7, 7, pc, cr10, cr14, {7}
   2ab58:	movwvc	lr, #51674	; 0xc9da
   2ab5c:	ldrmi	lr, [sl], -r2, ror #14
   2ab60:	movwls	r4, #13897	; 0x3649
   2ab64:	ldc	7, cr15, [r2], #-876	; 0xfffffc94
   2ab68:	bl	fe99177c <full_module_path@@Base+0xfe918214>
   2ab6c:			; <UNDEFINED> instruction: 0xf8db0208
   2ab70:	ldrtmi	r0, [sl], #-40	; 0xffffffd8
   2ab74:	tsteq	r3, r9, lsl #22
   2ab78:	stc	7, cr15, [r8], #-876	; 0xfffffc94
   2ab7c:	stclne	7, cr14, [r8, #524]!	; 0x20c
   2ab80:	strb	r2, [r6, -r0, lsl #12]
   2ab84:	eoreq	pc, r8, sl, lsl #2
   2ab88:	ldc2	7, cr15, [ip], #1016	; 0x3f8
   2ab8c:	ldrsbtvc	pc, [r0], -sl	; <UNPREDICTABLE>
   2ab90:	ldrb	r2, [r5, -r0, lsl #2]
   2ab94:	ldcl	7, cr15, [r4], #-876	; 0xfffffc94
   2ab98:	andcs	r4, r3, r4, lsl r9
   2ab9c:			; <UNDEFINED> instruction: 0xf7f74479
   2aba0:	ldmdbmi	r3, {r0, r1, r3, r5, r8, r9, fp, ip, sp, lr, pc}
   2aba4:	rsccc	pc, r2, #64, 4
   2aba8:	ldrbtmi	r2, [r9], #-4
   2abac:	stc2	7, cr15, [r8, #944]!	; 0x3b0
   2abb0:	andeq	fp, r3, sl, lsl #31
   2abb4:	andeq	r0, r0, ip, lsr #7
   2abb8:	andeq	fp, r3, lr, ror pc
   2abbc:	andeq	r0, r0, r0, lsl #11
   2abc0:			; <UNDEFINED> instruction: 0x0003e4b0
   2abc4:	andeq	r0, r0, r8, asr r4
   2abc8:	andeq	lr, r3, lr, ror #8
   2abcc:	andeq	lr, r3, ip, asr r4
   2abd0:	andeq	lr, r3, sl, lsr r4
   2abd4:	andeq	lr, r3, lr, lsl r4
   2abd8:	strdeq	lr, [r3], -ip
   2abdc:	andeq	r3, r2, r6, lsl #16
   2abe0:	andeq	r0, r0, r0, lsr r6
   2abe4:	andeq	r3, r2, lr, ror #13
   2abe8:	andeq	fp, r3, r4, lsr lr
   2abec:	andeq	r3, r2, r8, lsl #14
   2abf0:	andeq	r4, r2, r6, ror ip
   2abf4:	addlt	fp, r4, r0, ror r5
   2abf8:			; <UNDEFINED> instruction: 0x46064c17
   2abfc:	ldrbtmi	r4, [ip], #-2839	; 0xfffff4e9
   2ac00:	vldrmi	s8, [r8, #-92]	; 0xffffffa4
   2ac04:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
   2ac08:	ldmdavs	fp, {r2, r3, r9, sl, lr}
   2ac0c:			; <UNDEFINED> instruction: 0xf04f9303
   2ac10:	ldmdbpl	r2, {r8, r9}^
   2ac14:	strhtcs	pc, [r2], -r2	; <UNPREDICTABLE>
   2ac18:	vstrle	s4, [r9, #-0]
   2ac1c:	blx	4e8bb8 <full_module_path@@Base+0x46f650>
   2ac20:			; <UNDEFINED> instruction: 0x46334911
   2ac24:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
   2ac28:	andcs	r4, r2, r2, lsl #12
   2ac2c:	blx	ff968c10 <full_module_path@@Base+0xff8ef6a8>
   2ac30:	mvnscc	pc, #79	; 0x4f
   2ac34:	stmdbge	r2, {r2, r9, sp}
   2ac38:	strls	r4, [r2], #-1584	; 0xfffff9d0
   2ac3c:	mrc2	7, 5, pc, cr6, cr15, {7}
   2ac40:	blmi	1bd470 <full_module_path@@Base+0x143f08>
   2ac44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2ac48:	blls	104cb8 <full_module_path@@Base+0x8b750>
   2ac4c:	qaddle	r4, sl, r1
   2ac50:	ldcllt	0, cr11, [r0, #-16]!
   2ac54:	ldc	7, cr15, [r4], {219}	; 0xdb
   2ac58:	andeq	fp, r3, r6, asr #26
   2ac5c:	andeq	r0, r0, ip, lsr #7
   2ac60:	andeq	fp, r3, lr, lsr sp
   2ac64:	andeq	r0, r0, r0, lsl #11
   2ac68:	andeq	r3, r2, r2, asr #13
   2ac6c:	andeq	fp, r3, r0, lsl #26
   2ac70:	mvnsmi	lr, #737280	; 0xb4000
   2ac74:	stmdbmi	r6, {r1, r2, r3, r9, sl, lr}^
   2ac78:	ldrtmi	r4, [r0], -r5, lsl #12
   2ac7c:			; <UNDEFINED> instruction: 0x8114f8df
   2ac80:			; <UNDEFINED> instruction: 0xf7e54479
   2ac84:	blmi	1169810 <full_module_path@@Base+0x10f02a8>
   2ac88:			; <UNDEFINED> instruction: 0xf85844f8
   2ac8c:			; <UNDEFINED> instruction: 0xf8d33003
   2ac90:	strmi	ip, [r4], -r0
   2ac94:	svceq	0x0000f1bc
   2ac98:	bvs	fe0ded08 <full_module_path@@Base+0xfe0657a0>
   2ac9c:	stmvs	r3, {r8, r9, sl, sp}
   2aca0:	ldmdbmi	lr!, {r1, r4, r5, r7, r9, fp, ip}
   2aca4:	eor	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   2aca8:	ldmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
   2acac:			; <UNDEFINED> instruction: 0xf8be0317
   2acb0:	stmdacc	r1, {r1, r2, r3, ip, pc}
   2acb4:	ldrdcs	pc, [r8], -lr
   2acb8:	svcvc	0x0000f419
   2acbc:	cdpvs	5, 4, cr6, cr8, cr8, {6}
   2acc0:	ldmdbmi	r7!, {r0, r1, r3, r5, r8, ip, lr, pc}
   2acc4:	bl	1831738 <full_module_path@@Base+0x17b81d0>
   2acc8:	ldrbtmi	r0, [r9], #-7
   2accc:	andscc	lr, r8, r1, asr #19
   2acd0:			; <UNDEFINED> instruction: 0xf8584b34
   2acd4:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
   2acd8:	blvs	18d712c <full_module_path@@Base+0x185dbc4>
   2acdc:	cmnvs	r2, #4096	; 0x1000
   2ace0:	eorsle	r2, r5, r1, lsl #26
   2ace4:			; <UNDEFINED> instruction: 0xd12b2d02
   2ace8:			; <UNDEFINED> instruction: 0xf8584b2f
   2acec:	ldmdavs	fp, {r0, r1, ip, sp}
   2acf0:	bvs	fe917324 <full_module_path@@Base+0xfe89ddbc>
   2acf4:	bne	ffd04f84 <full_module_path@@Base+0xffc8ba1c>
   2acf8:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   2acfc:			; <UNDEFINED> instruction: 0x069b89db
   2ad00:	cfstr32cs	mvfx13, [r2, #-36]	; 0xffffffdc
   2ad04:	stmdami	r9!, {r2, r3, r4, r5, ip, lr, pc}
   2ad08:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   2ad0c:			; <UNDEFINED> instruction: 0xf7f23024
   2ad10:	ldmdavs	fp!, {r0, r2, r3, r4, r8, sl, fp, ip, sp, lr, pc}
   2ad14:	pop	{r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}
   2ad18:	stmdbmi	r5!, {r3, r4, r5, r6, r7, r8, r9, pc}
   2ad1c:	svcpl	0x0080f419
   2ad20:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
   2ad24:	b	1c04d50 <full_module_path@@Base+0x1b8b7e8>
   2ad28:	b	13eb134 <full_module_path@@Base+0x1371bcc>
   2ad2c:	svclt	0x00180181
   2ad30:			; <UNDEFINED> instruction: 0xf85e3904
   2ad34:	tstcs	r0, r1
   2ad38:	bl	11f0e88 <full_module_path@@Base+0x1177920>
   2ad3c:	strb	r0, [r0, lr, lsl #14]
   2ad40:	svceq	0x0000f1bc
   2ad44:			; <UNDEFINED> instruction: 0x4631d0d0
   2ad48:			; <UNDEFINED> instruction: 0xf7ff2064
   2ad4c:			; <UNDEFINED> instruction: 0xe7cbff53
   2ad50:			; <UNDEFINED> instruction: 0xf8584a18
   2ad54:	ldmdavs	r2, {r1, sp}
   2ad58:	tstlt	r3, sl, asr r9
   2ad5c:	movwcc	r6, #7075	; 0x1ba3
   2ad60:	ldmdami	r5, {r0, r1, r5, r7, r8, r9, sp, lr}
   2ad64:	pop	{r0, r4, r5, r9, sl, lr}
   2ad68:	ldrbtmi	r4, [r8], #-1016	; 0xfffffc08
   2ad6c:			; <UNDEFINED> instruction: 0xf7f2301c
   2ad70:	blcs	5a12c <_dist_code@@Base+0x7584>
   2ad74:	blvs	191f0b8 <full_module_path@@Base+0x18a5b50>
   2ad78:	cmnvs	r3, #67108864	; 0x4000000
   2ad7c:	mvnshi	lr, #12386304	; 0xbd0000
   2ad80:			; <UNDEFINED> instruction: 0xf06f480e
   2ad84:	ldrbtmi	r0, [r8], #-257	; 0xfffffeff
   2ad88:			; <UNDEFINED> instruction: 0xf7f23024
   2ad8c:	sbfx	pc, pc, #25, #27
   2ad90:	andeq	r3, r2, r4, lsl #13
   2ad94:			; <UNDEFINED> instruction: 0x0003bcbc
   2ad98:			; <UNDEFINED> instruction: 0x000003b0
   2ad9c:	andeq	fp, r4, ip, lsr lr
   2ada0:	andeq	fp, r4, sl, lsl lr
   2ada4:	andeq	r0, r0, ip, asr #11
   2ada8:	strdeq	r0, [r0], -r8
   2adac:	ldrdeq	fp, [r4], -sl
   2adb0:	andeq	r0, r0, r8, lsl #13
   2adb4:	andeq	r0, r0, r0, lsr #7
   2adb8:	andeq	fp, r4, sl, ror sp
   2adbc:	andeq	fp, r4, lr, asr sp
   2adc0:			; <UNDEFINED> instruction: 0x460cb5f8
   2adc4:	tstcs	r1, r1, lsl pc
   2adc8:	strtmi	r4, [r0], -r5, lsl #12
   2adcc:	ldmvs	lr!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   2add0:	ldc2	7, cr15, [ip, #1016]!	; 0x3f8
   2add4:	adcsmi	r6, r2, #16384000	; 0xfa0000
   2add8:	strcs	fp, [r0], -ip, lsl #31
   2addc:	stccs	6, cr2, [r0], {1}
   2ade0:	strcs	fp, [r0], -r8, lsl #30
   2ade4:	stmdblt	lr!, {r0, r9, sl, lr}
   2ade8:	strtmi	r4, [r8], -r2, lsr #12
   2adec:	ldrhtmi	lr, [r8], #141	; 0x8d
   2adf0:	blt	ffae8d64 <full_module_path@@Base+0xffa6f7fc>
   2adf4:	strtmi	r1, [r8], -r4, lsr #21
   2adf8:			; <UNDEFINED> instruction: 0xf7db4622
   2adfc:	ldmib	r7, {r3, r5, r6, r7, r9, fp, sp, lr, pc}^
   2ae00:	stmdbne	r8!, {r1, r9, ip}
   2ae04:	ldrhtmi	lr, [r8], #141	; 0x8d
   2ae08:	blt	ff7e8d7c <full_module_path@@Base+0xff76f814>
   2ae0c:	strheq	lr, [r3], -r8
   2ae10:	bmi	57d268 <full_module_path@@Base+0x503d00>
   2ae14:	blmi	57c000 <full_module_path@@Base+0x502a98>
   2ae18:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   2ae1c:	addlt	r5, r2, sl, lsl #17
   2ae20:	andls	r6, r1, #1179648	; 0x120000
   2ae24:	andeq	pc, r0, #79	; 0x4f
   2ae28:	ldmvs	fp, {r1, r3, r4, r6, r8, fp, sp, lr}^
   2ae2c:	blcs	f1980 <full_module_path@@Base+0x78418>
   2ae30:	tstcs	r1, lr, lsl #18
   2ae34:			; <UNDEFINED> instruction: 0xf7fe2004
   2ae38:	bmi	3aa464 <full_module_path@@Base+0x330efc>
   2ae3c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   2ae40:	ldmpl	r3, {fp, sp, lr}^
   2ae44:	blls	84eb4 <full_module_path@@Base+0xb94c>
   2ae48:	qaddle	r4, sl, r8
   2ae4c:	ldclt	0, cr11, [r0, #-8]
   2ae50:	tstcs	r4, ip, ror #12
   2ae54:			; <UNDEFINED> instruction: 0xf7ff4620
   2ae58:			; <UNDEFINED> instruction: 0x4620ffb3
   2ae5c:			; <UNDEFINED> instruction: 0xf7dbe7ed
   2ae60:	svclt	0x0000eb10
   2ae64:	andeq	fp, r3, r0, lsr fp
   2ae68:	andeq	r0, r0, ip, lsr #7
   2ae6c:	andeq	lr, r3, sl, rrx
   2ae70:	andeq	fp, r3, r6, lsl #22
   2ae74:	blmi	3d829c <full_module_path@@Base+0x35ed34>
   2ae78:	bvs	6bc06c <full_module_path@@Base+0x642b04>
   2ae7c:	addmi	r6, sl, #22784	; 0x5900
   2ae80:	bvs	172129c <full_module_path@@Base+0x16a7d34>
   2ae84:	bne	165738c <full_module_path@@Base+0x15dde24>
   2ae88:			; <UNDEFINED> instruction: 0xf7fe2102
   2ae8c:	blmi	2aa410 <full_module_path@@Base+0x230ea8>
   2ae90:	blvs	6bc084 <full_module_path@@Base+0x642b1c>
   2ae94:	vstrlt.16	s22, [r8, #-100]	; 0xffffff9c	; <UNPREDICTABLE>
   2ae98:	tstcs	r2, r8, asr ip
   2ae9c:			; <UNDEFINED> instruction: 0xf7fe1a80
   2aea0:	ubfx	pc, r5, #26, #21
   2aea4:	tstcs	r4, r8, asr fp
   2aea8:			; <UNDEFINED> instruction: 0x4008e8bd
   2aeac:	stcllt	7, cr15, [lr, #-1016]	; 0xfffffc08
   2aeb0:	andeq	lr, r3, ip
   2aeb4:	strdeq	sp, [r3], -r4
   2aeb8:	blmi	8bd744 <full_module_path@@Base+0x8441dc>
   2aebc:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   2aec0:	ldmpl	r3, {r2, r9, sl, lr}^
   2aec4:			; <UNDEFINED> instruction: 0xb12b681b
   2aec8:	ldmpl	r3, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
   2aecc:	strhtcc	pc, [r2], -r3	; <UNPREDICTABLE>
   2aed0:			; <UNDEFINED> instruction: 0xdc092b01
   2aed4:			; <UNDEFINED> instruction: 0xf7ff2001
   2aed8:	stmiblt	ip!, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2aedc:			; <UNDEFINED> instruction: 0xf04f4b1b
   2aee0:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   2aee4:	ldclt	3, cr6, [r0, #-872]	; 0xfffffc98
   2aee8:			; <UNDEFINED> instruction: 0xf8acf7e5
   2aeec:	bllt	93c6fc <full_module_path@@Base+0x8c3194>
   2aef0:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
   2aef4:	andcs	r4, r2, r7, lsl r9
   2aef8:			; <UNDEFINED> instruction: 0xf7f74479
   2aefc:	andcs	pc, r1, sp, ror r9	; <UNPREDICTABLE>
   2af00:			; <UNDEFINED> instruction: 0xffb8f7ff
   2af04:	rscle	r2, r9, r0, lsl #24
   2af08:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
   2af0c:			; <UNDEFINED> instruction: 0xb1086998
   2af10:	b	a68e84 <full_module_path@@Base+0x9ef91c>
   2af14:	andcs	r4, r0, #17408	; 0x4400
   2af18:	bvs	fe63c10c <full_module_path@@Base+0xfe5c2ba4>
   2af1c:	andcs	lr, r7, #3194880	; 0x30c000
   2af20:	orrsvs	r6, sl, sl, asr r2
   2af24:			; <UNDEFINED> instruction: 0xf7dbb108
   2af28:	bmi	3a57a8 <full_module_path@@Base+0x32c240>
   2af2c:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
   2af30:	movwcc	lr, #43458	; 0xa9c2
   2af34:	movwcc	lr, #51650	; 0xc9c2
   2af38:	blmi	2e4e80 <full_module_path@@Base+0x26b918>
   2af3c:			; <UNDEFINED> instruction: 0xe7d9447b
   2af40:	andeq	fp, r3, r8, lsl #21
   2af44:	andeq	r0, r0, r0, lsr r6
   2af48:	andeq	r0, r0, r0, lsl #11
   2af4c:	andeq	sp, r3, r2, lsr #31
   2af50:	andeq	r3, r2, lr, lsr #2
   2af54:	andeq	r3, r2, r4, lsr #8
   2af58:	andeq	sp, r3, sl, ror pc
   2af5c:	andeq	sp, r3, ip, ror #30
   2af60:	andeq	sp, r3, r6, asr pc
   2af64:	ldrdeq	r3, [r2], -ip
   2af68:	blmi	3d8390 <full_module_path@@Base+0x35ee28>
   2af6c:	ldrbtmi	r4, [fp], #-2574	; 0xfffff5f2
   2af70:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   2af74:	blmi	397628 <full_module_path@@Base+0x31e0c0>
   2af78:	ldmibvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   2af7c:	bvs	6d75ac <full_module_path@@Base+0x65e044>
   2af80:	addsmi	r6, sl, #23296	; 0x5b00
   2af84:	ldmdblt	r8!, {r0, r2, r3, r8, fp, ip, lr, pc}
   2af88:	b	ce8efc <full_module_path@@Base+0xc6f994>
   2af8c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   2af90:	bne	ff045d04 <full_module_path@@Base+0xfefcc79c>
   2af94:	stcle	8, cr2, [r4, #-16]
   2af98:			; <UNDEFINED> instruction: 0x4008e8bd
   2af9c:			; <UNDEFINED> instruction: 0xf7ff2000
   2afa0:	stclt	15, cr11, [r8, #-420]	; 0xfffffe5c
   2afa4:	ldrdeq	fp, [r3], -r6
   2afa8:	andeq	r0, r0, r0, lsl #13
   2afac:	andeq	sp, r3, ip, lsl #30
   2afb0:	andeq	fp, r4, r6, asr fp
   2afb4:			; <UNDEFINED> instruction: 0x078ab538
   2afb8:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
   2afbc:	bmi	ce03cc <full_module_path@@Base+0xc66e64>
   2afc0:	tstvs	r0, #2046820352	; 0x7a000000
   2afc4:	ldmpl	sl, {r0, r4, r5, r9, fp, lr}
   2afc8:	stmiblt	sl!, {r1, r4, fp, sp, lr}^
   2afcc:	ldmpl	sl, {r4, r5, r9, fp, lr}
   2afd0:	bcs	45020 <fchmod@plt+0x3e464>
   2afd4:	bmi	c1f494 <full_module_path@@Base+0xba5f2c>
   2afd8:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   2afdc:	blmi	bd7650 <full_module_path@@Base+0xb5e0e8>
   2afe0:	blvs	16bc1d4 <full_module_path@@Base+0x1642c6c>
   2afe4:	bne	fe045658 <full_module_path@@Base+0xfdfcc0f0>
   2afe8:	blle	33ba50 <full_module_path@@Base+0x2c24e8>
   2afec:			; <UNDEFINED> instruction: 0xf0014c2b
   2aff0:	ldrbtmi	r0, [ip], #-1281	; 0xfffffaff
   2aff4:	bllt	b05c88 <full_module_path@@Base+0xa8c720>
   2aff8:			; <UNDEFINED> instruction: 0x6c616a22
   2affc:	eorsle	r4, r2, sl, lsl #5
   2b000:	addmi	fp, sl, #1073741827	; 0x40000003
   2b004:	ldclt	8, cr13, [r8, #-168]!	; 0xffffff58
   2b008:	ldrbtmi	r4, [ip], #-3109	; 0xfffff3db
   2b00c:	stmibvs	r4!, {r1, r5, r6, r8, r9, fp, sp, lr}
   2b010:	adcmi	r1, r2, #532480	; 0x82000
   2b014:	bmi	7e1ff8 <full_module_path@@Base+0x768a90>
   2b018:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
   2b01c:	rscle	r2, r5, r0, lsl #20
   2b020:	bmi	87e0a8 <full_module_path@@Base+0x804b40>
   2b024:	ldrbtmi	r5, [sl], #-2332	; 0xfffff6e4
   2b028:	stmdavs	r2!, {r0, r1, r4, r8, r9, fp, sp, lr}
   2b02c:	addsmi	r1, r0, #192, 20	; 0xc0000
   2b030:	ubfx	sp, ip, #23, #9
   2b034:	ldrbtmi	r4, [ip], #-3101	; 0xfffff3e3
   2b038:	stmibvs	r4!, {r1, r5, r6, r8, r9, fp, sp, lr}
   2b03c:	adcmi	r1, r2, #532480	; 0x82000
   2b040:	strb	sp, [r0, lr, ror #21]!
   2b044:	sbcsle	r2, lr, r0, lsl #26
   2b048:	tstcs	r4, r9, lsl sl
   2b04c:	blvs	143c23c <full_module_path@@Base+0x13c2cd4>
   2b050:	bne	ff03705c <full_module_path@@Base+0xfefbdaf4>
   2b054:	ldrhtmi	lr, [r8], -sp
   2b058:	ldcllt	7, cr15, [r8], #-1016	; 0xfffffc08
   2b05c:	ldrhtmi	lr, [r8], -sp
   2b060:			; <UNDEFINED> instruction: 0xf7ff2000
   2b064:	ldmdbmi	r3, {r0, r1, r2, r8, r9, sl, fp, ip, sp, pc}
   2b068:			; <UNDEFINED> instruction: 0x4618461a
   2b06c:			; <UNDEFINED> instruction: 0xf7ff4479
   2b070:	stccs	12, cr15, [r0, #-628]	; 0xfffffd8c
   2b074:	blvs	91f398 <full_module_path@@Base+0x8a5e30>
   2b078:	mvnle	r2, r0, lsl #22
   2b07c:			; <UNDEFINED> instruction: 0x6c616a22
   2b080:	svclt	0x0000e7bf
   2b084:	andeq	fp, r3, sl, lsl #19
   2b088:	andeq	fp, r4, r4, lsr #22
   2b08c:	strdeq	r0, [r0], -ip
   2b090:	andeq	r0, r0, r0, ror r5
   2b094:	andeq	r0, r0, r4, ror r4
   2b098:	andeq	fp, r4, r4, lsl #22
   2b09c:	muleq	r3, r2, lr
   2b0a0:	ldrdeq	fp, [r4], -sl
   2b0a4:	andeq	r0, r0, r4, lsl r5
   2b0a8:			; <UNDEFINED> instruction: 0x0004babe
   2b0ac:	andeq	fp, r4, lr, lsr #21
   2b0b0:	andeq	sp, r3, r8, lsr lr
   2b0b4:	andeq	r5, r2, r8, ror r2
   2b0b8:	mvnsmi	lr, sp, lsr #18
   2b0bc:	bmi	bfe17c <full_module_path@@Base+0xb84c14>
   2b0c0:	ldrbtmi	r4, [ip], #-2863	; 0xfffff4d1
   2b0c4:	andhi	pc, r2, r4, asr r8	; <UNPREDICTABLE>
   2b0c8:			; <UNDEFINED> instruction: 0xf8d858e5
   2b0cc:	stmdavs	fp!, {sp}
   2b0d0:	eorle	r4, r8, r3, lsl r3
   2b0d4:	andcs	r4, r0, r6, lsl #12
   2b0d8:			; <UNDEFINED> instruction: 0xf7db460f
   2b0dc:	stmdavs	sl!, {r1, r3, r7, r8, fp, sp, lr, pc}
   2b0e0:	strmi	r4, [r5], -r2, lsl #5
   2b0e4:	movwcs	fp, #4044	; 0xfcc
   2b0e8:	bcs	33cf4 <fchmod@plt+0x2d138>
   2b0ec:	movwcs	fp, #3848	; 0xf08
   2b0f0:	teqle	r5, r0, lsl #22
   2b0f4:	ldrdcc	pc, [r0], -r8
   2b0f8:	ldmiblt	r6!, {r0, r1, r3, r5, r7, r8, ip, sp, pc}
   2b0fc:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
   2b100:	stmdblt	r2, {r1, r3, r4, r8, r9, fp, sp, lr}
   2b104:	blmi	843d80 <full_module_path@@Base+0x7ca818>
   2b108:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2b10c:	bmi	819680 <full_module_path@@Base+0x7a0118>
   2b110:	ldrdne	pc, [r0], -r8
   2b114:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
   2b118:	addsmi	r0, r8, #12, 6	; 0x30000000
   2b11c:	bne	b9afd4 <full_module_path@@Base+0xb21a6c>
   2b120:	addmi	r1, sp, #970752	; 0xed000
   2b124:	pop	{r0, r2, r9, fp, ip, lr, pc}
   2b128:			; <UNDEFINED> instruction: 0x463981f0
   2b12c:			; <UNDEFINED> instruction: 0xff42f7ff
   2b130:	blmi	6250c8 <full_module_path@@Base+0x5abb60>
   2b134:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2b138:	blmi	5d75ac <full_module_path@@Base+0x55e044>
   2b13c:	stmiapl	r3!, {r0, r9, sp}^
   2b140:			; <UNDEFINED> instruction: 0xf7e4601a
   2b144:	ldmdbmi	r4, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   2b148:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
   2b14c:	andcs	r4, r3, r2, lsl #12
   2b150:			; <UNDEFINED> instruction: 0xf852f7f7
   2b154:	sbccs	r4, ip, #278528	; 0x44000
   2b158:	ldrbtmi	r2, [r9], #-30	; 0xffffffe2
   2b15c:	blx	ff469114 <full_module_path@@Base+0xff3efbac>
   2b160:	andcs	r4, r3, pc, lsl #18
   2b164:			; <UNDEFINED> instruction: 0xf7f74479
   2b168:	stmdbmi	lr, {r0, r1, r2, r6, fp, ip, sp, lr, pc}
   2b16c:			; <UNDEFINED> instruction: 0x201e22b5
   2b170:			; <UNDEFINED> instruction: 0xf7ec4479
   2b174:	svclt	0x0000fac5
   2b178:	andeq	fp, r3, r2, lsl #17
   2b17c:	andeq	r0, r0, r4, lsl r5
   2b180:	andeq	r0, r0, ip, lsr #10
   2b184:	andeq	fp, r4, r6, ror #19
   2b188:	andeq	r0, r0, r0, ror r5
   2b18c:	ldrdeq	fp, [r4], -r0
   2b190:	andeq	r0, r0, r8, lsr r4
   2b194:	andeq	r0, r0, r0, lsr r6
   2b198:	andeq	r3, r2, sl, lsl r2
   2b19c:	andeq	r4, r2, r6, asr #13
   2b1a0:	andeq	r3, r2, r4, ror #3
   2b1a4:			; <UNDEFINED> instruction: 0x000246b0
   2b1a8:	svcmi	0x00f0e92d
   2b1ac:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
   2b1b0:	submi	r8, r0, #4, 22	; 0x1000
   2b1b4:	andseq	pc, pc, r0
   2b1b8:	tsteq	pc, #8	; <UNPREDICTABLE>
   2b1bc:	beq	a7300 <full_module_path@@Base+0x2dd98>
   2b1c0:	submi	fp, r3, #88, 30	; 0x160
   2b1c4:	blx	1299f4 <full_module_path@@Base+0xb048c>
   2b1c8:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
   2b1cc:	stmdami	r3!, {r0, r2, r3, r6, r7, ip, sp, pc}^
   2b1d0:	bcc	4669f8 <full_module_path@@Base+0x3ed490>
   2b1d4:	movwls	sl, #15114	; 0x3b0a
   2b1d8:	stmib	sp, {r0, r1, r3, r5, r8, r9, fp, sp, pc}^
   2b1dc:	ldrbtmi	r2, [r8], #-261	; 0xfffffefb
   2b1e0:			; <UNDEFINED> instruction: 0xee084a5f
   2b1e4:	blmi	17f9c2c <full_module_path@@Base+0x17806c4>
   2b1e8:	ldrbtmi	r2, [sl], #-1024	; 0xfffffc00
   2b1ec:			; <UNDEFINED> instruction: 0xf8df9404
   2b1f0:	mcr	1, 0, fp, cr9, cr8, {3}
   2b1f4:	ldmpl	r3, {r4, r9, fp}^
   2b1f8:	ldrbtmi	sl, [fp], #3370	; 0xd2a
   2b1fc:	ldmdavs	fp, {r0, r1, r3, r8, r9, sl, fp, sp, pc}
   2b200:			; <UNDEFINED> instruction: 0xf04f934b
   2b204:			; <UNDEFINED> instruction: 0xf10d0300
   2b208:	blmi	162d6a0 <full_module_path@@Base+0x15b4138>
   2b20c:	strls	sl, [r2], -sl, asr #28
   2b210:	movwls	r4, #29819	; 0x747b
   2b214:	movwvs	lr, #10717	; 0x29dd
   2b218:	svcmi	0x0004f843
   2b21c:	mvnsle	r4, fp, lsr #5
   2b220:	strls	r4, [r2], -r0, asr #12
   2b224:	ldmdb	sl, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b228:	strtmi	r9, [fp], -r2, lsl #28
   2b22c:	eorcs	pc, r0, r7, asr r8	; <UNPREDICTABLE>
   2b230:	andeq	lr, sl, #270336	; 0x42000
   2b234:	eorcs	pc, r0, r7, asr #16
   2b238:	svcmi	0x0004f843
   2b23c:			; <UNDEFINED> instruction: 0xd1fb429e
   2b240:	strls	r4, [r2], -r0, asr #12
   2b244:	stmdb	sl, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b248:			; <UNDEFINED> instruction: 0xf8cdab4c
   2b24c:	andcs	r9, r0, #0
   2b250:			; <UNDEFINED> instruction: 0xf8c94639
   2b254:	bl	fb26c <full_module_path@@Base+0x81d04>
   2b258:	cdp	0, 1, cr0, cr8, cr0, {4}
   2b25c:			; <UNDEFINED> instruction: 0xf8503a90
   2b260:	b	11c6478 <full_module_path@@Base+0x114cf10>
   2b264:			; <UNDEFINED> instruction: 0xf8db0c0a
   2b268:			; <UNDEFINED> instruction: 0xf840605c
   2b26c:	cdp	12, 1, cr12, cr8, cr4, {4}
   2b270:			; <UNDEFINED> instruction: 0xf8c90a10
   2b274:			; <UNDEFINED> instruction: 0xf7db6000
   2b278:	stmdacs	r0, {r1, r5, r6, r7, fp, sp, lr, pc}
   2b27c:	andle	sp, r4, sl, lsl #24
   2b280:	b	ff0e91f4 <full_module_path@@Base+0xff06fc8c>
   2b284:	stmdbcs	r9, {r0, fp, sp, lr}
   2b288:	qaddcs	sp, r4, r1
   2b28c:			; <UNDEFINED> instruction: 0xf7ff4608
   2b290:			; <UNDEFINED> instruction: 0xe7bfff13
   2b294:			; <UNDEFINED> instruction: 0xf7db4640
   2b298:			; <UNDEFINED> instruction: 0xf857e922
   2b29c:	b	6b7324 <full_module_path@@Base+0x63ddbc>
   2b2a0:	adcsle	r0, r7, r3, lsl #30
   2b2a4:	andcc	lr, r4, #3620864	; 0x374000
   2b2a8:	stmdbls	r6, {r6, r9, sl, lr}
   2b2ac:	ldrmi	r1, [r9], #-2770	; 0xfffff52e
   2b2b0:	ldmda	r8, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b2b4:	bls	1fdf74 <full_module_path@@Base+0x184a0c>
   2b2b8:			; <UNDEFINED> instruction: 0xf9b358d3
   2b2bc:	blcs	7734c <module_dirlen@@Base+0x2e0>
   2b2c0:	stcle	6, cr4, [r9, #-24]	; 0xffffffe8
   2b2c4:	cdp2	7, 11, cr15, cr14, cr4, {7}
   2b2c8:	bne	466b34 <full_module_path@@Base+0x3ed5cc>
   2b2cc:	strls	r4, [r0], -r3, asr #12
   2b2d0:	andcs	r4, r2, r2, lsl #12
   2b2d4:			; <UNDEFINED> instruction: 0xff90f7f6
   2b2d8:	andle	r2, r6, r0, lsl #28
   2b2dc:	blls	161f30 <full_module_path@@Base+0xe89c8>
   2b2e0:	ldrtmi	r9, [r3], #-2565	; 0xfffff5fb
   2b2e4:	addsmi	r9, sl, #4, 6	; 0x10000000
   2b2e8:	bmi	8df940 <full_module_path@@Base+0x8663d8>
   2b2ec:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
   2b2f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2b2f4:	subsmi	r9, sl, fp, asr #22
   2b2f8:	stmdals	r4, {r0, r2, r3, r5, r8, ip, lr, pc}
   2b2fc:	ldc	0, cr11, [sp], #308	; 0x134
   2b300:	pop	{r2, r8, r9, fp, pc}
   2b304:			; <UNDEFINED> instruction: 0xf7db8ff0
   2b308:	stmdavs	r1, {r7, r9, fp, sp, lr, pc}
   2b30c:	addle	r2, r1, r4, lsl #18
   2b310:			; <UNDEFINED> instruction: 0xf7e49102
   2b314:	bmi	66ad78 <full_module_path@@Base+0x5f1810>
   2b318:	ldrbtmi	r9, [sl], #-2306	; 0xfffff6fe
   2b31c:	andls	r9, r0, r5, lsl #22
   2b320:			; <UNDEFINED> instruction: 0xf7f62003
   2b324:	ldmdbmi	r5, {r0, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   2b328:	andsne	pc, sp, #64, 4
   2b32c:	ldrbtmi	r2, [r9], #-12
   2b330:			; <UNDEFINED> instruction: 0xf9e6f7ec
   2b334:			; <UNDEFINED> instruction: 0xf7e49102
   2b338:	bmi	4aad54 <full_module_path@@Base+0x4317ec>
   2b33c:	ldrbtmi	r9, [sl], #-2306	; 0xfffff6fe
   2b340:	andcs	r4, r3, r3, lsl #12
   2b344:	blx	fe969326 <full_module_path@@Base+0xfe8efdbe>
   2b348:	vmla.i8	d20, d0, d14
   2b34c:	andcs	r1, fp, r9, lsl #4
   2b350:			; <UNDEFINED> instruction: 0xf7ec4479
   2b354:	pld	[fp, r5	; <illegal shifter operand>]
   2b358:	svclt	0x0000e894
   2b35c:	ldrdeq	r3, [r2], -r6
   2b360:	andeq	fp, r3, sl, asr r7
   2b364:	andeq	r0, r0, ip, lsr #7
   2b368:	andeq	sp, r3, sl, lsl #25
   2b36c:	andeq	fp, r3, r4, lsr r7
   2b370:	andeq	r0, r0, r0, lsl #11
   2b374:	andeq	fp, r3, r6, asr r6
   2b378:	strheq	r3, [r2], -r2
   2b37c:	strdeq	r4, [r2], -r2
   2b380:	andeq	r3, r2, r6, asr r0
   2b384:	ldrdeq	r4, [r2], -r0
   2b388:	blmi	2987b0 <full_module_path@@Base+0x21f248>
   2b38c:	blvs	fe6fc580 <full_module_path@@Base+0xfe683018>
   2b390:	andle	r4, r2, r3, lsl #5
   2b394:			; <UNDEFINED> instruction: 0x4008e8bd
   2b398:	blmi	1e4fb8 <full_module_path@@Base+0x16ba50>
   2b39c:	stmdbmi	r6, {r1, r2, r4, r5, r6, r7, r9, sp}
   2b3a0:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
   2b3a4:	teqcc	r4, #2030043136	; 0x79000000
   2b3a8:			; <UNDEFINED> instruction: 0xf7db4478
   2b3ac:	svclt	0x0000ebfa
   2b3b0:	strdeq	sp, [r3], -r8
   2b3b4:	andeq	r3, r2, r6, asr #8
   2b3b8:	andeq	r4, r2, ip, ror r4
   2b3bc:	andeq	r3, r2, ip, asr #32
   2b3c0:			; <UNDEFINED> instruction: 0x4606b5f8
   2b3c4:	ldrbtmi	r4, [pc], #-3862	; 2b3cc <fchmod@plt+0x24810>
   2b3c8:	adcsmi	r6, r0, #184, 22	; 0x2e000
   2b3cc:	mrcne	0, 2, sp, cr5, cr12, {0}
   2b3d0:	ldrmi	r4, [pc], -ip, lsl #12
   2b3d4:	andcs	sp, r1, #15
   2b3d8:	ldrtmi	r4, [r0], -r1, lsr #12
   2b3dc:			; <UNDEFINED> instruction: 0xffd4f7ff
   2b3e0:	stmdavc	r0!, {r3, r5, r6, r8, ip, sp, pc}
   2b3e4:	stmdacs	sl, {r4, r6, r8, ip, sp, pc}
   2b3e8:	stmdacs	sp, {r2, r3, ip, lr, pc}
   2b3ec:	stccc	0, cr13, [r1, #-972]	; 0xfffffc34
   2b3f0:	streq	pc, [r1], #-260	; 0xfffffefc
   2b3f4:	strtmi	sp, [r8], -pc, ror #3
   2b3f8:	eorvc	r2, r3, r0, lsl #6
   2b3fc:			; <UNDEFINED> instruction: 0x4638bdf8
   2b400:	rscsle	r2, fp, r0, lsl #30
   2b404:	ldrb	r2, [r7, r1]!
   2b408:			; <UNDEFINED> instruction: 0xf6404b06
   2b40c:	stmdbmi	r6, {r0, r2, r4, r6, r7, r9}
   2b410:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
   2b414:	movtcc	r4, #1145	; 0x479
   2b418:			; <UNDEFINED> instruction: 0xf7db4478
   2b41c:	svclt	0x0000ebc2
   2b420:			; <UNDEFINED> instruction: 0x0003dabe
   2b424:	ldrdeq	r3, [r2], -r6
   2b428:	andeq	r4, r2, ip, lsl #8
   2b42c:	ldrdeq	r2, [r2], -ip
   2b430:	stmdaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2b434:	stmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2b438:	svcmi	0x00f0e92d
   2b43c:			; <UNDEFINED> instruction: 0xf8df4478
   2b440:			; <UNDEFINED> instruction: 0xf5ad381c
   2b444:			; <UNDEFINED> instruction: 0xb0815db2
   2b448:	ldrbtmi	r5, [fp], #-2113	; 0xfffff7bf
   2b44c:	adcspl	pc, r1, #54525952	; 0x3400000
   2b450:	bicsvs	r6, r1, r9, lsl #16
   2b454:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   2b458:			; <UNDEFINED> instruction: 0xf04f321c
   2b45c:	ldrvs	r3, [sl], #-767	; 0xfffffd01
   2b460:	ldc2l	7, cr15, [r6], {255}	; 0xff
   2b464:	ubfxvs	pc, pc, #17, #25
   2b468:	ubfxcc	pc, pc, #17, #25
   2b46c:	ldmpl	r7!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   2b470:	strhtcc	pc, [r2], -r7	; <UNPREDICTABLE>
   2b474:			; <UNDEFINED> instruction: 0xf0202b00
   2b478:	b	13fca7c <full_module_path@@Base+0x1383514>
   2b47c:			; <UNDEFINED> instruction: 0xf1a06020
   2b480:	cfstrsle	mvf0, [r5, #-28]	; 0xffffffe4
   2b484:	ubfxcc	pc, pc, #17, #1
   2b488:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   2b48c:	cmnle	fp, r0, lsl #22
   2b490:	sha1c.32	q1, q0, q11
   2b494:	ldm	pc, {r2, r4, r7, r9, pc}^	; <UNPREDICTABLE>
   2b498:	tsteq	r6, r4, lsl r0	; <UNPREDICTABLE>
   2b49c:	addeq	r0, r1, r1, lsl #1
   2b4a0:	addeq	r0, r1, r1, lsl #1
   2b4a4:	rsbseq	r0, r3, r3, ror r0
   2b4a8:	rsbseq	r0, r3, r3, ror r0
   2b4ac:	rscseq	r0, pc, lr, ror r2	; <UNPREDICTABLE>
   2b4b0:	addseq	r0, r2, #536870921	; 0x20000009
   2b4b4:	addseq	r0, r2, #536870921	; 0x20000009
   2b4b8:	addseq	r0, r2, #536870921	; 0x20000009
   2b4bc:	addseq	r0, r2, #536870921	; 0x20000009
   2b4c0:	addseq	r0, r2, #536870921	; 0x20000009
   2b4c4:			; <UNDEFINED> instruction: 0x01270292
   2b4c8:	addseq	r0, r2, #536870921	; 0x20000009
   2b4cc:	addseq	r0, r2, #536870921	; 0x20000009
   2b4d0:	addseq	r0, r2, #536870921	; 0x20000009
   2b4d4:	addseq	r0, r2, #536870921	; 0x20000009
   2b4d8:	addseq	r0, r2, #536870921	; 0x20000009
   2b4dc:	addseq	r0, r2, #-2147483628	; 0x80000014
   2b4e0:	addseq	r0, r2, #536870921	; 0x20000009
   2b4e4:	addseq	r0, r2, #536870921	; 0x20000009
   2b4e8:	addseq	r0, r2, #536870921	; 0x20000009
   2b4ec:			; <UNDEFINED> instruction: 0x019f0292
   2b4f0:	addseq	r0, r2, #536870921	; 0x20000009
   2b4f4:	addseq	r0, r2, #536870921	; 0x20000009
   2b4f8:	addseq	r0, r2, #536870921	; 0x20000009
   2b4fc:	addseq	r0, r2, #536870921	; 0x20000009
   2b500:	addseq	r0, r2, #536870921	; 0x20000009
   2b504:	addseq	r0, r2, #536870921	; 0x20000009
   2b508:	addseq	r0, r2, #536870921	; 0x20000009
   2b50c:	addseq	r0, r2, #536870921	; 0x20000009
   2b510:	addseq	r0, r2, #536870921	; 0x20000009
   2b514:	addseq	r0, r2, #536870921	; 0x20000009
   2b518:	addseq	r0, r2, #536870921	; 0x20000009
   2b51c:	addseq	r0, r2, #536870921	; 0x20000009
   2b520:	addseq	r0, r2, #536870921	; 0x20000009
   2b524:	addseq	r0, r2, #536870921	; 0x20000009
   2b528:	addseq	r0, r2, #536870921	; 0x20000009
   2b52c:	addseq	r0, r2, #536870921	; 0x20000009
   2b530:	addseq	r0, r2, #536870921	; 0x20000009
   2b534:	addseq	r0, r2, #536870921	; 0x20000009
   2b538:	addseq	r0, r2, #536870921	; 0x20000009
   2b53c:	addseq	r0, r2, #536870921	; 0x20000009
   2b540:	addseq	r0, r2, #536870921	; 0x20000009
   2b544:			; <UNDEFINED> instruction: 0x01b60292
   2b548:	addseq	r0, r2, #536870921	; 0x20000009
   2b54c:	addseq	r0, r2, #536870921	; 0x20000009
   2b550:	addseq	r0, r2, #536870921	; 0x20000009
   2b554:	addseq	r0, r2, #536870921	; 0x20000009
   2b558:	addseq	r0, r2, #536870921	; 0x20000009
   2b55c:	addseq	r0, r2, #536870921	; 0x20000009
   2b560:			; <UNDEFINED> instruction: 0x01dc0292
   2b564:	rsbeq	r0, sl, #-1073741764	; 0xc000003c
   2b568:	stc2l	7, cr15, [ip, #-912]!	; 0xfffffc70
   2b56c:	usatne	pc, #28, pc, asr #17	; <UNPREDICTABLE>
   2b570:	strls	r4, [r0, #-1571]	; 0xfffff9dd
   2b574:			; <UNDEFINED> instruction: 0x46024479
   2b578:			; <UNDEFINED> instruction: 0xf7f62002
   2b57c:			; <UNDEFINED> instruction: 0xe787fe3d
   2b580:	usatcc	pc, #12, pc, asr #17	; <UNPREDICTABLE>
   2b584:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   2b588:			; <UNDEFINED> instruction: 0xf0002b00
   2b58c:	sfmcs	f0, 1, [r5], {176}	; 0xb0
   2b590:			; <UNDEFINED> instruction: 0xf8dfd104
   2b594:	andcs	r3, r1, #212, 12	; 0xd400000
   2b598:			; <UNDEFINED> instruction: 0x601a58f3
   2b59c:	svcpl	0x00a0f5b5
   2b5a0:	bichi	pc, fp, r0, lsl #1
   2b5a4:	ldmdavc	r0, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   2b5a8:			; <UNDEFINED> instruction: 0xf1a84629
   2b5ac:	ldrtmi	r0, [r8], -r4, lsl #14
   2b5b0:	stc2	7, cr15, [r6], {255}	; 0xff
   2b5b4:	ssatcc	pc, #25, pc, asr #17	; <UNPREDICTABLE>
   2b5b8:			; <UNDEFINED> instruction: 0x462a4639
   2b5bc:	ldmpl	r3!, {r5, r9, sl, lr}^
   2b5c0:	blx	fed05634 <full_module_path@@Base+0xfec8c0cc>
   2b5c4:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   2b5c8:	blx	feb695aa <full_module_path@@Base+0xfeaf0042>
   2b5cc:	ssatcc	pc, #5, pc, asr #17	; <UNPREDICTABLE>
   2b5d0:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   2b5d4:	ldrvs	r6, [r9], #-3738	; 0xfffff166
   2b5d8:	suble	r2, sl, r0, lsl #20
   2b5dc:			; <UNDEFINED> instruction: 0x3698f8df
   2b5e0:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   2b5e4:	eorsle	r2, pc, r0, lsl #22
   2b5e8:			; <UNDEFINED> instruction: 0x3690f8df
   2b5ec:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   2b5f0:	svclt	0x00082b00
   2b5f4:	teqle	r7, r1, lsl #24
   2b5f8:	ldrbpl	r2, [fp, #-768]!	; 0xfffffd00
   2b5fc:	blcs	1cc96f0 <full_module_path@@Base+0x1c50188>
   2b600:			; <UNDEFINED> instruction: 0xf8dfd132
   2b604:	andscs	r1, fp, #124, 12	; 0x7c00000
   2b608:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   2b60c:	b	1fe9580 <full_module_path@@Base+0x1f70018>
   2b610:	vmovvc.u8	fp, d12[6]
   2b614:	eorle	r2, r7, sp, lsr #24
   2b618:	andseq	pc, r7, r8, lsl #2
   2b61c:			; <UNDEFINED> instruction: 0xf7db213a
   2b620:	movwlt	lr, #35032	; 0x88d8
   2b624:			; <UNDEFINED> instruction: 0x165cf8df
   2b628:	ldrbtmi	r2, [r9], #-528	; 0xfffffdf0
   2b62c:	b	1be95a0 <full_module_path@@Base+0x1b70038>
   2b630:	stmiblt	r8, {r1, r2, r9, sl, lr}^
   2b634:	andsle	r2, r7, sl, lsr ip
   2b638:			; <UNDEFINED> instruction: 0x564cf8df
   2b63c:	ldmdaeq	r7, {r3, r8, ip, sp, lr, pc}
   2b640:	ldrbtmi	r4, [sp], #-1569	; 0xfffff9df
   2b644:	and	r3, fp, ip, ror #10
   2b648:			; <UNDEFINED> instruction: 0xf0002965
   2b64c:	strtmi	r8, [r8], -r8, lsl #5
   2b650:	ldm	lr!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b654:			; <UNDEFINED> instruction: 0xf818b140
   2b658:	ldmdbcs	sl!, {r0, r8, r9, sl, fp, ip}
   2b65c:	rsbshi	pc, pc, #0
   2b660:	mvnsle	r2, r4, ror #18
   2b664:	ldrb	r2, [r6, r1, lsl #12]!
   2b668:			; <UNDEFINED> instruction: 0x3620f8df
   2b66c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   2b670:			; <UNDEFINED> instruction: 0xf8df669a
   2b674:			; <UNDEFINED> instruction: 0xf50d161c
   2b678:			; <UNDEFINED> instruction: 0xf8df53b1
   2b67c:	tstcc	ip, #220, 10	; 0x37000000
   2b680:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   2b684:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   2b688:			; <UNDEFINED> instruction: 0xf0404051
   2b68c:			; <UNDEFINED> instruction: 0xf50d8276
   2b690:			; <UNDEFINED> instruction: 0xb0015db2
   2b694:	svchi	0x00f0e8bd
   2b698:			; <UNDEFINED> instruction: 0xf0402d08
   2b69c:			; <UNDEFINED> instruction: 0xf8df8228
   2b6a0:	ldmpl	r3!, {r4, r6, r7, r8, sl, ip, sp}^
   2b6a4:	blcs	45718 <fchmod@plt+0x3eb5c>
   2b6a8:	eorhi	pc, r1, #0
   2b6ac:	strbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   2b6b0:	ldmpl	r0!, {r0, r3, r5, r9, sl, lr}^
   2b6b4:			; <UNDEFINED> instruction: 0xf7ff3018
   2b6b8:			; <UNDEFINED> instruction: 0xf8dffb83
   2b6bc:	andcs	r3, r1, #220, 10	; 0x37000000
   2b6c0:	ldrvs	r4, [sl], #-1147	; 0xfffffb85
   2b6c4:			; <UNDEFINED> instruction: 0xf8dfe7d5
   2b6c8:	ldrbtmi	r3, [fp], #-1492	; 0xfffffa2c
   2b6cc:	bcs	46b3c <_IO_stdin_used@@Base+0x12c4>
   2b6d0:	subshi	pc, fp, #64	; 0x40
   2b6d4:	ldmvs	sl, {r0, r2, r4, r8, ip, sp, pc}^
   2b6d8:	ldrvs	r4, [sp, #-1045]	; 0xfffffbeb
   2b6dc:	strbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
   2b6e0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   2b6e4:	bfi	r6, sl, (invalid: 8:4)
   2b6e8:			; <UNDEFINED> instruction: 0xf0402d04
   2b6ec:			; <UNDEFINED> instruction: 0xf7ff8200
   2b6f0:			; <UNDEFINED> instruction: 0xf8dffb8f
   2b6f4:			; <UNDEFINED> instruction: 0xf8df45b0
   2b6f8:			; <UNDEFINED> instruction: 0x210125b0
   2b6fc:			; <UNDEFINED> instruction: 0xf8df447c
   2b700:	strtvs	r3, [r1], #-1452	; 0xfffffa54
   2b704:	stmdavs	sl, {r0, r4, r5, r7, fp, ip, lr}
   2b708:	andvs	r4, sl, r2, lsl #6
   2b70c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   2b710:	adcle	r2, lr, r0, lsl #22
   2b714:	andscs	r4, r6, r1, lsl #12
   2b718:	blx	1b6971c <full_module_path@@Base+0x1af01b4>
   2b71c:	blcs	467b0 <_IO_stdin_used@@Base+0xf38>
   2b720:			; <UNDEFINED> instruction: 0xf8dfdca7
   2b724:	vrshl.s8	d19, d12, d16
   2b728:			; <UNDEFINED> instruction: 0xf8df6271
   2b72c:			; <UNDEFINED> instruction: 0xf8df1588
   2b730:	ldrbtmi	r0, [fp], #-1416	; 0xfffffa78
   2b734:	cmpcc	r0, #2030043136	; 0x79000000
   2b738:			; <UNDEFINED> instruction: 0xf7db4478
   2b73c:	vstrcs	s28, [r4, #-200]	; 0xffffff38
   2b740:	bicshi	pc, r5, r0, asr #32
   2b744:	ldrbcs	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   2b748:	strcc	pc, [r4, #-2271]!	; 0xfffff721
   2b74c:	ldmpl	r3!, {r1, r4, r5, r7, fp, ip, lr}^
   2b750:	ldmdavs	fp, {r1, r4, fp, sp, lr}
   2b754:			; <UNDEFINED> instruction: 0xf0404313
   2b758:			; <UNDEFINED> instruction: 0xf7ff81ca
   2b75c:			; <UNDEFINED> instruction: 0xf8dffb59
   2b760:			; <UNDEFINED> instruction: 0xf8df7560
   2b764:	movwcs	r1, #5472	; 0x1560
   2b768:	ldrtvs	r4, [fp], #-1151	; 0xfffffb81
   2b76c:	stmdavs	r9!, {r0, r2, r4, r5, r6, fp, ip, lr}
   2b770:	strmi	r4, [r4], -r1, lsl #5
   2b774:	andcs	fp, r0, #212, 30	; 0x350
   2b778:	stmdbcs	r0, {r0, r9, sp}
   2b77c:	ldrmi	fp, [sl], -r8, lsl #30
   2b780:			; <UNDEFINED> instruction: 0xf43f2a00
   2b784:			; <UNDEFINED> instruction: 0xf8dfaf76
   2b788:	ldmpl	r2!, {r6, r8, sl, sp}
   2b78c:			; <UNDEFINED> instruction: 0x2008f9b2
   2b790:	vqsub.u8	d4, d16, d10
   2b794:	stfnep	f0, [r1], #-380	; 0xfffffe84
   2b798:			; <UNDEFINED> instruction: 0xf284fab4
   2b79c:	bl	83854 <full_module_path@@Base+0xa2ec>
   2b7a0:	ldmdbeq	r2, {r0, r4, r6, r7, r8, ip, sp, lr}^
   2b7a4:	strpl	pc, [r4, #-2271]!	; 0xfffff721
   2b7a8:	svclt	0x00d42c78
   2b7ac:			; <UNDEFINED> instruction: 0xf0424614
   2b7b0:			; <UNDEFINED> instruction: 0xf8df0401
   2b7b4:	subne	r0, sl, ip, lsl r5
   2b7b8:	ldrne	pc, [r8, #-2271]	; 0xfffff721
   2b7bc:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
   2b7c0:			; <UNDEFINED> instruction: 0x61aa2c00
   2b7c4:	eorscs	fp, ip, #24, 30	; 0x60
   2b7c8:	ldmdapl	r2!, {r1, r6, r7, r8, sl, sp, lr}^
   2b7cc:	bcs	4581c <fchmod@plt+0x3ec60>
   2b7d0:	andcs	sp, r0, #165	; 0xa5
   2b7d4:	str	r6, [r2, sl, lsr #3]!
   2b7d8:			; <UNDEFINED> instruction: 0xf0402d00
   2b7dc:			; <UNDEFINED> instruction: 0xf8df8188
   2b7e0:			; <UNDEFINED> instruction: 0x270144f8
   2b7e4:	ldrcc	pc, [r4], #2271	; 0x8df
   2b7e8:	strtvs	r4, [r7], #-1148	; 0xfffffb84
   2b7ec:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   2b7f0:			; <UNDEFINED> instruction: 0xf43f2b00
   2b7f4:	qasxmi	sl, r8, lr
   2b7f8:	ldcl	7, cr15, [sl, #872]!	; 0x368
   2b7fc:			; <UNDEFINED> instruction: 0xf7ff4639
   2b800:			; <UNDEFINED> instruction: 0x6c23fbd9
   2b804:	stccs	7, cr14, [r4, #-556]	; 0xfffffdd4
   2b808:	bichi	pc, sl, r0
   2b80c:			; <UNDEFINED> instruction: 0xf0402d00
   2b810:			; <UNDEFINED> instruction: 0xf8df816e
   2b814:	smlabtcs	r1, r8, r4, r3
   2b818:			; <UNDEFINED> instruction: 0x2012f9b7
   2b81c:	bcs	bca10 <full_module_path@@Base+0x434a8>
   2b820:	vqshl.u8	d6, d9, d0
   2b824:			; <UNDEFINED> instruction: 0xf8df80ee
   2b828:			; <UNDEFINED> instruction: 0xf8df2454
   2b82c:	ldmpl	r2!, {r2, r6, sl, ip, sp}
   2b830:	ldmdavs	r2, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   2b834:	tstmi	r3, #1769472	; 0x1b0000
   2b838:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
   2b83c:			; <UNDEFINED> instruction: 0xf8df2400
   2b840:			; <UNDEFINED> instruction: 0xf64f14a0
   2b844:			; <UNDEFINED> instruction: 0x46201296
   2b848:	rscsvc	pc, pc, #217055232	; 0xcf00000
   2b84c:			; <UNDEFINED> instruction: 0xf7eb4479
   2b850:	stccs	15, cr15, [r4, #-348]	; 0xfffffea4
   2b854:	cmphi	fp, r0, asr #32	; <UNPREDICTABLE>
   2b858:	blx	ff6e985c <full_module_path@@Base+0xff6702f4>
   2b85c:	strmi	pc, [r4], #2271	; 0x8df
   2b860:	strcc	pc, [ip], #-2271	; 0xfffff721
   2b864:	ldrbtmi	r2, [ip], #-513	; 0xfffffdff
   2b868:	ldmpl	r3!, {r1, r5, sl, sp, lr}^
   2b86c:			; <UNDEFINED> instruction: 0x4601681b
   2b870:			; <UNDEFINED> instruction: 0xf0002b00
   2b874:	andcs	r8, r0, r2, asr #1
   2b878:			; <UNDEFINED> instruction: 0xf9faf7ff
   2b87c:	strb	r6, [lr, -r3, lsr #24]
   2b880:	svcpl	0x00a0f5b5
   2b884:	blmi	ffee01f0 <full_module_path@@Base+0xffe66c88>
   2b888:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   2b88c:	blcs	504a4 <_IO_stdin_used@@Base+0xac2c>
   2b890:	cmphi	r5, r0, asr #32	; <UNPREDICTABLE>
   2b894:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2b898:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   2b89c:			; <UNDEFINED> instruction: 0xf0003301
   2b8a0:	stmge	pc, {r0, r5, r6, r7, pc}	; <UNPREDICTABLE>
   2b8a4:			; <UNDEFINED> instruction: 0xf10d9005
   2b8a8:	svcge	0x000b091c
   2b8ac:	stmdals	r4, {r0, r1, r9, sl, lr}
   2b8b0:	asrpl	pc, pc, #8	; <UNPREDICTABLE>
   2b8b4:	ldmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   2b8b8:	andne	pc, ip, r9, asr #17
   2b8bc:	mvnscc	pc, pc, asr #32
   2b8c0:	andeq	lr, r1, r9, asr #19
   2b8c4:	stmib	r7, {r0, r1, r2, r8, r9, ip, pc}^
   2b8c8:	rscsvs	r0, r9, r1
   2b8cc:	eorhi	pc, ip, sp, asr #17
   2b8d0:			; <UNDEFINED> instruction: 0xf0002d00
   2b8d4:			; <UNDEFINED> instruction: 0xf8df813e
   2b8d8:	tstcs	r2, #20, 8	; 0x14000000
   2b8dc:			; <UNDEFINED> instruction: 0xf8569a04
   2b8e0:			; <UNDEFINED> instruction: 0xf5c2b001
   2b8e4:	bl	24a0ec <full_module_path@@Base+0x1d0b84>
   2b8e8:	strmi	r0, [sl, #2]!
   2b8ec:	svclt	0x00289303
   2b8f0:	ldrbmi	r4, [r1], -sl, lsr #13
   2b8f4:	blx	19698f8 <full_module_path@@Base+0x18f0390>
   2b8f8:	bl	fed85be8 <full_module_path@@Base+0xfed0c680>
   2b8fc:			; <UNDEFINED> instruction: 0xf04f050a
   2b900:	ldrbmi	r0, [r2], #-768	; 0xfffffd00
   2b904:	adcsvs	r6, sl, fp, ror r0
   2b908:			; <UNDEFINED> instruction: 0xf0409b03
   2b90c:	bcc	8bc34 <full_module_path@@Base+0x126cc>
   2b910:	andne	pc, r2, r8, lsl r8	; <UNPREDICTABLE>
   2b914:	adcsvs	fp, sl, r1, lsl r9
   2b918:	andls	r2, r4, #268435456	; 0x10000000
   2b91c:	ldrdeq	pc, [r0], -fp
   2b920:	ldrtmi	r4, [r9], -sl, asr #12
   2b924:	stc2l	7, cr15, [r4], #908	; 0x38c
   2b928:	vmlal.s8	q1, d0, d0
   2b92c:			; <UNDEFINED> instruction: 0xf7da80cc
   2b930:	stmdavs	r3, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   2b934:			; <UNDEFINED> instruction: 0xf0402b07
   2b938:			; <UNDEFINED> instruction: 0xf7e480be
   2b93c:	blmi	ffb6a750 <full_module_path@@Base+0xffaf11e8>
   2b940:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   2b944:			; <UNDEFINED> instruction: 0xf0402b00
   2b948:	blmi	ffacbdc4 <full_module_path@@Base+0xffa5285c>
   2b94c:	stmibmi	sl!, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2b950:	movwls	r4, #5666	; 0x1622
   2b954:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
   2b958:	andcs	r9, r3, r0
   2b95c:	mcrr2	7, 15, pc, ip, cr6	; <UNPREDICTABLE>
   2b960:	vmla.i8	q10, q8, q11
   2b964:	andcs	r6, ip, r6, lsr r2
   2b968:			; <UNDEFINED> instruction: 0xf7eb4479
   2b96c:	stccs	14, cr15, [r4, #-804]	; 0xfffffcdc
   2b970:	adcshi	pc, sp, r0, asr #32
   2b974:	blx	1369978 <full_module_path@@Base+0x12f0410>
   2b978:	blmi	fef7ed04 <full_module_path@@Base+0xfef0579c>
   2b97c:	ldrbtmi	r2, [ip], #-513	; 0xfffffdff
   2b980:	ldmpl	r3!, {r1, r5, sl, sp, lr}^
   2b984:			; <UNDEFINED> instruction: 0x4601681b
   2b988:	eorsle	r2, r1, r0, lsl #22
   2b98c:			; <UNDEFINED> instruction: 0xf7ff2002
   2b990:			; <UNDEFINED> instruction: 0x6c23f96f
   2b994:	stccs	6, cr14, [r4, #-780]	; 0xfffffcf4
   2b998:	adchi	pc, r9, r0, asr #32
   2b99c:	ldmpl	r3!, {r2, r4, r5, r7, r8, r9, fp, lr}^
   2b9a0:	blcs	45a14 <_IO_stdin_used@@Base+0x19c>
   2b9a4:	adchi	pc, r3, r0
   2b9a8:	blx	ce99ac <full_module_path@@Base+0xc70444>
   2b9ac:	ldrbtmi	r4, [ip], #-3285	; 0xfffff32b
   2b9b0:	andcs	r4, r1, r1, lsl #12
   2b9b4:			; <UNDEFINED> instruction: 0xf7ff6420
   2b9b8:			; <UNDEFINED> instruction: 0x6c23f95b
   2b9bc:			; <UNDEFINED> instruction: 0xf7e4e6af
   2b9c0:	bmi	ff32a6cc <full_module_path@@Base+0xff2b1164>
   2b9c4:	ldmdavs	r2, {r1, r4, r5, r7, fp, ip, lr}
   2b9c8:	bcs	3d1dc <fchmod@plt+0x36620>
   2b9cc:	sbcshi	pc, r7, r0, asr #32
   2b9d0:	ldrbtmi	r4, [sl], #-2765	; 0xfffff533
   2b9d4:	andcs	r4, r3, sp, asr #19
   2b9d8:	strtmi	r9, [r2], -r0, lsl #4
   2b9dc:			; <UNDEFINED> instruction: 0xf7f64479
   2b9e0:	stmibmi	fp, {r0, r1, r3, sl, fp, ip, sp, lr, pc}^
   2b9e4:	rsbvs	pc, lr, #64, 4
   2b9e8:	ldrbtmi	r2, [r9], #-12
   2b9ec:	cdp2	7, 8, cr15, cr8, cr11, {7}
   2b9f0:			; <UNDEFINED> instruction: 0xf7ff2066
   2b9f4:	stcvs	8, cr15, [r3], #-1020	; 0xfffffc04
   2b9f8:			; <UNDEFINED> instruction: 0xf7ece691
   2b9fc:			; <UNDEFINED> instruction: 0x6c23f9a5
   2ba00:			; <UNDEFINED> instruction: 0xf7e4e68d
   2ba04:	stmibmi	r3, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}^
   2ba08:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
   2ba0c:	andcs	r4, r2, r2, lsl #12
   2ba10:	blx	ffce99f2 <full_module_path@@Base+0xffc7048a>
   2ba14:	blmi	fe5be480 <full_module_path@@Base+0xfe544f18>
   2ba18:	ldmpl	r3!, {r1, r4, r5, r7, fp, ip, lr}^
   2ba1c:	ldmdavs	fp, {r1, r4, fp, sp, lr}
   2ba20:			; <UNDEFINED> instruction: 0xf47f4313
   2ba24:			; <UNDEFINED> instruction: 0xf9b7af0b
   2ba28:	blcs	b7a78 <full_module_path@@Base+0x3e510>
   2ba2c:			; <UNDEFINED> instruction: 0xf7e4dd07
   2ba30:	ldmibmi	r9!, {r0, r3, r8, r9, fp, ip, sp, lr, pc}
   2ba34:			; <UNDEFINED> instruction: 0x46024479
   2ba38:			; <UNDEFINED> instruction: 0xf7f62002
   2ba3c:	ldmibmi	r7!, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   2ba40:	ldrmi	r2, [sl], -r0, lsl #6
   2ba44:	ldrbtmi	r2, [r9], #-86	; 0xffffffaa
   2ba48:			; <UNDEFINED> instruction: 0xffb0f7fe
   2ba4c:			; <UNDEFINED> instruction: 0xf7ff2001
   2ba50:	usat	pc, #19, r1, lsl #20	; <UNPREDICTABLE>
   2ba54:			; <UNDEFINED> instruction: 0x460249b2
   2ba58:	ldrbtmi	r2, [r9], #-2
   2ba5c:	blx	ff369a3e <full_module_path@@Base+0xff2f04d6>
   2ba60:			; <UNDEFINED> instruction: 0xe6986c3b
   2ba64:	strtmi	sl, [r9], -pc, lsl #23
   2ba68:	ldrmi	r9, [r8], -r5, lsl #6
   2ba6c:			; <UNDEFINED> instruction: 0xf9a8f7ff
   2ba70:	stcmi	6, cr4, [ip], #172	; 0xac
   2ba74:	ldrbtmi	r2, [ip], #-513	; 0xfffffdff
   2ba78:			; <UNDEFINED> instruction: 0xb12b6422
   2ba7c:	ldrmi	r9, [sl], #-2565	; 0xfffff5fb
   2ba80:	stccs	8, cr15, [r1], {18}
   2ba84:	subsle	r2, sp, r0, lsl #20
   2ba88:	vst2.8	{d25-d26}, [pc], r5
   2ba8c:	andcs	r4, r0, #0, 2
   2ba90:			; <UNDEFINED> instruction: 0xf7f754c2
   2ba94:	blmi	fe96a760 <full_module_path@@Base+0xfe8f11f8>
   2ba98:	cfldrsvs	mvf4, [fp], {123}	; 0x7b
   2ba9c:			; <UNDEFINED> instruction: 0xf8dbe63f
   2baa0:	strbmi	r0, [sl], -r0
   2baa4:			; <UNDEFINED> instruction: 0xf7e34639
   2baa8:	stmdacs	r0, {r0, r1, r5, sl, fp, ip, sp, lr, pc}
   2baac:	sbchi	pc, r1, r0, asr #5
   2bab0:	movwcs	r6, #10426	; 0x28ba
   2bab4:	ldmdavs	r9!, {r0, r2, r4, r8, r9, sl, sp, lr, pc}^
   2bab8:	ldmvs	sl!, {r6, r9, sl, lr}
   2babc:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   2bac0:			; <UNDEFINED> instruction: 0xf7da4441
   2bac4:	bls	166bd4 <full_module_path@@Base+0xed66c>
   2bac8:	ldrdcc	pc, [r8], -r9
   2bacc:	sbcsle	r2, r0, r0, lsl #20
   2bad0:	ldrdcs	pc, [ip], -r9
   2bad4:			; <UNDEFINED> instruction: 0xf43f429a
   2bad8:			; <UNDEFINED> instruction: 0xf8d9af30
   2badc:	mrane	r2, r9, acc0
   2bae0:	andne	pc, r8, r9, asr #17
   2bae4:	ldrbpl	r2, [r1], #256	; 0x100
   2bae8:	ldrdcc	pc, [r8], -r9
   2baec:			; <UNDEFINED> instruction: 0xf7e4e7c1
   2baf0:	blmi	202a59c <full_module_path@@Base+0x1fb1034>
   2baf4:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   2baf8:	blmi	fe35a72c <full_module_path@@Base+0xfe2e11c4>
   2bafc:	stmibmi	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   2bb00:	movwls	r4, #5666	; 0x1622
   2bb04:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
   2bb08:	andcs	r9, r3, r0
   2bb0c:	blx	1d69aee <full_module_path@@Base+0x1cf0586>
   2bb10:	vst2.32	{d20,d22}, [pc], r8
   2bb14:	andcs	r6, ip, r2, asr #5
   2bb18:			; <UNDEFINED> instruction: 0xf7eb4479
   2bb1c:	mcrge	13, 4, pc, cr15, cr1, {7}	; <UNPREDICTABLE>
   2bb20:	strtmi	r4, [r9], -r5, lsl #25
   2bb24:			; <UNDEFINED> instruction: 0x4630447c
   2bb28:			; <UNDEFINED> instruction: 0xf94af7ff
   2bb2c:	ldrtmi	r2, [r1], -r1, lsl #6
   2bb30:	rsbcs	r4, r5, sl, lsr #12
   2bb34:			; <UNDEFINED> instruction: 0xf7fe6423
   2bb38:	stcvs	15, cr15, [r3], #-228	; 0xffffff1c
   2bb3c:	blmi	2025300 <full_module_path@@Base+0x1fabd98>
   2bb40:			; <UNDEFINED> instruction: 0xe7dc447b
   2bb44:	vst2.8	{d25-d26}, [pc], r5
   2bb48:			; <UNDEFINED> instruction: 0xf7f74180
   2bb4c:			; <UNDEFINED> instruction: 0x6c23fad5
   2bb50:	bmi	1f252ec <full_module_path@@Base+0x1eabd84>
   2bb54:	strtmi	r2, [fp], -r1, lsl #2
   2bb58:	ldrvs	r4, [r1], #-1146	; 0xfffffb86
   2bb5c:	mcrcs	7, 0, lr, cr0, cr4, {4}
   2bb60:	cfstrsge	mvf15, [r2, #252]	; 0xfc
   2bb64:	andcs	r4, r4, r7, ror r9
   2bb68:			; <UNDEFINED> instruction: 0xf7f64479
   2bb6c:	bmi	1dea888 <full_module_path@@Base+0x1d71320>
   2bb70:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   2bb74:			; <UNDEFINED> instruction: 0x66916c13
   2bb78:			; <UNDEFINED> instruction: 0xf7dae5d1
   2bb7c:	bmi	1d26d8c <full_module_path@@Base+0x1cad824>
   2bb80:			; <UNDEFINED> instruction: 0xe727447a
   2bb84:	ldrbtmi	r4, [fp], #-2930	; 0xfffff48e
   2bb88:	blmi	1ce5714 <full_module_path@@Base+0x1c6c1ac>
   2bb8c:	adcpl	pc, r2, #64, 4
   2bb90:	ldmdami	r2!, {r0, r4, r5, r6, r8, fp, lr}^
   2bb94:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2bb98:	ldrbtmi	r3, [r8], #-848	; 0xfffffcb0
   2bb9c:	stmda	r0, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2bba0:			; <UNDEFINED> instruction: 0xf936f7ff
   2bba4:			; <UNDEFINED> instruction: 0xf9b74b6e
   2bba8:	tstcs	r1, r2, lsl r0
   2bbac:	bcs	bcda0 <full_module_path@@Base+0x43838>
   2bbb0:			; <UNDEFINED> instruction: 0x46046419
   2bbb4:	blmi	1b22c88 <full_module_path@@Base+0x1aa9720>
   2bbb8:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   2bbbc:			; <UNDEFINED> instruction: 0xf77f2b1e
   2bbc0:	bmi	b174c0 <full_module_path@@Base+0xa9df58>
   2bbc4:			; <UNDEFINED> instruction: 0xf9b74b39
   2bbc8:	ldmpl	r2!, {r1, r4, ip}
   2bbcc:	ldmdavs	r2, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   2bbd0:	tstmi	r3, #1769472	; 0x1b0000
   2bbd4:	stmdbcs	r2, {r0, r3, r8, ip, lr, pc}
   2bbd8:	stmdbmi	r3!, {r3, r4, sl, fp, ip, lr, pc}^
   2bbdc:	ldrmi	r2, [sl], -r0, lsl #6
   2bbe0:	ldrbtmi	r2, [r9], #-86	; 0xffffffaa
   2bbe4:	mcr2	7, 7, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
   2bbe8:	stmdbcs	r2, {r0, r3, r5, r9, sl, sp, lr, pc}
   2bbec:	strtmi	sp, [r1], -r4, lsl #24
   2bbf0:			; <UNDEFINED> instruction: 0xf7fe2056
   2bbf4:	qsub8	pc, r2, pc	; <UNPREDICTABLE>
   2bbf8:	blx	969b90 <full_module_path@@Base+0x8f0628>
   2bbfc:			; <UNDEFINED> instruction: 0x4623495b
   2bc00:			; <UNDEFINED> instruction: 0x46024479
   2bc04:			; <UNDEFINED> instruction: 0xf7f62002
   2bc08:	udf	#4007	; 0xfa7
   2bc0c:	blx	6e9ba4 <full_module_path@@Base+0x67063c>
   2bc10:	ldrbtmi	r4, [r9], #-2391	; 0xfffff6a9
   2bc14:	andcs	r4, r2, r2, lsl #12
   2bc18:	blx	ffbe9bf8 <full_module_path@@Base+0xffb70690>
   2bc1c:			; <UNDEFINED> instruction: 0xf7e4e7dd
   2bc20:	ldmdbmi	r4, {r0, r4, r9, fp, ip, sp, lr, pc}^
   2bc24:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
   2bc28:	andcs	r4, r2, r2, lsl #12
   2bc2c:	blx	ff969c0c <full_module_path@@Base+0xff8f06a4>
   2bc30:			; <UNDEFINED> instruction: 0xf7dae7c1
   2bc34:	stmdavs	r3, {r1, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   2bc38:			; <UNDEFINED> instruction: 0xf43f2b07
   2bc3c:	ldmvs	sl!, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, pc}
   2bc40:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   2bc44:			; <UNDEFINED> instruction: 0x46406879
   2bc48:	andls	r4, r3, #1090519040	; 0x41000000
   2bc4c:	bl	1f69bbc <full_module_path@@Base+0x1ef0654>
   2bc50:	str	r9, [lr, -r3, lsl #20]!
   2bc54:	andeq	fp, r3, r8, lsl #10
   2bc58:	andeq	r0, r0, ip, lsr #7
   2bc5c:	andeq	sp, r3, sl, lsr sl
   2bc60:	ldrdeq	fp, [r3], -r8
   2bc64:	andeq	r0, r0, r0, lsl #11
   2bc68:	andeq	r0, r0, r0, lsr r6
   2bc6c:	muleq	r2, ip, lr
   2bc70:	andeq	r0, r0, r4, ror r4
   2bc74:			; <UNDEFINED> instruction: 0x0003d8b2
   2bc78:			; <UNDEFINED> instruction: 0x000006b4
   2bc7c:	strdeq	r0, [r0], -ip
   2bc80:			; <UNDEFINED> instruction: 0x00022ebe
   2bc84:			; <UNDEFINED> instruction: 0x00022eba
   2bc88:	andeq	sp, r3, r2, asr #16
   2bc8c:	andeq	sp, r3, r6, lsl r8
   2bc90:	andeq	fp, r3, r4, asr #5
   2bc94:	andeq	r0, r0, r4, asr #7
   2bc98:	andeq	sp, r3, r4, asr #15
   2bc9c:			; <UNDEFINED> instruction: 0x0003d7ba
   2bca0:	andeq	sp, r3, r2, lsr #15
   2bca4:	andeq	sp, r3, r8, lsl #15
   2bca8:	andeq	r0, r0, r0, ror #12
   2bcac:	andeq	r0, r0, r0, ror r5
   2bcb0:	strheq	r3, [r2], -r6
   2bcb4:	andeq	r4, r2, ip, ror #1
   2bcb8:	andeq	r2, r2, r0, asr #28
   2bcbc:	andeq	r0, r0, r8, lsr r4
   2bcc0:	andeq	sp, r3, ip, lsl r7
   2bcc4:	andeq	r0, r0, r4, lsl r5
   2bcc8:	andeq	r0, r0, r0, asr #11
   2bccc:	andeq	fp, r4, r8, lsr #6
   2bcd0:	andeq	sp, r3, r6, asr #13
   2bcd4:	andeq	r0, r0, r0, lsr #7
   2bcd8:	muleq	r3, ip, r6
   2bcdc:	andeq	sp, r3, r8, ror #12
   2bce0:	ldrdeq	r3, [r2], -r4
   2bce4:	andeq	sp, r3, lr, lsl r6
   2bce8:	andeq	r0, r0, ip, lsl r6
   2bcec:	andeq	r0, r0, r8, asr r4
   2bcf0:	andeq	r0, r0, ip, asr #11
   2bcf4:	muleq	r2, r8, r9
   2bcf8:	andeq	r2, r2, sl, asr #22
   2bcfc:			; <UNDEFINED> instruction: 0x00023eb8
   2bd00:	andeq	sp, r3, r6, lsl #10
   2bd04:	ldrdeq	sp, [r3], -r6
   2bd08:	andeq	r4, r2, r2, lsl r9
   2bd0c:	andeq	r2, r2, r0, lsl #23
   2bd10:	andeq	r3, r2, r6, lsr lr
   2bd14:	andeq	r2, r2, sl, lsl #23
   2bd18:	andeq	r2, r2, r0, lsl #22
   2bd1c:	muleq	r2, lr, r8
   2bd20:	strdeq	r2, [r2], -r6
   2bd24:	andeq	sp, r3, lr, lsl #8
   2bd28:	andeq	sp, r3, ip, ror #7
   2bd2c:	andeq	r4, r2, r8, ror #15
   2bd30:	andeq	r2, r2, r2, ror r9
   2bd34:	andeq	r3, r2, r8, lsl #26
   2bd38:	andeq	sp, r3, r0, ror #6
   2bd3c:	andeq	r2, r2, r8, asr #17
   2bd40:	andeq	sp, r3, ip, lsr #6
   2bd44:	muleq	r2, r0, r9
   2bd48:	andeq	sp, r3, r2, lsl r3
   2bd4c:	andeq	r2, r2, r8, lsl #17
   2bd50:	andeq	r2, r2, r2, lsl #17
   2bd54:	andeq	r2, r2, r4, asr ip
   2bd58:	andeq	r3, r2, sl, lsl #25
   2bd5c:	muleq	r2, r2, r8
   2bd60:	ldrdeq	sp, [r3], -r8
   2bd64:	andeq	r0, r0, ip, lsr #8
   2bd68:	andeq	r4, r2, r2, lsl #14
   2bd6c:	andeq	fp, r1, ip, ror #7
   2bd70:	andeq	r2, r2, r2, lsr #18
   2bd74:	andeq	r2, r2, lr, ror #18
   2bd78:	cfldr32mi	mvfx11, [r3], {112}	; 0x70
   2bd7c:	cfstrsvs	mvf4, [r3], #-496	; 0xfffffe10
   2bd80:	vldrle	d2, [sp, #-0]
   2bd84:	strcs	r4, [r0, #-3601]	; 0xfffff1ef
   2bd88:	ands	r4, r6, lr, ror r4
   2bd8c:	cmnlt	fp, r3, lsr #26
   2bd90:	strvs	r6, [r5, #-2274]!	; 0xfffff71e
   2bd94:	strmi	r1, [sl], #-2712	; 0xfffff568
   2bd98:	bl	fe8bc7a4 <full_module_path@@Base+0xfe84323c>
   2bd9c:	ldmdble	r0, {r0, r1, r9}
   2bda0:	stmib	r4, {r0, r5, r6, r8, fp, sp, lr}^
   2bda4:	addmi	r3, fp, #805306368	; 0x30000000
   2bda8:	movweq	lr, #7075	; 0x1ba3
   2bdac:	rscvs	fp, r3, r8, lsr #30
   2bdb0:	blx	fe9db6 <full_module_path@@Base+0xf7084e>
   2bdb4:	blcs	46e88 <_IO_stdin_used@@Base+0x1610>
   2bdb8:	stmdbvs	r1!, {r1, r8, sl, fp, ip, lr, pc}
   2bdbc:	mvnle	r2, r0, lsl #18
   2bdc0:			; <UNDEFINED> instruction: 0x6125bd70
   2bdc4:	svclt	0x0000bd70
   2bdc8:	andeq	sp, r3, r8, lsl #2
   2bdcc:	strdeq	sp, [r3], -ip
   2bdd0:	svcmi	0x00f0e92d
   2bdd4:	blmi	1bd8090 <full_module_path@@Base+0x1b5eb28>
   2bdd8:	stclmi	13, cr4, [pc], #-440	; 2bc28 <fchmod@plt+0x2506c>
   2bddc:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
   2bde0:	stmdbpl	ip!, {r0, r1, r3, r4, r6, r7, r8, r9, fp, sp, lr}
   2bde4:	stmdavs	r4!, {r0, r1, r7, r9, lr}
   2bde8:			; <UNDEFINED> instruction: 0xf04f942b
   2bdec:	cfstrdmi	mvd0, [fp], #-0
   2bdf0:	ldrbtmi	r9, [ip], #-262	; 0xfffffefa
   2bdf4:			; <UNDEFINED> instruction: 0xf0009407
   2bdf8:			; <UNDEFINED> instruction: 0x469080be
   2bdfc:			; <UNDEFINED> instruction: 0xf7da4606
   2be00:	strmi	lr, [r0, #3416]	; 0xd58
   2be04:	stmdacs	r0, {r0, r1, r2, r3, r6, ip, lr, pc}
   2be08:	blls	1e2bb0 <full_module_path@@Base+0x169648>
   2be0c:	stmdaeq	r0, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   2be10:	movwls	r4, #25603	; 0x6403
   2be14:	svceq	0x0000f1b8
   2be18:			; <UNDEFINED> instruction: 0xf8dfd045
   2be1c:	rsbsmi	fp, r2, #132, 2	; 0x21
   2be20:	andseq	pc, pc, #2
   2be24:	stmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   2be28:			; <UNDEFINED> instruction: 0xf00644fb
   2be2c:			; <UNDEFINED> instruction: 0xf04f031f
   2be30:	svclt	0x00580701
   2be34:	strcs	r4, [r0], #-595	; 0xfffffdad
   2be38:	beq	226a58 <full_module_path@@Base+0x1ad4f0>
   2be3c:	addsmi	sl, pc, sl, lsl #20
   2be40:	blge	2972f0 <full_module_path@@Base+0x21dd88>
   2be44:	movwls	r9, #16901	; 0x4205
   2be48:	blls	19125c <full_module_path@@Base+0x117cf4>
   2be4c:			; <UNDEFINED> instruction: 0xf8439d03
   2be50:	adcmi	r4, fp, #4, 30
   2be54:			; <UNDEFINED> instruction: 0x4630d1fb
   2be58:			; <UNDEFINED> instruction: 0xf7da9503
   2be5c:	bls	166b64 <full_module_path@@Base+0xed5fc>
   2be60:	strls	sl, [sl], #-2860	; 0xfffff4d4
   2be64:	strbmi	r9, [sl], -r0, lsl #4
   2be68:	addeq	lr, r0, r3, lsl #22
   2be6c:	ldrmi	r2, [r9], -r0, lsl #6
   2be70:	stcpl	8, cr15, [r4], {80}	; 0x50
   2be74:			; <UNDEFINED> instruction: 0x0c07ea45
   2be78:	ldrsbpl	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   2be7c:	stcgt	8, cr15, [r4], {64}	; 0x40
   2be80:	strls	r4, [r9, #-1616]	; 0xfffff9b0
   2be84:	b	ff6e9df4 <full_module_path@@Base+0xff67088c>
   2be88:	stclle	8, cr2, [r5, #-0]
   2be8c:			; <UNDEFINED> instruction: 0xf7da4630
   2be90:	blge	b66b30 <full_module_path@@Base+0xaed5c8>
   2be94:	addeq	lr, r0, r3, lsl #22
   2be98:	stccc	8, cr15, [r4], {80}	; 0x50
   2be9c:	tstle	sp, pc, lsl r2
   2bea0:	svceq	0x0000f1b8
   2bea4:	bmi	10205f0 <full_module_path@@Base+0xfa7088>
   2bea8:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
   2beac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2beb0:	subsmi	r9, sl, fp, lsr #22
   2beb4:	eorlt	sp, sp, sl, ror #2
   2beb8:	svchi	0x00f0e8bd
   2bebc:	strbmi	r9, [r2], -r6, lsl #18
   2bec0:			; <UNDEFINED> instruction: 0xf7da4630
   2bec4:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   2bec8:	blls	1e2bb4 <full_module_path@@Base+0x16964c>
   2becc:	stmdaeq	r0, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   2bed0:	movwls	r4, #25603	; 0x6403
   2bed4:	svceq	0x0000f1b8
   2bed8:			; <UNDEFINED> instruction: 0xe7e4d1b7
   2bedc:	ldc	7, cr15, [r4], {218}	; 0xda
   2bee0:	stmdbcs	r4, {r0, fp, sp, lr}
   2bee4:	stmdbcs	fp, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   2bee8:			; <UNDEFINED> instruction: 0x4630d094
   2beec:			; <UNDEFINED> instruction: 0xf7fd9103
   2bef0:			; <UNDEFINED> instruction: 0x4604fad7
   2bef4:			; <UNDEFINED> instruction: 0xf8a6f7e4
   2bef8:	strbmi	r4, [r3], -fp, lsr #20
   2befc:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
   2bf00:	andmi	lr, r0, sp, asr #19
   2bf04:			; <UNDEFINED> instruction: 0xf7f52003
   2bf08:	stmdbmi	r8!, {r0, r1, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   2bf0c:	subne	pc, r9, #64, 4
   2bf10:	ldrbtmi	r2, [r9], #-12
   2bf14:	blx	ffd69eca <full_module_path@@Base+0xffcf0962>
   2bf18:			; <UNDEFINED> instruction: 0xf7dad004
   2bf1c:	stmdavs	r1, {r1, r2, r4, r5, r6, sl, fp, sp, lr, pc}
   2bf20:	andsle	r2, r2, r9, lsl #18
   2bf24:	bls	1febb4 <full_module_path@@Base+0x18564c>
   2bf28:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2bf2c:	addle	r2, ip, r0, lsl #22
   2bf30:			; <UNDEFINED> instruction: 0xf7da2000
   2bf34:	tstcs	r1, lr, asr sl
   2bf38:			; <UNDEFINED> instruction: 0xf83cf7ff
   2bf3c:			; <UNDEFINED> instruction: 0xf7dae785
   2bf40:	stmdavs	r1, {r2, r5, r6, sl, fp, sp, lr, pc}
   2bf44:	addle	r2, r0, r4, lsl #18
   2bf48:	ldrtmi	lr, [r0], -pc, asr #15
   2bf4c:			; <UNDEFINED> instruction: 0xf7fd9104
   2bf50:	andls	pc, r3, r7, lsr #21
   2bf54:			; <UNDEFINED> instruction: 0xf876f7e4
   2bf58:	stmdbls	r4, {r1, r2, r4, r9, fp, lr}
   2bf5c:	blls	fd14c <full_module_path@@Base+0x83be4>
   2bf60:	andcs	r9, r3, r0
   2bf64:	ldc2	7, cr15, [r4, #980]	; 0x3d4
   2bf68:	vmul.i8	d20, d0, d3
   2bf6c:	andcs	r1, fp, pc, asr r2
   2bf70:			; <UNDEFINED> instruction: 0xf7eb4479
   2bf74:	blmi	4aae90 <full_module_path@@Base+0x431928>
   2bf78:	addsvc	pc, pc, #1325400064	; 0x4f000000
   2bf7c:	ldmdami	r1, {r4, r8, fp, lr}
   2bf80:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2bf84:	ldrbtmi	r3, [r8], #-860	; 0xfffffca4
   2bf88:	mcr	7, 0, pc, cr10, cr10, {6}	; <UNPREDICTABLE>
   2bf8c:	b	1e69efc <full_module_path@@Base+0x1df0994>
   2bf90:	andeq	sp, r3, r8, lsr #1
   2bf94:	andeq	sl, r3, r6, ror #22
   2bf98:	andeq	r0, r0, ip, lsr #7
   2bf9c:	andeq	sl, r3, r2, asr fp
   2bfa0:	andeq	sp, r3, ip, asr r0
   2bfa4:	muleq	r3, sl, sl
   2bfa8:	ldrdeq	r2, [r2], -r2	; <UNPREDICTABLE>
   2bfac:	andeq	r3, r2, lr, lsl #18
   2bfb0:	andeq	r0, r0, r4, lsl r5
   2bfb4:	andeq	r2, r2, r4, lsr #13
   2bfb8:			; <UNDEFINED> instruction: 0x000238b0
   2bfbc:	andeq	r2, r2, r8, ror #16
   2bfc0:	muleq	r2, lr, r8
   2bfc4:	andeq	r2, r2, r6, lsr r6
   2bfc8:	ldrbmi	lr, [r0, sp, lsr #18]!
   2bfcc:			; <UNDEFINED> instruction: 0xf8df4606
   2bfd0:			; <UNDEFINED> instruction: 0x460f80b4
   2bfd4:	ldrbtmi	r4, [r8], #1556	; 0x614
   2bfd8:	ldrsbtcc	pc, [ip], -r8	; <UNPREDICTABLE>
   2bfdc:	teqle	r9, r3, lsl #5
   2bfe0:	stmdbpl	r8, {r3, r4, r6, r7, r8, fp, sp, lr, pc}
   2bfe4:	strbmi	r1, [fp, #-2219]	; 0xfffff755
   2bfe8:	blmi	a220a4 <full_module_path@@Base+0x9a8b3c>
   2bfec:			; <UNDEFINED> instruction: 0x809cf8df
   2bff0:	ldrbtmi	r4, [r8], #1147	; 0x47b
   2bff4:			; <UNDEFINED> instruction: 0xf8d869db
   2bff8:	ldrmi	r0, [sp], #-24	; 0xffffffe8
   2bffc:	svclt	0x0028454d
   2c000:	streq	lr, [r9, #-2981]	; 0xfffff45b
   2c004:	strtmi	r4, [r8], #-683	; 0xfffffd55
   2c008:	bl	feaa201c <full_module_path@@Base+0xfea28ab4>
   2c00c:	ldrbmi	r0, [r4, #-2565]	; 0xfffff5fb
   2c010:	strtmi	sp, [r2], -r9, lsr #16
   2c014:			; <UNDEFINED> instruction: 0xf7da4639
   2c018:	ldmdami	sp, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   2c01c:	ldrbtmi	r4, [r8], #-3357	; 0xfffff2e3
   2c020:	ldmib	r0, {r0, r2, r3, r4, r5, r6, sl, lr}^
   2c024:	bvs	a74c94 <full_module_path@@Base+0x9fb72c>
   2c028:	strtmi	r1, [r1], #-2322	; 0xfffff6ee
   2c02c:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   2c030:	stmib	r0, {r0, r3, r5, r9, sp, lr}^
   2c034:	blmi	634ca4 <full_module_path@@Base+0x5bb73c>
   2c038:			; <UNDEFINED> instruction: 0xf8d3447b
   2c03c:	adcsmi	r2, r2, #140	; 0x8c
   2c040:	pop	{r0, r1, r3, ip, lr, pc}
   2c044:	strdcs	r8, [r2, -r0]
   2c048:			; <UNDEFINED> instruction: 0xf7fd4610
   2c04c:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}^
   2c050:	strb	r5, [sl, r8, lsl #18]
   2c054:	mrc2	7, 5, pc, cr12, cr15, {7}
   2c058:	strtmi	lr, [r2], -sp, ror #15
   2c05c:	ldclvs	6, cr4, [r8, #-228]	; 0xffffff1c
   2c060:			; <UNDEFINED> instruction: 0x47f0e8bd
   2c064:			; <UNDEFINED> instruction: 0x4652e6b4
   2c068:			; <UNDEFINED> instruction: 0xf7da4639
   2c06c:	bl	fe966734 <full_module_path@@Base+0xfe8ed1cc>
   2c070:			; <UNDEFINED> instruction: 0xf8d80209
   2c074:	strtmi	r0, [sl], #-24	; 0xffffffe8
   2c078:	tsteq	sl, r7, lsl #22
   2c07c:	stmib	r6!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c080:	svclt	0x0000e7cb
   2c084:	andeq	ip, r3, lr, lsr #29
   2c088:	muleq	r3, r4, lr
   2c08c:	muleq	r3, r2, lr
   2c090:	andeq	sl, r4, r6, asr #21
   2c094:	andeq	ip, r3, r4, ror #28
   2c098:	andeq	ip, r3, ip, asr #28
   2c09c:	ldrbmi	lr, [r0, sp, lsr #18]!
   2c0a0:	ldcmi	6, cr4, [sl, #-520]!	; 0xfffffdf8
   2c0a4:	ldrmi	r4, [r4], -lr, lsl #12
   2c0a8:	blvs	feafd2a4 <full_module_path@@Base+0xfea83d3c>
   2c0ac:	smlalbble	r4, r4, r3, r2	; <UNPREDICTABLE>
   2c0b0:	blcs	47164 <_IO_stdin_used@@Base+0x18ec>
   2c0b4:	svcmi	0x0036d051
   2c0b8:	ldrsbls	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   2c0bc:	ldrbtmi	r4, [r9], #1151	; 0x47f
   2c0c0:	tstlt	r9, #2624	; 0xa40
   2c0c4:	ldrtmi	r6, [r0], -fp, ror #17
   2c0c8:	bl	fe886678 <full_module_path@@Base+0xfe80d110>
   2c0cc:	strbmi	r0, [r2, #-2051]	; 0xfffff7fd
   2c0d0:	strbmi	fp, [r2], -r8, lsr #30
   2c0d4:	svclt	0x002842a2
   2c0d8:	ldrmi	r4, [r1], -r2, lsr #12
   2c0dc:			; <UNDEFINED> instruction: 0xf7fe4690
   2c0e0:	ldmib	r7, {r0, r1, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   2c0e4:	bvs	ffeec55c <full_module_path@@Base+0xffe72ff4>
   2c0e8:	andeq	lr, r8, r0, lsl fp
   2c0ec:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   2c0f0:	tsteq	ip, r7, asr #19
   2c0f4:			; <UNDEFINED> instruction: 0xf8d9b96b
   2c0f8:	ldrbmi	r3, [r3, #-144]	; 0xffffff70
   2c0fc:	bl	fed6014c <full_module_path@@Base+0xfece6be4>
   2c100:	andsle	r0, r8, r8, lsl #8
   2c104:	strbmi	r6, [r6], #-3369	; 0xfffff2d7
   2c108:	bicsle	r2, fp, r0, lsl #18
   2c10c:			; <UNDEFINED> instruction: 0xf990f7ff
   2c110:	blvs	ffa66070 <full_module_path@@Base+0xff9ecb08>
   2c114:	ldrtmi	r4, [r1], -r2, asr #12
   2c118:			; <UNDEFINED> instruction: 0xff56f7ff
   2c11c:			; <UNDEFINED> instruction: 0x3090f8d9
   2c120:	mvnle	r4, r3, asr r5
   2c124:	ldrsbeq	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
   2c128:	ldrtmi	r4, [r1], -r2, asr #12
   2c12c:	mrc2	7, 2, pc, cr0, cr15, {7}
   2c130:	streq	lr, [r8], #-2996	; 0xfffff44c
   2c134:	pop	{r1, r2, r5, r6, r7, r8, ip, lr, pc}
   2c138:			; <UNDEFINED> instruction: 0xf7ff87f0
   2c13c:	adcmi	pc, r0, #606208	; 0x94000
   2c140:	blmi	5a05cc <full_module_path@@Base+0x527064>
   2c144:			; <UNDEFINED> instruction: 0xf8d3447b
   2c148:	ldrbmi	r2, [r2, #-144]	; 0xffffff70
   2c14c:			; <UNDEFINED> instruction: 0x4622d1f3
   2c150:	ldclvs	6, cr4, [r8, #-196]	; 0xffffff3c
   2c154:			; <UNDEFINED> instruction: 0x47f0e8bd
   2c158:			; <UNDEFINED> instruction: 0x4611e63a
   2c15c:			; <UNDEFINED> instruction: 0xf7fe4630
   2c160:	stmdbmi	lr, {r0, r1, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   2c164:	ldmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
   2c168:	bvs	ff234de0 <full_module_path@@Base+0xff1bb878>
   2c16c:			; <UNDEFINED> instruction: 0xf1431912
   2c170:	stmib	r1, {r8, r9}^
   2c174:	stmdacs	r0, {r2, r3, r4, r8, r9, sp}
   2c178:	blvs	ffa6050c <full_module_path@@Base+0xff9e6fa4>
   2c17c:	ldrtmi	r4, [r1], -r2, lsr #12
   2c180:			; <UNDEFINED> instruction: 0xff22f7ff
   2c184:	ldrdcs	lr, [r0], -sp
   2c188:			; <UNDEFINED> instruction: 0xf948f7fd
   2c18c:	ldrdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   2c190:	andeq	sl, r4, r8, lsr #20
   2c194:	andeq	ip, r3, r6, asr #27
   2c198:	andeq	ip, r3, r0, asr #26
   2c19c:	andeq	sl, r4, r0, lsl #19
   2c1a0:	bmi	93e634 <full_module_path@@Base+0x8c50cc>
   2c1a4:	blmi	93d390 <full_module_path@@Base+0x8c3e28>
   2c1a8:	ldrbtmi	fp, [fp], #-1520	; 0xfffffa10
   2c1ac:	vmlal.s32	<illegal reg q2.5>, d29, d10
   2c1b0:	stcmi	13, cr4, [r2, #-48]!	; 0xffffffd0
   2c1b4:			; <UNDEFINED> instruction: 0xf8cd6812
   2c1b8:			; <UNDEFINED> instruction: 0xf04f2404
   2c1bc:	ldmvs	sl, {r9}
   2c1c0:	bicslt	r4, sl, sp, ror r4
   2c1c4:			; <UNDEFINED> instruction: 0xb1ca699a
   2c1c8:	stmdacs	r0, {r3, r4, r7, r8, r9, fp, sp, lr}
   2c1cc:	blvs	ff6e2e2c <full_module_path@@Base+0xff6698c4>
   2c1d0:	blle	4f69d8 <full_module_path@@Base+0x47d470>
   2c1d4:	ldrbtmi	r4, [r9], #-2330	; 0xfffff6e6
   2c1d8:	ldmdblt	sl!, {r1, r3, fp, sp, lr}^
   2c1dc:	strcs	r4, [r2], #-2585	; 0xfffff5e7
   2c1e0:	stmiapl	sl!, {r2, r3, sp, lr}
   2c1e4:			; <UNDEFINED> instruction: 0xb1ae6816
   2c1e8:	stcge	13, cr4, [r1], {23}
   2c1ec:	vst3.16	{d20-d22}, [pc :256]!
   2c1f0:	strtmi	r6, [r1], -r0, lsl #5
   2c1f4:			; <UNDEFINED> instruction: 0xff52f7ff
   2c1f8:	ldrb	r6, [r8, r8, lsr #23]!
   2c1fc:	blmi	37ea50 <full_module_path@@Base+0x3054e8>
   2c200:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2c204:			; <UNDEFINED> instruction: 0xf8dd681a
   2c208:	subsmi	r3, sl, r4, lsl #8
   2c20c:	vrhadd.s8	d13, d13, d14
   2c210:	ldcllt	13, cr4, [r0, #48]!	; 0x30
   2c214:	ldrcs	r4, [ip, -lr, lsl #24]!
   2c218:	andscs	r6, lr, #23
   2c21c:	stmdbpl	fp!, {r1, r3, r4, r6, r7, r8, sl, sp, lr}
   2c220:	blcs	46294 <_IO_stdin_used@@Base+0xa1c>
   2c224:	shadd16mi	fp, r2, r8
   2c228:	ldrb	r6, [sp, sl, lsl #3]
   2c22c:	stmdb	r8!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c230:	andeq	sl, r3, r0, lsr #15
   2c234:	andeq	r0, r0, ip, lsr #7
   2c238:	ldrdeq	ip, [r3], -sl
   2c23c:	andeq	sl, r3, r4, lsl #15
   2c240:	andeq	sl, r4, lr, lsl #18
   2c244:	andeq	r0, r0, r4, lsl r5
   2c248:	muleq	r3, r8, ip
   2c24c:	andeq	sl, r3, r4, asr #14
   2c250:	andeq	r0, r0, r0, lsr #7
   2c254:	ldrdgt	pc, [r4], #-143	; 0xffffff71
   2c258:	blmi	474a68 <full_module_path@@Base+0x3fb500>
   2c25c:	strlt	r4, [r0, #-1276]	; 0xfffffb04
   2c260:			; <UNDEFINED> instruction: 0xf85cb083
   2c264:	strbtmi	r3, [r9], -r3
   2c268:	movwls	r6, #6171	; 0x181b
   2c26c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2c270:			; <UNDEFINED> instruction: 0xff14f7ff
   2c274:	mulcc	r1, sp, r8
   2c278:	muleq	r0, sp, r8
   2c27c:	bl	3eaa8 <fchmod@plt+0x37eec>
   2c280:	blmi	1f4294 <full_module_path@@Base+0x17ad2c>
   2c284:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2c288:	blls	862f8 <full_module_path@@Base+0xcd90>
   2c28c:	qaddle	r4, sl, r3
   2c290:	andlt	fp, r3, r0, lsl #5
   2c294:	blx	16a412 <full_module_path@@Base+0xf0eaa>
   2c298:	ldm	r2!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c29c:	andeq	sl, r3, r8, ror #13
   2c2a0:	andeq	r0, r0, ip, lsr #7
   2c2a4:	andeq	sl, r3, r0, asr #13
   2c2a8:	ldrsbtgt	pc, [r8], -pc	; <UNPREDICTABLE>
   2c2ac:	blmi	3b4ac4 <full_module_path@@Base+0x33b55c>
   2c2b0:	strlt	r4, [r0, #-1276]	; 0xfffffb04
   2c2b4:			; <UNDEFINED> instruction: 0xf85cb083
   2c2b8:	strbtmi	r3, [r9], -r3
   2c2bc:	movwls	r6, #6171	; 0x181b
   2c2c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2c2c4:	mcr2	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   2c2c8:	blmi	1feaf0 <full_module_path@@Base+0x185588>
   2c2cc:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
   2c2d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2c2d4:	subsmi	r9, sl, r1, lsl #22
   2c2d8:	andlt	sp, r3, r2, lsl #2
   2c2dc:	blx	16a45a <full_module_path@@Base+0xf0ef2>
   2c2e0:	stmia	lr, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c2e4:	muleq	r3, r4, r6
   2c2e8:	andeq	r0, r0, ip, lsr #7
   2c2ec:	andeq	sl, r3, r8, ror r6
   2c2f0:	cfstr32mi	mvfx11, [pc], #-224	; 2c218 <fchmod@plt+0x2565c>
   2c2f4:	ldrbtmi	r4, [ip], #-3375	; 0xfffff2d1
   2c2f8:	cfstrsvs	mvf4, [r3, #-500]!	; 0xfffffe0c
   2c2fc:	blmi	bd9030 <full_module_path@@Base+0xb5fac8>
   2c300:	blvs	fe63d4f4 <full_module_path@@Base+0xfe5c3f8c>
   2c304:			; <UNDEFINED> instruction: 0xffd0f7ff
   2c308:	blle	a33b20 <full_module_path@@Base+0x9ba5b8>
   2c30c:	tstcs	r0, fp, lsr #20
   2c310:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
   2c314:	stmiapl	fp!, {r0, r4, r6, sl, sp, lr}^
   2c318:			; <UNDEFINED> instruction: 0x3016f9b3
   2c31c:	vstrle	d2, [r8, #-4]
   2c320:	cdp2	7, 9, cr15, cr0, cr3, {7}
   2c324:	strtmi	r4, [r3], -r7, lsr #18
   2c328:			; <UNDEFINED> instruction: 0x46024479
   2c32c:			; <UNDEFINED> instruction: 0xf7f52002
   2c330:	blmi	9ac0c4 <full_module_path@@Base+0x932b5c>
   2c334:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
   2c338:			; <UNDEFINED> instruction: 0xf7e26b98
   2c33c:	blmi	92b1e0 <full_module_path@@Base+0x8b1c78>
   2c340:	stmiapl	fp!, {r2, r8, r9, sp, lr}^
   2c344:	bllt	11063b8 <full_module_path@@Base+0x108ce50>
   2c348:	andcs	r4, r1, #33792	; 0x8400
   2c34c:	ldrbvs	r4, [sl], #-1147	; 0xfffffb85
   2c350:			; <UNDEFINED> instruction: 0xf7ffbd38
   2c354:	stcvs	8, cr15, [r3, #-436]!	; 0xfffffe4c
   2c358:	bicsle	r2, r0, r0, lsl #22
   2c35c:	stcne	13, cr11, [r3], #224	; 0xe0
   2c360:	bmi	7607b4 <full_module_path@@Base+0x6e724c>
   2c364:	blmi	5b4770 <full_module_path@@Base+0x53b208>
   2c368:	andsvs	r5, r1, sl, lsr #17
   2c36c:			; <UNDEFINED> instruction: 0xf9b358eb
   2c370:	blcs	b83d0 <full_module_path@@Base+0x3ee68>
   2c374:			; <UNDEFINED> instruction: 0xf7e3ddec
   2c378:	ldmdbmi	r7, {r0, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   2c37c:	ldrhtmi	lr, [r8], -sp
   2c380:			; <UNDEFINED> instruction: 0x46024479
   2c384:			; <UNDEFINED> instruction: 0xf7f52002
   2c388:	strcc	fp, [r1], #-3895	; 0xfffff0c9
   2c38c:	bmi	5207b4 <full_module_path@@Base+0x4a724c>
   2c390:	svcvs	0x0093447a
   2c394:	ldrvs	r3, [r3, r1, lsl #6]
   2c398:			; <UNDEFINED> instruction: 0xf002bd38
   2c39c:	ldrb	pc, [r3, r3, lsr #16]	; <UNPREDICTABLE>
   2c3a0:	vst2.8	{d20,d22}, [pc]
   2c3a4:	ldrdcs	r6, [ip], -r3
   2c3a8:			; <UNDEFINED> instruction: 0xf7eb4479
   2c3ac:	svclt	0x0000f9a9
   2c3b0:	andeq	ip, r3, lr, lsl #23
   2c3b4:	andeq	sl, r3, ip, asr #12
   2c3b8:	andeq	ip, r3, r4, lsl #23
   2c3bc:	ldrdeq	sl, [r4], -r2
   2c3c0:	andeq	r0, r0, r0, lsl #11
   2c3c4:	andeq	r9, r1, r8, lsr #26
   2c3c8:	andeq	ip, r3, lr, asr #22
   2c3cc:	strdeq	r0, [r0], -r8
   2c3d0:	muleq	r4, r8, r7
   2c3d4:	andeq	r0, r0, r0, lsl #13
   2c3d8:	strdeq	r9, [r1], -ip
   2c3dc:	andeq	sl, r4, r4, asr r7
   2c3e0:	andeq	r3, r2, r8, ror r4
   2c3e4:	svcmi	0x00f0e92d
   2c3e8:			; <UNDEFINED> instruction: 0xf8dfb085
   2c3ec:			; <UNDEFINED> instruction: 0x468890b0
   2c3f0:	ldrdlt	pc, [ip], pc	; <UNPREDICTABLE>
   2c3f4:	ldrbtmi	r4, [r9], #1559	; 0x617
   2c3f8:	smlabteq	r1, sp, r9, lr
   2c3fc:	andls	r4, r3, #-83886080	; 0xfb000000
   2c400:	and	r4, r7, lr, asr #12
   2c404:	blx	eea3ac <full_module_path@@Base+0xe70e44>
   2c408:	ldrsbgt	pc, [ip], #-134	; 0xffffff7a	; <UNPREDICTABLE>
   2c40c:	blle	10bdb64 <full_module_path@@Base+0x10445fc>
   2c410:			; <UNDEFINED> instruction: 0xff6ef7ff
   2c414:	ldrmi	lr, [r8, #-2521]	; 0xfffff627
   2c418:			; <UNDEFINED> instruction: 0xf8d62200
   2c41c:			; <UNDEFINED> instruction: 0x4639c05c
   2c420:	svccc	0x0000f5b4
   2c424:			; <UNDEFINED> instruction: 0xf1754640
   2c428:	svclt	0x00b40300
   2c42c:	beq	ce8570 <full_module_path@@Base+0xc6f008>
   2c430:	beq	2e8574 <full_module_path@@Base+0x26f00c>
   2c434:	ble	ff97db8c <full_module_path@@Base+0xff904624>
   2c438:			; <UNDEFINED> instruction: 0xf10c481a
   2c43c:	ldmdbmi	sl, {r0, r8, r9}
   2c440:	ldrbtmi	r2, [r8], #-512	; 0xfffffe00
   2c444:			; <UNDEFINED> instruction: 0xf85b65c3
   2c448:	stmdals	r1, {r0, ip, sp}
   2c44c:	bvs	fe6864c0 <full_module_path@@Base+0xfe60cf58>
   2c450:	bl	fe8466c4 <full_module_path@@Base+0xfe7cd15c>
   2c454:			; <UNDEFINED> instruction: 0xf8530a01
   2c458:	stmibhi	lr, {r1, r3, r5, ip}^
   2c45c:	ldreq	r6, [r7, #2187]!	; 0x88b
   2c460:	ldmdami	r2, {r0, r1, r2, r3, r8, sl, ip, lr, pc}
   2c464:			; <UNDEFINED> instruction: 0xf85b04f6
   2c468:	stmdavs	r0, {}	; <UNPREDICTABLE>
   2c46c:	andeq	lr, r0, pc, ror #20
   2c470:	addeq	lr, r0, pc, asr #20
   2c474:	stmdacc	r4, {r3, r6, r8, r9, sl, fp, ip, sp, pc}
   2c478:	tstcs	r0, r8, lsl #16
   2c47c:	bl	10325f0 <full_module_path@@Base+0xfb9088>
   2c480:	stmdbmi	fp, {r1, r9}
   2c484:	bl	1172818 <full_module_path@@Base+0x10f92b0>
   2c488:	ldrbtmi	r0, [r9], #-514	; 0xfffffdfe
   2c48c:	andscc	lr, r8, #3162112	; 0x304000
   2c490:	pop	{r0, r2, ip, sp, pc}
   2c494:	ldmib	r6, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   2c498:	bfi	r4, r8, #10, #4
   2c49c:	andeq	sl, r4, lr, ror #13
   2c4a0:	andeq	sl, r3, r8, asr #10
   2c4a4:	andeq	sl, r4, r2, lsr #13
   2c4a8:	andeq	r0, r0, r8, asr r5
   2c4ac:	andeq	r0, r0, r8, lsl #13
   2c4b0:	andeq	sl, r4, sl, asr r6
   2c4b4:	bmi	f3f1a8 <full_module_path@@Base+0xec5c40>
   2c4b8:	ldrblt	r4, [r0, #1147]!	; 0x47b
   2c4bc:	ldmpl	lr, {r0, r1, r7, ip, sp, pc}
   2c4c0:	strmi	r4, [r5], -ip, lsl #12
   2c4c4:	blcs	7c6598 <full_module_path@@Base+0x74d030>
   2c4c8:			; <UNDEFINED> instruction: 0xf04fbfb4
   2c4cc:	vst1.8	{d21}, [pc], r0
   2c4d0:			; <UNDEFINED> instruction: 0xf7ff3700
   2c4d4:	stmdacs	r0, {r0, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   2c4d8:	blle	1084860 <full_module_path@@Base+0x100b2f8>
   2c4dc:			; <UNDEFINED> instruction: 0xf7ff4628
   2c4e0:	addmi	pc, r7, #3632	; 0xe30
   2c4e4:	tstle	sl, #32, 2
   2c4e8:	blcs	6c65bc <full_module_path@@Base+0x64d054>
   2c4ec:	blmi	c2353c <full_module_path@@Base+0xba9fd4>
   2c4f0:			; <UNDEFINED> instruction: 0xf8d3447b
   2c4f4:	mrccs	0, 0, r6, cr0, cr4, {4}
   2c4f8:	stmdale	r2, {r1, r2, r5, r7, r8, sp, lr}^
   2c4fc:			; <UNDEFINED> instruction: 0xf7ff4628
   2c500:	stmdacs	r0, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   2c504:	cmnvs	r0, r5, lsl #12
   2c508:	stmdbvs	r3!, {r1, r3, r4, r8, r9, fp, ip, lr, pc}
   2c50c:	lfmle	f4, 4, [r7], {152}	; 0x98
   2c510:	ldcllt	0, cr11, [r0, #12]!
   2c514:			; <UNDEFINED> instruction: 0xf7ff4628
   2c518:	strmi	pc, [r6], -r7, asr #29
   2c51c:	andls	lr, r1, fp, ror #15
   2c520:	ldc2	7, cr15, [r0, #908]	; 0x38c
   2c524:	bls	7e9b4 <full_module_path@@Base+0x544c>
   2c528:			; <UNDEFINED> instruction: 0x46034479
   2c52c:			; <UNDEFINED> instruction: 0xf7f52003
   2c530:	stmdbmi	r0!, {r0, r1, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   2c534:	rsbsvc	pc, r7, #64, 4
   2c538:	ldrbtmi	r2, [r9], #-2
   2c53c:			; <UNDEFINED> instruction: 0xf8e0f7eb
   2c540:	stc2	7, cr15, [r0, #908]	; 0x38c
   2c544:			; <UNDEFINED> instruction: 0x462a491c
   2c548:			; <UNDEFINED> instruction: 0x46034479
   2c54c:			; <UNDEFINED> instruction: 0xf7f52003
   2c550:	ldmdbmi	sl, {r0, r1, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   2c554:	addvc	pc, r3, #64, 4
   2c558:	ldrbtmi	r2, [r9], #-2
   2c55c:			; <UNDEFINED> instruction: 0xf8d0f7eb
   2c560:			; <UNDEFINED> instruction: 0xf7e39001
   2c564:	ldmdbmi	r6, {r0, r1, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   2c568:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
   2c56c:	andcs	r4, r3, r3, lsl #12
   2c570:	mcr2	7, 2, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
   2c574:	vmul.i8	d20, d0, d3
   2c578:	andcs	r7, r2, r1, ror r2
   2c57c:			; <UNDEFINED> instruction: 0xf7eb4479
   2c580:			; <UNDEFINED> instruction: 0xf7e3f8bf
   2c584:	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   2c588:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   2c58c:	andcs	r4, r3, r3, lsl #12
   2c590:	mrc2	7, 1, pc, cr2, cr5, {7}
   2c594:	vmla.i8	d20, d0, d13
   2c598:	andcs	r7, r2, sp, ror r2
   2c59c:			; <UNDEFINED> instruction: 0xf7eb4479
   2c5a0:	svclt	0x0000f8af
   2c5a4:	andeq	sl, r3, ip, lsl #9
   2c5a8:	andeq	r0, r0, ip, lsr #8
   2c5ac:	muleq	r3, r4, r9
   2c5b0:	andeq	r2, r2, r0, lsr #2
   2c5b4:	andeq	r3, r2, r6, ror #5
   2c5b8:	andeq	r2, r2, r4, asr #2
   2c5bc:	andeq	r3, r2, r6, asr #5
   2c5c0:	strheq	r2, [r2], -sl
   2c5c4:	andeq	r3, r2, r4, lsr #5
   2c5c8:	ldrdeq	r2, [r2], -lr
   2c5cc:	andeq	r3, r2, r4, lsl #5
   2c5d0:	mvnsmi	lr, #737280	; 0xb4000
   2c5d4:	cdpmi	0, 2, cr11, cr14, cr9, {4}
   2c5d8:	blmi	bb3f14 <full_module_path@@Base+0xb3a9ac>
   2c5dc:	ldrbtmi	r4, [lr], #-1546	; 0xfffff9f6
   2c5e0:	strmi	r4, [ip], -pc, ror #12
   2c5e4:	ldmpl	r3!, {r0, r2, r8, fp, sp, pc}^
   2c5e8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c5ec:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c5f0:	ldmdavs	fp, {r1, r2, r9, sl, lr}
   2c5f4:			; <UNDEFINED> instruction: 0xf04f9307
   2c5f8:	stmib	sp, {r8, r9}^
   2c5fc:			; <UNDEFINED> instruction: 0xf7ff8900
   2c600:			; <UNDEFINED> instruction: 0xf10dfd4d
   2c604:			; <UNDEFINED> instruction: 0x462a0115
   2c608:			; <UNDEFINED> instruction: 0x46382310
   2c60c:	svc	0x00caf7d9
   2c610:	mulsne	r4, sp, r8
   2c614:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
   2c618:	orrseq	lr, r1, #3072	; 0xc00
   2c61c:	mlscs	r8, r3, r8, pc	; <UNPREDICTABLE>
   2c620:			; <UNDEFINED> instruction: 0xf1c2b1ba
   2c624:	ldrmi	r0, [r4], #-264	; 0xfffffef8
   2c628:	stccs	3, cr2, [r9], {1}
   2c62c:	vpmax.u8	d15, d1, d3
   2c630:			; <UNDEFINED> instruction: 0xf883fa5f
   2c634:	ldmdbne	r9!, {r1, r2, r3, r4, sl, fp, ip, lr, pc}^
   2c638:			; <UNDEFINED> instruction: 0xf7ff4630
   2c63c:	blge	26bb00 <full_module_path@@Base+0x1f2598>
   2c640:			; <UNDEFINED> instruction: 0xf89d441c
   2c644:			; <UNDEFINED> instruction: 0xf1082014
   2c648:			; <UNDEFINED> instruction: 0x401333ff
   2c64c:	stccc	8, cr15, [r1], #-16
   2c650:	blge	264664 <full_module_path@@Base+0x1eb0fc>
   2c654:			; <UNDEFINED> instruction: 0xf805441d
   2c658:	bmi	4336e0 <full_module_path@@Base+0x3ba178>
   2c65c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   2c660:	ldrdeq	lr, [r0, -sp]
   2c664:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2c668:	subsmi	r9, sl, r7, lsl #22
   2c66c:	andlt	sp, r9, lr, lsl #2
   2c670:	mvnshi	lr, #12386304	; 0xbd0000
   2c674:	andcs	r4, r3, sl, lsl #18
   2c678:			; <UNDEFINED> instruction: 0xf7f54479
   2c67c:	stmdbmi	r9, {r0, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   2c680:	rscsvs	pc, r6, #64, 4
   2c684:	ldrbtmi	r2, [r9], #-12
   2c688:			; <UNDEFINED> instruction: 0xf83af7eb
   2c68c:	mrc	7, 7, APSR_nzcv, cr8, cr9, {6}
   2c690:	andeq	sl, r3, r6, ror #6
   2c694:	andeq	r0, r0, ip, lsr #7
   2c698:	ldrdeq	r2, [r2], -r2	; <UNPREDICTABLE>
   2c69c:	andeq	sl, r3, r6, ror #5
   2c6a0:	andeq	r2, r2, r8, lsr r0
   2c6a4:	muleq	r2, sl, r1
   2c6a8:	blmi	4feef8 <full_module_path@@Base+0x485990>
   2c6ac:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   2c6b0:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   2c6b4:	ldmdavs	fp, {r2, r9, sl, lr}
   2c6b8:			; <UNDEFINED> instruction: 0xf04f9303
   2c6bc:			; <UNDEFINED> instruction: 0xf7ff0300
   2c6c0:	mcrrne	13, 15, pc, r3, cr3	; <UNPREDICTABLE>
   2c6c4:	bfine	fp, r8, (invalid: 30:1)
   2c6c8:	bmi	3606f4 <full_module_path@@Base+0x2e718c>
   2c6cc:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   2c6d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2c6d4:	subsmi	r9, sl, r3, lsl #22
   2c6d8:	andlt	sp, r4, r9, lsl #2
   2c6dc:			; <UNDEFINED> instruction: 0x4620bd10
   2c6e0:	andcs	r4, r8, #110100480	; 0x6900000
   2c6e4:	ldc2l	7, cr15, [sl], {255}	; 0xff
   2c6e8:	ldrdeq	lr, [r0, -sp]
   2c6ec:			; <UNDEFINED> instruction: 0xf7d9e7ed
   2c6f0:	svclt	0x0000eec8
   2c6f4:	muleq	r3, r8, r2
   2c6f8:	andeq	r0, r0, ip, lsr #7
   2c6fc:	andeq	sl, r3, r6, ror r2
   2c700:			; <UNDEFINED> instruction: 0x460db538
   2c704:			; <UNDEFINED> instruction: 0xf7ff4614
   2c708:	movwcs	pc, #3273	; 0xcc9	; <UNPREDICTABLE>
   2c70c:	cfldr32lt	mvfx5, [r8, #-172]!	; 0xffffff54
   2c710:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   2c714:	blmi	3f4f20 <full_module_path@@Base+0x37b9b8>
   2c718:	strlt	r4, [r0, #-1276]	; 0xfffffb04
   2c71c:			; <UNDEFINED> instruction: 0xf85cb083
   2c720:			; <UNDEFINED> instruction: 0xf10d3003
   2c724:	ldmdavs	fp, {r0, r1, r8}
   2c728:			; <UNDEFINED> instruction: 0xf04f9301
   2c72c:			; <UNDEFINED> instruction: 0xf7ff0300
   2c730:	bmi	2aba0c <full_module_path@@Base+0x2324a4>
   2c734:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   2c738:	muleq	r3, sp, r8
   2c73c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2c740:	subsmi	r9, sl, r1, lsl #22
   2c744:	andlt	sp, r3, r2, lsl #2
   2c748:	blx	16a8c6 <full_module_path@@Base+0xf135e>
   2c74c:	mrc	7, 4, APSR_nzcv, cr8, cr9, {6}
   2c750:	andeq	sl, r3, ip, lsr #4
   2c754:	andeq	r0, r0, ip, lsr #7
   2c758:	andeq	sl, r3, lr, lsl #4
   2c75c:	svcmi	0x00f0e92d
   2c760:	ldmdbmi	r4, {r1, r2, r3, r9, sl, lr}^
   2c764:	blmi	153dfe8 <full_module_path@@Base+0x14c4a80>
   2c768:	ldrbtmi	fp, [r9], #-141	; 0xffffff73
   2c76c:	andls	r4, r4, #5242880	; 0x500000
   2c770:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   2c774:			; <UNDEFINED> instruction: 0xf04f930b
   2c778:	blmi	142d380 <full_module_path@@Base+0x13b3e18>
   2c77c:	movwls	r4, #21627	; 0x547b
   2c780:	movweq	pc, #16407	; 0x4017	; <UNPREDICTABLE>
   2c784:	andle	r9, r5, r1, lsl #6
   2c788:	ldrbtmi	r4, [ip], #-3149	; 0xfffff3b3
   2c78c:	ldrdcc	pc, [r8], r4
   2c790:	cmnle	ip, #805306377	; 0x30000009
   2c794:			; <UNDEFINED> instruction: 0xf0074b4b
   2c798:			; <UNDEFINED> instruction: 0xf8df0902
   2c79c:	ldrbtmi	fp, [fp], #-300	; 0xfffffed4
   2c7a0:	ldrbtmi	r9, [fp], #771	; 0x303
   2c7a4:	blcc	933bc <full_module_path@@Base+0x19e54>
   2c7a8:	blls	913b8 <full_module_path@@Base+0x17e50>
   2c7ac:	tstlt	fp, r4, lsr r6
   2c7b0:	svcvs	0x00dc9b03
   2c7b4:			; <UNDEFINED> instruction: 0xf10d9b02
   2c7b8:	bl	12e82c <full_module_path@@Base+0xb52c4>
   2c7bc:			; <UNDEFINED> instruction: 0xf8db0a03
   2c7c0:	andcs	r3, r1, #56	; 0x38
   2c7c4:	eorsle	r4, pc, fp, lsr #5
   2c7c8:	strtmi	r4, [r8], -r1, asr #12
   2c7cc:	ldc2l	7, cr15, [ip, #1016]	; 0x3f8
   2c7d0:			; <UNDEFINED> instruction: 0xf89db1c8
   2c7d4:			; <UNDEFINED> instruction: 0x07f9301b
   2c7d8:	blx	fed1c4f0 <full_module_path@@Base+0xfeca2f88>
   2c7dc:	ldmdbeq	r2, {r0, r1, r7, r9, ip, sp, lr, pc}^
   2c7e0:	blcs	2e17fc <full_module_path@@Base+0x268294>
   2c7e4:	blcs	39c44c <full_module_path@@Base+0x322ee4>
   2c7e8:	andcs	fp, r1, #12, 30	; 0x30
   2c7ec:	tstlt	r2, #0, 4
   2c7f0:			; <UNDEFINED> instruction: 0xf1b91ba3
   2c7f4:	blx	fecf03fc <full_module_path@@Base+0xfec76e94>
   2c7f8:	b	142960c <full_module_path@@Base+0x13b00a4>
   2c7fc:	svclt	0x00081353
   2c800:	blcs	35408 <fchmod@plt+0x2e84c>
   2c804:	andcs	sp, r0, #-1073741770	; 0xc0000036
   2c808:			; <UNDEFINED> instruction: 0xf1b97022
   2c80c:	andle	r0, r4, r0, lsl #30
   2c810:	bcs	f0a8e0 <full_module_path@@Base+0xe91378>
   2c814:	bcs	91c47c <full_module_path@@Base+0x8a2f14>
   2c818:	blls	a0b3c <full_module_path@@Base+0x275d4>
   2c81c:	stmiblt	r3!, {r5, r7, r8, r9, fp, ip}^
   2c820:	blmi	97f0d0 <full_module_path@@Base+0x905b68>
   2c824:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2c828:	blls	306898 <full_module_path@@Base+0x28d330>
   2c82c:	teqle	lr, sl, asr r0
   2c830:	pop	{r0, r2, r3, ip, sp, pc}
   2c834:	ldrbmi	r8, [r4, #-4080]	; 0xfffff010
   2c838:			; <UNDEFINED> instruction: 0xf804bf38
   2c83c:			; <UNDEFINED> instruction: 0xf8db3b01
   2c840:	andcs	r3, r1, #56	; 0x38
   2c844:			; <UNDEFINED> instruction: 0xd1bf42ab
   2c848:	strtmi	sl, [r8], -r7, lsl #18
   2c84c:	stc2	7, cr15, [r6], #-1020	; 0xfffffc04
   2c850:	mulscc	ip, sp, r8
   2c854:	andscc	pc, fp, sp, lsl #17
   2c858:	ldmdbmi	sp, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   2c85c:	blls	135c64 <full_module_path@@Base+0xbc6fc>
   2c860:	bmi	73da4c <full_module_path@@Base+0x6c44e4>
   2c864:	cmncc	ip, r5, lsl #16
   2c868:	stmdavs	fp, {r1, r3, r8, r9, ip, pc}
   2c86c:	bne	ff9049a8 <full_module_path@@Base+0xff88b440>
   2c870:	addvs	r9, fp, r7, lsl #12
   2c874:	strls	r2, [r9, #-790]	; 0xfffffcea
   2c878:	stmpl	r0, {r3, r8, sl, ip, pc}
   2c87c:	stmdavs	r0, {r0, r1, r2, r9, fp, sp, pc}
   2c880:	ldc2	7, cr15, [r6, #-904]!	; 0xfffffc78
   2c884:	blls	2930a8 <full_module_path@@Base+0x219b40>
   2c888:	stmdals	r9, {r0, r2, r4, r6, r7, sl, ip, lr}
   2c88c:			; <UNDEFINED> instruction: 0xf502e7c8
   2c890:	svcvs	0x00e06880
   2c894:	strbmi	r2, [r2], -r1, lsl #2
   2c898:			; <UNDEFINED> instruction: 0xf80cf7f1
   2c89c:			; <UNDEFINED> instruction: 0x67e0b118
   2c8a0:	addhi	pc, r8, r4, asr #17
   2c8a4:	stmdami	ip, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   2c8a8:			; <UNDEFINED> instruction: 0xf7f14478
   2c8ac:	pld	[r9, sp, asr r8]
   2c8b0:	svclt	0x0000ede8
   2c8b4:	ldrdeq	sl, [r3], -sl	; <UNPREDICTABLE>
   2c8b8:	andeq	r0, r0, ip, lsr #7
   2c8bc:	andeq	sl, r3, r8, asr #3
   2c8c0:	andeq	sl, r4, sl, asr r3
   2c8c4:	andeq	sl, r4, r6, asr #6
   2c8c8:	andeq	ip, r3, r2, ror #13
   2c8cc:	andeq	sl, r3, r0, lsr #2
   2c8d0:	andeq	sl, r4, r4, lsl #5
   2c8d4:	andeq	r0, r0, ip, lsl r6
   2c8d8:	strdeq	r9, [r1], -ip
   2c8dc:	svcmi	0x00f0e92d
   2c8e0:	stclmi	0, cr11, [ip, #-564]!	; 0xfffffdcc
   2c8e4:	ldrbvc	pc, [sl, -pc, asr #8]!	; <UNPREDICTABLE>
   2c8e8:	ldrmi	r4, [fp], fp, ror #24
   2c8ec:	mcrmi	4, 3, r4, cr11, cr13, {3}
   2c8f0:	pkhbtmi	r9, r2, r7, lsl #22
   2c8f4:	ldrbtmi	r5, [lr], #-2348	; 0xfffff6d4
   2c8f8:	strmi	r2, [r8], r0, lsl #10
   2c8fc:	strls	r6, [fp], #-2084	; 0xfffff7dc
   2c900:	streq	pc, [r0], #-79	; 0xffffffb1
   2c904:	stmib	sp, {r1, r2, r5, r6, sl, fp, lr}^
   2c908:	svcls	0x00167508
   2c90c:			; <UNDEFINED> instruction: 0x46145935
   2c910:			; <UNDEFINED> instruction: 0xf1b79306
   2c914:	blls	62ed1c <full_module_path@@Base+0x5b57b4>
   2c918:	svclt	0x00186828
   2c91c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c920:	movwls	r9, #32537	; 0x7f19
   2c924:	blmi	1818dec <full_module_path@@Base+0x179f884>
   2c928:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   2c92c:	svclt	0x00183301
   2c930:	stmdbeq	r4, {r0, r3, r6, ip, sp, lr, pc}
   2c934:	mrscs	r2, R12_usr
   2c938:	rsbsvc	pc, sl, pc, asr #8
   2c93c:			; <UNDEFINED> instruction: 0xffa0f7f0
   2c940:	stmdacs	r0, {r1, r3, ip, pc}
   2c944:			; <UNDEFINED> instruction: 0xf1b8d07c
   2c948:	andle	r0, r3, r0, lsl #30
   2c94c:	blcs	46a00 <_IO_stdin_used@@Base+0x1188>
   2c950:	addshi	pc, r6, r0
   2c954:	movwcs	fp, #271	; 0x10f
   2c958:	strcs	r6, [r0, #-59]	; 0xffffffc5
   2c95c:	strtmi	sl, [lr], -r8, lsl #22
   2c960:	strbmi	r9, [fp], -r4, lsl #6
   2c964:			; <UNDEFINED> instruction: 0x4621465a
   2c968:			; <UNDEFINED> instruction: 0xf7ff4650
   2c96c:			; <UNDEFINED> instruction: 0x4603fef7
   2c970:	suble	r2, r2, r0, lsl #16
   2c974:	movwcs	lr, #35293	; 0x89dd
   2c978:	addsmi	r1, r9, #1296	; 0x510
   2c97c:	mcrcs	0, 0, sp, cr0, cr6, {2}
   2c980:	vhadd.s8	<illegal reg q14.5>, q0, q9
   2c984:	addsmi	r3, sp, #-67108861	; 0xfc000003
   2c988:	movwcs	fp, #4044	; 0xfcc
   2c98c:	svccs	0x00002301
   2c990:	movwcs	fp, #3848	; 0xf08
   2c994:	strtmi	fp, [r0], -fp, ror #3
   2c998:	svc	0x000ef7d9
   2c99c:	ldmdavs	r8!, {r0, r1, r9, sl, lr}
   2c9a0:	rsble	r2, fp, r0, lsl #26
   2c9a4:	strbpl	r2, [r1, #-288]	; 0xfffffee0
   2c9a8:	ldmdavs	r8!, {r1, r3, r5, r6, sl, fp, ip}
   2c9ac:			; <UNDEFINED> instruction: 0x91031899
   2c9b0:	movwls	r4, #22037	; 0x5615
   2c9b4:	blls	f4dc0 <full_module_path@@Base+0x7b858>
   2c9b8:			; <UNDEFINED> instruction: 0xf7f01c5a
   2c9bc:	eorsvs	pc, r8, fp, ror pc	; <UNPREDICTABLE>
   2c9c0:	eorsle	r2, sp, r0, lsl #16
   2c9c4:	strtmi	r9, [r8], #-2821	; 0xfffff4fb
   2c9c8:	stcls	6, cr4, [r3, #-132]	; 0xffffff7c
   2c9cc:			; <UNDEFINED> instruction: 0xf7d91c5a
   2c9d0:	blls	167dd0 <full_module_path@@Base+0xee868>
   2c9d4:	svceq	0x0000f1b8
   2c9d8:	bge	2e0b08 <full_module_path@@Base+0x2675a0>
   2c9dc:	strbmi	r4, [r0], -r1, lsr #12
   2c9e0:	blge	2915e8 <full_module_path@@Base+0x218080>
   2c9e4:	cdp2	7, 3, cr15, cr14, cr15, {7}
   2c9e8:	ldrbmi	r4, [sl], -fp, asr #12
   2c9ec:	ldrbmi	r4, [r0], -r1, lsr #12
   2c9f0:	mrc2	7, 5, pc, cr4, cr15, {7}
   2c9f4:	stmdacs	r0, {r0, r1, r9, sl, lr}
   2c9f8:	ldmib	sp, {r2, r3, r4, r5, r7, r8, ip, lr, pc}^
   2c9fc:	strmi	r4, [r2], -r9, lsl #2
   2ca00:	eoreq	pc, r4, r1, asr #16
   2ca04:			; <UNDEFINED> instruction: 0xf7ef4601
   2ca08:	ldmib	sp, {r0, r1, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
   2ca0c:	stmdbls	r7, {r0, r3, r8, r9, sp}
   2ca10:	bls	1c4a40 <full_module_path@@Base+0x14b4d8>
   2ca14:	bmi	944a68 <full_module_path@@Base+0x8cb500>
   2ca18:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
   2ca1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2ca20:	subsmi	r9, sl, fp, lsl #22
   2ca24:	andlt	sp, sp, r4, lsr r1
   2ca28:	svchi	0x00f0e8bd
   2ca2c:	rsbsvc	pc, sl, #8388608	; 0x800000
   2ca30:	tstcs	r4, sl, lsl #16
   2ca34:			; <UNDEFINED> instruction: 0xf7f09208
   2ca38:	andls	pc, sl, sp, lsr pc	; <UNPREDICTABLE>
   2ca3c:	orrsle	r2, lr, r0, lsl #16
   2ca40:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   2ca44:			; <UNDEFINED> instruction: 0xff90f7f0
   2ca48:			; <UNDEFINED> instruction: 0xf7d94620
   2ca4c:	stmdacs	r0, {r2, r4, r8, sl, fp, sp, lr, pc}
   2ca50:	ldmib	sp, {r1, r2, r4, r5, r6, r7, ip, lr, pc}^
   2ca54:	mrrcne	3, 0, r2, r1, cr9
   2ca58:			; <UNDEFINED> instruction: 0xf8439109
   2ca5c:	stmdavc	r3, {r1, r5}
   2ca60:			; <UNDEFINED> instruction: 0xf47f2b2e
   2ca64:	stmdavc	r3, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   2ca68:	svclt	0x00082b00
   2ca6c:	ldrb	r4, [r8, -lr, lsl #12]!
   2ca70:	stmdbge	sl, {r0, r3, r9, fp, sp, pc}
   2ca74:			; <UNDEFINED> instruction: 0xf7ef4620
   2ca78:	ldrb	pc, [r2, -r7, lsr #26]!	; <UNPREDICTABLE>
   2ca7c:	ldr	r9, [r8, r3, lsl #6]
   2ca80:	blmi	3132ac <full_module_path@@Base+0x299d44>
   2ca84:	tstls	r9, r1, asr ip
   2ca88:			; <UNDEFINED> instruction: 0xf840447b
   2ca8c:	strb	r3, [r1, -r2, lsr #32]!
   2ca90:	ldcl	7, cr15, [r6], #868	; 0x364
   2ca94:	andeq	sl, r3, r8, asr r0
   2ca98:	andeq	r0, r0, ip, lsr #7
   2ca9c:	andeq	sl, r3, lr, asr #32
   2caa0:	andeq	r0, r0, r4, lsr #8
   2caa4:	andeq	r0, r0, ip, lsl r6
   2caa8:	andeq	r9, r3, sl, lsr #30
   2caac:	andeq	r1, r2, sl, lsl #25
   2cab0:	andeq	r1, r2, r0, asr ip
   2cab4:	strdlt	fp, [r5], r0
   2cab8:	andcs	r4, r1, #8960	; 0x2300
   2cabc:			; <UNDEFINED> instruction: 0xf10d4b23
   2cac0:	ldrbtmi	r0, [ip], #-259	; 0xfffffefd
   2cac4:	stmiapl	r3!, {r0, r1, r2, r9, sl, lr}^
   2cac8:	movwls	r6, #14363	; 0x381b
   2cacc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2cad0:	movwls	r2, #4864	; 0x1300
   2cad4:	blx	ff8eaad8 <full_module_path@@Base+0xff871570>
   2cad8:	mulvs	r3, sp, r8
   2cadc:	ldrbtmi	r4, [sl], #-2588	; 0xfffff5e4
   2cae0:	addseq	lr, r6, #2048	; 0x800
   2cae4:	mlsmi	r8, r2, r8, pc	; <UNPREDICTABLE>
   2cae8:			; <UNDEFINED> instruction: 0xf1c4b194
   2caec:	movwcs	r0, #4616	; 0x1208
   2caf0:	stccs	0, cr4, [r4], {147}	; 0x93
   2caf4:	lfmle	f3, 1, [r8], {221}	; 0xdd
   2caf8:	stmdbge	r1, {r1, r5, r9, sl, lr}
   2cafc:			; <UNDEFINED> instruction: 0xf7ff4638
   2cb00:	blge	16b63c <full_module_path@@Base+0xf20d4>
   2cb04:	mcrne	4, 3, r4, cr11, cr12, {0}
   2cb08:			; <UNDEFINED> instruction: 0xf8044033
   2cb0c:	and	r3, r1, ip, lsl #24
   2cb10:	andvs	pc, r4, sp, lsl #17
   2cb14:	blmi	37f358 <full_module_path@@Base+0x305df0>
   2cb18:	stmdals	r1, {r1, r3, r4, r5, r6, sl, lr}
   2cb1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2cb20:	subsmi	r9, sl, r3, lsl #22
   2cb24:	andlt	sp, r5, sp, lsl #2
   2cb28:	stmdbmi	fp, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   2cb2c:	ldrbtmi	r2, [r9], #-3
   2cb30:	blx	18eab0e <full_module_path@@Base+0x18715a6>
   2cb34:	vmla.i8	d20, d0, d9
   2cb38:	ldrdcs	r6, [ip], -r1
   2cb3c:			; <UNDEFINED> instruction: 0xf7ea4479
   2cb40:	pld	[r9, pc	; <illegal shifter operand>]
   2cb44:	svclt	0x0000ec9e
   2cb48:	andeq	r9, r3, r2, lsl #29
   2cb4c:	andeq	r0, r0, ip, lsr #7
   2cb50:	andeq	r1, r2, sl, lsl #26
   2cb54:	andeq	r9, r3, ip, lsr #28
   2cb58:			; <UNDEFINED> instruction: 0x00021bb2
   2cb5c:	andeq	r2, r2, r4, ror #25
   2cb60:	mvnsmi	lr, sp, lsr #18
   2cb64:	stcmi	0, cr11, [r2], #-520	; 0xfffffdf8
   2cb68:	stmdaeq	r3, {r0, r2, r3, r8, ip, sp, lr, pc}
   2cb6c:	strmi	r4, [sp], -r1, lsr #22
   2cb70:			; <UNDEFINED> instruction: 0x4616447c
   2cb74:	andcs	r4, r1, #68157440	; 0x4100000
   2cb78:	strmi	r5, [r7], -r3, ror #17
   2cb7c:	movwls	r6, #6171	; 0x181b
   2cb80:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2cb84:	blx	fe2eab88 <full_module_path@@Base+0xfe271620>
   2cb88:	mulmi	r3, sp, r8
   2cb8c:	ldrle	r0, [r6], #-1571	; 0xfffff9dd
   2cb90:	ble	83d668 <full_module_path@@Base+0x7c4100>
   2cb94:	movwcs	fp, #2412	; 0x96c
   2cb98:	bmi	60204c <full_module_path@@Base+0x588ae4>
   2cb9c:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   2cba0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2cba4:	subsmi	r9, sl, r1, lsl #22
   2cba8:			; <UNDEFINED> instruction: 0x4620d11f
   2cbac:	pop	{r1, ip, sp, pc}
   2cbb0:			; <UNDEFINED> instruction: 0x463881f0
   2cbb4:	strtmi	r4, [r9], -r2, lsr #12
   2cbb8:	blx	1c6abbc <full_module_path@@Base+0x1bf1654>
   2cbbc:	andcs	lr, r1, #61603840	; 0x3ac0000
   2cbc0:	streq	pc, [r0], #36	; 0x24
   2cbc4:	ldrtmi	r4, [r8], -r1, asr #12
   2cbc8:	blx	1a6abcc <full_module_path@@Base+0x19f1664>
   2cbcc:	mulcs	r3, sp, r8
   2cbd0:	ldrmi	r0, [r4], #-548	; 0xfffffddc
   2cbd4:	stmdbmi	r9, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2cbd8:	cdpne	6, 7, cr4, cr3, cr2, {1}
   2cbdc:	ldrbtmi	r2, [r9], #-3
   2cbe0:	ldrbtcc	pc, [pc], #79	; 2cbe8 <fchmod@plt+0x2602c>	; <UNPREDICTABLE>
   2cbe4:	blx	26abc2 <full_module_path@@Base+0x1f165a>
   2cbe8:			; <UNDEFINED> instruction: 0xf7d9e7d7
   2cbec:	svclt	0x0000ec4a
   2cbf0:	ldrdeq	r9, [r3], -r4
   2cbf4:	andeq	r0, r0, ip, lsr #7
   2cbf8:	andeq	r9, r3, r6, lsr #27
   2cbfc:	andeq	r1, r2, lr, lsl fp
   2cc00:	bmi	e3f0e4 <full_module_path@@Base+0xdc5b7c>
   2cc04:	blmi	e3ddf0 <full_module_path@@Base+0xdc4888>
   2cc08:	addlt	fp, r2, r0, ror r5
   2cc0c:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   2cc10:	andls	r6, r1, #1179648	; 0x120000
   2cc14:	andeq	pc, r0, #79	; 0x4f
   2cc18:	ldmpl	fp, {r2, r4, r5, r9, fp, lr}
   2cc1c:	blcs	786c90 <full_module_path@@Base+0x70d728>
   2cc20:	strbtmi	sp, [lr], -r5, lsr #26
   2cc24:	ldrtmi	r2, [r1], -r1, lsl #4
   2cc28:			; <UNDEFINED> instruction: 0xf7ff4605
   2cc2c:			; <UNDEFINED> instruction: 0xf89dfa37
   2cc30:	blcs	ffff8c38 <full_module_path@@Base+0xfff7f6d0>
   2cc34:	blcs	60cb4 <_dist_code@@Base+0xe10c>
   2cc38:	stcmi	0, cr13, [sp], #-304	; 0xfffffed0
   2cc3c:	ldrbtmi	r2, [ip], #-3070	; 0xfffff402
   2cc40:	ldreq	pc, [ip], #260	; 0x104
   2cc44:	stmdavs	r0!, {r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}
   2cc48:	eorle	r1, r3, r0, asr #17
   2cc4c:	eorvs	r4, r0, r9, lsr #22
   2cc50:	orrscc	r4, r8, #2063597568	; 0x7b000000
   2cc54:	svclt	0x0008429c
   2cc58:	bmi	9fd560 <full_module_path@@Base+0x983ff8>
   2cc5c:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
   2cc60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2cc64:	subsmi	r9, sl, r1, lsl #22
   2cc68:	andlt	sp, r2, r7, lsr r1
   2cc6c:			; <UNDEFINED> instruction: 0xf7ffbd70
   2cc70:			; <UNDEFINED> instruction: 0xe7f2fb1b
   2cc74:	andcs	r4, r1, #40, 12	; 0x2800000
   2cc78:	stcmi	6, cr4, [r0], #-196	; 0xffffff3c
   2cc7c:	blx	3eac80 <full_module_path@@Base+0x371718>
   2cc80:	mulcc	r0, sp, r8
   2cc84:	blcs	fffbde7c <full_module_path@@Base+0xfff44914>
   2cc88:	ldreq	pc, [r8], #260	; 0x104
   2cc8c:	stmdavs	r0!, {r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}
   2cc90:	bicsle	r1, fp, r0, asr #17
   2cc94:	ldrtmi	r2, [r1], -r2, lsl #4
   2cc98:			; <UNDEFINED> instruction: 0xf7ff4628
   2cc9c:			; <UNDEFINED> instruction: 0xf89df9ff
   2cca0:	ldreq	r3, [sl], -r0
   2cca4:			; <UNDEFINED> instruction: 0xf89dd406
   2cca8:	stmdavs	r2!, {r0}
   2ccac:	andcs	lr, r3, r0, lsl #22
   2ccb0:	bfi	r4, r0, #8, #4
   2ccb4:	mulvs	r1, sp, r8
   2ccb8:			; <UNDEFINED> instruction: 0xf10d4628
   2ccbc:	andcs	r0, r2, #1073741824	; 0x40000000
   2ccc0:	cmneq	pc, #3	; <UNPREDICTABLE>
   2ccc4:	andcc	pc, r3, sp, lsl #17
   2ccc8:	andvs	pc, r0, sp, lsl #17
   2cccc:			; <UNDEFINED> instruction: 0xf9e6f7ff
   2ccd0:	ldr	r9, [fp, r0, lsl #16]!
   2ccd4:	rscscc	pc, pc, pc, asr #32
   2ccd8:			; <UNDEFINED> instruction: 0xf7d9e7bf
   2ccdc:	svclt	0x0000ebd2
   2cce0:	andeq	r9, r3, r0, asr #26
   2cce4:	andeq	r0, r0, ip, lsr #7
   2cce8:	andeq	r9, r3, r6, lsr sp
   2ccec:	andeq	r0, r0, ip, lsr #8
   2ccf0:	andeq	ip, r3, r6, asr #4
   2ccf4:	andeq	ip, r3, r4, lsr r2
   2ccf8:	andeq	r9, r3, r6, ror #25
   2ccfc:	andeq	ip, r3, r0, lsl #4
   2cd00:	addlt	fp, r3, r0, lsl #10
   2cd04:	ldrsbtgt	pc, [r8], -pc	; <UNPREDICTABLE>
   2cd08:			; <UNDEFINED> instruction: 0xf8ad460b
   2cd0c:	andcs	r3, r2, #0
   2cd10:	ldrbtmi	r4, [ip], #2828	; 0xb0c
   2cd14:			; <UNDEFINED> instruction: 0xf85c4669
   2cd18:	ldmdavs	fp, {r0, r1, ip, sp}
   2cd1c:			; <UNDEFINED> instruction: 0xf04f9301
   2cd20:			; <UNDEFINED> instruction: 0xf7ff0300
   2cd24:	bmi	26b270 <full_module_path@@Base+0x1f1d08>
   2cd28:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   2cd2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2cd30:	subsmi	r9, sl, r1, lsl #22
   2cd34:	andlt	sp, r3, r2, lsl #2
   2cd38:	blx	16aeb6 <full_module_path@@Base+0xf194e>
   2cd3c:	bl	fe86aca8 <full_module_path@@Base+0xfe7f1740>
   2cd40:	andeq	r9, r3, r2, lsr ip
   2cd44:	andeq	r0, r0, ip, lsr #7
   2cd48:	andeq	r9, r3, sl, lsl ip
   2cd4c:	addlt	fp, r3, r0, lsl #10
   2cd50:	ldrsbtgt	pc, [r8], -pc	; <UNPREDICTABLE>
   2cd54:	movwls	r4, #1547	; 0x60b
   2cd58:	blmi	375570 <full_module_path@@Base+0x2fc008>
   2cd5c:			; <UNDEFINED> instruction: 0x466944fc
   2cd60:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   2cd64:	movwls	r6, #6171	; 0x181b
   2cd68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2cd6c:			; <UNDEFINED> instruction: 0xf92cf7ff
   2cd70:	blmi	1ff598 <full_module_path@@Base+0x186030>
   2cd74:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2cd78:	blls	86de8 <full_module_path@@Base+0xd880>
   2cd7c:	qaddle	r4, sl, r2
   2cd80:			; <UNDEFINED> instruction: 0xf85db003
   2cd84:	pld	[r9, r4, lsl #22]
   2cd88:	svclt	0x0000eb7c
   2cd8c:	andeq	r9, r3, r8, ror #23
   2cd90:	andeq	r0, r0, ip, lsr #7
   2cd94:	ldrdeq	r9, [r3], -r0
   2cd98:	strmi	fp, [r1], -r8, lsl #10
   2cd9c:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   2cda0:			; <UNDEFINED> instruction: 0xf7ff6bd8
   2cda4:	blmi	12ccf8 <full_module_path@@Base+0xb3790>
   2cda8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   2cdac:	sfmlt	f6, 4, [r8, #-872]	; 0xfffffc98
   2cdb0:	andeq	ip, r3, r6, ror #1
   2cdb4:	andeq	r9, r4, sl, lsr sp
   2cdb8:			; <UNDEFINED> instruction: 0x460cb530
   2cdbc:	addlt	r4, r3, r2, lsl sp
   2cdc0:	mvnlt	r4, sp, ror r4
   2cdc4:	andls	r6, r1, r1, ror #17
   2cdc8:			; <UNDEFINED> instruction: 0xffc0f7ff
   2cdcc:	stmdbvs	r1!, {r0, fp, ip, pc}
   2cdd0:			; <UNDEFINED> instruction: 0xffbcf7ff
   2cdd4:	stmdals	r1, {r0, r2, r3, r8, r9, fp, lr}
   2cdd8:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   2cddc:			; <UNDEFINED> instruction: 0xdc052b1a
   2cde0:	andlt	r6, r3, r1, ror #18
   2cde4:	ldrhtmi	lr, [r0], -sp
   2cde8:	svclt	0x00b0f7ff
   2cdec:			; <UNDEFINED> instruction: 0xf7ff69a1
   2cdf0:	stmdals	r1, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2cdf4:	andlt	r6, r3, r1, ror #18
   2cdf8:	ldrhtmi	lr, [r0], -sp
   2cdfc:	svclt	0x00a6f7ff
   2ce00:	ldrbtmi	r4, [ip], #-3075	; 0xfffff3fd
   2ce04:	bfi	r3, r0, #9, #21
   2ce08:	andeq	r9, r3, r4, lsl #23
   2ce0c:	andeq	r0, r0, ip, lsr #8
   2ce10:	andeq	r9, r4, r2, ror #25
   2ce14:	blmi	b3f6c8 <full_module_path@@Base+0xac6160>
   2ce18:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   2ce1c:	ldmpl	r3, {r1, r2, r3, r9, sl, fp}^
   2ce20:	sbclt	fp, sp, #132	; 0x84
   2ce24:	andmi	pc, r7, #67108867	; 0x4000003
   2ce28:	movwls	r6, #14363	; 0x381b
   2ce2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2ce30:	ldrvs	lr, [r1], #-2639	; 0xfffff5b1
   2ce34:	movwcs	pc, #29633	; 0x73c1	; <UNPREDICTABLE>
   2ce38:	andpl	pc, r5, sp, lsl #17
   2ce3c:	andcc	pc, r6, sp, lsl #17
   2ce40:	andcs	pc, r7, sp, lsl #17
   2ce44:	andmi	pc, r8, sp, lsl #17
   2ce48:	bllt	1ce12b0 <full_module_path@@Base+0x1c67d48>
   2ce4c:	streq	fp, [fp], -r3, lsl #22
   2ce50:	andcs	sp, r2, #16, 10	; 0x4000000
   2ce54:			; <UNDEFINED> instruction: 0xf88d2380
   2ce58:	stmdbge	r1, {r2, ip, sp}
   2ce5c:			; <UNDEFINED> instruction: 0xf8b4f7ff
   2ce60:	blmi	67f6d0 <full_module_path@@Base+0x606168>
   2ce64:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2ce68:	blls	106ed8 <full_module_path@@Base+0x8d970>
   2ce6c:	qsuble	r4, sl, r6
   2ce70:	ldcllt	0, cr11, [r0, #-16]!
   2ce74:			; <UNDEFINED> instruction: 0xf88d2201
   2ce78:	strb	r5, [lr, r4]!
   2ce7c:	svclt	0x009c2e0f
   2ce80:			; <UNDEFINED> instruction: 0xf06f2204
   2ce84:	stmdale	r8, {r0, r1, r2, r3, r4, r8, r9}
   2ce88:			; <UNDEFINED> instruction: 0xf88d431c
   2ce8c:	strb	r4, [r4, r4]!
   2ce90:	stmdble	r5, {r0, r1, r2, r3, r4, r5, r8, r9, fp, sp}
   2ce94:	biccs	r2, r0, #805306368	; 0x30000000
   2ce98:	andcs	lr, r5, #57933824	; 0x3740000
   2ce9c:			; <UNDEFINED> instruction: 0xe7da23f0
   2cea0:	andcs	r4, r2, #28, 12	; 0x1c00000
   2cea4:	cmneq	pc, #111	; 0x6f	; <UNPREDICTABLE>
   2cea8:	bcs	826e68 <full_module_path@@Base+0x7ad900>
   2ceac:	andcs	fp, r4, #132, 30	; 0x210
   2ceb0:	ldmle	r0, {r5, r6, r7, r8, r9, sp}^
   2ceb4:			; <UNDEFINED> instruction: 0xf06f4614
   2ceb8:	andcs	r0, r3, #-67108864	; 0xfc000000
   2cebc:			; <UNDEFINED> instruction: 0xf7d9e7e4
   2cec0:	svclt	0x0000eae0
   2cec4:	andeq	r9, r3, ip, lsr #22
   2cec8:	andeq	r0, r0, ip, lsr #7
   2cecc:	andeq	r9, r3, r0, ror #21
   2ced0:	addlt	fp, r4, r0, ror r5
   2ced4:	ldmdbmi	r9!, {r3, r4, r5, sl, fp, lr}
   2ced8:			; <UNDEFINED> instruction: 0xf89d447c
   2cedc:			; <UNDEFINED> instruction: 0xf88d5020
   2cee0:			; <UNDEFINED> instruction: 0xf88d2001
   2cee4:	stccs	0, cr3, [r7, #-20]	; 0xffffffec
   2cee8:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
   2ceec:			; <UNDEFINED> instruction: 0xf04f9103
   2cef0:	b	13ed2f8 <full_module_path@@Base+0x1373d90>
   2cef4:			; <UNDEFINED> instruction: 0xf88d2112
   2cef8:	b	13f0f08 <full_module_path@@Base+0x13779a0>
   2cefc:	b	13fd34c <full_module_path@@Base+0x1383de4>
   2cf00:			; <UNDEFINED> instruction: 0xf88d6212
   2cf04:			; <UNDEFINED> instruction: 0xf88d1003
   2cf08:	b	13f4f20 <full_module_path@@Base+0x137b9b8>
   2cf0c:	b	13f5360 <full_module_path@@Base+0x137bdf8>
   2cf10:			; <UNDEFINED> instruction: 0xf88d4213
   2cf14:			; <UNDEFINED> instruction: 0xf88d1006
   2cf18:	b	13f4f3c <full_module_path@@Base+0x137b9d4>
   2cf1c:			; <UNDEFINED> instruction: 0xf88d6113
   2cf20:	mcrrle	0, 0, r1, r2, cr8
   2cf24:	andeq	pc, r7, #1073741827	; 0x40000003
   2cf28:	ldmdblt	r1!, {r3, r8, r9, sp}
   2cf2c:	adcmi	r3, fp, #1024	; 0x400
   2cf30:			; <UNDEFINED> instruction: 0xf812d027
   2cf34:	stmdbcs	r0, {r0, r8, fp, ip}
   2cf38:			; <UNDEFINED> instruction: 0xf1c3d0f8
   2cf3c:	cdpge	2, 0, cr0, cr4, cr7, {0}
   2cf40:	ldrmi	r4, [lr], #-1045	; 0xfffffbeb
   2cf44:	ldrmi	r2, [sl], -r1, lsl #8
   2cf48:			; <UNDEFINED> instruction: 0xf81640ac
   2cf4c:	rsclt	r5, r4, #16, 24	; 0x1000
   2cf50:	andsle	r4, r1, #1342177290	; 0x5000000a
   2cf54:	rsbmi	r0, r4, #100	; 0x64
   2cf58:			; <UNDEFINED> instruction: 0xf88d4321
   2cf5c:	strbtmi	r1, [r9], -r0
   2cf60:			; <UNDEFINED> instruction: 0xf832f7ff
   2cf64:	blmi	57f7c4 <full_module_path@@Base+0x50625c>
   2cf68:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2cf6c:	blls	106fdc <full_module_path@@Base+0x8da74>
   2cf70:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
   2cf74:	ldcllt	0, cr11, [r0, #-16]!
   2cf78:	lfmne	f4, 2, [sl], {100}	; 0x64
   2cf7c:	andmi	pc, r0, sp, lsl #17
   2cf80:			; <UNDEFINED> instruction: 0xf1c3e7ed
   2cf84:	ldrmi	r0, [sl], -r7, lsl #8
   2cf88:	strtmi	sl, [r5], #-2308	; 0xfffff6fc
   2cf8c:	strcs	r4, [r1], #-1041	; 0xfffffbef
   2cf90:			; <UNDEFINED> instruction: 0xf81140ac
   2cf94:	rsclt	r1, r4, #16, 24	; 0x1000
   2cf98:	rscle	r4, sp, #268435466	; 0x1000000a
   2cf9c:	strmi	sl, [fp], #-2308	; 0xfffff6fc
   2cfa0:	ldccc	8, cr15, [r0], {19}
   2cfa4:	andcc	pc, r0, sp, lsl #17
   2cfa8:	andcs	lr, r8, #56885248	; 0x3640000
   2cfac:	ldrbtcc	pc, [pc], #79	; 2cfb4 <fchmod@plt+0x263f8>	; <UNPREDICTABLE>
   2cfb0:			; <UNDEFINED> instruction: 0xe7e94613
   2cfb4:	b	196af20 <full_module_path@@Base+0x18f19b8>
   2cfb8:	andeq	r9, r3, ip, ror #20
   2cfbc:	andeq	r0, r0, ip, lsr #7
   2cfc0:	ldrdeq	r9, [r3], -ip
   2cfc4:	blcs	3f434 <fchmod@plt+0x38878>
   2cfc8:			; <UNDEFINED> instruction: 0x4615b570
   2cfcc:	ldrbtmi	r4, [r9], #-2585	; 0xfffff5e7
   2cfd0:	svclt	0x0008b084
   2cfd4:	svcmi	0x0000f1b5
   2cfd8:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   2cfdc:			; <UNDEFINED> instruction: 0xf04f9203
   2cfe0:	strls	r0, [r1, #-512]	; 0xfffffe00
   2cfe4:			; <UNDEFINED> instruction: 0x461ed31c
   2cfe8:	strbtmi	r2, [r9], -ip, lsl #4
   2cfec:			; <UNDEFINED> instruction: 0xf88d0c34
   2cff0:			; <UNDEFINED> instruction: 0xf04f3008
   2cff4:			; <UNDEFINED> instruction: 0xf88d33ff
   2cff8:	movwls	r4, #10
   2cffc:			; <UNDEFINED> instruction: 0xf88d0a33
   2d000:	cdpeq	0, 3, cr3, cr3, cr9, {0}
   2d004:	andcc	pc, fp, sp, lsl #17
   2d008:			; <UNDEFINED> instruction: 0xffdef7fe
   2d00c:	blmi	27f83c <full_module_path@@Base+0x2062d4>
   2d010:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2d014:	blls	107084 <full_module_path@@Base+0x8db1c>
   2d018:	qaddle	r4, sl, r7
   2d01c:	ldcllt	0, cr11, [r0, #-16]!
   2d020:	bl	375838 <full_module_path@@Base+0x2fc2d0>
   2d024:			; <UNDEFINED> instruction: 0xf7fe0102
   2d028:	strb	pc, [pc, pc, asr #31]!	; <UNPREDICTABLE>
   2d02c:	b	a6af98 <full_module_path@@Base+0x9f1a30>
   2d030:	andeq	r9, r3, r6, ror r9
   2d034:	andeq	r0, r0, ip, lsr #7
   2d038:	andeq	r9, r3, r4, lsr r9
   2d03c:	push	{r0, r1, r2, r3, r8, r9, fp, lr}
   2d040:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   2d044:			; <UNDEFINED> instruction: 0x46074615
   2d048:			; <UNDEFINED> instruction: 0x460e6a5c
   2d04c:	bne	fe9481bc <full_module_path@@Base+0xfe8cec54>
   2d050:			; <UNDEFINED> instruction: 0xf5040864
   2d054:	strbmi	r6, [r5, #-2176]	; 0xfffff780
   2d058:	ldrtmi	sp, [r1], -r8, lsl #18
   2d05c:	strtmi	r1, [r2], -sp, lsr #22
   2d060:			; <UNDEFINED> instruction: 0xf7fe4638
   2d064:	strbmi	pc, [r5, #-4017]	; 0xfffff04f	; <UNPREDICTABLE>
   2d068:	ldmle	r6!, {r1, r2, r5, sl, lr}^
   2d06c:	ldrtmi	r4, [r1], -sl, lsr #12
   2d070:	pop	{r3, r4, r5, r9, sl, lr}
   2d074:			; <UNDEFINED> instruction: 0xf7fe41f0
   2d078:	svclt	0x0000bfa7
   2d07c:	andeq	fp, r3, r2, asr #28
   2d080:	addlt	fp, r2, r0, lsl r5
   2d084:	strmi	r4, [r8], -r4, lsl #12
   2d088:			; <UNDEFINED> instruction: 0xf7d99101
   2d08c:	stmdbls	r1, {r1, r2, r4, r7, r8, r9, fp, sp, lr, pc}
   2d090:	strtmi	r4, [r0], -r2, lsl #12
   2d094:	pop	{r1, ip, sp, pc}
   2d098:			; <UNDEFINED> instruction: 0xf7fe4010
   2d09c:	svclt	0x0000bf95
   2d0a0:	vst3.8	{d27-d29}, [pc], lr
   2d0a4:	ldrblt	r5, [r0, #928]!	; 0x3a0
   2d0a8:	cfstr32pl	mvfx15, [r0, #692]!	; 0x2b4
   2d0ac:			; <UNDEFINED> instruction: 0xf8dfb084
   2d0b0:			; <UNDEFINED> instruction: 0xf50de0a4
   2d0b4:			; <UNDEFINED> instruction: 0xf8df54a1
   2d0b8:	strcc	ip, [r4], #-160	; 0xffffff60
   2d0bc:	mcrge	4, 0, r4, cr3, cr14, {7}
   2d0c0:			; <UNDEFINED> instruction: 0xf8544605
   2d0c4:			; <UNDEFINED> instruction: 0xf50d7b04
   2d0c8:	andcc	r5, ip, r0, lsr #1
   2d0cc:	andcs	r4, r1, #26214400	; 0x1900000
   2d0d0:			; <UNDEFINED> instruction: 0xf85e9401
   2d0d4:			; <UNDEFINED> instruction: 0xf8dcc00c
   2d0d8:			; <UNDEFINED> instruction: 0xf8c0c000
   2d0dc:			; <UNDEFINED> instruction: 0xf04fc000
   2d0e0:	ldrtmi	r0, [r0], -r0, lsl #24
   2d0e4:	strls	r9, [r2], #-1792	; 0xfffff900
   2d0e8:	stmdb	r8!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d0ec:	blle	734900 <full_module_path@@Base+0x6bb398>
   2d0f0:	svcpl	0x00a0f5b3
   2d0f4:	ldrtmi	sp, [r0], -r2, lsr #20
   2d0f8:	bl	17eb064 <full_module_path@@Base+0x1771afc>
   2d0fc:			; <UNDEFINED> instruction: 0x46024631
   2d100:			; <UNDEFINED> instruction: 0xf7fe4628
   2d104:	ldmdbmi	r5, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   2d108:			; <UNDEFINED> instruction: 0xf50d4a13
   2d10c:	ldrbtmi	r5, [r9], #-928	; 0xfffffc60
   2d110:	stmpl	sl, {r2, r3, r8, r9, ip, sp}
   2d114:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   2d118:	qaddle	r4, r1, sp
   2d11c:	cfstr32pl	mvfx15, [r0, #52]!	; 0x34
   2d120:	pop	{r2, ip, sp, pc}
   2d124:	strdlt	r4, [r3], -r0
   2d128:	stmdbmi	sp, {r4, r5, r6, r8, r9, sl, lr}
   2d12c:	rscseq	pc, r5, #64, 12	; 0x4000000
   2d130:	ldrbtmi	r2, [r9], #-2
   2d134:	blx	ff96b0e4 <full_module_path@@Base+0xff8f1b7c>
   2d138:	stmib	r2!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d13c:	andcs	r4, r3, r9, lsl #18
   2d140:			; <UNDEFINED> instruction: 0xf7f54479
   2d144:	stmdbmi	r8, {r0, r3, r4, r6, fp, ip, sp, lr, pc}
   2d148:	rscseq	pc, r9, #64, 12	; 0x4000000
   2d14c:	ldrbtmi	r2, [r9], #-2
   2d150:	blx	ff5eb100 <full_module_path@@Base+0xff571b98>
   2d154:	andeq	r9, r3, r8, lsl #17
   2d158:	andeq	r0, r0, ip, lsr #7
   2d15c:	andeq	r9, r3, r6, lsr r8
   2d160:	andeq	r2, r2, lr, ror #13
   2d164:	andeq	r1, r2, r4, ror #11
   2d168:	ldrdeq	r2, [r2], -r2	; <UNPREDICTABLE>
   2d16c:	addlt	fp, r3, r0, lsl #10
   2d170:	andcs	r4, r1, #11534336	; 0xb00000
   2d174:	tsteq	r7, sp, lsl #2	; <UNPREDICTABLE>
   2d178:	andcc	pc, r7, sp, lsl #17
   2d17c:			; <UNDEFINED> instruction: 0xff24f7fe
   2d180:			; <UNDEFINED> instruction: 0xf85db003
   2d184:	svclt	0x0000fb04
   2d188:			; <UNDEFINED> instruction: 0x460eb570
   2d18c:	bcs	1fff614 <full_module_path@@Base+0x1f860ac>
   2d190:	addlt	r4, r2, r0, lsr #22
   2d194:			; <UNDEFINED> instruction: 0x46054479
   2d198:	stmiapl	fp, {r2, r4, r9, sl, lr}^
   2d19c:	movwls	r6, #6171	; 0x181b
   2d1a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2d1a4:			; <UNDEFINED> instruction: 0xf5b2dd1b
   2d1a8:	ble	900db0 <full_module_path@@Base+0x887848>
   2d1ac:			; <UNDEFINED> instruction: 0x46691213
   2d1b0:	blcc	fe0359c0 <full_module_path@@Base+0xfdfbc458>
   2d1b4:	andmi	pc, r1, sp, lsl #17
   2d1b8:	andcc	pc, r0, sp, lsl #17
   2d1bc:			; <UNDEFINED> instruction: 0xff04f7fe
   2d1c0:	ldrtmi	r4, [r1], -r2, lsr #12
   2d1c4:			; <UNDEFINED> instruction: 0xf7fe4628
   2d1c8:	bmi	52cdcc <full_module_path@@Base+0x4b3864>
   2d1cc:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   2d1d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d1d4:	subsmi	r9, sl, r1, lsl #22
   2d1d8:	andlt	sp, r2, sl, lsl #2
   2d1dc:	andcs	fp, r1, #112, 26	; 0x1c00
   2d1e0:			; <UNDEFINED> instruction: 0xf88d4669
   2d1e4:			; <UNDEFINED> instruction: 0xf7fe4000
   2d1e8:	stccs	14, cr15, [r0], {239}	; 0xef
   2d1ec:	strb	sp, [r7, sp, ror #1]!
   2d1f0:	stmdb	r6, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d1f4:	andcs	r4, r3, r9, lsl #18
   2d1f8:	mvnsvc	pc, #74448896	; 0x4700000
   2d1fc:			; <UNDEFINED> instruction: 0xf7f44479
   2d200:	stmdbmi	r7, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2d204:	rsbseq	pc, r3, #64, 12	; 0x4000000
   2d208:	ldrbtmi	r2, [r9], #-2
   2d20c:	blx	1e6b1bc <full_module_path@@Base+0x1df1c54>
   2d210:			; <UNDEFINED> instruction: 0x000397b0
   2d214:	andeq	r0, r0, ip, lsr #7
   2d218:	andeq	r9, r3, r6, ror r7
   2d21c:	andeq	r1, r2, r4, asr r5
   2d220:	andeq	r2, r2, r6, lsl r6
   2d224:	strdlt	fp, [r5], r0
   2d228:	strmi	r4, [r5], -r0, asr #24
   2d22c:	ldrbtmi	r4, [ip], #-2880	; 0xfffff4c0
   2d230:	stmiapl	r3!, {r6, r9, fp, lr}^
   2d234:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
   2d238:			; <UNDEFINED> instruction: 0xf04f9303
   2d23c:	blmi	fade44 <full_module_path@@Base+0xf348dc>
   2d240:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d244:	vldrle	d18, [r4, #-116]	; 0xffffff8c
   2d248:	ldmpl	r3, {r2, r3, r4, r5, r8, r9, fp, lr}^
   2d24c:	blcs	472c0 <_IO_stdin_used@@Base+0x1a48>
   2d250:	stmdbcs	r0, {r0, r1, r2, r3, r6, r8, ip, lr, pc}
   2d254:	ldmdami	sl!, {r2, r3, r4, r8, r9, fp, ip, lr, pc}
   2d258:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
   2d25c:	ldrdmi	pc, [r0], r0	; <UNPREDICTABLE>
   2d260:	adcne	pc, r0, r0, asr #17
   2d264:	vmulne.f64	d17, d0, d12
   2d268:	stmdale	r3!, {r2, r3, r4, r5, r6, r7, fp, sp}
   2d26c:	strmi	sl, [fp], #-2308	; 0xfffff6fc
   2d270:	stcmi	8, cr15, [ip], {3}
   2d274:	strtmi	sl, [r8], -r1, lsl #18
   2d278:	mcr2	7, 5, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
   2d27c:	blmi	b3fb48 <full_module_path@@Base+0xac65e0>
   2d280:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2d284:	blls	1072f4 <full_module_path@@Base+0x8dd8c>
   2d288:	qdaddle	r4, sl, ip
   2d28c:	ldcllt	0, cr11, [r0, #20]!
   2d290:	suble	r1, r1, sl, asr #24
   2d294:	submi	r4, r9, #44, 16	; 0x2c0000
   2d298:	movwcs	r2, #4610	; 0x1202
   2d29c:			; <UNDEFINED> instruction: 0xf8d04478
   2d2a0:			; <UNDEFINED> instruction: 0xf8c040a4
   2d2a4:	rscscs	r1, pc, r4, lsr #1
   2d2a8:			; <UNDEFINED> instruction: 0xf88d1b0c
   2d2ac:	cdpne	0, 6, cr0, cr0, cr4, {0}
   2d2b0:	ldmible	fp, {r2, r3, r4, r5, r6, r7, fp, sp}^
   2d2b4:	svcmi	0x0000f5b4
   2d2b8:	streq	pc, [r3], -r3, lsl #2
   2d2bc:	andeq	pc, r2, r3, lsl #2
   2d2c0:	stcge	3, cr13, [r4], {27}
   2d2c4:	strtmi	r1, [r0], #-2215	; 0xfffff759
   2d2c8:	ldrmi	r4, [ip], #-1570	; 0xfffff9de
   2d2cc:	cfldrdne	mvd4, [sl, #-88]	; 0xffffffa8
   2d2d0:			; <UNDEFINED> instruction: 0xf80423fe
   2d2d4:	strne	r3, [fp], -ip, lsl #24
   2d2d8:	cmneq	pc, #99	; 0x63	; <UNPREDICTABLE>
   2d2dc:	stccc	8, cr15, [ip], {7}
   2d2e0:	stcne	8, cr15, [ip], {-0}
   2d2e4:	strne	r1, [r9], #-523	; 0xfffffdf5
   2d2e8:	stccc	8, cr15, [ip], {6}
   2d2ec:	stcne	8, cr15, [r8], {4}
   2d2f0:	strtmi	lr, [r8], -r0, asr #15
   2d2f4:	stc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
   2d2f8:	stmdbge	r4, {r6, r7, r8, r9, sl, sp, lr, pc}
   2d2fc:	ldrmi	r4, [r1], #-1035	; 0xfffffbf5
   2d300:	ldrmi	sl, [r0], #-2564	; 0xfffff5fc
   2d304:			; <UNDEFINED> instruction: 0x26fe4632
   2d308:	stcvs	8, cr15, [ip], {3}
   2d30c:			; <UNDEFINED> instruction: 0xf8011223
   2d310:			; <UNDEFINED> instruction: 0xf8003c0c
   2d314:	str	r4, [sp, ip, lsl #24]!
   2d318:	andcs	sl, r1, #16384	; 0x4000
   2d31c:	andcc	pc, r4, sp, lsl #17
   2d320:	mrc2	7, 2, pc, cr2, cr14, {7}
   2d324:			; <UNDEFINED> instruction: 0xf7d9e7aa
   2d328:	svclt	0x0000e8ac
   2d32c:	andeq	r9, r3, r6, lsl r7
   2d330:	andeq	r0, r0, ip, lsr #7
   2d334:	andeq	r9, r3, r0, lsl r7
   2d338:	andeq	r0, r0, ip, lsr #8
   2d33c:	andeq	r0, r0, r0, lsr #7
   2d340:	andeq	fp, r3, sl, lsr #24
   2d344:	andeq	r9, r3, r4, asr #13
   2d348:	andeq	fp, r3, r8, ror #23
   2d34c:	bmi	47f794 <full_module_path@@Base+0x40622c>
   2d350:	ldrlt	r4, [r0, #-1145]	; 0xfffffb87
   2d354:	stmpl	fp, {r2, r9, sl, lr}
   2d358:			; <UNDEFINED> instruction: 0xb12b681b
   2d35c:	stmiapl	fp, {r1, r2, r3, r8, r9, fp, lr}^
   2d360:	strhtcc	pc, [r2], -r3	; <UNPREDICTABLE>
   2d364:			; <UNDEFINED> instruction: 0xdc082b01
   2d368:	strtmi	r4, [r0], -ip, lsl #22
   2d36c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   2d370:			; <UNDEFINED> instruction: 0x4010e8bd
   2d374:			; <UNDEFINED> instruction: 0xf7fc641a
   2d378:			; <UNDEFINED> instruction: 0xf7e2b9ed
   2d37c:	stmdbmi	r8, {r0, r1, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   2d380:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   2d384:	andcs	r4, r2, r2, lsl #12
   2d388:			; <UNDEFINED> instruction: 0xff36f7f4
   2d38c:	svclt	0x0000e7ec
   2d390:	strdeq	r9, [r3], -r4
   2d394:	andeq	r0, r0, r0, lsr r6
   2d398:	andeq	r0, r0, r0, lsl #11
   2d39c:	andeq	fp, r3, r6, lsl fp
   2d3a0:	strdeq	r1, [r2], -lr
   2d3a4:	ldrlt	r4, [r8, #-2589]!	; 0xfffff5e3
   2d3a8:	blmi	77e598 <full_module_path@@Base+0x705030>
   2d3ac:	ldcvs	6, cr4, [r1], {4}
   2d3b0:			; <UNDEFINED> instruction: 0xb329447b
   2d3b4:	bmi	708210 <full_module_path@@Base+0x68eca8>
   2d3b8:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
   2d3bc:	bmi	6d986c <full_module_path@@Base+0x660304>
   2d3c0:			; <UNDEFINED> instruction: 0xf9b3589b
   2d3c4:	blcs	79454 <backup_dir_buf@@Base+0xf0c>
   2d3c8:	blmi	6643f8 <full_module_path@@Base+0x5eae90>
   2d3cc:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   2d3d0:	ldmdblt	ip!, {r1, r3, r4, sl, sp, lr}^
   2d3d4:			; <UNDEFINED> instruction: 0x4620651c
   2d3d8:	blx	56b3d0 <full_module_path@@Base+0x4f1e68>
   2d3dc:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   2d3e0:	cdp2	7, 3, cr15, cr0, cr2, {7}
   2d3e4:			; <UNDEFINED> instruction: 0x46234912
   2d3e8:			; <UNDEFINED> instruction: 0x46024479
   2d3ec:			; <UNDEFINED> instruction: 0xf7f42002
   2d3f0:	strb	pc, [sl, r3, lsl #30]!	; <UNPREDICTABLE>
   2d3f4:	ldmdblt	r3!, {r0, r1, r3, r4, r8, sl, fp, sp, lr}
   2d3f8:	mvnle	r2, r2, lsl #24
   2d3fc:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   2d400:	ldrbcc	pc, [pc, #79]!	; 2d457 <fchmod@plt+0x2689b>	; <UNPREDICTABLE>
   2d404:	blmi	327368 <full_module_path@@Base+0x2ade00>
   2d408:	eorne	pc, r7, #64, 12	; 0x4000000
   2d40c:	stmdami	fp, {r1, r3, r8, fp, lr}
   2d410:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2d414:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
   2d418:	bl	ff0eb384 <full_module_path@@Base+0xff071e1c>
   2d41c:	ldrdeq	fp, [r3], -ip
   2d420:	muleq	r3, r4, r5
   2d424:	andeq	r0, r0, r0, lsr r6
   2d428:	andeq	r0, r0, r0, lsl #11
   2d42c:			; <UNDEFINED> instruction: 0x0003bab6
   2d430:			; <UNDEFINED> instruction: 0x000213b8
   2d434:	ldrdeq	r1, [r2], -r8
   2d438:	andeq	r2, r2, lr, lsl #8
   2d43c:	andeq	r1, r2, r6, lsl r0
   2d440:	ldrlt	r4, [r8, #-2588]!	; 0xfffff5e4
   2d444:	blmi	73e634 <full_module_path@@Base+0x6c50cc>
   2d448:	mrrcvs	6, 0, r4, r1, cr4
   2d44c:	cmplt	r9, #2063597568	; 0x7b000000
   2d450:	bmi	6c83ac <full_module_path@@Base+0x64ee44>
   2d454:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
   2d458:	bmi	699908 <full_module_path@@Base+0x6203a0>
   2d45c:			; <UNDEFINED> instruction: 0xf9b3589b
   2d460:	blcs	794f0 <backup_dir_buf@@Base+0xfa8>
   2d464:	stccs	12, cr13, [r2], {17}
   2d468:			; <UNDEFINED> instruction: 0x4620d01a
   2d46c:	stc2	7, cr15, [r4, #-1012]!	; 0xfffffc0c
   2d470:	andcs	r4, r0, r4, lsl fp
   2d474:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   2d478:	addmi	r6, r2, #24, 4	; 0x80000001
   2d47c:	cfldrsle	mvf6, [r6], {88}	; 0x58
   2d480:	rscscc	pc, pc, #79	; 0x4f
   2d484:	andsvs	r4, sl, r8, lsr #12
   2d488:			; <UNDEFINED> instruction: 0xf7e2bd38
   2d48c:	stmdbmi	lr, {r0, r1, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   2d490:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   2d494:	andcs	r4, r2, r2, lsl #12
   2d498:	mcr2	7, 5, pc, cr14, cr4, {7}	; <UNPREDICTABLE>
   2d49c:	mvnle	r2, r2, lsl #24
   2d4a0:			; <UNDEFINED> instruction: 0xf7fd2001
   2d4a4:	strb	pc, [r3, r7, ror #25]!	; <UNPREDICTABLE>
   2d4a8:	ldrbcc	pc, [pc, #79]!	; 2d4ff <fchmod@plt+0x26943>	; <UNPREDICTABLE>
   2d4ac:			; <UNDEFINED> instruction: 0xf7fbe7d1
   2d4b0:	svclt	0x0000ff99
   2d4b4:	andeq	fp, r3, r0, asr #20
   2d4b8:	strdeq	r9, [r3], -r8
   2d4bc:	andeq	r0, r0, r0, lsr r6
   2d4c0:	andeq	r0, r0, r0, lsl #11
   2d4c4:	andeq	fp, r3, r0, lsl sl
   2d4c8:	andeq	r1, r2, r2, lsr r3
   2d4cc:			; <UNDEFINED> instruction: 0x4604b538
   2d4d0:	bmi	5c012c <full_module_path@@Base+0x546bc4>
   2d4d4:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2d4d8:	blcs	7c754c <full_module_path@@Base+0x74dfe4>
   2d4dc:	ldcmi	12, cr13, [r4, #-12]
   2d4e0:	cfstrdvs	mvd4, [fp], #-500	; 0xfffffe0c
   2d4e4:	blmi	51bb58 <full_module_path@@Base+0x4a25f0>
   2d4e8:	mrscs	r2, R9_usr
   2d4ec:	andvs	pc, r0, pc, asr #8
   2d4f0:			; <UNDEFINED> instruction: 0x661c447b
   2d4f4:			; <UNDEFINED> instruction: 0xf9c4f7f0
   2d4f8:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
   2d4fc:			; <UNDEFINED> instruction: 0xb1706498
   2d500:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
   2d504:	ldrbvs	r2, [r9, #-512]	; 0xfffffe00
   2d508:	andscs	lr, r3, #3194880	; 0x30c000
   2d50c:	andcs	fp, r2, r8, lsr sp
   2d510:	stmib	r5, {r8, r9, sp}^
   2d514:			; <UNDEFINED> instruction: 0xf7ff330b
   2d518:	uqadd8vs	pc, r8, r3	; <UNPREDICTABLE>
   2d51c:	stmdami	r7, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2d520:			; <UNDEFINED> instruction: 0xf7f04478
   2d524:	svclt	0x0000fa21
   2d528:	andeq	r9, r3, r0, ror r4
   2d52c:	andeq	r0, r0, ip, lsr #8
   2d530:	andeq	fp, r3, r4, lsr #19
   2d534:	muleq	r3, r4, r9
   2d538:	andeq	r9, r4, sl, ror #11
   2d53c:	andeq	r8, r1, r8, ror fp
   2d540:	blmi	87fdc8 <full_module_path@@Base+0x806860>
   2d544:	ldrblt	r4, [r0, #1146]!	; 0x47a
   2d548:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   2d54c:	ldcmi	6, cr4, [pc], {5}
   2d550:	movwls	r6, #14363	; 0x381b
   2d554:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2d558:	ldrbtmi	r4, [ip], #-2845	; 0xfffff4e3
   2d55c:	andls	r4, r1, sp, lsl pc
   2d560:	ldrbtmi	r5, [pc], #-2278	; 2d568 <fchmod@plt+0x269ac>
   2d564:	ldmdavs	r1!, {r3, r4, r5, r6, r8, sl, fp, sp, lr}
   2d568:	blx	ffc6b56e <full_module_path@@Base+0xffbf2006>
   2d56c:	blcs	787640 <full_module_path@@Base+0x70e0d8>
   2d570:	blmi	6a45e0 <full_module_path@@Base+0x62b078>
   2d574:	stmiapl	r3!, {r0, r3, r4, r9, sl, fp, lr}^
   2d578:	cfldrdvs	mvd4, [r0, #-504]!	; 0xfffffe08
   2d57c:			; <UNDEFINED> instruction: 0xf7ff6819
   2d580:	blmi	62c51c <full_module_path@@Base+0x5b2fb4>
   2d584:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2d588:			; <UNDEFINED> instruction: 0xf8c6b15b
   2d58c:	bmi	5817c4 <full_module_path@@Base+0x50825c>
   2d590:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   2d594:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d598:	subsmi	r9, sl, r3, lsl #22
   2d59c:	andlt	sp, r5, r0, lsl r1
   2d5a0:			; <UNDEFINED> instruction: 0xf8c6bdf0
   2d5a4:			; <UNDEFINED> instruction: 0xe7f25090
   2d5a8:			; <UNDEFINED> instruction: 0xf10d4b0f
   2d5ac:	ldfvse	f0, [r8, #-44]!	; 0xffffffd4
   2d5b0:	stmiapl	r3!, {r0, r9, sp}^
   2d5b4:			; <UNDEFINED> instruction: 0xf88d681b
   2d5b8:			; <UNDEFINED> instruction: 0xf7fe300b
   2d5bc:	ldrb	pc, [r8, r5, lsl #26]	; <UNPREDICTABLE>
   2d5c0:	svc	0x005ef7d8
   2d5c4:	andeq	r9, r3, r0, lsl #8
   2d5c8:	andeq	r0, r0, ip, lsr #7
   2d5cc:	andeq	r9, r3, sl, ror #7
   2d5d0:	andeq	r0, r0, ip, lsr #8
   2d5d4:	andeq	fp, r3, r2, lsr #18
   2d5d8:	andeq	r0, r0, ip, ror #7
   2d5dc:	andeq	fp, r3, ip, lsl #18
   2d5e0:	strdeq	r0, [r0], -ip
   2d5e4:			; <UNDEFINED> instruction: 0x000393b2
   2d5e8:	andeq	r0, r0, r8, lsl r4
   2d5ec:			; <UNDEFINED> instruction: 0xf04f4b03
   2d5f0:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   2d5f4:	eorcs	lr, r3, #3194880	; 0x30c000
   2d5f8:	svclt	0x00004770
   2d5fc:	muleq	r3, r2, r8
   2d600:	cfldr32mi	mvfx11, [pc], {112}	; 0x70
   2d604:	ldrbtmi	r4, [ip], #-2847	; 0xfffff4e1
   2d608:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   2d60c:	bmi	7da274 <full_module_path@@Base+0x760d0c>
   2d610:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   2d614:	stmiapl	r3!, {r4, sp, lr}^
   2d618:	tstlt	fp, fp, lsl r8
   2d61c:	stmiapl	r3!, {r2, r3, r4, r8, r9, fp, lr}^
   2d620:			; <UNDEFINED> instruction: 0xb123681b
   2d624:	andcs	r4, r0, #27648	; 0x6c00
   2d628:	andsvs	r5, sl, r3, ror #17
   2d62c:	blmi	6dcbf4 <full_module_path@@Base+0x66368c>
   2d630:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2d634:	blmi	699c88 <full_module_path@@Base+0x620720>
   2d638:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2d63c:	rscsle	r2, r5, r0, lsl #22
   2d640:	stmiapl	r3!, {r0, r1, r2, r4, r8, r9, fp, lr}^
   2d644:	blcs	476b8 <_IO_stdin_used@@Base+0x1e40>
   2d648:	strdcs	sp, [r9, #-16]!
   2d64c:	stmia	r0, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d650:	rscle	r2, r7, r0, lsl #16
   2d654:	ldmdami	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   2d658:			; <UNDEFINED> instruction: 0xe7d84478
   2d65c:	ldmdbmi	r3, {r1, r4, r8, sl, fp, lr}
   2d660:	blmi	53feb4 <full_module_path@@Base+0x4c694c>
   2d664:	stmdapl	r1!, {r0, r2, r5, r6, r8, fp, ip, lr}^
   2d668:	stmiapl	r6!, {r1, r5, r7, fp, ip, lr}^
   2d66c:	stmdavs	sp, {r0, r1, r3, r5, fp, sp, lr}
   2d670:			; <UNDEFINED> instruction: 0x432b6811
   2d674:	movwmi	r6, #47154	; 0xb832
   2d678:	bicsle	r4, r3, r3, lsl r3
   2d67c:	svclt	0x0000e7db
   2d680:	andeq	r9, r3, lr, lsr r3
   2d684:	strdeq	r0, [r0], -r4
   2d688:	andeq	r9, r4, r2, lsl #11
   2d68c:	andeq	r0, r0, ip, lsl r3
   2d690:	andeq	r0, r0, r0, ror #11
   2d694:	ldrdeq	r0, [r0], -r4
   2d698:	strdeq	r0, [r0], -ip
   2d69c:	andeq	r0, r0, r8, lsr r4
   2d6a0:	muleq	r0, r0, r3
   2d6a4:	andeq	r2, r2, ip, lsl #25
   2d6a8:	ldrdeq	r0, [r0], -ip
   2d6ac:	andeq	r0, r0, ip, ror r3
   2d6b0:	andeq	r0, r0, ip, ror #8
   2d6b4:	andeq	r0, r0, ip, ror r5
   2d6b8:	smmlsgt	r0, pc, r8, pc	; <UNPREDICTABLE>
   2d6bc:	svcmi	0x00f0e92d
   2d6c0:			; <UNDEFINED> instruction: 0xf8df44fc
   2d6c4:	addlt	r4, r7, ip, asr #14
   2d6c8:			; <UNDEFINED> instruction: 0x3748f8df
   2d6cc:			; <UNDEFINED> instruction: 0xf8df4606
   2d6d0:	ldrbtmi	r5, [ip], #-1864	; 0xfffff8b8
   2d6d4:	ldrdcs	pc, [r4], -ip
   2d6d8:	andcc	r9, r1, #-1073741824	; 0xc0000000
   2d6dc:	andhi	pc, r5, r4, asr r8	; <UNPREDICTABLE>
   2d6e0:	andcs	pc, r4, ip, asr #17
   2d6e4:			; <UNDEFINED> instruction: 0xf8d858e1
   2d6e8:	stmdavs	r9, {ip, sp}
   2d6ec:			; <UNDEFINED> instruction: 0xf8dfb131
   2d6f0:	andcc	r1, r1, #44, 14	; 0xb00000
   2d6f4:	andcs	pc, r4, ip, asr #17
   2d6f8:	andvs	r5, sl, r1, ror #16
   2d6fc:			; <UNDEFINED> instruction: 0x2720f8df
   2d700:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   2d704:			; <UNDEFINED> instruction: 0xf8dfb14a
   2d708:			; <UNDEFINED> instruction: 0xf8df071c
   2d70c:	ldrbtmi	r1, [r8], #-1820	; 0xfffff8e4
   2d710:	andcc	r6, r1, #4325376	; 0x420000
   2d714:	stmdapl	r1!, {r1, r6, sp, lr}^
   2d718:			; <UNDEFINED> instruction: 0xf8df600a
   2d71c:	blx	fecf7364 <full_module_path@@Base+0xfec7ddfc>
   2d720:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   2d724:	andge	pc, r2, r4, asr r8	; <UNPREDICTABLE>
   2d728:	ldrdcs	pc, [r0], -sl
   2d72c:	svclt	0x00082a00
   2d730:	blcs	36338 <fchmod@plt+0x2f77c>
   2d734:	subshi	pc, r6, #64	; 0x40
   2d738:	usatcc	pc, #20, pc, asr #17	; <UNPREDICTABLE>
   2d73c:	andlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   2d740:	ldrdcc	pc, [r0], -fp
   2d744:			; <UNDEFINED> instruction: 0xf8dfb14b
   2d748:			; <UNDEFINED> instruction: 0xf8df16ec
   2d74c:	ldrbtmi	r2, [r9], #-1772	; 0xfffff914
   2d750:	movwcc	r6, #6219	; 0x184b
   2d754:	stmiapl	r2!, {r0, r1, r3, r6, sp, lr}
   2d758:			; <UNDEFINED> instruction: 0xf8df6013
   2d75c:	stmiapl	r5!, {r5, r6, r7, r9, sl, ip, sp}^
   2d760:	blcs	47814 <_IO_stdin_used@@Base+0x1f9c>
   2d764:			; <UNDEFINED> instruction: 0x81b4f040
   2d768:			; <UNDEFINED> instruction: 0x36d4f8df
   2d76c:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   2d770:			; <UNDEFINED> instruction: 0xf0002800
   2d774:			; <UNDEFINED> instruction: 0xf8df81be
   2d778:			; <UNDEFINED> instruction: 0xf85436cc
   2d77c:			; <UNDEFINED> instruction: 0xf8d99003
   2d780:	blcs	39788 <fchmod@plt+0x32bcc>
   2d784:	sbcshi	pc, r4, r0, asr #32
   2d788:	ssatcc	pc, #29, pc, asr #17	; <UNPREDICTABLE>
   2d78c:			; <UNDEFINED> instruction: 0xf9b358e3
   2d790:	blcs	39830 <fchmod@plt+0x32c74>
   2d794:	stmdavs	fp!, {r0, r1, r2, r4, r8, sl, fp, ip, lr, pc}
   2d798:			; <UNDEFINED> instruction: 0xf0002b00
   2d79c:			; <UNDEFINED> instruction: 0xf8df8195
   2d7a0:	ldrbtmi	r2, [sl], #-1708	; 0xfffff954
   2d7a4:	ssatgt	pc, #9, pc, asr #17	; <UNPREDICTABLE>
   2d7a8:			; <UNDEFINED> instruction: 0xf8df4603
   2d7ac:	andcs	r1, r2, r8, lsr #13
   2d7b0:	andvc	pc, ip, r4, asr r8	; <UNPREDICTABLE>
   2d7b4:	ldmdavs	pc!, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   2d7b8:			; <UNDEFINED> instruction: 0xf7f49700
   2d7bc:			; <UNDEFINED> instruction: 0xf8dffd1d
   2d7c0:	ldrbtmi	r3, [fp], #-1688	; 0xfffff968
   2d7c4:			; <UNDEFINED> instruction: 0xf1a06898
   2d7c8:	blcs	52e420 <full_module_path@@Base+0x4b4eb8>
   2d7cc:	adcshi	pc, fp, #0, 4
   2d7d0:	vceq.i8	d18, d0, d8
   2d7d4:			; <UNDEFINED> instruction: 0xf8df809f
   2d7d8:	stmiapl	r7!, {r3, r4, r5, r6, r9, sl, ip, sp}^
   2d7dc:	bcs	5078cc <full_module_path@@Base+0x48e364>
   2d7e0:	adchi	pc, r0, #64, 6
   2d7e4:	vpmin.u8	d2, d0, d15
   2d7e8:			; <UNDEFINED> instruction: 0xf8d9828d
   2d7ec:	stmdbcs	r0, {ip}
   2d7f0:	mvnhi	pc, r0, asr #32
   2d7f4:			; <UNDEFINED> instruction: 0xdc132a1d
   2d7f8:			; <UNDEFINED> instruction: 0x1660f8df
   2d7fc:	stmdavs	r8, {r0, r5, r6, fp, ip, lr}
   2d800:	svclt	0x00042801
   2d804:	andvs	r2, r8, r2
   2d808:	ldrdne	pc, [r0], -sl
   2d80c:			; <UNDEFINED> instruction: 0xf0002900
   2d810:			; <UNDEFINED> instruction: 0xf8df81f5
   2d814:	stmdapl	r1!, {r2, r3, r6, r9, sl, ip}^
   2d818:	stmdbcs	r0, {r0, r3, fp, sp, lr}
   2d81c:	rsbhi	pc, r7, #0
   2d820:			; <UNDEFINED> instruction: 0x1640f8df
   2d824:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
   2d828:			; <UNDEFINED> instruction: 0xf8dfb1e1
   2d82c:			; <UNDEFINED> instruction: 0xf8dfc63c
   2d830:			; <UNDEFINED> instruction: 0xf8df063c
   2d834:			; <UNDEFINED> instruction: 0xf854163c
   2d838:			; <UNDEFINED> instruction: 0xf854e00c
   2d83c:	stmdapl	r1!, {lr, pc}^
   2d840:	ldrdcc	pc, [r0], -lr
   2d844:			; <UNDEFINED> instruction: 0xf8dc6808
   2d848:	strmi	r1, [fp], #-0
   2d84c:	ldrmi	r4, [r9], -r3, asr #5
   2d850:	bcs	7a1c78 <full_module_path@@Base+0x728710>
   2d854:	ldrdcs	fp, [r1, -r5]
   2d858:			; <UNDEFINED> instruction: 0xf8ce2201
   2d85c:			; <UNDEFINED> instruction: 0xf8cc1000
   2d860:	ldclle	0, cr2, [sp], #-0
   2d864:			; <UNDEFINED> instruction: 0xdc782a1c
   2d868:			; <UNDEFINED> instruction: 0x1608f8df
   2d86c:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
   2d870:			; <UNDEFINED> instruction: 0xf0402900
   2d874:			; <UNDEFINED> instruction: 0xf8df827b
   2d878:	stmdapl	r1!, {r9, sl, ip}^
   2d87c:	cmplt	r9, r9, lsl #16
   2d880:	ldrbeq	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   2d884:	stmdavs	r0, {r5, fp, ip, lr}
   2d888:			; <UNDEFINED> instruction: 0xf0402800
   2d88c:	stmdbcs	r1, {r3, r4, r7, r9, pc}
   2d890:	rsbshi	pc, r7, #0, 6
   2d894:	strbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   2d898:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
   2d89c:			; <UNDEFINED> instruction: 0xf0402900
   2d8a0:			; <UNDEFINED> instruction: 0xf8df827f
   2d8a4:	stmiapl	r2!, {r5, r6, r7, r8, sl, sp}
   2d8a8:	cmplt	sl, r2, lsl r8
   2d8ac:	ldrdcs	pc, [r0], -r8
   2d8b0:			; <UNDEFINED> instruction: 0xf0002a00
   2d8b4:			; <UNDEFINED> instruction: 0xf8df8144
   2d8b8:	ldrbtmi	r2, [sl], #-1488	; 0xfffffa30
   2d8bc:	bcs	47d0c <_IO_stdin_used@@Base+0x2494>
   2d8c0:	teqhi	sp, r0, asr #32	; <UNPREDICTABLE>
   2d8c4:	strbcs	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   2d8c8:	stmiapl	r2!, {r0, r3, r5, fp, sp, lr}
   2d8cc:	ldrdls	pc, [r0], -r2
   2d8d0:	svceq	0x0000f1b9
   2d8d4:	cmphi	r0, r0	; <UNPREDICTABLE>
   2d8d8:	mulcs	r0, r9, r8
   2d8dc:			; <UNDEFINED> instruction: 0xf0002a2f
   2d8e0:	stmdbcs	r0, {r0, r1, r3, r6, r8, pc}
   2d8e4:	teqhi	r4, r0	; <UNPREDICTABLE>
   2d8e8:	ldrbcs	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   2d8ec:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   2d8f0:			; <UNDEFINED> instruction: 0xf0402a00
   2d8f4:			; <UNDEFINED> instruction: 0xf8df812d
   2d8f8:	stmiapl	r3!, {r3, r4, r7, r8, sl, ip, sp}^
   2d8fc:	blcs	47970 <_IO_stdin_used@@Base+0x20f8>
   2d900:	cmphi	r4, r0	; <UNPREDICTABLE>
   2d904:	strcc	pc, [ip, #2271]	; 0x8df
   2d908:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2d90c:			; <UNDEFINED> instruction: 0xf0402b00
   2d910:	cmp	fp, fp, lsr r1
   2d914:	blcs	479c8 <_IO_stdin_used@@Base+0x2150>
   2d918:	msrhi	SPSR_fsc, r0, asr #32
   2d91c:	ldrbcs	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   2d920:			; <UNDEFINED> instruction: 0xf8df447a
   2d924:	andcs	r1, r2, r8, ror r5
   2d928:			; <UNDEFINED> instruction: 0xf7f44479
   2d92c:	ldrb	pc, [r2, -r5, ror #24]	; <UNPREDICTABLE>
   2d930:	ldrcc	pc, [ip, #-2271]	; 0xfffff721
   2d934:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2d938:			; <UNDEFINED> instruction: 0xf6bf4283
   2d93c:			; <UNDEFINED> instruction: 0xf8dfaf25
   2d940:	strmi	r1, [r2], -r0, ror #10
   2d944:	ldrbtmi	r2, [r9], #-3
   2d948:	mrrc2	7, 15, pc, r6, cr4	; <UNPREDICTABLE>
   2d94c:	ldrbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   2d950:	andcs	r2, r2, r7, lsr #5
   2d954:			; <UNDEFINED> instruction: 0xf7e94479
   2d958:	bcs	7ad4ac <full_module_path@@Base+0x733f44>
   2d95c:	rschi	pc, r0, r0
   2d960:	bcs	47a10 <_IO_stdin_used@@Base+0x2198>
   2d964:	movshi	pc, r0
   2d968:	ldrne	pc, [ip, #-2271]!	; 0xfffff721
   2d96c:	ldrcc	pc, [ip, #-2271]!	; 0xfffff721
   2d970:	strbtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   2d974:	ldrbtmi	r5, [fp], #-2145	; 0xfffff79f
   2d978:			; <UNDEFINED> instruction: 0xf1b16809
   2d97c:	svclt	0x00180b00
   2d980:	bleq	a9ac4 <full_module_path@@Base+0x3055c>
   2d984:	beq	1e9ab8 <full_module_path@@Base+0x170550>
   2d988:	andge	pc, ip, r3, asr #17
   2d98c:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   2d990:			; <UNDEFINED> instruction: 0xf0402a00
   2d994:	ldmdavs	sl, {r0, r1, r5, r6, r8, pc}
   2d998:	movwls	r2, #20838	; 0x5166
   2d99c:	andls	r4, r4, #16, 12	; 0x1000000
   2d9a0:	svc	0x0016f7d8
   2d9a4:	movwcs	lr, #18909	; 0x49dd
   2d9a8:			; <UNDEFINED> instruction: 0xf04bb118
   2d9ac:			; <UNDEFINED> instruction: 0xf8c30a0e
   2d9b0:	ldrmi	sl, [r0], -ip
   2d9b4:	andls	r2, r4, #120, 2
   2d9b8:	svc	0x000af7d8
   2d9bc:	teqlt	r0, r4, lsl #20
   2d9c0:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   2d9c4:	beq	469af4 <full_module_path@@Base+0x3f058c>
   2d9c8:			; <UNDEFINED> instruction: 0xf8c14479
   2d9cc:	ldrmi	sl, [r0], -ip
   2d9d0:			; <UNDEFINED> instruction: 0xf7d82143
   2d9d4:	teqlt	r0, lr	; <illegal shifter operand>
   2d9d8:	ldrbcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   2d9dc:	beq	869b0c <full_module_path@@Base+0x7f05a4>
   2d9e0:			; <UNDEFINED> instruction: 0xf8c2447a
   2d9e4:	blx	1815a1c <full_module_path@@Base+0x179c4b4>
   2d9e8:	ldrtmi	pc, [r0], -sl, lsl #3	; <UNPREDICTABLE>
   2d9ec:	blx	fefeb9f2 <full_module_path@@Base+0xfef7248a>
   2d9f0:	strbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   2d9f4:			; <UNDEFINED> instruction: 0xf8d2447a
   2d9f8:			; <UNDEFINED> instruction: 0xf8dfa00c
   2d9fc:			; <UNDEFINED> instruction: 0xf00a14c0
   2da00:			; <UNDEFINED> instruction: 0xf8d70201
   2da04:	ldrbtmi	fp, [r9], #-0
   2da08:	svceq	0x001ef1bb
   2da0c:	svclt	0x00d8610a
   2da10:	stcle	3, cr2, [r4, #-0]
   2da14:	svceq	0x0010f01a
   2da18:	movwcs	fp, #7948	; 0x1f0c
   2da1c:			; <UNDEFINED> instruction: 0xf8df2300
   2da20:	vraddhn.i16	d28, q13, q8
   2da24:			; <UNDEFINED> instruction: 0xf8d81140
   2da28:	ldrbtmi	r0, [ip], #0
   2da2c:	smlabtcc	r5, ip, r9, lr
   2da30:			; <UNDEFINED> instruction: 0xf0002800
   2da34:	stmdavs	r9!, {r0, r2, r6, r8, pc}
   2da38:	subeq	pc, r0, sl, asr #7
   2da3c:			; <UNDEFINED> instruction: 0xf8dcb149
   2da40:	mrscs	r0, (UNDEF: 76)
   2da44:			; <UNDEFINED> instruction: 0xf7d89204
   2da48:	bls	169560 <full_module_path@@Base+0xefff8>
   2da4c:	svclt	0x00183800
   2da50:			; <UNDEFINED> instruction: 0xf8df2001
   2da54:	ldrbtmi	r1, [r9], #-1136	; 0xfffffb90
   2da58:			; <UNDEFINED> instruction: 0xf8df61c8
   2da5c:	stmdapl	r1!, {r2, r3, r5, r6, sl, ip}^
   2da60:	lsllt	r6, r8, #16
   2da64:	vmlal.u8	q11, d10, d25
   2da68:	orrlt	r0, r1, r0, lsl #1
   2da6c:	strdcs	r4, [r1], -ip
   2da70:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
   2da74:			; <UNDEFINED> instruction: 0xf8dfb959
   2da78:	cmncs	r3, r4, asr r4
   2da7c:	ldrbtmi	r9, [r8], #-516	; 0xfffffdfc
   2da80:			; <UNDEFINED> instruction: 0xf7d86800
   2da84:	bls	169524 <full_module_path@@Base+0xeffbc>
   2da88:	svclt	0x00183800
   2da8c:			; <UNDEFINED> instruction: 0xf8df2001
   2da90:	ldrbtmi	r1, [r9], #-1088	; 0xfffffbc0
   2da94:	teqlt	r2, r8, lsl #4
   2da98:	strcs	pc, [ip], #-2271	; 0xfffff721
   2da9c:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   2daa0:			; <UNDEFINED> instruction: 0xf0002a00
   2daa4:			; <UNDEFINED> instruction: 0xf8df819b
   2daa8:	vraddhn.i16	d17, q5, q14
   2daac:			; <UNDEFINED> instruction: 0xf8df00c0
   2dab0:			; <UNDEFINED> instruction: 0xf1bb2428
   2dab4:	svclt	0x00c80f1e
   2dab8:	andeq	pc, r1, r0, asr #32
   2dabc:	subvs	r4, r8, #2030043136	; 0x79000000
   2dac0:	stmiapl	r2!, {r0, r8, sp}
   2dac4:	usat	r6, #12, r1
   2dac8:	ldrcs	pc, [r0], #-2271	; 0xfffff721
   2dacc:			; <UNDEFINED> instruction: 0xe669447a
   2dad0:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
   2dad4:	strcc	pc, [r8], #-2271	; 0xfffff721
   2dad8:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   2dadc:			; <UNDEFINED> instruction: 0xf47f2800
   2dae0:	stmdavs	sl!, {r1, r3, r6, r9, sl, fp, sp, pc}
   2dae4:	bmi	ff7d9f94 <full_module_path@@Base+0xff760a2c>
   2dae8:	ldmdavs	r7, {r1, r5, r7, fp, ip, lr}
   2daec:			; <UNDEFINED> instruction: 0xf0002f00
   2daf0:	blmi	ff60ddd8 <full_module_path@@Base+0xff594870>
   2daf4:	bmi	ff503e98 <full_module_path@@Base+0xff48a930>
   2daf8:	andls	pc, r2, r4, asr r8	; <UNPREDICTABLE>
   2dafc:	ldrdcs	pc, [r0], -r9
   2db00:			; <UNDEFINED> instruction: 0xf0002a00
   2db04:	stmdals	r3, {r3, r4, r6, r7, pc}
   2db08:	blx	ff3ebb0a <full_module_path@@Base+0xff3725a2>
   2db0c:	ldmibmi	r5!, {r1, r3, r4, r5, fp, sp, lr}^
   2db10:	addsmi	r4, r0, #2030043136	; 0x79000000
   2db14:	svclt	0x00b86088
   2db18:			; <UNDEFINED> instruction: 0xf6ff6038
   2db1c:			; <UNDEFINED> instruction: 0xe62eae35
   2db20:			; <UNDEFINED> instruction: 0xf8d84ad8
   2db24:	stmiapl	r2!, {ip}
   2db28:	stmdbcs	r0, {r1, r4, fp, sp, lr}
   2db2c:	sbcshi	pc, r4, r0, asr #32
   2db30:	andcs	r4, r1, sp, ror #19
   2db34:	bicvs	r4, r8, r9, ror r4
   2db38:			; <UNDEFINED> instruction: 0xf43f2a00
   2db3c:	stmiami	fp!, {r0, r1, r6, r7, r9, sl, fp, sp, pc}^
   2db40:	ldrbtmi	r4, [r8], #-2539	; 0xfffff615
   2db44:	andcc	r6, r1, #4325376	; 0x420000
   2db48:	stmdapl	r1!, {r1, r6, sp, lr}^
   2db4c:	ldrt	r6, [r9], sl
   2db50:	ldrdcs	pc, [r0], -r8
   2db54:	andsvc	pc, r0, pc, asr #8
   2db58:	andeq	pc, r8, r0, asr #5
   2db5c:	cmnle	r3, r0, lsl #20
   2db60:	ldc2	7, cr15, [ip], #-940	; 0xfffffc54
   2db64:	orrgt	pc, ip, #14614528	; 0xdf0000
   2db68:	movwcs	r4, #1609	; 0x649
   2db6c:			; <UNDEFINED> instruction: 0xf8544602
   2db70:			; <UNDEFINED> instruction: 0xf7eb000c
   2db74:	stmdavs	r9!, {r0, r1, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   2db78:	stmiapl	r3!, {r0, r2, r6, r7, r8, r9, fp, lr}^
   2db7c:			; <UNDEFINED> instruction: 0xb1a3681b
   2db80:	stmiapl	r3!, {r2, r6, r7, r8, r9, fp, lr}^
   2db84:	orrlt	r6, r3, fp, lsl r8
   2db88:			; <UNDEFINED> instruction: 0xf8d84bdb
   2db8c:	stmiapl	r3!, {sp}^
   2db90:	bcs	47c04 <_IO_stdin_used@@Base+0x238c>
   2db94:	qsublt	sp, r2, fp
   2db98:	stmiapl	r3!, {r3, r4, r6, r7, r8, r9, fp, lr}^
   2db9c:	movwcc	r6, #6171	; 0x181b
   2dba0:	movwcs	fp, #7960	; 0x1f18
   2dba4:	ldrbtmi	r4, [sl], #-2774	; 0xfffff52a
   2dba8:			; <UNDEFINED> instruction: 0xb1816293
   2dbac:	stmiapl	r5!, {r0, r2, r4, r6, r7, r8, r9, fp, lr}^
   2dbb0:	stmdbcs	r0, {r0, r3, r5, fp, sp, lr}
   2dbb4:			; <UNDEFINED> instruction: 0x4630d038
   2dbb8:			; <UNDEFINED> instruction: 0xf8c8f7ff
   2dbbc:	pop	{r0, r1, r2, ip, sp, pc}
   2dbc0:			; <UNDEFINED> instruction: 0xf7db4ff0
   2dbc4:			; <UNDEFINED> instruction: 0xf005bc43
   2dbc8:	ldmdavs	sl!, {r0, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}
   2dbcc:	stmdals	r3, {r1, r4, r9, sl, sp, lr, pc}
   2dbd0:	blx	1aebbd2 <full_module_path@@Base+0x1a7266a>
   2dbd4:	stmiapl	r3!, {r0, r1, r3, r6, r7, r8, r9, fp, lr}^
   2dbd8:	andlt	r6, r7, r8, lsl r0
   2dbdc:	svcmi	0x00f0e8bd
   2dbe0:	ldclt	7, cr15, [r4], #-876	; 0xfffffc94
   2dbe4:	bmi	ff28030c <full_module_path@@Base+0xff206da4>
   2dbe8:	stmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}^
   2dbec:	subvs	r3, fp, r1, lsl #6
   2dbf0:	andsvs	r5, r3, r2, lsr #17
   2dbf4:	bmi	ff1e727c <full_module_path@@Base+0xff16dd14>
   2dbf8:			; <UNDEFINED> instruction: 0xe692447a
   2dbfc:	ldrdne	pc, [r0], -fp
   2dc00:			; <UNDEFINED> instruction: 0xf43f2900
   2dc04:	ldmibmi	r6, {r0, r2, r3, r9, sl, fp, sp, pc}
   2dc08:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
   2dc0c:			; <UNDEFINED> instruction: 0xf47f2900
   2dc10:	stmibmi	r0, {r0, r1, r2, r9, sl, fp, sp, pc}^
   2dc14:	ldrbtmi	r2, [r9], #-3
   2dc18:	blx	ffbebbf0 <full_module_path@@Base+0xffb72688>
   2dc1c:	sbcscs	r4, ip, #3112960	; 0x2f8000
   2dc20:	ldrbtmi	r2, [r9], #-2
   2dc24:	stc2l	7, cr15, [ip, #-932]!	; 0xfffffc5c
   2dc28:			; <UNDEFINED> instruction: 0xf7d84608
   2dc2c:	strmi	lr, [r4], -r2, ror #23
   2dc30:	stc	7, cr15, [sl, #864]!	; 0x360
   2dc34:	orrne	lr, r0, r4, lsl #21
   2dc38:	ldr	r6, [ip, r9, lsr #32]!
   2dc3c:	suble	r2, pc, r0, lsl #22
   2dc40:	ldrbtmi	r4, [fp], #-2998	; 0xfffff44a
   2dc44:			; <UNDEFINED> instruction: 0xe7b0629a
   2dc48:	vst2.8	{d22-d23}, [pc :256], fp
   2dc4c:	vmov.i32	d23, #0	; 0x00000000
   2dc50:	blcs	7adc78 <full_module_path@@Base+0x734710>
   2dc54:			; <UNDEFINED> instruction: 0xf44fbfb8
   2dc58:	usada8	r1, r0, r0, r7
   2dc5c:	beq	7e9d90 <full_module_path@@Base+0x770828>
   2dc60:			; <UNDEFINED> instruction: 0xf8d3e6ba
   2dc64:	andcs	r9, sl, #0
   2dc68:			; <UNDEFINED> instruction: 0x46484639
   2dc6c:	bl	8ebbd4 <full_module_path@@Base+0x87266c>
   2dc70:	stmdacs	r0, {r2, ip, pc}
   2dc74:	svcge	0x003df43f
   2dc78:			; <UNDEFINED> instruction: 0x212e4648
   2dc7c:	stc	7, cr15, [r8, #864]!	; 0x360
   2dc80:			; <UNDEFINED> instruction: 0xf43f2800
   2dc84:	shasxmi	sl, r9, r6
   2dc88:	andcs	r3, sl, #1
   2dc8c:	bl	4ebbf4 <full_module_path@@Base+0x47268c>
   2dc90:	stmiapl	r7!, {r0, r1, r2, r3, r5, r6, r8, r9, fp, lr}^
   2dc94:			; <UNDEFINED> instruction: 0xf43f2800
   2dc98:	ldmdavs	sl!, {r1, r2, r3, r5, r8, r9, sl, fp, sp, pc}
   2dc9c:	addsmi	r9, r3, #4, 22	; 0x1000
   2dca0:			; <UNDEFINED> instruction: 0xf103bfbc
   2dca4:	ldrshtvs	r3, [sl], -pc
   2dca8:	svcge	0x0025f6ff
   2dcac:			; <UNDEFINED> instruction: 0xf102bfdc
   2dcb0:	ldrshtvs	r3, [sl], -pc
   2dcb4:	ldmdavs	r9!, {r0, r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}
   2dcb8:			; <UNDEFINED> instruction: 0xf7ff4630
   2dcbc:	str	pc, [r2, -r7, asr #16]!
   2dcc0:			; <UNDEFINED> instruction: 0xf8cc2101
   2dcc4:			; <UNDEFINED> instruction: 0xe6c8101c
   2dcc8:			; <UNDEFINED> instruction: 0xf7fe9803
   2dccc:	bmi	fe56d158 <full_module_path@@Base+0xfe4f3bf0>
   2dcd0:	sxtab16mi	r4, r2, sl, ror #8
   2dcd4:			; <UNDEFINED> instruction: 0xe69060d0
   2dcd8:			; <UNDEFINED> instruction: 0xf43f2a00
   2dcdc:	strb	sl, [sl, #3571]!	; 0xdf3
   2dce0:	stmiapl	r3!, {r4, r7, r8, r9, fp, lr}^
   2dce4:	andcc	r6, r1, #1703936	; 0x1a0000
   2dce8:	andcs	fp, r1, #24, 30	; 0x60
   2dcec:	stmibmi	lr, {r3, r5, r7, r8, r9, sl, sp, lr, pc}
   2dcf0:	ldrbtmi	r2, [r9], #-3
   2dcf4:	blx	fe06bccc <full_module_path@@Base+0xfdff2764>
   2dcf8:	sbcscs	r4, r5, #140, 18	; 0x230000
   2dcfc:	ldrbtmi	r2, [r9], #-2
   2dd00:	ldc2l	7, cr15, [lr], #932	; 0x3a4
   2dd04:	bllt	1d07db8 <full_module_path@@Base+0x1c8e850>
   2dd08:	ldrbtmi	r4, [fp], #-2953	; 0xfffff477
   2dd0c:	andscs	r4, pc, #2244608	; 0x224000
   2dd10:	ldrbtmi	r2, [r9], #-3
   2dd14:	blx	1c6bcec <full_module_path@@Base+0x1bf2784>
   2dd18:	sbccs	r4, r0, #2211840	; 0x21c000
   2dd1c:	ldrbtmi	r2, [r9], #-2
   2dd20:	stc2l	7, cr15, [lr], #932	; 0x3a4
   2dd24:	blcs	47dd8 <_IO_stdin_used@@Base+0x2560>
   2dd28:	blmi	fe162248 <full_module_path@@Base+0xfe0e8ce0>
   2dd2c:	stmibmi	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
   2dd30:	andcs	r2, r3, r4, lsl r2
   2dd34:			; <UNDEFINED> instruction: 0xf7f44479
   2dd38:	stmibmi	r2, {r0, r1, r2, r3, r4, r6, r9, fp, ip, sp, lr, pc}
   2dd3c:			; <UNDEFINED> instruction: 0x200222bb
   2dd40:			; <UNDEFINED> instruction: 0xf7e94479
   2dd44:	stmibmi	r0, {r0, r2, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   2dd48:	ldrbtmi	r2, [r9], #-3
   2dd4c:	blx	156bd24 <full_module_path@@Base+0x14f27bc>
   2dd50:	andcs	r4, r3, lr, ror r9
   2dd54:			; <UNDEFINED> instruction: 0xf7f44479
   2dd58:	ldmdbmi	sp!, {r0, r1, r2, r3, r6, r9, fp, ip, sp, lr, pc}^
   2dd5c:			; <UNDEFINED> instruction: 0x200222b2
   2dd60:			; <UNDEFINED> instruction: 0xf7e94479
   2dd64:	blmi	1f2d0a0 <full_module_path@@Base+0x1eb3b38>
   2dd68:			; <UNDEFINED> instruction: 0xe7cf447b
   2dd6c:	andcs	r4, r3, sl, ror r9
   2dd70:			; <UNDEFINED> instruction: 0xf7f44479
   2dd74:	ldmdbmi	r9!, {r0, r6, r9, fp, ip, sp, lr, pc}^
   2dd78:	andcs	r2, r2, sp, ror #5
   2dd7c:			; <UNDEFINED> instruction: 0xf7e94479
   2dd80:	ldclmi	12, cr15, [r7, #-764]!	; 0xfffffd04
   2dd84:	ldmdbmi	r7!, {r0, r1, r4, r9, sl, lr}^
   2dd88:	stmdbpl	r2!, {r0, r1, sp}^
   2dd8c:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   2dd90:	blx	cebd68 <full_module_path@@Base+0xc72800>
   2dd94:	rscscs	r4, sp, #116, 18	; 0x1d0000
   2dd98:	ldrbtmi	r2, [r9], #-2
   2dd9c:	ldc2	7, cr15, [r0], #932	; 0x3a4
   2dda0:	andcs	r4, r3, r2, ror r9
   2dda4:			; <UNDEFINED> instruction: 0xf7f44479
   2dda8:	ldmdbmi	r1!, {r0, r1, r2, r5, r9, fp, ip, sp, lr, pc}^
   2ddac:	andne	pc, r5, #64, 4
   2ddb0:	ldrbtmi	r2, [r9], #-2
   2ddb4:	stc2	7, cr15, [r4], #932	; 0x3a4
   2ddb8:	ldrbtmi	r4, [fp], #-2926	; 0xfffff492
   2ddbc:	stclmi	7, cr14, [r8, #-732]!	; 0xfffffd24
   2ddc0:	stmdbmi	sp!, {r0, r1, r4, r9, sl, lr}^
   2ddc4:	stmdbpl	r2!, {r0, r1, sp}^
   2ddc8:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   2ddcc:	blx	56bda4 <full_module_path@@Base+0x4f283c>
   2ddd0:	rscscs	r4, r5, #1736704	; 0x1a8000
   2ddd4:	ldrbtmi	r2, [r9], #-2
   2ddd8:	ldc2	7, cr15, [r2], {233}	; 0xe9
   2dddc:			; <UNDEFINED> instruction: 0xf8d94b68
   2dde0:	stmiapl	r3!, {sp}^
   2dde4:	stmdblt	sl!, {r3, r4, fp, sp, lr}^
   2dde8:	ldrbtmi	r4, [fp], #-2918	; 0xfffff49a
   2ddec:	tstcs	r1, r6, ror #20
   2ddf0:			; <UNDEFINED> instruction: 0xf7d8447a
   2ddf4:	stmdbmi	r5!, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
   2ddf8:	addsvc	pc, r8, #1325400064	; 0x4f000000
   2ddfc:	ldrbtmi	r2, [r9], #-1
   2de00:	ldc2l	7, cr15, [lr], #-932	; 0xfffffc5c
   2de04:	ldrbtmi	r4, [fp], #-2914	; 0xfffff49e
   2de08:	svclt	0x0000e7f0
   2de0c:	ldrdeq	r9, [r4], -r4
   2de10:	andeq	r9, r3, r2, ror r2
   2de14:	andeq	r0, r0, r8, ror #9
   2de18:	strdeq	r0, [r0], -ip
   2de1c:	andeq	r0, r0, r8, ror #8
   2de20:	andeq	r0, r0, r0, ror r4
   2de24:	andeq	r9, r4, r6, lsl #9
   2de28:	andeq	r0, r0, r4, lsr #6
   2de2c:	andeq	r0, r0, ip, asr #7
   2de30:	andeq	r0, r0, ip, lsl #7
   2de34:	andeq	r9, r4, r6, asr #8
   2de38:	andeq	r0, r0, r4, asr r5
   2de3c:	andeq	r0, r0, r8, lsr r4
   2de40:	andeq	r9, r4, r8, lsr #8
   2de44:	andeq	r0, r0, r0, lsr #7
   2de48:	andeq	r0, r0, r0, lsl #11
   2de4c:	andeq	r1, r2, r2, lsl #2
   2de50:	andeq	r0, r0, ip, lsr #8
   2de54:	andeq	r1, r2, r8, asr r1
   2de58:	ldrdeq	r9, [r4], -r2
   2de5c:	andeq	r0, r0, r0, lsl r5
   2de60:	muleq	r0, r0, r3
   2de64:	andeq	r0, r0, r0, lsr #10
   2de68:	ldrdeq	r0, [r0], -ip
   2de6c:	andeq	r0, r0, r4, lsl #9
   2de70:	andeq	r0, r0, ip, ror r3
   2de74:	muleq	r0, r4, r3
   2de78:	andeq	r0, r0, ip, lsr #11
   2de7c:	andeq	r0, r0, r8, lsl #8
   2de80:	andeq	r0, r0, ip, ror r5
   2de84:	muleq	r0, r8, r5
   2de88:	ldrdeq	r9, [r4], -sl
   2de8c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2de90:	andeq	r0, r0, r4, lsr #8
   2de94:	andeq	r0, r0, r8, asr #6
   2de98:	andeq	r0, r2, r4, lsl #31
   2de9c:	andeq	r1, r2, ip, ror r0
   2dea0:	andeq	r0, r2, sl, ror pc
   2dea4:	andeq	r0, r2, ip, lsr #31
   2dea8:	ldrdeq	r0, [r0], -r4
   2deac:	andeq	r9, r4, lr, lsl r2
   2deb0:	andeq	r9, r4, ip, asr #3
   2deb4:			; <UNDEFINED> instruction: 0x000491b4
   2deb8:	andeq	r9, r4, r0, lsr #3
   2debc:	andeq	r9, r4, lr, lsl #3
   2dec0:	andeq	r9, r4, sl, ror #2
   2dec4:	andeq	r9, r4, lr, lsr r1
   2dec8:	andeq	r0, r0, ip, lsr #6
   2decc:	andeq	r9, r4, r6, lsl r1
   2ded0:	andeq	r9, r4, r2, lsl #2
   2ded4:	ldrdeq	r9, [r4], -r8
   2ded8:	andeq	r0, r0, ip, lsr #13
   2dedc:	andeq	r0, r2, r0, ror #27
   2dee0:	strheq	r9, [r4], -ip
   2dee4:	andeq	r9, r4, r4, lsl #1
   2dee8:	andeq	r9, r4, r0, rrx
   2deec:	andeq	r9, r4, r2, asr r0
   2def0:	andeq	r0, r0, r8, asr #11
   2def4:	andeq	r0, r0, r8, ror #7
   2def8:	andeq	r0, r0, r8, asr #9
   2defc:	andeq	r0, r0, r8, asr r4
   2df00:	andeq	r8, r4, lr, ror #31
   2df04:	andeq	r0, r0, ip, ror #7
   2df08:	andeq	r8, r4, ip, lsr #31
   2df0c:	andeq	r0, r0, r4, lsl #12
   2df10:			; <UNDEFINED> instruction: 0x00020cb4
   2df14:	andeq	r0, r2, sl, asr lr
   2df18:	ldrdeq	r0, [r2], -lr
   2df1c:	andeq	r8, r4, r2, asr pc
   2df20:	andeq	r8, r4, r4, asr #29
   2df24:	andeq	r0, r0, ip, lsl r6
   2df28:	andeq	r0, r2, r6, asr #26
   2df2c:	andeq	r0, r2, r2, lsl #24
   2df30:	andeq	r0, r2, r2, lsr #23
   2df34:	strdeq	r0, [r2], -r6
   2df38:	andeq	r0, r2, r2, ror #23
   2df3c:	andeq	r0, r2, r0, lsl #23
   2df40:	andeq	r0, r2, r8, lsr #25
   2df44:	andeq	r0, r2, r0, asr #23
   2df48:	strdeq	r0, [r2], -r6
   2df4c:	andeq	r0, r2, r0, lsr #24
   2df50:	andeq	r0, r2, r0, lsr #23
   2df54:	andeq	r0, r2, ip, lsr fp
   2df58:	andeq	r0, r2, ip, lsr sp
   2df5c:	andeq	r0, r2, r4, lsl #23
   2df60:	andeq	r0, r0, r0, ror r3
   2df64:	andeq	r0, r2, r0, lsr #27
   2df68:	andeq	r0, r2, r6, ror #22
   2df6c:	ldrdeq	r0, [r2], -r8
   2df70:	andeq	r0, r2, lr, asr #22
   2df74:	andeq	r0, r2, sl, ror #21
   2df78:	andeq	r0, r2, r0, lsr #26
   2df7c:	andeq	r0, r2, sl, lsr #22
   2df80:	andeq	r0, r0, r4, lsr r4
   2df84:	andeq	r0, r2, sl, asr #21
   2df88:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   2df8c:	andeq	r0, r2, r2, lsl #22
   2df90:	andeq	r0, r2, r6, lsr r1
   2df94:			; <UNDEFINED> instruction: 0xf06f4a1b
   2df98:	ldrbtlt	r4, [r0], #832	; 0x340
   2df9c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   2dfa0:	stmdavs	pc, {r1, r4, fp, sp, lr}	; <UNPREDICTABLE>
   2dfa4:	ldmvs	r4, {r3, r4, r8, fp, lr}^
   2dfa8:	ldrbtmi	r4, [r9], #-2584	; 0xfffff5e8
   2dfac:	eorvs	pc, r0, r4, asr r8	; <UNPREDICTABLE>
   2dfb0:	eorpl	pc, r7, r4, asr r8	; <UNPREDICTABLE>
   2dfb4:	ldmibhi	r4!, {r1, r3, r7, fp, ip, lr}^
   2dfb8:			; <UNDEFINED> instruction: 0xf8d289e9
   2dfbc:	vaddl.u8	q14, d4, d0
   2dfc0:	vsubl.u8	<illegal reg q9.5>, d4, d0
   2dfc4:	strtmi	r2, [r2], #-1088	; 0xfffffbc0
   2dfc8:	strcc	pc, [r0], #-961	; 0xfffffc3f
   2dfcc:	smlalbtcs	pc, r0, r1, r3	; <UNPREDICTABLE>
   2dfd0:	movweq	lr, #52131	; 0xcba3
   2dfd4:	bne	fe6bf060 <full_module_path@@Base+0xfe645af8>
   2dfd8:			; <UNDEFINED> instruction: 0xf8561a5b
   2dfdc:			; <UNDEFINED> instruction: 0xf8552022
   2dfe0:	addsmi	r3, sl, #35	; 0x23
   2dfe4:	svclt	0x00c8d006
   2dfe8:	stcle	0, cr2, [r1], {1}
   2dfec:	rscscc	pc, pc, pc, asr #32
   2dff0:			; <UNDEFINED> instruction: 0x4770bcf0
   2dff4:	svclt	0x00d442b8
   2dff8:	rscscc	pc, pc, pc, asr #32
   2dffc:	ldcllt	0, cr2, [r0], #4
   2e000:	svclt	0x00004770
   2e004:	andeq	r8, r4, r4, lsr #24
   2e008:	muleq	r3, sl, r9
   2e00c:	andeq	r0, r0, r8, lsl #13
   2e010:	svcmi	0x00f0e92d
   2e014:	mcrrmi	6, 0, r4, fp, cr5
   2e018:	svcmi	0x004b468b
   2e01c:	mcrrmi	0, 6, pc, r0, cr15	; <UNPREDICTABLE>
   2e020:	mcrmi	4, 2, r4, cr10, cr12, {3}
   2e024:			; <UNDEFINED> instruction: 0xe00ef8b0
   2e028:	stmibpl	r7!, {r0, r1, r7, ip, sp, pc}^
   2e02c:			; <UNDEFINED> instruction: 0xf8544620
   2e030:	vaddl.u8	q12, d14, d6
   2e034:	vraddhn.i16	d19, q7, q0
   2e038:	ldrmi	r2, [r2], r0, asr #28
   2e03c:			; <UNDEFINED> instruction: 0x4699683e
   2e040:	ldrdne	pc, [r0], -r8
   2e044:	ldrbtmi	r4, [r4], #-1076	; 0xfffffbcc
   2e048:	smlatbeq	r1, ip, fp, lr
   2e04c:			; <UNDEFINED> instruction: 0xf8551b09
   2e050:	stccs	0, cr4, [r0], {33}	; 0x21
   2e054:	strbtmi	sp, [r6], -fp, lsr #22
   2e058:	bvs	fe1260e8 <full_module_path@@Base+0xfe0acb80>
   2e05c:	bne	ff90826c <full_module_path@@Base+0xff88ed04>
   2e060:	eorgt	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   2e064:			; <UNDEFINED> instruction: 0x300ef8bc
   2e068:	andeq	pc, r8, #19
   2e06c:	ldmdavs	r9!, {r0, r1, r2, r4, r6, ip, lr, pc}
   2e070:	strcc	pc, [r0], #-963	; 0xfffffc3d
   2e074:	ldrdcs	pc, [r0], -r8
   2e078:	movtcs	pc, #963	; 0x3c3	; <UNPREDICTABLE>
   2e07c:	stmibhi	r8!, {r2, r3, sl, lr}^
   2e080:	strtmi	r1, [r3], #-2738	; 0xfffff54e
   2e084:			; <UNDEFINED> instruction: 0xf3c01ad4
   2e088:	ldrbtmi	r3, [r1], #-3584	; 0xfffff200
   2e08c:	subcs	pc, r0, r0, asr #7
   2e090:	eormi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   2e094:	bne	14bf0a0 <full_module_path@@Base+0x1445b38>
   2e098:			; <UNDEFINED> instruction: 0xf8452c00
   2e09c:	blle	17e12c <full_module_path@@Base+0x104bc4>
   2e0a0:	strtmi	r2, [r0], -r0, lsl #2
   2e0a4:			; <UNDEFINED> instruction: 0xf8d0f7e2
   2e0a8:	bicsle	r2, r6, r0, lsl #16
   2e0ac:	cmplt	r6, #4063232	; 0x3e0000
   2e0b0:	ldrbmi	r4, [sl], -r7, lsr #18
   2e0b4:	ldrbne	r2, [r3, r0, lsl #8]
   2e0b8:	strls	r4, [r0], #-1145	; 0xfffffb87
   2e0bc:			; <UNDEFINED> instruction: 0xf0046848
   2e0c0:	movwlt	pc, #2087	; 0x827	; <UNPREDICTABLE>
   2e0c4:	orrslt	r6, r3, #196608	; 0x30000
   2e0c8:	cmplt	r3, fp, lsl r8
   2e0cc:	mvnscc	pc, #79	; 0x4f
   2e0d0:	andcc	pc, r0, sl, asr #17
   2e0d4:	andmi	pc, r0, r9, asr #17
   2e0d8:	ldrmi	r6, [r0], -r2, lsl #16
   2e0dc:	pop	{r0, r1, ip, sp, pc}
   2e0e0:	stmibhi	r9!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   2e0e4:	movtmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   2e0e8:	ldrdvs	pc, [r0], -r8
   2e0ec:	rscscc	pc, pc, pc, asr #32
   2e0f0:	vmvn.i16	d22, #156	; 0x009c
   2e0f4:	vsubl.u8	<illegal reg q9.5>, d1, d0
   2e0f8:	blne	fe6f6600 <full_module_path@@Base+0xfe67d098>
   2e0fc:	strtmi	r4, [r2], #-1034	; 0xfffffbf6
   2e100:			; <UNDEFINED> instruction: 0xf8451a9b
   2e104:	movwcs	r0, #35	; 0x23
   2e108:	mvnscc	pc, pc, asr #32
   2e10c:			; <UNDEFINED> instruction: 0xf8ca461a
   2e110:	ldrmi	r1, [r0], -r0
   2e114:	andcc	pc, r0, r9, asr #17
   2e118:	pop	{r0, r1, ip, sp, pc}
   2e11c:			; <UNDEFINED> instruction: 0xf8ca8ff0
   2e120:			; <UNDEFINED> instruction: 0xf8c94000
   2e124:	ldrmi	r0, [r0], -r0
   2e128:	pop	{r0, r1, ip, sp, pc}
   2e12c:	blmi	2920f4 <full_module_path@@Base+0x218b8c>
   2e130:	andsne	pc, r1, #64, 4
   2e134:	stmdami	r9, {r3, r8, fp, lr}
   2e138:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2e13c:			; <UNDEFINED> instruction: 0xf7d84478
   2e140:	svclt	0x0000ed30
   2e144:	andeq	r8, r3, r4, lsr #18
   2e148:	andeq	r0, r0, ip, asr #11
   2e14c:	andeq	r0, r0, r8, lsl #13
   2e150:	andeq	r8, r4, r8, lsl #22
   2e154:	andeq	r0, r2, ip, ror #25
   2e158:			; <UNDEFINED> instruction: 0x00020abe
   2e15c:	andeq	r0, r2, r4, asr #21
   2e160:	svcmi	0x00f0e92d
   2e164:			; <UNDEFINED> instruction: 0xf8dfb085
   2e168:	strmi	sl, [r6], -r8, lsl #2
   2e16c:	ldrsbtls	pc, [r8], -sp	; <UNPREDICTABLE>
   2e170:	ldrbtmi	r4, [sl], #1672	; 0x688
   2e174:			; <UNDEFINED> instruction: 0x46159c14
   2e178:	ldmdblt	r3, {r0, r1, r2, r3, r4, r9, sl, lr}^
   2e17c:	ldmib	r9, {r4, r9, fp, ip, pc}^
   2e180:	ldmib	r2, {sl, fp, ip, sp, pc}^
   2e184:	strmi	r0, [ip, #256]	; 0x100
   2e188:	strmi	fp, [r3, #3848]	; 0xf08
   2e18c:	movwcs	sp, #32825	; 0x8039
   2e190:	movwcs	lr, #0
   2e194:	mrscs	r2, (UNDEF: 0)
   2e198:	andcs	r9, r0, #201326592	; 0xc000000
   2e19c:	smlabteq	r0, sp, r9, lr
   2e1a0:	blls	3ffa4c <full_module_path@@Base+0x3864e4>
   2e1a4:			; <UNDEFINED> instruction: 0xf8cd4630
   2e1a8:			; <UNDEFINED> instruction: 0xf7e39008
   2e1ac:	stmdacs	r0, {r0, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   2e1b0:	blls	5222c8 <full_module_path@@Base+0x4a8d60>
   2e1b4:	ldmdblt	ip, {r0, r1, r3, r4, r7, r8, fp, ip, sp, pc}
   2e1b8:	andlt	r2, r5, r0
   2e1bc:	svchi	0x00f0e8bd
   2e1c0:			; <UNDEFINED> instruction: 0xf85a4b2c
   2e1c4:			; <UNDEFINED> instruction: 0xf9b33003
   2e1c8:	blcs	3a200 <fchmod@plt+0x33644>
   2e1cc:	stmdbmi	sl!, {r2, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
   2e1d0:	blls	4bfa80 <full_module_path@@Base+0x446518>
   2e1d4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2e1d8:			; <UNDEFINED> instruction: 0xf80ef7f4
   2e1dc:	blls	4e8194 <full_module_path@@Base+0x46ec2c>
   2e1e0:	adcmi	pc, r0, pc, asr #8
   2e1e4:			; <UNDEFINED> instruction: 0x46424631
   2e1e8:			; <UNDEFINED> instruction: 0xf8cd2600
   2e1ec:	movwls	r9, #12288	; 0x3000
   2e1f0:	stmib	sp, {r0, r1, r3, r4, r5, r9, sl, lr}^
   2e1f4:	strtmi	r0, [r8], -r1, lsl #12
   2e1f8:	cdp2	7, 13, cr15, cr14, cr2, {7}
   2e1fc:	sbcsle	r2, fp, r0, lsl #24
   2e200:	bls	4a8180 <full_module_path@@Base+0x42ec18>
   2e204:			; <UNDEFINED> instruction: 0xbc18e9d9
   2e208:	ldrdeq	lr, [r0, -r2]
   2e20c:	svclt	0x0008458c
   2e210:			; <UNDEFINED> instruction: 0xd1bc4583
   2e214:	stmiblt	r2!, {r0, r1, r4, r9, fp, ip, pc}
   2e218:			; <UNDEFINED> instruction: 0xf85a4b16
   2e21c:			; <UNDEFINED> instruction: 0xf9b33003
   2e220:	blcs	7a258 <full_module_path@@Base+0xcf0>
   2e224:	blmi	5a563c <full_module_path@@Base+0x52c0d4>
   2e228:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2e22c:	ldmiblt	fp!, {r0, r1, r3, r4, fp, sp, lr}
   2e230:	strdcs	r8, [r0], -r3
   2e234:	orrvc	pc, r0, #1124073472	; 0x43000000
   2e238:			; <UNDEFINED> instruction: 0xe7be81f3
   2e23c:	rscscc	pc, pc, pc, asr #32
   2e240:	stmdami	pc, {r0, r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   2e244:	strtmi	pc, [r0], #1103	; 0x44f
   2e248:	ldrtmi	r4, [r1], -r2, asr #12
   2e24c:	movwls	r4, #9336	; 0x2478
   2e250:	strtmi	r9, [r8], -r3
   2e254:	andls	pc, r0, sp, asr #17
   2e258:			; <UNDEFINED> instruction: 0xf7e29401
   2e25c:	ldrb	pc, [fp, sp, lsr #29]	; <UNPREDICTABLE>
   2e260:	strtmi	r4, [sl], -r8, lsl #18
   2e264:	ldrbtmi	r2, [r9], #-7
   2e268:			; <UNDEFINED> instruction: 0xffc6f7f3
   2e26c:	svclt	0x0000e7e0
   2e270:	ldrdeq	r8, [r3], -r2
   2e274:	andeq	r0, r0, r0, asr #11
   2e278:	andeq	r0, r2, lr, lsr sl
   2e27c:	andeq	r0, r0, r0, ror #9
   2e280:	muleq	r2, r8, r0
   2e284:	andeq	r7, r1, sl, lsl #31
   2e288:	blmi	45b6b0 <full_module_path@@Base+0x3e2148>
   2e28c:	ldrbtmi	r4, [fp], #-2576	; 0xfffff5f0
   2e290:	ldmdavs	r1, {r1, r3, r4, r7, fp, ip, lr}
   2e294:	bmi	41c720 <full_module_path@@Base+0x3a31b8>
   2e298:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
   2e29c:			; <UNDEFINED> instruction: 0xdc072a1d
   2e2a0:	andscs	r2, r0, r1, lsl #2
   2e2a4:	cdp2	0, 7, cr15, cr10, cr3, {0}
   2e2a8:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
   2e2ac:	stclt	0, cr6, [r8, #-608]	; 0xfffffda0
   2e2b0:	ldmpl	fp, {r1, r3, r9, fp, lr}
   2e2b4:	blcs	48328 <_IO_stdin_used@@Base+0x2ab0>
   2e2b8:	vst4.<illegal width 64>	{d29-d32}, [pc :256], r9
   2e2bc:			; <UNDEFINED> instruction: 0xf0036080
   2e2c0:	blmi	22dc7c <full_module_path@@Base+0x1b4714>
   2e2c4:	subsvs	r4, r8, fp, ror r4
   2e2c8:	svclt	0x0000bd08
   2e2cc:			; <UNDEFINED> instruction: 0x000386b6
   2e2d0:	strdeq	r0, [r0], -ip
   2e2d4:	andeq	r0, r0, ip, lsr #8
   2e2d8:	andeq	r8, r4, r6, lsl r9
   2e2dc:	andeq	r0, r0, ip, asr #11
   2e2e0:	strdeq	r8, [r4], -ip
   2e2e4:	svcmi	0x00f0e92d
   2e2e8:	stmdaeq	r1, {r4, r8, ip, sp, lr, pc}
   2e2ec:	strmi	r4, [r4], -sl, lsr #28
   2e2f0:	ldrdge	pc, [r8], pc	; <UNPREDICTABLE>
   2e2f4:	ldrbtmi	fp, [lr], #-131	; 0xffffff7d
   2e2f8:	stmdbeq	r0, {r0, r6, r8, ip, sp, lr, pc}
   2e2fc:	ldrmi	r4, [r7], -sp, lsl #12
   2e300:	ldrbtmi	r6, [sl], #2288	; 0x8f0
   2e304:			; <UNDEFINED> instruction: 0xb128461e
   2e308:	movwcs	lr, #10704	; 0x29d0
   2e30c:	svclt	0x0008454b
   2e310:	andsle	r4, lr, r2, asr #10
   2e314:	ldrdlt	pc, [r8], pc	; <UNPREDICTABLE>
   2e318:	strbmi	r4, [fp], -r2, asr #12
   2e31c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e320:			; <UNDEFINED> instruction: 0xf8cd44fb
   2e324:			; <UNDEFINED> instruction: 0xf8db9000
   2e328:			; <UNDEFINED> instruction: 0xf0030008
   2e32c:			; <UNDEFINED> instruction: 0xf8cbfef1
   2e330:	strmi	r0, [r0], ip
   2e334:	ldrdlt	pc, [r0], -r0
   2e338:	svceq	0x0000f1bb
   2e33c:	tstcs	r1, ip
   2e340:			; <UNDEFINED> instruction: 0x4633463a
   2e344:	tstls	r0, r8, asr r6
   2e348:	cdp2	0, 14, cr15, cr2, cr3, {0}
   2e34c:	pop	{r0, r1, ip, sp, pc}
   2e350:			; <UNDEFINED> instruction: 0xf8d08ff0
   2e354:	ldrb	fp, [r2, r0]!
   2e358:	vst1.16	{d20-d22}, [pc], r9
   2e35c:			; <UNDEFINED> instruction: 0xf0037000
   2e360:	blmi	46dbdc <full_module_path@@Base+0x3f4674>
   2e364:	andeq	pc, r0, r8, asr #17
   2e368:			; <UNDEFINED> instruction: 0xf85a4683
   2e36c:			; <UNDEFINED> instruction: 0xf9b33003
   2e370:	blcs	ba3f0 <full_module_path@@Base+0x40e88>
   2e374:			; <UNDEFINED> instruction: 0xf7e1dde3
   2e378:	movwcs	pc, #3685	; 0xe65	; <UNPREDICTABLE>
   2e37c:	ldrmi	r4, [sl], -r9, lsr #12
   2e380:	strtmi	r4, [r0], -r0, lsl #13
   2e384:	cdp2	0, 3, cr15, cr2, cr14, {0}
   2e388:	strbmi	r4, [r2], -r7, lsl #18
   2e38c:			; <UNDEFINED> instruction: 0x46034479
   2e390:			; <UNDEFINED> instruction: 0xf7f32002
   2e394:			; <UNDEFINED> instruction: 0xe7d2ff31
   2e398:	andeq	r8, r4, sl, asr #17
   2e39c:	andeq	r8, r3, r2, asr #12
   2e3a0:	andeq	r8, r4, r0, lsr #17
   2e3a4:	andeq	r0, r0, r0, lsl #11
   2e3a8:	muleq	r2, r4, r8
   2e3ac:	cfstr32mi	mvfx11, [ip, #-224]	; 0xffffff20
   2e3b0:	stmiavs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
   2e3b4:	blcs	484c8 <_IO_stdin_used@@Base+0x2c50>
   2e3b8:	strcs	sp, [r0], #-3341	; 0xfffff2f3
   2e3bc:	stmdavs	r2, {r0, r1, r6, r7, fp, sp, lr}
   2e3c0:	vqrdmulh.s<illegal width 8>	d15, d4, d3
   2e3c4:	ldmpl	r0, {r0, sl, ip, sp}^
   2e3c8:			; <UNDEFINED> instruction: 0xf003b108
   2e3cc:	stmiavs	r8!, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   2e3d0:	adcmi	r6, r3, #4390912	; 0x430000
   2e3d4:	pop	{r1, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   2e3d8:			; <UNDEFINED> instruction: 0xf0034038
   2e3dc:	svclt	0x0000be6d
   2e3e0:	andeq	r8, r4, r0, lsl r8
   2e3e4:	svcmi	0x00f0e92d
   2e3e8:			; <UNDEFINED> instruction: 0xf8dfb08d
   2e3ec:	blmi	ff6cf194 <full_module_path@@Base+0xff655c2c>
   2e3f0:			; <UNDEFINED> instruction: 0xf85844f8
   2e3f4:	ldmdavs	lr, {r0, r1, ip, sp}
   2e3f8:			; <UNDEFINED> instruction: 0x4604b916
   2e3fc:	stmdblt	r8!, {r7, r8, fp, sp, lr}^
   2e400:			; <UNDEFINED> instruction: 0xf8584bd6
   2e404:	ldmdavs	fp, {r0, r1, ip, sp}
   2e408:	vstrle	d2, [r2, #-116]	; 0xffffff8c
   2e40c:	pop	{r0, r2, r3, ip, sp, pc}
   2e410:	strdlt	r8, [sp], -r0
   2e414:	svcmi	0x00f0e8bd
   2e418:	svclt	0x00c8f7ff
   2e41c:	tstcs	r4, r2, lsr r6
   2e420:	blx	bec3e4 <full_module_path@@Base+0xb72e7c>
   2e424:	stmdacs	r0, {r0, r2, ip, pc}
   2e428:	orrhi	pc, r5, r0
   2e42c:	stmdacs	r0, {r5, r7, r8, fp, sp, lr}
   2e430:	cmnhi	r9, r0, asr #6	; <UNPREDICTABLE>
   2e434:	ldrtmi	r6, [r5], -r2, ror #17
   2e438:	ldrtmi	r9, [r3], -r5, lsl #30
   2e43c:			; <UNDEFINED> instruction: 0xf8523a04
   2e440:	stmibhi	r9, {r2, r8, r9, sl, fp, ip}^
   2e444:	svclt	0x00480689
   2e448:	eorcc	pc, r5, r7, asr #16
   2e44c:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
   2e450:	strcc	fp, [r1, #-3908]	; 0xfffff0bc
   2e454:	addsmi	r6, r8, #160, 18	; 0x280000
   2e458:	strls	sp, [r7, #-3313]	; 0xfffff30f
   2e45c:	blls	201b64 <full_module_path@@Base+0x1885fc>
   2e460:	eorvs	r4, ip, sp, ror r4
   2e464:	stmdals	r5, {r0, r1, r3, r4, r8, fp, ip, sp, pc}
   2e468:	svc	0x007cf7d7
   2e46c:	blmi	fefa8394 <full_module_path@@Base+0xfef2ee2c>
   2e470:	stmdbls	r7, {r2, r9, sp}
   2e474:	stmdals	r5, {r0, r1, r3, r4, r5, r6, sl, lr}
   2e478:	b	ffe6c3e0 <full_module_path@@Base+0xffdf2e78>
   2e47c:	ldmibmi	fp!, {r1, r3, r4, r5, r7, r9, fp, lr}
   2e480:	ldrbtmi	r9, [r9], #-1288	; 0xfffffaf8
   2e484:			; <UNDEFINED> instruction: 0x910b4bba
   2e488:	mrsls	r2, (UNDEF: 26)
   2e48c:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   2e490:			; <UNDEFINED> instruction: 0xf8589204
   2e494:			; <UNDEFINED> instruction: 0xf8cd3003
   2e498:	movwls	r8, #12324	; 0x3024
   2e49c:			; <UNDEFINED> instruction: 0xf64f9b08
   2e4a0:	bls	14d0a4 <full_module_path@@Base+0xd3b3c>
   2e4a4:	bvc	2bfb8 <fchmod@plt+0x253fc>
   2e4a8:	ldrdgt	pc, [r0], -r3
   2e4ac:	ldmdavs	r2, {r0, r2, r8, r9, fp, ip, pc}
   2e4b0:	ldrd	pc, [ip], -ip
   2e4b4:	eorcc	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   2e4b8:	beq	e9368 <full_module_path@@Base+0x6fe00>
   2e4bc:			; <UNDEFINED> instruction: 0xf85e9a03
   2e4c0:			; <UNDEFINED> instruction: 0xf8d24023
   2e4c4:	stmibhi	r3!, {ip, pc}^
   2e4c8:	andcc	pc, r0, #201326595	; 0xc000003
   2e4cc:	smlalbtcs	pc, r0, r3, r3	; <UNPREDICTABLE>
   2e4d0:	bl	feabf500 <full_module_path@@Base+0xfea45f98>
   2e4d4:			; <UNDEFINED> instruction: 0xf8540202
   2e4d8:			; <UNDEFINED> instruction: 0xf1b97022
   2e4dc:			; <UNDEFINED> instruction: 0xf0400f00
   2e4e0:	bls	20e744 <full_module_path@@Base+0x1951dc>
   2e4e4:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
   2e4e8:	bcc	8ec7c <full_module_path@@Base+0x15714>
   2e4ec:	adcsmi	r9, r2, #1610612736	; 0x60000000
   2e4f0:	addhi	pc, r8, r0, asr #6
   2e4f4:	ldrbcc	pc, [pc, #79]!	; 2e54b <fchmod@plt+0x2798f>	; <UNPREDICTABLE>
   2e4f8:	ldrtmi	r9, [fp], r5, lsl #20
   2e4fc:	addeq	lr, r6, r2, lsl #22
   2e500:	bl	fe96655c <full_module_path@@Base+0xfe8ecff4>
   2e504:	stmdavs	r5!, {r0, r1, r7, sl}
   2e508:	strcc	r9, [r1], -r3, lsl #22
   2e50c:	ldrdls	pc, [r0], -r3
   2e510:	addsmi	r9, lr, #6144	; 0x1800
   2e514:	blls	164ed8 <full_module_path@@Base+0xeb970>
   2e518:	bvc	2be5c <fchmod@plt+0x252a0>
   2e51c:	bvc	2c030 <fchmod@plt+0x25474>
   2e520:	ssatmi	r4, #28, r4, lsl #12
   2e524:	ldrdhi	pc, [r0], -r3
   2e528:	bl	feabfd5c <full_module_path@@Base+0xfea467f4>
   2e52c:			; <UNDEFINED> instruction: 0xf8500a08
   2e530:			; <UNDEFINED> instruction: 0xf85e2f04
   2e534:	ldmibhi	r1, {r1, r5, sp}^
   2e538:	strbcs	pc, [r0, -r1, asr #7]	; <UNPREDICTABLE>
   2e53c:	stmdacc	r0, {r0, r6, r7, r8, r9, ip, sp, lr, pc}
   2e540:	bl	feabf828 <full_module_path@@Base+0xfea462c0>
   2e544:			; <UNDEFINED> instruction: 0xf8520808
   2e548:	ldrbmi	r7, [pc, #-40]	; 2e528 <fchmod@plt+0x2796c>
   2e54c:	vorr.i32	d29, #184	; 0x000000b8
   2e550:	vmlal.u8	<illegal reg q9.5>, d3, d0
   2e554:	strbmi	r2, [r1], #832	; 0x340
   2e558:	andslt	pc, r8, #14614528	; 0xdf0000
   2e55c:	bl	feabf690 <full_module_path@@Base+0xfea46128>
   2e560:	blls	270d74 <full_module_path@@Base+0x1f780c>
   2e564:	eorpl	pc, sl, r4, asr #16
   2e568:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   2e56c:	blcs	485e0 <_IO_stdin_used@@Base+0x2d68>
   2e570:			; <UNDEFINED> instruction: 0xf850d1c7
   2e574:			; <UNDEFINED> instruction: 0xf8dc3c04
   2e578:	ldrmi	r5, [sp], #-40	; 0xffffffd8
   2e57c:	stmibhi	r3!, {r2, r6, r7, r8, r9, sl, sp, lr, pc}^
   2e580:	blle	f39988 <full_module_path@@Base+0xec0420>
   2e584:			; <UNDEFINED> instruction: 0xf0439a04
   2e588:	vsubw.u8	q8, <illegal reg q9.5>, d0
   2e58c:	mvnhi	r3, r0, lsl #2
   2e590:	vraddhn.i16	d20, <illegal reg q9.5>, <illegal reg q4.5>
   2e594:	ldmdavs	r2, {r6, r8, r9, sp}
   2e598:	blls	ff804 <full_module_path@@Base+0x8629c>
   2e59c:	rsbspl	pc, pc, #-2147483600	; 0x80000030
   2e5a0:	rsbsne	pc, pc, #8388608	; 0x800000
   2e5a4:	rsbspl	pc, pc, #8388608	; 0x800000
   2e5a8:	bl	fe8baeac <full_module_path@@Base+0xfe841944>
   2e5ac:			; <UNDEFINED> instruction: 0xf8440909
   2e5b0:	ldmdavs	fp, {r0, r3, r5, ip, lr}
   2e5b4:	blls	2daca8 <full_module_path@@Base+0x261740>
   2e5b8:	ldmdavc	r3, {r1, r3, r4, fp, sp, lr}
   2e5bc:	blmi	1b9cc30 <full_module_path@@Base+0x1b236c8>
   2e5c0:	stmiapl	fp, {r0, r3, r8, fp, ip, pc}^
   2e5c4:	blcs	48638 <_IO_stdin_used@@Base+0x2dc0>
   2e5c8:	bl	fe9626f8 <full_module_path@@Base+0xfe8e9190>
   2e5cc:	stmdavs	r3!, {r0, r1, r7, sl}
   2e5d0:	beq	655600 <full_module_path@@Base+0x5dc098>
   2e5d4:	ldceq	0, cr7, [r9], {83}	; 0x53
   2e5d8:	stmdavs	r2!, {r0, r1, r3, r4, r9, sl, fp}
   2e5dc:	stmdavs	r2!, {r4, r7, ip, sp, lr}
   2e5e0:	stmdavs	r2!, {r0, r4, r6, r7, ip, sp, lr}
   2e5e4:	blls	20aa38 <full_module_path@@Base+0x1914d0>
   2e5e8:	adcsmi	r3, r3, #1048576	; 0x100000
   2e5ec:	svcge	0x0056f73f
   2e5f0:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
   2e5f4:	stccs	7, cr14, [r0, #-220]	; 0xffffff24
   2e5f8:	ldrmi	r4, [r4], -fp, lsl #12
   2e5fc:			; <UNDEFINED> instruction: 0xf1b9dac2
   2e600:			; <UNDEFINED> instruction: 0xd1bf0f00
   2e604:	msreq	SPSR_, #35	; 0x23
   2e608:	orrvc	pc, r0, #1124073472	; 0x43000000
   2e60c:	strb	r8, [sl, r3, ror #3]!
   2e610:	strcs	r9, [r1, #-2824]	; 0xfffff4f8
   2e614:	ldmdavs	r8, {r1, r3, r4, r5, r9, sl, lr}^
   2e618:	strls	r1, [r0, #-2043]	; 0xfffff805
   2e61c:	ldc2l	0, cr15, [r8, #-12]!
   2e620:	andls	r6, sl, r3, lsl #16
   2e624:	suble	r2, r9, r0, lsl #22
   2e628:	bls	20c694 <full_module_path@@Base+0x19312c>
   2e62c:	andls	r3, r6, #4096	; 0x1000
   2e630:	bls	11adfc <full_module_path@@Base+0xa1894>
   2e634:			; <UNDEFINED> instruction: 0xf8d289e3
   2e638:	bls	1d2640 <full_module_path@@Base+0x1590d8>
   2e63c:	ble	1bff09c <full_module_path@@Base+0x1b85b34>
   2e640:			; <UNDEFINED> instruction: 0xf64f9a08
   2e644:			; <UNDEFINED> instruction: 0xf6c37aff
   2e648:			; <UNDEFINED> instruction: 0xf04f7aff
   2e64c:			; <UNDEFINED> instruction: 0xf8d235ff
   2e650:	bls	15e658 <full_module_path@@Base+0xe50f0>
   2e654:	ldrd	pc, [ip], -ip
   2e658:	bl	feac86a8 <full_module_path@@Base+0xfea4f140>
   2e65c:	strb	r0, [fp, -r2, lsl #20]
   2e660:	ldmdavs	r9, {r0, r1, r3, r8, r9, fp, ip, pc}
   2e664:	bvs	fe295280 <full_module_path@@Base+0xfe21bd18>
   2e668:	eorcc	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   2e66c:	str	r4, [pc, fp, lsl #8]!
   2e670:	ldrdpl	pc, [r1], -r3
   2e674:			; <UNDEFINED> instruction: 0xf7e14628
   2e678:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   2e67c:	bvs	fe12279c <full_module_path@@Base+0xfe0a9234>
   2e680:	bne	ffb08890 <full_module_path@@Base+0xffa8f328>
   2e684:			; <UNDEFINED> instruction: 0xf8529903
   2e688:			; <UNDEFINED> instruction: 0xf8d12023
   2e68c:	ldmibhi	r3, {ip, pc}^
   2e690:	orreq	pc, r0, #35	; 0x23
   2e694:	blls	1cede8 <full_module_path@@Base+0x155880>
   2e698:			; <UNDEFINED> instruction: 0xf6bf429e
   2e69c:	blls	25a464 <full_module_path@@Base+0x1e0efc>
   2e6a0:	bvc	2bfe4 <fchmod@plt+0x25428>
   2e6a4:	bvc	2c1b8 <fchmod@plt+0x255fc>
   2e6a8:	ldrdgt	pc, [r0], -r3
   2e6ac:			; <UNDEFINED> instruction: 0xf8dc9b04
   2e6b0:	ldmdavs	sl, {r2, r3, sp, lr, pc}
   2e6b4:	bl	fead0e48 <full_module_path@@Base+0xfea578e0>
   2e6b8:	ldr	r0, [sp, -r2, lsl #20]
   2e6bc:	strtmi	r4, [r9], -sl, lsr #12
   2e6c0:			; <UNDEFINED> instruction: 0xf7ef2005
   2e6c4:	blls	2eca40 <full_module_path@@Base+0x2734d8>
   2e6c8:	orrlt	r6, r0, #24
   2e6cc:			; <UNDEFINED> instruction: 0xf8d39b08
   2e6d0:			; <UNDEFINED> instruction: 0xf8dcc000
   2e6d4:	addsmi	r3, pc, #40	; 0x28
   2e6d8:	bls	2253a4 <full_module_path@@Base+0x1abe3c>
   2e6dc:	bcc	94af0 <full_module_path@@Base+0x1b588>
   2e6e0:	addsmi	r8, r6, #3719168	; 0x38c000
   2e6e4:			; <UNDEFINED> instruction: 0xf0439206
   2e6e8:			; <UNDEFINED> instruction: 0xf8d10340
   2e6ec:	mvnhi	r9, r0
   2e6f0:	bls	164f50 <full_module_path@@Base+0xeb9e8>
   2e6f4:	bvc	2c038 <fchmod@plt+0x2547c>
   2e6f8:	bvc	2c20c <fchmod@plt+0x25650>
   2e6fc:	ldrd	pc, [ip], -ip
   2e700:	ldrbcc	pc, [pc, #79]!	; 2e757 <fchmod@plt+0x27b9b>	; <UNPREDICTABLE>
   2e704:	bl	feac8754 <full_module_path@@Base+0xfea4f1ec>
   2e708:	ldrbt	r0, [r5], r2, lsl #20
   2e70c:	stmibhi	r3!, {r0, r1, r9, fp, ip, pc}^
   2e710:	ldrdls	pc, [r0], -r2
   2e714:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
   2e718:	mvnhi	r9, r6, lsl #20
   2e71c:	blle	fe3ff17c <full_module_path@@Base+0xfe385c14>
   2e720:	ldrbcc	pc, [pc, #79]!	; 2e777 <fchmod@plt+0x27bbb>	; <UNPREDICTABLE>
   2e724:	blmi	5684d8 <full_module_path@@Base+0x4eef70>
   2e728:	andsvs	r4, ip, fp, ror r4
   2e72c:	ldmdami	r3, {r0, r1, r3, r4, r7, r9, sl, sp, lr, pc}
   2e730:			; <UNDEFINED> instruction: 0xf7ef4478
   2e734:	ldmdami	r2, {r0, r3, r4, r8, fp, ip, sp, lr, pc}
   2e738:			; <UNDEFINED> instruction: 0xf7ef4478
   2e73c:	blmi	4acb98 <full_module_path@@Base+0x433630>
   2e740:	ldmdbmi	r1, {r2, r7, r9, sp}
   2e744:	ldrbtmi	r4, [fp], #-2065	; 0xfffff7ef
   2e748:	movwcc	r4, #50297	; 0xc479
   2e74c:			; <UNDEFINED> instruction: 0xf7d84478
   2e750:	svclt	0x0000ea28
   2e754:	andeq	r8, r3, r4, asr r5
   2e758:			; <UNDEFINED> instruction: 0x000006b4
   2e75c:	andeq	r0, r0, ip, lsr #8
   2e760:	andeq	r8, r4, r0, ror #14
   2e764:			; <UNDEFINED> instruction: 0xfffffb1d
   2e768:	andeq	r0, r0, r8, lsl #13
   2e76c:	andeq	r8, r4, lr, lsr r7
   2e770:	andeq	r0, r0, ip, asr #11
   2e774:	andeq	r0, r0, r8, asr #11
   2e778:	muleq	r4, r8, r4
   2e77c:	andeq	r0, r2, r8, lsr #10
   2e780:	andeq	r0, r2, ip, lsl #10
   2e784:	ldrdeq	r0, [r2], -lr
   2e788:			; <UNDEFINED> instruction: 0x000204b0
   2e78c:	andeq	r0, r2, r8, lsl r5
   2e790:	svcmi	0x00f0e92d
   2e794:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
   2e798:			; <UNDEFINED> instruction: 0xf8df8b02
   2e79c:			; <UNDEFINED> instruction: 0xf8df6600
   2e7a0:	ldrbtmi	r5, [lr], #-1536	; 0xfffffa00
   2e7a4:	ldrbvc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   2e7a8:	cfstr64pl	mvdx15, [r4, #-692]	; 0xfffffd4c
   2e7ac:	bcs	469fd4 <full_module_path@@Base+0x3f0a6c>
   2e7b0:	ldmdbpl	r5!, {r0, r1, r3, r7, ip, sp, pc}^
   2e7b4:	strbpl	pc, [r4], #-1293	; 0xfffffaf3	; <UNPREDICTABLE>
   2e7b8:	stmdavs	sp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   2e7bc:			; <UNDEFINED> instruction: 0xf04f6265
   2e7c0:	strtcc	r0, [r4], #-1280	; 0xfffffb00
   2e7c4:	strbmi	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   2e7c8:	subpl	pc, r5, #54525952	; 0x3400000
   2e7cc:	ldmdbpl	sp!, {r3, r4, r9, ip, sp}
   2e7d0:	ldrbtcc	pc, [pc], #79	; 2e7d8 <fchmod@plt+0x27c1c>	; <UNPREDICTABLE>
   2e7d4:	movwls	r6, #43026	; 0xa812
   2e7d8:	tstls	fp, fp, lsr #16
   2e7dc:	cmnlt	fp, ip, lsl #4
   2e7e0:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   2e7e4:	submi	pc, r0, #111	; 0x6f
   2e7e8:	ldmpl	fp!, {r0, r6, r7, r8, fp, pc}^
   2e7ec:	andcc	pc, r0, r1, asr #7
   2e7f0:	smlalbtcs	pc, r0, r1, r3	; <UNPREDICTABLE>
   2e7f4:	ldmdavs	fp, {r0, sl, lr}
   2e7f8:	bne	16f534c <full_module_path@@Base+0x167bde4>
   2e7fc:	eormi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   2e800:	beq	1a6ac3c <full_module_path@@Base+0x19f16d4>
   2e804:			; <UNDEFINED> instruction: 0xf1aa4621
   2e808:			; <UNDEFINED> instruction: 0xf1aa0b30
   2e80c:	strbmi	r0, [r8], -ip, lsr #16
   2e810:			; <UNDEFINED> instruction: 0x4642465b
   2e814:	blx	fff6c81a <full_module_path@@Base+0xffef32b2>
   2e818:	stmdacs	r0, {r0, r3, ip, pc}
   2e81c:	rscshi	pc, r7, r0
   2e820:	strcc	pc, [ip, #2271]	; 0x8df
   2e824:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
   2e828:			; <UNDEFINED> instruction: 0xf9b558fd
   2e82c:	blcs	7a8ac <full_module_path@@Base+0x1344>
   2e830:			; <UNDEFINED> instruction: 0xf1aadc49
   2e834:	andcs	r0, r0, #40, 12	; 0x2800000
   2e838:	ldrtmi	r4, [r1], -r0, asr #12
   2e83c:	mrc2	7, 2, pc, cr2, cr10, {6}
   2e840:	blle	14f8848 <full_module_path@@Base+0x147f2e0>
   2e844:	blcs	55474 <_dist_code@@Base+0x28cc>
   2e848:			; <UNDEFINED> instruction: 0xf50ddb69
   2e84c:	stmdbls	r9, {r0, r2, r6, r9, ip, lr}
   2e850:	sfmls	f3, 4, [ip], {32}
   2e854:	teqeq	r8, #-2147483646	; 0x80000002	; <UNPREDICTABLE>
   2e858:	ldmdavs	r2, {r3, r6, r9, sl, lr}
   2e85c:	blls	2d3470 <full_module_path@@Base+0x259f08>
   2e860:			; <UNDEFINED> instruction: 0xf50d9206
   2e864:	andscc	r5, ip, #1342177284	; 0x50000004
   2e868:	tstls	r4, r2, lsl r8
   2e86c:	andls	r9, r5, #2097152	; 0x200000
   2e870:	vnmls.f16	s18, s16, s22
   2e874:			; <UNDEFINED> instruction: 0xf8cd2a10
   2e878:	strls	r8, [r0], #-4
   2e87c:	ldc2l	7, cr15, [r0], #-1020	; 0xfffffc04
   2e880:	svclt	0x00b82800
   2e884:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   2e888:			; <UNDEFINED> instruction: 0xf8dfdb07
   2e88c:	ldmpl	fp!, {r3, r5, r8, sl, ip, sp}^
   2e890:	mcrcs	8, 0, r6, cr1, cr14, {0}
   2e894:	orrhi	pc, r7, r0
   2e898:			; <UNDEFINED> instruction: 0xf8df2601
   2e89c:			; <UNDEFINED> instruction: 0xf50d151c
   2e8a0:			; <UNDEFINED> instruction: 0xf8df5344
   2e8a4:			; <UNDEFINED> instruction: 0x332424fc
   2e8a8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   2e8ac:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   2e8b0:			; <UNDEFINED> instruction: 0xf0404051
   2e8b4:	ldrtmi	r8, [r0], -sl, ror #4
   2e8b8:	cfstr64pl	mvdx15, [r4, #-52]	; 0xffffffcc
   2e8bc:	ldc	0, cr11, [sp], #44	; 0x2c
   2e8c0:	pop	{r1, r8, r9, fp, pc}
   2e8c4:	strdcs	r8, [r0, -r0]
   2e8c8:			; <UNDEFINED> instruction: 0xf7dd4648
   2e8cc:			; <UNDEFINED> instruction: 0xf85af951
   2e8d0:	bls	2f5988 <full_module_path@@Base+0x27c420>
   2e8d4:	andhi	pc, r8, sp, asr #17
   2e8d8:			; <UNDEFINED> instruction: 0xf8df9101
   2e8dc:	strls	r1, [r0], #-1248	; 0xfffffb20
   2e8e0:			; <UNDEFINED> instruction: 0x46034479
   2e8e4:			; <UNDEFINED> instruction: 0xf7f32002
   2e8e8:	str	pc, [r2, r7, lsl #25]!
   2e8ec:	ldrbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   2e8f0:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   2e8f4:	svc	0x0088f7d7
   2e8f8:	tstlt	r5, r4, lsl #16
   2e8fc:			; <UNDEFINED> instruction: 0xf0002c02
   2e900:			; <UNDEFINED> instruction: 0x4640811f
   2e904:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   2e908:			; <UNDEFINED> instruction: 0xf86cf7ee
   2e90c:	ldrtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   2e910:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
   2e914:	andcs	r4, r1, r3, lsl #12
   2e918:			; <UNDEFINED> instruction: 0xf8baf7f3
   2e91c:			; <UNDEFINED> instruction: 0xf8dfe7bd
   2e920:	ldmpl	fp!, {r3, r5, r7, sl, ip, sp}^
   2e924:	bcs	48994 <_IO_stdin_used@@Base+0x311c>
   2e928:			; <UNDEFINED> instruction: 0xf8cdd08f
   2e92c:			; <UNDEFINED> instruction: 0xf50d8034
   2e930:	cfmuls	mvf5, mvf8, mvf4
   2e934:	vstmdbge	sl!, {s16-s31}
   2e938:			; <UNDEFINED> instruction: 0xf1033424
   2e93c:	movwcs	r0, #2820	; 0xb04
   2e940:	tstcc	sl, #3227648	; 0x314000
   2e944:	strbmi	r6, [r3], -fp, lsr #14
   2e948:	orrpl	pc, r0, pc, asr #8
   2e94c:			; <UNDEFINED> instruction: 0xf7ed4620
   2e950:	andcs	pc, r0, #134144	; 0x20c00
   2e954:	strtmi	r4, [r0], -r9, lsr #12
   2e958:	stc2l	7, cr15, [r4, #872]	; 0x368
   2e95c:	vmlal.s8	q9, d0, d0
   2e960:			; <UNDEFINED> instruction: 0xf8df8105
   2e964:	ldmpl	fp!, {r3, r5, r6, sl, ip, sp}^
   2e968:	blcs	489dc <_IO_stdin_used@@Base+0x3164>
   2e96c:	rschi	pc, lr, r0
   2e970:	ldrdeq	lr, [r0, -r6]
   2e974:	movwcs	lr, #2517	; 0x9d5
   2e978:	svclt	0x00084299
   2e97c:			; <UNDEFINED> instruction: 0xf0404290
   2e980:	ldmib	r6, {r0, r2, r4, r5, r6, r7, pc}^
   2e984:	ldmib	r5, {r3, r4, r8}^
   2e988:	addsmi	r2, r9, #24, 6	; 0x60000000
   2e98c:	addsmi	fp, r0, #8, 30
   2e990:	rschi	pc, ip, r0, asr #32
   2e994:	ldrtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2e998:	ldrtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2e99c:	ldrsbthi	pc, [r4], -sp	; <UNPREDICTABLE>
   2e9a0:	ldmpl	sl!, {r0, r3, r4, r5, r7, fp, ip, lr}^
   2e9a4:			; <UNDEFINED> instruction: 0xf9b2680b
   2e9a8:	blcs	369e0 <fchmod@plt+0x2fe24>
   2e9ac:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
   2e9b0:	svclt	0x00d82b01
   2e9b4:			; <UNDEFINED> instruction: 0xf8df2a01
   2e9b8:	vshl.u8	d19, d16, d0
   2e9bc:			; <UNDEFINED> instruction: 0xf85781ac
   2e9c0:	stmdals	ip, {r0, r1, ip, sp, pc}
   2e9c4:	strtmi	r2, [r9], -r8, ror #4
   2e9c8:	stc	7, cr15, [r0, #-860]	; 0xfffffca4
   2e9cc:	ldrdcc	pc, [r0], -fp
   2e9d0:			; <UNDEFINED> instruction: 0xf8b9b1a3
   2e9d4:	vst4.8	{d3-d6}, [r3], ip
   2e9d8:			; <UNDEFINED> instruction: 0xf5b34370
   2e9dc:	andle	r4, sp, r0, lsr #30
   2e9e0:			; <UNDEFINED> instruction: 0xf006980c
   2e9e4:			; <UNDEFINED> instruction: 0x6eabfa73
   2e9e8:			; <UNDEFINED> instruction: 0xf0002b00
   2e9ec:	urdvs<illegal precision>m	f0, #1.0
   2e9f0:	strvs	r9, [fp], ip, lsl #18
   2e9f4:	strbvs	r2, [sl], r0, lsl #6
   2e9f8:	strtvs	r6, [fp], fp, ror #13
   2e9fc:	ldmpl	fp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, lr}^
   2ea00:	blcs	48a74 <_IO_stdin_used@@Base+0x31fc>
   2ea04:	msrhi	SPSR_fx, r0, asr #32
   2ea08:	movwls	r2, #41729	; 0xa301
   2ea0c:			; <UNDEFINED> instruction: 0xf85ae71d
   2ea10:	mcrcs	12, 0, r6, cr0, cr0, {1}
   2ea14:	mrshi	pc, (UNDEF: 0)	; <UNPREDICTABLE>
   2ea18:			; <UNDEFINED> instruction: 0xf8d86ab1
   2ea1c:	ldmvs	r2!, {ip, sp}
   2ea20:			; <UNDEFINED> instruction: 0xf8521a5b
   2ea24:	ldmibhi	r2!, {r0, r1, r5, sp, lr}^
   2ea28:	orrvc	pc, r0, r2, lsl r4	; <UNPREDICTABLE>
   2ea2c:	ldrbeq	sp, [r3], -sl, lsr #32
   2ea30:	msrhi	CPSR_s, r0, asr #2
   2ea34:	ldmpl	fp!, {r0, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
   2ea38:			; <UNDEFINED> instruction: 0xf3c248dd
   2ea3c:			; <UNDEFINED> instruction: 0xf8d53e00
   2ea40:	vaddl.u8	q14, d2, d0
   2ea44:	ldmdavs	fp, {r6, r9, sp}
   2ea48:	ldmdapl	sp!, {r1, r4, r5, r6, sl, lr}
   2ea4c:			; <UNDEFINED> instruction: 0xf06f4462
   2ea50:	bne	ff2fef58 <full_module_path@@Base+0xff2859f0>
   2ea54:			; <UNDEFINED> instruction: 0xf9b51a9b
   2ea58:			; <UNDEFINED> instruction: 0xf856201e
   2ea5c:	bcs	9aaf0 <full_module_path@@Base+0x21588>
   2ea60:	rscshi	pc, lr, r0, lsl #6
   2ea64:	svceq	0x0000f1bb
   2ea68:	blmi	ff5a5684 <full_module_path@@Base+0xff52c11c>
   2ea6c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   2ea70:			; <UNDEFINED> instruction: 0xf0402b00
   2ea74:	stmdbge	r9, {r0, r2, r3, r4, r6, r8, pc}^
   2ea78:			; <UNDEFINED> instruction: 0xf7dd4630
   2ea7c:	sxtab16mi	pc, r0, r9, ror #16	; <UNPREDICTABLE>
   2ea80:	ldrb	r9, [r2], r9
   2ea84:	stmdaeq	r2, {r1, r4, ip, sp, lr, pc}
   2ea88:	adchi	pc, pc, r0
   2ea8c:			; <UNDEFINED> instruction: 0xf3c24bc7
   2ea90:	vaddl.u8	<illegal reg q9.5>, d2, d0
   2ea94:	stmdavs	sl!, {r6, r8, r9, fp, sp}
   2ea98:			; <UNDEFINED> instruction: 0xf8b94483
   2ea9c:			; <UNDEFINED> instruction: 0xf857000e
   2eaa0:	bl	316ab4 <full_module_path@@Base+0x29d54c>
   2eaa4:	vmull.u8	q8, d0, d2
   2eaa8:			; <UNDEFINED> instruction: 0xf06f3300
   2eaac:	ldrmi	r4, [sl], #-2112	; 0xfffff7c0
   2eab0:	cdpcs	3, 4, cr15, cr0, cr0, {6}
   2eab4:	ldrdcc	pc, [r0], -sl
   2eab8:			; <UNDEFINED> instruction: 0xf0404472
   2eabc:	ldmmi	ip!, {r1, r9, sl, fp}
   2eac0:	movweq	lr, #15272	; 0x3ba8
   2eac4:			; <UNDEFINED> instruction: 0x0c0ceba3
   2eac8:			; <UNDEFINED> instruction: 0xf8561a9a
   2eacc:			; <UNDEFINED> instruction: 0xf849302c
   2ead0:	stmdavs	sl!, {r1, r5, ip, sp}
   2ead4:	ldrdcc	pc, [r0], -sl
   2ead8:	bl	fea3fc48 <full_module_path@@Base+0xfe9c66e0>
   2eadc:	bne	fe6ef6f0 <full_module_path@@Base+0xfe676188>
   2eae0:			; <UNDEFINED> instruction: 0xf8469a0b
   2eae4:	blmi	fefb6b78 <full_module_path@@Base+0xfef3d610>
   2eae8:	and	pc, lr, r9, lsr #17
   2eaec:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   2eaf0:	movwcc	r6, #6995	; 0x1b53
   2eaf4:	ldmdapl	fp!, {r0, r1, r4, r6, r8, r9, sp, lr}
   2eaf8:			; <UNDEFINED> instruction: 0x301ef9b3
   2eafc:			; <UNDEFINED> instruction: 0xf77f2b01
   2eb00:	strbmi	sl, [r8], -fp, asr #29
   2eb04:			; <UNDEFINED> instruction: 0xf834f7dd
   2eb08:			; <UNDEFINED> instruction: 0x100ef8b9
   2eb0c:	ldrdvs	pc, [r0], -sl
   2eb10:	bl	fea48bcc <full_module_path@@Base+0xfe9cf664>
   2eb14:	strls	r0, [r0], #-2054	; 0xfffff7fa
   2eb18:	strcs	r9, [r1], -fp, lsl #20
   2eb1c:	vrsubhn.i16	d20, <illegal reg q0.5>, <illegal reg q1.5>
   2eb20:	vaddl.u8	<illegal reg q9.5>, d1, d0
   2eb24:	strmi	r2, [r8], #-320	; 0xfffffec0
   2eb28:	strtmi	r4, [r8], #-2478	; 0xfffff652
   2eb2c:	stmdaeq	r0, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   2eb30:	andcs	r4, r2, r9, ror r4
   2eb34:	eormi	pc, r8, r9, asr r8	; <UNPREDICTABLE>
   2eb38:			; <UNDEFINED> instruction: 0xf7f39401
   2eb3c:	ssat	pc, #13, sp, asr #22	; <UNPREDICTABLE>
   2eb40:	tstcs	r0, r8, ror #4
   2eb44:			; <UNDEFINED> instruction: 0xf7d74630
   2eb48:			; <UNDEFINED> instruction: 0xe67bee94
   2eb4c:	strbmi	r4, [r9], -sl, lsr #12
   2eb50:			; <UNDEFINED> instruction: 0xf7e24620
   2eb54:	cmplt	r8, sp, lsl lr	; <UNPREDICTABLE>
   2eb58:	strbmi	r4, [r9], -sl, lsr #12
   2eb5c:			; <UNDEFINED> instruction: 0xf7e24620
   2eb60:	stmdacs	r0, {r0, r2, r6, r8, fp, ip, sp, lr, pc}
   2eb64:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
   2eb68:	movwls	r2, #41729	; 0xa301
   2eb6c:	blcs	16cce0 <full_module_path@@Base+0xf3778>
   2eb70:			; <UNDEFINED> instruction: 0xf47f2a00
   2eb74:	blmi	fe65a71c <full_module_path@@Base+0xfe5e11b4>
   2eb78:			; <UNDEFINED> instruction: 0xf8dd9a0a
   2eb7c:			; <UNDEFINED> instruction: 0xf8578034
   2eb80:	bcs	9ab94 <full_module_path@@Base+0x2162c>
   2eb84:	ldrdcc	pc, [r0], -fp
   2eb88:	svcge	0x001bf43f
   2eb8c:			; <UNDEFINED> instruction: 0xf0402b00
   2eb90:	blmi	fe4cee58 <full_module_path@@Base+0xfe4558f0>
   2eb94:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   2eb98:			; <UNDEFINED> instruction: 0xf43f2b00
   2eb9c:			; <UNDEFINED> instruction: 0x4628ae56
   2eba0:	cdp2	0, 12, cr15, cr14, cr6, {0}
   2eba4:	blmi	fe4684f0 <full_module_path@@Base+0xfe3eef88>
   2eba8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   2ebac:			; <UNDEFINED> instruction: 0xf43f2b00
   2ebb0:	stmdbls	fp, {r0, r1, r4, r5, r6, r9, sl, fp, sp, pc}
   2ebb4:			; <UNDEFINED> instruction: 0xf7fc2064
   2ebb8:			; <UNDEFINED> instruction: 0xe66ef81d
   2ebbc:	vldmdble	pc!, {s4}
   2ebc0:			; <UNDEFINED> instruction: 0xf50d4a8a
   2ebc4:	tstcc	ip, r5, asr #2
   2ebc8:	ldmdavs	r2, {r1, r3, r4, r5, r7, fp, ip, lr}
   2ebcc:	stmdavs	sl, {r1, r3, sp, lr}
   2ebd0:			; <UNDEFINED> instruction: 0xf0402a00
   2ebd4:			; <UNDEFINED> instruction: 0xf50d8092
   2ebd8:			; <UNDEFINED> instruction: 0xf50d5245
   2ebdc:	andscc	r5, ip, #1073741841	; 0x40000011
   2ebe0:	blmi	1f7b068 <full_module_path@@Base+0x1f01b00>
   2ebe4:	andvs	r6, sl, r2, lsl r8
   2ebe8:	blmi	1ca8794 <full_module_path@@Base+0x1c2f22c>
   2ebec:			; <UNDEFINED> instruction: 0xf9b358fb
   2ebf0:	blcs	7ac70 <full_module_path@@Base+0x1708>
   2ebf4:			; <UNDEFINED> instruction: 0x4646bfd8
   2ebf8:	mcrge	7, 2, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   2ebfc:	strbmi	r4, [r8], -r1, asr #12
   2ec00:			; <UNDEFINED> instruction: 0xffb6f7dc
   2ec04:	bls	3011f4 <full_module_path@@Base+0x287c8c>
   2ec08:	ldrbtmi	r4, [r9], #-1606	; 0xfffff9ba
   2ec0c:	strmi	r9, [r3], -r0, lsl #8
   2ec10:			; <UNDEFINED> instruction: 0xf7f32002
   2ec14:			; <UNDEFINED> instruction: 0xe640faf1
   2ec18:	ldmpl	fp!, {r0, r2, r5, r6, r8, r9, fp, lr}^
   2ec1c:			; <UNDEFINED> instruction: 0x301ef9b3
   2ec20:			; <UNDEFINED> instruction: 0xf77f2b01
   2ec24:			; <UNDEFINED> instruction: 0x4631ae3a
   2ec28:			; <UNDEFINED> instruction: 0xf7dc4648
   2ec2c:	ldmdbmi	r1!, {r0, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   2ec30:	ldrbtmi	r9, [r9], #-2571	; 0xfffff5f5
   2ec34:	strmi	r9, [r3], -r0, lsl #8
   2ec38:			; <UNDEFINED> instruction: 0xf7f32002
   2ec3c:			; <UNDEFINED> instruction: 0xe62cfadd
   2ec40:	cmppl	r5, sp, lsl #10	; <UNPREDICTABLE>
   2ec44:	tstcc	ip, r4, ror #20
   2ec48:			; <UNDEFINED> instruction: 0xf50d600b
   2ec4c:	tstcc	ip, #335544321	; 0x14000001
   2ec50:	cmppl	r5, sp, lsl #10	; <UNPREDICTABLE>
   2ec54:	ldmdavs	fp, {r5, r8, ip, sp}
   2ec58:			; <UNDEFINED> instruction: 0xf857600b
   2ec5c:	ldrt	fp, [r0], r2
   2ec60:	strbmi	r2, [r8], -r0, lsl #2
   2ec64:			; <UNDEFINED> instruction: 0xff84f7dc
   2ec68:	bls	3011fc <full_module_path@@Base+0x287c94>
   2ec6c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   2ec70:	strmi	r4, [r3], -r0, lsl #22
   2ec74:			; <UNDEFINED> instruction: 0xf7f32002
   2ec78:			; <UNDEFINED> instruction: 0xe6f3fabf
   2ec7c:			; <UNDEFINED> instruction: 0x465b4630
   2ec80:	strtmi	r4, [r1], -r2, asr #12
   2ec84:			; <UNDEFINED> instruction: 0xf9c4f7ff
   2ec88:			; <UNDEFINED> instruction: 0xf8b94b48
   2ec8c:			; <UNDEFINED> instruction: 0xf06f200e
   2ec90:	stmdavs	r9!, {r6, sl, fp, lr}
   2ec94:	ldrdvs	pc, [r0], -r8
   2ec98:	strmi	r9, [r6], r9
   2ec9c:			; <UNDEFINED> instruction: 0xf3c258fb
   2eca0:	vaddl.u8	<illegal reg q9.5>, d2, d0
   2eca4:	ldrmi	r2, [r0], #-576	; 0xfffffdc0
   2eca8:	strmi	r6, [r1], #-2074	; 0xfffff7e6
   2ecac:	andeq	lr, r2, #172, 22	; 0x2b000
   2ecb0:			; <UNDEFINED> instruction: 0xf8491a52
   2ecb4:	ldrbtmi	r6, [r2], -r2, lsr #32
   2ecb8:			; <UNDEFINED> instruction: 0xf47f2a00
   2ecbc:			; <UNDEFINED> instruction: 0xf8dbadb1
   2ecc0:	bcs	36cc8 <fchmod@plt+0x3010c>
   2ecc4:	blmi	13a3258 <full_module_path@@Base+0x1329cf0>
   2ecc8:	rsbne	pc, r1, #64, 4
   2eccc:	stmdami	sp, {r2, r3, r6, r8, fp, lr}^
   2ecd0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2ecd4:	ldrbtmi	r3, [r8], #-792	; 0xfffffce8
   2ecd8:	svc	0x0062f7d7
   2ecdc:			; <UNDEFINED> instruction: 0xf006980c
   2ece0:	svcvs	0x002bfe2f
   2ece4:	eorsle	r2, lr, r0, lsl #22
   2ece8:	ldrvs	r9, [r3, -ip, lsl #20]
   2ecec:	movwls	r2, #41729	; 0xa301
   2ecf0:	strtmi	lr, [r8], -fp, lsr #11
   2ecf4:			; <UNDEFINED> instruction: 0xf8eaf006
   2ecf8:			; <UNDEFINED> instruction: 0xf50de74b
   2ecfc:	stmdbmi	r2, {r0, r2, r6, sl, fp, ip, lr}^
   2ed00:	bcs	46a568 <full_module_path@@Base+0x3f1000>
   2ed04:	ldrbtmi	r2, [r9], #-7
   2ed08:	ldfeqd	f7, [ip], {12}
   2ed0c:	andcc	pc, r0, ip, asr #17
   2ed10:	blx	1cecce4 <full_module_path@@Base+0x1c7377c>
   2ed14:			; <UNDEFINED> instruction: 0xf50de75f
   2ed18:	andcs	r5, r0, #1073741841	; 0x40000011
   2ed1c:	andvs	r3, sl, r0, lsr #2
   2ed20:	cmppl	r5, sp, lsl #10	; <UNPREDICTABLE>
   2ed24:	andcs	r3, r0, #28, 2
   2ed28:			; <UNDEFINED> instruction: 0xf857600a
   2ed2c:	strb	fp, [r8], -r3
   2ed30:	bge	12819cc <full_module_path@@Base+0x1208464>
   2ed34:	ldrtmi	r2, [r0], -r0, lsl #2
   2ed38:	ldmpl	fp!, {r4, r7, r9, sl, lr}^
   2ed3c:			; <UNDEFINED> instruction: 0xf8539209
   2ed40:	andls	r2, sp, #43	; 0x2b
   2ed44:			; <UNDEFINED> instruction: 0xff14f7dc
   2ed48:	vst1.8	{d25-d26}, [pc]!
   2ed4c:	strmi	r5, [r3], -r0, lsl #3
   2ed50:			; <UNDEFINED> instruction: 0xf7ed9809
   2ed54:			; <UNDEFINED> instruction: 0xf50df981
   2ed58:	smlabbcc	r4, r9, r1, r5
   2ed5c:			; <UNDEFINED> instruction: 0xf7dc4630
   2ed60:	andls	pc, r9, r7, lsl #30
   2ed64:	stmdbls	ip, {r0, r5, r6, r8, sl, sp, lr, pc}
   2ed68:			; <UNDEFINED> instruction: 0xf0064620
   2ed6c:	movwcs	pc, #7669	; 0x1df5	; <UNPREDICTABLE>
   2ed70:	strb	r9, [sl, #-778]!	; 0xfffffcf6
   2ed74:			; <UNDEFINED> instruction: 0xf8dd4b18
   2ed78:			; <UNDEFINED> instruction: 0xf8578034
   2ed7c:	strt	fp, [r0], -r3
   2ed80:	strtmi	r9, [r0], -ip, lsl #18
   2ed84:			; <UNDEFINED> instruction: 0xf8b8f006
   2ed88:			; <UNDEFINED> instruction: 0xf7d7e638
   2ed8c:	bvs	fe4a9b7c <full_module_path@@Base+0xfe430614>
   2ed90:	bne	1dc8fe0 <full_module_path@@Base+0x1d4fa78>
   2ed94:	eorvs	pc, r6, r2, asr r8	; <UNPREDICTABLE>
   2ed98:			; <UNDEFINED> instruction: 0xe64d89f2
   2ed9c:	andeq	r8, r3, r2, lsr #3
   2eda0:	andeq	r0, r0, ip, lsr #7
   2eda4:	andeq	r8, r3, ip, lsl #3
   2eda8:	andeq	r0, r0, ip, asr #11
   2edac:	andeq	r0, r0, r8, lsl #13
   2edb0:	andeq	r0, r0, r0, lsl #11
   2edb4:			; <UNDEFINED> instruction: 0x000003b0
   2edb8:	muleq	r3, ip, r0
   2edbc:	andeq	r0, r2, r4, ror #8
   2edc0:	andeq	r0, r0, r0, lsl r4
   2edc4:	muleq	r1, r2, r4
   2edc8:	andeq	r0, r0, r4, lsl r4
   2edcc:	andeq	r0, r0, r8, lsl #7
   2edd0:	andeq	r0, r0, r0, lsr #8
   2edd4:	andeq	r0, r0, r0, asr #11
   2edd8:	andeq	r0, r0, ip, asr #7
   2eddc:	andeq	r0, r0, ip, lsl #7
   2ede0:	andeq	r0, r0, r8, asr r5
   2ede4:	andeq	r0, r2, ip, ror r1
   2ede8:	andeq	r0, r0, ip, lsl #13
   2edec:	andeq	r0, r0, r0, ror #9
   2edf0:	andeq	r0, r2, sl, asr #1
   2edf4:	andeq	r0, r2, r2, asr r0
   2edf8:	andeq	r0, r2, r4, lsr #1
   2edfc:	andeq	r0, r2, r4, asr r1
   2ee00:	andeq	pc, r1, r6, lsr #30
   2ee04:	andeq	r0, r2, sl, lsr #32
   2ee08:	andeq	r7, r1, sl, ror #9
   2ee0c:			; <UNDEFINED> instruction: 0x4607b5f0
   2ee10:	ldrmi	fp, [r0], -r5, lsl #1
   2ee14:			; <UNDEFINED> instruction: 0x4614461d
   2ee18:			; <UNDEFINED> instruction: 0xf7f2460e
   2ee1c:	blmi	5ad230 <full_module_path@@Base+0x533cc8>
   2ee20:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
   2ee24:	ldmibhi	fp!, {r1, r2, r8, r9, fp, ip, lr, pc}^
   2ee28:	vst4.8	{d18-d21}, [r3], r1
   2ee2c:	mvnshi	r7, r0, lsl #7
   2ee30:	ldcllt	0, cr11, [r0, #20]!
   2ee34:	bmi	45b5d0 <full_module_path@@Base+0x3e2068>
   2ee38:			; <UNDEFINED> instruction: 0xf9b3589b
   2ee3c:	blcs	3ae74 <fchmod@plt+0x342b8>
   2ee40:	strcs	fp, [r2, #-4040]	; 0xfffff038
   2ee44:			; <UNDEFINED> instruction: 0xf7d7dd11
   2ee48:	stmdavs	r1, {r5, r6, r7, sl, fp, sp, lr, pc}
   2ee4c:	tstls	r3, r0, lsr r6
   2ee50:	stc2l	7, cr15, [r8, #948]	; 0x3b4
   2ee54:	stmdbls	r3, {r0, r3, r9, fp, lr}
   2ee58:	strls	r4, [r0], #-1146	; 0xfffffb86
   2ee5c:	strtmi	r4, [r8], -r3, lsl #12
   2ee60:	mrc2	7, 0, pc, cr6, cr2, {7}
   2ee64:	andlt	r2, r5, r0
   2ee68:	strdcs	fp, [r0], -r0
   2ee6c:	ldcllt	0, cr11, [r0, #20]!
   2ee70:	strb	r2, [r8, r1, lsl #10]!
   2ee74:	andeq	r7, r3, r4, lsr #22
   2ee78:	andeq	r0, r0, r0, asr #11
   2ee7c:	andeq	pc, r1, r8, lsl pc	; <UNPREDICTABLE>
   2ee80:	svcmi	0x00f0e92d
   2ee84:	blhi	ea340 <full_module_path@@Base+0x70dd8>
   2ee88:	ldclmi	14, cr4, [r3, #840]	; 0x348
   2ee8c:			; <UNDEFINED> instruction: 0xf8df447e
   2ee90:			; <UNDEFINED> instruction: 0xf5ada34c
   2ee94:	svcmi	0x00d25d04
   2ee98:	ldmdbpl	r5!, {r0, r2, r3, r7, ip, sp, pc}^
   2ee9c:	strpl	pc, [r4], #-1293	; 0xfffffaf3
   2eea0:	stmdavs	sp!, {r1, r3, r4, r5, r6, r7, sl, lr}
   2eea4:			; <UNDEFINED> instruction: 0xf04f62e5
   2eea8:	strtcc	r0, [ip], #-1280	; 0xfffffb00
   2eeac:	andvc	pc, r7, sl, asr r8	; <UNPREDICTABLE>
   2eeb0:	stclmi	6, cr4, [ip], {5}
   2eeb4:	strbmi	pc, [r0], -pc, rrx	; <UNPREDICTABLE>
   2eeb8:	strls	r8, [r9, -r0, asr #19]
   2eebc:	andlt	pc, r4, sl, asr r8	; <UNPREDICTABLE>
   2eec0:	strcc	pc, [r0], #-960	; 0xfffffc40
   2eec4:	ldrdgt	pc, [r0], -r7
   2eec8:	cdpcs	3, 4, cr15, cr0, cr0, {6}
   2eecc:			; <UNDEFINED> instruction: 0xf50d920d
   2eed0:			; <UNDEFINED> instruction: 0xf8db5205
   2eed4:	strbtmi	r7, [r4], #-0
   2eed8:	eorcc	r4, r8, #116, 8	; 0x74000000
   2eedc:	strdls	r1, [fp, -r7]
   2eee0:	ldmdavs	r6, {r2, r3, r4, r5, r8, r9, fp, ip}
   2eee4:			; <UNDEFINED> instruction: 0xf855930a
   2eee8:	stccs	0, cr4, [r0], {36}	; 0x24
   2eeec:	blcs	5ed94 <_dist_code@@Base+0xc1ec>
   2eef0:	sbchi	pc, sl, r0
   2eef4:	adcvc	pc, r0, r0, asr #8
   2eef8:	vmla.f<illegal width 8>	q12, q8, d0[6]
   2eefc:	vsubw.u8	<illegal reg q9.5>, q0, d0
   2ef00:	ldrmi	r2, [ip], #64	; 0x40
   2ef04:	strbtmi	r2, [r0], #-3584	; 0xfffff200
   2ef08:	andeq	lr, r0, r7, lsr #23
   2ef0c:	eorvs	pc, r0, r5, asr #16
   2ef10:	blmi	feda5b30 <full_module_path@@Base+0xfed2c5c8>
   2ef14:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2ef18:	blcs	48f8c <_IO_stdin_used@@Base+0x3714>
   2ef1c:	rscshi	pc, r6, r0, asr #32
   2ef20:	movwls	r9, #51979	; 0xcb0b
   2ef24:	addsmi	r2, ip, #0, 6
   2ef28:	stmib	sp, {r2, r3, r5, r8, r9, sl, fp, sp, pc}^
   2ef2c:	movtls	r3, #33606	; 0x8346
   2ef30:	addshi	pc, r4, r0, asr #5
   2ef34:			; <UNDEFINED> instruction: 0xf50d4aad
   2ef38:	blls	2cd198 <full_module_path@@Base+0x253c30>
   2ef3c:	bvc	46a764 <full_module_path@@Base+0x3f11fc>
   2ef40:	cmncc	r0, #2801664	; 0x2ac000
   2ef44:	blmi	feb13b84 <full_module_path@@Base+0xfea9a61c>
   2ef48:			; <UNDEFINED> instruction: 0xf85a4479
   2ef4c:	cdp	0, 0, cr2, cr8, cr2, {0}
   2ef50:	andsls	r1, r0, #144, 20	; 0x90000
   2ef54:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2ef58:	and	r9, sp, pc, lsl #6
   2ef5c:	ldmdavs	r2, {r0, r1, r2, r3, r9, fp, ip, pc}
   2ef60:	cmnle	r8, r0, lsl #20
   2ef64:	blle	179b6c <full_module_path@@Base+0x100604>
   2ef68:			; <UNDEFINED> instruction: 0xf85a4ba3
   2ef6c:	ldmdavs	fp, {r0, r1, ip, sp}
   2ef70:	rsble	r2, r7, r1, lsl #22
   2ef74:	blle	1c79f7c <full_module_path@@Base+0x1c00a14>
   2ef78:	bne	fe46a7e0 <full_module_path@@Base+0xfe3f1278>
   2ef7c:			; <UNDEFINED> instruction: 0xf7e14620
   2ef80:	blls	2ad514 <full_module_path@@Base+0x233fac>
   2ef84:	strbmi	r4, [r1], -r1, lsr #13
   2ef88:	bvs	fe108ff8 <full_module_path@@Base+0xfe08fa90>
   2ef8c:	stmvs	r0, {r1, r2, r9, sl, lr}
   2ef90:			; <UNDEFINED> instruction: 0xf8db1ae3
   2ef94:			; <UNDEFINED> instruction: 0xf8504000
   2ef98:			; <UNDEFINED> instruction: 0xf1c45023
   2ef9c:			; <UNDEFINED> instruction: 0xf504547f
   2efa0:			; <UNDEFINED> instruction: 0xf504147f
   2efa4:	stmibhi	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, lr}^
   2efa8:			; <UNDEFINED> instruction: 0x4628343f
   2efac:	movvc	pc, #587202560	; 0x23000000
   2efb0:	orrvc	pc, r0, #1124073472	; 0x43000000
   2efb4:			; <UNDEFINED> instruction: 0x81ebb29b
   2efb8:	stccc	3, cr15, [r0], {195}	; 0xc3
   2efbc:	movtcs	pc, #963	; 0x3c3	; <UNPREDICTABLE>
   2efc0:	ldrmi	r4, [sl], #-1123	; 0xfffffb9d
   2efc4:	bne	fe8d5c00 <full_module_path@@Base+0xfe85c698>
   2efc8:	eormi	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   2efcc:	eorcc	pc, r2, r5, asr #16
   2efd0:	stc2l	7, cr15, [lr, #880]	; 0x370
   2efd4:	bne	46a83c <full_module_path@@Base+0x3f12d4>
   2efd8:			; <UNDEFINED> instruction: 0xf7da2200
   2efdc:			; <UNDEFINED> instruction: 0xf50dfa83
   2efe0:	eorcc	r5, r4, #1342177280	; 0x50000000
   2efe4:	strbmi	r9, [r9], -sl, lsl #30
   2efe8:	andls	r6, r6, #1179648	; 0x120000
   2efec:	andpl	pc, r5, #54525952	; 0x3400000
   2eff0:	ldmdavs	r2, {r5, r9, ip, sp}
   2eff4:	svcls	0x000c9702
   2eff8:	bls	313814 <full_module_path@@Base+0x29a2ac>
   2effc:	bhi	6a638 <file_old_total@@Base+0x1388>
   2f000:	andls	r9, r4, #262144	; 0x40000
   2f004:	andls	r9, r3, #57344	; 0xe000
   2f008:	strmi	r4, [r3], -r2, asr #12
   2f00c:			; <UNDEFINED> instruction: 0xf7ff4628
   2f010:	blls	46d2b4 <full_module_path@@Base+0x3f3d4c>
   2f014:	ldmdavs	r9, {r1, r4, r5, r6, r8, r9, fp, sp, lr}
   2f018:	cmnvs	r2, #4096	; 0x1000
   2f01c:	stmdbcs	r0, {r0, r1, r9, sl, lr}
   2f020:	mulsls	r1, ip, r0
   2f024:	beq	46a88c <full_module_path@@Base+0x3f1324>
   2f028:			; <UNDEFINED> instruction: 0xff50f005
   2f02c:	blls	495870 <full_module_path@@Base+0x41c308>
   2f030:	bcs	49080 <_IO_stdin_used@@Base+0x3808>
   2f034:	mrc	0, 0, sp, cr8, cr6, {4}
   2f038:	tstls	r1, #16, 20	; 0x10000
   2f03c:	stc2	0, cr15, [r0], {6}
   2f040:	usada8	pc, r1, fp, r9	; <UNPREDICTABLE>
   2f044:			; <UNDEFINED> instruction: 0xf85a4b6d
   2f048:	ldmdavs	fp, {r0, r1, ip, sp}
   2f04c:	addsle	r2, r1, r0, lsl #22
   2f050:	rsbcs	r4, r4, r9, asr #12
   2f054:	stc2l	7, cr15, [lr, #1004]	; 0x3ec
   2f058:	ble	fe37a060 <full_module_path@@Base+0xfe300af8>
   2f05c:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
   2f060:	stmdbmi	r7!, {r0, r1, r3, r4, r5, r8, r9, fp, ip, sp, pc}^
   2f064:	movwpl	pc, #17677	; 0x450d	; <UNPREDICTABLE>
   2f068:			; <UNDEFINED> instruction: 0x332c4a5b
   2f06c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   2f070:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   2f074:			; <UNDEFINED> instruction: 0xf0404051
   2f078:			; <UNDEFINED> instruction: 0xf50d8099
   2f07c:	andlt	r5, sp, r4, lsl #26
   2f080:	blhi	ea37c <full_module_path@@Base+0x70e14>
   2f084:	svchi	0x00f0e8bd
   2f088:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
   2f08c:	andcs	r4, r0, #8, 12	; 0x800000
   2f090:			; <UNDEFINED> instruction: 0xf7da4641
   2f094:	stmdacs	r0, {r0, r1, r2, r5, r9, fp, ip, sp, lr, pc}
   2f098:			; <UNDEFINED> instruction: 0xf8dbdb4e
   2f09c:			; <UNDEFINED> instruction: 0xf06f3000
   2f0a0:	stmibhi	r8!, {r6, r8, r9, sl, lr}^
   2f0a4:	blls	275ca8 <full_module_path@@Base+0x1fc740>
   2f0a8:	eorhi	pc, r8, sp, asr #17
   2f0ac:	ldrdgt	pc, [r0], -r3
   2f0b0:	stmibhi	sl!, {r5, r8, r9, sl, sp, lr, pc}^
   2f0b4:	movtmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   2f0b8:	ldrdvs	pc, [r0], -fp
   2f0bc:	vraddhn.i16	d18, q1, q0
   2f0c0:	vaddl.u8	<illegal reg q9.5>, d2, d0
   2f0c4:	strmi	r2, [r2], #-576	; 0xfffffdc0
   2f0c8:	bne	fe6f5f3c <full_module_path@@Base+0xfe67c9d4>
   2f0cc:			; <UNDEFINED> instruction: 0xf855494d
   2f0d0:	ldrbtmi	r7, [r9], #-35	; 0xffffffdd
   2f0d4:	ldrbne	r6, [fp, r8, asr #16]!
   2f0d8:	ldrtmi	r9, [sl], -r0, lsl #8
   2f0dc:			; <UNDEFINED> instruction: 0xf818f003
   2f0e0:	stmdacs	r0, {r2, r9, sl, lr}
   2f0e4:	stmdavs	r6, {r2, r5, r6, ip, lr, pc}
   2f0e8:	eorsle	r2, sl, r0, lsl #28
   2f0ec:	blcs	4d1c0 <_IO_stdin_used@@Base+0x7948>
   2f0f0:	ldrtmi	sp, [r0], -r9, asr #2
   2f0f4:	ldmdb	r6!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f0f8:			; <UNDEFINED> instruction: 0xf7d7980c
   2f0fc:	strhtvs	lr, [r0], -ip
   2f100:			; <UNDEFINED> instruction: 0xd1ae2800
   2f104:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
   2f108:	stc2	7, cr15, [lr], #-952	; 0xfffffc48
   2f10c:			; <UNDEFINED> instruction: 0xf50d4b3f
   2f110:	smlabbcs	r0, r9, r7, r5
   2f114:	strcc	r4, [ip, -r8, lsr #12]
   2f118:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2f11c:			; <UNDEFINED> instruction: 0xf853970c
   2f120:	andls	r2, lr, #38	; 0x26
   2f124:	stc2	7, cr15, [r4, #-880]!	; 0xfffffc90
   2f128:	vst1.8	{d25-d26}, [pc], lr
   2f12c:	strmi	r5, [r3], -r0, lsl #3
   2f130:			; <UNDEFINED> instruction: 0xf7ec4638
   2f134:	usat	pc, #21, r1, lsl #31	; <UNPREDICTABLE>
   2f138:			; <UNDEFINED> instruction: 0xf85a4b2b
   2f13c:	ldmdavs	fp, {r0, r1, ip, sp}
   2f140:			; <UNDEFINED> instruction: 0xd1aa2b00
   2f144:	bl	186d0a8 <full_module_path@@Base+0x17f3b40>
   2f148:	stmdals	fp, {r0, fp, sp, lr}
   2f14c:			; <UNDEFINED> instruction: 0xf7ed9109
   2f150:	bmi	c2e27c <full_module_path@@Base+0xbb4d14>
   2f154:	ldrbtmi	r9, [sl], #-2313	; 0xfffff6f7
   2f158:	andcs	r4, r1, r3, lsl #12
   2f15c:	ldc2	7, cr15, [r8], {242}	; 0xf2
   2f160:	stmdbge	fp, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   2f164:			; <UNDEFINED> instruction: 0xf7dc4628
   2f168:	stmdbmi	sl!, {r0, r1, r8, sl, fp, ip, sp, lr, pc}
   2f16c:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
   2f170:	andcs	r4, r3, r3, lsl #12
   2f174:			; <UNDEFINED> instruction: 0xf840f7f3
   2f178:	vmla.i8	d20, d0, d23
   2f17c:	andcs	r2, sp, sl, lsl r2
   2f180:			; <UNDEFINED> instruction: 0xf7e84479
   2f184:	stmdbge	fp, {r0, r2, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}^
   2f188:			; <UNDEFINED> instruction: 0xf7dc4628
   2f18c:	stmdbmi	r3!, {r0, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   2f190:			; <UNDEFINED> instruction: 0x4633463a
   2f194:	andls	r4, r0, r9, ror r4
   2f198:			; <UNDEFINED> instruction: 0xf7f32003
   2f19c:	stmdbmi	r0!, {r0, r2, r3, r5, fp, ip, sp, lr, pc}
   2f1a0:	andscs	pc, pc, #64, 4
   2f1a4:	ldrbtmi	r2, [r9], #-13
   2f1a8:	blx	feaed150 <full_module_path@@Base+0xfea73be8>
   2f1ac:	stmdb	r8!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f1b0:	strtmi	sl, [r8], -fp, asr #18
   2f1b4:	ldc2l	7, cr15, [ip], {220}	; 0xdc
   2f1b8:			; <UNDEFINED> instruction: 0x463a491a
   2f1bc:			; <UNDEFINED> instruction: 0x46034479
   2f1c0:			; <UNDEFINED> instruction: 0xf7f32003
   2f1c4:	ldmdbmi	r8, {r0, r3, r4, fp, ip, sp, lr, pc}
   2f1c8:	andscs	pc, r6, #64, 4
   2f1cc:	ldrbtmi	r2, [r9], #-13
   2f1d0:	blx	fe5ed178 <full_module_path@@Base+0xfe573c10>
   2f1d4:			; <UNDEFINED> instruction: 0x00037ab8
   2f1d8:	andeq	r0, r0, ip, lsr #7
   2f1dc:	andeq	r7, r3, r4, lsr #21
   2f1e0:	andeq	r0, r0, ip, asr #11
   2f1e4:	andeq	r0, r0, r8, lsl #13
   2f1e8:	andeq	r0, r0, r0, lsl r4
   2f1ec:	andeq	r0, r0, ip, asr #7
   2f1f0:	andeq	pc, r1, r0, asr #28
   2f1f4:	andeq	r0, r0, ip, lsl #7
   2f1f8:			; <UNDEFINED> instruction: 0x000003b0
   2f1fc:	andeq	r0, r0, ip, lsl #13
   2f200:	ldrdeq	r7, [r3], -r8
   2f204:	andeq	r7, r4, lr, ror #21
   2f208:	andeq	pc, r1, r2, lsl #25
   2f20c:	andeq	r0, r0, r4, lsl r4
   2f210:	andeq	r9, r1, lr, asr #24
   2f214:	andeq	pc, r1, sl, asr ip	; <UNPREDICTABLE>
   2f218:	andeq	pc, r1, r8, ror sl	; <UNPREDICTABLE>
   2f21c:	andeq	pc, r1, ip, asr ip	; <UNPREDICTABLE>
   2f220:	andeq	pc, r1, r2, asr sl	; <UNPREDICTABLE>
   2f224:	andeq	pc, r1, r0, ror #23
   2f228:	andeq	pc, r1, sl, lsr #20
   2f22c:			; <UNDEFINED> instruction: 0x460fb5f0
   2f230:	addlt	r4, r5, r1, lsr #18
   2f234:	ldrbtmi	r4, [r9], #-2849	; 0xfffff4df
   2f238:	stmiapl	fp, {r1, r6, r7, r8, fp, pc}^
   2f23c:	ldmdavs	fp, {r5, r8, fp, lr}
   2f240:			; <UNDEFINED> instruction: 0xf04f9303
   2f244:			; <UNDEFINED> instruction: 0xf0420300
   2f248:	ldreq	r0, [r2], -r8, lsl #6
   2f24c:	bichi	r4, r3, r9, ror r4
   2f250:	bmi	764708 <full_module_path@@Base+0x6eb1a0>
   2f254:	strcc	pc, [r0, #-963]	; 0xfffffc3d
   2f258:	movtcs	pc, #963	; 0x3c3	; <UNPREDICTABLE>
   2f25c:			; <UNDEFINED> instruction: 0xf06f18ee
   2f260:	stmpl	r9, {r6, r8, sl, lr}
   2f264:	bge	d9e70 <full_module_path@@Base+0x60908>
   2f268:	bne	1b89294 <full_module_path@@Base+0x1b0fd2c>
   2f26c:			; <UNDEFINED> instruction: 0xf8501bad
   2f270:			; <UNDEFINED> instruction: 0xf7fe1025
   2f274:	stmdals	r2, {r0, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   2f278:	blle	379280 <full_module_path@@Base+0x2ffd18>
   2f27c:	bvs	fe515a88 <full_module_path@@Base+0xfe49c520>
   2f280:	bne	ff1094cc <full_module_path@@Base+0xff08ff64>
   2f284:	eorne	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   2f288:			; <UNDEFINED> instruction: 0xf41389cb
   2f28c:	smlabble	sp, r1, pc, r7	; <UNPREDICTABLE>
   2f290:	orreq	pc, r0, #67	; 0x43
   2f294:	eorsvs	r8, sl, fp, asr #3
   2f298:	blmi	241acc <full_module_path@@Base+0x1c8564>
   2f29c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2f2a0:	blls	109310 <full_module_path@@Base+0x8fda8>
   2f2a4:	qaddle	r4, sl, r4
   2f2a8:	ldcllt	0, cr11, [r0, #20]!
   2f2ac:	rscscc	pc, pc, pc, asr #32
   2f2b0:			; <UNDEFINED> instruction: 0xf7d7e7f2
   2f2b4:	svclt	0x0000e8e6
   2f2b8:	andeq	r7, r3, lr, lsl #14
   2f2bc:	andeq	r0, r0, ip, lsr #7
   2f2c0:	strdeq	r7, [r3], -r8
   2f2c4:	andeq	r0, r0, r8, lsl #13
   2f2c8:	andeq	r7, r3, r8, lsr #13
   2f2cc:	mvnsmi	lr, sp, lsr #18
   2f2d0:	ldclcs	6, cr4, [fp, #-52]	; 0xffffffcc
   2f2d4:	ldrmi	r4, [r0], r6, lsl #12
   2f2d8:	ldmdavs	r4!, {r4, ip, lr, pc}
   2f2dc:	eor	fp, r5, r4, lsr #18
   2f2e0:	strtmi	sp, [r6], -r4, lsr #16
   2f2e4:	movwlt	r6, #51236	; 0xc824
   2f2e8:	adcmi	r7, fp, #143360	; 0x23000
   2f2ec:			; <UNDEFINED> instruction: 0xf818d1f8
   2f2f0:			; <UNDEFINED> instruction: 0xb3a55b01
   2f2f4:			; <UNDEFINED> instruction: 0xf1042d5b
   2f2f8:	mvnle	r0, r4, lsl #12
   2f2fc:			; <UNDEFINED> instruction: 0x4640215d
   2f300:	b	19ed264 <full_module_path@@Base+0x1973cfc>
   2f304:	rscle	r2, r8, r0, lsl #16
   2f308:	streq	pc, [r1, -r8, lsl #2]
   2f30c:	strhtle	r4, [r4], #40	; 0x28
   2f310:	mulne	r0, r8, r8
   2f314:	andsle	r2, r8, sp, asr r9
   2f318:	strtmi	r1, [r2], -r4, asr #24
   2f31c:			; <UNDEFINED> instruction: 0xf7ff4630
   2f320:			; <UNDEFINED> instruction: 0xf817ffd5
   2f324:	ldmdbcs	sp, {r0, r8, r9, fp, ip}^
   2f328:	strd	sp, [lr], -r7
   2f32c:			; <UNDEFINED> instruction: 0xf7d7200c
   2f330:			; <UNDEFINED> instruction: 0x4607e9b6
   2f334:			; <UNDEFINED> instruction: 0x6004b1b0
   2f338:	andvc	r2, r5, #0, 8
   2f33c:	eorsvs	r6, r0, r4, asr #32
   2f340:	mulne	r0, r8, r8
   2f344:	movwcs	fp, #6425	; 0x1919
   2f348:	pop	{r0, r1, r6, r9, ip, sp, lr}
   2f34c:			; <UNDEFINED> instruction: 0xf10881f0
   2f350:	andcc	r0, r4, r1, lsl #4
   2f354:			; <UNDEFINED> instruction: 0xffbaf7ff
   2f358:	pop	{r2, r3, r4, r5, r6, r9, ip, sp, lr}
   2f35c:	movwcs	r8, #4592	; 0x11f0
   2f360:	ldrb	r7, [r2, r3, ror #4]!
   2f364:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   2f368:	blx	fffed328 <full_module_path@@Base+0xfff73dc0>
   2f36c:	andeq	pc, r1, r6, ror #21
   2f370:	svcmi	0x00f0e92d
   2f374:	blmi	fed8324c <full_module_path@@Base+0xfed09ce4>
   2f378:	cfstrs	mvf4, [sp, #-508]!	; 0xfffffe04
   2f37c:	ldmpl	fp!, {r1, r8, r9, fp, pc}^
   2f380:	ldmdavs	fp, {r0, r2, r7, ip, sp, pc}
   2f384:	eorsle	r2, pc, r0, lsl #22
   2f388:			; <UNDEFINED> instruction: 0x46064bb1
   2f38c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   2f390:	rsble	r2, r3, r0, lsl #24
   2f394:	movwls	r6, #6235	; 0x185b
   2f398:	stmdbls	r1, {r1, r2, r3, r5, r7, r8, r9, fp, lr}
   2f39c:	ldrbtmi	r7, [fp], #-2082	; 0xfffff7de
   2f3a0:	bcs	4770c <_IO_stdin_used@@Base+0x1e94>
   2f3a4:	ldmvs	ip, {r0, r2, r4, r5, r8, ip, lr, pc}
   2f3a8:			; <UNDEFINED> instruction: 0x212fb374
   2f3ac:			; <UNDEFINED> instruction: 0xf7d74630
   2f3b0:	tstlt	r8, r2, lsl #22
   2f3b4:	teqlt	ip, #17920	; 0x4600
   2f3b8:	ldrtmi	r2, [r0], -lr, lsr #2
   2f3bc:	b	ffeed320 <full_module_path@@Base+0xffe73db8>
   2f3c0:	svclt	0x00182800
   2f3c4:			; <UNDEFINED> instruction: 0xd01f42b0
   2f3c8:	mvnlt	r7, r5, asr #16
   2f3cc:			; <UNDEFINED> instruction: 0xf7d71c46
   2f3d0:			; <UNDEFINED> instruction: 0xf8d0e9d0
   2f3d4:	eorlt	r8, pc, #0
   2f3d8:	andscc	pc, r7, r8, lsr r8	; <UNPREDICTABLE>
   2f3dc:	strle	r0, [r8, #-1499]	; 0xfffffa25
   2f3e0:	ldmib	sl, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f3e4:			; <UNDEFINED> instruction: 0xf8136803
   2f3e8:	and	r5, r2, r7, lsr #32
   2f3ec:	stmdavs	r4!, {r2, r3, fp, ip, lr, pc}
   2f3f0:	bvc	91b948 <full_module_path@@Base+0x8a23e0>
   2f3f4:	mvnsle	r4, fp, lsr #5
   2f3f8:	svcpl	0x0001f816
   2f3fc:			; <UNDEFINED> instruction: 0xf0002d00
   2f400:	stmdavs	r4!, {r3, r4, r8, pc}^
   2f404:	mvnle	r2, r0, lsl #24
   2f408:	ldc	0, cr11, [sp], #20
   2f40c:	pop	{r1, r8, r9, fp, pc}
   2f410:	strdcs	r8, [pc, -r0]!
   2f414:			; <UNDEFINED> instruction: 0xf7d74630
   2f418:	cmnlt	r0, lr, asr #21
   2f41c:	strtmi	r1, [r0], -r6, asr #24
   2f420:			; <UNDEFINED> instruction: 0xf00d4631
   2f424:	stmdblt	r0!, {r0, r1, r2, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   2f428:			; <UNDEFINED> instruction: 0xf7d74620
   2f42c:	andcc	lr, r1, r6, asr #19
   2f430:	stmdavc	r3!, {r2, sl, lr}
   2f434:			; <UNDEFINED> instruction: 0x4631b173
   2f438:			; <UNDEFINED> instruction: 0xf00d4620
   2f43c:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   2f440:	blmi	fe1a3810 <full_module_path@@Base+0xfe12a2a8>
   2f444:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   2f448:	ldrdlt	r6, [r5], -sl
   2f44c:	blhi	ea748 <full_module_path@@Base+0x711e0>
   2f450:	svchi	0x00f0e8bd
   2f454:	ldrbtmi	r4, [fp], #-2945	; 0xfffff47f
   2f458:			; <UNDEFINED> instruction: 0xe7ac689c
   2f45c:	ldmpl	fp!, {r7, r8, r9, fp, lr}^
   2f460:	movwls	r6, #6173	; 0x181d
   2f464:			; <UNDEFINED> instruction: 0xf0002d00
   2f468:	strtmi	r8, [r8], -fp, asr #1
   2f46c:	stmib	r4!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f470:	tstcs	r1, r2, lsr #12
   2f474:			; <UNDEFINED> instruction: 0xf7ee3001
   2f478:	strmi	pc, [r0], r3, lsl #20
   2f47c:			; <UNDEFINED> instruction: 0xf0002800
   2f480:	stmdavc	fp!, {r0, r1, r2, r3, r4, r6, r7, pc}
   2f484:	eorsle	r2, r7, r0, lsl #22
   2f488:	ldrsbls	pc, [r8, #143]	; 0x8f	; <UNPREDICTABLE>
   2f48c:	ldrbtmi	r1, [r9], #3138	; 0xc42
   2f490:	bcs	46acb8 <full_module_path@@Base+0x3f1750>
   2f494:	stmdbeq	r8, {r0, r3, r8, ip, sp, lr, pc}
   2f498:	svclt	0x00082b2f
   2f49c:	eorle	r3, r8, r1, lsl #10
   2f4a0:	stmdb	r6!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f4a4:	mulgt	r0, r5, r8
   2f4a8:	strmi	r4, [r2], r4, asr #12
   2f4ac:	ldrdcs	pc, [r0], -sl
   2f4b0:	blx	fe36dcf6 <full_module_path@@Base+0xfe2f478e>
   2f4b4:			; <UNDEFINED> instruction: 0xf8323401
   2f4b8:	ldrbeq	r2, [r1, #27]
   2f4bc:			; <UNDEFINED> instruction: 0xf7d7d504
   2f4c0:	stmdavs	r2, {r2, r3, r5, r8, fp, sp, lr, pc}
   2f4c4:	eorgt	pc, fp, r2, lsl r8	; <UNPREDICTABLE>
   2f4c8:	stcgt	8, cr15, [r1], {4}
   2f4cc:	svcgt	0x0001f815
   2f4d0:	svceq	0x002ff1bc
   2f4d4:			; <UNDEFINED> instruction: 0xf1bcbf18
   2f4d8:	svclt	0x00140f00
   2f4dc:	movwcs	r2, #769	; 0x301
   2f4e0:	eorvc	sp, r3, r4, ror #3
   2f4e4:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx8
   2f4e8:			; <UNDEFINED> instruction: 0xf8982a10
   2f4ec:			; <UNDEFINED> instruction: 0xf7ff1000
   2f4f0:	stmdavc	fp!, {r0, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   2f4f4:	bicle	r2, pc, r0, lsl #22
   2f4f8:			; <UNDEFINED> instruction: 0xf7d64640
   2f4fc:	blls	ab1d4 <full_module_path@@Base+0x31c6c>
   2f500:	blcs	49574 <_IO_stdin_used@@Base+0x3cfc>
   2f504:	blmi	16636fc <full_module_path@@Base+0x15ea194>
   2f508:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   2f50c:	blle	1ef9514 <full_module_path@@Base+0x1e7ffac>
   2f510:	blx	fe3eb53c <full_module_path@@Base+0xfe371fd4>
   2f514:	ldrbtmi	r4, [sp], #-3413	; 0xfffff2ab
   2f518:			; <UNDEFINED> instruction: 0xf7d74683
   2f51c:	andcs	lr, r0, #1277952	; 0x138000
   2f520:	andcc	r2, r2, r1, lsl #2
   2f524:			; <UNDEFINED> instruction: 0xf9acf7ee
   2f528:	eorvs	r4, r8, r4, lsl #12
   2f52c:	rsbsle	r2, r5, r0, lsl #16
   2f530:			; <UNDEFINED> instruction: 0xf89b494f
   2f534:	ldmdapl	r9!, {sp}^
   2f538:	movwls	r6, #6155	; 0x180b
   2f53c:	bcs	476f0 <_IO_stdin_used@@Base+0x1e78>
   2f540:			; <UNDEFINED> instruction: 0xf8dfd07c
   2f544:			; <UNDEFINED> instruction: 0x4680a130
   2f548:	ldrbtmi	r4, [sl], #2891	; 0xb4b
   2f54c:	movwls	r4, #9339	; 0x247b
   2f550:	movweq	pc, #33034	; 0x810a	; <UNPREDICTABLE>
   2f554:	bcs	854168 <full_module_path@@Base+0x7dac00>
   2f558:			; <UNDEFINED> instruction: 0xf10bbf08
   2f55c:	eorle	r0, r9, r1, lsl #22
   2f560:	stmdb	r6, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f564:	mulgt	r0, fp, r8
   2f568:	strmi	r4, [r2], r5, asr #12
   2f56c:	ldrdeq	pc, [r0], -sl
   2f570:			; <UNDEFINED> instruction: 0xf98cfa0f
   2f574:	strcc	r4, [r1, #-1583]	; 0xfffff9d1
   2f578:	andseq	pc, r9, r0, lsr r8	; <UNPREDICTABLE>
   2f57c:	strle	r0, [r4, #-1474]	; 0xfffffa3e
   2f580:	stmia	sl, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f584:			; <UNDEFINED> instruction: 0xf8106800
   2f588:			; <UNDEFINED> instruction: 0xf805c029
   2f58c:			; <UNDEFINED> instruction: 0xf81bcc01
   2f590:			; <UNDEFINED> instruction: 0xf01ccf01
   2f594:	ldrdle	r0, [r9, #47]!	; 0x2f
   2f598:	eorvc	r4, sl, r7, asr #10
   2f59c:	streq	pc, [r2, #-263]	; 0xfffffef9
   2f5a0:			; <UNDEFINED> instruction: 0xf898d022
   2f5a4:	bcs	ab75ac <full_module_path@@Base+0xa3e044>
   2f5a8:			; <UNDEFINED> instruction: 0xf898d103
   2f5ac:	bcs	bb75b8 <full_module_path@@Base+0xb3e050>
   2f5b0:	strtmi	sp, [r8], r8
   2f5b4:	mulcs	r0, fp, r8
   2f5b8:	bicle	r2, ip, r0, lsl #20
   2f5bc:			; <UNDEFINED> instruction: 0xf8882300
   2f5c0:	strbt	r3, [r9], r0
   2f5c4:	mulvc	r2, r8, r8
   2f5c8:	rscsle	r2, r2, r0, lsl #30
   2f5cc:			; <UNDEFINED> instruction: 0xf1089902
   2f5d0:			; <UNDEFINED> instruction: 0xf7d70002
   2f5d4:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr, pc}
   2f5d8:	stmdals	r3, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
   2f5dc:	andeq	pc, r3, #8, 2
   2f5e0:			; <UNDEFINED> instruction: 0xf7ff4639
   2f5e4:			; <UNDEFINED> instruction: 0xe7e5fe73
   2f5e8:	mulne	r0, r8, r8
   2f5ec:	mvnle	r2, sl, lsr #18
   2f5f0:	strtmi	r4, [r8], r2, lsr #22
   2f5f4:	ldrbtmi	r7, [fp], #-34	; 0xffffffde
   2f5f8:	stmib	r3, {r0, r9, ip, pc}^
   2f5fc:	ldrb	r2, [sp, r1, lsl #4]
   2f600:	ldmpl	fp!, {r0, r3, r4, r8, r9, fp, lr}^
   2f604:	usada8	r3, r8, r8, r6
   2f608:	mrscs	r2, R9_usr
   2f60c:			; <UNDEFINED> instruction: 0xf7ee2002
   2f610:	blmi	72daf4 <full_module_path@@Base+0x6b458c>
   2f614:	sxtab16mi	r4, r0, fp, ror #8
   2f618:	ldmdblt	r8, {r3, r4, sp, lr}
   2f61c:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   2f620:			; <UNDEFINED> instruction: 0xf9a2f7ee
   2f624:			; <UNDEFINED> instruction: 0x46444a12
   2f628:	ldmdavs	r2, {r1, r3, r4, r5, r7, fp, ip, lr}
   2f62c:	subsvs	r9, sl, r1, lsl #4
   2f630:	bvc	1929548 <full_module_path@@Base+0x18affe0>
   2f634:			; <UNDEFINED> instruction: 0xf47f2b00
   2f638:	strbt	sl, [r5], r4, lsl #30
   2f63c:	ldr	r4, [sp, r0, lsl #13]!
   2f640:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   2f644:			; <UNDEFINED> instruction: 0xf990f7ee
   2f648:	andeq	r7, r3, ip, asr #11
   2f64c:	strdeq	r0, [r0], -ip
   2f650:	andeq	r7, r4, r4, asr #16
   2f654:	andeq	r7, r4, r2, lsr r8
   2f658:	andeq	r7, r4, sl, lsl #15
   2f65c:	andeq	r7, r4, sl, ror r7
   2f660:	andeq	r0, r0, r8, lsr r6
   2f664:	andeq	r7, r4, r2, asr #14
   2f668:	andeq	r0, r0, r4, lsr #7
   2f66c:			; <UNDEFINED> instruction: 0x000476ba
   2f670:	andeq	r0, r0, ip, asr #8
   2f674:	andeq	r7, r4, r6, lsl #13
   2f678:	andeq	pc, r1, r4, lsr r9	; <UNPREDICTABLE>
   2f67c:	ldrdeq	r7, [r4], -sl
   2f680:			; <UNDEFINED> instruction: 0x000475bc
   2f684:	andeq	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   2f688:	andeq	pc, r1, r6, lsl r8	; <UNPREDICTABLE>
   2f68c:	svcmi	0x00f0e92d
   2f690:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
   2f694:	ldrmi	r8, [r7], -r2, lsl #22
   2f698:	strge	pc, [ip], #-2271	; 0xfffff721
   2f69c:			; <UNDEFINED> instruction: 0xf8df4605
   2f6a0:	ldrbtmi	r3, [sl], #1036	; 0x40c
   2f6a4:			; <UNDEFINED> instruction: 0xf85ab08f
   2f6a8:	ldmib	sp, {r0, r1, ip, sp}^
   2f6ac:	lfmls	f1, 4, [ip], {26}
   2f6b0:	ldrdhi	pc, [r0], -r3
   2f6b4:	ldrsbtls	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   2f6b8:	stmib	sp, {r1, r3, r8, r9, ip, pc}^
   2f6bc:			; <UNDEFINED> instruction: 0xf1b81204
   2f6c0:			; <UNDEFINED> instruction: 0xd1260f00
   2f6c4:	ldcle	12, cr2, [sp, #-0]
   2f6c8:	blge	169e44 <full_module_path@@Base+0xf08dc>
   2f6cc:	bl	fea81158 <full_module_path@@Base+0xfea07bf0>
   2f6d0:	strtmi	r0, [r8], -r8, lsl #8
   2f6d4:	svcmi	0x0000f5b4
   2f6d8:			; <UNDEFINED> instruction: 0xf44fbfa8
   2f6dc:	strtmi	r4, [r1], -r0, lsl #8
   2f6e0:	blx	d6d6de <full_module_path@@Base+0xcf4176>
   2f6e4:	andeq	lr, r8, #26624	; 0x6800
   2f6e8:	mvnvc	lr, #76800	; 0x12c00
   2f6ec:	strls	r4, [r0], #-1592	; 0xfffff9c8
   2f6f0:			; <UNDEFINED> instruction: 0xf00344a0
   2f6f4:			; <UNDEFINED> instruction: 0x4622fa17
   2f6f8:	strtmi	r4, [r8], -r1, lsl #12
   2f6fc:	stc2l	7, cr15, [r4], #-1008	; 0xfffffc10
   2f700:	cfstr64le	mvdx4, [r4], #772	; 0x304
   2f704:	teqle	r3, r0	; <illegal shifter operand>
   2f708:	ldc	0, cr11, [sp], #60	; 0x3c
   2f70c:	pop	{r1, r8, r9, fp, pc}
   2f710:	bmi	ffa136d8 <full_module_path@@Base+0xff99a170>
   2f714:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
   2f718:	eorsle	r1, r2, r9, asr ip
   2f71c:			; <UNDEFINED> instruction: 0xf0001c98
   2f720:	stmibmi	r4!, {r1, r3, r5, r6, r8, pc}^
   2f724:	cfstrdvs	mvd4, [r9, #-484]	; 0xfffffe1c
   2f728:			; <UNDEFINED> instruction: 0xf0002c00
   2f72c:			; <UNDEFINED> instruction: 0xf8df810f
   2f730:	bl	fe910558 <full_module_path@@Base+0xfe896ff0>
   2f734:	ldrbtmi	r0, [r8], #2817	; 0xb01
   2f738:	ldrsbcc	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
   2f73c:	ldmdbcs	pc!, {r0, r3, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
   2f740:	msrhi	(UNDEF: 102), r0
   2f744:	svceq	0x0000f1bb
   2f748:	svclt	0x000c4628
   2f74c:	biccs	r2, r0, #128, 6
   2f750:	sbclt	r4, r9, #419430400	; 0x19000000
   2f754:	stc2	7, cr15, [sl, #-1012]	; 0xfffffc0c
   2f758:	svceq	0x0000f1bb
   2f75c:	msrhi	SPSR_fxc, r0, asr #32
   2f760:	bmi	ff6026c0 <full_module_path@@Base+0xff589158>
   2f764:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   2f768:	stmib	r2, {r0, r1, r3, r4, fp, sp, lr}^
   2f76c:	eors	r3, ip, r4, lsl r6
   2f770:			; <UNDEFINED> instruction: 0x462843f1
   2f774:	ldc	0, cr11, [sp], #60	; 0x3c
   2f778:	pop	{r1, r8, r9, fp, pc}
   2f77c:			; <UNDEFINED> instruction: 0xf7fd4ff0
   2f780:			; <UNDEFINED> instruction: 0xf8dfbae5
   2f784:	ldrbtmi	r8, [r8], #832	; 0x340
   2f788:			; <UNDEFINED> instruction: 0xc010f8d8
   2f78c:	svceq	0x0000f1bc
   2f790:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
   2f794:	andcs	r4, r8, #204, 22	; 0x33000
   2f798:	ldrdne	pc, [ip], -r8
   2f79c:	andseq	pc, r4, r8, lsl #2
   2f7a0:			; <UNDEFINED> instruction: 0x2c00e9cd
   2f7a4:	movwls	r4, #9339	; 0x247b
   2f7a8:	movwls	r2, #13112	; 0x3338
   2f7ac:	movweq	pc, #57455	; 0xe06f	; <UNPREDICTABLE>
   2f7b0:	andsgt	pc, r4, r8, asr #17
   2f7b4:			; <UNDEFINED> instruction: 0xcc0de9c8
   2f7b8:			; <UNDEFINED> instruction: 0xf99ef011
   2f7bc:	stmdacs	r0, {r1, r9, sl, lr}
   2f7c0:	msrhi	SPSR_c, r0, asr #32
   2f7c4:	vrhadd.s8	d18, d8, d1
   2f7c8:			; <UNDEFINED> instruction: 0xf7ee0030
   2f7cc:			; <UNDEFINED> instruction: 0xf8c8f859
   2f7d0:	stmdacs	r0, {r2, r3, r6}
   2f7d4:	msrhi	SPSR_xc, r0
   2f7d8:			; <UNDEFINED> instruction: 0xf8c82301
   2f7dc:	blmi	feefb824 <full_module_path@@Base+0xfee822bc>
   2f7e0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   2f7e4:	ldrcs	lr, [r4], -r3, asr #19
   2f7e8:	blmi	fee88e58 <full_module_path@@Base+0xfee0f8f0>
   2f7ec:	andsvs	r4, lr, fp, ror r4
   2f7f0:	blmi	fee5dca8 <full_module_path@@Base+0xfede4740>
   2f7f4:	cfldrsvs	mvf4, [fp, #492]	; 0x1ec
   2f7f8:			; <UNDEFINED> instruction: 0xf0002b00
   2f7fc:	bmi	fedcfaf8 <full_module_path@@Base+0xfed56590>
   2f800:			; <UNDEFINED> instruction: 0xf8df2100
   2f804:			; <UNDEFINED> instruction: 0x460bb2d8
   2f808:	ldmmi	r5!, {r1, r3, r4, r5, r6, sl, lr}
   2f80c:			; <UNDEFINED> instruction: 0xf8cd44fb
   2f810:	orrsvs	r9, r1, r0, lsr r0
   2f814:	subsvs	r4, r1, #120, 8	; 0x78000000
   2f818:	tsteq	r4, fp, lsl #2	; <UNPREDICTABLE>
   2f81c:	stmdbhi	r4, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   2f820:	bne	46b048 <full_module_path@@Base+0x3f1ae0>
   2f824:	tsteq	r4, r0, lsl #2	; <UNPREDICTABLE>
   2f828:	cfmadd32	mvax0, mvfx9, mvfx8, mvfx11
   2f82c:	vldmiane	r1!, {s2-s145}
   2f830:	eorsge	pc, r4, sp, asr #17
   2f834:	svclt	0x0018461e
   2f838:	tstls	r7, r1, lsl #2
   2f83c:	ldrmi	r4, [r2], r9, lsr #19
   2f840:	ldrbtmi	r9, [r9], #-9
   2f844:	ldmiblt	fp!, {r3, r8, ip, pc}
   2f848:			; <UNDEFINED> instruction: 0xf5b4b1b4
   2f84c:	strtmi	r4, [r1], -r0, lsl #30
   2f850:	strbmi	r4, [r2], -fp, asr #12
   2f854:			; <UNDEFINED> instruction: 0xf44fbfa8
   2f858:	ldrtmi	r4, [r8], -r0, lsl #2
   2f85c:	stmdaeq	r1, {r3, r4, r8, r9, fp, sp, lr, pc}
   2f860:	bl	fe953c68 <full_module_path@@Base+0xfe8da700>
   2f864:	bl	1270870 <full_module_path@@Base+0x11f7308>
   2f868:	smlattls	r4, r1, r9, r7
   2f86c:			; <UNDEFINED> instruction: 0xf95af003
   2f870:	stmdbls	r4, {r3, r8, r9, fp, ip, pc}
   2f874:			; <UNDEFINED> instruction: 0x61586199
   2f878:	ldrdcc	pc, [r4], -sl	; <UNPREDICTABLE>
   2f87c:	eorsle	r2, r8, r0, lsl #22
   2f880:			; <UNDEFINED> instruction: 0x2c009b07
   2f884:	movwcs	fp, #3864	; 0xf18
   2f888:	cmple	lr, r0, lsl #22
   2f88c:	beq	fe46b0f4 <full_module_path@@Base+0xfe3f1b8c>
   2f890:			; <UNDEFINED> instruction: 0xf0104631
   2f894:	stmdacs	r0, {r0, r1, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   2f898:	sbcshi	pc, r8, r0, asr #32
   2f89c:	bvs	17164c8 <full_module_path@@Base+0x169cf60>
   2f8a0:	stmiblt	fp!, {r2, r4, r6, r7, r8, ip, sp, pc}
   2f8a4:	rscsvc	pc, fp, #70254592	; 0x4300000
   2f8a8:	mvnsvc	pc, #70254592	; 0x4300000
   2f8ac:	svclt	0x00182e00
   2f8b0:	stmibmi	sp, {r0, r1, r4, r9, sl, lr}
   2f8b4:			; <UNDEFINED> instruction: 0x2c23ea4f
   2f8b8:	stfeqp	f7, [r0], {12}
   2f8bc:	ldrbtmi	r1, [r9], #-3226	; 0xfffff366
   2f8c0:	stclvs	6, cr4, [r9], {40}	; 0x28
   2f8c4:			; <UNDEFINED> instruction: 0xf881704b
   2f8c8:			; <UNDEFINED> instruction: 0xf7fcc000
   2f8cc:	cmplt	r4, sp, ror fp	; <UNPREDICTABLE>
   2f8d0:	ldrbtmi	r4, [fp], #-2950	; 0xfffff47a
   2f8d4:			; <UNDEFINED> instruction: 0xe7b6699b
   2f8d8:	cmnpl	pc, #817889280	; 0x30c00000	; <UNPREDICTABLE>
   2f8dc:	tstlt	r6, pc, lsr r3
   2f8e0:	blcs	3e4f8 <fchmod@plt+0x3793c>
   2f8e4:	blmi	fe0e6c80 <full_module_path@@Base+0xfe06d718>
   2f8e8:	ldrbtmi	r2, [fp], #-1024	; 0xfffffc00
   2f8ec:	bcs	4a25c <_IO_stdin_used@@Base+0x49e4>
   2f8f0:	blmi	fe063dd8 <full_module_path@@Base+0xfdfea870>
   2f8f4:	mvnsvc	pc, r3, asr #12
   2f8f8:	cfldrdvs	mvd4, [sl], {123}	; 0x7b
   2f8fc:	lfmne	f6, 4, [r1], {89}	; 0x59
   2f900:	mcrcs	2, 0, r6, cr0, cr9, {0}
   2f904:			; <UNDEFINED> instruction: 0xf502d0bc
   2f908:	teqcc	sp, pc, ror r1
   2f90c:			; <UNDEFINED> instruction: 0xf8c26809
   2f910:	ldmib	r3, {r1, ip}^
   2f914:	tstcc	r4, r8, lsl #4
   2f918:	andsvs	r3, r9, #4, 20	; 0x4000
   2f91c:	blls	20828c <full_module_path@@Base+0x18ed24>
   2f920:	svclt	0x00182c00
   2f924:	blcs	3852c <fchmod@plt+0x31970>
   2f928:	mrc	0, 0, sp, cr8, cr0, {5}
   2f92c:	tstcs	r2, r0, lsl sl
   2f930:	blx	fe16b978 <full_module_path@@Base+0xfe0f2410>
   2f934:			; <UNDEFINED> instruction: 0xf0402800
   2f938:			; <UNDEFINED> instruction: 0xf8db8089
   2f93c:	strcs	r3, [r2], -r4, lsr #32
   2f940:	cmnpl	pc, #817889280	; 0x30c00000	; <UNPREDICTABLE>
   2f944:	blcs	3c638 <fchmod@plt+0x35a7c>
   2f948:	ldr	sp, [r2, sp, asr #27]!
   2f94c:	addmi	r1, r6, #88, 24	; 0x5800
   2f950:	mcrge	4, 7, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   2f954:	rsbsmi	pc, pc, r1, lsl #10
   2f958:	addmi	r3, r6, #255	; 0xff
   2f95c:	mcrge	7, 7, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
   2f960:	smlald	r6, r6, r6, r0	; <UNPREDICTABLE>
   2f964:	stmib	sp, {r0, r1, r3, r9, sl, fp, ip, pc}^
   2f968:	ldmib	sp, {r2, r8, fp, pc}^
   2f96c:	vldmiane	r1!, {s18-s29}
   2f970:	andcs	fp, r0, #20, 30	; 0x50
   2f974:	ldrvs	r2, [sl, #513]	; 0x201
   2f978:	suble	r1, r0, r3, ror ip
   2f97c:			; <UNDEFINED> instruction: 0xf43f3602
   2f980:	blls	2db494 <full_module_path@@Base+0x261f2c>
   2f984:	blcs	899f8 <full_module_path@@Base+0x10490>
   2f988:	mrcge	4, 5, APSR_nzcv, cr14, cr15, {3}
   2f98c:	vldrmi	d20, [fp, #-360]	; 0xfffffe98
   2f990:	andhi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2f994:	ldmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
   2f998:			; <UNDEFINED> instruction: 0xf105ab04
   2f99c:			; <UNDEFINED> instruction: 0x462c0614
   2f9a0:	mvnsvc	pc, pc, asr #12
   2f9a4:	ldrbmi	r4, [fp], -r9, asr #10
   2f9a8:	svclt	0x00a84652
   2f9ac:	ldrtmi	r4, [r8], -r9, asr #12
   2f9b0:	bl	fea93db8 <full_module_path@@Base+0xfea1a850>
   2f9b4:	tstls	r4, r1, lsl #18
   2f9b8:			; <UNDEFINED> instruction: 0xf8b4f003
   2f9bc:	ldrdcc	pc, [r0], -r8
   2f9c0:	blcs	7d5dd8 <full_module_path@@Base+0x75c870>
   2f9c4:	smlabteq	r5, r5, r9, lr
   2f9c8:	bl	6e6ddc <full_module_path@@Base+0x66d874>
   2f9cc:	bl	12f21d8 <full_module_path@@Base+0x1278c70>
   2f9d0:	fstmiaxvs	r3!, {d23-d134}	;@ Deprecated
   2f9d4:	ldrtmi	r2, [r0], -r7, lsl #2
   2f9d8:	eorseq	pc, r0, #72, 4	; 0x80000004
   2f9dc:	andcc	lr, r8, #196, 18	; 0x310000
   2f9e0:	blx	b6ba28 <full_module_path@@Base+0xaf24c0>
   2f9e4:	teqle	lr, r0, lsl #16
   2f9e8:	blcs	4a07c <_IO_stdin_used@@Base+0x4804>
   2f9ec:			; <UNDEFINED> instruction: 0xf1b9d13b
   2f9f0:	ldclle	15, cr0, [r5], {0}
   2f9f4:	blmi	10e941c <full_module_path@@Base+0x106feb4>
   2f9f8:	ldrbvs	r4, [lr, #-1147]	; 0xfffffb85
   2f9fc:			; <UNDEFINED> instruction: 0x4628e6f5
   2fa00:	andlt	r2, pc, r0, lsl #2
   2fa04:	blhi	ead00 <full_module_path@@Base+0x71798>
   2fa08:	svcmi	0x00f0e8bd
   2fa0c:	bllt	febeda08 <full_module_path@@Base+0xfeb744a0>
   2fa10:	svceq	0x0000f1bb
   2fa14:	svclt	0x000c4628
   2fa18:			; <UNDEFINED> instruction: 0x21212120
   2fa1c:	blx	fe9eda1a <full_module_path@@Base+0xfe9744b2>
   2fa20:	ldrsbne	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   2fa24:			; <UNDEFINED> instruction: 0xf7fd4628
   2fa28:			; <UNDEFINED> instruction: 0xe695f991
   2fa2c:	andseq	pc, r4, r8, lsl #2
   2fa30:			; <UNDEFINED> instruction: 0xf8faf010
   2fa34:	blx	1829588 <full_module_path@@Base+0x17b0020>
   2fa38:	strtmi	pc, [r8], -fp, lsl #3
   2fa3c:	blx	fe5eda3a <full_module_path@@Base+0xfe5744d2>
   2fa40:	smlabtcs	r7, fp, r3, pc	; <UNPREDICTABLE>
   2fa44:			; <UNDEFINED> instruction: 0xf7fd4628
   2fa48:	pkhbt	pc, r9, r1, lsl #23	; <UNPREDICTABLE>
   2fa4c:	strmi	r4, [r2], -sp, lsr #18
   2fa50:	ldrbtmi	r2, [r9], #-3
   2fa54:	blx	ff46da26 <full_module_path@@Base+0xff3f44be>
   2fa58:	vst2.8	{d20,d22}, [pc :128], fp
   2fa5c:			; <UNDEFINED> instruction: 0x200c72be
   2fa60:			; <UNDEFINED> instruction: 0xf7e74479
   2fa64:	blmi	aaf3a0 <full_module_path@@Base+0xa35e38>
   2fa68:	stmdbmi	r9!, {r1, r9, sl, lr}
   2fa6c:	ldrbtmi	r2, [fp], #-3
   2fa70:	ldmibvs	fp, {r0, r3, r4, r5, r6, sl, lr}
   2fa74:	blx	ff06da46 <full_module_path@@Base+0xfeff44de>
   2fa78:	vst2.8	{d20,d22}, [pc :128], r6
   2fa7c:	ldrdcs	r7, [ip], -r4
   2fa80:			; <UNDEFINED> instruction: 0xf7e74479
   2fa84:	stmdbmi	r4!, {r0, r2, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   2fa88:	ldrbtmi	r2, [r9], #-3
   2fa8c:	blx	fed6da5e <full_module_path@@Base+0xfecf44f6>
   2fa90:	vst2.8	{d20,d22}, [pc :128], r2
   2fa94:	mulcs	r2, ip, r2
   2fa98:			; <UNDEFINED> instruction: 0xf7e74479
   2fa9c:	stmdami	r0!, {r0, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   2faa0:			; <UNDEFINED> instruction: 0xf7ed4478
   2faa4:	svclt	0x0000ff61
   2faa8:	andeq	r7, r3, r2, lsr #5
   2faac:	strdeq	r0, [r0], -ip
   2fab0:	andeq	r9, r3, r8, lsl r8
   2fab4:	andeq	r7, r4, ip, lsr #9
   2fab8:	muleq	r4, sl, r4
   2fabc:	andeq	r9, r3, r8, asr #15
   2fac0:	andeq	r7, r4, sl, ror #8
   2fac4:	andeq	r7, r4, sl, asr #8
   2fac8:	andeq	pc, r1, r0, ror #13
   2facc:	andeq	r7, r4, lr, ror #7
   2fad0:	andeq	r9, r3, r0, asr #14
   2fad4:	ldrdeq	r7, [r4], -ip
   2fad8:	andeq	r7, r4, r8, asr #7
   2fadc:	andeq	r7, r4, r4, asr #7
   2fae0:			; <UNDEFINED> instruction: 0x000473bc
   2fae4:	andeq	r7, r4, lr, lsl #7
   2fae8:	andeq	r7, r4, r2, lsl r3
   2faec:	strdeq	r7, [r4], -lr
   2faf0:	andeq	r7, r4, r6, ror #5
   2faf4:	ldrdeq	r7, [r4], -r8
   2faf8:	andeq	r0, r0, ip, lsr #8
   2fafc:	andeq	r7, r4, ip, lsr r2
   2fb00:	ldrdeq	r7, [r4], -r8
   2fb04:	andeq	pc, r1, r2, ror r4	; <UNPREDICTABLE>
   2fb08:	andeq	pc, r1, r8, asr #8
   2fb0c:	andeq	r7, r4, r2, ror #2
   2fb10:	andeq	pc, r1, ip, ror #8
   2fb14:	andeq	pc, r1, r8, lsr #8
   2fb18:	andeq	pc, r1, r2, lsl #8
   2fb1c:	andeq	pc, r1, r0, lsl r4	; <UNPREDICTABLE>
   2fb20:	andeq	pc, r1, r0, lsl r4	; <UNPREDICTABLE>
   2fb24:	bmi	ff5c2a80 <full_module_path@@Base+0xff549518>
   2fb28:	svcmi	0x00f0e92d
   2fb2c:	addlt	r4, r5, fp, ror r4
   2fb30:	strmi	r4, [r9], r4, lsl #12
   2fb34:	mrsls	r9, (UNDEF: 1)
   2fb38:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   2fb3c:	blmi	ff49c250 <full_module_path@@Base+0xff422ce8>
   2fb40:	svcmi	0x00d24dd1
   2fb44:			; <UNDEFINED> instruction: 0xf8df447b
   2fb48:	ldrbtmi	r8, [sp], #-840	; 0xfffffcb8
   2fb4c:	cfldrdvs	mvd4, [sl, #508]	; 0x1fc
   2fb50:	beq	1b6bf6c <full_module_path@@Base+0x1af2a04>
   2fb54:	msreq	SPSR_fs, #-1073741823	; 0xc0000001
   2fb58:	movwls	r4, #1272	; 0x4f8
   2fb5c:	ldrbtmi	r4, [fp], #-3021	; 0xfffff433
   2fb60:	bcs	15476c <full_module_path@@Base+0xdb204>
   2fb64:	ldm	pc, {r0, r2, r3, r4, r5, r6, r7, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2fb68:	blcs	156bb78 <full_module_path@@Base+0x14f2610>
   2fb6c:	eoreq	r8, fp, r2, lsr #21
   2fb70:	ldrbtmi	r4, [sp], #-3529	; 0xfffff237
   2fb74:	bcs	4b424 <_IO_stdin_used@@Base+0x5bac>
   2fb78:	adcshi	pc, r1, r0
   2fb7c:	ldrbtmi	r4, [fp], #-3015	; 0xfffff439
   2fb80:	ldmdblt	fp!, {r0, r1, r3, r4, r6, r9, sl, fp, sp, lr}
   2fb84:			; <UNDEFINED> instruction: 0xf7fc4620
   2fb88:	vmlane.f64	d15, d19, d15
   2fb8c:			; <UNDEFINED> instruction: 0x461ebfd8
   2fb90:	addshi	pc, sp, r0, asr #6
   2fb94:			; <UNDEFINED> instruction: 0xf5b349c2
   2fb98:	strtmi	r4, [r0], -r0, lsl #30
   2fb9c:	ldrbtmi	r4, [r9], #-1566	; 0xfffff9e2
   2fba0:			; <UNDEFINED> instruction: 0xf44fbfa8
   2fba4:	ldrtmi	r4, [r2], -r0, lsl #12
   2fba8:			; <UNDEFINED> instruction: 0x460c1b9b
   2fbac:	strbtvs	r6, [r3], -r9, lsl #28
   2fbb0:	andne	pc, r0, r9, asr #17
   2fbb4:	blx	1cedbac <full_module_path@@Base+0x1c74644>
   2fbb8:	andlt	r4, r5, r0, lsr r6
   2fbbc:	svchi	0x00f0e8bd
   2fbc0:	ldrsbtvs	pc, [r0], r8	; <UNPREDICTABLE>
   2fbc4:			; <UNDEFINED> instruction: 0xf0002e00
   2fbc8:	rscslt	r8, r6, #152	; 0x98
   2fbcc:			; <UNDEFINED> instruction: 0xf8c82300
   2fbd0:			; <UNDEFINED> instruction: 0xf00630b0
   2fbd4:	blcs	1030adc <full_module_path@@Base+0xfb7574>
   2fbd8:	addshi	pc, r4, r0, asr #32
   2fbdc:			; <UNDEFINED> instruction: 0xf8df4620
   2fbe0:			; <UNDEFINED> instruction: 0xf7fcb2c4
   2fbe4:	eorseq	pc, r3, #9536	; 0x2540
   2fbe8:	cmnpl	ip, #50331648	; 0x3000000	; <UNPREDICTABLE>
   2fbec:			; <UNDEFINED> instruction: 0xf8db44fb
   2fbf0:	strmi	r1, [r2], -r4, lsr #1
   2fbf4:			; <UNDEFINED> instruction: 0x4620189e
   2fbf8:			; <UNDEFINED> instruction: 0xf7fc4632
   2fbfc:			; <UNDEFINED> instruction: 0xf8dbfa4f
   2fc00:	andcs	r1, r3, #164	; 0xa4
   2fc04:	rsbsvs	pc, r0, fp, asr #17
   2fc08:	subscs	pc, ip, fp, asr #17
   2fc0c:	rsbne	pc, ip, fp, asr #17
   2fc10:	cdpvs	7, 11, cr14, cr14, cr7, {5}
   2fc14:	cmple	lr, r0, lsl #28
   2fc18:	teqcs	r8, #667648	; 0xa3000
   2fc1c:			; <UNDEFINED> instruction: 0xf06f9800
   2fc20:	ldrbtmi	r0, [sl], #-270	; 0xfffffef2
   2fc24:	stmib	r7, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr}^
   2fc28:			; <UNDEFINED> instruction: 0xf0116623
   2fc2c:			; <UNDEFINED> instruction: 0x4602fbd1
   2fc30:	stmdacs	r0, {r1, ip, pc}
   2fc34:	rscshi	pc, lr, r0, asr #32
   2fc38:	tstcs	r1, r3
   2fc3c:	rscsvc	pc, pc, r3, asr #12
   2fc40:	cdp2	7, 1, cr15, cr14, cr13, {7}
   2fc44:	andls	r9, r2, r3, lsl #20
   2fc48:	adceq	pc, r4, r7, asr #17
   2fc4c:			; <UNDEFINED> instruction: 0xf0002800
   2fc50:	smlattcs	r1, sp, r0, r8
   2fc54:	eorseq	pc, r0, r8, asr #4
   2fc58:	cdp2	7, 1, cr15, cr2, cr13, {7}
   2fc5c:			; <UNDEFINED> instruction: 0xf8c79002
   2fc60:	stmdacs	r0, {r3, r5, r7}
   2fc64:	rschi	pc, r2, r0
   2fc68:	ldrtvs	r2, [fp], r1, lsl #6
   2fc6c:	smlabbcs	r1, pc, fp, r4	; <UNPREDICTABLE>
   2fc70:	strmi	r2, [sl], -r0
   2fc74:			; <UNDEFINED> instruction: 0xf8c3447b
   2fc78:	ldrbvs	r0, [r9, #172]	; 0xac
   2fc7c:			; <UNDEFINED> instruction: 0xf8d5e771
   2fc80:	smlatbcs	r0, r8, r0, r3
   2fc84:	vmin.s8	q10, q4, q0
   2fc88:	stmib	r5, {r4, r5, r9, sl}^
   2fc8c:			; <UNDEFINED> instruction: 0xf011361e
   2fc90:	svcvs	0x00ebfc0f
   2fc94:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r9, fp, ip}
   2fc98:	adcshi	pc, sl, r0, asr #32
   2fc9c:	stmdblt	fp, {r0, r1, r3, r5, r8, r9, sl, fp, sp, lr}
   2fca0:	strbvs	r2, [fp, #772]!	; 0x304
   2fca4:	cmnle	r5, r0, lsl #28
   2fca8:	vldrvs	d25, [sl, #4]
   2fcac:	stmibmi	r0, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   2fcb0:			; <UNDEFINED> instruction: 0xf8d14479
   2fcb4:			; <UNDEFINED> instruction: 0xf8d130b4
   2fcb8:	blcc	77f70 <curr_dir@@Base+0xbb0>
   2fcbc:	adcscc	pc, r4, r1, asr #17
   2fcc0:			; <UNDEFINED> instruction: 0xf8c13201
   2fcc4:	stmdblt	fp, {r2, r3, r5, r7, sp}
   2fcc8:	strbvs	r2, [fp, #769]	; 0x301
   2fccc:			; <UNDEFINED> instruction: 0x463043d6
   2fcd0:	pop	{r0, r2, ip, sp, pc}
   2fcd4:	stmdals	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fcd8:	blx	e6bd26 <full_module_path@@Base+0xdf27be>
   2fcdc:	smlabtcs	r1, r6, r7, lr
   2fce0:	andmi	pc, r0, pc, asr #8
   2fce4:	stc2l	7, cr15, [ip, #948]	; 0x3b4
   2fce8:	strtvs	r9, [r8], -r0
   2fcec:			; <UNDEFINED> instruction: 0xf47f2800
   2fcf0:	ldmdami	r0!, {r0, r2, r6, r8, r9, sl, fp, sp, pc}^
   2fcf4:			; <UNDEFINED> instruction: 0xf7ed4478
   2fcf8:			; <UNDEFINED> instruction: 0x4620fe37
   2fcfc:	stc2	7, cr15, [r8, #-1008]	; 0xfffffc10
   2fd00:	strb	r4, [r6, -r6, lsl #12]!
   2fd04:	ldrbtmi	r4, [sp], #-3436	; 0xfffff294
   2fd08:	svccs	0x00046def
   2fd0c:	mcrcs	0, 0, sp, cr0, cr5, {0}
   2fd10:	ldrteq	sp, [r2], -r7, asr #32
   2fd14:	stmdbmi	r9!, {r0, r3, r6, r8, sl, ip, lr, pc}^
   2fd18:	teqeq	pc, #6	; <UNPREDICTABLE>
   2fd1c:	ldrbtmi	r1, [r9], #-438	; 0xfffffe4a
   2fd20:	ldrdeq	pc, [ip], r1	; <UNPREDICTABLE>
   2fd24:			; <UNDEFINED> instruction: 0xf8c14403
   2fd28:	ldrbeq	r3, [r3, ip, lsr #1]!
   2fd2c:	blmi	1964e48 <full_module_path@@Base+0x18eb8e0>
   2fd30:			; <UNDEFINED> instruction: 0xf8d3447b
   2fd34:	mvnsmi	r6, #172	; 0xac
   2fd38:			; <UNDEFINED> instruction: 0xf8d5e7c9
   2fd3c:			; <UNDEFINED> instruction: 0xf10520a8
   2fd40:	tstcs	r2, ip, ror #20
   2fd44:	ldrbmi	r2, [r0], -r0, lsl #6
   2fd48:	ldmdaeq	r0!, {r3, r6, r9, ip, sp, lr, pc}
   2fd4c:	strvs	r6, [sl, fp, lsr #14]!
   2fd50:	rsbshi	pc, ip, r5, asr #17
   2fd54:	blx	feb6bda2 <full_module_path@@Base+0xfeaf283a>
   2fd58:	bl	fea4bd0c <full_module_path@@Base+0xfe9d27a4>
   2fd5c:	stclne	3, cr0, [r1, #-12]
   2fd60:	svclt	0x00184602
   2fd64:	stmdacs	r0, {r0, r8, sp}
   2fd68:			; <UNDEFINED> instruction: 0xf110bf18
   2fd6c:	cmnle	sp, r5, lsl #30
   2fd70:	svclt	0x00142b00
   2fd74:			; <UNDEFINED> instruction: 0xf04f4688
   2fd78:			; <UNDEFINED> instruction: 0xf1b80800
   2fd7c:	eorsle	r0, r0, r0, lsl #30
   2fd80:	ldrdne	pc, [r8], r5	; <UNPREDICTABLE>
   2fd84:	addcc	pc, r0, r6, lsl #10
   2fd88:			; <UNDEFINED> instruction: 0xf8c5461e
   2fd8c:			; <UNDEFINED> instruction: 0xf8c900b0
   2fd90:	ldr	r1, [ip, r0]
   2fd94:	ldrbtmi	r4, [fp], #-2891	; 0xfffff4b5
   2fd98:	ldrdcc	pc, [r8], r3	; <UNPREDICTABLE>
   2fd9c:	andcc	pc, r0, r9, asr #17
   2fda0:	blmi	12a9bfc <full_module_path@@Base+0x1230694>
   2fda4:	ldrbvs	r4, [lr, #1147]	; 0x47b
   2fda8:			; <UNDEFINED> instruction: 0x4620e791
   2fdac:	blx	1f6dda4 <full_module_path@@Base+0x1ef483c>
   2fdb0:	ldrbtmi	r4, [fp], #-2886	; 0xfffff4ba
   2fdb4:	adceq	pc, ip, r3, asr #17
   2fdb8:			; <UNDEFINED> instruction: 0x4620e7b7
   2fdbc:			; <UNDEFINED> instruction: 0xf7fc4d44
   2fdc0:	ldrbtmi	pc, [sp], #-3239	; 0xfffff359	; <UNPREDICTABLE>
   2fdc4:	strtmi	r4, [r0], -r3, lsl #12
   2fdc8:	adcscc	pc, r4, r5, asr #17
   2fdcc:	stc2	7, cr15, [r0], #1008	; 0x3f0
   2fdd0:	ldrsbtcc	pc, [r4], r5	; <UNPREDICTABLE>
   2fdd4:	strbvs	r2, [sl, #514]!	; 0x202
   2fdd8:	andcs	lr, r0, r3, lsl #22
   2fddc:	adcseq	pc, r4, r5, asr #17
   2fde0:	ldrbmi	lr, [r0], -r5, lsr #15
   2fde4:	mrc2	0, 0, pc, cr0, cr2, {0}
   2fde8:	eorsle	r2, fp, r0, lsl #16
   2fdec:	ldrdcc	pc, [r4], r5	; <UNPREDICTABLE>
   2fdf0:			; <UNDEFINED> instruction: 0x672f22ff
   2fdf4:	tstcs	r2, r0, asr r6
   2fdf8:			; <UNDEFINED> instruction: 0xf88366eb
   2fdfc:			; <UNDEFINED> instruction: 0xf8838001
   2fe00:	sbcsvc	r8, sl, r0
   2fe04:			; <UNDEFINED> instruction: 0xf011709a
   2fe08:	movwcs	pc, #6995	; 0x1b53	; <UNPREDICTABLE>
   2fe0c:	ldrb	r6, [lr, -fp, ror #11]!
   2fe10:			; <UNDEFINED> instruction: 0x46024930
   2fe14:	andcs	r4, r3, r3, lsr r6
   2fe18:			; <UNDEFINED> instruction: 0xf7f24479
   2fe1c:	stmdbmi	lr!, {r0, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   2fe20:	eorcs	pc, sp, #64, 4
   2fe24:	ldrbtmi	r2, [r9], #-12
   2fe28:	stc2l	7, cr15, [sl], #-924	; 0xfffffc64
   2fe2c:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
   2fe30:	ldc2	7, cr15, [sl, #948]	; 0x3b4
   2fe34:	andcs	r4, r3, sl, lsr #18
   2fe38:			; <UNDEFINED> instruction: 0xf7f24479
   2fe3c:	stmdbmi	r9!, {r0, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   2fe40:	rscvc	pc, r8, #1325400064	; 0x4f000000
   2fe44:	ldrbtmi	r2, [r9], #-2
   2fe48:	mrrc2	7, 14, pc, sl, cr7	; <UNPREDICTABLE>
   2fe4c:	andcs	r4, r3, r6, lsr #18
   2fe50:			; <UNDEFINED> instruction: 0xf7f24479
   2fe54:	stmdbmi	r5!, {r0, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   2fe58:	rscsne	pc, fp, #64, 4
   2fe5c:	ldrbtmi	r2, [r9], #-12
   2fe60:	mcrr2	7, 14, pc, lr, cr7	; <UNPREDICTABLE>
   2fe64:	andcs	r4, r3, r2, lsr #18
   2fe68:			; <UNDEFINED> instruction: 0xf7f24479
   2fe6c:	stmdbmi	r1!, {r0, r2, r6, r7, r8, fp, ip, sp, lr, pc}
   2fe70:	andcs	pc, sl, #64, 4
   2fe74:	ldrbtmi	r2, [r9], #-12
   2fe78:	mcrr2	7, 14, pc, r2, cr7	; <UNPREDICTABLE>
   2fe7c:	andeq	r6, r3, r8, lsl lr
   2fe80:	strdeq	r0, [r0], -ip
   2fe84:	andeq	r7, r4, ip, lsl #1
   2fe88:	andeq	r7, r4, r6, lsl #1
   2fe8c:	andeq	r7, r4, r4, lsl #1
   2fe90:	andeq	r7, r4, r8, ror r0
   2fe94:	andeq	r7, r4, r2, ror r0
   2fe98:	andeq	r7, r4, lr, asr r0
   2fe9c:	andeq	r7, r4, r2, asr r0
   2fea0:	andeq	r7, r4, r2, lsr r0
   2fea4:	andeq	r6, r4, r4, ror #31
   2fea8:	andeq	pc, r1, r2, ror #4
   2feac:	andeq	r6, r4, ip, asr pc
   2feb0:	andeq	r6, r4, r0, lsr #30
   2feb4:	andeq	pc, r1, r8, lsl r2	; <UNPREDICTABLE>
   2feb8:	andeq	r6, r4, sl, asr #29
   2febc:			; <UNDEFINED> instruction: 0x00046eb2
   2fec0:	andeq	r6, r4, r0, lsr #29
   2fec4:	andeq	r6, r4, sl, lsr lr
   2fec8:	andeq	r6, r4, ip, lsr #28
   2fecc:	andeq	r6, r4, lr, lsl lr
   2fed0:	andeq	r6, r4, lr, lsl #28
   2fed4:	andeq	pc, r1, r8, ror r1	; <UNPREDICTABLE>
   2fed8:	andeq	pc, r1, r2, lsl #1
   2fedc:	andeq	pc, r1, sl, lsl #2
   2fee0:	andeq	pc, r1, r8, ror #1
   2fee4:	andeq	pc, r1, r2, rrx
   2fee8:	strdeq	pc, [r1], -ip
   2feec:	andeq	pc, r1, sl, asr #32
   2fef0:	andeq	pc, r1, ip, lsl #2
   2fef4:	andeq	pc, r1, r2, lsr r0	; <UNPREDICTABLE>
   2fef8:	blmi	f827f0 <full_module_path@@Base+0xf09288>
   2fefc:	push	{r1, r3, r4, r5, r6, sl, lr}
   2ff00:	strdlt	r4, [r5], r0
   2ff04:			; <UNDEFINED> instruction: 0xf8df58d3
   2ff08:	ldmdavs	fp, {r2, r3, r5, r6, r7, pc}
   2ff0c:			; <UNDEFINED> instruction: 0xf04f9303
   2ff10:	blmi	e70b18 <full_module_path@@Base+0xdf75b0>
   2ff14:			; <UNDEFINED> instruction: 0xf85844f8
   2ff18:	ldmdavs	fp, {r0, r1, ip, sp}
   2ff1c:	andle	r2, sl, r1, lsl #22
   2ff20:	blmi	d02800 <full_module_path@@Base+0xc89298>
   2ff24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2ff28:	blls	109f98 <full_module_path@@Base+0x90a30>
   2ff2c:	cmple	sl, sl, asr r0
   2ff30:	pop	{r0, r2, ip, sp, pc}
   2ff34:	bmi	cd3efc <full_module_path@@Base+0xc5a994>
   2ff38:			; <UNDEFINED> instruction: 0xf8df460d
   2ff3c:	smlabtcs	r0, r8, r0, r9
   2ff40:			; <UNDEFINED> instruction: 0x4607447a
   2ff44:			; <UNDEFINED> instruction: 0xf10244f9
   2ff48:	strmi	r0, [fp], -ip, ror #22
   2ff4c:	ldrmi	r4, [r6], -ip, lsl #12
   2ff50:	andne	pc, r4, sp, lsl #17
   2ff54:	ldmiblt	fp!, {r0, r4, r8, r9, sl, sp, lr}
   2ff58:	bllt	175c634 <full_module_path@@Base+0x16e30cc>
   2ff5c:			; <UNDEFINED> instruction: 0xf64f4b2a
   2ff60:	adcmi	r7, ip, #-16777216	; 0xff000000
   2ff64:	ldrbtmi	sl, [fp], #-2305	; 0xfffff6ff
   2ff68:	strtmi	fp, [ip], -r8, lsr #31
   2ff6c:	vst3.32			; <UNDEFINED> instruction: 0xf482ba62
   2ff70:			; <UNDEFINED> instruction: 0xf88d427f
   2ff74:			; <UNDEFINED> instruction: 0xf8ad4005
   2ff78:	b	1bf7f98 <full_module_path@@Base+0x1b7ea30>
   2ff7c:	ldrbvs	r2, [r9], r4, lsr #4
   2ff80:	andcs	pc, r8, sp, lsl #17
   2ff84:	ldrvs	r2, [sl, -r5, lsl #4]
   2ff88:	beq	c6c8b0 <full_module_path@@Base+0xbf3348>
   2ff8c:	ldrdcc	pc, [r8], r6	; <UNPREDICTABLE>
   2ff90:	ldrbmi	r2, [r8], -r2, lsl #2
   2ff94:	bcc	7ea6b4 <full_module_path@@Base+0x77114c>
   2ff98:	blx	fe2ebfe4 <full_module_path@@Base+0xfe272a7c>
   2ff9c:	svclt	0x00182800
   2ffa0:	svceq	0x0005f110
   2ffa4:	tstlt	sp, r2, lsl r1
   2ffa8:			; <UNDEFINED> instruction: 0xe7d46f33
   2ffac:	blcs	4bf80 <_IO_stdin_used@@Base+0x6708>
   2ffb0:	ldr	sp, [r5, ip, ror #1]!
   2ffb4:	blne	b82c10 <full_module_path@@Base+0xb096a8>
   2ffb8:	ldrvc	lr, [fp], #-2505	; 0xfffff637
   2ffbc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   2ffc0:	blcs	7ca034 <full_module_path@@Base+0x750acc>
   2ffc4:	ldmdbne	pc!, {r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   2ffc8:	ldrb	r2, [sp, r0, lsl #8]
   2ffcc:			; <UNDEFINED> instruction: 0x46024910
   2ffd0:	ldrbtmi	r2, [r9], #-3
   2ffd4:			; <UNDEFINED> instruction: 0xf910f7f2
   2ffd8:	vmla.i8	d20, d0, d14
   2ffdc:	andcs	r2, ip, r9, ror #4
   2ffe0:			; <UNDEFINED> instruction: 0xf7e74479
   2ffe4:	pld	[r6, sp, lsl #23]
   2ffe8:	svclt	0x0000ea4c
   2ffec:	andeq	r6, r3, r8, asr #20
   2fff0:	andeq	r0, r0, ip, lsr #7
   2fff4:	andeq	r6, r3, r0, lsr sl
   2fff8:	strdeq	r0, [r0], -ip
   2fffc:	andeq	r6, r3, r0, lsr #20
   30000:	muleq	r4, r0, ip
   30004:	andeq	r6, r4, ip, lsl #25
   30008:	andeq	r6, r4, sl, ror #24
   3000c:	andeq	r0, r0, ip, lsr #8
   30010:	ldrdeq	lr, [r1], -lr	; <UNPREDICTABLE>
   30014:	andeq	lr, r1, r8, asr #29
   30018:	mvnsmi	lr, #737280	; 0xb4000
   3001c:	andscs	r4, r4, r5, lsl #12
   30020:	strhtls	pc, [r0], -sp	; <UNPREDICTABLE>
   30024:	ldrmi	r4, [r7], -r8, lsl #13
   30028:			; <UNDEFINED> instruction: 0xf7d6461e
   3002c:	cmplt	r8, r8, lsr fp
   30030:	stmib	r0, {r0, r1, r3, r5, fp, sp, lr}^
   30034:	sbcvs	r7, r6, r1, lsl #16
   30038:	andsls	pc, r0, r0, lsr #17
   3003c:	eorvs	r6, r8, r3
   30040:	mvnshi	lr, #12386304	; 0xbd0000
   30044:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   30048:	stc2	7, cr15, [lr], {237}	; 0xed
   3004c:	andeq	lr, r1, sl, lsl #31
   30050:	mvnsmi	lr, sp, lsr #18
   30054:	strcs	r1, [r0, #-3654]	; 0xfffff1ba
   30058:	strcs	r4, [sl, -r0, lsl #13]
   3005c:			; <UNDEFINED> instruction: 0xf7d6e00c
   30060:	stmdavs	r3, {r3, r7, r8, r9, fp, sp, lr, pc}
   30064:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
   30068:	strle	r0, [ip, #-1307]	; 0xfffffae5
   3006c:	blx	1ff136 <full_module_path@@Base+0x185bce>
   30070:	adcmi	r4, r5, #83886080	; 0x5000000
   30074:	strtmi	sp, [r5], -r7, lsl #16
   30078:	svcmi	0x0001f816
   3007c:	mvnle	r2, r0, lsl #24
   30080:	pop	{r3, r5, r9, sl, lr}
   30084:	stmdbmi	r6, {r4, r5, r6, r7, r8, pc}
   30088:	andcs	r4, r3, r2, asr #12
   3008c:			; <UNDEFINED> instruction: 0xf7f24479
   30090:	stmdbmi	r4, {r0, r1, r4, r5, r7, fp, ip, sp, lr, pc}
   30094:	andcs	r2, r1, r9, asr #4
   30098:			; <UNDEFINED> instruction: 0xf7e74479
   3009c:	svclt	0x0000fb31
   300a0:	andeq	lr, r1, r0, asr pc
   300a4:	andeq	lr, r1, ip, asr pc
   300a8:			; <UNDEFINED> instruction: 0xf7d6b508
   300ac:			; <UNDEFINED> instruction: 0xb120e90a
   300b0:			; <UNDEFINED> instruction: 0x4008e8bd
   300b4:			; <UNDEFINED> instruction: 0xf7d66800
   300b8:	vstrlt.16	s22, [r8, #-438]	; 0xfffffe4a	; <UNPREDICTABLE>
   300bc:			; <UNDEFINED> instruction: 0xf7d6b508
   300c0:			; <UNDEFINED> instruction: 0xb120ed58
   300c4:			; <UNDEFINED> instruction: 0x4008e8bd
   300c8:			; <UNDEFINED> instruction: 0xf7d66800
   300cc:	vstrlt.16	s22, [r8, #-418]	; 0xfffffe5e	; <UNPREDICTABLE>
   300d0:	ldrlt	fp, [r8, #-424]!	; 0xfffffe58
   300d4:	stmdavc	r3, {r2, r9, sl, lr}
   300d8:			; <UNDEFINED> instruction: 0x460db17b
   300dc:	stmdbmi	ip, {r1, r3, r5, r8, ip, sp, pc}
   300e0:			; <UNDEFINED> instruction: 0xf7d64479
   300e4:	stcpl	13, cr14, [r3], #-352	; 0xfffffea0
   300e8:			; <UNDEFINED> instruction: 0x4620b15b
   300ec:	ldm	r4!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   300f0:	stmvs	r3, {r3, r4, r8, ip, sp, pc}
   300f4:	eorvs	r2, fp, r1
   300f8:	andcs	fp, r0, r8, lsr sp
   300fc:	andcs	fp, r0, r8, lsr sp
   30100:			; <UNDEFINED> instruction: 0x46204770
   30104:			; <UNDEFINED> instruction: 0xffa4f7ff
   30108:	andcs	r4, r1, r3, lsl #12
   3010c:	ldclt	0, cr6, [r8, #-172]!	; 0xffffff54
   30110:	andeq	lr, r1, r0, lsr #30
   30114:	ldrlt	fp, [r8, #-424]!	; 0xfffffe58
   30118:	stmdavc	r3, {r2, r9, sl, lr}
   3011c:			; <UNDEFINED> instruction: 0x460db17b
   30120:	stmdbmi	ip, {r1, r3, r5, r8, ip, sp, pc}
   30124:			; <UNDEFINED> instruction: 0xf7d64479
   30128:	stcpl	13, cr14, [r3], #-216	; 0xffffff28
   3012c:			; <UNDEFINED> instruction: 0x4620b15b
   30130:	stc	7, cr15, [r4, #-856]!	; 0xfffffca8
   30134:	stmvs	r3, {r3, r4, r8, ip, sp, pc}
   30138:	eorvs	r2, fp, r1
   3013c:	andcs	fp, r0, r8, lsr sp
   30140:	andcs	fp, r0, r8, lsr sp
   30144:			; <UNDEFINED> instruction: 0x46204770
   30148:			; <UNDEFINED> instruction: 0xff82f7ff
   3014c:	andcs	r4, r1, r3, lsl #12
   30150:	ldclt	0, cr6, [r8, #-172]!	; 0xffffff54
   30154:	ldrdeq	lr, [r1], -ip
   30158:	svcmi	0x00f0e92d
   3015c:	bmi	ff6819b8 <full_module_path@@Base+0xff608450>
   30160:	blmi	ff6819d8 <full_module_path@@Base+0xff608470>
   30164:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
   30168:	msrls	SPSR_, #14614528	; 0xdf0000
   3016c:	strmi	r4, [lr], -r7, lsl #12
   30170:	ssatmi	r5, #1, r3, asr #17
   30174:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
   30178:			; <UNDEFINED> instruction: 0xf04f930b
   3017c:	stccs	3, cr0, [r0], {-0}
   30180:	mcrcs	0, 0, sp, cr0, cr2, {2}
   30184:	bhi	d24364 <full_module_path@@Base+0xcaadfc>
   30188:			; <UNDEFINED> instruction: 0x07d96870
   3018c:	ldreq	sp, [sl, r5, asr #8]
   30190:			; <UNDEFINED> instruction: 0x4621d535
   30194:	ldmda	sl!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30198:	teqle	ip, r0, lsl #16
   3019c:			; <UNDEFINED> instruction: 0xf8df68f6
   301a0:	ldrbtmi	sl, [sl], #816	; 0x330
   301a4:	movweq	pc, #16650	; 0x410a	; <UNPREDICTABLE>
   301a8:	umaalle	r4, r9, pc, r2	; <UNPREDICTABLE>
   301ac:	tstcs	r0, r2, asr #12
   301b0:	tstls	r0, r3, lsr r6
   301b4:			; <UNDEFINED> instruction: 0x46294638
   301b8:			; <UNDEFINED> instruction: 0xff2ef7ff
   301bc:			; <UNDEFINED> instruction: 0xf8594bc5
   301c0:			; <UNDEFINED> instruction: 0xf9b33003
   301c4:	blcs	7c25c <full_module_path@@Base+0x2cf4>
   301c8:	stcle	6, cr4, [fp, #-512]	; 0xfffffe00
   301cc:	rsble	r4, r2, r7, asr r5
   301d0:	ldrbtmi	r4, [sl], #-2753	; 0xfffff53f
   301d4:	strtmi	r4, [fp], -r1, asr #19
   301d8:	strls	r2, [r1], -r2
   301dc:	strls	r4, [r0], #-1145	; 0xfffffb87
   301e0:			; <UNDEFINED> instruction: 0xf80af7f2
   301e4:	blmi	fee42ce4 <full_module_path@@Base+0xfedc977c>
   301e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   301ec:	blls	30a25c <full_module_path@@Base+0x290cf4>
   301f0:			; <UNDEFINED> instruction: 0xf040405a
   301f4:	strbmi	r8, [r0], -r1, ror #2
   301f8:	pop	{r0, r2, r3, ip, sp, pc}
   301fc:	ldmvs	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30200:	addmi	fp, r5, #208, 2	; 0x34
   30204:	mulcs	r0, r4, pc	; <UNPREDICTABLE>
   30208:	addsmi	r2, sp, #1
   3020c:			; <UNDEFINED> instruction: 0xf040bf38
   30210:	stmdacs	r0, {r0}
   30214:	ldmdavs	r6!, {r1, r6, r7, ip, lr, pc}
   30218:			; <UNDEFINED> instruction: 0x4621e7b3
   3021c:	stc2l	0, cr15, [ip, #48]!	; 0x30
   30220:			; <UNDEFINED> instruction: 0xd1bb2800
   30224:			; <UNDEFINED> instruction: 0xe7ac6836
   30228:	ldrbtmi	r4, [ip], #-3246	; 0xfffff352
   3022c:			; <UNDEFINED> instruction: 0xd1aa2900
   30230:	strtmi	r4, [lr], -sp, lsr #25
   30234:			; <UNDEFINED> instruction: 0xe7b2447c
   30238:	umlalle	r4, pc, sp, r2	; <UNPREDICTABLE>
   3023c:			; <UNDEFINED> instruction: 0xe7a06836
   30240:			; <UNDEFINED> instruction: 0xf8594baa
   30244:	ldmdavs	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
   30248:	blmi	fe8dcf6c <full_module_path@@Base+0xfe863a04>
   3024c:			; <UNDEFINED> instruction: 0xf8592700
   30250:	stmiami	r7!, {r0, r1, ip, pc}
   30254:	ldrtmi	r4, [r3], -r2, asr #12
   30258:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   3025c:	andcc	r9, r4, r0, lsl #14
   30260:	mrc2	7, 6, pc, cr10, cr15, {7}
   30264:	strhtcc	pc, [r4], -r9	; <UNPREDICTABLE>
   30268:	strmi	r2, [r0], r1, lsl #22
   3026c:	bmi	fe8a795c <full_module_path@@Base+0xfe82e3f4>
   30270:			; <UNDEFINED> instruction: 0xe7af447a
   30274:	cmnlt	r3, r3, lsr #16
   30278:	blmi	fe81c7f4 <full_module_path@@Base+0xfe7a328c>
   3027c:	andcs	sl, r0, #163840	; 0x28000
   30280:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   30284:	umaalle	r4, r4, pc, r2	; <UNPREDICTABLE>
   30288:			; <UNDEFINED> instruction: 0xff44f7ff
   3028c:	stmdacs	r0, {r1, r3, r9, sl, fp, ip, pc}
   30290:	strtmi	sp, [lr], -r5, lsl #3
   30294:	bmi	fe6aa0a8 <full_module_path@@Base+0xfe630b40>
   30298:			; <UNDEFINED> instruction: 0xe79b447a
   3029c:	ldrdcc	pc, [r8], -sl
   302a0:	mlale	r7, lr, r2, r4
   302a4:	subsge	pc, r8, #14614528	; 0xdf0000
   302a8:			; <UNDEFINED> instruction: 0xf8da44fa
   302ac:	mcrrne	0, 0, r0, r3, cr4
   302b0:	blmi	fe266fdc <full_module_path@@Base+0xfe1eda74>
   302b4:	andls	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   302b8:	stmdacs	r0, {r1, r4, r7, r8, r9, fp, lr}
   302bc:	addsvs	r4, lr, fp, ror r4
   302c0:	blmi	fe4a770c <full_module_path@@Base+0xfe42e1a4>
   302c4:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   302c8:	and	r3, r2, r4, lsl #22
   302cc:	adcsmi	r3, r8, #262144	; 0x40000
   302d0:			; <UNDEFINED> instruction: 0xf853d009
   302d4:	addsmi	r2, r6, #4, 30
   302d8:	blmi	fe364ac0 <full_module_path@@Base+0xfe2eb558>
   302dc:	strcs	r2, [r0, -r1, lsl #4]
   302e0:	andsvs	r4, sl, fp, ror r4
   302e4:	blmi	fe2ea1c0 <full_module_path@@Base+0xfe270c58>
   302e8:	vst1.8	{d18-d21}, [pc], r0
   302ec:	ldrbtmi	r6, [fp], #-1920	; 0xfffff880
   302f0:			; <UNDEFINED> instruction: 0xe7ae601a
   302f4:	ldrbtmi	r4, [fp], #-2951	; 0xfffff479
   302f8:	blcs	4a36c <_IO_stdin_used@@Base+0x4af4>
   302fc:	blmi	1da724c <full_module_path@@Base+0x1d2dce4>
   30300:			; <UNDEFINED> instruction: 0xf859bf18
   30304:			; <UNDEFINED> instruction: 0xd1a49003
   30308:	andls	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   3030c:	strvs	pc, [r0, pc, asr #8]
   30310:			; <UNDEFINED> instruction: 0xf7ffe79f
   30314:	mcrls	14, 0, pc, cr10, cr13, {6}	; <UNPREDICTABLE>
   30318:	strtmi	fp, [lr], -r0, lsl #18
   3031c:			; <UNDEFINED> instruction: 0x4642487e
   30320:	ldrtmi	r2, [r3], -r0, lsl #2
   30324:	ldrbtmi	r9, [r8], #-256	; 0xffffff00
   30328:			; <UNDEFINED> instruction: 0xf7ff4629
   3032c:	blmi	1aafd08 <full_module_path@@Base+0x1a367a0>
   30330:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   30334:	strhtcc	pc, [r4], -r3	; <UNPREDICTABLE>
   30338:	strmi	r2, [r0], r1, lsl #22
   3033c:	svcge	0x0052f77f
   30340:	ldrbtmi	r4, [sl], #-2678	; 0xfffff58a
   30344:	tstcs	r0, r6, asr #14
   30348:			; <UNDEFINED> instruction: 0xf7d64608
   3034c:	andcs	lr, r0, #124, 22	; 0x1f000
   30350:	stmdacs	r0, {r2, r8, sp}
   30354:			; <UNDEFINED> instruction: 0xf8cabfa7
   30358:	andcc	r0, r1, r4
   3035c:	movwcs	r2, #1
   30360:			; <UNDEFINED> instruction: 0xf8cabfb8
   30364:			; <UNDEFINED> instruction: 0xf7ed3004
   30368:	blmi	1baed9c <full_module_path@@Base+0x1b35834>
   3036c:	sxtab16mi	r4, r2, fp, ror #8
   30370:	stmdacs	r0, {r3, r4, r6, r7, sp, lr}
   30374:	adchi	pc, r2, r0
   30378:	ldrdlt	pc, [r8, pc]!	; <UNPREDICTABLE>
   3037c:			; <UNDEFINED> instruction: 0xf8db44fb
   30380:	stmdacs	r0, {r2}
   30384:	ldrbmi	sp, [r1], -r1, lsr #26
   30388:	bl	176e2e8 <full_module_path@@Base+0x16f4d80>
   3038c:			; <UNDEFINED> instruction: 0xf8cb2800
   30390:	ldcle	0, cr0, [sl, #-16]
   30394:			; <UNDEFINED> instruction: 0xf1aa4964
   30398:	movwcs	r0, #516	; 0x204
   3039c:	and	pc, r1, r9, asr r8	; <UNPREDICTABLE>
   303a0:	ldrdgt	pc, [r0], -lr
   303a4:	movwcc	lr, #4098	; 0x1002
   303a8:			; <UNDEFINED> instruction: 0xd0784298
   303ac:	svcne	0x0004f852
   303b0:	mvnsle	r4, r1, ror #10
   303b4:			; <UNDEFINED> instruction: 0xf8594b47
   303b8:			; <UNDEFINED> instruction: 0xf9b99003
   303bc:	blcs	7c454 <full_module_path@@Base+0x2eec>
   303c0:	blmi	16e7408 <full_module_path@@Base+0x166dea0>
   303c4:	addsvs	r4, lr, fp, ror r4
   303c8:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   303cc:	bmi	10a4564 <full_module_path@@Base+0x102affc>
   303d0:			; <UNDEFINED> instruction: 0xf8594b57
   303d4:	ldrbtmi	r9, [fp], #-2
   303d8:			; <UNDEFINED> instruction: 0xf9b96858
   303dc:	blcs	7c474 <full_module_path@@Base+0x2f0c>
   303e0:	svcge	0x006af77f
   303e4:	andcs	r2, r0, #1409286144	; 0x54000000
   303e8:			; <UNDEFINED> instruction: 0xf000fb03
   303ec:	eorcc	r2, r0, r1, lsl #2
   303f0:	blx	11ee3ac <full_module_path@@Base+0x1174e44>
   303f4:	stmdacs	r0, {r2, ip, pc}
   303f8:	blmi	13e4580 <full_module_path@@Base+0x136b018>
   303fc:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
   30400:	subsle	r2, r6, r1, lsl #18
   30404:	ldrbtmi	r4, [sl], #-2636	; 0xfffff5b4
   30408:			; <UNDEFINED> instruction: 0xf04f484c
   3040c:	andls	r3, r2, #-67108861	; 0xfc000003
   30410:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
   30414:	andls	r9, r0, r1, lsl #2
   30418:	stmdals	r4, {r5, r8, sp}
   3041c:	bl	fed6e37c <full_module_path@@Base+0xfecf4e14>
   30420:	ldrbtmi	r4, [fp], #-2887	; 0xfffff4b9
   30424:	bcs	4a594 <_IO_stdin_used@@Base+0x4d1c>
   30428:	stcle	6, cr4, [r6, #-524]!	; 0xfffffdf4
   3042c:			; <UNDEFINED> instruction: 0xf04f4a45
   30430:	stmdbmi	r5, {r9, fp}^
   30434:	strhi	lr, [r7, #-2509]	; 0xfffff633
   30438:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   3043c:	stmib	sp, {r2, r8, sl, fp, ip, pc}^
   30440:	ldrmi	r6, [r8], r5, lsl #14
   30444:			; <UNDEFINED> instruction: 0x460f4616
   30448:	ldmvs	r4!, {r0, r3, sl, ip, pc}^
   3044c:	andeq	lr, fp, r5, lsl #22
   30450:	mvnscc	pc, #79	; 0x4f
   30454:	tstcs	r5, r1, lsl #4
   30458:	eormi	pc, sl, r4, asr r8	; <UNPREDICTABLE>
   3045c:			; <UNDEFINED> instruction: 0x97004492
   30460:			; <UNDEFINED> instruction: 0xf7d69401
   30464:			; <UNDEFINED> instruction: 0xf8d8eb92
   30468:	ldrmi	r3, [sl, #4]
   3046c:	blle	ffb41680 <full_module_path@@Base+0xffac8118>
   30470:			; <UNDEFINED> instruction: 0x6705e9dd
   30474:	strhi	lr, [r7, #-2525]	; 0xfffff623
   30478:			; <UNDEFINED> instruction: 0xf8dd9c09
   3047c:	andcs	sl, r2, r0, lsl r0
   30480:			; <UNDEFINED> instruction: 0x46524932
   30484:			; <UNDEFINED> instruction: 0xf7f14479
   30488:			; <UNDEFINED> instruction: 0x4650feb7
   3048c:	svc	0x006af7d5
   30490:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
   30494:	smlsd	pc, r8, r8, r6	; <UNPREDICTABLE>
   30498:			; <UNDEFINED> instruction: 0xf8594b23
   3049c:	blmi	ba84b0 <full_module_path@@Base+0xb2ef48>
   304a0:			; <UNDEFINED> instruction: 0xf8de1c41
   304a4:	ldrbtmi	r2, [fp], #-0
   304a8:	eorcs	pc, r0, sl, asr #16
   304ac:	subsvs	r4, r9, r8, lsl #12
   304b0:	bmi	aaa2b8 <full_module_path@@Base+0xa30d50>
   304b4:			; <UNDEFINED> instruction: 0xe7a7447a
   304b8:	svc	0x00e2f7d5
   304bc:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   304c0:	blx	14ee47c <full_module_path@@Base+0x1474f14>
   304c4:	ldrdeq	r6, [r3], -lr
   304c8:	andeq	r0, r0, ip, lsr #7
   304cc:	ldrdeq	r6, [r3], -r0
   304d0:	andeq	r6, r4, r6, ror #21
   304d4:	andeq	r0, r0, r0, lsl #11
   304d8:	andeq	r9, r1, r2, lsr r1
   304dc:	andeq	lr, r1, r8, asr lr
   304e0:	andeq	r6, r3, ip, asr r7
   304e4:	strheq	r0, [r2], -sl
   304e8:	strheq	r0, [r2], -r0	; <UNPREDICTABLE>
   304ec:	andeq	r0, r0, ip, lsr r6
   304f0:	andeq	r6, r4, lr, lsr #20
   304f4:	muleq	r1, r4, r0
   304f8:	andeq	r6, r4, r6, lsl #20
   304fc:	andeq	fp, r1, r0, asr #23
   30500:	andeq	r8, r3, r8, lsl #25
   30504:	andeq	r6, r4, ip, asr #19
   30508:	andeq	r6, r4, r4, asr #19
   3050c:	andeq	r8, r3, r0, asr ip
   30510:	andeq	r8, r3, r2, asr #24
   30514:	andeq	r8, r3, sl, lsr ip
   30518:	andeq	r6, r4, r2, ror #18
   3051c:	andeq	fp, r1, r6, lsl fp
   30520:	andeq	r6, r4, ip, lsl r9
   30524:			; <UNDEFINED> instruction: 0x00038bb4
   30528:			; <UNDEFINED> instruction: 0x000005bc
   3052c:	andeq	r6, r4, r4, asr #17
   30530:	andeq	r8, r3, sl, asr fp
   30534:	andeq	r8, r3, r4, lsr fp
   30538:	andeq	r7, r1, lr, lsr #8
   3053c:	andeq	lr, r1, r6, lsl #24
   30540:	andeq	r8, r3, lr, lsl #22
   30544:	andeq	r6, r4, r0, asr r8
   30548:	strdeq	lr, [r1], -r6
   3054c:	andeq	r9, r1, r8, ror #1
   30550:	muleq	r3, lr, sl
   30554:	andeq	r8, r3, sl, lsl #21
   30558:	andeq	pc, r1, r0, lsr lr	; <UNPREDICTABLE>
   3055c:	andeq	lr, r1, lr, asr #22
   30560:	blmi	45d988 <full_module_path@@Base+0x3e4420>
   30564:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   30568:	ldmvs	sl, {r0, r1, r5, r8, ip, sp, pc}
   3056c:	svclt	0x00084282
   30570:			; <UNDEFINED> instruction: 0xd01568d8
   30574:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
   30578:	ldmvs	r9, {r1, sp, lr, pc}
   3057c:	andle	r4, fp, r1, lsl #5
   30580:	blcs	4a5f4 <_IO_stdin_used@@Base+0x4d7c>
   30584:	stmdbmi	r9, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   30588:	movwcs	r4, #1538	; 0x602
   3058c:			; <UNDEFINED> instruction: 0x46084479
   30590:			; <UNDEFINED> instruction: 0xf7ff6949
   30594:	strmi	pc, [r3], -r1, ror #27
   30598:	ldmvs	r8, {r0, r2, r9, fp, lr}^
   3059c:	tstvs	r3, sl, ror r4
   305a0:	svclt	0x0000bd08
   305a4:	andeq	r6, r4, r4, lsr #14
   305a8:	andeq	r6, r4, r2, lsl r7
   305ac:	strdeq	r6, [r4], -ip
   305b0:	andeq	r6, r4, ip, ror #13
   305b4:			; <UNDEFINED> instruction: 0x460db538
   305b8:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
   305bc:			; <UNDEFINED> instruction: 0xb113699b
   305c0:	addmi	r6, r2, #10092544	; 0x9a0000
   305c4:	blmi	4a45fc <full_module_path@@Base+0x42b094>
   305c8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   305cc:	ands	fp, r1, r3, lsl r9
   305d0:	cmnlt	fp, fp, lsl r8
   305d4:	addmi	r6, r4, #156, 16	; 0x9c0000
   305d8:	bmi	3a4dc8 <full_module_path@@Base+0x32b860>
   305dc:	orrsvs	r4, r3, sl, ror r4
   305e0:	bhi	6dcabc <full_module_path@@Base+0x663554>
   305e4:	svclt	0x00420552
   305e8:	vst2.8	{d24-d25}, [r2 :128], sl
   305ec:	eorhi	r6, sl, r0, lsl #5
   305f0:	ldclt	8, cr6, [r8, #-864]!	; 0xfffffca0
   305f4:	strmi	r4, [r2], -r7, lsl #18
   305f8:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   305fc:	stmibvs	r9, {r3, r8, sl, fp, ip}^
   30600:	stc2	7, cr15, [sl, #1020]!	; 0x3fc
   30604:	strb	r4, [r8, r3, lsl #12]!
   30608:	andeq	r6, r4, lr, asr #13
   3060c:	andeq	r6, r4, r0, asr #13
   30610:	andeq	r6, r4, ip, lsr #13
   30614:	andeq	r6, r4, lr, lsl #13
   30618:			; <UNDEFINED> instruction: 0x4604b510
   3061c:	lslslt	fp, r2, #1
   30620:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
   30624:	ldmvs	sl, {r1, sp, lr, pc}
   30628:	andsle	r4, r0, r2, lsr #5
   3062c:	blcs	4a6a0 <_IO_stdin_used@@Base+0x4e28>
   30630:			; <UNDEFINED> instruction: 0x4620d1f9
   30634:	ldc2	7, cr15, [r8, #-1020]!	; 0xfffffc04
   30638:	strtmi	r2, [r1], -r0, lsl #6
   3063c:	strmi	r9, [r2], -r0, lsl #6
   30640:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   30644:	stc2l	7, cr15, [r8], #1020	; 0x3fc
   30648:	andlt	r6, r2, r0, asr #16
   3064c:	andcs	fp, r0, r0, lsl sp
   30650:	ldclt	0, cr11, [r0, #-8]
   30654:	andeq	r6, r4, r6, ror #12
   30658:	andeq	r6, r4, r6, asr #12
   3065c:			; <UNDEFINED> instruction: 0x4604b530
   30660:	smlalbblt	fp, r8, r3, r0
   30664:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
   30668:	ldmdblt	r3, {r0, r1, r3, r4, r6, fp, sp, lr}
   3066c:	ldmdavs	fp, {r0, r1, r2, sp, lr, pc}
   30670:	ldmvs	sl, {r0, r1, r3, r5, r8, ip, sp, pc}
   30674:	mvnsle	r4, r2, lsr #5
   30678:	andlt	r2, r3, r0
   3067c:			; <UNDEFINED> instruction: 0x4620bd30
   30680:			; <UNDEFINED> instruction: 0xf7ff4d07
   30684:	movwcs	pc, #3355	; 0xd1b	; <UNPREDICTABLE>
   30688:			; <UNDEFINED> instruction: 0x4621447d
   3068c:	strmi	r9, [r2], -r0, lsl #6
   30690:			; <UNDEFINED> instruction: 0xf7ff1d28
   30694:	stmdavs	r0, {r0, r6, r7, sl, fp, ip, sp, lr, pc}^
   30698:	ldclt	0, cr11, [r0, #-12]!
   3069c:	andeq	r6, r4, r2, lsr #12
   306a0:	andeq	r6, r4, r0, lsl #12
   306a4:	ldrbmi	lr, [r0, sp, lsr #18]!
   306a8:			; <UNDEFINED> instruction: 0xf8df4605
   306ac:	blmi	1110ae4 <full_module_path@@Base+0x109757c>
   306b0:	ldrbtmi	r4, [r8], #2627	; 0xa43
   306b4:	andls	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   306b8:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   306bc:	ldrdcc	pc, [r0], -r9
   306c0:	tstmi	r3, #1179648	; 0x120000
   306c4:	blmi	1024ae8 <full_module_path@@Base+0xfab580>
   306c8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   306cc:	blcs	4a740 <_IO_stdin_used@@Base+0x4ec8>
   306d0:	pop	{r0, r2, r3, r5, r6, r8, ip, lr, pc}
   306d4:	blmi	f5269c <full_module_path@@Base+0xed9134>
   306d8:	ldrbtmi	r4, [fp], #-2620	; 0xfffff5c4
   306dc:	andvc	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   306e0:			; <UNDEFINED> instruction: 0xf8d7681c
   306e4:	ldmdblt	ip!, {sp, pc}^
   306e8:			; <UNDEFINED> instruction: 0xf7fce01c
   306ec:	rscslt	pc, r1, #48128	; 0xbc00
   306f0:			; <UNDEFINED> instruction: 0xf7fc4628
   306f4:	stmdavs	r1!, {r0, r1, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}^
   306f8:			; <UNDEFINED> instruction: 0x46284632
   306fc:	stc2l	7, cr15, [r4], #-1004	; 0xfffffc14
   30700:	ldrdge	pc, [r0], -r7
   30704:	cmnlt	ip, r4, lsr #16
   30708:	stmdacs	r0, {r5, r6, fp, sp, lr}
   3070c:			; <UNDEFINED> instruction: 0xf7d6d0fa
   30710:			; <UNDEFINED> instruction: 0xf1bae854
   30714:	stmiavs	r1!, {r0, r2, r3, r4, r8, r9, sl, fp}
   30718:	strtmi	r4, [r8], -r6, lsl #12
   3071c:			; <UNDEFINED> instruction: 0xf7fcdde5
   30720:			; <UNDEFINED> instruction: 0xe7e4fb79
   30724:	svceq	0x001df1ba
   30728:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   3072c:	stcle	6, cr4, [sp, #-160]!	; 0xffffff60
   30730:	blx	1c6e72a <full_module_path@@Base+0x1bf51c2>
   30734:			; <UNDEFINED> instruction: 0xf8d94b23
   30738:			; <UNDEFINED> instruction: 0xf8582000
   3073c:	ldmdavs	fp, {r0, r1, ip, sp}
   30740:	sbcle	r4, r6, r3, lsl r3
   30744:			; <UNDEFINED> instruction: 0xf8d74b22
   30748:	ldrbtmi	r8, [fp], #-0
   3074c:	ldmdblt	ip!, {r2, r3, r4, r6, fp, sp, lr}^
   30750:			; <UNDEFINED> instruction: 0xf7fce01f
   30754:	rscslt	pc, r1, #1028096	; 0xfb000
   30758:			; <UNDEFINED> instruction: 0xf7fc4628
   3075c:	stmdavs	r1!, {r0, r1, r2, r8, sl, fp, ip, sp, lr, pc}^
   30760:			; <UNDEFINED> instruction: 0x46284632
   30764:	ldc2	7, cr15, [r0], #-1004	; 0xfffffc14
   30768:	ldrdhi	pc, [r0], -r7
   3076c:	orrlt	r6, r4, r4, lsr #16
   30770:	stmdacs	r0, {r5, r6, fp, sp, lr}
   30774:			; <UNDEFINED> instruction: 0xf7d6d0fa
   30778:			; <UNDEFINED> instruction: 0xf1b8e820
   3077c:	stmiavs	r1!, {r0, r2, r3, r4, r8, r9, sl, fp}
   30780:	strtmi	r4, [r8], -r6, lsl #12
   30784:			; <UNDEFINED> instruction: 0xf7fcdde5
   30788:	strb	pc, [r4, r5, asr #22]!	; <UNPREDICTABLE>
   3078c:	blx	ff7ee784 <full_module_path@@Base+0xff77521c>
   30790:			; <UNDEFINED> instruction: 0xf1b8e7d0
   30794:	qadd16mi	r0, r8, sp
   30798:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   3079c:	pop	{r0, r1, sl, fp, ip, lr, pc}
   307a0:			; <UNDEFINED> instruction: 0xf7fc47f0
   307a4:	pop	{r0, r1, r4, r6, r7, r9, fp, ip, sp, pc}
   307a8:			; <UNDEFINED> instruction: 0xf7fc47f0
   307ac:	blmi	21f480 <full_module_path@@Base+0x1a5f18>
   307b0:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   307b4:	svclt	0x0000e7c6
   307b8:	muleq	r3, r2, r2
   307bc:	andeq	r0, r0, ip, asr #7
   307c0:	andeq	r0, r0, r8, ror #9
   307c4:	andeq	r0, r0, r0, ror r4
   307c8:	andeq	r6, r4, lr, lsr #11
   307cc:	andeq	r0, r0, ip, lsr #8
   307d0:	andeq	r6, r4, lr, lsr r5
   307d4:	mvnsmi	lr, sp, lsr #18
   307d8:	strmi	r4, [r7], -lr, lsl #12
   307dc:			; <UNDEFINED> instruction: 0xff98f7fb
   307e0:	mrscs	r2, R9_usr
   307e4:	ldrdhi	pc, [ip], #-143	; 0xffffff71
   307e8:			; <UNDEFINED> instruction: 0x460544f8
   307ec:			; <UNDEFINED> instruction: 0xf7ed3001
   307f0:	bicslt	pc, r0, r7, asr #16
   307f4:	strtmi	r4, [sl], -r4, lsl #12
   307f8:			; <UNDEFINED> instruction: 0x46214638
   307fc:			; <UNDEFINED> instruction: 0xff80f7fb
   30800:			; <UNDEFINED> instruction: 0xf8584b0d
   30804:	ldmdavs	fp, {r0, r1, ip, sp}
   30808:	blle	27b410 <full_module_path@@Base+0x201ea8>
   3080c:	strtmi	r4, [r3], -fp, lsl #16
   30810:	ldrbtmi	r4, [r8], #-1586	; 0xfffff9ce
   30814:			; <UNDEFINED> instruction: 0xf7ff6941
   30818:	stmiavs	r0, {r0, r1, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}^
   3081c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   30820:	strcs	r4, [r0], #-1568	; 0xfffff9e0
   30824:	ldc	7, cr15, [lr, #852]	; 0x354
   30828:	stmdami	r5, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   3082c:			; <UNDEFINED> instruction: 0xf7ed4478
   30830:	svclt	0x0000f89b
   30834:	andeq	r6, r3, ip, asr r1
   30838:	andeq	r0, r0, r0, lsr #6
   3083c:	andeq	r6, r4, r6, ror r4
   30840:	andeq	lr, r1, r0, lsr #16
   30844:	mvnsmi	lr, #737280	; 0xb4000
   30848:	ldrmi	r4, [r6], -pc, lsl #12
   3084c:			; <UNDEFINED> instruction: 0xf7fb4680
   30850:	andcs	pc, r0, #380	; 0x17c
   30854:			; <UNDEFINED> instruction: 0xf8df2101
   30858:	ldrbtmi	r9, [r9], #96	; 0x60
   3085c:	andcc	r4, r1, r5, lsl #12
   30860:			; <UNDEFINED> instruction: 0xf80ef7ed
   30864:	strmi	fp, [r4], -r0, lsr #6
   30868:	strbmi	r4, [r0], -sl, lsr #12
   3086c:			; <UNDEFINED> instruction: 0xf7fb4621
   30870:	blmi	4f0594 <full_module_path@@Base+0x47702c>
   30874:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   30878:	blcs	4a8ec <_IO_stdin_used@@Base+0x5074>
   3087c:	ldmdami	r0, {r0, r1, r4, r8, r9, fp, ip, lr, pc}
   30880:	ldrtmi	r4, [sl], -r3, lsr #12
   30884:			; <UNDEFINED> instruction: 0x46014478
   30888:	stmibvs	r9, {r2, ip, sp}^
   3088c:	stc2l	7, cr15, [r4], #-1020	; 0xfffffc04
   30890:	bhi	11cd70 <full_module_path@@Base+0xa3808>
   30894:	svclt	0x0042055b
   30898:	vst2.8	{d24-d25}, [r3 :256], r3
   3089c:	eorshi	r6, r3, r0, lsl #7
   308a0:	pop	{r6, r7, fp, sp, lr}
   308a4:			; <UNDEFINED> instruction: 0x462083f8
   308a8:			; <UNDEFINED> instruction: 0xf7d52400
   308ac:	ubfx	lr, ip, #26, #7
   308b0:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   308b4:			; <UNDEFINED> instruction: 0xf858f7ed
   308b8:	andeq	r6, r3, sl, ror #1
   308bc:	andeq	r0, r0, r0, lsr #6
   308c0:	andeq	r6, r4, r4, lsl #8
   308c4:	andeq	lr, r1, sl, lsr #15
   308c8:	svcmi	0x00f8e92d
   308cc:	svcmi	0x00714604
   308d0:	bmi	1c82110 <full_module_path@@Base+0x1c08ba8>
   308d4:	ldrbtmi	r4, [pc], #-2929	; 308dc <fchmod@plt+0x29d20>
   308d8:	andge	pc, r2, r7, asr r8	; <UNPREDICTABLE>
   308dc:	andlt	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   308e0:	ldrdcs	pc, [r0], -sl
   308e4:	ldrdcc	pc, [r0], -fp
   308e8:	cmnle	sl, r3, lsl r3
   308ec:			; <UNDEFINED> instruction: 0xf8574a6c
   308f0:			; <UNDEFINED> instruction: 0xf8d99002
   308f4:	tstmi	sl, #0
   308f8:	blmi	1ae4e38 <full_module_path@@Base+0x1a6b8d0>
   308fc:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, r7, fp, ip, lr}
   30900:			; <UNDEFINED> instruction: 0xf0002b00
   30904:			; <UNDEFINED> instruction: 0xf8db808f
   30908:	blcs	3c910 <fchmod@plt+0x35d54>
   3090c:	adchi	pc, r7, r0
   30910:			; <UNDEFINED> instruction: 0xf8574b65
   30914:			; <UNDEFINED> instruction: 0xf8d88003
   30918:	blcs	3c920 <fchmod@plt+0x35d64>
   3091c:	adchi	pc, r7, r0, asr #32
   30920:	blcs	4aff4 <_IO_stdin_used@@Base+0x577c>
   30924:	addshi	pc, fp, r0, asr #6
   30928:			; <UNDEFINED> instruction: 0xf04f4b60
   3092c:			; <UNDEFINED> instruction: 0xf8570a00
   30930:	ldmvs	r2!, {r0, r1, ip, sp, pc}
   30934:	ldrdcc	pc, [r0], -fp
   30938:	eormi	pc, sl, r2, asr r8	; <UNPREDICTABLE>
   3093c:	beq	acd6c <full_module_path@@Base+0x33804>
   30940:	streq	lr, [r3], #2980	; 0xba4
   30944:			; <UNDEFINED> instruction: 0xf7ff6820
   30948:	ldmibvs	r3!, {r0, r1, r3, r9, sl, fp, ip, sp, lr, pc}
   3094c:	eorvs	r4, r0, r3, asr r5
   30950:			; <UNDEFINED> instruction: 0xf8d9dcef
   30954:	mvnlt	r2, r0
   30958:	teqlt	sl, sl, lsr #16
   3095c:	ldrdcc	pc, [r0], -r8
   30960:	blmi	151cdd4 <full_module_path@@Base+0x14a386c>
   30964:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   30968:	ldmibvs	r3!, {r0, r1, r5, r7, r8, ip, sp, pc}
   3096c:	vldrle	d2, [r1, #-0]
   30970:	strcs	r4, [r0, #-2896]	; 0xfffff4b0
   30974:	ldmvs	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
   30978:			; <UNDEFINED> instruction: 0xf853683c
   3097c:	strcc	r1, [r1, #-37]	; 0xffffffdb
   30980:	streq	lr, [r4], #2977	; 0xba1
   30984:	stmdavs	r0!, {r1, r2, r3, r8, ip, sp}
   30988:	mrc2	7, 0, pc, cr4, cr15, {7}
   3098c:	adcmi	r6, fp, #2932736	; 0x2cc000
   30990:	ldclle	0, cr6, [r0], #128	; 0x80
   30994:	svchi	0x00f8e8bd
   30998:			; <UNDEFINED> instruction: 0xf8574a43
   3099c:			; <UNDEFINED> instruction: 0xf8d88002
   309a0:	bcs	389a8 <fchmod@plt+0x31dec>
   309a4:	blmi	1167a64 <full_module_path@@Base+0x10ee4fc>
   309a8:	strd	r5, [r7], -sp
   309ac:			; <UNDEFINED> instruction: 0xf882f7fc
   309b0:	strmi	r2, [r1], -r0, lsl #4
   309b4:	cmnlt	r1, r0, lsr #12
   309b8:			; <UNDEFINED> instruction: 0xff44f7ff
   309bc:	strtmi	r6, [r0], -fp, lsr #16
   309c0:	fldmiaxle	r3!, {d18-d31}	;@ Deprecated
   309c4:	ldc2l	7, cr15, [r0], #-1004	; 0xfffffc14
   309c8:	strmi	r2, [r1], -r0, lsl #4
   309cc:	stmdbcs	r0, {r5, r9, sl, lr}
   309d0:			; <UNDEFINED> instruction: 0xf8dad1f2
   309d4:	blcs	3c9dc <fchmod@plt+0x35e20>
   309d8:			; <UNDEFINED> instruction: 0xf8d8d08f
   309dc:	biclt	r3, fp, r0
   309e0:	blmi	ca8a34 <full_module_path@@Base+0xc2f4cc>
   309e4:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   309e8:	ldrdcc	pc, [r0], -r8
   309ec:	vldrle	d2, [pc, #-0]	; 309f4 <fchmod@plt+0x29e38>
   309f0:			; <UNDEFINED> instruction: 0xf8574b2b
   309f4:			; <UNDEFINED> instruction: 0xf8d99003
   309f8:	tstmi	r3, #0
   309fc:	sadd16mi	fp, r3, r8
   30a00:	svcge	0x007bf43f
   30a04:			; <UNDEFINED> instruction: 0xf43f2b00
   30a08:	blmi	b5c7f0 <full_module_path@@Base+0xae3288>
   30a0c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   30a10:	eorsle	r2, r8, r0, lsl #22
   30a14:	ldc2	0, cr15, [ip], #16
   30a18:	ldmpl	sp!, {r1, r5, r8, r9, fp, lr}^
   30a1c:	blcs	4aad0 <_IO_stdin_used@@Base+0x5258>
   30a20:	svcge	0x0071f47f
   30a24:	ldrdcc	pc, [r0], -r9
   30a28:	orrsle	r2, lr, r0, lsl #22
   30a2c:	svchi	0x00f8e8bd
   30a30:	ldmpl	sp!, {r0, r5, r8, r9, fp, lr}^
   30a34:			; <UNDEFINED> instruction: 0xf7fce006
   30a38:			; <UNDEFINED> instruction: 0x4601f83d
   30a3c:	cmplt	r9, r0, lsr #12
   30a40:	mcr2	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   30a44:	strtmi	r6, [r0], -fp, lsr #16
   30a48:	fldmiaxle	r4!, {d18-d31}	;@ Deprecated
   30a4c:	stc2	7, cr15, [ip], #-1004	; 0xfffffc14
   30a50:	strtmi	r4, [r0], -r1, lsl #12
   30a54:	mvnsle	r2, r0, lsl #18
   30a58:	ldrdcc	pc, [r0], -sl
   30a5c:			; <UNDEFINED> instruction: 0xf8d9e746
   30a60:	blcs	3ca68 <fchmod@plt+0x35eac>
   30a64:	blmi	464cc4 <full_module_path@@Base+0x3eb75c>
   30a68:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   30a6c:	blmi	52a84c <full_module_path@@Base+0x4b12e4>
   30a70:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   30a74:			; <UNDEFINED> instruction: 0xf47f2b00
   30a78:			; <UNDEFINED> instruction: 0xf8d9af53
   30a7c:	blcs	3ca84 <fchmod@plt+0x35ec8>
   30a80:	svcge	0x006ff47f
   30a84:	blmi	2ea8a4 <full_module_path@@Base+0x27133c>
   30a88:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   30a8c:	bicle	r2, r1, r0, lsl #22
   30a90:	svclt	0x0000e733
   30a94:	andeq	r6, r3, lr, rrx
   30a98:	andeq	r0, r0, ip, asr #7
   30a9c:	andeq	r0, r0, r8, ror #9
   30aa0:	andeq	r0, r0, r0, ror r4
   30aa4:	andeq	r0, r0, ip, lsr r6
   30aa8:	andeq	r0, r0, r0, lsr #6
   30aac:	andeq	r0, r0, r8, ror #8
   30ab0:			; <UNDEFINED> instruction: 0x000004bc
   30ab4:	andeq	r0, r0, r4, lsr #6
   30ab8:	andeq	r0, r0, ip, lsr #8
   30abc:	andeq	r0, r0, r0, asr #8
   30ac0:	svcmi	0x00f0e92d
   30ac4:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
   30ac8:	bmi	fe3536e0 <full_module_path@@Base+0xfe2da178>
   30acc:	ldrbtmi	r4, [sl], #-2956	; 0xfffff474
   30ad0:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
   30ad4:	movwls	r6, #30747	; 0x781b
   30ad8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   30adc:	smlabbls	r3, r9, fp, r4
   30ae0:	movwls	r4, #21627	; 0x547b
   30ae4:			; <UNDEFINED> instruction: 0xf0002900
   30ae8:	blmi	fe210de0 <full_module_path@@Base+0xfe197878>
   30aec:	movwls	r4, #17531	; 0x447b
   30af0:	bleq	56cf04 <full_module_path@@Base+0x4f399c>
   30af4:	strbmi	r4, [r0], -r5, lsl #23
   30af8:	mcr	4, 0, r4, cr8, cr11, {3}
   30afc:			; <UNDEFINED> instruction: 0xf7d53a90
   30b00:	blmi	fe12c478 <full_module_path@@Base+0xfe0b2f10>
   30b04:	mcr	4, 0, r4, cr9, cr11, {3}
   30b08:	blmi	fe0bf350 <full_module_path@@Base+0xfe045de8>
   30b0c:	mcr	4, 0, r4, cr8, cr11, {3}
   30b10:	bl	23f358 <full_module_path@@Base+0x1c5df0>
   30b14:	and	r0, r4, r0, lsl #8
   30b18:	stccc	8, cr15, [r1], {20}
   30b1c:	andle	r2, r2, ip, lsr #22
   30b20:	strbmi	r3, [r4, #-3073]	; 0xfffff3ff
   30b24:	teqcs	sl, r8	; <illegal shifter operand>
   30b28:			; <UNDEFINED> instruction: 0xf7d54620
   30b2c:			; <UNDEFINED> instruction: 0x4605ee52
   30b30:			; <UNDEFINED> instruction: 0xf0002800
   30b34:	stmdavc	r3, {r1, r2, r6, r7, pc}^
   30b38:			; <UNDEFINED> instruction: 0xf0002b00
   30b3c:	movwcs	r8, #177	; 0xb1
   30b40:			; <UNDEFINED> instruction: 0xf7d57003
   30b44:	stmdavc	r2!, {r1, r2, r4, r9, sl, fp, sp, lr, pc}
   30b48:			; <UNDEFINED> instruction: 0xf8336803
   30b4c:			; <UNDEFINED> instruction: 0xf4166012
   30b50:	suble	r6, r0, r0, lsl #12
   30b54:	strtmi	r2, [r0], -sp, lsr #2
   30b58:	mrc	7, 1, APSR_nzcv, cr10, cr5, {6}
   30b5c:	ldrbtmi	r4, [r9], #-2414	; 0xfffff692
   30b60:	strtmi	r4, [r0], -r2, lsl #13
   30b64:	ldmda	r6, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30b68:	addsmi	r1, r0, #43008	; 0xa800
   30b6c:	addhi	pc, r7, r0, asr #32
   30b70:	svceq	0x0000f1ba
   30b74:			; <UNDEFINED> instruction: 0xf89ad06e
   30b78:	bcs	38b84 <fchmod@plt+0x31fc8>
   30b7c:			; <UNDEFINED> instruction: 0xf10ad07f
   30b80:			; <UNDEFINED> instruction: 0x212d0601
   30b84:			; <UNDEFINED> instruction: 0xf7d54630
   30b88:	strmi	lr, [r7], -r4, lsr #28
   30b8c:	cmnle	r6, r0, lsl #16
   30b90:	andeq	pc, r0, sl, lsl #17
   30b94:			; <UNDEFINED> instruction: 0xf7ff4630
   30b98:	pkhtbmi	pc, r1, fp, asr #20	; <UNPREDICTABLE>
   30b9c:			; <UNDEFINED> instruction: 0xf7ff4620
   30ba0:	eorcs	pc, sp, #356352	; 0x57000
   30ba4:	andcs	pc, r0, sl, lsl #17
   30ba8:	blls	1023c8 <full_module_path@@Base+0x88e60>
   30bac:	stmdbge	r6, {r0, r8, sl, ip, sp}
   30bb0:	strtmi	r2, [r8], -r1, lsl #4
   30bb4:	suble	r2, r2, r0, lsl #22
   30bb8:	blx	fe2eebbc <full_module_path@@Base+0xfe275654>
   30bbc:			; <UNDEFINED> instruction: 0xee19b9b0
   30bc0:			; <UNDEFINED> instruction: 0x462a1a10
   30bc4:			; <UNDEFINED> instruction: 0xf7f12003
   30bc8:	strbmi	pc, [r4, #-2839]	; 0xfffff4e9	; <UNPREDICTABLE>
   30bcc:	movwcs	sp, #23
   30bd0:	stccc	8, cr15, [r1], {4}
   30bd4:	cdp	7, 1, cr14, cr8, cr4, {5}
   30bd8:			; <UNDEFINED> instruction: 0x46201a10
   30bdc:	svc	0x0052f7d5
   30be0:	stmdacs	r0, {r0, r5, r7, r9, sl, lr}
   30be4:	strcs	fp, [r2, -ip, lsl #30]
   30be8:	ldrb	r2, [lr, r1, lsl #14]
   30bec:	strbmi	r9, [sl], -r6, lsl #22
   30bf0:			; <UNDEFINED> instruction: 0x46584631
   30bf4:			; <UNDEFINED> instruction: 0xf7ff9700
   30bf8:	strbmi	pc, [r4, #-2575]	; 0xfffff5f1	; <UNPREDICTABLE>
   30bfc:	blmi	12253a0 <full_module_path@@Base+0x11abe38>
   30c00:			; <UNDEFINED> instruction: 0xf8db9a05
   30c04:	ldmpl	r3, {ip}^
   30c08:	movwcs	r6, #2072	; 0x818
   30c0c:	blls	11f0d4 <full_module_path@@Base+0xa5b6c>
   30c10:	tstls	r3, r3, ror r3
   30c14:	blx	126ec18 <full_module_path@@Base+0x11f56b0>
   30c18:	strmi	r9, [r3], -r3, lsl #18
   30c1c:	stmdals	r4, {r9, sp}
   30c20:	blx	fe6eec24 <full_module_path@@Base+0xfe6756bc>
   30c24:	blmi	dc3524 <full_module_path@@Base+0xd49fbc>
   30c28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   30c2c:	blls	20ac9c <full_module_path@@Base+0x191734>
   30c30:	qdsuble	r4, sl, r0
   30c34:	ldc	0, cr11, [sp], #36	; 0x24
   30c38:	pop	{r2, r8, r9, fp, pc}
   30c3c:			; <UNDEFINED> instruction: 0xf7ff8ff0
   30c40:	stmdacs	r0, {r0, r3, r5, r6, r9, fp, ip, sp, lr, pc}
   30c44:	mrc	1, 0, sp, cr8, cr2, {6}
   30c48:			; <UNDEFINED> instruction: 0x462a1a90
   30c4c:			; <UNDEFINED> instruction: 0xf7f12003
   30c50:	sbfx	pc, r3, #21, #27
   30c54:	ldrbmi	r4, [r1], r0, lsr #12
   30c58:			; <UNDEFINED> instruction: 0xf9faf7ff
   30c5c:			; <UNDEFINED> instruction: 0x46064657
   30c60:	blmi	c6aaf4 <full_module_path@@Base+0xbf158c>
   30c64:			; <UNDEFINED> instruction: 0xf103447b
   30c68:	movwcc	r0, #19228	; 0x4b1c
   30c6c:	strb	r9, [r1, -r4, lsl #6]
   30c70:	tstls	r5, r3, lsl #16
   30c74:	blx	8eec78 <full_module_path@@Base+0x875710>
   30c78:	strmi	r9, [r3], -r5, lsl #18
   30c7c:	blls	12abbc <full_module_path@@Base+0xb1654>
   30c80:	bmi	a9fa94 <full_module_path@@Base+0xa2652c>
   30c84:	stmdbmi	r9!, {r1, r3, r4, r5, r6, sl, lr}
   30c88:	strtmi	r2, [r3], -r3
   30c8c:			; <UNDEFINED> instruction: 0xf7f14479
   30c90:	stmdbmi	r7!, {r0, r1, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   30c94:	rscvc	pc, sp, #1325400064	; 0x4f000000
   30c98:	ldrbtmi	r2, [r9], #-1
   30c9c:	ldc2	7, cr15, [r0, #-920]!	; 0xfffffc68
   30ca0:	bllt	5178b4 <full_module_path@@Base+0x49e34c>
   30ca4:	ldrbtmi	r4, [sl], #-2595	; 0xfffff5dd
   30ca8:	andcs	r4, r3, r3, lsr #18
   30cac:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   30cb0:	blx	fe8eec7c <full_module_path@@Base+0xfe875714>
   30cb4:	vst2.8	{d20,d22}, [pc :128], r1
   30cb8:	andcs	r7, r1, r8, ror #5
   30cbc:			; <UNDEFINED> instruction: 0xf7e64479
   30cc0:	blls	130144 <full_module_path@@Base+0xb6bdc>
   30cc4:	bmi	7df358 <full_module_path@@Base+0x765df0>
   30cc8:	ldmdbmi	lr, {r1, r3, r4, r5, r6, sl, lr}
   30ccc:	strtmi	r2, [r3], -r3
   30cd0:			; <UNDEFINED> instruction: 0xf7f14479
   30cd4:	ldmdbmi	ip, {r0, r4, r7, r9, fp, ip, sp, lr, pc}
   30cd8:	sbcne	pc, fp, #64, 4
   30cdc:	ldrbtmi	r2, [r9], #-1
   30ce0:	stc2	7, cr15, [lr, #-920]	; 0xfffffc68
   30ce4:	ldrbtmi	r4, [sl], #-2585	; 0xfffff5e7
   30ce8:	bmi	6aac24 <full_module_path@@Base+0x6316bc>
   30cec:			; <UNDEFINED> instruction: 0xe7db447a
   30cf0:	ldrbtmi	r4, [sl], #-2584	; 0xfffff5e8
   30cf4:			; <UNDEFINED> instruction: 0xf7d5e7e9
   30cf8:	svclt	0x0000ebc4
   30cfc:	andeq	r5, r3, r6, ror lr
   30d00:	andeq	r0, r0, ip, lsr #7
   30d04:	andeq	r5, r3, r4, ror #28
   30d08:	muleq	r4, ip, r1
   30d0c:	andeq	lr, r1, r8, lsl r6
   30d10:	andeq	lr, r1, r4, ror #11
   30d14:	muleq	r1, r0, r8
   30d18:	andeq	lr, r1, lr, asr r5
   30d1c:	andeq	r0, r0, r0, lsr #6
   30d20:	andeq	r5, r3, ip, lsl sp
   30d24:	andeq	r6, r4, r4, lsr #32
   30d28:	andeq	ip, r1, ip, lsr r4
   30d2c:	andeq	lr, r1, ip, lsr r4
   30d30:	andeq	lr, r1, sl, asr r3
   30d34:	andeq	ip, r1, sl, lsl r4
   30d38:	andeq	lr, r1, r6, ror #7
   30d3c:	andeq	lr, r1, r8, lsr r3
   30d40:	strdeq	ip, [r1], -r8
   30d44:	andeq	lr, r1, r4, lsr #7
   30d48:	andeq	lr, r1, r6, lsl r3
   30d4c:	andeq	lr, r1, r6, lsl #7
   30d50:	andeq	lr, r1, r0, lsl #7
   30d54:	andeq	lr, r1, sl, ror r3
   30d58:	blmi	1183670 <full_module_path@@Base+0x110a108>
   30d5c:	push	{r1, r3, r4, r5, r6, sl, lr}
   30d60:	strdlt	r4, [r2], r0
   30d64:			; <UNDEFINED> instruction: 0x460e58d3
   30d68:	movwls	r6, #6171	; 0x181b
   30d6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   30d70:	b	fe9eeccc <full_module_path@@Base+0xfe975764>
   30d74:	suble	r2, r8, r0, lsl #16
   30d78:	ldrsbthi	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   30d7c:	andcs	r4, r0, #7340032	; 0x700000
   30d80:	ldrbtmi	r2, [r8], #800	; 0x320
   30d84:	rsbsvs	r2, r2, r4, lsl #2
   30d88:			; <UNDEFINED> instruction: 0x46424630
   30d8c:			; <UNDEFINED> instruction: 0xf7ec466c
   30d90:	ldmvs	r5!, {r0, r1, r2, r8, sl, fp, ip, sp, lr, pc}
   30d94:			; <UNDEFINED> instruction: 0x46236838
   30d98:	ldmvs	r9!, {r1, r4, r5, fp, sp, lr}^
   30d9c:			; <UNDEFINED> instruction: 0xf7d59500
   30da0:	stmdacs	r0, {r1, r5, r6, r8, sl, fp, sp, lr, pc}
   30da4:	blls	60c4c <_dist_code@@Base+0xe0a4>
   30da8:			; <UNDEFINED> instruction: 0xf8d6db28
   30dac:	ldmvs	r8!, {lr, pc}^
   30db0:			; <UNDEFINED> instruction: 0xf8dc6073
   30db4:	strmi	lr, [r6]
   30db8:	andcs	fp, r0, r8, lsl #30
   30dbc:	blcs	a4e10 <full_module_path@@Base+0x2b8a8>
   30dc0:			; <UNDEFINED> instruction: 0xf10cdd46
   30dc4:	strcs	r0, [r1], #-516	; 0xfffffdfc
   30dc8:	strcc	lr, [r1], #-2
   30dcc:	mlasle	r1, ip, r2, r4
   30dd0:	andcc	r4, r4, #22020096	; 0x1500000
   30dd4:	addmi	r6, r8, #2686976	; 0x290000
   30dd8:			; <UNDEFINED> instruction: 0xf8c5d1f7
   30ddc:	andcs	lr, r0, r0
   30de0:			; <UNDEFINED> instruction: 0xf8cc68fb
   30de4:	bmi	93cdec <full_module_path@@Base+0x8c3884>
   30de8:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
   30dec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   30df0:	subsmi	r9, sl, r1, lsl #22
   30df4:	andlt	sp, r2, r6, lsr r1
   30df8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   30dfc:	blls	4b0cc <_IO_stdin_used@@Base+0x5854>
   30e00:	blle	181870 <full_module_path@@Base+0x108308>
   30e04:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   30e08:	ldmdami	sp, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   30e0c:			; <UNDEFINED> instruction: 0xe7ea4478
   30e10:	rsbsvs	r2, r2, r4, lsl #2
   30e14:			; <UNDEFINED> instruction: 0x46424630
   30e18:	stc2l	7, cr15, [r2], {236}	; 0xec
   30e1c:	ldmvs	r9!, {r1, r4, r5, fp, sp, lr}^
   30e20:	ldmdavs	r8!, {r0, r1, r5, r9, sl, lr}
   30e24:	ldc	7, cr15, [lr, #-852]	; 0xfffffcac
   30e28:	blle	ffafae30 <full_module_path@@Base+0xffa818c8>
   30e2c:	blcs	57a34 <_dist_code@@Base+0x4e8c>
   30e30:			; <UNDEFINED> instruction: 0xe7e7dabb
   30e34:	bmi	4f10b0 <full_module_path@@Base+0x477b48>
   30e38:	tstcs	r4, r1, lsl #6
   30e3c:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   30e40:	stc2	7, cr15, [lr], #944	; 0x3b0
   30e44:	ldrdgt	pc, [r0], -r6
   30e48:			; <UNDEFINED> instruction: 0xf8dc4465
   30e4c:	strb	lr, [r4, r0]
   30e50:			; <UNDEFINED> instruction: 0xf8ccd00a
   30e54:			; <UNDEFINED> instruction: 0xf10ce004
   30e58:	ldmvs	fp!, {r2, r8, sl}^
   30e5c:			; <UNDEFINED> instruction: 0xf8cc2000
   30e60:	strb	r3, [r0, r0]
   30e64:	bl	36edc0 <full_module_path@@Base+0x2f5858>
   30e68:	strb	r2, [r4, r4, lsl #10]!
   30e6c:	andeq	r5, r3, r8, ror #23
   30e70:	andeq	r0, r0, ip, lsr #7
   30e74:	ldrdeq	lr, [r1], -lr	; <UNPREDICTABLE>
   30e78:	andeq	r5, r3, sl, asr fp
   30e7c:	andeq	lr, r1, r6, lsr r3
   30e80:	andeq	lr, r1, r4, asr #6
   30e84:	andeq	lr, r1, r2, lsr #6
   30e88:			; <UNDEFINED> instruction: 0xf04f4b03
   30e8c:	bmi	fd690 <full_module_path@@Base+0x84128>
   30e90:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   30e94:			; <UNDEFINED> instruction: 0x47706019
   30e98:			; <UNDEFINED> instruction: 0x00035ab4
   30e9c:	andeq	r0, r0, r0, lsl #10
   30ea0:	andcs	fp, r1, #8, 10	; 0x2000000
   30ea4:			; <UNDEFINED> instruction: 0xf04f2100
   30ea8:			; <UNDEFINED> instruction: 0xf7d530ff
   30eac:	stmdacs	r0, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   30eb0:	stclt	12, cr13, [r8, #-988]	; 0xfffffc24
   30eb4:	blmi	14c3800 <full_module_path@@Base+0x144a298>
   30eb8:	push	{r1, r3, r4, r5, r6, sl, lr}
   30ebc:			; <UNDEFINED> instruction: 0x46814ff0
   30ec0:	ldrdlt	r5, [r9], r3
   30ec4:	ldmdavs	fp, {r3, r9, sl, lr}
   30ec8:			; <UNDEFINED> instruction: 0xf04f9307
   30ecc:			; <UNDEFINED> instruction: 0xf7d50300
   30ed0:	stmdacs	r0, {r1, r4, r6, r7, r9, fp, sp, lr, pc}
   30ed4:	addhi	pc, ip, r0
   30ed8:	strmi	r4, [r3], sl, asr #18
   30edc:			; <UNDEFINED> instruction: 0xf7d54479
   30ee0:	strmi	lr, [r6], -r6, lsr #26
   30ee4:	eorsle	r2, r9, r0, lsl #16
   30ee8:			; <UNDEFINED> instruction: 0x811cf8df
   30eec:	beq	6d030 <file_old_total@@Base+0x3d80>
   30ef0:	ldrbtmi	r4, [r8], #2886	; 0xb46
   30ef4:	movwls	r4, #13435	; 0x347b
   30ef8:			; <UNDEFINED> instruction: 0x4630213d
   30efc:	strls	r2, [r5, -r1, lsl #14]
   30f00:	stcl	7, cr15, [r6], #-852	; 0xfffffcac
   30f04:	subsle	r2, r6, r0, lsl #16
   30f08:	tstcs	r0, sl, lsl #4
   30f0c:	blge	aef14 <full_module_path@@Base+0x359ac>
   30f10:	ldmib	r0, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30f14:			; <UNDEFINED> instruction: 0xf8d89005
   30f18:	stmdacs	r0, {}	; <UNPREDICTABLE>
   30f1c:			; <UNDEFINED> instruction: 0x4645d050
   30f20:	and	r2, r4, r0, lsl #8
   30f24:	svceq	0x0014f855
   30f28:	stmdacs	r0, {r0, sl, ip, sp}
   30f2c:	ldrtmi	sp, [r1], -r8, asr #32
   30f30:	stmib	ip!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30f34:	mvnsle	r2, r0, lsl #16
   30f38:	andscs	r4, r4, #54272	; 0xd400
   30f3c:	blx	c2132 <full_module_path@@Base+0x48bca>
   30f40:	ldmdbvs	sl, {r2, r8, r9, ip, sp}
   30f44:			; <UNDEFINED> instruction: 0xdc172a01
   30f48:	ble	ffb750 <full_module_path@@Base+0xf821e8>
   30f4c:	andcs	r4, r0, r1, lsr r9
   30f50:			; <UNDEFINED> instruction: 0xf7d54479
   30f54:	strmi	lr, [r6], -ip, ror #25
   30f58:	bicle	r2, sp, r0, lsl #16
   30f5c:	blmi	a4381c <full_module_path@@Base+0x9ca2b4>
   30f60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   30f64:	blls	20afd4 <full_module_path@@Base+0x191a6c>
   30f68:	qdaddle	r4, sl, r5
   30f6c:	andlt	r4, r9, r8, asr r6
   30f70:	svcmi	0x00f0e8bd
   30f74:	ldmiblt	r4!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30f78:	mvnle	r2, r2, lsl #20
   30f7c:	teqle	r0, r0, lsl #30
   30f80:	andscs	r4, r4, #622592	; 0x98000
   30f84:	blge	1ba39c <full_module_path@@Base+0x140e34>
   30f88:			; <UNDEFINED> instruction: 0x46484479
   30f8c:	strne	pc, [r4], #-2818	; 0xfffff4fe
   30f90:	andne	lr, r1, #212, 18	; 0x350000
   30f94:	strls	r6, [r0, #-2276]	; 0xfffff71c
   30f98:			; <UNDEFINED> instruction: 0xf7d59406
   30f9c:	stmdacs	r0, {r3, r4, r7, r8, fp, sp, lr, pc}
   30fa0:			; <UNDEFINED> instruction: 0xf7d5d0d4
   30fa4:	bmi	7ec074 <full_module_path@@Base+0x772b0c>
   30fa8:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   30fac:	andcs	r6, r3, r1, lsl #16
   30fb0:	stc2l	7, cr15, [lr, #-960]!	; 0xfffffc40
   30fb4:	strmi	lr, [r7], -sl, asr #15
   30fb8:	ldrdeq	pc, [r0], -r8
   30fbc:			; <UNDEFINED> instruction: 0xd1ae2800
   30fc0:	ldrtmi	r9, [r2], -r3, lsl #18
   30fc4:			; <UNDEFINED> instruction: 0xf7f12003
   30fc8:			; <UNDEFINED> instruction: 0xe7bff917
   30fcc:	mulcs	r4, sl, r8
   30fd0:	blge	18b13c <full_module_path@@Base+0x111bd4>
   30fd4:	strbmi	r9, [r8], -r0
   30fd8:	ldmdb	r8!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30fdc:	adcsle	r2, r5, r0, lsl #16
   30fe0:	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   30fe4:	andcs	r4, r3, r2, lsr r6
   30fe8:			; <UNDEFINED> instruction: 0xf7f14479
   30fec:	strb	pc, [r7, r5, lsl #18]	; <UNPREDICTABLE>
   30ff0:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   30ff4:	ldc2	7, cr15, [r8], #944	; 0x3b0
   30ff8:	b	10eef54 <full_module_path@@Base+0x10759ec>
   30ffc:	andeq	r5, r3, ip, lsl #21
   31000:	andeq	r0, r0, ip, lsr #7
   31004:	andeq	lr, r1, r0, lsr #5
   31008:	andeq	r8, r3, r6, asr #32
   3100c:	ldrdeq	lr, [r1], -r8
   31010:	strdeq	r7, [r3], -ip
   31014:	andeq	lr, r1, ip, lsr #4
   31018:	andeq	r5, r3, r4, ror #19
   3101c:			; <UNDEFINED> instruction: 0x00037fb0
   31020:	andeq	lr, r1, r2, lsl #4
   31024:	muleq	r1, r8, r1
   31028:	andeq	lr, r1, r6, ror r1
   3102c:	strdlt	fp, [fp], r0
   31030:	strcs	r4, [r0], -r4, lsr #26
   31034:	ldrmi	r9, [pc], -r3, lsl #4
   31038:	ldrbtmi	r4, [sp], #-2595	; 0xfffff5dd
   3103c:	strmi	r9, [r4], -r2, lsl #2
   31040:			; <UNDEFINED> instruction: 0x46184631
   31044:	strbtmi	r5, [fp], -sl, lsr #17
   31048:	ldmdavs	r2, {r0, r8, sl, sp}
   3104c:			; <UNDEFINED> instruction: 0xf04f9209
   31050:	bge	71858 <saw_xattr_filter@@Base+0x3c8>
   31054:	strls	r9, [r4], -r5, lsl #12
   31058:	strvs	lr, [r6], -sp, asr #19
   3105c:	strls	r9, [r1, #-1544]	; 0xfffff9f8
   31060:	stc	7, cr15, [r2, #-852]!	; 0xfffffcac
   31064:	vstrls	d11, [r0, #-0]
   31068:	stmdbvs	sl!, {r0, r2, r6, r7, r8, ip, sp, pc}
   3106c:	stmdbvs	r9!, {r5, r9, sl, lr}^
   31070:	bl	ff96efcc <full_module_path@@Base+0xff8f5a64>
   31074:	andle	r3, sp, r1
   31078:			; <UNDEFINED> instruction: 0xf7d59800
   3107c:	strtmi	lr, [r0], -sl, lsl #26
   31080:	blmi	4838d0 <full_module_path@@Base+0x40a368>
   31084:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   31088:	blls	28b0f8 <full_module_path@@Base+0x211b90>
   3108c:	tstle	r7, sl, asr r0
   31090:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
   31094:	vstrcs.16	s12, [r0, #-474]	; 0xfffffe26	; <UNPREDICTABLE>
   31098:	stflsd	f5, [r0, #-924]	; 0xfffffc64
   3109c:			; <UNDEFINED> instruction: 0xf7d54628
   310a0:			; <UNDEFINED> instruction: 0xf04fecf8
   310a4:			; <UNDEFINED> instruction: 0xe7eb30ff
   310a8:	stmdb	r2!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   310ac:	ldrtmi	r4, [sl], -r8, lsl #18
   310b0:			; <UNDEFINED> instruction: 0x46034479
   310b4:			; <UNDEFINED> instruction: 0xf7f12003
   310b8:			; <UNDEFINED> instruction: 0xf04ff89f
   310bc:			; <UNDEFINED> instruction: 0xe7df30ff
   310c0:	ldmib	lr, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   310c4:	andeq	r5, r3, sl, lsl #18
   310c8:	andeq	r0, r0, ip, lsr #7
   310cc:	andeq	r5, r3, r0, asr #17
   310d0:	andeq	lr, r1, r8, lsr r1
   310d4:	svcmi	0x00f0e92d
   310d8:	stc	6, cr4, [sp, #-16]!
   310dc:	ldrmi	r8, [r2], r2, lsl #22
   310e0:	ldrcs	pc, [r4, #2271]!	; 0x8df
   310e4:			; <UNDEFINED> instruction: 0xf8df461e
   310e8:			; <UNDEFINED> instruction: 0xf8df05b4
   310ec:			; <UNDEFINED> instruction: 0xf5ad85b4
   310f0:	ldrbtmi	r5, [r8], #-3460	; 0xfffff27c
   310f4:	ldrbtmi	fp, [r8], #131	; 0x83
   310f8:	orrpl	pc, r4, #54525952	; 0x3400000
   310fc:	smlabtmi	ip, sp, r9, lr
   31100:			; <UNDEFINED> instruction: 0xf8df3304
   31104:	ldrbtmi	r1, [r9], #-1440	; 0xfffffa60
   31108:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   3110c:			; <UNDEFINED> instruction: 0xf04f601a
   31110:			; <UNDEFINED> instruction: 0xf7d50200
   31114:	stmdacs	r0, {r3, r5, r7, r9, fp, sp, lr, pc}
   31118:	stmdavc	r3, {r0, r3, r6, ip, lr, pc}
   3111c:	suble	r2, r6, r0, lsl #22
   31120:	strmi	sl, [r1], -r2, lsr #26
   31124:			; <UNDEFINED> instruction: 0xf44f1f2c
   31128:	strtmi	r6, [r0], -r0, lsl #5
   3112c:			; <UNDEFINED> instruction: 0xff20f00b
   31130:	cmpcs	r0, r0, lsr #12
   31134:	ldc	7, cr15, [lr], #-852	; 0xfffffcac
   31138:	stmdacs	r0, {r1, r3, ip, pc}
   3113c:	teqhi	pc, r0	; <UNPREDICTABLE>
   31140:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
   31144:	teqcs	sl, r0, lsl #14
   31148:			; <UNDEFINED> instruction: 0xf8094620
   3114c:			; <UNDEFINED> instruction: 0xf7d57b01
   31150:	stmdacs	r0, {r6, r8, r9, fp, sp, lr, pc}
   31154:	addhi	pc, lr, #0
   31158:	strls	r4, [sl], #-1539	; 0xfffff9fd
   3115c:	blvc	af170 <full_module_path@@Base+0x35c08>
   31160:	teqcs	sl, lr, lsl #6
   31164:			; <UNDEFINED> instruction: 0xf7d54648
   31168:	stmdacs	r0, {r2, r4, r5, r8, r9, fp, sp, lr, pc}
   3116c:	rsbshi	pc, r3, #0
   31170:			; <UNDEFINED> instruction: 0x46013d10
   31174:	andcs	r2, sl, #0, 6
   31178:	blcc	af184 <full_module_path@@Base+0x35c1c>
   3117c:			; <UNDEFINED> instruction: 0xf00b4628
   31180:			; <UNDEFINED> instruction: 0xf8dffef7
   31184:			; <UNDEFINED> instruction: 0xf8583524
   31188:			; <UNDEFINED> instruction: 0xf9b33003
   3118c:	blcs	3d1b4 <fchmod@plt+0x365f8>
   31190:	movwcs	fp, #8156	; 0x1fdc
   31194:	ldcle	3, cr9, [sp, #-60]	; 0xffffffc4
   31198:	ldrne	pc, [r0, #-2271]	; 0xfffff721
   3119c:	strbmi	r4, [sl], -fp, lsr #12
   311a0:	ldrbtmi	r2, [r9], #-2
   311a4:			; <UNDEFINED> instruction: 0xf828f7f1
   311a8:	movwls	r2, #62209	; 0xf301
   311ac:	stmdbls	sp, {r1, r4, sp, lr, pc}
   311b0:			; <UNDEFINED> instruction: 0xf8dfad1e
   311b4:	movwcs	r2, #42236	; 0xa4fc
   311b8:	strcs	r4, [r0], #-1576	; 0xfffff9d8
   311bc:	tstls	r1, sl, ror r4
   311c0:	ldrmi	r9, [r9], -r0, lsl #4
   311c4:	strls	r2, [pc], #-513	; 311cc <fchmod@plt+0x2a610>
   311c8:	ldcl	7, cr15, [lr], {213}	; 0xd5
   311cc:	ldrsbtls	pc, [r0], -sp	; <UNPREDICTABLE>
   311d0:	strls	r9, [lr], #-1034	; 0xfffffbf6
   311d4:	eorcs	sl, r0, #26, 30	; 0x68
   311d8:	ldreq	pc, [r0], #-423	; 0xfffffe59
   311dc:	strls	r2, [r7, -r0, lsl #2]
   311e0:			; <UNDEFINED> instruction: 0xf7d54620
   311e4:	strtmi	lr, [r2], -r6, asr #22
   311e8:	tsteq	r4, #-1073741783	; 0xc0000029	; <UNPREDICTABLE>
   311ec:	strbmi	r4, [r8], -r9, lsr #12
   311f0:	strcs	r6, [r1], -r6, rrx
   311f4:			; <UNDEFINED> instruction: 0xf7d560a6
   311f8:			; <UNDEFINED> instruction: 0x4602ec58
   311fc:			; <UNDEFINED> instruction: 0xf0402800
   31200:	blls	211a7c <full_module_path@@Base+0x198514>
   31204:	ldceq	8, cr15, [r4], {83}	; 0x53
   31208:	stmibvs	r0, {r5, r8, ip, sp, pc}^
   3120c:	stmdacs	r0, {r0, r9, ip, sp}
   31210:			; <UNDEFINED> instruction: 0x4610d1fb
   31214:	tstcs	r4, r1, lsl #4
   31218:	blx	cef1d2 <full_module_path@@Base+0xc75c6a>
   3121c:	stmdacs	r0, {r0, r3, ip, pc}
   31220:	eorshi	pc, r6, #0
   31224:			; <UNDEFINED> instruction: 0xf8539b07
   31228:	stccs	12, cr4, [r0], {20}
   3122c:	mvnshi	pc, r0
   31230:	vmla.f64	d9, d8, d14
   31234:	stmdals	sl, {r4, r9, fp, ip, pc}
   31238:	mrcne	6, 0, r4, cr9, cr3, {6}
   3123c:	ldrbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   31240:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   31244:	tstcs	r1, r8, lsl pc
   31248:	svclt	0x00082800
   3124c:			; <UNDEFINED> instruction: 0xf8df2100
   31250:	ldrbtmi	r0, [fp], #-1132	; 0xfffffb94
   31254:	tstls	fp, sl, ror r4
   31258:	andsls	r4, r1, r8, ror r4
   3125c:	stmdbcs	r0, {r0, r3, fp, ip, pc}
   31260:	ldrmi	fp, [sl], -r8, lsl #30
   31264:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   31268:	andls	r9, r8, r0, lsl r2
   3126c:			; <UNDEFINED> instruction: 0xf8df447b
   31270:	tstls	r3, #84, 8	; 0x54000000
   31274:	andsls	r4, r2, r8, ror r4
   31278:	andne	lr, r2, #212, 18	; 0x350000
   3127c:			; <UNDEFINED> instruction: 0xf7d56860
   31280:	mcrne	12, 0, lr, cr5, cr10, {0}
   31284:			; <UNDEFINED> instruction: 0xf1bbdb4a
   31288:	andle	r0, r8, r0, lsl #30
   3128c:	stmdavs	r1!, {r0, r1, r3, r4, r6, r9, sl, lr}^
   31290:			; <UNDEFINED> instruction: 0xf7ff2201
   31294:	strmi	pc, [r3], -fp, asr #29
   31298:			; <UNDEFINED> instruction: 0xf0003301
   3129c:			; <UNDEFINED> instruction: 0xf8df808a
   312a0:			; <UNDEFINED> instruction: 0xf8583428
   312a4:	ldmdavs	r3!, {r0, r1, sp, lr}
   312a8:	vstrle	d2, [sp, #-0]
   312ac:	ldrne	pc, [ip], #-2271	; 0xfffff721
   312b0:			; <UNDEFINED> instruction: 0xf8df2200
   312b4:	andcs	r3, lr, ip, lsl r4
   312b8:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
   312bc:			; <UNDEFINED> instruction: 0xf7d5600b
   312c0:	ldmdavs	r0!, {r1, r3, r5, r6, r8, fp, sp, lr, pc}
   312c4:	stmia	r2!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   312c8:	strcc	pc, [r8], #-2271	; 0xfffff721
   312cc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   312d0:			; <UNDEFINED> instruction: 0xb1216819
   312d4:	tstlt	r3, fp, lsl #16
   312d8:			; <UNDEFINED> instruction: 0xf7ff4628
   312dc:	stmdbvs	r2!, {r0, r1, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   312e0:	stmdbvs	r1!, {r3, r5, r9, sl, lr}^
   312e4:	ldc	7, cr15, [r8], #-852	; 0xfffffcac
   312e8:	ble	1afb2f0 <full_module_path@@Base+0x1a81d88>
   312ec:	blcs	4b3c0 <_IO_stdin_used@@Base+0x5b48>
   312f0:			; <UNDEFINED> instruction: 0x81b9f2c0
   312f4:	b	fe26f250 <full_module_path@@Base+0xfe1f5ce8>
   312f8:	blcs	14b30c <full_module_path@@Base+0xd1da4>
   312fc:	strmi	sp, [r7], -pc, ror #1
   31300:			; <UNDEFINED> instruction: 0xf7d54628
   31304:	ldmdavs	r3!, {r2, r3, r4, sl, fp, sp, lr, pc}
   31308:	vstrle	d2, [r2, #-0]
   3130c:			; <UNDEFINED> instruction: 0xf7d52000
   31310:	ldmdavs	fp!, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}
   31314:	ldrbcc	pc, [pc, #79]!	; 3136b <fchmod@plt+0x2a7af>	; <UNPREDICTABLE>
   31318:	andsvs	r9, r3, r8, lsl #20
   3131c:	blls	24bab4 <full_module_path@@Base+0x1d254c>
   31320:	movwls	r3, #33540	; 0x8304
   31324:			; <UNDEFINED> instruction: 0xd1a72c00
   31328:	bls	46cb90 <full_module_path@@Base+0x3f3628>
   3132c:	b	1197f50 <full_module_path@@Base+0x111e9e8>
   31330:			; <UNDEFINED> instruction: 0xf85375e5
   31334:	stccs	12, cr4, [r0], {20}
   31338:	rscshi	pc, r8, r0
   3133c:	orrsge	pc, r8, #14614528	; 0xdf0000
   31340:	streq	pc, [r4, sp, lsl #12]
   31344:			; <UNDEFINED> instruction: 0xf8df9b09
   31348:	ldrbtmi	fp, [sl], #916	; 0x394
   3134c:	ldrbtmi	r1, [fp], #3870	; 0xf1e
   31350:	ldmdavs	r1!, {r1, r3, sp, lr, pc}
   31354:	ldrbmi	r4, [r2], -fp, asr #12
   31358:	strls	r2, [r0, -r3]
   3135c:	blx	fe66f326 <full_module_path@@Base+0xfe5f5dbe>
   31360:			; <UNDEFINED> instruction: 0x2c0069e4
   31364:	sbcshi	pc, pc, r0
   31368:	svccc	0x0004f856
   3136c:	rscsle	r2, r7, r0, lsl #22
   31370:	andcs	r6, r0, #540672	; 0x84000
   31374:			; <UNDEFINED> instruction: 0xf04f6960
   31378:	stmib	sp, {r0, fp}^
   3137c:	vst1.8	{d18-d21}, [pc], r0
   31380:	ldrtmi	r6, [sl], -r0, lsl #6
   31384:	andhi	pc, r8, sp, asr #17
   31388:	bl	26f2e4 <full_module_path@@Base+0x1f5d7c>
   3138c:	rscle	r2, r0, r0, lsl #16
   31390:	svc	0x00eef7d4
   31394:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   31398:	ldrmi	r4, [r9], -r2, asr #12
   3139c:	andlt	lr, r0, sp, asr #19
   313a0:			; <UNDEFINED> instruction: 0xf7d54638
   313a4:			; <UNDEFINED> instruction: 0xe7d4ebf2
   313a8:	andcs	r4, r3, sp, asr #19
   313ac:			; <UNDEFINED> instruction: 0xf7f04479
   313b0:	strtmi	pc, [r8], -r3, lsr #30
   313b4:	ldrbcc	pc, [pc, #79]!	; 3140b <fchmod@plt+0x2a84f>	; <UNPREDICTABLE>
   313b8:	bl	ff06f314 <full_module_path@@Base+0xfeff5dac>
   313bc:	strtmi	lr, [r1], lr, lsr #15
   313c0:	strb	r9, [lr], lr
   313c4:	blcs	4b498 <_IO_stdin_used@@Base+0x5c20>
   313c8:	cmphi	lr, r0, lsl #6	; <UNPREDICTABLE>
   313cc:	blcs	58010 <_dist_code@@Base+0x5468>
   313d0:	adchi	pc, r0, r0
   313d4:	blcs	58008 <_dist_code@@Base+0x5460>
   313d8:	sbchi	pc, sl, r0, asr #32
   313dc:			; <UNDEFINED> instruction: 0xf60d9b0b
   313e0:	vmax.s8	d0, d29, d4
   313e4:			; <UNDEFINED> instruction: 0xf88d4784
   313e8:	bls	43f600 <full_module_path@@Base+0x3c6098>
   313ec:	orrvs	pc, r0, #1325400064	; 0x4f000000
   313f0:	ldrmi	r9, [r9], -ip, lsl #16
   313f4:	andls	r9, r3, #4, 12	; 0x400000
   313f8:	bls	398c44 <full_module_path@@Base+0x31f6dc>
   313fc:	ldrtmi	r9, [r8], -r1
   31400:	andls	r9, r2, #0, 12
   31404:			; <UNDEFINED> instruction: 0xf7d52201
   31408:	ldrtmi	lr, [r8], -r0, asr #23
   3140c:	ldmib	r4, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31410:			; <UNDEFINED> instruction: 0x46064639
   31414:	strtmi	r4, [r8], -r2, lsl #12
   31418:	b	12ef374 <full_module_path@@Base+0x1275e0c>
   3141c:	svclt	0x00044286
   31420:	streq	pc, [r3], sp, lsl #12
   31424:			; <UNDEFINED> instruction: 0xd00946ba
   31428:			; <UNDEFINED> instruction: 0xf89ae0ff
   3142c:			; <UNDEFINED> instruction: 0xf10a3000
   31430:	blcs	2b3c3c <full_module_path@@Base+0x23a6d4>
   31434:	ldrbmi	sp, [r6, #-24]	; 0xffffffe8
   31438:	addshi	pc, r2, r0
   3143c:	ldrbmi	r2, [r1], -r1, lsl #4
   31440:	ldrbmi	r4, [r1], r8, lsr #12
   31444:	svc	0x004ef7d4
   31448:	rscle	r2, lr, r1, lsl #16
   3144c:	ldmib	ip, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31450:	ldrbtmi	r4, [sl], #-2724	; 0xfffff55c
   31454:	andcs	r6, r3, r1, lsl #16
   31458:	blx	6ef422 <full_module_path@@Base+0x675eba>
   3145c:			; <UNDEFINED> instruction: 0xf04f4628
   31460:			; <UNDEFINED> instruction: 0xf7d535ff
   31464:	ldrb	lr, [r9, -ip, ror #22]
   31468:	stccs	8, cr15, [r1], {25}
   3146c:			; <UNDEFINED> instruction: 0xf04f2a0d
   31470:	ldmdbls	r2, {r8, r9}
   31474:	andeq	pc, r5, #79	; 0x4f
   31478:			; <UNDEFINED> instruction: 0xf809bf08
   3147c:	ldrtmi	r3, [r8], -r1, lsl #24
   31480:	andcc	pc, r0, r9, lsl #17
   31484:	bl	10ef3e0 <full_module_path@@Base+0x1075e78>
   31488:			; <UNDEFINED> instruction: 0xf0402800
   3148c:			; <UNDEFINED> instruction: 0xf7d58099
   31490:			; <UNDEFINED> instruction: 0xf8d0e970
   31494:	vhadd.s8	d12, d13, d0
   31498:	stmdavc	r2, {r0, r3, r7, lr}
   3149c:	andcc	r4, r1, r1, lsl #12
   314a0:	andscc	pc, r2, ip, lsr r8	; <UNPREDICTABLE>
   314a4:	biccs	pc, r0, #201326595	; 0xc000003
   314a8:	svclt	0x00082a2e
   314ac:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   314b0:	mvnsle	r2, r0, lsl #22
   314b4:	tstle	r3, r0, lsr #20
   314b8:	svccs	0x0001f811
   314bc:	rscsle	r2, fp, r0, lsr #20
   314c0:	cmnle	sp, r2, lsr sl
   314c4:	and	r4, r7, r9, lsr r6
   314c8:			; <UNDEFINED> instruction: 0xf8114649
   314cc:	blcs	2c00d8 <full_module_path@@Base+0x246b70>
   314d0:	addmi	sp, lr, #23
   314d4:	rsble	r4, fp, r9, lsl #13
   314d8:	strtmi	r2, [r8], -r1, lsl #4
   314dc:			; <UNDEFINED> instruction: 0xf7d44689
   314e0:	stmdacs	r1, {r1, r8, r9, sl, fp, sp, lr, pc}
   314e4:			; <UNDEFINED> instruction: 0xf7d5d0f0
   314e8:	bmi	202bb30 <full_module_path@@Base+0x1fb25c8>
   314ec:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   314f0:			; <UNDEFINED> instruction: 0xf7f02003
   314f4:	strtmi	pc, [r8], -sp, asr #21
   314f8:	ldrbcc	pc, [pc, #79]!	; 3154f <fchmod@plt+0x2a993>	; <UNPREDICTABLE>
   314fc:	bl	7ef458 <full_module_path@@Base+0x775ef0>
   31500:	ldrmi	lr, [r9, #1804]!	; 0x70c
   31504:	ldrmi	sp, [r9, #2137]!	; 0x859
   31508:	ldmdavc	fp!, {r2, r3, r4, r6, r7, r8, ip, lr, pc}
   3150c:	svclt	0x00182b0d
   31510:	bicsle	r2, r7, sl, lsl #22
   31514:	vnmla.f64	d4, d8, d20
   31518:			; <UNDEFINED> instruction: 0xf8589a10
   3151c:			; <UNDEFINED> instruction: 0xf9b66003
   31520:	blcs	7d548 <full_module_path@@Base+0x3fe0>
   31524:	blls	228674 <full_module_path@@Base+0x1af10c>
   31528:	ldcmi	8, cr15, [r4], {83}	; 0x53
   3152c:			; <UNDEFINED> instruction: 0xf7d54620
   31530:	stmdals	r9, {r4, r5, r7, r9, fp, sp, lr, pc}
   31534:	svc	0x0016f7d4
   31538:			; <UNDEFINED> instruction: 0xf50d496c
   3153c:	bmi	15c6354 <full_module_path@@Base+0x154cdec>
   31540:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
   31544:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   31548:	subsmi	r6, r1, sl, lsl r8
   3154c:	addshi	pc, sl, r0, asr #32
   31550:			; <UNDEFINED> instruction: 0xf50d4628
   31554:	andlt	r5, r3, r4, lsl #27
   31558:	blhi	ec854 <full_module_path@@Base+0x732ec>
   3155c:	svchi	0x00f0e8bd
   31560:	bcs	2cf630 <full_module_path@@Base+0x2560c8>
   31564:			; <UNDEFINED> instruction: 0xf109bf12
   31568:	ldrmi	r0, [sl], -r2, lsl #18
   3156c:			; <UNDEFINED> instruction: 0xe77d46b1
   31570:	vqdmulh.s<illegal width 8>	d9, d13, d14
   31574:	vst1.32	{d20}, [pc], r4
   31578:	andcs	r6, r0, #128, 2
   3157c:	andls	r4, r1, #56, 12	; 0x3800000
   31580:	blmi	1716188 <full_module_path@@Base+0x169cc20>
   31584:	ldrbtmi	r9, [fp], #-2570	; 0xfffff5f6
   31588:	ldc2	7, cr15, [r2, #936]	; 0x3a8
   3158c:			; <UNDEFINED> instruction: 0xf7d54638
   31590:	vmul.i8	d30, d1, d4
   31594:	bl	fed0e53c <full_module_path@@Base+0xfec94fd4>
   31598:	strmi	r0, [r1], -r0, asr #31
   3159c:	svcge	0x0004f6ff
   315a0:	streq	pc, [r4], sp, lsl #12
   315a4:	ldrtmi	r2, [r8], -r1, lsl #6
   315a8:			; <UNDEFINED> instruction: 0xf00a4632
   315ac:	ldr	pc, [ip, -r1, lsr #26]
   315b0:	stmible	r8!, {r1, r2, r3, r4, r5, r7, r9, lr}
   315b4:	blcs	2cf688 <full_module_path@@Base+0x256120>
   315b8:			; <UNDEFINED> instruction: 0xf109d184
   315bc:			; <UNDEFINED> instruction: 0xe7a239ff
   315c0:			; <UNDEFINED> instruction: 0x463a9913
   315c4:			; <UNDEFINED> instruction: 0xf7f02003
   315c8:	usat	pc, #18, r7, lsl #28	; <UNPREDICTABLE>
   315cc:	streq	pc, [r4, sp, lsl #12]
   315d0:	stmdbvs	r0!, {r0, r5, r8, fp, sp, lr}^
   315d4:	strcs	r2, [r1], #-768	; 0xfffffd00
   315d8:	movwcc	lr, #2509	; 0x9cd
   315dc:	vst1.8	{d20-d22}, [pc :256], sl
   315e0:	strls	r6, [r2], #-768	; 0xfffffd00
   315e4:	ldmib	sl, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   315e8:	stmdbmi	r2, {r5, r6, r8, fp, ip, sp, pc}^
   315ec:			; <UNDEFINED> instruction: 0x464a463b
   315f0:	ldrbtmi	r2, [r9], #-2
   315f4:	mcr2	7, 0, pc, cr0, cr0, {7}	; <UNPREDICTABLE>
   315f8:			; <UNDEFINED> instruction: 0x3008f9b6
   315fc:			; <UNDEFINED> instruction: 0xf73f2b01
   31600:			; <UNDEFINED> instruction: 0xe790ae95
   31604:	mrc	7, 5, APSR_nzcv, cr4, cr4, {6}
   31608:	ldrdgt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   3160c:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   31610:	ldrbtmi	r4, [ip], #1570	; 0x622
   31614:			; <UNDEFINED> instruction: 0xf8cd4619
   31618:	andls	ip, r1, r0
   3161c:			; <UNDEFINED> instruction: 0xf7d54638
   31620:			; <UNDEFINED> instruction: 0xe7e2eab4
   31624:	ldrbcc	pc, [pc, #79]!	; 3167b <fchmod@plt+0x2aabf>	; <UNPREDICTABLE>
   31628:			; <UNDEFINED> instruction: 0xf7d5e780
   3162c:	bmi	d2b9ec <full_module_path@@Base+0xcb2484>
   31630:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   31634:			; <UNDEFINED> instruction: 0xf7f02003
   31638:	ldrt	pc, [sl], fp, lsr #20	; <UNPREDICTABLE>
   3163c:	mrc	7, 4, APSR_nzcv, cr8, cr4, {6}
   31640:	strtmi	r4, [fp], -pc, lsr #18
   31644:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
   31648:	ldrbcc	pc, [pc, #79]!	; 3169f <fchmod@plt+0x2aae3>	; <UNPREDICTABLE>
   3164c:	andcs	r9, r3, r0
   31650:	ldc2l	7, cr15, [r2, #960]	; 0x3c0
   31654:	stmdbmi	fp!, {r4, r5, r6, r8, r9, sl, sp, lr, pc}
   31658:			; <UNDEFINED> instruction: 0xf04f2003
   3165c:	ldrbtmi	r3, [r9], #-1535	; 0xfffffa01
   31660:	stc2l	7, cr15, [sl, #960]	; 0x3c0
   31664:	stmdbmi	r8!, {r3, r5, r6, r8, r9, sl, sp, lr, pc}
   31668:	andsne	pc, r9, #64, 4
   3166c:	ldrbtmi	r2, [r9], #-35	; 0xffffffdd
   31670:			; <UNDEFINED> instruction: 0xf846f7e6
   31674:	andcs	r4, r3, r5, lsr #18
   31678:	ldrbcc	pc, [pc, #79]!	; 316cf <fchmod@plt+0x2ab13>	; <UNPREDICTABLE>
   3167c:			; <UNDEFINED> instruction: 0xf7f04479
   31680:			; <UNDEFINED> instruction: 0xe759fdbb
   31684:	mrc	7, 7, APSR_nzcv, cr12, cr4, {6}
   31688:			; <UNDEFINED> instruction: 0xf7d42000
   3168c:	ldr	lr, [sp], r0, lsl #30
   31690:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
   31694:			; <UNDEFINED> instruction: 0xf968f7ec
   31698:	andeq	r0, r0, ip, lsr #7
   3169c:	andeq	lr, r1, r2, lsl r1
   316a0:	andeq	r5, r3, lr, asr #16
   316a4:	andeq	r5, r3, lr, lsr r8
   316a8:	andeq	r0, r0, r0, lsl #11
   316ac:	ldrdeq	lr, [r1], -lr	; <UNPREDICTABLE>
   316b0:	ldrdeq	pc, [r1], -r4
   316b4:	andeq	lr, r1, r4, lsl #1
   316b8:	muleq	r1, r2, r0
   316bc:	ldrdeq	lr, [r1], -r4
   316c0:	andeq	lr, r1, r0, lsr #2
   316c4:	andeq	lr, r1, r0, lsl r1
   316c8:	andeq	r0, r0, r0, lsl #10
   316cc:	strdeq	r5, [r4], -r0
   316d0:			; <UNDEFINED> instruction: 0xfffffbcb
   316d4:	andeq	r0, r0, ip, asr #12
   316d8:	muleq	r1, r6, r0
   316dc:	andeq	lr, r1, lr, asr r0
   316e0:	andeq	sp, r1, r8, asr pc
   316e4:	andeq	sp, r1, r6, lsl pc
   316e8:	andeq	sp, r1, ip, ror lr
   316ec:	andeq	r5, r3, r2, lsl #8
   316f0:	andeq	pc, r1, lr, lsr r0	; <UNPREDICTABLE>
   316f4:	ldrdeq	sp, [r1], -r6
   316f8:	muleq	r1, sl, sp
   316fc:	andeq	sp, r1, ip, lsl sp
   31700:	andeq	sp, r1, r2, ror #24
   31704:	andeq	sp, r1, lr, ror #23
   31708:	andeq	sp, r1, sl, lsl #25
   3170c:	muleq	r1, r4, fp
   31710:	andeq	sp, r1, r6, lsr ip
   31714:	svcmi	0x00f0e92d
   31718:	stc	6, cr4, [sp, #-580]!	; 0xfffffdbc
   3171c:	ldrmi	r8, [lr], -r2, lsl #22
   31720:	strmi	r4, [r4], -r6, asr #21
   31724:	strmi	r4, [pc], -r6, asr #23
   31728:	stmiami	r6, {r1, r3, r4, r5, r6, sl, lr}^
   3172c:	stclmi	0, cr11, [r6, #572]	; 0x23c
   31730:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   31734:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
   31738:			; <UNDEFINED> instruction: 0xf04f930d
   3173c:			; <UNDEFINED> instruction: 0xf7d40300
   31740:	stmdacs	r0, {r1, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   31744:	adcshi	pc, r2, r0
   31748:	strmi	r2, [r0], r5, lsr #2
   3174c:	stmda	r0, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31750:	suble	r2, lr, r0, lsl #16
   31754:			; <UNDEFINED> instruction: 0xf7d54620
   31758:			; <UNDEFINED> instruction: 0x4681e830
   3175c:			; <UNDEFINED> instruction: 0xf7d54640
   31760:			; <UNDEFINED> instruction: 0xf898e82c
   31764:	andcc	r2, r1, r0
   31768:	strbmi	fp, [r6], -sl, lsl #3
   3176c:	bcs	983040 <full_module_path@@Base+0x909ad8>
   31770:	svcne	0x0001f813
   31774:	sadd16mi	fp, lr, ip
   31778:	tstle	r6, sl, lsl #12
   3177c:	svclt	0x00172925
   31780:			; <UNDEFINED> instruction: 0xf8164448
   31784:	ldrmi	r2, [lr], -r2, lsl #30
   31788:	bcs	42fb8 <fchmod@plt+0x3c3fc>
   3178c:	andcs	sp, r0, #-2147483589	; 0x8000003b
   31790:			; <UNDEFINED> instruction: 0xf7ec2101
   31794:			; <UNDEFINED> instruction: 0x4606f875
   31798:			; <UNDEFINED> instruction: 0xf0002800
   3179c:			; <UNDEFINED> instruction: 0xf898814a
   317a0:	strmi	r2, [r3], -r0
   317a4:	ldmdblt	r2, {r4, r9, sl, lr}^
   317a8:	ldrbmi	lr, [r2], -r0, lsr #32
   317ac:	muleq	r0, r8, r8
   317b0:	ldrmi	r4, [r0], r2, asr #13
   317b4:	bleq	af7c8 <full_module_path@@Base+0x36260>
   317b8:	muleq	r1, sl, r8
   317bc:	stmdacs	r5!, {r4, r5, r7, r8, ip, sp, pc}
   317c0:	beq	adbe8 <full_module_path@@Base+0x34680>
   317c4:			; <UNDEFINED> instruction: 0xf898d1f1
   317c8:	stmdacs	r5!, {r0}
   317cc:	stmdacs	r8, {r0, r1, r3, r5, r6, ip, lr, pc}^
   317d0:	ldrmi	sp, [r8], -fp, ror #3
   317d4:	strtmi	r4, [r1], -sl, asr #12
   317d8:	stmdaeq	r2, {r3, r8, ip, sp, lr, pc}
   317dc:	ldcl	7, cr15, [r6, #848]!	; 0x350
   317e0:			; <UNDEFINED> instruction: 0xf89a4603
   317e4:	strbmi	r0, [fp], #-1
   317e8:	mvnle	r2, r0, lsl #16
   317ec:	andsvc	r2, sl, r0, lsl #4
   317f0:	strbmi	lr, [r6], -r0
   317f4:	stmiapl	fp!, {r0, r2, r4, r7, r8, r9, fp, lr}^
   317f8:			; <UNDEFINED> instruction: 0xf9b39303
   317fc:	blcs	3d824 <fchmod@plt+0x36c68>
   31800:	bmi	fe528c28 <full_module_path@@Base+0xfe4af6c0>
   31804:	ldmibmi	r3, {r0, r1, r5, r9, sl, lr}
   31808:	ldrbtmi	r2, [sl], #-2
   3180c:	ldrbtmi	r9, [r9], #-1792	; 0xfffff900
   31810:	ldc2l	7, cr15, [r2], #960	; 0x3c0
   31814:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   31818:	strtmi	r2, [r2], -r0, lsl #8
   3181c:			; <UNDEFINED> instruction: 0xf8c82101
   31820:	andcs	r4, r2, r4
   31824:			; <UNDEFINED> instruction: 0xf04f9405
   31828:	stmib	r8, {r4, r8, fp}^
   3182c:			; <UNDEFINED> instruction: 0xf8cd4402
   31830:			; <UNDEFINED> instruction: 0xf7d59010
   31834:	mcrrne	9, 4, lr, r2, cr0	; <UNPREDICTABLE>
   31838:	rsbsle	r4, fp, r7, lsl #12
   3183c:	beq	96dc78 <full_module_path@@Base+0x8f4710>
   31840:	strbmi	r9, [sl], -r9, lsl #8
   31844:	bleq	202d988 <full_module_path@@Base+0x1fb4420>
   31848:			; <UNDEFINED> instruction: 0xf8ca4651
   3184c:			; <UNDEFINED> instruction: 0xf8ca4008
   31850:	vaddl.s8	q10, d0, d12
   31854:			; <UNDEFINED> instruction: 0xf04f1b00
   31858:			; <UNDEFINED> instruction: 0xf8cd0302
   3185c:			; <UNDEFINED> instruction: 0xf8adb028
   31860:			; <UNDEFINED> instruction: 0xf7d43024
   31864:	stmdacs	r0, {r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   31868:			; <UNDEFINED> instruction: 0xf7d4d037
   3186c:	strmi	lr, [r3], lr, asr #31
   31870:			; <UNDEFINED> instruction: 0xf7d54638
   31874:	bmi	1e6be0c <full_module_path@@Base+0x1df28a4>
   31878:			; <UNDEFINED> instruction: 0xf8db2003
   3187c:			; <UNDEFINED> instruction: 0xf04f1000
   31880:	ldrbtmi	r3, [sl], #-2815	; 0xfffff501
   31884:			; <UNDEFINED> instruction: 0xf904f7f0
   31888:	blmi	1b84260 <full_module_path@@Base+0x1b0acf8>
   3188c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   31890:	blls	38b900 <full_module_path@@Base+0x312398>
   31894:			; <UNDEFINED> instruction: 0xf040405a
   31898:			; <UNDEFINED> instruction: 0x465080bb
   3189c:	ldc	0, cr11, [sp], #60	; 0x3c
   318a0:	pop	{r1, r8, r9, fp, pc}
   318a4:			; <UNDEFINED> instruction: 0xf1088ff0
   318a8:	str	r0, [r3, r2, lsl #16]
   318ac:	stmiapl	fp!, {r0, r1, r2, r5, r6, r8, r9, fp, lr}^
   318b0:			; <UNDEFINED> instruction: 0x3008f9b3
   318b4:	vstrle	d2, [r8, #-0]
   318b8:	strtmi	r4, [r3], -r9, ror #20
   318bc:	andcs	r4, r2, r9, ror #18
   318c0:	smlsdxls	r0, sl, r4, r4
   318c4:			; <UNDEFINED> instruction: 0xf7f04479
   318c8:			; <UNDEFINED> instruction: 0x4633fc97
   318cc:	ldrtmi	r4, [r9], -sl, asr #12
   318d0:			; <UNDEFINED> instruction: 0xf7ff4620
   318d4:			; <UNDEFINED> instruction: 0x4682fbff
   318d8:	ldrdcs	lr, [r1, -r6]
   318dc:			; <UNDEFINED> instruction: 0xf7d54638
   318e0:	stmdacs	r0, {r4, r5, r6, fp, sp, lr, pc}
   318e4:	blge	165ff0 <full_module_path@@Base+0xeca88>
   318e8:	ldrtmi	r4, [r8], -r1, asr #12
   318ec:	mcr	6, 0, r4, cr8, cr10, {0}
   318f0:			; <UNDEFINED> instruction: 0xf7d53a10
   318f4:	stmdacs	r0, {r1, r2, r3, r5, r7, fp, sp, lr, pc}
   318f8:			; <UNDEFINED> instruction: 0x4602d1b7
   318fc:	andcs	r2, r2, r1, lsl #2
   31900:	ldm	r8, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31904:	strmi	r1, [r4], -r3, asr #24
   31908:			; <UNDEFINED> instruction: 0xf7e9d0af
   3190c:			; <UNDEFINED> instruction: 0x464afed7
   31910:	strtmi	r4, [r0], -r1, asr #12
   31914:	andslt	pc, r8, sp, asr #17
   31918:	ldmdb	lr, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3191c:	tstle	sp, r1
   31920:	svc	0x0072f7d4
   31924:	strmi	r6, [r3], r3, lsl #16
   31928:	suble	r2, fp, r3, ror fp
   3192c:			; <UNDEFINED> instruction: 0xf7d54620
   31930:	ldr	lr, [sp, r6, lsl #18]
   31934:	svc	0x0068f7d4
   31938:	ldr	r4, [ip, r3, lsl #13]
   3193c:	mrc	6, 0, r4, cr8, cr1, {2}
   31940:			; <UNDEFINED> instruction: 0x46382a10
   31944:	ldcl	7, cr15, [r6, #848]!	; 0x350
   31948:	svccc	0x00fff1b0
   3194c:	subsle	r4, fp, r2, lsl #13
   31950:			; <UNDEFINED> instruction: 0xf7d54638
   31954:			; <UNDEFINED> instruction: 0x4620e8f4
   31958:	cdp2	7, 12, cr15, cr2, cr9, {7}
   3195c:			; <UNDEFINED> instruction: 0xf9b39b03
   31960:	blcs	3d990 <fchmod@plt+0x36dd4>
   31964:	stmdbmi	r0, {r0, r2, r8, sl, fp, ip, lr, pc}^
   31968:	andcs	r4, r2, r2, lsr r6
   3196c:			; <UNDEFINED> instruction: 0xf7f04479
   31970:	pld	[r5, r3, asr #24]
   31974:	cdpne	8, 0, cr14, cr7, cr8, {0}
   31978:	tstle	sl, ip, asr #22
   3197c:			; <UNDEFINED> instruction: 0xf7d54650
   31980:			; <UNDEFINED> instruction: 0x4639e8de
   31984:			; <UNDEFINED> instruction: 0xf7d44620
   31988:	stmdacs	r0, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}
   3198c:	strtmi	sp, [r0], -r5, lsl #22
   31990:			; <UNDEFINED> instruction: 0xf7d42101
   31994:	stmdacs	r0, {r4, r7, r8, sl, fp, sp, lr, pc}
   31998:	ldmdami	r4!, {r0, r1, r2, r3, r9, fp, ip, lr, pc}
   3199c:	bmi	d43270 <full_module_path@@Base+0xcc9d08>
   319a0:	stmdapl	r8!, {r0, r8, sp}
   319a4:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   319a8:	svc	0x0096f7d4
   319ac:			; <UNDEFINED> instruction: 0xf7d42001
   319b0:			; <UNDEFINED> instruction: 0x4620eef2
   319b4:	stmia	r2, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   319b8:	ldrtmi	lr, [r0], -r6, ror #14
   319bc:	mcr	7, 4, pc, cr12, cr4, {6}	; <UNPREDICTABLE>
   319c0:	mcr	7, 7, pc, cr8, cr4, {6}	; <UNPREDICTABLE>
   319c4:	mrc	6, 0, r4, cr8, cr1, {2}
   319c8:			; <UNDEFINED> instruction: 0x46382a10
   319cc:	ldc	7, cr15, [r2, #848]!	; 0x350
   319d0:	svccc	0x00fff1b0
   319d4:	adcle	r4, r9, r2, lsl #13
   319d8:			; <UNDEFINED> instruction: 0xf7d54638
   319dc:			; <UNDEFINED> instruction: 0x4620e8b0
   319e0:	cdp2	7, 7, cr15, cr14, cr9, {7}
   319e4:	strbmi	r4, [r1], -sl, asr #12
   319e8:			; <UNDEFINED> instruction: 0xf7d54620
   319ec:	stmdacs	r0, {r1, r2, r4, r5, r7, fp, sp, lr, pc}
   319f0:			; <UNDEFINED> instruction: 0xf8dbd0b4
   319f4:	blcs	1abd9fc <full_module_path@@Base+0x1a44494>
   319f8:			; <UNDEFINED> instruction: 0x4650d0b0
   319fc:	ldm	lr, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   31a00:			; <UNDEFINED> instruction: 0xf7d54620
   31a04:			; <UNDEFINED> instruction: 0xe736e89c
   31a08:	mrc	7, 7, APSR_nzcv, cr14, cr4, {6}
   31a0c:	str	r4, [sp, r3, lsl #13]
   31a10:	ldc	7, cr15, [r6, #-848]!	; 0xfffffcb0
   31a14:	mrc	7, 7, APSR_nzcv, cr8, cr4, {6}
   31a18:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
   31a1c:	andcs	r6, r3, r1, lsl #16
   31a20:			; <UNDEFINED> instruction: 0xf836f7f0
   31a24:	vst2.8	{d20,d22}, [pc :64], r4
   31a28:	andcs	r7, lr, r2, asr r2
   31a2c:			; <UNDEFINED> instruction: 0xf7e54479
   31a30:	ldmdami	r2, {r0, r1, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   31a34:			; <UNDEFINED> instruction: 0xf7eb4478
   31a38:	svclt	0x0000ff97
   31a3c:	andeq	r5, r3, ip, lsl r2
   31a40:	andeq	r0, r0, ip, lsr #7
   31a44:	andeq	sp, r1, lr, asr #25
   31a48:	andeq	r5, r3, r0, lsl r2
   31a4c:	andeq	r0, r0, r0, lsl #11
   31a50:	muleq	r1, lr, ip
   31a54:	andeq	sp, r1, lr, lsl ip
   31a58:	ldrdeq	sp, [r1], -r2
   31a5c:	strheq	r5, [r3], -r8
   31a60:	andeq	lr, r1, r4, lsr #20
   31a64:	andeq	sp, r1, r8, ror #22
   31a68:	andeq	sp, r1, r0, lsl #22
   31a6c:	andeq	r0, r0, r4, lsr r4
   31a70:	strdeq	sp, [r1], -r0
   31a74:	andeq	sp, r1, r2, ror sl
   31a78:	andeq	sp, r1, ip, asr #17
   31a7c:	andeq	sp, r1, r0, ror #19
   31a80:	ldrdgt	pc, [r4], #-143	; 0xffffff71
   31a84:	ldrlt	r2, [r0, #-257]	; 0xfffffeff
   31a88:	cfldrsmi	mvf4, [r0], {252}	; 0xfc
   31a8c:	bge	15dcac <full_module_path@@Base+0xe4744>
   31a90:	andls	sl, r0, #3072	; 0xc00
   31a94:			; <UNDEFINED> instruction: 0xf85c2203
   31a98:	stmdavs	r4!, {r2, lr}
   31a9c:			; <UNDEFINED> instruction: 0xf04f9405
   31aa0:	strcs	r0, [r4], #-1024	; 0xfffffc00
   31aa4:			; <UNDEFINED> instruction: 0xf7d49404
   31aa8:	bmi	2ad0d8 <full_module_path@@Base+0x233b70>
   31aac:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   31ab0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   31ab4:	subsmi	r9, sl, r5, lsl #22
   31ab8:	blx	fec65ed0 <full_module_path@@Base+0xfebec968>
   31abc:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   31ac0:	ldclt	0, cr11, [r0, #-24]	; 0xffffffe8
   31ac4:	ldcl	7, cr15, [ip], {212}	; 0xd4
   31ac8:			; <UNDEFINED> instruction: 0x00034ebc
   31acc:	andeq	r0, r0, ip, lsr #7
   31ad0:	muleq	r3, r6, lr
   31ad4:	svcmi	0x00f0e92d
   31ad8:	cfstrs	mvf2, [sp, #-4]!
   31adc:			; <UNDEFINED> instruction: 0xf04f8b02
   31ae0:			; <UNDEFINED> instruction: 0xf8df0e00
   31ae4:			; <UNDEFINED> instruction: 0xf8df2458
   31ae8:	ldrbtmi	r3, [sl], #-1112	; 0xfffffba8
   31aec:	ldrbpl	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   31af0:	ldrbvc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   31af4:	ldmpl	r3, {r0, r2, r3, r4, r5, r6, r7, ip, sp, pc}^
   31af8:			; <UNDEFINED> instruction: 0xf8df447d
   31afc:	ldrbtmi	r2, [pc], #-1104	; 31b04 <fchmod@plt+0x2af48>
   31b00:	cmnls	fp, #1769472	; 0x1b0000
   31b04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   31b08:	addmi	pc, r4, r5, asr #17
   31b0c:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   31b10:	ldmpl	sl!, {r4, r8, sl, fp, sp, pc}
   31b14:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
   31b18:	ldrtvs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   31b1c:	ldrbtmi	r9, [lr], #-522	; 0xfffffdf6
   31b20:	ldmpl	fp!, {r1, r4, fp, sp, lr}^
   31b24:	strtmi	r9, [r9], -ip, lsl #2
   31b28:	strtmi	r9, [r2], -r4, lsl #4
   31b2c:			; <UNDEFINED> instruction: 0xf8d39d04
   31b30:	movwcs	r9, #40960	; 0xa000
   31b34:	cdpge	6, 7, cr9, cr8, cr0, {0}
   31b38:	andls	r9, sp, r1
   31b3c:	subvs	r4, sp, r0, lsr r6
   31b40:	addvs	sl, ip, pc, lsl #26
   31b44:	tstls	r8, ip
   31b48:			; <UNDEFINED> instruction: 0xf8c84619
   31b4c:	stmib	sp, {lr}^
   31b50:	stmib	sp, {r0, r1, r4, r9, sl, fp, sp, lr, pc}^
   31b54:			; <UNDEFINED> instruction: 0xf8cdee15
   31b58:	strls	lr, [r9, #-92]	; 0xffffffa4
   31b5c:	ldmda	r4, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   31b60:	movwcs	lr, #35293	; 0x89dd
   31b64:			; <UNDEFINED> instruction: 0x46484631
   31b68:	svc	0x009ef7d4
   31b6c:	stmdacs	r0, {r0, r1, r3, ip, pc}
   31b70:			; <UNDEFINED> instruction: 0x81b9f040
   31b74:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
   31b78:			; <UNDEFINED> instruction: 0xf0002b00
   31b7c:	stflsd	f0, [fp, #-708]	; 0xfffffd3c
   31b80:			; <UNDEFINED> instruction: 0x462869db
   31b84:	blcs	3ef90 <fchmod@plt+0x383d4>
   31b88:	strdcc	sp, [r2], -sl
   31b8c:	mrscs	r2, R12_usr
   31b90:	cdp2	7, 7, cr15, cr6, cr11, {7}
   31b94:	mrscs	r2, R12_usr
   31b98:	strtmi	r4, [r8], -r3, lsl #13
   31b9c:	cdp2	7, 7, cr15, cr0, cr11, {7}
   31ba0:			; <UNDEFINED> instruction: 0xf680fab0
   31ba4:	ldmdbeq	r6!, {r1, r2, ip, pc}^
   31ba8:	svceq	0x0000f1bb
   31bac:	strcs	fp, [r1], -r8, lsl #30
   31bb0:	cmple	r8, r0, lsl #28
   31bb4:	ldmdavs	ip, {r0, r3, r8, r9, fp, ip, pc}
   31bb8:			; <UNDEFINED> instruction: 0xf0002c00
   31bbc:	blmi	ff9d2254 <full_module_path@@Base+0xff958cec>
   31bc0:			; <UNDEFINED> instruction: 0xf8cd4635
   31bc4:	ldrbtmi	fp, [fp], #-28	; 0xffffffe4
   31bc8:	bcc	46d3f0 <full_module_path@@Base+0x3f3e88>
   31bcc:	ldrbtmi	r4, [fp], #-3043	; 0xfffff41d
   31bd0:	mla	r3, fp, r6, r4
   31bd4:	tstcs	r1, r4, lsl #6
   31bd8:	andcs	r9, r2, #0, 6
   31bdc:			; <UNDEFINED> instruction: 0xf7d44643
   31be0:	blmi	ff82c9c0 <full_module_path@@Base+0xff7b3458>
   31be4:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   31be8:			; <UNDEFINED> instruction: 0xf0002900
   31bec:	stmdavc	fp, {r0, r4, r5, r6, r7, pc}
   31bf0:			; <UNDEFINED> instruction: 0x4648b113
   31bf4:			; <UNDEFINED> instruction: 0xf95ef7ff
   31bf8:	blcs	2cbd8c <full_module_path@@Base+0x252824>
   31bfc:	stmdbvs	r2!, {r0, r1, r2, r4, r5, ip, lr, pc}
   31c00:	stmdbvs	r1!, {r3, r6, r9, sl, lr}^
   31c04:	mrc	7, 0, APSR_nzcv, cr10, cr4, {6}
   31c08:	vmlal.s8	q9, d0, d0
   31c0c:	blls	211f2c <full_module_path@@Base+0x1989c4>
   31c10:	eorls	pc, r6, r3, asr #16
   31c14:	stmibvs	r4!, {r0, r9, sl, ip, sp}^
   31c18:	eorsle	r2, ip, r0, lsl #24
   31c1c:	andne	lr, r2, #212, 18	; 0x350000
   31c20:			; <UNDEFINED> instruction: 0xf7d46860
   31c24:			; <UNDEFINED> instruction: 0xf1b0ef48
   31c28:			; <UNDEFINED> instruction: 0x46813fff
   31c2c:	stmdavs	r3!, {r1, r4, r6, r7, r8, ip, lr, pc}^
   31c30:			; <UNDEFINED> instruction: 0xf7d49305
   31c34:	ldmib	r4, {r1, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
   31c38:	blls	1da448 <full_module_path@@Base+0x160ee0>
   31c3c:	bl	116454 <full_module_path@@Base+0x9ceec>
   31c40:	strcc	r0, [r1, #-2437]	; 0xfffff67b
   31c44:			; <UNDEFINED> instruction: 0xf7d46800
   31c48:	bls	16d158 <full_module_path@@Base+0xf3bf0>
   31c4c:			; <UNDEFINED> instruction: 0xf8cd9b05
   31c50:	andls	sl, r1, #0
   31c54:			; <UNDEFINED> instruction: 0x4601465a
   31c58:	tstls	r2, r8, asr #12
   31c5c:			; <UNDEFINED> instruction: 0xf7d42101
   31c60:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   31c64:	ldmmi	pc!, {r0, r1, r2, r4, r6, r7, r9, fp, ip, lr, pc}	; <UNPREDICTABLE>
   31c68:			; <UNDEFINED> instruction: 0xf7eb4478
   31c6c:	movwcs	pc, #20093	; 0x4e7d	; <UNPREDICTABLE>
   31c70:	movwls	r2, #538	; 0x21a
   31c74:	strbmi	r2, [r3], -r9, lsr #2
   31c78:			; <UNDEFINED> instruction: 0xf7d44648
   31c7c:	stmdacs	r0, {r3, r5, r8, r9, fp, sp, lr, pc}
   31c80:	blls	2e877c <full_module_path@@Base+0x26f214>
   31c84:	blcs	2cbcf8 <full_module_path@@Base+0x252790>
   31c88:			; <UNDEFINED> instruction: 0x4648d0b9
   31c8c:	svc	0x0056f7d4
   31c90:			; <UNDEFINED> instruction: 0x2c0069e4
   31c94:	blls	2a63a4 <full_module_path@@Base+0x22ce3c>
   31c98:			; <UNDEFINED> instruction: 0xb01cf8dd
   31c9c:			; <UNDEFINED> instruction: 0xf04f6818
   31ca0:			; <UNDEFINED> instruction: 0xf84b33ff
   31ca4:	tstlt	r8, r6, lsr #32
   31ca8:	mrc	7, 7, APSR_nzcv, cr2, cr4, {6}
   31cac:	stflsd	f3, [r6], {213}	; 0xd5
   31cb0:	streq	lr, [r5, #2820]	; 0xb04
   31cb4:	blmi	feb5e174 <full_module_path@@Base+0xfeae4c0c>
   31cb8:			; <UNDEFINED> instruction: 0xf9b358fb
   31cbc:	blcs	3dcd4 <fchmod@plt+0x37118>
   31cc0:	stmdavs	r1!, {r1, r3, r8, sl, fp, ip, lr, pc}
   31cc4:	tstls	r4, r8, lsl #12
   31cc8:	ldcl	7, cr15, [r6, #-848]!	; 0xfffffcb0
   31ccc:	movwcs	r9, #2308	; 0x904
   31cd0:	andcs	r4, r6, r2, lsl #12
   31cd4:			; <UNDEFINED> instruction: 0xf826f7f0
   31cd8:	bleq	16fe30 <full_module_path@@Base+0xf68c8>
   31cdc:	bl	10efc34 <full_module_path@@Base+0x10766cc>
   31ce0:	mvnle	r4, ip, lsr #5
   31ce4:			; <UNDEFINED> instruction: 0xf7d49806
   31ce8:	blge	62c9e8 <full_module_path@@Base+0x5b3480>
   31cec:	andcs	sl, r0, #901120	; 0xdc000
   31cf0:			; <UNDEFINED> instruction: 0xf0002e00
   31cf4:			; <UNDEFINED> instruction: 0xf843810e
   31cf8:	addmi	r2, fp, #4, 30
   31cfc:			; <UNDEFINED> instruction: 0xf8dbd1fb
   31d00:			; <UNDEFINED> instruction: 0xf1b88000
   31d04:			; <UNDEFINED> instruction: 0xf2c00f00
   31d08:			; <UNDEFINED> instruction: 0xf04f8114
   31d0c:			; <UNDEFINED> instruction: 0xf8dd36ff
   31d10:	ldrtmi	sl, [r3], -ip, lsr #32
   31d14:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   31d18:	ldrbmi	r4, [ip], -r6, asr #12
   31d1c:	ldrmi	r2, [r8], r1, lsl #10
   31d20:	stmdavs	r0!, {r2, r3, r4, sp, lr, pc}
   31d24:	beq	ae154 <full_module_path@@Base+0x34bec>
   31d28:	bl	ff66fc80 <full_module_path@@Base+0xff5f6718>
   31d2c:			; <UNDEFINED> instruction: 0xf8546821
   31d30:	submi	r6, pc, #4, 30
   31d34:	tsteq	pc, #1	; <UNPREDICTABLE>
   31d38:	ldreq	pc, [pc, -r7]
   31d3c:	rsbsmi	fp, fp, #88, 30	; 0x160
   31d40:	blx	183368 <full_module_path@@Base+0x109e00>
   31d44:	strbmi	pc, [pc], -r3, lsl #6	; <UNPREDICTABLE>
   31d48:	selmi	fp, r8, r8
   31d4c:			; <UNDEFINED> instruction: 0xf8592e00
   31d50:	b	10f9dd8 <full_module_path@@Base+0x1080870>
   31d54:			; <UNDEFINED> instruction: 0xf8490302
   31d58:	blle	113dde0 <full_module_path@@Base+0x10c4878>
   31d5c:	cdp2	0, 0, cr15, cr2, cr6, {0}
   31d60:	ldrtmi	r4, [r0], -r1, lsl #12
   31d64:	mcr	7, 1, pc, cr12, cr4, {6}	; <UNPREDICTABLE>
   31d68:	ble	ff6bbd70 <full_module_path@@Base+0xff642808>
   31d6c:	stcl	7, cr15, [ip, #-848]	; 0xfffffcb0
   31d70:	ldrbtmi	r4, [sl], #-2686	; 0xfffff582
   31d74:	strmi	r6, [r4], -r1, lsl #16
   31d78:			; <UNDEFINED> instruction: 0xf7ef2003
   31d7c:	stmdavs	r3!, {r0, r3, r7, r9, sl, fp, ip, sp, lr, pc}
   31d80:	tstle	r3, r2, ror #22
   31d84:	blcs	436d8 <fchmod@plt+0x3cb1c>
   31d88:	sbchi	pc, sp, r0, asr #32
   31d8c:	vst2.16	{d20,d22}, [pc :256], r8
   31d90:	andcs	r7, sl, lr, lsl #4
   31d94:			; <UNDEFINED> instruction: 0xf7e54479
   31d98:	pld	[r4, r3	; <illegal shifter operand>]
   31d9c:	blls	1ed27c <full_module_path@@Base+0x173d14>
   31da0:	beq	fe1ac9b4 <full_module_path@@Base+0xfe13344c>
   31da4:			; <UNDEFINED> instruction: 0xf7d46800
   31da8:			; <UNDEFINED> instruction: 0x2101ec92
   31dac:	bcs	46d614 <full_module_path@@Base+0x3f40ac>
   31db0:	ldrbmi	r4, [r0], -r3, lsl #12
   31db4:	beq	ac9d0 <full_module_path@@Base+0x33468>
   31db8:	strls	r6, [r0, #-2149]	; 0xfffff79b
   31dbc:	mcrr	7, 13, pc, ip, cr4	; <UNPREDICTABLE>
   31dc0:			; <UNDEFINED> instruction: 0xf6ff2800
   31dc4:			; <UNDEFINED> instruction: 0x4648af50
   31dc8:			; <UNDEFINED> instruction: 0xf7d44655
   31dcc:			; <UNDEFINED> instruction: 0xe722eeb8
   31dd0:	ldc2	0, cr15, [ip, #24]!
   31dd4:			; <UNDEFINED> instruction: 0xf43f2800
   31dd8:	stmdavc	r3, {r0, r1, r2, r3, r8, r9, sl, fp, sp, pc}
   31ddc:			; <UNDEFINED> instruction: 0xf43f2b00
   31de0:	strmi	sl, [r1], -fp, lsl #30
   31de4:	strbmi	lr, [r6], -r5, lsl #14
   31de8:			; <UNDEFINED> instruction: 0xf50d4b62
   31dec:			; <UNDEFINED> instruction: 0xf8df79b0
   31df0:	strcc	r8, [r1], -r8, lsl #3
   31df4:	movwls	r4, #17531	; 0x447b
   31df8:	ldrbtmi	r4, [r8], #2912	; 0xb60
   31dfc:			; <UNDEFINED> instruction: 0x46caac38
   31e00:	sxtahmi	r4, r9, fp, ror #8
   31e04:	mcr	6, 0, r4, cr8, cr7, {1}
   31e08:	blls	240650 <full_module_path@@Base+0x1c70e8>
   31e0c:	andsvs	r2, sp, r0, lsl #11
   31e10:	cdp2	7, 3, cr15, cr0, cr15, {7}
   31e14:	strbmi	r4, [r9], -sl, lsr #12
   31e18:			; <UNDEFINED> instruction: 0xf7d44620
   31e1c:	movwcs	lr, #2776	; 0xad8
   31e20:			; <UNDEFINED> instruction: 0x4621461a
   31e24:	movwls	r4, #1592	; 0x638
   31e28:	bl	26fd80 <full_module_path@@Base+0x1f6818>
   31e2c:	stclle	8, cr2, [ip]
   31e30:	ldrdeq	pc, [r0], -fp
   31e34:	blle	ffa3be3c <full_module_path@@Base+0xff9c28d4>
   31e38:	strcs	r4, [r1, #-1630]	; 0xfffff9a2
   31e3c:			; <UNDEFINED> instruction: 0xf856e003
   31e40:	stmdacs	r0, {r2, r8, r9, sl, fp}
   31e44:			; <UNDEFINED> instruction: 0xf7d4dbe1
   31e48:	ldmdavs	r2!, {r1, r3, r6, r8, r9, fp, sp, lr, pc}
   31e4c:			; <UNDEFINED> instruction: 0xf0024251
   31e50:			; <UNDEFINED> instruction: 0xf001031f
   31e54:	svclt	0x0058011f
   31e58:	blx	18278c <full_module_path@@Base+0x109224>
   31e5c:			; <UNDEFINED> instruction: 0xf854f303
   31e60:	andmi	r0, r3, #32
   31e64:	ldrmi	sp, [r0], -fp, ror #1
   31e68:	bls	2437b4 <full_module_path@@Base+0x1ca24c>
   31e6c:	bl	18efdc4 <full_module_path@@Base+0x187685c>
   31e70:	blle	ff2b968c <full_module_path@@Base+0xff240124>
   31e74:	andcs	r9, r0, #4, 22	; 0x1000
   31e78:	andscs	r4, r1, r1, asr #12
   31e7c:	andcc	pc, r0, r8, asr #17
   31e80:	bl	fe26fdd8 <full_module_path@@Base+0xfe1f6870>
   31e84:	ldcl	7, cr15, [lr, #-848]!	; 0xfffffcb0
   31e88:	andsle	r2, r3, r0, lsl #16
   31e8c:	strtmi	sp, [r8], -r3, lsl #22
   31e90:	mrc	7, 2, APSR_nzcv, cr4, cr4, {6}
   31e94:			; <UNDEFINED> instruction: 0xf7d4e7b9
   31e98:	mrc	12, 0, lr, cr8, cr8, {5}
   31e9c:	stmdavs	r1, {r4, r9, fp, sp}
   31ea0:			; <UNDEFINED> instruction: 0xf7ef2003
   31ea4:			; <UNDEFINED> instruction: 0x4628fdf5
   31ea8:	mcr	7, 2, pc, cr8, cr4, {6}	; <UNPREDICTABLE>
   31eac:			; <UNDEFINED> instruction: 0xf7d42002
   31eb0:	str	lr, [sl, ip, asr #21]!
   31eb4:	ldrdeq	pc, [r0], -fp
   31eb8:	blle	17bec0 <full_module_path@@Base+0x102958>
   31ebc:	mrc	7, 1, APSR_nzcv, cr14, cr4, {6}
   31ec0:	svceq	0x0004f85b
   31ec4:	ble	ffe7becc <full_module_path@@Base+0xffe02964>
   31ec8:			; <UNDEFINED> instruction: 0xff22f7ef
   31ecc:	strtmi	r9, [r9], -ip, lsl #22
   31ed0:	ldrmi	r4, [r8, r8, lsr #12]
   31ed4:			; <UNDEFINED> instruction: 0xf7e59004
   31ed8:	stmdals	r4, {r0, r4, sl, fp, ip, sp, lr, pc}
   31edc:	b	1a6fe34 <full_module_path@@Base+0x19f68cc>
   31ee0:	strtmi	r9, [r0], -fp, lsl #26
   31ee4:			; <UNDEFINED> instruction: 0xf7d4e652
   31ee8:	stmdbmi	r5!, {r2, r6, r9, fp, sp, lr, pc}
   31eec:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
   31ef0:	andcs	r4, r3, r3, lsl #12
   31ef4:			; <UNDEFINED> instruction: 0xf980f7f0
   31ef8:	vmla.i8	d20, d0, d18
   31efc:	andcs	r2, sl, fp, lsr #4
   31f00:			; <UNDEFINED> instruction: 0xf7e54479
   31f04:			; <UNDEFINED> instruction: 0xf04ffbfd
   31f08:			; <UNDEFINED> instruction: 0xf8cb33ff
   31f0c:			; <UNDEFINED> instruction: 0xf7d43000
   31f10:	ldmdbmi	sp, {r1, r3, r5, r9, fp, sp, lr, pc}
   31f14:	bls	379f28 <full_module_path@@Base+0x3009c0>
   31f18:			; <UNDEFINED> instruction: 0xf7f04479
   31f1c:	ldrbmi	pc, [r8], -sp, ror #18	; <UNPREDICTABLE>
   31f20:	b	86fe78 <full_module_path@@Base+0x7f6910>
   31f24:	ldmdbmi	r9, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   31f28:	ldrbtmi	r2, [r9], #-2
   31f2c:			; <UNDEFINED> instruction: 0xf964f7f0
   31f30:	svcge	0x0018e72c
   31f34:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   31f38:	svclt	0x0000e756
   31f3c:	andeq	r4, r3, sl, asr lr
   31f40:	andeq	r0, r0, ip, lsr #7
   31f44:			; <UNDEFINED> instruction: 0x000451b0
   31f48:	andeq	r4, r3, r6, asr #28
   31f4c:			; <UNDEFINED> instruction: 0x000006b0
   31f50:	andeq	r0, r0, r4, ror #8
   31f54:	andeq	pc, r1, r2, ror r4	; <UNPREDICTABLE>
   31f58:	andeq	sp, r1, r6, ror #18
   31f5c:	andeq	sp, r1, lr, lsr r9
   31f60:	andeq	r0, r0, ip, asr #12
   31f64:	muleq	r1, r4, r8
   31f68:	andeq	r0, r0, r0, lsl #11
   31f6c:	andeq	sp, r1, r2, lsl r8
   31f70:	andeq	sp, r1, r4, ror #10
   31f74:			; <UNDEFINED> instruction: 0xfffff0a9
   31f78:	andeq	r4, r4, lr, lsr #29
   31f7c:	ldrdeq	sp, [r1], -ip
   31f80:	andeq	sp, r1, r2, ror #11
   31f84:	strdeq	sp, [r1], -r8
   31f88:	andeq	sp, r1, ip, lsr r6
   31f8c:	andeq	sp, r1, r6, ror r6
   31f90:	stmdavc	fp, {r0, r3, r8, ip, sp, pc}
   31f94:	ldrbmi	fp, [r0, -r3, lsl #18]!
   31f98:	svclt	0x008cf7fe
   31f9c:	mvnsmi	lr, #737280	; 0xb4000
   31fa0:			; <UNDEFINED> instruction: 0xf1001e0f
   31fa4:	bmi	f3efa8 <full_module_path@@Base+0xec5a40>
   31fa8:			; <UNDEFINED> instruction: 0xf04fbf14
   31fac:			; <UNDEFINED> instruction: 0xf04f0910
   31fb0:	andmi	r0, r3, #8, 18	; 0x20000
   31fb4:	ldrbtmi	r4, [sl], #-2873	; 0xfffff4c7
   31fb8:			; <UNDEFINED> instruction: 0xf8dfb08f
   31fbc:	strmi	r8, [r5], -r4, ror #1
   31fc0:			; <UNDEFINED> instruction: 0x460458d3
   31fc4:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   31fc8:			; <UNDEFINED> instruction: 0xf04f930d
   31fcc:	svclt	0x00140300
   31fd0:	movwcs	r2, #769	; 0x301
   31fd4:	svclt	0x00d8280f
   31fd8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   31fdc:	ldmdacs	r0, {r0, r1, r4, r5, r8, ip, sp, pc}
   31fe0:	ldreq	pc, [r0], #-79	; 0xffffffb1
   31fe4:	rsbeq	sp, r4, r2, lsl #26
   31fe8:	lfmle	f4, 2, [ip], #660	; 0x294
   31fec:			; <UNDEFINED> instruction: 0xf7d42014
   31ff0:			; <UNDEFINED> instruction: 0x4606eb56
   31ff4:	suble	r2, r9, r0, lsl #16
   31ff8:	blx	27a806 <full_module_path@@Base+0x20129e>
   31ffc:	ldrmi	pc, [r1], -r4
   32000:	ldc2	7, cr15, [lr], #-940	; 0xfffffc54
   32004:	stmdacs	r0, {r4, r5, sp, lr}
   32008:	blmi	9e6110 <full_module_path@@Base+0x96cba8>
   3200c:	bne	fee7a814 <full_module_path@@Base+0xfee012ac>
   32010:			; <UNDEFINED> instruction: 0xf8c66074
   32014:	svclt	0x0018900c
   32018:	adcsvs	r2, r2, r1, lsl #2
   3201c:			; <UNDEFINED> instruction: 0xf8588231
   32020:			; <UNDEFINED> instruction: 0xf9b33003
   32024:	addsmi	r3, r3, #28
   32028:	adcmi	sp, ip, #1472	; 0x5c0
   3202c:			; <UNDEFINED> instruction: 0xf88dbf04
   32030:			; <UNDEFINED> instruction: 0xf10d2014
   32034:	tstle	ip, r4, lsl r8
   32038:			; <UNDEFINED> instruction: 0xf804f7de
   3203c:	ldrtmi	r2, [r3], -r0, lsl #30
   32040:	svclt	0x00149401
   32044:			; <UNDEFINED> instruction: 0x21202140
   32048:	andhi	pc, r0, sp, asr #17
   3204c:	strmi	r9, [r2], -r2, lsl #2
   32050:	andcs	r4, r2, r5, lsl r9
   32054:			; <UNDEFINED> instruction: 0xf7f04479
   32058:	bmi	57039c <full_module_path@@Base+0x4f6e34>
   3205c:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   32060:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   32064:	subsmi	r9, sl, sp, lsl #22
   32068:			; <UNDEFINED> instruction: 0x4630d114
   3206c:	pop	{r0, r1, r2, r3, ip, sp, pc}
   32070:			; <UNDEFINED> instruction: 0xf10d83f0
   32074:	bmi	3b40cc <full_module_path@@Base+0x33ab64>
   32078:	strls	r2, [r1, #-800]	; 0xfffffce0
   3207c:			; <UNDEFINED> instruction: 0x4640447a
   32080:	ldrmi	r9, [r9], -r0, lsl #4
   32084:			; <UNDEFINED> instruction: 0xf7d42201
   32088:	ldrb	lr, [r5, r0, lsl #27]
   3208c:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   32090:	stc2l	7, cr15, [sl], #-940	; 0xfffffc54
   32094:	ldmib	r4!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32098:	andeq	r4, r3, lr, lsl #19
   3209c:	andeq	r0, r0, ip, lsr #7
   320a0:	andeq	r4, r3, r0, lsl #19
   320a4:	andeq	r0, r0, r0, lsl #11
   320a8:	andeq	sp, r1, r8, ror r6
   320ac:	andeq	r4, r3, r6, ror #17
   320b0:	andeq	sp, r1, r4, asr #12
   320b4:	andeq	sp, r1, lr, lsl r6
   320b8:	bmi	504d08 <full_module_path@@Base+0x48b7a0>
   320bc:	ldrlt	r4, [r0, #-1147]!	; 0xfffffb85
   320c0:	ldmpl	fp, {r2, r9, sl, lr}
   320c4:			; <UNDEFINED> instruction: 0xf9b3b083
   320c8:	blcs	3e140 <fchmod@plt+0x37584>
   320cc:			; <UNDEFINED> instruction: 0xf7dddd11
   320d0:			; <UNDEFINED> instruction: 0xf9b4ffb9
   320d4:			; <UNDEFINED> instruction: 0x46231010
   320d8:	stmdbmi	ip, {r8, fp, sp}
   320dc:	strbcs	fp, [r0, #-3860]	; 0xfffff0ec
   320e0:	ldrbtmi	r2, [r9], #-1312	; 0xfffffae0
   320e4:	stmdavs	r0!, {r1, r9, sl, lr}^
   320e8:	streq	lr, [r0, #-2509]	; 0xfffff633
   320ec:			; <UNDEFINED> instruction: 0xf7f02002
   320f0:	stmdavs	r0!, {r0, r1, r7, fp, ip, sp, lr, pc}
   320f4:	ldmdb	r6!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   320f8:	andlt	r4, r3, r0, lsr #12
   320fc:	ldrhtmi	lr, [r0], -sp
   32100:	stmdblt	lr!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   32104:	andeq	r4, r3, r8, lsl #17
   32108:	andeq	r0, r0, r0, lsl #11
   3210c:	andeq	sp, r1, r2, lsr #12
   32110:	svcmi	0x00f0e92d
   32114:	bmi	fe14396c <full_module_path@@Base+0xfe0ca404>
   32118:	blmi	fe143994 <full_module_path@@Base+0xfe0ca42c>
   3211c:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
   32120:			; <UNDEFINED> instruction: 0x6010f9b0
   32124:	andlt	pc, r8, #14614528	; 0xdf0000
   32128:	ldmpl	r3, {r0, r7, r9, sl, lr}^
   3212c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
   32130:			; <UNDEFINED> instruction: 0xf04f9305
   32134:	cdpcs	3, 0, cr0, cr0, cr0, {0}
   32138:	b	15662c8 <full_module_path@@Base+0x14ecd60>
   3213c:	svclt	0x000c0305
   32140:	beq	ae284 <full_module_path@@Base+0x34d1c>
   32144:	beq	6e288 <file_old_total@@Base+0x4fd8>
   32148:	svceq	0x0000f1ba
   3214c:	rschi	pc, r1, r0, asr #32
   32150:			; <UNDEFINED> instruction: 0xf8d99b10
   32154:			; <UNDEFINED> instruction: 0xf8d97004
   32158:			; <UNDEFINED> instruction: 0xf8d9100c
   3215c:	cmnlt	r3, r0
   32160:			; <UNDEFINED> instruction: 0xf8d9007b
   32164:	ldmibne	r8, {r3, sp}^
   32168:	stfeqd	f7, [r3], {-0}
   3216c:	eoreq	lr, r0, r0, lsr sl
   32170:	strbtmi	fp, [r0], -r8, lsr #30
   32174:	svceq	0x00a0ebb2
   32178:	mcrcs	12, 0, sp, cr0, cr2, {3}
   3217c:			; <UNDEFINED> instruction: 0xf64bd045
   32180:			; <UNDEFINED> instruction: 0xf6cd730f
   32184:	ldmdbne	sl, {r0, r2, r3, r5, r7, r8, r9, sp, lr}^
   32188:	subsmi	r1, r3, r8, lsl r9
   3218c:			; <UNDEFINED> instruction: 0x43b2eba3
   32190:	bl	fe8422f8 <full_module_path@@Base+0xfe7c8d90>
   32194:	submi	r5, r2, r3, ror r0
   32198:	rscsne	lr, r0, #165888	; 0x28800
   3219c:	bl	fe9022f0 <full_module_path@@Base+0xfe888d88>
   321a0:	subsmi	r4, r8, r2, lsr r3
   321a4:			; <UNDEFINED> instruction: 0x7c33eba0
   321a8:	andeq	lr, ip, #532480	; 0x82000
   321ac:	adcsmi	lr, ip, #165888	; 0x28800
   321b0:			; <UNDEFINED> instruction: 0x0c02ea83
   321b4:			; <UNDEFINED> instruction: 0x2c32ebac
   321b8:	and	r3, r9, r1, lsl #30
   321bc:	movwcs	lr, #10704	; 0x29d0
   321c0:	svclt	0x000842ab
   321c4:	andle	r4, pc, r2, lsr #5
   321c8:	eorsle	r4, fp, r3, lsl r3
   321cc:	stfeqd	f7, [r1], {12}
   321d0:			; <UNDEFINED> instruction: 0x0c0cea07
   321d4:	andhi	pc, ip, r1, lsl #22
   321d8:	mvnle	r2, r0, lsl #28
   321dc:	ldrbne	r6, [r3, r2, asr #16]
   321e0:	svclt	0x000842ab
   321e4:	mvnle	r4, r2, lsr #5
   321e8:	blmi	1444b38 <full_module_path@@Base+0x13cb5d0>
   321ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   321f0:	blls	18c260 <full_module_path@@Base+0x112cf8>
   321f4:			; <UNDEFINED> instruction: 0xf040405a
   321f8:	andlt	r8, r7, sl, lsl #1
   321fc:	svchi	0x00f0e8bd
   32200:	blx	fe170cd8 <full_module_path@@Base+0xfe0f7770>
   32204:	bne	16ecb48 <full_module_path@@Base+0x16735e0>
   32208:	rsclt	lr, r2, #41418752	; 0x2780000
   3220c:	ldrmi	r4, [r4], #1716	; 0x6b4
   32210:			; <UNDEFINED> instruction: 0xf10dab04
   32214:	strls	r0, [r4], #-19	; 0xffffffed
   32218:	vstmiacs	ip, {d14-d19}
   3221c:	b	fe342c84 <full_module_path@@Base+0xfe2c971c>
   32220:	mulle	r8, ip, ip
   32224:	svccs	0x0001f813
   32228:	addsmi	r4, r8, #148, 8	; 0x94000000
   3222c:	vstmiacs	ip, {d14-d19}
   32230:	vldmiane	ip, {s28-s167}
   32234:	bl	366a14 <full_module_path@@Base+0x2ed4ac>
   32238:	b	fe335570 <full_module_path@@Base+0xfe2bc008>
   3223c:	bl	33d5b4 <full_module_path@@Base+0x2c404c>
   32240:	ldr	r3, [r9, ip, asr #25]!
   32244:	blcs	58e8c <_dist_code@@Base+0x62e4>
   32248:	teqlt	lr, fp, asr r0
   3224c:	strmi	lr, [r2, #-2496]	; 0xfffff640
   32250:	ldrdcc	pc, [r8], -r9
   32254:			; <UNDEFINED> instruction: 0xf8c93301
   32258:	strb	r3, [r5, r8]
   3225c:	ldrb	r6, [r7, r4, asr #32]!
   32260:	movwls	r2, #12801	; 0x3201
   32264:			; <UNDEFINED> instruction: 0xf003fb01
   32268:			; <UNDEFINED> instruction: 0xf7eb4611
   3226c:	blls	130e98 <full_module_path@@Base+0xb7930>
   32270:	andeq	pc, r0, r9, asr #17
   32274:	suble	r2, r6, r0, lsl #16
   32278:			; <UNDEFINED> instruction: 0xf8c94a2f
   3227c:	movwls	r3, #12292	; 0x3004
   32280:	andge	pc, r8, r9, asr #17
   32284:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   32288:			; <UNDEFINED> instruction: 0x201cf9b2
   3228c:	vstrle	s4, [pc, #-0]	; 32294 <fchmod@plt+0x2b6d8>
   32290:	mrc2	7, 6, pc, cr8, cr13, {6}
   32294:	blls	fda9c <full_module_path@@Base+0x84534>
   32298:	cmpcs	r0, r4, lsl pc
   3229c:	movwls	r2, #288	; 0x120
   322a0:	tstls	r1, fp, asr #12
   322a4:	stmdbmi	r5!, {r1, r9, sl, lr}
   322a8:	ldrbtmi	r2, [r9], #-2
   322ac:			; <UNDEFINED> instruction: 0xffa4f7ef
   322b0:			; <UNDEFINED> instruction: 0xf1072f00
   322b4:	svclt	0x00c83aff
   322b8:	ldcle	7, cr2, [r3, #-4]
   322bc:	ldrdcc	pc, [ip], -r9
   322c0:	blhi	2f0ed4 <full_module_path@@Base+0x27796c>
   322c4:	ldmib	fp, {r1, r2, r3, r6, r7, r8, ip, sp, pc}^
   322c8:	b	14baed8 <full_module_path@@Base+0x1441970>
   322cc:	andle	r0, r6, r3, lsl #2
   322d0:	strls	r4, [r0, -r8, asr #12]
   322d4:			; <UNDEFINED> instruction: 0xff1cf7ff
   322d8:	ldrdcc	pc, [r0], -fp
   322dc:			; <UNDEFINED> instruction: 0xf1ba6003
   322e0:	rscle	r0, fp, #4096	; 0x1000
   322e4:			; <UNDEFINED> instruction: 0xf7d44640
   322e8:	ldmib	r9, {r1, r2, r3, r4, r5, fp, sp, lr, pc}^
   322ec:			; <UNDEFINED> instruction: 0xf8d98700
   322f0:	cdpcs	0, 0, cr1, cr0, cr12, {0}
   322f4:	svcge	0x0043f47f
   322f8:			; <UNDEFINED> instruction: 0xf8dbe787
   322fc:	ldrbne	r2, [r3, r4]
   32300:	ldmdals	r0, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   32304:	stmdami	lr, {r4, r5, r6, r8, r9, sl, sp, lr, pc}
   32308:			; <UNDEFINED> instruction: 0xf7eb4478
   3230c:	pld	[r4, sp, lsr #22]
   32310:	stmdbmi	ip, {r3, r4, r5, r7, fp, sp, lr, pc}
   32314:	ldrbtmi	r2, [r9], #-3
   32318:			; <UNDEFINED> instruction: 0xff6ef7ef
   3231c:	subcs	r4, pc, #163840	; 0x28000
   32320:	ldrbtmi	r2, [r9], #-13
   32324:			; <UNDEFINED> instruction: 0xf9ecf7e5
   32328:	andeq	r4, r3, r6, lsr #16
   3232c:	andeq	r0, r0, ip, lsr #7
   32330:	andeq	r4, r3, r8, lsl r8
   32334:	andeq	r4, r3, r8, asr r7
   32338:	andeq	r0, r0, r0, lsl #11
   3233c:	andeq	sp, r1, r2, ror #9
   32340:	andeq	sp, r1, r4, ror r4
   32344:	andeq	sp, r1, r6, lsr #8
   32348:	andeq	sp, r1, lr, asr #8
   3234c:	push	{r1, r7, r8, r9, sl}
   32350:			; <UNDEFINED> instruction: 0xf64b43f0
   32354:			; <UNDEFINED> instruction: 0xf6cd67ef
   32358:	strmi	r6, [r4], -sp, lsr #15
   3235c:	cmple	sl, pc, lsl #8
   32360:	vmla.i8	d18, d0, d12
   32364:			; <UNDEFINED> instruction: 0xf1008146
   32368:	ldrtmi	r0, [lr], -ip, lsl #24
   3236c:			; <UNDEFINED> instruction: 0xf85c4638
   32370:	stmdbcc	ip, {r2, sl, fp, sp}
   32374:	stcpl	8, cr15, [ip], {92}	; 0x5c
   32378:	strmi	r2, [r2], #-2316	; 0xfffff6f4
   3237c:	stceq	8, cr15, [r8], {92}	; 0x5c
   32380:	movweq	lr, #11173	; 0x2ba5
   32384:	ldrtmi	r4, [fp], #-1636	; 0xfffff99c
   32388:	b	fe1033a8 <full_module_path@@Base+0xfe089e40>
   3238c:	ldrtmi	r7, [r2], #-818	; 0xfffffcce
   32390:	streq	lr, [r3], -r6, lsr #23
   32394:	andeq	lr, r2, r3, lsl #22
   32398:			; <UNDEFINED> instruction: 0x63b3ea86
   3239c:	stfeqd	f7, [ip], {12}
   323a0:	andeq	lr, r3, #165888	; 0x28800
   323a4:	streq	lr, [r0, #-2819]	; 0xfffff4fd
   323a8:	teqvs	r3, #532480	; 0x82000
   323ac:	andeq	lr, r3, r0, lsr #23
   323b0:	andeq	lr, r5, #3072	; 0xc00
   323b4:	eorsmi	lr, r3, r0, lsl #21
   323b8:	movweq	lr, #2981	; 0xba5
   323bc:	streq	lr, [r2, -r0, lsl #22]
   323c0:	cmncc	r0, #536576	; 0x83000
   323c4:	andeq	lr, r3, r2, lsr #23
   323c8:	streq	lr, [r7], -r3, lsl #22
   323cc:	eorsvc	lr, r3, r0, lsl #21
   323d0:	stmdbcc	r1, {r0, r2, r3, r6, r7, fp, ip, lr, pc}
   323d4:	vmla.i8	d2, d0, d11
   323d8:	ldm	pc, {r1, r3, r8, pc}^	; <UNPREDICTABLE>
   323dc:	rscseq	pc, r1, r1, lsl r0	; <UNPREDICTABLE>
   323e0:	rsceq	r0, fp, lr, ror #1
   323e4:			; <UNDEFINED> instruction: 0x01200122
   323e8:	tsteq	sl, sp, lsl r1
   323ec:	tsteq	r3, r5, lsl r1
   323f0:	tsteq	sp, r0, lsl r1
   323f4:	strbeq	r0, [r3, r5, lsr #2]
   323f8:	stmdbcs	ip, {r1, r2, r4, r6, sl, ip, lr, pc}
   323fc:	msrhi	(UNDEF: 97), r0
   32400:	streq	pc, [ip, #-256]	; 0xffffff00
   32404:			; <UNDEFINED> instruction: 0x4638463e
   32408:	stccc	8, cr15, [r2], {53}	; 0x35
   3240c:			; <UNDEFINED> instruction: 0xf835390c
   32410:	stmdbcs	ip, {r2, sl, fp, lr, pc}
   32414:	stc	8, cr15, [sl], {53}	; 0x35
   32418:			; <UNDEFINED> instruction: 0xf835462c
   3241c:	bl	33d454 <full_module_path@@Base+0x2c3eec>
   32420:			; <UNDEFINED> instruction: 0xf8354c03
   32424:	strmi	r3, [r4], #3078	; 0xc06
   32428:	andmi	lr, lr, #2048	; 0x800
   3242c:	stceq	8, cr15, [r8], {53}	; 0x35
   32430:	andeq	lr, ip, #165888	; 0x28800
   32434:	streq	pc, [ip, #-261]	; 0xfffffefb
   32438:	andmi	lr, r3, r0, lsl #22
   3243c:	b	fe0c352c <full_module_path@@Base+0xfe049fc4>
   32440:	strmi	r7, [r6], #-572	; 0xfffffdc4
   32444:	movweq	lr, #11174	; 0x2ba6
   32448:	andeq	lr, ip, r6, lsl #22
   3244c:	ldrvs	lr, [r2, r3, lsl #21]!
   32450:	bl	fe843460 <full_module_path@@Base+0xfe7c9ef8>
   32454:	bl	1f3078 <full_module_path@@Base+0x179b10>
   32458:	b	fe0f3c68 <full_module_path@@Base+0xfe07a700>
   3245c:	bl	fe8cb140 <full_module_path@@Base+0xfe851bd8>
   32460:	bl	f2c74 <full_module_path@@Base+0x7970c>
   32464:	b	fe0b5484 <full_module_path@@Base+0xfe03bf1c>
   32468:	bl	fe9c313c <full_module_path@@Base+0xfe949bd4>
   3246c:	bl	f2480 <full_module_path@@Base+0x78f18>
   32470:	b	fe0340a8 <full_module_path@@Base+0xfdfbab40>
   32474:	bl	feb3f248 <full_module_path@@Base+0xfeac5ce0>
   32478:	bl	f248c <full_module_path@@Base+0x78f24>
   3247c:	b	fe033ca0 <full_module_path@@Base+0xfdfba738>
   32480:	stmiale	r1, {r0, r1, r4, r5, ip, sp, lr}^
   32484:	stmdbcs	fp, {r0, r8, fp, ip, sp}
   32488:	adcshi	pc, r1, r0, lsl #4
   3248c:			; <UNDEFINED> instruction: 0xf011e8df
   32490:	swpeq	r0, r8, [r6]
   32494:	rscseq	r0, r2, r3, lsl #2
   32498:	ldrshteq	r0, [fp], #0
   3249c:	ldrsheq	r0, [r5], #8
   324a0:	ldrdeq	r0, [r3], #3	; <UNPREDICTABLE>
   324a4:	smlatteq	r9, r0, r0, r0
   324a8:	svclt	0x009c290c
   324ac:			; <UNDEFINED> instruction: 0x463e4638
   324b0:			; <UNDEFINED> instruction: 0xf104d95c
   324b4:	ldrtmi	r0, [r8], -ip, lsl #10
   324b8:			; <UNDEFINED> instruction: 0xf815463e
   324bc:	stmdbcc	ip, {r1, sl, fp, sp, lr, pc}
   324c0:	stchi	8, cr15, [r3], {21}
   324c4:			; <UNDEFINED> instruction: 0xf815290c
   324c8:	strtmi	r3, [ip], -sl, lsl #24
   324cc:	stccs	8, cr15, [fp], {21}
   324d0:	vmlsmi.f32	s28, s28, s30
   324d4:	stcgt	8, cr15, [r4], {21}
   324d8:	vmlacs.f64	d14, d8, d14
   324dc:	stcls	8, cr15, [ip], {21}
   324e0:	movwmi	lr, #14927	; 0x3a4f
   324e4:	stchi	8, cr15, [r1], {21}
   324e8:	bl	103888 <full_module_path@@Base+0x8a320>
   324ec:			; <UNDEFINED> instruction: 0xf8152302
   324f0:			; <UNDEFINED> instruction: 0xf815cc06
   324f4:	strbmi	r2, [fp], #-3081	; 0xfffff3f7
   324f8:	stcls	8, cr15, [r7], {21}
   324fc:	vmlavs.f64	d14, d8, d14
   32500:			; <UNDEFINED> instruction: 0x4c0cea4f
   32504:	stchi	8, cr15, [r8], {21}
   32508:	andvs	lr, r2, #3072	; 0xc00
   3250c:	stccc	8, cr15, [r5], {21}
   32510:	bl	343730 <full_module_path@@Base+0x2ca1c8>
   32514:	bl	fe8ba540 <full_module_path@@Base+0xfe840fd8>
   32518:	strbmi	r0, [r0], #-526	; 0xfffffdf2
   3251c:	andvs	lr, r3, r0, lsl #22
   32520:	b	fe0c3610 <full_module_path@@Base+0xfe04a0a8>
   32524:	strmi	r7, [r6], #-574	; 0xfffffdc2
   32528:	movweq	lr, #11174	; 0x2ba6
   3252c:	andeq	lr, lr, r6, lsl #22
   32530:	ldrvs	lr, [r2, r3, lsl #21]!
   32534:	bl	fe843544 <full_module_path@@Base+0xfe7c9fdc>
   32538:	bl	1f315c <full_module_path@@Base+0x179bf4>
   3253c:	b	fe0f3d4c <full_module_path@@Base+0xfe07a7e4>
   32540:			; <UNDEFINED> instruction: 0xf1056337
   32544:	bl	fe8b397c <full_module_path@@Base+0xfe83a414>
   32548:	bl	f2d5c <full_module_path@@Base+0x797f4>
   3254c:	b	fe0b556c <full_module_path@@Base+0xfe03c004>
   32550:	bl	fe9c3224 <full_module_path@@Base+0xfe949cbc>
   32554:	bl	f2568 <full_module_path@@Base+0x79000>
   32558:	b	fe034190 <full_module_path@@Base+0xfdfbac28>
   3255c:	bl	feb3f330 <full_module_path@@Base+0xfeac5dc8>
   32560:	bl	f2574 <full_module_path@@Base+0x7900c>
   32564:	b	fe033d88 <full_module_path@@Base+0xfdfba820>
   32568:	stmiale	r6!, {r0, r1, r4, r5, ip, sp, lr}
   3256c:	stmdbcs	fp, {r0, r8, fp, ip, sp}
   32570:	ldm	pc, {r0, r2, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   32574:	eorcs	pc, r5, #1
   32578:			; <UNDEFINED> instruction: 0x171a1c1f
   3257c:	stfeqs	f1, [pc], {20}
   32580:	bvc	ff8f3dac <full_module_path@@Base+0xff87a844>
   32584:	andvs	lr, r3, r0, lsl #22
   32588:	bl	5101c <_IO_stdin_used@@Base+0xb7a4>
   3258c:	bvc	19025a0 <full_module_path@@Base+0x1889038>
   32590:	andcs	lr, r3, r0, lsl #22
   32594:	ldrmi	r7, [r8], #-2595	; 0xfffff5dd
   32598:	bl	1d0d2c <full_module_path@@Base+0x1577c4>
   3259c:	stmibvc	r3!, {r0, r1, r9, sl, sp, lr}
   325a0:	strmi	lr, [r3], -r6, lsl #22
   325a4:	bl	1d0b38 <full_module_path@@Base+0x1575d0>
   325a8:	stmdbvc	r3!, {r0, r1, r9, sl, sp}
   325ac:	stmiavc	r3!, {r1, r2, r3, r4, sl, lr}^
   325b0:	strvs	lr, [r3, -r7, lsl #22]
   325b4:	bl	210848 <full_module_path@@Base+0x1972e0>
   325b8:	stmdavc	r3!, {r0, r1, r8, r9, sl, lr}^
   325bc:	strcs	lr, [r3, -r7, lsl #22]
   325c0:	ldrtmi	r7, [sl], #-2082	; 0xfffff7de
   325c4:	bl	fe84278c <full_module_path@@Base+0xfe7c9224>
   325c8:	strhmi	r4, [r2], #-6
   325cc:	rsbspl	lr, r0, #165888	; 0x28800
   325d0:	bl	fe9c2730 <full_module_path@@Base+0xfe9491c8>
   325d4:	ldrshtmi	r1, [r0], #-98	; 0xffffff9e
   325d8:	eorsmi	lr, r6, r0, lsr #23
   325dc:	bl	fe8c26ec <full_module_path@@Base+0xfe849184>
   325e0:	subsmi	r7, r6, r0, lsr r2
   325e4:	adcsmi	lr, r2, #169984	; 0x29800
   325e8:	bl	fe842730 <full_module_path@@Base+0xfe7c91c8>
   325ec:	pop	{r1, r4, r5, sp}
   325f0:			; <UNDEFINED> instruction: 0x463883f0
   325f4:			; <UNDEFINED> instruction: 0xe6ec463e
   325f8:	bl	5108c <_IO_stdin_used@@Base+0xb814>
   325fc:	bvc	1902610 <full_module_path@@Base+0x18890a8>
   32600:	andcs	lr, r3, r0, lsl #22
   32604:	ldrmi	r7, [r8], #-2595	; 0xfffff5dd
   32608:	movwcs	lr, #2516	; 0x9d4
   3260c:	ldrtmi	r4, [sl], #-1054	; 0xfffffbe2
   32610:	stmibvc	r3!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   32614:	strmi	lr, [r3], -r6, lsl #22
   32618:	bl	1d0bac <full_module_path@@Base+0x157644>
   3261c:	stmdbvc	r3!, {r0, r1, r9, sl, sp}
   32620:	stmdavs	r2!, {r1, r2, r3, r4, sl, lr}
   32624:			; <UNDEFINED> instruction: 0xe7cd443a
   32628:	ldrdcc	lr, [r1, -r4]
   3262c:	strmi	r6, [r8], #-2082	; 0xfffff7de
   32630:	ldrtmi	r4, [sl], #-1054	; 0xfffffbe2
   32634:	bvc	92c554 <full_module_path@@Base+0x8b2fec>
   32638:	stmiahi	r3!, {r3, r4, sl, lr}
   3263c:	ldrmi	r8, [lr], #-2273	; 0xfffff71f
   32640:	stmdahi	r3!, {r1, r5, fp, pc}^
   32644:	bl	1c3734 <full_module_path@@Base+0x14a1cc>
   32648:	bl	c3e54 <full_module_path@@Base+0x4a8ec>
   3264c:	ldr	r4, [r9, r3, lsl #4]!
   32650:	bl	510e4 <_IO_stdin_used@@Base+0xb86c>
   32654:	stmiahi	r3!, {r0, r1, lr}
   32658:	stmdahi	r2!, {r0, r2, r5, r6, r7, fp, pc}
   3265c:	stmdahi	r1!, {r1, r2, r3, r4, sl, lr}^
   32660:	ldrtmi	r8, [sl], #-2339	; 0xfffff6dd
   32664:	strmi	lr, [r5], -r6, lsl #22
   32668:	andmi	lr, r1, #2048	; 0x800
   3266c:			; <UNDEFINED> instruction: 0xe7a94418
   32670:	ldrmi	r7, [lr], #-2339	; 0xfffff6dd
   32674:	stmdahi	r3!, {r1, r5, fp, pc}^
   32678:	bl	c3768 <full_module_path@@Base+0x4a200>
   3267c:	str	r4, [r1, r3, lsl #4]!
   32680:	bl	1d0d14 <full_module_path@@Base+0x1577ac>
   32684:	stmdahi	r2!, {r0, r1, r9, sl, lr}
   32688:	stmiahi	r3!, {r0, r5, r6, fp, pc}
   3268c:	bl	c377c <full_module_path@@Base+0x4a214>
   32690:	ldrmi	r4, [lr], #-513	; 0xfffffdff
   32694:	stmiavc	r3!, {r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
   32698:	strmi	lr, [r3, -r7, lsl #22]
   3269c:	ldrtmi	r8, [sl], #-2082	; 0xfffff7de
   326a0:	stmdbhi	r3!, {r4, r7, r8, r9, sl, sp, lr, pc}
   326a4:	ldrmi	r8, [r8], #-2405	; 0xfffff69b
   326a8:	stmiahi	r1!, {r0, r1, r5, r7, fp, pc}^
   326ac:	stmdahi	r2!, {r1, r2, r3, r4, sl, lr}
   326b0:	bl	54844 <_dist_code@@Base+0x1c9c>
   326b4:	ldrtmi	r4, [sl], #-5
   326b8:	strmi	lr, [r1], -r6, lsl #22
   326bc:	andmi	lr, r3, #2048	; 0x800
   326c0:	ldrtmi	lr, [r8], -r0, lsl #15
   326c4:			; <UNDEFINED> instruction: 0xe6dd463e
   326c8:	cfstr32mi	mvfx11, [r8], {208}	; 0xd0
   326cc:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
   326d0:	b	15cc2d8 <full_module_path@@Base+0x1552d70>
   326d4:	svclt	0x00080107
   326d8:	mrsle	r2, (UNDEF: 0)
   326dc:			; <UNDEFINED> instruction: 0xf7eebdd0
   326e0:	andcs	pc, r0, #3, 28	; 0x30
   326e4:	stmib	r4, {r8, r9, sp}^
   326e8:	ldcllt	3, cr2, [r0]
   326ec:	andeq	r4, r4, r8, ror #12
   326f0:	push	{r0, r1, r4, r8, r9, fp, lr}
   326f4:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   326f8:	andpl	lr, r2, #3457024	; 0x34c000
   326fc:	svcmi	0x0011b1f2
   32700:			; <UNDEFINED> instruction: 0xf8df4606
   32704:	ldrbtmi	r8, [pc], #-68	; 3270c <fchmod@plt+0x2bb50>
   32708:			; <UNDEFINED> instruction: 0x462944f8
   3270c:			; <UNDEFINED> instruction: 0xf7d44630
   32710:	mcrne	8, 0, lr, cr4, cr0, {6}
   32714:	ldmvs	sl!, {r3, r8, r9, fp, ip, lr, pc}^
   32718:	blne	4c37b4 <full_module_path@@Base+0x44a24c>
   3271c:	bcs	4ab0c <_IO_stdin_used@@Base+0x5294>
   32720:			; <UNDEFINED> instruction: 0x4620d1f3
   32724:	ldrhhi	lr, [r0, #141]!	; 0x8d
   32728:	stmda	lr!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3272c:	blcs	14c740 <full_module_path@@Base+0xd31d8>
   32730:			; <UNDEFINED> instruction: 0xf8d8d1f7
   32734:	bcs	3a76c <fchmod@plt+0x33bb0>
   32738:	ldrb	sp, [r2, r7, ror #3]!
   3273c:			; <UNDEFINED> instruction: 0xe7f04614
   32740:	andeq	r4, r4, lr, lsr r6
   32744:	andeq	r4, r4, lr, lsr #12
   32748:	andeq	r4, r4, ip, lsr #12
   3274c:	svcmi	0x00f0e92d
   32750:	blhi	edc0c <full_module_path@@Base+0x746a4>
   32754:			; <UNDEFINED> instruction: 0xf8ddb091
   32758:	andls	sl, r8, #116	; 0x74
   3275c:	svceq	0x0000f1ba
   32760:			; <UNDEFINED> instruction: 0xf8dd4aa2
   32764:	ldrbtmi	fp, [sl], #-112	; 0xffffff90
   32768:	movwls	r9, #37133	; 0x910d
   3276c:	teqhi	r2, r0, asr #6	; <UNPREDICTABLE>
   32770:			; <UNDEFINED> instruction: 0xee08499f
   32774:	blmi	fe7f4fbc <full_module_path@@Base+0xfe77ba54>
   32778:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3277c:	tstls	ip, r9, ror r4
   32780:			; <UNDEFINED> instruction: 0xf8df499d
   32784:	ldrbtmi	r9, [r9], #-632	; 0xfffffd88
   32788:	ldmpl	r7, {r0, r2, r8, ip, pc}^
   3278c:	ldmdavs	fp!, {r0, r3, r4, r5, r6, r7, sl, lr}
   32790:			; <UNDEFINED> instruction: 0xdc202b00
   32794:	ldmvs	sl, {r2, r3, r8, r9, fp, ip, pc}
   32798:			; <UNDEFINED> instruction: 0xf0002a00
   3279c:	blls	192af8 <full_module_path@@Base+0x119590>
   327a0:	ldmvs	lr, {r0, r2, r3, r4, r9, fp, sp, lr}^
   327a4:	ldrbmi	r1, [r2, #-2986]	; 0xfffff456
   327a8:	ldrbmi	fp, [r2], -r8, lsr #30
   327ac:	bcs	44004 <fchmod@plt+0x3d448>
   327b0:	addshi	pc, lr, r0, asr #32
   327b4:			; <UNDEFINED> instruction: 0xf04042b5
   327b8:	mrc	0, 0, r8, cr8, cr1, {7}
   327bc:			; <UNDEFINED> instruction: 0xf7ff0a10
   327c0:	stmdacs	r0, {r0, r1, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   327c4:			; <UNDEFINED> instruction: 0xf04fdae3
   327c8:			; <UNDEFINED> instruction: 0x464038ff
   327cc:	ldc	0, cr11, [sp], #68	; 0x44
   327d0:	pop	{r1, r8, r9, fp, pc}
   327d4:			; <UNDEFINED> instruction: 0xf5ba8ff0
   327d8:			; <UNDEFINED> instruction: 0xf10b6f80
   327dc:			; <UNDEFINED> instruction: 0x465433ff
   327e0:	streq	pc, [r0], -pc, asr #32
   327e4:			; <UNDEFINED> instruction: 0xf44fbfa8
   327e8:			; <UNDEFINED> instruction: 0xf8136480
   327ec:	ldmdblt	sl, {r0, r8, r9, sl, fp, sp}
   327f0:	adcsmi	r3, r4, #1048576	; 0x100000
   327f4:			; <UNDEFINED> instruction: 0x4626d1f9
   327f8:	bl	2f9680 <full_module_path@@Base+0x280118>
   327fc:	strcs	r0, [r0, #-772]	; 0xfffffcfc
   32800:			; <UNDEFINED> instruction: 0xf813e004
   32804:	stclne	13, cr2, [r9], #-4
   32808:			; <UNDEFINED> instruction: 0x460db912
   3280c:	blle	ffe43228 <full_module_path@@Base+0xffdc9cc0>
   32810:	ldrdcc	pc, [r0], -r9
   32814:			; <UNDEFINED> instruction: 0xf8d917f1
   32818:	ldmne	r3!, {r2, sp}^
   3281c:	bl	109742c <full_module_path@@Base+0x101dec4>
   32820:	movwls	r0, #13058	; 0x3302
   32824:	movwcs	lr, #10717	; 0x29dd
   32828:	stmib	r9, {r2, r4, r5, r7, r9, lr}^
   3282c:			; <UNDEFINED> instruction: 0xf0002300
   32830:	ldmib	sp, {r0, r1, r3, r4, r7, pc}^
   32834:	tstmi	r3, #134217728	; 0x8000000
   32838:	ldmib	r9, {r0, r2, r4, ip, lr, pc}^
   3283c:	ldmib	r9, {r2, r8, r9, sp}^
   32840:	addmi	r0, r2, #-2147483647	; 0x80000001
   32844:	tsteq	r1, r3, ror fp
   32848:	addshi	pc, r7, r0, asr #5
   3284c:	movwcs	lr, #10717	; 0x29dd
   32850:	mufe	f2, f0, f1
   32854:	tstls	r0, r0, lsl sl
   32858:	cdp2	7, 0, cr15, cr14, cr14, {7}
   3285c:			; <UNDEFINED> instruction: 0xf1712800
   32860:	vsubw.s8	q8, q0, d0
   32864:			; <UNDEFINED> instruction: 0x17ea80b3
   32868:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
   3286c:	ldrtmi	r1, [r5], #-518	; 0xfffffdfa
   32870:	movwcs	lr, #35293	; 0x89dd
   32874:	stmdbls	r6, {r0, r2, r5, r6, r8, r9, fp, ip}
   32878:	ldrd	pc, [r4, pc]
   3287c:	bl	10f8ccc <full_module_path@@Base+0x107f764>
   32880:	bne	144f818 <full_module_path@@Base+0x13d62b0>
   32884:	stmib	sp, {r1, r2, r3, r4, r5, r6, r7, sl, lr}^
   32888:	ldmib	sp, {r1, r3, r8, r9, sp}^
   3288c:			; <UNDEFINED> instruction: 0xf8ce1206
   32890:	bl	18f28d8 <full_module_path@@Base+0x1879370>
   32894:	blls	3728a4 <full_module_path@@Base+0x2f933c>
   32898:	andne	lr, r0, #3375104	; 0x338000
   3289c:	andseq	pc, r4, lr, asr #17
   328a0:	teqle	pc, r0, lsl #22
   328a4:	tsteq	r6, fp, lsl #22
   328a8:	strvs	lr, [lr], #-2509	; 0xfffff633
   328ac:	bvs	46e114 <full_module_path@@Base+0x3f4bac>
   328b0:	strtmi	r4, [sl], -ip, lsl #12
   328b4:	ldrtmi	r4, [r0], -r1, lsr #12
   328b8:	svc	0x00faf7d3
   328bc:	movwls	r1, #28163	; 0x6e03
   328c0:	andle	sp, r4, lr, ror #24
   328c4:	svc	0x00a0f7d3
   328c8:	blcs	14c8dc <full_module_path@@Base+0xd3374>
   328cc:	blmi	13a6c98 <full_module_path@@Base+0x132d730>
   328d0:	mrscs	r2, (UNDEF: 0)
   328d4:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   328d8:	blls	1b2ce0 <full_module_path@@Base+0x139778>
   328dc:	svceq	0x0000f1b8
   328e0:	ldrmi	fp, [r8], r8, lsl #30
   328e4:	andslt	r4, r1, r0, asr #12
   328e8:	blhi	edbe4 <full_module_path@@Base+0x7467c>
   328ec:	svchi	0x00f0e8bd
   328f0:			; <UNDEFINED> instruction: 0x46596898
   328f4:	ldrtmi	r9, [r0], #-518	; 0xfffffdfa
   328f8:	stcl	7, cr15, [r8, #-844]!	; 0xfffffcb4
   328fc:	blls	19911c <full_module_path@@Base+0x11fbb4>
   32900:	adcsmi	r4, r5, #369098752	; 0x16000000
   32904:	ldrdle	r6, [r8], #-14	; <UNPREDICTABLE>
   32908:	beq	16d7b8 <full_module_path@@Base+0xf4250>
   3290c:			; <UNDEFINED> instruction: 0xf1ba4493
   32910:	strtmi	r0, [r0], #3840	; 0xf00
   32914:	svcge	0x003bf73f
   32918:	andslt	r4, r1, r0, asr #12
   3291c:	blhi	edc18 <full_module_path@@Base+0x746b0>
   32920:	svchi	0x00f0e8bd
   32924:	smlattcs	r1, fp, r7, r1
   32928:	beq	46e190 <full_module_path@@Base+0x3f4c28>
   3292c:	tstls	r0, sl, lsr #12
   32930:	stc2	7, cr15, [r2, #952]!	; 0x3b8
   32934:			; <UNDEFINED> instruction: 0xf1712800
   32938:	blle	11f3540 <full_module_path@@Base+0x1179fd8>
   3293c:	movwcs	lr, #43485	; 0xa9dd
   32940:	movwcs	lr, #35277	; 0x89cd
   32944:	ldrb	r4, [pc, r2, lsr #12]
   32948:	addcs	pc, r0, pc, asr #8
   3294c:	ldrmi	r2, [ip], -r1, lsl #2
   32950:	andsvs	r6, r8, #218	; 0xda
   32954:			; <UNDEFINED> instruction: 0xff94f7ea
   32958:	stmdacs	r0, {r5, r7, sp, lr}
   3295c:	svcge	0x001ff47f
   32960:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
   32964:			; <UNDEFINED> instruction: 0xf800f7eb
   32968:	strtmi	r9, [r2], -r8, lsl #22
   3296c:	movwls	r1, #35227	; 0x899b
   32970:	bl	109959c <full_module_path@@Base+0x1020034>
   32974:	movwls	r0, #37635	; 0x9303
   32978:	stmdbls	r2, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   3297c:	beq	46e1e4 <full_module_path@@Base+0x3f4c7c>
   32980:			; <UNDEFINED> instruction: 0xf7ee9100
   32984:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   32988:	svcge	0x006df6bf
   3298c:	movwcs	r2, #512	; 0x200
   32990:	mvnscc	pc, pc, asr #32
   32994:	movwcs	lr, #2505	; 0x9c9
   32998:	ldr	r9, [lr, r6, lsl #2]
   3299c:	ldr	r9, [ip, r6, lsl #4]
   329a0:	ldmib	sp, {r0, r2, r3, r4, r7, r9, lr}^
   329a4:	ldrmi	r6, [sl], -lr, lsl #8
   329a8:	ldrtmi	sp, [r2], #-200	; 0xffffff38
   329ac:	andcs	r4, r0, r7, lsl fp
   329b0:	ldmib	sp, {r2, r4, r9, sl, lr}^
   329b4:	ldrbtmi	r1, [fp], #-520	; 0xfffffdf8
   329b8:	bl	10b8de4 <full_module_path@@Base+0x103f87c>
   329bc:	stmib	sp, {r2, r5, r6, r7, r9, ip, sp, lr}^
   329c0:	tstcs	r0, r8, lsl #4
   329c4:	stmib	r3, {r1, r5, r9, sl, lr}^
   329c8:	ldr	r0, [sp, r0, lsl #2]
   329cc:	mvnscc	pc, #79	; 0x4f
   329d0:	str	r9, [r2, r6, lsl #6]
   329d4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   329d8:	mrc	6, 0, lr, cr8, cr7, {7}
   329dc:	andls	r0, r6, #16, 20	; 0x10000
   329e0:	mcr2	7, 4, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   329e4:	stmdacs	r0, {r1, r2, r9, fp, ip, pc}
   329e8:	strbt	sp, [ip], lr, lsl #21
   329ec:	ldrdeq	r4, [r3], -lr
   329f0:			; <UNDEFINED> instruction: 0x000445b8
   329f4:	andeq	r0, r0, r0, lsl #12
   329f8:	andeq	r4, r4, lr, lsr #11
   329fc:	andeq	r4, r4, r8, lsr #11
   32a00:			; <UNDEFINED> instruction: 0x000444b0
   32a04:	andeq	r4, r4, r0, ror #8
   32a08:	andeq	ip, r1, r2, ror #28
   32a0c:	andeq	r4, r4, lr, ror r3
   32a10:	ldrbmi	lr, [r0, sp, lsr #18]!
   32a14:	stcmi	0, cr11, [sl], #-528	; 0xfffffdf0
   32a18:	ldrbtmi	r4, [ip], #-3370	; 0xfffff2d6
   32a1c:			; <UNDEFINED> instruction: 0x9c0d5965
   32a20:	stmdbcs	r0, {r0, r3, r5, fp, sp, lr}
   32a24:	stcls	13, cr13, [ip, #-48]	; 0xffffffd0
   32a28:	strls	r2, [r1], #-257	; 0xfffffeff
   32a2c:			; <UNDEFINED> instruction: 0xf7ff9500
   32a30:	blne	7246c <saw_xattr_filter@@Base+0xfdc>
   32a34:			; <UNDEFINED> instruction: 0xf04fbf18
   32a38:	strdlt	r3, [r4], -pc	; <UNPREDICTABLE>
   32a3c:			; <UNDEFINED> instruction: 0x87f0e8bd
   32a40:	ldrmi	r4, [r0], r1, lsl #13
   32a44:			; <UNDEFINED> instruction: 0xf7ff469a
   32a48:	stmdacs	r0, {r0, r1, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   32a4c:			; <UNDEFINED> instruction: 0x17e5db34
   32a50:	strtmi	r4, [r2], -r8, asr #12
   32a54:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   32a58:			; <UNDEFINED> instruction: 0xf8cd462b
   32a5c:			; <UNDEFINED> instruction: 0xf7ee9000
   32a60:	bl	571e94 <full_module_path@@Base+0x4f892c>
   32a64:	movwls	r0, #8968	; 0x2308
   32a68:	movweq	lr, #43845	; 0xab45
   32a6c:	ldmib	sp, {r0, r1, r8, r9, ip, pc}^
   32a70:	addmi	r3, ip, #33554432	; 0x2000000
   32a74:	svclt	0x00084606
   32a78:	strmi	r4, [pc], -r3, lsl #5
   32a7c:	andcs	fp, r0, r8, lsl #30
   32a80:			; <UNDEFINED> instruction: 0xf7d3d0db
   32a84:	movwcs	lr, #3778	; 0xec2
   32a88:			; <UNDEFINED> instruction: 0x4639461a
   32a8c:	ldrtmi	r6, [r0], -r5, lsl #16
   32a90:	blx	feb6eac0 <full_module_path@@Base+0xfeaf5558>
   32a94:	ldrmi	r2, [sl], -r0, lsl #6
   32a98:			; <UNDEFINED> instruction: 0x46044651
   32a9c:			; <UNDEFINED> instruction: 0xf00a4640
   32aa0:	bmi	2b153c <full_module_path@@Base+0x237fd4>
   32aa4:	strtmi	r4, [r9], -r3, lsr #12
   32aa8:	andls	r4, r0, sl, ror r4
   32aac:			; <UNDEFINED> instruction: 0xf7ee4648
   32ab0:			; <UNDEFINED> instruction: 0xf04fffef
   32ab4:			; <UNDEFINED> instruction: 0xe7c030ff
   32ab8:	rscscc	pc, pc, pc, asr #32
   32abc:	svclt	0x0000e7bd
   32ac0:	andeq	r3, r3, sl, lsr #30
   32ac4:	andeq	r0, r0, r0, lsl #12
   32ac8:	andeq	ip, r1, r8, lsr #26
   32acc:	mvnsmi	lr, #737280	; 0xb4000
   32ad0:			; <UNDEFINED> instruction: 0x46802130
   32ad4:	ldmib	sp, {r0, sp}^
   32ad8:	ldrmi	r4, [r7], -r8, lsl #18
   32adc:			; <UNDEFINED> instruction: 0xf7d3461e
   32ae0:			; <UNDEFINED> instruction: 0xb1c8eb9e
   32ae4:			; <UNDEFINED> instruction: 0xf1b94605
   32ae8:	andle	r0, r7, r0, lsl #30
   32aec:	strtmi	r4, [r0], -r9, asr #12
   32af0:	blx	fe76eb42 <full_module_path@@Base+0xfe6f55da>
   32af4:	bl	fea9ef40 <full_module_path@@Base+0xfea259d8>
   32af8:	strbmi	r0, [ip], #-2305	; 0xfffff6ff
   32afc:	strtmi	r3, [r8], -r1, lsl #24
   32b00:	eorhi	pc, r8, r5, asr #17
   32b04:	addscs	lr, r4, #454656	; 0x6f000
   32b08:	b	1c0abcc <full_module_path@@Base+0x1b91664>
   32b0c:	rsbvs	r2, lr, r2, lsl #5
   32b10:	rsbvs	r3, sl, #268435456	; 0x10000000
   32b14:	mvnshi	lr, #12386304	; 0xbd0000
   32b18:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32b1c:			; <UNDEFINED> instruction: 0xff24f7ea
   32b20:	ldrdeq	ip, [r1], -r2
   32b24:	svcmi	0x00f0e92d
   32b28:	stmdbls	lr, {r0, r2, r7, ip, sp, pc}
   32b2c:			; <UNDEFINED> instruction: 0xf0002900
   32b30:	vmla.i<illegal width 8>	d24, d16, d1[6]
   32b34:	ldrmi	r8, [r0], r7, lsl #2
   32b38:	ldmib	r0, {r0, r3, r4, r7, r9, sl, lr}^
   32b3c:	strmi	r2, [r4], -r2, lsl #6
   32b40:	bl	1e84188 <full_module_path@@Base+0x1e0ac20>
   32b44:	blle	372b58 <full_module_path@@Base+0x2f95f0>
   32b48:	bl	64d3d0 <full_module_path@@Base+0x5d3e68>
   32b4c:	bl	1274358 <full_module_path@@Base+0x11fadf0>
   32b50:	bl	4d0adc <full_module_path@@Base+0x457574>
   32b54:	bl	10f535c <full_module_path@@Base+0x107bdf4>
   32b58:	ldrmi	r7, [r2, #3040]!	; 0xbe0
   32b5c:	andeq	lr, r7, fp, ror fp
   32b60:	sbchi	pc, r9, r0, lsl #5
   32b64:	streq	pc, [r9], -r8, asr #7
   32b68:	bl	fee4d504 <full_module_path@@Base+0xfedd3f9c>
   32b6c:	bl	7538c <saw_xattr_filter@@Base+0x3efc>
   32b70:			; <UNDEFINED> instruction: 0xf1690c06
   32b74:	ldmib	r4, {r8, r9, fp}^
   32b78:	stmib	sp, {r8, fp, pc}^
   32b7c:	bl	6dd78c <full_module_path@@Base+0x664224>
   32b80:	bl	12f539c <full_module_path@@Base+0x127be34>
   32b84:	ldrbmi	r7, [r0, #3045]	; 0xbe5
   32b88:	andeq	lr, fp, r9, ror fp
   32b8c:	svclt	0x00bc69e1
   32b90:	bl	fea58ba0 <full_module_path@@Base+0xfe9df638>
   32b94:	strmi	r0, [ip, #1280]!	; 0x500
   32b98:			; <UNDEFINED> instruction: 0xf10cbfc1
   32b9c:	b	1c01fa0 <full_module_path@@Base+0x1b88a38>
   32ba0:	b	1bfc218 <full_module_path@@Base+0x1b82cb0>
   32ba4:	strcc	r2, [r1, #-1413]	; 0xfffffa7b
   32ba8:	vsubl.s8	q10, d16, d25
   32bac:	ldmib	sp, {r1, r7, pc}^
   32bb0:	addsmi	r7, r7, #131072	; 0x20000
   32bb4:	tsteq	r3, r8, ror fp
   32bb8:	ldmib	sp, {r0, r3, r5, r9, fp, ip, lr, pc}^
   32bbc:	strtmi	sl, [pc], -r2, lsl #22
   32bc0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   32bc4:	movwcs	lr, #18900	; 0x49d4
   32bc8:	ldrbmi	r6, [fp, #-2720]	; 0xfffff560
   32bcc:	ldrbmi	fp, [r2, #-3848]	; 0xfffff0f8
   32bd0:	ldmib	sp, {r1, r3, r4, r5, r8, ip, lr, pc}^
   32bd4:	eorvs	r2, r5, #134217728	; 0x8000000
   32bd8:	movwcs	lr, #10692	; 0x29c4
   32bdc:	bvs	fe86abe4 <full_module_path@@Base+0xfe7f167c>
   32be0:	ldrtmi	r6, [sl], -r1, lsr #19
   32be4:			; <UNDEFINED> instruction: 0xf7d34441
   32be8:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   32bec:	ldmib	r4, {r2, r4, r5, r6, r8, sl, fp, ip, lr, pc}^
   32bf0:	bne	ffb808 <full_module_path@@Base+0xf822a0>
   32bf4:	ldmdane	r2, {r7, sl, lr}
   32bf8:	mvnvc	lr, #68608	; 0x10c00
   32bfc:	stmib	r4, {r8, r9, sl, fp, sp}^
   32c00:	stclle	3, cr2, [ip], #16
   32c04:	ldrtmi	r6, [r0], #-2464	; 0xfffff660
   32c08:	pop	{r0, r2, ip, sp, pc}
   32c0c:	bvs	896bd4 <full_module_path@@Base+0x81d66c>
   32c10:	beq	ad860 <full_module_path@@Base+0x342f8>
   32c14:	blvc	ff8ad928 <full_module_path@@Base+0xff8343c0>
   32c18:	bl	1e4417c <full_module_path@@Base+0x1dcac14>
   32c1c:	ble	ff333850 <full_module_path@@Base+0xff2ba2e8>
   32c20:	bl	1239224 <full_module_path@@Base+0x11bfcbc>
   32c24:	ldrbmi	r7, [r7, #-2277]	; 0xfffff71b
   32c28:	bl	1d0453c <full_module_path@@Base+0x1c8afd4>
   32c2c:	ble	1b73860 <full_module_path@@Base+0x1afa2f8>
   32c30:	blge	ed3ac <full_module_path@@Base+0x73e44>
   32c34:	ldmib	r4, {r0, r1, r2, r3, r5, r9, sl, lr}^
   32c38:			; <UNDEFINED> instruction: 0xf04f2304
   32c3c:	bvs	fe834c44 <full_module_path@@Base+0xfe7bb6dc>
   32c40:	svclt	0x0008455b
   32c44:	sbcle	r4, r4, r2, asr r5
   32c48:			; <UNDEFINED> instruction: 0x465b4652
   32c4c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   32c50:	andls	pc, r0, sp, asr #17
   32c54:	ldc2	7, cr15, [r0], {238}	; 0xee
   32c58:			; <UNDEFINED> instruction: 0x46024559
   32c5c:	ldrbmi	fp, [r0, #-3848]	; 0xfffff0f8
   32c60:	svclt	0x0004460b
   32c64:	blge	16d37c <full_module_path@@Base+0xf3e14>
   32c68:	adcsle	r6, r2, r0, lsr #21
   32c6c:	movwcs	lr, #10701	; 0x29cd
   32c70:	stcl	7, cr15, [sl, #844]	; 0x34c
   32c74:	movwcs	lr, #10717	; 0x29dd
   32c78:			; <UNDEFINED> instruction: 0x464b4619
   32c7c:	ldrmi	r6, [r0], -r5, lsl #16
   32c80:			; <UNDEFINED> instruction: 0xf00a464a
   32c84:			; <UNDEFINED> instruction: 0x4659f9b3
   32c88:	strbmi	r4, [sl], -fp, asr #12
   32c8c:	ldrbmi	r4, [r0], -r4, lsl #12
   32c90:			; <UNDEFINED> instruction: 0xf9acf00a
   32c94:			; <UNDEFINED> instruction: 0x46294a33
   32c98:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
   32c9c:	andcs	r9, r3, r0
   32ca0:	cdp2	7, 15, cr15, cr6, cr14, {7}
   32ca4:	vmul.i8	d20, d0, d16
   32ca8:	andcs	r1, fp, r3, lsr #4
   32cac:			; <UNDEFINED> instruction: 0xf7e44479
   32cb0:	stmibvs	r0!, {r0, r1, r2, r5, r8, sl, fp, ip, sp, lr, pc}
   32cb4:	tstcs	r1, sl, lsr #12
   32cb8:	ldc2l	7, cr15, [ip, #936]!	; 0x3a8
   32cbc:	stmdacs	r0, {r5, r7, r8, sp, lr}
   32cc0:	ldmib	r4, {r2, r3, r6, ip, lr, pc}^
   32cc4:	ldmib	sp, {r1, r8, r9, sp}^
   32cc8:	mvnvs	r7, r2, lsl #16
   32ccc:	bl	1e43730 <full_module_path@@Base+0x1dca1c8>
   32cd0:			; <UNDEFINED> instruction: 0xf6ff0103
   32cd4:			; <UNDEFINED> instruction: 0xe79aaf72
   32cd8:	stmdblt	fp!, {r0, r1, r5, r6, r7, r9, fp, sp, lr}
   32cdc:	tstlt	r0, sp, lsr r3
   32ce0:	ldc	7, cr15, [r2, #844]	; 0x34c
   32ce4:	rscvs	r6, r3, #196608	; 0x30000
   32ce8:	ldrtmi	r6, [sl], -r0, lsr #19
   32cec:	strbmi	r2, [r0], #-256	; 0xffffff00
   32cf0:	ldc	7, cr15, [lr, #844]!	; 0x34c
   32cf4:	stmibvs	r0!, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
   32cf8:	andeq	lr, r2, #168, 22	; 0x2a000
   32cfc:	andlt	r4, r5, r0, lsl r4
   32d00:	svchi	0x00f0e8bd
   32d04:	andlt	r4, r5, r8, lsl #12
   32d08:	svchi	0x00f0e8bd
   32d0c:	stmibvs	r0!, {r1, r8, r9, fp, ip, pc}
   32d10:	stmdaeq	r3, {r1, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   32d14:	smlatbeq	r8, r1, fp, lr
   32d18:	streq	lr, [r8, -r5, lsr #23]
   32d1c:	strbmi	r4, [r2], -r1, lsl #8
   32d20:	bl	370c74 <full_module_path@@Base+0x2f770c>
   32d24:			; <UNDEFINED> instruction: 0xf73f2f00
   32d28:	ldmdbmi	r0, {r0, r2, r3, r6, r8, r9, sl, fp, sp, pc}
   32d2c:	andcs	r4, r3, sl, lsr r6
   32d30:			; <UNDEFINED> instruction: 0xf7ef4479
   32d34:	stmdbmi	lr, {r0, r5, r6, r9, fp, ip, sp, lr, pc}
   32d38:	andsne	pc, fp, #64, 4
   32d3c:	ldrbtmi	r2, [r9], #-11
   32d40:	ldc2l	7, cr15, [lr], {228}	; 0xe4
   32d44:	stmdbmi	fp, {r1, r3, r9, sl, lr}
   32d48:	ldrbtmi	r2, [r9], #-3
   32d4c:	blx	1570d10 <full_module_path@@Base+0x14f77a8>
   32d50:	rscscs	r4, r3, #147456	; 0x24000
   32d54:	ldrbtmi	r2, [r9], #-11
   32d58:	ldc2l	7, cr15, [r2], {228}	; 0xe4
   32d5c:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   32d60:	cdp2	7, 0, cr15, cr2, cr10, {7}
   32d64:	andeq	ip, r1, r6, lsr fp
   32d68:	andeq	ip, r1, r0, ror fp
   32d6c:	andeq	ip, r1, r0, lsl #22
   32d70:	ldrdeq	ip, [r1], -lr
   32d74:	andeq	ip, r1, lr, lsr #21
   32d78:	andeq	ip, r1, r6, asr #21
   32d7c:	andeq	ip, r1, sl, asr #21
   32d80:			; <UNDEFINED> instruction: 0x4604b538
   32d84:	smlabblt	r8, r0, r9, r6
   32d88:	b	ffb70cdc <full_module_path@@Base+0xffaf7774>
   32d8c:	strtmi	r6, [r0], -r5, ror #21
   32d90:	b	ffa70ce4 <full_module_path@@Base+0xff9f777c>
   32d94:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   32d98:	mvnsmi	lr, sp, lsr #18
   32d9c:	stmdavc	fp, {r2, r3, r9, sl, lr}
   32da0:	blcs	b845c0 <full_module_path@@Base+0xb0b058>
   32da4:	smladcs	r0, r8, pc, fp	; <UNPREDICTABLE>
   32da8:	ldmdbmi	r4!, {r0, r1, r3, r6, ip, lr, pc}
   32dac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   32db0:	mcr	7, 3, pc, cr8, cr3, {6}	; <UNPREDICTABLE>
   32db4:	ldmdbmi	r2!, {r3, r4, r5, r7, r8, r9, ip, sp, pc}
   32db8:	ldrtmi	r2, [r0], -r1, lsl #4
   32dbc:	ldrdhi	pc, [r4], #143	; 0x8f
   32dc0:			; <UNDEFINED> instruction: 0xf7d34479
   32dc4:	ldrbtmi	lr, [r8], #3446	; 0xd76
   32dc8:	svclt	0x00182801
   32dcc:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   32dd0:			; <UNDEFINED> instruction: 0xf04fe001
   32dd4:	strdcs	r3, [r7, -pc]!
   32dd8:			; <UNDEFINED> instruction: 0xf7d34620
   32ddc:			; <UNDEFINED> instruction: 0x4621ecfa
   32de0:	blne	7845f4 <full_module_path@@Base+0x70b08c>
   32de4:	ldrtmi	r3, [r0], -r1, lsl #10
   32de8:	strtmi	fp, [sl], -fp, ror #2
   32dec:			; <UNDEFINED> instruction: 0xf7d31c5c
   32df0:	addmi	lr, r5, #96, 26	; 0x1800
   32df4:	andcs	sp, r1, #1073741883	; 0x4000003b
   32df8:	ldrtmi	r4, [r0], -r1, asr #12
   32dfc:	ldcl	7, cr15, [r8, #-844]	; 0xfffffcb4
   32e00:	mvnle	r2, r1, lsl #16
   32e04:	strtmi	lr, [r0], -r7, ror #15
   32e08:	ldcl	7, cr15, [r6], {211}	; 0xd3
   32e0c:	strmi	r4, [r5], -r1, lsr #12
   32e10:	ldrtmi	r4, [r0], -r2, lsl #12
   32e14:	stcl	7, cr15, [ip, #-844]	; 0xfffffcb4
   32e18:	eorle	r4, r6, r8, lsr #5
   32e1c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   32e20:	pop	{r3, r4, r5, r9, sl, lr}
   32e24:			; <UNDEFINED> instruction: 0x462081f0
   32e28:	stcl	7, cr15, [r6], {211}	; 0xd3
   32e2c:	strmi	r4, [r5], -r1, lsr #12
   32e30:			; <UNDEFINED> instruction: 0x462a4630
   32e34:	ldc	7, cr15, [ip, #-844]!	; 0xfffffcb4
   32e38:	mvnle	r4, r8, lsr #5
   32e3c:	pop	{r3, r4, r5, r9, sl, lr}
   32e40:	teqcs	sp, r0	; <illegal shifter operand>
   32e44:			; <UNDEFINED> instruction: 0xf7d34620
   32e48:	strmi	lr, [r7], -r4, asr #25
   32e4c:	adcle	r2, ip, r0, lsl #16
   32e50:	strtmi	r1, [r1], -r7, lsl #22
   32e54:	ldrtmi	r3, [r0], -r1, lsl #14
   32e58:			; <UNDEFINED> instruction: 0x463a443c
   32e5c:	stc	7, cr15, [r8, #-844]!	; 0xfffffcb4
   32e60:	svclt	0x00181a3f
   32e64:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   32e68:	stmdbmi	r7, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   32e6c:	andcs	r4, r1, #48, 12	; 0x3000000
   32e70:			; <UNDEFINED> instruction: 0xf7d34479
   32e74:	stmdacs	r1, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
   32e78:			; <UNDEFINED> instruction: 0xe7d1d1d0
   32e7c:	andeq	ip, r1, sl, lsr #21
   32e80:	andeq	ip, r1, ip, lsr #21
   32e84:	andeq	ip, r1, r6, lsr #21
   32e88:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   32e8c:	bmi	6c5af8 <full_module_path@@Base+0x64c590>
   32e90:	ldmdbmi	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   32e94:	ldrbtmi	fp, [r9], #-1136	; 0xfffffb90
   32e98:	ldcmi	8, cr5, [r9, #-616]	; 0xfffffd98
   32e9c:	ldmdavs	r2, {r0, r3, r4, sl, fp, lr}
   32ea0:			; <UNDEFINED> instruction: 0xf1a2447c
   32ea4:			; <UNDEFINED> instruction: 0xf1a20601
   32ea8:	blx	fedb36b8 <full_module_path@@Base+0xfed3a150>
   32eac:	blx	fecf08cc <full_module_path@@Base+0xfec77364>
   32eb0:	ldmdbeq	r6!, {r1, r7, r9, ip, sp, lr, pc}^
   32eb4:	stmib	r1, {r1, r4, r6, r8, fp}^
   32eb8:	ldmdbpl	sl, {r9, sp, lr}^
   32ebc:	ldmdavs	r2, {r0, r1, r5, fp, sp, lr}
   32ec0:	svclt	0x00183a00
   32ec4:	addvs	r2, sl, r1, lsl #4
   32ec8:	smlabbcs	r0, r3, r1, fp
   32ecc:	strmi	r3, [sl], -r4, lsl #8
   32ed0:	ldmdavs	fp, {r0, r9, sl, sp}
   32ed4:			; <UNDEFINED> instruction: 0xf502fa06
   32ed8:	tstlt	r3, r1, lsl #4
   32edc:			; <UNDEFINED> instruction: 0xf8544329
   32ee0:	blcs	41af8 <fchmod@plt+0x3af3c>
   32ee4:	ldfltp	f5, [r0], #-980	; 0xfffffc2c
   32ee8:	svclt	0x0030f7f9
   32eec:			; <UNDEFINED> instruction: 0x4619bc70
   32ef0:	svclt	0x002cf7f9
   32ef4:			; <UNDEFINED> instruction: 0x00033ab4
   32ef8:	andeq	r0, r0, r0, lsl r5
   32efc:	andeq	r3, r4, r2, asr #29
   32f00:	andeq	r0, r0, ip, lsr #6
   32f04:	muleq	r3, ip, r1
   32f08:			; <UNDEFINED> instruction: 0xf7f9b508
   32f0c:	blmi	131648 <full_module_path@@Base+0xb80e0>
   32f10:	ldrbtmi	r4, [fp], #-2563	; 0xfffff5fd
   32f14:	mulsvs	r8, fp, r8
   32f18:	svclt	0x0000bd08
   32f1c:	andeq	r3, r3, r2, lsr sl
   32f20:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   32f24:	svcmi	0x00f0e92d
   32f28:	svcmi	0x005fb083
   32f2c:	ldrbtmi	r4, [pc], #-2911	; 32f34 <fchmod@plt+0x2c378>
   32f30:	movwls	r5, #2299	; 0x8fb
   32f34:	blcs	74cfa8 <full_module_path@@Base+0x6d3a40>
   32f38:	blmi	17aa0c8 <full_module_path@@Base+0x1730b60>
   32f3c:	bmi	177b344 <full_module_path@@Base+0x1701ddc>
   32f40:	ldmdami	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   32f44:	bicsvs	r4, r9, sp, asr ip
   32f48:			; <UNDEFINED> instruction: 0xf8574478
   32f4c:	ldmdavs	fp, {r1, ip, sp, pc}
   32f50:	ldrdne	pc, [r0], -fp
   32f54:	andeq	pc, r1, #1073741864	; 0x40000028
   32f58:	smlatbeq	r2, r1, r1, pc	; <UNPREDICTABLE>
   32f5c:			; <UNDEFINED> instruction: 0xf282fab2
   32f60:			; <UNDEFINED> instruction: 0xf181fab1
   32f64:	stmdbeq	r9, {r1, r4, r6, r8, fp}^
   32f68:	smlabtcs	r0, r0, r9, lr
   32f6c:	stmdavs	r9, {r0, r3, r4, r5, r8, fp, ip, lr}
   32f70:	svclt	0x00183900
   32f74:	addvs	r2, r1, r1, lsl #2
   32f78:	rsbsle	r2, r5, r0, lsl #22
   32f7c:	strcs	r4, [r0, #-2384]	; 0xfffff6b0
   32f80:			; <UNDEFINED> instruction: 0x4e514a50
   32f84:			; <UNDEFINED> instruction: 0xf8df4479
   32f88:			; <UNDEFINED> instruction: 0xf8df9144
   32f8c:	ldrbtmi	sl, [lr], #-324	; 0xfffffebc
   32f90:	andhi	pc, r2, r7, asr r8	; <UNPREDICTABLE>
   32f94:			; <UNDEFINED> instruction: 0xf8cd44f9
   32f98:	ldrbtmi	fp, [sl], #4
   32f9c:	ands	r4, r6, fp, lsl #13
   32fa0:	ldmpl	fp!, {r2, r3, r6, r8, r9, fp, lr}^
   32fa4:			; <UNDEFINED> instruction: 0x3008f9b3
   32fa8:	vstrle	d2, [r9, #-0]
   32fac:	stmdblt	ip, {r1, r4, r6, r9, sl, lr}
   32fb0:	ldrbtmi	r4, [sl], #-2633	; 0xfffff5b7
   32fb4:	eorcc	pc, r5, r9, asr r8	; <UNPREDICTABLE>
   32fb8:	andcs	r4, r2, r9, asr r6
   32fbc:			; <UNDEFINED> instruction: 0xf91cf7ef
   32fc0:	andsvs	r6, ip, r3, lsr r8
   32fc4:	svccc	0x0004f856
   32fc8:	blcs	403d4 <fchmod@plt+0x39818>
   32fcc:			; <UNDEFINED> instruction: 0xf8d8d043
   32fd0:	ldmdavs	fp, {lr}
   32fd4:			; <UNDEFINED> instruction: 0xf004412c
   32fd8:	adcmi	r0, r3, #16777216	; 0x1000000
   32fdc:	stccs	0, cr13, [r9, #-968]	; 0xfffffc38
   32fe0:	stfcsd	f5, [r0], {222}	; 0xde
   32fe4:	bmi	fa74bc <full_module_path@@Base+0xf2df54>
   32fe8:	ldmdbmi	sp!, {r1, r3, r4, r5, r6, sl, lr}
   32fec:	ldrbtmi	r2, [r9], #-3
   32ff0:			; <UNDEFINED> instruction: 0xf902f7ef
   32ff4:	addcs	r4, r8, #966656	; 0xec000
   32ff8:	ldrbtmi	r2, [r9], #-1
   32ffc:	blx	fe070f96 <full_module_path@@Base+0xfdff7a2e>
   33000:	suble	r2, r8, sp, lsl fp
   33004:	ldmdami	r8!, {r0, r1, r3, r5, r8, r9, fp, lr}
   33008:			; <UNDEFINED> instruction: 0xf8574c2c
   3300c:	ldrbtmi	fp, [r8], #-3
   33010:			; <UNDEFINED> instruction: 0xf8db4b36
   33014:	ldrbtmi	r1, [fp], #-0
   33018:	andeq	pc, r1, #1073741864	; 0x40000028
   3301c:	smlatbeq	r2, r1, r1, pc	; <UNPREDICTABLE>
   33020:			; <UNDEFINED> instruction: 0xf282fab2
   33024:			; <UNDEFINED> instruction: 0xf181fab1
   33028:	stmdbeq	r9, {r0, r1, r3, r4, fp, sp, lr}^
   3302c:	stmib	r0, {r1, r4, r6, r8, fp}^
   33030:	ldmdbpl	r9!, {r8, sp}
   33034:	stmdbcc	r0, {r0, r3, fp, sp, lr}
   33038:	tstcs	r1, r8, lsl pc
   3303c:	blcs	4b248 <_IO_stdin_used@@Base+0x59d0>
   33040:			; <UNDEFINED> instruction: 0xb1ead19c
   33044:			; <UNDEFINED> instruction: 0xf8cb2301
   33048:	andlt	r3, r3, r0
   3304c:	svchi	0x00f0e8bd
   33050:	ldrbtmi	r4, [sl], #-2599	; 0xfffff5d9
   33054:	bls	6cf80 <file_old_total@@Base+0x3cd0>
   33058:			; <UNDEFINED> instruction: 0xf8dd4b26
   3305c:	ldmdavs	r1, {r2, ip, sp, pc}
   33060:	ldmdbcs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   33064:	stclle	8, cr6, [ip], #104	; 0x68
   33068:	blmi	9454fc <full_module_path@@Base+0x8cbf94>
   3306c:	ldmpl	r9!, {r3, r4, r5, r6, fp, ip, lr}^
   33070:	stmdavs	fp, {fp, sp, lr}
   33074:			; <UNDEFINED> instruction: 0xf043b1a0
   33078:	andvs	r0, fp, r1, lsl #6
   3307c:	mvnle	r2, r0, lsl #20
   33080:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
   33084:	blcs	4d1f8 <_IO_stdin_used@@Base+0x7980>
   33088:	movwcs	sp, #8415	; 0x20df
   3308c:	andcc	pc, r0, fp, asr #17
   33090:	pop	{r0, r1, ip, sp, pc}
   33094:	blmi	71705c <full_module_path@@Base+0x69daf4>
   33098:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   3309c:	sbfx	r6, sl, #4, #18
   330a0:	svclt	0x00d82b01
   330a4:	strb	r6, [ip, r8]
   330a8:	andeq	r3, r3, r6, lsl sl
   330ac:	andeq	r0, r0, ip, lsr #8
   330b0:	strdeq	r6, [r3], -ip
   330b4:	andeq	r0, r0, r0, lsl r5
   330b8:	andeq	r3, r4, r0, lsl lr
   330bc:	andeq	r0, r0, ip, lsr #6
   330c0:	andeq	ip, r1, ip, asr #18
   330c4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   330c8:	andeq	r6, r3, lr, lsr #1
   330cc:	strdeq	r3, [r3], -r8
   330d0:	andeq	ip, r1, r6, ror #17
   330d4:	andeq	r0, r0, r0, asr #11
   330d8:	ldrdeq	ip, [r1], -r6
   330dc:	muleq	r1, r0, r8
   330e0:	andeq	ip, r1, r2, lsr #17
   330e4:	andeq	ip, r1, lr, asr #17
   330e8:	andeq	r3, r4, sl, asr #26
   330ec:	andeq	r6, r3, r6, lsr #32
   330f0:	andeq	ip, r1, lr, lsl r8
   330f4:	strdeq	r3, [r4], -r8
   330f8:	andeq	r0, r0, ip, lsl r3
   330fc:	ldrdeq	r0, [r0], -r4
   33100:	ldrdeq	r3, [r4], -r6
   33104:	andeq	r5, r3, r2, lsr #31
   33108:	svcmi	0x00f0e92d
   3310c:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
   33110:	tstcs	r0, r4, lsl #22
   33114:	stclmi	14, cr4, [r4, #908]!	; 0x38c
   33118:	cfstrdmi	mvd4, [r4], #504	; 0x1f8
   3311c:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
   33120:	ldrbtmi	fp, [ip], #-133	; 0xffffff7b
   33124:	orrpl	pc, r1, #54525952	; 0x3400000
   33128:	strls	sl, [r5], #-3851	; 0xfffff0f5
   3312c:	ldmdbpl	r5!, {r2, r3, r8, r9, ip, sp}^
   33130:	cfmadd32	mvax1, mvfx4, mvfx9, mvfx6
   33134:	stmdavs	sp!, {r4, r9, fp, ip, sp, lr}
   33138:			; <UNDEFINED> instruction: 0xf04f601d
   3313c:	blmi	ff734544 <full_module_path@@Base+0xff6bafdc>
   33140:	strls	sl, [r3, #-3340]	; 0xfffff2f4
   33144:	ldrtmi	r4, [r8], -r5, lsl #12
   33148:	ldrmi	r5, [r7], -r4, ror #17
   3314c:	vst4.8	{d25,d27,d29,d31}, [pc], r0
   33150:	blmi	ff647758 <full_module_path@@Base+0xff5ce1f0>
   33154:	ldrbtmi	r6, [fp], #-2084	; 0xfffff7dc
   33158:	strtmi	r9, [r2], -r4, lsl #10
   3315c:			; <UNDEFINED> instruction: 0xffa8f7e8
   33160:	beq	46e9cc <full_module_path@@Base+0x3f5464>
   33164:	rscvc	pc, r0, #1325400064	; 0x4f000000
   33168:	cmpcs	r1, r0, asr #4	; <UNPREDICTABLE>
   3316c:			; <UNDEFINED> instruction: 0xf828f7ee
   33170:	vmull.p8	<illegal reg q8.5>, d0, d5
   33174:			; <UNDEFINED> instruction: 0xf8d88185
   33178:			; <UNDEFINED> instruction: 0xf7ff1000
   3317c:	blmi	ff3f29b8 <full_module_path@@Base+0xff379450>
   33180:	andls	r0, r2, #776	; 0x308
   33184:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
   33188:	ldmdavs	fp, {r1, r2, r8, r9, ip, pc}
   3318c:	blmi	ff31f6e0 <full_module_path@@Base+0xff2a6178>
   33190:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   33194:	vqrdmlah.s<illegal width 8>	d18, d0, d12
   33198:	stmibmi	r9, {r0, r1, r3, r5, r8, pc}^
   3319c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   331a0:			; <UNDEFINED> instruction: 0xff6ef7f9
   331a4:	strcs	r9, [r1], #-2820	; 0xfffff4fc
   331a8:	blne	ff7199bc <full_module_path@@Base+0xff6a0454>
   331ac:	svclt	0x00dc42a3
   331b0:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   331b4:	ldrmi	sl, [r9], -r8, lsl #28
   331b8:	ldcmi	8, cr15, [r0], {66}	; 0x42
   331bc:	addhi	pc, r2, r0, asr #6
   331c0:			; <UNDEFINED> instruction: 0xf10d4bc0
   331c4:			; <UNDEFINED> instruction: 0xf8df0924
   331c8:	cdpge	3, 0, cr10, cr8, cr0, {0}
   331cc:	rscslt	pc, ip, #14614528	; 0xdf0000
   331d0:	ldrbtmi	r4, [sl], #1147	; 0x47b
   331d4:	bpl	fe46e9fc <full_module_path@@Base+0xfe3f5494>
   331d8:	mcr	4, 0, r4, cr8, cr11, {7}
   331dc:			; <UNDEFINED> instruction: 0x460f3a10
   331e0:	eorpl	pc, r4, r8, asr r8	; <UNPREDICTABLE>
   331e4:	ldrbmi	r2, [r1], -ip, lsl #4
   331e8:			; <UNDEFINED> instruction: 0xf8c94628
   331ec:			; <UNDEFINED> instruction: 0xf7d35000
   331f0:	stmdacs	r0, {r1, r2, r3, r7, sl, fp, sp, lr, pc}
   331f4:	adcshi	pc, fp, r0
   331f8:	ldrbmi	r2, [r9], -r8, lsl #4
   331fc:			; <UNDEFINED> instruction: 0xf7d34628
   33200:	stmdacs	r0, {r1, r2, r7, sl, fp, sp, lr, pc}
   33204:	adcshi	pc, r3, r0
   33208:	bne	46ea70 <full_module_path@@Base+0x3f5508>
   3320c:	strtmi	r2, [r8], -r9, lsl #4
   33210:	ldcl	7, cr15, [ip], #-844	; 0xfffffcb4
   33214:			; <UNDEFINED> instruction: 0xf0002800
   33218:	stmibmi	sp!, {r1, r3, r5, r7, pc}
   3321c:	strtmi	r2, [r8], -r9, lsl #4
   33220:			; <UNDEFINED> instruction: 0xf7d34479
   33224:	stmdacs	r0, {r2, r4, r5, r6, sl, fp, sp, lr, pc}
   33228:	adchi	pc, r1, r0
   3322c:	bcs	b912dc <full_module_path@@Base+0xb17d74>
   33230:	stmdavc	sl!, {r0, r1, r8, ip, lr, pc}^
   33234:			; <UNDEFINED> instruction: 0xf0002a66
   33238:	stmibmi	r6!, {r1, r2, r5, r7, pc}
   3323c:	cdp	2, 1, cr2, cr8, cr1, {0}
   33240:	ldrbtmi	r0, [r9], #-2704	; 0xfffff570
   33244:	bl	d71198 <full_module_path@@Base+0xcf7c30>
   33248:	ldrdmi	pc, [r0], -r9
   3324c:	andcs	r9, sp, #2048	; 0x800
   33250:	ldrbtmi	r4, [r9], #-2465	; 0xfffff65f
   33254:	strtmi	r2, [r0], -r1, lsl #16
   33258:	movwcs	fp, #7960	; 0x1f18
   3325c:			; <UNDEFINED> instruction: 0xf7d39302
   33260:	stmdacs	r0, {r1, r2, r4, r6, sl, fp, sp, lr, pc}
   33264:	sbcshi	pc, r0, r0
   33268:	andscs	r4, r2, #156, 18	; 0x270000
   3326c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   33270:	mcrr	7, 13, pc, ip, cr3	; <UNPREDICTABLE>
   33274:			; <UNDEFINED> instruction: 0xf0402800
   33278:	ldrcs	r8, [r2], #-211	; 0xffffff2d
   3327c:	andcs	r4, ip, #152, 18	; 0x260000
   33280:	beq	fe46eae8 <full_module_path@@Base+0xfe3f5580>
   33284:			; <UNDEFINED> instruction: 0xf7d34479
   33288:			; <UNDEFINED> instruction: 0xf8d9eb14
   3328c:	bls	bf294 <full_module_path@@Base+0x45d2c>
   33290:	stmdacs	ip, {r0, r1, r3, r4, r8, sl, fp, ip, lr}
   33294:	andcs	fp, r1, #24, 30	; 0x60
   33298:	andls	r2, r2, #62464	; 0xf400
   3329c:	ldmibmi	r1, {r2, r3, r5, r6, r8, ip, lr, pc}
   332a0:	cdp	2, 1, cr2, cr8, cr1, {0}
   332a4:	ldrbtmi	r0, [r9], #-2704	; 0xfffff570
   332a8:	bl	f11fc <full_module_path@@Base+0x77c94>
   332ac:			; <UNDEFINED> instruction: 0xf0002801
   332b0:	ldmdavs	r4!, {r3, r6, r7, pc}
   332b4:	movwls	r2, #8961	; 0x2301
   332b8:	eorsvs	r3, r4, r1, lsl #8
   332bc:	blle	fe403db4 <full_module_path@@Base+0xfe38a84c>
   332c0:	bpl	fe46eb28 <full_module_path@@Base+0xfe3f55c0>
   332c4:	ldrtmi	r9, [r2], -r4, lsl #22
   332c8:			; <UNDEFINED> instruction: 0xf1034649
   332cc:	cfstrscc	mvf4, [r1], {128}	; 0x80
   332d0:	eoreq	pc, r4, r8, asr r8	; <UNPREDICTABLE>
   332d4:	ldc2	7, cr15, [r4], {243}	; 0xf3
   332d8:			; <UNDEFINED> instruction: 0xf8439b03
   332dc:	stmdacs	r0, {r2, r3, sl, fp}
   332e0:	addhi	pc, ip, r0
   332e4:	andcs	r4, r6, #128, 18	; 0x200000
   332e8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   332ec:	b	ff871240 <full_module_path@@Base+0xff7f7cd8>
   332f0:			; <UNDEFINED> instruction: 0xf0002806
   332f4:	movwcs	r8, #4235	; 0x108b
   332f8:	cmncs	sp, r2, lsl #6
   332fc:			; <UNDEFINED> instruction: 0xf7f94628
   33300:	stcls	15, cr15, [r6], {53}	; 0x35
   33304:	blcs	4d398 <_IO_stdin_used@@Base+0x7b20>
   33308:	ldmdbmi	r8!, {r0, r1, r2, r3, r6, ip, lr, pc}^
   3330c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   33310:	mrc2	7, 5, pc, cr6, cr9, {7}
   33314:	blmi	1dcd3ac <full_module_path@@Base+0x1d53e44>
   33318:	eorsle	r2, sl, r0, lsl #24
   3331c:	vmlage.f32	s18, s20, s10
   33320:			; <UNDEFINED> instruction: 0xf8524f74
   33324:	ldrbtmi	r8, [pc], #-3	; 3332c <fchmod@plt+0x2c770>
   33328:			; <UNDEFINED> instruction: 0xf8d8e00a
   3332c:	strtmi	r3, [r8], -r0
   33330:	svclt	0x000c2b00
   33334:	tstcs	r0, sl, lsl #2
   33338:			; <UNDEFINED> instruction: 0xff18f7f9
   3333c:	cmplt	ip, #36, 16	; 0x240000
   33340:	andcs	r4, r0, #53477376	; 0x3300000
   33344:			; <UNDEFINED> instruction: 0x46204639
   33348:			; <UNDEFINED> instruction: 0xf852f7e6
   3334c:			; <UNDEFINED> instruction: 0x46016832
   33350:			; <UNDEFINED> instruction: 0xf7f84628
   33354:	stmdavs	r1!, {r0, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}^
   33358:			; <UNDEFINED> instruction: 0xf7f94628
   3335c:	stmiavs	r3!, {r0, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   33360:	strble	r0, [r2, #1627]!	; 0x65b
   33364:	strtmi	r2, [r8], -pc, lsr #2
   33368:			; <UNDEFINED> instruction: 0xff00f7f9
   3336c:			; <UNDEFINED> instruction: 0x4628e7dd
   33370:			; <UNDEFINED> instruction: 0xf7d3213d
   33374:	cmplt	r0, lr, lsr #20
   33378:	strcc	r6, [r1], #-2100	; 0xfffff7cc
   3337c:	adcsmi	r6, ip, #52	; 0x34
   33380:	svcge	0x002ef6ff
   33384:	stmiavc	fp!, {r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   33388:			; <UNDEFINED> instruction: 0xf47f2b00
   3338c:	strcc	sl, [r1], #-3926	; 0xfffff0aa
   33390:	bls	1ad364 <full_module_path@@Base+0x133dfc>
   33394:	andhi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   33398:	ldrdcc	pc, [r0], -r8
   3339c:	cmple	sl, r0, lsl #22
   333a0:			; <UNDEFINED> instruction: 0x46284955
   333a4:			; <UNDEFINED> instruction: 0xf7f94479
   333a8:	ldmdbmi	r4, {r0, r1, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   333ac:	strtmi	r2, [r8], -r1, lsl #4
   333b0:			; <UNDEFINED> instruction: 0xf7d34479
   333b4:	stmdacs	r1, {r1, r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
   333b8:			; <UNDEFINED> instruction: 0x4628d151
   333bc:	bl	feff1310 <full_module_path@@Base+0xfef77da8>
   333c0:			; <UNDEFINED> instruction: 0xf0039b02
   333c4:	b	14f3fd0 <full_module_path@@Base+0x147aa68>
   333c8:	ldrdle	r7, [r8, #-48]	; 0xffffffd0
   333cc:			; <UNDEFINED> instruction: 0xf50d494c
   333d0:	bmi	d881dc <full_module_path@@Base+0xd0ec74>
   333d4:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
   333d8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   333dc:	subsmi	r6, r1, sl, lsl r8
   333e0:			; <UNDEFINED> instruction: 0xf50dd15e
   333e4:	andlt	r5, r5, r1, lsl #27
   333e8:	blhi	16e6e4 <full_module_path@@Base+0xf517c>
   333ec:	svchi	0x00f0e8bd
   333f0:	strtmi	r4, [r8], -r4, asr #18
   333f4:			; <UNDEFINED> instruction: 0xf7f94479
   333f8:	ldrb	pc, [r3], r3, asr #28	; <UNPREDICTABLE>
   333fc:	eorcc	pc, r4, r8, asr r8	; <UNPREDICTABLE>
   33400:			; <UNDEFINED> instruction: 0xf8429a03
   33404:	strb	r3, [sp, -ip, lsl #24]!
   33408:	ldr	r2, [r7, -sp, lsl #8]!
   3340c:	strtmi	r9, [r8], -r3, lsl #22
   33410:	stcne	8, cr15, [ip], {83}	; 0x53
   33414:	stc2l	7, cr15, [r0], {255}	; 0xff
   33418:			; <UNDEFINED> instruction: 0xf6bf2800
   3341c:	strb	sl, [sl, -lr, ror #30]!
   33420:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx1
   33424:			; <UNDEFINED> instruction: 0xf7ff0a90
   33428:	ldmdavs	r4!, {r0, r1, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   3342c:	svclt	0x00bc2800
   33430:	movwls	r2, #8961	; 0x2301
   33434:	ldmdbmi	r4!, {r0, r5, r7, r8, r9, sl, sp, lr, pc}
   33438:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   3343c:	mcr2	7, 1, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
   33440:			; <UNDEFINED> instruction: 0xf8d9e7ae
   33444:	stclne	0, cr2, [r1], #-0
   33448:	ldrmi	r9, [r1], #-7
   3344c:	beq	fe46ecb4 <full_module_path@@Base+0xfe3f574c>
   33450:	stc2	7, cr15, [r2], #1020	; 0x3fc
   33454:	stmdacs	r0, {r0, r1, r2, r8, r9, fp, ip, pc}
   33458:	movwls	fp, #12216	; 0x2fb8
   3345c:			; <UNDEFINED> instruction: 0xf7d3e78c
   33460:	bmi	aedbb8 <full_module_path@@Base+0xa74650>
   33464:	bcc	46ecd0 <full_module_path@@Base+0x3f5768>
   33468:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   3346c:			; <UNDEFINED> instruction: 0xf7ee2003
   33470:	stmdbmi	r7!, {r0, r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
   33474:	andsne	pc, r9, #64, 4
   33478:	ldrbtmi	r2, [r9], #-11
   3347c:			; <UNDEFINED> instruction: 0xf940f7e4
   33480:	stmib	r2, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   33484:	vnmls.f32	s8, s18, s7
   33488:	ldrbtmi	r3, [sl], #-2576	; 0xfffff5f0
   3348c:	andcs	r6, r3, r1, lsl #16
   33490:	blx	ffff1450 <full_module_path@@Base+0xfff77ee8>
   33494:	rsccs	r4, r4, #32, 18	; 0x80000
   33498:	ldrbtmi	r2, [r9], #-3
   3349c:			; <UNDEFINED> instruction: 0xf930f7e4
   334a0:	svc	0x00eef7d2
   334a4:	andeq	r3, r3, ip, lsr #16
   334a8:	andeq	r0, r0, ip, lsr #7
   334ac:	andeq	r3, r3, r2, lsr #16
   334b0:	andeq	r0, r0, r8, ror r4
   334b4:	andeq	ip, r1, sl, lsr #15
   334b8:	andeq	r0, r0, r8, ror #7
   334bc:	andeq	r0, r0, ip, lsr #8
   334c0:	andeq	ip, r1, r6, ror #14
   334c4:	andeq	ip, r1, r4, ror #14
   334c8:	strdeq	r8, [r1], -lr
   334cc:	andeq	ip, r1, r0, asr r7
   334d0:	andeq	ip, r1, r0, lsr #14
   334d4:	andeq	r4, r1, r6, asr #11
   334d8:	strdeq	ip, [r1], -sl
   334dc:	andeq	ip, r1, lr, ror #13
   334e0:	andeq	ip, r1, ip, ror #13
   334e4:	ldrdeq	ip, [r1], -sl
   334e8:	muleq	r1, sl, r6
   334ec:	andeq	ip, r1, lr, ror r6
   334f0:	andeq	r0, r0, r8, asr #10
   334f4:	andeq	ip, r1, r2, ror r6
   334f8:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   334fc:	andeq	r4, r1, r8, asr #9
   33500:	andeq	r3, r3, lr, ror #10
   33504:	andeq	ip, r1, r0, lsr #10
   33508:	andeq	ip, r1, r2, ror #10
   3350c:	andeq	ip, r1, ip, lsr r5
   33510:	andeq	ip, r1, lr, asr #8
   33514:	andeq	r4, r1, r2, lsl #28
   33518:	andeq	ip, r1, lr, lsr #8
   3351c:			; <UNDEFINED> instruction: 0x460cb5f0
   33520:	addlt	r4, r9, r9, lsr #30
   33524:	strmi	r4, [r6], -r9, lsr #22
   33528:			; <UNDEFINED> instruction: 0x4615447f
   3352c:	addcs	r4, r0, #8, 12	; 0x800000
   33530:	strdcs	r5, [r0, -fp]
   33534:	movwls	r6, #30747	; 0x781b
   33538:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3353c:	ldmib	r8, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   33540:	strtmi	r4, [r1], -sl, lsr #12
   33544:			; <UNDEFINED> instruction: 0xf7d34630
   33548:	bllt	186dfb0 <full_module_path@@Base+0x17f4a48>
   3354c:	blcs	2d55e0 <full_module_path@@Base+0x25c078>
   33550:	bmi	82757c <full_module_path@@Base+0x7ae014>
   33554:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
   33558:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3355c:	subsmi	r9, sl, r7, lsl #22
   33560:	andlt	sp, r9, r0, lsr r1
   33564:	stmiavs	r3!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   33568:	mvnsle	r2, r0, lsl #22
   3356c:	cdpcs	8, 0, cr6, cr0, cr6, {7}
   33570:	stmdbvs	r3!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   33574:	svccc	0x0080f513
   33578:	stmdavs	r0!, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
   3357c:	stmdavs	r1!, {r0, r1, r2, r3, r5, r6, r9, sl, lr}^
   33580:	stmiavs	r3!, {r1, r5, r7, fp, sp, lr}^
   33584:	rscvs	r6, r6, r6, lsr #1
   33588:	strgt	r2, [pc, -r2, lsl #12]
   3358c:	stmibvs	r2!, {r4, r8, r9, sp}
   33590:	stmdbvs	r1!, {r5, r8, fp, sp, lr}^
   33594:			; <UNDEFINED> instruction: 0xf8bd8026
   33598:	strgt	r6, [r7, -r2]
   3359c:	eorvs	r9, fp, r5, lsl #20
   335a0:	rsbvs	r8, r2, r6, rrx
   335a4:			; <UNDEFINED> instruction: 0xf7d3e7d5
   335a8:	bmi	2eda70 <full_module_path@@Base+0x274508>
   335ac:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   335b0:	andcs	r6, r6, r1, lsl #16
   335b4:	blx	1b71574 <full_module_path@@Base+0x1af800c>
   335b8:	adccs	r4, sp, #114688	; 0x1c000
   335bc:	ldrbtmi	r2, [r9], #-10
   335c0:			; <UNDEFINED> instruction: 0xf89ef7e4
   335c4:	svc	0x005cf7d2
   335c8:	andeq	r3, r3, ip, lsl r4
   335cc:	andeq	r0, r0, ip, lsr #7
   335d0:	andeq	r3, r3, lr, ror #7
   335d4:	ldrdeq	ip, [r1], -r6
   335d8:	andeq	ip, r1, r2, ror #9
   335dc:	blmi	d05eac <full_module_path@@Base+0xc8c944>
   335e0:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
   335e4:	adclt	r4, r7, r2, lsr ip
   335e8:	addcs	r5, r0, #13828096	; 0xd30000
   335ec:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
   335f0:			; <UNDEFINED> instruction: 0xf04f9325
   335f4:	andls	r0, r4, #0, 6
   335f8:	blmi	bcd688 <full_module_path@@Base+0xb54120>
   335fc:	ldmiblt	sl!, {r0, r1, r3, r4, r5, r6, sl, lr}^
   33600:	strcs	r4, [r1], -sp, lsr #20
   33604:	ldmpl	fp, {r1, r2, r5, sp, lr}
   33608:	teqlt	r5, #1900544	; 0x1d0000
   3360c:	rsbcs	r4, r4, #704512	; 0xac000
   33610:	ldrbtmi	r1, [r9], #-3360	; 0xfffff2e0
   33614:	stc2	0, cr15, [ip], #36	; 0x24
   33618:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
   3361c:	stmda	r2!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   33620:	movtlt	r4, #34305	; 0x8601
   33624:	rsbcs	r4, r4, #9984	; 0x2700
   33628:	strcc	r4, [r4], #-1148	; 0xfffffb84
   3362c:			; <UNDEFINED> instruction: 0xf0094620
   33630:			; <UNDEFINED> instruction: 0x4620fc9f
   33634:			; <UNDEFINED> instruction: 0xf7d32120
   33638:	smlabtlt	r8, ip, r8, lr
   3363c:	andvc	r2, r3, r0, lsl #6
   33640:	blmi	6c5ecc <full_module_path@@Base+0x64c964>
   33644:	stmdami	r1!, {r1, r3, r4, r5, r6, sl, lr}
   33648:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   3364c:	ldmdavs	sl, {r2, ip, sp}
   33650:	subsmi	r9, sl, r5, lsr #22
   33654:	eorlt	sp, r7, r6, lsr #2
   33658:	svcge	0x0005bdf0
   3365c:	ldrtmi	sl, [r9], -r4, lsl #20
   33660:			; <UNDEFINED> instruction: 0xff5cf7ff
   33664:			; <UNDEFINED> instruction: 0x1d229904
   33668:	cmncs	r4, #56, 12	; 0x3800000
   3366c:	strls	r9, [r1, #-1538]	; 0xfffff9fe
   33670:			; <UNDEFINED> instruction: 0xf7d39500
   33674:			; <UNDEFINED> instruction: 0xe7e3e994
   33678:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   3367c:	svc	0x00f2f7d2
   33680:	stmdacs	r0, {r0, r9, sl, lr}
   33684:	ldmdami	r3, {r1, r2, r3, r6, r7, r8, ip, lr, pc}
   33688:			; <UNDEFINED> instruction: 0xf7d24478
   3368c:	strmi	lr, [r1], -ip, ror #31
   33690:	bicle	r2, r7, r0, lsl #16
   33694:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   33698:	svc	0x00e4f7d2
   3369c:	stmdacs	r0, {r0, r9, sl, lr}
   336a0:	strb	sp, [sp, r0, asr #3]
   336a4:	mcr	7, 7, pc, cr12, cr2, {6}	; <UNPREDICTABLE>
   336a8:	andeq	r3, r3, r2, ror #6
   336ac:	andeq	r0, r0, ip, lsr #7
   336b0:	andeq	r3, r4, r8, ror r7
   336b4:	andeq	r3, r3, r8, asr #6
   336b8:	andeq	r0, r0, r8, lsr r4
   336bc:	muleq	r1, lr, r4
   336c0:	muleq	r1, lr, r4
   336c4:	andeq	r3, r4, ip, lsr r7
   336c8:	andeq	r3, r3, r0, lsl #6
   336cc:	andeq	r3, r4, sl, lsl r7
   336d0:	andeq	ip, r1, sl, asr #8
   336d4:	andeq	ip, r1, ip, asr #8
   336d8:	andeq	ip, r1, sl, asr #8
   336dc:	strdlt	fp, [r7], r0
   336e0:			; <UNDEFINED> instruction: 0x460b461d
   336e4:	ldrmi	r9, [r1], -sp, lsl #30
   336e8:	strmi	r9, [r6], -lr, lsl #24
   336ec:	ldrmi	r4, [r8], -sl, lsr #12
   336f0:	strcs	r9, [sl, -r0, lsl #14]
   336f4:	stmib	sp, {r2, r3, r8, r9, fp, ip, pc}^
   336f8:			; <UNDEFINED> instruction: 0xf7d34701
   336fc:			; <UNDEFINED> instruction: 0x4604e950
   33700:			; <UNDEFINED> instruction: 0x4620b910
   33704:	ldcllt	0, cr11, [r0, #28]!
   33708:	strtmi	r4, [r8], -fp, lsl #18
   3370c:	ldrbtmi	r9, [r9], #-2572	; 0xfffff5f4
   33710:	stc2	0, cr15, [lr], #-36	; 0xffffffdc
   33714:			; <UNDEFINED> instruction: 0xf7ff4630
   33718:	andls	pc, r5, r1, ror #30
   3371c:			; <UNDEFINED> instruction: 0xf7d24620
   33720:	stmdbmi	r6, {r3, r5, r9, sl, fp, sp, lr, pc}
   33724:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
   33728:	andcs	r4, r6, r3, lsl #12
   3372c:	stc2l	7, cr15, [r4, #-952]!	; 0xfffffc48
   33730:	andlt	r4, r7, r0, lsr #12
   33734:	svclt	0x0000bdf0
   33738:	andeq	ip, r1, lr, lsl #10
   3373c:	andeq	ip, r1, r6, asr #7
   33740:	mvnsmi	lr, sp, lsr #18
   33744:	stcmi	6, cr4, [pc, #-24]!	; 33734 <fchmod@plt+0x2cb78>
   33748:			; <UNDEFINED> instruction: 0xf8df460f
   3374c:	strhlt	ip, [sl], ip	; <UNPREDICTABLE>
   33750:	cfstrsmi	mvf4, [lr], #-500	; 0xfffffe0c
   33754:			; <UNDEFINED> instruction: 0xf10d44fc
   33758:	stcgt	14, cr0, [pc, #-32]	; 33740 <fchmod@plt+0x2cb84>
   3375c:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   33760:			; <UNDEFINED> instruction: 0x8000f8b7
   33764:	strls	r6, [r9], #-2084	; 0xfffff7dc
   33768:	streq	pc, [r0], #-79	; 0xffffffb1
   3376c:	strgt	r4, [pc], #-1652	; 33774 <fchmod@plt+0x2cbb8>
   33770:	muleq	r7, r5, r8
   33774:	ldrdgt	pc, [r4], -r6
   33778:	strgt	r4, [r3], #-1476	; 0xfffffa3c
   3377c:	tstle	r1, r2, lsr #32
   33780:	svceq	0x0002f1bc
   33784:			; <UNDEFINED> instruction: 0xf1bcd02c
   33788:	andsle	r0, r6, sl, lsl #30
   3378c:	bmi	83b798 <full_module_path@@Base+0x7c2230>
   33790:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   33794:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   33798:	subsmi	r9, sl, r9, lsl #22
   3379c:	andlt	sp, sl, pc, lsr #2
   337a0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   337a4:	andcs	r4, r6, fp, lsl r9
   337a8:	ldrbtmi	r4, [r2], -r3, ror #12
   337ac:			; <UNDEFINED> instruction: 0xf8cd4479
   337b0:			; <UNDEFINED> instruction: 0xf7ee8000
   337b4:	andcs	pc, r1, r1, lsr #26
   337b8:	ldmdbvs	r3!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   337bc:	ldmdble	r6, {r0, r1, r3, r4, r8, r9, fp, sp}
   337c0:			; <UNDEFINED> instruction: 0xf1076974
   337c4:	andscs	r0, r0, #8
   337c8:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
   337cc:	mcr	7, 1, pc, cr10, cr2, {6}	; <UNPREDICTABLE>
   337d0:	bicsle	r2, fp, r0, lsl #16
   337d4:	stmibvs	r3!, {r3, r4, r5, r7, r8, fp, sp, lr}
   337d8:	svclt	0x00181ac0
   337dc:	ldrb	r2, [r6, r1]
   337e0:	andcs	r6, r4, #1851392	; 0x1c4000
   337e4:	ldrmi	r1, [r1], #-3384	; 0xfffff2c8
   337e8:	mrc	7, 0, APSR_nzcv, cr12, cr2, {6}
   337ec:	stmdbmi	sl, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   337f0:	ldrbtmi	r2, [r2], -r6
   337f4:			; <UNDEFINED> instruction: 0xf7ee4479
   337f8:	strdcs	pc, [r1], -pc	; <UNPREDICTABLE>
   337fc:			; <UNDEFINED> instruction: 0xf7d2e7c7
   33800:	svclt	0x0000ee40
   33804:	andeq	ip, r1, r4, lsl #8
   33808:	strdeq	r3, [r3], -r0
   3380c:	andeq	r0, r0, ip, lsr #7
   33810:			; <UNDEFINED> instruction: 0x000331b2
   33814:	andeq	ip, r1, r0, ror #6
   33818:	andeq	ip, r1, r8, lsr r3
   3381c:	mvnsmi	lr, #737280	; 0xb4000
   33820:	ldcmi	6, cr4, [r7], #-124	; 0xffffff84
   33824:	blmi	e05084 <full_module_path@@Base+0xd8bb1c>
   33828:	ldrbtmi	fp, [ip], #-139	; 0xffffff75
   3382c:	strmi	r8, [sp], -sl, lsl #16
   33830:	stmiapl	r3!, {r7, r9, sl, lr}^
   33834:	ldrtmi	r2, [r0], -r0, lsl #2
   33838:	ldmdavs	fp, {r1, sl, sp}
   3383c:			; <UNDEFINED> instruction: 0xf04f9309
   33840:	andls	r0, r2, #0, 6
   33844:	bge	851f8 <full_module_path@@Base+0xbc90>
   33848:	strcs	r9, [r1], #-1025	; 0xfffffbff
   3384c:	tstls	r4, r5, lsl #2
   33850:	smlabtne	r6, sp, r9, lr
   33854:	strls	r9, [r3], #-264	; 0xfffffef8
   33858:	stmdb	r6!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3385c:	bllt	1445268 <full_module_path@@Base+0x13cbd00>
   33860:	ldmdblt	r4, {sl, fp, ip, pc}
   33864:	stmibvs	r4!, {r0, r3, r4, sp, lr, pc}^
   33868:	strtmi	fp, [r9], -ip, lsr #3
   3386c:			; <UNDEFINED> instruction: 0xf7ff4620
   33870:	stmdacs	r0, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   33874:	stmdals	r0, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   33878:			; <UNDEFINED> instruction: 0xf7d3b178
   3387c:	bmi	8edcac <full_module_path@@Base+0x874744>
   33880:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   33884:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   33888:	subsmi	r9, sl, r9, lsl #22
   3388c:			; <UNDEFINED> instruction: 0x4648d135
   33890:	pop	{r0, r1, r3, ip, sp, pc}
   33894:	blls	5485c <_dist_code@@Base+0x1cb4>
   33898:	ldmdbmi	ip, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, pc}
   3389c:	andcs	r4, r6, r2, lsr r6
   338a0:			; <UNDEFINED> instruction: 0xf7ee4479
   338a4:	ldmdbmi	sl, {r0, r3, r5, r7, sl, fp, ip, sp, lr, pc}
   338a8:			; <UNDEFINED> instruction: 0x4630463a
   338ac:			; <UNDEFINED> instruction: 0xf0094479
   338b0:	stmdals	r0, {r0, r1, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   338b4:			; <UNDEFINED> instruction: 0xf7d2e7e1
   338b8:	ldmdbmi	r6, {r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
   338bc:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   338c0:	andcs	r4, r6, r3, lsl #12
   338c4:	ldc2	7, cr15, [r8], {238}	; 0xee
   338c8:			; <UNDEFINED> instruction: 0x463a4913
   338cc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   338d0:	blx	13ef8fe <full_module_path@@Base+0x1376396>
   338d4:			; <UNDEFINED> instruction: 0x4640e7d3
   338d8:	mcr2	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   338dc:	ldrtmi	r4, [r3], -pc, lsl #18
   338e0:			; <UNDEFINED> instruction: 0x46024479
   338e4:			; <UNDEFINED> instruction: 0xf7ee2006
   338e8:	stmdbmi	sp, {r0, r1, r2, r7, sl, fp, ip, sp, lr, pc}
   338ec:			; <UNDEFINED> instruction: 0x4630463a
   338f0:			; <UNDEFINED> instruction: 0xf0094479
   338f4:	stmdals	r0, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   338f8:			; <UNDEFINED> instruction: 0xf7d2e7bf
   338fc:	svclt	0x0000edc2
   33900:	andeq	r3, r3, sl, lsl r1
   33904:	andeq	r0, r0, ip, lsr #7
   33908:	andeq	r3, r3, r2, asr #1
   3390c:	strdeq	ip, [r1], -r8
   33910:	andeq	ip, r1, r0, ror r3
   33914:			; <UNDEFINED> instruction: 0x0001c2b2
   33918:	andeq	ip, r1, lr, asr #6
   3391c:	andeq	ip, r1, r8, ror #5
   33920:	andeq	ip, r1, ip, lsr #6
   33924:	ldrbmi	lr, [r0, sp, lsr #18]!
   33928:	ldclmi	0, cr11, [r2, #-704]	; 0xfffffd40
   3392c:	blmi	150627c <full_module_path@@Base+0x148cd14>
   33930:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
   33934:	mcrvs	14, 5, r4, cr12, cr2, {2}
   33938:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
   3393c:			; <UNDEFINED> instruction: 0x932f681b
   33940:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   33944:	bmi	141ff1c <full_module_path@@Base+0x13a69b4>
   33948:	ldrbtmi	r4, [sl], #-2892	; 0xfffff4b4
   3394c:	ldmpl	r3, {r1, r2, r3, r6, fp, lr}^
   33950:	rsbcc	r4, ip, r8, ror r4
   33954:	blls	c0d9c4 <full_module_path@@Base+0xb9445c>
   33958:			; <UNDEFINED> instruction: 0xf040405a
   3395c:	eorslt	r8, r0, r2, lsl #1
   33960:			; <UNDEFINED> instruction: 0x87f0e8bd
   33964:			; <UNDEFINED> instruction: 0xf10d4949
   33968:	rsbcs	r0, r4, #60, 16	; 0x3c0000
   3396c:	ldrbtmi	r4, [r9], #-1543	; 0xfffff9f9
   33970:	rsbeq	pc, ip, r5, lsl #2
   33974:	stmibeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   33978:	blx	ffeef9a4 <full_module_path@@Base+0xffe7643c>
   3397c:	strbmi	r4, [sl], -r0, asr #12
   33980:			; <UNDEFINED> instruction: 0xf04f4621
   33984:			; <UNDEFINED> instruction: 0xf8c50a01
   33988:			; <UNDEFINED> instruction: 0xf7d2a068
   3398c:	blmi	106f75c <full_module_path@@Base+0xff61f4>
   33990:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   33994:	eorsle	r2, r1, r0, lsl #22
   33998:			; <UNDEFINED> instruction: 0xf7ff4638
   3399c:	ldmdbmi	sp!, {r0, r1, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   339a0:			; <UNDEFINED> instruction: 0x46064479
   339a4:	ldcl	7, cr15, [r2], #-840	; 0xfffffcb8
   339a8:	sbcle	r2, ip, r0, lsl #16
   339ac:	blge	1c5238 <full_module_path@@Base+0x14bcd0>
   339b0:	ldrtmi	sl, [r0], -r7, lsl #20
   339b4:	bmi	26e0f0 <full_module_path@@Base+0x1f4b88>
   339b8:	stmib	sp, {r1, r3, sl, ip, pc}^
   339bc:	stmib	sp, {r0, r1, r3, sl, lr}^
   339c0:	strcs	r4, [r4], #-1037	; 0xfffffbf3
   339c4:			; <UNDEFINED> instruction: 0xf7d39407
   339c8:	stmdacs	r0, {r4, r5, r6, fp, sp, lr, pc}
   339cc:	stflsd	f5, [r6, #-252]	; 0xffffff04
   339d0:	blcs	cdb84 <full_module_path@@Base+0x5461c>
   339d4:	blcs	2e7aa0 <full_module_path@@Base+0x26e538>
   339d8:	stmdbvs	lr!, {r0, r2, r6, r8, ip, lr, pc}^
   339dc:	movwls	r2, #21276	; 0x531c
   339e0:	ldmdavs	r0!, {r2, r6, r9, sl, lr}
   339e4:	ldmvs	r2!, {r0, r4, r5, r6, fp, sp, lr}
   339e8:	strgt	r6, [pc], #-2291	; 339f0 <fchmod@plt+0x2ce34>
   339ec:	ldmdbvs	r1!, {r4, r5, r8, fp, sp, lr}^
   339f0:	strgt	r6, [r7], #-2482	; 0xfffff64e
   339f4:			; <UNDEFINED> instruction: 0xf7d34628
   339f8:	and	lr, r6, ip, asr #16
   339fc:	strbmi	sl, [r1], -r5, lsl #20
   33a00:			; <UNDEFINED> instruction: 0xf8cd4638
   33a04:			; <UNDEFINED> instruction: 0xf7ff9014
   33a08:	blmi	933034 <full_module_path@@Base+0x8b9acc>
   33a0c:	bls	17cba4 <full_module_path@@Base+0x10363c>
   33a10:	ldrbtmi	r4, [fp], #-1601	; 0xfffff9bf
   33a14:			; <UNDEFINED> instruction: 0xf1034638
   33a18:	strls	r0, [r2], #-1388	; 0xfffffa94
   33a1c:	strls	r3, [r0], #-976	; 0xfffffc30
   33a20:	strtmi	r9, [fp], -r1, lsl #6
   33a24:	mrc2	7, 2, pc, cr10, cr15, {7}
   33a28:	orrle	r2, ip, r0, lsl #16
   33a2c:	strtmi	r4, [sl], -r3, lsr #12
   33a30:	ldrtmi	r4, [r8], -r1, asr #12
   33a34:	mrc2	7, 7, pc, cr2, cr15, {7}
   33a38:	stmdbvs	fp!, {r0, r2, r7, r8, r9, sl, sp, lr, pc}^
   33a3c:	andls	r2, r5, #16, 4
   33a40:	ldmdavs	r8, {r2, r6, r9, sl, lr}
   33a44:	ldmvs	sl, {r0, r3, r4, r6, fp, sp, lr}
   33a48:	strgt	r6, [pc], #-2267	; 33a50 <fchmod@plt+0x2ce94>
   33a4c:			; <UNDEFINED> instruction: 0xf7d2e7d2
   33a50:	ldmdbmi	r2, {r4, r7, sl, fp, sp, lr, pc}
   33a54:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   33a58:	andcs	r4, r6, r3, lsl #12
   33a5c:	blx	ff371a1e <full_module_path@@Base+0xff2f84b6>
   33a60:			; <UNDEFINED> instruction: 0xf7d2e771
   33a64:	stmdbmi	lr, {r1, r2, r3, r8, sl, fp, sp, lr, pc}
   33a68:	andcs	r2, sl, sp, lsl #5
   33a6c:			; <UNDEFINED> instruction: 0xf7e34479
   33a70:	svclt	0x0000fe47
   33a74:	andeq	r3, r4, r4, lsr r4
   33a78:	andeq	r3, r3, r2, lsl r0
   33a7c:	andeq	r0, r0, ip, lsr #7
   33a80:	andeq	r3, r3, sl
   33a84:	strdeq	r2, [r3], -sl
   33a88:	andeq	r3, r4, r4, lsl r4
   33a8c:	andeq	ip, r1, lr, lsr #5
   33a90:	andeq	r0, r0, r8, lsr r4
   33a94:	andeq	ip, r1, r0, lsl r1
   33a98:	andeq	r3, r4, r2, asr r3
   33a9c:	andeq	ip, r1, sl, lsr #3
   33aa0:	andeq	ip, r1, r4, lsr r0
   33aa4:	svcmi	0x00f0e92d
   33aa8:	stmdavc	r4, {r0, r2, r7, ip, sp, pc}
   33aac:	strbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   33ab0:	stmdaeq	ip!, {r2, r5, r7, r8, ip, sp, lr, pc}
   33ab4:	blx	fee57ec8 <full_module_path@@Base+0xfedde960>
   33ab8:	ldrbtmi	pc, [fp], #-2184	; 0xfffff778	; <UNPREDICTABLE>
   33abc:	b	14186cc <full_module_path@@Base+0x139f164>
   33ac0:	stccs	8, cr1, [r0], {88}	; 0x58
   33ac4:			; <UNDEFINED> instruction: 0x4643bf14
   33ac8:	blcs	3c6d4 <fchmod@plt+0x35b18>
   33acc:	strmi	sp, [r6], -r4, asr #2
   33ad0:			; <UNDEFINED> instruction: 0x46994698
   33ad4:	ldrtmi	r2, [sl], r0, lsl #14
   33ad8:	mcrrcs	6, 3, r4, r6, cr13
   33adc:	stccs	8, cr13, [sl], #-264	; 0xfffffef8
   33ae0:			; <UNDEFINED> instruction: 0xf1a4d921
   33ae4:	blcs	6f4798 <full_module_path@@Base+0x67b230>
   33ae8:	ldm	pc, {r0, r2, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   33aec:	tsteq	sl, r3, lsl r0	; <UNPREDICTABLE>
   33af0:	tsteq	sp, ip, lsl r0
   33af4:	andseq	r0, ip, ip, lsl r0
   33af8:	andseq	r0, ip, ip, lsl r0
   33afc:	andseq	r0, ip, ip, lsl r0
   33b00:	andseq	r0, ip, ip, lsl r0
   33b04:	andseq	r0, ip, ip, lsl r0
   33b08:	andseq	r0, ip, ip, lsl r0
   33b0c:	andseq	r0, ip, ip, lsl r0
   33b10:	adcseq	r0, r1, ip, lsl r0
   33b14:	andseq	r0, ip, ip, lsl r0
   33b18:	andseq	r0, ip, ip, lsl r0
   33b1c:	andseq	r0, ip, ip, lsl r0
   33b20:	andseq	r0, ip, r6, lsr #1
   33b24:			; <UNDEFINED> instruction: 0xf7d2009c
   33b28:	ldccs	14, cr14, [r7], #-144	; 0xffffff70
   33b2c:	stccs	15, cr11, [r0, #-608]	; 0xfffffda0
   33b30:	strcs	fp, [r1, #-3852]	; 0xfffff0f4
   33b34:	stmdavs	r3, {r8, sl, sp}
   33b38:	andscs	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
   33b3c:	sbcscs	lr, r2, #86016	; 0x15000
   33b40:	asrshi	pc, r0, #32	; <UNPREDICTABLE>
   33b44:			; <UNDEFINED> instruction: 0xf1b9464c
   33b48:	andle	r0, r5, r0, lsl #30
   33b4c:	stmdavs	r4!, {r5, r9, sl, lr}
   33b50:	stc	7, cr15, [r8], {210}	; 0xd2
   33b54:	mvnsle	r2, r0, lsl #24
   33b58:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   33b5c:	andlt	r4, r5, r8, asr #12
   33b60:	svchi	0x00f0e8bd
   33b64:	rsclt	r3, r3, #24832	; 0x6100
   33b68:	stmiale	fp!, {r2, r4, r8, r9, fp, sp}^
   33b6c:	stmiale	r9!, {r2, r4, sl, fp, sp}^
   33b70:			; <UNDEFINED> instruction: 0xf853a302
   33b74:	ldrmi	r2, [r3], #-36	; 0xffffffdc
   33b78:	svclt	0x00004718
   33b7c:	muleq	r0, r9, r0
   33b80:			; <UNDEFINED> instruction: 0xffffffc9
   33b84:			; <UNDEFINED> instruction: 0xffffffc9
   33b88:			; <UNDEFINED> instruction: 0xffffffc9
   33b8c:			; <UNDEFINED> instruction: 0xffffffc9
   33b90:			; <UNDEFINED> instruction: 0xffffffc9
   33b94:	andeq	r0, r0, r1, lsl #1
   33b98:			; <UNDEFINED> instruction: 0xffffffc9
   33b9c:			; <UNDEFINED> instruction: 0xffffffc9
   33ba0:			; <UNDEFINED> instruction: 0xffffffc9
   33ba4:			; <UNDEFINED> instruction: 0xffffffc9
   33ba8:			; <UNDEFINED> instruction: 0xffffffc9
   33bac:			; <UNDEFINED> instruction: 0xffffffc9
   33bb0:			; <UNDEFINED> instruction: 0xffffffc9
   33bb4:	andeq	r0, r0, sp, rrx
   33bb8:			; <UNDEFINED> instruction: 0xffffffc9
   33bbc:			; <UNDEFINED> instruction: 0xffffffc9
   33bc0:			; <UNDEFINED> instruction: 0xffffffc9
   33bc4:			; <UNDEFINED> instruction: 0xffffffc9
   33bc8:			; <UNDEFINED> instruction: 0xffffffc9
   33bcc:	andeq	r0, r0, r5, asr r0
   33bd0:			; <UNDEFINED> instruction: 0xf0457873
   33bd4:	vst3.16	{d16,d18,d20}, [sl], r0
   33bd8:	blcs	4e3e0 <_IO_stdin_used@@Base+0x8b68>
   33bdc:	blcs	b63844 <full_module_path@@Base+0xaea2dc>
   33be0:			; <UNDEFINED> instruction: 0xf816d0b0
   33be4:	ldrb	r4, [r8, -r1, lsl #30]!
   33be8:			; <UNDEFINED> instruction: 0xf0457873
   33bec:	blcs	34ff8 <fchmod@plt+0x2e43c>
   33bf0:	blcs	b63858 <full_module_path@@Base+0xaea2f0>
   33bf4:			; <UNDEFINED> instruction: 0xf816d0a6
   33bf8:	strb	r4, [lr, -r1, lsl #30]!
   33bfc:			; <UNDEFINED> instruction: 0xf0457873
   33c00:	vst3.8	{d16,d18,d20}, [sl], r8
   33c04:	blcs	b4e60c <full_module_path@@Base+0xad50a4>
   33c08:	blcs	63870 <_dist_code@@Base+0x10cc8>
   33c0c:			; <UNDEFINED> instruction: 0xf816d09a
   33c10:	strb	r4, [r2, -r1, lsl #30]!
   33c14:	blcs	51de8 <deflate_copyright@@Base+0x2c>
   33c18:	blcs	b63880 <full_module_path@@Base+0xaea318>
   33c1c:			; <UNDEFINED> instruction: 0xf816d092
   33c20:	strbcs	r4, [r9, #-3841]	; 0xfffff0ff
   33c24:	sbfxeq	lr, r9, #14, #28
   33c28:	ldmdavc	r3!, {r2, r3, r7, sl, ip, lr, pc}^
   33c2c:	streq	pc, [r4, -r7, asr #32]
   33c30:	svclt	0x00182b2c
   33c34:	addle	r2, r5, r0, lsl #22
   33c38:			; <UNDEFINED> instruction: 0x077ae7d3
   33c3c:	ldmdavc	r3!, {r1, r7, sl, ip, lr, pc}^
   33c40:	streq	pc, [r2, -r7, asr #32]
   33c44:	svclt	0x00182b2c
   33c48:			; <UNDEFINED> instruction: 0xf43f2b00
   33c4c:			; <UNDEFINED> instruction: 0xe7c8af7b
   33c50:			; <UNDEFINED> instruction: 0x36017873
   33c54:	svclt	0x00182b2c
   33c58:	svclt	0x00182b00
   33c5c:	bleq	12fda0 <full_module_path@@Base+0xb6838>
   33c60:	tsthi	r6, r0	; <UNPREDICTABLE>
   33c64:			; <UNDEFINED> instruction: 0x46524631
   33c68:	strls	r2, [r1], #-1024	; 0xfffffc00
   33c6c:	blcc	b1cb8 <full_module_path@@Base+0x38750>
   33c70:	blcs	8429d8 <full_module_path@@Base+0x7c9470>
   33c74:	svcge	0x0066f63f
   33c78:			; <UNDEFINED> instruction: 0xf850a002
   33c7c:	ldrmi	r3, [r8], #-35	; 0xffffffdd
   33c80:	svclt	0x00004700
   33c84:	strheq	r0, [r0], -sp
   33c88:			; <UNDEFINED> instruction: 0xfffffec1
   33c8c:			; <UNDEFINED> instruction: 0xfffffec1
   33c90:			; <UNDEFINED> instruction: 0xfffffec1
   33c94:			; <UNDEFINED> instruction: 0xfffffec1
   33c98:			; <UNDEFINED> instruction: 0xfffffec1
   33c9c:			; <UNDEFINED> instruction: 0xfffffec1
   33ca0:			; <UNDEFINED> instruction: 0xfffffec1
   33ca4:			; <UNDEFINED> instruction: 0xfffffec1
   33ca8:			; <UNDEFINED> instruction: 0xfffffec1
   33cac:			; <UNDEFINED> instruction: 0xfffffec1
   33cb0:			; <UNDEFINED> instruction: 0xfffffec1
   33cb4:			; <UNDEFINED> instruction: 0xfffffec1
   33cb8:			; <UNDEFINED> instruction: 0xfffffec1
   33cbc:			; <UNDEFINED> instruction: 0xfffffec1
   33cc0:			; <UNDEFINED> instruction: 0xfffffec1
   33cc4:			; <UNDEFINED> instruction: 0xfffffec1
   33cc8:			; <UNDEFINED> instruction: 0xfffffec1
   33ccc:			; <UNDEFINED> instruction: 0xfffffec1
   33cd0:			; <UNDEFINED> instruction: 0xfffffec1
   33cd4:			; <UNDEFINED> instruction: 0xfffffec1
   33cd8:			; <UNDEFINED> instruction: 0xfffffec1
   33cdc:			; <UNDEFINED> instruction: 0xfffffec1
   33ce0:			; <UNDEFINED> instruction: 0xfffffec1
   33ce4:			; <UNDEFINED> instruction: 0xfffffec1
   33ce8:			; <UNDEFINED> instruction: 0xfffffec1
   33cec:	andeq	r0, r0, r9, ror #2
   33cf0:	andeq	r0, r0, r9, asr #2
   33cf4:	andeq	r0, r0, r3, lsr r1
   33cf8:			; <UNDEFINED> instruction: 0xfffffec1
   33cfc:			; <UNDEFINED> instruction: 0xfffffec1
   33d00:	andeq	r0, r0, r1, lsr #2
   33d04:	andeq	r0, r0, r1, asr #1
   33d08:			; <UNDEFINED> instruction: 0x36017873
   33d0c:	svclt	0x00182b2c
   33d10:			; <UNDEFINED> instruction: 0xf0402b00
   33d14:	movwcs	r8, #186	; 0xba
   33d18:	bleq	efe5c <full_module_path@@Base+0x768f4>
   33d1c:	movwls	r4, #5660	; 0x161c
   33d20:	ldmdavc	r3!, {r0, r3, r4, sp, lr, pc}^
   33d24:	blcs	b41530 <full_module_path@@Base+0xac7fc8>
   33d28:	blcs	63990 <_dist_code@@Base+0x10de8>
   33d2c:			; <UNDEFINED> instruction: 0xf04fbf18
   33d30:	orrsle	r0, r7, r1, lsl #22
   33d34:			; <UNDEFINED> instruction: 0xf04f2300
   33d38:	ldrmi	r0, [ip], -r1, lsl #22
   33d3c:	and	r9, sl, r1, lsl #6
   33d40:	streq	pc, [r1, -r7, asr #32]
   33d44:			; <UNDEFINED> instruction: 0xf044780b
   33d48:	strmi	r0, [lr], -r1, lsl #8
   33d4c:	svclt	0x00182b00
   33d50:	orrle	r2, fp, ip, lsr #22
   33d54:	andcs	r4, r0, #153092096	; 0x9200000
   33d58:	andcs	r2, r1, r0, lsl r1
   33d5c:	ldc2	7, cr15, [r0, #932]	; 0x3a4
   33d60:	svceq	0x0000f1b8
   33d64:			; <UNDEFINED> instruction: 0xf8c8d075
   33d68:	movwcs	r0, #0
   33d6c:	stccs	0, cr6, [r0, #-12]
   33d70:			; <UNDEFINED> instruction: 0xf1bbd045
   33d74:	strmi	r0, [r0], r3, lsl #30
   33d78:			; <UNDEFINED> instruction: 0xf404fb05
   33d7c:			; <UNDEFINED> instruction: 0xf1bbd04c
   33d80:	rsble	r0, r8, r4, lsl #30
   33d84:	svceq	0x0002f1bb
   33d88:	blls	a7f34 <full_module_path@@Base+0x2e9cc>
   33d8c:			; <UNDEFINED> instruction: 0xf640441c
   33d90:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp, lr}^
   33d94:	movwvc	r3, #29697	; 0x7401
   33d98:	blcs	51e6c <deflate_copyright@@Base+0xb0>
   33d9c:	ldmdavc	r4!, {r2, r3, r6, ip, lr, pc}^
   33da0:	ldr	r3, [r7], r1, lsl #12
   33da4:			; <UNDEFINED> instruction: 0xf044780b
   33da8:	strmi	r0, [lr], -r2, lsl #8
   33dac:	svclt	0x00182b2c
   33db0:	sbcle	r2, pc, r0, lsl #22
   33db4:	stmdavc	fp, {r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   33db8:	stmdals	r1, {r1, r2, r3, r9, sl, lr}
   33dbc:	svclt	0x00182b00
   33dc0:			; <UNDEFINED> instruction: 0xf4402b2c
   33dc4:	andls	r7, r1, r0
   33dc8:	strb	sp, [pc, -r4, asr #1]
   33dcc:	strmi	r7, [lr], -fp, lsl #16
   33dd0:	svclt	0x00182b00
   33dd4:	svclt	0x000c2b2c
   33dd8:	movwcs	r2, #769	; 0x301
   33ddc:	suble	r2, lr, r0, lsl #20
   33de0:	tstmi	r0, #65536	; 0x10000
   33de4:	blcs	57df0 <_dist_code@@Base+0x5248>
   33de8:			; <UNDEFINED> instruction: 0xe73fd1b4
   33dec:			; <UNDEFINED> instruction: 0xf044780b
   33df0:	strmi	r0, [lr], -r4, lsl #8
   33df4:	svclt	0x00182b00
   33df8:	adcle	r2, fp, ip, lsr #22
   33dfc:	bmi	11adadc <full_module_path@@Base+0x1134574>
   33e00:	blls	bd32c <full_module_path@@Base+0x43dc4>
   33e04:	svceq	0x0003f1bb
   33e08:			; <UNDEFINED> instruction: 0xf404fb05
   33e0c:	ldmpl	sl, {r7, r9, sl, lr}
   33e10:	b	94de60 <full_module_path@@Base+0x8d48f8>
   33e14:			; <UNDEFINED> instruction: 0xd1b20402
   33e18:	bl	fe99aa24 <full_module_path@@Base+0xfe9214bc>
   33e1c:			; <UNDEFINED> instruction: 0xf60505c5
   33e20:	strdlt	r7, [fp, -pc]
   33e24:	streq	lr, [sl, #-2981]	; 0xfffff45b
   33e28:	movwvc	r9, #31489	; 0x7b01
   33e2c:	stmib	r0, {r2, r3, r4, sl, lr}^
   33e30:	ldmdavc	r3!, {r0, sl, ip, lr}
   33e34:			; <UNDEFINED> instruction: 0xd1b22b00
   33e38:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
   33e3c:	ldrmi	fp, [sl], -r3, asr #3
   33e40:	blcs	4deb4 <_IO_stdin_used@@Base+0x863c>
   33e44:			; <UNDEFINED> instruction: 0x4648d1fb
   33e48:	andls	pc, r0, r2, asr #17
   33e4c:	pop	{r0, r2, ip, sp, pc}
   33e50:			; <UNDEFINED> instruction: 0x46818ff0
   33e54:	movwcs	lr, #1929	; 0x789
   33e58:	strcc	lr, [r1], #-2496	; 0xfffff640
   33e5c:	movwcs	lr, #1947	; 0x79b
   33e60:	ldrbtvs	pc, [pc], #-1476	; 33e68 <fchmod@plt+0x2d2ac>	; <UNPREDICTABLE>
   33e64:	strcc	r6, [pc], #-131	; 33e6c <fchmod@plt+0x2d2b0>
   33e68:	bne	ff95aa74 <full_module_path@@Base+0xff8e150c>
   33e6c:	ldr	r6, [r2, r4, asr #32]
   33e70:	strbmi	r9, [r8], -r3, lsl #22
   33e74:	andls	pc, r0, r3, asr #17
   33e78:	pop	{r0, r2, ip, sp, pc}
   33e7c:	strdlt	r8, [fp, #-240]!	; 0xffffff10
   33e80:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   33e84:	movwls	r4, #5778	; 0x1692
   33e88:			; <UNDEFINED> instruction: 0xf04fe765
   33e8c:	strbt	r0, [r9], r2, lsl #22
   33e90:			; <UNDEFINED> instruction: 0xf04f2300
   33e94:	ldrmi	r0, [ip], -r3, lsl #22
   33e98:	ldrb	r9, [ip, -r1, lsl #6]
   33e9c:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   33ea0:	strbt	r9, [r3], r1, lsl #6
   33ea4:	ldccc	8, cr7, [r0], #-456	; 0xfffffe38
   33ea8:	bcs	b416b4 <full_module_path@@Base+0xac814c>
   33eac:	bcs	63b14 <_dist_code@@Base+0x10f6c>
   33eb0:	andcs	sp, r0, #1073741827	; 0x40000003
   33eb4:	andcs	r2, r1, r0, lsl r1
   33eb8:	stc2l	7, cr15, [r2], #932	; 0x3a4
   33ebc:	svceq	0x0000f1b8
   33ec0:	movwcs	sp, #29
   33ec4:	bleq	170008 <full_module_path@@Base+0xf6aa0>
   33ec8:	movwls	r2, #5377	; 0x1501
   33ecc:			; <UNDEFINED> instruction: 0xf833e74b
   33ed0:	bcs	df3f20 <full_module_path@@Base+0xd7a9b8>
   33ed4:	smlabbcs	r0, ip, pc, fp	; <UNPREDICTABLE>
   33ed8:	b	47c2e4 <full_module_path@@Base+0x402d7c>
   33edc:			; <UNDEFINED> instruction: 0xf43f21d0
   33ee0:	bl	df7ac <full_module_path@@Base+0x66244>
   33ee4:	cfldrscc	mvf0, [r0], #-784	; 0xfffffcf0
   33ee8:	svcpl	0x0080f5b4
   33eec:	mcrge	6, 1, pc, cr10, cr15, {5}	; <UNPREDICTABLE>
   33ef0:	svccs	0x0001f816
   33ef4:	svclt	0x00182a2c
   33ef8:	sbcsle	r2, sl, r0, lsl #20
   33efc:	strmi	lr, [r1], r7, ror #15
   33f00:	bleq	170044 <full_module_path@@Base+0xf6adc>
   33f04:			; <UNDEFINED> instruction: 0xf8c02501
   33f08:			; <UNDEFINED> instruction: 0xf8cd8000
   33f0c:	ldr	r8, [r0, -r4]!
   33f10:	andeq	r2, r3, sl, lsl #29
   33f14:	andeq	r0, r0, ip, asr #6
   33f18:	suble	r2, r0, r0, lsl #18
   33f1c:	vld3.16	{d11-d13}, [r0 :256], r0
   33f20:			; <UNDEFINED> instruction: 0xf026667f
   33f24:			; <UNDEFINED> instruction: 0xf000060f
   33f28:	vst3.16	{d0-d2}, [r0], r9
   33f2c:	and	r4, sl, r0, ror r2
   33f30:	svcmi	0x0080f5b2
   33f34:	ldrbeq	sp, [fp, -r5, lsl #2]
   33f38:	stmdavs	fp, {r0, r1, sl, ip, lr, pc}^
   33f3c:	stmvs	fp, {r3, r4, lr}
   33f40:	stmdavs	r9, {r3, r4, r8, r9, lr}
   33f44:	blvc	320630 <full_module_path@@Base+0x2a70c8>
   33f48:	ldrbtle	r0, [r1], #1949	; 0x79d
   33f4c:	ldrle	r0, [r5, #-1885]	; 0xfffff8a3
   33f50:	svcmi	0x0080f5b2
   33f54:			; <UNDEFINED> instruction: 0xf003d0f5
   33f58:	stmdavs	sp, {r0, r8, r9}^
   33f5c:	svclt	0x00182c00
   33f60:	eormi	r2, r8, r0, lsl #6
   33f64:	rscle	r2, sl, r0, lsl #22
   33f68:			; <UNDEFINED> instruction: 0xf023688b
   33f6c:	tstmi	r8, #603979777	; 0x24000001
   33f70:	stmdbcs	r0, {r0, r3, fp, sp, lr}
   33f74:	teqmi	r0, #-1073741767	; 0xc0000039
   33f78:			; <UNDEFINED> instruction: 0x4770bc70
   33f7c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   33f80:	stccs	8, cr6, [r0], {77}	; 0x4d
   33f84:	movwcs	fp, #3864	; 0xf18
   33f88:	blcs	44030 <fchmod@plt+0x3d474>
   33f8c:			; <UNDEFINED> instruction: 0xf5b2d0d7
   33f90:	sbcsle	r4, r4, r0, lsl #31
   33f94:			; <UNDEFINED> instruction: 0xf023688b
   33f98:	tstmi	r8, #603979777	; 0x24000001
   33f9c:	ldrbmi	lr, [r0, -r8, ror #15]!
   33fa0:	ldrlt	fp, [r0, #-328]	; 0xfffffeb8
   33fa4:	strtmi	r4, [r0], -r4, lsl #12
   33fa8:			; <UNDEFINED> instruction: 0xf7d26824
   33fac:			; <UNDEFINED> instruction: 0x2c00e9dc
   33fb0:	strdcs	sp, [r0], -r9
   33fb4:	andcs	fp, r0, r0, lsl sp
   33fb8:	svclt	0x00004770
   33fbc:	stmdavs	sl, {r0, r1, r6, fp, sp, lr}^
   33fc0:	b	fe50dfc8 <full_module_path@@Base+0xfe494a60>
   33fc4:	stmdavs	r9, {r1, r8, r9, sl, fp}
   33fc8:	addmi	sp, r8, #117440512	; 0x7000000
   33fcc:	andle	sp, sl, #3
   33fd0:	rscscc	pc, pc, pc, asr #32
   33fd4:	andcs	r4, r0, r0, ror r7
   33fd8:	blcs	45da0 <_IO_stdin_used@@Base+0x528>
   33fdc:	andcs	fp, r1, ip, lsr #31
   33fe0:	rscscc	pc, pc, pc, asr #32
   33fe4:	andcs	r4, r1, r0, ror r7
   33fe8:	svclt	0x00004770
   33fec:			; <UNDEFINED> instruction: 0x4604b510
   33ff0:	tstlt	r8, r0, lsl #16
   33ff4:	ldmib	r6!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   33ff8:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   33ffc:	muleq	r7, r3, r8
   34000:	andeq	lr, r7, r4, lsl #17
   34004:	svclt	0x0000bd10
   34008:	andeq	ip, r1, r6, ror r0
   3400c:	andcs	fp, ip, r8, lsl #10
   34010:	bl	1171f60 <full_module_path@@Base+0x10f89f8>
   34014:	bmi	1e04fc <full_module_path@@Base+0x166f94>
   34018:	ldrbtmi	r4, [sl], #-1539	; 0xfffff9fd
   3401c:	stm	r3, {r0, r1, r2, r9, fp, lr, pc}
   34020:	ldrmi	r0, [r8], -r7
   34024:	stmdami	r3, {r3, r8, sl, fp, ip, sp, pc}
   34028:			; <UNDEFINED> instruction: 0xf7e94478
   3402c:	svclt	0x0000fc9d
   34030:	andeq	ip, r1, r6, asr r0
   34034:	strdeq	fp, [r1], -ip
   34038:	svcmi	0x00f0e92d
   3403c:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
   34040:	tstcs	r0, r2, lsl #22
   34044:	blmi	1b875fc <full_module_path@@Base+0x1b0e094>
   34048:	addlt	r4, r7, sp, ror r4
   3404c:	stmiapl	fp!, {r0, r9, sl, fp, sp, pc}^
   34050:	ldrtmi	r4, [r2], -r5, lsl #12
   34054:	movwls	r6, #22555	; 0x581b
   34058:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3405c:	cdp2	0, 3, cr15, cr8, cr10, {0}
   34060:	teqle	r9, r1, lsl #16
   34064:			; <UNDEFINED> instruction: 0xf10d4b66
   34068:			; <UNDEFINED> instruction: 0xf8df0910
   3406c:			; <UNDEFINED> instruction: 0xf10db198
   34070:			; <UNDEFINED> instruction: 0xf8df080c
   34074:	ldrbtmi	sl, [fp], #-404	; 0xfffffe6c
   34078:	svcge	0x000244fb
   3407c:	mcr	4, 0, r4, cr8, cr10, {7}
   34080:	stmdals	r1, {r4, r9, fp, ip, sp}
   34084:	strbmi	r4, [r2], -fp, asr #12
   34088:			; <UNDEFINED> instruction: 0xf00a4639
   3408c:	stmdacs	r0, {r0, r1, r2, r5, r9, sl, fp, ip, sp, lr, pc}
   34090:	addshi	pc, r8, r0, asr #32
   34094:	blcc	9aca4 <full_module_path@@Base+0x2173c>
   34098:	ldmdale	r1, {r0, r1, r2, r3, r4, r8, r9, fp, sp}
   3409c:			; <UNDEFINED> instruction: 0xf003e8df
   340a0:	ldmdami	r0, {r1, r3, r4, r6, fp, ip, sp}
   340a4:	ldccc	0, cr1, [r0], {16}
   340a8:	andsne	r1, r0, r0, lsl r0
   340ac:	ldrpl	r1, [r0], #-16
   340b0:	andsne	r1, r0, r0, lsl r0
   340b4:	andsne	r1, r0, r0, lsl r0
   340b8:	andsne	r1, r0, r0, lsl r0
   340bc:	mrcmi	0, 0, r1, cr0, cr0, {0}
   340c0:	bne	46f928 <full_module_path@@Base+0x3f63c0>
   340c4:			; <UNDEFINED> instruction: 0xf7ee2002
   340c8:			; <UNDEFINED> instruction: 0x4632f897
   340cc:	strtmi	r2, [r8], -r1, lsl #2
   340d0:	ldc2l	0, cr15, [lr, #40]!	; 0x28
   340d4:	sbcsle	r2, r4, r1, lsl #16
   340d8:			; <UNDEFINED> instruction: 0xf0402800
   340dc:	stclmi	0, cr8, [fp, #-548]	; 0xfffffddc
   340e0:	stmdavs	r9!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   340e4:	cmple	r3, r0, lsl #18
   340e8:	blmi	128c170 <full_module_path@@Base+0x1212c08>
   340ec:	andcs	r2, r0, #1
   340f0:	ldrbtmi	r6, [fp], #-97	; 0xffffff9f
   340f4:	bmi	120c264 <full_module_path@@Base+0x1192cfc>
   340f8:	ldrbtmi	r4, [sl], #-2880	; 0xfffff4c0
   340fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   34100:	subsmi	r9, sl, r5, lsl #22
   34104:	andlt	sp, r7, lr, ror #2
   34108:	blhi	ef404 <full_module_path@@Base+0x75e9c>
   3410c:	svchi	0x00f0e8bd
   34110:			; <UNDEFINED> instruction: 0xf0439b03
   34114:	movwls	r4, #13056	; 0x3300
   34118:	movweq	pc, #36975	; 0x906f	; <UNPREDICTABLE>
   3411c:	tstcs	r8, sl, asr r6
   34120:			; <UNDEFINED> instruction: 0xf7e94650
   34124:	ldmib	sp, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}^
   34128:	stmib	r0, {r0, r1, r9, ip, sp}^
   3412c:	strb	r2, [ip, r0, lsl #6]
   34130:	blcs	fe052ac4 <full_module_path@@Base+0xfdfd955c>
   34134:	blls	12858c <full_module_path@@Base+0xaf024>
   34138:	strb	r7, [r6, r3, ror #4]
   3413c:	blcs	fe052cd0 <full_module_path@@Base+0xfdfd9768>
   34140:	blls	1285b0 <full_module_path@@Base+0xaf048>
   34144:	strb	r7, [r0, r3, ror #5]
   34148:	blcs	fe052bdc <full_module_path@@Base+0xfdfd9674>
   3414c:	blls	1285bc <full_module_path@@Base+0xaf054>
   34150:	ldr	r7, [sl, r3, lsr #5]!
   34154:	blcs	fe0529e8 <full_module_path@@Base+0xfdfd9480>
   34158:	blls	128580 <full_module_path@@Base+0xaf018>
   3415c:	ldr	r7, [r4, r3, lsr #4]!
   34160:	andcs	r4, r2, sp, lsr #18
   34164:			; <UNDEFINED> instruction: 0xf7ee4479
   34168:	str	pc, [lr, r7, asr #16]!
   3416c:	andcs	r4, r2, fp, lsr #18
   34170:			; <UNDEFINED> instruction: 0xf7ee4479
   34174:	str	pc, [r8, r1, asr #16]!
   34178:	andcs	r4, r2, r9, lsr #18
   3417c:			; <UNDEFINED> instruction: 0xf7ee4479
   34180:			; <UNDEFINED> instruction: 0xe7a2f83b
   34184:	andcs	r4, r2, r7, lsr #18
   34188:			; <UNDEFINED> instruction: 0xf7ee4479
   3418c:			; <UNDEFINED> instruction: 0xe79cf835
   34190:	svclt	0x00982901
   34194:	stmdble	r6, {r0, sp}
   34198:	andcs	r4, r8, #35840	; 0x8c00
   3419c:	ldrbtmi	r6, [fp], #-2088	; 0xfffff7d8
   341a0:	stcl	7, cr15, [r4], #-840	; 0xfffffcb8
   341a4:	andcs	r6, r0, #104, 16	; 0x680000
   341a8:			; <UNDEFINED> instruction: 0xf7e92108
   341ac:	eorvs	pc, r0, r9, ror #22
   341b0:	ldfmid	f3, [lr, #-832]	; 0xfffffcc0
   341b4:	ldmib	r5, {r0, r2, r3, r4, r5, r6, sl, lr}^
   341b8:	sbcseq	r1, r2, r0, lsl #4
   341bc:	stmdb	r6, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   341c0:	ldr	r6, [r2, r9, ror #16]
   341c4:	ldrbtmi	r4, [sp], #-3354	; 0xfffff2e6
   341c8:	bl	7f2118 <full_module_path@@Base+0x778bb0>
   341cc:			; <UNDEFINED> instruction: 0x462b4a19
   341d0:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   341d4:			; <UNDEFINED> instruction: 0xf7ed2001
   341d8:			; <UNDEFINED> instruction: 0x4620fc5b
   341dc:			; <UNDEFINED> instruction: 0xff06f7ff
   341e0:	str	r2, [r8, r0]
   341e4:	stmdb	ip, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   341e8:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   341ec:	blx	fef7219a <full_module_path@@Base+0xfeef8c32>
   341f0:	ldrbtmi	r4, [sp], #-3346	; 0xfffff2ee
   341f4:	svclt	0x0000e7e8
   341f8:	strdeq	r2, [r3], -ip
   341fc:	andeq	r0, r0, ip, lsr #7
   34200:	andeq	fp, r1, sl, asr #25
   34204:	andeq	fp, r1, ip, lsl #26
   34208:	andeq	r2, r4, ip, lsl lr
   3420c:			; <UNDEFINED> instruction: 0x00042db8
   34210:	andeq	r2, r4, r6, lsr #27
   34214:	andeq	r2, r3, sl, asr #16
   34218:	andeq	fp, r1, r0, lsr fp
   3421c:	andeq	fp, r1, r8, ror #21
   34220:	andeq	fp, r1, ip, lsl #23
   34224:	andeq	fp, r1, r8, asr #22
   34228:			; <UNDEFINED> instruction: 0xfffffe1b
   3422c:	andeq	r2, r4, r4, ror #25
   34230:	andeq	fp, r1, sl, ror #20
   34234:	andeq	fp, r1, r0, asr #23
   34238:			; <UNDEFINED> instruction: 0x0001bbbe
   3423c:	andeq	fp, r1, r2, asr sl
   34240:	mvnsmi	lr, #737280	; 0xb4000
   34244:	cdpmi	0, 5, cr11, cr13, cr5, {4}
   34248:	ldrbtmi	r4, [lr], #-3421	; 0xfffff2a3
   3424c:	svcmi	0x005e4c5d
   34250:	ldrbtmi	r5, [ip], #-2421	; 0xfffff68b
   34254:	stmdavs	sp!, {r1, r2, r4, r9, sl, lr}
   34258:			; <UNDEFINED> instruction: 0xf04f9503
   3425c:	strmi	r0, [sp], -r0, lsl #10
   34260:	ldrmi	r5, [pc], -r2, ror #19
   34264:	blcs	4e2b8 <_IO_stdin_used@@Base+0x8a40>
   34268:			; <UNDEFINED> instruction: 0x4631db1e
   3426c:			; <UNDEFINED> instruction: 0xf00a4680
   34270:			; <UNDEFINED> instruction: 0x4604fd33
   34274:	rsble	r2, ip, r0, lsl #16
   34278:			; <UNDEFINED> instruction: 0xf7ff4629
   3427c:			; <UNDEFINED> instruction: 0x4603fedd
   34280:	ldrmi	r4, [ip], -r0, lsr #12
   34284:	stc2l	0, cr15, [lr, #40]!	; 0x28
   34288:			; <UNDEFINED> instruction: 0xf084fab4
   3428c:	submi	r0, r0, #64, 18	; 0x100000
   34290:	blmi	1306bd0 <full_module_path@@Base+0x128d668>
   34294:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   34298:	blls	10e308 <full_module_path@@Base+0x94da0>
   3429c:			; <UNDEFINED> instruction: 0xf040405a
   342a0:	andlt	r8, r5, r7, lsl #1
   342a4:	mvnshi	lr, #12386304	; 0xbd0000
   342a8:	smlatbmi	r0, r6, r5, pc	; <UNPREDICTABLE>
   342ac:	blx	fec9eabc <full_module_path@@Base+0xfec25554>
   342b0:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
   342b4:	stc2	0, cr15, [lr], #-8
   342b8:	stmdacs	r0, {r2, r9, sl, lr}
   342bc:	blls	e83c8 <full_module_path@@Base+0x6ee60>
   342c0:	ldmdaeq	r0, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
   342c4:	b	13fef08 <full_module_path@@Base+0x13859a0>
   342c8:	ldmdble	ip!, {r3, r4, r6, r7, fp}
   342cc:	andeq	pc, r2, #8, 2
   342d0:	svceq	0x00c2ebb3
   342d4:	stmibeq	r2, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   342d8:	stmdavc	r3, {r0, r2, r4, r5, r8, ip, lr, pc}
   342dc:	svclt	0x00082b80
   342e0:	orrne	pc, r2, #469762051	; 0x1c000003
   342e4:	stmdbvc	r3, {r0, r1, r3, r5, r9, ip, sp, lr}
   342e8:	svclt	0x00082b80
   342ec:	biceq	pc, r2, #469762051	; 0x1c000003
   342f0:	bvc	110ca4 <full_module_path@@Base+0x9773c>
   342f4:	blvc	110da8 <full_module_path@@Base+0x97840>
   342f8:	svclt	0x000a2b80
   342fc:	streq	pc, [r7, -r7]
   34300:	rscvc	r7, pc, #-1342177266	; 0xb000000e
   34304:	svceq	0x0000f1b8
   34308:	andcs	sp, r0, #24
   3430c:	strbmi	r2, [r0], -r8, lsl #2
   34310:	ldreq	pc, [r0], -r4, lsl #2
   34314:	blx	fed722c0 <full_module_path@@Base+0xfecf8d58>
   34318:	stmdacs	r0, {r3, r5, sp, lr}
   3431c:	andcc	sp, r8, sl, asr #32
   34320:			; <UNDEFINED> instruction: 0xf8c544a1
   34324:	ldmdavs	r3!, {r2, pc}
   34328:	andcc	r3, r8, r8, lsl #12
   3432c:	ldccc	8, cr15, [r0], {64}	; 0x40
   34330:	stccc	8, cr15, [r4], {86}	; 0x56
   34334:			; <UNDEFINED> instruction: 0xf84045b1
   34338:	mvnsle	r3, ip, lsl #24
   3433c:			; <UNDEFINED> instruction: 0xf7d24620
   34340:	andcs	lr, r0, r2, lsl r8
   34344:	strtmi	lr, [r0], -r4, lsr #15
   34348:	stmda	ip, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3434c:	rscscc	pc, pc, pc, asr #32
   34350:			; <UNDEFINED> instruction: 0xf7d2e79e
   34354:	pkhtbmi	lr, r1, sl, asr #20
   34358:			; <UNDEFINED> instruction: 0xf00a6800
   3435c:	msrlt	SPSR_f, r5, lsl #27
   34360:	svcmi	0x0000f5b6
   34364:	orrsle	r4, r3, r0, lsr #12
   34368:	addne	pc, r2, #469762051	; 0x1c000003
   3436c:	biceq	pc, r2, #469762051	; 0x1c000003
   34370:			; <UNDEFINED> instruction: 0xf007722a
   34374:	rsbvc	r0, fp, #1835008	; 0x1c0000
   34378:	str	r7, [r9, pc, ror #5]
   3437c:	svcmi	0x0080f5b6
   34380:	ldrdne	pc, [r0], -r9
   34384:			; <UNDEFINED> instruction: 0xf5b6d011
   34388:	tstle	fp, r0, lsl #30
   3438c:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
   34390:	andcs	r4, r1, r0, lsl sl
   34394:	strbmi	r9, [r3], -r0, lsl #6
   34398:			; <UNDEFINED> instruction: 0xf7ed447a
   3439c:			; <UNDEFINED> instruction: 0xf04ffb79
   343a0:			; <UNDEFINED> instruction: 0xe77530ff
   343a4:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
   343a8:	blmi	36e378 <full_module_path@@Base+0x2f4e10>
   343ac:			; <UNDEFINED> instruction: 0xe7ef447b
   343b0:	stmda	r6!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   343b4:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   343b8:	blx	ff5f2364 <full_module_path@@Base+0xff578dfc>
   343bc:	strdeq	r2, [r3], -sl
   343c0:	andeq	r0, r0, ip, lsr #7
   343c4:	strdeq	r2, [r3], -r2	; <UNPREDICTABLE>
   343c8:	andeq	r0, r0, ip, lsr r6
   343cc:			; <UNDEFINED> instruction: 0x000326b0
   343d0:	andeq	fp, r1, r2, asr sl
   343d4:	andeq	fp, r1, r8, ror #20
   343d8:	andeq	fp, r1, r2, lsl sl
   343dc:	andeq	fp, r1, r0, lsr #20
   343e0:	andeq	fp, r1, sl, lsr sl
   343e4:			; <UNDEFINED> instruction: 0x460cb538
   343e8:	blx	19723d2 <full_module_path@@Base+0x18f8e6a>
   343ec:	blmi	587844 <full_module_path@@Base+0x50e2dc>
   343f0:	orrlt	r4, ip, sp, ror r4
   343f4:			; <UNDEFINED> instruction: 0xf00058eb
   343f8:	stmeq	r0, {r0, r1, r9}
   343fc:	blcs	4e470 <_IO_stdin_used@@Base+0x8bf8>
   34400:			; <UNDEFINED> instruction: 0xf020db02
   34404:	ldmdblt	r3!, {r0, r1, r2, r8, r9}^
   34408:	movweq	pc, #4098	; 0x1002	; <UNPREDICTABLE>
   3440c:	ldreq	r7, [r3, r3, lsr #32]
   34410:			; <UNDEFINED> instruction: 0xf040bf48
   34414:	ldclt	0, cr4, [r8, #-0]
   34418:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   3441c:	blle	ffebf024 <full_module_path@@Base+0xffe45abc>
   34420:	movweq	pc, #28720	; 0x7030	; <UNPREDICTABLE>
   34424:	stmdbmi	r8, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
   34428:	andcs	r4, r1, r2, lsl #12
   3442c:			; <UNDEFINED> instruction: 0xf7ed4479
   34430:	stmdbmi	r6, {r0, r1, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   34434:	adcscs	pc, r9, #64, 4
   34438:	ldrbtmi	r2, [r9], #-12
   3443c:			; <UNDEFINED> instruction: 0xf960f7e3
   34440:	andeq	r2, r3, r4, asr r5
   34444:	andeq	r0, r0, ip, lsr r6
   34448:	strdeq	fp, [r1], -r8
   3444c:	andeq	fp, r1, r6, lsl sl
   34450:	stmdavs	r3, {r1, r3, r6, fp, sp, lr}^
   34454:			; <UNDEFINED> instruction: 0xd11b4293
   34458:	stmdavs	r2, {r0, r1, r8, r9, ip, sp, pc}
   3445c:	stmdavs	fp, {r3, r4, r9, sl, lr}
   34460:	movwcc	r3, #33288	; 0x8208
   34464:	and	fp, r9, r0, lsl r4
   34468:	stcmi	8, cr15, [r8], {82}	; 0x52
   3446c:			; <UNDEFINED> instruction: 0xf8533308
   34470:	andcc	r1, r8, #16, 24	; 0x1000
   34474:	smlabble	r7, ip, r2, r4
   34478:	andle	r3, fp, r1, lsl #16
   3447c:	stcmi	8, cr15, [r4], {82}	; 0x52
   34480:	stcne	8, cr15, [r4], {83}	; 0x53
   34484:	rscle	r4, pc, ip, lsl #5
   34488:			; <UNDEFINED> instruction: 0xf85d2000
   3448c:	ldrbmi	r4, [r0, -r4, lsl #22]!
   34490:	ldrbmi	r2, [r0, -r0]!
   34494:			; <UNDEFINED> instruction: 0xf85d2001
   34498:	ldrbmi	r4, [r0, -r4, lsl #22]!
   3449c:	ldrbmi	r2, [r0, -r1]!
   344a0:	svcmi	0x0000f5b1
   344a4:	svcmi	0x00f8e92d
   344a8:	ldrmi	r4, [r1], r0, lsl #13
   344ac:	mlale	sp, fp, r6, r4
   344b0:	ldrbtmi	r4, [lr], #-3609	; 0xfffff1e7
   344b4:			; <UNDEFINED> instruction: 0xf8db6832
   344b8:	andcc	r3, r1, #0
   344bc:	ldrbcc	pc, [pc, #259]!	; 345c7 <fchmod@plt+0x2da0b>	; <UNPREDICTABLE>
   344c0:	eorsvs	fp, r5, r8, lsl #30
   344c4:			; <UNDEFINED> instruction: 0xf04fb1e3
   344c8:	and	r0, r8, ip, lsl #20
   344cc:	eorsvs	r1, r3, r3, ror #28
   344d0:			; <UNDEFINED> instruction: 0xf8dbb91c
   344d4:	blcc	804dc <full_module_path@@Base+0x6f74>
   344d8:	stclne	0, cr6, [fp], #-204	; 0xffffff34
   344dc:	ldmdavs	r4!, {r4, ip, lr, pc}
   344e0:			; <UNDEFINED> instruction: 0xf8d83d01
   344e4:	blx	2b850e <full_module_path@@Base+0x23efa6>
   344e8:	stmvs	r7, {r2, ip, pc}
   344ec:	mvnle	r4, pc, lsl #5
   344f0:			; <UNDEFINED> instruction: 0xf7ff4641
   344f4:	stmdacs	r0, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   344f8:	strtmi	sp, [r0], -r8, ror #1
   344fc:	svchi	0x00f8e8bd
   34500:	ldrbtcc	pc, [pc], #79	; 34508 <fchmod@plt+0x2d94c>	; <UNPREDICTABLE>
   34504:			; <UNDEFINED> instruction: 0x46206034
   34508:	svchi	0x00f8e8bd
   3450c:	ldrbtmi	r4, [lr], #-3587	; 0xfffff1fd
   34510:	svccs	0x0004f856
   34514:	svclt	0x0000e7cf
   34518:	andeq	r4, r3, sl, asr #23
   3451c:	andeq	r4, r3, lr, ror #22
   34520:	bl	61ae8 <_dist_code@@Base+0xef40>
   34524:	stmdavs	sp, {r1, r9, sl, ip}
   34528:	bl	4c558 <_IO_stdin_used@@Base+0x6ce0>
   3452c:	adcmi	r1, lr, #20971520	; 0x1400000
   34530:	mcrne	2, 3, sp, cr11, cr1, {0}
   34534:	ldreq	pc, [r0], #-421	; 0xfffffe5b
   34538:			; <UNDEFINED> instruction: 0xf0231b9b
   3453c:	bne	ffb75180 <full_module_path@@Base+0xffafbc18>
   34540:	strtmi	r3, [r0], -r0, lsr #26
   34544:			; <UNDEFINED> instruction: 0xf7ff3c10
   34548:	stmibvs	r0!, {r0, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
   3454c:			; <UNDEFINED> instruction: 0xf00ab108
   34550:	adcmi	pc, ip, #35072	; 0x8900
   34554:	ldfltp	f5, [r0, #-980]!	; 0xfffffc2c
   34558:	tstlt	r8, #248, 10	; 0x3e000000
   3455c:			; <UNDEFINED> instruction: 0x46164613
   34560:	blcs	1726b4 <full_module_path@@Base+0xf914c>
   34564:			; <UNDEFINED> instruction: 0xf7ff4604
   34568:	mcrrne	15, 9, pc, r3, cr11	; <UNPREDICTABLE>
   3456c:	andle	r4, r1, r5, lsl #12
   34570:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   34574:	vst1.8	{d20-d21}, [pc]!
   34578:	tstcs	r0, sl, ror r3
   3457c:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   34580:			; <UNDEFINED> instruction: 0xf7e96875
   34584:	vmlami.f16	s30, s20, s26	; <UNPREDICTABLE>
   34588:	ldrbtmi	r2, [lr], #-1792	; 0xfffff900
   3458c:	ldm	r4, {r0, r1, r9, sl, lr}
   34590:	sbcsvs	r0, pc, r7
   34594:	andeq	lr, r7, r3, lsl #17
   34598:	muleq	r7, r6, r8
   3459c:	andeq	lr, r7, r4, lsl #17
   345a0:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   345a4:	ldrbcc	pc, [pc, #79]!	; 345fb <fchmod@plt+0x2da3f>	; <UNPREDICTABLE>
   345a8:	svclt	0x0000e7e2
   345ac:	ldrdeq	fp, [r1], -sl
   345b0:	andeq	fp, r1, r6, ror #21
   345b4:	svcmi	0x00f0e92d
   345b8:	ldrmi	r4, [pc], -ip, lsl #12
   345bc:	addlt	r4, r3, r1, lsl r6
   345c0:	blcs	172714 <full_module_path@@Base+0xf91ac>
   345c4:	strtmi	r4, [r0], -r5, lsl #12
   345c8:			; <UNDEFINED> instruction: 0xff6af7ff
   345cc:	ldrsbhi	pc, [r0, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
   345d0:			; <UNDEFINED> instruction: 0x460644f8
   345d4:	ldclne	6, cr4, [r1], #-160	; 0xffffff60
   345d8:	ldc2	7, cr15, [ip], {248}	; 0xf8
   345dc:	blle	bfde4 <full_module_path@@Base+0x4687c>
   345e0:	pop	{r0, r1, ip, sp, pc}
   345e4:	bmi	16185ac <full_module_path@@Base+0x159f044>
   345e8:	vst1.8	{d20-d22}, [pc :256], r8
   345ec:	tstcs	ip, sl, ror r3
   345f0:			; <UNDEFINED> instruction: 0xf7e9447a
   345f4:	bvc	9f2950 <full_module_path@@Base+0x9793e8>
   345f8:			; <UNDEFINED> instruction: 0x3e807a63
   345fc:	svclt	0x00186867
   34600:	blcs	fe03de0c <full_module_path@@Base+0xfdfc48a4>
   34604:	svclt	0x00187aa3
   34608:	streq	pc, [r2], -r6, asr #32
   3460c:	bvc	ff8ff414 <full_module_path@@Base+0xff885eac>
   34610:			; <UNDEFINED> instruction: 0xf046bf18
   34614:	blcs	fe035e2c <full_module_path@@Base+0xfdfbc8c4>
   34618:			; <UNDEFINED> instruction: 0xf046bf18
   3461c:	andls	r0, r1, r8, lsl #12
   34620:			; <UNDEFINED> instruction: 0xf046b117
   34624:			; <UNDEFINED> instruction: 0x27100610
   34628:			; <UNDEFINED> instruction: 0x46284631
   3462c:	ldc2	7, cr15, [lr, #992]	; 0x3e0
   34630:	ldrbtle	r0, [sl], #-2035	; 0xfffff80d
   34634:	ldrbtle	r0, [r3], #-1968	; 0xfffff850
   34638:	strbtle	r0, [ip], #-1905	; 0xfffff88f
   3463c:	strbtle	r0, [r3], #-1842	; 0xfffff8ce
   34640:	ldm	r4, {r0, r1, r2, r3, r5, r6, r8, fp, ip, sp, pc}
   34644:	blmi	1034668 <full_module_path@@Base+0xfbb100>
   34648:	ldrbtmi	r9, [fp], #-3329	; 0xfffff2ff
   3464c:	andeq	lr, r7, r5, lsl #17
   34650:	muleq	r7, r3, r8
   34654:	andeq	lr, r7, r4, lsl #17
   34658:	pop	{r0, r1, ip, sp, pc}
   3465c:	stmdavs	r6!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   34660:	cdpne	6, 7, cr4, cr7, cr8, {1}
   34664:			; <UNDEFINED> instruction: 0xf7f84631
   34668:	stmdavs	r2!, {r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   3466c:	rscle	r2, r8, r0, lsl #28
   34670:			; <UNDEFINED> instruction: 0xf1024b36
   34674:			; <UNDEFINED> instruction: 0xf8580608
   34678:	movwls	r3, #3
   3467c:			; <UNDEFINED> instruction: 0xf1bce00c
   34680:	subsle	r0, r7, r0, lsl #30
   34684:	blx	ff1f266e <full_module_path@@Base+0xff179106>
   34688:			; <UNDEFINED> instruction: 0x46284651
   3468c:	blx	ff0f2676 <full_module_path@@Base+0xff07910e>
   34690:	strcc	r3, [r8], -r1, lsl #30
   34694:	sbcsle	r1, r4, fp, ror ip
   34698:	strtmi	r9, [r8], -r0, lsl #20
   3469c:	stccc	8, cr15, [r4], {86}	; 0x56
   346a0:	ldrdgt	pc, [r0], -r2
   346a4:			; <UNDEFINED> instruction: 0xf8562b00
   346a8:	b	13ff6d0 <full_module_path@@Base+0x1386168>
   346ac:	ldrmi	r0, [r1], -r3, lsl #21
   346b0:			; <UNDEFINED> instruction: 0xf04adae5
   346b4:			; <UNDEFINED> instruction: 0xf1bc0a02
   346b8:	mvnle	r0, r0, lsl #30
   346bc:			; <UNDEFINED> instruction: 0xf7fb4610
   346c0:	strmi	pc, [r1], fp, lsr #31
   346c4:			; <UNDEFINED> instruction: 0xf8564628
   346c8:			; <UNDEFINED> instruction: 0xf7f81c08
   346cc:	bmi	873560 <full_module_path@@Base+0x7f9ff8>
   346d0:			; <UNDEFINED> instruction: 0xf8584648
   346d4:	ldmdavs	r2, {r1, sp}
   346d8:	svclt	0x00182a00
   346dc:	svceq	0x0000f1b9
   346e0:			; <UNDEFINED> instruction: 0xf7d2d0d2
   346e4:			; <UNDEFINED> instruction: 0xf04ae86a
   346e8:	strmi	r0, [r3], r1, lsl #2
   346ec:			; <UNDEFINED> instruction: 0xf7f84628
   346f0:	blx	183353c <full_module_path@@Base+0x17b9fd4>
   346f4:	strtmi	pc, [r8], -fp, lsl #3
   346f8:	ldc2	7, cr15, [r8, #-992]!	; 0xfffffc20
   346fc:			; <UNDEFINED> instruction: 0x4649465a
   34700:			; <UNDEFINED> instruction: 0xf7f74628
   34704:	strb	pc, [r3, r1, ror #24]	; <UNPREDICTABLE>
   34708:	strtmi	r7, [r8], -r1, ror #21
   3470c:	blx	fe0f26f6 <full_module_path@@Base+0xfe07918e>
   34710:	addsle	r2, r6, r0, lsl #30
   34714:	bvc	fe8ae5a8 <full_module_path@@Base+0xfe835040>
   34718:			; <UNDEFINED> instruction: 0xf7f84628
   3471c:			; <UNDEFINED> instruction: 0xe78dfb7b
   34720:	strtmi	r7, [r8], -r1, ror #20
   34724:	blx	1df270e <full_module_path@@Base+0x1d791a6>
   34728:	bvc	8ae548 <full_module_path@@Base+0x834fe0>
   3472c:			; <UNDEFINED> instruction: 0xf7f84628
   34730:			; <UNDEFINED> instruction: 0xe77ffb71
   34734:			; <UNDEFINED> instruction: 0xf7fb4610
   34738:	pkhbtmi	pc, r1, r1, lsl #31	; <UNPREDICTABLE>
   3473c:	svclt	0x0000e7c2
   34740:	andeq	r2, r3, r4, ror r3
   34744:	andeq	fp, r1, r4, lsl #16
   34748:	andeq	fp, r1, r6, lsr #20
   3474c:	andeq	r0, r0, r0, lsr #6
   34750:	andeq	r0, r0, ip, asr #11
   34754:	svcmi	0x00f0e92d
   34758:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
   3475c:	strmi	r8, [r6], -r2, lsl #22
   34760:	eorsls	pc, r0, #14614528	; 0xdf0000
   34764:	strdlt	r4, [r9], r9
   34768:	movwcs	lr, #18893	; 0x49cd
   3476c:	blmi	fe30719c <full_module_path@@Base+0xfe28dc34>
   34770:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   34774:	movwls	r6, #30747	; 0x781b
   34778:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3477c:			; <UNDEFINED> instruction: 0xf99af7f8
   34780:	cdpne	8, 0, cr6, cr4, cr15, {3}
   34784:	rschi	pc, r1, r0, asr #5
   34788:			; <UNDEFINED> instruction: 0xf0c042a7
   3478c:			; <UNDEFINED> instruction: 0xf10480de
   34790:	ldrshlt	r3, [r4, #-143]!	; 0xffffff71
   34794:	blmi	fe0871a4 <full_module_path@@Base+0xfe00dc3c>
   34798:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3479c:	blls	20e80c <full_module_path@@Base+0x1952a4>
   347a0:			; <UNDEFINED> instruction: 0xf040405a
   347a4:	strbmi	r8, [r0], -r9, ror #1
   347a8:	ldc	0, cr11, [sp], #36	; 0x24
   347ac:	pop	{r1, r8, r9, fp, pc}
   347b0:	bmi	1f58778 <full_module_path@@Base+0x1edf210>
   347b4:	vst1.8	{d20-d22}, [pc :128], r8
   347b8:	tstcs	r0, sl, ror r3
   347bc:	sxtahmi	r4, r8, sl, ror #8
   347c0:			; <UNDEFINED> instruction: 0xffeef7e8
   347c4:	ldrbtmi	r4, [fp], #-2936	; 0xfffff488
   347c8:	ldm	r3, {r0, r1, r2, r9, sl, lr}
   347cc:	stm	r7, {r0, r1, r2}
   347d0:	ldrtmi	r0, [r0], -r7
   347d4:			; <UNDEFINED> instruction: 0xff9cf7f7
   347d8:	strbeq	r4, [r8, r5, lsl #12]!
   347dc:			; <UNDEFINED> instruction: 0x07a9d43a
   347e0:			; <UNDEFINED> instruction: 0x076ad432
   347e4:	streq	sp, [fp, -sl, lsr #8]!
   347e8:			; <UNDEFINED> instruction: 0xf015d422
   347ec:	tstle	r5, r0, lsl r5
   347f0:	tstlt	r3, fp, ror r8
   347f4:	blcs	fe0532e8 <full_module_path@@Base+0xfdfd9d80>
   347f8:	movwcs	sp, #2
   347fc:			; <UNDEFINED> instruction: 0xe7c960fb
   34800:			; <UNDEFINED> instruction: 0xf5b39b04
   34804:	svclt	0x00154f00
   34808:	blls	1931fc <full_module_path@@Base+0x119c94>
   3480c:	cmneq	pc, #3	; <UNPREDICTABLE>
   34810:	strbeq	pc, [r2, #963]	; 0x3c3	; <UNPREDICTABLE>
   34814:	tstmi	sp, #24, 30	; 0x60
   34818:			; <UNDEFINED> instruction: 0xe7ee72bd
   3481c:			; <UNDEFINED> instruction: 0xf7f84630
   34820:	strmi	pc, [r2], r9, asr #18
   34824:	movwcs	fp, #2528	; 0x9e0
   34828:	andeq	lr, r0, r7, asr #19
   3482c:			; <UNDEFINED> instruction: 0xe7b160fb
   34830:	ldrtmi	r2, [r0], -r0, lsl #2
   34834:	ldc2l	7, cr15, [r6, #1020]	; 0x3fc
   34838:			; <UNDEFINED> instruction: 0xe7d672f8
   3483c:	ldrtmi	r2, [r0], -r0, lsl #2
   34840:	ldc2l	7, cr15, [r0, #1020]	; 0x3fc
   34844:			; <UNDEFINED> instruction: 0xe7ce72b8
   34848:	ldrtmi	r2, [r0], -r0, lsl #2
   3484c:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
   34850:			; <UNDEFINED> instruction: 0xe7c67278
   34854:	ldrtmi	r4, [r0], -r1, lsr #12
   34858:	stc2l	7, cr15, [r4, #1020]	; 0x3fc
   3485c:			; <UNDEFINED> instruction: 0xe7be7238
   34860:	mrscs	r2, R8_fiq
   34864:			; <UNDEFINED> instruction: 0xf80cf7e9
   34868:	stmdacs	r0, {r3, r4, r5, sp, lr}
   3486c:	addhi	pc, lr, r0
   34870:	svceq	0x0000f1ba
   34874:	andge	pc, r4, r7, asr #17
   34878:	addhi	pc, r6, r0, asr #6
   3487c:	bleq	730cb8 <full_module_path@@Base+0x6b7750>
   34880:	bhi	4700a8 <full_module_path@@Base+0x3f6b40>
   34884:	andge	pc, ip, sp, asr #17
   34888:	ldrbmi	r2, [r8], r0, lsl #10
   3488c:			; <UNDEFINED> instruction: 0x46a346ba
   34890:	stmdacs	r0, {r0, r2, r4, sp, lr, pc}
   34894:	blle	1306120 <full_module_path@@Base+0x128cbb8>
   34898:	ldrtmi	r2, [r0], -r0, lsl #4
   3489c:			; <UNDEFINED> instruction: 0xffd2f7fb
   348a0:			; <UNDEFINED> instruction: 0xf8da4604
   348a4:	teqmi	sp, #0
   348a8:	bl	db4bc <full_module_path@@Base+0x61f54>
   348ac:	rsclt	r0, sp, #-1073741774	; 0xc0000032
   348b0:	eorsmi	pc, fp, r2, asr #16
   348b4:	bleq	b0ce8 <full_module_path@@Base+0x37780>
   348b8:	subvs	r4, pc, fp, asr r5	; <UNPREDICTABLE>
   348bc:			; <UNDEFINED> instruction: 0x4630d03d
   348c0:			; <UNDEFINED> instruction: 0xf8f8f7f8
   348c4:	strmi	r4, [r4], -r1, asr #12
   348c8:			; <UNDEFINED> instruction: 0xf7ff4630
   348cc:			; <UNDEFINED> instruction: 0xf89dfd8b
   348d0:			; <UNDEFINED> instruction: 0x4607201b
   348d4:	bicsle	r2, ip, r0, lsl #20
   348d8:	stmdacs	r0, {r2, r4, r5, r9, fp, lr}
   348dc:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   348e0:	blle	4ce930 <full_module_path@@Base+0x4553c8>
   348e4:	sbcsle	r2, ip, r0, lsl #20
   348e8:			; <UNDEFINED> instruction: 0xf8594a31
   348ec:	ldmdavs	r2, {r1, sp}
   348f0:	bmi	c60da0 <full_module_path@@Base+0xbe7838>
   348f4:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   348f8:	bcs	4e948 <_IO_stdin_used@@Base+0x90d0>
   348fc:			; <UNDEFINED> instruction: 0x4620d1d1
   34900:			; <UNDEFINED> instruction: 0xf7fb2100
   34904:			; <UNDEFINED> instruction: 0x4604fe57
   34908:	bcs	6e83c <file_old_total@@Base+0x558c>
   3490c:	bmi	a68c38 <full_module_path@@Base+0x9ef6d0>
   34910:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   34914:	bcs	4e964 <_IO_stdin_used@@Base+0x90ec>
   34918:	bmi	9e8c2c <full_module_path@@Base+0x96f6c4>
   3491c:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   34920:	bcs	4e970 <_IO_stdin_used@@Base+0x90f8>
   34924:			; <UNDEFINED> instruction: 0x4620d1bd
   34928:	mrc2	7, 0, pc, cr10, cr11, {7}
   3492c:	ldr	r4, [r8, r4, lsl #12]!
   34930:			; <UNDEFINED> instruction: 0xf7fb4630
   34934:	strmi	pc, [r4], -pc, asr #30
   34938:	mrc	7, 0, lr, cr8, cr3, {5}
   3493c:			; <UNDEFINED> instruction: 0xf0058a10
   34940:			; <UNDEFINED> instruction: 0xf8da057f
   34944:	ldrbmi	r3, [r7], -r4
   34948:	blls	16e69c <full_module_path@@Base+0xf5134>
   3494c:	svcmi	0x0080f5b3
   34950:			; <UNDEFINED> instruction: 0xf5b3d017
   34954:	tstle	r1, r0, lsl #30
   34958:	ldrbtmi	r4, [sl], #-2583	; 0xfffff5e9
   3495c:	andcs	r4, r1, r7, lsl r9
   34960:	strls	r4, [r0, -r3, lsr #12]
   34964:			; <UNDEFINED> instruction: 0xf7ed4479
   34968:	ldmdbmi	r5, {r0, r1, r2, r6, sl, fp, ip, sp, lr, pc}
   3496c:	eorsvc	pc, ip, #1325400064	; 0x4f000000
   34970:	ldrbtmi	r2, [r9], #-12
   34974:	cdp2	7, 12, cr15, cr4, cr2, {7}
   34978:	stc	7, cr15, [r2, #836]	; 0x344
   3497c:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
   34980:	bmi	4ae938 <full_module_path@@Base+0x4353d0>
   34984:			; <UNDEFINED> instruction: 0xe7e9447a
   34988:	ldr	r2, [r3, -r0, lsl #10]!
   3498c:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   34990:			; <UNDEFINED> instruction: 0xffeaf7e8
   34994:	andeq	r2, r3, r0, ror #3
   34998:	ldrdeq	r2, [r3], -r4
   3499c:	andeq	r0, r0, ip, lsr #7
   349a0:	andeq	r2, r3, ip, lsr #3
   349a4:	muleq	r1, ip, r6
   349a8:	andeq	fp, r1, sl, lsr #17
   349ac:	andeq	r0, r0, ip, asr #11
   349b0:	andeq	r0, r0, ip, lsr r6
   349b4:	andeq	r0, r0, r0, lsr #6
   349b8:	andeq	fp, r1, r6, lsl #9
   349bc:	strdeq	fp, [r1], -ip
   349c0:	ldrdeq	fp, [r1], -lr
   349c4:	andeq	fp, r1, sl, lsr r4
   349c8:	andeq	fp, r1, r8, asr #8
   349cc:	strdeq	fp, [r1], -sl
   349d0:	ldrblt	fp, [r8, #825]!	; 0x339
   349d4:			; <UNDEFINED> instruction: 0xf1001e4f
   349d8:	ldmdb	r6, {r4, r9, sl}^
   349dc:	cdpne	3, 5, cr4, cr13, cr4, {0}
   349e0:	stmdblt	fp, {r3, sl, ip, sp}^
   349e4:			; <UNDEFINED> instruction: 0xf7fbe018
   349e8:	stccc	13, cr15, [r1, #-916]	; 0xfffffc6c
   349ec:			; <UNDEFINED> instruction: 0xf1041c6b
   349f0:			; <UNDEFINED> instruction: 0xf8440408
   349f4:	andle	r0, pc, r0, lsl ip	; <UNPREDICTABLE>
   349f8:	stccc	8, cr15, [r4], {84}	; 0x54
   349fc:			; <UNDEFINED> instruction: 0xf8542100
   34a00:	addmi	r0, fp, #8, 24	; 0x800
   34a04:			; <UNDEFINED> instruction: 0xf7fbdaef
   34a08:	stccc	13, cr15, [r1, #-684]	; 0xfffffd54
   34a0c:			; <UNDEFINED> instruction: 0xf1041c6b
   34a10:			; <UNDEFINED> instruction: 0xf8440408
   34a14:	mvnle	r0, r0, lsl ip
   34a18:	ldrcc	r3, [r0], -r1, lsl #30
   34a1c:	bicsle	r1, ip, sl, ror ip
   34a20:			; <UNDEFINED> instruction: 0x4770bdf8
   34a24:			; <UNDEFINED> instruction: 0xf7d1b508
   34a28:	bmi	1705f0 <full_module_path@@Base+0xf7088>
   34a2c:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   34a30:			; <UNDEFINED> instruction: 0xf7ed2001
   34a34:			; <UNDEFINED> instruction: 0xf04ff82d
   34a38:	stclt	0, cr3, [r8, #-1020]	; 0xfffffc04
   34a3c:	andeq	fp, r1, r0, ror r4
   34a40:	svcmi	0x00f0e92d
   34a44:			; <UNDEFINED> instruction: 0xf8dfb08b
   34a48:			; <UNDEFINED> instruction: 0xf5b25440
   34a4c:			; <UNDEFINED> instruction: 0xf8df4f80
   34a50:			; <UNDEFINED> instruction: 0x4606443c
   34a54:			; <UNDEFINED> instruction: 0xf8df447d
   34a58:			; <UNDEFINED> instruction: 0xf8df7438
   34a5c:	stmdbpl	ip!, {r3, r4, r5, sl, lr, pc}
   34a60:			; <UNDEFINED> instruction: 0x460d447f
   34a64:	strls	r6, [r9], #-2084	; 0xfffff7dc
   34a68:	streq	pc, [r0], #-79	; 0xffffffb1
   34a6c:			; <UNDEFINED> instruction: 0xf8574639
   34a70:	ldrmi	r7, [r4], -ip
   34a74:	ldmdavs	fp!, {r0, r1, r8, r9, ip, pc}
   34a78:	blcs	68c20 <blocking_io@@Base+0x1a74>
   34a7c:	sbcshi	pc, r0, r0, asr #5
   34a80:	stmiavs	pc!, {r0, r1, r8, r9, fp, ip, pc}^	; <UNPREDICTABLE>
   34a84:	movwls	r6, #18459	; 0x481b
   34a88:			; <UNDEFINED> instruction: 0xf0002f00
   34a8c:			; <UNDEFINED> instruction: 0xf5b48129
   34a90:	andsle	r4, r5, r0, lsl #30
   34a94:			; <UNDEFINED> instruction: 0x4621463a
   34a98:			; <UNDEFINED> instruction: 0xf00a4630
   34a9c:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   34aa0:			; <UNDEFINED> instruction: 0x81b5f2c0
   34aa4:	bmi	fff3daac <full_module_path@@Base+0xffec4544>
   34aa8:	ldrbtmi	r4, [sl], #-3064	; 0xfffff408
   34aac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   34ab0:	subsmi	r9, sl, r9, lsl #22
   34ab4:	mvnhi	pc, r0, asr #32
   34ab8:	andlt	r4, fp, r0, lsr #12
   34abc:	svchi	0x00f0e8bd
   34ac0:			; <UNDEFINED> instruction: 0xf4039b14
   34ac4:			; <UNDEFINED> instruction: 0xf5b34370
   34ac8:	subsle	r4, r5, r0, lsl #31
   34acc:	ldreq	r9, [ip, #-2820]	; 0xfffff4fc
   34ad0:	blls	569ee0 <full_module_path@@Base+0x4f0978>
   34ad4:	ldrble	r0, [r5, #-1304]	; 0xfffffae8
   34ad8:	ldrbeq	r9, [r9, #-2820]	; 0xfffff4fc
   34adc:	blls	569eec <full_module_path@@Base+0x4f0984>
   34ae0:	strble	r0, [pc, #-1370]	; 3458e <fchmod@plt+0x2d9d2>
   34ae4:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   34ae8:	ldrtmi	r2, [r8], -r0, lsl #2
   34aec:			; <UNDEFINED> instruction: 0xf00a464a
   34af0:	stmdacs	r1, {r0, r1, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}
   34af4:	cmple	fp, r4, lsl #12
   34af8:			; <UNDEFINED> instruction: 0xf10d9b14
   34afc:	bls	536b84 <full_module_path@@Base+0x4bd61c>
   34b00:	biceq	pc, r2, #201326595	; 0xc000003
   34b04:	vrsubhn.i16	d25, q1, <illegal reg q2.5>
   34b08:			; <UNDEFINED> instruction: 0xf0021b82
   34b0c:	ldrmi	r0, [lr], -r7, lsl #20
   34b10:	strbmi	r9, [r1], -r7, lsl #16
   34b14:			; <UNDEFINED> instruction: 0xf8def00a
   34b18:	stmdacs	r0, {r2, r9, sl, lr}
   34b1c:	cmphi	sl, r0, asr #32	; <UNPREDICTABLE>
   34b20:	blcc	9b748 <full_module_path@@Base+0x221e0>
   34b24:	ldmdale	sl!, {r0, r1, r2, r3, r4, r8, r9, fp, sp}
   34b28:			; <UNDEFINED> instruction: 0xf003e8df
   34b2c:	teqcc	r9, pc, ror #18
   34b30:	ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}
   34b34:	ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}
   34b38:			; <UNDEFINED> instruction: 0x76393939
   34b3c:	ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}
   34b40:	ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}
   34b44:	ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}
   34b48:	ldrtvs	r3, [r9], #-2361	; 0xfffff6c7
   34b4c:	bcs	fe0533fc <full_module_path@@Base+0xfdfd9e94>
   34b50:	blcs	691a4 <module_id@@Base+0x54>
   34b54:	smlalbthi	pc, sp, r0, r2	; <UNPREDICTABLE>
   34b58:			; <UNDEFINED> instruction: 0xf982f00a
   34b5c:	ble	fe87eb64 <full_module_path@@Base+0xfe8055fc>
   34b60:	mrc	7, 2, APSR_nzcv, cr2, cr1, {6}
   34b64:	ldrtmi	r4, [r3], -sp, asr #21
   34b68:	ldrbtcc	pc, [pc], #79	; 34b70 <fchmod@plt+0x2dfb4>	; <UNPREDICTABLE>
   34b6c:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   34b70:			; <UNDEFINED> instruction: 0xf7ec2001
   34b74:	ldr	pc, [r6, sp, lsl #31]
   34b78:	ldreq	r9, [sl, #2836]	; 0xb14
   34b7c:	blls	16a24c <full_module_path@@Base+0xf0ce4>
   34b80:	strtle	r0, [pc], #1435	; 34b88 <fchmod@plt+0x2dfcc>
   34b84:			; <UNDEFINED> instruction: 0xf0239b14
   34b88:	tstls	r4, #-67108864	; 0xfc000000
   34b8c:	bvc	1b2ea3c <full_module_path@@Base+0x1ab54d4>
   34b90:	smlabble	r4, r0, fp, r2
   34b94:	ldrtmi	r9, [r1], -r7, lsl #16
   34b98:			; <UNDEFINED> instruction: 0xf8fef00a
   34b9c:	strbmi	fp, [sl], -r0, lsl #23
   34ba0:	ldrtmi	r2, [r8], -r1, lsl #2
   34ba4:			; <UNDEFINED> instruction: 0xf894f00a
   34ba8:	strmi	r2, [r4], -r1, lsl #16
   34bac:	mcrls	0, 0, sp, cr5, cr0, {5}
   34bb0:			; <UNDEFINED> instruction: 0xf0402c00
   34bb4:	blls	155154 <full_module_path@@Base+0xdbbec>
   34bb8:	rscsvc	pc, pc, #587202560	; 0x23000000
   34bbc:			; <UNDEFINED> instruction: 0xf0229b14
   34bc0:	vsubl.u8	q8, d3, d1
   34bc4:	b	10b57ec <full_module_path@@Base+0x103c284>
   34bc8:	ldclne	7, cr0, [fp], #-12
   34bcc:	svcge	0x006af43f
   34bd0:	vst2.<illegal width 64>	{d22-d23}, [pc :128], sl
   34bd4:	ldrtmi	r4, [r0], -r0, lsl #2
   34bd8:			; <UNDEFINED> instruction: 0xf940f00a
   34bdc:	svclt	0x00a42800
   34be0:	andsvs	r9, pc, r3, lsl #22
   34be4:	svcge	0x005ff6bf
   34be8:	mcr	7, 0, pc, cr14, cr1, {6}	; <UNPREDICTABLE>
   34bec:	ldrbtmi	r4, [fp], #-2988	; 0xfffff454
   34bf0:	tst	r4, r1, lsl #16
   34bf4:	ldrbmi	r9, [r1], -r7, lsl #16
   34bf8:			; <UNDEFINED> instruction: 0xf8cef00a
   34bfc:	sbcle	r2, lr, r0, lsl #16
   34c00:			; <UNDEFINED> instruction: 0xff10f7ff
   34c04:	sbcle	r2, sl, r0, lsl #16
   34c08:	stmdals	r7, {r0, r2, r3, r6, r8, r9, sl, sp, lr, pc}
   34c0c:			; <UNDEFINED> instruction: 0xf00a4659
   34c10:	stmdacs	r0, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
   34c14:	ldrb	sp, [r3, r3, asr #1]!
   34c18:	blcs	fe0536cc <full_module_path@@Base+0xfdfda164>
   34c1c:			; <UNDEFINED> instruction: 0xe7b9d0bf
   34c20:	ldrdhi	pc, [r4], -r5
   34c24:	mrscs	r2, R9_usr
   34c28:	movweq	pc, #8456	; 0x2108	; <UNPREDICTABLE>
   34c2c:	movwls	r0, #12507	; 0x30db
   34c30:			; <UNDEFINED> instruction: 0xf7e84618
   34c34:	bvc	ab44d0 <full_module_path@@Base+0xa3af68>
   34c38:	blls	fd440 <full_module_path@@Base+0x83ed8>
   34c3c:	strmi	r7, [r7], -r2, asr #32
   34c40:	andvc	r7, r1, r2, lsl #1
   34c44:	bvc	1a90f54 <full_module_path@@Base+0x1a179ec>
   34c48:	orrvc	r7, r2, r2, asr #2
   34c4c:	bicvc	r7, r2, r1, lsl #2
   34c50:	subvc	r7, r2, #692224	; 0xa9000
   34c54:	andvc	r7, r1, #536870920	; 0x20000008
   34c58:	bvc	ffa91768 <full_module_path@@Base+0xffa18200>
   34c5c:	orrvc	r7, r2, #134217729	; 0x8000001
   34c60:	bicvc	r7, r2, #67108864	; 0x4000000
   34c64:	svceq	0x0000f1b8
   34c68:	stmdavs	r9!, {r2, r3, r5, ip, lr, pc}
   34c6c:	rscscc	pc, pc, r8, lsl #2
   34c70:	ldreq	pc, [r8, #-263]	; 0xfffffef9
   34c74:			; <UNDEFINED> instruction: 0xf8513108
   34c78:	stmdacc	r1, {r3, sl, fp, sp}
   34c7c:	strcc	r3, [r8, #-264]	; 0xfffffef8
   34c80:	ldccs	8, cr15, [r0], {5}
   34c84:	ldccs	8, cr15, [r0], {81}	; 0x51
   34c88:			; <UNDEFINED> instruction: 0xf8050a12
   34c8c:			; <UNDEFINED> instruction: 0xf8312c0f
   34c90:			; <UNDEFINED> instruction: 0xf8052c0e
   34c94:			; <UNDEFINED> instruction: 0xf8112c0e
   34c98:			; <UNDEFINED> instruction: 0xf8052c0d
   34c9c:			; <UNDEFINED> instruction: 0xf8512c0d
   34ca0:			; <UNDEFINED> instruction: 0xf8052c0c
   34ca4:			; <UNDEFINED> instruction: 0xf8512c0c
   34ca8:	beq	4bfce0 <full_module_path@@Base+0x446778>
   34cac:	stccs	8, cr15, [fp], {5}
   34cb0:	stccs	8, cr15, [sl], {49}	; 0x31
   34cb4:	stccs	8, cr15, [sl], {5}
   34cb8:	stccs	8, cr15, [r9], {17}
   34cbc:	stccs	8, cr15, [r9], {5}
   34cc0:	bicsle	r1, r8, r2, asr #24
   34cc4:	smlatbmi	r0, r4, r5, pc	; <UNPREDICTABLE>
   34cc8:	blx	fec86590 <full_module_path@@Base+0xfec0d028>
   34ccc:	ldrtmi	pc, [sl], -r1, lsl #3	; <UNPREDICTABLE>
   34cd0:			; <UNDEFINED> instruction: 0xf0010949
   34cd4:			; <UNDEFINED> instruction: 0x4604ff33
   34cd8:			; <UNDEFINED> instruction: 0xf7d14638
   34cdc:	strbt	lr, [r2], r4, asr #22
   34ce0:			; <UNDEFINED> instruction: 0xf1057aab
   34ce4:	stmdavs	r8!, {r2, r3, r9, fp}^
   34ce8:	svclt	0x00182b80
   34cec:	andcc	r3, r3, r1
   34cf0:			; <UNDEFINED> instruction: 0xf84ef00a
   34cf4:	stmdacs	r0, {r3, r5, r6, r7, sp, lr}
   34cf8:			; <UNDEFINED> instruction: 0xf10dd07e
   34cfc:	ldrbmi	r0, [r0], -r0, lsr #16
   34d00:			; <UNDEFINED> instruction: 0xf00a4641
   34d04:	stmdacs	r0, {r0, r1, r2, r6, fp, ip, sp, lr, pc}
   34d08:	bvc	ae9258 <full_module_path@@Base+0xa6fcf0>
   34d0c:	tstcs	r1, r3, lsl #12
   34d10:			; <UNDEFINED> instruction: 0xf0029808
   34d14:			; <UNDEFINED> instruction: 0xf00a027f
   34d18:	stmdacs	r0, {r0, r1, r7, fp, ip, sp, lr, pc}
   34d1c:	ldmib	r5, {r1, r2, r5, r6, r8, ip, lr, pc}^
   34d20:			; <UNDEFINED> instruction: 0xf1b97900
   34d24:	tstle	r8, r0, lsl #30
   34d28:			; <UNDEFINED> instruction: 0x4641e01a
   34d2c:			; <UNDEFINED> instruction: 0xf00a4650
   34d30:	stmdacs	r0, {r0, r4, r5, fp, ip, sp, lr, pc}
   34d34:	ldmib	r7, {r2, r3, r4, r5, r8, ip, lr, pc}^
   34d38:	stmdals	r8, {r9, ip, sp}
   34d3c:			; <UNDEFINED> instruction: 0xf0222a00
   34d40:	svclt	0x00b44200
   34d44:	tstcs	r8, r2, lsl #2
   34d48:			; <UNDEFINED> instruction: 0xf86af00a
   34d4c:	cmple	sp, r0, lsl #16
   34d50:	stmdbeq	r1, {r0, r3, r4, r5, r7, r8, ip, sp, lr, pc}
   34d54:	streq	pc, [r8, -r7, lsl #2]
   34d58:	ldmdavs	fp!, {r1, ip, lr, pc}^
   34d5c:	blle	ff93f964 <full_module_path@@Base+0xff8c63fc>
   34d60:	ldrbmi	r4, [r0], -r1, asr #12
   34d64:			; <UNDEFINED> instruction: 0xf816f00a
   34d68:	bvc	1ae39b0 <full_module_path@@Base+0x1a6a448>
   34d6c:	tstcs	r4, r3, lsl #12
   34d70:			; <UNDEFINED> instruction: 0xf0029808
   34d74:			; <UNDEFINED> instruction: 0xf00a027f
   34d78:	stmdacs	r0, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
   34d7c:	smladxcc	r8, r6, r1, sp
   34d80:	svceq	0x0000f1b9
   34d84:	subs	sp, r4, lr, lsl #2
   34d88:	stccc	8, cr15, [r8], {87}	; 0x57
   34d8c:			; <UNDEFINED> instruction: 0xf8572108
   34d90:	stmdals	r8, {r2, sl, fp, sp}
   34d94:			; <UNDEFINED> instruction: 0xf844f00a
   34d98:			; <UNDEFINED> instruction: 0xf1b9bb40
   34d9c:			; <UNDEFINED> instruction: 0xf1070901
   34da0:	suble	r0, r6, r8, lsl #14
   34da4:	ldrbmi	r4, [r0], -r1, asr #12
   34da8:			; <UNDEFINED> instruction: 0xfff4f009
   34dac:	rscle	r2, fp, r0, lsl #16
   34db0:	ldrbtmi	r4, [fp], #-2876	; 0xfffff4c4
   34db4:			; <UNDEFINED> instruction: 0xf7d19303
   34db8:	bmi	f30260 <full_module_path@@Base+0xeb6cf8>
   34dbc:	ldrbtcc	pc, [pc], #79	; 34dc4 <fchmod@plt+0x2e208>	; <UNPREDICTABLE>
   34dc0:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
   34dc4:	andcs	r6, r1, r1, lsl #16
   34dc8:	cdp2	7, 6, cr15, cr2, cr12, {7}
   34dcc:			; <UNDEFINED> instruction: 0xf00a68e8
   34dd0:	strbt	pc, [r8], -r9, asr #16	; <UNPREDICTABLE>
   34dd4:	ldrbtmi	r4, [ip], #-3125	; 0xfffff3cb
   34dd8:	ldc	7, cr15, [r6, #-836]	; 0xfffffcbc
   34ddc:			; <UNDEFINED> instruction: 0x46234a34
   34de0:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   34de4:			; <UNDEFINED> instruction: 0xf7ec2001
   34de8:			; <UNDEFINED> instruction: 0xe65bfe53
   34dec:	ldrbtmi	r4, [fp], #-2865	; 0xfffff4cf
   34df0:			; <UNDEFINED> instruction: 0xf001e7e0
   34df4:	ldrt	pc, [r1], pc, asr #29	; <UNPREDICTABLE>
   34df8:	stc	7, cr15, [r6, #-836]	; 0xfffffcbc
   34dfc:			; <UNDEFINED> instruction: 0xf04f4a2e
   34e00:	ldrbtmi	r3, [sl], #-1279	; 0xfffffb01
   34e04:	andcs	r6, r1, r1, lsl #16
   34e08:	cdp2	7, 4, cr15, cr2, cr12, {7}
   34e0c:			; <UNDEFINED> instruction: 0xf7d1e64b
   34e10:			; <UNDEFINED> instruction: 0xf5b4ecfc
   34e14:	stmdavs	r1, {r7, r8, r9, sl, fp, lr}
   34e18:	blmi	a68ed8 <full_module_path@@Base+0x9ef970>
   34e1c:	bmi	a46010 <full_module_path@@Base+0x9ccaa8>
   34e20:	movwls	r2, #1
   34e24:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   34e28:	ldrbtcc	pc, [pc], #79	; 34e30 <fchmod@plt+0x2e274>	; <UNPREDICTABLE>
   34e2c:	cdp2	7, 3, cr15, cr0, cr12, {7}
   34e30:	bvc	feb2e71c <full_module_path@@Base+0xfeab51b4>
   34e34:	andle	r2, sp, r0, lsl #23
   34e38:	ldrbmi	r4, [r0], -r1, asr #12
   34e3c:			; <UNDEFINED> instruction: 0xffaaf009
   34e40:	stmdacs	r0, {r0, r1, r9, sl, lr}
   34e44:	bvc	feae951c <full_module_path@@Base+0xfea6ffb4>
   34e48:	stmdals	r8, {r4, r8, sp}
   34e4c:			; <UNDEFINED> instruction: 0xffe8f009
   34e50:	bicle	r2, fp, r0, lsl #16
   34e54:	ldrbmi	r4, [r0], -r1, asr #12
   34e58:			; <UNDEFINED> instruction: 0xff9cf009
   34e5c:	stmdacs	r0, {r0, r1, r9, sl, lr}
   34e60:	bvc	ffae9500 <full_module_path@@Base+0xffa6ff98>
   34e64:	stmdals	r8, {r5, r8, sp}
   34e68:	rsbseq	pc, pc, #2
   34e6c:			; <UNDEFINED> instruction: 0xffd8f009
   34e70:			; <UNDEFINED> instruction: 0xd1bb2800
   34e74:	str	r6, [sl], -pc, ror #17
   34e78:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   34e7c:			; <UNDEFINED> instruction: 0xf7d1e7cf
   34e80:			; <UNDEFINED> instruction: 0x4c11eb00
   34e84:			; <UNDEFINED> instruction: 0xe7a7447c
   34e88:	strdeq	r1, [r3], -r0
   34e8c:	andeq	r0, r0, ip, lsr #7
   34e90:	andeq	r1, r3, r4, ror #29
   34e94:	andeq	r0, r0, ip, lsr r6
   34e98:	muleq	r3, sl, lr
   34e9c:	andeq	fp, r1, r4, lsr #7
   34ea0:	strdeq	fp, [r1], -r2
   34ea4:	andeq	fp, r1, lr, lsr #2
   34ea8:	muleq	r1, r6, r1
   34eac:	andeq	fp, r1, r2, lsr #2
   34eb0:	andeq	fp, r1, ip, lsl #3
   34eb4:	ldrdeq	fp, [r1], -lr
   34eb8:	andeq	fp, r1, r6, lsr r1
   34ebc:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   34ec0:	andeq	fp, r1, lr, asr r1
   34ec4:	andeq	sl, r1, r2, asr pc
   34ec8:	andeq	sl, r1, r0, asr #27
   34ecc:			; <UNDEFINED> instruction: 0x4604b510
   34ed0:	teqlt	r0, r0, lsl #29
   34ed4:			; <UNDEFINED> instruction: 0xf88af7ff
   34ed8:			; <UNDEFINED> instruction: 0xf7d16ea0
   34edc:	movwcs	lr, #2628	; 0xa44
   34ee0:	cdpvs	6, 14, cr6, cr0, cr3, {5}
   34ee4:			; <UNDEFINED> instruction: 0xf7ffb130
   34ee8:	cdpvs	8, 14, cr15, cr0, cr1, {4}
   34eec:	b	ef2e38 <full_module_path@@Base+0xe798d0>
   34ef0:	strbtvs	r2, [r3], r0, lsl #6
   34ef4:	svclt	0x0000bd10
   34ef8:			; <UNDEFINED> instruction: 0x460cb570
   34efc:			; <UNDEFINED> instruction: 0xf7ff4605
   34f00:	stmdbvs	r3!, {r0, r2, r7, fp, ip, sp, lr, pc}
   34f04:	ldrbtmi	r4, [lr], #-3618	; 0xfffff1de
   34f08:	vst1.8	{d4-d6}, [r3], r1
   34f0c:			; <UNDEFINED> instruction: 0xf5a04070
   34f10:	strtvs	r4, [r1], r0, lsl #5
   34f14:	addmi	pc, r0, #570425344	; 0x22000000
   34f18:			; <UNDEFINED> instruction: 0xf5b0b162
   34f1c:	andsle	r4, r6, r0, lsr #30
   34f20:	svcpl	0x0080f5b0
   34f24:			; <UNDEFINED> instruction: 0xf5b0bf18
   34f28:	tstle	r2, r0, asr #30
   34f2c:	ldmpl	r2!, {r0, r3, r4, r9, fp, lr}
   34f30:	cmnlt	r2, r2, lsl r8
   34f34:	andmi	pc, r0, #1325400064	; 0x4f000000
   34f38:			; <UNDEFINED> instruction: 0xf7ff4628
   34f3c:	stmdacs	r0, {r0, r7, r8, fp, ip, sp, lr, pc}
   34f40:	stmdbvs	r6!, {r0, r2, r3, r4, r8, r9, fp, ip, lr, pc}
   34f44:	ldrbtmi	pc, [r0], -r6, lsl #8	; <UNPREDICTABLE>
   34f48:	svcmi	0x0080f5b6
   34f4c:	andcs	sp, r0, ip
   34f50:			; <UNDEFINED> instruction: 0xf403bd70
   34f54:			; <UNDEFINED> instruction: 0xf5b24230
   34f58:	tstle	r6, r0, lsl #30
   34f5c:	ldmpl	r2!, {r1, r2, r3, r9, fp, lr}
   34f60:	bcs	4efb0 <_IO_stdin_used@@Base+0x9738>
   34f64:	ldrb	sp, [r2, r6, ror #3]!
   34f68:			; <UNDEFINED> instruction: 0xf850f7ff
   34f6c:	ldrtmi	r6, [r2], -r3, lsr #18
   34f70:	strbtvs	r4, [r0], r1, lsl #12
   34f74:			; <UNDEFINED> instruction: 0xf7ff4628
   34f78:	stmdacs	r0, {r0, r1, r5, r6, r8, fp, ip, sp, lr, pc}
   34f7c:	strtmi	sp, [r0], -r7, ror #21
   34f80:			; <UNDEFINED> instruction: 0xffa4f7ff
   34f84:	rscscc	pc, pc, pc, asr #32
   34f88:	blcs	64550 <_dist_code@@Base+0x119a8>
   34f8c:			; <UNDEFINED> instruction: 0xe7ded1d2
   34f90:	andeq	r1, r3, lr, lsr sl
   34f94:	muleq	r0, ip, r5
   34f98:	andeq	r0, r0, r4, lsr #12
   34f9c:	ldrblt	r6, [r0, #-3722]!	; 0xfffff176
   34fa0:	strmi	r4, [r5], -ip, lsl #12
   34fa4:	bvc	fe4a1df4 <full_module_path@@Base+0xfe42888c>
   34fa8:	stmdbvs	r3!, {r7, sp}
   34fac:	andsvc	r4, r0, #268435464	; 0x10000008
   34fb0:	subsvc	fp, r1, #8, 30
   34fb4:	bvc	15e8fd8 <full_module_path@@Base+0x156fa70>
   34fb8:	biceq	pc, r2, #201326595	; 0xc000003
   34fbc:	svclt	0x000842b3
   34fc0:	ldmdavs	r0, {r4, r6, r9, ip, sp, lr}^
   34fc4:	blmi	7235ec <full_module_path@@Base+0x6aa084>
   34fc8:	ldrmi	r2, [r1], -r0, lsl #1
   34fcc:	ldrbtmi	r7, [fp], #-720	; 0xfffffd30
   34fd0:	andmi	pc, r0, #1325400064	; 0x4f000000
   34fd4:	strtmi	r3, [r8], -ip, lsl #6
   34fd8:	blx	ffb72fdc <full_module_path@@Base+0xffaf9a74>
   34fdc:	vst2.8	{d6,d8}, [r3 :128], r3
   34fe0:			; <UNDEFINED> instruction: 0xf5b34370
   34fe4:	andle	r4, r5, r0, lsl #31
   34fe8:	addmi	fp, fp, #112, 26	; 0x1c00
   34fec:	orrcs	fp, r0, #4, 30
   34ff0:			; <UNDEFINED> instruction: 0xe7e87293
   34ff4:	biclt	r6, r1, r1, ror #29
   34ff8:	strtmi	r4, [r8], -pc, lsl #22
   34ffc:	addmi	pc, r0, #1325400064	; 0x4f000000
   35000:	pop	{r0, r1, r3, r4, r5, r6, sl, lr}
   35004:	tstcc	r8, #112	; 0x70
   35008:	blt	ff57300c <full_module_path@@Base+0xff4f9aa4>
   3500c:			; <UNDEFINED> instruction: 0xfffef7fe
   35010:			; <UNDEFINED> instruction: 0xf3c36923
   35014:	strtvs	r1, [r0], r2, lsl #3
   35018:	andvc	r4, r1, #2097152	; 0x200000
   3501c:	biceq	pc, r2, r3, asr #7
   35020:	movweq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
   35024:	sbcvc	r7, r3, #268435460	; 0x10000004
   35028:			; <UNDEFINED> instruction: 0xf7fee7bd
   3502c:	strmi	pc, [r1], -pc, ror #31
   35030:	strb	r6, [r1, r0, ror #13]!
   35034:	andeq	r1, r4, sl, asr #29
   35038:	muleq	r4, r8, lr
   3503c:	mvnsmi	lr, sp, lsr #18
   35040:	andmi	pc, r0, #1325400064	; 0x4f000000
   35044:			; <UNDEFINED> instruction: 0x460c4e18
   35048:			; <UNDEFINED> instruction: 0x46074d18
   3504c:			; <UNDEFINED> instruction: 0xf8df447e
   35050:	stmibhi	fp, {r5, r6, pc}
   35054:	ldrbtmi	r5, [r8], #2421	; 0x975
   35058:	tsteq	ip, r8, lsl #2	; <UNPREDICTABLE>
   3505c:			; <UNDEFINED> instruction: 0xf7ff682d
   35060:	stmibhi	r2!, {r0, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   35064:	rsbsmi	pc, r0, #33554432	; 0x2000000
   35068:	streq	lr, [r5, #2980]	; 0xba4
   3506c:	svcmi	0x0080f5b2
   35070:	andle	r6, r1, r8, lsr #32
   35074:	ldrhhi	lr, [r0, #141]!	; 0x8d
   35078:	tsteq	r8, r8, lsl #2	; <UNPREDICTABLE>
   3507c:	ldrtmi	r2, [r8], -r0, lsl #6
   35080:	blx	1a73086 <full_module_path@@Base+0x19f9b1e>
   35084:	stmibhi	r2!, {r0, r1, r3, r8, fp, lr}^
   35088:	movtmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   3508c:	vmvn.i16	<illegal reg q10.5>, #165	; 0x00a5
   35090:	vaddw.u8	<illegal reg q9.5>, q1, d0
   35094:	strmi	r2, [sl], #-576	; 0xfffffdc0
   35098:	bne	170f144 <full_module_path@@Base+0x1695bdc>
   3509c:			; <UNDEFINED> instruction: 0xf8441a9b
   350a0:	pop	{r0, r1, r5}
   350a4:	svclt	0x000081f0
   350a8:	strdeq	r1, [r3], -r8
   350ac:	andeq	r0, r0, r4, lsl #12
   350b0:	andeq	r1, r4, r2, asr #28
   350b4:	andeq	r0, r0, r8, lsl #13
   350b8:	push	{r1, r5, r8, r9, fp, lr}
   350bc:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   350c0:	strmi	r4, [r5], -r1, lsr #30
   350c4:			; <UNDEFINED> instruction: 0x460c689a
   350c8:	andcc	r4, r1, #2130706432	; 0x7f000000
   350cc:	bmi	8294e0 <full_module_path@@Base+0x7aff78>
   350d0:	ldmdbvs	r2, {r1, r3, r4, r5, r6, sl, lr}
   350d4:	blmi	7cd344 <full_module_path@@Base+0x753ddc>
   350d8:	tstmi	r0, pc, asr #8	; <UNPREDICTABLE>
   350dc:	ldrsbthi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   350e0:	ldmpl	fp!, {r5, r7, r9, sl, fp, sp, lr}^
   350e4:			; <UNDEFINED> instruction: 0xf10844f8
   350e8:	ldmdavs	lr, {r2, r3, r9}
   350ec:	blx	d730f0 <full_module_path@@Base+0xcf9b88>
   350f0:	vst2.8	{d6,d8}, [r3 :128], r3
   350f4:	bl	fe985ebc <full_module_path@@Base+0xfe90c954>
   350f8:			; <UNDEFINED> instruction: 0xf5b30686
   350fc:	eorsvs	r4, r0, r0, lsl #31
   35100:	blmi	5a9580 <full_module_path@@Base+0x530018>
   35104:	orrmi	pc, r0, pc, asr #8
   35108:	ldrbtmi	r6, [fp], #-3808	; 0xfffff120
   3510c:	andcc	r6, r1, #14286848	; 0xda0000
   35110:			; <UNDEFINED> instruction: 0xf8d8bf04
   35114:	sbcsvs	r2, sl, ip, lsl r0
   35118:	ldrbtmi	r4, [sl], #-2576	; 0xfffff5f0
   3511c:			; <UNDEFINED> instruction: 0xf7ff3218
   35120:	stmdbmi	pc, {r0, r1, r3, r4, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   35124:			; <UNDEFINED> instruction: 0xf06f89ea
   35128:	ldmdapl	ip!, {r6, r8, r9, lr}^
   3512c:	smlabtcc	r0, r2, r3, pc	; <UNPREDICTABLE>
   35130:	subcs	pc, r0, #134217731	; 0x8000003
   35134:	stmdavs	r1!, {r1, r3, sl, lr}
   35138:	bne	fe6fbaac <full_module_path@@Base+0xfe682544>
   3513c:	eoreq	pc, r3, r5, asr #16
   35140:	ldrhhi	lr, [r0, #141]!	; 0x8d
   35144:			; <UNDEFINED> instruction: 0x00033fbe
   35148:	andeq	r1, r3, ip, ror r8
   3514c:	andeq	r1, r4, r8, asr #27
   35150:	andeq	r0, r0, r4, lsl #12
   35154:			; <UNDEFINED> instruction: 0x00041db4
   35158:	andeq	r3, r3, r2, ror pc
   3515c:	andeq	r1, r4, lr, ror sp
   35160:	andeq	r0, r0, r8, lsl #13
   35164:	cfldr32mi	mvfx11, [r0], {16}
   35168:	stmiavs	r2!, {r2, r3, r4, r5, r6, sl, lr}
   3516c:	andle	r1, r9, r1, asr ip
   35170:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
   35174:	tsteq	r0, r3, lsl #2	; <UNPREDICTABLE>
   35178:			; <UNDEFINED> instruction: 0xf7ff68d8
   3517c:			; <UNDEFINED> instruction: 0xf04ff9d1
   35180:	strdvs	r3, [r3], pc	; <UNPREDICTABLE>
   35184:	ldrbtmi	r4, [ip], #-3082	; 0xfffff3f6
   35188:	mrrcne	8, 14, r6, r3, cr2
   3518c:	ldfltd	f5, [r0, #-0]
   35190:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   35194:	tsteq	ip, r3, lsl #2	; <UNPREDICTABLE>
   35198:			; <UNDEFINED> instruction: 0xf7ff6998
   3519c:			; <UNDEFINED> instruction: 0xf04ff9c1
   351a0:	strdvs	r3, [r3], #63	; 0x3f	; <UNPREDICTABLE>
   351a4:	svclt	0x0000bd10
   351a8:	andeq	r3, r3, r4, lsl pc
   351ac:	andeq	r1, r4, r6, lsr #26
   351b0:	strdeq	r3, [r3], -r6
   351b4:	andeq	r1, r4, r6, lsl #26
   351b8:	svcmi	0x00f0e92d
   351bc:	stclmi	6, cr4, [ip], #-516	; 0xfffffdfc
   351c0:	cdpmi	0, 6, cr11, cr12, cr5, {4}
   351c4:	ldrbtmi	r4, [ip], #-1549	; 0xfffff9f3
   351c8:	stmibpl	r7!, {r4, r7, r9, sl, lr}
   351cc:	ldmdavs	r8!, {r1, r2, r3, r4, r9, sl, lr}
   351d0:	bmi	1aa36b8 <full_module_path@@Base+0x1a2a150>
   351d4:	stmiapl	r2!, {r0, r3, r5, r6, r8, r9, fp, lr}
   351d8:	ldmdavs	r2, {r0, r1, r5, r6, r7, fp, ip, lr}
   351dc:	tstmi	r3, #1769472	; 0x1b0000
   351e0:	blmi	1a297a8 <full_module_path@@Base+0x19b0240>
   351e4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   351e8:	orreq	lr, r3, #168960	; 0x29400
   351ec:	blcs	4f260 <_IO_stdin_used@@Base+0x99e8>
   351f0:	bmi	196bf70 <full_module_path@@Base+0x18f2a08>
   351f4:	ldmdbvs	r1, {r1, r3, r4, r5, r6, sl, lr}
   351f8:	ldmdble	r9, {r0, r3, r4, r7, r9, lr}^
   351fc:	ldrd	pc, [ip], -r2
   35200:			; <UNDEFINED> instruction: 0xf8d8011b
   35204:	bl	3e53ac <full_module_path@@Base+0x36be44>
   35208:			; <UNDEFINED> instruction: 0xf1bc0103
   3520c:	andsle	r0, r0, r0, lsl #30
   35210:	mulge	sl, ip, r8
   35214:	b	fe2d3c44 <full_module_path@@Base+0xfe25a6dc>
   35218:	ldreq	r0, [r2], -r2, lsl #4
   3521c:			; <UNDEFINED> instruction: 0xf1bad409
   35220:	subsle	r0, sp, r0, lsl #31
   35224:			; <UNDEFINED> instruction: 0xf89c7a4a
   35228:	bcs	fe05d254 <full_module_path@@Base+0xfdfe3cec>
   3522c:	ldrbmi	sp, [r2, #-84]	; 0xffffffac
   35230:			; <UNDEFINED> instruction: 0xf1b9d056
   35234:	svclt	0x00180300
   35238:	stmdacs	r0, {r0, r8, r9, sp}
   3523c:	ldrmi	fp, [r8], -ip, lsl #30
   35240:	stmdacs	r0, {sp}
   35244:	vst4.16	{d13,d15,d17,d19}, [r6 :256], r9
   35248:	andcs	r4, r1, #112, 6	; 0xc0000001
   3524c:	svcmi	0x0080f5b3
   35250:	stmdami	sp, {r1, r3, r5, r8, ip, lr, pc}^
   35254:	movtmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   35258:	stmdapl	r0!, {r0, r3, r5, r6, r7, r8, fp, pc}
   3525c:	strcc	pc, [r0], #-961	; 0xfffffc3f
   35260:	smlalbtcs	pc, r0, r1, r3	; <UNPREDICTABLE>
   35264:	stmdavs	r0, {r0, r5, sl, lr}
   35268:	bne	16fbadc <full_module_path@@Base+0x1682574>
   3526c:	eorne	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   35270:	blle	67f678 <full_module_path@@Base+0x606110>
   35274:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
   35278:	addmi	r6, r1, #216, 18	; 0x360000
   3527c:			; <UNDEFINED> instruction: 0xf8d8d214
   35280:	ldmibvs	ip, {r2, r3, r5, r6}
   35284:	strne	lr, [r1], #-2820	; 0xfffff4fc
   35288:	stmiavs	r1!, {r3, r4, r8, ip, sp, pc}
   3528c:	addsmi	r6, r9, #8585216	; 0x830000
   35290:			; <UNDEFINED> instruction: 0xf1b9d04b
   35294:	ldmdavs	sl!, {r8, r9}
   35298:	movwcs	fp, #7960	; 0x1f18
   3529c:	svclt	0x00182a00
   352a0:	blcs	3dea8 <fchmod@plt+0x372ec>
   352a4:	andcs	sp, r1, #-1073741803	; 0xc0000015
   352a8:	andlt	r4, r5, r0, lsl r6
   352ac:	svchi	0x00f0e8bd
   352b0:	vst1.8	{d2-d5}, [r6], r0
   352b4:			; <UNDEFINED> instruction: 0xf5b34370
   352b8:	sbcle	r4, sl, r0, lsl #31
   352bc:	andlt	r4, r5, r0, lsl r6
   352c0:	svchi	0x00f0e8bd
   352c4:	b	fe873210 <full_module_path@@Base+0xfe7f9ca8>
   352c8:	rscscc	pc, pc, #79	; 0x4f
   352cc:	andvs	r2, r3, lr, lsl r3
   352d0:	andlt	r4, r5, r0, lsl r6
   352d4:	svchi	0x00f0e8bd
   352d8:	sbceq	pc, r2, #402653187	; 0x18000003
   352dc:			; <UNDEFINED> instruction: 0xd1a84592
   352e0:			; <UNDEFINED> instruction: 0xf8dc684a
   352e4:	ldrmi	sl, [r2, #4]
   352e8:			; <UNDEFINED> instruction: 0xf1bad1a3
   352ec:	rscle	r0, r0, r0, lsl #30
   352f0:	ldrdgt	pc, [r0], -ip
   352f4:			; <UNDEFINED> instruction: 0xf85e46d3
   352f8:			; <UNDEFINED> instruction: 0xf10c3003
   352fc:	movwcc	r0, #35848	; 0x8c08
   35300:			; <UNDEFINED> instruction: 0xf85ce00b
   35304:	movwcc	sl, #35848	; 0x8c08
   35308:	ldc	8, cr15, [r0], {83}	; 0x53
   3530c:	stfeqd	f7, [r8], {12}
   35310:	strdle	r4, [lr, r2]
   35314:	bleq	b1a08 <full_module_path@@Base+0x384a0>
   35318:			; <UNDEFINED> instruction: 0xf85cd0ca
   3531c:	ldrmi	r2, [r6], r4, lsl #24
   35320:	stccs	8, cr15, [r4], {83}	; 0x53
   35324:	smlalle	r4, ip, r6, r5
   35328:	strtmi	lr, [r1], -r3, lsl #15
   3532c:			; <UNDEFINED> instruction: 0xf7ff9203
   35330:	bls	133574 <full_module_path@@Base+0xba00c>
   35334:			; <UNDEFINED> instruction: 0xd1b72800
   35338:			; <UNDEFINED> instruction: 0xf108e7ab
   3533c:	vst2.8	{d16-d19}, [pc :64], r0
   35340:	strbmi	r4, [r8], -r0, lsl #4
   35344:			; <UNDEFINED> instruction: 0xf7ff9600
   35348:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   3534c:	svcge	0x007bf6bf
   35350:	rscscc	pc, pc, #79	; 0x4f
   35354:			; <UNDEFINED> instruction: 0xf108e7a8
   35358:			; <UNDEFINED> instruction: 0x46210310
   3535c:	vst1.16	{d20-d22}, [pc], r8
   35360:	strls	r4, [r0], -r0, lsl #5
   35364:	blx	1b7336a <full_module_path@@Base+0x1af9e02>
   35368:	ble	fe73f370 <full_module_path@@Base+0xfe6c5e08>
   3536c:	svclt	0x0000e7f0
   35370:	andeq	r1, r3, lr, ror r7
   35374:	andeq	r0, r0, r0, lsl r4
   35378:	andeq	r0, r0, r4, lsr #13
   3537c:			; <UNDEFINED> instruction: 0x000006b4
   35380:	andeq	r0, r0, r4, lsl #12
   35384:	andeq	r1, r4, r4, lsr #25
   35388:	andeq	r0, r0, r8, lsl #13
   3538c:	andeq	r1, r4, r2, lsr #24
   35390:	cfstr32mi	mvfx11, [r6], {16}
   35394:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
   35398:			; <UNDEFINED> instruction: 0xf7ff0103
   3539c:	ldmib	r4, {r0, r3, r4, r8, r9, fp, ip, sp, lr, pc}^
   353a0:	pop	{r1, r2, r8}
   353a4:			; <UNDEFINED> instruction: 0xf7ff4010
   353a8:	svclt	0x0000bb13
   353ac:	andeq	r1, r4, r4, lsl #22
   353b0:	blmi	1107cc0 <full_module_path@@Base+0x108e758>
   353b4:	push	{r1, r3, r4, r5, r6, sl, lr}
   353b8:	strdlt	r4, [r7], r0
   353bc:	pkhtbmi	r5, r0, r3, asr #17
   353c0:	ldmdavs	fp, {r6, r8, r9, sl, fp, lr}
   353c4:			; <UNDEFINED> instruction: 0xf04f9305
   353c8:	ldrbtmi	r0, [pc], #-768	; 353d0 <fchmod@plt+0x2e814>
   353cc:	rsble	r2, r1, r0, lsl #16
   353d0:			; <UNDEFINED> instruction: 0xf44f4b3d
   353d4:	strbmi	r4, [r0], -r0, lsl #3
   353d8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   353dc:	ldc2l	0, cr15, [ip], #-36	; 0xffffffdc
   353e0:			; <UNDEFINED> instruction: 0xf3c443e4
   353e4:	strmi	r0, [r5], -r8, lsl #8
   353e8:	eorsle	r2, r5, r0, lsl #16
   353ec:			; <UNDEFINED> instruction: 0xae024a37
   353f0:	bgt	2065e0 <full_module_path@@Base+0x18d078>
   353f4:	andeq	lr, r7, r6, lsl #17
   353f8:			; <UNDEFINED> instruction: 0x46284631
   353fc:	mrc2	7, 0, pc, cr12, cr14, {7}
   35400:	strtmi	r4, [r8], -r1, lsl #13
   35404:	stc2	0, cr15, [lr, #-36]!	; 0xffffffdc
   35408:	svceq	0x0000f1b9
   3540c:			; <UNDEFINED> instruction: 0xf89dd04e
   35410:	blcs	fe041458 <full_module_path@@Base+0xfdfc7ef0>
   35414:			; <UNDEFINED> instruction: 0xf89dd011
   35418:	orrseq	r4, fp, r2, lsl r0
   3541c:	vstmiacs	r0, {s8-s51}
   35420:			; <UNDEFINED> instruction: 0xf89dbf08
   35424:	ldmpl	sl!, {r0, r4, lr}
   35428:	strtmi	r0, [r3], #-228	; 0xffffff1c
   3542c:	mulsmi	r3, sp, r8
   35430:			; <UNDEFINED> instruction: 0xf9b2441c
   35434:	blcs	4143c <fchmod@plt+0x3a880>
   35438:			; <UNDEFINED> instruction: 0x4630dc30
   3543c:	ldc2l	7, cr15, [r6, #1016]	; 0x3f8
   35440:	blmi	807cd8 <full_module_path@@Base+0x78e770>
   35444:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   35448:	blls	18f4b8 <full_module_path@@Base+0x115f50>
   3544c:	teqle	r3, sl, asr r0
   35450:	andlt	r4, r7, r0, lsr #12
   35454:	mvnshi	lr, #12386304	; 0xbd0000
   35458:	ldmib	r6, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3545c:	ldmdacs	r6, {fp, sp, lr}
   35460:	ldcle	0, cr13, [r2], {238}	; 0xee
   35464:	tstle	r4, r2, lsl #16
   35468:	ldmpl	fp!, {r0, r1, r3, r4, r8, r9, fp, lr}^
   3546c:	blcs	4f4e0 <_IO_stdin_used@@Base+0x9c68>
   35470:			; <UNDEFINED> instruction: 0xf7d1d1e6
   35474:	blmi	6af92c <full_module_path@@Base+0x6363c4>
   35478:			; <UNDEFINED> instruction: 0x46424919
   3547c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   35480:	andcs	r9, r4, r0
   35484:	cdp2	7, 11, cr15, cr8, cr12, {7}
   35488:	stmdacs	r6!, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   3548c:	ldmdacs	pc, {r3, r4, r6, r7, ip, lr, pc}^	; <UNPREDICTABLE>
   35490:	ubfx	sp, r6, #1, #15
   35494:	ldrdhi	pc, [ip], #-143	; 0xffffff71
   35498:			; <UNDEFINED> instruction: 0xe79944f8
   3549c:			; <UNDEFINED> instruction: 0x46434912
   354a0:	andcs	r4, r2, r2, lsr #12
   354a4:			; <UNDEFINED> instruction: 0xf7ec4479
   354a8:	strb	pc, [r6, r7, lsr #29]	; <UNPREDICTABLE>
   354ac:	andcs	r4, r4, pc, lsl #18
   354b0:			; <UNDEFINED> instruction: 0xf7ec4479
   354b4:	strb	pc, [r3, r1, lsr #29]	; <UNPREDICTABLE>
   354b8:	svc	0x00e2f7d0
   354bc:	muleq	r3, r0, r5
   354c0:	andeq	r0, r0, ip, lsr #7
   354c4:	andeq	r1, r3, sl, ror r5
   354c8:	andeq	r0, r0, ip, asr #6
   354cc:	andeq	sl, r1, r0, lsl #25
   354d0:	andeq	r0, r0, r0, lsl #11
   354d4:	andeq	r1, r3, r0, lsl #10
   354d8:	andeq	r0, r0, r0, lsl r4
   354dc:	andeq	sl, r1, r0, asr r9
   354e0:	andeq	sl, r1, sl, lsr #22
   354e4:	andeq	sl, r1, ip, lsr sp
   354e8:	muleq	r1, r8, fp
   354ec:	andeq	sl, r1, r4, asr #22
   354f0:	orrslt	r6, fp, r3, lsl #17
   354f4:			; <UNDEFINED> instruction: 0x4606b570
   354f8:	movweq	lr, #2512	; 0x9d0
   354fc:			; <UNDEFINED> instruction: 0x4605b153
   35500:			; <UNDEFINED> instruction: 0xf8552400
   35504:	strcc	r0, [r1], #-2836	; 0xfffff4ec
   35508:	svc	0x002cf7d0
   3550c:	adcmi	r6, r3, #7536640	; 0x730000
   35510:	ldmdavs	r0!, {r0, r1, r2, r4, r5, r6, r7, fp, ip, lr, pc}
   35514:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   35518:	svclt	0x0022f7d0
   3551c:	svclt	0x00004770
   35520:	stmdavs	r9, {r6, fp, sp, lr}^
   35524:	mrclt	7, 5, APSR_nzcv, cr0, cr0, {6}
   35528:	mvnsmi	lr, sp, lsr #18
   3552c:	movwcs	r4, #1565	; 0x61d
   35530:	umulllt	r4, r4, r0, r6	; <UNPREDICTABLE>
   35534:			; <UNDEFINED> instruction: 0x4607461a
   35538:			; <UNDEFINED> instruction: 0xf009460e
   3553c:	strmi	pc, [r4], -r1, lsr #25
   35540:			; <UNDEFINED> instruction: 0xf8d81c63
   35544:			; <UNDEFINED> instruction: 0xf8c80000
   35548:	eorsle	r4, r4, r0
   3554c:	andeq	lr, r0, #84, 20	; 0x54000
   35550:	stmdane	r0!, {r1, r2, r5, ip, lr, pc}
   35554:	andcs	sp, r0, #536870918	; 0x20000006
   35558:			; <UNDEFINED> instruction: 0xf7e82101
   3555c:			; <UNDEFINED> instruction: 0x4605f991
   35560:	subsle	r2, r7, r0, lsl #16
   35564:			; <UNDEFINED> instruction: 0x4602b31c
   35568:	ldrtmi	r4, [r1], -r3, lsr #12
   3556c:			; <UNDEFINED> instruction: 0xf0094638
   35570:	addmi	pc, r4, #34560	; 0x8700
   35574:	andsle	r4, sl, r0, lsl #13
   35578:	svccc	0x00fff1b0
   3557c:			; <UNDEFINED> instruction: 0x4638d039
   35580:	blx	c73524 <full_module_path@@Base+0xbf9fbc>
   35584:	ldrtmi	r4, [r3], -r7, lsr #18
   35588:	stmdami	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   3558c:			; <UNDEFINED> instruction: 0x46024479
   35590:			; <UNDEFINED> instruction: 0xf7ec2001
   35594:			; <UNDEFINED> instruction: 0x4628fe31
   35598:			; <UNDEFINED> instruction: 0xf7d02500
   3559c:	and	lr, r6, r4, ror #29
   355a0:	strmi	r2, [r8], -r1, lsl #2
   355a4:			; <UNDEFINED> instruction: 0xf96cf7e8
   355a8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   355ac:			; <UNDEFINED> instruction: 0x4628d032
   355b0:	pop	{r2, ip, sp, pc}
   355b4:			; <UNDEFINED> instruction: 0xf7d181f0
   355b8:			; <UNDEFINED> instruction: 0xf005e928
   355bc:	stmdavs	r4, {r0, r8, sl}
   355c0:	svclt	0x00082c5f
   355c4:	streq	pc, [r1, #-69]	; 0xffffffbb
   355c8:	strcs	fp, [r0, #-293]	; 0xfffffedb
   355cc:	andlt	r4, r4, r8, lsr #12
   355d0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   355d4:			; <UNDEFINED> instruction: 0xf7e74638
   355d8:	bmi	533df4 <full_module_path@@Base+0x4ba88c>
   355dc:	strls	r4, [r0], -r1, lsr #12
   355e0:			; <UNDEFINED> instruction: 0x4603447a
   355e4:			; <UNDEFINED> instruction: 0xf7ec2001
   355e8:			; <UNDEFINED> instruction: 0x4628fa53
   355ec:	pop	{r2, ip, sp, pc}
   355f0:			; <UNDEFINED> instruction: 0xf7d181f0
   355f4:	stmdavs	r1, {r1, r3, r8, fp, sp, lr, pc}
   355f8:	tstls	r3, r8, lsr r6
   355fc:			; <UNDEFINED> instruction: 0xf9f2f7e7
   35600:	stmdbls	r3, {r1, r3, r9, fp, lr}
   35604:	strls	r4, [r1], #-1146	; 0xfffffb86
   35608:	strmi	r9, [r3], -r0, lsl #12
   3560c:			; <UNDEFINED> instruction: 0xf7ec2001
   35610:			; <UNDEFINED> instruction: 0xe7c0fa3f
   35614:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   35618:			; <UNDEFINED> instruction: 0xf9a6f7e8
   3561c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   35620:			; <UNDEFINED> instruction: 0xf9b8f7e8
   35624:	andeq	sl, r1, ip, asr fp
   35628:	muleq	r1, ip, sl
   3562c:			; <UNDEFINED> instruction: 0x0001aab4
   35630:	muleq	r1, r2, sl
   35634:	andeq	sl, r1, sl, lsl #21
   35638:	mvnsmi	lr, sp, lsr #18
   3563c:	strmi	r2, [r0], r4, lsl #2
   35640:	blmi	173788 <full_module_path@@Base+0xfa220>
   35644:	mcr2	7, 4, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
   35648:	ldrdcc	pc, [r4], -r8
   3564c:	strmi	r2, [r6], -r0, lsl #14
   35650:	strcs	fp, [r0, #-467]	; 0xfffffe2d
   35654:	strcc	r6, [r1, #-2273]	; 0xfffff71f
   35658:	ldrcc	r6, [r4], #-2144	; 0xfffff7a0
   3565c:	mrc2	7, 3, pc, cr6, cr12, {7}
   35660:	stccc	8, cr15, [ip], {84}	; 0x54
   35664:	ldmdane	r6!, {r4, r8, sp}
   35668:	ldceq	8, cr15, [r4], {84}	; 0x54
   3566c:	streq	pc, [r0, -r7, asr #2]
   35670:	svclt	0x00982b20
   35674:			; <UNDEFINED> instruction: 0xf7fc4619
   35678:			; <UNDEFINED> instruction: 0xf8d8fe69
   3567c:	ldmdane	r6!, {r2, ip, sp}
   35680:	streq	pc, [r0, -r7, asr #2]
   35684:	stmiale	r5!, {r0, r1, r3, r5, r7, r9, lr}^
   35688:	movweq	lr, #31318	; 0x7a56
   3568c:	strcs	fp, [r1], -r4, lsl #30
   35690:	ldrtmi	r2, [r0], -r0, lsl #14
   35694:	pop	{r0, r3, r4, r5, r9, sl, lr}
   35698:	svclt	0x000081f0
   3569c:	svcmi	0x00f0e92d
   356a0:	ldcmi	0, cr11, [r0, #-532]!	; 0xfffffdec
   356a4:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   356a8:	subsle	r2, r5, r0, lsl #22
   356ac:			; <UNDEFINED> instruction: 0xf7ff4604
   356b0:	strmi	pc, [fp], -r3, asr #31
   356b4:	strmi	r6, [r2], -r9, lsr #16
   356b8:	andls	r2, r0, r0
   356bc:			; <UNDEFINED> instruction: 0xf7fc4608
   356c0:	stmdacs	r0, {r0, r1, r2, r5, r8, sl, fp, ip, sp, lr, pc}
   356c4:			; <UNDEFINED> instruction: 0xf8d0d048
   356c8:			; <UNDEFINED> instruction: 0xf1b88000
   356cc:	suble	r0, r3, r0, lsl #30
   356d0:			; <UNDEFINED> instruction: 0xf8d56823
   356d4:	stmdavs	r7!, {r2, sp, pc}^
   356d8:	and	r9, r4, r3, lsl #6
   356dc:	ldrdhi	pc, [r0], -r8
   356e0:	svceq	0x0000f1b8
   356e4:			; <UNDEFINED> instruction: 0xf8d8d038
   356e8:	bl	2d9700 <full_module_path@@Base+0x260198>
   356ec:	ldmdbvs	sl, {r0, r3, r6, r8, r9, ip}^
   356f0:	ldrhle	r4, [r3, #42]!	; 0x2a
   356f4:	ldmdbvs	sp, {r0, r1, r2, r5, r6, r8, r9, ip, sp, pc}
   356f8:	stcls	6, cr2, [r3], {-0}
   356fc:			; <UNDEFINED> instruction: 0xf8d5e022
   35700:	stmiavs	r2!, {r3, ip, sp, pc}
   35704:			; <UNDEFINED> instruction: 0xd1214593
   35708:	stmdavs	r8!, {r0, r5, r6, fp, sp, lr}^
   3570c:	ldc	7, cr15, [lr, #832]!	; 0x340
   35710:	ldmiblt	r8, {r4, r9, sp}^
   35714:	ldrdgt	pc, [r0], -r5
   35718:	svceq	0x0020f1bb
   3571c:	ldrd	pc, [r0], -r4
   35720:	ldreq	pc, [r4, #-261]	; 0xfffffefb
   35724:	andeq	pc, r1, ip, lsl #2
   35728:	uadd8mi	fp, sl, r8
   3572c:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
   35730:	uqadd8mi	fp, r0, ip
   35734:	ldrcc	r4, [r4], #-1649	; 0xfffff98f
   35738:	mrc	7, 3, APSR_nzcv, cr4, cr0, {6}
   3573c:			; <UNDEFINED> instruction: 0x3601b930
   35740:			; <UNDEFINED> instruction: 0xd00542b7
   35744:	stmiavs	r3!, {r1, r3, r5, r6, r7, fp, sp, lr}^
   35748:	smullsle	r4, r8, sl, r2
   3574c:	strhle	r4, [r5, #39]	; 0x27
   35750:	andlt	r4, r5, r8, asr #12
   35754:	svchi	0x00f0e8bd
   35758:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3575c:	andlt	r4, r5, r8, asr #12
   35760:	svchi	0x00f0e8bd
   35764:	andeq	r1, r4, r8, lsl r8
   35768:	mvnsmi	lr, sp, lsr #18
   3576c:	ldcmi	6, cr4, [r4], #-20	; 0xffffffec
   35770:	ldrbtmi	fp, [ip], #-130	; 0xffffff7e
   35774:	stmdbcs	r0, {r0, r5, r8, fp, sp, lr}
   35778:	svcmi	0x0032d04e
   3577c:	ldrdhi	pc, [r8], #143	; 0x8f
   35780:	ldrbtmi	r4, [pc], #-3634	; 35788 <fchmod@plt+0x2ebcc>
   35784:	ldrbtmi	r4, [lr], #-1272	; 0xfffffb08
   35788:	ldmdbvs	fp!, {r0, r1, r2, r4, sp, lr, pc}^
   3578c:	stmdble	r0, {r3, r4, r7, r9, lr}^
   35790:	strtmi	r2, [r8], -r0, lsl #4
   35794:			; <UNDEFINED> instruction: 0xf0094611
   35798:	vmlane.f64	d15, d20, d1
   3579c:			; <UNDEFINED> instruction: 0xf8d8db21
   357a0:	stmiblt	fp, {r2, r4, ip, sp}^
   357a4:	addvs	pc, r0, r4, lsl #10
   357a8:	andcs	r2, r0, #1073741824	; 0x40000000
   357ac:			; <UNDEFINED> instruction: 0xf7e86170
   357b0:	strmi	pc, [r1], -r7, ror #16
   357b4:	stmdacs	r0, {r4, r5, r8, sp, lr}
   357b8:	ldmdbvs	sl!, {r0, r3, r4, r5, ip, lr, pc}^
   357bc:			; <UNDEFINED> instruction: 0xf0094628
   357c0:	stmdacs	r0, {r0, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   357c4:			; <UNDEFINED> instruction: 0xf7d1dae1
   357c8:	stmdavs	r4, {r5, fp, sp, lr, pc}
   357cc:	eorsle	r2, r2, pc, asr ip
   357d0:	sbcsle	r2, sp, r2, lsr #24
   357d4:	and	r6, r8, lr, ror r9
   357d8:			; <UNDEFINED> instruction: 0x0010f8d8
   357dc:	stcl	7, cr15, [r2, #832]	; 0x340
   357e0:			; <UNDEFINED> instruction: 0xf7d1e7e0
   357e4:			; <UNDEFINED> instruction: 0x2600e812
   357e8:	strtmi	r6, [r8], -r4, lsl #16
   357ec:			; <UNDEFINED> instruction: 0xf8faf7e7
   357f0:	ldrmi	r2, [sl], -r0, lsl #6
   357f4:			; <UNDEFINED> instruction: 0x46054619
   357f8:			; <UNDEFINED> instruction: 0xf0074630
   357fc:	bmi	5747e0 <full_module_path@@Base+0x4fb278>
   35800:	strtmi	r4, [r1], -fp, lsr #12
   35804:	andls	r4, r0, sl, ror r4
   35808:			; <UNDEFINED> instruction: 0xf7ec2001
   3580c:			; <UNDEFINED> instruction: 0xf04ff941
   35810:	strdlt	r3, [r2], -pc	; <UNPREDICTABLE>
   35814:	ldrhhi	lr, [r0, #141]!	; 0x8d
   35818:	addvs	pc, r0, pc, asr #8
   3581c:	tstcs	r1, sl, lsl #12
   35820:			; <UNDEFINED> instruction: 0xf7e86160
   35824:	strmi	pc, [r1], -sp, lsr #16
   35828:	stmdacs	r0, {r5, r8, sp, lr}
   3582c:	stmdami	r9, {r0, r2, r5, r7, r8, ip, lr, pc}
   35830:			; <UNDEFINED> instruction: 0xf7e84478
   35834:	mulcs	r0, r9, r8
   35838:	pop	{r1, ip, sp, pc}
   3583c:	svclt	0x000081f0
   35840:	andeq	r1, r4, sl, asr #14
   35844:	andeq	r1, r4, sl, lsr r7
   35848:	andeq	r1, r4, r8, lsr r7
   3584c:	andeq	r1, r4, r6, lsr r7
   35850:	andeq	sl, r1, ip, lsr #18
   35854:	strdeq	sl, [r1], -r0
   35858:	mvnsmi	lr, #737280	; 0xb4000
   3585c:	svcmi	0x00322364
   35860:	bmi	cc709c <full_module_path@@Base+0xc4db34>
   35864:	ldrbtmi	fp, [pc], #-131	; 3586c <fchmod@plt+0x2ecb0>
   35868:	ldrbtmi	r4, [sl], #-1664	; 0xfffff980
   3586c:	ldfnes	f2, [r8, #-128]!	; 0xffffff80
   35870:			; <UNDEFINED> instruction: 0xf7e768be
   35874:	eorcs	pc, r0, #596	; 0x254
   35878:	strmi	r2, [r4], -r0, lsl #2
   3587c:	ldmdbeq	r0, {r8, ip, sp, lr, pc}
   35880:	svc	0x00f6f7d0
   35884:	stmdavs	fp!, {r1, r3, r5, r9, fp, lr}
   35888:	ldrbtmi	r2, [sl], #-276	; 0xfffffeec
   3588c:			; <UNDEFINED> instruction: 0xf7e74648
   35890:	stmdavs	fp!, {r0, r1, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   35894:			; <UNDEFINED> instruction: 0xf8d82214
   35898:	stmdbvs	r0!, {ip}
   3589c:	vqdmulh.s<illegal width 8>	d15, d3, d2
   358a0:	ldc	7, cr15, [r4, #832]	; 0x340
   358a4:	movwcs	r6, #2090	; 0x82a
   358a8:	cmnvs	r2, r8, asr #12
   358ac:	eorvs	r6, r6, fp, lsr #32
   358b0:	mcr2	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   358b4:			; <UNDEFINED> instruction: 0x4602683d
   358b8:	stmib	r4, {r0, r1, r3, r9, sl, lr}^
   358bc:	mvnlt	r0, r2, lsl #2
   358c0:	strcs	r4, [r1, #-1576]	; 0xfffff9d8
   358c4:			; <UNDEFINED> instruction: 0xf7fc9500
   358c8:	strmi	pc, [r4], -r3, lsr #24
   358cc:	strtmi	fp, [r8], -r0, asr #6
   358d0:			; <UNDEFINED> instruction: 0xf7d02108
   358d4:	mvnslt	lr, r4, lsr #25
   358d8:	subvs	r6, r6, r3, lsr #16
   358dc:	ldrmi	fp, [sl], -r3, asr #2
   358e0:	blcs	4f954 <_IO_stdin_used@@Base+0xa0dc>
   358e4:			; <UNDEFINED> instruction: 0x6010d1fb
   358e8:	andlt	r4, r3, r0, lsr r6
   358ec:	mvnshi	lr, #12386304	; 0xbd0000
   358f0:	ldrtmi	r6, [r0], -r0, lsr #32
   358f4:	pop	{r0, r1, ip, sp, pc}
   358f8:	strdcs	r8, [r1, -r0]
   358fc:	andvc	pc, r0, pc, asr #8
   35900:	blx	13738fa <full_module_path@@Base+0x12fa392>
   35904:	eorsvs	r4, r8, r5, lsl #12
   35908:	ldmib	r4, {r4, r8, ip, sp, pc}^
   3590c:	ldrb	r2, [r7, r2, lsl #6]
   35910:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   35914:			; <UNDEFINED> instruction: 0xf828f7e8
   35918:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   3591c:			; <UNDEFINED> instruction: 0xf824f7e8
   35920:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   35924:			; <UNDEFINED> instruction: 0xf820f7e8
   35928:	andeq	r1, r4, r6, asr r6
   3592c:	strdeq	sl, [r1], -r2
   35930:	andeq	sl, r1, r2, ror #17
   35934:	andeq	sl, r1, r6, ror #16
   35938:	muleq	r1, lr, r8
   3593c:	andeq	sl, r1, r6, ror r8
   35940:			; <UNDEFINED> instruction: 0x4604b510
   35944:	teqlt	r0, r0, lsl #30
   35948:	ldc2l	7, cr15, [r2, #1020]	; 0x3fc
   3594c:			; <UNDEFINED> instruction: 0xf7d06f20
   35950:	movwcs	lr, #3338	; 0xd0a
   35954:	ldclt	7, cr6, [r0, #-140]	; 0xffffff74
   35958:	svcmi	0x00f0e92d
   3595c:	stc	6, cr4, [sp, #-524]!	; 0xfffffdf4
   35960:	andcs	r8, ip, r4, lsl #22
   35964:	strmi	r4, [ip], -ip, lsr #21
   35968:	ldrbtmi	r4, [sl], #-2988	; 0xfffff454
   3596c:	adcsls	pc, r0, #14614528	; 0xdf0000
   35970:	ldrbtmi	fp, [r9], #137	; 0x89
   35974:	ldmpl	r3, {r0, r2, r8, ip, pc}^
   35978:	movwls	r6, #30747	; 0x781b
   3597c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   35980:	mcr	7, 4, pc, cr12, cr0, {6}	; <UNPREDICTABLE>
   35984:	tstcs	r0, r3, lsr #18
   35988:	strvs	r4, [r0, -r6, lsl #12]!
   3598c:	rsbsmi	pc, r0, r3, lsl #8
   35990:			; <UNDEFINED> instruction: 0xf5a06031
   35994:	rsbsvs	r4, r1, r0, lsl #5
   35998:	addmi	pc, r0, #570425344	; 0x22000000
   3599c:	strhlt	r6, [sl, r1]
   359a0:	svcmi	0x0020f5b0
   359a4:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
   359a8:	svcpl	0x0080f5b0
   359ac:			; <UNDEFINED> instruction: 0xf5b0bf18
   359b0:			; <UNDEFINED> instruction: 0xf0404f40
   359b4:	blmi	fe715df4 <full_module_path@@Base+0xfe69c88c>
   359b8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   359bc:	stmdacs	r0, {r3, r4, fp, sp, lr}
   359c0:	adchi	pc, r0, r0
   359c4:			; <UNDEFINED> instruction: 0x46584a98
   359c8:			; <UNDEFINED> instruction: 0xf8594b98
   359cc:	andls	r2, r3, #2
   359d0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   359d4:	movwls	r6, #18450	; 0x4812
   359d8:	tstmi	r3, #1769472	; 0x1b0000
   359dc:			; <UNDEFINED> instruction: 0xf7ff9301
   359e0:	cdpne	14, 0, cr15, cr3, cr3, {6}
   359e4:	vsubw.s8	<illegal reg q12.5>, q0, d0
   359e8:	blmi	fe495e1c <full_module_path@@Base+0xfe41c8b4>
   359ec:	ldmdbvs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   359f0:	blmi	fe469bd8 <full_module_path@@Base+0xfe3f0670>
   359f4:			; <UNDEFINED> instruction: 0xf8594a90
   359f8:	ldrbtmi	r3, [sl], #-3
   359fc:	bcs	471224 <full_module_path@@Base+0x3f7cbc>
   35a00:	movwls	r4, #10894	; 0x2a8e
   35a04:	ldrbtmi	r4, [sl], #-2958	; 0xfffff472
   35a08:	mcr	4, 0, r4, cr8, cr11, {3}
   35a0c:	vmov	s19, r2
   35a10:	and	r3, r6, r0, lsl sl
   35a14:			; <UNDEFINED> instruction: 0xf0002b75
   35a18:	blls	55d48 <_dist_code@@Base+0x31a0>
   35a1c:	blcs	46b18 <_IO_stdin_used@@Base+0x12a0>
   35a20:	strtmi	sp, [r8], -r0, ror #26
   35a24:	mcr	7, 6, pc, cr8, cr0, {6}	; <UNPREDICTABLE>
   35a28:	bls	5c638 <_dist_code@@Base+0x9a90>
   35a2c:	mcrrne	8, 1, r6, r7, cr11
   35a30:	blne	ff4c7440 <full_module_path@@Base+0xff44ded8>
   35a34:	blcs	5a23c <_dist_code@@Base+0x7694>
   35a38:	adcshi	pc, r0, r0, asr #32
   35a3c:	stmdavc	fp!, {r0, r9, fp, ip, pc}
   35a40:	rscle	r2, r7, r0, lsl #20
   35a44:	rsble	r2, sl, r3, ror fp
   35a48:	stmdble	r2, {r0, r1, r3, r8, r9, sl, fp, sp}
   35a4c:	blcs	994600 <full_module_path@@Base+0x91b098>
   35a50:	bge	1e9c14 <full_module_path@@Base+0x1706ac>
   35a54:	strtmi	r2, [r9], -r0, lsl #6
   35a58:	smlsdls	r6, r8, r6, r4
   35a5c:	stc2l	7, cr15, [r4, #-1020]!	; 0xfffffc04
   35a60:	stmdacs	r0, {r2, r9, sl, lr}
   35a64:	sbchi	pc, ip, r0
   35a68:			; <UNDEFINED> instruction: 0x8018f8dd
   35a6c:	svceq	0x0020f1b8
   35a70:	blmi	1d6bef4 <full_module_path@@Base+0x1cf298c>
   35a74:	rscscc	pc, pc, pc, asr #32
   35a78:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   35a7c:			; <UNDEFINED> instruction: 0xf7ea6819
   35a80:	stmdbls	r6, {r0, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   35a84:			; <UNDEFINED> instruction: 0xf7ea4620
   35a88:			; <UNDEFINED> instruction: 0x4620fa59
   35a8c:	stcl	7, cr15, [sl], #-832	; 0xfffffcc0
   35a90:	andseq	pc, r2, sl, lsl #2
   35a94:	mrscs	r2, R9_usr
   35a98:	cdp2	7, 15, cr15, cr2, cr7, {7}
   35a9c:	stmdacs	r0, {r2, r9, sl, lr}
   35aa0:	adcshi	pc, r4, r0
   35aa4:			; <UNDEFINED> instruction: 0xf8002301
   35aa8:			; <UNDEFINED> instruction: 0xf7ea3b01
   35aac:			; <UNDEFINED> instruction: 0xf04ffb1b
   35ab0:	mrc	8, 0, r0, cr9, cr1, {0}
   35ab4:	movwcs	r2, #23056	; 0x5a10
   35ab8:			; <UNDEFINED> instruction: 0x46302114
   35abc:	cdp2	7, 7, cr15, cr0, cr7, {7}
   35ac0:	movweq	lr, #35588	; 0x8b04
   35ac4:	ldrtmi	r4, [sl], -r9, lsr #12
   35ac8:			; <UNDEFINED> instruction: 0x4682443d
   35acc:	ldrmi	r6, [r8], -r3, asr #32
   35ad0:	ldcl	7, cr15, [ip], #-832	; 0xfffffcc0
   35ad4:			; <UNDEFINED> instruction: 0xf8ca9b06
   35ad8:	stmib	sl, {lr}^
   35adc:	blls	436ec <fchmod@plt+0x3cb30>
   35ae0:	vldmiale	lr, {d2-d1}
   35ae4:	andscs	r6, r4, #116, 16	; 0x740000
   35ae8:	stccs	8, cr6, [r1], {48}	; 0x30
   35aec:	streq	pc, [r4, #-2818]	; 0xfffff4fe
   35af0:	ldreq	pc, [r4, #-421]	; 0xfffffe5b
   35af4:			; <UNDEFINED> instruction: 0xb124dc7e
   35af8:	stfccs	f6, [r1], {44}	; 0x2c
   35afc:	ldreq	pc, [r4, #-421]	; 0xfffffe5b
   35b00:	strdcs	sp, [r0], -sl
   35b04:	blmi	118844c <full_module_path@@Base+0x110eee4>
   35b08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   35b0c:	blls	20fb7c <full_module_path@@Base+0x196614>
   35b10:	cmnle	pc, sl, asr r0	; <UNPREDICTABLE>
   35b14:	ldc	0, cr11, [sp], #36	; 0x24
   35b18:	pop	{r2, r8, r9, fp, pc}
   35b1c:	mrc	15, 0, r8, cr8, cr0, {7}
   35b20:	andcs	r1, r7, #16, 20	; 0x10000
   35b24:			; <UNDEFINED> instruction: 0xf7d04628
   35b28:	stmdacs	r0, {r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   35b2c:	svcge	0x0075f43f
   35b30:	stmdavc	fp!, {r1, r3, r7, r8, r9, sl, sp, lr, pc}
   35b34:	orrle	r2, ip, r5, ror fp
   35b38:	andcs	r4, fp, #68, 18	; 0x110000
   35b3c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   35b40:	svc	0x00e4f7d0
   35b44:	orrle	r2, r4, r0, lsl #16
   35b48:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
   35b4c:	blmi	1062020 <full_module_path@@Base+0xfe8ab8>
   35b50:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   35b54:	blcs	8fbc8 <full_module_path@@Base+0x16660>
   35b58:	svcge	0x005ff77f
   35b5c:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
   35b60:			; <UNDEFINED> instruction: 0xf6bf2b00
   35b64:	ldmdbmi	fp!, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   35b68:	streq	pc, [ip], #-261	; 0xfffffefb
   35b6c:			; <UNDEFINED> instruction: 0x46204479
   35b70:	bl	fe373ab8 <full_module_path@@Base+0xfe2fa550>
   35b74:			; <UNDEFINED> instruction: 0xf43f2800
   35b78:	ldmdbmi	r7!, {r4, r6, r8, r9, sl, fp, sp, pc}
   35b7c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   35b80:	bl	fe173ac8 <full_module_path@@Base+0xfe0fa560>
   35b84:			; <UNDEFINED> instruction: 0xf43f2800
   35b88:	ldmdbmi	r4!, {r3, r6, r8, r9, sl, fp, sp, pc}
   35b8c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   35b90:	bl	1f73ad8 <full_module_path@@Base+0x1efa570>
   35b94:			; <UNDEFINED> instruction: 0xf47f2800
   35b98:			; <UNDEFINED> instruction: 0xe73eaf5c
   35b9c:	tstcs	r4, r2, lsl #4
   35ba0:			; <UNDEFINED> instruction: 0xf7e34628
   35ba4:	stmdacs	r0, {r0, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   35ba8:	svcge	0x004ef43f
   35bac:	mrc	7, 0, lr, cr8, cr5, {1}
   35bb0:	andcs	r1, r5, #144, 20	; 0x90000
   35bb4:			; <UNDEFINED> instruction: 0xf7d04628
   35bb8:	stmdacs	r0, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   35bbc:	svcge	0x0044f43f
   35bc0:	blmi	a2f874 <full_module_path@@Base+0x9b630c>
   35bc4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   35bc8:	stmdacs	r0, {r3, r4, fp, sp, lr}
   35bcc:	mrcge	4, 7, APSR_nzcv, cr10, cr15, {3}
   35bd0:	vst1.32	{d14}, [r3 :64], r8
   35bd4:			; <UNDEFINED> instruction: 0xf5b24230
   35bd8:	tstle	r7, r0, lsl #30
   35bdc:			; <UNDEFINED> instruction: 0xf8594b21
   35be0:	ldmdavs	r8, {r0, r1, ip, sp}
   35be4:			; <UNDEFINED> instruction: 0xf47f2800
   35be8:	str	sl, [fp, sp, ror #29]
   35bec:			; <UNDEFINED> instruction: 0xf47f2b00
   35bf0:	str	sl, [r6, r9, ror #29]
   35bf4:			; <UNDEFINED> instruction: 0x46214b1c
   35bf8:			; <UNDEFINED> instruction: 0xf7d0447b
   35bfc:			; <UNDEFINED> instruction: 0xe77bef38
   35c00:			; <UNDEFINED> instruction: 0xf7ff9805
   35c04:			; <UNDEFINED> instruction: 0xf04ffe9d
   35c08:			; <UNDEFINED> instruction: 0xe77b30ff
   35c0c:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   35c10:	cdp2	7, 10, cr15, cr10, cr7, {7}
   35c14:	ldc	7, cr15, [r4], #-832	; 0xfffffcc0
   35c18:	ldrdeq	r0, [r3], -sl
   35c1c:	andeq	r0, r0, ip, lsr #7
   35c20:	ldrdeq	r0, [r3], -r2
   35c24:	muleq	r0, ip, r5
   35c28:	strdeq	r0, [r0], -ip
   35c2c:	andeq	r0, r0, ip, lsr r6
   35c30:	ldrdeq	r1, [r4], -r0
   35c34:	andeq	r0, r0, r0, lsl #9
   35c38:	ldrdeq	sl, [r1], -lr
   35c3c:	andeq	sl, r1, sl, asr #15
   35c40:	andeq	sl, r1, r4, ror #14
   35c44:	andeq	r0, r0, ip, ror #7
   35c48:	andeq	r0, r3, ip, lsr lr
   35c4c:	andeq	sl, r1, r2, lsr #13
   35c50:	andeq	r0, r0, ip, lsl #7
   35c54:	andeq	sl, r1, ip, ror #16
   35c58:	muleq	r1, sl, r8
   35c5c:	muleq	r1, lr, r8
   35c60:	ldrdeq	r0, [r0], -ip
   35c64:	andeq	r0, r0, r4, lsr #12
   35c68:			; <UNDEFINED> instruction: 0xfffff925
   35c6c:	ldrdeq	sl, [r1], -lr
   35c70:	svcmi	0x00f0e92d
   35c74:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
   35c78:	strmi	r8, [r9], r2, lsl #22
   35c7c:	blmi	13c85b8 <full_module_path@@Base+0x134f050>
   35c80:	cfstrdmi	mvd4, [lr, #-488]	; 0xfffffe18
   35c84:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   35c88:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
   35c8c:			; <UNDEFINED> instruction: 0xf04f9303
   35c90:	blmi	12f6898 <full_module_path@@Base+0x127d330>
   35c94:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   35c98:			; <UNDEFINED> instruction: 0xf0402b00
   35c9c:	blmi	1295ebc <full_module_path@@Base+0x121c954>
   35ca0:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   35ca4:	svclt	0x00cc2b00
   35ca8:	beq	71dec <saw_xattr_filter@@Base+0x95c>
   35cac:	beq	b1df0 <full_module_path@@Base+0x38888>
   35cb0:			; <UNDEFINED> instruction: 0xf7ff4640
   35cb4:	mcrne	13, 0, pc, cr6, cr9, {2}	; <UNPREDICTABLE>
   35cb8:	blmi	112ca60 <full_module_path@@Base+0x10b34f8>
   35cbc:	ldmdbvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   35cc0:	bmi	10e9d98 <full_module_path@@Base+0x1070830>
   35cc4:	ldrbtmi	r4, [sl], #-2882	; 0xfffff4be
   35cc8:	bcs	4714f0 <full_module_path@@Base+0x3f7f88>
   35ccc:	stmiapl	pc!, {r0, r6, r9, fp, lr}^	; <UNPREDICTABLE>
   35cd0:	mcr	4, 0, r4, cr8, cr10, {3}
   35cd4:	mul	r4, r0, sl
   35cd8:	eorsle	r2, r1, r5, ror fp
   35cdc:	strtmi	r2, [ip], #-3584	; 0xfffff200
   35ce0:	strtmi	sp, [r0], -r4, lsr #26
   35ce4:	stcl	7, cr15, [r8, #-832]!	; 0xfffffcc0
   35ce8:	mcrrne	8, 3, r6, r5, cr11
   35cec:	ldmiblt	fp!, {r1, r2, r4, r5, r6, r8, r9, fp, ip}^
   35cf0:			; <UNDEFINED> instruction: 0xf1ba7823
   35cf4:	mvnle	r0, r0, lsl #30
   35cf8:	eorle	r2, sl, r3, ror fp
   35cfc:	bge	be904 <full_module_path@@Base+0x4539c>
   35d00:	strbmi	r4, [r0], -r1, lsr #12
   35d04:			; <UNDEFINED> instruction: 0xf7ff9302
   35d08:	strmi	pc, [r3], pc, lsl #24
   35d0c:	eorsle	r2, sp, r0, lsl #16
   35d10:	blls	c7520 <full_module_path@@Base+0x4dfb8>
   35d14:	strbmi	r4, [r8], -r1, lsr #12
   35d18:			; <UNDEFINED> instruction: 0xf8b6f009
   35d1c:	blle	87fd24 <full_module_path@@Base+0x8067bc>
   35d20:	strtmi	r4, [ip], #-1624	; 0xfffff9a8
   35d24:	bl	7f3c6c <full_module_path@@Base+0x77a704>
   35d28:	ldclle	14, cr2, [sl], {0}
   35d2c:	eor	r2, pc, r0
   35d30:	tstcs	r4, r2, lsl #4
   35d34:			; <UNDEFINED> instruction: 0xf7e34620
   35d38:	stmdacs	r0, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}
   35d3c:			; <UNDEFINED> instruction: 0xe7cdd0de
   35d40:	bne	fe4715a8 <full_module_path@@Base+0xfe3f8040>
   35d44:	strtmi	r2, [r0], -r5, lsl #4
   35d48:	mcr	7, 7, pc, cr0, cr0, {6}	; <UNPREDICTABLE>
   35d4c:	sbcsle	r2, r5, r0, lsl #16
   35d50:	cdp	7, 1, cr14, cr8, cr4, {6}
   35d54:	andcs	r1, r7, #16, 20	; 0x10000
   35d58:			; <UNDEFINED> instruction: 0xf7d04620
   35d5c:	stmdacs	r0, {r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   35d60:			; <UNDEFINED> instruction: 0xe7cbd0bc
   35d64:	ldcl	7, cr15, [r0, #-832]	; 0xfffffcc0
   35d68:	strbmi	r4, [r8], -r5, lsl #12
   35d6c:	cdpcs	8, 0, cr6, cr0, cr14, {1}
   35d70:	shadd16mi	fp, r7, r4
   35d74:			; <UNDEFINED> instruction: 0xf7e62716
   35d78:	bmi	635654 <full_module_path@@Base+0x5bc0ec>
   35d7c:	strls	r4, [r0], #-1585	; 0xfffff9cf
   35d80:			; <UNDEFINED> instruction: 0x4603447a
   35d84:			; <UNDEFINED> instruction: 0xf7eb2001
   35d88:	eorvs	pc, pc, r3, lsl #29
   35d8c:	rscscc	pc, pc, pc, asr #32
   35d90:	blmi	2885e0 <full_module_path@@Base+0x20f078>
   35d94:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   35d98:	blls	10fe08 <full_module_path@@Base+0x968a0>
   35d9c:	qaddle	r4, sl, r7
   35da0:	ldc	0, cr11, [sp], #20
   35da4:	pop	{r1, r8, r9, fp, pc}
   35da8:			; <UNDEFINED> instruction: 0xf04f8ff0
   35dac:	ldrb	r0, [pc, -r0, lsl #20]!
   35db0:	bl	19f3cf8 <full_module_path@@Base+0x197a790>
   35db4:	andeq	r0, r3, r4, asr #25
   35db8:	andeq	r0, r0, ip, lsr #7
   35dbc:			; <UNDEFINED> instruction: 0x00030cbc
   35dc0:	strdeq	r0, [r0], -ip
   35dc4:	andeq	r0, r0, ip, lsr r6
   35dc8:	andeq	r1, r4, r0, lsl #4
   35dcc:	andeq	sl, r1, r2, lsl r5
   35dd0:	andeq	r0, r0, r0, lsl #9
   35dd4:	andeq	sl, r1, r0, lsl #10
   35dd8:	andeq	sl, r1, ip, ror r4
   35ddc:			; <UNDEFINED> instruction: 0x00030bb0
   35de0:	svcmi	0x00f8e92d
   35de4:	svcvs	0x00084605
   35de8:			; <UNDEFINED> instruction: 0xf7ff4688
   35dec:			; <UNDEFINED> instruction: 0xf8dffc57
   35df0:	ldrbtmi	r9, [r9], #212	; 0xd4
   35df4:	strtmi	r4, [r8], -r4, lsl #12
   35df8:			; <UNDEFINED> instruction: 0xf7f71c61
   35dfc:	stccs	8, cr15, [r0], {11}
   35e00:	strtmi	sp, [r0], -r2, lsl #22
   35e04:	svchi	0x00f8e8bd
   35e08:	ldrsbtcc	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
   35e0c:	ldmdavs	lr, {r3, r5, r9, sl, lr}^
   35e10:			; <UNDEFINED> instruction: 0x46311e77
   35e14:			; <UNDEFINED> instruction: 0xfffef7f6
   35e18:	ldrsbteq	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
   35e1c:	biclt	r6, lr, #4, 16	; 0x40000
   35e20:	ldrdge	pc, [r4], pc	; <UNPREDICTABLE>
   35e24:	ldrbtmi	r3, [sl], #1044	; 0x414
   35e28:			; <UNDEFINED> instruction: 0xf854e008
   35e2c:	svccc	0x00011c14
   35e30:	tstcc	r1, r4, lsl r4
   35e34:			; <UNDEFINED> instruction: 0xf8c8f7f6
   35e38:	eorle	r1, r9, fp, ror ip
   35e3c:	stcvs	8, cr15, [r8], {84}	; 0x54
   35e40:	vmlacs.f64	d4, d11, d18
   35e44:	ldclt	8, cr15, [r0], {84}	; 0x54
   35e48:			; <UNDEFINED> instruction: 0xf859d904
   35e4c:	ldmdavs	fp, {r0, r1, ip, sp}
   35e50:	blle	900a58 <full_module_path@@Base+0x8874f0>
   35e54:	ldrtmi	r4, [r1], -r8, lsr #12
   35e58:			; <UNDEFINED> instruction: 0xffdcf7f6
   35e5c:	stcne	8, cr15, [ip], {84}	; 0x54
   35e60:			; <UNDEFINED> instruction: 0xf7f64628
   35e64:			; <UNDEFINED> instruction: 0x4632ffd7
   35e68:	ldrbmi	r4, [r9], -r8, lsr #12
   35e6c:			; <UNDEFINED> instruction: 0xf8acf7f6
   35e70:	stccc	8, cr15, [ip], {84}	; 0x54
   35e74:	andscs	r4, r0, #40, 12	; 0x2800000
   35e78:	ldmle	r6, {r5, r8, r9, fp, sp}^
   35e7c:	ldcne	8, cr15, [r4], {84}	; 0x54
   35e80:	svccc	0x0001461a
   35e84:			; <UNDEFINED> instruction: 0xf8daf7f7
   35e88:			; <UNDEFINED> instruction: 0xf1041c7b
   35e8c:	bicsle	r0, r5, r4, lsl r4
   35e90:	ldrsbteq	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
   35e94:	svcmi	0x00f8e8bd
   35e98:	ldrb	r1, [sp], #3329	; 0xd01
   35e9c:	mulcc	fp, fp, r8
   35ea0:	sbcsle	r2, r7, r5, lsr #22
   35ea4:	mulcc	r0, fp, r8
   35ea8:	bicsle	r2, r3, r5, ror fp
   35eac:	ldrbmi	r2, [r1], -fp, lsl #4
   35eb0:			; <UNDEFINED> instruction: 0xf7d04658
   35eb4:	stmdacs	r0, {r2, r3, r5, r9, sl, fp, sp, lr, pc}
   35eb8:			; <UNDEFINED> instruction: 0xf10bd1cc
   35ebc:	vmlacc.f64	d0, d11, d11
   35ec0:	svclt	0x0000e7c8
   35ec4:	andeq	r0, r3, r2, asr fp
   35ec8:			; <UNDEFINED> instruction: 0x0001a3ba
   35ecc:	andeq	r0, r0, ip, lsr r6
   35ed0:	svcmi	0x00f0e92d
   35ed4:	bmi	164791c <full_module_path@@Base+0x15ce3b4>
   35ed8:	blmi	16620ec <full_module_path@@Base+0x15e8b84>
   35edc:	orrslt	r4, r1, sl, ror r4
   35ee0:	orrlt	r6, r1, r9, lsl #30
   35ee4:	ldmib	r1, {r0, r1, r4, r6, r7, fp, ip, lr}^
   35ee8:	ldmdavs	fp, {r9, sl, ip, sp, pc}
   35eec:	addeq	lr, r3, r0, lsr #23
   35ef0:	bcs	4ff00 <_IO_stdin_used@@Base+0xa688>
   35ef4:			; <UNDEFINED> instruction: 0x2e00da12
   35ef8:	addshi	pc, r7, r0
   35efc:	strtmi	r2, [r8], -r1, lsl #10
   35f00:	pop	{r0, r1, ip, sp, pc}
   35f04:	ldmpl	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   35f08:	bl	fe84ff7c <full_module_path@@Base+0xfe7d6a14>
   35f0c:	ldmdavs	sl, {r0, r1, r7, r8, r9}
   35f10:	svclt	0x00a42a00
   35f14:	ldrtmi	r2, [r3], r0, lsl #12
   35f18:	addhi	pc, r7, r0, asr #5
   35f1c:	ldrbtmi	r4, [fp], #-2888	; 0xfffff4b8
   35f20:	bl	110094 <full_module_path@@Base+0x96b2c>
   35f24:	ldmib	r3, {r1, r6, r8, r9, ip}^
   35f28:	adcmi	r7, lr, #4, 10	; 0x1000000
   35f2c:			; <UNDEFINED> instruction: 0xf1b8d027
   35f30:	rscle	r0, r3, r0, lsl #30
   35f34:	bicslt	r4, r5, r9, lsr #13
   35f38:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   35f3c:	beq	132080 <full_module_path@@Base+0xb8b18>
   35f40:	ldmvs	fp!, {r1, r2, r4, r8, r9, fp, ip, sp, pc}
   35f44:	ldmdble	r3!, {r5, r8, r9, fp, sp}
   35f48:	mvnscc	pc, #79	; 0x4f
   35f4c:	svceq	0x0000f1b8
   35f50:	ldmdavs	sl!, {r2, r4, r6, r7, ip, lr, pc}
   35f54:	ldrcc	r3, [r4, -r1, lsl #26]
   35f58:	stmdbcs	r1, {r0, r4, fp, ip, sp, lr}
   35f5c:			; <UNDEFINED> instruction: 0xf882bf08
   35f60:	blcs	5df68 <_dist_code@@Base+0xb3c0>
   35f64:			; <UNDEFINED> instruction: 0xf04fd066
   35f68:	vstrcs.16	s0, [r0, #-0]	; <UNPREDICTABLE>
   35f6c:			; <UNDEFINED> instruction: 0xf089d1e8
   35f70:	cfsh32cs	mvfx0, mvfx0, #1
   35f74:	strtmi	sp, [r8], -r2, asr #3
   35f78:	pop	{r0, r1, ip, sp, pc}
   35f7c:			; <UNDEFINED> instruction: 0xf04f8ff0
   35f80:	vmlacs.f16	s0, s0, s2	; <UNPREDICTABLE>
   35f84:	sbfx	sp, sl, #3, #27
   35f88:	ldrdne	pc, [r4], -fp
   35f8c:			; <UNDEFINED> instruction: 0xf7d06878
   35f90:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
   35f94:	strmi	r4, [r3], -r4, lsl #12
   35f98:			; <UNDEFINED> instruction: 0xf1b8dd13
   35f9c:	adcle	r0, sp, r0, lsl #30
   35fa0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   35fa4:	bleq	5723d8 <full_module_path@@Base+0x4f8e70>
   35fa8:	stccs	14, cr3, [r0, #-4]
   35fac:	ldrb	sp, [lr, r8, asr #3]
   35fb0:	svceq	0x0000f1b8
   35fb4:	stccc	0, cr13, [r1, #-648]	; 0xfffffd78
   35fb8:	ssatmi	r3, #18, r4, lsl #14
   35fbc:			; <UNDEFINED> instruction: 0xd1bf2d00
   35fc0:	ldmvs	sl!, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   35fc4:	ldmdble	r4, {r5, r9, fp, sp}
   35fc8:			; <UNDEFINED> instruction: 0xd1bf2800
   35fcc:	ldrdne	pc, [r8], -fp
   35fd0:			; <UNDEFINED> instruction: 0xd1bb428a
   35fd4:	andscs	r9, r0, #1
   35fd8:	ldrdne	pc, [r0], -fp
   35fdc:	tstcc	r1, r8, lsr r8
   35fe0:			; <UNDEFINED> instruction: 0xf7d03001
   35fe4:	blls	b086c <full_module_path@@Base+0x37304>
   35fe8:			; <UNDEFINED> instruction: 0xd1af2800
   35fec:	stccc	7, cr3, [r1, #-80]	; 0xffffffb0
   35ff0:	ldmiblt	r8, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   35ff4:	ldrdcc	pc, [r8], -fp
   35ff8:	mulle	r7, sl, r2
   35ffc:	svceq	0x0000f1b8
   36000:	svcge	0x007cf43f
   36004:	stccc	7, cr3, [r1, #-80]	; 0xffffffb0
   36008:	strb	r4, [fp, r1, lsr #13]
   3600c:	ldrdne	pc, [r0], -fp
   36010:			; <UNDEFINED> instruction: 0xf7d06838
   36014:	stmdacs	r0, {r3, r9, fp, sp, lr, pc}
   36018:			; <UNDEFINED> instruction: 0xe7e7d1f0
   3601c:	svceq	0x0000f1b8
   36020:	svcge	0x006cf43f
   36024:	stccc	7, cr3, [r1, #-80]	; 0xffffffb0
   36028:	strcs	lr, [r0, #-1949]	; 0xfffff863
   3602c:	andlt	r4, r3, r8, lsr #12
   36030:	svchi	0x00f0e8bd
   36034:			; <UNDEFINED> instruction: 0xe7b54699
   36038:	andeq	r0, r3, r8, ror #20
   3603c:	andeq	r0, r0, r4, asr r5
   36040:	muleq	r4, lr, pc	; <UNPREDICTABLE>
   36044:	svcmi	0x00f0e92d
   36048:	mcrrmi	0, 8, fp, sl, cr5
   3604c:	blmi	12c78ac <full_module_path@@Base+0x124e344>
   36050:			; <UNDEFINED> instruction: 0xf8df447c
   36054:	stmiapl	r3!, {r3, r5, r8, sp, pc}^
   36058:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
   3605c:			; <UNDEFINED> instruction: 0xf04f9303
   36060:	blmi	11f6c68 <full_module_path@@Base+0x117d700>
   36064:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   36068:	ldmdavs	r2, {r1, r2, r6, r8, r9, fp, lr}
   3606c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   36070:	orreq	lr, r2, r1, lsr #23
   36074:	bl	1100a4 <full_module_path@@Base+0x96b3c>
   36078:	ldmib	r3, {r1, r6, r8, r9, ip}^
   3607c:	cfstr32cs	mvfx4, [r0, #-16]
   36080:	blmi	10aa1c0 <full_module_path@@Base+0x1030c58>
   36084:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   36088:	pkhbtmi	r3, r1, r4, lsl #8
   3608c:			; <UNDEFINED> instruction: 0xf04f447b
   36090:	movwls	r0, #6914	; 0x1b02
   36094:	andhi	pc, r0, sp, asr #17
   36098:	blcs	12e154 <full_module_path@@Base+0xb4bec>
   3609c:	mvfcssp	f5, f7
   360a0:	blls	6ce14 <file_old_total@@Base+0x3b64>
   360a4:			; <UNDEFINED> instruction: 0xf8824630
   360a8:			; <UNDEFINED> instruction: 0xf854b000
   360ac:	bne	ff27d0c4 <full_module_path@@Base+0xff203b5c>
   360b0:	mrc2	7, 5, pc, cr0, cr6, {7}
   360b4:	stccc	8, cr15, [r4], {84}	; 0x54
   360b8:			; <UNDEFINED> instruction: 0xf1b99300
   360bc:	andsle	r0, r6, r0, lsl #30
   360c0:	ldcne	8, cr15, [r0], {84}	; 0x54
   360c4:	bge	beccc <full_module_path@@Base+0x45764>
   360c8:	movwls	r4, #9800	; 0x2648
   360cc:	blx	b740d0 <full_module_path@@Base+0xafab68>
   360d0:	stmdacs	r0, {r7, r9, sl, lr}
   360d4:	stmdbls	r2, {r0, r2, r4, r5, ip, lr, pc}
   360d8:			; <UNDEFINED> instruction: 0xf7f64630
   360dc:			; <UNDEFINED> instruction: 0x4630fe9b
   360e0:	strbmi	r9, [r1], -r2, lsl #20
   360e4:			; <UNDEFINED> instruction: 0xffaaf7f6
   360e8:			; <UNDEFINED> instruction: 0xf7d04640
   360ec:	vstrcc.16	s28, [r1, #-120]	; 0xffffff88	; <UNPREDICTABLE>
   360f0:	ldreq	pc, [r4], #-260	; 0xfffffefc
   360f4:			; <UNDEFINED> instruction: 0xf854d014
   360f8:	blcs	845130 <full_module_path@@Base+0x7cbbc8>
   360fc:			; <UNDEFINED> instruction: 0xf854d9f7
   36100:	ldmdavc	r3, {r2, r4, sl, fp, sp}
   36104:	bicle	r2, r8, r1, lsl #22
   36108:			; <UNDEFINED> instruction: 0xf85a4b20
   3610c:	ldmdavs	fp, {r0, r1, ip, sp}
   36110:	rscle	r2, ip, r0, lsl #22
   36114:			; <UNDEFINED> instruction: 0xf1043d01
   36118:			; <UNDEFINED> instruction: 0xf8820414
   3611c:	mvnle	fp, r0
   36120:	blle	101928 <full_module_path@@Base+0x883c0>
   36124:	tstcs	r0, r0, lsr r6
   36128:			; <UNDEFINED> instruction: 0xf820f7f7
   3612c:	blmi	4c8994 <full_module_path@@Base+0x44f42c>
   36130:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   36134:	blls	1101a4 <full_module_path@@Base+0x96c3c>
   36138:	tstle	r8, sl, asr r0
   3613c:	pop	{r0, r2, ip, sp, pc}
   36140:	stmdbls	r1, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36144:			; <UNDEFINED> instruction: 0xf854464b
   36148:	andcs	r2, r1, r0, lsl ip
   3614c:			; <UNDEFINED> instruction: 0xf854f7ec
   36150:	ldrtmi	r4, [r0], -r1, asr #12
   36154:	mrc2	7, 2, pc, cr14, cr6, {7}
   36158:	blmi	3f0084 <full_module_path@@Base+0x376b1c>
   3615c:	addscs	pc, r7, #64, 4
   36160:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   36164:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   36168:			; <UNDEFINED> instruction: 0xf7d04478
   3616c:			; <UNDEFINED> instruction: 0xf7d0ed1a
   36170:	svclt	0x0000e988
   36174:	strdeq	r0, [r3], -r4
   36178:	andeq	r0, r0, ip, lsr #7
   3617c:	andeq	r0, r3, ip, ror #17
   36180:	andeq	r0, r0, r4, asr r5
   36184:	andeq	r0, r4, r0, asr lr
   36188:			; <UNDEFINED> instruction: 0x0001a1b0
   3618c:	andeq	r0, r0, r4, ror r4
   36190:	andeq	r0, r3, r4, lsl r8
   36194:	andeq	sl, r1, r0, asr #7
   36198:	strheq	sl, [r1], -lr
   3619c:	andeq	sl, r1, r8, asr #1
   361a0:	svcmi	0x00f0e92d
   361a4:			; <UNDEFINED> instruction: 0xf8dfb085
   361a8:			; <UNDEFINED> instruction: 0x460f91bc
   361ac:	ldrbtmi	r4, [r9], #2670	; 0xa6e
   361b0:	andls	r4, r3, lr, ror #22
   361b4:	andne	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   361b8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   361bc:	bl	fe8501f0 <full_module_path@@Base+0xfe7d6c88>
   361c0:	ldmdavs	fp, {r0, r1, r7, r8, r9}
   361c4:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   361c8:	bl	d64c4 <full_module_path@@Base+0x5cf5c>
   361cc:	movwcs	r1, #2115	; 0x843
   361d0:	movwls	r4, #9758	; 0x261e
   361d4:	strmi	lr, [r4, #-2520]	; 0xfffff628
   361d8:			; <UNDEFINED> instruction: 0xf7f64638
   361dc:	cmnlt	r8, #27392	; 0x6b00	; <UNPREDICTABLE>
   361e0:	strmi	r4, [r6], #-2915	; 0xfffff49d
   361e4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   361e8:	ldrdge	pc, [r0], -r3
   361ec:	svceq	0x0000f1ba
   361f0:	stmdacs	r0, {r0, r1, r3, r4, r6, ip, lr, pc}
   361f4:	vstrcs	d13, [r1, #-296]	; 0xfffffed8
   361f8:	subs	sp, r3, r6, lsl #24
   361fc:			; <UNDEFINED> instruction: 0xf1043d01
   36200:	stfcss	f0, [r1, #-80]	; 0xffffffb0
   36204:			; <UNDEFINED> instruction: 0x460cd07d
   36208:	adcsmi	r6, r3, #573440	; 0x8c000
   3620c:	adcsmi	sp, r3, #251904	; 0x3d800
   36210:	ldmib	r4, {r0, r5, r6, r8, ip, lr, pc}^
   36214:	stmiavs	r2!, {r8, r9, ip, sp, pc}
   36218:	movweq	lr, #48035	; 0xbba3
   3621c:	rsbsle	r4, r3, #805306377	; 0x30000009
   36220:	mulne	r0, fp, r8
   36224:	cmnle	pc, r1, lsl #18
   36228:	svceq	0x0000f1ba
   3622c:			; <UNDEFINED> instruction: 0xf04fd00c
   36230:	ldrtmi	r0, [r8], -r3, lsl #6
   36234:	andcc	pc, r0, fp, lsl #17
   36238:	ldc2	7, cr15, [ip], #-984	; 0xfffffc28
   3623c:	bicle	r2, pc, r0, lsl #16
   36240:	andlt	r9, r5, r2, lsl #16
   36244:	svchi	0x00f0e8bd
   36248:	tstls	r2, r8, lsr r6
   3624c:	ldc2	7, cr15, [r2], #-984	; 0xfffffc28
   36250:	adcvs	r6, r0, r3, ror #17
   36254:	rsbsle	r1, r1, #192, 16	; 0xc00000
   36258:	ldrbmi	r9, [r2], -r2, lsl #18
   3625c:	blx	474202 <full_module_path@@Base+0x3fac9a>
   36260:	eorvs	r9, r0, r2, lsl #18
   36264:	rsbsle	r2, r9, r0, lsl #16
   36268:	stmiavs	r2!, {r0, r1, r5, r7, fp, sp, lr}^
   3626c:	tstls	r2, r3, lsl #8
   36270:	ldrmi	r6, [r8], -r1, ror #16
   36274:	stmia	sl!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36278:	ldrbmi	r6, [r8], -r0, rrx
   3627c:	ldmda	r2!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36280:	stmdavs	r1!, {r1, r5, r7, fp, sp, lr}
   36284:			; <UNDEFINED> instruction: 0xf7f54638
   36288:	str	pc, [r5, r9, lsl #30]!
   3628c:			; <UNDEFINED> instruction: 0x2014f8d8
   36290:	sfmle	f4, 4, [r4], {170}	; 0xaa
   36294:	strcc	lr, [r1, #-6]
   36298:	adcmi	r3, sl, #20, 24	; 0x1400
   3629c:	stmdbvs	r3!, {r1, ip, lr, pc}
   362a0:	lfmle	f4, 2, [r8], #716	; 0x2cc
   362a4:	stmdbvs	r3!, {r0, r2, r3, r4, r5, r7, r8, ip, sp, pc}
   362a8:			; <UNDEFINED> instruction: 0xf8d8e7b1
   362ac:	stmdbcs	r1, {r2, r4, ip}
   362b0:	strmi	fp, [fp], -r8, asr #31
   362b4:	ldrb	sp, [r5, sl, lsl #24]!
   362b8:			; <UNDEFINED> instruction: 0xf1033d01
   362bc:	svclt	0x001233ff
   362c0:			; <UNDEFINED> instruction: 0xf8d83414
   362c4:			; <UNDEFINED> instruction: 0x460d4010
   362c8:	rscle	r2, ip, r1, lsl #22
   362cc:	adcsmi	r6, r2, #557056	; 0x88000
   362d0:	stfcsd	f5, [r0, #-968]	; 0xfffffc38
   362d4:			; <UNDEFINED> instruction: 0xf7d9d19d
   362d8:			; <UNDEFINED> instruction: 0x2100feb5
   362dc:	stmdals	r3, {r1, ip, pc}
   362e0:	mcrr2	7, 13, pc, r6, cr5	; <UNPREDICTABLE>
   362e4:	bls	c8778 <full_module_path@@Base+0x4f210>
   362e8:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
   362ec:	andcs	r9, r3, r0
   362f0:			; <UNDEFINED> instruction: 0xff82f7eb
   362f4:	vmla.i8	d20, d0, d16
   362f8:	andcs	r2, r2, lr, ror #5
   362fc:			; <UNDEFINED> instruction: 0xf7e14479
   36300:	bvs	1934b04 <full_module_path@@Base+0x18bb59c>
   36304:	str	r4, [r2, ip, lsl #12]
   36308:	mrc2	7, 4, pc, cr12, cr9, {6}
   3630c:	strmi	r2, [r2], -r0, lsl #2
   36310:	andls	r9, r2, #196608	; 0x30000
   36314:	stc2	7, cr15, [ip], #-852	; 0xfffffcac
   36318:	ldmdbmi	r8, {r0, r2, r5, r7, fp, sp, lr}
   3631c:	strls	r9, [r1, #-2562]	; 0xfffff5fe
   36320:	stmdavs	r4!, {r0, r3, r4, r5, r6, sl, lr}^
   36324:	strmi	r9, [r3], -r0, lsl #8
   36328:			; <UNDEFINED> instruction: 0xf7eb2003
   3632c:	ldmdbmi	r4, {r0, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   36330:	rscscs	pc, r3, #64, 4
   36334:	ldrbtmi	r2, [r9], #-2
   36338:			; <UNDEFINED> instruction: 0xf9e2f7e1
   3633c:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   36340:	blx	a742e6 <full_module_path@@Base+0x9fad7e>
   36344:	andcs	r4, r3, r0, lsl r9
   36348:			; <UNDEFINED> instruction: 0xf7eb4479
   3634c:	stmdbmi	pc, {r0, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   36350:	sbccs	pc, r6, #64, 4
   36354:	ldrbtmi	r2, [r9], #-2
   36358:			; <UNDEFINED> instruction: 0xf9d2f7e1
   3635c:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   36360:	blx	f4306 <full_module_path@@Base+0x7ad9e>
   36364:	muleq	r3, r6, r7
   36368:	andeq	r0, r0, r4, asr r5
   3636c:	andeq	r0, r4, r4, lsl #26
   36370:	strdeq	r0, [r0], -ip
   36374:	andeq	r9, r1, r2, lsr #31
   36378:	andeq	r9, r1, r8, lsr #30
   3637c:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   36380:	andeq	r9, r1, lr, ror #29
   36384:	andeq	r9, r1, sl, lsr #31
   36388:	andeq	r9, r1, r8, lsl pc
   3638c:	andeq	r9, r1, lr, asr #29
   36390:	andeq	r9, r1, sl, lsl #31
   36394:	svcmi	0x00f0e92d
   36398:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
   3639c:			; <UNDEFINED> instruction: 0xf8df8b02
   363a0:	ldrbtmi	fp, [fp], #620	; 0x26c
   363a4:	smlabbls	r5, r7, r0, fp
   363a8:	blx	fe17438a <full_module_path@@Base+0xfe0fae22>
   363ac:	movwls	r1, #15875	; 0x3e03
   363b0:	tsthi	r9, r0, asr #5	; <UNPREDICTABLE>
   363b4:			; <UNDEFINED> instruction: 0x461a4c96
   363b8:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
   363bc:			; <UNDEFINED> instruction: 0xf0c04293
   363c0:	bls	116810 <full_module_path@@Base+0x9d2a8>
   363c4:	blmi	fe522974 <full_module_path@@Base+0xfe4a940c>
   363c8:			; <UNDEFINED> instruction: 0xf85b1e50
   363cc:	ldmdavs	r9, {r0, r1, ip, sp}
   363d0:	bl	fe91cfec <full_module_path@@Base+0xfe8a3a84>
   363d4:	andvs	r0, r8, r1, lsl #3
   363d8:	ldc	0, cr11, [sp], #28
   363dc:	pop	{r1, r8, r9, fp, pc}
   363e0:			; <UNDEFINED> instruction: 0x46408ff0
   363e4:	blx	19f43c6 <full_module_path@@Base+0x197ae5e>
   363e8:	andls	r4, r2, r3, lsl #12
   363ec:	stmmi	sl, {r6, r8, fp, ip, sp, pc}
   363f0:			; <UNDEFINED> instruction: 0xf1004478
   363f4:	andscc	r0, r8, ip, lsl r1
   363f8:	blx	bf43fc <full_module_path@@Base+0xb7ae94>
   363fc:	strb	r4, [r4, r5, lsl #23]!
   36400:	strmi	r4, [r5], -r6, lsl #21
   36404:			; <UNDEFINED> instruction: 0xf1042114
   36408:	ldrbtmi	r0, [sl], #-24	; 0xffffffe8
   3640c:			; <UNDEFINED> instruction: 0xf9c8f7e7
   36410:	vstrcs	s18, [r0, #-12]
   36414:	stflee	f6, [sl, #904]!	; 0x388
   36418:			; <UNDEFINED> instruction: 0xf04f4a81
   3641c:	blmi	fe078828 <full_module_path@@Base+0xfdfff2c0>
   36420:			; <UNDEFINED> instruction: 0xf85b4981
   36424:	ldrbtmi	r2, [fp], #-2
   36428:	tstcc	r8, #2030043136	; 0x79000000
   3642c:	bne	471c54 <full_module_path@@Base+0x3f86ec>
   36430:	cdp	2, 0, cr9, cr8, cr1, {0}
   36434:			; <UNDEFINED> instruction: 0xe0583a90
   36438:	svclt	0x00b92b00
   3643c:	streq	pc, [fp], #-256	; 0xffffff00
   36440:	strmi	r4, [r2], r2, lsl #13
   36444:	stmdbne	r8!, {r2, r9, sl, lr}
   36448:	sbchi	pc, r5, r0, lsl #1
   3644c:	mrscs	r2, R9_usr
   36450:	blx	5f43f4 <full_module_path@@Base+0x57ae8c>
   36454:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   36458:	sbchi	pc, r1, r0
   3645c:	strtmi	r4, [sl], -r4, lsl #8
   36460:	strtmi	r4, [r1], -r0, asr #12
   36464:	mrc2	7, 0, pc, cr10, cr5, {7}
   36468:			; <UNDEFINED> instruction: 0xf0002d00
   3646c:	stmdbne	r3!, {r3, r5, r7, pc}^
   36470:	stccc	8, cr15, [r1], {19}
   36474:			; <UNDEFINED> instruction: 0xf0402b00
   36478:	ldrbmi	r8, [r6, #-162]	; 0xffffff5e
   3647c:	svclt	0x001b4640
   36480:	movwcs	r4, #5689	; 0x1639
   36484:			; <UNDEFINED> instruction: 0xf8014632
   36488:	svclt	0x000c3b01
   3648c:	andscs	r4, r0, #59768832	; 0x3900000
   36490:	mcr2	7, 0, pc, cr4, cr5, {7}	; <UNPREDICTABLE>
   36494:			; <UNDEFINED> instruction: 0xf85b4b65
   36498:			; <UNDEFINED> instruction: 0xf8daa003
   3649c:	blcs	424a4 <fchmod@plt+0x3b8e8>
   364a0:	blls	aa9d8 <full_module_path@@Base+0x31470>
   364a4:	blcs	50518 <_IO_stdin_used@@Base+0xaca0>
   364a8:	blmi	18ad97c <full_module_path@@Base+0x1834414>
   364ac:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   364b0:	blcs	90524 <full_module_path@@Base+0x16fbc>
   364b4:	movwcs	fp, #4044	; 0xfcc
   364b8:	stccs	3, cr2, [fp, #-4]
   364bc:	movwcs	fp, #3992	; 0xf98
   364c0:	cmple	lr, r0, lsl #22
   364c4:	cdp	3, 1, cr2, cr8, cr1, {0}
   364c8:	vmov	r2, s16
   364cc:			; <UNDEFINED> instruction: 0x21140a90
   364d0:			; <UNDEFINED> instruction: 0xf966f7e7
   364d4:			; <UNDEFINED> instruction: 0xf8c09b02
   364d8:			; <UNDEFINED> instruction: 0xf1099010
   364dc:	strbmi	r0, [fp, #-2305]	; 0xfffff6ff
   364e0:	strvc	lr, [r0], #-2496	; 0xfffff640
   364e4:	strvs	lr, [r2, #-2496]	; 0xfffff640
   364e8:			; <UNDEFINED> instruction: 0x4640db37
   364ec:	blx	ff8f44cc <full_module_path@@Base+0xff87af64>
   364f0:	strbmi	r4, [r0], -r5, lsl #12
   364f4:	blx	ff7f44d4 <full_module_path@@Base+0xff77af6c>
   364f8:	ldmdavs	fp, {r0, r8, r9, fp, ip, pc}
   364fc:	strmi	r2, [r6], -r0, lsr #16
   36500:	blcs	6cb70 <file_old_total@@Base+0x38c0>
   36504:	beq	4b2648 <full_module_path@@Base+0x4390e0>
   36508:	ldrcs	fp, [ip], #-4024	; 0xfffff048
   3650c:			; <UNDEFINED> instruction: 0x4654db9b
   36510:	stmdavc	r2!, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   36514:	suble	r2, r6, r5, ror sl
   36518:	ldrdcs	pc, [r0], -sl
   3651c:	andsle	r4, r4, r3, lsl r3
   36520:	andcs	r4, r1, #68, 22	; 0x11000
   36524:	strcc	r9, [fp, #-515]	; 0xfffffdfd
   36528:	blgt	10771c <full_module_path@@Base+0x8e1b4>
   3652c:	ldmvc	fp, {r1, r3, r4, fp, pc}
   36530:	stceq	8, cr15, [fp, #-272]	; 0xfffffef0
   36534:			; <UNDEFINED> instruction: 0x81226061
   36538:	ldr	r7, [r6, r3, lsr #5]!
   3653c:	tstcs	r4, r2, lsl #4
   36540:			; <UNDEFINED> instruction: 0xf7e24620
   36544:	stmdacs	r0, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   36548:	ldrtmi	sp, [r8], -fp, lsr #1
   3654c:	svc	0x000af7cf
   36550:			; <UNDEFINED> instruction: 0xf1099b02
   36554:	strbmi	r0, [fp, #-2305]	; 0xfffff6ff
   36558:	ldmib	sp, {r0, r1, r2, r6, r7, r9, fp, ip, lr, pc}^
   3655c:	bcs	7f16c <full_module_path@@Base+0x5c04>
   36560:	movwcs	fp, #4052	; 0xfd4
   36564:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   36568:			; <UNDEFINED> instruction: 0xf43f2b00
   3656c:	ldmdami	r2!, {r6, r8, r9, sl, fp, sp, pc}
   36570:	blmi	cc7dbc <full_module_path@@Base+0xc4e854>
   36574:	ldrbtmi	r2, [r8], #-532	; 0xfffffdec
   36578:	stmibvs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
   3657c:	b	1df44c4 <full_module_path@@Base+0x1d7af5c>
   36580:	bvc	ff93025c <full_module_path@@Base+0xff8b6cf4>
   36584:	orrsle	r2, sp, r5, lsr #22
   36588:	blcs	1d9461c <full_module_path@@Base+0x1d1b0b4>
   3658c:	stmdbmi	ip!, {r1, r3, r4, r7, r8, ip, lr, pc}
   36590:	strtmi	r2, [r0], -fp, lsl #4
   36594:			; <UNDEFINED> instruction: 0xf7d04479
   36598:	stmdacs	r0, {r1, r3, r4, r5, r7, r9, fp, sp, lr, pc}
   3659c:			; <UNDEFINED> instruction: 0x4638d192
   365a0:	cdp	7, 14, cr15, cr0, cr15, {6}
   365a4:	stmdbmi	r7!, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   365a8:	strtmi	r2, [r0], -r5, lsl #4
   365ac:	ldrbtmi	r9, [r9], #-772	; 0xfffffcfc
   365b0:	b	feb744f8 <full_module_path@@Base+0xfeafaf90>
   365b4:	stmdacs	r0, {r2, r8, r9, fp, ip, pc}
   365b8:	svcge	0x0077f43f
   365bc:	stmdbmi	r2!, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   365c0:	ldrbtmi	r2, [r9], #-3
   365c4:	cdp2	7, 1, cr15, cr8, cr11, {7}
   365c8:	vmla.i8	d20, d0, d16
   365cc:	andcs	r3, fp, sp, lsr r2
   365d0:			; <UNDEFINED> instruction: 0xf7e14479
   365d4:	ldmdami	lr, {r0, r2, r4, r7, fp, ip, sp, lr, pc}
   365d8:			; <UNDEFINED> instruction: 0xf7e74478
   365dc:	ldmdami	sp, {r0, r1, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   365e0:			; <UNDEFINED> instruction: 0xf7e74478
   365e4:	smlabtcs	r0, r1, r9, pc	; <UNPREDICTABLE>
   365e8:			; <UNDEFINED> instruction: 0xf7d59805
   365ec:	ldmdbmi	sl, {r0, r6, r7, r9, fp, ip, sp, lr, pc}
   365f0:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
   365f4:	andcs	r4, r3, r3, lsl #12
   365f8:	ldc2l	7, cr15, [lr, #940]!	; 0x3ac
   365fc:	vmul.i8	d20, d0, d7
   36600:	andcs	r3, ip, pc, lsl r2
   36604:			; <UNDEFINED> instruction: 0xf7e14479
   36608:	svclt	0x0000f87b
   3660c:	andeq	r0, r3, r2, lsr #11
   36610:	andeq	r0, r4, r4, lsl #22
   36614:	andeq	r0, r0, r4, asr r5
   36618:	andeq	r0, r4, ip, asr #21
   3661c:	andeq	r9, r1, r2, ror #26
   36620:	andeq	r0, r0, ip, lsr r6
   36624:	muleq	r4, r6, sl
   36628:	andeq	r9, r1, r4, asr #26
   3662c:	andeq	r0, r0, r0, lsl #9
   36630:	andeq	r0, r0, ip, lsl #7
   36634:			; <UNDEFINED> instruction: 0x00019cb8
   36638:	andeq	r0, r4, r6, asr #18
   3663c:			; <UNDEFINED> instruction: 0xffffefa5
   36640:	andeq	r9, r1, ip, asr #24
   36644:	andeq	r9, r1, r2, lsr #24
   36648:	andeq	r9, r1, sl, ror sp
   3664c:	andeq	r9, r1, r4, asr ip
   36650:	andeq	r9, r1, r4, asr sp
   36654:	andeq	r9, r1, ip, asr #26
   36658:	andeq	r9, r1, sl, lsl #26
   3665c:	andeq	r9, r1, r0, lsr #24
   36660:			; <UNDEFINED> instruction: 0x4607b5f8
   36664:	cdpmi	15, 0, cr6, cr14, cr8, {0}
   36668:	orrslt	r4, r8, lr, ror r4
   3666c:	strmi	r4, [ip], -sp, lsl #20
   36670:	ldmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   36674:	tstle	r3, r1, lsl #2
   36678:	ldrbtmi	r4, [r9], #-2315	; 0xfffff6f5
   3667c:	andsvs	r6, r1, r9, lsl #17
   36680:			; <UNDEFINED> instruction: 0xf80cf7ff
   36684:	blle	1bdea0 <full_module_path@@Base+0x144938>
   36688:	ldmpl	r3!, {r3, r8, r9, fp, lr}^
   3668c:	bl	fea106f4 <full_module_path@@Base+0xfe99718c>
   36690:	andvs	r0, r5, r0, lsl #1
   36694:	svcvs	0x0020bdf8
   36698:			; <UNDEFINED> instruction: 0xf7ff1d01
   3669c:	ubfx	pc, sp, #17, #20
   366a0:	ldrdeq	r0, [r3], -ip
   366a4:	andeq	r2, r3, ip, lsl sl
   366a8:	andeq	r0, r4, r2, asr #16
   366ac:	andeq	r0, r0, r4, asr r5
   366b0:	ldrbtmi	r4, [fp], #-2853	; 0xfffff4db
   366b4:	mrrcne	8, 1, r6, r3, cr10
   366b8:	push	{r0, r2, r6, ip, lr, pc}
   366bc:	strdlt	r4, [r2], r0
   366c0:	ldrbtmi	r4, [lr], #-3618	; 0xfffff1de
   366c4:	strcc	lr, [r1], #-2518	; 0xfffff62a
   366c8:	bl	10e998 <full_module_path@@Base+0x95430>
   366cc:	bl	fb7e4 <full_module_path@@Base+0x8227c>
   366d0:	adcmi	r1, r3, #134217729	; 0x8000001
   366d4:	cdpne	2, 6, cr13, cr2, cr11, {1}
   366d8:	ldreq	pc, [r0, -r4, lsr #3]!
   366dc:			; <UNDEFINED> instruction: 0x3c101ad3
   366e0:	tsteq	pc, #35	; 0x23	; <UNPREDICTABLE>
   366e4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   366e8:			; <UNDEFINED> instruction: 0x46201aff
   366ec:			; <UNDEFINED> instruction: 0xff00f7fe
   366f0:	biclt	r6, r8, r0, lsr r8
   366f4:	movwcs	lr, #10580	; 0x2954
   366f8:	andhi	pc, r0, sp, asr #17
   366fc:	stc2	7, cr15, [r8, #-1004]	; 0xfffffc14
   36700:	stmdavs	r1, {r4, r7, r8, ip, sp, pc}
   36704:			; <UNDEFINED> instruction: 0xf854b181
   36708:	ldmib	r1, {r4, sl, fp, ip, lr}^
   3670c:	addsmi	r3, r5, #0, 4
   36710:	cmplt	fp, r6
   36714:	addsmi	r6, r5, #5898240	; 0x5a0000
   36718:			; <UNDEFINED> instruction: 0x4619d011
   3671c:			; <UNDEFINED> instruction: 0xe7f8681b
   36720:	strmi	r6, [r8], -r3
   36724:	cdp	7, 1, cr15, cr14, cr15, {6}
   36728:	adcsmi	r3, ip, #32, 24	; 0x2000
   3672c:	blmi	26aea8 <full_module_path@@Base+0x1f1940>
   36730:	rscscc	pc, pc, #79	; 0x4f
   36734:	andsvs	r4, sl, fp, ror r4
   36738:	pop	{r1, ip, sp, pc}
   3673c:			; <UNDEFINED> instruction: 0x460881f0
   36740:	cdp	7, 1, cr15, cr0, cr15, {6}
   36744:			; <UNDEFINED> instruction: 0x4770e7f0
   36748:	ldrdeq	r2, [r3], -sl
   3674c:	strdeq	r0, [r4], -sl
   36750:	andeq	r2, r3, r8, asr r9
   36754:	svcmi	0x00f0e92d
   36758:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3675c:	blhi	f1c18 <full_module_path@@Base+0x786b0>
   36760:	ldclmi	14, cr4, [r8], {215}	; 0xd7
   36764:	cfldrdmi	mvd4, [r8, #504]	; 0x1f8
   36768:	ldmdbpl	r4!, {r0, r1, r4, r7, ip, sp, pc}
   3676c:	stmdavs	r4!, {r0, r2, r3, r4, r5, r6, sl, lr}
   36770:			; <UNDEFINED> instruction: 0xf04f9411
   36774:	cfldrdmi	mvd0, [r5], {0}
   36778:	stmib	sp, {r2, r3, r5, r8, fp, ip, lr}^
   3677c:	stmdavs	r3!, {r0, r1, r9, ip, sp}
   36780:			; <UNDEFINED> instruction: 0xf0402b00
   36784:	bmi	ff4d6b50 <full_module_path@@Base+0xff45d5e8>
   36788:	stmiapl	sl!, {r1, r4, r6, r7, r8, r9, fp, lr}
   3678c:	ldmdavs	r2, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   36790:	b	14d0804 <full_module_path@@Base+0x145729c>
   36794:			; <UNDEFINED> instruction: 0xf0400803
   36798:	bmi	ff416dbc <full_module_path@@Base+0xff39d854>
   3679c:	blmi	ff407fc0 <full_module_path@@Base+0xff38ea58>
   367a0:	stmiapl	sl!, {r0, r1, r2, r3, r6, r7, sl, fp, lr}
   367a4:	ldrbtmi	r5, [ip], #-2286	; 0xfffff712
   367a8:	stmdavs	r4!, {r0, r1, r4, fp, sp, lr}^
   367ac:	bl	fe89087c <full_module_path@@Base+0xfe817314>
   367b0:	strls	r0, [r8], -r3, lsl #3
   367b4:	andls	r6, r7, #720896	; 0xb0000
   367b8:	bne	11313d0 <full_module_path@@Base+0x10b7e68>
   367bc:			; <UNDEFINED> instruction: 0x4010f8da
   367c0:			; <UNDEFINED> instruction: 0xf7fe9406
   367c4:	mcrne	15, 0, pc, cr3, cr1, {6}	; <UNPREDICTABLE>
   367c8:	vsubw.s8	<illegal reg q12.5>, q0, d10
   367cc:			; <UNDEFINED> instruction: 0xf8da8174
   367d0:	blcs	42828 <fchmod@plt+0x3bc6c>
   367d4:	blmi	ff12a968 <full_module_path@@Base+0xff0b1400>
   367d8:	strtmi	r4, [r9], r3, asr #13
   367dc:	mcr	4, 0, r4, cr8, cr11, {3}
   367e0:	blmi	ff085028 <full_module_path@@Base+0xff00bac0>
   367e4:	movwls	r4, #46203	; 0xb47b
   367e8:	ldrbtmi	r4, [fp], #-3008	; 0xfffff440
   367ec:	bcc	fe472014 <full_module_path@@Base+0xfe3f8aac>
   367f0:	strcs	lr, [r0, #-2516]	; 0xfffff62c
   367f4:	bne	fea90a88 <full_module_path@@Base+0xfea17520>
   367f8:			; <UNDEFINED> instruction: 0xf0804299
   367fc:	stmiavs	r3!, {r2, r3, r4, r6, r7, pc}^
   36800:	stmdals	r4, {r2, r3, r9, fp, sp, pc}
   36804:	ldrmi	r4, [lr], -r9, lsr #12
   36808:	movwcs	r9, #4873	; 0x1309
   3680c:			; <UNDEFINED> instruction: 0xf7fe960c
   36810:	strmi	pc, [r6], -fp, lsl #29
   36814:			; <UNDEFINED> instruction: 0xf0002800
   36818:	stmiavs	r2!, {r0, r3, r4, r5, r7, pc}
   3681c:	addsmi	r9, sl, #12, 22	; 0x3000
   36820:	adcshi	pc, r2, r0, asr #32
   36824:			; <UNDEFINED> instruction: 0xf04f4bb2
   36828:			; <UNDEFINED> instruction: 0xf85930ff
   3682c:	ldmdavs	r9, {r0, r1, ip, sp}
   36830:	blx	fff747de <full_module_path@@Base+0xffefb276>
   36834:	ldrtmi	r9, [r0], -ip, lsl #18
   36838:	blx	fe0747e6 <full_module_path@@Base+0xfdffb27e>
   3683c:	movwls	sl, #23309	; 0x5b0d
   36840:			; <UNDEFINED> instruction: 0xf7e94618
   36844:	blls	1b5988 <full_module_path@@Base+0x13c420>
   36848:	tstcc	r1, r1, lsr #16
   3684c:	ldrmi	r4, [r8], -r2, lsl #12
   36850:	stcl	7, cr15, [r8, #828]!	; 0x33c
   36854:			; <UNDEFINED> instruction: 0xf0402800
   36858:	blls	156ab8 <full_module_path@@Base+0xdd550>
   3685c:	mulle	ip, pc, r2	; <UNPREDICTABLE>
   36860:	ldrtmi	r9, [r2], -ip, lsl #22
   36864:	ldrtmi	r4, [r8], -r9, lsr #12
   36868:	blx	3f2892 <full_module_path@@Base+0x37932a>
   3686c:	vmlal.s8	q9, d0, d0
   36870:	bls	116ca0 <full_module_path@@Base+0x9d738>
   36874:	mvnscc	pc, #79	; 0x4f
   36878:	blmi	fe7cfccc <full_module_path@@Base+0xfe756764>
   3687c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   36880:	blcs	508f4 <_IO_stdin_used@@Base+0xb07c>
   36884:	sbcshi	pc, pc, r0
   36888:			; <UNDEFINED> instruction: 0xf10b4630
   3688c:			; <UNDEFINED> instruction: 0xf7cf0b01
   36890:			; <UNDEFINED> instruction: 0xf8daed6a
   36894:	ldrcc	r3, [r4], #-20	; 0xffffffec
   36898:			; <UNDEFINED> instruction: 0xd3a9459b
   3689c:	blmi	fe5c81d8 <full_module_path@@Base+0xfe54ec70>
   368a0:	ldrbtmi	r9, [fp], #-2570	; 0xfffff5f6
   368a4:	bcs	50d1c <_IO_stdin_used@@Base+0xb4a4>
   368a8:	ldmibmi	r4, {r1, r2, r3, r4, r6, ip, lr, pc}
   368ac:	blmi	fe5482f8 <full_module_path@@Base+0xfe4ced90>
   368b0:	mcr	4, 0, r4, cr8, cr9, {3}
   368b4:	ldmibmi	r3, {r4, r9, fp, ip}
   368b8:	tstls	r9, r9, ror r4
   368bc:	andlt	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   368c0:			; <UNDEFINED> instruction: 0xf8cd4b91
   368c4:	ldrbtmi	sl, [fp], #-16
   368c8:	andshi	pc, r4, sp, asr #17
   368cc:	and	r9, ip, sl, lsl #6
   368d0:	blcs	995464 <full_module_path@@Base+0x91befc>
   368d4:	stmibmi	sp, {r1, r5, r8, ip, lr, pc}
   368d8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   368dc:	ldcl	7, cr15, [r6], {207}	; 0xcf
   368e0:			; <UNDEFINED> instruction: 0xf1b9b9e0
   368e4:	strtmi	r0, [ip], #-3840	; 0xfffff100
   368e8:			; <UNDEFINED> instruction: 0x4620dd3c
   368ec:	svc	0x0064f7cf
   368f0:	ldrdcc	pc, [r0], -fp
   368f4:	bl	fea7da10 <full_module_path@@Base+0xfea044a8>
   368f8:	blcs	38d14 <fchmod@plt+0x32158>
   368fc:	bls	22aec4 <full_module_path@@Base+0x1b195c>
   36900:	bcs	54994 <_dist_code@@Base+0x1dec>
   36904:	blcs	1d2de94 <full_module_path@@Base+0x1cb492c>
   36908:	blls	26aad8 <full_module_path@@Base+0x1f1570>
   3690c:	ldmdavs	sl, {r0, r1, r3, r8, sl, fp, sp}
   36910:	movwcs	fp, #3988	; 0xf94
   36914:	b	4ff520 <full_module_path@@Base+0x485fb8>
   36918:	ldrsble	r7, [r9, #50]	; 0x32
   3691c:	strcs	r9, [r0], -r4, lsl #22
   36920:			; <UNDEFINED> instruction: 0xa018f8dd
   36924:			; <UNDEFINED> instruction: 0x8014f8d3
   36928:	svceq	0x0000f1b8
   3692c:			; <UNDEFINED> instruction: 0xf8dad00b
   36930:	strtmi	r1, [r0], -r4
   36934:	stc	7, cr15, [sl], #828	; 0x33c
   36938:	sbcsle	r2, r2, r0, lsl #16
   3693c:			; <UNDEFINED> instruction: 0xf10a3601
   36940:	strbmi	r0, [r6, #-2580]	; 0xfffff5ec
   36944:			; <UNDEFINED> instruction: 0x4621d1f3
   36948:			; <UNDEFINED> instruction: 0xf0084638
   3694c:	stmdacs	r0, {r0, r2, r5, r7, r9, fp, ip, sp, lr, pc}
   36950:	addhi	pc, r7, r0, asr #5
   36954:			; <UNDEFINED> instruction: 0xf1b99a03
   36958:			; <UNDEFINED> instruction: 0xf04f0f00
   3695c:	strtmi	r3, [ip], #-1023	; 0xfffffc01
   36960:	cfstr64le	mvdx6, [r2], {19}
   36964:			; <UNDEFINED> instruction: 0x8014f8dd
   36968:	blmi	15c9314 <full_module_path@@Base+0x154fdac>
   3696c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   36970:	blls	4909e0 <full_module_path@@Base+0x417478>
   36974:			; <UNDEFINED> instruction: 0xf040405a
   36978:	strbmi	r8, [r0], -r1, lsr #1
   3697c:	ldc	0, cr11, [sp], #76	; 0x4c
   36980:	pop	{r1, r8, r9, fp, pc}
   36984:	shsub8mi	r8, r0, r0
   36988:	stcl	7, cr15, [ip], #828	; 0x33c
   3698c:			; <UNDEFINED> instruction: 0xf8594b59
   36990:	ldmdavs	fp, {r0, r1, ip, sp}
   36994:	suble	r2, r7, r0, lsl #22
   36998:			; <UNDEFINED> instruction: 0x3014f8da
   3699c:	bleq	b2dd0 <full_module_path@@Base+0x39868>
   369a0:	ldrmi	r3, [fp, #1044]	; 0x414
   369a4:	svcge	0x007af4bf
   369a8:	strcs	lr, [r0, #-2516]	; 0xfffff62c
   369ac:	bne	fea90c40 <full_module_path@@Base+0xfea176d8>
   369b0:			; <UNDEFINED> instruction: 0xf4ff4299
   369b4:	strtmi	sl, [r9], -r4, lsr #30
   369b8:			; <UNDEFINED> instruction: 0xf0084638
   369bc:	stmdacs	r0, {r0, r2, r5, r6, r9, fp, ip, sp, lr, pc}
   369c0:	bls	12d648 <full_module_path@@Base+0xb40e0>
   369c4:	mvnscc	pc, #79	; 0x4f
   369c8:			; <UNDEFINED> instruction: 0xe7e56513
   369cc:	orrle	r2, r8, r5, ror fp
   369d0:	andcs	r9, r5, #147456	; 0x24000
   369d4:			; <UNDEFINED> instruction: 0xf7d04620
   369d8:	stmdacs	r0, {r1, r3, r4, r7, fp, sp, lr, pc}
   369dc:			; <UNDEFINED> instruction: 0xe780d095
   369e0:	tstcs	r4, r2, lsl #4
   369e4:			; <UNDEFINED> instruction: 0xf7e24620
   369e8:	stmdacs	r0, {r0, r1, r2, r6, r7, sl, fp, ip, sp, lr, pc}
   369ec:	ldrb	sp, [r8, -sp, lsl #1]!
   369f0:	bne	472258 <full_module_path@@Base+0x3f8cf0>
   369f4:	strtmi	r2, [r0], -r7, lsl #4
   369f8:	stm	r8, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   369fc:			; <UNDEFINED> instruction: 0xf43f2800
   36a00:			; <UNDEFINED> instruction: 0xe782af70
   36a04:	svc	0x0000f7cf
   36a08:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   36a0c:	ldrtmi	r6, [r8], -r3, lsl #16
   36a10:			; <UNDEFINED> instruction: 0xf7e59305
   36a14:	cdp	15, 1, cr15, cr8, cr7, {7}
   36a18:	stmdbls	r5, {r4, r9, fp, sp}
   36a1c:	strmi	r9, [r3], -r0, lsl #10
   36a20:			; <UNDEFINED> instruction: 0xf7eb2001
   36a24:			; <UNDEFINED> instruction: 0xe7b7f835
   36a28:	ldrtmi	r6, [r8], -r2, ror #16
   36a2c:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   36a30:			; <UNDEFINED> instruction: 0xf7e59205
   36a34:	mrc	15, 0, APSR_nzcv, cr8, cr7, {6}
   36a38:	bls	17d480 <full_module_path@@Base+0x103f18>
   36a3c:	andcs	r4, r3, r3, lsl #12
   36a40:	blx	ff6f49f6 <full_module_path@@Base+0xff67b48e>
   36a44:	stmdals	ip, {r3, r5, r7, r8, r9, sl, sp, lr, pc}
   36a48:	bls	2882f4 <full_module_path@@Base+0x20ed8c>
   36a4c:			; <UNDEFINED> instruction: 0xf7cf4430
   36a50:	stmdavs	r0!, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
   36a54:	stc	7, cr15, [r6], {207}	; 0xcf
   36a58:	eorvs	r9, r6, ip, lsl #16
   36a5c:	rsbvs	r4, r6, r6, lsl #8
   36a60:			; <UNDEFINED> instruction: 0xf7cfe79a
   36a64:			; <UNDEFINED> instruction: 0xf04feed2
   36a68:	stmdavs	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}
   36a6c:	tstls	r5, r8, lsr r6
   36a70:			; <UNDEFINED> instruction: 0xffb8f7e5
   36a74:	bls	2dce90 <full_module_path@@Base+0x263928>
   36a78:	strls	r9, [r5], -r0, lsl #8
   36a7c:	andcs	r4, r1, r3, lsl #12
   36a80:			; <UNDEFINED> instruction: 0xf806f7eb
   36a84:			; <UNDEFINED> instruction: 0xf7cfe72d
   36a88:			; <UNDEFINED> instruction: 0xf04feec0
   36a8c:	stmdavs	r1, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp}
   36a90:	tstls	r5, r8, lsr r6
   36a94:			; <UNDEFINED> instruction: 0xffa6f7e5
   36a98:	bls	31ceb4 <full_module_path@@Base+0x2a394c>
   36a9c:	strmi	r9, [r3], -r0, lsl #10
   36aa0:			; <UNDEFINED> instruction: 0xf7ea2001
   36aa4:			; <UNDEFINED> instruction: 0xe6e8fff5
   36aa8:	cdp	7, 10, cr15, cr14, cr15, {6}
   36aac:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   36ab0:	andvs	r2, r3, lr, lsl r3
   36ab4:			; <UNDEFINED> instruction: 0xf04fe758
   36ab8:	smmlsr	r5, pc, r8, r3	; <UNPREDICTABLE>
   36abc:	stcl	7, cr15, [r0], #828	; 0x33c
   36ac0:	andeq	r0, r3, r0, ror #3
   36ac4:	andeq	r0, r0, ip, lsr #7
   36ac8:	ldrdeq	r0, [r3], -r8
   36acc:	andeq	r0, r0, r0, lsl r4
   36ad0:	andeq	r0, r0, r4, lsr #13
   36ad4:			; <UNDEFINED> instruction: 0x000006b4
   36ad8:	andeq	r0, r0, r4, asr r5
   36adc:	andeq	r0, r0, ip, lsr r6
   36ae0:	andeq	r0, r4, r6, lsl r7
   36ae4:	andeq	r9, r1, r4, asr #23
   36ae8:			; <UNDEFINED> instruction: 0x00019bbc
   36aec:	andeq	r9, r1, r6, lsl #23
   36af0:	andeq	r0, r0, ip, ror #7
   36af4:	andeq	r0, r0, r4, ror r4
   36af8:	andeq	r0, r4, sl, lsl r6
   36afc:	andeq	r9, r1, r8, lsr #18
   36b00:	andeq	r0, r0, r0, lsl #9
   36b04:	andeq	r9, r1, r8, lsl r9
   36b08:	andeq	r9, r1, sl, lsl fp
   36b0c:	strdeq	r9, [r1], -r2
   36b10:	ldrdeq	pc, [r2], -r8
   36b14:	stmdbmi	r7, {r0, r4, r5, r8, fp, ip, sp, pc}
   36b18:	andsvs	r2, r3, r0, lsl #6
   36b1c:	ldrbtmi	r2, [r9], #-769	; 0xfffffcff
   36b20:	stclt	7, cr15, [r2, #-1016]	; 0xfffffc08
   36b24:	movwcs	r4, #2308	; 0x904
   36b28:	movwcs	r6, #4115	; 0x1013
   36b2c:			; <UNDEFINED> instruction: 0xf7fe4479
   36b30:	svclt	0x0000bcfb
   36b34:	andeq	r9, r1, r2, lsl #18
   36b38:	andeq	r9, r1, r0, ror #17
   36b3c:			; <UNDEFINED> instruction: 0x4604b530
   36b40:	ldmdblt	r9, {r0, r2, r7, ip, sp, pc}^
   36b44:	ldrbtmi	r4, [sp], #-3344	; 0xfffff2f0
   36b48:	strtmi	r4, [r0], -r9, lsr #12
   36b4c:			; <UNDEFINED> instruction: 0xf99cf008
   36b50:	svclt	0x00a82800
   36b54:	blle	13eb5c <full_module_path@@Base+0xc55f4>
   36b58:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   36b5c:	ldrbtmi	r4, [sp], #-3339	; 0xfffff2f5
   36b60:			; <UNDEFINED> instruction: 0xf7cfe7f2
   36b64:	stmdavs	r1, {r1, r4, r6, r9, sl, fp, sp, lr, pc}
   36b68:	tstls	r3, r0, lsr #12
   36b6c:			; <UNDEFINED> instruction: 0xff3af7e5
   36b70:	stmdbls	r3, {r0, r1, r2, r9, fp, lr}
   36b74:	strls	r4, [r0, #-1146]	; 0xfffffb86
   36b78:	andcs	r4, r1, r3, lsl #12
   36b7c:			; <UNDEFINED> instruction: 0xff88f7ea
   36b80:	rscscc	pc, pc, pc, asr #32
   36b84:	svclt	0x0000e7e8
   36b88:	ldrdeq	r9, [r1], -sl
   36b8c:	andeq	r9, r1, lr, lsr #17
   36b90:	andeq	r9, r1, r0, asr #17
   36b94:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
   36b98:	ldmdblt	lr!, {r3, ip, sp, lr, pc}^
   36b9c:	andeq	r9, r1, sl, lsl #17
   36ba0:	svcmi	0x00f0e92d
   36ba4:	stclmi	0, cr11, [r9, #-820]!	; 0xfffffccc
   36ba8:	stclmi	6, cr4, [r9], #-28	; 0xffffffe4
   36bac:	mcrmi	4, 3, r4, cr9, cr13, {3}
   36bb0:	ldrdgt	pc, [r4, pc]!	; <UNPREDICTABLE>
   36bb4:	ldrbtmi	r5, [lr], #-2348	; 0xfffff6d4
   36bb8:	strbls	r6, [fp], #-2084	; 0xfffff7dc
   36bbc:	streq	pc, [r0], #-79	; 0xffffffb1
   36bc0:			; <UNDEFINED> instruction: 0xf856461c
   36bc4:	stmdavs	r3, {r2, r3}
   36bc8:	ble	15c17d0 <full_module_path@@Base+0x1548268>
   36bcc:			; <UNDEFINED> instruction: 0x46156913
   36bd0:	eorsmi	pc, r0, #50331648	; 0x3000000
   36bd4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   36bd8:	svcpl	0x0000f5b2
   36bdc:			; <UNDEFINED> instruction: 0xf5b3d04d
   36be0:	svclt	0x00185f80
   36be4:	svcmi	0x0040f5b3
   36be8:	strmi	sp, [r8], r7, asr #32
   36bec:	suble	r2, r7, r0, lsl #24
   36bf0:	strtmi	r2, [r9], -r8, ror #4
   36bf4:			; <UNDEFINED> instruction: 0xf10d4620
   36bf8:			; <UNDEFINED> instruction: 0xf7cf092c
   36bfc:	svccs	0x0000ebe8
   36c00:	ldmdbmi	r6, {r0, r1, r6, ip, lr, pc}^
   36c04:			; <UNDEFINED> instruction: 0x463823ff
   36c08:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
   36c0c:			; <UNDEFINED> instruction: 0xf938f008
   36c10:	cdpcs	6, 15, cr4, cr15, cr6, {0}
   36c14:	cdpcs	12, 0, cr13, cr0, cr1, {1}
   36c18:			; <UNDEFINED> instruction: 0xf7cfda42
   36c1c:	stmdavs	r6, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   36c20:	svclt	0x00182e5f
   36c24:	svclt	0x000c2e3d
   36c28:	andcs	r2, r0, #268435456	; 0x10000000
   36c2c:	cdpcs	0, 0, cr13, cr1, cr5, {1}
   36c30:	stmdbvs	fp!, {r0, r1, r2, r4, r8, ip, lr, pc}
   36c34:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   36c38:	svcmi	0x0020f5b3
   36c3c:			; <UNDEFINED> instruction: 0x4610d111
   36c40:	mvnvs	r6, r2, lsr #3
   36c44:	blmi	10c9564 <full_module_path@@Base+0x104fffc>
   36c48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   36c4c:	blls	1310cbc <full_module_path@@Base+0x1297754>
   36c50:	qdsuble	r4, sl, r4
   36c54:	pop	{r0, r2, r3, r6, ip, sp, pc}
   36c58:			; <UNDEFINED> instruction: 0xf7cf8ff0
   36c5c:			; <UNDEFINED> instruction: 0x2622edd6
   36c60:	ldrtmi	r6, [r8], -r6
   36c64:	cdp2	7, 11, cr15, cr14, cr5, {7}
   36c68:	bmi	1009968 <full_module_path@@Base+0xf90400>
   36c6c:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
   36c70:	andls	r4, r0, sl, ror r4
   36c74:			; <UNDEFINED> instruction: 0xf7ea2001
   36c78:			; <UNDEFINED> instruction: 0xf04fff0b
   36c7c:			; <UNDEFINED> instruction: 0xe7e130ff
   36c80:	stmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   36c84:	svccs	0x0000462c
   36c88:	ldmdbmi	r8!, {r0, r1, r3, r4, r5, r7, r8, ip, lr, pc}
   36c8c:	mvnscs	r4, #64, 12	; 0x4000000
   36c90:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
   36c94:			; <UNDEFINED> instruction: 0xf0084f36
   36c98:	ldrbtmi	pc, [pc], #-2293	; 36ca0 <fchmod@plt+0x300e4>	; <UNPREDICTABLE>
   36c9c:	ldr	r4, [r8, r6, lsl #12]!
   36ca0:	blge	209178 <full_module_path@@Base+0x18fc10>
   36ca4:			; <UNDEFINED> instruction: 0xf10daa06
   36ca8:			; <UNDEFINED> instruction: 0xf10d0828
   36cac:			; <UNDEFINED> instruction: 0xf8cd0a24
   36cb0:			; <UNDEFINED> instruction: 0xf8cd8008
   36cb4:			; <UNDEFINED> instruction: 0xf10da004
   36cb8:	ldrbtmi	r0, [r9], #-2848	; 0xfffff4e0
   36cbc:	andlt	pc, r0, sp, asr #17
   36cc0:	strcs	r4, [r0, #-1608]	; 0xfffff9b8
   36cc4:	andpl	pc, r6, r9, lsl #16
   36cc8:	movwcs	lr, #18893	; 0x49cd
   36ccc:	stc	7, cr15, [r8, #828]!	; 0x33c
   36cd0:	movwcs	lr, #18909	; 0x49dd
   36cd4:			; <UNDEFINED> instruction: 0xd1242805
   36cd8:	ldrdvs	pc, [r0], -fp
   36cdc:	cmnmi	pc, pc, asr #8	; <UNPREDICTABLE>
   36ce0:	vmov.i16	d22, #11	; 0x000b
   36ce4:	ldmdavs	r2, {r0, r1, r2, r3, r8}
   36ce8:			; <UNDEFINED> instruction: 0xf8da4628
   36cec:	b	92cf4 <full_module_path@@Base+0x1978c>
   36cf0:			; <UNDEFINED> instruction: 0xf8d82103
   36cf4:			; <UNDEFINED> instruction: 0x61225000
   36cf8:	tstmi	r1, #536870927	; 0x2000000f
   36cfc:	cmnvs	pc, #587202560	; 0x23000000	; <UNPREDICTABLE>
   36d00:			; <UNDEFINED> instruction: 0xf6cf2200
   36d04:			; <UNDEFINED> instruction: 0xf02372f0
   36d08:	b	b794c <full_module_path@@Base+0x3e3e4>
   36d0c:	b	110352c <full_module_path@@Base+0x1089fc4>
   36d10:	movwmi	r5, #41750	; 0xa316
   36d14:	mvnvs	r6, r7, lsr #3
   36d18:	movwcs	lr, #35268	; 0x89c4
   36d1c:			; <UNDEFINED> instruction: 0xf7cfe792
   36d20:			; <UNDEFINED> instruction: 0x4638ebb0
   36d24:	cdp2	7, 5, cr15, cr14, cr5, {7}
   36d28:	ldmdbmi	r4, {r0, r1, r4, r9, fp, lr}
   36d2c:			; <UNDEFINED> instruction: 0xf8cd447a
   36d30:	ldrbtmi	r9, [r9], #-0
   36d34:	andcs	r4, r3, r3, lsl #12
   36d38:	blx	17f4cec <full_module_path@@Base+0x177b784>
   36d3c:	vmul.i8	d20, d0, d0
   36d40:	mulcs	fp, lr, r2
   36d44:			; <UNDEFINED> instruction: 0xf7e04479
   36d48:	svclt	0x0000fcdb
   36d4c:	muleq	r2, r8, sp
   36d50:	andeq	r0, r0, ip, lsr #7
   36d54:	andeq	pc, r2, lr, lsl #27
   36d58:	andeq	r0, r0, ip, lsr r6
   36d5c:	andeq	r9, r1, r2, asr #15
   36d60:	strdeq	pc, [r2], -ip
   36d64:	andeq	r9, r1, lr, asr r7
   36d68:	strdeq	r9, [r1], -r0
   36d6c:	andeq	r9, r1, sl, lsr r7
   36d70:	muleq	r1, r6, r2
   36d74:	andeq	r9, r1, r6, asr #15
   36d78:	andeq	r9, r1, r0, lsr #13
   36d7c:	andeq	r9, r1, lr, asr r7
   36d80:	andeq	r9, r1, r0, ror #9
   36d84:			; <UNDEFINED> instruction: 0x4615b5f8
   36d88:	strmi	r4, [pc], -r6, lsl #12
   36d8c:	blx	18f4d3e <full_module_path@@Base+0x187b7d6>
   36d90:	ble	13e5a8 <full_module_path@@Base+0xc5040>
   36d94:	movwcs	fp, #269	; 0x10d
   36d98:	strtmi	r6, [r0], -fp, lsr #2
   36d9c:			; <UNDEFINED> instruction: 0x463abdf8
   36da0:			; <UNDEFINED> instruction: 0x462b4630
   36da4:	mvnscc	pc, pc, asr #32
   36da8:	mrc2	7, 7, pc, cr10, cr15, {7}
   36dac:	blle	ffc80db4 <full_module_path@@Base+0xffc0784c>
   36db0:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   36db4:			; <UNDEFINED> instruction: 0x4615b5f8
   36db8:	strmi	r4, [pc], -r6, lsl #12
   36dbc:	blx	1474d6e <full_module_path@@Base+0x13fb806>
   36dc0:	ble	13e5d8 <full_module_path@@Base+0xc5070>
   36dc4:	movwcs	fp, #269	; 0x10d
   36dc8:	strtmi	r6, [r0], -fp, lsr #2
   36dcc:			; <UNDEFINED> instruction: 0x463abdf8
   36dd0:			; <UNDEFINED> instruction: 0x462b4630
   36dd4:	mvnscc	pc, pc, asr #32
   36dd8:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   36ddc:	blle	ffc80de4 <full_module_path@@Base+0xffc0787c>
   36de0:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   36de4:	svcmi	0x00f0e92d
   36de8:	cfstr32vc	mvfx15, [r3, #-692]	; 0xfffffd4c
   36dec:	blmi	fec0a0ac <full_module_path@@Base+0xfeb90b44>
   36df0:	mcrmi	4, 5, r4, cr15, cr12, {3}
   36df4:	ldrbtmi	r5, [lr], #-2275	; 0xfffff71d
   36df8:	orrls	r6, r1, #1769472	; 0x1b0000
   36dfc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   36e00:	ldmpl	r3!, {r2, r3, r5, r7, r8, r9, fp, lr}^
   36e04:	blcs	50e78 <_IO_stdin_used@@Base+0xb600>
   36e08:	rschi	pc, r1, r0, asr #32
   36e0c:	ldrmi	r4, [r4], -sl, lsr #23
   36e10:	ldmpl	r3!, {r1, r3, r5, r7, r9, fp, lr}^
   36e14:	ldmdavs	fp, {r1, r4, r5, r7, fp, ip, lr}
   36e18:	tstmi	pc, #1507328	; 0x170000
   36e1c:	msrhi	CPSR_x, r0, asr #32
   36e20:	beq	fe67325c <full_module_path@@Base+0xfe5f9cf4>
   36e24:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   36e28:	strmi	r4, [r0], sp, lsl #12
   36e2c:			; <UNDEFINED> instruction: 0x46494652
   36e30:			; <UNDEFINED> instruction: 0xffc0f7ff
   36e34:	vmlal.s8	q9, d0, d0
   36e38:			; <UNDEFINED> instruction: 0xf8d98123
   36e3c:	vst4.8	{d1-d4}, [r4 :64], r0
   36e40:			; <UNDEFINED> instruction: 0xf5b34330
   36e44:	blx	80ea4c <full_module_path@@Base+0x7954e4>
   36e48:	addlt	pc, sl, #132, 22	; 0x21000
   36e4c:			; <UNDEFINED> instruction: 0xf8c99209
   36e50:	rsbsle	r2, r8, r0, lsl r0
   36e54:	movwcs	r2, #512	; 0x200
   36e58:	movwcs	lr, #27085	; 0x69cd
   36e5c:	cmnmi	r0, r1, lsl #8	; <UNPREDICTABLE>
   36e60:	streq	pc, [r8], #-964	; 0xfffffc3c
   36e64:	svcmi	0x0080f5b1
   36e68:	streq	lr, [r1], #-2628	; 0xfffff5bc
   36e6c:	svclt	0x000c9b09
   36e70:	mvnvc	pc, pc, asr #8
   36e74:	bicvc	pc, r0, pc, asr #8
   36e78:	adcmi	r4, r3, #12, 6	; 0x30000000
   36e7c:	strtmi	fp, [r3], -r8, lsl #30
   36e80:	strtmi	sp, [r1], -r5
   36e84:			; <UNDEFINED> instruction: 0xf7ea4640
   36e88:			; <UNDEFINED> instruction: 0xf8d9f9cb
   36e8c:	vst4.8	{d3-d6}, [r3 :64], r0
   36e90:	bmi	fe307b58 <full_module_path@@Base+0xfe28e5f0>
   36e94:	svcpl	0x0000f5b3
   36e98:			; <UNDEFINED> instruction: 0xf8da4b8a
   36e9c:	svclt	0x001ec010
   36ea0:	mrscs	r2, (UNDEF: 0)
   36ea4:	smlabteq	r8, r9, r9, lr
   36ea8:	ldmpl	r1!, {r0, r1, r5, r7, r8, sl, lr}^
   36eac:	stmdavs	r9, {r1, r4, r5, r7, fp, ip, lr}
   36eb0:	bl	fe990f04 <full_module_path@@Base+0xfe91799c>
   36eb4:	bl	fe977cc8 <full_module_path@@Base+0xfe8fe760>
   36eb8:	ldmdavs	r8, {r0, r7, r8, sl}
   36ebc:			; <UNDEFINED> instruction: 0xf0006829
   36ec0:	strbmi	r8, [r3, #163]!	; 0xa3
   36ec4:	ldmib	sl, {r0, r1, r2, r8, ip, lr, pc}^
   36ec8:	ldmib	sp, {r3, r8, r9, sp}^
   36ecc:	adcmi	r4, fp, #25165824	; 0x1800000
   36ed0:	adcmi	fp, r2, #8, 30
   36ed4:	ldmib	sp, {r0, r1, r4, r5, r6, ip, lr, pc}^
   36ed8:	ldclmi	6, cr5, [fp], #-24	; 0xffffffe8
   36edc:	vaddw.u8	<illegal reg q12.5>, <illegal reg q2.5>, d5
   36ee0:	bleq	aff714 <full_module_path@@Base+0xa861ac>
   36ee4:	b	11080dc <full_module_path@@Base+0x108eb74>
   36ee8:	andls	r5, r4, r6, lsl #6
   36eec:	mvnseq	pc, #35	; 0x23
   36ef0:	vld3.8	{d9-d11}, [r6], r0
   36ef4:	mcrrge	0, 7, r6, r1, cr15
   36ef8:			; <UNDEFINED> instruction: 0xf020b2e9
   36efc:	tstmi	r9, #15
   36f00:	orrvc	pc, r0, #1325400064	; 0x4f000000
   36f04:	tstls	r3, r2, lsl #6
   36f08:	ldrmi	r9, [r9], -r2, lsl #4
   36f0c:	strtmi	r2, [r0], -r1, lsl #4
   36f10:	andlt	pc, r4, sp, asr #17
   36f14:	cdp	7, 3, cr15, cr8, cr15, {6}
   36f18:	strtmi	r4, [r2], -ip, ror #18
   36f1c:			; <UNDEFINED> instruction: 0x46034479
   36f20:			; <UNDEFINED> instruction: 0xf0074640
   36f24:	stmdacs	r0, {r0, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   36f28:	bmi	1aadc7c <full_module_path@@Base+0x1a34714>
   36f2c:	ldrbtmi	r4, [sl], #-2911	; 0xfffff4a1
   36f30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   36f34:	subsmi	r9, sl, r1, lsl #23
   36f38:	adcshi	pc, r3, r0, asr #32
   36f3c:			; <UNDEFINED> instruction: 0xf50d4638
   36f40:	pop	{r0, r1, r8, sl, fp, ip, sp, lr}
   36f44:	stmibhi	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   36f48:	svcvc	0x0090f413
   36f4c:	stccc	3, cr15, [r0], {195}	; 0xc3
   36f50:	subcs	pc, r0, #201326595	; 0xc000003
   36f54:	mulle	r4, r4, r4
   36f58:	ldmpl	r3!, {r1, r2, r3, r4, r6, r8, r9, fp, lr}^
   36f5c:	movwcc	r6, #6171	; 0x181b
   36f60:	blmi	17881d8 <full_module_path@@Base+0x170ec70>
   36f64:	rscsvc	pc, lr, #82837504	; 0x4f00000
   36f68:	rscsvc	pc, pc, #204472320	; 0xc300000
   36f6c:	bls	31b7a0 <full_module_path@@Base+0x2a2238>
   36f70:	cdpmi	4, 7, cr15, cr15, cr15, {2}
   36f74:			; <UNDEFINED> instruction: 0xf2c058f3
   36f78:	andcs	r0, r0, pc, lsl #28
   36f7c:	rscsvc	pc, r0, pc, asr #13
   36f80:	blls	2dbbb0 <full_module_path@@Base+0x262648>
   36f84:	bne	ff4d0ff8 <full_module_path@@Base+0xff457a90>
   36f88:	andeq	lr, ip, #165888	; 0x28800
   36f8c:	fstmiaxeq	r2, {d14-d15}	;@ Deprecated
   36f90:	eorcc	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   36f94:	ldrdcs	pc, [r4], -ip
   36f98:	vmlacs.f32	s28, s6, s28
   36f9c:	cmnvs	pc, #587202560	; 0x23000000	; <UNPREDICTABLE>
   36fa0:	movweq	pc, #61475	; 0xf023	; <UNPREDICTABLE>
   36fa4:	stc2	10, cr15, [r2], {95}	; 0x5f	; <UNPREDICTABLE>
   36fa8:	andcc	lr, r2, r0, lsl #20
   36fac:	vmlseq.f32	s28, s28, s24
   36fb0:	tstpl	r2, #274432	; 0x43000
   36fb4:	andeq	lr, lr, r0, asr #20
   36fb8:	andls	r9, r6, r7, lsl #6
   36fbc:			; <UNDEFINED> instruction: 0xf8dae74e
   36fc0:	addmi	r3, r3, #24
   36fc4:			; <UNDEFINED> instruction: 0xf8dad187
   36fc8:	addmi	r3, fp, #28
   36fcc:	strcs	sp, [r0, -r3, lsl #3]
   36fd0:			; <UNDEFINED> instruction: 0xf7cfe7ab
   36fd4:	stmdavs	r4, {r1, r3, r4, sl, fp, sp, lr, pc}
   36fd8:	tstle	r6, r1, lsl #24
   36fdc:			; <UNDEFINED> instruction: 0x3010f8d9
   36fe0:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   36fe4:	svcmi	0x0020f5b3
   36fe8:			; <UNDEFINED> instruction: 0x4640d09f
   36fec:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   36ff0:	ldc2l	7, cr15, [r8], #916	; 0x394
   36ff4:	bmi	ec9ce0 <full_module_path@@Base+0xe50778>
   36ff8:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
   36ffc:	andls	r4, r0, sl, ror r4
   37000:			; <UNDEFINED> instruction: 0xf7ea2001
   37004:	ldr	pc, [r0, r5, asr #26]
   37008:	movwcs	lr, #35289	; 0x89d9
   3700c:	strmi	lr, [r6, #-2525]	; 0xfffff623
   37010:	svclt	0x000842ab
   37014:			; <UNDEFINED> instruction: 0xf47f42a2
   37018:			; <UNDEFINED> instruction: 0xf8d9af54
   3701c:	addmi	r3, r3, #24
   37020:	svcge	0x004ff47f
   37024:			; <UNDEFINED> instruction: 0x301cf8d9
   37028:			; <UNDEFINED> instruction: 0xf47f428b
   3702c:			; <UNDEFINED> instruction: 0xf1bcaf4a
   37030:	sbcle	r0, ip, r0, lsl #30
   37034:	strbmi	r4, [r0], -fp, lsr #18
   37038:			; <UNDEFINED> instruction: 0xf0074479
   3703c:	stmdacs	r0, {r0, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   37040:			; <UNDEFINED> instruction: 0xf7cfdac5
   37044:			; <UNDEFINED> instruction: 0xf04febe2
   37048:	stmdavs	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}
   3704c:	tstls	r6, r0, asr #12
   37050:	stc2l	7, cr15, [r8], {229}	; 0xe5
   37054:	stmdbls	r6, {r2, r5, r9, fp, lr}
   37058:			; <UNDEFINED> instruction: 0x4603447a
   3705c:			; <UNDEFINED> instruction: 0xf7ea2001
   37060:			; <UNDEFINED> instruction: 0xe762fd17
   37064:	ldc2	7, cr15, [lr], #916	; 0x394
   37068:	bmi	889cf0 <full_module_path@@Base+0x810788>
   3706c:	ldrbtmi	r2, [fp], #-286	; 0xfffffee2
   37070:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   37074:	andls	r4, r0, sl, ror r4
   37078:			; <UNDEFINED> instruction: 0xf7ea2001
   3707c:	ldrb	pc, [r4, -r9, lsl #26]	; <UNPREDICTABLE>
   37080:	bl	ff0f4fc4 <full_module_path@@Base+0xff07ba5c>
   37084:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   37088:	strbmi	r6, [r0], -r1, lsl #16
   3708c:			; <UNDEFINED> instruction: 0xf7e59106
   37090:	bmi	67633c <full_module_path@@Base+0x5fcdd4>
   37094:	ldrbtmi	r9, [sl], #-2310	; 0xfffff6fa
   37098:	andcs	r4, r1, r3, lsl #12
   3709c:	ldc2l	7, cr15, [r8], #936	; 0x3a8
   370a0:			; <UNDEFINED> instruction: 0xf7cfe743
   370a4:	svclt	0x0000e9ee
   370a8:	andeq	pc, r2, r4, asr fp	; <UNPREDICTABLE>
   370ac:	andeq	r0, r0, ip, lsr #7
   370b0:	andeq	pc, r2, lr, asr #22
   370b4:	andeq	r0, r0, r0, lsl r4
   370b8:			; <UNDEFINED> instruction: 0x000006b4
   370bc:	andeq	r0, r0, r4, lsr #13
   370c0:	andeq	r0, r0, r8, ror #8
   370c4:	andeq	r0, r0, r4, lsr #6
   370c8:	andeq	r9, r1, r0, lsr r6
   370cc:			; <UNDEFINED> instruction: 0x000194b0
   370d0:	andeq	pc, r2, r6, lsl sl	; <UNPREDICTABLE>
   370d4:	andeq	r0, r0, ip, asr #11
   370d8:	andeq	r0, r0, r8, lsl #13
   370dc:	ldrdeq	r9, [r1], -r2
   370e0:			; <UNDEFINED> instruction: 0x000194bc
   370e4:	muleq	r1, r4, r3
   370e8:	muleq	r1, r8, r4
   370ec:	andeq	r9, r1, lr, asr r3
   370f0:	andeq	r9, r1, r4, asr #8
   370f4:	andeq	r9, r1, r2, asr #8
   370f8:			; <UNDEFINED> instruction: 0x4615b5f8
   370fc:	strmi	r4, [pc], -r6, lsl #12
   37100:			; <UNDEFINED> instruction: 0xf9b4f7ea
   37104:	ble	13e91c <full_module_path@@Base+0xc53b4>
   37108:	movwcs	fp, #269	; 0x10d
   3710c:	strtmi	r6, [r0], -fp, lsr #2
   37110:			; <UNDEFINED> instruction: 0x463abdf8
   37114:			; <UNDEFINED> instruction: 0x462b4631
   37118:			; <UNDEFINED> instruction: 0xf7ff2000
   3711c:	stmdacs	r0, {r0, r6, r8, sl, fp, ip, sp, lr, pc}
   37120:			; <UNDEFINED> instruction: 0x4620dbf2
   37124:	svclt	0x0000bdf8
   37128:	svcmi	0x00f0e92d
   3712c:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
   37130:	strmi	r8, [fp], r6, lsl #22
   37134:	ldrbtmi	r4, [ip], #-3312	; 0xfffff310
   37138:	andls	fp, r6, #189	; 0xbd
   3713c:	movwls	r4, #31471	; 0x7aef
   37140:	ldrbtmi	r4, [sl], #-3055	; 0xfffff411
   37144:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   37148:			; <UNDEFINED> instruction: 0xf04f933b
   3714c:	ldmib	sp, {r8, r9}^
   37150:	blcs	4be88 <_IO_stdin_used@@Base+0x6610>
   37154:	teqhi	sl, r0	; <UNPREDICTABLE>
   37158:	blmi	ffb09d08 <full_module_path@@Base+0xffa907a0>
   3715c:	stmiapl	r3!, {r1, r5, r7, fp, ip, lr}^
   37160:			; <UNDEFINED> instruction: 0xf8d36812
   37164:	bcs	5337c <_dist_code@@Base+0x7d4>
   37168:	tsthi	fp, r0, asr #32	; <UNPREDICTABLE>
   3716c:	ldrbtmi	r4, [r8], #-2279	; 0xfffff719
   37170:			; <UNDEFINED> instruction: 0xf10d4ee7
   37174:	ldcvs	8, cr0, [sl], {108}	; 0x6c
   37178:	ldrbtmi	r2, [lr], #-896	; 0xfffffc80
   3717c:	orrsgt	pc, r4, #14614528	; 0xdf0000
   37180:	ldrbtmi	r9, [ip], #516	; 0x204
   37184:	stmib	sp, {r0, r4, r5, fp, sp, lr}^
   37188:	strbmi	r7, [r0], -r1
   3718c:			; <UNDEFINED> instruction: 0xf8cd1a52
   37190:	bcc	a7198 <full_module_path@@Base+0x2dc30>
   37194:	andls	r4, r3, #26214400	; 0x1900000
   37198:			; <UNDEFINED> instruction: 0xf7cf2201
   3719c:	blmi	ff7f257c <full_module_path@@Base+0xff779014>
   371a0:			; <UNDEFINED> instruction: 0xf9b358e3
   371a4:	blcs	831e4 <full_module_path@@Base+0x9c7c>
   371a8:	ldmdavs	r3!, {r1, r3, r4, r8, sl, fp, ip, lr, pc}^
   371ac:	addmi	r1, fp, #1040	; 0x410
   371b0:	msrhi	(UNDEF: 100), r0
   371b4:			; <UNDEFINED> instruction: 0xf04faa3c
   371b8:	ldrmi	r0, [sl], #-1536	; 0xfffffa00
   371bc:	stcvs	8, cr15, [r4], {2}
   371c0:	msrhi	(UNDEF: 127), r0
   371c4:	rsbeq	pc, fp, #1073741827	; 0x40000003
   371c8:	ldrmi	r4, [r0], #-1091	; 0xfffffbbd
   371cc:			; <UNDEFINED> instruction: 0xf8032220
   371d0:	addmi	r2, r3, #1, 26	; 0x40
   371d4:	blmi	ff4ab9c8 <full_module_path@@Base+0xff432460>
   371d8:	subls	r2, sp, #0, 4
   371dc:	subsvs	r4, r9, fp, ror r4
   371e0:	ldrbtmi	r4, [fp], #-3023	; 0xfffff431
   371e4:	stmdacs	r0, {r3, r4, r7, fp, sp, lr}
   371e8:	rschi	pc, fp, r0
   371ec:			; <UNDEFINED> instruction: 0xf64468de
   371f0:	stmdavs	sl!, {r0, r1, r4, r6, r7, r8, ip, lr}^
   371f4:	msreq	(UNDEF: 98), r1
   371f8:	blne	fe4d12ac <full_module_path@@Base+0xfe457d44>
   371fc:	blvc	feaf2880 <full_module_path@@Base+0xfea79318>
   37200:	vst1.8	{d17-d18}, [pc :64], fp
   37204:	blx	fe0933f6 <full_module_path@@Base+0xfe019e8e>
   37208:	ldrbne	r5, [r2, r2, lsl #2]
   3720c:	adcne	lr, r1, #198656	; 0x30800
   37210:	movwcs	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
   37214:	svclt	0x00382b01
   37218:	cdp	3, 0, cr2, cr6, cr1, {0}
   3721c:			; <UNDEFINED> instruction: 0xeeb83a90
   37220:			; <UNDEFINED> instruction: 0xee899b66
   37224:	blmi	ff021e48 <full_module_path@@Base+0xfefa88e0>
   37228:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3722c:	bl	feeb7644 <full_module_path@@Base+0xfee3e0dc>
   37230:	bl	1af7238 <full_module_path@@Base+0x1a7dcd0>
   37234:			; <UNDEFINED> instruction: 0xf00e0101
   37238:	vldr.16	s30, [pc, #298]	; 3736a <fchmod@plt+0x307ae>
   3723c:	vldr	d7, [pc, #620]	; 374b0 <fchmod@plt+0x308f4>
   37240:	mcrr	11, 9, r6, r1, cr12
   37244:	vmov.32	d5[1], r0
   37248:	vdiv.f64	d7, d7, d7
   3724c:	vmul.f64	d8, d8, d9
   37250:	vldr	d8, [pc, #24]	; 37270 <fchmod@plt+0x306b4>
   37254:	vmov.32	r7, d20[1]
   37258:	vsqrt.f64	d24, d7
   3725c:	vpmin.u8	d31, d0, d0
   37260:	ldc	0, cr8, [pc, #588]	; 374b4 <fchmod@plt+0x308f8>
   37264:	blmi	fec560c8 <full_module_path@@Base+0xfebdcb60>
   37268:	movwls	r4, #38011	; 0x947b
   3726c:	blhi	232b14 <full_module_path@@Base+0x1b95ac>
   37270:	blge	ff072d4c <full_module_path@@Base+0xfeff97e4>
   37274:	blx	472e40 <full_module_path@@Base+0x3f98d8>
   37278:	addshi	pc, sl, r0, lsl #2
   3727c:	blvc	fe4f2900 <full_module_path@@Base+0xfe479398>
   37280:	streq	pc, [r9], r8, asr #12
   37284:	streq	pc, [r8], r8, asr #13
   37288:	cdpeq	0, 3, cr15, cr12, cr15, {2}
   3728c:			; <UNDEFINED> instruction: 0xf10d4ba7
   37290:	vldr.16	s0, [pc, #88]	; 372f0 <fchmod@plt+0x30734>
   37294:	andcs	r5, r1, #146432	; 0x23c00
   37298:	movwls	r4, #1147	; 0x47b
   3729c:	strbmi	r2, [r8], -r0, asr #6
   372a0:	blvs	232cd0 <full_module_path@@Base+0x1b9768>
   372a4:	mcr	6, 4, r4, cr10, cr9, {0}
   372a8:	vmov.f64	d23, #213	; 0xbea80000 -0.3281250
   372ac:	vnmla.f64	d5, d21, d10
   372b0:	blx	fe1cdcfa <full_module_path@@Base+0xfe154792>
   372b4:	strbne	r7, [pc, r5, lsl #24]!
   372b8:	cdp	4, 15, cr4, cr13, cr12, {5}
   372bc:	bl	ff2121dc <full_module_path@@Base+0xff198c74>
   372c0:	blx	3bd07a <full_module_path@@Base+0x343b12>
   372c4:	mrc	7, 0, r5, cr6, cr7, {0}
   372c8:			; <UNDEFINED> instruction: 0x97035a90
   372cc:	blvc	ff232dc8 <full_module_path@@Base+0xff1b9860>
   372d0:	bvc	b290c <full_module_path@@Base+0x393a4>
   372d4:	strvc	pc, [r5], -r6, lsl #23
   372d8:	strtmi	r1, [lr], #-2031	; 0xfffff811
   372dc:	strbtne	lr, [r6], -r7, asr #23
   372e0:	ldrpl	pc, [r6], -lr, lsl #22
   372e4:			; <UNDEFINED> instruction: 0xf7cf9602
   372e8:	blmi	fe4b2430 <full_module_path@@Base+0xfe438ec8>
   372ec:	ldmib	sp, {r9, sp}^
   372f0:	stmiapl	r5!, {r1, r2, r8, r9, sl, sp, lr}^
   372f4:	svclt	0x000845bb
   372f8:	strhtvs	r4, [sl], -r2
   372fc:	strbtcs	fp, [r4], -r8, lsl #30
   37300:			; <UNDEFINED> instruction: 0x4650d015
   37304:			; <UNDEFINED> instruction: 0xf00e4659
   37308:	vldr.16	s30, [pc, #90]	; 3736a <fchmod@plt+0x307ae>
   3730c:	mcrr	11, 7, r7, r1, cr3
   37310:			; <UNDEFINED> instruction: 0x46300b19
   37314:	mcr	6, 1, r4, cr9, cr9, {1}
   37318:			; <UNDEFINED> instruction: 0xf00e9b07
   3731c:	mcrr	9, 2, pc, r1, cr3	; <UNPREDICTABLE>
   37320:	vdup.32	d9, r0
   37324:	vmov.f64	d23, #215	; 0xbeb80000 -0.3593750
   37328:	vnmla.f64	d7, d23, d7
   3732c:	bmi	fe091d74 <full_module_path@@Base+0xfe01880c>
   37330:	movwcs	r4, #1625	; 0x659
   37334:	stmiapl	r2!, {r4, r6, r9, sl, lr}
   37338:			; <UNDEFINED> instruction: 0xf0056812
   3733c:	stmdbls	r9, {r0, r1, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   37340:	stc	6, cr4, [sp, #204]	; 0xcc
   37344:	stmib	sp, {r8, r9, fp, pc}^
   37348:	tstls	r2, r3, lsl #16
   3734c:	ldrbtmi	r4, [r9], #-2426	; 0xfffff686
   37350:	andcs	r4, r7, r2, lsl #12
   37354:			; <UNDEFINED> instruction: 0xff50f7ea
   37358:	bls	138a140 <full_module_path@@Base+0x1310bd8>
   3735c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   37360:			; <UNDEFINED> instruction: 0xf0004313
   37364:	bmi	1dd75c4 <full_module_path@@Base+0x1d5e05c>
   37368:	ldrbtmi	r4, [sl], #-2917	; 0xfffff49b
   3736c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37370:	subsmi	r9, sl, fp, lsr fp
   37374:	addshi	pc, r3, r0, asr #32
   37378:	ldc	0, cr11, [sp], #244	; 0xf4
   3737c:	pop	{r1, r2, r8, r9, fp, pc}
   37380:	ldmdami	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   37384:	uxtah	r4, r3, r8, ror #8
   37388:	blvc	15b2a0c <full_module_path@@Base+0x15394a4>
   3738c:	blhi	ff232e64 <full_module_path@@Base+0xff1b98fc>
   37390:	blx	472f5c <full_module_path@@Base+0x3f99f4>
   37394:	ldc	13, cr13, [pc, #440]	; 37554 <fchmod@plt+0x30998>
   37398:	blmi	1b160b8 <full_module_path@@Base+0x1a9cb50>
   3739c:	blge	ff072e78 <full_module_path@@Base+0xfeff9910>
   373a0:	movwls	r4, #38011	; 0x947b
   373a4:	blhi	232c4c <full_module_path@@Base+0x1b96e4>
   373a8:	blx	472f74 <full_module_path@@Base+0x3f9a0c>
   373ac:	svcge	0x0066f57f
   373b0:	stmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   373b4:	subcs	r4, r0, #1654784	; 0x194000
   373b8:			; <UNDEFINED> instruction: 0x46484479
   373bc:	ldc2l	0, cr15, [r8, #20]
   373c0:	mrc	7, 5, lr, cr7, cr3, {4}
   373c4:	vldr	d9, [pc]	; 373cc <fchmod@plt+0x30810>
   373c8:	str	sl, [ip, -r8, asr #22]!
   373cc:			; <UNDEFINED> instruction: 0xf10d4960
   373d0:	addcs	r0, r0, #108, 16	; 0x6c0000
   373d4:	blls	d72a58 <full_module_path@@Base+0xcf94f0>
   373d8:			; <UNDEFINED> instruction: 0x46404479
   373dc:	stc2l	0, cr15, [r8, #20]
   373e0:	ldrbtmi	r4, [fp], #-2908	; 0xfffff4a4
   373e4:	streq	pc, [r0, -r3, lsl #2]!
   373e8:	teqeq	r6, lr	; <illegal shifter operand>
   373ec:	bl	2084c0 <full_module_path@@Base+0x18ef58>
   373f0:	ldmib	r3, {r1, r2, r8, fp}^
   373f4:	bl	feeb7824 <full_module_path@@Base+0xfee3e2bc>
   373f8:	bl	1af7400 <full_module_path@@Base+0x1a7de98>
   373fc:			; <UNDEFINED> instruction: 0xf00e0101
   37400:			; <UNDEFINED> instruction: 0xf8d9f8b1
   37404:	stmdavs	sl!, {r2, ip, sp}^
   37408:	bne	ff4cdb08 <full_module_path@@Base+0xff4545a0>
   3740c:	ldc	8, cr6, [pc, #172]	; 374c0 <fchmod@plt+0x30904>
   37410:	blne	fe70e0b8 <full_module_path@@Base+0xfe694b50>
   37414:	bleq	5f2520 <full_module_path@@Base+0x578fb8>
   37418:	bicspl	pc, r3, r4, asr #12
   3741c:	msreq	(UNDEF: 98), r1
   37420:	rsbsvc	pc, sl, pc, asr #8
   37424:	blvs	2b2cc4 <full_module_path@@Base+0x23975c>
   37428:	smlabbpl	r2, r1, fp, pc	; <UNPREDICTABLE>
   3742c:	bl	ff0bd37c <full_module_path@@Base+0xff043e14>
   37430:	blx	3bebe <fchmod@plt+0x35302>
   37434:	blcs	80048 <full_module_path@@Base+0x6ae0>
   37438:	movwcs	fp, #7992	; 0x1f38
   3743c:	bcc	fe472c60 <full_module_path@@Base+0xfe3f96f8>
   37440:	blvc	1a32f28 <full_module_path@@Base+0x19b99c0>
   37444:	blhi	232e64 <full_module_path@@Base+0x1b98fc>
   37448:	blhi	1b2cf0 <full_module_path@@Base+0x139788>
   3744c:	blhi	1072f28 <full_module_path@@Base+0xff99c0>
   37450:	blx	47301c <full_module_path@@Base+0x3f9ab4>
   37454:	ldmib	sp, {r1, r3, r4, ip, lr, pc}^
   37458:	bl	fec7bc78 <full_module_path@@Base+0xfec02710>
   3745c:	bl	18b748c <full_module_path@@Base+0x183df24>
   37460:			; <UNDEFINED> instruction: 0xf00e010b
   37464:	mcrr	8, 7, pc, r1, cr15	; <UNPREDICTABLE>
   37468:	vdup.32	d7, r0
   3746c:	vdiv.f64	d7, d7, d8
   37470:	strbt	sl, [lr], r9, lsl #22
   37474:	ldrbtmi	r4, [fp], #-2872	; 0xfffff4c8
   37478:	ldrbt	r9, [r9], r9, lsl #6
   3747c:	andcs	sl, r0, #60, 22	; 0xf000
   37480:	rsbsvs	r4, r1, fp, lsl #8
   37484:			; <UNDEFINED> instruction: 0xf803924d
   37488:	strt	r2, [r9], r4, lsl #25
   3748c:	blge	672b10 <full_module_path@@Base+0x5f95a8>
   37490:	ldrdcs	lr, [r7], -pc	; <UNPREDICTABLE>
   37494:	eorvs	r2, fp, r1, lsl #6
   37498:	stc2l	7, cr15, [r4], #940	; 0x3ac
   3749c:			; <UNDEFINED> instruction: 0xf7cee763
   374a0:			; <UNDEFINED> instruction: 0x964deff0
   374a4:	svclt	0x0000e69c
   374a8:	andeq	r0, r0, r0
   374ac:	addmi	r4, pc, r0
   374b0:	andeq	r0, r0, r0
   374b4:	svccc	0x00500000
   374b8:	andeq	r0, r0, r0
   374bc:	teqmi	r0, r0
   374c0:	andeq	r0, r0, r0
   374c4:	cdpcc	0, 11, cr0, cr0, cr0, {0}
   374c8:	andeq	r0, r0, r0
   374cc:	submi	r0, lr, r0
   374d0:	andeq	r0, r0, r0
   374d4:	adcmi	r2, ip, r0
   374d8:	andeq	r0, r0, r0
   374dc:	subsmi	r0, r9, r0
   374e0:	andeq	r0, r0, r0
   374e4:	addsmi	r0, r0, r0
   374e8:	rscsle	sl, r1, #252, 18	; 0x3f0000
   374ec:	svccc	0x0050624d
	...
   374f8:	andeq	pc, r2, lr, lsl #16
   374fc:	andeq	pc, r2, r2, lsl #16
   37500:	andeq	r0, r0, ip, lsr #7
   37504:	andeq	r0, r0, r0, lsl #13
   37508:	andeq	r0, r0, r4, asr #7
   3750c:	andeq	r4, r1, r6, asr #30
   37510:	andeq	pc, r3, sl, ror #26
   37514:	ldrdeq	r9, [r1], -r2
   37518:	andeq	r0, r0, r0, asr #11
   3751c:	andeq	pc, r3, r8, lsl #26
   37520:	andeq	pc, r3, r2, lsl #26
   37524:			; <UNDEFINED> instruction: 0x0003fcbc
   37528:	ldrdeq	r9, [r1], -r4
   3752c:	andeq	r9, r1, r8, ror #5
   37530:	andeq	r0, r0, r8, lsr r3
   37534:	muleq	r0, ip, r4
   37538:	andeq	r9, r1, r2, asr #4
   3753c:	andeq	r0, r0, ip, lsl #9
   37540:	ldrdeq	pc, [r2], -sl
   37544:			; <UNDEFINED> instruction: 0x000191b4
   37548:	andeq	r9, r1, r4, lsr #3
   3754c:			; <UNDEFINED> instruction: 0x000191bc
   37550:	muleq	r1, r8, r1
   37554:	andeq	pc, r3, r2, lsl #22
   37558:	ldrdeq	r9, [r1], -r6
   3755c:	ldrlt	r4, [r8, #-2574]!	; 0xfffff5f2
   37560:	blmi	3c8750 <full_module_path@@Base+0x34f1e8>
   37564:	stmdavs	r3!, {r2, r4, r6, r7, fp, ip, lr}
   37568:	stfmid	f3, [sp, #-544]	; 0xfffffde0
   3756c:	ldmdavs	r2, {r1, r4, r6, r8, fp, ip, lr}
   37570:	bmi	365a20 <full_module_path@@Base+0x2ec4b8>
   37574:	ldrbtmi	r6, [sl], #-2776	; 0xfffff528
   37578:	andsvs	r1, r1, r9, lsl #20
   3757c:			; <UNDEFINED> instruction: 0x4601bd38
   37580:			; <UNDEFINED> instruction: 0xf7d44618
   37584:	stmdavs	r3!, {r0, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   37588:	strmi	r6, [r1], #-2713	; 0xfffff567
   3758c:	ldmibvs	r9, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   37590:	strmi	r6, [r1], #-2712	; 0xfffff568
   37594:	strb	r3, [ip, r1, lsl #18]!
   37598:	andeq	pc, r2, r4, ror #7
   3759c:	andeq	r0, r0, r8, asr r5
   375a0:	muleq	r0, r8, r5
   375a4:	andeq	pc, r3, lr, ror #18
   375a8:	blmi	9c9e44 <full_module_path@@Base+0x9508dc>
   375ac:	push	{r1, r3, r4, r5, r6, sl, lr}
   375b0:	strdlt	r4, [r6], r0
   375b4:	ldmpl	r3, {r2, r5, r8, sl, fp, lr}^
   375b8:	ldrbtmi	r4, [sp], #-3108	; 0xfffff3dc
   375bc:	movwls	r6, #22555	; 0x581b
   375c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   375c4:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
   375c8:	bmi	8a3b20 <full_module_path@@Base+0x82a5b8>
   375cc:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
   375d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   375d4:	subsmi	r9, sl, r5, lsl #22
   375d8:	andlt	sp, r6, pc, lsr #2
   375dc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   375e0:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   375e4:	strmi	r4, [lr], -r7, lsl #12
   375e8:	strbmi	r4, [r0], -r1, lsr #12
   375ec:	ldmda	r4, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   375f0:	stmiapl	fp!, {r3, r4, r8, r9, fp, lr}^
   375f4:			; <UNDEFINED> instruction: 0x300ef9b3
   375f8:	vstrle	d2, [sp, #-4]
   375fc:	andcs	r4, r1, #22528	; 0x5800
   37600:	stmib	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}^
   37604:	ldmib	r3, {r9, pc}^
   37608:	ldmib	r3, {r8, sl, lr}^
   3760c:	strtmi	r0, [r2], -r2, lsl #2
   37610:			; <UNDEFINED> instruction: 0xf7ff462b
   37614:	ldrb	pc, [r8, r9, lsl #27]	; <UNPREDICTABLE>
   37618:	ldrtmi	r2, [sl], -r1, lsl #6
   3761c:	ldrtmi	r9, [r8], -r1, lsl #6
   37620:			; <UNDEFINED> instruction: 0x46314633
   37624:	andhi	pc, r0, sp, asr #17
   37628:	ldc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
   3762c:	ldrbtmi	r4, [sl], #-2571	; 0xfffff5f5
   37630:	strmi	lr, [r2], #-2498	; 0xfffff63e
   37634:	strmi	lr, [r4], #-2498	; 0xfffff63e
   37638:			; <UNDEFINED> instruction: 0xf7cee7c7
   3763c:	svclt	0x0000ef22
   37640:	muleq	r2, r8, r3
   37644:	andeq	r0, r0, ip, lsr #7
   37648:	andeq	pc, r2, sl, lsl #7
   3764c:	andeq	r0, r0, r8, lsr r4
   37650:	andeq	pc, r2, r6, ror r3	; <UNPREDICTABLE>
   37654:	andeq	r0, r0, r0, asr #11
   37658:	andeq	r0, r0, r4, asr #7
   3765c:			; <UNDEFINED> instruction: 0x0003f8b6
   37660:	svcmi	0x00f0e92d
   37664:	cdpmi	0, 5, cr11, cr12, cr7, {4}
   37668:	ldclmi	6, cr4, [ip, #-612]	; 0xfffffd9c
   3766c:	cfldrdmi	mvd4, [ip], {126}	; 0x7e
   37670:	ldrbtmi	r5, [ip], #-2421	; 0xfffff68b
   37674:	stmdavs	sp!, {r1, r2, r9, sl, lr}
   37678:			; <UNDEFINED> instruction: 0xf04f9505
   3767c:	cfldr64mi	mvdx0, [r9, #-0]
   37680:	stmdavs	r3, {r5, r6, r8, fp, ip, lr}
   37684:	cmnle	r3, r0, lsl #22
   37688:	pkhtbmi	r4, r8, r7, asr #26
   3768c:	ldrbtmi	r4, [sp], #-1559	; 0xfffff9e9
   37690:	movwcc	r6, #6187	; 0x182b
   37694:	addshi	pc, sl, r0
   37698:	beq	373ad4 <full_module_path@@Base+0x2fa56c>
   3769c:	ldrbmi	r2, [r0], -r0, lsl #2
   376a0:	svc	0x00baf7ce
   376a4:	stmiapl	r3!, {r0, r4, r6, r8, r9, fp, lr}^
   376a8:			; <UNDEFINED> instruction: 0x300ef9b3
   376ac:	vstrle	d2, [ip, #-4]
   376b0:	stmiapl	r2!, {r0, r1, r2, r3, r6, r8, r9, fp, lr}^
   376b4:	ldrdcc	lr, [r2, -r2]
   376b8:	ldmdavs	r7, {r0, r1, r3, r4, r6, r7, r8, r9, fp, ip}
   376bc:	tsteq	r9, r1, ror #22
   376c0:			; <UNDEFINED> instruction: 0xf8d218f6
   376c4:	bl	125b6dc <full_module_path@@Base+0x11e2174>
   376c8:	mcrrmi	8, 0, r0, sl, cr1
   376cc:	bicspl	pc, r3, #68, 12	; 0x4400000
   376d0:	vqdmull.s<illegal width 8>	<illegal reg q12.5>, d1, d4
   376d4:	ldrbtmi	r0, [ip], #-866	; 0xfffffc9e
   376d8:	ldrdgt	pc, [ip], -sp
   376dc:	eoreq	pc, r0, r4, lsl #2
   376e0:	cdpvc	4, 7, cr15, cr10, cr15, {2}
   376e4:	tsteq	r2, r2, lsr #30
   376e8:	bleq	f22f0 <full_module_path@@Base+0x78d88>
   376ec:			; <UNDEFINED> instruction: 0xf8db5880
   376f0:	bl	feb3b708 <full_module_path@@Base+0xfeac21a0>
   376f4:	bl	fe9776fc <full_module_path@@Base+0xfe8fe194>
   376f8:	blx	fe0fa306 <full_module_path@@Base+0xfe080d9e>
   376fc:	b	13fc330 <full_module_path@@Base+0x1382dc8>
   37700:	bl	ff3166b4 <full_module_path@@Base+0xff29d14c>
   37704:	stmiavs	r3!, {r0, r1, r5, r7, r8, r9, fp, ip}
   37708:	andlt	pc, r0, lr, lsl #22
   3770c:	eorsle	r2, sl, r0, lsl #22
   37710:	svcvc	0x007af5b0
   37714:	stmibvs	r3!, {r2, r3, r5, r8, r9, ip, lr, pc}
   37718:	rsbvs	pc, r7, #1610612740	; 0x60000004
   3771c:	rsbvs	pc, r6, #1610612748	; 0x6000000c
   37720:			; <UNDEFINED> instruction: 0x67231c59
   37724:	movwne	lr, #15108	; 0x3b04
   37728:	andcs	pc, r1, r2, lsl #23
   3772c:	stmib	r3, {r1, r3, r6, r7, r8, r9, sl, ip}^
   37730:	stmib	r3, {r3, r8, sl, lr, pc}^
   37734:	bl	ff0d1764 <full_module_path@@Base+0xff0581fc>
   37738:	bl	f84c0 <full_module_path@@Base+0x7ef58>
   3773c:	bne	ff2f8550 <full_module_path@@Base+0xff27efe8>
   37740:	andcs	r6, r1, r3, lsr #3
   37744:	ldmda	r2!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37748:	ldrbtmi	r4, [fp], #-2859	; 0xfffff4d5
   3774c:	addmi	r6, r3, #1769472	; 0x1b0000
   37750:			; <UNDEFINED> instruction: 0xf1b0bf18
   37754:	svclt	0x00143fff
   37758:	andcs	r2, r0, r1
   3775c:	andls	sp, r1, r8, lsl #2
   37760:			; <UNDEFINED> instruction: 0x464b463a
   37764:			; <UNDEFINED> instruction: 0x46414630
   37768:	andge	pc, r0, sp, asr #17
   3776c:	ldc2l	7, cr15, [ip], {255}	; 0xff
   37770:	blmi	6ca000 <full_module_path@@Base+0x650a98>
   37774:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   37778:	blls	1917e8 <full_module_path@@Base+0x118280>
   3777c:	qsuble	r4, sl, r9
   37780:	pop	{r0, r1, r2, ip, sp, pc}
   37784:	vrecps.f32	q12, q8, q8
   37788:	addsmi	r5, r8, #220, 6	; 0x70000003
   3778c:	stmib	r4, {r1, r4, r8, fp, ip, lr, pc}^
   37790:	stmib	r4, {r1, r8, sl, lr, pc}^
   37794:	ldcmi	8, cr6, [sl, #-16]
   37798:			; <UNDEFINED> instruction: 0xf105447d
   3779c:			; <UNDEFINED> instruction: 0xf1050420
   377a0:	strcc	r0, [r8, #-3184]	; 0xfffff390
   377a4:	muleq	pc, r5, r8	; <UNPREDICTABLE>
   377a8:	andeq	lr, pc, r4, lsl #17
   377ac:	strmi	r3, [r4, #1040]!	; 0x410
   377b0:			; <UNDEFINED> instruction: 0xe7c6d1f8
   377b4:			; <UNDEFINED> instruction: 0xf1044422
   377b8:	movwcs	r0, #1288	; 0x508
   377bc:	ldrdeq	lr, [r8, -r2]
   377c0:	stmib	r4, {r9, sp}^
   377c4:	stm	r5, {r2, r8, r9, sp}
   377c8:	strb	r0, [r4, r3]!
   377cc:	cdp	7, 10, cr15, cr6, cr14, {6}
   377d0:	strb	r6, [r1, -r8, lsr #32]!
   377d4:	cdp	7, 5, cr15, cr4, cr14, {6}
   377d8:	ldrdeq	pc, [r2], -r8
   377dc:	andeq	r0, r0, ip, lsr #7
   377e0:	ldrdeq	pc, [r2], -r2
   377e4:	andeq	r0, r0, r8, lsr r4
   377e8:	andeq	r1, r3, r2, lsl #20
   377ec:	andeq	r0, r0, r0, asr #11
   377f0:	andeq	r0, r0, r4, asr #7
   377f4:	andeq	pc, r3, lr, lsl #16
   377f8:	andeq	r1, r3, r6, asr #18
   377fc:	ldrdeq	pc, [r2], -r0
   37800:	andeq	pc, r3, ip, asr #14
   37804:	mvnsmi	lr, sp, lsr #18
   37808:	stclmi	0, cr11, [r0], #-536	; 0xfffffde8
   3780c:	blmi	1849028 <full_module_path@@Base+0x17cfac0>
   37810:	ldrbtmi	r4, [ip], #-1551	; 0xfffff9f1
   37814:	ldrsbhi	pc, [ip, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
   37818:	stmiapl	r3!, {r1, r2, r4, r9, sl, lr}^
   3781c:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   37820:			; <UNDEFINED> instruction: 0xf04f9305
   37824:	blmi	173842c <full_module_path@@Base+0x16beec4>
   37828:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   3782c:			; <UNDEFINED> instruction: 0x300af9b3
   37830:	vstrle	d2, [r4, #-0]
   37834:	ldmdami	r9, {r0, r9, sl, lr}^
   37838:			; <UNDEFINED> instruction: 0xf7e34478
   3783c:	stmdage	r1, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   37840:			; <UNDEFINED> instruction: 0xff60f7e3
   37844:	blle	1d8184c <full_module_path@@Base+0x1d082e4>
   37848:			; <UNDEFINED> instruction: 0xf7e3a803
   3784c:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   37850:			; <UNDEFINED> instruction: 0xf7e4db70
   37854:	mcrrne	11, 2, pc, r3, cr3	; <UNPREDICTABLE>
   37858:	rsbsle	r4, r9, r4, lsl #12
   3785c:	teqle	r7, r0, lsl #16
   37860:	stmdals	r1, {r0, r9, sl, lr}
   37864:	cdp	7, 2, cr15, cr6, cr14, {6}
   37868:	blle	1301870 <full_module_path@@Base+0x1288308>
   3786c:			; <UNDEFINED> instruction: 0xf7cf9802
   37870:	stmdacs	r0, {r1, r2, r5, r6, r8, fp, sp, lr, pc}
   37874:	stmdals	r3, {r1, r2, r6, r8, r9, fp, ip, lr, pc}
   37878:	stmdb	r0!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3787c:	blle	1081884 <full_module_path@@Base+0x100831c>
   37880:	tstcs	r1, r4, lsl #16
   37884:	cdp	7, 1, cr15, cr6, cr14, {6}
   37888:	blle	f01890 <full_module_path@@Base+0xe88328>
   3788c:	stmdacs	r0, {r0, fp, ip, pc}
   37890:	stmdals	r4, {r0, r2, r3, r6, r8, ip, lr, pc}
   37894:	cmple	r3, r1, lsl #16
   37898:			; <UNDEFINED> instruction: 0xf7e32000
   3789c:	blmi	1077528 <full_module_path@@Base+0xffdfc0>
   378a0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   378a4:	blcs	51918 <undetermined_hostname@@Base+0x7c>
   378a8:			; <UNDEFINED> instruction: 0x4629dc3d
   378ac:			; <UNDEFINED> instruction: 0xf7ce6828
   378b0:			; <UNDEFINED> instruction: 0xf7ceed9a
   378b4:	bmi	f33764 <full_module_path@@Base+0xeba1fc>
   378b8:	ldrbtmi	r6, [sl], #-2091	; 0xfffff7d5
   378bc:	andcs	r6, r3, r1, lsl #16
   378c0:			; <UNDEFINED> instruction: 0xf8e6f7ea
   378c4:	subscs	r4, r5, #56, 18	; 0xe0000
   378c8:	ldrbtmi	r2, [r9], #-14
   378cc:			; <UNDEFINED> instruction: 0xff18f7df
   378d0:			; <UNDEFINED> instruction: 0xf7cf9804
   378d4:	stmdacs	r0, {r2, r4, r5, r8, fp, sp, lr, pc}
   378d8:	stmdals	r1, {r3, r6, r8, r9, fp, ip, lr, pc}
   378dc:	stmdb	lr!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   378e0:	blle	11018e8 <full_module_path@@Base+0x1088380>
   378e4:	andcc	lr, r2, #3620864	; 0x374000
   378e8:	bmi	c4f9d8 <full_module_path@@Base+0xbd6470>
   378ec:	blmi	a4f9c0 <full_module_path@@Base+0x9d6458>
   378f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   378f4:	blls	191964 <full_module_path@@Base+0x1183fc>
   378f8:	qdaddle	r4, sl, r5
   378fc:	andlt	r4, r6, r0, lsr #12
   37900:	ldrhhi	lr, [r0, #141]!	; 0x8d
   37904:	svc	0x0080f7ce
   37908:	ldrbtmi	r4, [sl], #-2601	; 0xfffff5d7
   3790c:	andcs	r6, r3, r1, lsl #16
   37910:			; <UNDEFINED> instruction: 0xf8bef7ea
   37914:	subcs	r4, sl, #638976	; 0x9c000
   37918:	ldrbtmi	r2, [r9], #-14
   3791c:	mrc2	7, 7, pc, cr0, cr15, {6}
   37920:	stmdb	ip, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37924:			; <UNDEFINED> instruction: 0x2001e7b8
   37928:	cdp2	7, 13, cr15, cr10, cr3, {7}
   3792c:			; <UNDEFINED> instruction: 0xf7cfe7bd
   37930:	str	lr, [lr, r6, lsl #18]!
   37934:	svc	0x0068f7ce
   37938:	ldrbtmi	r4, [sl], #-2591	; 0xfffff5e1
   3793c:	andcs	r6, r3, r1, lsl #16
   37940:			; <UNDEFINED> instruction: 0xf8a6f7ea
   37944:	eorscs	r4, fp, #475136	; 0x74000
   37948:	ldrbtmi	r2, [r9], #-14
   3794c:	mrc2	7, 6, pc, cr8, cr15, {6}
   37950:	svc	0x005af7ce
   37954:	ldrbtmi	r4, [sl], #-2586	; 0xfffff5e6
   37958:	andcs	r6, r3, r1, lsl #16
   3795c:			; <UNDEFINED> instruction: 0xf898f7ea
   37960:	subcs	r4, r1, #24, 18	; 0x60000
   37964:	ldrbtmi	r2, [r9], #-14
   37968:	mcr2	7, 6, pc, cr10, cr15, {6}	; <UNPREDICTABLE>
   3796c:	svc	0x004cf7ce
   37970:	ldrbtmi	r4, [sl], #-2581	; 0xfffff5eb
   37974:	andcs	r6, r3, r1, lsl #16
   37978:			; <UNDEFINED> instruction: 0xf88af7ea
   3797c:	subscs	r4, sl, #311296	; 0x4c000
   37980:	ldrbtmi	r2, [r9], #-14
   37984:	mrc2	7, 5, pc, cr12, cr15, {6}
   37988:	ldcl	7, cr15, [sl, #-824]!	; 0xfffffcc8
   3798c:	andeq	pc, r2, r2, lsr r1	; <UNPREDICTABLE>
   37990:	andeq	r0, r0, ip, lsr #7
   37994:	andeq	pc, r2, r8, lsr #2
   37998:	andeq	r0, r0, r0, lsl #11
   3799c:	andeq	r8, r1, r4, ror sp
   379a0:	andeq	r0, r0, r0, asr #9
   379a4:	andeq	r8, r1, sl, lsr #26
   379a8:	strdeq	r8, [r1], -lr
   379ac:	andeq	pc, r2, r4, asr r0	; <UNPREDICTABLE>
   379b0:	andeq	r8, r1, r6, asr #25
   379b4:	andeq	r8, r1, lr, lsr #25
   379b8:	andeq	r0, r1, r6, ror #25
   379bc:	andeq	r8, r1, lr, ror ip
   379c0:	andeq	r7, r1, r6, lsr fp
   379c4:	andeq	r8, r1, r2, ror #24
   379c8:	andeq	r8, r1, r6, lsl #25
   379cc:	andeq	r8, r1, r6, asr #24
   379d0:	svcmi	0x00f0e92d
   379d4:	cdpmi	0, 7, cr11, cr2, cr9, {4}
   379d8:	ldrbtmi	r4, [lr], #-3186	; 0xfffff38e
   379dc:			; <UNDEFINED> instruction: 0xf8dd4d72
   379e0:	ldmdbpl	r4!, {r3, r6, sp, pc}
   379e4:			; <UNDEFINED> instruction: 0x461e447d
   379e8:	strls	r6, [r7], #-2084	; 0xfffff7dc
   379ec:	streq	pc, [r0], #-79	; 0xffffffb1
   379f0:			; <UNDEFINED> instruction: 0xf8554c6e
   379f4:			; <UNDEFINED> instruction: 0xf8dbb004
   379f8:	blcs	43a00 <fchmod@plt+0x3ce44>
   379fc:	sbchi	pc, r6, r0
   37a00:	stmdage	r3, {r7, r9, sl, lr}
   37a04:	ldrmi	r4, [r7], -r9, lsl #13
   37a08:	cdp2	7, 7, cr15, cr12, cr3, {7}
   37a0c:	vmlal.s8	q9, d0, d0
   37a10:	stmdage	r5, {r0, r4, r7, pc}
   37a14:	cdp2	7, 7, cr15, cr6, cr3, {7}
   37a18:	vmlal.s8	q9, d0, d0
   37a1c:			; <UNDEFINED> instruction: 0xf7e4808b
   37a20:	vmovne	s27, s28, pc, r3
   37a24:			; <UNDEFINED> instruction: 0xf0004604
   37a28:	stmdacs	r0, {r0, r1, r5, r7, pc}
   37a2c:	bmi	186bf28 <full_module_path@@Base+0x17f29c0>
   37a30:			; <UNDEFINED> instruction: 0xf8cb2001
   37a34:			; <UNDEFINED> instruction: 0xf04f4000
   37a38:	blmi	17c423c <full_module_path@@Base+0x174acd4>
   37a3c:	andsvs	r5, r0, sl, lsr #17
   37a40:	blmi	178ddf0 <full_module_path@@Base+0x1714888>
   37a44:	bmi	178fa90 <full_module_path@@Base+0x1716528>
   37a48:	blmi	178ddf4 <full_module_path@@Base+0x171488c>
   37a4c:	stmiapl	sl!, {r2, r3, sp, lr}
   37a50:	stmiapl	fp!, {r2, r4, sp, lr}^
   37a54:	tstlt	r2, sl, lsl r8
   37a58:			; <UNDEFINED> instruction: 0xf7ea601c
   37a5c:	blmi	16b5a90 <full_module_path@@Base+0x163c528>
   37a60:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   37a64:	teqle	sl, r0, lsl #22
   37a68:	tstcs	r0, r3, lsl #16
   37a6c:	stc	7, cr15, [r2, #-824]!	; 0xfffffcc8
   37a70:	blle	1481a78 <full_module_path@@Base+0x1408510>
   37a74:			; <UNDEFINED> instruction: 0xf7cf9804
   37a78:	stmdacs	r0, {r1, r5, r6, fp, sp, lr, pc}
   37a7c:	stmdals	r5, {r2, r3, r6, r8, r9, fp, ip, lr, pc}
   37a80:	ldmda	ip, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37a84:	blle	1201a8c <full_module_path@@Base+0x1188524>
   37a88:	tstcs	r1, r6, lsl #16
   37a8c:	ldc	7, cr15, [r2, #-824]	; 0xfffffcc8
   37a90:	blle	1081a98 <full_module_path@@Base+0x1008530>
   37a94:	stmdacs	r0, {r0, r1, fp, ip, pc}
   37a98:	stmdals	r6, {r3, r4, r5, r8, ip, lr, pc}
   37a9c:	teqle	r2, r1, lsl #16
   37aa0:	blx	475a0a <full_module_path@@Base+0x3fc4a2>
   37aa4:	strbmi	r4, [r0], -r9, asr #12
   37aa8:	stmdals	r6, {r4, r6, r7, r8, r9, sl, lr}
   37aac:	stmda	r6, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37ab0:	blle	1381ab8 <full_module_path@@Base+0x1308550>
   37ab4:			; <UNDEFINED> instruction: 0xf7cf9803
   37ab8:	stmdacs	r0, {r1, r6, fp, sp, lr, pc}
   37abc:	ldmib	sp, {r3, r6, r8, r9, fp, ip, lr, pc}^
   37ac0:	eorsvs	r3, sl, r4, lsl #4
   37ac4:	eorsvs	r4, r3, r0, asr #20
   37ac8:	ldrbtmi	r4, [sl], #-2870	; 0xfffff4ca
   37acc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37ad0:	subsmi	r9, sl, r7, lsl #22
   37ad4:	strtmi	sp, [r0], -sl, asr #2
   37ad8:	pop	{r0, r3, ip, sp, pc}
   37adc:	bmi	f1baa4 <full_module_path@@Base+0xea253c>
   37ae0:	movwls	r3, #4865	; 0x1301
   37ae4:	stmdage	r1, {r1, r8, fp, sp, pc}
   37ae8:	ldmdavs	fp, {r0, r1, r3, r5, r7, fp, ip, lr}
   37aec:			; <UNDEFINED> instruction: 0xf7ef9302
   37af0:	stmdacs	r0, {r0, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   37af4:			; <UNDEFINED> instruction: 0xf7edd1b8
   37af8:	ldmdbmi	r5!, {r0, r1, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   37afc:	mulcs	r1, r5, r2
   37b00:			; <UNDEFINED> instruction: 0xf7df4479
   37b04:			; <UNDEFINED> instruction: 0xf7cffdfd
   37b08:	bfi	lr, sl, (invalid: 16:9)
   37b0c:	ldmda	r6, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37b10:	stmdacs	r1, {r1, r2, fp, ip, pc}
   37b14:	ldrb	sp, [r6, r4, asr #1]!
   37b18:	cdp	7, 7, cr15, cr6, cr14, {6}
   37b1c:	ldrbtmi	r4, [sl], #-2605	; 0xfffff5d3
   37b20:	andcs	r6, r3, r1, lsl #16
   37b24:			; <UNDEFINED> instruction: 0xffb4f7e9
   37b28:	addscs	r4, lr, #704512	; 0xac000
   37b2c:	ldrbtmi	r2, [r9], #-14
   37b30:	stc2l	7, cr15, [r6, #892]!	; 0x37c
   37b34:	cdp	7, 6, cr15, cr8, cr14, {6}
   37b38:	ldrbtmi	r4, [sl], #-2600	; 0xfffff5d8
   37b3c:	andcs	r6, r3, r1, lsl #16
   37b40:			; <UNDEFINED> instruction: 0xffa6f7e9
   37b44:	rsbscs	r4, sl, #622592	; 0x98000
   37b48:	ldrbtmi	r2, [r9], #-14
   37b4c:	ldc2l	7, cr15, [r8, #892]	; 0x37c
   37b50:	cdp	7, 5, cr15, cr10, cr14, {6}
   37b54:	ldrbtmi	r4, [sl], #-2595	; 0xfffff5dd
   37b58:	andcs	r6, r3, r1, lsl #16
   37b5c:			; <UNDEFINED> instruction: 0xff98f7e9
   37b60:	adccs	r4, sp, #540672	; 0x84000
   37b64:	ldrbtmi	r2, [r9], #-14
   37b68:	stc2l	7, cr15, [sl, #892]	; 0x37c
   37b6c:	stc	7, cr15, [r8], {206}	; 0xce
   37b70:	cdp	7, 4, cr15, cr10, cr14, {6}
   37b74:	ldrbtmi	r4, [sl], #-2589	; 0xfffff5e3
   37b78:	andcs	r6, r3, r1, lsl #16
   37b7c:			; <UNDEFINED> instruction: 0xff88f7e9
   37b80:	addcs	r4, r0, #442368	; 0x6c000
   37b84:	ldrbtmi	r2, [r9], #-14
   37b88:	ldc2	7, cr15, [sl, #892]!	; 0x37c
   37b8c:	rsbscs	r4, r5, #25600	; 0x6400
   37b90:	ldmdami	sl, {r0, r3, r4, r8, fp, lr}
   37b94:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   37b98:			; <UNDEFINED> instruction: 0xf7cf4478
   37b9c:	svclt	0x0000e802
   37ba0:	andeq	lr, r2, sl, ror #30
   37ba4:	andeq	r0, r0, ip, lsr #7
   37ba8:	andeq	lr, r2, r0, ror #30
   37bac:	strdeq	r0, [r0], -ip
   37bb0:	andeq	r0, r0, r8, lsr r4
   37bb4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   37bb8:			; <UNDEFINED> instruction: 0x000003b4
   37bbc:	andeq	r0, r0, r8, asr #8
   37bc0:	andeq	r0, r0, r0, ror #7
   37bc4:	ldrdeq	r0, [r0], -ip
   37bc8:	andeq	lr, r2, sl, ror lr
   37bcc:	andeq	r0, r0, r4, ror #6
   37bd0:	andeq	r8, r1, r8, asr #21
   37bd4:			; <UNDEFINED> instruction: 0x00018ab2
   37bd8:	muleq	r1, sl, sl
   37bdc:	andeq	r0, r1, r6, ror #21
   37be0:	andeq	r8, r1, lr, ror sl
   37be4:	andeq	r8, r1, r2, lsr #21
   37be8:	andeq	r8, r1, r2, ror #20
   37bec:	andeq	r7, r1, r6, lsl r9
   37bf0:	andeq	r8, r1, r2, asr #20
   37bf4:	andeq	r8, r1, r0, lsl #21
   37bf8:	andeq	r8, r1, r2, lsr sl
   37bfc:	andeq	r8, r1, r0, ror sl
   37c00:	stmdavs	r9, {fp, sp, lr}
   37c04:	bllt	1075b44 <full_module_path@@Base+0xffc5dc>
   37c08:			; <UNDEFINED> instruction: 0x4604b510
   37c0c:	svc	0x008af7ce
   37c10:	svclt	0x00cc2800
   37c14:	movwcs	r2, #769	; 0x301
   37c18:	svclt	0x000c280a
   37c1c:			; <UNDEFINED> instruction: 0xf0032300
   37c20:	teqlt	r3, r1, lsl #6
   37c24:			; <UNDEFINED> instruction: 0xf7ce4620
   37c28:	stmdacs	sl, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   37c2c:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   37c30:	ldclt	12, cr13, [r0, #-992]	; 0xfffffc20
   37c34:	mcrne	5, 2, fp, cr12, cr8, {7}
   37c38:			; <UNDEFINED> instruction: 0x4605d414
   37c3c:			; <UNDEFINED> instruction: 0xf7ce460f
   37c40:	stmibne	r9!, {r3, r4, r7, r8, sl, fp, sp, lr, pc}^
   37c44:	and	r6, r1, r6, lsl #16
   37c48:	movwle	r3, #39937	; 0x9c01
   37c4c:	stccc	8, cr15, [r1, #-68]	; 0xffffffbc
   37c50:	andscs	pc, r3, r6, lsr r8	; <UNPREDICTABLE>
   37c54:	ldrbtle	r0, [r7], #1170	; 0x492
   37c58:	svclt	0x00182b5c
   37c5c:	ldrbtcc	pc, [pc], #79	; 37c64 <fchmod@plt+0x310a8>	; <UNPREDICTABLE>
   37c60:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   37c64:	ldrbtcc	pc, [pc], #79	; 37c6c <fchmod@plt+0x310b0>	; <UNPREDICTABLE>
   37c68:	svclt	0x0000e7fa
   37c6c:			; <UNDEFINED> instruction: 0x4606b570
   37c70:	svc	0x0058f7ce
   37c74:			; <UNDEFINED> instruction: 0xf7ce4604
   37c78:			; <UNDEFINED> instruction: 0x4605ed7c
   37c7c:	stccs	0, cr14, [sl], {4}
   37c80:			; <UNDEFINED> instruction: 0xf7ced008
   37c84:			; <UNDEFINED> instruction: 0x4604ef50
   37c88:	ldrtmi	r6, [r0], -fp, lsr #16
   37c8c:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
   37c90:	ldrbtle	r0, [r4], #1179	; 0x49b
   37c94:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   37c98:	svcmi	0x00f0e92d
   37c9c:	svcmi	0x00982600
   37ca0:			; <UNDEFINED> instruction: 0xf8dfb083
   37ca4:	strmi	fp, [r0], r0, ror #4
   37ca8:	subsge	pc, ip, #14614528	; 0xdf0000
   37cac:	ldrbtmi	r4, [fp], #1151	; 0x47f
   37cb0:	ldrbtmi	r4, [sl], #1556	; 0x614
   37cb4:	tstls	r0, r5, lsr r6
   37cb8:	mrcne	8, 2, r6, cr3, cr10, {1}
   37cbc:	sfmle	f4, 4, [lr, #-684]!	; 0xfffffd54
   37cc0:	stclle	12, cr2, [sl], #-128	; 0xffffff80
   37cc4:	blle	197ee50 <full_module_path@@Base+0x19058e8>
   37cc8:	blcs	87ee5c <full_module_path@@Base+0x8058f4>
   37ccc:	ldm	pc, {r1, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   37cd0:	subspl	pc, r0, r3
   37cd4:	cmnvs	r1, r1, ror #2
   37cd8:	cmnvs	r1, r1, ror #2
   37cdc:	cmnvs	r1, r9, lsr r1
   37ce0:	cmnvs	r1, r1, ror #2
   37ce4:	cmnvs	r1, r1, ror #2
   37ce8:	cmnvs	r1, r1, ror #2
   37cec:	cmnvs	r1, r1, ror #2
   37cf0:	stmdbcc	r1!, {r0, r5, r6, r8, sp, lr}^
   37cf4:	strtmi	r4, [r9], -r5, lsl #23
   37cf8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
   37cfc:			; <UNDEFINED> instruction: 0xf7ff4620
   37d00:	mcrne	15, 0, pc, cr5, cr9, {4}	; <UNPREDICTABLE>
   37d04:	rschi	pc, r2, r0, asr #5
   37d08:	adchi	pc, r4, r0, asr #32
   37d0c:	strbmi	r4, [r0], -lr, lsr #12
   37d10:	svc	0x0008f7ce
   37d14:	mrcne	8, 2, r6, cr3, cr10, {1}
   37d18:	strmi	r4, [r4], -fp, lsr #5
   37d1c:			; <UNDEFINED> instruction: 0xf502dcd0
   37d20:	ldmdavs	r8!, {r7, r9, sp, lr}^
   37d24:	eorsvs	r2, sl, r1, lsl #2
   37d28:	stc2l	7, cr15, [r4, #916]	; 0x394
   37d2c:	stmdacs	r0, {r3, r4, r5, r6, sp, lr}
   37d30:	bmi	1e2c450 <full_module_path@@Base+0x1db2ee8>
   37d34:	ldmdbmi	r7!, {r1, r2, sp}^
   37d38:	ldrbtmi	r2, [sl], #-1536	; 0xfffffa00
   37d3c:			; <UNDEFINED> instruction: 0xf7ea4479
   37d40:	eor	pc, r3, fp, asr sl	; <UNPREDICTABLE>
   37d44:	ldrdls	pc, [r4], -sl
   37d48:	mulcs	r0, r9, r8
   37d4c:			; <UNDEFINED> instruction: 0xf0002a26
   37d50:			; <UNDEFINED> instruction: 0xf7ce80ad
   37d54:	stmdavs	r2, {r1, r2, r3, r8, sl, fp, sp, lr, pc}
   37d58:	andscs	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
   37d5c:	ldrble	r0, [sl, #-1170]	; 0xfffffb6e
   37d60:	strbmi	r2, [r0], -r0, lsr #4
   37d64:	andcs	pc, r6, r9, lsl #16
   37d68:			; <UNDEFINED> instruction: 0xf7ff1c75
   37d6c:			; <UNDEFINED> instruction: 0x4604ff7f
   37d70:	blmi	1ab1c00 <full_module_path@@Base+0x1a38698>
   37d74:	bmi	1a80d7c <full_module_path@@Base+0x1a07814>
   37d78:	ldrbtmi	r2, [fp], #-6
   37d7c:	ldrbtmi	r4, [sl], #-2408	; 0xfffff698
   37d80:	ldmdavs	fp, {r0, r9, sl, sp}^
   37d84:	ldrbpl	r4, [ip, #-1145]	; 0xfffffb87
   37d88:	blx	df5d38 <full_module_path@@Base+0xd7c7d0>
   37d8c:	andlt	r4, r3, r0, lsr r6
   37d90:	svchi	0x00f0e8bd
   37d94:	ldrdls	pc, [r4], -fp
   37d98:	ldccs	7, cr14, [sp], #-876	; 0xfffffc94
   37d9c:	mcrcs	1, 0, sp, cr0, cr10, {7}
   37da0:	adchi	pc, r0, r0
   37da4:	andcs	r4, r0, #97280	; 0x17c00
   37da8:	ldclne	6, cr4, [r7], #-256	; 0xffffff00
   37dac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   37db0:			; <UNDEFINED> instruction: 0xf7ff559a
   37db4:			; <UNDEFINED> instruction: 0x4604ff5b
   37db8:			; <UNDEFINED> instruction: 0xf3402c00
   37dbc:	mrcmi	0, 2, r8, cr10, cr11, {4}
   37dc0:			; <UNDEFINED> instruction: 0xf8df46b9
   37dc4:	ldrtmi	fp, [sp], -r8, ror #2
   37dc8:	ldrdge	pc, [r4, #-143]!	; 0xffffff71
   37dcc:	ldrbtmi	r4, [fp], #1150	; 0x47e
   37dd0:	ldmdavs	r2!, {r1, r3, r4, r5, r6, r7, sl, lr}
   37dd4:	adcmi	r1, r9, #1296	; 0x510
   37dd8:	stccs	13, cr13, [sl], {70}	; 0x46
   37ddc:	stccs	0, cr13, [sp], {81}	; 0x51
   37de0:			; <UNDEFINED> instruction: 0xf8dad031
   37de4:	stclne	0, cr1, [sl], #-16
   37de8:	strbpl	r9, [ip, #-513]	; 0xfffffdff
   37dec:			; <UNDEFINED> instruction: 0xf7ce4615
   37df0:	bls	b30f8 <full_module_path@@Base+0x39b90>
   37df4:	strbmi	r6, [r0], -r1, lsl #16
   37df8:	andsne	pc, r4, r1, lsr r8	; <UNPREDICTABLE>
   37dfc:	svcpl	0x0000f411
   37e00:	ldrmi	fp, [r1], r8, lsl #30
   37e04:	cdp	7, 8, cr15, cr14, cr14, {6}
   37e08:	stccs	6, cr4, [r0], {4}
   37e0c:	bmi	12af198 <full_module_path@@Base+0x1235c30>
   37e10:	ldmdavs	r4, {r1, r3, r4, r5, r6, sl, lr}^
   37e14:			; <UNDEFINED> instruction: 0xf809e03d
   37e18:	strbmi	r4, [r0], -r5
   37e1c:	cdp	7, 8, cr15, cr2, cr14, {6}
   37e20:	ldrtmi	r1, [r5], -lr, ror #24
   37e24:	strb	r4, [r7, -r4, lsl #12]
   37e28:	stc	7, cr15, [r2], #824	; 0x338
   37e2c:	strtmi	r1, [r2], #-3178	; 0xfffff396
   37e30:	stmdavs	r0, {r0, r3, r5, r7, r9, sl, lr}
   37e34:	stcne	8, cr15, [r1, #-72]	; 0xffffffb8
   37e38:	andsne	pc, r1, r0, lsr r8	; <UNPREDICTABLE>
   37e3c:	strle	r0, [r2, #-1163]	; 0xfffffb75
   37e40:	stmdbeq	r1, {r0, r3, r4, r5, r7, r8, ip, sp, lr, pc}
   37e44:			; <UNDEFINED> instruction: 0x4640d2f6
   37e48:	cdp	7, 6, cr15, cr12, cr14, {6}
   37e4c:	stccs	6, cr4, [r0], {4}
   37e50:			; <UNDEFINED> instruction: 0xe7dcdcbf
   37e54:			; <UNDEFINED> instruction: 0xf814442c
   37e58:	blcs	846e64 <full_module_path@@Base+0x7cd8fc>
   37e5c:			; <UNDEFINED> instruction: 0xf105bf08
   37e60:			; <UNDEFINED> instruction: 0xf47f36ff
   37e64:			; <UNDEFINED> instruction: 0xe752af53
   37e68:	addvs	pc, r0, #8388608	; 0x800000
   37e6c:	tstcs	r1, r0, ror r8
   37e70:			; <UNDEFINED> instruction: 0xf7e56032
   37e74:	rsbsvs	pc, r0, pc, lsl sp	; <UNPREDICTABLE>
   37e78:			; <UNDEFINED> instruction: 0xf43f2800
   37e7c:	stccs	15, cr10, [sl], {90}	; 0x5a
   37e80:			; <UNDEFINED> instruction: 0xf8dbd1ad
   37e84:	strtmi	r4, [r9], -r4
   37e88:			; <UNDEFINED> instruction: 0xf7ff4620
   37e8c:	mcrne	14, 0, pc, cr5, cr3, {6}	; <UNPREDICTABLE>
   37e90:	vldr	s27, [sp, #808]	; 0x328
   37e94:	andcs	r7, r0, #0, 20
   37e98:	strtmi	r1, [r0], -r1, ror #19
   37e9c:	andcs	pc, r9, r4, lsl #16
   37ea0:	bcc	fe473704 <full_module_path@@Base+0xfe3fa19c>
   37ea4:	pop	{r0, r1, ip, sp, pc}
   37ea8:			; <UNDEFINED> instruction: 0x47184ff0
   37eac:	strbmi	r2, [r0], -r0, lsl #4
   37eb0:	andcs	pc, r6, r9, lsl #16
   37eb4:			; <UNDEFINED> instruction: 0xf7ff1c77
   37eb8:	ldmdacs	sp!, {r0, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   37ebc:			; <UNDEFINED> instruction: 0xf47f4604
   37ec0:			; <UNDEFINED> instruction: 0x4640af7b
   37ec4:	mrc2	7, 6, pc, cr2, cr15, {7}
   37ec8:	ldrb	r4, [r5, -r4, lsl #12]!
   37ecc:	ldmdbmi	sl, {r9, sp}
   37ed0:	strtmi	r5, [r3], -r2, lsr #11
   37ed4:	ldrbtmi	r4, [r9], #-2585	; 0xfffff5e7
   37ed8:	strcs	r2, [r1], -r6
   37edc:			; <UNDEFINED> instruction: 0xf7ea447a
   37ee0:	ldrb	pc, [r3, -fp, lsl #19]	; <UNPREDICTABLE>
   37ee4:	andcs	r4, r6, r6, lsl sl
   37ee8:	ldrbtmi	r4, [sl], #-2326	; 0xfffff6ea
   37eec:			; <UNDEFINED> instruction: 0xf7ea4479
   37ef0:	strb	pc, [fp, -r3, lsl #19]	; <UNPREDICTABLE>
   37ef4:	ssatmi	r4, #26, r4, lsl #20
   37ef8:	ldmdavs	r4, {r1, r3, r4, r5, r6, sl, lr}^
   37efc:	svclt	0x0000e7c9
   37f00:	andeq	pc, r3, ip, lsr #5
   37f04:	andeq	pc, r3, sl, lsr #5
   37f08:	andeq	pc, r3, r6, lsr #5
   37f0c:	andeq	pc, r3, r0, ror #4
   37f10:	andeq	r8, r1, r6, ror #17
   37f14:	strdeq	r8, [r1], -ip
   37f18:	ldrdeq	pc, [r3], -lr
   37f1c:	andeq	r8, r1, r2, lsr #17
   37f20:	andeq	r8, r1, r8, lsr r9
   37f24:	andeq	pc, r3, ip, lsr #3
   37f28:	andeq	pc, r3, ip, lsl #3
   37f2c:	andeq	pc, r3, sl, lsl #3
   37f30:	andeq	pc, r3, r8, lsl #3
   37f34:	andeq	pc, r3, r8, asr #2
   37f38:			; <UNDEFINED> instruction: 0x000187b2
   37f3c:	andeq	r8, r1, r4, asr #14
   37f40:	andeq	r8, r1, r6, lsr r7
   37f44:	andeq	r8, r1, r0, ror r7
   37f48:	andeq	pc, r3, r0, rrx
   37f4c:	svcmi	0x00f8e92d
   37f50:	ldrmi	r4, [r2], r9, lsl #13
   37f54:			; <UNDEFINED> instruction: 0xf7ff4606
   37f58:	stmdacs	r0, {r0, r3, r7, r9, sl, fp, ip, sp, lr, pc}
   37f5c:			; <UNDEFINED> instruction: 0xf8dfdd33
   37f60:	ldrbtmi	r8, [r8], #404	; 0x194
   37f64:	blmi	196ffb0 <full_module_path@@Base+0x18f6a48>
   37f68:	stmdbmi	r4!, {r1, r9, sl, lr}^
   37f6c:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
   37f70:	stmib	r3, {r0, r3, r4, r5, r6, sl, lr}^
   37f74:			; <UNDEFINED> instruction: 0xf7ff9a02
   37f78:	stmdacs	r1, {r0, r1, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
   37f7c:	tstle	r5, r7, lsl #12
   37f80:			; <UNDEFINED> instruction: 0xf7ff4630
   37f84:	stmdacs	r0, {r0, r1, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   37f88:	ldmdacs	fp!, {r0, r2, r3, r4, r8, sl, fp, ip, lr, pc}
   37f8c:	ldcle	0, cr13, [r0], {22}
   37f90:	andsle	r2, r3, r3, lsr #16
   37f94:	rscle	r2, r6, r6, lsr #16
   37f98:	rscsle	r2, r1, sl, lsl #16
   37f9c:	ldrbmi	r4, [r1], -r2, lsl #12
   37fa0:			; <UNDEFINED> instruction: 0xf7ff4630
   37fa4:	stmdacs	r0, {r0, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   37fa8:	strcs	sp, [r0, -sl, ror #3]
   37fac:	pop	{r3, r4, r5, r9, sl, lr}
   37fb0:	ldmdacs	fp, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   37fb4:	ldmdacs	ip, {r0, r1, r3, ip, lr, pc}^
   37fb8:	strb	sp, [pc, r2, ror #1]!
   37fbc:			; <UNDEFINED> instruction: 0xf7ff4630
   37fc0:	stmdacs	r0, {r0, r1, r5, r9, sl, fp, ip, sp, lr, pc}
   37fc4:	strcs	sp, [r1, -r1, ror #25]
   37fc8:	pop	{r3, r4, r5, r9, sl, lr}
   37fcc:			; <UNDEFINED> instruction: 0xf1b98ff8
   37fd0:			; <UNDEFINED> instruction: 0xf0000f00
   37fd4:	ldrtmi	r8, [r0], -ip, lsl #1
   37fd8:	mcr2	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   37fdc:	ldcle	14, cr1, [r1, #-16]!
   37fe0:	ldrtmi	r2, [fp], r0, lsl #14
   37fe4:	strcs	lr, [r0, #-2520]	; 0xfffff628
   37fe8:	strmi	r1, [fp, #3665]	; 0xe51
   37fec:			; <UNDEFINED> instruction: 0x2c0ada49
   37ff0:	mrrccs	0, 1, sp, sp, cr1	; <UNPREDICTABLE>
   37ff4:			; <UNDEFINED> instruction: 0xf04fd134
   37ff8:	strbpl	r0, [fp, #768]!	; 0x300
   37ffc:	rsble	r2, r2, r0, lsl #30
   38000:	strbmi	r4, [r8, r8, lsr #12]
   38004:	sbcsle	r2, r0, r0, lsl #16
   38008:			; <UNDEFINED> instruction: 0xf7ff4630
   3800c:			; <UNDEFINED> instruction: 0x4630fdfd
   38010:	mcr2	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   38014:			; <UNDEFINED> instruction: 0x4659e7b7
   38018:			; <UNDEFINED> instruction: 0xf7ff4628
   3801c:			; <UNDEFINED> instruction: 0xf1b0fe0b
   38020:	blle	163ac28 <full_module_path@@Base+0x15c16c0>
   38024:	ldrbmi	sp, [sp], #-7
   38028:	stccs	8, cr15, [r1], {21}
   3802c:	svclt	0x00082a20
   38030:	ldrbcc	pc, [pc, fp, lsl #2]!	; <UNPREDICTABLE>
   38034:	ldrbmi	sp, [pc], -r0
   38038:			; <UNDEFINED> instruction: 0xf7ce4630
   3803c:			; <UNDEFINED> instruction: 0x4604ed74
   38040:	stclle	12, cr2, [pc], {0}
   38044:	andcs	r4, r6, lr, lsr #22
   38048:	strcs	r4, [r0, -lr, lsr #20]
   3804c:	ldrbtmi	r4, [fp], #-2350	; 0xfffff6d2
   38050:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}^
   38054:			; <UNDEFINED> instruction: 0xf7ea4479
   38058:	ldrtmi	pc, [r8], -pc, asr #17	; <UNPREDICTABLE>
   3805c:	svchi	0x00f8e8bd
   38060:	bl	fe1f5fa0 <full_module_path@@Base+0xfe17ca38>
   38064:			; <UNDEFINED> instruction: 0xf8326802
   38068:	ldreq	r2, [r3], #20
   3806c:			; <UNDEFINED> instruction: 0xf04fd521
   38070:	ldrtmi	r0, [r0], -r0, lsr #6
   38074:			; <UNDEFINED> instruction: 0xf10755eb
   38078:			; <UNDEFINED> instruction: 0xf7ff0b01
   3807c:			; <UNDEFINED> instruction: 0x4604fdf7
   38080:			; <UNDEFINED> instruction: 0xf502e7de
   38084:	strtmi	r6, [r8], -r0, lsl #5
   38088:			; <UNDEFINED> instruction: 0xf8c82101
   3808c:			; <UNDEFINED> instruction: 0xf7e52000
   38090:			; <UNDEFINED> instruction: 0x4605fc11
   38094:	andeq	pc, r4, r8, asr #17
   38098:			; <UNDEFINED> instruction: 0xd1a82800
   3809c:	andcs	r4, r6, fp, lsl sl
   380a0:			; <UNDEFINED> instruction: 0x462f491b
   380a4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   380a8:			; <UNDEFINED> instruction: 0xf8a6f7ea
   380ac:	pop	{r3, r4, r5, r9, sl, lr}
   380b0:			; <UNDEFINED> instruction: 0xf8058ff8
   380b4:	ldrtmi	r4, [r0], -fp
   380b8:	ldc	7, cr15, [r4, #-824]!	; 0xfffffcc8
   380bc:	streq	pc, [r1, -fp, lsl #2]
   380c0:			; <UNDEFINED> instruction: 0x460446bb
   380c4:	bmi	531fbc <full_module_path@@Base+0x4b8a54>
   380c8:	ldmdbmi	r3, {r1, r2, sp}
   380cc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   380d0:			; <UNDEFINED> instruction: 0xf892f7ea
   380d4:	tstcs	r0, sl, ror #14
   380d8:	strbpl	r4, [r9, #2576]!	; 0xa10
   380dc:	ldmdbmi	r0, {r0, r1, r2, r3, r9, sl, lr}
   380e0:			; <UNDEFINED> instruction: 0x462b447a
   380e4:	ldrbtmi	r2, [r9], #-6
   380e8:			; <UNDEFINED> instruction: 0xf886f7ea
   380ec:	smlsdcs	r2, lr, r7, lr
   380f0:	svclt	0x0000e75c
   380f4:	strdeq	lr, [r3], -r6
   380f8:	andeq	lr, r3, sl, ror #31
   380fc:	andeq	r0, r0, r5, lsr #10
   38100:	andeq	lr, r3, sl, lsl #30
   38104:	muleq	r1, r0, r6
   38108:	andeq	r8, r1, r4, lsr #13
   3810c:	andeq	r8, r1, ip, lsr r6
   38110:	muleq	r1, r2, r5
   38114:	andeq	r8, r1, r4, lsl r6
   38118:	andeq	r8, r1, r6, asr r6
   3811c:	andeq	r8, r1, r0, lsl #12
   38120:	andeq	r8, r1, r6, ror #12
   38124:	mvnsmi	lr, #737280	; 0xb4000
   38128:	stmdavc	r3, {r4, r5, r6, r7, r8, ip, sp, pc}
   3812c:	bicslt	r4, fp, r4, lsl #12
   38130:	ldmdbmi	r1!, {r1, r2, r3, r9, sl, lr}
   38134:	ldrbtmi	r4, [r9], #-1681	; 0xfffff96f
   38138:	ldc	7, cr15, [r0], {206}	; 0xce
   3813c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   38140:	svcmi	0x002ed041
   38144:			; <UNDEFINED> instruction: 0xf8d7447f
   38148:			; <UNDEFINED> instruction: 0xf1b88004
   3814c:	andsle	r0, r6, r0, lsl #30
   38150:	ldrtmi	r4, [r1], -sl, asr #12
   38154:	mrc2	7, 7, pc, cr10, cr15, {7}
   38158:	strtmi	r4, [r8], -r4, lsl #12
   3815c:	bl	ff27609c <full_module_path@@Base+0xff1fcb34>
   38160:			; <UNDEFINED> instruction: 0x4620b33c
   38164:	mvnshi	lr, #12386304	; 0xbd0000
   38168:	andcs	r4, r6, r5, lsr #20
   3816c:	strcs	r4, [r0], #-2341	; 0xfffff6db
   38170:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   38174:			; <UNDEFINED> instruction: 0xf840f7ea
   38178:	pop	{r5, r9, sl, lr}
   3817c:	vst2.<illegal width 64>	{d24-d27}, [pc :256], r8
   38180:	strbmi	r6, [r2], -r0, lsl #1
   38184:	eorsvs	r2, r8, r1, lsl #2
   38188:	blx	1ef6126 <full_module_path@@Base+0x1e7cbbe>
   3818c:	rsbsvs	r4, r8, r4, lsl #12
   38190:			; <UNDEFINED> instruction: 0x464ab330
   38194:			; <UNDEFINED> instruction: 0x46284631
   38198:	mrc2	7, 6, pc, cr8, cr15, {7}
   3819c:	ldmdavs	r8!, {r2, r9, sl, lr}^
   381a0:	stmia	r0!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   381a4:	stmib	r7, {r3, r5, r9, sl, lr}^
   381a8:			; <UNDEFINED> instruction: 0xf7ce8800
   381ac:			; <UNDEFINED> instruction: 0x2c00eba2
   381b0:	bmi	5ac914 <full_module_path@@Base+0x5333ac>
   381b4:	ldmdbmi	r5, {r1, r2, sp}
   381b8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   381bc:			; <UNDEFINED> instruction: 0xf81cf7ea
   381c0:	pop	{r5, r9, sl, lr}
   381c4:			; <UNDEFINED> instruction: 0xf7ce83f8
   381c8:	bmi	4b2e50 <full_module_path@@Base+0x4398e8>
   381cc:	strtmi	r4, [ip], -r3, lsr #12
   381d0:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   381d4:			; <UNDEFINED> instruction: 0xf7e92006
   381d8:			; <UNDEFINED> instruction: 0x4620fc5b
   381dc:	mvnshi	lr, #12386304	; 0xbd0000
   381e0:	andcs	r4, r6, ip, lsl #20
   381e4:	ldrbtmi	r4, [sl], #-2316	; 0xfffff6f4
   381e8:			; <UNDEFINED> instruction: 0xf7ea4479
   381ec:	strtmi	pc, [r8], -r5, lsl #16
   381f0:	bl	1ff6130 <full_module_path@@Base+0x1f7cbc8>
   381f4:	svclt	0x0000e7b5
   381f8:	andeq	r7, r1, r6, asr r7
   381fc:	andeq	lr, r3, r4, lsl lr
   38200:	andeq	r8, r1, r8, lsl #12
   38204:	andeq	r8, r1, r2, lsr #12
   38208:	andeq	r8, r1, r0, lsr #12
   3820c:	andeq	r8, r1, r6, asr r6
   38210:	andeq	r8, r1, r8, ror #11
   38214:	strdeq	r8, [r1], -r2
   38218:	andeq	r8, r1, r8, lsl #12
   3821c:	svcmi	0x00f0e92d
   38220:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
   38224:	strmi	r8, [lr], -r2, lsl #22
   38228:	bmi	fe24a44c <full_module_path@@Base+0xfe1d0ee4>
   3822c:			; <UNDEFINED> instruction: 0xf5ad4478
   38230:	addlt	r5, r1, r4, lsl #27
   38234:			; <UNDEFINED> instruction: 0xf50d5882
   38238:	tstcc	ip, #201326594	; 0xc000002
   3823c:	andsvs	r6, sl, r2, lsl r8
   38240:	andeq	pc, r0, #79	; 0x4f
   38244:			; <UNDEFINED> instruction: 0xf8dfbb61
   38248:	ldrbtmi	sl, [sl], #520	; 0x208
   3824c:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   38250:			; <UNDEFINED> instruction: 0xf1a84638
   38254:			; <UNDEFINED> instruction: 0x46210410
   38258:			; <UNDEFINED> instruction: 0xf8fcf7e9
   3825c:	vmlal.s8	q9, d0, d0
   38260:	stmdbvs	r3!, {r0, r2, r6, r7, pc}
   38264:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   38268:	svcmi	0x0000f5b3
   3826c:			; <UNDEFINED> instruction: 0xf5b3d01c
   38270:	svclt	0x00184f80
   38274:	eorsle	r2, r4, r0, lsl #8
   38278:			; <UNDEFINED> instruction: 0xf50d4976
   3827c:	bmi	1d0d090 <full_module_path@@Base+0x1c93b28>
   38280:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
   38284:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   38288:	subsmi	r6, r1, sl, lsl r8
   3828c:	sbcshi	pc, r9, r0, asr #32
   38290:			; <UNDEFINED> instruction: 0xf50d4620
   38294:	andlt	r5, r1, r4, lsl #27
   38298:	blhi	f3594 <full_module_path@@Base+0x7a02c>
   3829c:	svchi	0x00f0e8bd
   382a0:			; <UNDEFINED> instruction: 0xa1b4f8df
   382a4:			; <UNDEFINED> instruction: 0xe7d144fa
   382a8:	ldrbtmi	r4, [ip], #-3180	; 0xfffff394
   382ac:	orrslt	r6, r6, r1, lsr #17
   382b0:	stmdami	fp!, {r0, r3, r4, r8, ip, sp, pc}^
   382b4:			; <UNDEFINED> instruction: 0x47884478
   382b8:	stclmi	8, cr6, [sl, #-644]!	; 0xfffffd7c
   382bc:	ldrbtmi	r4, [sp], #-1592	; 0xfffff9c8
   382c0:			; <UNDEFINED> instruction: 0xf7ff68ea
   382c4:	stmiavs	fp!, {r0, r1, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   382c8:	blcs	49ae0 <_IO_stdin_used@@Base+0x4268>
   382cc:	stmdami	r6!, {r2, r4, r6, r7, ip, lr, pc}^
   382d0:			; <UNDEFINED> instruction: 0x47984478
   382d4:	stmiavs	r2!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   382d8:			; <UNDEFINED> instruction: 0xf7ff4638
   382dc:	strmi	pc, [r4], -r3, lsr #30
   382e0:	ldrtmi	lr, [r8], -sl, asr #15
   382e4:	stmib	r4!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   382e8:	stmdacs	r0, {r2, r9, sl, lr}
   382ec:	addshi	pc, pc, r0
   382f0:			; <UNDEFINED> instruction: 0xf1a84a5e
   382f4:			; <UNDEFINED> instruction: 0xf10d091c
   382f8:	movwcs	r0, #2940	; 0xb7c
   382fc:			; <UNDEFINED> instruction: 0xf8c9447a
   38300:			; <UNDEFINED> instruction: 0xf8483004
   38304:	mcr	12, 0, r3, cr8, cr12, {0}
   38308:			; <UNDEFINED> instruction: 0xf8c92a10
   3830c:	strtmi	r3, [r0], -r8
   38310:	bl	fe2f6250 <full_module_path@@Base+0xfe27cce8>
   38314:			; <UNDEFINED> instruction: 0xf100b300
   38318:			; <UNDEFINED> instruction: 0x46500513
   3831c:			; <UNDEFINED> instruction: 0xf0044629
   38320:	stmdacs	r0, {r0, r1, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   38324:	mrc	0, 0, sp, cr8, cr3, {7}
   38328:			; <UNDEFINED> instruction: 0x23202a10
   3832c:	strbmi	r2, [r8], -r4, lsl #2
   38330:	blx	df62cc <full_module_path@@Base+0xd7cd64>
   38334:	ldrtmi	r4, [sl], -fp, lsr #12
   38338:	orrpl	pc, r0, pc, asr #8
   3833c:	ldrbmi	r4, [r8], -r4, lsl #13
   38340:			; <UNDEFINED> instruction: 0xf7e34665
   38344:	ldrbmi	pc, [r8], -r9, lsl #29	; <UNPREDICTABLE>
   38348:	ldm	r4, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3834c:	strtmi	r6, [r0], -r8, lsr #32
   38350:	bl	1af6290 <full_module_path@@Base+0x1a7cd28>
   38354:	bicsle	r2, lr, r0, lsl #16
   38358:	strcs	r4, [r1], #-1568	; 0xfffff9e0
   3835c:	stc	7, cr15, [r2], {206}	; 0xce
   38360:	ldchi	8, cr15, [ip], {88}	; 0x58
   38364:	svceq	0x0000f1b8
   38368:			; <UNDEFINED> instruction: 0xf8d9d086
   3836c:	stmdbcs	r1, {r2, ip}
   38370:	stmdbcs	r0, {r2, r4, r6, fp, ip, lr, pc}
   38374:	blmi	fec490 <full_module_path@@Base+0xf72f28>
   38378:	bleq	744bc <saw_xattr_filter@@Base+0x302c>
   3837c:	uasxmi	r4, ip, sp
   38380:	ldrsbtge	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
   38384:	ldrbtmi	r4, [pc], #-1147	; 3838c <fchmod@plt+0x317d0>
   38388:	streq	pc, [r4, #-424]	; 0xfffffe58
   3838c:			; <UNDEFINED> instruction: 0x469b44fa
   38390:			; <UNDEFINED> instruction: 0xf8d9e004
   38394:	strcc	r3, [r1], #-4
   38398:	ldmdble	r2, {r0, r1, r5, r7, r9, lr}
   3839c:	teqlt	lr, r9	; <illegal shifter operand>
   383a0:			; <UNDEFINED> instruction: 0x4658b131
   383a4:	ldmdami	r5!, {r2, r3, r8, ip, sp, pc}
   383a8:			; <UNDEFINED> instruction: 0x47884478
   383ac:	ldrdne	pc, [r8], -sl
   383b0:			; <UNDEFINED> instruction: 0xf8554b33
   383b4:	ldrbtmi	r0, [fp], #-3844	; 0xfffff0fc
   383b8:			; <UNDEFINED> instruction: 0xf7ff68da
   383bc:	stmdacs	r1, {r0, r1, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   383c0:	strmi	sp, [r4], -r7, ror #1
   383c4:			; <UNDEFINED> instruction: 0xf8d9bb0e
   383c8:	cmplt	fp, r4
   383cc:	streq	pc, [r4], -r8, lsr #3
   383d0:			; <UNDEFINED> instruction: 0xf8562500
   383d4:	strcc	r0, [r1, #-3844]	; 0xfffff0fc
   383d8:	svc	0x00c4f7cd
   383dc:	ldrdcc	pc, [r4], -r9
   383e0:	ldmle	r6!, {r0, r1, r3, r5, r7, r9, lr}^
   383e4:			; <UNDEFINED> instruction: 0xf7cd4640
   383e8:			; <UNDEFINED> instruction: 0xe745efbe
   383ec:	b	37632c <full_module_path@@Base+0x2fcdc4>
   383f0:	ldrtmi	r4, [fp], -r4, lsr #20
   383f4:	ldrbtmi	r2, [sl], #-1024	; 0xfffffc00
   383f8:	andcs	r6, r6, r1, lsl #16
   383fc:	blx	12763aa <full_module_path@@Base+0x11fce42>
   38400:	strcs	lr, [r1], #-1850	; 0xfffff8c6
   38404:	rscle	r2, sp, r0, lsl #28
   38408:	blmi	809ce0 <full_module_path@@Base+0x790778>
   3840c:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   38410:	sbcsle	r2, r8, r0, lsl #22
   38414:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   38418:	bfi	r4, r8, #15, #6
   3841c:	andcs	r4, r4, #28, 22	; 0x7000
   38420:	ldrbtmi	r4, [fp], #-1600	; 0xfffff9c0
   38424:	bl	8f6364 <full_module_path@@Base+0x87cdfc>
   38428:	ldrdne	pc, [r4], -r9
   3842c:			; <UNDEFINED> instruction: 0xf7cee7a1
   38430:	bmi	672be8 <full_module_path@@Base+0x5f9680>
   38434:	ldrbtmi	r4, [sl], #-1595	; 0xfffff9c5
   38438:	andcs	r6, r6, r1, lsl #16
   3843c:	blx	a763ea <full_module_path@@Base+0x9fce82>
   38440:			; <UNDEFINED> instruction: 0xf7cee71a
   38444:	svclt	0x0000e81e
   38448:	andeq	lr, r2, r8, lsl r7
   3844c:	andeq	r0, r0, ip, lsr #7
   38450:	andeq	r8, r1, r2, lsl #12
   38454:	andeq	lr, r2, r2, asr #13
   38458:	andeq	r8, r1, r0, lsr #11
   3845c:	andeq	lr, r3, lr, lsr #25
   38460:	andeq	r8, r1, r0, lsr #11
   38464:	muleq	r3, sl, ip
   38468:			; <UNDEFINED> instruction: 0x000185b4
   3846c:	muleq	r1, ip, r2
   38470:	ldrdeq	r8, [r1], -r0
   38474:	ldrdeq	lr, [r3], -r2
   38478:	andeq	lr, r3, ip, asr #23
   3847c:			; <UNDEFINED> instruction: 0x000184b4
   38480:	andeq	lr, r3, r2, lsr #23
   38484:	andeq	r8, r1, lr, ror #8
   38488:	andeq	lr, r3, ip, asr #22
   3848c:	andeq	r8, r1, lr, ror #8
   38490:			; <UNDEFINED> instruction: 0xfffff7db
   38494:	andeq	r8, r1, r6, asr r4
   38498:			; <UNDEFINED> instruction: 0x460db538
   3849c:	strmi	r4, [r4], -lr, lsl #18
   384a0:			; <UNDEFINED> instruction: 0xf7ce4479
   384a4:	orrslt	lr, r0, r6, lsr r8
   384a8:	strtmi	r4, [r0], -ip, lsl #18
   384ac:			; <UNDEFINED> instruction: 0xf7ce4479
   384b0:	teqlt	r8, r0, lsr r8
   384b4:	strtmi	r4, [r2], -sl, lsl #18
   384b8:	ldrbtmi	r2, [r9], #-6
   384bc:	cdp2	7, 9, cr15, cr12, cr9, {7}
   384c0:	ldclt	0, cr2, [r8, #-0]
   384c4:	strtmi	r4, [r8], -r1, lsl #12
   384c8:	ldrhtmi	lr, [r8], -sp
   384cc:	strtmi	lr, [r8], -r6, lsr #13
   384d0:	pop	{r0, r8, sp}
   384d4:			; <UNDEFINED> instruction: 0xe6a14038
   384d8:	andeq	r8, r1, ip, lsl #8
   384dc:	andeq	r8, r1, ip, lsl #8
   384e0:	andeq	r8, r1, r6, lsl #8
   384e4:	svcmi	0x00f8e92d
   384e8:	strmi	r2, [r1], r5, lsr #2
   384ec:	ldmdb	r0!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   384f0:	subsle	r2, r6, r0, lsl #16
   384f4:	strbmi	r4, [pc], -r8, asr #12
   384f8:	ldmdb	lr, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   384fc:	mrscs	r2, R9_usr
   38500:			; <UNDEFINED> instruction: 0xf6004606
   38504:			; <UNDEFINED> instruction: 0xf7e50001
   38508:			; <UNDEFINED> instruction: 0xf506f9bb
   3850c:	strmi	r6, [r3], r0, lsl #12
   38510:	stmdacs	r0, {r0, r2, r9, sl, lr}
   38514:	ldmdavc	ip!, {r1, r4, r6, ip, lr, pc}
   38518:	subsle	r2, r3, r0, lsl #24
   3851c:			; <UNDEFINED> instruction: 0xf1072c25
   38520:	andle	r0, sp, r1, lsl #16
   38524:	strtmi	r3, [r9], -r1, lsl #28
   38528:	blmi	b6534 <full_module_path@@Base+0x3cfcc>
   3852c:	strmi	r4, [sp], -r7, asr #12
   38530:	mvnsle	r2, r0, lsl #28
   38534:	ldmdavc	fp!, {r1, r2, r3, r5, ip, sp, lr}
   38538:	ldrbmi	fp, [r8], -r3, lsr #22
   3853c:	svchi	0x00f8e8bd
   38540:	blcs	996734 <full_module_path@@Base+0x91d1cc>
   38544:			; <UNDEFINED> instruction: 0xf107bf08
   38548:	rscle	r0, fp, r2, lsl #16
   3854c:	strbmi	r4, [r0], -r1, lsr #12
   38550:	ldmdb	lr!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   38554:	stmdacs	r0, {r1, r7, r9, sl, lr}
   38558:			; <UNDEFINED> instruction: 0xf04fd0e4
   3855c:	andvc	r0, r3, r0, lsl #6
   38560:			; <UNDEFINED> instruction: 0xf7ce4640
   38564:			; <UNDEFINED> instruction: 0xf88ae880
   38568:	strmi	r4, [r1], -r0
   3856c:	ldfnep	f3, [r2], #-736	; 0xfffffd20
   38570:			; <UNDEFINED> instruction: 0xf0044628
   38574:	adcsmi	pc, r0, #64768	; 0xfd00
   38578:	movwcs	sp, #3366	; 0xd26
   3857c:			; <UNDEFINED> instruction: 0xf898702b
   38580:	orrslt	r3, r3, r0
   38584:			; <UNDEFINED> instruction: 0x464a4914
   38588:	ldrbtmi	r2, [r9], #-6
   3858c:	cdp2	7, 3, cr15, cr4, cr9, {7}
   38590:	vst2.8	{d20,d22}, [pc :64], r2
   38594:			; <UNDEFINED> instruction: 0x201672d6
   38598:			; <UNDEFINED> instruction: 0xf7df4479
   3859c:	ldmdavc	ip!, {r0, r4, r5, r7, fp, ip, sp, lr, pc}
   385a0:	strbmi	lr, [fp], r0, asr #15
   385a4:	pop	{r3, r4, r6, r9, sl, lr}
   385a8:	bl	fe99c590 <full_module_path@@Base+0xfe923028>
   385ac:	ldrbmi	r0, [r8], -fp, lsl #2
   385b0:			; <UNDEFINED> instruction: 0xf7cd3101
   385b4:	strmi	lr, [r3], r8, lsl #31
   385b8:			; <UNDEFINED> instruction: 0xd1be2800
   385bc:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   385c0:			; <UNDEFINED> instruction: 0xf9d2f7e5
   385c4:			; <UNDEFINED> instruction: 0xe7d846b8
   385c8:	strmi	r1, [r5], #-2614	; 0xfffff5ca
   385cc:	streq	pc, [r1, -sl, lsl #2]
   385d0:	lslle	r2, r0, #28
   385d4:	svclt	0x0000e7ae
   385d8:	andeq	r8, r1, sl, asr r3
   385dc:	andeq	r8, r1, r4, lsl #7
   385e0:	andeq	r8, r1, sl, lsl r3
   385e4:			; <UNDEFINED> instruction: 0x460cb5f8
   385e8:			; <UNDEFINED> instruction: 0xf7ce4606
   385ec:	stmdavs	r5, {r1, r6, r7, fp, sp, lr, pc}
   385f0:	ldm	r8, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   385f4:			; <UNDEFINED> instruction: 0xf8357823
   385f8:	stmdavs	r7, {r0, r1, r4, lr, pc}
   385fc:	bleq	b665c <full_module_path@@Base+0x3d0f4>
   38600:			; <UNDEFINED> instruction: 0xf835b201
   38604:	ldreq	r2, [r2], #17
   38608:			; <UNDEFINED> instruction: 0xf41cd4f8
   3860c:	andle	r5, r5, r0, lsl #30
   38610:	svccc	0x0001f814
   38614:	andscs	pc, r3, r5, lsr r8	; <UNPREDICTABLE>
   38618:	ldrbtle	r0, [r9], #1170	; 0x492
   3861c:	eorne	pc, r1, r7, asr r8	; <UNPREDICTABLE>
   38620:	eorcs	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   38624:			; <UNDEFINED> instruction: 0xd1064291
   38628:			; <UNDEFINED> instruction: 0xb12bb138
   3862c:	strcc	r7, [r1], #-2147	; 0xfffff79d
   38630:	andsgt	pc, r3, r5, lsr r8	; <UNPREDICTABLE>
   38634:	bne	ff0725c4 <full_module_path@@Base+0xfeff905c>
   38638:	subsmi	fp, r8, #248, 26	; 0x3e00
   3863c:	svclt	0x0000bdf8
   38640:	stmdavc	r3, {r4, r5, r6, r8, sl, ip, sp, pc}
   38644:	andsle	r2, sl, sp, lsr #22
   38648:	strmi	r4, [r4], -lr, lsl #28
   3864c:	strcs	r4, [r0, #-2062]	; 0xfffff7f2
   38650:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
   38654:	strtmi	r4, [r1], -r4, lsl #5
   38658:			; <UNDEFINED> instruction: 0xf7ffd00f
   3865c:	msrlt	SPSR_irq, r3
   38660:	svceq	0x0018f856
   38664:	stmdacs	r0, {r0, r8, sl, ip, sp}
   38668:	stmdbmi	r8, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   3866c:	andcs	r4, r6, r2, lsr #12
   38670:	ldrbcc	pc, [pc, #79]!	; 386c7 <fchmod@plt+0x31b0b>	; <UNPREDICTABLE>
   38674:			; <UNDEFINED> instruction: 0xf7e94479
   38678:			; <UNDEFINED> instruction: 0x4628fdbf
   3867c:			; <UNDEFINED> instruction: 0xf04fbd70
   38680:	udf	#41823	; 0xa35f
   38684:	andeq	sp, r2, ip, ror fp
   38688:	andeq	r4, r1, r2, asr #15
   3868c:			; <UNDEFINED> instruction: 0x000182b4
   38690:			; <UNDEFINED> instruction: 0x4605b538
   38694:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
   38698:	mlasle	r8, r9, r2, r4
   3869c:	cmnlt	r1, #12, 12	; 0xc00000
   386a0:			; <UNDEFINED> instruction: 0x46204619
   386a4:			; <UNDEFINED> instruction: 0xff9ef7ff
   386a8:	ldmdbmi	sp, {r3, r7, r8, r9, ip, sp, pc}
   386ac:	addmi	r4, ip, #2030043136	; 0x79000000
   386b0:	strtmi	sp, [r0], -sp, lsr #32
   386b4:			; <UNDEFINED> instruction: 0xff96f7ff
   386b8:	ldmdbmi	sl, {r3, r6, r8, r9, ip, sp, pc}
   386bc:	addmi	r4, ip, #2030043136	; 0x79000000
   386c0:	strtmi	sp, [r0], -r5, lsr #32
   386c4:			; <UNDEFINED> instruction: 0xff8ef7ff
   386c8:	ldmdbmi	r7, {r3, r8, r9, ip, sp, pc}
   386cc:	addmi	r4, ip, #2030043136	; 0x79000000
   386d0:	strtmi	sp, [r0], -r0, lsr #32
   386d4:			; <UNDEFINED> instruction: 0xff86f7ff
   386d8:	blmi	564e60 <full_module_path@@Base+0x4eb8f8>
   386dc:	addsmi	r4, ip, #2063597568	; 0x7b000000
   386e0:	ldmdbmi	r3, {r3, r4, ip, lr, pc}
   386e4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   386e8:			; <UNDEFINED> instruction: 0xff7cf7ff
   386ec:	ldmdbmi	r1, {r4, r7, r8, ip, sp, pc}
   386f0:	addmi	r4, ip, #2030043136	; 0x79000000
   386f4:	strtmi	sp, [r0], -lr
   386f8:			; <UNDEFINED> instruction: 0xff74f7ff
   386fc:	stmdbmi	lr, {r4, r6, r8, ip, sp, pc}
   38700:	andcs	r4, r6, r2, lsr #12
   38704:			; <UNDEFINED> instruction: 0xf7e94479
   38708:	andcs	pc, r0, r7, ror sp	; <UNPREDICTABLE>
   3870c:	andcs	fp, r1, r8, lsr sp
   38710:	ldclt	0, cr6, [r8, #-160]!	; 0xffffff60
   38714:	andcs	r2, r1, r0, lsl #6
   38718:	ldclt	0, cr6, [r8, #-172]!	; 0xffffff54
   3871c:			; <UNDEFINED> instruction: 0x000182ba
   38720:	andeq	r8, r1, r8, lsr #5
   38724:	andeq	r8, r1, r0, lsr #5
   38728:	muleq	r1, r4, r2
   3872c:	andeq	r8, r1, r8, lsl #5
   38730:	andeq	r8, r1, lr, ror r2
   38734:	strdeq	r4, [r1], -r0
   38738:	andeq	r8, r1, r8, ror #4
   3873c:			; <UNDEFINED> instruction: 0x460cb5f8
   38740:			; <UNDEFINED> instruction: 0xf7ff4606
   38744:	mcrne	15, 0, pc, cr5, cr13, {3}	; <UNPREDICTABLE>
   38748:	addshi	pc, r4, r0, asr #5
   3874c:	andscs	r4, r8, #83968	; 0x14800
   38750:	ldrbtmi	r4, [fp], #-2386	; 0xfffff6ae
   38754:	blx	c9942 <full_module_path@@Base+0x503da>
   38758:	stmdavs	sl, {r0, r2, r8, r9, ip, sp}
   3875c:	ldmdblt	r2!, {r0, r1, r2, r3, r4, r6, r7, fp, sp, lr}^
   38760:	blcs	929d4 <full_module_path@@Base+0x1946c>
   38764:	addhi	pc, lr, r0
   38768:	adccs	r4, ip, sp, asr #22
   3876c:	ldrbtmi	r6, [fp], #-2122	; 0xfffff7b6
   38770:	teqeq	r0, r3, lsl #2	; <UNPREDICTABLE>
   38774:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip}
   38778:	strvc	pc, [r2, -r0, lsl #22]
   3877c:	blmi	1289800 <full_module_path@@Base+0x1210298>
   38780:	ldrbtmi	r2, [fp], #-536	; 0xfffffde8
   38784:	movwcc	pc, #23298	; 0x5b02	; <UNPREDICTABLE>
   38788:	svcne	0x0073685e
   3878c:	ldmdale	ip, {r0, r8, r9, fp, sp}
   38790:	ldmdale	r8, {r0, r1, r2, r9, sl, fp, sp}
   38794:			; <UNDEFINED> instruction: 0xf006e8df
   38798:	ldrcs	r2, [r6, #-3175]!	; 0xfffff399
   3879c:	ldrbeq	r3, [r5], #-2400	; 0xfffff6a0
   387a0:	tstcs	r8, #4259840	; 0x410000
   387a4:	blx	10998e <full_module_path@@Base+0x90426>
   387a8:	pushvs	{r0, r2, r8, sl}
   387ac:	ldmdblt	r9, {r0, r3, r5, r6, fp, sp, lr}
   387b0:	stmiavs	r9!, {r4, sp, lr, pc}^
   387b4:	cmnlt	r9, r8, lsl #10
   387b8:			; <UNDEFINED> instruction: 0xf7cd4620
   387bc:	stmdacs	r0, {r1, r3, r5, r7, r9, sl, fp, sp, lr, pc}
   387c0:	stmdavs	fp!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   387c4:	andcs	r6, r1, fp, lsr r0
   387c8:			; <UNDEFINED> instruction: 0x4620bdf8
   387cc:	mcr2	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   387d0:	ldrb	r4, [sp, r4, lsl #12]
   387d4:	tstcs	r0, sl, lsl #4
   387d8:			; <UNDEFINED> instruction: 0xf7cd4620
   387dc:	stmdacs	r0, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
   387e0:			; <UNDEFINED> instruction: 0x4620ddf1
   387e4:	tstcs	r0, sl, lsl #4
   387e8:	stcl	7, cr15, [r4, #-820]!	; 0xfffffccc
   387ec:			; <UNDEFINED> instruction: 0xe7ea6038
   387f0:	ldrtmi	r4, [r8], -r1, lsr #12
   387f4:			; <UNDEFINED> instruction: 0xff4cf7ff
   387f8:	blx	fed128ec <full_module_path@@Base+0xfec99384>
   387fc:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   38800:			; <UNDEFINED> instruction: 0xe7e0603b
   38804:	eorsvc	r7, fp, r3, lsr #16
   38808:	orrlt	lr, ip, #57933824	; 0x3740000
   3880c:			; <UNDEFINED> instruction: 0xf7cd4620
   38810:			; <UNDEFINED> instruction: 0x4605ee32
   38814:	bicslt	r6, r8, r8, lsr r0
   38818:	svc	0x00cef7cd
   3881c:	strmi	r2, [r3], -r1, lsl #16
   38820:	stmdane	r9!, {r3, r7, r8, r9, sl, fp, ip, sp, pc}
   38824:	stmdale	r4, {r1, r9, sl, lr}
   38828:	blcs	f0850 <full_module_path@@Base+0x772e8>
   3882c:	rscscc	pc, pc, #-1073741824	; 0xc0000000
   38830:			; <UNDEFINED> instruction: 0xf811d02f
   38834:	ldrmi	r4, [r3], -r1, lsl #26
   38838:	rscsle	r2, r6, pc, lsr #24
   3883c:	strbtpl	r2, [sl], #512	; 0x200
   38840:			; <UNDEFINED> instruction: 0xb1ace7c1
   38844:			; <UNDEFINED> instruction: 0xf7cd4620
   38848:	eorsvs	lr, r8, r6, lsl lr
   3884c:			; <UNDEFINED> instruction: 0xd1ba2800
   38850:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   38854:			; <UNDEFINED> instruction: 0xf888f7e5
   38858:			; <UNDEFINED> instruction: 0x463a4915
   3885c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   38860:	svc	0x00def7cd
   38864:	strtmi	lr, [r1], -pc, lsr #15
   38868:			; <UNDEFINED> instruction: 0xf7ff4638
   3886c:			; <UNDEFINED> instruction: 0xe7aaff11
   38870:			; <UNDEFINED> instruction: 0xe7a8603c
   38874:	ldrtmi	r4, [r2], -pc, lsl #18
   38878:	ldrbtmi	r2, [r9], #-6
   3887c:	ldc2	7, cr15, [ip], #932	; 0x3a4
   38880:	ldcllt	0, cr2, [r8, #4]!
   38884:	ldrtmi	r4, [r2], -ip, lsl #18
   38888:	ldrbtmi	r2, [r9], #-6
   3888c:	ldc2	7, cr15, [r4], #932	; 0x3a4
   38890:			; <UNDEFINED> instruction: 0x4613e799
   38894:	svclt	0x0000e7d2
   38898:	andeq	sp, r2, sl, ror sl
   3889c:	andeq	r0, r3, r0, asr #18
   388a0:	strdeq	lr, [r3], -sl
   388a4:	andeq	sp, r2, sl, asr #20
   388a8:	andeq	sp, r2, r8, lsr #20
   388ac:	andeq	r8, r1, r6, lsr #3
   388b0:	muleq	r1, r6, r1
   388b4:	andeq	r8, r1, r6, lsr #2
   388b8:	andeq	r8, r1, sl, lsr r1
   388bc:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   388c0:	ldrdlt	r6, [r0, -r8]
   388c4:	stmdami	r2, {r1, r2, r3, r9, sl, sp, lr, pc}
   388c8:			; <UNDEFINED> instruction: 0xe60b4478
   388cc:	andeq	lr, r3, sl, lsr #13
   388d0:	andeq	r7, r1, ip, lsl sl
   388d4:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   388d8:	tstlt	r0, r8, lsl r9
   388dc:	stmdami	r2, {r1, r9, sl, sp, lr, pc}
   388e0:	ldrb	r4, [pc, #1144]!	; 38d60 <fchmod@plt+0x321a4>
   388e4:	muleq	r3, r2, r6
   388e8:	andeq	r7, r1, r4, lsl #20
   388ec:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   388f0:	tstlt	r0, r8, asr r9
   388f4:	stmdami	r2, {r1, r2, r4, r5, r6, r7, r8, sl, sp, lr, pc}
   388f8:	ldrb	r4, [r3, #1144]!	; 0x478
   388fc:	andeq	lr, r3, sl, ror r6
   38900:	andeq	r7, r1, ip, ror #19
   38904:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   38908:			; <UNDEFINED> instruction: 0xb1006998
   3890c:	stmdami	r2, {r1, r3, r5, r6, r7, r8, sl, sp, lr, pc}
   38910:	strb	r4, [r7, #1144]!	; 0x478
   38914:	andeq	lr, r3, r2, ror #12
   38918:	ldrdeq	r7, [r1], -r4
   3891c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   38920:	ldrdlt	r6, [r0, -r8]
   38924:	stmdami	r2, {r1, r2, r3, r4, r6, r7, r8, sl, sp, lr, pc}
   38928:	ldrb	r4, [fp, #1144]	; 0x478
   3892c:	andeq	lr, r3, sl, asr #12
   38930:			; <UNDEFINED> instruction: 0x000179bc
   38934:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   38938:	tstlt	r0, r8, lsl sl
   3893c:	stmdami	r2, {r1, r4, r6, r7, r8, sl, sp, lr, pc}
   38940:	strb	r4, [pc, #1144]	; 38dc0 <fchmod@plt+0x32204>
   38944:	andeq	lr, r3, r2, lsr r6
   38948:	andeq	r7, r1, r4, lsr #19
   3894c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   38950:	tstlt	r0, r8, asr sl
   38954:	stmdami	r2, {r1, r2, r6, r7, r8, sl, sp, lr, pc}
   38958:	strb	r4, [r3, #1144]	; 0x478
   3895c:	andeq	lr, r3, sl, lsl r6
   38960:	andeq	r7, r1, ip, lsl #19
   38964:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   38968:			; <UNDEFINED> instruction: 0x47706a98
   3896c:	andeq	lr, r3, r2, lsl #12
   38970:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   38974:			; <UNDEFINED> instruction: 0x47706ad8
   38978:	strdeq	lr, [r3], -r6
   3897c:	blle	142984 <full_module_path@@Base+0xc941c>
   38980:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   38984:	addmi	r6, r2, #5898240	; 0x5a0000
   38988:	blmi	2af9a0 <full_module_path@@Base+0x236438>
   3898c:	blvs	649b80 <full_module_path@@Base+0x5d0618>
   38990:	str	fp, [r7, #320]!	; 0x140
   38994:	ldmdavs	fp, {r2, r3, r5, r7, r9, sp}
   38998:			; <UNDEFINED> instruction: 0xf000fb02
   3899c:	stmdacs	r0, {r3, r4, fp, ip, lr}
   389a0:	ldr	sp, [pc, #243]	; 38a9b <fchmod@plt+0x31edf>
   389a4:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   389a8:	svclt	0x0000e59c
   389ac:	andeq	lr, r3, r6, ror #11
   389b0:	ldrdeq	lr, [r3], -ip
   389b4:	andeq	r7, r1, lr, lsr r9
   389b8:	blle	1429c0 <full_module_path@@Base+0xc9458>
   389bc:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   389c0:	addmi	r6, r2, #5898240	; 0x5a0000
   389c4:	blmi	2af9dc <full_module_path@@Base+0x236474>
   389c8:	blvs	1649bbc <full_module_path@@Base+0x15d0654>
   389cc:	str	fp, [r9, #320]	; 0x140
   389d0:	adccs	r6, ip, #1769472	; 0x1b0000
   389d4:	andcc	pc, r0, r2, lsl #22
   389d8:	stmdacs	r0, {r6, fp, sp, lr}
   389dc:	str	sp, [r1, #243]	; 0xf3
   389e0:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   389e4:	svclt	0x0000e57e
   389e8:	andeq	lr, r3, sl, lsr #11
   389ec:	andeq	lr, r3, r0, lsr #11
   389f0:	andeq	r7, r1, r2, lsl #18
   389f4:	blle	1429fc <full_module_path@@Base+0xc9494>
   389f8:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   389fc:	addmi	r6, r2, #5898240	; 0x5a0000
   38a00:	blmi	2afa18 <full_module_path@@Base+0x2364b0>
   38a04:	blvs	fe649bf8 <full_module_path@@Base+0xfe5d0690>
   38a08:	strb	fp, [fp, #-320]!	; 0xfffffec0
   38a0c:	adccs	r6, ip, #1769472	; 0x1b0000
   38a10:	andcc	pc, r0, r2, lsl #22
   38a14:	stmdacs	r0, {r7, fp, sp, lr}
   38a18:	strb	sp, [r3, #-243]!	; 0xffffff0d
   38a1c:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   38a20:	svclt	0x0000e560
   38a24:	andeq	lr, r3, lr, ror #10
   38a28:	andeq	lr, r3, r4, ror #10
   38a2c:	andeq	r7, r1, r6, asr #17
   38a30:	blle	142a38 <full_module_path@@Base+0xc94d0>
   38a34:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   38a38:	addmi	r6, r2, #5898240	; 0x5a0000
   38a3c:	blmi	2afa54 <full_module_path@@Base+0x2364ec>
   38a40:	blvs	ff649c34 <full_module_path@@Base+0xff5d06cc>
   38a44:	strb	fp, [sp, #-320]	; 0xfffffec0
   38a48:	adccs	r6, ip, #1769472	; 0x1b0000
   38a4c:	andcc	pc, r0, r2, lsl #22
   38a50:	stmdacs	r0, {r6, r7, fp, sp, lr}
   38a54:	strb	sp, [r5, #-243]	; 0xffffff0d
   38a58:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   38a5c:	svclt	0x0000e542
   38a60:	andeq	lr, r3, r2, lsr r5
   38a64:	andeq	lr, r3, r8, lsr #10
   38a68:	andeq	r7, r1, sl, lsl #17
   38a6c:	blle	142a74 <full_module_path@@Base+0xc950c>
   38a70:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   38a74:	addmi	r6, r2, #5898240	; 0x5a0000
   38a78:	blmi	2afa90 <full_module_path@@Base+0x236528>
   38a7c:	cfldrsvs	mvf4, [r8], {123}	; 0x7b
   38a80:	str	fp, [pc, #-320]!	; 38948 <fchmod@plt+0x31d8c>
   38a84:	adccs	r6, ip, #1769472	; 0x1b0000
   38a88:	andcc	pc, r0, r2, lsl #22
   38a8c:	stmdacs	r0, {r8, fp, sp, lr}
   38a90:	str	sp, [r7, #-243]!	; 0xffffff0d
   38a94:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   38a98:	svclt	0x0000e524
   38a9c:	strdeq	lr, [r3], -r6
   38aa0:	andeq	lr, r3, ip, ror #9
   38aa4:	andeq	r7, r1, lr, asr #16
   38aa8:	blle	142ab0 <full_module_path@@Base+0xc9548>
   38aac:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   38ab0:	addmi	r6, r2, #5898240	; 0x5a0000
   38ab4:	blmi	2afacc <full_module_path@@Base+0x236564>
   38ab8:	cfldrdvs	mvd4, [r8], {123}	; 0x7b
   38abc:	ldr	fp, [r1, #-320]	; 0xfffffec0
   38ac0:	adccs	r6, ip, #1769472	; 0x1b0000
   38ac4:	andcc	pc, r0, r2, lsl #22
   38ac8:	stmdacs	r0, {r6, r8, fp, sp, lr}
   38acc:	str	sp, [r9, #-243]	; 0xffffff0d
   38ad0:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   38ad4:	svclt	0x0000e506
   38ad8:			; <UNDEFINED> instruction: 0x0003e4ba
   38adc:			; <UNDEFINED> instruction: 0x0003e4b0
   38ae0:	andeq	r7, r1, r2, lsl r8
   38ae4:	blle	142aec <full_module_path@@Base+0xc9584>
   38ae8:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   38aec:	addmi	r6, r2, #5898240	; 0x5a0000
   38af0:	blmi	2afb08 <full_module_path@@Base+0x2365a0>
   38af4:	cfldrsvs	mvf4, [r8], {123}	; 0x7b
   38af8:	ldrbt	fp, [r3], #320	; 0x140
   38afc:	adccs	r6, ip, #1769472	; 0x1b0000
   38b00:	andcc	pc, r0, r2, lsl #22
   38b04:	stmdacs	r0, {r7, r8, fp, sp, lr}
   38b08:	strbt	sp, [fp], #243	; 0xf3
   38b0c:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   38b10:	svclt	0x0000e4e8
   38b14:	andeq	lr, r3, lr, ror r4
   38b18:	andeq	lr, r3, r4, ror r4
   38b1c:	ldrdeq	r7, [r1], -r6
   38b20:	blle	142b28 <full_module_path@@Base+0xc95c0>
   38b24:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   38b28:	addmi	r6, r2, #5898240	; 0x5a0000
   38b2c:	blmi	2afb44 <full_module_path@@Base+0x2365dc>
   38b30:	cfldrdvs	mvd4, [r8], {123}	; 0x7b
   38b34:	ldrb	fp, [r5], #320	; 0x140
   38b38:	adccs	r6, ip, #1769472	; 0x1b0000
   38b3c:	andcc	pc, r0, r2, lsl #22
   38b40:	stmdacs	r0, {r6, r7, r8, fp, sp, lr}
   38b44:	strb	sp, [sp], #243	; 0xf3
   38b48:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   38b4c:	svclt	0x0000e4ca
   38b50:	andeq	lr, r3, r2, asr #8
   38b54:	andeq	lr, r3, r8, lsr r4
   38b58:	muleq	r1, sl, r7
   38b5c:	blle	142b64 <full_module_path@@Base+0xc95fc>
   38b60:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   38b64:	addmi	r6, r2, #5898240	; 0x5a0000
   38b68:	blmi	2afb80 <full_module_path@@Base+0x236618>
   38b6c:	cfldrsvs	mvf4, [r8, #-492]	; 0xfffffe14
   38b70:	ldrt	fp, [r7], #320	; 0x140
   38b74:	adccs	r6, ip, #1769472	; 0x1b0000
   38b78:	andcc	pc, r0, r2, lsl #22
   38b7c:	stmdacs	r0, {r9, fp, sp, lr}
   38b80:	strt	sp, [pc], #243	; 38b88 <fchmod@plt+0x31fcc>
   38b84:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   38b88:	svclt	0x0000e4ac
   38b8c:	andeq	lr, r3, r6, lsl #8
   38b90:	strdeq	lr, [r3], -ip
   38b94:	andeq	r7, r1, lr, asr r7
   38b98:	blle	142ba0 <full_module_path@@Base+0xc9638>
   38b9c:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   38ba0:	addmi	r6, r2, #5898240	; 0x5a0000
   38ba4:	blmi	2afbbc <full_module_path@@Base+0x236654>
   38ba8:	cfldrdvs	mvd4, [r8, #-492]	; 0xfffffe14
   38bac:	ldr	fp, [r9], #320	; 0x140
   38bb0:	adccs	r6, ip, #1769472	; 0x1b0000
   38bb4:	andcc	pc, r0, r2, lsl #22
   38bb8:	stmdacs	r0, {r6, r9, fp, sp, lr}
   38bbc:	ldr	sp, [r1], #243	; 0xf3
   38bc0:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   38bc4:	svclt	0x0000e48e
   38bc8:	andeq	lr, r3, sl, asr #7
   38bcc:	andeq	lr, r3, r0, asr #7
   38bd0:	andeq	r7, r1, r2, lsr #14
   38bd4:	blle	142bdc <full_module_path@@Base+0xc9674>
   38bd8:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   38bdc:	addmi	r6, r2, #5898240	; 0x5a0000
   38be0:	blmi	2afbf8 <full_module_path@@Base+0x236690>
   38be4:	cfldrsvs	mvf4, [r8, #492]	; 0x1ec
   38be8:	ldrbt	fp, [fp], #-320	; 0xfffffec0
   38bec:	adccs	r6, ip, #1769472	; 0x1b0000
   38bf0:	andcc	pc, r0, r2, lsl #22
   38bf4:	stmdacs	r0, {r7, r9, fp, sp, lr}
   38bf8:	ldrbt	sp, [r3], #-243	; 0xffffff0d
   38bfc:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   38c00:	svclt	0x0000e470
   38c04:	andeq	lr, r3, lr, lsl #7
   38c08:	andeq	lr, r3, r4, lsl #7
   38c0c:	andeq	r7, r1, r6, ror #13
   38c10:	blle	142c18 <full_module_path@@Base+0xc96b0>
   38c14:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   38c18:	addmi	r6, r2, #5898240	; 0x5a0000
   38c1c:	blmi	2afc34 <full_module_path@@Base+0x2366cc>
   38c20:	cfldrdvs	mvd4, [r8, #492]	; 0x1ec
   38c24:	ldrb	fp, [sp], #-320	; 0xfffffec0
   38c28:	adccs	r6, ip, #1769472	; 0x1b0000
   38c2c:	andcc	pc, r0, r2, lsl #22
   38c30:	stmdacs	r0, {r6, r7, r9, fp, sp, lr}
   38c34:	ldrb	sp, [r5], #-243	; 0xffffff0d
   38c38:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   38c3c:	svclt	0x0000e452
   38c40:	andeq	lr, r3, r2, asr r3
   38c44:	andeq	lr, r3, r8, asr #6
   38c48:	andeq	r7, r1, sl, lsr #13
   38c4c:	blle	142c54 <full_module_path@@Base+0xc96ec>
   38c50:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   38c54:	addmi	r6, r2, #5898240	; 0x5a0000
   38c58:	blmi	2afc70 <full_module_path@@Base+0x236708>
   38c5c:	mrcvs	4, 0, r4, cr8, cr11, {3}
   38c60:	ldrt	fp, [pc], #-320	; 38c68 <fchmod@plt+0x320ac>
   38c64:	adccs	r6, ip, #1769472	; 0x1b0000
   38c68:	andcc	pc, r0, r2, lsl #22
   38c6c:	stmdacs	r0, {r8, r9, fp, sp, lr}
   38c70:	ldrt	sp, [r7], #-243	; 0xffffff0d
   38c74:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   38c78:	svclt	0x0000e434
   38c7c:	andeq	lr, r3, r6, lsl r3
   38c80:	andeq	lr, r3, ip, lsl #6
   38c84:	andeq	r7, r1, lr, ror #12
   38c88:	blle	142c90 <full_module_path@@Base+0xc9728>
   38c8c:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   38c90:	addmi	r6, r2, #5898240	; 0x5a0000
   38c94:	blmi	2afcac <full_module_path@@Base+0x236744>
   38c98:	mrcvs	4, 2, r4, cr8, cr11, {3}
   38c9c:	strt	fp, [r1], #-320	; 0xfffffec0
   38ca0:	adccs	r6, ip, #1769472	; 0x1b0000
   38ca4:	andcc	pc, r0, r2, lsl #22
   38ca8:	stmdacs	r0, {r6, r8, r9, fp, sp, lr}
   38cac:	ldr	sp, [r9], #-243	; 0xffffff0d
   38cb0:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   38cb4:	svclt	0x0000e416
   38cb8:	ldrdeq	lr, [r3], -sl
   38cbc:	ldrdeq	lr, [r3], -r0
   38cc0:	andeq	r7, r1, r2, lsr r6
   38cc4:	blle	142ccc <full_module_path@@Base+0xc9764>
   38cc8:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
   38ccc:	addmi	r6, r2, #5898240	; 0x5a0000
   38cd0:	blmi	2efce8 <full_module_path@@Base+0x276780>
   38cd4:	mrcvs	4, 4, r4, cr8, cr11, {3}
   38cd8:	str	fp, [r3], #-328	; 0xfffffeb8
   38cdc:	adccs	r6, ip, #1769472	; 0x1b0000
   38ce0:	andcc	pc, r0, r2, lsl #22
   38ce4:	stmdacs	r0, {r7, r8, r9, fp, sp, lr}
   38ce8:			; <UNDEFINED> instruction: 0xf7ffd0f3
   38cec:	stmdami	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}
   38cf0:			; <UNDEFINED> instruction: 0xf7ff4478
   38cf4:	svclt	0x0000bbf7
   38cf8:	muleq	r3, lr, r2
   38cfc:	muleq	r3, r4, r2
   38d00:	strdeq	r7, [r1], -r4
   38d04:	blle	142d0c <full_module_path@@Base+0xc97a4>
   38d08:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
   38d0c:	addmi	r6, r2, #5898240	; 0x5a0000
   38d10:	blmi	2efd2c <full_module_path@@Base+0x2767c4>
   38d14:	mrcvs	4, 6, r4, cr8, cr11, {3}
   38d18:			; <UNDEFINED> instruction: 0xf7ffb150
   38d1c:	ldmdavs	fp, {r0, r1, r5, r6, r7, r8, r9, fp, ip, sp, pc}
   38d20:	blx	c17da <full_module_path@@Base+0x48272>
   38d24:	blvs	ff044d2c <full_module_path@@Base+0xfefcb7c4>
   38d28:	rscsle	r2, r2, r0, lsl #16
   38d2c:	bllt	ff6f6d30 <full_module_path@@Base+0xff67d7c8>
   38d30:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   38d34:	bllt	ff5f6d38 <full_module_path@@Base+0xff57d7d0>
   38d38:	andeq	lr, r3, lr, asr r2
   38d3c:	andeq	lr, r3, r4, asr r2
   38d40:			; <UNDEFINED> instruction: 0x000175b2
   38d44:	blle	142d4c <full_module_path@@Base+0xc97e4>
   38d48:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
   38d4c:	addmi	r6, r2, #5898240	; 0x5a0000
   38d50:	blmi	2efd6c <full_module_path@@Base+0x276804>
   38d54:	svcvs	0x0018447b
   38d58:			; <UNDEFINED> instruction: 0xf7ffb150
   38d5c:	ldmdavs	fp, {r0, r1, r6, r7, r8, r9, fp, ip, sp, pc}
   38d60:	blx	c181a <full_module_path@@Base+0x482b2>
   38d64:	stcvs	0, cr3, [r0], {-0}
   38d68:	rscsle	r2, r2, r0, lsl #16
   38d6c:	bllt	feef6d70 <full_module_path@@Base+0xfee7d808>
   38d70:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   38d74:	bllt	fedf6d78 <full_module_path@@Base+0xfed7d810>
   38d78:	andeq	lr, r3, lr, lsl r2
   38d7c:	andeq	lr, r3, r4, lsl r2
   38d80:	andeq	r7, r1, r2, ror r5
   38d84:	blle	142d8c <full_module_path@@Base+0xc9824>
   38d88:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
   38d8c:	addmi	r6, r2, #5898240	; 0x5a0000
   38d90:	blmi	2efdac <full_module_path@@Base+0x276844>
   38d94:	svcvs	0x0058447b
   38d98:			; <UNDEFINED> instruction: 0xf7ffb150
   38d9c:	ldmdavs	fp, {r0, r1, r5, r7, r8, r9, fp, ip, sp, pc}
   38da0:	blx	c185a <full_module_path@@Base+0x482f2>
   38da4:	marvs	acc0, r3, r0
   38da8:	rscsle	r2, r2, r0, lsl #16
   38dac:	bllt	fe6f6db0 <full_module_path@@Base+0xfe67d848>
   38db0:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   38db4:	bllt	fe5f6db8 <full_module_path@@Base+0xfe57d850>
   38db8:	ldrdeq	lr, [r3], -lr	; <UNPREDICTABLE>
   38dbc:	ldrdeq	lr, [r3], -r4
   38dc0:	andeq	r7, r1, r2, lsr r5
   38dc4:	blle	142dcc <full_module_path@@Base+0xc9864>
   38dc8:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
   38dcc:	addmi	r6, r2, #5898240	; 0x5a0000
   38dd0:	blmi	2efdec <full_module_path@@Base+0x276884>
   38dd4:	svcvs	0x0098447b
   38dd8:			; <UNDEFINED> instruction: 0xf7ffb150
   38ddc:	ldmdavs	fp, {r0, r1, r7, r8, r9, fp, ip, sp, pc}
   38de0:	blx	c189a <full_module_path@@Base+0x48332>
   38de4:	stcvs	0, cr3, [r0], {0}
   38de8:	rscsle	r2, r2, r0, lsl #16
   38dec:	bllt	1ef6df0 <full_module_path@@Base+0x1e7d888>
   38df0:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   38df4:	bllt	1df6df8 <full_module_path@@Base+0x1d7d890>
   38df8:	muleq	r3, lr, r1
   38dfc:	muleq	r3, r4, r1
   38e00:	strdeq	r7, [r1], -r2
   38e04:	blle	142e0c <full_module_path@@Base+0xc98a4>
   38e08:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
   38e0c:	addmi	r6, r2, #5898240	; 0x5a0000
   38e10:	blmi	2efe2c <full_module_path@@Base+0x2768c4>
   38e14:	svcvs	0x00d8447b
   38e18:			; <UNDEFINED> instruction: 0xf7ffb150
   38e1c:	ldmdavs	fp, {r0, r1, r5, r6, r8, r9, fp, ip, sp, pc}
   38e20:	blx	c18da <full_module_path@@Base+0x48372>
   38e24:	stclvs	0, cr3, [r0], {0}
   38e28:	rscsle	r2, r2, r0, lsl #16
   38e2c:	bllt	16f6e30 <full_module_path@@Base+0x167d8c8>
   38e30:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   38e34:	bllt	15f6e38 <full_module_path@@Base+0x157d8d0>
   38e38:	andeq	lr, r3, lr, asr r1
   38e3c:	andeq	lr, r3, r4, asr r1
   38e40:			; <UNDEFINED> instruction: 0x000174b2
   38e44:	blle	142e4c <full_module_path@@Base+0xc98e4>
   38e48:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
   38e4c:	addmi	r6, r2, #5898240	; 0x5a0000
   38e50:	blmi	32fe70 <full_module_path@@Base+0x2b6908>
   38e54:			; <UNDEFINED> instruction: 0xf8d3447b
   38e58:	cmplt	r0, r0, lsl #1
   38e5c:	bllt	10f6e60 <full_module_path@@Base+0x107d8f8>
   38e60:	adccs	r6, ip, #1769472	; 0x1b0000
   38e64:	andcc	pc, r0, r2, lsl #22
   38e68:	stmdacs	r0, {r8, sl, fp, sp, lr}
   38e6c:			; <UNDEFINED> instruction: 0xf7ffd0f1
   38e70:	stmdami	r4, {r0, r3, r4, r5, r8, r9, fp, ip, sp, pc}
   38e74:			; <UNDEFINED> instruction: 0xf7ff4478
   38e78:	svclt	0x0000bb35
   38e7c:	andeq	lr, r3, lr, lsl r1
   38e80:	andeq	lr, r3, r4, lsl r1
   38e84:	andeq	r7, r1, r0, ror r4
   38e88:	blle	142e90 <full_module_path@@Base+0xc9928>
   38e8c:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
   38e90:	addmi	r6, r2, #5898240	; 0x5a0000
   38e94:	blmi	32feb4 <full_module_path@@Base+0x2b694c>
   38e98:			; <UNDEFINED> instruction: 0xf8d3447b
   38e9c:	cmplt	r0, r4, lsl #1
   38ea0:	bllt	876ea4 <full_module_path@@Base+0x7fd93c>
   38ea4:	adccs	r6, ip, #1769472	; 0x1b0000
   38ea8:	andcc	pc, r0, r2, lsl #22
   38eac:	stmdacs	r0, {r6, r8, sl, fp, sp, lr}
   38eb0:			; <UNDEFINED> instruction: 0xf7ffd0f1
   38eb4:	stmdami	r4, {r0, r1, r2, r4, r8, r9, fp, ip, sp, pc}
   38eb8:			; <UNDEFINED> instruction: 0xf7ff4478
   38ebc:	svclt	0x0000bb13
   38ec0:	ldrdeq	lr, [r3], -sl
   38ec4:	ldrdeq	lr, [r3], -r0
   38ec8:	andeq	r7, r1, ip, lsr #8
   38ecc:	blle	142ed4 <full_module_path@@Base+0xc996c>
   38ed0:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
   38ed4:	addmi	r6, r2, #5898240	; 0x5a0000
   38ed8:	blmi	32fef8 <full_module_path@@Base+0x2b6990>
   38edc:			; <UNDEFINED> instruction: 0xf8d3447b
   38ee0:	cmplt	r0, r8, lsl #1
   38ee4:	blt	ffff6ee8 <full_module_path@@Base+0xfff7d980>
   38ee8:	adccs	r6, ip, #1769472	; 0x1b0000
   38eec:	andcc	pc, r0, r2, lsl #22
   38ef0:	stmdacs	r0, {r7, r8, sl, fp, sp, lr}
   38ef4:			; <UNDEFINED> instruction: 0xf7ffd0f1
   38ef8:	stmdami	r4, {r0, r2, r4, r5, r6, r7, r9, fp, ip, sp, pc}
   38efc:			; <UNDEFINED> instruction: 0xf7ff4478
   38f00:	svclt	0x0000baf1
   38f04:	muleq	r3, r6, r0
   38f08:	andeq	lr, r3, ip, lsl #1
   38f0c:	andeq	r7, r1, r8, ror #7
   38f10:	blle	142f18 <full_module_path@@Base+0xc99b0>
   38f14:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
   38f18:	addmi	r6, r2, #5898240	; 0x5a0000
   38f1c:	blmi	32ff3c <full_module_path@@Base+0x2b69d4>
   38f20:			; <UNDEFINED> instruction: 0xf8d3447b
   38f24:	cmplt	r0, ip, lsl #1
   38f28:	blt	ff776f2c <full_module_path@@Base+0xff6fd9c4>
   38f2c:	adccs	r6, ip, #1769472	; 0x1b0000
   38f30:	andcc	pc, r0, r2, lsl #22
   38f34:	stmdacs	r0, {r6, r7, r8, sl, fp, sp, lr}
   38f38:			; <UNDEFINED> instruction: 0xf7ffd0f1
   38f3c:	stmdami	r4, {r0, r1, r4, r6, r7, r9, fp, ip, sp, pc}
   38f40:			; <UNDEFINED> instruction: 0xf7ff4478
   38f44:	svclt	0x0000bacf
   38f48:	andeq	lr, r3, r2, asr r0
   38f4c:	andeq	lr, r3, r8, asr #32
   38f50:	andeq	r7, r1, r4, lsr #7
   38f54:	blle	142f5c <full_module_path@@Base+0xc99f4>
   38f58:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
   38f5c:	addmi	r6, r2, #5898240	; 0x5a0000
   38f60:	blmi	32ff80 <full_module_path@@Base+0x2b6a18>
   38f64:			; <UNDEFINED> instruction: 0xf8d3447b
   38f68:			; <UNDEFINED> instruction: 0xb1500090
   38f6c:	blt	feef6f70 <full_module_path@@Base+0xfee7da08>
   38f70:	adccs	r6, ip, #1769472	; 0x1b0000
   38f74:	andcc	pc, r0, r2, lsl #22
   38f78:	stmdacs	r0, {r9, sl, fp, sp, lr}
   38f7c:			; <UNDEFINED> instruction: 0xf7ffd0f1
   38f80:	stmdami	r4, {r0, r4, r5, r7, r9, fp, ip, sp, pc}
   38f84:			; <UNDEFINED> instruction: 0xf7ff4478
   38f88:	svclt	0x0000baad
   38f8c:	andeq	lr, r3, lr
   38f90:	andeq	lr, r3, r4
   38f94:	andeq	r7, r1, r0, ror #6
   38f98:	blle	142fa0 <full_module_path@@Base+0xc9a38>
   38f9c:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
   38fa0:	addmi	r6, r2, #5898240	; 0x5a0000
   38fa4:	blmi	32ffc4 <full_module_path@@Base+0x2b6a5c>
   38fa8:			; <UNDEFINED> instruction: 0xf8d3447b
   38fac:			; <UNDEFINED> instruction: 0xb1500094
   38fb0:	blt	fe676fb4 <full_module_path@@Base+0xfe5fda4c>
   38fb4:	adccs	r6, ip, #1769472	; 0x1b0000
   38fb8:	andcc	pc, r0, r2, lsl #22
   38fbc:	stmdacs	r0, {r6, r9, sl, fp, sp, lr}
   38fc0:			; <UNDEFINED> instruction: 0xf7ffd0f1
   38fc4:	stmdami	r4, {r0, r1, r2, r3, r7, r9, fp, ip, sp, pc}
   38fc8:			; <UNDEFINED> instruction: 0xf7ff4478
   38fcc:	svclt	0x0000ba8b
   38fd0:	andeq	sp, r3, sl, asr #31
   38fd4:	andeq	sp, r3, r0, asr #31
   38fd8:	andeq	r7, r1, ip, lsl r3
   38fdc:	blle	2c2fe4 <full_module_path@@Base+0x249a7c>
   38fe0:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   38fe4:	addmi	r6, r2, #5898240	; 0x5a0000
   38fe8:	ldmdavs	fp, {r0, r2, r8, sl, fp, ip, lr, pc}
   38fec:	blx	c1aa6 <full_module_path@@Base+0x4853e>
   38ff0:	cdpvs	0, 8, cr3, cr0, cr0, {0}
   38ff4:	blmi	10adbc <full_module_path@@Base+0x91854>
   38ff8:			; <UNDEFINED> instruction: 0xf8d3447b
   38ffc:			; <UNDEFINED> instruction: 0x47700098
   39000:	andeq	sp, r3, r6, lsl #31
   39004:	andeq	sp, r3, r0, ror pc
   39008:	blle	2c3010 <full_module_path@@Base+0x249aa8>
   3900c:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   39010:	addmi	r6, r2, #5898240	; 0x5a0000
   39014:	ldmdavs	fp, {r0, r2, r8, sl, fp, ip, lr, pc}
   39018:	blx	c1ad2 <full_module_path@@Base+0x4856a>
   3901c:	cdpvs	0, 12, cr3, cr0, cr0, {0}
   39020:	blmi	10ade8 <full_module_path@@Base+0x91880>
   39024:			; <UNDEFINED> instruction: 0xf8d3447b
   39028:			; <UNDEFINED> instruction: 0x4770009c
   3902c:	andeq	sp, r3, sl, asr pc
   39030:	andeq	sp, r3, r4, asr #30
   39034:	blle	2c303c <full_module_path@@Base+0x249ad4>
   39038:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   3903c:	addmi	r6, r2, #5898240	; 0x5a0000
   39040:	ldmdavs	fp, {r0, r2, r8, sl, fp, ip, lr, pc}
   39044:	blx	c1afe <full_module_path@@Base+0x48596>
   39048:	svcvs	0x00003000
   3904c:	blmi	10ae14 <full_module_path@@Base+0x918ac>
   39050:			; <UNDEFINED> instruction: 0xf8d3447b
   39054:	ldrbmi	r0, [r0, -r0, lsr #1]!
   39058:	andeq	sp, r3, lr, lsr #30
   3905c:	andeq	sp, r3, r8, lsl pc
   39060:	blle	2c3068 <full_module_path@@Base+0x249b00>
   39064:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   39068:	addmi	r6, r2, #5898240	; 0x5a0000
   3906c:	ldmdavs	fp, {r0, r2, r8, sl, fp, ip, lr, pc}
   39070:	blx	c1b2a <full_module_path@@Base+0x485c2>
   39074:	svcvs	0x00403000
   39078:	blmi	10ae40 <full_module_path@@Base+0x918d8>
   3907c:			; <UNDEFINED> instruction: 0xf8d3447b
   39080:	ldrbmi	r0, [r0, -r4, lsr #1]!
   39084:	andeq	sp, r3, r2, lsl #30
   39088:	andeq	sp, r3, ip, ror #29
   3908c:	blle	2c3094 <full_module_path@@Base+0x249b2c>
   39090:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   39094:	addmi	r6, r2, #5898240	; 0x5a0000
   39098:	ldmdavs	fp, {r0, r2, r8, sl, fp, ip, lr, pc}
   3909c:	blx	c1b56 <full_module_path@@Base+0x485ee>
   390a0:	svcvs	0x00803000
   390a4:	blmi	10ae6c <full_module_path@@Base+0x91904>
   390a8:			; <UNDEFINED> instruction: 0xf8d3447b
   390ac:	ldrbmi	r0, [r0, -r8, lsr #1]!
   390b0:	ldrdeq	sp, [r3], -r6
   390b4:	andeq	sp, r3, r0, asr #29
   390b8:	blle	2c30c0 <full_module_path@@Base+0x249b58>
   390bc:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   390c0:	addmi	r6, r2, #5898240	; 0x5a0000
   390c4:	ldmdavs	fp, {r0, r2, r8, sl, fp, ip, lr, pc}
   390c8:	blx	c1b82 <full_module_path@@Base+0x4861a>
   390cc:	svcvs	0x00c03000
   390d0:	blmi	10ae98 <full_module_path@@Base+0x91930>
   390d4:			; <UNDEFINED> instruction: 0xf8d3447b
   390d8:	ldrbmi	r0, [r0, -ip, lsr #1]!
   390dc:	andeq	sp, r3, sl, lsr #29
   390e0:	muleq	r3, r4, lr
   390e4:	blle	3030ec <full_module_path@@Base+0x289b84>
   390e8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   390ec:	addmi	r6, r2, #5898240	; 0x5a0000
   390f0:	ldmdavs	fp, {r1, r2, r8, sl, fp, ip, lr, pc}
   390f4:	blx	c1bae <full_module_path@@Base+0x48646>
   390f8:			; <UNDEFINED> instruction: 0xf8d03000
   390fc:	ldrbmi	r0, [r0, -r0, lsl #1]!
   39100:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   39104:	ldrsbteq	pc, [r0], r3	; <UNPREDICTABLE>
   39108:	svclt	0x00004770
   3910c:	andeq	sp, r3, lr, ror lr
   39110:	andeq	sp, r3, r6, ror #28
   39114:	blle	30311c <full_module_path@@Base+0x289bb4>
   39118:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   3911c:	addmi	r6, r2, #5898240	; 0x5a0000
   39120:	ldmdavs	fp, {r1, r2, r8, sl, fp, ip, lr, pc}
   39124:	blx	c1bde <full_module_path@@Base+0x48676>
   39128:			; <UNDEFINED> instruction: 0xf8d03000
   3912c:	ldrbmi	r0, [r0, -r4, lsl #1]!
   39130:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   39134:	ldrsbteq	pc, [r4], r3	; <UNPREDICTABLE>
   39138:	svclt	0x00004770
   3913c:	andeq	sp, r3, lr, asr #28
   39140:	andeq	sp, r3, r6, lsr lr
   39144:	blle	30314c <full_module_path@@Base+0x289be4>
   39148:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   3914c:	addmi	r6, r2, #5898240	; 0x5a0000
   39150:	ldmdavs	fp, {r1, r2, r8, sl, fp, ip, lr, pc}
   39154:	blx	c1c0e <full_module_path@@Base+0x486a6>
   39158:			; <UNDEFINED> instruction: 0xf8d03000
   3915c:	ldrbmi	r0, [r0, -r8, lsl #1]!
   39160:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   39164:	ldrsbteq	pc, [r8], r3	; <UNPREDICTABLE>
   39168:	svclt	0x00004770
   3916c:	andeq	sp, r3, lr, lsl lr
   39170:	andeq	sp, r3, r6, lsl #28
   39174:	blle	30317c <full_module_path@@Base+0x289c14>
   39178:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   3917c:	addmi	r6, r2, #5898240	; 0x5a0000
   39180:	ldmdavs	fp, {r1, r2, r8, sl, fp, ip, lr, pc}
   39184:	blx	c1c3e <full_module_path@@Base+0x486d6>
   39188:			; <UNDEFINED> instruction: 0xf8d03000
   3918c:	ldrbmi	r0, [r0, -ip, lsl #1]!
   39190:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   39194:	ldrsbteq	pc, [ip], r3	; <UNPREDICTABLE>
   39198:	svclt	0x00004770
   3919c:	andeq	sp, r3, lr, ror #27
   391a0:	ldrdeq	sp, [r3], -r6
   391a4:	blle	3031ac <full_module_path@@Base+0x289c44>
   391a8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   391ac:	addmi	r6, r2, #5898240	; 0x5a0000
   391b0:	ldmdavs	fp, {r1, r2, r8, sl, fp, ip, lr, pc}
   391b4:	blx	c1c6e <full_module_path@@Base+0x48706>
   391b8:			; <UNDEFINED> instruction: 0xf8d03000
   391bc:			; <UNDEFINED> instruction: 0x47700090
   391c0:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   391c4:	ldrdeq	pc, [r0], #131	; 0x83
   391c8:	svclt	0x00004770
   391cc:			; <UNDEFINED> instruction: 0x0003ddbe
   391d0:	andeq	sp, r3, r6, lsr #27
   391d4:	blle	3031dc <full_module_path@@Base+0x289c74>
   391d8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   391dc:	addmi	r6, r2, #5898240	; 0x5a0000
   391e0:	ldmdavs	fp, {r1, r2, r8, sl, fp, ip, lr, pc}
   391e4:	blx	c1c9e <full_module_path@@Base+0x48736>
   391e8:			; <UNDEFINED> instruction: 0xf8d03000
   391ec:			; <UNDEFINED> instruction: 0x47700094
   391f0:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   391f4:	ldrdeq	pc, [r4], #131	; 0x83
   391f8:	svclt	0x00004770
   391fc:	andeq	sp, r3, lr, lsl #27
   39200:	andeq	sp, r3, r6, ror sp
   39204:	blle	30320c <full_module_path@@Base+0x289ca4>
   39208:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   3920c:	addmi	r6, r2, #5898240	; 0x5a0000
   39210:	ldmdavs	fp, {r1, r2, r8, sl, fp, ip, lr, pc}
   39214:	blx	c1cce <full_module_path@@Base+0x48766>
   39218:			; <UNDEFINED> instruction: 0xf8d03000
   3921c:			; <UNDEFINED> instruction: 0x47700098
   39220:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   39224:	ldrdeq	pc, [r8], #131	; 0x83
   39228:	svclt	0x00004770
   3922c:	andeq	sp, r3, lr, asr sp
   39230:	andeq	sp, r3, r6, asr #26
   39234:	blle	30323c <full_module_path@@Base+0x289cd4>
   39238:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   3923c:	addmi	r6, r2, #5898240	; 0x5a0000
   39240:	ldmdavs	fp, {r1, r2, r8, sl, fp, ip, lr, pc}
   39244:	blx	c1cfe <full_module_path@@Base+0x48796>
   39248:			; <UNDEFINED> instruction: 0xf8d03000
   3924c:			; <UNDEFINED> instruction: 0x4770009c
   39250:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   39254:	ldrdeq	pc, [ip], #131	; 0x83
   39258:	svclt	0x00004770
   3925c:	andeq	sp, r3, lr, lsr #26
   39260:	andeq	sp, r3, r6, lsl sp
   39264:	blle	30326c <full_module_path@@Base+0x289d04>
   39268:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   3926c:	addmi	r6, r2, #5898240	; 0x5a0000
   39270:	ldmdavs	fp, {r1, r2, r8, sl, fp, ip, lr, pc}
   39274:	blx	c1d2e <full_module_path@@Base+0x487c6>
   39278:			; <UNDEFINED> instruction: 0xf8d03000
   3927c:	ldrbmi	r0, [r0, -r0, lsr #1]!
   39280:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   39284:	ldrsbeq	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
   39288:	svclt	0x00004770
   3928c:	strdeq	sp, [r3], -lr
   39290:	andeq	sp, r3, r6, ror #25
   39294:	blle	30329c <full_module_path@@Base+0x289d34>
   39298:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   3929c:	addmi	r6, r2, #5898240	; 0x5a0000
   392a0:	ldmdavs	fp, {r1, r2, r8, sl, fp, ip, lr, pc}
   392a4:	blx	c1d5e <full_module_path@@Base+0x487f6>
   392a8:			; <UNDEFINED> instruction: 0xf8d03000
   392ac:	ldrbmi	r0, [r0, -r4, lsr #1]!
   392b0:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   392b4:	ldrsbeq	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   392b8:	svclt	0x00004770
   392bc:	andeq	sp, r3, lr, asr #25
   392c0:			; <UNDEFINED> instruction: 0x0003dcb6
   392c4:	blle	3032cc <full_module_path@@Base+0x289d64>
   392c8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   392cc:	addmi	r6, r2, #5898240	; 0x5a0000
   392d0:	ldmdavs	fp, {r1, r2, r8, sl, fp, ip, lr, pc}
   392d4:	blx	c1d8e <full_module_path@@Base+0x48826>
   392d8:			; <UNDEFINED> instruction: 0xf8d03000
   392dc:	ldrbmi	r0, [r0, -r8, lsr #1]!
   392e0:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   392e4:	ldrsbeq	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   392e8:	svclt	0x00004770
   392ec:	muleq	r3, lr, ip
   392f0:	andeq	sp, r3, r6, lsl #25
   392f4:			; <UNDEFINED> instruction: 0x460eb570
   392f8:	strmi	r4, [r5], -lr, lsl #24
   392fc:	sbcscs	r4, r0, #14336	; 0x3800
   39300:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
   39304:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   39308:	andeq	pc, ip, r3, lsl #2
   3930c:	orrsvs	pc, pc, r1, lsl #10
   39310:	eorvs	r2, r3, r1, lsl #6
   39314:	ldmda	sl, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   39318:	mvnscc	pc, #79	; 0x4f
   3931c:	rsbvs	r2, r3, r0, lsl #2
   39320:	stmdbmi	r7, {r1, r2, r3, r8, fp, ip, sp, pc}
   39324:	bmi	20a510 <full_module_path@@Base+0x190fa8>
   39328:	pop	{r3, r5, r9, sl, lr}
   3932c:	ldrbtmi	r4, [sl], #-112	; 0xffffff90
   39330:	mrclt	7, 7, APSR_nzcv, cr8, cr14, {7}
   39334:	muleq	r2, r2, sp
   39338:	andeq	sp, r3, r4, ror #24
   3933c:	andeq	ip, r2, r6, asr #29
   39340:	andeq	r0, r0, r5, asr #1
   39344:			; <UNDEFINED> instruction: 0xfffff40b
   39348:	svcmi	0x00f8e92d
   3934c:	bmi	98bfe4 <full_module_path@@Base+0x912a7c>
   39350:	ldmpl	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   39354:	movwmi	lr, #2519	; 0x9d7
   39358:	strcs	fp, [r0, #-915]	; 0xfffffc6d
   3935c:	strtmi	r4, [r8], r6, lsl #12
   39360:	ldmdbeq	sp!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   39364:			; <UNDEFINED> instruction: 0xf854e00b
   39368:			; <UNDEFINED> instruction: 0xf7ff0c04
   3936c:	stmdacs	r0, {r0, r3, r5, r6, r8, fp, ip, sp, lr, pc}
   39370:			; <UNDEFINED> instruction: 0xf88adb29
   39374:	strcc	r9, [r1, #-0]
   39378:	adcmi	r6, fp, #8060928	; 0x7b0000
   3937c:	stmdavs	r0!, {r5, r8, fp, ip, lr, pc}
   39380:			; <UNDEFINED> instruction: 0xf7cd213d
   39384:	strtmi	lr, [r3], r6, lsr #20
   39388:	strmi	r3, [r2], r4, lsl #8
   3938c:	andhi	pc, r0, r0, lsl #17
   39390:	mvnle	r2, r0, lsl #28
   39394:	stmib	ip!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   39398:	movweq	pc, #4362	; 0x110a	; <UNPREDICTABLE>
   3939c:	ldrmi	r6, [r9], -r0, lsl #16
   393a0:	stmdavc	sl, {r0, r8, r9, ip, sp}
   393a4:	andscs	pc, r2, r0, lsr r8	; <UNPREDICTABLE>
   393a8:	ldrbtle	r0, [r8], #1170	; 0x492
   393ac:	stceq	8, cr15, [r4], {84}	; 0x54
   393b0:			; <UNDEFINED> instruction: 0xf7ff3501
   393b4:			; <UNDEFINED> instruction: 0xf88af9c3
   393b8:	ldmdavs	fp!, {ip, pc}^
   393bc:	ldmle	lr, {r0, r1, r3, r5, r7, r9, lr}^
   393c0:	pop	{r0, sp}
   393c4:	stmdbmi	r8, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   393c8:			; <UNDEFINED> instruction: 0xf8db2003
   393cc:	ldrbtmi	r2, [r9], #-0
   393d0:			; <UNDEFINED> instruction: 0xff12f7e8
   393d4:	andcs	r2, r0, sp, lsr r3
   393d8:	andcc	pc, r0, sl, lsl #17
   393dc:	svchi	0x00f8e8bd
   393e0:	strdeq	sp, [r2], -r4
   393e4:	andeq	r0, r0, ip, lsl r5
   393e8:	andeq	r7, r1, r6, lsr r6
   393ec:	mvnsmi	lr, sp, lsr #18
   393f0:	stmdavc	r3, {r2, r9, sl, lr}
   393f4:	rsbsle	r2, ip, sp, asr fp
   393f8:	ldrbtmi	r4, [r9], #-2413	; 0xfffff693
   393fc:	rsbsle	r4, r1, r8, lsl #5
   39400:			; <UNDEFINED> instruction: 0xf8f0f7ff
   39404:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
   39408:	blx	fec53478 <full_module_path@@Base+0xfebd9f10>
   3940c:	stmdbeq	sp!, {r7, r8, sl, ip, sp, lr, pc}^
   39410:	andsvs	fp, sp, r2, lsl #19
   39414:	rsble	r2, r2, r0, lsl #16
   39418:	strtmi	r2, [r0], -pc, lsr #2
   3941c:	ldmib	r8, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   39420:	stmdbmi	r5!, {r3, r6, r7, r8, ip, sp, pc}^
   39424:	strtmi	r2, [r2], -r6
   39428:			; <UNDEFINED> instruction: 0xf7e84479
   3942c:	andcs	pc, r0, r5, ror #29
   39430:	ldrhhi	lr, [r0, #141]!	; 0x8d
   39434:	subsle	r2, r6, r0, lsl #16
   39438:	ldrbtmi	r4, [fp], #-2912	; 0xfffff4a0
   3943c:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
   39440:	adchi	pc, r1, r0
   39444:			; <UNDEFINED> instruction: 0x212f4b5e
   39448:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   3944c:			; <UNDEFINED> instruction: 0xf7cd601d
   39450:	stmdacs	r0, {r6, r7, r8, fp, sp, lr, pc}
   39454:	blmi	172dbf0 <full_module_path@@Base+0x16b4688>
   39458:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3945c:	ldrle	r1, [r2], #-3703	; 0xfffff189
   39460:	strcs	r6, [ip, #2075]!	; 0x81b
   39464:	strcc	pc, [r6, #-2821]	; 0xfffff4fb
   39468:	stcleq	8, cr15, [ip], #-340	; 0xfffffeac
   3946c:			; <UNDEFINED> instruction: 0xf0004284
   39470:	smlawblt	r0, r5, r0, r8
   39474:			; <UNDEFINED> instruction: 0xf7ff4621
   39478:	stmdacs	r0, {r0, r2, r4, r5, r7, fp, ip, sp, lr, pc}
   3947c:	svccc	0x0001d07e
   39480:	ldclne	13, cr3, [fp], #-688	; 0xfffffd50
   39484:			; <UNDEFINED> instruction: 0xf8dfd1f0
   39488:	movwcs	r8, #8512	; 0x2140
   3948c:			; <UNDEFINED> instruction: 0x21ac4a4f
   39490:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
   39494:			; <UNDEFINED> instruction: 0xf7e44640
   39498:	adccs	pc, ip, #2146304	; 0x20c000
   3949c:	strmi	r2, [r7], -r0, lsl #2
   394a0:	strbeq	pc, [r8, #-256]!	; 0xffffff00	; <UNPREDICTABLE>
   394a4:	stmib	r4!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   394a8:	teqeq	r0, r8, lsl #2	; <UNPREDICTABLE>
   394ac:	adccs	r4, ip, #56, 12	; 0x3800000
   394b0:	svc	0x008cf7cc
   394b4:	stceq	8, cr15, [r4, #-340]	; 0xfffffeac
   394b8:			; <UNDEFINED> instruction: 0xf7ccb120
   394bc:	ldrdvs	lr, [r8], -ip	; <UNPREDICTABLE>
   394c0:	rsble	r2, ip, r0, lsl #16
   394c4:	mvnsle	r4, pc, lsr #5
   394c8:			; <UNDEFINED> instruction: 0xf7cc4620
   394cc:	ldrtvs	lr, [r8], #-4052	; 0xfffff02c
   394d0:	rsble	r2, r8, r0, lsl #16
   394d4:	mcrcs	12, 0, r4, cr0, cr14, {1}
   394d8:	rsbvs	r4, r6, ip, ror r4
   394dc:	andcs	sp, r1, r6, asr fp
   394e0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   394e4:	blmi	f028f0 <full_module_path@@Base+0xe89388>
   394e8:	ldrbtmi	r2, [fp], #-1
   394ec:	pop	{r0, r2, r3, r4, sp, lr}
   394f0:	blmi	e99cb8 <full_module_path@@Base+0xe20750>
   394f4:	ldmdbmi	r9!, {r1, r2, r6, sl, fp, ip}
   394f8:	ldrbtmi	r2, [fp], #-1281	; 0xfffffaff
   394fc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   39500:			; <UNDEFINED> instruction: 0xf7cc601d
   39504:	movtlt	lr, #3780	; 0xec4
   39508:			; <UNDEFINED> instruction: 0x46304935
   3950c:			; <UNDEFINED> instruction: 0xf7cc4479
   39510:	ldmdblt	r8!, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
   39514:	ldrbtmi	r4, [lr], #-3635	; 0xfffff1cd
   39518:	ldrdpl	pc, [r0], #134	; 0x86	; <UNPREDICTABLE>
   3951c:	andcs	fp, r0, r5, asr r9
   39520:	ldrhhi	lr, [r0, #141]!	; 0x8d
   39524:			; <UNDEFINED> instruction: 0x46304930
   39528:			; <UNDEFINED> instruction: 0xf7cc4479
   3952c:	stmdacs	r0, {r4, r5, r7, r9, sl, fp, sp, lr, pc}
   39530:	udf	#19712	; 0x4d00
   39534:			; <UNDEFINED> instruction: 0xf8d622d0
   39538:	blx	bd8b2 <full_module_path@@Base+0x4434a>
   3953c:			; <UNDEFINED> instruction: 0xf106f305
   39540:	blcc	ff439578 <full_module_path@@Base+0xff3c0010>
   39544:			; <UNDEFINED> instruction: 0xf7cc4419
   39548:	stmdavc	r3!, {r1, r6, r8, r9, sl, fp, sp, lr, pc}^
   3954c:	bicle	r2, r6, r0, ror fp
   39550:	andcs	r3, r1, r1, lsl #26
   39554:	rscpl	pc, r0, r6, asr #17
   39558:	stcmi	7, cr14, [r4], #-424	; 0xfffffe58
   3955c:	bmi	94216c <full_module_path@@Base+0x8c8c04>
   39560:	ldrbtmi	r2, [ip], #-464	; 0xfffffe30
   39564:			; <UNDEFINED> instruction: 0xf104447a
   39568:			; <UNDEFINED> instruction: 0xf7e400dc
   3956c:			; <UNDEFINED> instruction: 0xf104f919
   39570:	sbcscs	r0, r0, #12, 2
   39574:	svc	0x002af7cc
   39578:	ldrb	r4, [r9, -r8, lsr #12]
   3957c:	andcs	r4, r1, sp, lsl fp
   39580:	subsvs	r4, pc, fp, ror r4	; <UNPREDICTABLE>
   39584:			; <UNDEFINED> instruction: 0xf7ffe754
   39588:	smmls	fp, pc, lr, pc	; <UNPREDICTABLE>
   3958c:	andcs	r4, r6, sl, lsl r9
   39590:			; <UNDEFINED> instruction: 0xf7e84479
   39594:	movwcs	pc, #7729	; 0x1e31	; <UNPREDICTABLE>
   39598:	eorvs	r2, r3, r0
   3959c:	ldmdami	r7, {r3, r6, r8, r9, sl, sp, lr, pc}
   395a0:			; <UNDEFINED> instruction: 0xf7e44478
   395a4:	ldmdami	r6, {r0, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   395a8:			; <UNDEFINED> instruction: 0xf7e44478
   395ac:	svclt	0x0000f9dd
   395b0:	andeq	r7, r1, r2, asr #12
   395b4:	andeq	pc, r2, lr, lsl #25
   395b8:	andeq	r7, r1, ip, lsl r6
   395bc:	andeq	sp, r3, lr, lsr #22
   395c0:	andeq	pc, r2, sl, asr #24
   395c4:	andeq	sp, r3, r0, lsl fp
   395c8:	ldrdeq	sp, [r3], -r8
   395cc:	andeq	r7, r1, sl, lsl r6
   395d0:			; <UNDEFINED> instruction: 0x0002fbbc
   395d4:	andeq	pc, r2, sl, lsr #23
   395d8:	muleq	r2, sl, fp
   395dc:	andeq	r7, r1, lr, lsl r5
   395e0:	andeq	r7, r1, r4, lsr #10
   395e4:	andeq	sp, r3, r2, asr sl
   395e8:	andeq	r7, r1, ip, lsl #10
   395ec:	andeq	sp, r3, r6, lsl #20
   395f0:	andeq	r7, r1, r0, asr #9
   395f4:	andeq	pc, r2, r4, lsl fp	; <UNPREDICTABLE>
   395f8:	andeq	r7, r1, r0, lsl #10
   395fc:	andeq	r7, r1, r0, ror #9
   39600:	andeq	r7, r1, r0, asr r4
   39604:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   39608:			; <UNDEFINED> instruction: 0x47706858
   3960c:	andeq	sp, r3, r2, ror #18
   39610:	blmi	2a6af8 <full_module_path@@Base+0x22d590>
   39614:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
   39618:	strle	r3, [fp], #-3073	; 0xfffff3ff
   3961c:	and	r4, r1, r5, lsl #12
   39620:	movwle	r3, #31745	; 0x7c01
   39624:			; <UNDEFINED> instruction: 0xf7ff4620
   39628:	strtmi	pc, [r9], -sp, lsl #23
   3962c:	cdp	7, 2, cr15, cr14, cr12, {6}
   39630:	mvnsle	r2, r0, lsl #16
   39634:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   39638:	andeq	sp, r3, r4, asr r9
   3963c:	svcmi	0x00f0e92d
   39640:	stclmi	0, cr11, [r7, #-524]!	; 0xfffffdf4
   39644:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   39648:	strmi	r4, [r1], r6, ror #24
   3964c:			; <UNDEFINED> instruction: 0xf8df447d
   39650:			; <UNDEFINED> instruction: 0x4608a198
   39654:	stmdbpl	ip!, {r1, r2, r3, r4, r9, sl, lr}
   39658:			; <UNDEFINED> instruction: 0x460d44fa
   3965c:	stmdavs	r4!, {r0, r1, r5, r6, r8, fp, lr}
   39660:			; <UNDEFINED> instruction: 0xf04f9401
   39664:	cfstrdmi	mvd0, [r2], #-0
   39668:	andhi	pc, r0, sp, asr #17
   3966c:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   39670:	andvc	pc, r4, sl, asr r8	; <UNPREDICTABLE>
   39674:	ldmdavs	sl!, {r2, r4, r9, sl, lr}
   39678:	ldc2	7, cr15, [r2, #-972]	; 0xfffffc34
   3967c:	blcs	602b4 <_dist_code@@Base+0xd70c>
   39680:	ldrtmi	sp, [r2], -r7, asr #32
   39684:	movwcs	r4, #1608	; 0x648
   39688:			; <UNDEFINED> instruction: 0xf7f14621
   3968c:	stmdacs	r0, {r0, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   39690:	addhi	pc, sp, r0
   39694:			; <UNDEFINED> instruction: 0x466b4a57
   39698:			; <UNDEFINED> instruction: 0x46204957
   3969c:	andvs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   396a0:			; <UNDEFINED> instruction: 0x46324479
   396a4:	ldm	ip!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   396a8:	vsub.i8	d18, d0, d0
   396ac:	blls	598d0 <_dist_code@@Base+0x6d28>
   396b0:	blcs	53780 <_dist_code@@Base+0xbd8>
   396b4:	ldmdavs	fp!, {r0, r2, r3, r4, r8, r9, fp, ip, lr, pc}
   396b8:	lfmle	f4, 4, [r4], {147}	; 0x93
   396bc:	blcs	7ad7ec <full_module_path@@Base+0x734284>
   396c0:	ldrdcs	fp, [r0], -r8
   396c4:	blmi	13b0adc <full_module_path@@Base+0x1337574>
   396c8:	andcs	r2, r1, #0
   396cc:	andsvs	r4, sl, fp, ror r4
   396d0:	blmi	114c004 <full_module_path@@Base+0x10d2a9c>
   396d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   396d8:	blls	93748 <full_module_path@@Base+0x1a1e0>
   396dc:	cmnle	sp, sl, asr r0
   396e0:	pop	{r0, r1, ip, sp, pc}
   396e4:	blls	5d6ac <_dist_code@@Base+0xab04>
   396e8:	blcs	517d8 <_IO_stdin_used@@Base+0xbf60>
   396ec:			; <UNDEFINED> instruction: 0x4613d135
   396f0:	bcs	7f368c <full_module_path@@Base+0x77a124>
   396f4:	movwcs	fp, #3868	; 0xf1c
   396f8:	bicsle	r9, ip, r0, lsl #6
   396fc:	blcs	60334 <_dist_code@@Base+0xd78c>
   39700:	stmdbmi	r0, {r2, r5, r6, ip, lr, pc}^
   39704:	ldrbtmi	r2, [r9], #-3
   39708:	ldc2l	7, cr15, [r6, #-928]!	; 0xfffffc60
   3970c:	rscscc	pc, pc, pc, asr #32
   39710:			; <UNDEFINED> instruction: 0xf7ffe7de
   39714:	tstlt	r8, r3, lsl #18	; <UNPREDICTABLE>
   39718:	bllt	31772c <full_module_path@@Base+0x29e1c4>
   3971c:			; <UNDEFINED> instruction: 0x46484632
   39720:	strtmi	r2, [r1], -r0, lsl #6
   39724:	mcr2	7, 2, pc, cr12, cr1, {7}	; <UNPREDICTABLE>
   39728:	eorsle	r2, sp, r0, lsl #16
   3972c:			; <UNDEFINED> instruction: 0x46204a31
   39730:			; <UNDEFINED> instruction: 0x466b4935
   39734:	andvs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   39738:			; <UNDEFINED> instruction: 0x46324479
   3973c:	ldmda	r0!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   39740:	ldcle	8, cr2, [r4]
   39744:			; <UNDEFINED> instruction: 0x46284931
   39748:			; <UNDEFINED> instruction: 0xf7f34479
   3974c:			; <UNDEFINED> instruction: 0xf04ffca9
   39750:			; <UNDEFINED> instruction: 0xe7bd30ff
   39754:	stmdbcs	r0, {r8, fp, ip, pc}
   39758:	mrcne	0, 2, sp, cr3, cr1, {5}
   3975c:			; <UNDEFINED> instruction: 0xe7ae603b
   39760:	ldrtmi	r4, [r0], #2347	; 0x92b
   39764:			; <UNDEFINED> instruction: 0xf7cd4479
   39768:			; <UNDEFINED> instruction: 0x4683e97a
   3976c:	svceq	0x0000f1bb
   39770:			; <UNDEFINED> instruction: 0x4658d014
   39774:	ldmda	r4, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   39778:	ldrbmi	fp, [fp], -r8, ror #18
   3977c:	tstcs	r1, r2, asr #12
   39780:			; <UNDEFINED> instruction: 0xf7cc4620
   39784:	stmdacs	r0, {r4, r6, r8, r9, sl, fp, sp, lr, pc}
   39788:			; <UNDEFINED> instruction: 0x4602ddf0
   3978c:	strtmi	r4, [r8], -r1, lsr #12
   39790:	ldc2	7, cr15, [sl], {242}	; 0xf2
   39794:	ldrbmi	lr, [r8], -sl, ror #15
   39798:	stmia	sl!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3979c:			; <UNDEFINED> instruction: 0x4628491d
   397a0:			; <UNDEFINED> instruction: 0xf7f34479
   397a4:	ldr	pc, [r9, sp, ror #24]!
   397a8:	rscscc	pc, pc, pc, asr #32
   397ac:	ldmdbmi	sl, {r4, r7, r8, r9, sl, sp, lr, pc}
   397b0:	ldrbtmi	r2, [r9], #-3
   397b4:	stc2	7, cr15, [r0, #-928]!	; 0xfffffc60
   397b8:	str	r4, [r9, r0, asr #12]
   397bc:	andcs	r4, r3, r7, lsl r9
   397c0:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   397c4:	ldc2	7, cr15, [r8, #-928]	; 0xfffffc60
   397c8:	str	r4, [r1, r0, asr #12]
   397cc:			; <UNDEFINED> instruction: 0x46284914
   397d0:			; <UNDEFINED> instruction: 0xf7f34479
   397d4:			; <UNDEFINED> instruction: 0xf04ffc65
   397d8:			; <UNDEFINED> instruction: 0xe77930ff
   397dc:	cdp	7, 5, cr15, cr0, cr12, {6}
   397e0:	strdeq	sp, [r2], -r8
   397e4:	andeq	r0, r0, ip, lsr #7
   397e8:	andeq	sp, r2, ip, ror #5
   397ec:	andeq	r7, r1, sl, lsl #16
   397f0:	andeq	r0, r0, ip, lsr #8
   397f4:			; <UNDEFINED> instruction: 0x000005b4
   397f8:	andeq	r7, r1, r4, ror #17
   397fc:	andeq	sp, r3, r4, lsl #19
   39800:	andeq	sp, r2, r0, ror r2
   39804:	strdeq	r7, [r1], -r6
   39808:	andeq	r7, r1, ip, asr #16
   3980c:	muleq	r1, r4, r7
   39810:	andeq	r6, r1, r8, lsr #2
   39814:	ldrdeq	lr, [r0], -r8
   39818:	ldrdeq	r7, [r1], -r6
   3981c:	andeq	r7, r1, sl, ror #13
   39820:	andeq	r7, r1, ip, ror #14
   39824:	strmi	r4, [r1], -sp, lsl #20
   39828:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   3982c:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   39830:			; <UNDEFINED> instruction: 0xf7ffb108
   39834:	stmdami	fp, {r0, r1, r2, r3, r4, r6, r8, sl, fp, ip, sp, pc}
   39838:	stmdavs	r0, {r4, fp, ip, lr}
   3983c:	stmdami	sl, {r6, r8, ip, sp, pc}
   39840:	ldmdavs	r2, {r1, r4, fp, ip, lr}
   39844:			; <UNDEFINED> instruction: 0xdc032a00
   39848:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   3984c:			; <UNDEFINED> instruction: 0xe7f06018
   39850:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   39854:			; <UNDEFINED> instruction: 0x4610601a
   39858:	stcllt	7, cr15, [ip, #-1020]	; 0xfffffc04
   3985c:	andeq	sp, r2, sl, lsl r1
   39860:	andeq	r0, r0, r4, lsr #11
   39864:	andeq	r0, r0, r8, lsr r4
   39868:	andeq	r0, r0, ip, lsr r6
   3986c:	andeq	r7, r1, lr, asr r7
   39870:	andeq	r7, r1, r2, asr #14
   39874:	addlt	fp, r5, r0, lsl #10
   39878:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3987c:			; <UNDEFINED> instruction: 0xf8df4603
   39880:	stmdage	r2, {r2, r4, r6, lr, pc}
   39884:	bmi	54ac84 <full_module_path@@Base+0x4d171c>
   39888:	mrscs	r9, (UNDEF: 17)
   3988c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   39890:			; <UNDEFINED> instruction: 0xf8dc447a
   39894:			; <UNDEFINED> instruction: 0xf8cdc000
   39898:			; <UNDEFINED> instruction: 0xf04fc00c
   3989c:			; <UNDEFINED> instruction: 0xf7cc0c00
   398a0:	stmdacs	r0, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   398a4:	stmdals	r2, {r0, r2, r3, r8, r9, fp, ip, lr, pc}
   398a8:	ldmda	r2!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   398ac:	blmi	28c0e0 <full_module_path@@Base+0x212b78>
   398b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   398b4:	blls	113924 <full_module_path@@Base+0x9a3bc>
   398b8:	qaddle	r4, sl, r6
   398bc:			; <UNDEFINED> instruction: 0xf85db005
   398c0:	stmdami	r7, {r2, r8, r9, fp, ip, sp, lr, pc}
   398c4:			; <UNDEFINED> instruction: 0xf7e44478
   398c8:			; <UNDEFINED> instruction: 0xf7ccf84f
   398cc:	svclt	0x0000edda
   398d0:	andeq	sp, r2, r0, asr #1
   398d4:	andeq	r0, r0, ip, lsr #7
   398d8:	andeq	r7, r1, r4, lsr #14
   398dc:	muleq	r2, r4, r0
   398e0:	strdeq	r7, [r1], -r8
   398e4:	addlt	fp, r5, r0, lsl #10
   398e8:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   398ec:			; <UNDEFINED> instruction: 0xf8df4603
   398f0:	stmdage	r2, {r2, r4, r6, lr, pc}
   398f4:	bmi	54acf4 <full_module_path@@Base+0x4d178c>
   398f8:	mrscs	r9, (UNDEF: 17)
   398fc:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   39900:			; <UNDEFINED> instruction: 0xf8dc447a
   39904:			; <UNDEFINED> instruction: 0xf8cdc000
   39908:			; <UNDEFINED> instruction: 0xf04fc00c
   3990c:			; <UNDEFINED> instruction: 0xf7cc0c00
   39910:	stmdacs	r0, {r2, r5, r7, r9, sl, fp, sp, lr, pc}
   39914:	stmdals	r2, {r0, r2, r3, r8, r9, fp, ip, lr, pc}
   39918:	ldmda	sl!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3991c:	blmi	28c150 <full_module_path@@Base+0x212be8>
   39920:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   39924:	blls	113994 <full_module_path@@Base+0x9a42c>
   39928:	qaddle	r4, sl, r6
   3992c:			; <UNDEFINED> instruction: 0xf85db005
   39930:	stmdami	r7, {r2, r8, r9, fp, ip, sp, lr, pc}
   39934:			; <UNDEFINED> instruction: 0xf7e44478
   39938:			; <UNDEFINED> instruction: 0xf7ccf817
   3993c:	svclt	0x0000eda2
   39940:	andeq	sp, r2, r0, asr r0
   39944:	andeq	r0, r0, ip, lsr #7
   39948:	andeq	r7, r1, r8, asr #13
   3994c:	andeq	sp, r2, r4, lsr #32
   39950:	muleq	r1, ip, r6
   39954:	blmi	dcc230 <full_module_path@@Base+0xd52cc8>
   39958:	push	{r1, r3, r4, r5, r6, sl, lr}
   3995c:	strdlt	r4, [r8], r0
   39960:	svcmi	0x003458d3
   39964:	movwls	r6, #30747	; 0x781b
   39968:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3996c:			; <UNDEFINED> instruction: 0xffe2f7fe
   39970:			; <UNDEFINED> instruction: 0x4604447f
   39974:	svc	0x0008f7cc
   39978:	stmdavc	r3!, {r2, r3, r8, ip, sp, pc}
   3997c:	bmi	be7ed0 <full_module_path@@Base+0xb6e968>
   39980:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
   39984:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   39988:	subsmi	r9, sl, r7, lsl #22
   3998c:	andlt	sp, r8, r8, lsr #2
   39990:	ldrhhi	lr, [r0, #141]!	; 0x8d
   39994:			; <UNDEFINED> instruction: 0xf7de4605
   39998:	vst2.16	{d31,d33}, [pc :256]
   3999c:	ldrdcs	r7, [r1, #43]	; 0x2b
   399a0:			; <UNDEFINED> instruction: 0xf7e74620
   399a4:	mcrrne	12, 0, pc, r3, cr13	; <UNPREDICTABLE>
   399a8:	andsle	r4, fp, r6, lsl #12
   399ac:	cfstr32ge	mvfx9, [r3, #-4]
   399b0:	tstcs	r0, #139264	; 0x22000
   399b4:			; <UNDEFINED> instruction: 0x46284619
   399b8:	andls	r4, r0, #2046820352	; 0x7a000000
   399bc:			; <UNDEFINED> instruction: 0xf7cd2201
   399c0:	strtmi	lr, [r8], -r4, ror #17
   399c4:	cdp	7, 15, cr15, cr8, cr12, {6}
   399c8:	strmi	r4, [r0], r9, lsr #12
   399cc:	ldrtmi	r4, [r0], -r2, lsl #12
   399d0:	svc	0x006ef7cc
   399d4:	tstle	r5, r0, asr #10
   399d8:			; <UNDEFINED> instruction: 0xf7cd4630
   399dc:			; <UNDEFINED> instruction: 0xe7cee8b0
   399e0:	stcl	7, cr15, [lr, #-816]	; 0xfffffcd0
   399e4:			; <UNDEFINED> instruction: 0xf7de2000
   399e8:	blmi	5b7f4c <full_module_path@@Base+0x53e9e4>
   399ec:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   399f0:	svc	0x000af7cc
   399f4:	stmdavs	r0, {r0, r2, r9, sl, lr}
   399f8:	cdp	7, 6, cr15, cr8, cr12, {6}
   399fc:	tstcs	r1, r3, lsr #12
   39a00:	andls	r4, r0, #2097152	; 0x200000
   39a04:	ldrtmi	r4, [r0], -pc, lsl #20
   39a08:			; <UNDEFINED> instruction: 0xf7cc447a
   39a0c:	bmi	3f57ac <full_module_path@@Base+0x37c244>
   39a10:	andcs	r6, r6, r9, lsr #16
   39a14:			; <UNDEFINED> instruction: 0x4623447a
   39a18:			; <UNDEFINED> instruction: 0xf83af7e8
   39a1c:	vmla.i8	d20, d0, d11
   39a20:	andcs	r4, fp, r2, lsl #5
   39a24:			; <UNDEFINED> instruction: 0xf7dd4479
   39a28:	svclt	0x0000fe6b
   39a2c:	andeq	ip, r2, ip, ror #31
   39a30:	andeq	r0, r0, ip, lsr #7
   39a34:	ldrdeq	ip, [r2], -r4
   39a38:	andeq	ip, r2, r2, asr #31
   39a3c:	andeq	ip, r0, r4, lsl pc
   39a40:	andeq	r0, r0, r4, lsr r4
   39a44:	ldrdeq	r7, [r1], -r4
   39a48:	andeq	r7, r1, ip, ror #11
   39a4c:	strdeq	r7, [r1], -ip
   39a50:	ldrsbtgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   39a54:	blmi	7c2260 <full_module_path@@Base+0x748cf8>
   39a58:	ldrlt	r4, [r0, #-1276]!	; 0xfffffb04
   39a5c:			; <UNDEFINED> instruction: 0xf85cb083
   39a60:	strmi	r3, [r5], -r3
   39a64:	strmi	r4, [r8], -ip, lsl #12
   39a68:	ldmdavs	fp, {r0, r3, r5, r6, r9, sl, lr}
   39a6c:			; <UNDEFINED> instruction: 0xf04f9301
   39a70:			; <UNDEFINED> instruction: 0xf7f60300
   39a74:			; <UNDEFINED> instruction: 0xb1b8fb4f
   39a78:			; <UNDEFINED> instruction: 0xf06f4816
   39a7c:	bmi	5ba700 <full_module_path@@Base+0x541198>
   39a80:	ldrbtmi	r2, [r8], #-260	; 0xfffffefc
   39a84:	strmi	r4, [r8], #-1146	; 0xfffffb86
   39a88:	cdp2	7, 8, cr15, cr10, cr3, {7}
   39a8c:	strmi	r9, [r3], -r0, lsl #20
   39a90:	andsvs	r2, sl, r0
   39a94:	blmi	3cc2e0 <full_module_path@@Base+0x352d78>
   39a98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   39a9c:	blls	93b0c <full_module_path@@Base+0x1a5a4>
   39aa0:	tstle	r0, sl, asr r0
   39aa4:	ldclt	0, cr11, [r0, #-12]!
   39aa8:	strtmi	r4, [r2], -sp, lsl #18
   39aac:	ldrbtmi	r2, [r9], #-6
   39ab0:	blx	fe8f7a5a <full_module_path@@Base+0xfe87e4f2>
   39ab4:	strtmi	r4, [r8], -fp, lsl #18
   39ab8:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   39abc:	blx	ffc77a90 <full_module_path@@Base+0xffbfe528>
   39ac0:	rscscc	pc, pc, pc, asr #32
   39ac4:			; <UNDEFINED> instruction: 0xf7cce7e6
   39ac8:	svclt	0x0000ecdc
   39acc:	andeq	ip, r2, ip, ror #29
   39ad0:	andeq	r0, r0, ip, lsr #7
   39ad4:	andeq	sp, r3, lr, asr #11
   39ad8:	ldrdeq	r5, [r1], -ip
   39adc:	andeq	ip, r2, ip, lsr #29
   39ae0:	andeq	r7, r1, r2, lsl #11
   39ae4:	andeq	r7, r1, r6, lsl #11
   39ae8:			; <UNDEFINED> instruction: 0xf501b5f8
   39aec:			; <UNDEFINED> instruction: 0x361f569f
   39af0:	strmi	r4, [r5], -pc, lsl #12
   39af4:	andcs	r4, r1, #12, 12	; 0xc00000
   39af8:	strtmi	r4, [r8], -r1, lsr #12
   39afc:	bl	ffcf7a34 <full_module_path@@Base+0xffc7e4cc>
   39b00:	andle	r2, r9, r1, lsl #16
   39b04:	ble	143b0c <full_module_path@@Base+0xca5a4>
   39b08:	cdp	7, 7, cr15, cr14, cr12, {6}
   39b0c:	blcs	153b20 <full_module_path@@Base+0xda5b8>
   39b10:			; <UNDEFINED> instruction: 0xf04fd0f1
   39b14:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
   39b18:	tstlt	fp, r3, lsr #16
   39b1c:	svclt	0x008842a6
   39b20:	strb	r3, [r8, r1, lsl #8]!
   39b24:			; <UNDEFINED> instruction: 0xbdf81be0
   39b28:	svcmi	0x00f0e92d
   39b2c:	stc	6, cr4, [sp, #-620]!	; 0xfffffd94
   39b30:	vmla.f64	d8, d8, d4
   39b34:			; <UNDEFINED> instruction: 0xf8df1a10
   39b38:			; <UNDEFINED> instruction: 0xf5ad1d28
   39b3c:	addlt	r5, r7, r3, lsr #26
   39b40:			; <UNDEFINED> instruction: 0xf50d4479
   39b44:	cfldrsge	mvf5, [r6, #-144]	; 0xffffff70
   39b48:			; <UNDEFINED> instruction: 0xf50d3410
   39b4c:	stmdavs	r6!, {r0, r1, r5, r8, r9, ip, lr}
   39b50:			; <UNDEFINED> instruction: 0x46024614
   39b54:	mcr	3, 0, r3, cr8, cr4, {0}
   39b58:			; <UNDEFINED> instruction: 0xf8df2a90
   39b5c:	strtmi	r2, [r0], -r8, lsl #26
   39b60:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   39b64:			; <UNDEFINED> instruction: 0xf04f601a
   39b68:			; <UNDEFINED> instruction: 0xf8450200
   39b6c:			; <UNDEFINED> instruction: 0xf7ff6c1c
   39b70:	strmi	pc, [r3], -r9, ror #17
   39b74:	ldrmi	r4, [lr], -r0, lsr #12
   39b78:	bcc	4753a4 <full_module_path@@Base+0x3fbe3c>
   39b7c:	blx	fe2f7b82 <full_module_path@@Base+0xfe27e61a>
   39b80:			; <UNDEFINED> instruction: 0xf8df4631
   39b84:	ldrbtmi	r6, [lr], #-3300	; 0xfffff31c
   39b88:			; <UNDEFINED> instruction: 0xf8df4603
   39b8c:	movwls	r0, #23776	; 0x5ce0
   39b90:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   39b94:	stccc	8, cr15, [r8], {69}	; 0x45
   39b98:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   39b9c:			; <UNDEFINED> instruction: 0xf7fe4620
   39ba0:			; <UNDEFINED> instruction: 0xf8dfff0b
   39ba4:	ldmpl	r3!, {r2, r3, r6, r7, sl, fp, ip, sp}^
   39ba8:	andsvs	r9, r8, r7, lsl #6
   39bac:	blcs	57bc0 <_dist_code@@Base+0x5018>
   39bb0:	sbcshi	pc, r2, #64	; 0x40
   39bb4:	ldccc	8, cr15, [ip], #892	; 0x37c
   39bb8:			; <UNDEFINED> instruction: 0xf8552200
   39bbc:			; <UNDEFINED> instruction: 0xf1a51c1c
   39bc0:	stmdals	r7, {r2, r3, r4, fp}
   39bc4:	addsmi	r4, r9, #2063597568	; 0x7b000000
   39bc8:			; <UNDEFINED> instruction: 0xf0006002
   39bcc:			; <UNDEFINED> instruction: 0xf8df860e
   39bd0:	ldrbtmi	r0, [r8], #-3240	; 0xfffff358
   39bd4:	mcr2	7, 4, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   39bd8:	stceq	8, cr15, [r0], #892	; 0x37c
   39bdc:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
   39be0:	mcr2	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   39be4:	strbmi	r4, [r1], -r2, lsr #12
   39be8:			; <UNDEFINED> instruction: 0xf0024658
   39bec:	stmdacs	r0, {r0, r1, r3, r5, r7, fp, ip, sp, lr, pc}
   39bf0:	andshi	pc, r9, r1
   39bf4:	stccc	8, cr15, [r8], {223}	; 0xdf
   39bf8:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   39bfc:			; <UNDEFINED> instruction: 0xf0402b00
   39c00:	strtmi	r8, [r0], -fp, ror #3
   39c04:			; <UNDEFINED> instruction: 0xf840f7ff
   39c08:	strtmi	r4, [r0], -r0, lsl #13
   39c0c:			; <UNDEFINED> instruction: 0xf9e6f7ff
   39c10:	strbmi	r4, [r0], -r1, lsl #12
   39c14:			; <UNDEFINED> instruction: 0xf904f002
   39c18:			; <UNDEFINED> instruction: 0xf0002800
   39c1c:	strtmi	r8, [r0], -r4, lsr #15
   39c20:	blx	ff677c24 <full_module_path@@Base+0xff5fe6bc>
   39c24:	mrrccc	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
   39c28:	bne	475490 <full_module_path@@Base+0x3fbf28>
   39c2c:	ldrbtmi	r4, [fp], #-1570	; 0xfffff9de
   39c30:			; <UNDEFINED> instruction: 0xf8df4684
   39c34:	ldrbtmi	r0, [r8], #-3156	; 0xfffff3ac
   39c38:	andlt	lr, r0, sp, asr #19
   39c3c:	andsgt	pc, r0, r3, asr #17
   39c40:	beq	fe4754a8 <full_module_path@@Base+0xfe3fbf40>
   39c44:	ldccc	8, cr15, [ip], {85}	; 0x55
   39c48:	blx	1d75c58 <full_module_path@@Base+0x1cfc6f0>
   39c4c:	ldccc	8, cr15, [ip], #-892	; 0xfffffc84
   39c50:	movwls	r5, #43251	; 0xa8f3
   39c54:	andsvs	r4, r8, r1, lsl #12
   39c58:			; <UNDEFINED> instruction: 0xf0012800
   39c5c:			; <UNDEFINED> instruction: 0xf8df8010
   39c60:	ldrbtmi	r0, [r8], #-3120	; 0xfffff3d0
   39c64:	mrc2	7, 1, pc, cr14, cr15, {7}
   39c68:	stccc	8, cr15, [r8], #-892	; 0xfffffc84
   39c6c:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   39c70:			; <UNDEFINED> instruction: 0xf7ff601c
   39c74:			; <UNDEFINED> instruction: 0xf8dffaf7
   39c78:			; <UNDEFINED> instruction: 0xf8563c20
   39c7c:	stmdacs	r0, {r0, r1, pc}
   39c80:			; <UNDEFINED> instruction: 0x81bef040
   39c84:	ldrdeq	pc, [r0], -r8
   39c88:			; <UNDEFINED> instruction: 0xf7e92169
   39c8c:			; <UNDEFINED> instruction: 0xf8dff933
   39c90:	stmdacs	r0, {r2, r3, sl, fp, ip, sp}
   39c94:	subshi	pc, r2, #0
   39c98:	andcs	r5, r1, #15925248	; 0xf30000
   39c9c:			; <UNDEFINED> instruction: 0xf8df601a
   39ca0:	andcs	r3, r1, #0, 24
   39ca4:			; <UNDEFINED> instruction: 0x601a58f3
   39ca8:	ldc	7, cr15, [lr], #-816	; 0xfffffcd0
   39cac:	blcs	ffd78030 <full_module_path@@Base+0xffcfeac8>
   39cb0:	ldceq	8, cr15, [r0], {69}	; 0x45
   39cb4:			; <UNDEFINED> instruction: 0xf380fab0
   39cb8:			; <UNDEFINED> instruction: 0x462058b2
   39cbc:	andls	r0, r6, #1490944	; 0x16c000
   39cc0:			; <UNDEFINED> instruction: 0xf7ff6013
   39cc4:	stmdavc	r3, {r0, r3, r5, r6, r8, fp, ip, sp, lr, pc}
   39cc8:			; <UNDEFINED> instruction: 0xf0402b00
   39ccc:	blls	1da714 <full_module_path@@Base+0x1611ac>
   39cd0:	movwls	r6, #34843	; 0x881b
   39cd4:			; <UNDEFINED> instruction: 0xf0402b00
   39cd8:			; <UNDEFINED> instruction: 0xf8458242
   39cdc:	strtmi	r3, [r0], -ip, lsl #24
   39ce0:			; <UNDEFINED> instruction: 0xff1ef7fe
   39ce4:	blcs	57cf8 <_dist_code@@Base+0x5150>
   39ce8:	subhi	pc, pc, #64	; 0x40
   39cec:	stccc	8, cr15, [ip], {69}	; 0x45
   39cf0:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
   39cf4:			; <UNDEFINED> instruction: 0xf0402b00
   39cf8:	strtmi	r8, [r0], -r0, ror #7
   39cfc:	blge	fea78080 <full_module_path@@Base+0xfe9feb18>
   39d00:			; <UNDEFINED> instruction: 0xf860f7ff
   39d04:			; <UNDEFINED> instruction: 0xf8ca44fa
   39d08:	pkhbtmi	r0, r1, r4
   39d0c:	blcs	57d20 <_dist_code@@Base+0x5178>
   39d10:	strbhi	pc, [r8, r0]!	; <UNPREDICTABLE>
   39d14:	blcs	60930 <_dist_code@@Base+0xdd88>
   39d18:			; <UNDEFINED> instruction: 0x83bef000
   39d1c:	blcc	fe3780a0 <full_module_path@@Base+0xfe2feb38>
   39d20:	stmdaeq	ip, {r0, r2, r5, r7, r8, ip, sp, lr, pc}
   39d24:			; <UNDEFINED> instruction: 0x4619447b
   39d28:			; <UNDEFINED> instruction: 0xf7cc461f
   39d2c:			; <UNDEFINED> instruction: 0x4602ea7e
   39d30:	stceq	8, cr15, [ip], {69}	; 0x45
   39d34:			; <UNDEFINED> instruction: 0xf0002800
   39d38:	movwcs	r8, #1583	; 0x62f
   39d3c:	andvc	r2, r3, r1, lsl #2
   39d40:			; <UNDEFINED> instruction: 0xf8da461a
   39d44:			; <UNDEFINED> instruction: 0xf7e20014
   39d48:	strmi	pc, [r1], r9, lsl #28
   39d4c:			; <UNDEFINED> instruction: 0xf0012800
   39d50:			; <UNDEFINED> instruction: 0xf8d88012
   39d54:			; <UNDEFINED> instruction: 0xf04f0000
   39d58:			; <UNDEFINED> instruction: 0xf10a0c2f
   39d5c:	tstcs	r1, r8, lsl r2
   39d60:	andgt	pc, r0, r0, lsl #17
   39d64:	ldrdeq	pc, [r0], -r8
   39d68:			; <UNDEFINED> instruction: 0xf7e23002
   39d6c:	movwcs	pc, #3575	; 0xdf7	; <UNPREDICTABLE>
   39d70:	andeq	pc, r0, r8, asr #17
   39d74:			; <UNDEFINED> instruction: 0xf0002800
   39d78:			; <UNDEFINED> instruction: 0x461987d6
   39d7c:			; <UNDEFINED> instruction: 0xf8da461a
   39d80:			; <UNDEFINED> instruction: 0xf7e20014
   39d84:			; <UNDEFINED> instruction: 0xf8dffdeb
   39d88:	ldmpl	r3!, {r3, r5, r8, r9, fp, ip, sp}^
   39d8c:	andsvs	r4, r8, r1, lsl #12
   39d90:			; <UNDEFINED> instruction: 0xf0002800
   39d94:			; <UNDEFINED> instruction: 0xf8df8676
   39d98:			; <UNDEFINED> instruction: 0xf8553b1c
   39d9c:	ldrbtmi	r2, [fp], #-3084	; 0xfffff3f4
   39da0:			; <UNDEFINED> instruction: 0xf8df615a
   39da4:	ldrbtmi	r0, [r8], #-2836	; 0xfffff4ec
   39da8:	ldc2	7, cr15, [ip, #1020]	; 0x3fc
   39dac:	blcc	378130 <full_module_path@@Base+0x2febc8>
   39db0:	ldmibvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   39db4:			; <UNDEFINED> instruction: 0xf0002901
   39db8:	ldmdbvs	r8, {r0, r1, r3, r4, r7, r9, pc}^
   39dbc:			; <UNDEFINED> instruction: 0xf80cf7df
   39dc0:			; <UNDEFINED> instruction: 0xf7fe4620
   39dc4:	strmi	pc, [r0], pc, lsl #29
   39dc8:			; <UNDEFINED> instruction: 0xf8452080
   39dcc:			; <UNDEFINED> instruction: 0xf7df8c0c
   39dd0:			; <UNDEFINED> instruction: 0xf8dffb05
   39dd4:	strbmi	ip, [r1], -ip, ror #21
   39dd8:			; <UNDEFINED> instruction: 0xf8562318
   39ddc:	strmi	r8, [r2], -ip
   39de0:			; <UNDEFINED> instruction: 0xf7df4640
   39de4:	strtmi	pc, [r0], -fp, ror #27
   39de8:			; <UNDEFINED> instruction: 0xff12f7fe
   39dec:	eorcs	r4, r0, r2, lsl #13
   39df0:	stcge	8, cr15, [ip], {69}	; 0x45
   39df4:	blx	ffcf7d78 <full_module_path@@Base+0xffc7e810>
   39df8:	tstcs	fp, #84934656	; 0x5100000
   39dfc:	strbmi	r4, [r0], -r2, lsl #12
   39e00:	blx	df7d88 <full_module_path@@Base+0xd7e820>
   39e04:			; <UNDEFINED> instruction: 0xf7fe4620
   39e08:	strmi	pc, [r2], r5, ror #29
   39e0c:			; <UNDEFINED> instruction: 0xf84520a0
   39e10:			; <UNDEFINED> instruction: 0xf7dfac0c
   39e14:	ldrbmi	pc, [r1], -r3, ror #21	; <UNPREDICTABLE>
   39e18:			; <UNDEFINED> instruction: 0x4602231a
   39e1c:			; <UNDEFINED> instruction: 0xf7df4640
   39e20:	strtmi	pc, [r0], -sp, asr #27
   39e24:	mcr2	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
   39e28:	andcs	r4, r0, r2, lsl #13
   39e2c:	stcge	8, cr15, [ip], {69}	; 0x45
   39e30:	blx	ff577db4 <full_module_path@@Base+0xff4fe84c>
   39e34:	tstcs	fp, #84934656	; 0x5100000
   39e38:	strbmi	r4, [r0], -r2, lsl #12
   39e3c:	blx	677dc4 <full_module_path@@Base+0x5fe85c>
   39e40:			; <UNDEFINED> instruction: 0xf7fe4620
   39e44:	pkhbtmi	pc, r2, r3, lsl #28	; <UNPREDICTABLE>
   39e48:			; <UNDEFINED> instruction: 0xf8452080
   39e4c:			; <UNDEFINED> instruction: 0xf7dfac0c
   39e50:	tstcs	sl, #806912	; 0xc5000	; <UNPREDICTABLE>
   39e54:			; <UNDEFINED> instruction: 0x46024651
   39e58:			; <UNDEFINED> instruction: 0xf7df4640
   39e5c:	andcs	pc, r1, pc, lsr #27
   39e60:	cdp2	7, 13, cr15, cr2, cr7, {7}
   39e64:			; <UNDEFINED> instruction: 0xf7fe4620
   39e68:	stmdavc	r3, {r0, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   39e6c:			; <UNDEFINED> instruction: 0xf0402b00
   39e70:			; <UNDEFINED> instruction: 0x462080d2
   39e74:			; <UNDEFINED> instruction: 0xffc6f7fe
   39e78:	stmdacs	r0, {fp, ip, sp, lr}
   39e7c:	sbchi	pc, fp, r0, asr #32
   39e80:	mvnscc	pc, #79	; 0x4f
   39e84:	movweq	lr, #47565	; 0xb9cd
   39e88:	blls	18b8f0 <full_module_path@@Base+0x112388>
   39e8c:			; <UNDEFINED> instruction: 0x4648b153
   39e90:	bl	feef7dc8 <full_module_path@@Base+0xfee7e860>
   39e94:			; <UNDEFINED> instruction: 0xf0402800
   39e98:			; <UNDEFINED> instruction: 0xf8df875b
   39e9c:	ldrbtmi	r3, [fp], #-2600	; 0xfffff5d8
   39ea0:			; <UNDEFINED> instruction: 0x9014f8d3
   39ea4:	strbmi	r2, [r8], -r0, lsl #2
   39ea8:	stc2l	7, cr15, [r2], #-904	; 0xfffffc78
   39eac:			; <UNDEFINED> instruction: 0xf0002800
   39eb0:			; <UNDEFINED> instruction: 0xf8df8588
   39eb4:	ldrbtmi	r3, [fp], #-2580	; 0xfffff5ec
   39eb8:	blcs	5452c <_dist_code@@Base+0x1984>
   39ebc:	bicshi	pc, r0, r0, asr #32
   39ec0:	blcs	60adc <_dist_code@@Base+0xdf34>
   39ec4:	nophi	{0}
   39ec8:			; <UNDEFINED> instruction: 0xf7ff4620
   39ecc:			; <UNDEFINED> instruction: 0xf8dff953
   39ed0:	ldmpl	r3!, {r2, r3, r4, r5, r6, r7, r8, fp, ip, sp}^
   39ed4:	stmdacs	r0, {r0, r3, r8, r9, ip, pc}
   39ed8:	ble	251f40 <full_module_path@@Base+0x1d89d8>
   39edc:	ldmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   39ee0:	ldmibvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   39ee4:	stmdacc	r0, {r0, r3, r8, r9, fp, ip, pc}
   39ee8:	andcs	fp, r1, r8, lsl pc
   39eec:	stmdacs	r0, {r3, r4, sp, lr}
   39ef0:	bichi	pc, sp, r0, asr #32
   39ef4:	ldmibls	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   39ef8:			; <UNDEFINED> instruction: 0xf8d944f9
   39efc:	blcs	45f24 <_IO_stdin_used@@Base+0x6ac>
   39f00:	ldrhi	pc, [r6], #64	; 0x40
   39f04:	biclt	r9, r3, r8, lsl #22
   39f08:	ldceq	8, cr15, [r0], {85}	; 0x55
   39f0c:	stc	7, cr15, [r0, #816]	; 0x330
   39f10:	vmlal.s8	q9, d0, d0
   39f14:			; <UNDEFINED> instruction: 0xf8558175
   39f18:			; <UNDEFINED> instruction: 0xf7cc0c10
   39f1c:	stmdacs	r0, {r3, r4, r8, r9, fp, sp, lr, pc}
   39f20:	msrhi	SPSR_fiq, r0
   39f24:	bl	77e5c <curr_dir@@Base+0xa9c>
   39f28:	stmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   39f2c:	ldmpl	r2!, {r1, r2, r8, fp, ip, pc}
   39f30:			; <UNDEFINED> instruction: 0xf380fab0
   39f34:	ldmdbeq	fp, {r4, sp, lr}^
   39f38:	strtmi	r6, [r0], -fp
   39f3c:			; <UNDEFINED> instruction: 0xf80af7ff
   39f40:			; <UNDEFINED> instruction: 0x4620b130
   39f44:			; <UNDEFINED> instruction: 0xf806f7ff
   39f48:	blcs	57f5c <_dist_code@@Base+0x53b4>
   39f4c:	sbchi	pc, r0, #64	; 0x40
   39f50:	stmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   39f54:	beq	6765f0 <full_module_path@@Base+0x5fd088>
   39f58:	beq	4757c0 <full_module_path@@Base+0x3fc258>
   39f5c:	ldmdbeq	r4, {r0, r2, r5, r7, r8, ip, sp, lr, pc}
   39f60:			; <UNDEFINED> instruction: 0xf7f34479
   39f64:			; <UNDEFINED> instruction: 0xf8dff89d
   39f68:			; <UNDEFINED> instruction: 0xf1a53978
   39f6c:	tstls	lr, r8, lsl #2
   39f70:	tstls	r3, fp, ror r4
   39f74:			; <UNDEFINED> instruction: 0xee18aa35
   39f78:	ldmdavs	r9, {r4, r7, r9, fp}
   39f7c:	movpl	pc, #1325400064	; 0x4f000000
   39f80:	andge	pc, r8, sp, asr #17
   39f84:	stmib	sp, {r3, r9, ip, pc}^
   39f88:	vnmls.f16	s2, s18, s0
   39f8c:			; <UNDEFINED> instruction: 0xf7f21a10
   39f90:			; <UNDEFINED> instruction: 0xf855fca5
   39f94:	movwls	r3, #56340	; 0xdc14
   39f98:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
   39f9c:			; <UNDEFINED> instruction: 0xf7ea461f
   39fa0:			; <UNDEFINED> instruction: 0x4649fe1f
   39fa4:			; <UNDEFINED> instruction: 0xf7ec4650
   39fa8:			; <UNDEFINED> instruction: 0xf8dffe7d
   39fac:	bls	248494 <full_module_path@@Base+0x1cef2c>
   39fb0:	andgt	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   39fb4:	ldrdcc	pc, [r0], -ip
   39fb8:			; <UNDEFINED> instruction: 0xf0402b00
   39fbc:	blx	fec5a648 <full_module_path@@Base+0xfebe10e0>
   39fc0:	bls	2b65c8 <full_module_path@@Base+0x23d060>
   39fc4:	movwls	r0, #35147	; 0x894b
   39fc8:	andsvs	r9, r7, fp, lsl #22
   39fcc:			; <UNDEFINED> instruction: 0xf0402b00
   39fd0:	ldrmi	r8, [sl], lr, lsr #5
   39fd4:	lsl	r4, r9	; <illegal shifter operand>
   39fd8:	stmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   39fdc:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   39fe0:			; <UNDEFINED> instruction: 0xf43f2b00
   39fe4:			; <UNDEFINED> instruction: 0xf8dfae0e
   39fe8:	andcs	r1, r6, r4, lsl #18
   39fec:	andlt	pc, r0, sp, asr #17
   39ff0:	bcs	47585c <full_module_path@@Base+0x3fc2f4>
   39ff4:			; <UNDEFINED> instruction: 0xf8d84479
   39ff8:			; <UNDEFINED> instruction: 0xf7e83000
   39ffc:			; <UNDEFINED> instruction: 0xe600f8fd
   3a000:	ldrdeq	pc, [r0], -r8
   3a004:			; <UNDEFINED> instruction: 0xf47f2800
   3a008:			; <UNDEFINED> instruction: 0x4620ae3f
   3a00c:	mrc2	7, 3, pc, cr10, cr14, {7}
   3a010:	andeq	pc, r0, r8, asr #17
   3a014:			; <UNDEFINED> instruction: 0x4620e638
   3a018:	mrc2	7, 7, pc, cr4, cr14, {7}
   3a01c:	teqlt	fp, r3, lsl #16
   3a020:	ldc	7, cr15, [r0], #816	; 0x330
   3a024:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
   3a028:	strbthi	pc, [pc], r0, asr #5	; <UNPREDICTABLE>
   3a02c:	ldrbthi	pc, [sp], r0, asr #32	; <UNPREDICTABLE>
   3a030:			; <UNDEFINED> instruction: 0xf7fe4620
   3a034:	stmdavc	r0, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
   3a038:			; <UNDEFINED> instruction: 0xf43f2800
   3a03c:			; <UNDEFINED> instruction: 0xf7ccaf21
   3a040:			; <UNDEFINED> instruction: 0xf10deba4
   3a044:			; <UNDEFINED> instruction: 0xf1aa0ad8
   3a048:			; <UNDEFINED> instruction: 0x46010814
   3a04c:	stmiaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3a050:			; <UNDEFINED> instruction: 0xf7ff4478
   3a054:	strbmi	pc, [r0], -pc, lsl #24	; <UNPREDICTABLE>
   3a058:	mrrc	7, 12, pc, r8, cr12	; <UNPREDICTABLE>
   3a05c:	vmlal.s8	q9, d0, d0
   3a060:			; <UNDEFINED> instruction: 0xf1aa85fe
   3a064:	ldrbmi	r0, [r0], -ip, lsl #20
   3a068:	mrrc	7, 12, pc, r0, cr12	; <UNPREDICTABLE>
   3a06c:	vmlal.s8	q9, d0, d0
   3a070:			; <UNDEFINED> instruction: 0xf7cc85f6
   3a074:	cdpne	12, 0, cr14, cr3, cr8, {4}
   3a078:	vsubw.s8	<illegal reg q12.5>, q0, d11
   3a07c:			; <UNDEFINED> instruction: 0xf04085f0
   3a080:			; <UNDEFINED> instruction: 0xf8d88505
   3a084:			; <UNDEFINED> instruction: 0xf50d0004
   3a088:			; <UNDEFINED> instruction: 0xf7cc59a6
   3a08c:			; <UNDEFINED> instruction: 0xf8daed58
   3a090:			; <UNDEFINED> instruction: 0xf7cc0000
   3a094:			; <UNDEFINED> instruction: 0xf8d8ed54
   3a098:			; <UNDEFINED> instruction: 0xf8da6000
   3a09c:			; <UNDEFINED> instruction: 0xf109a004
   3a0a0:			; <UNDEFINED> instruction: 0x46300914
   3a0a4:	blx	778032 <full_module_path@@Base+0x6feaca>
   3a0a8:			; <UNDEFINED> instruction: 0xf7e14650
   3a0ac:			; <UNDEFINED> instruction: 0x4630fb19
   3a0b0:			; <UNDEFINED> instruction: 0xf7ff4649
   3a0b4:	stmdacs	r0, {r0, r3, r4, r8, sl, fp, ip, sp, lr, pc}
   3a0b8:			; <UNDEFINED> instruction: 0xf8dfdd3d
   3a0bc:			; <UNDEFINED> instruction: 0x46490838
   3a0c0:	ldmdahi	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3a0c4:	streq	pc, [ip, -r5, lsr #3]
   3a0c8:			; <UNDEFINED> instruction: 0xf7ff4478
   3a0cc:	strbmi	pc, [fp], -fp, lsl #24	; <UNPREDICTABLE>
   3a0d0:	ldrdlt	pc, [ip], -sp	; <UNPREDICTABLE>
   3a0d4:	ldrbtmi	r4, [r8], #1705	; 0x6a9
   3a0d8:	and	r4, sp, sp, lsl r6
   3a0dc:			; <UNDEFINED> instruction: 0x4642465b
   3a0e0:	ldrtmi	r2, [r8], -r1, lsl #2
   3a0e4:			; <UNDEFINED> instruction: 0xf7cc9500
   3a0e8:	stmdacs	r0, {r3, r4, r5, r7, r9, fp, sp, lr, pc}
   3a0ec:	ldmdavs	r8!, {r1, r8, r9, fp, ip, lr, pc}
   3a0f0:	mcrr	7, 12, pc, lr, cr12	; <UNPREDICTABLE>
   3a0f4:	bleq	b6528 <full_module_path@@Base+0x3cfc0>
   3a0f8:	ldrtmi	r4, [r0], -r9, lsr #12
   3a0fc:	ldc2l	7, cr15, [r4], #1020	; 0x3fc
   3a100:	stclle	8, cr2, [fp]
   3a104:	tstle	r6, r3, lsl #13
   3a108:			; <UNDEFINED> instruction: 0xf7cc4630
   3a10c:			; <UNDEFINED> instruction: 0x4658ed18
   3a110:	ldc	7, cr15, [r4, #-816]	; 0xfffffcd0
   3a114:	ldrbmi	r2, [r0], -r1, lsl #2
   3a118:	stmib	ip, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a11c:			; <UNDEFINED> instruction: 0xf7cc4650
   3a120:	strtmi	lr, [r0], -lr, lsl #26
   3a124:	mcr2	7, 4, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
   3a128:	b	ff5f8060 <full_module_path@@Base+0xff57eaf8>
   3a12c:			; <UNDEFINED> instruction: 0xf8c90641
   3a130:			; <UNDEFINED> instruction: 0xf0000000
   3a134:	ldrdcs	r8, [r1], -sp
   3a138:	ldmdb	sl!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a13c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   3a140:			; <UNDEFINED> instruction: 0xf47f2b00
   3a144:			; <UNDEFINED> instruction: 0xf8d8adac
   3a148:	cmncs	pc, r0
   3a14c:	cdp2	7, 13, cr15, cr2, cr8, {7}
   3a150:			; <UNDEFINED> instruction: 0xf43f2800
   3a154:	str	sl, [r2, #3497]!	; 0xda9
   3a158:			; <UNDEFINED> instruction: 0xffb4f7d5
   3a15c:			; <UNDEFINED> instruction: 0xf8dfe52a
   3a160:	ldrbtmi	r0, [r8], #-1948	; 0xfffff864
   3a164:	stceq	8, cr15, [ip], {69}	; 0x45
   3a168:	tsteq	r0, r5, lsr #3	; <UNPREDICTABLE>
   3a16c:			; <UNDEFINED> instruction: 0xf7f52201
   3a170:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3a174:	strhi	pc, [r3, #0]!
   3a178:	movwcs	r4, #5664	; 0x1620
   3a17c:			; <UNDEFINED> instruction: 0xf7fe9308
   3a180:	stmdavc	r3, {r0, r1, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
   3a184:			; <UNDEFINED> instruction: 0xf43f2b00
   3a188:			; <UNDEFINED> instruction: 0x4620adb1
   3a18c:	stc2l	7, cr15, [r8], {254}	; 0xfe
   3a190:	cdp2	7, 15, cr15, cr10, cr1, {7}
   3a194:			; <UNDEFINED> instruction: 0xf8454601
   3a198:	stmdacs	r0, {r2, r3, sl, fp}
   3a19c:	cfstrsge	mvf15, [r8, #252]!	; 0xfc
   3a1a0:	blcs	ad81b4 <full_module_path@@Base+0xa5ec4c>
   3a1a4:	stmdavc	r3, {r0, r2, r4, r6, r8, ip, lr, pc}^
   3a1a8:	cmple	r2, r0, lsl #22
   3a1ac:	smmlsne	r0, pc, r8, pc	; <UNPREDICTABLE>
   3a1b0:	ldceq	8, cr15, [r0], {85}	; 0x55
   3a1b4:	tstcc	r4, r9, ror r4
   3a1b8:	stc2l	7, cr15, [lr, #984]	; 0x3d8
   3a1bc:	stmdacs	r0, {r7, r9, sl, lr}
   3a1c0:	strbhi	pc, [r9, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
   3a1c4:	bvc	475a2c <full_module_path@@Base+0x3fc4c4>
   3a1c8:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}^
   3a1cc:	ldrtmi	lr, [r8], -r4
   3a1d0:	ldc2	7, cr15, [lr], #-1020	; 0xfffffc04
   3a1d4:	blle	9841dc <full_module_path@@Base+0x90ac74>
   3a1d8:			; <UNDEFINED> instruction: 0xf7e12000
   3a1dc:			; <UNDEFINED> instruction: 0x4601fed5
   3a1e0:	andeq	pc, r0, r8, asr #17
   3a1e4:	mvnsle	r2, r0, lsl #16
   3a1e8:	bvc	475a10 <full_module_path@@Base+0x3fc4a8>
   3a1ec:	strtmi	lr, [r0], -r5, lsl #11
   3a1f0:	mrc2	7, 6, pc, cr2, cr14, {7}
   3a1f4:	stceq	8, cr15, [ip], {69}	; 0x45
   3a1f8:			; <UNDEFINED> instruction: 0xd1b52800
   3a1fc:	strb	r9, [lr, #-8]!
   3a200:	bl	f8138 <full_module_path@@Base+0x7ebd0>
   3a204:	usatcs	pc, #28, pc, asr #17	; <UNPREDICTABLE>
   3a208:	ldccc	8, cr15, [r0], {85}	; 0x55
   3a20c:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   3a210:			; <UNDEFINED> instruction: 0xf7e72006
   3a214:			; <UNDEFINED> instruction: 0xf8dffc3d
   3a218:	mrc	6, 0, r1, cr8, cr0, {7}
   3a21c:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   3a220:			; <UNDEFINED> instruction: 0xff3ef7f2
   3a224:	rscscc	pc, pc, pc, asr #32
   3a228:	usatne	pc, #0, pc, asr #17	; <UNPREDICTABLE>
   3a22c:	msrpl	CPSR_xc, #54525952	; 0x3400000
   3a230:			; <UNDEFINED> instruction: 0x2630f8df
   3a234:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
   3a238:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   3a23c:	subsmi	r6, r1, sl, lsl r8
   3a240:	ldrbhi	pc, [r0, #64]	; 0x40	; <UNPREDICTABLE>
   3a244:	cfstr32pl	mvfx15, [r3, #-52]!	; 0xffffffcc
   3a248:	ldc	0, cr11, [sp], #28
   3a24c:	pop	{r2, r8, r9, fp, pc}
   3a250:	mrc	15, 0, r8, cr8, cr0, {7}
   3a254:			; <UNDEFINED> instruction: 0xf7ff0a10
   3a258:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   3a25c:			; <UNDEFINED> instruction: 0xe7e1dab2
   3a260:	ssatcc	pc, #13, pc, asr #17	; <UNPREDICTABLE>
   3a264:	andcs	r4, r1, #32, 12	; 0x2000000
   3a268:			; <UNDEFINED> instruction: 0x601a58f3
   3a26c:			; <UNDEFINED> instruction: 0xff82f7fe
   3a270:			; <UNDEFINED> instruction: 0x3658f8df
   3a274:	movwls	r5, #39155	; 0x98f3
   3a278:	andsvs	r2, r8, r0, lsl #16
   3a27c:	mrcge	6, 1, APSR_nzcv, cr7, cr15, {5}
   3a280:	blcs	60e9c <_dist_code@@Base+0xe2f4>
   3a284:	mcrge	4, 1, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   3a288:	movwcs	r9, #6665	; 0x1a09
   3a28c:			; <UNDEFINED> instruction: 0xf50d6013
   3a290:			; <UNDEFINED> instruction: 0xf8df59a6
   3a294:			; <UNDEFINED> instruction: 0xf1091680
   3a298:	andcs	r0, pc, #20, 18	; 0x50000
   3a29c:			; <UNDEFINED> instruction: 0x46484479
   3a2a0:	cdp2	0, 6, cr15, cr6, cr2, {0}
   3a2a4:	strbmi	r4, [r8], -r9, lsr #12
   3a2a8:			; <UNDEFINED> instruction: 0xf8d4f7e7
   3a2ac:			; <UNDEFINED> instruction: 0xf47f2800
   3a2b0:	stmdbvs	fp!, {r0, r5, r9, sl, fp, sp, pc}
   3a2b4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   3a2b8:	svcmi	0x0080f5b3
   3a2bc:	mrcge	4, 0, APSR_nzcv, cr10, cr15, {3}
   3a2c0:			; <UNDEFINED> instruction: 0x1654f8df
   3a2c4:	andcs	r4, r6, sl, asr #12
   3a2c8:			; <UNDEFINED> instruction: 0xf7e74479
   3a2cc:			; <UNDEFINED> instruction: 0xf8dfff95
   3a2d0:	cfmsub32	mvax2, mvfx1, mvfx9, mvfx12
   3a2d4:	vmov	r2, s16
   3a2d8:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   3a2dc:	mcr2	7, 7, pc, cr0, cr2, {7}	; <UNPREDICTABLE>
   3a2e0:			; <UNDEFINED> instruction: 0x163cf8df
   3a2e4:	subvc	pc, fp, #1325400064	; 0x4f000000
   3a2e8:	ldrbtmi	r2, [r9], #-4
   3a2ec:	blx	278268 <full_module_path@@Base+0x1fed00>
   3a2f0:			; <UNDEFINED> instruction: 0x0630f8df
   3a2f4:	orrsvs	r2, sl, r0, lsl #4
   3a2f8:			; <UNDEFINED> instruction: 0xf7de4478
   3a2fc:	ldrb	pc, [pc, #-3437]	; 39597 <fchmod@plt+0x329db>	; <UNPREDICTABLE>
   3a300:			; <UNDEFINED> instruction: 0xf0402800
   3a304:	blls	29aac4 <full_module_path@@Base+0x22155c>
   3a308:	blls	31238c <full_module_path@@Base+0x298e24>
   3a30c:			; <UNDEFINED> instruction: 0xf0402b00
   3a310:	ldrmi	r8, [sl], ip, lsl #2
   3a314:	ldrbmi	r2, [r1], r1, lsl #6
   3a318:			; <UNDEFINED> instruction: 0xf8df9308
   3a31c:			; <UNDEFINED> instruction: 0xf04f35cc
   3a320:			; <UNDEFINED> instruction: 0xf8df0801
   3a324:	tstcs	r0, r4, lsl #12
   3a328:			; <UNDEFINED> instruction: 0xf8df58f0
   3a32c:			; <UNDEFINED> instruction: 0xf8c03600
   3a330:	ldrbtmi	r8, [fp], #-0
   3a334:	ldmdavs	r8, {r1, r4, r5, r7, fp, ip, lr}
   3a338:			; <UNDEFINED> instruction: 0xf7fe6011
   3a33c:	ldrdlt	pc, [r0, -r3]!
   3a340:	strbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   3a344:			; <UNDEFINED> instruction: 0xf8c358f3
   3a348:			; <UNDEFINED> instruction: 0xf8df8000
   3a34c:	ldmpl	r3!, {r3, r5, r6, r7, r8, sl, ip, sp}^
   3a350:	blcs	543c4 <_dist_code@@Base+0x181c>
   3a354:			; <UNDEFINED> instruction: 0xf8dfda04
   3a358:	andcs	r3, r1, #224, 10	; 0x38000000
   3a35c:			; <UNDEFINED> instruction: 0x601a58f3
   3a360:			; <UNDEFINED> instruction: 0xf7fe4620
   3a364:	stmdacs	r0, {r0, r1, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   3a368:	andhi	pc, r3, #0
   3a36c:	strbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   3a370:	ldmdavs	sl, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   3a374:	svclt	0x00c42a01
   3a378:	andsvs	r2, sl, r1, lsl #4
   3a37c:			; <UNDEFINED> instruction: 0xf04f9a06
   3a380:			; <UNDEFINED> instruction: 0x601333ff
   3a384:	ldrcc	pc, [r8, #2271]!	; 0x8df
   3a388:	ldmdavs	sl, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   3a38c:	vstr.16	s23, [r3, #20]
   3a390:			; <UNDEFINED> instruction: 0xf8558a00
   3a394:	movwlt	r3, #48136	; 0xbc08
   3a398:	ldmdavs	r0, {r1, r3, r9, fp, ip, pc}
   3a39c:	strcs	pc, [r4, #2271]!	; 0x8df
   3a3a0:			; <UNDEFINED> instruction: 0xf8567801
   3a3a4:			; <UNDEFINED> instruction: 0xf8d88002
   3a3a8:	stmdbcs	r0, {sp}
   3a3ac:	eorshi	pc, r0, #0
   3a3b0:			; <UNDEFINED> instruction: 0xf0402a00
   3a3b4:			; <UNDEFINED> instruction: 0xf8df8381
   3a3b8:	ldrbtmi	r2, [sl], #-1424	; 0xfffffa70
   3a3bc:	ldcne	8, cr15, [ip], {85}	; 0x55
   3a3c0:	andcs	r9, r6, r0
   3a3c4:	andlt	pc, r8, sp, asr #17
   3a3c8:			; <UNDEFINED> instruction: 0xf8df9101
   3a3cc:	ldrbtmi	r1, [r9], #-1408	; 0xfffffa80
   3a3d0:			; <UNDEFINED> instruction: 0xff12f7e7
   3a3d4:	stceq	8, cr15, [r8], {85}	; 0x55
   3a3d8:	svc	0x00c4f7cb
   3a3dc:			; <UNDEFINED> instruction: 0xf7fe4620
   3a3e0:			; <UNDEFINED> instruction: 0xf7eafe13
   3a3e4:			; <UNDEFINED> instruction: 0xf8dffdf5
   3a3e8:	ldmpl	r3!, {r3, r5, r6, r8, sl, ip, sp}^
   3a3ec:	blcs	5d4460 <full_module_path@@Base+0x55aef8>
   3a3f0:	bichi	pc, r6, r0, asr #6
   3a3f4:	strbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   3a3f8:	andhi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   3a3fc:	blcs	61024 <_dist_code@@Base+0xe47c>
   3a400:	rscshi	pc, fp, #64	; 0x40
   3a404:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
   3a408:			; <UNDEFINED> instruction: 0xf0002b00
   3a40c:			; <UNDEFINED> instruction: 0xf8df81d2
   3a410:			; <UNDEFINED> instruction: 0xf8563544
   3a414:			; <UNDEFINED> instruction: 0xf8d99003
   3a418:	ldmdblt	r3!, {ip, sp}^
   3a41c:	strtmi	r9, [r0], -r5, lsl #22
   3a420:			; <UNDEFINED> instruction: 0xf0002b00
   3a424:			; <UNDEFINED> instruction: 0xf7fe82e2
   3a428:	stmdacc	r0, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   3a42c:	andcs	fp, r1, r8, lsl pc
   3a430:			; <UNDEFINED> instruction: 0xf04fb118
   3a434:			; <UNDEFINED> instruction: 0xf8c933ff
   3a438:	strtmi	r3, [r0], -r0
   3a43c:	mrc2	7, 0, pc, cr0, cr14, {7}
   3a440:			; <UNDEFINED> instruction: 0xf8dfb190
   3a444:			; <UNDEFINED> instruction: 0xf8563514
   3a448:			; <UNDEFINED> instruction: 0xf8d99003
   3a44c:	teqlt	r3, r0
   3a450:			; <UNDEFINED> instruction: 0xf7fe4620
   3a454:			; <UNDEFINED> instruction: 0xf8d9fe05
   3a458:	addsmi	r3, r8, #0
   3a45c:	strtmi	sp, [r0], -r4, lsl #20
   3a460:	ldc2l	7, cr15, [lr, #1016]!	; 0x3f8
   3a464:			; <UNDEFINED> instruction: 0xf8e0f7ef
   3a468:	ldrdcc	pc, [r0], -r8
   3a46c:	blcs	4bcf4 <_IO_stdin_used@@Base+0x647c>
   3a470:	cmphi	lr, r0	; <UNPREDICTABLE>
   3a474:	stc2	7, cr15, [r6], {254}	; 0xfe
   3a478:	stceq	8, cr15, [ip], {69}	; 0x45
   3a47c:	blcs	58490 <_dist_code@@Base+0x58e8>
   3a480:	cmphi	lr, r0, asr #32	; <UNPREDICTABLE>
   3a484:	beq	fe475cec <full_module_path@@Base+0xfe3fc784>
   3a488:	bne	475cf0 <full_module_path@@Base+0x3fc788>
   3a48c:	movwcs	lr, #26965	; 0x6955
   3a490:	cdp2	7, 1, cr15, cr14, cr4, {7}
   3a494:	strb	r2, [r7], r0
   3a498:			; <UNDEFINED> instruction: 0xf10a9905
   3a49c:			; <UNDEFINED> instruction: 0xf7e20218
   3a4a0:	pkhtbmi	pc, r1, sp, asr #20	; <UNPREDICTABLE>
   3a4a4:			; <UNDEFINED> instruction: 0xf0002800
   3a4a8:			; <UNDEFINED> instruction: 0xf8df849f
   3a4ac:	strmi	r3, [r1], -r4, lsl #8
   3a4b0:	andseq	pc, r4, sl, asr #17
   3a4b4:			; <UNDEFINED> instruction: 0x601858f3
   3a4b8:			; <UNDEFINED> instruction: 0xf8dfe473
   3a4bc:	cfmv32a	mvfx1, mvax8
   3a4c0:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   3a4c4:	blx	ff1784c8 <full_module_path@@Base+0xff0fef60>
   3a4c8:			; <UNDEFINED> instruction: 0xf6bf2800
   3a4cc:	ssat	sl, #10, r6, lsl #24
   3a4d0:			; <UNDEFINED> instruction: 0xf7fe4620
   3a4d4:			; <UNDEFINED> instruction: 0xf8dffd3f
   3a4d8:			; <UNDEFINED> instruction: 0xf8563488
   3a4dc:			; <UNDEFINED> instruction: 0xf8c99003
   3a4e0:			; <UNDEFINED> instruction: 0xf7cc0000
   3a4e4:			; <UNDEFINED> instruction: 0xf640e96a
   3a4e8:	addsmi	r7, r8, #-738197501	; 0xd4000003
   3a4ec:	ldcge	6, cr15, [r0, #-508]!	; 0xfffffe04
   3a4f0:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   3a4f4:	cdp	0, 1, cr2, cr9, cr6, {0}
   3a4f8:	ldrbtmi	r2, [r9], #-2576	; 0xfffff5f0
   3a4fc:	cdp2	7, 7, cr15, cr12, cr7, {7}
   3a500:			; <UNDEFINED> instruction: 0xf8c92300
   3a504:	str	r3, [r3, #-0]!
   3a508:			; <UNDEFINED> instruction: 0xf9e4f7fe
   3a50c:	blcs	58520 <_dist_code@@Base+0x5978>
   3a510:	rscshi	pc, r2, #0
   3a514:			; <UNDEFINED> instruction: 0xf7fe4620
   3a518:	blmi	ffb79dd4 <full_module_path@@Base+0xffb0086c>
   3a51c:	movwls	r5, #39155	; 0x98f3
   3a520:	andsvs	r2, r8, r0, lsl #16
   3a524:	stclge	6, cr15, [r3], #764	; 0x2fc
   3a528:	movwcs	lr, #5806	; 0x16ae
   3a52c:			; <UNDEFINED> instruction: 0xf8559308
   3a530:			; <UNDEFINED> instruction: 0xf04fac08
   3a534:			; <UNDEFINED> instruction: 0xf84533ff
   3a538:			; <UNDEFINED> instruction: 0xf1ba3c04
   3a53c:			; <UNDEFINED> instruction: 0xf0000f00
   3a540:	movwcs	r8, #758	; 0x2f6
   3a544:	ldrbmi	r9, [r0], -r9, lsl #6
   3a548:	ldmdb	r6!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a54c:	ldrbmi	r1, [r1], -r2, asr #24
   3a550:			; <UNDEFINED> instruction: 0xf7f14640
   3a554:	blls	2b9a40 <full_module_path@@Base+0x2404d8>
   3a558:			; <UNDEFINED> instruction: 0xf0002b00
   3a55c:	bls	39b2b4 <full_module_path@@Base+0x321d4c>
   3a560:	ldrdls	pc, [r0], -r3
   3a564:	andls	r3, lr, #4, 4	; 0x40000000
   3a568:	svceq	0x0000f1b9
   3a56c:	movthi	pc, #36864	; 0x9000	; <UNPREDICTABLE>
   3a570:	bvc	475dd8 <full_module_path@@Base+0x3fc870>
   3a574:			; <UNDEFINED> instruction: 0x462b469a
   3a578:	ldrmi	r4, [r9], sp, asr #12
   3a57c:			; <UNDEFINED> instruction: 0xf7cc4628
   3a580:			; <UNDEFINED> instruction: 0x4629e91c
   3a584:	strbmi	r1, [r0], -r2, asr #24
   3a588:	ldc2	7, cr15, [lr, #-964]	; 0xfffffc3c
   3a58c:	svcpl	0x0004f85a
   3a590:	mvnsle	r2, r0, lsl #26
   3a594:	bvc	475dbc <full_module_path@@Base+0x3fc854>
   3a598:	movwcs	r4, #5709	; 0x164d
   3a59c:			; <UNDEFINED> instruction: 0xf8d29a0e
   3a5a0:			; <UNDEFINED> instruction: 0xf1baa000
   3a5a4:	andsle	r0, r8, r0, lsl #30
   3a5a8:	bvc	475e10 <full_module_path@@Base+0x3fc8a8>
   3a5ac:	stmibmi	r0, {r0, r1, r8, ip, sp, lr, pc}
   3a5b0:	bl	1211ec <full_module_path@@Base+0xa7c84>
   3a5b4:	strtmi	r0, [fp], -r9, lsl #19
   3a5b8:			; <UNDEFINED> instruction: 0x469a4655
   3a5bc:			; <UNDEFINED> instruction: 0xf7cc4628
   3a5c0:			; <UNDEFINED> instruction: 0x4629e8fc
   3a5c4:	strbmi	r1, [r0], -r2, asr #24
   3a5c8:	ldc2l	7, cr15, [lr], #964	; 0x3c4
   3a5cc:	svcpl	0x0004f859
   3a5d0:	mvnsle	r2, r0, lsl #26
   3a5d4:	bvc	475dfc <full_module_path@@Base+0x3fc894>
   3a5d8:	mrc	6, 0, r4, cr8, cr5, {2}
   3a5dc:			; <UNDEFINED> instruction: 0xf50d7a10
   3a5e0:	tstcc	r8, #-1744830462	; 0x98000002
   3a5e4:	tstcs	r0, r0, asr #12
   3a5e8:	stmdbeq	r4, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
   3a5ec:			; <UNDEFINED> instruction: 0xf7f2930e
   3a5f0:			; <UNDEFINED> instruction: 0x4640fdbd
   3a5f4:			; <UNDEFINED> instruction: 0xf7cc46b0
   3a5f8:	vmlals.f32	s28, s25, s5
   3a5fc:	bcc	36f08 <fchmod@plt+0x3034c>
   3a600:	bmi	475e2c <full_module_path@@Base+0x3fc8c4>
   3a604:	eorsls	pc, r4, sp, asr #17
   3a608:	strtmi	r4, [r9], ip, asr #12
   3a60c:			; <UNDEFINED> instruction: 0x462a4655
   3a610:	ldrtmi	r4, [r0], -r1, lsr #12
   3a614:	cdp	7, 6, cr15, cr6, cr11, {6}
   3a618:	beq	76ce0 <filesfrom_convert@@Base+0x120>
   3a61c:	rschi	pc, pc, r0, asr #6
   3a620:	svceq	0x0001f1ba
   3a624:	andle	r4, sp, r4, asr r4
   3a628:	stccc	8, cr15, [r1], {20}
   3a62c:	tstle	r9, sl, lsl #22
   3a630:	stccs	8, cr15, [r2], {20}
   3a634:	svclt	0x00022a0d
   3a638:	stccc	8, cr15, [r2], {4}
   3a63c:	bcc	36a6c <fchmod@plt+0x2feb0>
   3a640:	ldrbtcc	pc, [pc], #260	; 3a648 <fchmod@plt+0x33a8c>	; <UNPREDICTABLE>
   3a644:	streq	lr, [sl, #-2981]	; 0xfffff45b
   3a648:	stclle	13, cr2, [r0]
   3a64c:	strtmi	r4, [r0], r6, asr #12
   3a650:	andcs	r4, r0, #80740352	; 0x4d00000
   3a654:	stmdbeq	ip, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   3a658:	bvc	475e80 <full_module_path@@Base+0x3fc918>
   3a65c:	andcs	pc, r0, r8, lsl #17
   3a660:	b	1b78598 <full_module_path@@Base+0x1aff030>
   3a664:	svcne	0x0029980b
   3a668:			; <UNDEFINED> instruction: 0xf7e42200
   3a66c:	mrc	9, 0, APSR_nzcv, cr9, cr1, {4}
   3a670:			; <UNDEFINED> instruction: 0xf8554a10
   3a674:	stmdacs	r0, {r2, sl, fp, ip, sp}
   3a678:			; <UNDEFINED> instruction: 0xf3c3db06
   3a67c:			; <UNDEFINED> instruction: 0xf0032207
   3a680:	movwmi	r0, #41343	; 0xa17f
   3a684:	rsbhi	pc, r9, #0
   3a688:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   3a68c:	bmi	feddb004 <full_module_path@@Base+0xfed61a9c>
   3a690:			; <UNDEFINED> instruction: 0x4610447a
   3a694:			; <UNDEFINED> instruction: 0xf811990e
   3a698:	stmdbcs	r0, {r2, sl, fp, ip}
   3a69c:	andshi	pc, r4, #64	; 0x40
   3a6a0:	ldrbtmi	r4, [r9], #-2482	; 0xfffff64e
   3a6a4:	bmi	fecdeeac <full_module_path@@Base+0xfec65944>
   3a6a8:	stmdbne	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   3a6ac:	andls	r2, r1, r1, lsl #2
   3a6b0:			; <UNDEFINED> instruction: 0x4628447a
   3a6b4:	svc	0x00d0f7cb
   3a6b8:	vmlal.s8	q9, d0, d0
   3a6bc:			; <UNDEFINED> instruction: 0xf8d58212
   3a6c0:	blls	25e6c8 <full_module_path@@Base+0x1e5160>
   3a6c4:	beq	76db0 <preallocated_len@@Base+0x60>
   3a6c8:			; <UNDEFINED> instruction: 0xf04fbf18
   3a6cc:	b	10fced8 <full_module_path@@Base+0x1083970>
   3a6d0:	movwls	r0, #33546	; 0x830a
   3a6d4:	stmdacs	r0, {r0, r3, fp, ip, pc}
   3a6d8:	mrcge	4, 0, APSR_nzcv, cr15, cr15, {1}
   3a6dc:	cdp	7, 4, cr15, cr2, cr11, {6}
   3a6e0:	blls	3f3f54 <full_module_path@@Base+0x37a9ec>
   3a6e4:			; <UNDEFINED> instruction: 0xf8cd2002
   3a6e8:	cdp	0, 1, cr9, cr9, cr4, {0}
   3a6ec:	stmib	sp, {r4, r9, fp, ip}^
   3a6f0:	movwcs	sl, #4866	; 0x1302
   3a6f4:	vst2.8	{d25-d28}, [pc], r0
   3a6f8:			; <UNDEFINED> instruction: 0xf8cc53a0
   3a6fc:	cdp	0, 1, cr0, cr8, cr0, {0}
   3a700:			; <UNDEFINED> instruction: 0xf7f20a90
   3a704:	strbmi	pc, [r9], -fp, ror #17	; <UNPREDICTABLE>
   3a708:			; <UNDEFINED> instruction: 0xf8d94650
   3a70c:			; <UNDEFINED> instruction: 0xf7ec9000
   3a710:	blls	2b923c <full_module_path@@Base+0x23fcd4>
   3a714:	blls	312798 <full_module_path@@Base+0x299230>
   3a718:			; <UNDEFINED> instruction: 0xf0402b00
   3a71c:			; <UNDEFINED> instruction: 0x469a81f4
   3a720:	blx	fec6135c <full_module_path@@Base+0xfebe7df4>
   3a724:	ldrbmi	pc, [r1], r0, lsl #5	; <UNPREDICTABLE>
   3a728:	ldmdbeq	r3, {r0, r3, r8, r9, ip, pc}^
   3a72c:	ldrb	r9, [r1, r8, lsl #6]
   3a730:	blx	fe378730 <full_module_path@@Base+0xfe2ff1c8>
   3a734:	stceq	8, cr15, [ip], {69}	; 0x45
   3a738:	blcs	5874c <_dist_code@@Base+0x5ba4>
   3a73c:	mcrge	4, 5, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
   3a740:	ldmpl	r1!, {r2, r3, r7, r8, r9, fp, lr}^
   3a744:			; <UNDEFINED> instruction: 0xf9aef7f9
   3a748:	ldmpl	r3!, {r0, r1, r3, r7, r8, r9, fp, lr}^
   3a74c:	stmdacs	r0, {r3, r4, sp, lr}
   3a750:	mrcge	4, 4, APSR_nzcv, cr8, cr15, {3}
   3a754:	ldrdcc	pc, [r0], -r8
   3a758:			; <UNDEFINED> instruction: 0xf0402b00
   3a75c:	bmi	fe21af68 <full_module_path@@Base+0xfe1a1a00>
   3a760:	stmibmi	r7, {r1, r3, r4, r5, r6, sl, lr}
   3a764:			; <UNDEFINED> instruction: 0xf8552006
   3a768:	ldrbtmi	r3, [r9], #-3084	; 0xfffff3f4
   3a76c:	stc2l	7, cr15, [r4, #-924]	; 0xfffffc64
   3a770:	bls	1f4198 <full_module_path@@Base+0x17ac30>
   3a774:	blcs	547c8 <_dist_code@@Base+0x1c20>
   3a778:	movwcs	fp, #12220	; 0x2fbc
   3a77c:			; <UNDEFINED> instruction: 0xe6016013
   3a780:	blmi	1c6e7a4 <full_module_path@@Base+0x1bf523c>
   3a784:	andhi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   3a788:	ldrdcc	pc, [r0], -r8
   3a78c:			; <UNDEFINED> instruction: 0xf43f2b00
   3a790:	mrc	14, 0, sl, cr8, cr5, {1}
   3a794:			; <UNDEFINED> instruction: 0xf7ef0a10
   3a798:	blls	2789c4 <full_module_path@@Base+0x1ff45c>
   3a79c:			; <UNDEFINED> instruction: 0xf0402b00
   3a7a0:	blmi	1a5acc4 <full_module_path@@Base+0x19e175c>
   3a7a4:	andhi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   3a7a8:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
   3a7ac:			; <UNDEFINED> instruction: 0xf47f2b00
   3a7b0:	blmi	1d66070 <full_module_path@@Base+0x1cecb08>
   3a7b4:	andls	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   3a7b8:	ldrdeq	pc, [r0], -r9
   3a7bc:	andle	r1, r5, r2, asr #24
   3a7c0:	ldcl	7, cr15, [r0, #-812]	; 0xfffffcd4
   3a7c4:	mvnscc	pc, #79	; 0x4f
   3a7c8:	andcc	pc, r0, r9, asr #17
   3a7cc:			; <UNDEFINED> instruction: 0xf8564b6e
   3a7d0:			; <UNDEFINED> instruction: 0xf8d99003
   3a7d4:	marne	acc0, r0, r3
   3a7d8:	mrcge	4, 0, APSR_nzcv, cr9, cr15, {1}
   3a7dc:	stcl	7, cr15, [r2, #-812]	; 0xfffffcd4
   3a7e0:	mvnscc	pc, #79	; 0x4f
   3a7e4:	andcc	pc, r0, r9, asr #17
   3a7e8:			; <UNDEFINED> instruction: 0x4620e611
   3a7ec:	stc2	7, cr15, [sl, #-1016]	; 0xfffffc08
   3a7f0:			; <UNDEFINED> instruction: 0xf0402800
   3a7f4:			; <UNDEFINED> instruction: 0xf8d8816d
   3a7f8:			; <UNDEFINED> instruction: 0xf7ff1000
   3a7fc:			; <UNDEFINED> instruction: 0xf43fb9e8
   3a800:			; <UNDEFINED> instruction: 0xf7ccaf25
   3a804:	stmdavs	r3, {r1, fp, sp, lr, pc}
   3a808:			; <UNDEFINED> instruction: 0xf47f2b04
   3a80c:			; <UNDEFINED> instruction: 0xe719af1f
   3a810:			; <UNDEFINED> instruction: 0xf0402a00
   3a814:	bmi	179ad70 <full_module_path@@Base+0x1721808>
   3a818:			; <UNDEFINED> instruction: 0xf8cd447a
   3a81c:	andcs	fp, r6, r4
   3a820:	ldcvc	8, cr15, [ip], {85}	; 0x55
   3a824:	smlsdls	r0, sl, r9, r4
   3a828:			; <UNDEFINED> instruction: 0xf7e74479
   3a82c:	ldrb	pc, [r1, #3301]	; 0xce5	; <UNPREDICTABLE>
   3a830:	ldrdge	pc, [r4], -r9
   3a834:	ldrdeq	pc, [r0], -sl
   3a838:	svc	0x0028f7cb
   3a83c:			; <UNDEFINED> instruction: 0xf0402800
   3a840:			; <UNDEFINED> instruction: 0xf8d982bd
   3a844:	ldrbmi	r0, [r1], -r8
   3a848:	cdp	7, 7, cr15, cr10, cr11, {6}
   3a84c:			; <UNDEFINED> instruction: 0xf0402800
   3a850:			; <UNDEFINED> instruction: 0xf7cb82a3
   3a854:	blmi	14362c4 <full_module_path@@Base+0x13bcd5c>
   3a858:			; <UNDEFINED> instruction: 0x601858f3
   3a85c:	bllt	14f8860 <full_module_path@@Base+0x147f2f8>
   3a860:	andeq	ip, r2, r4, lsl #28
   3a864:	andeq	r0, r0, ip, lsr #7
   3a868:			; <UNDEFINED> instruction: 0x0002cdbe
   3a86c:	andeq	r7, r1, sl, lsl #10
   3a870:	andeq	r0, r0, ip, lsr #6
   3a874:	ldrdeq	r7, [r1], -r4
   3a878:	ldrdeq	r7, [r1], -lr
   3a87c:	andeq	r7, r1, r2, ror #9
   3a880:	andeq	r0, r0, ip, lsl #12
   3a884:	andeq	sp, r3, r2, lsr #8
   3a888:	ldrdeq	r7, [r1], -sl
   3a88c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3a890:	andeq	r7, r1, r6, ror #11
   3a894:	ldrdeq	pc, [r2], -lr
   3a898:	andeq	r0, r0, r4, asr #6
   3a89c:	andeq	r0, r0, ip, asr r6
   3a8a0:	andeq	r0, r0, r0, ror #10
   3a8a4:	andeq	r0, r0, ip, lsr r6
   3a8a8:	andeq	sp, r3, ip, asr #6
   3a8ac:	andeq	ip, r0, r4, lsl r2
   3a8b0:	strdeq	r0, [r0], -ip
   3a8b4:			; <UNDEFINED> instruction: 0x0003d2b2
   3a8b8:	andeq	r7, r1, r2, ror #10
   3a8bc:	andeq	sp, r3, r0, lsr #5
   3a8c0:	andeq	r0, r0, r4, asr #11
   3a8c4:			; <UNDEFINED> instruction: 0x0003d1b2
   3a8c8:	muleq	r3, sl, r1
   3a8cc:			; <UNDEFINED> instruction: 0x000003b4
   3a8d0:	andeq	sp, r3, r0, ror r1
   3a8d4:	andeq	sp, r3, r8, asr r1
   3a8d8:	andeq	r0, r0, r0, lsl r6
   3a8dc:			; <UNDEFINED> instruction: 0x000175b4
   3a8e0:	andeq	sp, r3, r0, ror #1
   3a8e4:	andeq	r0, r0, r4, lsr #8
   3a8e8:	andeq	r0, r0, r8, lsr r4
   3a8ec:	andeq	r7, r1, r0, asr r1
   3a8f0:	strdeq	r7, [r1], -r0
   3a8f4:	strdeq	r7, [r1], -ip
   3a8f8:	strdeq	r7, [r1], -lr
   3a8fc:	strdeq	r6, [r1], -r6	; <UNPREDICTABLE>
   3a900:	muleq	r3, ip, lr
   3a904:	andeq	r7, r1, r0, lsr #5
   3a908:	andeq	r7, r1, r2, lsr #5
   3a90c:	andeq	ip, r2, lr, lsl #14
   3a910:	andeq	r0, r0, r4, lsr r6
   3a914:	strdeq	fp, [r0], -r0
   3a918:	andeq	r2, r1, ip, asr #18
   3a91c:	andeq	r7, r1, r6, asr #2
   3a920:	andeq	r6, r1, r6, lsr sp
   3a924:	muleq	r1, r0, r0
   3a928:	andeq	r0, r0, ip, lsl #9
   3a92c:	andeq	lr, r2, sl, lsl lr
   3a930:	andeq	r0, r0, ip, lsl #10
   3a934:	andeq	r0, r0, r8, ror #10
   3a938:	andeq	r0, r0, r0, lsl r4
   3a93c:	andeq	r0, r0, ip, lsl #7
   3a940:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3a944:	strdeq	r0, [r0], -ip
   3a948:	andeq	r6, r1, lr, ror r1
   3a94c:	andeq	r7, r1, r6, lsl #3
   3a950:	andeq	r0, r0, ip, lsr #8
   3a954:	andeq	r0, r0, r0, lsr #6
   3a958:	andeq	r0, r0, r4, lsl r5
   3a95c:	andeq	r6, r1, sl, asr #27
   3a960:	andeq	r0, r0, r0, lsr r5
   3a964:	ldrdeq	r6, [r1], -lr
   3a968:	andeq	r5, r1, r4, asr ip
   3a96c:	andeq	r5, r1, r2, asr #24
   3a970:	andeq	r6, r1, r4, ror lr
   3a974:	andeq	r0, r0, r8, asr #8
   3a978:	andeq	r0, r0, r4, lsl #11
   3a97c:	andeq	r6, r1, r4, lsr r9
   3a980:	andeq	r6, r1, r6, lsr #28
   3a984:	andeq	r0, r0, r8, asr r4
   3a988:	andeq	r0, r0, ip, lsl r6
   3a98c:	andeq	r5, r1, r0, lsr #26
   3a990:	andeq	r6, r1, ip, asr #26
   3a994:			; <UNDEFINED> instruction: 0x000005bc
   3a998:	ldrmi	r4, [r1], -r8, asr #12
   3a99c:			; <UNDEFINED> instruction: 0xffdef7e1
   3a9a0:	stmdacs	r0, {r0, r7, r9, sl, lr}
   3a9a4:	addhi	pc, r7, #0
   3a9a8:	strcs	pc, [ip, #-2271]!	; 0xfffff721
   3a9ac:			; <UNDEFINED> instruction: 0xf8df2101
   3a9b0:	ldmpl	r2!, {r2, r3, r5, r8, sl, ip, sp}
   3a9b4:	stmib	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3a9b8:	strmi	r3, [r1], -r5, lsl #2
   3a9bc:			; <UNDEFINED> instruction: 0xf7ff6010
   3a9c0:			; <UNDEFINED> instruction: 0xf7cbb9f0
   3a9c4:			; <UNDEFINED> instruction: 0xf8dfef22
   3a9c8:			; <UNDEFINED> instruction: 0x464b2518
   3a9cc:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   3a9d0:			; <UNDEFINED> instruction: 0xf7e72006
   3a9d4:			; <UNDEFINED> instruction: 0xf8dff85d
   3a9d8:	cfmul32	mvfx1, mvfx8, mvfx12
   3a9dc:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   3a9e0:	blx	17f89b2 <full_module_path@@Base+0x177f44a>
   3a9e4:	rscscc	pc, pc, pc, asr #32
   3a9e8:			; <UNDEFINED> instruction: 0xf7fee41e
   3a9ec:			; <UNDEFINED> instruction: 0xf1a0fbdb
   3a9f0:	blx	fec3a9fc <full_module_path@@Base+0xfebc1494>
   3a9f4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   3a9f8:	mrc	5, 0, lr, cr8, cr10, {0}
   3a9fc:	vmov	r1, s17
   3aa00:			; <UNDEFINED> instruction: 0xf7f20a10
   3aa04:			; <UNDEFINED> instruction: 0xf8d8fe59
   3aa08:	stmdblt	ip!, {lr}^
   3aa0c:	ldrbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   3aa10:	andhi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   3aa14:	ldrdcc	pc, [r0], -r8
   3aa18:			; <UNDEFINED> instruction: 0xf0002b00
   3aa1c:	mrc	0, 0, r8, cr8, cr12, {5}
   3aa20:	tstcs	r0, r0, lsl sl
   3aa24:	blx	fe8f89f6 <full_module_path@@Base+0xfe87f48e>
   3aa28:	beq	476290 <full_module_path@@Base+0x3fcd28>
   3aa2c:			; <UNDEFINED> instruction: 0xff3ef7ee
   3aa30:	svceq	0x0000f1ba
   3aa34:	eorshi	pc, r5, #0
   3aa38:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}^
   3aa3c:	bl	fe872a64 <full_module_path@@Base+0xfe7f94fc>
   3aa40:	strbmi	r0, [r9], -r9, lsl #4
   3aa44:	movwcs	r3, #513	; 0x201
   3aa48:	ldrmi	r2, [r1], #3
   3aa4c:			; <UNDEFINED> instruction: 0xf96af7e7
   3aa50:	strbmi	r2, [r8], -sl, lsl #2
   3aa54:	cdp	7, 11, cr15, cr12, cr11, {6}
   3aa58:	andeq	pc, r0, r8, asr #17
   3aa5c:	mvnle	r2, r0, lsl #16
   3aa60:	mulcc	r0, r9, r8
   3aa64:			; <UNDEFINED> instruction: 0xf0402b00
   3aa68:	vst1.8	{d24-d27}, [pc :64]
   3aa6c:			; <UNDEFINED> instruction: 0xf7e270c8
   3aa70:			; <UNDEFINED> instruction: 0xf8dffefd
   3aa74:	vqshl.s8	<illegal reg q8.5>, q12, q0
   3aa78:	andcs	r3, r4, fp, asr #5
   3aa7c:			; <UNDEFINED> instruction: 0xf7dc4479
   3aa80:			; <UNDEFINED> instruction: 0xf8dafe3f
   3aa84:	andsvs	r1, r9, r4, lsl r0
   3aa88:	stmiblt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3aa8c:	ldrdeq	pc, [r0], -r8
   3aa90:	ldmda	r4, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3aa94:	ldrdeq	pc, [r4], -sl
   3aa98:	ldmda	r0, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3aa9c:	ldrdcc	pc, [r0], -sl
   3aaa0:	ldrdhi	pc, [r4], -r8
   3aaa4:	movwls	r4, #50719	; 0xc61f
   3aaa8:			; <UNDEFINED> instruction: 0xf7e04640
   3aaac:			; <UNDEFINED> instruction: 0x4638fe19
   3aab0:	cdp2	7, 1, cr15, cr6, cr0, {7}
   3aab4:	stmiblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3aab8:	ldrtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   3aabc:	ldrbt	r4, [sp], #-1146	; 0xfffffb86
   3aac0:	ldrtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   3aac4:	sxtab	r4, r8, sl, ror #8
   3aac8:	strtne	pc, [ip], #-2271	; 0xfffff721
   3aacc:	strb	r4, [r9, #1145]!	; 0x479
   3aad0:	beq	fe476338 <full_module_path@@Base+0xfe3fcdd0>
   3aad4:			; <UNDEFINED> instruction: 0xff26f7f8
   3aad8:			; <UNDEFINED> instruction: 0xf8c84601
   3aadc:			; <UNDEFINED> instruction: 0xf7ff0000
   3aae0:			; <UNDEFINED> instruction: 0xf8dfb876
   3aae4:	movwcs	r9, #5144	; 0x1418
   3aae8:	movwls	r4, #34458	; 0x869a
   3aaec:	ldrb	r4, [r1, #1273]!	; 0x4f9
   3aaf0:	andcs	pc, r7, r0, asr #7
   3aaf4:	mrrc	7, 12, pc, ip, cr11	; <UNPREDICTABLE>
   3aaf8:	strcc	pc, [r4], #-2271	; 0xfffff721
   3aafc:	strtmi	r2, [r0], -r1, lsl #4
   3ab00:			; <UNDEFINED> instruction: 0x601a58f3
   3ab04:	blls	3f3f28 <full_module_path@@Base+0x37a9c0>
   3ab08:	ldrdge	pc, [r0], -r3
   3ab0c:			; <UNDEFINED> instruction: 0xf380fab0
   3ab10:			; <UNDEFINED> instruction: 0xf04f461a
   3ab14:			; <UNDEFINED> instruction: 0xf84533ff
   3ab18:	ldmdbeq	r3, {r2, sl, fp, ip, sp}^
   3ab1c:			; <UNDEFINED> instruction: 0xf1ba9308
   3ab20:	rsbsle	r0, r7, r0, lsl #30
   3ab24:			; <UNDEFINED> instruction: 0xf8cd9b0d
   3ab28:	movwls	r9, #36916	; 0x9034
   3ab2c:	ldmibmi	r5!, {r0, r1, r3, r8, sl, sp, lr, pc}^
   3ab30:	strbmi	r2, [r0], -r7, lsl #4
   3ab34:	eorge	pc, r4, sp, asr #17
   3ab38:			; <UNDEFINED> instruction: 0xf7f14479
   3ab3c:	bls	3b9458 <full_module_path@@Base+0x33fef0>
   3ab40:	andls	r4, lr, #87031808	; 0x5300000
   3ab44:	movwls	lr, #46378	; 0xb52a
   3ab48:	cdp	7, 5, cr15, cr14, cr11, {6}
   3ab4c:			; <UNDEFINED> instruction: 0xf7cb6800
   3ab50:	bmi	ffbb6250 <full_module_path@@Base+0xffb3cce8>
   3ab54:	ldrbtmi	r9, [sl], #-2827	; 0xfffff4f5
   3ab58:			; <UNDEFINED> instruction: 0x4692e59c
   3ab5c:	ldr	r4, [r9, #1681]!	; 0x691
   3ab60:	ldrbtmi	r4, [sl], #-2794	; 0xfffff516
   3ab64:			; <UNDEFINED> instruction: 0xf7cbe5fd
   3ab68:	stmdavs	r5, {r4, r6, r9, sl, fp, sp, lr, pc}
   3ab6c:	orrslt	r4, r5, #32, 12	; 0x2000000
   3ab70:			; <UNDEFINED> instruction: 0xf88af7fe
   3ab74:	strtmi	r4, [r9], -r6, ror #21
   3ab78:			; <UNDEFINED> instruction: 0x4603447a
   3ab7c:			; <UNDEFINED> instruction: 0xf7e62006
   3ab80:	stmibmi	r4!, {r0, r1, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   3ab84:	beq	4763ec <full_module_path@@Base+0x3fce84>
   3ab88:			; <UNDEFINED> instruction: 0xf7f24479
   3ab8c:			; <UNDEFINED> instruction: 0xf04ffa89
   3ab90:			; <UNDEFINED> instruction: 0xf7ff30ff
   3ab94:			; <UNDEFINED> instruction: 0xf855bb49
   3ab98:	mcrcs	12, 0, r6, cr0, cr8, {0}
   3ab9c:	svcge	0x0044f77f
   3aba0:	ldcpl	8, cr15, [r4], {85}	; 0x55
   3aba4:	cmnlt	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   3aba8:	bvc	476410 <full_module_path@@Base+0x3fcea8>
   3abac:	ldrbtmi	r3, [fp], #3332	; 0xd04
   3abb0:	strcc	lr, [r1], #-2
   3abb4:	strhtle	r4, [sl], -r4
   3abb8:	svceq	0x0004f855
   3abbc:	ldrbmi	r2, [r9], -ip, lsl #4
   3abc0:	svc	0x00a4f7cb
   3abc4:	mvnsle	r2, r0, lsl #16
   3abc8:			; <UNDEFINED> instruction: 0xee084bd4
   3abcc:	ldrbtmi	r7, [fp], #-2576	; 0xfffff5f0
   3abd0:	andcc	pc, r0, r8, asr #17
   3abd4:			; <UNDEFINED> instruction: 0xf7fee723
   3abd8:	ldmibmi	r1, {r0, r9, fp, ip, sp, lr, pc}^
   3abdc:			; <UNDEFINED> instruction: 0x46024479
   3abe0:			; <UNDEFINED> instruction: 0xf7e72006
   3abe4:	strtmi	pc, [r0], -r9, lsl #22
   3abe8:			; <UNDEFINED> instruction: 0xf9f8f7fe
   3abec:	ldrbtmi	r4, [r9], #-2509	; 0xfffff633
   3abf0:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx2
   3abf4:			; <UNDEFINED> instruction: 0xf7f20a10
   3abf8:			; <UNDEFINED> instruction: 0xf04ffa53
   3abfc:			; <UNDEFINED> instruction: 0xf7ff30ff
   3ac00:	movwcs	fp, #6931	; 0x1b13
   3ac04:	blls	3b3f34 <full_module_path@@Base+0x33a9cc>
   3ac08:	blls	29f848 <full_module_path@@Base+0x2262e0>
   3ac0c:	cdp	4, 0, cr14, cr8, cr6, {6}
   3ac10:	smlad	r9, r0, sl, r7
   3ac14:	andcs	r9, r7, #13312	; 0x3400
   3ac18:	movwge	pc, #51423	; 0xc8df	; <UNPREDICTABLE>
   3ac1c:	eorsls	pc, r4, sp, asr #17
   3ac20:	movwls	r4, #38138	; 0x94fa
   3ac24:	stmibmi	r1, {r0, r1, r4, r7, sl, sp, lr, pc}^
   3ac28:			; <UNDEFINED> instruction: 0xf8cd2006
   3ac2c:	cdp	0, 1, cr11, cr9, cr0, {0}
   3ac30:	ldrbtmi	r2, [r9], #-2576	; 0xfffff5f0
   3ac34:	ldccc	8, cr15, [ip], {85}	; 0x55
   3ac38:	blx	ff7f8bdc <full_module_path@@Base+0xff77f674>
   3ac3c:			; <UNDEFINED> instruction: 0xf7fe4620
   3ac40:	stmdacs	r0, {r0, r7, r9, fp, ip, sp, lr, pc}
   3ac44:	ldmibmi	sl!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
   3ac48:	beq	4764b0 <full_module_path@@Base+0x3fcf48>
   3ac4c:	bcs	4764b8 <full_module_path@@Base+0x3fcf50>
   3ac50:			; <UNDEFINED> instruction: 0xf7f24479
   3ac54:			; <UNDEFINED> instruction: 0xf04ffa25
   3ac58:			; <UNDEFINED> instruction: 0xf7ff30ff
   3ac5c:			; <UNDEFINED> instruction: 0xf7cbbae5
   3ac60:	bmi	fed763b8 <full_module_path@@Base+0xfecfce50>
   3ac64:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   3ac68:			; <UNDEFINED> instruction: 0xf7e62006
   3ac6c:	ldmibmi	r2!, {r0, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   3ac70:	beq	4764d8 <full_module_path@@Base+0x3fcf70>
   3ac74:			; <UNDEFINED> instruction: 0xf7f24479
   3ac78:			; <UNDEFINED> instruction: 0xf7fffa13
   3ac7c:	stmibmi	pc!, {r0, r1, r4, r6, r7, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
   3ac80:	beq	4764e8 <full_module_path@@Base+0x3fcf80>
   3ac84:	bcs	4764f0 <full_module_path@@Base+0x3fcf88>
   3ac88:			; <UNDEFINED> instruction: 0xf7f24479
   3ac8c:			; <UNDEFINED> instruction: 0xf04ffa09
   3ac90:			; <UNDEFINED> instruction: 0xf7ff30ff
   3ac94:			; <UNDEFINED> instruction: 0xf7cbbac9
   3ac98:	bmi	feab6380 <full_module_path@@Base+0xfea3ce18>
   3ac9c:	ldrbtmi	r4, [sl], #-1603	; 0xfffff9bd
   3aca0:	andcs	r6, r6, r1, lsl #16
   3aca4:	cdp2	7, 15, cr15, cr4, cr6, {7}
   3aca8:	vnmls.f16	s8, s17, s13
   3acac:			; <UNDEFINED> instruction: 0x46420a10
   3acb0:			; <UNDEFINED> instruction: 0xf7f24479
   3acb4:			; <UNDEFINED> instruction: 0xf04ff9f5
   3acb8:			; <UNDEFINED> instruction: 0xf7ff30ff
   3acbc:	stmibmi	r2!, {r0, r2, r4, r5, r7, r9, fp, ip, sp, pc}
   3acc0:			; <UNDEFINED> instruction: 0xf8552006
   3acc4:	ldrbtmi	r2, [r9], #-3084	; 0xfffff3f4
   3acc8:	blx	fe5f8c6c <full_module_path@@Base+0xfe57f704>
   3accc:			; <UNDEFINED> instruction: 0xee18499f
   3acd0:			; <UNDEFINED> instruction: 0xf8550a10
   3acd4:	ldrbtmi	r2, [r9], #-3084	; 0xfffff3f4
   3acd8:			; <UNDEFINED> instruction: 0xf9e2f7f2
   3acdc:	rscscc	pc, pc, pc, asr #32
   3ace0:	blt	fe8f8ce4 <full_module_path@@Base+0xfe87f77c>
   3ace4:	mulcs	r6, sl, r9
   3ace8:	bcs	476554 <full_module_path@@Base+0x3fcfec>
   3acec:			; <UNDEFINED> instruction: 0xf7e74479
   3acf0:	ldmibmi	r8, {r0, r1, r7, r9, fp, ip, sp, lr, pc}
   3acf4:	beq	47655c <full_module_path@@Base+0x3fcff4>
   3acf8:			; <UNDEFINED> instruction: 0xf7f24479
   3acfc:			; <UNDEFINED> instruction: 0xf04ff9d1
   3ad00:			; <UNDEFINED> instruction: 0xf7ff30ff
   3ad04:	ldmibmi	r4, {r0, r4, r7, r9, fp, ip, sp, pc}
   3ad08:	beq	476570 <full_module_path@@Base+0x3fd008>
   3ad0c:	andlt	pc, r0, sp, asr #17
   3ad10:	mrc	4, 0, r4, cr9, cr9, {3}
   3ad14:			; <UNDEFINED> instruction: 0xf8d82a10
   3ad18:			; <UNDEFINED> instruction: 0xf7f23000
   3ad1c:			; <UNDEFINED> instruction: 0xf04ff9c1
   3ad20:			; <UNDEFINED> instruction: 0xf7ff30ff
   3ad24:			; <UNDEFINED> instruction: 0xf8daba81
   3ad28:			; <UNDEFINED> instruction: 0x46390014
   3ad2c:	b	1f78c60 <full_module_path@@Base+0x1eff6f8>
   3ad30:	ldrbtmi	r4, [r9], #-2442	; 0xfffff676
   3ad34:	andcs	r4, r6, r2, lsl #12
   3ad38:	blx	17f8cdc <full_module_path@@Base+0x177f774>
   3ad3c:	vnmls.f16	s8, s17, s16
   3ad40:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   3ad44:			; <UNDEFINED> instruction: 0xf9acf7f2
   3ad48:	rscscc	pc, pc, pc, asr #32
   3ad4c:	blt	1b78d50 <full_module_path@@Base+0x1aff7e8>
   3ad50:	ldcl	7, cr15, [sl, #-812]	; 0xfffffcd4
   3ad54:	strbmi	r4, [fp], -r3, lsl #21
   3ad58:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   3ad5c:			; <UNDEFINED> instruction: 0xf7e62006
   3ad60:	stmibmi	r1, {r0, r1, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   3ad64:	beq	4765cc <full_module_path@@Base+0x3fd064>
   3ad68:			; <UNDEFINED> instruction: 0xf7f24479
   3ad6c:			; <UNDEFINED> instruction: 0xf04ff999
   3ad70:			; <UNDEFINED> instruction: 0xf7ff30ff
   3ad74:	ldmdbmi	sp!, {r0, r3, r4, r6, r9, fp, ip, sp, pc}^
   3ad78:			; <UNDEFINED> instruction: 0xf8da2006
   3ad7c:	ldrbtmi	r2, [r9], #-20	; 0xffffffec
   3ad80:	blx	ef8d24 <full_module_path@@Base+0xe7f7bc>
   3ad84:			; <UNDEFINED> instruction: 0xee18497a
   3ad88:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   3ad8c:			; <UNDEFINED> instruction: 0xf988f7f2
   3ad90:	rscscc	pc, pc, pc, asr #32
   3ad94:	blt	1278d98 <full_module_path@@Base+0x11ff830>
   3ad98:	ldc	7, cr15, [r6, #-812]!	; 0xfffffcd4
   3ad9c:	ldrbtmi	r4, [sl], #-2677	; 0xfffff58b
   3ada0:	andcs	r6, r6, r1, lsl #16
   3ada4:	cdp2	7, 7, cr15, cr4, cr6, {7}
   3ada8:			; <UNDEFINED> instruction: 0xee184973
   3adac:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   3adb0:			; <UNDEFINED> instruction: 0xf976f7f2
   3adb4:	rscscc	pc, pc, pc, asr #32
   3adb8:	blt	df8dbc <full_module_path@@Base+0xd7f854>
   3adbc:	stc	7, cr15, [r4, #-812]!	; 0xfffffcd4
   3adc0:			; <UNDEFINED> instruction: 0xf8da4a6e
   3adc4:	ldrbtmi	r3, [sl], #-0
   3adc8:	andcs	r6, r6, r1, lsl #16
   3adcc:	cdp2	7, 6, cr15, cr0, cr6, {7}
   3add0:	vnmla.f16	s8, s16, s23
   3add4:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   3add8:			; <UNDEFINED> instruction: 0xf962f7f2
   3addc:	rscscc	pc, pc, pc, asr #32
   3ade0:	blt	8f8de4 <full_module_path@@Base+0x87f87c>
   3ade4:	bl	1378d18 <full_module_path@@Base+0x12ff7b0>
   3ade8:	andcs	r4, r6, r6, ror #18
   3adec:			; <UNDEFINED> instruction: 0x2014f8da
   3adf0:			; <UNDEFINED> instruction: 0xf7e74479
   3adf4:	stmdbmi	r4!, {r0, r9, fp, ip, sp, lr, pc}^
   3adf8:	beq	476660 <full_module_path@@Base+0x3fd0f8>
   3adfc:			; <UNDEFINED> instruction: 0xf7f24479
   3ae00:			; <UNDEFINED> instruction: 0xf04ff94f
   3ae04:			; <UNDEFINED> instruction: 0xf7ff30ff
   3ae08:			; <UNDEFINED> instruction: 0xf7cbba0f
   3ae0c:	bmi	183620c <full_module_path@@Base+0x17bcca4>
   3ae10:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   3ae14:			; <UNDEFINED> instruction: 0xf7e62006
   3ae18:	ldmdbmi	sp, {r0, r1, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}^
   3ae1c:	beq	476684 <full_module_path@@Base+0x3fd11c>
   3ae20:			; <UNDEFINED> instruction: 0xf7f24479
   3ae24:			; <UNDEFINED> instruction: 0xf7fff93d
   3ae28:			; <UNDEFINED> instruction: 0xee18b9fd
   3ae2c:			; <UNDEFINED> instruction: 0xf7cb0a90
   3ae30:	cdp	14, 1, cr14, cr8, cr6, {4}
   3ae34:	vmov	r6, s17
   3ae38:	addsmi	r2, r6, #16, 20	; 0x10000
   3ae3c:	cdp	0, 1, cr13, cr8, cr3, {0}
   3ae40:			; <UNDEFINED> instruction: 0xf7cb0a10
   3ae44:	ldmdami	r3, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
   3ae48:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   3ae4c:	ldc2	7, cr15, [r2, #-1016]	; 0xfffffc08
   3ae50:	strtmi	r2, [r9], -r0, lsl #4
   3ae54:			; <UNDEFINED> instruction: 0xf7e34640
   3ae58:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   3ae5c:	svclt	0x00b8484e
   3ae60:	mvnscc	pc, #79	; 0x4f
   3ae64:	svclt	0x00b84478
   3ae68:	stmdavs	r9!, {r0, r1, r3, r5, sp, lr}
   3ae6c:	stc2	7, cr15, [r2, #-1016]	; 0xfffffc08
   3ae70:	strbeq	r6, [r8], -r9, lsr #16
   3ae74:	svclt	0x000c4849
   3ae78:	smlabtcs	r7, r1, r3, pc	; <UNPREDICTABLE>
   3ae7c:	mvnscc	pc, pc, asr #32
   3ae80:	eorvs	r4, r9, r8, ror r4
   3ae84:	ldc2l	7, cr15, [r6], #1016	; 0x3f8
   3ae88:			; <UNDEFINED> instruction: 0xf7fd4620
   3ae8c:			; <UNDEFINED> instruction: 0xf7cbffbb
   3ae90:	stmdacs	r0, {r2, r5, sl, fp, sp, lr, pc}
   3ae94:			; <UNDEFINED> instruction: 0xf04fbfbc
   3ae98:	strdvs	r3, [fp], -pc	; <UNPREDICTABLE>
   3ae9c:			; <UNDEFINED> instruction: 0xf7cb6828
   3aea0:			; <UNDEFINED> instruction: 0xf7eaea88
   3aea4:	strb	pc, [r0, #3501]!	; 0xdad	; <UNPREDICTABLE>
   3aea8:			; <UNDEFINED> instruction: 0x464a493d
   3aeac:	ldrbtmi	r2, [r9], #-3
   3aeb0:			; <UNDEFINED> instruction: 0xf9a2f7e7
   3aeb4:	ldmdbmi	fp!, {r0, r3, r4, r6, r7, r8, sl, sp, lr, pc}
   3aeb8:			; <UNDEFINED> instruction: 0xf8da2006
   3aebc:	ldrbtmi	r2, [r9], #-20	; 0xffffffec
   3aec0:			; <UNDEFINED> instruction: 0xf99af7e7
   3aec4:			; <UNDEFINED> instruction: 0xee184938
   3aec8:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   3aecc:			; <UNDEFINED> instruction: 0xf8e8f7f2
   3aed0:	rscscc	pc, pc, pc, asr #32
   3aed4:	stmiblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3aed8:	strdeq	r0, [r0], -ip
   3aedc:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   3aee0:	andeq	r6, r1, r4, asr #20
   3aee4:	andeq	r6, r1, r2, lsl r9
   3aee8:	andeq	r0, r0, r8, asr #6
   3aeec:	andeq	r6, r1, r4, lsr #11
   3aef0:	ldrdeq	r2, [r1], -r0
   3aef4:	andeq	r2, r1, r8, asr #31
   3aef8:	strdeq	r5, [r1], -r8
   3aefc:	andeq	r6, r1, ip, ror r5
   3af00:	andeq	r0, r0, r4, lsr r6
   3af04:	andeq	r6, r1, r8, lsr #10
   3af08:	andeq	r7, r1, sl, asr #1
   3af0c:	andeq	r6, r1, sl, lsr #10
   3af10:	strdeq	r6, [r1], -ip
   3af14:	andeq	r6, r1, r8, lsl #12
   3af18:	andeq	r1, r1, r2, lsr #10
   3af1c:	andeq	r5, r1, r6, lsl r7
   3af20:	ldrdeq	r6, [r1], -r8
   3af24:	andeq	r6, r1, r6, ror #11
   3af28:	andeq	r6, r1, r0, asr #8
   3af2c:	muleq	r1, lr, r4
   3af30:	andeq	r6, r1, r8, lsr #9
   3af34:	andeq	r6, r1, r0, lsl r7
   3af38:	andeq	r6, r1, r4, lsr #14
   3af3c:	muleq	r1, ip, r5
   3af40:	andeq	fp, r0, sl, lsr #22
   3af44:	ldrdeq	r6, [r1], -r0
   3af48:	muleq	r1, r2, r5
   3af4c:	muleq	r1, r2, r5
   3af50:	andeq	r6, r1, r8, lsr #11
   3af54:	andeq	r6, r1, r0, asr #11
   3af58:	andeq	r6, r1, r8, lsl #8
   3af5c:	andeq	r6, r1, r2, lsr #11
   3af60:	andeq	r6, r1, lr, lsr #11
   3af64:	andeq	r6, r1, ip, lsl #13
   3af68:	muleq	r1, r0, r6
   3af6c:	andeq	r6, r1, r6, asr r5
   3af70:	andeq	r6, r1, r6, ror #10
   3af74:	ldrdeq	r6, [r1], -lr
   3af78:	andeq	r6, r1, r2, ror #13
   3af7c:	andeq	r6, r1, sl, lsl #13
   3af80:	andeq	r6, r1, lr, lsl #13
   3af84:	andeq	r6, r1, r4, ror #9
   3af88:	strdeq	r6, [r1], -r4
   3af8c:	andeq	r6, r1, ip, lsl #10
   3af90:	andeq	r6, r1, r8, lsl #10
   3af94:	strdeq	r6, [r1], -r6	; <UNPREDICTABLE>
   3af98:	andeq	r6, r1, r8, ror #9
   3af9c:	andeq	r6, r1, r0, ror #9
   3afa0:			; <UNDEFINED> instruction: 0x0000e6be
   3afa4:	andeq	r6, r1, r6, lsl r4
   3afa8:	andeq	r6, r1, r6, lsr #8
   3afac:	blmi	fedcda88 <full_module_path@@Base+0xfed54520>
   3afb0:	push	{r1, r3, r4, r5, r6, sl, lr}
   3afb4:			; <UNDEFINED> instruction: 0xf2ad4ff0
   3afb8:	ldmpl	r3, {r2, r3, r4, r8, sl, fp, lr}^
   3afbc:	ldcmi	6, cr4, [r3, #16]!
   3afc0:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
   3afc4:	ldrcc	pc, [r4], #-2253	; 0xfffff733
   3afc8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3afcc:	blx	978f8e <full_module_path@@Base+0x8ffa26>
   3afd0:	ldrbtmi	r2, [sp], #-0
   3afd4:	stc2	7, cr15, [r6], #-1016	; 0xfffffc08
   3afd8:			; <UNDEFINED> instruction: 0xf0002800
   3afdc:			; <UNDEFINED> instruction: 0xf7fd8149
   3afe0:	stmdavc	r3, {r0, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   3afe4:	cmnlt	fp, r7, lsl #12
   3afe8:			; <UNDEFINED> instruction: 0xf7e62000
   3afec:	ldrtmi	pc, [r8], -sp, lsl #28	; <UNPREDICTABLE>
   3aff0:	bl	2f8f24 <full_module_path@@Base+0x27f9bc>
   3aff4:	vmlal.s8	q9, d0, d0
   3aff8:	stmiami	r5!, {r0, r1, r2, r6, r7, pc}
   3affc:			; <UNDEFINED> instruction: 0xf7cb4478
   3b000:	stmdacs	r0, {r1, r7, r9, fp, sp, lr, pc}
   3b004:	sbchi	pc, r0, r0, asr #5
   3b008:	ldc2l	7, cr15, [r0], #-1012	; 0xfffffc0c
   3b00c:	strmi	r7, [r7], -r3, lsl #16
   3b010:			; <UNDEFINED> instruction: 0xf10db1a3
   3b014:	andcs	r0, r1, #16, 16	; 0x100000
   3b018:			; <UNDEFINED> instruction: 0xf7f54641
   3b01c:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   3b020:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
   3b024:	ldrdeq	pc, [r0], -r8
   3b028:	bl	c78f5c <full_module_path@@Base+0xbff9f4>
   3b02c:	vmlal.s8	q9, d0, d0
   3b030:			; <UNDEFINED> instruction: 0xf7cb8109
   3b034:	blmi	fe635ae4 <full_module_path@@Base+0xfe5bc57c>
   3b038:	andsvs	r5, r8, fp, ror #17
   3b03c:	stc2l	7, cr15, [r2], #-1012	; 0xfffffc0c
   3b040:	strmi	r7, [r7], -r3, lsl #16
   3b044:	cmnle	ip, r0, lsl #22
   3b048:			; <UNDEFINED> instruction: 0xf7f84620
   3b04c:	strmi	pc, [r7], -r7, asr #21
   3b050:	rscscc	pc, pc, pc, asr #32
   3b054:			; <UNDEFINED> instruction: 0xf8d6f7fe
   3b058:			; <UNDEFINED> instruction: 0xf0402800
   3b05c:			; <UNDEFINED> instruction: 0xf8df8087
   3b060:	ldrbtmi	r9, [r9], #568	; 0x238
   3b064:	ldrtmi	r4, [fp], -sp, lsl #19
   3b068:	andcs	r4, r6, sl, asr #12
   3b06c:			; <UNDEFINED> instruction: 0xf7e74479
   3b070:	blmi	fe339384 <full_module_path@@Base+0xfe2bfe1c>
   3b074:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   3b078:	rsble	r2, lr, r0, lsl #22
   3b07c:	bleq	5774b8 <full_module_path@@Base+0x4fdf50>
   3b080:	beq	771c4 <module_dirlen@@Base+0x158>
   3b084:	orrvs	pc, r0, #1325400064	; 0x4f000000
   3b088:			; <UNDEFINED> instruction: 0x465a4631
   3b08c:			; <UNDEFINED> instruction: 0xf8cd4620
   3b090:			; <UNDEFINED> instruction: 0xf7fea000
   3b094:	ldrbmi	pc, [r0, #-2771]	; 0xfffff52d	; <UNPREDICTABLE>
   3b098:			; <UNDEFINED> instruction: 0x4653db73
   3b09c:	addvs	pc, r0, #1325400064	; 0x4f000000
   3b0a0:			; <UNDEFINED> instruction: 0x46204659
   3b0a4:	andge	pc, r0, fp, lsl #17
   3b0a8:			; <UNDEFINED> instruction: 0xf98af7f0
   3b0ac:	rsble	r2, r8, r0, lsl #16
   3b0b0:	mulhi	r0, fp, r8
   3b0b4:	svceq	0x0000f1b8
   3b0b8:	ldmdbmi	sl!, {r1, r4, r5, r6, ip, lr, pc}^
   3b0bc:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
   3b0c0:	stmia	r4!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3b0c4:	rsble	r2, fp, r0, lsl #16
   3b0c8:	svceq	0x0023f1b8
   3b0cc:			; <UNDEFINED> instruction: 0x4658d053
   3b0d0:	blx	fe7f90d0 <full_module_path@@Base+0xfe77fb68>
   3b0d4:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
   3b0d8:	addshi	pc, r5, r0, asr #5
   3b0dc:	andcs	r4, r1, r2, ror r9
   3b0e0:			; <UNDEFINED> instruction: 0x46524b72
   3b0e4:			; <UNDEFINED> instruction: 0xf8c14479
   3b0e8:	andscs	r0, r1, r0, lsr #1
   3b0ec:			; <UNDEFINED> instruction: 0xf84158eb
   3b0f0:			; <UNDEFINED> instruction: 0xf7cb3f1c
   3b0f4:			; <UNDEFINED> instruction: 0x463bea50
   3b0f8:	ldrtmi	r4, [r1], -r2, asr #12
   3b0fc:			; <UNDEFINED> instruction: 0xf8cd4620
   3b100:			; <UNDEFINED> instruction: 0xf7fe9000
   3b104:	bmi	1afa550 <full_module_path@@Base+0x1a80fe8>
   3b108:	ldrbtmi	r4, [sl], #-2911	; 0xfffff4a1
   3b10c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3b110:	ldrcc	pc, [r4], #-2269	; 0xfffff723
   3b114:			; <UNDEFINED> instruction: 0xf040405a
   3b118:	vqadd.s8	d8, d29, d18
   3b11c:	pop	{r2, r3, r4, r8, sl, fp, lr}
   3b120:			; <UNDEFINED> instruction: 0xf10d8ff0
   3b124:	andcs	r0, r1, #16, 16	; 0x100000
   3b128:			; <UNDEFINED> instruction: 0xf7f44641
   3b12c:	stmdacs	r0, {r0, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3b130:	addhi	pc, r1, r0
   3b134:	ldrdeq	pc, [r0], -r8
   3b138:	stcl	7, cr15, [sl], #-812	; 0xfffffcd4
   3b13c:	vmlal.s8	q9, d0, d0
   3b140:			; <UNDEFINED> instruction: 0xf7cb808c
   3b144:	ldmdbmi	fp, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}^
   3b148:	stmdapl	r9!, {r0, r1, r3, r4, r6, r9, fp, lr}^
   3b14c:	blx	fec53174 <full_module_path@@Base+0xfebd9c0c>
   3b150:	stmiapl	sl!, {r7, r8, r9, ip, sp, lr, pc}
   3b154:	andsvs	r0, r3, fp, asr r9
   3b158:	ldmdbmi	r8, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   3b15c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   3b160:			; <UNDEFINED> instruction: 0xff16f7f6
   3b164:			; <UNDEFINED> instruction: 0xf7e04620
   3b168:	str	pc, [r7, r9, lsr #21]
   3b16c:			; <UNDEFINED> instruction: 0xf7f84620
   3b170:	pkhtbmi	pc, r1, r9, asr #23	; <UNPREDICTABLE>
   3b174:	ldmdbmi	r2, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   3b178:			; <UNDEFINED> instruction: 0x4630465a
   3b17c:			; <UNDEFINED> instruction: 0xf7f14479
   3b180:			; <UNDEFINED> instruction: 0xf04fff8f
   3b184:			; <UNDEFINED> instruction: 0xe7be30ff
   3b188:	bl	ff90bc <full_module_path@@Base+0xf7fb54>
   3b18c:	ldrtmi	r4, [fp], -sp, asr #20
   3b190:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   3b194:			; <UNDEFINED> instruction: 0xf7e62006
   3b198:			; <UNDEFINED> instruction: 0xf04ffc7b
   3b19c:			; <UNDEFINED> instruction: 0xe7b230ff
   3b1a0:	ldrtmi	r4, [fp], -r9, asr #18
   3b1a4:	andcs	r4, r6, sl, asr #12
   3b1a8:			; <UNDEFINED> instruction: 0xf7e74479
   3b1ac:			; <UNDEFINED> instruction: 0xf7fef825
   3b1b0:	vmlane.f32	s30, s14, s19
   3b1b4:			; <UNDEFINED> instruction: 0xf8dfdd1a
   3b1b8:	strcs	r8, [r0], #-276	; 0xfffffeec
   3b1bc:	strd	r4, [r2], -r8
   3b1c0:	adcmi	r3, r7, #16777216	; 0x1000000
   3b1c4:			; <UNDEFINED> instruction: 0x4620d012
   3b1c8:			; <UNDEFINED> instruction: 0xffbcf7fd
   3b1cc:	rscsle	r2, r7, r0, lsl #16
   3b1d0:			; <UNDEFINED> instruction: 0xf7fd4620
   3b1d4:			; <UNDEFINED> instruction: 0x9003fdb7
   3b1d8:			; <UNDEFINED> instruction: 0xf7fd4620
   3b1dc:	bls	13a210 <full_module_path@@Base+0xc0ca8>
   3b1e0:	strmi	r4, [r3], -r1, asr #12
   3b1e4:			; <UNDEFINED> instruction: 0xf7f14630
   3b1e8:	ubfx	pc, fp, #30, #10
   3b1ec:	stmiapl	fp!, {r3, r4, r5, r8, r9, fp, lr}^
   3b1f0:	blcs	655264 <full_module_path@@Base+0x5dbcfc>
   3b1f4:	ldmdbmi	r7!, {r0, r2, r6, r7, r8, sl, fp, ip, lr, pc}
   3b1f8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   3b1fc:			; <UNDEFINED> instruction: 0xff50f7f1
   3b200:	rscscc	pc, pc, pc, asr #32
   3b204:	ldmdbmi	r4!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   3b208:	ldrbmi	r4, [sl], -fp, asr #12
   3b20c:	ldrbtmi	r2, [r9], #-6
   3b210:			; <UNDEFINED> instruction: 0xf7e69700
   3b214:	ldmdbmi	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3b218:			; <UNDEFINED> instruction: 0x465a4630
   3b21c:			; <UNDEFINED> instruction: 0xf7f14479
   3b220:			; <UNDEFINED> instruction: 0xf04fff3f
   3b224:			; <UNDEFINED> instruction: 0xe76e30ff
   3b228:	ldrtmi	r4, [sl], -sp, lsr #18
   3b22c:	ldrbtmi	r2, [r9], #-6
   3b230:			; <UNDEFINED> instruction: 0xffe2f7e6
   3b234:	stmdbmi	fp!, {r0, r2, r5, r7, r8, r9, sl, sp, lr, pc}
   3b238:	andcs	r4, r6, sl, lsr r6
   3b23c:			; <UNDEFINED> instruction: 0xf7e64479
   3b240:			; <UNDEFINED> instruction: 0xe79effdb
   3b244:	b	ff879178 <full_module_path@@Base+0xff7ffc10>
   3b248:			; <UNDEFINED> instruction: 0xf8d84a27
   3b24c:	ldrbtmi	r3, [sl], #-0
   3b250:	andcs	r6, r6, r1, lsl #16
   3b254:	ldc2	7, cr15, [ip], {230}	; 0xe6
   3b258:			; <UNDEFINED> instruction: 0xf7cbe793
   3b25c:	bmi	935dbc <full_module_path@@Base+0x8bc854>
   3b260:	ldrdcc	pc, [r0], -r8
   3b264:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   3b268:			; <UNDEFINED> instruction: 0xf7e62006
   3b26c:	usad8	r8, r1, ip
   3b270:	vst2.8	{d20,d22}, [pc :64]
   3b274:	andcs	r6, r1, r4, lsl #5
   3b278:			; <UNDEFINED> instruction: 0xf7dc4479
   3b27c:			; <UNDEFINED> instruction: 0xf7cbfa41
   3b280:	svclt	0x0000e900
   3b284:	muleq	r2, r4, r9
   3b288:	andeq	r0, r0, ip, lsr #7
   3b28c:	andeq	fp, r2, r2, ror r9
   3b290:	andeq	r4, r1, ip, lsl #7
   3b294:			; <UNDEFINED> instruction: 0x000005bc
   3b298:	andeq	r6, r1, r6, lsr r8
   3b29c:	andeq	r6, r1, r4, ror #11
   3b2a0:	andeq	r0, r0, r8, lsr r4
   3b2a4:	andeq	r6, r1, sl, lsr #11
   3b2a8:	andeq	fp, r3, ip, ror #30
   3b2ac:	andeq	r0, r0, ip, lsr r5
   3b2b0:	andeq	fp, r2, sl, lsr r8
   3b2b4:	andeq	r0, r0, r0, lsl r6
   3b2b8:	andeq	r0, r0, ip, lsr r6
   3b2bc:	andeq	r4, r1, r6, lsr #9
   3b2c0:	andeq	r6, r1, r4, lsr r5
   3b2c4:	andeq	r6, r1, r8, lsr #8
   3b2c8:	andeq	r6, r1, r8, asr #9
   3b2cc:	ldrdeq	r6, [r1], -r8
   3b2d0:	andeq	r0, r0, ip, lsr #8
   3b2d4:	andeq	r6, r1, r6, lsr #9
   3b2d8:	andeq	r6, r1, r2, asr #9
   3b2dc:	ldrdeq	r5, [r1], -ip
   3b2e0:	andeq	r6, r1, r2, lsr #7
   3b2e4:	ldrdeq	r6, [r1], -r4
   3b2e8:	muleq	r1, sl, r3
   3b2ec:	andeq	r6, r1, r4, asr #7
   3b2f0:	andeq	r5, r1, r8, lsr #27
   3b2f4:	svcmi	0x00f0e92d
   3b2f8:	stc	14, cr1, [sp, #-116]!	; 0xffffff8c
   3b2fc:	vmla.f64	d8, d8, d4
   3b300:			; <UNDEFINED> instruction: 0xf8df0a10
   3b304:			; <UNDEFINED> instruction: 0xf5ad042c
   3b308:	cdp	13, 0, cr5, cr8, cr15, {0}
   3b30c:			; <UNDEFINED> instruction: 0xf8df1a90
   3b310:	addlt	r1, r5, r4, lsr #8
   3b314:	cfldrsge	mvf4, [r4], {120}	; 0x78
   3b318:			; <UNDEFINED> instruction: 0xf50d9205
   3b31c:	strls	r5, [r6], #-527	; 0xfffffdf1
   3b320:	andeq	pc, ip, #-2147483648	; 0x80000000
   3b324:	stmdavs	r9, {r0, r6, fp, ip, lr}
   3b328:			; <UNDEFINED> instruction: 0xf04f6011
   3b32c:			; <UNDEFINED> instruction: 0xf04f0100
   3b330:	andls	r0, sl, #0, 4
   3b334:	andspl	pc, r0, #54525952	; 0x3400000
   3b338:			; <UNDEFINED> instruction: 0xf10249ff
   3b33c:	ldmdavs	r6, {r3, r9}
   3b340:	tstls	r3, r9, ror r4
   3b344:	mvnhi	pc, r0, asr #6
   3b348:	stccs	8, cr6, [r0], {52}	; 0x34
   3b34c:	mvnhi	pc, r0
   3b350:	blcs	c193e4 <full_module_path@@Base+0xb9fe7c>
   3b354:	bicshi	pc, r3, r0
   3b358:	strtmi	r2, [r0], -pc, lsr #2
   3b35c:	b	e79290 <full_module_path@@Base+0xdffd28>
   3b360:	stmdaeq	r4, {r5, r7, r8, r9, fp, sp, lr, pc}
   3b364:			; <UNDEFINED> instruction: 0xf0002800
   3b368:			; <UNDEFINED> instruction: 0xf1088168
   3b36c:	andcs	r0, r0, #2
   3b370:			; <UNDEFINED> instruction: 0xf7e22101
   3b374:	strmi	pc, [r1], r5, lsl #21
   3b378:			; <UNDEFINED> instruction: 0xf0002800
   3b37c:	ldmdavs	r1!, {r3, r6, r7, r8, pc}
   3b380:	andeq	pc, r1, #8, 2
   3b384:	ldc2l	0, cr15, [r4, #4]!
   3b388:	movweq	lr, #35593	; 0x8b09
   3b38c:	andcs	r2, r0, #-1073741813	; 0xc000000b
   3b390:	andne	pc, r8, r9, lsl #16
   3b394:	blls	197504 <full_module_path@@Base+0x11df9c>
   3b398:			; <UNDEFINED> instruction: 0xf0002b00
   3b39c:			; <UNDEFINED> instruction: 0xf50d818d
   3b3a0:	mrc	3, 0, r6, cr8, cr13, {3}
   3b3a4:	movwls	r1, #19088	; 0x4a90
   3b3a8:	svcne	0x0017461a
   3b3ac:	cdp	3, 1, cr2, cr8, cr1, {0}
   3b3b0:	movwls	r0, #2576	; 0xa10
   3b3b4:	vst1.8	{d20-d22}, [pc :256], sl
   3b3b8:			; <UNDEFINED> instruction: 0xf7fe53a0
   3b3bc:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}
   3b3c0:	orrhi	pc, lr, r0, asr #5
   3b3c4:			; <UNDEFINED> instruction: 0xf04f9a03
   3b3c8:	blmi	ff73e3d0 <full_module_path@@Base+0xff6c4e68>
   3b3cc:			; <UNDEFINED> instruction: 0xf1a49c06
   3b3d0:			; <UNDEFINED> instruction: 0xf1a40024
   3b3d4:	andls	r0, r7, r8, lsr #22
   3b3d8:			; <UNDEFINED> instruction: 0x465958d3
   3b3dc:	andgt	pc, r0, r3, asr #17
   3b3e0:	blx	bf9392 <full_module_path@@Base+0xb7fe2a>
   3b3e4:	stccc	8, cr15, [r8], #-336	; 0xfffffeb0
   3b3e8:	rsccc	pc, r5, #64, 4
   3b3ec:	vqsub.u8	d4, d16, d3
   3b3f0:	stmdbls	r6, {r1, r3, r4, r5, r6, r8, pc}
   3b3f4:	bmi	ff4c256c <full_module_path@@Base+0xff449004>
   3b3f8:	strls	r3, [r8, -r4, lsl #28]
   3b3fc:			; <UNDEFINED> instruction: 0xf841464f
   3b400:	ldrbtmi	r4, [sl], #-3112	; 0xfffff3d8
   3b404:	ldrbtmi	r4, [r9], #-2511	; 0xfffff631
   3b408:	bne	476c34 <full_module_path@@Base+0x3fd6cc>
   3b40c:	strmi	r9, [r9], r7, lsl #18
   3b410:	eorcs	pc, r3, r1, asr #16
   3b414:			; <UNDEFINED> instruction: 0xf81ae00e
   3b418:	ldmiblt	r2!, {r3, sp}
   3b41c:	eorvc	pc, r4, r9, asr #16
   3b420:			; <UNDEFINED> instruction: 0xf8cb4664
   3b424:	stccc	0, cr12, [r1, #-0]
   3b428:	vhadd.s8	d29, d0, d26
   3b42c:	addsmi	r3, ip, #-1744830461	; 0x98000003
   3b430:	cmphi	r9, r0, lsl #6	; <UNPREDICTABLE>
   3b434:	svcge	0x0004f856
   3b438:	ldrtmi	r4, [r9], -r2, asr #12
   3b43c:			; <UNDEFINED> instruction: 0xf7cb4650
   3b440:			; <UNDEFINED> instruction: 0xf104eb66
   3b444:	stmdacs	r0, {r0, sl, fp}
   3b448:			; <UNDEFINED> instruction: 0xf89ad0e5
   3b44c:	bcs	b83454 <full_module_path@@Base+0xb09eec>
   3b450:			; <UNDEFINED> instruction: 0xf849bf1e
   3b454:			; <UNDEFINED> instruction: 0xf8cba024
   3b458:	strbtmi	ip, [r4], -r0
   3b45c:	mnf<illegal precision>z	f5, f3
   3b460:	bl	285ca8 <full_module_path@@Base+0x20c740>
   3b464:	ldrbmi	r0, [r3], -r4, lsl #1
   3b468:			; <UNDEFINED> instruction: 0xf8cb2101
   3b46c:			; <UNDEFINED> instruction: 0xf7cbc000
   3b470:	stmdacs	r0, {r2, r4, r5, r6, r7, fp, sp, lr, pc}
   3b474:	smlalbthi	pc, fp, r0, r2	; <UNPREDICTABLE>
   3b478:			; <UNDEFINED> instruction: 0xf8db3d01
   3b47c:	bicsle	r4, r4, r0
   3b480:			; <UNDEFINED> instruction: 0x46b94bb1
   3b484:	bls	1218a8 <full_module_path@@Base+0xa8340>
   3b488:			; <UNDEFINED> instruction: 0xf8419f08
   3b48c:	ldmpl	r3, {r2, r5, ip, lr}^
   3b490:			; <UNDEFINED> instruction: 0x300af9b3
   3b494:	vstrle	d2, [r3, #-0]
   3b498:	ldrbtmi	r4, [r8], #-2220	; 0xfffff754
   3b49c:			; <UNDEFINED> instruction: 0xf946f7e0
   3b4a0:	strbmi	r4, [r2], -fp, lsr #19
   3b4a4:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx11
   3b4a8:	ldrbtmi	r0, [r9], #-2704	; 0xfffff570
   3b4ac:	ldc2l	7, cr15, [r8, #964]!	; 0x3c4
   3b4b0:	bls	10e358 <full_module_path@@Base+0x94df0>
   3b4b4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3b4b8:			; <UNDEFINED> instruction: 0xf0402b00
   3b4bc:	stmdbls	r3, {r1, r2, r4, r5, r7, pc}
   3b4c0:	bvc	878dd8 <full_module_path@@Base+0x7ff870>
   3b4c4:	vmlsl.s8	q10, d16, d20
   3b4c8:			; <UNDEFINED> instruction: 0x4da40a4b
   3b4cc:	strbpl	pc, [r0], -r4, asr #4	; <UNPREDICTABLE>
   3b4d0:	stmdacc	lr, {r2, r6, r9, ip, sp, lr, pc}^
   3b4d4:	ldrbcs	pc, [r2], -r5, asr #5	; <UNPREDICTABLE>
   3b4d8:			; <UNDEFINED> instruction: 0xf6c3588a
   3b4dc:	vadd.i8	q9, <illegal reg q2.5>, q2
   3b4e0:	ldrbtmi	r2, [sp], #-1088	; 0xfffffbc0
   3b4e4:	ldrbne	pc, [r3], #-1733	; 0xfffff93b	; <UNPREDICTABLE>
   3b4e8:	msrpl	R8_usr, r4
   3b4ec:			; <UNDEFINED> instruction: 0x46536013
   3b4f0:	ldrtmi	r4, [r0], r2, asr #13
   3b4f4:			; <UNDEFINED> instruction: 0x469b465e
   3b4f8:	cmpne	r8, r4, asr #13	; <UNPREDICTABLE>
   3b4fc:	tstls	r8, r9, lsl #4
   3b500:	beq	476d68 <full_module_path@@Base+0x3fd800>
   3b504:	vst2.8	{d18-d21}, [pc], r0
   3b508:	ldrtmi	r5, [r9], -r0, lsr #5
   3b50c:			; <UNDEFINED> instruction: 0xff58f7ef
   3b510:			; <UNDEFINED> instruction: 0xf0002800
   3b514:	andscs	r8, r2, #151	; 0x97
   3b518:	ldrtmi	r4, [r8], -r9, lsr #12
   3b51c:	b	ffdf9450 <full_module_path@@Base+0xffd7fee8>
   3b520:	rsbsle	r2, r9, r0, lsl #16
   3b524:	adcmi	r6, r3, #3866624	; 0x3b0000
   3b528:	ldmdavs	fp!, {r1, r4, ip, lr, pc}
   3b52c:	suble	r4, r2, r3, lsr #5
   3b530:	strbmi	r6, [r3, #-2107]	; 0xfffff7c5
   3b534:	blmi	fe2ef678 <full_module_path@@Base+0xfe276110>
   3b538:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
   3b53c:	blcs	555b0 <_dist_code@@Base+0x2a08>
   3b540:	stmibmi	r8, {r1, r2, r3, r4, r6, r7, ip, lr, pc}
   3b544:	andcs	r4, r2, sl, lsr r6
   3b548:			; <UNDEFINED> instruction: 0xf7e64479
   3b54c:			; <UNDEFINED> instruction: 0xe7d7fe55
   3b550:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
   3b554:	mvnle	r4, r3, asr r5
   3b558:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}^
   3b55c:	mvnle	r4, fp, asr r5
   3b560:	strcs	r4, [r0], #-2945	; 0xfffff47f
   3b564:	ldrtmi	r9, [r3], r9, lsl #20
   3b568:	andsvs	r4, r4, fp, ror r4
   3b56c:	bls	1d55e8 <full_module_path@@Base+0x15c080>
   3b570:	stccs	8, cr15, [r8], #-328	; 0xfffffeb8
   3b574:	rsble	r2, sp, r0, lsl #26
   3b578:	vldrle	s4, [r6, #-0]
   3b57c:	strtmi	r9, [r5], -r6, lsl #22
   3b580:	bvc	fe476de8 <full_module_path@@Base+0xfe3fd880>
   3b584:	strteq	pc, [r8], -r3, lsr #3
   3b588:	ldrtmi	lr, [r8], -fp
   3b58c:			; <UNDEFINED> instruction: 0xf7f13501
   3b590:	tstcs	r0, r7, ror sp	; <UNPREDICTABLE>
   3b594:			; <UNDEFINED> instruction: 0xf7f14638
   3b598:			; <UNDEFINED> instruction: 0xf8dbfde9
   3b59c:	adcmi	r3, fp, #0
   3b5a0:			; <UNDEFINED> instruction: 0xf856dd03
   3b5a4:	stmdbcs	r0, {r2, r8, r9, sl, fp, ip}
   3b5a8:	mnf<illegal precision>z	f5, #10.0
   3b5ac:			; <UNDEFINED> instruction: 0x21000a90
   3b5b0:	ldc2l	7, cr15, [ip, #964]	; 0x3c4
   3b5b4:	blls	17375c <full_module_path@@Base+0xfa1f4>
   3b5b8:	ldrbmi	r6, [r3, #-2075]	; 0xfffff7e5
   3b5bc:	bls	16fca4 <full_module_path@@Base+0xf673c>
   3b5c0:	andcc	r9, r4, #8, 18	; 0x20000
   3b5c4:	addmi	r6, fp, #1245184	; 0x130000
   3b5c8:	ldmhi	r3, {r1, r4, r5, r7, r8, ip, lr, pc}
   3b5cc:			; <UNDEFINED> instruction: 0xd1af2b54
   3b5d0:			; <UNDEFINED> instruction: 0xf7cb2000
   3b5d4:	ldmhi	sl!, {r5, r6, r7, fp, sp, lr, pc}
   3b5d8:	movtcs	pc, #62021	; 0xf245	; <UNPREDICTABLE>
   3b5dc:			; <UNDEFINED> instruction: 0xd1aa429a
   3b5e0:	ldrtmi	r4, [sl], -r2, ror #18
   3b5e4:			; <UNDEFINED> instruction: 0xf04f2003
   3b5e8:	ldrbtmi	r3, [r9], #-1279	; 0xfffffb01
   3b5ec:	cdp2	7, 0, cr15, cr4, cr6, {7}
   3b5f0:			; <UNDEFINED> instruction: 0xf50d495f
   3b5f4:	bmi	1410238 <full_module_path@@Base+0x1396cd0>
   3b5f8:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
   3b5fc:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   3b600:	subsmi	r6, r1, sl, lsl r8
   3b604:	addhi	pc, r7, r0, asr #32
   3b608:			; <UNDEFINED> instruction: 0xf50d4620
   3b60c:	andlt	r5, r5, pc, lsl #26
   3b610:	blhi	17690c <full_module_path@@Base+0xfd3a4>
   3b614:	svchi	0x00f0e8bd
   3b618:	vnmls.f64	d9, d8, d4
   3b61c:	stmdbls	r5, {r4, r7, r9, fp}
   3b620:	andeq	pc, lr, #-1073741824	; 0xc0000000
   3b624:			; <UNDEFINED> instruction: 0xf8b6f001
   3b628:	blmi	14f53d8 <full_module_path@@Base+0x147be70>
   3b62c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3b630:	svclt	0x00cc2b18
   3b634:	movwcs	r2, #4864	; 0x1300
   3b638:	strtmi	lr, [r0], -r1, asr #14
   3b63c:	ldm	ip!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3b640:	ldr	r4, [r2], r0, lsl #13
   3b644:	andcs	r4, r3, ip, asr #18
   3b648:	ldrbtcc	pc, [pc], #79	; 3b650 <fchmod@plt+0x34a94>	; <UNPREDICTABLE>
   3b64c:			; <UNDEFINED> instruction: 0xf7e64479
   3b650:			; <UNDEFINED> instruction: 0xe7cdfdd3
   3b654:	vldrle	s4, [r1, #-0]
   3b658:	bhi	fe476ec0 <full_module_path@@Base+0xfe3fd958>
   3b65c:	blls	1cf380 <full_module_path@@Base+0x155e18>
   3b660:			; <UNDEFINED> instruction: 0xf1a3447f
   3b664:			; <UNDEFINED> instruction: 0xf8560628
   3b668:	ldrtmi	r2, [r9], -r4, lsl #30
   3b66c:	strcc	r4, [r1, #-1600]	; 0xfffff9c0
   3b670:	ldc2	7, cr15, [r6, #-964]	; 0xfffffc3c
   3b674:	ldrdcc	pc, [r0], -fp
   3b678:	lfmle	f4, 2, [r4], #684	; 0x2ac
   3b67c:	vnmla.f16	s8, s16, s0
   3b680:	ldrbtmi	r0, [r9], #-2704	; 0xfffff570
   3b684:	ldc2l	7, cr15, [ip], #964	; 0x3c4
   3b688:	bls	10e388 <full_module_path@@Base+0x94e20>
   3b68c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3b690:	blmi	e6a2a4 <full_module_path@@Base+0xdf0d3c>
   3b694:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
   3b698:	blcs	5d570c <full_module_path@@Base+0x55c1a4>
   3b69c:	andle	sp, r3, r8, lsl #24
   3b6a0:	ldmpl	r3, {r0, r3, r4, r5, r8, r9, fp, lr}^
   3b6a4:	ldmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
   3b6a8:	beq	476f10 <full_module_path@@Base+0x3fd9a8>
   3b6ac:	mcr2	7, 2, pc, cr14, cr1, {7}	; <UNPREDICTABLE>
   3b6b0:			; <UNDEFINED> instruction: 0xf7ca4648
   3b6b4:			; <UNDEFINED> instruction: 0xe79bee58
   3b6b8:	ldrbtmi	r4, [r8], #-2100	; 0xfffff7cc
   3b6bc:	svc	0x00d2f7ca
   3b6c0:	stmdacs	r0, {r0, r2, ip, pc}
   3b6c4:	mcrge	4, 3, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
   3b6c8:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
   3b6cc:	svc	0x00caf7ca
   3b6d0:	strbt	r9, [r4], -r5
   3b6d4:	beq	fe476f3c <full_module_path@@Base+0xfe3fd9d4>
   3b6d8:			; <UNDEFINED> instruction: 0xf7d39907
   3b6dc:	ldrb	pc, [r8, sp, ror #30]	; <UNPREDICTABLE>
   3b6e0:	ldrbtcc	pc, [pc], #79	; 3b6e8 <fchmod@plt+0x34b2c>	; <UNPREDICTABLE>
   3b6e4:	stmdbmi	fp!, {r2, r7, r8, r9, sl, sp, lr, pc}
   3b6e8:	ldrbtmi	r2, [r9], #-3
   3b6ec:	stc2	7, cr15, [r4, #920]	; 0x398
   3b6f0:	vst2.8	{d20,d22}, [pc :128], r9
   3b6f4:	andcs	r7, r1, r3, lsl #5
   3b6f8:			; <UNDEFINED> instruction: 0xf7dc4479
   3b6fc:	stmdbmi	r7!, {r0, fp, ip, sp, lr, pc}
   3b700:			; <UNDEFINED> instruction: 0xf04f2003
   3b704:	ldrbtmi	r3, [r9], #-1279	; 0xfffffb01
   3b708:	ldc2l	7, cr15, [r6, #-920]!	; 0xfffffc68
   3b70c:	stmdami	r4!, {r4, r5, r6, r8, r9, sl, sp, lr, pc}
   3b710:			; <UNDEFINED> instruction: 0xf7e24478
   3b714:			; <UNDEFINED> instruction: 0xf7caf929
   3b718:	blmi	8f71f0 <full_module_path@@Base+0x87dc88>
   3b71c:	stmdbmi	r2!, {r2, r3, r4, r6, r7, r9, sp}
   3b720:	ldrbtmi	r4, [fp], #-2082	; 0xfffff7de
   3b724:	tstcc	r0, #2030043136	; 0x79000000
   3b728:			; <UNDEFINED> instruction: 0xf7cb4478
   3b72c:	svclt	0x0000ea3a
   3b730:	andeq	fp, r2, r0, lsr r6
   3b734:	andeq	r0, r0, ip, lsr #7
   3b738:	andeq	fp, r2, r4, lsl #12
   3b73c:	muleq	r0, r8, r4
   3b740:	ldrdeq	r4, [r1], -r2
   3b744:	andeq	sp, r0, r6, lsl #4
   3b748:	andeq	r0, r0, r0, lsl #11
   3b74c:	ldrdeq	r6, [r1], -sl
   3b750:	andeq	r6, r1, r2, ror #5
   3b754:			; <UNDEFINED> instruction: 0x000006b4
   3b758:	muleq	r0, r0, r4
   3b75c:	andeq	r5, r1, lr, lsr #26
   3b760:	andeq	r0, r0, r4, ror r5
   3b764:	andeq	lr, r0, r4, lsr #32
   3b768:	andeq	fp, r3, r8, ror #21
   3b76c:	andeq	sp, r0, r2, lsl #31
   3b770:	andeq	fp, r2, sl, asr #6
   3b774:	andeq	r0, r0, ip, lsr #8
   3b778:	andeq	r6, r1, r8, asr #2
   3b77c:	andeq	sp, r0, ip, lsl #30
   3b780:	strdeq	ip, [r0], -r6
   3b784:	andeq	r0, r0, r4, lsr #8
   3b788:	strdeq	r0, [r0], -ip
   3b78c:	andeq	r6, r1, sl, lsr #1
   3b790:	andeq	r6, r1, r2, lsr #1
   3b794:	strdeq	ip, [r0], -r6
   3b798:	andeq	r5, r1, r8, lsr #18
   3b79c:	andeq	r6, r1, lr
   3b7a0:	andeq	r6, r1, ip, lsr r0
   3b7a4:	andeq	r6, r1, r6, ror r1
   3b7a8:	strdeq	r5, [r1], -ip
   3b7ac:	ldrdeq	r5, [r1], -r0
   3b7b0:	mvnsmi	lr, #737280	; 0xb4000
   3b7b4:	ldmdavs	r2, {r0, r2, r4, r9, sl, lr}
   3b7b8:	stcmi	6, cr4, [r5], #-608	; 0xfffffda0
   3b7bc:	ldmdavc	r3, {r0, r1, r7, ip, sp, pc}
   3b7c0:			; <UNDEFINED> instruction: 0xf8dd447c
   3b7c4:	blcs	c1f86c <full_module_path@@Base+0xba6304>
   3b7c8:			; <UNDEFINED> instruction: 0x460fd034
   3b7cc:	strmi	r2, [r6], -r0, asr #2
   3b7d0:	ldm	r0!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3b7d4:			; <UNDEFINED> instruction: 0x4602b358
   3b7d8:			; <UNDEFINED> instruction: 0xf8022300
   3b7dc:	ldrmi	r3, [r0], -r1, lsl #22
   3b7e0:	bmi	78e458 <full_module_path@@Base+0x714ef0>
   3b7e4:	stmiapl	r3!, {r0, r2, r3, r4, r8, fp, lr}^
   3b7e8:	stmdapl	r1!, {r1, r5, r7, fp, ip, lr}^
   3b7ec:	ldmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
   3b7f0:			; <UNDEFINED> instruction: 0xf7f56809
   3b7f4:	mcrrne	15, 8, pc, r3, cr15	; <UNPREDICTABLE>
   3b7f8:	eorle	r4, r3, r4, lsl #12
   3b7fc:	stc2l	7, cr15, [r2], #-848	; 0xfffffcb0
   3b800:			; <UNDEFINED> instruction: 0x4632463b
   3b804:	strtmi	r4, [r0], -r1, lsr #12
   3b808:			; <UNDEFINED> instruction: 0xf7ff9500
   3b80c:	tstlt	r0, r3, ror sp	; <UNPREDICTABLE>
   3b810:	pop	{r0, r1, ip, sp, pc}
   3b814:			; <UNDEFINED> instruction: 0x464383f0
   3b818:	rscscc	pc, pc, #79	; 0x4f
   3b81c:	strtmi	r4, [r0], -r1, lsr #12
   3b820:	eorls	pc, r8, sp, asr #17
   3b824:	pop	{r0, r1, ip, sp, pc}
   3b828:			; <UNDEFINED> instruction: 0xf7e343f0
   3b82c:			; <UNDEFINED> instruction: 0x4632beff
   3b830:	ldrb	r4, [r4, r6, lsl #12]
   3b834:	andcs	r4, r3, sl, lsl #18
   3b838:			; <UNDEFINED> instruction: 0xf7e64479
   3b83c:			; <UNDEFINED> instruction: 0xf04ffcdd
   3b840:			; <UNDEFINED> instruction: 0xe7e530ff
   3b844:	rsbscs	r4, pc, #114688	; 0x1c000
   3b848:	ldrbtmi	r2, [r9], #-10
   3b84c:			; <UNDEFINED> instruction: 0xff58f7db
   3b850:	andeq	fp, r2, r4, lsl #3
   3b854:			; <UNDEFINED> instruction: 0x000006b0
   3b858:	andeq	r0, r0, r4, ror #8
   3b85c:	andeq	r0, r0, r0, lsl #8
   3b860:	andeq	r5, r1, r8, lsr #31
   3b864:	ldrdeq	r5, [r1], -r6
   3b868:	andcs	fp, r0, r0, ror r5
   3b86c:	ldrbtmi	r4, [sp], #-3403	; 0xfffff2b5
   3b870:			; <UNDEFINED> instruction: 0xf906f7f6
   3b874:	stfmip	f3, [sl], {168}	; 0xa8
   3b878:			; <UNDEFINED> instruction: 0xf7cb2001
   3b87c:	tstcs	r2, r0, ror #18
   3b880:			; <UNDEFINED> instruction: 0x4620447c
   3b884:	cdp	7, 14, cr15, cr2, cr10, {6}
   3b888:			; <UNDEFINED> instruction: 0xf7cb2002
   3b88c:			; <UNDEFINED> instruction: 0x4620e958
   3b890:			; <UNDEFINED> instruction: 0xf7ca2102
   3b894:	ldrdcs	lr, [r0, -ip]
   3b898:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   3b89c:			; <UNDEFINED> instruction: 0xf7ff4608
   3b8a0:	strmi	fp, [r4], -r5, lsl #23
   3b8a4:			; <UNDEFINED> instruction: 0xf7fd2001
   3b8a8:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3b8ac:	strtmi	sp, [r0], -lr, asr #32
   3b8b0:	stc2l	7, cr15, [sl, #-1012]	; 0xfffffc0c
   3b8b4:	stmiapl	fp!, {r0, r1, r3, r4, r5, r8, r9, fp, lr}^
   3b8b8:	mvnlt	r6, lr, lsl r8
   3b8bc:			; <UNDEFINED> instruction: 0xf84af7fe
   3b8c0:	stmiapl	ip!, {r0, r3, r4, r5, r8, r9, fp, lr}^
   3b8c4:	cmnlt	fp, #2293760	; 0x230000
   3b8c8:	stmiapl	sp!, {r3, r4, r5, r8, r9, fp, lr}^
   3b8cc:	orrlt	r6, r3, #2818048	; 0x2b0000
   3b8d0:			; <UNDEFINED> instruction: 0xf7e62000
   3b8d4:	bmi	df9f40 <full_module_path@@Base+0xd809d8>
   3b8d8:	andcs	r4, r6, r6, lsr r9
   3b8dc:	ldrbtmi	r6, [sl], #-2083	; 0xfffff7dd
   3b8e0:			; <UNDEFINED> instruction: 0xf7e64479
   3b8e4:	ldmdbmi	r4!, {r0, r3, r7, sl, fp, ip, sp, lr, pc}
   3b8e8:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   3b8ec:			; <UNDEFINED> instruction: 0xf8f2f7f6
   3b8f0:	rscscc	pc, pc, pc, asr #32
   3b8f4:			; <UNDEFINED> instruction: 0xf7cbbd70
   3b8f8:	cdpne	8, 0, cr14, cr4, cr6, {2}
   3b8fc:	blle	e2f910 <full_module_path@@Base+0xdb63a8>
   3b900:			; <UNDEFINED> instruction: 0xf7ca4630
   3b904:	mcrmi	13, 1, lr, cr13, cr6, {2}
   3b908:			; <UNDEFINED> instruction: 0xf824f7fe
   3b90c:			; <UNDEFINED> instruction: 0xf7ca447e
   3b910:	qsaxmi	lr, r0, sl
   3b914:			; <UNDEFINED> instruction: 0xf7cb3401
   3b918:	tstcs	r2, r2, lsl r9
   3b91c:			; <UNDEFINED> instruction: 0xf7ca4630
   3b920:	stccs	14, cr14, [r3], {150}	; 0x96
   3b924:			; <UNDEFINED> instruction: 0xe7cbd1f5
   3b928:			; <UNDEFINED> instruction: 0xf822f7fd
   3b92c:	eorvs	fp, r0, r0, asr r1
   3b930:			; <UNDEFINED> instruction: 0xf7fce7ca
   3b934:	stmdavc	r3, {r0, r1, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3b938:	sbcle	r2, r9, r0, lsl #22
   3b93c:			; <UNDEFINED> instruction: 0xffbef7fc
   3b940:	strb	r6, [r5, r8, lsr #32]
   3b944:	msrcc	SPSR_fc, #64, 4
   3b948:	ldr	r6, [sp, r3, lsr #32]!
   3b94c:	tstcs	r1, ip, lsl r8
   3b950:	bmi	78e5c8 <full_module_path@@Base+0x715060>
   3b954:	stmiapl	r8!, {r2, r3, r5, fp, ip, lr}^
   3b958:	stmdavs	r3!, {r1, r3, r4, r5, r6, sl, lr}
   3b95c:			; <UNDEFINED> instruction: 0xf7ca6800
   3b960:	ldmdbmi	sl, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   3b964:	adcsmi	pc, pc, #64, 4
   3b968:	ldrbtmi	r2, [r9], #-1
   3b96c:	mcr2	7, 6, pc, cr8, cr11, {6}	; <UNPREDICTABLE>
   3b970:	stmiapl	fp!, {r2, r4, r8, r9, fp, lr}^
   3b974:			; <UNDEFINED> instruction: 0xf7ca681c
   3b978:	stmdavs	r0, {r3, r6, r8, r9, sl, fp, sp, lr, pc}
   3b97c:	cdp	7, 10, cr15, cr6, cr10, {6}
   3b980:	tstcs	r1, r3, lsl sl
   3b984:			; <UNDEFINED> instruction: 0x4603447a
   3b988:			; <UNDEFINED> instruction: 0xf7ca4620
   3b98c:	ldmdbmi	r1, {r1, r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   3b990:	addsmi	pc, r4, #64, 4
   3b994:	ldrbtmi	r2, [r9], #-11
   3b998:	mrc2	7, 5, pc, cr2, cr11, {6}
   3b99c:	ldrdeq	fp, [r2], -r6
   3b9a0:	andeq	r5, r1, r0, lsr #31
   3b9a4:	andeq	r0, r0, ip, ror #9
   3b9a8:	andeq	r0, r0, r0, lsl #8
   3b9ac:	andeq	r0, r0, r4, ror #8
   3b9b0:	andeq	sp, r0, r2, ror #2
   3b9b4:	andeq	r5, r1, r4, lsl #31
   3b9b8:			; <UNDEFINED> instruction: 0xfffff6bf
   3b9bc:	andeq	r5, r1, r4, lsl pc
   3b9c0:	andeq	r0, r0, r4, lsr #11
   3b9c4:	andeq	r0, r0, r4, lsr r4
   3b9c8:	ldrdeq	r5, [r1], -r4
   3b9cc:			; <UNDEFINED> instruction: 0x000156b6
   3b9d0:	andeq	r5, r1, ip, asr #29
   3b9d4:	andeq	r5, r1, sl, lsl #13
   3b9d8:	svcmi	0x00f0e92d
   3b9dc:	stc	6, cr4, [sp, #-588]!	; 0xfffffdb4
   3b9e0:	strmi	r8, [sp], -r2, lsl #22
   3b9e4:	blmi	ff24e508 <full_module_path@@Base+0xff1d4fa0>
   3b9e8:	addslt	r4, r7, sl, ror r4
   3b9ec:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3b9f0:			; <UNDEFINED> instruction: 0xf04f9315
   3b9f4:			; <UNDEFINED> instruction: 0xf7ca0300
   3b9f8:	blmi	ff176ef8 <full_module_path@@Base+0xff0fd990>
   3b9fc:	movwls	r4, #9339	; 0x247b
   3ba00:			; <UNDEFINED> instruction: 0xf0002800
   3ba04:	mcr	1, 0, r8, cr8, cr11, {3}
   3ba08:			; <UNDEFINED> instruction: 0xf7e00a10
   3ba0c:	stmibmi	r0, {r0, r2, r5, r7, r9, fp, ip, sp, lr, pc}^
   3ba10:	beq	477278 <full_module_path@@Base+0x3fdd10>
   3ba14:			; <UNDEFINED> instruction: 0xf7ca4479
   3ba18:	strmi	lr, [r4], -sl, lsl #31
   3ba1c:			; <UNDEFINED> instruction: 0xf0002800
   3ba20:			; <UNDEFINED> instruction: 0xf8df80b2
   3ba24:	blmi	fef645ec <full_module_path@@Base+0xfeeeb084>
   3ba28:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
   3ba2c:	blmi	fef20640 <full_module_path@@Base+0xfeea70d8>
   3ba30:	movwls	r4, #17531	; 0x447b
   3ba34:	ldrdvs	pc, [r0], -fp
   3ba38:	suble	r2, sp, r0, lsl #28
   3ba3c:	blcs	59b10 <_dist_code@@Base+0x6f68>
   3ba40:	ldrtmi	sp, [r1], -sl, asr #32
   3ba44:			; <UNDEFINED> instruction: 0xf0014620
   3ba48:	stmdacs	r0, {r0, r2, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   3ba4c:	blmi	fed6ff18 <full_module_path@@Base+0xfecf69b0>
   3ba50:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   3ba54:	eorsle	r2, pc, r0, lsl #22
   3ba58:			; <UNDEFINED> instruction: 0x462049b2
   3ba5c:			; <UNDEFINED> instruction: 0xf7cb4479
   3ba60:	stcpl	8, cr14, [r3], #-616	; 0xfffffd98
   3ba64:	eorsle	r2, r7, r0, lsl #22
   3ba68:	strtmi	r4, [r0], -pc, lsr #19
   3ba6c:			; <UNDEFINED> instruction: 0xf7ca4479
   3ba70:	stcpl	12, cr14, [r3], #-208	; 0xffffff30
   3ba74:	strtmi	fp, [r0], -r3, lsl #23
   3ba78:	stmda	lr!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3ba7c:	cmplt	r8, #128, 12	; 0x8000000
   3ba80:	ldmdavs	fp, {r0, r1, r8, fp, sp, lr}
   3ba84:	strcs	fp, [r4, -r3, asr #6]
   3ba88:			; <UNDEFINED> instruction: 0xf8d8e004
   3ba8c:	ldmibpl	fp, {r4, ip, sp}^
   3ba90:	tstlt	fp, #4, 14	; 0x100000
   3ba94:			; <UNDEFINED> instruction: 0xf7ca6818
   3ba98:	strmi	lr, [r1], -ip, asr #25
   3ba9c:			; <UNDEFINED> instruction: 0xf7ca4628
   3baa0:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   3baa4:	blmi	fe8b0270 <full_module_path@@Base+0xfe836d08>
   3baa8:	ldmpl	r3, {r1, r9, fp, ip, pc}^
   3baac:			; <UNDEFINED> instruction: 0xf000429e
   3bab0:	mnfe	f0, f0
   3bab4:			; <UNDEFINED> instruction: 0xf7ca0a10
   3bab8:	andcs	lr, r1, r6, asr ip
   3babc:	blmi	fe4ce534 <full_module_path@@Base+0xfe454fcc>
   3bac0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3bac4:	blls	595b34 <full_module_path@@Base+0x51c5cc>
   3bac8:			; <UNDEFINED> instruction: 0xf040405a
   3bacc:	andslt	r8, r7, r5, lsl r1
   3bad0:	blhi	f6dcc <full_module_path@@Base+0x7d864>
   3bad4:	svchi	0x00f0e8bd
   3bad8:	suble	r2, fp, r0, lsl #26
   3badc:	blcs	59b90 <_dist_code@@Base+0x6fe8>
   3bae0:			; <UNDEFINED> instruction: 0x212fd048
   3bae4:			; <UNDEFINED> instruction: 0xf7ca4620
   3bae8:			; <UNDEFINED> instruction: 0x4606ee74
   3baec:	movwcs	fp, #264	; 0x108
   3baf0:	ldrbmi	r7, [r1], -r3
   3baf4:			; <UNDEFINED> instruction: 0xf7cb4620
   3baf8:	stcpl	8, cr14, [r3], #-312	; 0xfffffec8
   3bafc:	teqcs	sl, fp, lsr #2
   3bb00:			; <UNDEFINED> instruction: 0xf7ca4620
   3bb04:	stmdacs	r0, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}
   3bb08:	tstcs	r0, r3, asr #32
   3bb0c:	blge	1e6338 <full_module_path@@Base+0x16cdd0>
   3bb10:	strcs	r4, [r1, -r8, lsr #12]
   3bb14:	strls	r9, [fp, -r1, lsl #4]
   3bb18:	tstls	sp, r4, lsl #14
   3bb1c:	stmib	sp, {r2, r3, r8, ip, pc}^
   3bb20:	tstls	r0, lr, lsl #2
   3bb24:	strls	r9, [r9, -sl, lsl #2]
   3bb28:	svc	0x00bef7ca
   3bb2c:	bllt	fe062338 <full_module_path@@Base+0xfdfe8dd0>
   3bb30:	strmi	sl, [r1], -r7, lsl #22
   3bb34:			; <UNDEFINED> instruction: 0xf7ca4620
   3bb38:			; <UNDEFINED> instruction: 0x4633efb8
   3bb3c:	eorcs	fp, pc, #-2147483643	; 0x80000005
   3bb40:	blcs	b9b54 <full_module_path@@Base+0x405ec>
   3bb44:	cmnle	r6, r0, lsl #16
   3bb48:	ldrdls	lr, [r6, -sp]
   3bb4c:			; <UNDEFINED> instruction: 0xf8d9684a
   3bb50:	addmi	r0, r2, #4
   3bb54:	bcs	f0018 <full_module_path@@Base+0x76ab0>
   3bb58:	bcs	2efd08 <full_module_path@@Base+0x2767a0>
   3bb5c:	ldmdbmi	r5!, {r1, r2, r3, r4, ip, lr, pc}^
   3bb60:	andcs	r4, r6, r9, ror r4
   3bb64:	blx	1279b06 <full_module_path@@Base+0x120059e>
   3bb68:			; <UNDEFINED> instruction: 0xf7ca9806
   3bb6c:	stmdals	r7, {r1, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   3bb70:	svc	0x008ef7ca
   3bb74:	andcs	r4, r0, r0, ror r9
   3bb78:			; <UNDEFINED> instruction: 0xf7ca4479
   3bb7c:			; <UNDEFINED> instruction: 0x4604eed8
   3bb80:			; <UNDEFINED> instruction: 0xf47f2800
   3bb84:	mrc	15, 0, sl, cr8, cr7, {2}
   3bb88:			; <UNDEFINED> instruction: 0xf7ca0a10
   3bb8c:	andcs	lr, r0, ip, ror #23
   3bb90:	mcrcs	7, 0, lr, cr0, cr4, {4}
   3bb94:			; <UNDEFINED> instruction: 0x232fd0ee
   3bb98:			; <UNDEFINED> instruction: 0xe7eb7033
   3bb9c:			; <UNDEFINED> instruction: 0xf8d96949
   3bba0:			; <UNDEFINED> instruction: 0xf1012014
   3bba4:	andls	r0, r1, r8
   3bba8:			; <UNDEFINED> instruction: 0xf1026989
   3bbac:	cmplt	r9, r8, lsl #12
   3bbb0:	addmi	r6, r1, #144, 18	; 0x240000
   3bbb4:	strbmi	sp, [r8], -r6
   3bbb8:	svc	0x006af7ca
   3bbbc:			; <UNDEFINED> instruction: 0xf7ca9807
   3bbc0:	ldrb	lr, [r7, r8, ror #30]
   3bbc4:	blcs	4580c <fchmod@plt+0x3ec50>
   3bbc8:			; <UNDEFINED> instruction: 0xf10dd03b
   3bbcc:	ldmdahi	r0, {r2, r6, fp}
   3bbd0:	movwls	r4, #22041	; 0x5619
   3bbd4:			; <UNDEFINED> instruction: 0xf7ca4642
   3bbd8:	blls	1b6b78 <full_module_path@@Base+0x13d610>
   3bbdc:	ldcle	8, cr2, [r7, #-0]
   3bbe0:			; <UNDEFINED> instruction: 0x9018f8dd
   3bbe4:	ldrtmi	r9, [r7], #-2817	; 0xfffff4ff
   3bbe8:	cdpcc	15, 0, cr3, cr1, cr1, {0}
   3bbec:			; <UNDEFINED> instruction: 0xf10d1e59
   3bbf0:			; <UNDEFINED> instruction: 0xf8160243
   3bbf4:			; <UNDEFINED> instruction: 0xf8113f01
   3bbf8:			; <UNDEFINED> instruction: 0xf8124f01
   3bbfc:	rsbmi	r0, r3, r1, lsl #30
   3bc00:	bicsle	r4, r8, r3, lsl #4
   3bc04:	ldrhle	r4, [r4, #39]!	; 0x27
   3bc08:			; <UNDEFINED> instruction: 0xf7ca4648
   3bc0c:	stmdals	r7, {r1, r6, r8, r9, sl, fp, sp, lr, pc}
   3bc10:	svc	0x003ef7ca
   3bc14:			; <UNDEFINED> instruction: 0xf7cae74d
   3bc18:	stmdbmi	r8, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}^
   3bc1c:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   3bc20:	andcs	r4, r6, r3, lsl #12
   3bc24:	blx	ffa79bc4 <full_module_path@@Base+0xffa0065c>
   3bc28:			; <UNDEFINED> instruction: 0xf7ca9806
   3bc2c:			; <UNDEFINED> instruction: 0xe7a1ef32
   3bc30:	strcs	r6, [r4, -r9, asr #18]
   3bc34:			; <UNDEFINED> instruction: 0x2014f8d9
   3bc38:	tstls	r1, r9, lsr r4
   3bc3c:	blcs	4239c <fchmod@plt+0x3b7e0>
   3bc40:			; <UNDEFINED> instruction: 0xf04fd1c3
   3bc44:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
   3bc48:	stmib	sp, {r0, r4, r9, sp}^
   3bc4c:	bfi	r2, r3, #4, #6
   3bc50:	stmdbge	r8, {r3, r4, r9, sl, lr}
   3bc54:			; <UNDEFINED> instruction: 0xf04f220a
   3bc58:	movwls	r0, #23552	; 0x5c00
   3bc5c:	eorgt	pc, r0, sp, asr #17
   3bc60:	bl	a79b90 <full_module_path@@Base+0xa00628>
   3bc64:	ldmdavc	fp, {r0, r2, r8, r9, fp, ip, pc}
   3bc68:	cmplt	fp, #5
   3bc6c:	ldmdavc	fp, {r3, r8, r9, fp, ip, pc}
   3bc70:	blls	1aa984 <full_module_path@@Base+0x13141c>
   3bc74:	eorsle	r2, r5, r0, lsl #22
   3bc78:	bl	fed3296c <full_module_path@@Base+0xfecb9404>
   3bc7c:	ldcle	15, cr0, [r8], #-796	; 0xfffffce4
   3bc80:	stmdbcc	r5, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   3bc84:	ldrdle	r1, [r0, -ip]!
   3bc88:	strbmi	r2, [r1], -r1, lsl #4
   3bc8c:	rscscs	r9, pc, r5, lsl #22
   3bc90:	movweq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
   3bc94:	movweq	pc, #33219	; 0x81c3	; <UNPREDICTABLE>
   3bc98:	vpmax.u8	d15, d3, d0
   3bc9c:	addsmi	r7, r7, #11
   3bca0:	blne	ef3328 <full_module_path@@Base+0xe79dc0>
   3bca4:	bcc	82e2c <full_module_path@@Base+0x98c4>
   3bca8:	tstcs	r0, r0, asr #8
   3bcac:	stcl	7, cr15, [r0, #808]!	; 0x328
   3bcb0:			; <UNDEFINED> instruction: 0x4620e798
   3bcb4:	bl	ff7f9be4 <full_module_path@@Base+0xff78067c>
   3bcb8:	svclt	0x00082800
   3bcbc:			; <UNDEFINED> instruction: 0xf8cb4630
   3bcc0:	ldrbt	r0, [r6], r0
   3bcc4:	strtmi	r9, [r2], -r3, lsl #18
   3bcc8:	strtmi	lr, [r2], -fp, asr #14
   3bccc:	mvnscs	r2, r0, lsl r3
   3bcd0:			; <UNDEFINED> instruction: 0xf7ca4640
   3bcd4:	adcmi	lr, r7, #133120	; 0x20800
   3bcd8:	andeq	pc, r1, #4, 2
   3bcdc:	bl	273460 <full_module_path@@Base+0x1f9ef8>
   3bce0:	ldrb	r0, [r3, r4, lsl #2]
   3bce4:			; <UNDEFINED> instruction: 0xf7ca9806
   3bce8:	stmdals	r7, {r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   3bcec:	cdp	7, 13, cr15, cr0, cr10, {6}
   3bcf0:	stmdbls	r4, {r0, r1, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}
   3bcf4:	ldr	r4, [r4, -r2, lsr #12]!
   3bcf8:	bl	ff0f9c28 <full_module_path@@Base+0xff0806c0>
   3bcfc:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   3bd00:	cdp2	7, 3, cr15, cr2, cr1, {7}
   3bd04:	andeq	sl, r2, ip, asr pc
   3bd08:	andeq	r0, r0, ip, lsr #7
   3bd0c:	andeq	sl, r2, r8, asr #30
   3bd10:			; <UNDEFINED> instruction: 0x00015ebc
   3bd14:	andeq	r5, r1, ip, lsr #29
   3bd18:	strdeq	r5, [r1], -r2
   3bd1c:	andeq	r5, r1, ip, ror #29
   3bd20:	andeq	fp, r3, r8, lsr #13
   3bd24:	andeq	r5, r1, r8, ror lr
   3bd28:	andeq	r5, r1, r4, ror lr
   3bd2c:	andeq	r0, r0, r4, asr #8
   3bd30:	andeq	sl, r2, r4, lsl #29
   3bd34:	andeq	r5, r1, r8, lsr #27
   3bd38:	andeq	r5, r1, r8, asr sp
   3bd3c:	andeq	r5, r1, sl, asr #25
   3bd40:	andeq	r5, r1, r2, asr #23
   3bd44:	mvnsmi	lr, sp, lsr #18
   3bd48:	ldrmi	r4, [r0], -r7, lsl #12
   3bd4c:	pkhbtmi	r4, r8, r4, lsl #12
   3bd50:			; <UNDEFINED> instruction: 0xff04f7fc
   3bd54:	strtmi	r4, [r0], -r5, lsl #12
   3bd58:			; <UNDEFINED> instruction: 0xff1ef7fc
   3bd5c:			; <UNDEFINED> instruction: 0xb1b54606
   3bd60:			; <UNDEFINED> instruction: 0xb1a3782b
   3bd64:	suble	r2, r8, r0, lsl #16
   3bd68:	stmiblt	fp!, {r0, r1, r4, r5, fp, ip, sp, lr}^
   3bd6c:			; <UNDEFINED> instruction: 0xf7fd4620
   3bd70:	blmi	9ba404 <full_module_path@@Base+0x940e9c>
   3bd74:	andsvs	r4, r8, fp, ror r4
   3bd78:	ldrtmi	r4, [r9], -r2, asr #12
   3bd7c:			; <UNDEFINED> instruction: 0xf7ff4628
   3bd80:	cdpne	14, 0, cr15, cr3, cr11, {1}
   3bd84:	movwcs	fp, #7960	; 0x1f18
   3bd88:	pop	{r3, r4, r9, sl, lr}
   3bd8c:	cmplt	r6, #240, 2	; 0x3c
   3bd90:			; <UNDEFINED> instruction: 0x46207833
   3bd94:			; <UNDEFINED> instruction: 0xf7fdbb0b
   3bd98:	blmi	77a3dc <full_module_path@@Base+0x700e74>
   3bd9c:	andsvs	r4, r8, fp, ror r4
   3bda0:	ldrmi	r2, [r8], -r1, lsl #6
   3bda4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3bda8:			; <UNDEFINED> instruction: 0xf7fd4620
   3bdac:	blmi	67a3c8 <full_module_path@@Base+0x600e60>
   3bdb0:	ldrtmi	r4, [r9], -r2, asr #12
   3bdb4:			; <UNDEFINED> instruction: 0x4604447b
   3bdb8:	andsvs	r4, ip, r8, lsr #12
   3bdbc:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   3bdc0:	mvnle	r2, r0, lsl #16
   3bdc4:	ldrtmi	r4, [r9], -r2, asr #12
   3bdc8:			; <UNDEFINED> instruction: 0xf7ff4630
   3bdcc:	blx	fec7b5e8 <full_module_path@@Base+0xfec02080>
   3bdd0:	ldmdbeq	fp, {r7, r8, r9, ip, sp, lr, pc}^
   3bdd4:	pop	{r3, r4, r9, sl, lr}
   3bdd8:			; <UNDEFINED> instruction: 0xf7fd81f0
   3bddc:	blmi	3ba398 <full_module_path@@Base+0x340e30>
   3bde0:	andsvs	r4, r8, fp, ror r4
   3bde4:	strtmi	lr, [r0], -lr, ror #15
   3bde8:			; <UNDEFINED> instruction: 0xf966f7fd
   3bdec:	movwcs	r4, #6666	; 0x1a0a
   3bdf0:	andsvs	r4, r0, sl, ror r4
   3bdf4:	pop	{r3, r4, r9, sl, lr}
   3bdf8:			; <UNDEFINED> instruction: 0x462081f0
   3bdfc:			; <UNDEFINED> instruction: 0xf95cf7fd
   3be00:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
   3be04:			; <UNDEFINED> instruction: 0xe7b76018
   3be08:	andeq	fp, r3, r4, lsl #7
   3be0c:	andeq	fp, r3, ip, asr r3
   3be10:	andeq	fp, r3, r4, asr #6
   3be14:	andeq	fp, r3, r8, lsl r3
   3be18:	andeq	fp, r3, r8, lsl #6
   3be1c:	strdeq	fp, [r3], -r6
   3be20:	andcs	fp, r1, r9, lsl #18
   3be24:	ldrblt	r4, [r0, #-1904]!	; 0xfffff890
   3be28:	sbcvc	pc, r0, #1325400064	; 0x4f000000
   3be2c:	cmpcs	r2, sp, lsl #12
   3be30:	stc	7, cr15, [ip], {202}	; 0xca
   3be34:	svclt	0x00b81e06
   3be38:	blle	3c3e40 <full_module_path@@Base+0x34a8d8>
   3be3c:	stcle	13, cr2, [sp, #-0]
   3be40:	and	r2, r1, r0, lsl #8
   3be44:	andle	r4, r9, r5, lsr #5
   3be48:	andcs	r0, r4, #161	; 0xa1
   3be4c:	strcc	r4, [r1], #-1584	; 0xfffff9d0
   3be50:			; <UNDEFINED> instruction: 0xf852f7e0
   3be54:	rscsle	r2, r5, r0, lsl #16
   3be58:	ldcllt	0, cr2, [r0, #-4]!
   3be5c:			; <UNDEFINED> instruction: 0xf7ca4630
   3be60:			; <UNDEFINED> instruction: 0xf7caee6e
   3be64:	andcs	lr, r0, #53760	; 0xd200
   3be68:	ldrmi	r4, [r0], -r3, lsl #12
   3be6c:	ldcllt	0, cr6, [r0, #-104]!	; 0xffffff98
   3be70:	blmi	144e7b4 <full_module_path@@Base+0x13d524c>
   3be74:	ldrblt	r4, [r0, #1146]!	; 0x47a
   3be78:	cfldr32vc	mvfx15, [sp, #-692]	; 0xfffffd4c
   3be7c:			; <UNDEFINED> instruction: 0x460458d3
   3be80:	orrsls	r6, fp, #1769472	; 0x1b0000
   3be84:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3be88:	ldrbtmi	r4, [fp], #-2891	; 0xfffff4b5
   3be8c:	suble	r2, r2, r0, lsl #16
   3be90:	bcs	b99ea0 <full_module_path@@Base+0xb20938>
   3be94:	tstcs	r0, r2, lsr #32
   3be98:			; <UNDEFINED> instruction: 0xf7ca4620
   3be9c:			; <UNDEFINED> instruction: 0x1e07ebd8
   3bea0:			; <UNDEFINED> instruction: 0x466ddb5d
   3bea4:	strtmi	r4, [r9], -r0, lsr #12
   3bea8:	blx	ff579e44 <full_module_path@@Base+0xff5008dc>
   3beac:	rsble	r3, r5, r1
   3beb0:			; <UNDEFINED> instruction: 0xf013692b
   3beb4:	cmple	r7, r6, lsl #30
   3beb8:	bl	df9de8 <full_module_path@@Base+0xd80880>
   3bebc:	stmibvs	fp!, {r4, r8, fp, ip, sp, pc}
   3bec0:	cmnle	sl, r0, lsl #22
   3bec4:			; <UNDEFINED> instruction: 0xf240ae1b
   3bec8:			; <UNDEFINED> instruction: 0x463812ff
   3becc:			; <UNDEFINED> instruction: 0xf7ca4631
   3bed0:	strmi	lr, [r5], -sl, lsl #20
   3bed4:			; <UNDEFINED> instruction: 0xf7ca4638
   3bed8:	ands	lr, r0, r2, lsr lr
   3bedc:	bcs	59fec <_dist_code@@Base+0x7444>
   3bee0:	bmi	df064c <full_module_path@@Base+0xd770e4>
   3bee4:			; <UNDEFINED> instruction: 0xf44fae1b
   3bee8:	ldrtmi	r7, [r0], -r0, lsl #2
   3beec:	ldmdavs	sl, {r0, r1, r3, r4, r7, fp, ip, lr}
   3bef0:	b	1179e20 <full_module_path@@Base+0x11008b8>
   3bef4:			; <UNDEFINED> instruction: 0x4630b1d0
   3bef8:	mrrc	7, 12, pc, lr, cr10	; <UNPREDICTABLE>
   3befc:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
   3bf00:	stmdbmi	pc!, {r2, r4, r8, sl, fp, ip, lr, pc}	; <UNPREDICTABLE>
   3bf04:	movwcs	r4, #1584	; 0x630
   3bf08:	ldrbtmi	r5, [r9], #-1395	; 0xfffffa8d
   3bf0c:	stc	7, cr15, [lr, #-808]	; 0xfffffcd8
   3bf10:			; <UNDEFINED> instruction: 0xf7cab160
   3bf14:	bmi	b369dc <full_module_path@@Base+0xabd474>
   3bf18:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
   3bf1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3bf20:			; <UNDEFINED> instruction: 0x405a9b9b
   3bf24:			; <UNDEFINED> instruction: 0xf50dd10e
   3bf28:	ldcllt	13, cr7, [r0, #116]!	; 0x74
   3bf2c:	strtmi	r4, [r2], -r6, lsr #18
   3bf30:	ldrbtmi	r2, [r9], #-3
   3bf34:			; <UNDEFINED> instruction: 0xf960f7e6
   3bf38:	sbcscs	r4, r6, #36, 18	; 0x90000
   3bf3c:	ldrbtmi	r2, [r9], #-1
   3bf40:	blx	ff7f9eb6 <full_module_path@@Base+0xff78094e>
   3bf44:	b	fe779e74 <full_module_path@@Base+0xfe70090c>
   3bf48:	andcs	r4, r3, r1, lsr #18
   3bf4c:			; <UNDEFINED> instruction: 0xf7e64479
   3bf50:	stmdbmi	r0!, {r0, r1, r4, r6, r8, fp, ip, sp, lr, pc}
   3bf54:	andcs	r2, r1, r4, asr #5
   3bf58:			; <UNDEFINED> instruction: 0xf7db4479
   3bf5c:			; <UNDEFINED> instruction: 0xf7cafbd1
   3bf60:	bmi	7b70b8 <full_module_path@@Base+0x73db50>
   3bf64:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
   3bf68:	andcs	r6, r3, r1, lsl #16
   3bf6c:	ldc2	7, cr15, [r0, #916]	; 0x394
   3bf70:	adcscs	r4, fp, #425984	; 0x68000
   3bf74:	ldrbtmi	r2, [r9], #-1
   3bf78:	blx	ff0f9eee <full_module_path@@Base+0xff080986>
   3bf7c:	mcrr	7, 12, pc, r4, cr10	; <UNPREDICTABLE>
   3bf80:			; <UNDEFINED> instruction: 0x46234a17
   3bf84:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   3bf88:			; <UNDEFINED> instruction: 0xf7e52003
   3bf8c:	ldmdbmi	r5, {r0, r7, r8, sl, fp, ip, sp, lr, pc}
   3bf90:	andcs	r2, r1, r0, asr #5
   3bf94:			; <UNDEFINED> instruction: 0xf7db4479
   3bf98:	ldmdbmi	r3, {r0, r1, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   3bf9c:	ldrbtmi	r2, [r9], #-3
   3bfa0:			; <UNDEFINED> instruction: 0xf92af7e6
   3bfa4:	sbccs	r4, r8, #278528	; 0x44000
   3bfa8:	ldrbtmi	r2, [r9], #-1
   3bfac:	blx	fea79f22 <full_module_path@@Base+0xfea009ba>
   3bfb0:	ldrdeq	sl, [r2], -r0
   3bfb4:	andeq	r0, r0, ip, lsr #7
   3bfb8:			; <UNDEFINED> instruction: 0x0002aaba
   3bfbc:	andeq	r0, r0, r0, asr #10
   3bfc0:	ldrdeq	r5, [r1], -lr
   3bfc4:	andeq	sl, r2, sl, lsr #20
   3bfc8:			; <UNDEFINED> instruction: 0x00015aba
   3bfcc:	andeq	r5, r1, r6, lsl sl
   3bfd0:	andeq	r5, r1, r4, lsr #20
   3bfd4:	strdeq	r5, [r1], -ip
   3bfd8:	andeq	r5, r1, lr, asr #19
   3bfdc:	ldrdeq	r5, [r1], -lr
   3bfe0:	andeq	r5, r1, r0, ror #19
   3bfe4:	andeq	r5, r1, r0, asr #19
   3bfe8:	andeq	r5, r1, r6, lsl #20
   3bfec:	andeq	r5, r1, sl, lsr #19
   3bff0:	svcmi	0x00f0e92d
   3bff4:	sbceq	fp, pc, r3, lsl #1
   3bff8:	strtcs	pc, [fp], #1610	; 0x64a
   3bffc:			; <UNDEFINED> instruction: 0xf6c29001
   3c000:	cfldrdne	mvd2, [r8, #-680]!	; 0xfffffd58
   3c004:			; <UNDEFINED> instruction: 0xf8dd2900
   3c008:	blx	fe16c022 <full_module_path@@Base+0xfe0f2aba>
   3c00c:	bl	fea0dc14 <full_module_path@@Base+0xfe9946ac>
   3c010:	stclle	7, cr7, [r9, #-896]	; 0xfffffc80
   3c014:	ldrdhi	pc, [r0], pc	; <UNPREDICTABLE>
   3c018:	strcs	r1, [r0], #-3669	; 0xfffff1ab
   3c01c:			; <UNDEFINED> instruction: 0xe01144f8
   3c020:	andvs	pc, r6, ip, lsl r8	; <UNPREDICTABLE>
   3c024:			; <UNDEFINED> instruction: 0xf000fa46
   3c028:	eorseq	pc, pc, r0
   3c02c:			; <UNDEFINED> instruction: 0xf8101cae
   3c030:	bne	fec74058 <full_module_path@@Base+0xfebfaaf0>
   3c034:	adcsmi	r1, r8, #28160	; 0x6e00
   3c038:	streq	pc, [r6], #-260	; 0xfffffefc
   3c03c:	and	pc, r1, r5, lsl #17
   3c040:	ble	7cd91c <full_module_path@@Base+0x7543b4>
   3c044:	bleq	23805c <full_module_path@@Base+0x1beaf4>
   3c048:			; <UNDEFINED> instruction: 0xf1bb10e6
   3c04c:			; <UNDEFINED> instruction: 0xf1ab0f02
   3c050:			; <UNDEFINED> instruction: 0xf1060a02
   3c054:	bl	33f860 <full_module_path@@Base+0x2c62f8>
   3c058:			; <UNDEFINED> instruction: 0xf1cb0906
   3c05c:	ldclle	0, cr0, [pc, #8]	; 3c06c <fchmod@plt+0x354b0>
   3c060:			; <UNDEFINED> instruction: 0xf81c458e
   3c064:			; <UNDEFINED> instruction: 0xf1cb0006
   3c068:	svclt	0x00b8060a
   3c06c:	mul	r1, r9, r8
   3c070:			; <UNDEFINED> instruction: 0xf00afa00
   3c074:	eorseq	pc, pc, r0
   3c078:	blx	13ebf70 <full_module_path@@Base+0x1372a08>
   3c07c:	teqmi	r0, #6291456	; 0x600000	; <UNPREDICTABLE>
   3c080:	svccs	0x0001e7d4
   3c084:	svclt	0x00b84638
   3c088:	stmdbcs	r0, {r0, sp}
   3c08c:	ldrtmi	fp, [r9], -ip, asr #31
   3c090:	ldmdane	r4, {r0, r8, sp}^
   3c094:	streq	fp, [sp, fp, ror #2]
   3c098:	teqcs	sp, #11
   3c09c:	ldrbpl	r3, [r3], #-1
   3c0a0:	strmi	r0, [r1], -r4, lsl #15
   3c0a4:	strmi	sp, [r2], #-506	; 0xfffffe06
   3c0a8:	andsvc	r2, r3, r0, lsl #6
   3c0ac:	pop	{r0, r1, ip, sp, pc}
   3c0b0:	qsub8mi	r8, r2, r0
   3c0b4:	svclt	0x0000e7f8
   3c0b8:	strdeq	r5, [r1], -ip
   3c0bc:	addlt	fp, r9, r0, lsr r5
   3c0c0:			; <UNDEFINED> instruction: 0x460c4b19
   3c0c4:	strmi	r9, [r5], -r1, lsl #4
   3c0c8:	tstcs	r0, r8, lsl sl
   3c0cc:	rscscc	pc, pc, pc, asr #32
   3c0d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3c0d4:	movwls	r6, #30747	; 0x781b
   3c0d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3c0dc:			; <UNDEFINED> instruction: 0xffa6f7e3
   3c0e0:			; <UNDEFINED> instruction: 0xf7ca4628
   3c0e4:	strmi	lr, [r1], -sl, ror #22
   3c0e8:			; <UNDEFINED> instruction: 0xf7e34628
   3c0ec:	strtmi	pc, [r0], -r7, lsr #30
   3c0f0:	bl	18fa020 <full_module_path@@Base+0x1880ab8>
   3c0f4:	strtmi	r4, [r0], -r1, lsl #12
   3c0f8:			; <UNDEFINED> instruction: 0xf7e3ac03
   3c0fc:	qadd16mi	pc, r0, pc	; <UNPREDICTABLE>
   3c100:			; <UNDEFINED> instruction: 0xfff0f7e3
   3c104:	movwcs	r9, #2561	; 0xa01
   3c108:	strtmi	r4, [r0], -r1, lsl #12
   3c10c:			; <UNDEFINED> instruction: 0xff70f7ff
   3c110:	blmi	18e934 <full_module_path@@Base+0x1153cc>
   3c114:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3c118:	blls	216188 <full_module_path@@Base+0x19cc20>
   3c11c:	qaddle	r4, sl, r1
   3c120:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   3c124:	stmib	ip!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c128:	andeq	r0, r0, ip, lsr #7
   3c12c:	andeq	sl, r2, r4, ror r8
   3c130:	andeq	sl, r2, r0, lsr r8
   3c134:	svcmi	0x00f0e92d
   3c138:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
   3c13c:	strmi	r8, [r5], -r4, lsl #22
   3c140:	strbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   3c144:	mcr	6, 0, r4, cr8, cr0, {0}
   3c148:			; <UNDEFINED> instruction: 0xf8df2a10
   3c14c:			; <UNDEFINED> instruction: 0xf5ad25dc
   3c150:	ldrbtmi	r5, [r9], #-3528	; 0xfffff238
   3c154:	movwls	fp, #36993	; 0x9081
   3c158:	bicpl	pc, r7, #54525952	; 0x3400000
   3c15c:	tstcc	ip, #9043968	; 0x8a0000
   3c160:	andsvs	r6, sl, r2, lsl r8
   3c164:	andeq	pc, r0, #79	; 0x4f
   3c168:	bicpl	pc, r9, #54525952	; 0x3400000
   3c16c:			; <UNDEFINED> instruction: 0xf50d3318
   3c170:	andscc	r5, ip, #-1879048180	; 0x9000000c
   3c174:	ldmdavs	r7, {r0, r1, r3, r4, fp, sp, lr}
   3c178:			; <UNDEFINED> instruction: 0xf7fc9308
   3c17c:			; <UNDEFINED> instruction: 0xf8dffbff
   3c180:	ldrbtmi	r3, [fp], #-1452	; 0xfffffa54
   3c184:	stmdacs	r0, {r1, r3, r8, r9, ip, pc}
   3c188:	andshi	pc, r7, #0
   3c18c:	strmi	r7, [r4], -r3, lsl #16
   3c190:			; <UNDEFINED> instruction: 0xf8dfb9bb
   3c194:	ldrbtmi	r0, [r8], #-1436	; 0xfffffa64
   3c198:	ldrne	pc, [r8, #2271]	; 0x8df
   3c19c:	bicpl	pc, r7, #54525952	; 0x3400000
   3c1a0:	strcs	pc, [r4, #2271]	; 0x8df
   3c1a4:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
   3c1a8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   3c1ac:	subsmi	r6, r1, sl, lsl r8
   3c1b0:	adcshi	pc, r6, #64	; 0x40
   3c1b4:	cfstr64pl	mvdx15, [r8, #52]	; 0x34
   3c1b8:	ldc	0, cr11, [sp], #4
   3c1bc:	pop	{r2, r8, r9, fp, pc}
   3c1c0:	vrecps.f32	q4, <illegal reg q14.5>, q8
   3c1c4:			; <UNDEFINED> instruction: 0xf50d48fc
   3c1c8:	ldmdage	r8, {r5, r7, r9, sp, lr}
   3c1cc:	andls	r2, pc, #0, 2
   3c1d0:	andls	r2, r5, r0, lsr #4
   3c1d4:			; <UNDEFINED> instruction: 0xf10d4640
   3c1d8:			; <UNDEFINED> instruction: 0xf8cd0c50
   3c1dc:			; <UNDEFINED> instruction: 0xf10dc01c
   3c1e0:			; <UNDEFINED> instruction: 0xf8cd0cfc
   3c1e4:			; <UNDEFINED> instruction: 0xf7cac030
   3c1e8:	stmdbls	r8, {r2, r6, r8, r9, fp, sp, lr, pc}
   3c1ec:			; <UNDEFINED> instruction: 0x46402211
   3c1f0:	cdp2	0, 11, cr15, cr14, cr0, {0}
   3c1f4:			; <UNDEFINED> instruction: 0x901cf8dd
   3c1f8:			; <UNDEFINED> instruction: 0xf0004648
   3c1fc:	blls	1bbdd0 <full_module_path@@Base+0x142868>
   3c200:	tstls	fp, pc, lsr #18
   3c204:	ldccs	8, cr15, [r0], {83}	; 0x53
   3c208:	ldrdcc	pc, [r4], -r9
   3c20c:	movwcs	lr, #18888	; 0x49c8
   3c210:	b	feefa140 <full_module_path@@Base+0xfee80bd8>
   3c214:	andseq	pc, r8, r8, lsl #17
   3c218:	b	fedfa148 <full_module_path@@Base+0xfed80be0>
   3c21c:			; <UNDEFINED> instruction: 0xf8880a00
   3c220:			; <UNDEFINED> instruction: 0xf7ca0019
   3c224:			; <UNDEFINED> instruction: 0x0c00eab2
   3c228:	andseq	pc, sl, r8, lsl #17
   3c22c:	b	feb7a15c <full_module_path@@Base+0xfeb00bf4>
   3c230:	strmi	r2, [r3], -r0, lsl #2
   3c234:	rscscc	pc, pc, pc, asr #32
   3c238:			; <UNDEFINED> instruction: 0xf8880e1b
   3c23c:			; <UNDEFINED> instruction: 0xf7e3301b
   3c240:	strdcs	pc, [r0, -r5]!
   3c244:			; <UNDEFINED> instruction: 0xf7e34640
   3c248:			; <UNDEFINED> instruction: 0xf8ddfe79
   3c24c:			; <UNDEFINED> instruction: 0x4650a030
   3c250:			; <UNDEFINED> instruction: 0xff48f7e3
   3c254:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
   3c258:	strbmi	r2, [sl], -r0, lsl #6
   3c25c:	ldrbmi	r4, [r0], -r1, lsl #12
   3c260:	mcr2	7, 6, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   3c264:	ldrbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   3c268:	ldrtmi	r4, [sl], -fp, asr #12
   3c26c:			; <UNDEFINED> instruction: 0x46304479
   3c270:			; <UNDEFINED> instruction: 0xff16f7f0
   3c274:	strbmi	r4, [r1], -r8, lsr #12
   3c278:	vst2.8	{d18-d21}, [pc], r0
   3c27c:			; <UNDEFINED> instruction: 0xf7ef52a0
   3c280:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, fp, ip, sp, lr, pc}
   3c284:	orrshi	pc, ip, r0
   3c288:	strbmi	r2, [r0], -r0, lsr #2
   3c28c:	b	fe87a1bc <full_module_path@@Base+0xfe800c54>
   3c290:			; <UNDEFINED> instruction: 0xf0002800
   3c294:			; <UNDEFINED> instruction: 0x46038195
   3c298:	strtmi	r2, [r0], -r0, lsl #10
   3c29c:	blpl	ba2b0 <full_module_path@@Base+0x40d48>
   3c2a0:			; <UNDEFINED> instruction: 0xf7ca930d
   3c2a4:	andls	lr, lr, r8, ror #17
   3c2a8:			; <UNDEFINED> instruction: 0xf0002800
   3c2ac:			; <UNDEFINED> instruction: 0xf8df8235
   3c2b0:	ldrbtmi	r1, [r9], #-1164	; 0xfffffb74
   3c2b4:	bl	efa1e4 <full_module_path@@Base+0xe80c7c>
   3c2b8:	stmdacs	r0, {r2, r9, sl, lr}
   3c2bc:	orrhi	pc, pc, r0
   3c2c0:	ldrbtlt	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   3c2c4:			; <UNDEFINED> instruction: 0xf04f9506
   3c2c8:	ldrbtmi	r3, [fp], #1535	; 0x5ff
   3c2cc:	strtmi	lr, [r0], -lr
   3c2d0:			; <UNDEFINED> instruction: 0xf0004641
   3c2d4:	stmdacs	r0, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   3c2d8:	orrshi	pc, r2, r0, asr #32
   3c2dc:	andcs	r4, r0, r9, asr r6
   3c2e0:	bl	97a210 <full_module_path@@Base+0x900ca8>
   3c2e4:	stmdacs	r0, {r2, r9, sl, lr}
   3c2e8:	cmnhi	sp, r0	; <UNPREDICTABLE>
   3c2ec:			; <UNDEFINED> instruction: 0x4620213a
   3c2f0:	b	1bfa220 <full_module_path@@Base+0x1b80cb8>
   3c2f4:			; <UNDEFINED> instruction: 0xb1b84606
   3c2f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3c2fc:	stmdavc	r7, {r0, r1, ip, sp, lr}^
   3c300:	b	dfa230 <full_module_path@@Base+0xd80cc8>
   3c304:	blx	fe23ab48 <full_module_path@@Base+0xfe1c15e0>
   3c308:	ldrdls	pc, [r0], -r0
   3c30c:	andsne	pc, sl, r9, lsr r8	; <UNPREDICTABLE>
   3c310:	strle	r0, [r4, #-1481]	; 0xfffffa37
   3c314:	b	7a244 <full_module_path@@Base+0xcdc>
   3c318:			; <UNDEFINED> instruction: 0xf8116801
   3c31c:	svccs	0x0072702a
   3c320:	mrshi	pc, (UNDEF: 4)	; <UNPREDICTABLE>
   3c324:	andle	r2, r0, r4, ror #30
   3c328:	stmdavc	r3!, {r8, r9, sl, sp}
   3c32c:	bicle	r2, lr, r0, asr #22
   3c330:	ble	c87738 <full_module_path@@Base+0xc0e1d0>
   3c334:	andcs	r9, r0, #7, 28	; 0x70
   3c338:	strbmi	r9, [r0], -r5, lsl #22
   3c33c:	tsteq	r4, r3, lsr #3	; <UNPREDICTABLE>
   3c340:	andcs	lr, r0, #3244032	; 0x318000
   3c344:			; <UNDEFINED> instruction: 0xf7f360b2
   3c348:	strmi	pc, [r5], -r3, asr #29
   3c34c:	sbcle	r2, r5, r0, lsl #16
   3c350:	ldrtmi	r9, [r1], -r5, lsl #22
   3c354:			; <UNDEFINED> instruction: 0xf8532500
   3c358:			; <UNDEFINED> instruction: 0xf7f40c14
   3c35c:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   3c360:	blls	230a58 <full_module_path@@Base+0x1b74f0>
   3c364:	tstcs	r4, r2, lsl #12
   3c368:	ldmdavs	lr, {r0, r2, r3, r4, r6, fp, sp, lr}
   3c36c:			; <UNDEFINED> instruction: 0xf7e14628
   3c370:	andls	pc, r6, r7, lsl #21
   3c374:			; <UNDEFINED> instruction: 0xf0002800
   3c378:	stfcsd	f0, [r0, #-828]	; 0xfffffcc4
   3c37c:	ldrtmi	sp, [r1], lr, lsr #27
   3c380:	beq	178a08 <full_module_path@@Base+0xff4a0>
   3c384:	streq	lr, [r5], r6, lsl #22
   3c388:	bleq	17a4f4 <full_module_path@@Base+0x100f8c>
   3c38c:	mrc2	7, 4, pc, cr6, cr3, {7}
   3c390:			; <UNDEFINED> instruction: 0xf84a45b1
   3c394:	mvnsle	r0, r4, lsl #30
   3c398:	ldcle	13, cr2, [pc]	; 3c3a0 <fchmod@plt+0x357e4>
   3c39c:			; <UNDEFINED> instruction: 0x9018f8dd
   3c3a0:			; <UNDEFINED> instruction: 0xf04f3401
   3c3a4:	and	r0, r3, r0, lsl #20
   3c3a8:	beq	b87d8 <full_module_path@@Base+0x3f270>
   3c3ac:	addsle	r4, r5, r5, asr r5
   3c3b0:			; <UNDEFINED> instruction: 0xf859464e
   3c3b4:	stmdbcs	r0, {r2, r8, r9, fp, ip}
   3c3b8:			; <UNDEFINED> instruction: 0x4620d0f6
   3c3bc:	ldc2	0, cr15, [ip, #-0]
   3c3c0:	rscsle	r2, r1, r0, lsl #16
   3c3c4:			; <UNDEFINED> instruction: 0xf7c9980e
   3c3c8:	svccs	0x0064efce
   3c3cc:	msrhi	CPSR_fsx, r0
   3c3d0:	ldmdavs	r6!, {r0, r2, r8, r9, fp, ip, pc}
   3c3d4:	beq	477c3c <full_module_path@@Base+0x3fe6d4>
   3c3d8:	ldchi	8, cr15, [r8], {67}	; 0x43
   3c3dc:	ldcvs	8, cr15, [r4], {67}	; 0x43
   3c3e0:	ldc2l	7, cr15, [r4, #-1008]!	; 0xfffffc10
   3c3e4:	strbmi	r4, [r0], -r4, lsl #12
   3c3e8:	stmib	r6!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3c3ec:	cdpcs	0, 0, cr9, cr0, cr14, {0}
   3c3f0:	msrhi	SPSR_fsxc, r0
   3c3f4:			; <UNDEFINED> instruction: 0xf7ca4630
   3c3f8:	andsls	lr, r0, r0, ror #19
   3c3fc:			; <UNDEFINED> instruction: 0xf0002c00
   3c400:	stmdavc	r3!, {r0, r3, r5, r7, pc}
   3c404:			; <UNDEFINED> instruction: 0xf0002b00
   3c408:	stmibmi	lr, {r0, r2, r5, r7, pc}^
   3c40c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   3c410:	bl	97a340 <full_module_path@@Base+0x900dd8>
   3c414:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   3c418:	addshi	pc, ip, r0
   3c41c:	b	13fa34c <full_module_path@@Base+0x1380de4>
   3c420:			; <UNDEFINED> instruction: 0xf7e59907
   3c424:	andcc	pc, r1, r3, lsr #16
   3c428:	teqhi	r6, r0	; <UNPREDICTABLE>
   3c42c:	beq	477c94 <full_module_path@@Base+0x3fe72c>
   3c430:			; <UNDEFINED> instruction: 0xff00f7fc
   3c434:	blls	2289dc <full_module_path@@Base+0x1af474>
   3c438:			; <UNDEFINED> instruction: 0xf013691b
   3c43c:			; <UNDEFINED> instruction: 0xf0400f06
   3c440:			; <UNDEFINED> instruction: 0xf7ca813b
   3c444:	stmdblt	r0!, {r1, r4, r5, r6, fp, sp, lr, pc}
   3c448:	ldmibvs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
   3c44c:			; <UNDEFINED> instruction: 0xf0402b00
   3c450:	blls	41c960 <full_module_path@@Base+0x3a33f8>
   3c454:	stccc	8, cr15, [r4], {19}
   3c458:			; <UNDEFINED> instruction: 0xf0002b23
   3c45c:	blls	19c930 <full_module_path@@Base+0x1233c8>
   3c460:	rscge	pc, r4, #14614528	; 0xdf0000
   3c464:	stmdbvs	r6, {r0, r1, r4, r6, r8, fp, sp, lr, pc}
   3c468:	b	168d858 <full_module_path@@Base+0x16142f0>
   3c46c:			; <UNDEFINED> instruction: 0xf0000306
   3c470:	blge	e1c8a4 <full_module_path@@Base+0xda333c>
   3c474:	sbcsge	pc, r4, #14614528	; 0xdf0000
   3c478:	cfsh32	mvfx9, mvfx8, #15
   3c47c:	vmov	s19, r8
   3c480:	blmi	fed0acc8 <full_module_path@@Base+0xfec91760>
   3c484:			; <UNDEFINED> instruction: 0x971144fa
   3c488:			; <UNDEFINED> instruction: 0x464f447b
   3c48c:	andsge	pc, ip, sp, asr #17
   3c490:	ldrsbtls	pc, [r0], -sp	; <UNPREDICTABLE>
   3c494:	stcls	6, cr4, [r5, #-616]	; 0xfffffd98
   3c498:	ldmdb	r5, {r0, r2, sp, lr, pc}^
   3c49c:	b	15d60bc <full_module_path@@Base+0x155cb54>
   3c4a0:			; <UNDEFINED> instruction: 0xf0000307
   3c4a4:	ldrbmi	r8, [sl], -fp, ror #1
   3c4a8:	orrvs	pc, r0, pc, asr #8
   3c4ac:			; <UNDEFINED> instruction: 0xf7c94648
   3c4b0:	stmdacs	r0, {r1, r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   3c4b4:	rschi	pc, r2, r0
   3c4b8:			; <UNDEFINED> instruction: 0x46484651
   3c4bc:	b	dfa3ec <full_module_path@@Base+0xd80e84>
   3c4c0:	stmdacs	r0, {r2, r9, sl, lr}
   3c4c4:	stmdavc	r3, {r0, r3, r5, r6, r7, ip, lr, pc}
   3c4c8:	svclt	0x00092b40
   3c4cc:			; <UNDEFINED> instruction: 0xf1a53401
   3c4d0:			; <UNDEFINED> instruction: 0x463e0718
   3c4d4:	ldrdhi	pc, [r0], #-141	; 0xffffff73
   3c4d8:			; <UNDEFINED> instruction: 0xf8ddbf14
   3c4dc:			; <UNDEFINED> instruction: 0xf1a58038
   3c4e0:	mcrcs	7, 0, r0, cr0, cr4, {0}
   3c4e4:			; <UNDEFINED> instruction: 0x4631d0d9
   3c4e8:	strtmi	r4, [r0], -r2, asr #12
   3c4ec:	bl	3fa41c <full_module_path@@Base+0x380eb4>
   3c4f0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   3c4f4:			; <UNDEFINED> instruction: 0xf814d1d1
   3c4f8:	blcs	ec8520 <full_module_path@@Base+0xe4efb8>
   3c4fc:			; <UNDEFINED> instruction: 0xf108d1cd
   3c500:	stmdbls	fp, {r0}
   3c504:	cfmuld	mvd4, mvd9, mvd0
   3c508:			; <UNDEFINED> instruction: 0xf7ff2a10
   3c50c:	mrc	13, 0, APSR_nzcv, cr9, cr7, {6}
   3c510:	stmdals	sp, {r4, r9, fp, ip}
   3c514:	bhi	477d80 <full_module_path@@Base+0x3fe818>
   3c518:	cdp	7, 11, cr15, cr8, cr9, {6}
   3c51c:			; <UNDEFINED> instruction: 0xf0002800
   3c520:	blmi	fe35c8a8 <full_module_path@@Base+0xfe2e3340>
   3c524:	ldrbtmi	r6, [fp], #-62	; 0xffffffc2
   3c528:	ldr	r9, [r6, r7, lsl #6]!
   3c52c:	andslt	r7, lr, #11730944	; 0xb30000
   3c530:	andscs	pc, r6, r9, lsr r8	; <UNPREDICTABLE>
   3c534:	strle	r0, [r4, #-1490]	; 0xfffffa2e
   3c538:	stmia	lr!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3c53c:			; <UNDEFINED> instruction: 0xf8136803
   3c540:	blcs	1c085e0 <full_module_path@@Base+0x1b8f078>
   3c544:	mrcge	4, 7, APSR_nzcv, cr1, cr15, {1}
   3c548:	svclt	0x00082b77
   3c54c:			; <UNDEFINED> instruction: 0xf47f461f
   3c550:	strbt	sl, [sl], fp, ror #29
   3c554:	andge	pc, r0, #14614528	; 0xdf0000
   3c558:	eorcs	r4, r0, #-100663296	; 0xfa000000
   3c55c:	stmdals	fp, {r8, sp}
   3c560:	stmib	r6, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c564:	strtmi	r9, [r0], -sp, lsl #24
   3c568:	stmdb	r6!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c56c:	strmi	r2, [r2], -r0, lsl #2
   3c570:			; <UNDEFINED> instruction: 0xf7ca4620
   3c574:	blls	1f6b74 <full_module_path@@Base+0x17d60c>
   3c578:	rsble	r2, sl, r0, lsl #22
   3c57c:	stcle	13, cr2, [r9, #-0]
   3c580:	bl	1635a0 <full_module_path@@Base+0xea038>
   3c584:			; <UNDEFINED> instruction: 0xf8540585
   3c588:	tstlt	r8, r4, lsl #22
   3c58c:	cdp	7, 14, cr15, cr10, cr9, {6}
   3c590:	mvnsle	r4, r5, lsr #5
   3c594:			; <UNDEFINED> instruction: 0xf7c99806
   3c598:			; <UNDEFINED> instruction: 0xf1baeee6
   3c59c:	cmple	r8, r0, lsl #30
   3c5a0:	eorle	r2, r7, r2, ror pc
   3c5a4:	tstle	r4, r7, ror pc
   3c5a8:	andcs	r4, r0, #108, 22	; 0x1b000
   3c5ac:	stmiapl	fp, {r1, r3, r8, fp, ip, pc}^
   3c5b0:			; <UNDEFINED> instruction: 0x4640601a
   3c5b4:	svc	0x005ef7c9
   3c5b8:	stmdami	r9!, {r1, r2, r3, r5, r6, r7, r8, sl, sp, lr, pc}^
   3c5bc:	strb	r4, [fp, #1144]!	; 0x478
   3c5c0:	beq	477e28 <full_module_path@@Base+0x3fe8c0>
   3c5c4:	blx	feffa5be <full_module_path@@Base+0xfef81056>
   3c5c8:	stmdbmi	r6!, {r3, r8, r9, fp, ip, pc}^
   3c5cc:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
   3c5d0:	strmi	r9, [r2], -r9, lsl #22
   3c5d4:			; <UNDEFINED> instruction: 0xf7e52006
   3c5d8:	andcs	pc, r0, pc, lsl #28
   3c5dc:			; <UNDEFINED> instruction: 0xf04fe5dc
   3c5e0:			; <UNDEFINED> instruction: 0x460735ff
   3c5e4:			; <UNDEFINED> instruction: 0xf8df9006
   3c5e8:	stmdals	lr, {r7, r8, sp, pc}
   3c5ec:			; <UNDEFINED> instruction: 0xf7c944fa
   3c5f0:			; <UNDEFINED> instruction: 0xe7b2eeba
   3c5f4:	andcs	r4, r1, #91136	; 0x16400
   3c5f8:	stmiapl	fp, {r1, r3, r8, fp, ip, pc}^
   3c5fc:	bfi	r6, sl, #0, #25
   3c600:			; <UNDEFINED> instruction: 0xf7c9980e
   3c604:	svccs	0x0064eeb0
   3c608:	blls	1b0718 <full_module_path@@Base+0x1371b0>
   3c60c:	cfmsub32	mvax0, mvfx2, mvfx8, mvfx0
   3c610:			; <UNDEFINED> instruction: 0xf8430a10
   3c614:			; <UNDEFINED> instruction: 0xf8438c18
   3c618:			; <UNDEFINED> instruction: 0xf7fc6c14
   3c61c:			; <UNDEFINED> instruction: 0x4604fc57
   3c620:			; <UNDEFINED> instruction: 0xf7ca4640
   3c624:	ldrls	lr, [r0], -sl, asr #17
   3c628:	strbt	r9, [r7], lr
   3c62c:	tstcs	r0, r0, lsr #4
   3c630:			; <UNDEFINED> instruction: 0xf7ca980b
   3c634:			; <UNDEFINED> instruction: 0x9c0de91e
   3c638:			; <UNDEFINED> instruction: 0xf7ca4620
   3c63c:			; <UNDEFINED> instruction: 0x2100e8be
   3c640:	strtmi	r4, [r0], -r2, lsl #12
   3c644:	ldmdb	r4, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c648:	ldmiblt	fp, {r1, r2, r8, r9, fp, ip, pc}
   3c64c:			; <UNDEFINED> instruction: 0xa11cf8df
   3c650:	mrc	4, 0, r4, cr8, cr10, {7}
   3c654:			; <UNDEFINED> instruction: 0xf7fc0a10
   3c658:	ldmib	sp, {r0, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   3c65c:	stmib	sp, {r3, r8, r9, ip}^
   3c660:	tstls	r0, r1, lsl #20
   3c664:	ldrbtmi	r4, [r9], #-2370	; 0xfffff6be
   3c668:	andcs	r4, r6, r2, lsl #12
   3c66c:	stc2l	7, cr15, [r4, #916]	; 0x394
   3c670:	ldr	r2, [r1]
   3c674:	ldrsbtge	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   3c678:			; <UNDEFINED> instruction: 0xe78144fa
   3c67c:	bhi	fe477ee4 <full_module_path@@Base+0xfe3fe97c>
   3c680:			; <UNDEFINED> instruction: 0xa01cf8dd
   3c684:	svcls	0x00119d0f
   3c688:			; <UNDEFINED> instruction: 0xf7ca4658
   3c68c:			; <UNDEFINED> instruction: 0xe764e932
   3c690:	ldrdge	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
   3c694:			; <UNDEFINED> instruction: 0xe76044fa
   3c698:	ldm	r6!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c69c:			; <UNDEFINED> instruction: 0x46234a37
   3c6a0:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   3c6a4:			; <UNDEFINED> instruction: 0xf7e52006
   3c6a8:			; <UNDEFINED> instruction: 0xf8dff9f3
   3c6ac:			; <UNDEFINED> instruction: 0x4658a0d4
   3c6b0:			; <UNDEFINED> instruction: 0xf7ca44fa
   3c6b4:	smmla	r0, lr, r9, lr
   3c6b8:	andcs	r4, r6, r2, lsr r9
   3c6bc:			; <UNDEFINED> instruction: 0xf7e54479
   3c6c0:			; <UNDEFINED> instruction: 0xe7f2fd9b
   3c6c4:	ldrdge	pc, [r0], #143	; 0x8f
   3c6c8:	ldrbtmi	r4, [sl], #1624	; 0x658
   3c6cc:	ldmdb	r0, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c6d0:	ldrls	lr, [r0], -r3, asr #14
   3c6d4:	pushmi	{r1, r4, r7, r9, sl, sp, lr, pc}
   3c6d8:	ldrbtmi	r2, [r9], #-6
   3c6dc:	stc2	7, cr15, [ip, #916]	; 0x394
   3c6e0:	strmi	lr, [r2], r3, ror #15
   3c6e4:	stcls	6, cr4, [pc, #-352]	; 3c58c <fchmod@plt+0x359d0>
   3c6e8:			; <UNDEFINED> instruction: 0xf7ca9f11
   3c6ec:	eorcs	lr, r0, #32768	; 0x8000
   3c6f0:	stmdals	fp, {r0, r4, r6, r9, sl, lr}
   3c6f4:	ldm	ip!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c6f8:	cdp	12, 1, cr9, cr8, cr13, {0}
   3c6fc:			; <UNDEFINED> instruction: 0x46208a90
   3c700:	ldmda	sl, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3c704:			; <UNDEFINED> instruction: 0x46024651
   3c708:			; <UNDEFINED> instruction: 0xf7ca4620
   3c70c:	blls	1f69dc <full_module_path@@Base+0x17d474>
   3c710:			; <UNDEFINED> instruction: 0xf43f2b00
   3c714:	ldr	sl, [r1, -r5, asr #30]!
   3c718:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   3c71c:			; <UNDEFINED> instruction: 0xf924f7e1
   3c720:	cdp	7, 10, cr15, cr14, cr9, {6}
   3c724:	strdeq	sl, [r2], -r2
   3c728:	andeq	r0, r0, ip, lsr #7
   3c72c:	andeq	sl, r2, r2, asr #15
   3c730:	andeq	r4, r1, lr, asr #2
   3c734:	muleq	r2, lr, r7
   3c738:	andeq	fp, r0, r0, asr #19
   3c73c:	andeq	r5, r1, lr, lsl r6
   3c740:	andeq	r5, r1, r6, lsl #12
   3c744:	andeq	r3, r1, lr, ror r4
   3c748:	andeq	r5, r1, r8, lsl #12
   3c74c:	andeq	r5, r1, ip, ror #11
   3c750:	andeq	r5, r1, r0, ror #10
   3c754:	andeq	r5, r1, r6, lsr r5
   3c758:	andeq	r5, r1, r0, asr r5
   3c75c:	andeq	r0, r0, r4, lsr #13
   3c760:	andeq	r3, r1, r8, lsr #26
   3c764:	andeq	r5, r1, r6, lsl r5
   3c768:	andeq	r5, r1, r8, lsr #9
   3c76c:	andeq	r5, r1, r4, lsr r4
   3c770:	andeq	r5, r1, lr, ror #10
   3c774:	andeq	r5, r1, ip, lsl #8
   3c778:	strdeq	r5, [r1], -r0
   3c77c:	muleq	r1, r4, r4
   3c780:	andeq	r5, r1, r8, lsl #8
   3c784:	andeq	r5, r1, r4, lsl #9
   3c788:	andeq	r5, r1, r6, lsl #8
   3c78c:	andeq	r5, r1, lr, lsr #9
   3c790:	andeq	r5, r1, lr, lsl #8
   3c794:			; <UNDEFINED> instruction: 0x4616b570
   3c798:	addlt	r4, ip, r1, lsr #20
   3c79c:	strmi	r4, [r5], -r1, lsr #22
   3c7a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3c7a4:	movwls	r6, #47131	; 0xb81b
   3c7a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3c7ac:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
   3c7b0:	stmdavc	sl, {r0, r4, r8, r9, ip, sp, pc}
   3c7b4:	mvnlt	r4, ip, lsl #12
   3c7b8:	ldmpl	fp, {r2, r3, r4, r9, fp, lr}
   3c7bc:			; <UNDEFINED> instruction: 0xf7ff6818
   3c7c0:	mvnslt	pc, r7, asr fp	; <UNPREDICTABLE>
   3c7c4:	ldrtmi	sl, [r1], -r3, lsl #22
   3c7c8:	ldrmi	r9, [sl], -r1, lsl #6
   3c7cc:	ldc2l	7, cr15, [r6], #-1020	; 0xfffffc04
   3c7d0:	blls	8ec34 <full_module_path@@Base+0x156cc>
   3c7d4:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   3c7d8:			; <UNDEFINED> instruction: 0xf7f04628
   3c7dc:	bmi	5bb968 <full_module_path@@Base+0x542400>
   3c7e0:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   3c7e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3c7e8:	subsmi	r9, sl, fp, lsl #22
   3c7ec:	andlt	sp, ip, r7, lsl #2
   3c7f0:	ldcmi	13, cr11, [r1], {112}	; 0x70
   3c7f4:			; <UNDEFINED> instruction: 0xe7df447c
   3c7f8:	ldrbtmi	r4, [ip], #-3088	; 0xfffff3f0
   3c7fc:			; <UNDEFINED> instruction: 0xf7c9e7dc
   3c800:	stmdami	pc, {r6, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   3c804:			; <UNDEFINED> instruction: 0xf7c94478
   3c808:	stmdacs	r0, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
   3c80c:	stmdami	sp, {r1, r3, r4, r6, r7, r8, ip, lr, pc}
   3c810:			; <UNDEFINED> instruction: 0xf7c94478
   3c814:	stmdacs	r0, {r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   3c818:	stmdami	fp, {r2, r4, r6, r7, r8, ip, lr, pc}
   3c81c:			; <UNDEFINED> instruction: 0xe7d14478
   3c820:	andeq	sl, r2, r4, lsr #3
   3c824:	andeq	r0, r0, ip, lsr #7
   3c828:	muleq	r2, r6, r1
   3c82c:	muleq	r0, ip, r3
   3c830:	andeq	r5, r1, lr, asr #8
   3c834:	andeq	sl, r2, r2, ror #2
   3c838:	andeq	r4, r1, r4, ror #16
   3c83c:	andeq	r4, r1, lr, asr r8
   3c840:	andeq	r5, r1, r4, lsl #8
   3c844:	andeq	r5, r1, r8, lsl #8
   3c848:	andeq	r3, r1, r8, asr #21
   3c84c:	svcmi	0x00f0e92d
   3c850:			; <UNDEFINED> instruction: 0xf890460c
   3c854:	addlt	r8, r9, r0
   3c858:			; <UNDEFINED> instruction: 0xf1b84692
   3c85c:			; <UNDEFINED> instruction: 0xf0000f00
   3c860:			; <UNDEFINED> instruction: 0xf8df8084
   3c864:			; <UNDEFINED> instruction: 0x460534fc
   3c868:	ldrbtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   3c86c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   3c870:			; <UNDEFINED> instruction: 0xf8d39200
   3c874:			; <UNDEFINED> instruction: 0xf8dfb000
   3c878:	ldrbtmi	r2, [sl], #-1264	; 0xfffffb10
   3c87c:	stmdavc	r6!, {r0, r9, ip, pc}
   3c880:	mcrcs	6, 0, r4, cr0, cr7, {1}
   3c884:			; <UNDEFINED> instruction: 0x4653d138
   3c888:	stmdavc	r7!, {r1, sp, lr, pc}
   3c88c:	bllt	fe80e2fc <full_module_path@@Base+0xfe794d94>
   3c890:	ldmdavs	ip, {r0, r1, r2, r5, r9, sl, lr}
   3c894:	movwcc	r4, #18074	; 0x469a
   3c898:	mvnsle	r2, r0, lsl #24
   3c89c:	svceq	0x002af1b8
   3c8a0:			; <UNDEFINED> instruction: 0xf1bbd167
   3c8a4:	eorsle	r0, lr, r0, lsl #30
   3c8a8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3c8ac:			; <UNDEFINED> instruction: 0x464f463c
   3c8b0:	svc	0x005ef7c9
   3c8b4:			; <UNDEFINED> instruction: 0xf8336803
   3c8b8:	ldrbeq	r3, [fp, #9]
   3c8bc:	shsaxmi	fp, r7, r8
   3c8c0:			; <UNDEFINED> instruction: 0xf7c9d504
   3c8c4:	stmdavs	r3, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
   3c8c8:	eorvc	pc, r7, r3, lsl r8	; <UNPREDICTABLE>
   3c8cc:	svceq	0x005bf1b8
   3c8d0:	ldmdale	sl, {r2, r4, r6, ip, lr, pc}
   3c8d4:	svceq	0x002af1b8
   3c8d8:			; <UNDEFINED> instruction: 0xf1b8d023
   3c8dc:	tstle	sl, pc, lsr pc
   3c8e0:	andsle	r2, sl, pc, lsr #30
   3c8e4:			; <UNDEFINED> instruction: 0xf89c46ac
   3c8e8:	strcc	r8, [r1], #-1
   3c8ec:	streq	pc, [r1, #-268]	; 0xfffffef4
   3c8f0:	svceq	0x0000f1b8
   3c8f4:	eors	sp, r8, r3, asr #3
   3c8f8:	svceq	0x0000f1bb
   3c8fc:	blx	430c9c <full_module_path@@Base+0x3b7734>
   3c900:	ldrtmi	pc, [lr], -r7, lsl #19	; <UNPREDICTABLE>
   3c904:	stmdbeq	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   3c908:			; <UNDEFINED> instruction: 0xf1b8e7d2
   3c90c:	svclt	0x00040f5c
   3c910:	mulhi	r1, r5, r8
   3c914:	ldrmi	r3, [r8, #1281]!	; 0x501
   3c918:	andcs	sp, r0, r4, ror #1
   3c91c:	pop	{r0, r3, ip, sp, pc}
   3c920:	shsub8mi	r8, lr, r0
   3c924:	stmdavc	fp!, {r0, r1, r2, r5, r9, sl, lr}^
   3c928:	blcs	ac9d34 <full_module_path@@Base+0xa507cc>
   3c92c:	strcs	sp, [r0], #-14
   3c930:			; <UNDEFINED> instruction: 0xf0402b00
   3c934:	ldrtmi	r8, [r8], -ip, asr #1
   3c938:			; <UNDEFINED> instruction: 0xf85ae002
   3c93c:	cmnlt	r0, r4, lsl #22
   3c940:			; <UNDEFINED> instruction: 0xf7c9212f
   3c944:	stmdacs	r0, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}
   3c948:			; <UNDEFINED> instruction: 0xe7e6d0f7
   3c94c:	svccc	0x0001f815
   3c950:	rscsle	r2, fp, sl, lsr #22
   3c954:			; <UNDEFINED> instruction: 0xf0402b00
   3c958:	strhcs	r8, [r1], -r9
   3c95c:	pop	{r0, r3, ip, sp, pc}
   3c960:			; <UNDEFINED> instruction: 0xf85a8ff0
   3c964:			; <UNDEFINED> instruction: 0x2c004b04
   3c968:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
   3c96c:	rscsle	r2, r8, r0, lsl #22
   3c970:			; <UNDEFINED> instruction: 0xf04fe7d3
   3c974:	strdlt	r3, [r9], -pc	; <UNPREDICTABLE>
   3c978:	svchi	0x00f0e8bd
   3c97c:	blcs	17dab30 <full_module_path@@Base+0x17615c8>
   3c980:	blcs	8b0a64 <full_module_path@@Base+0x8374fc>
   3c984:			; <UNDEFINED> instruction: 0xf105d035
   3c988:	strcs	r0, [r0, #-3073]	; 0xfffff3ff
   3c98c:	blx	40f570 <full_module_path@@Base+0x396008>
   3c990:	smlabbcs	r0, r7, r9, pc	; <UNPREDICTABLE>
   3c994:	andls	r4, r2, #2046820352	; 0x7a000000
   3c998:	b	140f574 <full_module_path@@Base+0x139600c>
   3c99c:	strmi	r0, [lr], -r9, asr #18
   3c9a0:	andls	r4, r3, #2046820352	; 0x7a000000
   3c9a4:	ldrbtmi	r4, [sl], #-2803	; 0xfffff50d
   3c9a8:	blcs	611c0 <_dist_code@@Base+0xe618>
   3c9ac:	blcs	1770d38 <full_module_path@@Base+0x16f77d0>
   3c9b0:	mulcs	r1, ip, r8
   3c9b4:			; <UNDEFINED> instruction: 0xf1a3d022
   3c9b8:	stmdbcs	r0, {r0, r2, r3, r5}
   3c9bc:			; <UNDEFINED> instruction: 0xf080fab0
   3c9c0:	subsne	lr, r0, pc, asr #20
   3c9c4:	andcs	fp, r0, r8, lsl #30
   3c9c8:	bcs	17a96b0 <full_module_path@@Base+0x1730148>
   3c9cc:	bcs	6c634 <file_old_total@@Base+0x3384>
   3c9d0:	andeq	pc, r1, ip, lsl #2
   3c9d4:			; <UNDEFINED> instruction: 0x212dbf04
   3c9d8:	smlawble	r6, r4, r6, r4
   3c9dc:	svclt	0x0008428f
   3c9e0:	ldrmi	r2, [r3], -r1, lsl #12
   3c9e4:	mvnle	r2, sp, asr fp
   3c9e8:	svclt	0x00182f2f
   3c9ec:	addsle	r4, r4, lr, lsr #5
   3c9f0:	stmiavc	fp!, {r0, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   3c9f4:	stfeqd	f7, [r2], {5}
   3c9f8:	strb	r2, [r7, r1, lsl #10]
   3c9fc:	adcsle	r2, r8, r0, lsl #20
   3ca00:			; <UNDEFINED> instruction: 0xf10c4297
   3ca04:			; <UNDEFINED> instruction: 0xf89c0002
   3ca08:	svclt	0x00033002
   3ca0c:			; <UNDEFINED> instruction: 0x46844639
   3ca10:	ldrmi	r2, [r1], -r1, lsl #12
   3ca14:	pkhbtmi	fp, r4, r8, lsl #30
   3ca18:	blcs	17369b0 <full_module_path@@Base+0x16bd448>
   3ca1c:	bcs	ef0e28 <full_module_path@@Base+0xe778c0>
   3ca20:			; <UNDEFINED> instruction: 0xf10cd01e
   3ca24:	ldrmi	r0, [r9], -r1, lsl #24
   3ca28:	bcs	1776990 <full_module_path@@Base+0x16fd428>
   3ca2c:	mulcc	r2, ip, r8
   3ca30:	adcsmi	sp, sl, #14
   3ca34:	stfeqd	f7, [r1], {-0}
   3ca38:	andcs	fp, r0, #52, 30	; 0xd0
   3ca3c:	adcsmi	r2, r9, #268435456	; 0x10000000
   3ca40:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   3ca44:	andcs	fp, r0, #136, 30	; 0x220
   3ca48:	svclt	0x00182a00
   3ca4c:	strb	r2, [r9, r1, lsl #12]
   3ca50:	andeq	pc, r2, ip, lsl #2
   3ca54:	addle	r2, ip, r0, lsl #22
   3ca58:			; <UNDEFINED> instruction: 0xf89c461a
   3ca5c:	strb	r3, [r8, r3]!
   3ca60:	mulne	r2, ip, r8
   3ca64:	movweq	pc, #8460	; 0x210c	; <UNPREDICTABLE>
   3ca68:	addle	r2, r2, r0, lsl #18
   3ca6c:	ldrmi	r4, [r8], sl, lsl #12
   3ca70:			; <UNDEFINED> instruction: 0xf818e004
   3ca74:	bcs	48680 <_IO_stdin_used@@Base+0x2e08>
   3ca78:	svcge	0x007bf43f
   3ca7c:	mvnsle	r2, sp, asr sl
   3ca80:	andeq	lr, r3, #168, 22	; 0x2a000
   3ca84:	strble	r3, [r9], #-2561	; 0xfffff5ff
   3ca88:	stceq	8, cr15, [r1], {24}
   3ca8c:	cmple	r5, sl, lsr r8
   3ca90:	suble	r2, sp, r5, lsl #20
   3ca94:			; <UNDEFINED> instruction: 0xf47f2a06
   3ca98:	ldmdbcs	r8!, {r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}^
   3ca9c:	svcge	0x0069f47f
   3caa0:	ldrmi	r9, [r8], -r0, lsl #18
   3caa4:	ldmda	r2!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3caa8:	stmdacs	r0, {r0, r2, ip, pc}
   3caac:	svcge	0x0061f47f
   3cab0:	cdp	7, 5, cr15, cr14, cr9, {6}
   3cab4:	stmdbls	r5, {r2, r6, r7, r9, sl, lr}
   3cab8:	svccc	0x0001f81c
   3cabc:			; <UNDEFINED> instruction: 0xf8326802
   3cac0:			; <UNDEFINED> instruction: 0xf4122009
   3cac4:	svclt	0x00185f80
   3cac8:	str	r2, [fp, r1, lsl #12]
   3cacc:			; <UNDEFINED> instruction: 0xf0842401
   3cad0:	ldrbmi	r0, [r3], -r1, lsl #8
   3cad4:			; <UNDEFINED> instruction: 0xf853b94e
   3cad8:	svccs	0x00007b04
   3cadc:	svcge	0x0049f43f
   3cae0:			; <UNDEFINED> instruction: 0x469a783e
   3cae4:	mcrcs	6, 0, r4, cr0, cr3, {2}
   3cae8:			; <UNDEFINED> instruction: 0x4652d0f5
   3caec:			; <UNDEFINED> instruction: 0x46284639
   3caf0:	svclt	0x00142e2f
   3caf4:			; <UNDEFINED> instruction: 0xf0042600
   3caf8:			; <UNDEFINED> instruction: 0xf7ff0601
   3cafc:	smlaltblt	pc, r0, r7, lr	; <UNPREDICTABLE>
   3cb00:	svclt	0x00181c83
   3cb04:			; <UNDEFINED> instruction: 0x43232301
   3cb08:	svcge	0x0008f47f
   3cb0c:	smlsdxcc	r1, lr, r8, r7
   3cb10:	mcrcs	7, 0, lr, cr0, cr15, {6}
   3cb14:			; <UNDEFINED> instruction: 0xf06fd0fa
   3cb18:	ldrbt	r0, [pc], r1
   3cb1c:			; <UNDEFINED> instruction: 0xf10c2f5b
   3cb20:			; <UNDEFINED> instruction: 0xf04f0c01
   3cb24:			; <UNDEFINED> instruction: 0xf04f015b
   3cb28:	svclt	0x0008033a
   3cb2c:	ldr	r2, [lr, -r1, lsl #12]!
   3cb30:	eorle	r2, ip, r1, ror #18
   3cb34:	subsle	r2, fp, r2, ror #18
   3cb38:	suble	r2, r2, r3, ror #18
   3cb3c:			; <UNDEFINED> instruction: 0xf0002964
   3cb40:	stmdbcs	r7!, {r1, r3, r4, r7, pc}^
   3cb44:	addhi	pc, r2, r0
   3cb48:			; <UNDEFINED> instruction: 0xf000296c
   3cb4c:	ldmdbcs	r0!, {r1, r6, r7, pc}^
   3cb50:	adchi	pc, r8, r0
   3cb54:			; <UNDEFINED> instruction: 0xf0002973
   3cb58:	ldmdbcs	r5!, {r0, r1, r3, r5, r6, r7, pc}^
   3cb5c:	svcge	0x0009f47f
   3cb60:	ldrmi	r9, [r8], -r1, lsl #18
   3cb64:			; <UNDEFINED> instruction: 0xf7c92205
   3cb68:	ldrdls	lr, [r5], -r2
   3cb6c:			; <UNDEFINED> instruction: 0xf47f2800
   3cb70:			; <UNDEFINED> instruction: 0xf7c9af00
   3cb74:			; <UNDEFINED> instruction: 0x46c4edfe
   3cb78:			; <UNDEFINED> instruction: 0xf81c9905
   3cb7c:	stmdavs	r2, {r0, r8, r9, sl, fp, ip, sp}
   3cb80:	andcs	pc, r9, r2, lsr r8	; <UNPREDICTABLE>
   3cb84:	svcvc	0x0080f412
   3cb88:			; <UNDEFINED> instruction: 0x2601bf18
   3cb8c:	ldmdbmi	sl!, {r1, r3, r5, r8, r9, sl, sp, lr, pc}^
   3cb90:	andls	r4, r7, #24, 12	; 0x1800000
   3cb94:	movwls	r4, #25721	; 0x6479
   3cb98:	svc	0x00b8f7c9
   3cb9c:	andcc	lr, r6, #3620864	; 0x374000
   3cba0:	stmdacs	r0, {r0, r2, ip, pc}
   3cba4:			; <UNDEFINED> instruction: 0xf7c9d13b
   3cba8:	strbmi	lr, [r4], r4, ror #27
   3cbac:			; <UNDEFINED> instruction: 0xf81c9905
   3cbb0:	stmdavs	r2, {r0, r8, r9, sl, fp, ip, sp}
   3cbb4:	andcs	pc, r9, r2, lsr r8	; <UNPREDICTABLE>
   3cbb8:	svceq	0x0008f012
   3cbbc:			; <UNDEFINED> instruction: 0x2601bf18
   3cbc0:	stmdbmi	lr!, {r4, r8, r9, sl, sp, lr, pc}^
   3cbc4:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   3cbc8:	svc	0x00a0f7c9
   3cbcc:	stmdacs	r0, {r0, r2, ip, pc}
   3cbd0:	mcrge	4, 6, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   3cbd4:	stcl	7, cr15, [ip, #804]	; 0x324
   3cbd8:	stmdbls	r5, {r2, r6, r7, r9, sl, lr}
   3cbdc:	svccc	0x0001f81c
   3cbe0:			; <UNDEFINED> instruction: 0xf8326802
   3cbe4:			; <UNDEFINED> instruction: 0xf0122009
   3cbe8:	svclt	0x00180f02
   3cbec:	ldrbt	r2, [r9], r1, lsl #12
   3cbf0:	ldrmi	r4, [r8], -r3, ror #18
   3cbf4:			; <UNDEFINED> instruction: 0xf7c94479
   3cbf8:	andls	lr, r5, sl, lsl #31
   3cbfc:			; <UNDEFINED> instruction: 0xf47f2800
   3cc00:			; <UNDEFINED> instruction: 0xf7c9aeb8
   3cc04:			; <UNDEFINED> instruction: 0x46c4edb6
   3cc08:			; <UNDEFINED> instruction: 0xf81c9905
   3cc0c:	stmdavs	r2, {r0, r8, r9, sl, fp, ip, sp}
   3cc10:	andcs	pc, r9, r2, lsr r8	; <UNPREDICTABLE>
   3cc14:	svceq	0x0001f012
   3cc18:			; <UNDEFINED> instruction: 0x2601bf18
   3cc1c:	ldmdbmi	r9, {r1, r5, r6, r7, r9, sl, sp, lr, pc}^
   3cc20:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   3cc24:	svc	0x0072f7c9
   3cc28:	stmdacs	r0, {r0, r2, ip, pc}
   3cc2c:	mcrge	4, 5, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
   3cc30:	ldc	7, cr15, [lr, #804]	; 0x324
   3cc34:	stmdbls	r5, {r2, r6, r7, r9, sl, lr}
   3cc38:	svccc	0x0001f81c
   3cc3c:			; <UNDEFINED> instruction: 0xf8326802
   3cc40:			; <UNDEFINED> instruction: 0xf4122009
   3cc44:	svclt	0x00186f80
   3cc48:	strb	r2, [fp], r1, lsl #12
   3cc4c:	ldrmi	r4, [r8], -lr, asr #18
   3cc50:			; <UNDEFINED> instruction: 0xf7c94479
   3cc54:	stmdacs	r0, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   3cc58:	mcrge	4, 4, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
   3cc5c:	stc	7, cr15, [r8, #804]	; 0x324
   3cc60:	strbmi	r2, [r4], r0, lsl #2
   3cc64:	svccc	0x0001f81c
   3cc68:			; <UNDEFINED> instruction: 0xf9326802
   3cc6c:	addmi	r2, sl, #9
   3cc70:			; <UNDEFINED> instruction: 0x2601bfb8
   3cc74:	stmdbmi	r5, {r1, r2, r4, r5, r7, r9, sl, sp, lr, pc}^
   3cc78:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   3cc7c:	svc	0x0046f7c9
   3cc80:	stmdacs	r0, {r0, r2, ip, pc}
   3cc84:	mrcge	4, 3, APSR_nzcv, cr5, cr15, {3}
   3cc88:	ldcl	7, cr15, [r2, #-804]!	; 0xfffffcdc
   3cc8c:	stmdbls	r5, {r2, r6, r7, r9, sl, lr}
   3cc90:	svccc	0x0001f81c
   3cc94:			; <UNDEFINED> instruction: 0xf8326802
   3cc98:			; <UNDEFINED> instruction: 0xf4122009
   3cc9c:	svclt	0x00186f00
   3cca0:	ldr	r2, [pc], r1, lsl #12
   3cca4:	stmdbls	r3, {r3, r4, r9, sl, lr}
   3cca8:	movwls	r2, #25093	; 0x6205
   3ccac:	svc	0x002ef7c9
   3ccb0:	andls	r9, r5, r6, lsl #22
   3ccb4:			; <UNDEFINED> instruction: 0xf7c9bb28
   3ccb8:			; <UNDEFINED> instruction: 0x46c4ed5c
   3ccbc:			; <UNDEFINED> instruction: 0xf81c9905
   3ccc0:	stmdavs	r2, {r0, r8, r9, sl, fp, ip, sp}
   3ccc4:	andcs	pc, r9, r2, lsr r8	; <UNPREDICTABLE>
   3ccc8:	svcmi	0x0080f412
   3cccc:			; <UNDEFINED> instruction: 0x2601bf18
   3ccd0:	stmdbmi	pc!, {r3, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   3ccd4:	andcs	r4, r5, #24, 12	; 0x1800000
   3ccd8:			; <UNDEFINED> instruction: 0xf7c94479
   3ccdc:	andls	lr, r5, r8, lsl pc
   3cce0:			; <UNDEFINED> instruction: 0xf47f2800
   3cce4:			; <UNDEFINED> instruction: 0xf7c9ae46
   3cce8:	strbmi	lr, [r4], r4, asr #26
   3ccec:			; <UNDEFINED> instruction: 0xf81c9905
   3ccf0:	stmdavs	r2, {r0, r8, r9, sl, fp, ip, sp}
   3ccf4:	andcs	pc, r9, r2, lsr r8	; <UNPREDICTABLE>
   3ccf8:	svcvc	0x0000f412
   3ccfc:			; <UNDEFINED> instruction: 0x2601bf18
   3cd00:	stmdbls	r4, {r4, r5, r6, r9, sl, sp, lr, pc}
   3cd04:	andcs	r4, r5, #24, 12	; 0x1800000
   3cd08:	svc	0x0000f7c9
   3cd0c:	stmdacs	r0, {r0, r2, ip, pc}
   3cd10:	mcrge	4, 1, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   3cd14:	stc	7, cr15, [ip, #-804]!	; 0xfffffcdc
   3cd18:	stmdbls	r5, {r2, r6, r7, r9, sl, lr}
   3cd1c:	svccc	0x0001f81c
   3cd20:			; <UNDEFINED> instruction: 0xf8326802
   3cd24:			; <UNDEFINED> instruction: 0xf0122009
   3cd28:	svclt	0x00180f04
   3cd2c:	ldrb	r2, [r9], -r1, lsl #12
   3cd30:	ldrmi	r9, [r8], -r2, lsl #18
   3cd34:			; <UNDEFINED> instruction: 0xf7c92205
   3cd38:	andls	lr, r5, sl, ror #29
   3cd3c:			; <UNDEFINED> instruction: 0xf47f2800
   3cd40:			; <UNDEFINED> instruction: 0xf7c9ae18
   3cd44:			; <UNDEFINED> instruction: 0x46c4ed16
   3cd48:			; <UNDEFINED> instruction: 0xf81c9905
   3cd4c:	stmdavs	r2, {r0, r8, r9, sl, fp, ip, sp}
   3cd50:	andcs	pc, r9, r2, lsr r8	; <UNPREDICTABLE>
   3cd54:	svcpl	0x0000f412
   3cd58:			; <UNDEFINED> instruction: 0x2601bf18
   3cd5c:	svclt	0x0000e642
   3cd60:	muleq	r3, r0, r8
   3cd64:	andeq	r5, r1, r6, lsl r4
   3cd68:	andeq	r5, r1, r2, lsl #8
   3cd6c:	andeq	r5, r1, r0, ror #5
   3cd70:	andeq	r5, r1, r4, asr #5
   3cd74:	andeq	r5, r1, r6, asr #5
   3cd78:	muleq	r1, r8, r0
   3cd7c:	andeq	r5, r1, lr, ror r0
   3cd80:	andeq	r5, r1, r8, asr #32
   3cd84:	andeq	r5, r1, r2, lsl r0
   3cd88:	andeq	r5, r1, r4
   3cd8c:	ldrdeq	r4, [r1], -r2
   3cd90:	andeq	r4, r1, r4, lsl #31
   3cd94:	mvnsmi	lr, #737280	; 0xb4000
   3cd98:			; <UNDEFINED> instruction: 0xf8d04605
   3cd9c:	strmi	r9, [pc], -r0
   3cda0:	ldrdcc	pc, [r0], -r9
   3cda4:	mvnlt	r4, r8, asr #13
   3cda8:	svccc	0x0004f858
   3cdac:	mvnsle	r2, r0, lsl #22
   3cdb0:	andsle	r4, r7, r1, asr #11
   3cdb4:			; <UNDEFINED> instruction: 0xf8584646
   3cdb8:	strtmi	r4, [r0], -r4, lsl #26
   3cdbc:	ldcl	7, cr15, [ip], #804	; 0x324
   3cdc0:	cdpne	8, 5, cr1, cr10, cr3, {1}
   3cdc4:	stmdble	r2, {r2, r4, r7, r9, lr}
   3cdc8:	addsmi	lr, ip, #63438848	; 0x3c80000
   3cdcc:			; <UNDEFINED> instruction: 0x4618d0f0
   3cdd0:			; <UNDEFINED> instruction: 0xf8103b01
   3cdd4:	bcs	c07de0 <full_module_path@@Base+0xb8e878>
   3cdd8:	svccc	0x0001d1f7
   3cddc:	strdvs	sp, [lr], -r5	; <UNPREDICTABLE>
   3cde0:	mvnshi	lr, #12386304	; 0xbd0000
   3cde4:	svclt	0x00052f01
   3cde8:	movweq	pc, #16648	; 0x4108	; <UNPREDICTABLE>
   3cdec:	ldrdeq	pc, [r0], -r8
   3cdf0:	eorvs	r2, fp, r0
   3cdf4:	mvnshi	lr, #12386304	; 0xbd0000
   3cdf8:	strlt	r4, [r8, #-2565]	; 0xfffff5fb
   3cdfc:	andcc	r4, r4, #2046820352	; 0x7a000000
   3ce00:	stc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
   3ce04:	andeq	pc, r1, r0, lsr #3
   3ce08:			; <UNDEFINED> instruction: 0xf080fab0
   3ce0c:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   3ce10:	andeq	sl, r3, r0, lsl #6
   3ce14:	movwcs	fp, #5392	; 0x1510
   3ce18:	ldrbtmi	r4, [ip], #-3079	; 0xfffff3f9
   3ce1c:			; <UNDEFINED> instruction: 0xf8424622
   3ce20:			; <UNDEFINED> instruction: 0xf7ff3b08
   3ce24:	movwcs	pc, #3347	; 0xd13	; <UNPREDICTABLE>
   3ce28:			; <UNDEFINED> instruction: 0xf1a06023
   3ce2c:	blx	fec3ce38 <full_module_path@@Base+0xfebc38d0>
   3ce30:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   3ce34:	svclt	0x0000bd10
   3ce38:	andeq	sl, r3, r2, ror #5
   3ce3c:			; <UNDEFINED> instruction: 0x4605b5f0
   3ce40:	addlt	r4, r3, r5, lsr #16
   3ce44:	vnmlsne.f64	d4, d6, d21
   3ce48:	tstls	r0, r8, ror r4
   3ce4c:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
   3ce50:			; <UNDEFINED> instruction: 0xf04f9301
   3ce54:	ldcle	3, cr0, [r6], #-0
   3ce58:	tstcc	r4, ip, lsl #16
   3ce5c:			; <UNDEFINED> instruction: 0xb1a49100
   3ce60:	strtmi	r9, [r1], -r0, lsl #30
   3ce64:	ldrtmi	r4, [sl], -r8, lsr #12
   3ce68:	ldc2l	7, cr15, [r0], #1020	; 0x3fc
   3ce6c:	andle	r2, sp, r1, lsl #16
   3ce70:	svclt	0x00181c43
   3ce74:	b	505a80 <full_module_path@@Base+0x48c518>
   3ce78:	ldrdle	r7, [r6], -r6
   3ce7c:	ldmdblt	fp!, {r0, r1, r5, fp, ip, sp, lr}^
   3ce80:	smladxcc	r4, ip, r8, r6
   3ce84:	stccs	7, cr9, [r0], {-0}
   3ce88:	strdcs	sp, [r0], -r8
   3ce8c:	blmi	50f6e4 <full_module_path@@Base+0x49617c>
   3ce90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3ce94:	blls	96f04 <full_module_path@@Base+0x1d99c>
   3ce98:	tstle	sl, sl, asr r0
   3ce9c:	ldcllt	0, cr11, [r0, #12]!
   3cea0:			; <UNDEFINED> instruction: 0xf1042b2f
   3cea4:	mvnle	r0, r1, lsl #8
   3cea8:			; <UNDEFINED> instruction: 0x4621463a
   3ceac:			; <UNDEFINED> instruction: 0xf7ff4628
   3ceb0:	stcne	12, cr15, [r2], {205}	; 0xcd
   3ceb4:	andeq	pc, r2, #50	; 0x32
   3ceb8:			; <UNDEFINED> instruction: 0xf1a0d0e0
   3cebc:	blx	fec3cec8 <full_module_path@@Base+0xfebc3960>
   3cec0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   3cec4:	ldrtmi	lr, [r1], -r2, ror #15
   3cec8:			; <UNDEFINED> instruction: 0xf7ff4668
   3cecc:	strmi	pc, [r4], -r3, ror #30
   3ced0:			; <UNDEFINED> instruction: 0xf7c9e7c5
   3ced4:	svclt	0x0000ead6
   3ced8:	strdeq	r9, [r2], -ip
   3cedc:	andeq	r0, r0, ip, lsr #7
   3cee0:			; <UNDEFINED> instruction: 0x00029ab4
   3cee4:			; <UNDEFINED> instruction: 0x4604b510
   3cee8:	addlt	r4, r2, sp, lsl r8
   3ceec:	bcs	4fb68 <_IO_stdin_used@@Base+0xa2f0>
   3cef0:	tstls	r0, r8, ror r4
   3cef4:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
   3cef8:			; <UNDEFINED> instruction: 0xf04f9301
   3cefc:	stcle	3, cr0, [r6], #-0
   3cf00:	tstcc	r4, r8, lsl #16
   3cf04:	biclt	r9, r0, r0, lsl #2
   3cf08:	blls	5af98 <_dist_code@@Base+0x83f0>
   3cf0c:	ands	fp, r0, sl, lsl r9
   3cf10:	bleq	17b064 <full_module_path@@Base+0x101afc>
   3cf14:	stmdavc	r1, {r3, r7, r8, ip, sp, pc}
   3cf18:	rscsle	r2, r9, r0, lsl #18
   3cf1c:			; <UNDEFINED> instruction: 0xd10b4291
   3cf20:	svccs	0x0001f814
   3cf24:	bcs	48f30 <_IO_stdin_used@@Base+0x36b8>
   3cf28:	strd	sp, [r2], -r5
   3cf2c:	bleq	17b080 <full_module_path@@Base+0x101b18>
   3cf30:	stmdavc	r2, {r4, r7, r8, ip, sp, pc}
   3cf34:	rscsle	r2, r9, r0, lsl #20
   3cf38:	bmi	304f40 <full_module_path@@Base+0x28b9d8>
   3cf3c:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   3cf40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3cf44:	subsmi	r9, sl, r1, lsl #22
   3cf48:	andlt	sp, r2, r8, lsl #2
   3cf4c:			; <UNDEFINED> instruction: 0x4611bd10
   3cf50:			; <UNDEFINED> instruction: 0xf7ff4668
   3cf54:	bfc	pc, (invalid: 30:22)	; <UNPREDICTABLE>
   3cf58:	strb	r2, [lr, r1]!
   3cf5c:	b	fe47ae88 <full_module_path@@Base+0xfe401920>
   3cf60:	andeq	r9, r2, r4, asr sl
   3cf64:	andeq	r0, r0, ip, lsr #7
   3cf68:	andeq	r9, r2, r6, lsl #20
   3cf6c:	andeq	r0, r0, r0
   3cf70:			; <UNDEFINED> instruction: 0x4606b5f8
   3cf74:	strmi	r4, [pc], -r8, lsl #12
   3cf78:			; <UNDEFINED> instruction: 0xf7c94614
   3cf7c:			; <UNDEFINED> instruction: 0x4605ec1e
   3cf80:	adcmi	fp, r0, #92, 2
   3cf84:	svclt	0x002c4639
   3cf88:	ldrbtcc	pc, [pc], #260	; 3cf90 <fchmod@plt+0x363d4>	; <UNPREDICTABLE>
   3cf8c:	ldrtmi	r4, [r0], -r4, lsl #12
   3cf90:			; <UNDEFINED> instruction: 0xf7c94622
   3cf94:	movwcs	lr, #2588	; 0xa1c
   3cf98:			; <UNDEFINED> instruction: 0x46285533
   3cf9c:	svclt	0x0000bdf8
   3cfa0:	mvnsmi	lr, sp, lsr #18
   3cfa4:	ldrmi	r4, [r5], -lr, lsl #12
   3cfa8:			; <UNDEFINED> instruction: 0xf7c94607
   3cfac:	strmi	lr, [r4], -r6, lsl #24
   3cfb0:			; <UNDEFINED> instruction: 0xf7c94630
   3cfb4:	cdpne	12, 6, cr14, cr11, cr2, {0}
   3cfb8:	bl	14da4c <full_module_path@@Base+0xd44e4>
   3cfbc:	stmdble	sp, {fp}
   3cfc0:	ldrtmi	r1, [r1], -sp, lsr #22
   3cfc4:	svclt	0x009a4285
   3cfc8:	rscscc	pc, pc, r5, lsl #2
   3cfcc:	strbmi	r1, [r5], -r5, lsr #16
   3cfd0:	ldmdbne	r8!, {r1, r9, sl, lr}
   3cfd4:	ldmib	sl!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3cfd8:	ldrbpl	r2, [fp, #-768]!	; 0xfffffd00
   3cfdc:	pop	{r6, r9, sl, lr}
   3cfe0:	svclt	0x000081f0
   3cfe4:			; <UNDEFINED> instruction: 0xf7c92100
   3cfe8:	svclt	0x0000bb15
   3cfec:	svcmi	0x00f0e92d
   3cff0:	ldmibmi	pc, {r0, r2, r3, r9, sl, lr}^	; <UNPREDICTABLE>
   3cff4:	blmi	ff80ea64 <full_module_path@@Base+0xff7954fc>
   3cff8:	ldrbtmi	fp, [r9], #-147	; 0xffffff6d
   3cffc:	ldrmi	r4, [r6], -r4, lsl #12
   3d000:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   3d004:			; <UNDEFINED> instruction: 0xf04f9311
   3d008:	bcs	3dc10 <fchmod@plt+0x37054>
   3d00c:	addhi	pc, pc, r0, asr #32
   3d010:	ldrbtmi	r4, [fp], #-3033	; 0xfffff427
   3d014:	smlsdcc	r1, pc, r8, r6	; <UNPREDICTABLE>
   3d018:	streq	pc, [r3, -r7]
   3d01c:	blmi	ff6151a0 <full_module_path@@Base+0xff59bc38>
   3d020:	movwcc	r4, #33915	; 0x847b
   3d024:	strbne	lr, [r7, r3, lsl #22]
   3d028:	ldmdaeq	pc!, {r0, r1, r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3d02c:	svceq	0x0000f1ba
   3d030:	ldrbmi	sp, [r0], -r5, rrx
   3d034:	bl	ff07af60 <full_module_path@@Base+0xff0019f8>
   3d038:	bl	fea4e984 <full_module_path@@Base+0xfe9d541c>
   3d03c:	mcrrne	8, 0, r0, r2, cr0
   3d040:			; <UNDEFINED> instruction: 0xf7ff4640
   3d044:	b	157cea0 <full_module_path@@Base+0x1503938>
   3d048:			; <UNDEFINED> instruction: 0xf1080305
   3d04c:	svclt	0x000437ff
   3d050:			; <UNDEFINED> instruction: 0xf8082330
   3d054:	subsle	r3, sp, r1, lsl #24
   3d058:	movwcs	r2, #522	; 0x20a
   3d05c:	strtmi	r4, [r9], -r0, lsr #12
   3d060:	blx	febf9088 <full_module_path@@Base+0xfeb7fb20>
   3d064:			; <UNDEFINED> instruction: 0xf1752c00
   3d068:	sbcslt	r0, r2, #0, 6
   3d06c:	tsthi	r3, r0, lsl #5	; <UNPREDICTABLE>
   3d070:	mvnscc	pc, #79	; 0x4f
   3d074:	eorseq	pc, r0, #-2147483600	; 0x80000030
   3d078:	strtmi	r4, [r9], -r0, lsr #12
   3d07c:	stccs	8, cr15, [r1], {8}
   3d080:	andeq	pc, r9, #111	; 0x6f
   3d084:	blx	fe7790ac <full_module_path@@Base+0xfe6ffb44>
   3d088:	strmi	r4, [sp], -r4, lsl #12
   3d08c:	movweq	lr, #23124	; 0x5a54
   3d090:	ldrtmi	fp, [fp], -r4, lsl #30
   3d094:	streq	pc, [r2, -r8, lsr #3]
   3d098:			; <UNDEFINED> instruction: 0xf04fd039
   3d09c:	blmi	fee3fca8 <full_module_path@@Base+0xfedc6740>
   3d0a0:	ldrbtmi	r4, [fp], #-1753	; 0xfffff927
   3d0a4:	mulge	r0, r3, r8
   3d0a8:			; <UNDEFINED> instruction: 0xf1b9e021
   3d0ac:	svclt	0x000b0f03
   3d0b0:	stcge	8, cr15, [r1], {7}
   3d0b4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   3d0b8:	strbmi	r3, [r3], -r2, lsl #30
   3d0bc:			; <UNDEFINED> instruction: 0xf04fbf0e
   3d0c0:	ldrtmi	r0, [r8], r1, lsl #18
   3d0c4:			; <UNDEFINED> instruction: 0x4620461f
   3d0c8:	andcs	r4, sl, #42991616	; 0x2900000
   3d0cc:			; <UNDEFINED> instruction: 0xf0082300
   3d0d0:			; <UNDEFINED> instruction: 0x4620fa77
   3d0d4:	movwcs	r4, #1577	; 0x629
   3d0d8:			; <UNDEFINED> instruction: 0xf8083230
   3d0dc:	andcs	r2, sl, #256	; 0x100
   3d0e0:	blx	1bf9108 <full_module_path@@Base+0x1b7fba0>
   3d0e4:	strmi	r4, [sp], -r4, lsl #12
   3d0e8:	movweq	lr, #23124	; 0x5a54
   3d0ec:			; <UNDEFINED> instruction: 0xf107d00a
   3d0f0:	mcrcs	8, 0, r3, cr0, cr15, {7}
   3d0f4:			; <UNDEFINED> instruction: 0x4643d1d9
   3d0f8:			; <UNDEFINED> instruction: 0x461f46b8
   3d0fc:			; <UNDEFINED> instruction: 0xf887e7e3
   3d100:			; <UNDEFINED> instruction: 0xe7a0a07f
   3d104:	svceq	0x0000f1bb
   3d108:	ldrtmi	sp, [fp], -r4
   3d10c:	eorcs	r3, sp, #1, 30
   3d110:	stccs	8, cr15, [r1], {3}
   3d114:	blmi	fe60fb88 <full_module_path@@Base+0xfe596620>
   3d118:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3d11c:	blls	49718c <full_module_path@@Base+0x41dc24>
   3d120:			; <UNDEFINED> instruction: 0xf040405a
   3d124:	ldrtmi	r8, [r8], -r8, lsl #2
   3d128:	pop	{r0, r1, r4, ip, sp, pc}
   3d12c:	svcmi	0x00968ff0
   3d130:	ldmdavc	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   3d134:			; <UNDEFINED> instruction: 0xf0002b00
   3d138:	blmi	fe55d38c <full_module_path@@Base+0xfe4e3e24>
   3d13c:	ldrbtmi	r2, [fp], #-3585	; 0xfffff1ff
   3d140:			; <UNDEFINED> instruction: 0xf107685f
   3d144:			; <UNDEFINED> instruction: 0xf0070701
   3d148:	subsvs	r0, pc, r3, lsl #14
   3d14c:	svcge	0x0067f77f
   3d150:	eorsle	r2, sp, r2, lsl #28
   3d154:	mvnscc	pc, #64, 4
   3d158:	stmdaeq	r3, {r2, r4, r8, r9, fp, sp, lr, pc}
   3d15c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3d160:	stmdbeq	r3, {r0, r2, r6, r8, r9, fp, sp, lr, pc}
   3d164:	strbmi	r2, [fp, #-768]	; 0xfffffd00
   3d168:	rscsvc	pc, lr, #64, 4
   3d16c:	strbmi	fp, [r2, #-3848]	; 0xfffff0f8
   3d170:	svcge	0x0055f4bf
   3d174:	strtmi	r4, [r9], -r0, lsr #12
   3d178:			; <UNDEFINED> instruction: 0xf9f4f008
   3d17c:	blvs	1c78800 <full_module_path@@Base+0x1bff298>
   3d180:			; <UNDEFINED> instruction: 0xf1752c00
   3d184:	mcrr	3, 0, r0, r1, cr0
   3d188:	vmov.32	d7[1], r0
   3d18c:	vqdmlsl.s<illegal width 8>	<illegal reg q11.5>, d0, d6
   3d190:	ldc	0, cr8, [pc, #536]	; 3d3b0 <fchmod@plt+0x367f4>
   3d194:	vcmp.f64	d5, d29
   3d198:	vsqrt.f64	d23, d5
   3d19c:			; <UNDEFINED> instruction: 0xf140fa10
   3d1a0:	umaalcs	r8, fp, r3, r0
   3d1a4:			; <UNDEFINED> instruction: 0xf04f4c7a
   3d1a8:	ldmdbmi	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   3d1ac:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
   3d1b0:	streq	pc, [r8, #-260]	; 0xfffffefc
   3d1b4:	tstls	r0, r4
   3d1b8:	sbcne	lr, r7, r5, lsl #22
   3d1bc:	blvc	f87f8 <full_module_path@@Base+0x7f290>
   3d1c0:	orrcs	r2, r0, r1, lsl #4
   3d1c4:	stcl	7, cr15, [r0], #804	; 0x324
   3d1c8:	bl	19736c <full_module_path@@Base+0x11de04>
   3d1cc:	str	r1, [r1, r7, asr #15]!
   3d1d0:	mvncc	pc, #64, 4
   3d1d4:	movwls	r1, #26851	; 0x68e3
   3d1d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3d1dc:	movweq	lr, #15173	; 0x3b45
   3d1e0:	ldmib	sp, {r0, r1, r2, r8, r9, ip, pc}^
   3d1e4:	movwcs	r0, #262	; 0x106
   3d1e8:	sbcvc	pc, lr, #64, 4
   3d1ec:	svclt	0x0008428b
   3d1f0:			; <UNDEFINED> instruction: 0xf4bf4282
   3d1f4:	qadd16mi	sl, r0, r4
   3d1f8:			; <UNDEFINED> instruction: 0xf0084629
   3d1fc:	vldr.16	s30, [pc, #358]	; 3d36a <fchmod@plt+0x367ae>
   3d200:			; <UNDEFINED> instruction: 0x2c006b54
   3d204:	movweq	pc, #373	; 0x175	; <UNPREDICTABLE>
   3d208:	bleq	638314 <full_module_path@@Base+0x5bedac>
   3d20c:	blvc	1f8c30 <full_module_path@@Base+0x17f6c8>
   3d210:	vmov.u16	sp, d4[3]
   3d214:	vsqrt.f64	d23, d6
   3d218:			; <UNDEFINED> instruction: 0xf100fa10
   3d21c:	cdp	0, 8, cr8, cr7, cr10, {4}
   3d220:	vmov.f64	d7, #70	; 0x3e300000  0.1718750
   3d224:	vsqrt.f64	d23, d6
   3d228:	svclt	0x0048fa10
   3d22c:	ldrle	r2, [r0], #-77	; 0xffffffb3
   3d230:	blvs	12388b4 <full_module_path@@Base+0x11bf34c>
   3d234:	blvc	1f8c58 <full_module_path@@Base+0x17f6f0>
   3d238:	blvc	ff1f8d10 <full_module_path@@Base+0xff17f7a8>
   3d23c:	blx	478e08 <full_module_path@@Base+0x3ff8a0>
   3d240:	mcr	15, 4, fp, cr7, cr10, {2}
   3d244:	subscs	r7, r4, r6, lsl #22
   3d248:	stccs	0, cr2, [r0], {71}	; 0x47
   3d24c:	movweq	pc, #373	; 0x175	; <UNPREDICTABLE>
   3d250:	mrrcmi	11, 6, sp, r1, cr12
   3d254:	mvnscc	pc, #79	; 0x4f
   3d258:	ldrbtmi	r4, [ip], #-2384	; 0xfffff6b0
   3d25c:			; <UNDEFINED> instruction: 0xe7a74479
   3d260:	blvc	fb88e4 <full_module_path@@Base+0xf3f37c>
   3d264:	bleq	9796a0 <full_module_path@@Base+0x900138>
   3d268:	teqgt	r4, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   3d26c:	ldrmi	r2, [r9], -r0, lsr #6
   3d270:	ldrbtmi	r2, [ip], #513	; 0x201
   3d274:	stc	6, cr4, [sp, #352]	; 0x160
   3d278:			; <UNDEFINED> instruction: 0xf8cd7b02
   3d27c:			; <UNDEFINED> instruction: 0xf7c9c000
   3d280:	ldrbmi	lr, [r8], -r4, lsl #25
   3d284:			; <UNDEFINED> instruction: 0xf7c9212e
   3d288:	stmdacs	r0, {r2, r5, r7, r9, fp, sp, lr, pc}
   3d28c:			; <UNDEFINED> instruction: 0x232cbf14
   3d290:	eorsvc	r2, fp, lr, lsr #6
   3d294:			; <UNDEFINED> instruction: 0x4647e751
   3d298:	bleq	793dc <backup_dir_buf@@Base+0xe94>
   3d29c:	ldc	6, cr14, [pc, #1020]	; 3d6a0 <fchmod@plt+0x36ae4>
   3d2a0:	vmov.u16	r5, d1[2]
   3d2a4:	vcmp.f64	d4, d7
   3d2a8:	vsqrt.f64	d23, d5
   3d2ac:			; <UNDEFINED> instruction: 0xf73ffa10
   3d2b0:	mcr	15, 1, sl, cr4, cr8, {3}
   3d2b4:	vldr	d7, [pc, #24]	; 3d2d4 <fchmod@plt+0x36718>
   3d2b8:			; <UNDEFINED> instruction: 0xeeb46b24
   3d2bc:	vsqrt.f64	d23, d6
   3d2c0:	strle	pc, [fp, #-2576]	; 0xfffff5f0
   3d2c4:	ands	r2, sp, sp, asr #32
   3d2c8:	blvc	1f8b6c <full_module_path@@Base+0x17f604>
   3d2cc:	blvc	ff1b8da4 <full_module_path@@Base+0xff13f83c>
   3d2d0:	blx	478e9c <full_module_path@@Base+0x3ff934>
   3d2d4:	subcs	fp, sp, r8, asr #30
   3d2d8:	svcge	0x0064f53f
   3d2dc:	blvs	678960 <full_module_path@@Base+0x5ff3f8>
   3d2e0:	blpl	6b8964 <full_module_path@@Base+0x63f3fc>
   3d2e4:	blvc	1f8b88 <full_module_path@@Base+0x17f620>
   3d2e8:	blvc	ff1b8dc0 <full_module_path@@Base+0xff13f858>
   3d2ec:	blx	478eb8 <full_module_path@@Base+0x3ff950>
   3d2f0:	mcr	15, 1, fp, cr7, cr10, {2}
   3d2f4:	subscs	r7, r4, r6, lsl #22
   3d2f8:	stccs	0, cr2, [r0], {71}	; 0x47
   3d2fc:	movweq	pc, #373	; 0x175	; <UNPREDICTABLE>
   3d300:	svcge	0x0050f6bf
   3d304:	blvc	1238dd0 <full_module_path@@Base+0x11bf868>
   3d308:	ldc	7, cr14, [pc, #304]	; 3d440 <fchmod@plt+0x36884>
   3d30c:	vmov.32	r5, d1[1]
   3d310:	vcmp.f64	d4, d7
   3d314:	vsqrt.f64	d23, d5
   3d318:			; <UNDEFINED> instruction: 0xdc0afa10
   3d31c:	blvc	1f8d34 <full_module_path@@Base+0x17f7cc>
   3d320:	blvc	ff1f8df8 <full_module_path@@Base+0xff17f890>
   3d324:	blx	478ef0 <full_module_path@@Base+0x3ff988>
   3d328:	subcs	sp, sp, r2, lsl #11
   3d32c:	blvc	1238df8 <full_module_path@@Base+0x11bf890>
   3d330:	subcs	lr, fp, pc, lsl #15
   3d334:			; <UNDEFINED> instruction: 0xf7c9e78d
   3d338:	svclt	0x0000e8a4
   3d33c:	andhi	pc, r0, pc, lsr #7
   3d340:	andeq	r0, r0, r0
   3d344:	svccc	0x00500000
   3d348:	andeq	r0, r0, r0
   3d34c:	addsmi	r0, r0, r0
   3d350:	andeq	r0, r0, r0
   3d354:	addmi	r4, pc, r0
   3d358:	mvnpl	r8, pc, lsl r5
   3d35c:			; <UNDEFINED> instruction: 0x40091eb8
   3d360:	andeq	r0, r0, r0
   3d364:	addsgt	r0, r0, r0
   3d368:	andeq	r0, r0, r0
   3d36c:	addgt	r4, pc, r0
   3d370:	andeq	r9, r2, sl, asr #18
   3d374:	andeq	r0, r0, ip, lsr #7
   3d378:	strdeq	sl, [r3], -r6
   3d37c:	andeq	sl, r3, r8, ror #1
   3d380:	andeq	sl, r3, r6, rrx
   3d384:	andeq	r9, r2, ip, lsr #16
   3d388:	ldrdeq	r9, [r3], -r8
   3d38c:	andeq	r9, r3, sl, asr #31
   3d390:	andeq	r9, r3, ip, asr pc
   3d394:	andeq	r4, r1, r2, ror #21
   3d398:	andeq	r9, r3, lr, lsr #29
   3d39c:	andeq	r4, r1, r4, lsr sl
   3d3a0:	andeq	r4, r1, sl, lsl sl
   3d3a4:	orrcs	fp, r0, #48, 10	; 0xc000000
   3d3a8:	blhi	f8864 <full_module_path@@Base+0x7f2fc>
   3d3ac:	stcmi	6, cr4, [r4], #-20	; 0xffffffec
   3d3b0:	ldrbtmi	r4, [ip], #-2596	; 0xfffff5dc
   3d3b4:	blhi	1078e7c <full_module_path@@Base+0xfff914>
   3d3b8:			; <UNDEFINED> instruction: 0xf504b085
   3d3bc:	ldrbtmi	r7, [sl], #-1026	; 0xfffffbfe
   3d3c0:	strtmi	r9, [r0], -r1, lsl #2
   3d3c4:	ldrmi	r9, [r9], -r0, lsl #4
   3d3c8:	bleq	f8a04 <full_module_path@@Base+0x7f49c>
   3d3cc:			; <UNDEFINED> instruction: 0xf7c92201
   3d3d0:	movtlt	lr, #23516	; 0x5bdc
   3d3d4:	blvc	5f8a58 <full_module_path@@Base+0x57f4f0>
   3d3d8:	blhi	ff238eb0 <full_module_path@@Base+0xff1bf948>
   3d3dc:	blx	478fa8 <full_module_path@@Base+0x3ffa40>
   3d3e0:			; <UNDEFINED> instruction: 0xf7c9d41a
   3d3e4:	bmi	677b04 <full_module_path@@Base+0x5fe59c>
   3d3e8:	vqshl.s8	q2, q13, q1
   3d3ec:	stmdavs	r1, {r0, r3, r9, sp}
   3d3f0:	andcc	r4, r1, #20, 12	; 0x1400000
   3d3f4:			; <UNDEFINED> instruction: 0xf8317823
   3d3f8:	ldreq	r3, [fp, #-19]	; 0xffffffed
   3d3fc:	cfldrd	mvd13, [r1], {248}	; 0xf8
   3d400:			; <UNDEFINED> instruction: 0xf0080b18
   3d404:	strtmi	pc, [r3], -fp, asr #18
   3d408:	andlt	r4, r5, sl, lsr #12
   3d40c:	blhi	f8708 <full_module_path@@Base+0x7f1a0>
   3d410:	ldrhtmi	lr, [r0], -sp
   3d414:	stcllt	7, cr15, [sl, #1020]!	; 0x3fc
   3d418:	blvc	238a9c <full_module_path@@Base+0x1bf534>
   3d41c:	blhi	ff238ef4 <full_module_path@@Base+0xff1bf98c>
   3d420:	blx	478fec <full_module_path@@Base+0x3ffa84>
   3d424:			; <UNDEFINED> instruction: 0x4620dddd
   3d428:	ldc	0, cr11, [sp], #20
   3d42c:	vldmdblt	r0!, {d8}
   3d430:	andeq	r0, r0, r0
   3d434:	addmi	r4, pc, r0
   3d438:	andeq	r0, r0, r0
   3d43c:	addgt	r4, pc, r0
   3d440:	andeq	r9, r3, r6, asr sp
   3d444:	ldrdeq	r4, [r1], -sl
   3d448:	andeq	r9, r3, r0, lsr #26
   3d44c:	svclt	0x00004770
   3d450:	ldrcc	pc, [r0, #-2271]	; 0xfffff721
   3d454:	addsne	pc, r9, #74448896	; 0x4700000
   3d458:	svcmi	0x00f0e92d
   3d45c:	addslt	r4, r5, fp, ror r4
   3d460:	ldmdavs	fp, {r1, r2, fp, sp, lr}
   3d464:	addcs	pc, r2, #206569472	; 0xc500000
   3d468:	strtcc	pc, [r1], #1614	; 0x64e
   3d46c:	ldrbvs	pc, [r9], #1734	; 0x6c6	; <UNPREDICTABLE>
   3d470:	movwls	r9, #5122	; 0x1402
   3d474:	movwls	r1, #51379	; 0xc8b3
   3d478:	stmdavs	r1, {r0, r8, r9, fp, ip, pc}^
   3d47c:	ldmvs	ip, {r0, r1, r2, r7, fp, sp, lr}
   3d480:			; <UNDEFINED> instruction: 0x460d68db
   3d484:	smladxls	r8, r9, r9, r1
   3d488:			; <UNDEFINED> instruction: 0x0c03ea84
   3d48c:	strls	r9, [r7, #-2817]	; 0xfffff4ff
   3d490:			; <UNDEFINED> instruction: 0x8010f8d0
   3d494:	ldmvs	fp, {r2, r3, r4, r6, fp, sp, lr}
   3d498:			; <UNDEFINED> instruction: 0x0c04ea0c
   3d49c:	streq	lr, [r3, -r4, lsl #21]
   3d4a0:	ldmvs	ip, {r0, r8, r9, fp, ip, pc}^
   3d4a4:			; <UNDEFINED> instruction: 0x0c04ea8c
   3d4a8:	ldmvs	fp, {r2, r3, r4, fp, sp, lr}^
   3d4ac:	strtmi	r1, [r4], #2356	; 0x934
   3d4b0:	stcls	6, cr4, [r2, #-176]	; 0xffffff50
   3d4b4:	b	140e52c <full_module_path@@Base+0x1394fc4>
   3d4b8:	stmiavs	r3, {r2, r3, r4, r5, r6, sl, fp, ip, sp, lr}^
   3d4bc:	cfstrsls	mvf4, [r1, #-184]	; 0xffffff48
   3d4c0:	b	222cfc <full_module_path@@Base+0x1a9794>
   3d4c4:	movwls	r0, #38668	; 0x970c
   3d4c8:	b	fe1d7688 <full_module_path@@Base+0xfe15e120>
   3d4cc:	stmiavs	lr!, {r2, r3, r8, fp}
   3d4d0:	stmdavs	lr!, {r0, r1, r2, r4, r5, r6, lr}^
   3d4d4:	bl	24e578 <full_module_path@@Base+0x1d5010>
   3d4d8:	ldmibne	lr, {r2, r3, sl}
   3d4dc:	stmdbvs	r3, {r0, r1, r3, sl, ip, pc}^
   3d4e0:	ldrbvs	lr, [r7, -pc, asr #20]!
   3d4e4:	b	2a2cf8 <full_module_path@@Base+0x229790>
   3d4e8:	stmibvs	r6, {r0, r1, r2, r8, fp}
   3d4ec:	bleq	237f24 <full_module_path@@Base+0x1be9bc>
   3d4f0:	bl	1244fc <full_module_path@@Base+0xaaf94>
   3d4f4:			; <UNDEFINED> instruction: 0xf8d00a07
   3d4f8:	ldrtmi	lr, [r5], -r0, lsr #32
   3d4fc:	stmdavs	r4!, {r1, r2, r6, r9, fp, sp, lr}^
   3d500:	b	fe2a2930 <full_module_path@@Base+0xfe2293c8>
   3d504:	bvs	fe13f91c <full_module_path@@Base+0xfe0c63b4>
   3d508:	strls	r4, [r5], -r9, lsl #9
   3d50c:	b	1424d20 <full_module_path@@Base+0x13ab7b8>
   3d510:	stmibvs	r1, {r0, r3, r4, r5, r6, r8, fp, ip, lr}^
   3d514:	bleq	2b7d48 <full_module_path@@Base+0x23e7e0>
   3d518:	b	fe322538 <full_module_path@@Base+0xfe2a8fd0>
   3d51c:	bvs	ff140554 <full_module_path@@Base+0xff0c6fec>
   3d520:	tstls	r4, r6, ror #8
   3d524:	smlabbeq	r9, r7, sl, lr
   3d528:	b	140efdc <full_module_path@@Base+0x1395a74>
   3d52c:			; <UNDEFINED> instruction: 0x46253676
   3d530:	stcls	0, cr4, [fp], {49}	; 0x31
   3d534:	b	fe28d678 <full_module_path@@Base+0xfe214110>
   3d538:	ldrtmi	r0, [ip], #-262	; 0xfffffefa
   3d53c:	svcls	0x000444cb
   3d540:	ldrbtvc	lr, [r4], #-2639	; 0xfffff5b1
   3d544:	ldrsbtgt	pc, [r0], -r0	; <UNPREDICTABLE>
   3d548:	ldrtmi	r4, [r7], #-33	; 0xffffffdf
   3d54c:	smlabbeq	r9, r1, sl, lr
   3d550:	stmdbeq	r4, {r1, r2, r7, r9, fp, sp, lr, pc}
   3d554:	bl	3ce6a0 <full_module_path@@Base+0x355138>
   3d558:	strls	r0, [fp, #-2564]	; 0xfffff5fc
   3d55c:	cmnvs	r1, pc, asr #20
   3d560:	stmdbeq	r1, {r0, r3, r9, fp, sp, lr, pc}
   3d564:	streq	lr, [r6], -r9, lsl #21
   3d568:	stmdbeq	r1, {r2, r7, r9, fp, sp, lr, pc}
   3d56c:	mcrls	4, 0, r4, cr5, cr3, {5}
   3d570:	blpl	1f37eb4 <full_module_path@@Base+0x1ebe94c>
   3d574:	b	28e5b4 <full_module_path@@Base+0x21504c>
   3d578:	b	fe27f9ac <full_module_path@@Base+0xfe206444>
   3d57c:	b	fe07e594 <full_module_path@@Base+0xfe00502c>
   3d580:	strtmi	r0, [r7], #-2315	; 0xfffff6f5
   3d584:	b	14245a4 <full_module_path@@Base+0x13ab03c>
   3d588:	ldrbmi	r3, [ip], #-1911	; 0xfffff889
   3d58c:	stmdbeq	r7, {r0, r3, r9, fp, sp, lr, pc}
   3d590:	stmdbeq	r1, {r0, r3, r7, r9, fp, sp, lr, pc}
   3d594:	smlabbeq	r7, fp, sl, lr
   3d598:	ldrdls	r4, [r3, -r1]
   3d59c:	strtmi	r9, [sl], r3, lsl #18
   3d5a0:	ldmdbvc	r9!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   3d5a4:	b	8e894 <full_module_path@@Base+0x1532c>
   3d5a8:	blvs	117d9d4 <full_module_path@@Base+0x110446c>
   3d5ac:	bleq	337fb8 <full_module_path@@Base+0x2bea50>
   3d5b0:	smlabbeq	r9, r7, sl, lr
   3d5b4:	bl	34e734 <full_module_path@@Base+0x2d51cc>
   3d5b8:	strls	r0, [r3, #-2825]	; 0xfffff4f7
   3d5bc:	ldrbtvs	lr, [r6], -pc, asr #20
   3d5c0:	submi	r4, pc, r1, lsr r0	; <UNPREDICTABLE>
   3d5c4:	smlabbeq	r6, r9, sl, lr
   3d5c8:	b	140e6c0 <full_module_path@@Base+0x1395158>
   3d5cc:	eormi	r5, r1, r4, ror r4
   3d5d0:	smlabbeq	r9, r1, sl, lr
   3d5d4:	stmdbeq	r4, {r1, r2, r7, r9, fp, sp, lr, pc}
   3d5d8:	bl	18e724 <full_module_path@@Base+0x1151bc>
   3d5dc:	ldmib	r0, {r1, r2, r9, fp}^
   3d5e0:	b	1411620 <full_module_path@@Base+0x13980b8>
   3d5e4:	b	289bb0 <full_module_path@@Base+0x210648>
   3d5e8:	b	fe27f9f4 <full_module_path@@Base+0xfe20648c>
   3d5ec:	b	fe13ee0c <full_module_path@@Base+0xfe0c58a4>
   3d5f0:	ldrtmi	r0, [r3], #2305	; 0x901
   3d5f4:	b	140ee14 <full_module_path@@Base+0x13958ac>
   3d5f8:	b	29c3ec <full_module_path@@Base+0x222e84>
   3d5fc:	strmi	r0, [r7], -fp
   3d600:	strls	r9, [ip], -ip, lsl #16
   3d604:	ldrtmi	r4, [r8], -r1, lsl #13
   3d608:	strtmi	r4, [ip], #-96	; 0xffffffa0
   3d60c:	b	fe08e81c <full_module_path@@Base+0xfe0152b4>
   3d610:	ldrbmi	r0, [r9], #11
   3d614:	b	1425224 <full_module_path@@Base+0x13abcbc>
   3d618:	b	58008 <_dist_code@@Base+0x5460>
   3d61c:	submi	r0, r8, sl
   3d620:	strmi	r4, [r4], #-1073	; 0xfffffbcf
   3d624:	andeq	lr, sl, fp, lsl #21
   3d628:	ldrbtpl	lr, [r4], #-2639	; 0xfffff5b1
   3d62c:	b	fe04d6b4 <full_module_path@@Base+0xfdfd414c>
   3d630:	b	12c0264 <full_module_path@@Base+0x1246cfc>
   3d634:	ldrbmi	r0, [r9], #-4
   3d638:	bleq	177e68 <full_module_path@@Base+0xfe900>
   3d63c:	cmncc	r1, pc, asr #20
   3d640:	b	104d668 <full_module_path@@Base+0xfd4100>
   3d644:	b	1140278 <full_module_path@@Base+0x10c6d10>
   3d648:	ldrbmi	r0, [r9], #1
   3d64c:	bleq	f8274 <full_module_path@@Base+0x7ed0c>
   3d650:	b	14e9c0 <full_module_path@@Base+0xd5458>
   3d654:	b	1400260 <full_module_path@@Base+0x1386cf8>
   3d658:	ldrtmi	r7, [r8], #2425	; 0x979
   3d65c:	andeq	lr, r9, r0, lsl #20
   3d660:	eorshi	pc, ip, sp, asr #17
   3d664:	bleq	337f6c <full_module_path@@Base+0x2bea04>
   3d668:	stmdaeq	r9, {r0, r6, r9, fp, sp, lr, pc}
   3d66c:	bl	3ce9dc <full_module_path@@Base+0x355474>
   3d670:	strmi	r0, [r4], #-2
   3d674:	andeq	lr, r9, r1, lsl #20
   3d678:	bvs	ffef7fbc <full_module_path@@Base+0xffe7ea54>
   3d67c:	bleq	f82b4 <full_module_path@@Base+0x7ed4c>
   3d680:	stmdaeq	sl, {r3, r9, fp, sp, lr, pc}
   3d684:	b	124e984 <full_module_path@@Base+0x11d541c>
   3d688:			; <UNDEFINED> instruction: 0xf8cd0000
   3d68c:	strmi	lr, [r4], #-56	; 0xffffffc8
   3d690:	vmlseq.f32	s28, s20, s18
   3d694:	b	28e800 <full_module_path@@Base+0x215298>
   3d698:	b	14002c8 <full_module_path@@Base+0x1386d60>
   3d69c:	ldrtmi	r5, [ip], #1268	; 0x4f4
   3d6a0:	vmlaeq.f32	s28, s8, s28
   3d6a4:	b	13e52c8 <full_module_path@@Base+0x136bd60>
   3d6a8:	b	12c02dc <full_module_path@@Base+0x1246d74>
   3d6ac:	ldrbmi	r0, [r9], #-4
   3d6b0:	subgt	pc, r0, sp, asr #17
   3d6b4:	ldrmi	r4, [r4], #1724	; 0x6bc
   3d6b8:	mvnsmi	lr, pc, asr #20
   3d6bc:	andmi	r4, r8, r1, ror #9
   3d6c0:			; <UNDEFINED> instruction: 0x0c04ea0a
   3d6c4:			; <UNDEFINED> instruction: 0x0c0cea40
   3d6c8:	vmlseq.f32	s28, s2, s8
   3d6cc:	bl	10ea58 <full_module_path@@Base+0x954f0>
   3d6d0:	b	1402e0 <full_module_path@@Base+0xc6d78>
   3d6d4:	ldrtmi	r0, [lr], -r1, lsl #16
   3d6d8:	ldmdbvc	r9!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   3d6dc:	b	3e52ec <full_module_path@@Base+0x36bd84>
   3d6e0:	ldrbmi	r0, [sl], #3593	; 0xe09
   3d6e4:	stmdaeq	r8, {r1, r2, r3, r6, r9, fp, sp, lr, pc}
   3d6e8:	strbmi	r4, [r2], #1086	; 0x43e
   3d6ec:	cfmadd32ls	mvax0, mvfx9, mvfx5, mvfx7
   3d6f0:			; <UNDEFINED> instruction: 0x0c09ea41
   3d6f4:	bvs	ffef8038 <full_module_path@@Base+0xffe7ead0>
   3d6f8:	ldmne	r0!, {r0, r1, r3, r4, r5, sl, lr}
   3d6fc:			; <UNDEFINED> instruction: 0x0c0aea0c
   3d700:	b	8e718 <full_module_path@@Base+0x151b0>
   3d704:	b	133d730 <full_module_path@@Base+0x12c41c8>
   3d708:	tstls	r2, #0
   3d70c:	ldmibne	r3!, {r2, sl, lr}^
   3d710:	b	12a235c <full_module_path@@Base+0x1228df4>
   3d714:	blls	ff744 <full_module_path@@Base+0x861dc>
   3d718:	ldrbtpl	lr, [r4], #2639	; 0xa4f
   3d71c:	andeq	lr, sl, r9, lsl #20
   3d720:	vmlseq.f32	s28, s8, s20
   3d724:			; <UNDEFINED> instruction: 0x0c02eb03
   3d728:	bleq	177f58 <full_module_path@@Base+0xfe9f0>
   3d72c:	b	24e8b8 <full_module_path@@Base+0x1d5350>
   3d730:	b	1340748 <full_module_path@@Base+0x12c71e0>
   3d734:	stmdals	r8, {sl, fp}
   3d738:	ldrtmi	r4, [fp], -r1, ror #8
   3d73c:	strtmi	r9, [lr], -r3, lsl #30
   3d740:	ldrmi	r4, [r4], #1668	; 0x684
   3d744:	b	140ead0 <full_module_path@@Base+0x1395568>
   3d748:	b	3d0b14 <full_module_path@@Base+0x3575ac>
   3d74c:	stmiane	r1, {r2, r3, r9, sl, fp}^
   3d750:	bleq	338090 <full_module_path@@Base+0x2beb28>
   3d754:	ldrbmi	r9, [r9], #2058	; 0x80a
   3d758:	vmlseq.f32	s28, s24, s8
   3d75c:	b	161b70 <full_module_path@@Base+0xe8608>
   3d760:	b	13fdb98 <full_module_path@@Base+0x1384630>
   3d764:			; <UNDEFINED> instruction: 0x46807979
   3d768:	ldrmi	r4, [pc], #-1168	; 3d770 <fchmod@plt+0x36bb4>
   3d76c:	b	3cea7c <full_module_path@@Base+0x355514>
   3d770:	b	123f79c <full_module_path@@Base+0x11c6234>
   3d774:	stmdbls	r6, {r0, fp}
   3d778:			; <UNDEFINED> instruction: 0x971344d0
   3d77c:	b	134e7e4 <full_module_path@@Base+0x12d527c>
   3d780:	andls	r0, r5, r9, lsl #14
   3d784:	b	140f1c4 <full_module_path@@Base+0x1395c5c>
   3d788:	ldrmi	r6, [r6], #248	; 0xf8
   3d78c:	bleq	1783cc <full_module_path@@Base+0xfee64>
   3d790:	streq	lr, [r9], #-2572	; 0xfffff5f4
   3d794:	vmlaeq.f32	s28, s0, s14
   3d798:	b	13c3a5c <full_module_path@@Base+0x134a4f4>
   3d79c:	b	1280fb4 <full_module_path@@Base+0x1207a4c>
   3d7a0:	ldrbmi	r0, [lr], #1024	; 0x400
   3d7a4:	beq	1383b0 <full_module_path@@Base+0xbee48>
   3d7a8:	b	28e94c <full_module_path@@Base+0x2153e4>
   3d7ac:	b	13fdbb4 <full_module_path@@Base+0x138464c>
   3d7b0:			; <UNDEFINED> instruction: 0x461d5efe
   3d7b4:			; <UNDEFINED> instruction: 0x0c0eea04
   3d7b8:	b	134e838 <full_module_path@@Base+0x12d52d0>
   3d7bc:	blls	2807c8 <full_module_path@@Base+0x207260>
   3d7c0:	b	104eab8 <full_module_path@@Base+0xfd5550>
   3d7c4:	ldmne	pc, {r1, r2, r3, r8}	; <UNPREDICTABLE>
   3d7c8:	streq	lr, [lr], #-2560	; 0xfffff600
   3d7cc:	vldmiami	ip!, {s29-s107}
   3d7d0:	b	8eabc <full_module_path@@Base+0x15554>
   3d7d4:	strtmi	r0, [fp], #-1804	; 0xfffff8f4
   3d7d8:	movwls	r4, #25383	; 0x6327
   3d7dc:	strbmi	r9, [pc], #-2820	; 3d7e4 <fchmod@plt+0x36c28>
   3d7e0:	tsteq	ip, lr, asr #20
   3d7e4:	b	1424820 <full_module_path@@Base+0x13ab2b8>
   3d7e8:			; <UNDEFINED> instruction: 0x46987777
   3d7ec:	strmi	r4, [r0], #1168	; 0x490
   3d7f0:	b	3cd8dc <full_module_path@@Base+0x354374>
   3d7f4:	ldrmi	r0, [r9], ip
   3d7f8:	blls	30e404 <full_module_path@@Base+0x294e9c>
   3d7fc:	b	134e908 <full_module_path@@Base+0x12d53a0>
   3d800:	strtmi	r0, [r3], r7
   3d804:	b	1403a7c <full_module_path@@Base+0x138a514>
   3d808:	strtmi	r6, [r6], #497	; 0x1f1
   3d80c:	b	34d834 <full_module_path@@Base+0x2d42cc>
   3d810:			; <UNDEFINED> instruction: 0x43200407
   3d814:	strmi	r4, [r6], #1193	; 0x4a9
   3d818:	b	1224c50 <full_module_path@@Base+0x11ab6e8>
   3d81c:	ldrtmi	r0, [fp], #1025	; 0x401
   3d820:	vcvtpl.s16.f32	s29, s29, #-14
   3d824:	b	14e8d4 <full_module_path@@Base+0xd536c>
   3d828:	andmi	r0, pc, lr, lsl #8
   3d82c:	strbtmi	r4, [r2], #-807	; 0xfffffcd9
   3d830:	ldrtmi	r9, [sl], #-2062	; 0xfffff7f2
   3d834:	ldrmi	r9, [ip], pc, lsl #24
   3d838:	rscsmi	lr, r2, #323584	; 0x4f000
   3d83c:	b	fe08e864 <full_module_path@@Base+0xfe0152fc>
   3d840:	blls	bdc80 <full_module_path@@Base+0x44718>
   3d844:	ldrbmi	r4, [r9], #-81	; 0xffffffaf
   3d848:	stmdaeq	r3, {r2, r3, r8, r9, fp, sp, lr, pc}
   3d84c:	ldrbtmi	r4, [r4], #1700	; 0x6a4
   3d850:	cmnvc	r1, pc, asr #20
   3d854:	vmlaeq.f32	s28, s5, s28
   3d858:	vmlaeq.f32	s28, s3, s28
   3d85c:	strmi	r9, [r6], #3088	; 0xc10
   3d860:	ldrmi	r9, [r4], #-2051	; 0xfffff7fd
   3d864:	b	140d994 <full_module_path@@Base+0x139442c>
   3d868:	stmdane	r7, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, lr}^
   3d86c:	andeq	lr, lr, #532480	; 0x82000
   3d870:	smlabbeq	lr, r1, sl, lr
   3d874:	ldrbtmi	r4, [r2], #1122	; 0x462
   3d878:	b	1423894 <full_module_path@@Base+0x13aa32c>
   3d87c:	blls	d224c <full_module_path@@Base+0x58ce4>
   3d880:	b	fe3cd9cc <full_module_path@@Base+0xfe354464>
   3d884:	strtmi	r0, [r1], #-3586	; 0xfffff1fe
   3d888:	bleq	f8490 <full_module_path@@Base+0x7ef28>
   3d88c:	strtmi	r9, [fp], #-2055	; 0xfffff7f9
   3d890:	cmnmi	r1, pc, asr #20
   3d894:	b	fe3e48e0 <full_module_path@@Base+0xfe36b378>
   3d898:	submi	r0, sl, r1, lsl #28
   3d89c:	strmi	r4, [lr], #-1214	; 0xfffffb42
   3d8a0:	b	14254f0 <full_module_path@@Base+0x13abf88>
   3d8a4:	b	fe0dd2a4 <full_module_path@@Base+0xfe063d3c>
   3d8a8:	b	fe07e0e8 <full_module_path@@Base+0xfe004b80>
   3d8ac:	ldrbmi	r0, [r2], #-270	; 0xfffffef2
   3d8b0:	sxtahmi	r4, ip, r0, ror #8
   3d8b4:	b	1425508 <full_module_path@@Base+0x13abfa0>
   3d8b8:	ldrshmi	r5, [r1], #-34	; 0xffffffde
   3d8bc:	vmlaeq.f32	s28, s5, s28
   3d8c0:	ldrmi	r4, [r4], #-1113	; 0xfffffba7
   3d8c4:	cmnpl	r1, pc, asr #20
   3d8c8:	vmlaeq.f32	s28, s3, s28
   3d8cc:	ldrbtmi	r4, [r6], #-74	; 0xffffffb6
   3d8d0:	b	140eb08 <full_module_path@@Base+0x13955a0>
   3d8d4:	rsbsmi	r4, r2, r6, ror r6
   3d8d8:	strmi	r4, [r2], #-113	; 0xffffff8f
   3d8dc:	stmdals	r6, {r0, r1, r2, r4, r5, sl, lr}
   3d8e0:	rsbsvc	lr, r2, #323584	; 0x4f000
   3d8e4:	subsmi	r4, r6, r1, asr r0
   3d8e8:	bl	4e974 <_IO_stdin_used@@Base+0x90fc>
   3d8ec:	b	14000fc <full_module_path@@Base+0x1386b94>
   3d8f0:	strdmi	r5, [lr], #-17	; 0xffffffef
   3d8f4:	strbtmi	r4, [r6], #-74	; 0xffffffb6
   3d8f8:	b	140eb20 <full_module_path@@Base+0x13955b8>
   3d8fc:	rsbsmi	r5, r2, r6, ror r6
   3d900:	ldrmi	r4, [r7], #-113	; 0xffffff8f
   3d904:	andeq	lr, r6, r9, lsl #22
   3d908:	b	1424114 <full_module_path@@Base+0x13aabac>
   3d90c:	rsbsmi	r4, r9, r7, ror r7
   3d910:	strmi	r4, [sl], #126	; 0x7e
   3d914:	stmdbls	r1, {r1, r4, fp, sp, lr}
   3d918:	b	140ea0c <full_module_path@@Base+0x13954a4>
   3d91c:	b	fe1dc30c <full_module_path@@Base+0xfe162da4>
   3d920:	b	fe1ff150 <full_module_path@@Base+0xfe185be8>
   3d924:	ldrtmi	r0, [r0], #1802	; 0x70a
   3d928:	andvs	r4, sl, r2, asr r4
   3d92c:	ldmpl	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   3d930:	b	fe217c60 <full_module_path@@Base+0xfe19e6f8>
   3d934:	b	fe2bfd5c <full_module_path@@Base+0xfe2467f4>
   3d938:	strmi	r0, [r1], #2568	; 0xa08
   3d93c:	streq	lr, [r8], -r2, lsl #22
   3d940:	b	1417b70 <full_module_path@@Base+0x139e608>
   3d944:	sbcvs	r5, lr, r9, ror r9
   3d948:	beq	2b8378 <full_module_path@@Base+0x23ee10>
   3d94c:	streq	lr, [r9, -r2, lsl #22]
   3d950:	stmdavs	sl, {r0, r1, r4, r6, sl, lr}^
   3d954:	bl	d5b98 <full_module_path@@Base+0x5c630>
   3d958:	subvs	r4, fp, r3, ror r3
   3d95c:	pop	{r0, r2, r4, ip, sp, pc}
   3d960:	svclt	0x00008ff0
   3d964:	andeq	r9, r3, r4, lsr pc
   3d968:	svcne	0x0002b470
   3d96c:	ldrteq	pc, [ip], -r0, lsl #2	; <UNPREDICTABLE>
   3d970:	smlabbcc	r4, fp, r8, r7
   3d974:	stcpl	8, cr15, [r1], {17}
   3d978:	stcmi	8, cr15, [r4], {17}
   3d97c:	stceq	8, cr15, [r3], {17}
   3d980:	b	10fe9f4 <full_module_path@@Base+0x108548c>
   3d984:			; <UNDEFINED> instruction: 0x43236305
   3d988:	movwcs	lr, #2627	; 0xa43
   3d98c:	svccc	0x0004f842
   3d990:			; <UNDEFINED> instruction: 0xd1ed4296
   3d994:			; <UNDEFINED> instruction: 0x4770bc70
   3d998:	sbceq	r4, sl, r4, lsr fp
   3d99c:	mvnsmi	lr, #737280	; 0xb4000
   3d9a0:			; <UNDEFINED> instruction: 0x460c447b
   3d9a4:	ldmdavs	sp, {r1, r4, r5, r8, fp, lr}
   3d9a8:	blmi	ce9c84 <full_module_path@@Base+0xc7071c>
   3d9ac:			; <UNDEFINED> instruction: 0xf10d4479
   3d9b0:	strcs	r0, [r0, ip, asr #16]
   3d9b4:	ldrdls	pc, [r0], #143	; 0x8f
   3d9b8:	stmiapl	fp, {r1, r2, r9, sl, lr}^
   3d9bc:	tstcs	r0, r0, asr #12
   3d9c0:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
   3d9c4:			; <UNDEFINED> instruction: 0xf04f9333
   3d9c8:	stmdbvs	fp!, {r8, r9}
   3d9cc:			; <UNDEFINED> instruction: 0x612b189b
   3d9d0:	svclt	0x0022463a
   3d9d4:	movwcc	r6, #6507	; 0x196b
   3d9d8:			; <UNDEFINED> instruction: 0xf7c8616b
   3d9dc:	blmi	a3970c <full_module_path@@Base+0x9c01a4>
   3d9e0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   3d9e4:	ldrdls	pc, [r0], -r3
   3d9e8:			; <UNDEFINED> instruction: 0xf88db9dc
   3d9ec:	stmdbvs	fp!, {r2, r3, r6, ip, sp, lr}
   3d9f0:	svceq	0x001af1b9
   3d9f4:	strbmi	sl, [r1], -r3, lsl #16
   3d9f8:			; <UNDEFINED> instruction: 0x93219001
   3d9fc:	stmdbvs	fp!, {r2, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
   3da00:			; <UNDEFINED> instruction: 0xf7ff9322
   3da04:	stmdals	r1, {r0, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3da08:	stc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
   3da0c:	blmi	690284 <full_module_path@@Base+0x616d1c>
   3da10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3da14:	blls	d17a84 <full_module_path@@Base+0xc9e51c>
   3da18:	qsuble	r4, sl, r5
   3da1c:	pop	{r0, r2, r4, r5, ip, sp, pc}
   3da20:			; <UNDEFINED> instruction: 0x463b83f0
   3da24:			; <UNDEFINED> instruction: 0x46224631
   3da28:			; <UNDEFINED> instruction: 0xf7c84640
   3da2c:	blge	d79124 <full_module_path@@Base+0xcffbbc>
   3da30:	cfldrscs	mvf4, [r7], #-140	; 0xffffff74
   3da34:	stcvc	8, cr15, [r4], {3}
   3da38:	stmdbvs	fp!, {r0, r3, r4, r6, r7, r8, fp, ip, lr, pc}
   3da3c:	svceq	0x001af1b9
   3da40:	strbmi	sl, [r1], -r3, lsl #16
   3da44:	teqls	r1, #1
   3da48:	stmdbvs	fp!, {r2, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
   3da4c:			; <UNDEFINED> instruction: 0xf7ff9332
   3da50:	stmdals	r1, {r0, r1, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3da54:	ldc2l	7, cr15, [ip], #1020	; 0x3fc
   3da58:	stmdbge	r3!, {r0, fp, ip, pc}
   3da5c:			; <UNDEFINED> instruction: 0xff84f7ff
   3da60:			; <UNDEFINED> instruction: 0xf7ff9801
   3da64:			; <UNDEFINED> instruction: 0xe7d1fcf5
   3da68:	stc	7, cr15, [sl, #-800]	; 0xfffffce0
   3da6c:	strdeq	r9, [r3], -r0
   3da70:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   3da74:	andeq	r0, r0, ip, lsr #7
   3da78:	andeq	r8, r2, r4, lsl #31
   3da7c:	andeq	r0, r0, ip, lsr #8
   3da80:	andeq	r8, r2, r4, lsr pc
   3da84:	movwcc	pc, #4674	; 0x1242	; <UNPREDICTABLE>
   3da88:	addcc	pc, r9, #77594624	; 0x4a00000
   3da8c:	movtvc	pc, #21190	; 0x52c6	; <UNPREDICTABLE>
   3da90:	sbcvc	pc, sp, #216006656	; 0xce00000
   3da94:			; <UNDEFINED> instruction: 0xf64d6003
   3da98:	strdvs	r4, [r2], #-62	; 0xffffffc2
   3da9c:			; <UNDEFINED> instruction: 0x03baf6c9
   3daa0:	rsbsmi	pc, r6, #1342177284	; 0x50000004
   3daa4:	vaddl.s8	q11, d17, d3
   3daa8:	movwcs	r0, #562	; 0x232
   3daac:	movwcs	lr, #14784	; 0x39c0
   3dab0:	ldrbmi	r6, [r0, -r3, asr #2]!
   3dab4:	mvnsmi	lr, sp, lsr #18
   3dab8:	stmdami	r3!, {r0, r2, r9, sl, lr}
   3dabc:	stmdbmi	r3!, {r2, r3, r9, sl, lr}
   3dac0:	ldrbtmi	fp, [r8], #-146	; 0xffffff6e
   3dac4:	ldrmi	r4, [r0], r2, lsr #22
   3dac8:	ldrbtmi	r5, [fp], #-2113	; 0xfffff7bf
   3dacc:	tstls	r1, r9, lsl #16
   3dad0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   3dad4:	orrlt	r6, r2, #29
   3dad8:	svclt	0x00982a3f
   3dadc:	ldmdble	sp, {r0, r1, r2, r5, r9, sl, lr}
   3dae0:	strbeq	pc, [r0, -r2, lsr #3]	; <UNPREDICTABLE>
   3dae4:			; <UNDEFINED> instruction: 0xf027ae01
   3dae8:	smlaldxcc	r0, r0, pc, r7	; <UNPREDICTABLE>
   3daec:	strtmi	r4, [r1], -r7, lsr #8
   3daf0:			; <UNDEFINED> instruction: 0xf7ff4630
   3daf4:	shasxmi	pc, r0, r9	; <UNPREDICTABLE>
   3daf8:	stc2	7, cr15, [sl], #1020	; 0x3fc
   3dafc:	strbcc	r6, [r0], #-2347	; 0xfffff6d5
   3db00:	movwvc	pc, #1283	; 0x503	; <UNPREDICTABLE>
   3db04:			; <UNDEFINED> instruction: 0xf5b3612b
   3db08:	svclt	0x003e7f00
   3db0c:	movwcc	r6, #6507	; 0x196b
   3db10:	adcsmi	r6, ip, #-1073741798	; 0xc000001a
   3db14:			; <UNDEFINED> instruction: 0xf018d1eb
   3db18:	andle	r0, r3, pc, lsr r8
   3db1c:	ldrtmi	r4, [r8], -r1, asr #12
   3db20:			; <UNDEFINED> instruction: 0xff3af7ff
   3db24:	blmi	290358 <full_module_path@@Base+0x216df0>
   3db28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3db2c:	blls	497b9c <full_module_path@@Base+0x41e634>
   3db30:	qaddle	r4, sl, r7
   3db34:	pop	{r1, r4, ip, sp, pc}
   3db38:			; <UNDEFINED> instruction: 0x461181f0
   3db3c:			; <UNDEFINED> instruction: 0xf7ff4620
   3db40:	strb	pc, [pc, fp, lsr #30]!	; <UNPREDICTABLE>
   3db44:	ldc	7, cr15, [ip], {200}	; 0xc8
   3db48:	andeq	r8, r2, r2, lsl #29
   3db4c:	andeq	r0, r0, ip, lsr #7
   3db50:	andeq	r9, r3, r6, asr #17
   3db54:	andeq	r8, r2, ip, lsl lr
   3db58:	bmi	517b6c <full_module_path@@Base+0x49e604>
   3db5c:	beq	76aba4 <full_module_path@@Base+0x6f163c>
   3db60:	ldrbtmi	r7, [sl], #-11
   3db64:	ldceq	0, cr7, [ip], {76}	; 0x4c
   3db68:	addvc	r0, ip, fp, lsl lr
   3db6c:	stmdavs	r3, {r0, r1, r3, r6, r7, ip, sp, lr}^
   3db70:	beq	755bb8 <full_module_path@@Base+0x6dc650>
   3db74:	tstvc	fp, sl, lsl ip
   3db78:	cmpvc	ip, fp, lsl lr
   3db7c:	bicvc	r7, fp, sl, lsl #3
   3db80:	beq	757d94 <full_module_path@@Base+0x6de82c>
   3db84:	andvc	r0, fp, #6656	; 0x1a00
   3db88:	subvc	r0, ip, #432	; 0x1b0
   3db8c:	sbcvc	r7, fp, #-1610612728	; 0xa0000008
   3db90:			; <UNDEFINED> instruction: 0xf85d68c3
   3db94:	beq	6507ac <full_module_path@@Base+0x5d7244>
   3db98:	movwvc	r0, #48154	; 0xbc1a
   3db9c:	movtvc	r0, #36379	; 0x8e1b
   3dba0:	bicvc	r7, fp, #671088642	; 0x28000002
   3dba4:	svclt	0x00004770
   3dba8:	andeq	r9, r3, lr, lsr #16
   3dbac:			; <UNDEFINED> instruction: 0x4604b510
   3dbb0:	addslt	r4, sl, r9, lsl r8
   3dbb4:	ldrbtmi	r4, [r8], #-2841	; 0xfffff4e7
   3dbb8:	stmdage	r3, {r0, r1, r6, r7, fp, ip, lr}
   3dbbc:	tstls	r9, #1769472	; 0x1b0000
   3dbc0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3dbc4:	vhadd.s8	d25, d2, d1
   3dbc8:	vsubw.s8	<illegal reg q9.5>, q3, d1
   3dbcc:	movwls	r7, #13125	; 0x3345
   3dbd0:	orrcc	pc, r9, #77594624	; 0x4a00000
   3dbd4:	bicvc	pc, sp, #216006656	; 0xce00000
   3dbd8:			; <UNDEFINED> instruction: 0xf64d9304
   3dbdc:			; <UNDEFINED> instruction: 0xf6c943fe
   3dbe0:	movwls	r0, #21434	; 0x53ba
   3dbe4:	cmnmi	r6, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   3dbe8:	teqeq	r2, #268435468	; 0x1000000c	; <UNPREDICTABLE>
   3dbec:	movwcs	r9, #774	; 0x306
   3dbf0:	movwcc	lr, #31181	; 0x79cd
   3dbf4:			; <UNDEFINED> instruction: 0xff5ef7ff
   3dbf8:	strtmi	r9, [r1], -r1, lsl #16
   3dbfc:			; <UNDEFINED> instruction: 0xffacf7ff
   3dc00:	blmi	1d0424 <full_module_path@@Base+0x156ebc>
   3dc04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3dc08:	blls	697c78 <full_module_path@@Base+0x61e710>
   3dc0c:	qaddle	r4, sl, r1
   3dc10:	ldclt	0, cr11, [r0, #-104]	; 0xffffff98
   3dc14:	ldc	7, cr15, [r4], #-800	; 0xfffffce0
   3dc18:	andeq	r8, r2, lr, lsl #27
   3dc1c:	andeq	r0, r0, ip, lsr #7
   3dc20:	andeq	r8, r2, r0, asr #26
   3dc24:	svcmi	0x00f0e92d
   3dc28:	cmnmi	r8, #-1610612732	; 0xa0000004	; <UNPREDICTABLE>
   3dc2c:	strmi	lr, [r2, #-2512]	; 0xfffff630
   3dc30:	msrvc	SPSR_fx, #-805306356	; 0xd000000c
   3dc34:	addlt	r6, pc, r6, asr #17
   3dc38:	stmdavs	r4, {r0, r2, r5, r6, lr}^
   3dc3c:	vadd.i8	d22, d11, d10
   3dc40:	eormi	r7, r5, r6, asr r8
   3dc44:	stmiaeq	r7, {r1, r2, r3, r6, r7, r9, sl, ip, sp, lr, pc}^
   3dc48:	stmdavs	r6, {r0, r2, r4, r5, r6, lr}
   3dc4c:	andls	r4, r3, #318767104	; 0x13000000
   3dc50:	stmdavs	lr, {r0, r1, r4, r5, sl, lr}^
   3dc54:	ldrmi	r6, [sp], #-2242	; 0xfffff73e
   3dc58:			; <UNDEFINED> instruction: 0x3701e9d0
   3dc5c:	ldrmi	r4, [r0], #1200	; 0x4b0
   3dc60:	bl	117e70 <full_module_path@@Base+0x9e908>
   3dc64:	b	fe117240 <full_module_path@@Base+0xfe09dcd8>
   3dc68:	eormi	r0, ip, r7, lsl #8
   3dc6c:	subsmi	r9, r4, r4, lsl #12
   3dc70:	stmvs	pc, {r1, r6, fp, sp, lr}	; <UNPREDICTABLE>
   3dc74:	b	fe0ced8c <full_module_path@@Base+0xfe055824>
   3dc78:	stmiavs	sl, {r0, r2, r9, sl}^
   3dc7c:	bicseq	pc, fp, #1879048196	; 0x70000004
   3dc80:	msrmi	CPSR_, #536870924	; 0x2000000c
   3dc84:	bl	18ed78 <full_module_path@@Base+0x115810>
   3dc88:	andls	r5, r1, #52, 16	; 0x340000
   3dc8c:	streq	lr, [r8], -r6, lsl #20
   3dc90:			; <UNDEFINED> instruction: 0xf64c6882
   3dc94:	vqdmulh.s<illegal width 8>	d22, d28, d2[7]
   3dc98:			; <UNDEFINED> instruction: 0x97051cbd
   3dc9c:	stmdavs	r2, {r0, r1, r4, sl, lr}^
   3dca0:	vmla.i8	d22, d4, d15
   3dca4:	subsmi	r6, r6, r3, lsl lr
   3dca8:	andeq	lr, r8, #544768	; 0x85000
   3dcac:	blls	8ed2c <full_module_path@@Base+0x157c4>
   3dcb0:			; <UNDEFINED> instruction: 0xf6ca9706
   3dcb4:	bl	24157c <full_module_path@@Base+0x1c8014>
   3dcb8:	ldrmi	r3, [ip], #1782	; 0x6f6
   3dcbc:	eorsmi	r6, r2, r3, asr #16
   3dcc0:	b	fe24de70 <full_module_path@@Base+0xfe1d4908>
   3dcc4:	ldrmi	r0, [ip], #1030	; 0x406
   3dcc8:			; <UNDEFINED> instruction: 0x73aff640
   3dccc:	vmls.i<illegal width 8>	d20, d15, d2[4]
   3dcd0:	ldrtmi	r5, [fp], #-892	; 0xfffffc84
   3dcd4:			; <UNDEFINED> instruction: 0xb01cf8d1
   3dcd8:	vldmiacs	r2!, {d14-d16}
   3dcdc:	b	14ed58 <full_module_path@@Base+0xd57f0>
   3dce0:	stmdbvs	sl, {r2, r3, r8, r9}^
   3dce4:	movweq	lr, #35459	; 0x8a83
   3dce8:	streq	lr, [ip, -r6, lsl #21]
   3dcec:	vshl.s8	d20, d27, d12
   3dcf0:	vaddhn.i16	d22, q2, q13
   3dcf4:	andls	r7, r7, #-2030043136	; 0x87000000
   3dcf8:	cmnvs	r3, #12, 22	; 0x3000
   3dcfc:	b	20ed54 <full_module_path@@Base+0x1957ec>
   3dd00:	stmibvs	sp, {r0, r1, r9}
   3dd04:	rsbsmi	r4, r2, r4, asr #8
   3dd08:	vshl.s8	d20, d18, d15
   3dd0c:	strtmi	r7, [pc], -pc, lsr #17
   3dd10:	streq	lr, [r3, #-2700]	; 0xfffff574
   3dd14:	ldrtpl	lr, [r2], #-2819	; 0xfffff4fd
   3dd18:	ldrbtmi	r4, [r6], #-1214	; 0xfffffb42
   3dd1c:	vmlaeq.f32	s28, s8, s10
   3dd20:	vmlaeq.f32	s28, s25, s28
   3dd24:	ldrtmi	r9, [r6], #1800	; 0x708
   3dd28:	strpl	pc, [r1, -r9, asr #4]
   3dd2c:	strbpl	pc, [r6, -pc, asr #13]	; <UNPREDICTABLE>
   3dd30:	streq	lr, [r4, #-2691]	; 0xfffff57d
   3dd34:	vmovcc.f64	d30, #228	; 0xbf200000 -0.625
   3dd38:	bl	20eebc <full_module_path@@Base+0x195954>
   3dd3c:	b	17e574 <full_module_path@@Base+0x10500c>
   3dd40:	bvs	37f980 <full_module_path@@Base+0x306418>
   3dd44:	ldrmi	r4, [r7], #-95	; 0xffffffa1
   3dd48:	streq	lr, [lr], -r4, lsl #21
   3dd4c:	stmdacc	r4, {r3, r6, r7, r9, sl, ip, sp, lr, pc}^
   3dd50:			; <UNDEFINED> instruction: 0xf6499502
   3dd54:	bls	bf4bc <full_module_path@@Base+0x45f54>
   3dd58:	strne	pc, [r0, #1734]	; 0x6c6
   3dd5c:	ldrcs	lr, [r7, lr, lsl #22]!
   3dd60:	ldrsbtls	pc, [r0], -r1	; <UNPREDICTABLE>
   3dd64:			; <UNDEFINED> instruction: 0xf8d14415
   3dd68:	strtmi	sl, [fp], #-56	; 0xffffffc8
   3dd6c:	streq	lr, [r7, #-2566]	; 0xfffff5fa
   3dd70:	bvs	13cdf0c <full_module_path@@Base+0x13549a4>
   3dd74:			; <UNDEFINED> instruction: 0x4632441d
   3dd78:	ldrbvs	lr, [r5, #-2823]!	; 0xfffff4f9
   3dd7c:	streq	lr, [r7], -lr, lsl #21
   3dd80:	andls	r4, r9, #144, 8	; 0x90000000
   3dd84:	andeq	lr, r4, #8, 22	; 0x2000
   3dd88:	stmdaeq	r5, {r1, r2, r9, fp, sp, lr, pc}
   3dd8c:	b	fe2587c4 <full_module_path@@Base+0xfe1df25c>
   3dd90:	b	fe1ffdd0 <full_module_path@@Base+0xfe186868>
   3dd94:	ldrmi	r0, [r0], #773	; 0x305
   3dd98:	strtmi	pc, [r4], -r4, lsr #11
   3dd9c:	strls	r3, [sl], #-3663	; 0xfffff1b1
   3dda0:	ldmdapl	r8!, {r0, r2, r8, r9, fp, sp, lr, pc}
   3dda4:	b	10f084 <full_module_path@@Base+0x95b1c>
   3dda8:	bvs	ff33f5d0 <full_module_path@@Base+0xff2c6068>
   3ddac:	vqadd.s8	q10, <illegal reg q6.5>, q15
   3ddb0:	ldrtmi	r7, [r6], #702	; 0x2be
   3ddb4:	subsne	pc, ip, #200, 12	; 0xc800000
   3ddb8:	movweq	lr, #35461	; 0x8a85
   3ddbc:	bl	24ee4c <full_module_path@@Base+0x1d58e4>
   3ddc0:	ldrmi	r3, [r7], #-1790	; 0xfffff902
   3ddc4:	andeq	lr, r6, #12288	; 0x3000
   3ddc8:	msrne	CPSR_x, #268435460	; 0x10000004
   3ddcc:			; <UNDEFINED> instruction: 0xf6c6406a
   3ddd0:	ldrtmi	r3, [sl], #-912	; 0xfffffc70
   3ddd4:			; <UNDEFINED> instruction: 0x0c06ea88
   3ddd8:			; <UNDEFINED> instruction: 0xf8d1444b
   3dddc:	bl	1f5eb4 <full_module_path@@Base+0x17c94c>
   3dde0:	ldrmi	r2, [sp], #-690	; 0xfffffd4e
   3dde4:	movweq	lr, #10764	; 0x2a0c
   3dde8:	lfmne	f7, 1, [r3], {71}	; 0x47
   3ddec:	movweq	lr, #35459	; 0x8a83
   3ddf0:	ldcpl	6, cr15, [r8], {207}	; 0xcf
   3ddf4:	b	fe1ceea8 <full_module_path@@Base+0xfe155940>
   3ddf8:	ldrbtmi	r0, [r4], #1794	; 0x702
   3ddfc:	bl	e2e34 <full_module_path@@Base+0x698cc>
   3de00:	strbtmi	r6, [r0], #883	; 0x373
   3de04:			; <UNDEFINED> instruction: 0x0c03ea07
   3de08:	streq	lr, [r3, #-2690]	; 0xfffff57e
   3de0c:			; <UNDEFINED> instruction: 0x0c06ea8c
   3de10:	strcc	pc, [lr, r4, asr #4]
   3de14:	vmls.i<illegal width 8>	d20, d26, d0[1]
   3de18:			; <UNDEFINED> instruction: 0xf8d16779
   3de1c:	ldrbmi	r8, [r7], #-60	; 0xffffffc4
   3de20:			; <UNDEFINED> instruction: 0x5c3ceb03
   3de24:	b	18ef24 <full_module_path@@Base+0x1159bc>
   3de28:			; <UNDEFINED> instruction: 0xf640010c
   3de2c:	subsmi	r0, r1, r1, lsr #14
   3de30:	ldrne	pc, [r4, r4, asr #13]!
   3de34:	strbmi	r4, [r7], #-1073	; 0xfffffbcf
   3de38:	streq	lr, [ip], -r3, lsl #21
   3de3c:	bl	34ef2c <full_module_path@@Base+0x2d59c4>
   3de40:	vand	<illegal reg q9.5>, q9, <illegal reg q8.5>
   3de44:	b	1d33d4 <full_module_path@@Base+0x159e6c>
   3de48:	cdpls	7, 0, cr0, cr4, cr1, {0}
   3de4c:	vshr.s8	q10, <illegal reg q7.5>, #1
   3de50:	ldrmi	r6, [r7], #-1310	; 0xfffffae2
   3de54:	strtmi	r4, [fp], #-1077	; 0xfffffbcb
   3de58:	bl	a5280 <full_module_path@@Base+0x2bd18>
   3de5c:	vaba.s8	d18, d27, d23
   3de60:	b	fe08b768 <full_module_path@@Base+0xfe012200>
   3de64:	vsubl.s8	q8, d12, d7
   3de68:	strtmi	r0, [lr], #-1600	; 0xfffff9c0
   3de6c:	streq	lr, [ip, #-2562]	; 0xfffff5fe
   3de70:			; <UNDEFINED> instruction: 0xf645404d
   3de74:	ldrmi	r2, [sp], #-593	; 0xfffffdaf
   3de78:	subsvs	pc, lr, #536870924	; 0x2000000c
   3de7c:	strtmi	r4, [r2], #-1126	; 0xfffffb9a
   3de80:	ldrbvs	lr, [r5, #2823]!	; 0xb07
   3de84:	b	fe20eeb4 <full_module_path@@Base+0xfe19594c>
   3de88:	stcls	12, cr0, [r3], {5}
   3de8c:	tsteq	r1, ip, lsl #20
   3de90:	lfmeq	f7, 3, [sp], {65}	; 0x41
   3de94:	vshr.s8	q10, <illegal reg q12.5>, #3
   3de98:	strmi	r6, [lr], #-3119	; 0xfffff3d1
   3de9c:	vmla.i8	d25, d12, d7
   3dea0:			; <UNDEFINED> instruction: 0xf6ce73aa
   3dea4:	bl	182d84 <full_module_path@@Base+0x10981c>
   3dea8:	strmi	r5, [ip], #1782	; 0x6f6
   3deac:	smlabbeq	r6, r5, sl, lr
   3deb0:	eorsmi	r4, r9, r3, lsr #8
   3deb4:	rsbmi	r4, r9, fp, lsr r4
   3deb8:	ldrbmi	pc, [r3, -r1, asr #4]	; <UNPREDICTABLE>
   3debc:	stmdbls	sl, {r1, r3, sl, lr}
   3dec0:	strbcs	pc, [r4, -r0, asr #5]	; <UNPREDICTABLE>
   3dec4:	bl	1cf17c <full_module_path@@Base+0x155c14>
   3dec8:	strmi	r4, [pc], #-690	; 3ded0 <fchmod@plt+0x37314>
   3decc:	smlabbeq	r2, r6, sl, lr
   3ded0:	eormi	r4, r9, r7, lsr r4
   3ded4:	strvs	pc, [r1, #590]	; 0x24e
   3ded8:			; <UNDEFINED> instruction: 0xf6cd4071
   3dedc:	strmi	r0, [fp], #-1441	; 0xfffffa5f
   3dee0:	ldrmi	r4, [r5], #-1093	; 0xfffffbbb
   3dee4:	bl	e4f04 <full_module_path@@Base+0x6b99c>
   3dee8:	b	fe0cabbc <full_module_path@@Base+0xfe051654>
   3deec:	eorsmi	r0, r1, r3, lsl #2
   3def0:	strbcc	pc, [r8], pc, asr #12	; <UNPREDICTABLE>
   3def4:	vshr.s8	q10, <illegal reg q0.5>, #2
   3def8:	strbtmi	r7, [r1], #-1747	; 0xfffff92d
   3defc:	ldrmi	r4, [lr], #-1062	; 0xfffffbda
   3df00:	bl	124f10 <full_module_path@@Base+0xab9a8>
   3df04:	b	fe1166d0 <full_module_path@@Base+0xfe09d168>
   3df08:	b	340f14 <full_module_path@@Base+0x2c79ac>
   3df0c:			; <UNDEFINED> instruction: 0xf64c0202
   3df10:	subsmi	r5, sl, r6, ror #25
   3df14:	sfmne	f7, 3, [r1], #776	; 0x308
   3df18:	bls	28ef7c <full_module_path@@Base+0x215a14>
   3df1c:	ldrbpl	lr, [r7, r1, lsl #22]!
   3df20:	b	fe08f178 <full_module_path@@Base+0xfe015c10>
   3df24:	strmi	r0, [ip], #519	; 0x207
   3df28:	vqadd.s8	d20, d0, d10
   3df2c:	ldrdmi	r7, [sl], #-54	; 0xffffffca
   3df30:	teqcc	r7, #204, 4	; 0xc000000c	; <UNPREDICTABLE>
   3df34:	ldrbmi	r4, [r3], #-1045	; 0xfffffbeb
   3df38:	movwls	r4, #54331	; 0xd43b
   3df3c:	ldrmi	lr, [r5, #2823]!	; 0xb07
   3df40:	b	fe224b4c <full_module_path@@Base+0xfe1ab5e4>
   3df44:	andmi	r0, sl, r5, lsl #4
   3df48:	orrpl	pc, r7, r0, asr #12
   3df4c:	vshr.s8	q10, q13, #1
   3df50:	ldrmi	r4, [r6], #-469	; 0xfffffe2b
   3df54:	movwls	r4, #46105	; 0xb419
   3df58:	bl	18f004 <full_module_path@@Base+0x115a9c>
   3df5c:	blls	38b83c <full_module_path@@Base+0x3122d4>
   3df60:	andeq	lr, r6, #544768	; 0x85000
   3df64:	vqadd.s8	d20, d1, d26
   3df68:	rsbmi	r4, sl, sp, ror #15
   3df6c:	ldrbpl	pc, [sl, -r4, asr #5]	; <UNPREDICTABLE>
   3df70:	strtmi	r4, [r7], #-1122	; 0xfffffb9e
   3df74:	bl	1cf058 <full_module_path@@Base+0x155af0>
   3df78:	b	fe1d6b48 <full_module_path@@Base+0xfe15d5e0>
   3df7c:	b	340f8c <full_module_path@@Base+0x2c7a24>
   3df80:			; <UNDEFINED> instruction: 0xf64e0505
   3df84:	rsbsmi	r1, r5, r5, lsl #24
   3df88:	stclne	6, cr15, [r3], #808	; 0x328
   3df8c:	ldrbtmi	r4, [r4], #1067	; 0x42b
   3df90:	bl	cf1e8 <full_module_path@@Base+0x55c80>
   3df94:	b	fe0d2f68 <full_module_path@@Base+0xfe059a00>
   3df98:	eorsmi	r0, r5, r3, lsl #10
   3df9c:	ldrbtcc	pc, [r8], sl, asr #4	; <UNPREDICTABLE>
   3dfa0:			; <UNDEFINED> instruction: 0xf6cf4055
   3dfa4:	strtmi	r4, [r9], #-1775	; 0xfffff911
   3dfa8:	bl	1253c4 <full_module_path@@Base+0xabe5c>
   3dfac:	strtmi	r4, [lr], #-433	; 0xfffffe4f
   3dfb0:	streq	lr, [r1, #-2691]	; 0xfffff57d
   3dfb4:	andsmi	r4, r5, lr, lsl r4
   3dfb8:	sbcscs	pc, r9, #64, 4
   3dfbc:	vmov.i32	q10, #109	; 0x0000006d
   3dfc0:	strtmi	r7, [pc], #-623	; 3dfc8 <fchmod@plt+0x3740c>
   3dfc4:	strmi	r4, [sl], #-1114	; 0xfffffba6
   3dfc8:	ldrcc	lr, [r7, -r1, lsl #22]!
   3dfcc:	streq	lr, [r7, #-2689]	; 0xfffff57f
   3dfd0:			; <UNDEFINED> instruction: 0xf644401d
   3dfd4:	submi	r4, sp, sl, lsl #7
   3dfd8:	msrpl	CPSR_fx, #200, 12	; 0xc800000
   3dfdc:	strbmi	r4, [fp], #-1125	; 0xfffffb9b
   3dfe0:	bl	20f0d4 <full_module_path@@Base+0x195b6c>
   3dfe4:	b	fe2177c0 <full_module_path@@Base+0xfe19e258>
   3dfe8:	b	341004 <full_module_path@@Base+0x2c7a9c>
   3dfec:	tstls	r1, r1, lsl #2
   3dff0:			; <UNDEFINED> instruction: 0xf5a19907
   3dff4:	stmdbls	r1, {r3, r4, r5, r7, sl, fp, sp}
   3dff8:	lfmvs	f7, 1, [lr], #688	; 0x2b0
   3dffc:	strtmi	r4, [ip], #121	; 0x79
   3e000:	bl	18f040 <full_module_path@@Base+0x115ad8>
   3e004:	b	fe193be4 <full_module_path@@Base+0xfe11a67c>
   3e008:	eorsmi	r0, r9, r6, lsl #2
   3e00c:	strvs	pc, [r1, pc, asr #4]
   3e010:	vmla.i<illegal width 8>	d20, d8, d1[6]
   3e014:	strmi	r7, [sl], #-1905	; 0xfffff88f
   3e018:	ldrtmi	r4, [r7], #-1063	; 0xfffffbd9
   3e01c:	bl	1e504c <full_module_path@@Base+0x16bae4>
   3e020:	b	fe1ceaf0 <full_module_path@@Base+0xfe155588>
   3e024:	andmi	r0, sp, r2, lsl #2
   3e028:	vqadd.s8	q10, q3, <illegal reg q10.5>
   3e02c:	strtmi	r1, [fp], #-1570	; 0xfffff9de
   3e030:			; <UNDEFINED> instruction: 0xf6c69d0c
   3e034:	bl	d3ab0 <full_module_path@@Base+0x5a548>
   3e038:	strtmi	r3, [lr], #-819	; 0xfffffccd
   3e03c:	ldrmi	r4, [r6], #-89	; 0xffffffa7
   3e040:	subsmi	r4, sl, r1, ror #8
   3e044:	streq	pc, [ip, #-1603]	; 0xfffff9bd
   3e048:	strbpl	pc, [r5, #1743]!	; 0x6cf	; <UNPREDICTABLE>
   3e04c:	teqvc	r1, r3, lsl #22
   3e050:	submi	r4, sl, r5, asr r4
   3e054:	ldrtmi	r4, [sl], #-1053	; 0xfffffbe3
   3e058:	svcls	0x0004404b
   3e05c:	mcrrcs	6, 4, pc, r4, cr14	; <UNPREDICTABLE>
   3e060:	rsbspl	lr, r2, #1024	; 0x400
   3e064:	lfmmi	f7, 1, [lr], #808	; 0x328
   3e068:	ldrtmi	r4, [ip], #83	; 0x53
   3e06c:	strmi	r4, [ip], #1075	; 0x433
   3e070:	mcrls	0, 0, r4, cr6, cr1, {2}
   3e074:	teqmi	r3, #2048	; 0x800
   3e078:	strvc	pc, [r9, ip, asr #12]!
   3e07c:			; <UNDEFINED> instruction: 0xf6c44059
   3e080:	strtmi	r3, [r9], #-2014	; 0xfffff822
   3e084:	ldrmi	r4, [r7], #-1079	; 0xfffffbc9
   3e088:	bl	10e1f8 <full_module_path@@Base+0x94c90>
   3e08c:			; <UNDEFINED> instruction: 0xf6442171
   3e090:	submi	r3, sl, r0, ror #12
   3e094:	ldrtvs	pc, [fp], pc, asr #5	; <UNPREDICTABLE>
   3e098:	ldrbmi	r4, [lr], #-1122	; 0xfffffb9e
   3e09c:	submi	r4, fp, lr, lsl r4
   3e0a0:	eorsvc	lr, r2, #1024	; 0x400
   3e0a4:	ldrbmi	pc, [r0, #-1611]!	; 0xfffff9b5	; <UNPREDICTABLE>
   3e0a8:			; <UNDEFINED> instruction: 0xf6cb4053
   3e0ac:	ldrtmi	r6, [fp], #-1471	; 0xfffffa41
   3e0b0:	strmi	r4, [sp], #-1061	; 0xfffffbdb
   3e0b4:	bl	ce200 <full_module_path@@Base+0x54c98>
   3e0b8:			; <UNDEFINED> instruction: 0xf6475373
   3e0bc:	subsmi	r6, r9, r6, asr #25
   3e0c0:	ldceq	6, cr15, [fp], {194}	; 0xc2
   3e0c4:	ldrbtmi	r4, [r4], #1073	; 0x431
   3e0c8:			; <UNDEFINED> instruction: 0xf5a44494
   3e0cc:	bl	1032d4 <full_module_path@@Base+0x89d6c>
   3e0d0:	subsmi	r4, sl, r1, lsr r1
   3e0d4:	strcc	pc, [r3, r4, lsr #13]
   3e0d8:	strls	r4, [sl, -sl, asr #32]
   3e0dc:	cdpls	4, 0, cr4, cr3, cr10, {1}
   3e0e0:	ldrbvc	pc, [sl, r2, asr #4]!	; <UNPREDICTABLE>
   3e0e4:	strcs	pc, [r1, lr, asr #13]!
   3e0e8:	rsbscs	lr, r2, #1024	; 0x400
   3e0ec:	cfstrsls	mvf4, [fp], {55}	; 0x37
   3e0f0:	submi	r4, fp, pc, lsl r4
   3e0f4:	vqadd.s8	q10, <illegal reg q1.5>, <illegal reg q1.5>
   3e0f8:	strbtmi	r0, [r3], #-1669	; 0xfffff97b
   3e0fc:	strbtmi	pc, [pc], sp, asr #5	; <UNPREDICTABLE>
   3e100:	strls	r4, [r1], #-1062	; 0xfffffbda
   3e104:	teqvc	r3, #2048	; 0x800
   3e108:	subsmi	r4, r1, lr, lsl #8
   3e10c:	subsmi	r9, r9, r8, lsl #24
   3e110:	strpl	pc, [r5, #-1601]	; 0xfffff9bf
   3e114:	vmvn.i32	d20, #589824	; 0x00090000
   3e118:	strtmi	r4, [r5], #-1416	; 0xfffffa78
   3e11c:	bl	125148 <full_module_path@@Base+0xabbe0>
   3e120:	ldrmi	r5, [r5], #-369	; 0xfffffe8f
   3e124:	vqadd.s8	q10, <illegal reg q6.5>, q5
   3e128:	submi	r0, sl, r9, lsr ip
   3e12c:	ldclne	6, cr15, [r4], {205}	; 0xcd
   3e130:	strtmi	r4, [r4], #1074	; 0x432
   3e134:	umaalmi	r4, fp, ip, r4
   3e138:	eorsmi	lr, r2, #1024	; 0x400
   3e13c:	strbne	pc, [r5, r9, asr #12]!	; <UNPREDICTABLE>
   3e140:	vshr.s8	q10, <illegal reg q1.5>, #2
   3e144:	strtmi	r6, [fp], #-2011	; 0xfffff825
   3e148:	strmi	r4, [pc], #-1103	; 3e150 <fchmod@plt+0x37594>
   3e14c:	bl	ce298 <full_module_path@@Base+0x54d30>
   3e150:			; <UNDEFINED> instruction: 0xf6472373
   3e154:	ldrshmi	r4, [r9], #-104	; 0xffffff98
   3e158:	strtvc	pc, [r2], r1, asr #13
   3e15c:	strbmi	r4, [r6], #-1121	; 0xfffffb9f
   3e160:	subsmi	r4, sl, r6, lsl r4
   3e164:	teqvc	r1, r3, lsl #22
   3e168:	submi	r9, sl, r5, lsl #24
   3e16c:	strbvs	pc, [r5, #-581]!	; 0xfffffdbb	; <UNPREDICTABLE>
   3e170:			; <UNDEFINED> instruction: 0xf2cc443a
   3e174:	strtmi	r4, [r5], #-1452	; 0xfffffa54
   3e178:	bl	a5d8c <full_module_path@@Base+0x2c824>
   3e17c:	ldrmi	r5, [sp], #-626	; 0xfffffd8e
   3e180:	vhadd.s8	q10, q1, <illegal reg q5.5>
   3e184:	subsmi	r2, r3, r4, asr #24
   3e188:	sfmmi	f7, 1, [r9], #-828	; 0xfffffcc4
   3e18c:	ldrtmi	r4, [ip], #1075	; 0x433
   3e190:	streq	lr, [r2, -r1, lsl #21]
   3e194:	bl	cf3cc <full_module_path@@Base+0x55e64>
   3e198:			; <UNDEFINED> instruction: 0xf64f4333
   3e19c:			; <UNDEFINED> instruction: 0x405f7197
   3e1a0:	smlawtcc	sl, r4, r2, pc	; <UNPREDICTABLE>
   3e1a4:	ldrbmi	r4, [r9], #-1085	; 0xfffffbc3
   3e1a8:	vqshl.s8	d20, d1, d2
   3e1ac:	bl	10d050 <full_module_path@@Base+0x93ae8>
   3e1b0:			; <UNDEFINED> instruction: 0xf6ca2575
   3e1b4:	b	198d00c <full_module_path@@Base+0x1913aa4>
   3e1b8:	ldrbmi	r0, [r3], #514	; 0x202
   3e1bc:	ldrmi	r4, [fp], #90	; 0x5a
   3e1c0:	svcls	0x00074462
   3e1c4:	ldrteq	pc, [r9], -sl, asr #4	; <UNPREDICTABLE>
   3e1c8:	ldrmi	pc, [r3], pc, asr #13
   3e1cc:	adcsvs	lr, r2, #5120	; 0x1400
   3e1d0:	b	18cf2d0 <full_module_path@@Base+0x1855d68>
   3e1d4:	strtmi	r0, [lr], #-771	; 0xfffffcfd
   3e1d8:			; <UNDEFINED> instruction: 0xf645406b
   3e1dc:	ldrmi	r1, [r9], #-1987	; 0xfffff83d
   3e1e0:	ldrbpl	pc, [fp, -r6, asr #5]	; <UNPREDICTABLE>
   3e1e4:	cfstrsls	mvf4, [r1], {79}	; 0x4f
   3e1e8:			; <UNDEFINED> instruction: 0x51b1eb02
   3e1ec:	b	188f250 <full_module_path@@Base+0x1815ce8>
   3e1f0:			; <UNDEFINED> instruction: 0xf64c0505
   3e1f4:			; <UNDEFINED> instruction: 0x40554c92
   3e1f8:	stcvc	6, cr15, [ip], {200}	; 0xc8
   3e1fc:	blls	14f4b0 <full_module_path@@Base+0xd5f48>
   3e200:			; <UNDEFINED> instruction: 0xf64544a4
   3e204:	bl	94950 <full_module_path@@Base+0x1b3e8>
   3e208:	strmi	r4, [ip], #2939	; 0xb7b
   3e20c:	andeq	lr, r2, #438272	; 0x6b000
   3e210:	stmibpl	r4, {r3, r6, r7, r9, ip, sp, lr, pc}
   3e214:	ldrmi	r4, [r9], #74	; 0x4a
   3e218:	blls	cf278 <full_module_path@@Base+0x55d10>
   3e21c:	bvs	143bb40 <full_module_path@@Base+0x13c25d8>
   3e220:	bvc	fea7bd40 <full_module_path@@Base+0xfea027d8>
   3e224:	ldrbtcs	lr, [r6], fp, lsl #22
   3e228:	b	19cf498 <full_module_path@@Base+0x1955f30>
   3e22c:	blls	2be638 <full_module_path@@Base+0x2450d0>
   3e230:	smlabbeq	fp, r1, sl, lr
   3e234:	strmi	r4, [pc], #-1201	; 3e23c <fchmod@plt+0x37680>
   3e238:	cfstrsls	mvf4, [r8, #-364]	; 0xfffffe94
   3e23c:	addvs	pc, r2, #74448896	; 0x4700000
   3e240:	ldrvs	lr, [r7, r6, lsl #22]!
   3e244:	b	1a0fabc <full_module_path@@Base+0x1996554>
   3e248:	ldrtmi	r0, [sl], #2827	; 0xb0b
   3e24c:	bleq	1f8c80 <full_module_path@@Base+0x17f718>
   3e250:	mvnvs	pc, #-536870908	; 0xe0000004
   3e254:			; <UNDEFINED> instruction: 0xf6cf44dc
   3e258:	strbmi	r6, [r3], #-812	; 0xfffffcd4
   3e25c:	ldmdacc	r4, {r2, r6, r9, ip, sp, lr, pc}
   3e260:	fldmiaxpl	ip!, {d14-d16}	;@ Deprecated
   3e264:	stmdacc	r1, {r1, r3, r6, r7, r9, ip, sp, lr, pc}
   3e268:	streq	lr, [r6], -ip, ror #20
   3e26c:	bleq	378e80 <full_module_path@@Base+0x2ff918>
   3e270:	strtmi	r4, [r8], #126	; 0x7e
   3e274:	vqshl.s8	d20, d20, d1
   3e278:			; <UNDEFINED> instruction: 0xf6c415a1
   3e27c:	stmdbls	r6, {r3, r8, sl, sp, lr}
   3e280:	ldrbtmi	lr, [r4], #-2828	; 0xfffff4f4
   3e284:	b	194f460 <full_module_path@@Base+0x18d5ef8>
   3e288:	strtmi	r0, [r0], #1799	; 0x707
   3e28c:	streq	lr, [ip, -r7, lsl #21]
   3e290:	subsvc	pc, r3, #-268435444	; 0xf000000c
   3e294:	strmi	r4, [sl], #-1103	; 0xfffffbb1
   3e298:	vmla.i8	d25, d15, d12
   3e29c:	bl	149b78 <full_module_path@@Base+0xd0610>
   3e2a0:			; <UNDEFINED> instruction: 0xf6cb27f7
   3e2a4:	b	1a15b94 <full_module_path@@Base+0x199c62c>
   3e2a8:	ldrtmi	r0, [sp], #-3084	; 0xfffff3f4
   3e2ac:			; <UNDEFINED> instruction: 0x0c04ea8c
   3e2b0:	ldrbmi	r4, [r4], #1166	; 0x48e
   3e2b4:	vceq.f32	d25, d13, d5
   3e2b8:			; <UNDEFINED> instruction: 0xf6c221bb
   3e2bc:	bl	206a20 <full_module_path@@Base+0x18d4b8>
   3e2c0:	ldrtmi	r6, [r1], #-3260	; 0xfffff344
   3e2c4:	streq	lr, [r4], #-2668	; 0xfffff594
   3e2c8:	rsbsmi	r4, ip, r2, ror #8
   3e2cc:	ldrbmi	r9, [ip], #-2825	; 0xfffff4f7
   3e2d0:	ldrcc	pc, [r1], sp, asr #4
   3e2d4:	strcc	pc, [r6], lr, asr #13
   3e2d8:	ldrtpl	lr, [r4], #2828	; 0xb0c
   3e2dc:	b	194f35c <full_module_path@@Base+0x18d5df4>
   3e2e0:	strtmi	r0, [r6], #1799	; 0x707
   3e2e4:	streq	lr, [ip, -r7, lsl #21]
   3e2e8:	ldrtmi	r6, [r8], #2051	; 0x803
   3e2ec:	ldmdami	r8!, {r2, r8, r9, fp, sp, lr, pc}^
   3e2f0:			; <UNDEFINED> instruction: 0x0c0cea68
   3e2f4:	b	fe34f400 <full_module_path@@Base+0xfe2d5e98>
   3e2f8:	strbtmi	r0, [r5], #-3076	; 0xfffff3fc
   3e2fc:	ldrbcs	lr, [r5, #2824]!	; 0xb08
   3e300:	streq	lr, [r4], #-2661	; 0xfffff59b
   3e304:	b	fe14f3c4 <full_module_path@@Base+0xfe0d5e5c>
   3e308:	strtmi	r0, [r2], #-1032	; 0xfffffbf8
   3e30c:	adcsvs	lr, r2, #5120	; 0x1400
   3e310:	stmdaeq	r8, {r1, r5, r6, r9, fp, sp, lr, pc}
   3e314:	b	fe24f368 <full_module_path@@Base+0xfe1d5e00>
   3e318:	andvs	r0, r3, r5, lsl #16
   3e31c:	stmiavs	r3, {r1, r2, r6, r7, sl, lr}^
   3e320:	vmovpl.f64	d14, #226	; 0xbf100000 -0.5625000
   3e324:	streq	lr, [r5, #-2670]	; 0xfffff592
   3e328:	subsmi	r4, r5, r3, ror r4
   3e32c:	strtmi	r6, [r9], #-195	; 0xffffff3d
   3e330:	bl	3d8444 <full_module_path@@Base+0x35eedc>
   3e334:	b	188e900 <full_module_path@@Base+0x1815398>
   3e338:	strmi	r0, [fp], #-514	; 0xfffffdfe
   3e33c:	vmlaeq.f32	s28, s29, s4
   3e340:	ldrbtmi	r6, [r6], #-2178	; 0xfffff77e
   3e344:	addvs	r4, r1, r1, lsl r4
   3e348:	ldrbtcs	lr, [r6], r3, lsl #22
   3e34c:	andlt	r6, pc, r6, asr #32
   3e350:	svchi	0x00f0e8bd
   3e354:	mvnsmi	lr, #737280	; 0xb4000
   3e358:	stmdbvs	r3, {r0, r1, r2, r4, r9, sl, lr}
   3e35c:	strmi	r4, [ip], -r5, lsl #12
   3e360:			; <UNDEFINED> instruction: 0xf003189a
   3e364:			; <UNDEFINED> instruction: 0xf1c8083f
   3e368:	tstvs	r2, r0, asr #12
   3e36c:	stmdbvs	r3, {r1, r5, r8, r9, sl, fp, ip, sp, pc}^
   3e370:	cmpvs	r3, r1, lsl #6
   3e374:	svclt	0x008c42be
   3e378:	movwcs	r2, #4864	; 0x1300
   3e37c:	svceq	0x0000f1b8
   3e380:	movwcs	fp, #3848	; 0xf08
   3e384:	svccs	0x003fb9a3
   3e388:			; <UNDEFINED> instruction: 0xf1a7bf81
   3e38c:			; <UNDEFINED> instruction: 0xf0260640
   3e390:			; <UNDEFINED> instruction: 0x3640063f
   3e394:	stmdble	r5!, {r1, r2, r4, r5, r8, fp, ip}
   3e398:	strtmi	r4, [r8], -r1, lsr #12
   3e39c:			; <UNDEFINED> instruction: 0xf7ff3440
   3e3a0:	adcsmi	pc, r4, #16640	; 0x4100
   3e3a4:			; <UNDEFINED> instruction: 0xf007d1f8
   3e3a8:	ldmiblt	r7, {r0, r1, r2, r3, r4, r5, r8, r9, sl}
   3e3ac:	mvnshi	lr, #12386304	; 0xbd0000
   3e3b0:	ldmdbeq	r8, {r8, ip, sp, lr, pc}
   3e3b4:	bl	28fc84 <full_module_path@@Base+0x21671c>
   3e3b8:	svccc	0x00400008
   3e3bc:	stmda	r6, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3e3c0:	strtmi	r4, [r8], -r9, asr #12
   3e3c4:			; <UNDEFINED> instruction: 0xf7ff4447
   3e3c8:	ldrtmi	pc, [r4], #-3117	; 0xfffff3d3	; <UNPREDICTABLE>
   3e3cc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3e3d0:			; <UNDEFINED> instruction: 0xf105e7d9
   3e3d4:			; <UNDEFINED> instruction: 0x463a0018
   3e3d8:	ldrtmi	r4, [r1], -r0, asr #8
   3e3dc:	mvnsmi	lr, #12386304	; 0xbd0000
   3e3e0:	svclt	0x00f2f7c7
   3e3e4:	strb	r4, [r0, r6, lsr #12]!
   3e3e8:	movwcc	pc, #4674	; 0x1242	; <UNPREDICTABLE>
   3e3ec:	addcc	pc, r9, #77594624	; 0x4a00000
   3e3f0:	movtvc	pc, #21190	; 0x52c6	; <UNPREDICTABLE>
   3e3f4:	sbcvc	pc, sp, #216006656	; 0xce00000
   3e3f8:			; <UNDEFINED> instruction: 0xf64d6003
   3e3fc:	strdvs	r4, [r2], #-62	; 0xffffffc2
   3e400:			; <UNDEFINED> instruction: 0x03baf6c9
   3e404:	rsbsmi	pc, r6, #1342177284	; 0x50000004
   3e408:	vaddl.s8	q11, d17, d3
   3e40c:	movwcs	r0, #562	; 0x232
   3e410:	stmib	r0, {r1, r6, r7, sp, lr}^
   3e414:	ldrbmi	r3, [r0, -r4, lsl #6]!
   3e418:	ldr	fp, [fp, r2, lsl #2]
   3e41c:	svclt	0x00004770
   3e420:			; <UNDEFINED> instruction: 0x460db530
   3e424:	strmi	r4, [r4], -r9, lsr #18
   3e428:	addlt	r4, r5, r9, lsr #20
   3e42c:	ldrbtmi	r6, [r9], #-2307	; 0xfffff6fd
   3e430:	stmpl	sl, {r6, r8, fp, sp, lr}
   3e434:	ldmdavs	r2, {r0, r3, r4, r6, r8, r9, sl, fp}
   3e438:			; <UNDEFINED> instruction: 0xf04f9203
   3e43c:	b	107ec44 <full_module_path@@Base+0x10056dc>
   3e440:			; <UNDEFINED> instruction: 0xf00301c0
   3e444:	sbcseq	r0, fp, pc, lsr r2
   3e448:	smlabtcc	r1, sp, r9, lr
   3e44c:	stmdbmi	r1!, {r0, r1, r2, r4, r5, r9, fp, sp}
   3e450:			; <UNDEFINED> instruction: 0xf1c2bf94
   3e454:			; <UNDEFINED> instruction: 0xf1c20238
   3e458:			; <UNDEFINED> instruction: 0x46200278
   3e45c:			; <UNDEFINED> instruction: 0xf7ff4479
   3e460:	andcs	pc, r8, #484	; 0x1e4
   3e464:	strtmi	sl, [r0], -r1, lsl #18
   3e468:			; <UNDEFINED> instruction: 0xff74f7ff
   3e46c:	bmi	6d8500 <full_module_path@@Base+0x65ef98>
   3e470:	ldrbtmi	r7, [sl], #-43	; 0xffffffd5
   3e474:	beq	718508 <full_module_path@@Base+0x69efa0>
   3e478:	stmdahi	r3!, {r0, r1, r3, r5, r6, ip, sp, lr}^
   3e47c:	stmiavc	r3!, {r0, r1, r3, r5, r7, ip, sp, lr}^
   3e480:	stmdavs	r3!, {r0, r1, r3, r5, r6, r7, ip, sp, lr}^
   3e484:	stmdavs	r3!, {r0, r1, r3, r5, r8, ip, sp, lr}^
   3e488:	cmnvc	fp, fp, lsl sl
   3e48c:			; <UNDEFINED> instruction: 0x71ab88e3
   3e490:	mvnvc	r7, r3, ror #19
   3e494:	eorvc	r6, fp, #10682368	; 0xa30000
   3e498:	beq	71872c <full_module_path@@Base+0x69f1c4>
   3e49c:	stmdbhi	r3!, {r0, r1, r3, r5, r6, r9, ip, sp, lr}^
   3e4a0:	bvc	ff91af54 <full_module_path@@Base+0xff8a19ec>
   3e4a4:	stmiavs	r3!, {r0, r1, r3, r5, r6, r7, r9, ip, sp, lr}^
   3e4a8:	stmiavs	r3!, {r0, r1, r3, r5, r8, r9, ip, sp, lr}^
   3e4ac:	cmnvc	fp, #110592	; 0x1b000
   3e4b0:			; <UNDEFINED> instruction: 0x73ab89e3
   3e4b4:	mvnvc	r7, #232448	; 0x38c00
   3e4b8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
   3e4bc:	blls	11852c <full_module_path@@Base+0x9efc4>
   3e4c0:	qaddle	r4, sl, r1
   3e4c4:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   3e4c8:	svc	0x00daf7c7
   3e4cc:	andeq	r8, r2, r6, lsl r5
   3e4d0:	andeq	r0, r0, ip, lsr #7
   3e4d4:	strdeq	sl, [r2], -r4
   3e4d8:	ldrdeq	r8, [r2], -r2
   3e4dc:			; <UNDEFINED> instruction: 0x4604b510
   3e4e0:	addslt	r4, sl, sl, lsl r8
   3e4e4:	ldrbtmi	r4, [r8], #-2842	; 0xfffff4e6
   3e4e8:	stmdage	r3, {r0, r1, r6, r7, fp, ip, lr}
   3e4ec:	tstls	r9, #1769472	; 0x1b0000
   3e4f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3e4f4:	movwcc	pc, #4674	; 0x1242	; <UNPREDICTABLE>
   3e4f8:	movtvc	pc, #21190	; 0x52c6	; <UNPREDICTABLE>
   3e4fc:			; <UNDEFINED> instruction: 0xf64a9303
   3e500:			; <UNDEFINED> instruction: 0xf6ce3389
   3e504:	movwls	r7, #17357	; 0x43cd
   3e508:	mvnsmi	pc, #80740352	; 0x4d00000
   3e50c:			; <UNDEFINED> instruction: 0x03baf6c9
   3e510:	vcgt.s8	d25, d5, d5
   3e514:	vbic.i32	q10, #5632	; 0x00001600
   3e518:	movwls	r0, #25394	; 0x6332
   3e51c:	stmib	sp, {r8, r9, sp}^
   3e520:	tstlt	sl, r7, lsl #6
   3e524:			; <UNDEFINED> instruction: 0xf7ff9001
   3e528:	stmdals	r1, {r0, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   3e52c:			; <UNDEFINED> instruction: 0xf7ff4621
   3e530:	bmi	27e314 <full_module_path@@Base+0x204dac>
   3e534:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   3e538:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3e53c:	subsmi	r9, sl, r9, lsl fp
   3e540:	andslt	sp, sl, r1, lsl #2
   3e544:			; <UNDEFINED> instruction: 0xf7c7bd10
   3e548:	svclt	0x0000ef9c
   3e54c:	andeq	r8, r2, lr, asr r4
   3e550:	andeq	r0, r0, ip, lsr #7
   3e554:	andeq	r8, r2, lr, lsl #8
   3e558:			; <UNDEFINED> instruction: 0x460cb538
   3e55c:	andcs	r4, fp, #671744	; 0xa4000
   3e560:	ldrbtmi	r4, [r9], #-1541	; 0xfffff9fb
   3e564:	stc2	7, cr15, [r4, #-1016]	; 0xfffffc08
   3e568:	movwcs	r4, #38951	; 0x9827
   3e56c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   3e570:			; <UNDEFINED> instruction: 0xf1c33801
   3e574:	blx	7eda0 <full_module_path@@Base+0x5838>
   3e578:	eormi	pc, r2, #536870912	; 0x20000000
   3e57c:	ldcpl	15, cr11, [sl], {28}
   3e580:	blcc	93930 <full_module_path@@Base+0x1a3c8>
   3e584:	streq	sp, [r0, #-501]!	; 0xfffffe0b
   3e588:			; <UNDEFINED> instruction: 0xf014d505
   3e58c:	svclt	0x00140f40
   3e590:	cmpcs	r3, #-872415231	; 0xcc000001
   3e594:	strbeq	r7, [r1, #-235]!	; 0xffffff15
   3e598:			; <UNDEFINED> instruction: 0xf014d505
   3e59c:	svclt	0x00140f08
   3e5a0:	cmpcs	r3, #-872415231	; 0xcc000001
   3e5a4:	streq	r7, [r2, #427]!	; 0x1ab
   3e5a8:			; <UNDEFINED> instruction: 0xf014d505
   3e5ac:	svclt	0x00140f01
   3e5b0:	cmpcs	r4, #116, 6	; 0xd0000001
   3e5b4:	vst1.16	{d7-d10}, [r4 :128], fp
   3e5b8:			; <UNDEFINED> instruction: 0xf5b44470
   3e5bc:	svclt	0x00044f80
   3e5c0:	eorvc	r2, fp, r4, ror #6
   3e5c4:			; <UNDEFINED> instruction: 0xf5b4d01c
   3e5c8:	svclt	0x00044f20
   3e5cc:	eorvc	r2, fp, ip, ror #6
   3e5d0:			; <UNDEFINED> instruction: 0xf5b4d016
   3e5d4:	svclt	0x00044fc0
   3e5d8:	eorvc	r2, fp, r2, ror #6
   3e5dc:			; <UNDEFINED> instruction: 0xf5b4d010
   3e5e0:	svclt	0x00045f00
   3e5e4:	eorvc	r2, fp, r3, ror #6
   3e5e8:			; <UNDEFINED> instruction: 0xf5b4d00a
   3e5ec:	svclt	0x00044f40
   3e5f0:	eorvc	r2, fp, r3, ror r3
   3e5f4:			; <UNDEFINED> instruction: 0xf5b4d004
   3e5f8:	svclt	0x00045f80
   3e5fc:	eorvc	r2, fp, r0, ror r3
   3e600:	svclt	0x0000bd38
   3e604:	andeq	r3, r1, lr, lsr r7
   3e608:	andeq	r3, r1, lr, lsr r7
   3e60c:	mvnsmi	lr, sp, lsr #18
   3e610:	strmi	r4, [r8], r6, lsl #12
   3e614:	cmpcs	r0, r1
   3e618:			; <UNDEFINED> instruction: 0x461c4617
   3e61c:	ldcl	7, cr15, [lr, #796]!	; 0x31c
   3e620:	lslslt	r4, r5, #12
   3e624:	movweq	pc, #16388	; 0x4004	; <UNPREDICTABLE>
   3e628:			; <UNDEFINED> instruction: 0xf1b8b9b6
   3e62c:			; <UNDEFINED> instruction: 0xd12e0f00
   3e630:	strmi	pc, [r0], -pc, asr #8
   3e634:			; <UNDEFINED> instruction: 0xf044b11b
   3e638:			; <UNDEFINED> instruction: 0xf6470408
   3e63c:			; <UNDEFINED> instruction: 0x07a176f0
   3e640:	stmdaeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3e644:	vst3.8	{d29-d31}, [r4], r1
   3e648:	stmib	r5, {r7, sl, ip, sp}^
   3e64c:	stmib	r5, {fp, sp, lr}^
   3e650:	strtmi	r7, [r8], -r3, lsl #8
   3e654:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3e658:	svceq	0x0000f1b8
   3e65c:	teqlt	r3, lr, lsl r0
   3e660:	svclt	0x00882e10
   3e664:	stmdale	r0, {r4, r9, sl, fp, ip, sp}
   3e668:			; <UNDEFINED> instruction: 0xf0444646
   3e66c:			; <UNDEFINED> instruction: 0xf1b80408
   3e670:	stmdale	r6!, {r0, r8, r9, sl, fp}
   3e674:	orrcc	pc, r0, #36, 8	; 0x24000000
   3e678:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3e67c:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
   3e680:	stmdavs	r0, {r0, r2, r6, r7, r8, fp, sp, lr, pc}
   3e684:	streq	pc, [r2], #-67	; 0xffffffbd
   3e688:	strvc	lr, [r3], #-2501	; 0xfffff63b
   3e68c:	vst1.64	{d30}, [pc :128], r1
   3e690:	blcs	4fe98 <_IO_stdin_used@@Base+0xa620>
   3e694:			; <UNDEFINED> instruction: 0xf647d0eb
   3e698:			; <UNDEFINED> instruction: 0xe7e676f0
   3e69c:	mrccs	1, 0, fp, cr0, cr11, {3}
   3e6a0:	streq	sp, [r2, r9, lsr #16]!
   3e6a4:	stmdaeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3e6a8:	movweq	pc, #32836	; 0x8044	; <UNPREDICTABLE>
   3e6ac:	strbmi	fp, [r6], -r8, asr #30
   3e6b0:			; <UNDEFINED> instruction: 0x461cd51e
   3e6b4:	stmdavs	r0, {r0, r2, r6, r7, r8, fp, sp, lr, pc}
   3e6b8:	strvc	lr, [r3], #-2501	; 0xfffff63b
   3e6bc:			; <UNDEFINED> instruction: 0xf04fe7c9
   3e6c0:	streq	r0, [r0, r8, lsl #16]!
   3e6c4:			; <UNDEFINED> instruction: 0x4641d411
   3e6c8:			; <UNDEFINED> instruction: 0xf0064630
   3e6cc:			; <UNDEFINED> instruction: 0xf108fc57
   3e6d0:	b	10b6d4 <full_module_path@@Base+0x9216c>
   3e6d4:	tstlt	r9, r8, lsl #6
   3e6d8:	bne	1dcf7f8 <full_module_path@@Base+0x1d56290>
   3e6dc:	adcsle	r2, r2, r0, lsl #22
   3e6e0:	stmdavs	r0, {r0, r2, r6, r7, r8, fp, sp, lr, pc}
   3e6e4:	strvc	lr, [r3], #-2501	; 0xfffff63b
   3e6e8:			; <UNDEFINED> instruction: 0x4623e7b3
   3e6ec:			; <UNDEFINED> instruction: 0xe7e1461c
   3e6f0:			; <UNDEFINED> instruction: 0x4646461c
   3e6f4:	cdpcc	7, 1, cr14, cr0, cr7, {5}
   3e6f8:	streq	pc, [r8], #-68	; 0xffffffbc
   3e6fc:	stmdaeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3e700:	svclt	0x0000e7df
   3e704:	ldrblt	fp, [r0, #-456]!	; 0xfffffe38
   3e708:	stmvs	r4, {r1, r2, r9, sl, lr}
   3e70c:	ldmdbvs	r2!, {r2, r7, r8, ip, sp, pc}
   3e710:	stmdavs	r3!, {r0, r2, r5, r9, sl, lr}^
   3e714:	svceq	0x0008f012
   3e718:			; <UNDEFINED> instruction: 0xf1a36824
   3e71c:	tstle	r3, r0, lsl r0
   3e720:			; <UNDEFINED> instruction: 0xf7c74618
   3e724:	strtmi	lr, [r8], -r0, lsr #28
   3e728:	cdp	7, 1, cr15, cr12, cr7, {6}
   3e72c:	mvnle	r2, r0, lsl #24
   3e730:	pop	{r4, r5, r9, sl, lr}
   3e734:			; <UNDEFINED> instruction: 0xf7c74070
   3e738:			; <UNDEFINED> instruction: 0x4770be13
   3e73c:	rsbsle	r2, r2, r0, lsl #16
   3e740:	mvnsmi	lr, #737280	; 0xb4000
   3e744:	ldrmi	r4, [r0], sp, lsl #12
   3e748:	stmdbcs	r0, {r2, r9, sl, lr}
   3e74c:	stmdbvs	r3, {r0, r2, r6, ip, lr, pc}
   3e750:	strble	r0, [sp, #-990]	; 0xfffffc22
   3e754:	cdpne	8, 4, cr6, cr11, cr1, {2}
   3e758:	svclt	0x001c402b
   3e75c:	bne	ffb84918 <full_module_path@@Base+0xffb0b3b0>
   3e760:	adcmi	r6, pc, #2555904	; 0x270000
   3e764:	stmiavs	r6!, {r0, r2, r3, r4, r5, r8, r9, ip, lr, pc}
   3e768:	ldmvs	r3!, {r1, r2, r5, r8, ip, sp, pc}
   3e76c:	svclt	0x002842ab
   3e770:	andsle	r6, lr, #112, 16	; 0x700000
   3e774:	andcs	r6, r0, #573440	; 0x8c000
   3e778:			; <UNDEFINED> instruction: 0xf04f0719
   3e77c:	svclt	0x00480101
   3e780:			; <UNDEFINED> instruction: 0x46383710
   3e784:			; <UNDEFINED> instruction: 0xf87cf7df
   3e788:	cmplt	r0, #6291456	; 0x600000
   3e78c:	ldrbeq	r6, [sl, r3, lsr #18]
   3e790:	ldreq	sp, [fp, -r3, asr #8]
   3e794:			; <UNDEFINED> instruction: 0xf106bf48
   3e798:	ldrle	r0, [r5, #-16]!
   3e79c:	smlatbcs	r0, r7, r8, r6
   3e7a0:	stmdbvs	r2!, {r0, r1, r5, fp, sp, lr}^
   3e7a4:	stmib	r6, {r0, r1, r2, r4, r5, sp, lr}^
   3e7a8:	andcc	r0, r1, #67108864	; 0x4000000
   3e7ac:	strdvs	r6, [r2, #-1]!
   3e7b0:	bvs	8d6a50 <full_module_path@@Base+0x85d4e8>
   3e7b4:	ldmib	r4, {r0, r3, r4, r6, r8, r9, fp, ip}^
   3e7b8:	strmi	r8, [r8], #-2316	; 0xfffff6f4
   3e7bc:	andcc	r6, r1, #421888	; 0x67000
   3e7c0:			; <UNDEFINED> instruction: 0xf1476222
   3e7c4:	bl	6403cc <full_module_path@@Base+0x5c6e64>
   3e7c8:			; <UNDEFINED> instruction: 0xf1490205
   3e7cc:	rsbvs	r0, r7, #0, 6
   3e7d0:	movwcs	lr, #51652	; 0xc9c4
   3e7d4:	pop	{r0, r4, r5, r7, sp, lr}
   3e7d8:	stmdavs	r5, {r3, r4, r5, r6, r7, r8, r9, pc}^
   3e7dc:	adcmi	r6, pc, #2555904	; 0x270000
   3e7e0:	stmiavs	r3!, {r0, r6, r7, r9, ip, lr, pc}^
   3e7e4:	strbmi	fp, [r0], -fp, lsl #2
   3e7e8:	mulcs	r0, r8, r7
   3e7ec:	mvnshi	lr, #12386304	; 0xbd0000
   3e7f0:	ldrtle	r0, [r5], #1944	; 0x798
   3e7f4:	strmi	r6, [r8], -r6, ror #16
   3e7f8:			; <UNDEFINED> instruction: 0xf0064631
   3e7fc:	stmdbcs	r0, {r0, r1, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   3e800:	ldrtmi	sp, [r5], #-174	; 0xffffff52
   3e804:	str	r1, [fp, sp, ror #20]!
   3e808:			; <UNDEFINED> instruction: 0xf7c72010
   3e80c:	strmi	lr, [r3], -r8, asr #30
   3e810:	rscle	r2, r6, r0, lsl #16
   3e814:			; <UNDEFINED> instruction: 0x461e4630
   3e818:	ldrtmi	lr, [sl], -r0, asr #15
   3e81c:			; <UNDEFINED> instruction: 0xf7c82100
   3e820:	stmdbvs	r3!, {r3, r5, fp, sp, lr, pc}
   3e824:			; <UNDEFINED> instruction: 0x2000e7b5
   3e828:	svclt	0x00004770
   3e82c:	rsble	r2, r7, r0, lsl #16
   3e830:	mvnsmi	lr, sp, lsr #18
   3e834:			; <UNDEFINED> instruction: 0xf8d04605
   3e838:	addlt	r8, r2, r8
   3e83c:	rsble	r2, ip, r0, lsl #20
   3e840:	bllt	490084 <full_module_path@@Base+0x416b1c>
   3e844:	ldmib	r5, {r0, r1, r2, r6, fp, sp, lr}^
   3e848:	ldmib	r5, {r1, r3, sl, ip, sp}^
   3e84c:	movwcc	r0, #4366	; 0x110e
   3e850:			; <UNDEFINED> instruction: 0xf14462ab
   3e854:	stmibne	r0, {sl}^
   3e858:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   3e85c:	stmib	r5, {r2, r3, r5, r6, r7, r9, sp, lr}^
   3e860:			; <UNDEFINED> instruction: 0xf1b8010e
   3e864:	andle	r0, sp, r0, lsl #30
   3e868:	strcs	r4, [r0], -r4, asr #12
   3e86c:	addsmi	r6, r3, #6488064	; 0x630000
   3e870:	stmdavs	r9!, {r0, r1, fp, ip, lr, pc}
   3e874:	addmi	r1, r2, #88, 16	; 0x580000
   3e878:	stmdavs	r3!, {r3, r4, r8, r9, ip, lr, pc}
   3e87c:	ldrmi	r4, [ip], -r6, lsr #12
   3e880:	mvnsle	r2, r0, lsl #22
   3e884:	pop	{r1, ip, sp, pc}
   3e888:	stmdbvs	r3, {r4, r5, r6, r7, r8, pc}
   3e88c:	ldrtle	r0, [r0], #-990	; 0xfffffc22
   3e890:	ldrble	r0, [r8], #1948	; 0x79c
   3e894:	strmi	r6, [r8], -r4, asr #16
   3e898:	strtmi	r9, [r1], -r1, lsl #4
   3e89c:	blx	1bfa8be <full_module_path@@Base+0x1b81356>
   3e8a0:	stmdbcs	r0, {r0, r9, fp, ip, pc}
   3e8a4:	strtmi	sp, [r7], #-207	; 0xffffff31
   3e8a8:			; <UNDEFINED> instruction: 0xe7cc1a7f
   3e8ac:	ldrdgt	lr, [r2], -r4
   3e8b0:	strmi	fp, [r7], #-830	; 0xfffffcc2
   3e8b4:	strbtmi	r6, [r7], #-231	; 0xffffff19
   3e8b8:	stmdale	lr, {r0, r3, r4, r5, r7, r9, lr}
   3e8bc:	stmdavs	r1!, {r1, r3, r5, r8, fp, sp, lr}
   3e8c0:	eorsvs	r0, r1, r2, lsl r7
   3e8c4:			; <UNDEFINED> instruction: 0xf1a3d539
   3e8c8:			; <UNDEFINED> instruction: 0xf7c70010
   3e8cc:	stmibvs	fp!, {r2, r3, r6, r8, sl, fp, sp, lr, pc}
   3e8d0:			; <UNDEFINED> instruction: 0x61ab3301
   3e8d4:	pop	{r1, ip, sp, pc}
   3e8d8:	ldrmi	r8, [r0, #496]!	; 0x1f0
   3e8dc:	stmdavs	r3!, {r1, r4, r6, r7, ip, lr, pc}
   3e8e0:			; <UNDEFINED> instruction: 0xf8d86033
   3e8e4:	eorvs	r3, r3, r0
   3e8e8:	andmi	pc, r0, r8, asr #17
   3e8ec:	pop	{r1, ip, sp, pc}
   3e8f0:	stmdavs	r1, {r4, r5, r6, r7, r8, pc}^
   3e8f4:	eorsmi	r1, fp, fp, asr #28
   3e8f8:	ldmdane	pc!, {r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
   3e8fc:			; <UNDEFINED> instruction: 0xe7a21aff
   3e900:	bl	506c8 <_IO_stdin_used@@Base+0xae50>
   3e904:	ldrtmi	r0, [lr], #3596	; 0xe0c
   3e908:	ldmdale	sp, {r0, r4, r5, r6, r8, sl, lr}
   3e90c:	ldrbeq	r6, [r0, sl, lsr #18]
   3e910:	movwcs	sp, #1062	; 0x426
   3e914:	rscvs	r6, r3, r1, lsr #1
   3e918:			; <UNDEFINED> instruction: 0xf1b8e7b4
   3e91c:	adcsle	r0, r1, r0, lsl #30
   3e920:			; <UNDEFINED> instruction: 0xf8d86803
   3e924:	addsmi	r1, r9, #8
   3e928:			; <UNDEFINED> instruction: 0xf8d8d0ac
   3e92c:			; <UNDEFINED> instruction: 0xf8c8300c
   3e930:	strmi	r2, [fp], #-8
   3e934:	andcc	pc, ip, r8, asr #17
   3e938:	ldrmi	lr, [r8], -r4, lsr #15
   3e93c:	ldc	7, cr15, [r2, #-796]	; 0xfffffce4
   3e940:			; <UNDEFINED> instruction: 0xf7c74620
   3e944:	bfi	lr, r0, (invalid: 26:2)
   3e948:	addsmi	r4, sl, #1660944384	; 0x63000000
   3e94c:	stmibne	r0, {r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   3e950:	orrsle	r6, r7, r0, ror #1
   3e954:	ldrbeq	r6, [r9, fp, lsr #18]
   3e958:	strbtmi	sp, [r7], #-1035	; 0xfffffbf5
   3e95c:	ldr	r6, [r1, r7, lsr #1]
   3e960:	andeq	lr, ip, #164864	; 0x28400
   3e964:	andeq	lr, ip, r3, lsl #22
   3e968:			; <UNDEFINED> instruction: 0xf7c74631
   3e96c:	stmdavs	r9!, {r1, r7, r8, r9, sl, fp, sp, lr, pc}
   3e970:	ldrmi	lr, [r0], -pc, asr #15
   3e974:			; <UNDEFINED> instruction: 0x463a4631
   3e978:	svc	0x007af7c7
   3e97c:	ldrdgt	pc, [r8], -r4
   3e980:	svclt	0x0000e7eb
   3e984:	blx	fecac16c <full_module_path@@Base+0xfec32c04>
   3e988:	strmi	pc, [lr], -r1, lsl #7
   3e98c:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
   3e990:	sadd16mi	fp, r9, r4
   3e994:	ldmdblt	r1!, {r0, r8, sp}^
   3e998:	strmi	r6, [r5], -r4, lsl #17
   3e99c:	stmdavs	r0!, {r2, r3, r4, r6, r8, ip, sp, pc}^
   3e9a0:	stmdale	r3, {r4, r5, r7, r9, lr}
   3e9a4:	stmne	r3, {r1, r3, r5, fp, sp, lr}
   3e9a8:	movwle	r4, #21150	; 0x529e
   3e9ac:	strtmi	r6, [r1], -r3, lsr #16
   3e9b0:	blcs	50228 <_IO_stdin_used@@Base+0xa9b0>
   3e9b4:	ldfltp	f5, [r8, #972]!	; 0x3cc
   3e9b8:	stmibne	r3, {r0, r1, r2, r5, r7, fp, sp, lr}^
   3e9bc:	mulsle	fp, lr, r2
   3e9c0:	movwcs	r6, #2086	; 0x826
   3e9c4:	cdpcs	0, 0, cr6, cr0, cr3, {1}
   3e9c8:	ldmdavs	r0!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}^
   3e9cc:	and	r6, sl, fp, lsr #18
   3e9d0:			; <UNDEFINED> instruction: 0xf7c73810
   3e9d4:	stmibvs	fp!, {r3, r6, r7, sl, fp, sp, lr, pc}
   3e9d8:	movwcc	r4, #5670	; 0x1626
   3e9dc:	stfcss	f6, [r0], {171}	; 0xab
   3e9e0:	stmdavs	r0!, {r0, r3, r5, r6, r7, ip, lr, pc}^
   3e9e4:	ldreq	r6, [fp, -fp, lsr #18]
   3e9e8:	ldrbtle	r6, [r1], #2100	; 0x834
   3e9ec:	ldc	7, cr15, [sl], #796	; 0x31c
   3e9f0:			; <UNDEFINED> instruction: 0xf7c74630
   3e9f4:			; <UNDEFINED> instruction: 0xe7eeecb8
   3e9f8:	tstlt	r9, fp, lsr #18
   3e9fc:	strtmi	r2, [r6], -r0, lsl #4
   3ea00:	ldrb	r6, [r0, sl]!
   3ea04:	strle	r0, [r5], #-2008	; 0xfffff828
   3ea08:	stmdavs	r6!, {r8, r9, sp}
   3ea0c:	rscvs	r6, r3, r2, lsr #1
   3ea10:	ldrb	r6, [r8, r3, lsr #32]
   3ea14:			; <UNDEFINED> instruction: 0x46301bd2
   3ea18:	svc	0x002af7c7
   3ea1c:	ldrb	r6, [r3, sl, lsr #16]!
   3ea20:	stmvs	r0, {r4, r5, r8, ip, sp, pc}
   3ea24:	stmvs	r3, {r5, r8, ip, sp, pc}
   3ea28:	movwle	r4, #8843	; 0x228b
   3ea2c:	ldrmi	r6, [r8], #-2112	; 0xfffff7c0
   3ea30:	stmiavs	r2, {r4, r5, r6, r8, r9, sl, lr}^
   3ea34:	addvs	r2, r1, r0, lsl #2
   3ea38:			; <UNDEFINED> instruction: 0x460b441a
   3ea3c:	ldrb	r6, [r5, r2, asr #1]!
   3ea40:	mvnsmi	lr, #737280	; 0xb4000
   3ea44:	ldmibmi	r3, {r3, r7, r9, sl, lr}
   3ea48:	bmi	fe5102ac <full_module_path@@Base+0xfe496d44>
   3ea4c:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
   3ea50:	addlt	r4, r7, r9, ror r4
   3ea54:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
   3ea58:	stmpl	sl, {r1, r2, r9, sl, lr}
   3ea5c:			; <UNDEFINED> instruction: 0x46043314
   3ea60:	andsvs	r6, sl, r2, lsl r8
   3ea64:	andeq	pc, r0, #79	; 0x4f
   3ea68:			; <UNDEFINED> instruction: 0xf0002800
   3ea6c:	stmdavs	r2, {r0, r3, r4, r5, r6, r7, pc}
   3ea70:	stcmi	13, cr10, [sl], {5}
   3ea74:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   3ea78:			; <UNDEFINED> instruction: 0x46284619
   3ea7c:	andls	r4, r1, #124, 8	; 0x7c000000
   3ea80:	andcs	r9, r1, #0, 8
   3ea84:	stm	r0, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3ea88:	eorcs	r4, r2, #42991616	; 0x2900000
   3ea8c:			; <UNDEFINED> instruction: 0xf7c74640
   3ea90:	ldmdavs	r2!, {r4, r8, r9, sl, fp, sp, lr, pc}^
   3ea94:	andgt	pc, r8, #14614528	; 0xdf0000
   3ea98:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   3ea9c:	ldrbtmi	r4, [ip], #1561	; 0x619
   3eaa0:			; <UNDEFINED> instruction: 0xf8cd9201
   3eaa4:	andcs	ip, r1, #0
   3eaa8:	strmi	r4, [r1], r4, ror #12
   3eaac:			; <UNDEFINED> instruction: 0xf7c84628
   3eab0:	strtmi	lr, [r9], -ip, ror #16
   3eab4:	strbmi	r2, [r0], -r2, lsr #4
   3eab8:	cdp	7, 15, cr15, cr10, cr7, {6}
   3eabc:	svclt	0x00182822
   3eac0:	ldrbtcc	pc, [pc], #79	; 3eac8 <fchmod@plt+0x37f0c>	; <UNPREDICTABLE>
   3eac4:	sbcshi	pc, sp, r0
   3eac8:	vst2.16	{d22,d24}, [pc :256], r0
   3eacc:			; <UNDEFINED> instruction: 0xf8df5300
   3ead0:			; <UNDEFINED> instruction: 0x4619c1d4
   3ead4:	ldrbtmi	r2, [ip], #513	; 0x201
   3ead8:			; <UNDEFINED> instruction: 0xf8cd9001
   3eadc:	strtmi	ip, [r8], -r0
   3eae0:	ldmda	r2, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3eae4:	strtmi	r2, [r9], -r2, lsr #4
   3eae8:			; <UNDEFINED> instruction: 0xf7c74640
   3eaec:			; <UNDEFINED> instruction: 0xf8dfeee2
   3eaf0:	vst4.32	{d28,d30,d32,d34}, [pc :256], r8
   3eaf4:	andcs	r5, r1, #0, 6
   3eaf8:			; <UNDEFINED> instruction: 0x461944fc
   3eafc:	ldmibvs	r0!, {r1, r5, fp, sp}
   3eb00:	andgt	pc, r0, sp, asr #17
   3eb04:			; <UNDEFINED> instruction: 0xf04fbf18
   3eb08:	strdls	r3, [r1], -pc	; <UNPREDICTABLE>
   3eb0c:			; <UNDEFINED> instruction: 0xf7c84628
   3eb10:	eorcs	lr, r2, #60, 16	; 0x3c0000
   3eb14:	strbmi	r4, [r0], -r9, lsr #12
   3eb18:	cdp	7, 12, cr15, cr10, cr7, {6}
   3eb1c:	ldmib	r6, {r1, r5, fp, sp}^
   3eb20:	svclt	0x00180108
   3eb24:	ldrbtcc	pc, [pc], #79	; 3eb2c <fchmod@plt+0x37f70>	; <UNPREDICTABLE>
   3eb28:	ldc2	0, cr15, [ip, #-24]	; 0xffffffe8
   3eb2c:	ldrsbgt	pc, [ip, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
   3eb30:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   3eb34:	ldrbtmi	r2, [ip], #513	; 0x201
   3eb38:	andgt	pc, r0, sp, asr #17
   3eb3c:	smlabteq	r2, sp, r9, lr
   3eb40:			; <UNDEFINED> instruction: 0x46284619
   3eb44:	stmda	r0!, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3eb48:	strmi	r4, [r2], -r9, lsr #12
   3eb4c:	strbmi	r4, [r0], -r1, lsl #13
   3eb50:	cdp	7, 10, cr15, cr14, cr7, {6}
   3eb54:	ldmib	r6, {r0, r1, r9, sl, lr}^
   3eb58:	strbmi	r0, [fp, #-266]	; 0xfffffef6
   3eb5c:			; <UNDEFINED> instruction: 0xf04fbf18
   3eb60:			; <UNDEFINED> instruction: 0xf00634ff
   3eb64:			; <UNDEFINED> instruction: 0xf8dffcff
   3eb68:	vst4.16	{d28,d30,d32,d34}, [pc], r8
   3eb6c:	andcs	r5, r1, #0, 6
   3eb70:			; <UNDEFINED> instruction: 0xf8cd44fc
   3eb74:	stmib	sp, {lr, pc}^
   3eb78:	ldrmi	r0, [r9], -r2, lsl #2
   3eb7c:			; <UNDEFINED> instruction: 0xf7c84628
   3eb80:	strtmi	lr, [r9], -r4, lsl #16
   3eb84:	strmi	r4, [r1], r2, lsl #12
   3eb88:			; <UNDEFINED> instruction: 0xf7c74640
   3eb8c:			; <UNDEFINED> instruction: 0x4603ee92
   3eb90:	ldrdeq	lr, [ip, -r6]
   3eb94:	svclt	0x0018454b
   3eb98:	ldrbtcc	pc, [pc], #79	; 3eba0 <fchmod@plt+0x37fe4>	; <UNPREDICTABLE>
   3eb9c:	stc2l	0, cr15, [r2], #24
   3eba0:			; <UNDEFINED> instruction: 0xc110f8df
   3eba4:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   3eba8:	ldrbtmi	r2, [ip], #513	; 0x201
   3ebac:	andgt	pc, r0, sp, asr #17
   3ebb0:	smlabteq	r2, sp, r9, lr
   3ebb4:			; <UNDEFINED> instruction: 0x46284619
   3ebb8:	svc	0x00e6f7c7
   3ebbc:	strmi	r4, [r2], -r9, lsr #12
   3ebc0:	strbmi	r4, [r0], -r1, lsl #13
   3ebc4:	cdp	7, 7, cr15, cr4, cr7, {6}
   3ebc8:	ldmib	r6, {r0, r1, r9, sl, lr}^
   3ebcc:	strbmi	r0, [fp, #-270]	; 0xfffffef2
   3ebd0:			; <UNDEFINED> instruction: 0xf04fbf18
   3ebd4:			; <UNDEFINED> instruction: 0xf00634ff
   3ebd8:			; <UNDEFINED> instruction: 0xf8dffcc5
   3ebdc:	vst4.<illegal width 64>	{d28-d31}, [pc :64], ip
   3ebe0:	andcs	r5, r1, #0, 6
   3ebe4:			; <UNDEFINED> instruction: 0xf8cd44fc
   3ebe8:	stmib	sp, {lr, pc}^
   3ebec:	ldrmi	r0, [r9], -r2, lsl #2
   3ebf0:			; <UNDEFINED> instruction: 0xf7c74628
   3ebf4:	strtmi	lr, [r9], -sl, asr #31
   3ebf8:	strmi	r4, [r2], -r1, lsl #13
   3ebfc:			; <UNDEFINED> instruction: 0xf7c74640
   3ec00:	strbmi	lr, [r8, #-3672]	; 0xfffff1a8
   3ec04:			; <UNDEFINED> instruction: 0xf04fbf18
   3ec08:	bllt	140c00c <full_module_path@@Base+0x1392aa4>
   3ec0c:	teqlt	fp, #11730944	; 0xb30000
   3ec10:	andcs	r4, r1, #688128	; 0xa8000
   3ec14:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   3ec18:	cdp	7, 4, cr15, cr10, cr7, {6}
   3ec1c:	stmdacs	r1, {r1, r2, r4, r5, r7, fp, sp, lr}
   3ec20:			; <UNDEFINED> instruction: 0xf04fbf18
   3ec24:	ldrshlt	r3, [lr, #79]	; 0x4f
   3ec28:			; <UNDEFINED> instruction: 0x9094f8df
   3ec2c:	ldmvs	r7!, {r0, r3, r4, r5, r6, r7, sl, lr}^
   3ec30:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   3ec34:	andcs	r4, r1, #26214400	; 0x1900000
   3ec38:	strls	r4, [r2, -r8, lsr #12]
   3ec3c:	stmib	sp, {r0, r1, r2, r4, r5, r7, fp, sp, lr}^
   3ec40:			; <UNDEFINED> instruction: 0xf7c79700
   3ec44:	strtmi	lr, [r9], -r2, lsr #31
   3ec48:	strmi	r4, [r2], -r7, lsl #12
   3ec4c:			; <UNDEFINED> instruction: 0xf7c74640
   3ec50:	ldmdavs	r6!, {r4, r5, r9, sl, fp, sp, lr, pc}
   3ec54:	svclt	0x001842b8
   3ec58:	ldrbtcc	pc, [pc], #79	; 3ec60 <fchmod@plt+0x380a4>	; <UNPREDICTABLE>
   3ec5c:	mvnle	r2, r0, lsl #28
   3ec60:			; <UNDEFINED> instruction: 0xf50d4918
   3ec64:	bmi	35386c <full_module_path@@Base+0x2da304>
   3ec68:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
   3ec6c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   3ec70:	subsmi	r6, r1, sl, lsl r8
   3ec74:	strtmi	sp, [r0], -fp, lsl #2
   3ec78:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
   3ec7c:	pop	{r0, r1, r2, ip, sp, pc}
   3ec80:			; <UNDEFINED> instruction: 0xf1b983f0
   3ec84:	svclt	0x00180422
   3ec88:	ldrbtcc	pc, [pc], #79	; 3ec90 <fchmod@plt+0x380d4>	; <UNPREDICTABLE>
   3ec8c:			; <UNDEFINED> instruction: 0xf7c7e71c
   3ec90:	svclt	0x0000ebf8
   3ec94:	strdeq	r7, [r2], -r4
   3ec98:	andeq	r0, r0, ip, lsr #7
   3ec9c:	andeq	r3, r1, ip, lsr r2
   3eca0:	andeq	r3, r1, r6, lsr r2
   3eca4:	andeq	r3, r1, sl, lsl r2
   3eca8:	andeq	r3, r1, r4, lsl r2
   3ecac:	strdeq	r3, [r1], -r2
   3ecb0:	ldrdeq	r3, [r1], -r8
   3ecb4:			; <UNDEFINED> instruction: 0x000131be
   3ecb8:	andeq	r3, r1, r4, lsr #3
   3ecbc:	andeq	r8, r0, r2, ror #24
   3ecc0:	andeq	r3, r1, ip, ror r1
   3ecc4:	ldrdeq	r7, [r2], -sl
   3ecc8:			; <UNDEFINED> instruction: 0xf7c7b108
   3eccc:	ldrbmi	fp, [r0, -r9, asr #22]!
   3ecd0:	ldcllt	7, cr15, [sl, #796]!	; 0x31c
   3ecd4:	mcrrlt	7, 12, pc, r0, cr7	; <UNPREDICTABLE>
   3ecd8:	stclt	7, cr15, [lr, #796]	; 0x31c
   3ecdc:	mvnsmi	lr, #737280	; 0xb4000
   3ece0:	bmi	a50728 <full_module_path@@Base+0x9d71c0>
   3ece4:	blmi	a50750 <full_module_path@@Base+0x9d71e8>
   3ece8:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
   3ecec:	strmi	r4, [pc], -r6, lsl #12
   3ecf0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3ecf4:			; <UNDEFINED> instruction: 0xf04f9301
   3ecf8:			; <UNDEFINED> instruction: 0xf7c70300
   3ecfc:	stmdacs	r0, {r4, r5, sl, fp, sp, lr, pc}
   3ed00:			; <UNDEFINED> instruction: 0x4669d13a
   3ed04:			; <UNDEFINED> instruction: 0xf7c74630
   3ed08:	strmi	lr, [r5], -r0, lsl #22
   3ed0c:	teqle	r3, r0, lsl #16
   3ed10:	stmdals	r0, {r2, r8, sp}
   3ed14:	cdp	7, 5, cr15, cr10, cr7, {6}
   3ed18:	adfnes	f2, f4, f2
   3ed1c:	svclt	0x00189800
   3ed20:			; <UNDEFINED> instruction: 0xf7c72404
   3ed24:	ldmiblt	r0, {r2, r4, r6, r9, sl, fp, sp, lr, pc}^
   3ed28:	tstcs	r1, r0, lsl #16
   3ed2c:	cdp	7, 4, cr15, cr14, cr7, {6}
   3ed30:	svclt	0x00182800
   3ed34:	streq	pc, [r1], #-68	; 0xffffffbc
   3ed38:	andmi	pc, r0, r8, asr #17
   3ed3c:	blcs	258e30 <full_module_path@@Base+0x1df8c8>
   3ed40:	blcs	ee9a8 <full_module_path@@Base+0x75440>
   3ed44:	bmi	4b2d84 <full_module_path@@Base+0x43981c>
   3ed48:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   3ed4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3ed50:	subsmi	r9, sl, r1, lsl #22
   3ed54:			; <UNDEFINED> instruction: 0x4628d113
   3ed58:	pop	{r0, r1, ip, sp, pc}
   3ed5c:			; <UNDEFINED> instruction: 0xf04483f0
   3ed60:	strb	r0, [r1, r2, lsl #8]!
   3ed64:			; <UNDEFINED> instruction: 0xf7c74630
   3ed68:			; <UNDEFINED> instruction: 0xb128ee20
   3ed6c:			; <UNDEFINED> instruction: 0xf8c96803
   3ed70:			; <UNDEFINED> instruction: 0xf7c73000
   3ed74:			; <UNDEFINED> instruction: 0xe7e6ef1e
   3ed78:	ldrbcc	pc, [pc, #79]!	; 3edcf <fchmod@plt+0x38213>	; <UNPREDICTABLE>
   3ed7c:			; <UNDEFINED> instruction: 0xf7c7e7e3
   3ed80:	svclt	0x0000eb80
   3ed84:	andeq	r7, r2, sl, asr ip
   3ed88:	andeq	r0, r0, ip, lsr #7
   3ed8c:	strdeq	r7, [r2], -sl
   3ed90:	ldcllt	7, cr15, [sl, #-796]	; 0xfffffce4
   3ed94:	bllt	febfccb8 <full_module_path@@Base+0xfeb83750>
   3ed98:	blmi	811618 <full_module_path@@Base+0x7980b0>
   3ed9c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   3eda0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   3eda4:	strbtmi	r4, [r9], -ip, lsl #12
   3eda8:	ldmdavs	fp, {r0, r2, r9, sl, lr}
   3edac:			; <UNDEFINED> instruction: 0xf04f9301
   3edb0:			; <UNDEFINED> instruction: 0xf7c70300
   3edb4:	smlaltblt	lr, r8, sl, sl
   3edb8:	blmi	611620 <full_module_path@@Base+0x5980b8>
   3edbc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3edc0:	blls	98e30 <full_module_path@@Base+0x1f8c8>
   3edc4:	qsuble	r4, sl, r3
   3edc8:	ldclt	0, cr11, [r0, #-12]!
   3edcc:			; <UNDEFINED> instruction: 0xf7c79800
   3edd0:			; <UNDEFINED> instruction: 0x0761ecbc
   3edd4:	streq	sp, [r2, r8, lsl #8]!
   3edd8:	strle	r9, [ip], #-2304	; 0xfffff700
   3eddc:	ldrle	r0, [r1], #-2019	; 0xfffff81d
   3ede0:			; <UNDEFINED> instruction: 0xf7c74628
   3ede4:	strb	lr, [r7, r0, lsr #21]!
   3ede8:	stmdals	r0, {r2, r8, sp}
   3edec:	b	11fcd10 <full_module_path@@Base+0x11837a8>
   3edf0:	stmdbls	r0, {r1, r5, r7, r8, r9, sl}
   3edf4:			; <UNDEFINED> instruction: 0x4608d5f2
   3edf8:			; <UNDEFINED> instruction: 0xf7c72102
   3edfc:	strbeq	lr, [r3, r0, asr #20]!
   3ee00:	strble	r9, [sp, #2304]!	; 0x900
   3ee04:	tstcs	r1, r8, lsl #12
   3ee08:	b	e7cd2c <full_module_path@@Base+0xe037c4>
   3ee0c:	strb	r9, [r7, r0, lsl #18]!
   3ee10:	bl	dfcd34 <full_module_path@@Base+0xd837cc>
   3ee14:	andeq	r7, r2, r8, lsr #23
   3ee18:	andeq	r0, r0, ip, lsr #7
   3ee1c:	andeq	r7, r2, r8, lsl #23
   3ee20:	addlt	fp, r2, r0, ror r5
   3ee24:			; <UNDEFINED> instruction: 0x46054616
   3ee28:	movwls	r4, #5644	; 0x160c
   3ee2c:	bl	f7cd50 <full_module_path@@Base+0xf037e8>
   3ee30:			; <UNDEFINED> instruction: 0x2c08b978
   3ee34:	stccs	15, cr11, [r2], {24}
   3ee38:	ldrtmi	sp, [r1], -r5
   3ee3c:			; <UNDEFINED> instruction: 0xf7ff4628
   3ee40:	andlt	pc, r2, fp, lsr #31
   3ee44:	stmdbge	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   3ee48:			; <UNDEFINED> instruction: 0xf7c74628
   3ee4c:	stmdacs	r0, {r3, r4, r5, r6, sl, fp, sp, lr, pc}
   3ee50:			; <UNDEFINED> instruction: 0xf04fd0f3
   3ee54:	udf	#17167	; 0x430f
   3ee58:	blt	7fcd7c <full_module_path@@Base+0x783814>
   3ee5c:	stclt	7, cr15, [lr], {199}	; 0xc7
   3ee60:	blt	ffe7cd84 <full_module_path@@Base+0xffe0381c>
   3ee64:	cdplt	7, 10, cr15, cr2, cr7, {6}
   3ee68:	tsteq	r6, #160, 2	; 0x28	; <UNPREDICTABLE>
   3ee6c:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   3ee70:	svclt	0x00182b00
   3ee74:	svclt	0x000c285f
   3ee78:	andcs	r2, r0, r1
   3ee7c:	svclt	0x00004770
   3ee80:	stcllt	7, cr15, [sl, #-796]	; 0xfffffce4
   3ee84:	blt	fe07cda8 <full_module_path@@Base+0xfe003840>
   3ee88:	addlt	fp, r2, r0, lsl r5
   3ee8c:	strls	r2, [r0], #-1024	; 0xfffffc00
   3ee90:	b	187cdb4 <full_module_path@@Base+0x180384c>
   3ee94:	ldclt	0, cr11, [r0, #-8]
   3ee98:	ldclt	7, cr15, [r0], #-796	; 0xfffffce4
   3ee9c:	stclt	7, cr15, [lr, #-796]!	; 0xfffffce4
   3eea0:	svcmi	0x00f0e92d
   3eea4:			; <UNDEFINED> instruction: 0xf8db4683
   3eea8:	addlt	r3, r9, ip, lsr #32
   3eeac:	ldrdpl	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   3eeb0:			; <UNDEFINED> instruction: 0xf5a3468a
   3eeb4:			; <UNDEFINED> instruction: 0xf8db7783
   3eeb8:	adcsmi	r6, sp, #56	; 0x38
   3eebc:	svclt	0x00886f80
   3eec0:	strvc	pc, [r3, r5, lsl #10]
   3eec4:	tsteq	r5, r6, lsl #22
   3eec8:	bne	2ecf0 <fchmod@plt+0x28134>
   3eecc:	bl	1e32d8 <full_module_path@@Base+0x169d70>
   3eed0:			; <UNDEFINED> instruction: 0xf8db0305
   3eed4:	bl	10311c <full_module_path@@Base+0x89bb4>
   3eed8:			; <UNDEFINED> instruction: 0xf5050c00
   3eedc:			; <UNDEFINED> instruction: 0xf8db7581
   3eee0:	svclt	0x0098308c
   3eee4:	tstls	r2, r0, lsl #14
   3eee8:	tstls	r3, r1, ror r9
   3eeec:			; <UNDEFINED> instruction: 0xf81c4298
   3eef0:	strmi	r1, [r4], -r1, lsl #24
   3eef4:	ldrsbtcs	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   3eef8:	ldrsbtcc	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   3eefc:	stmdbls	r2, {r0, r3, r7, r9, sl, lr}
   3ef00:	svclt	0x00289d01
   3ef04:	addsmi	r0, r9, #9568256	; 0x920000
   3ef08:	ldrd	pc, [r0], #-139	; 0xffffff75
   3ef0c:	ldrsbthi	pc, [r4], -fp	; <UNPREDICTABLE>
   3ef10:	ldrmi	fp, [r9], -r8, lsr #30
   3ef14:	andslt	pc, r4, sp, asr #17
   3ef18:	strbmi	r9, [fp], r2, lsl #2
   3ef1c:	andgt	pc, r0, r5, lsl r8	; <UNPREDICTABLE>
   3ef20:	movwls	r4, #18001	; 0x4651
   3ef24:	b	b6f48 <full_module_path@@Base+0x3d9e0>
   3ef28:			; <UNDEFINED> instruction: 0xf83e0108
   3ef2c:	addmi	r1, pc, #17
   3ef30:	bcc	b38e8 <full_module_path@@Base+0x3a380>
   3ef34:	ldmdane	r3!, {r1, r3, r5, r6, ip, lr, pc}^
   3ef38:	ldcpl	6, cr4, [sp, #-128]	; 0xffffff80
   3ef3c:	mvnsle	r4, r5, ror #10
   3ef40:			; <UNDEFINED> instruction: 0xf815191d
   3ef44:	ldrbmi	r5, [sp, #-3073]	; 0xfffff3ff
   3ef48:	stflsd	f5, [r1, #-948]	; 0xfffffc4c
   3ef4c:	mulls	r0, r3, r8
   3ef50:	strmi	r7, [r9, #2093]!	; 0x82d
   3ef54:	stflsd	f5, [r1, #-924]	; 0xfffffc64
   3ef58:	mulls	r1, r3, r8
   3ef5c:	strmi	r7, [r9, #2157]!	; 0x86d
   3ef60:	stflsd	f5, [r1, #-900]	; 0xfffffc7c
   3ef64:	stmib	sp, {r1, r8, r9, ip, sp}^
   3ef68:	bls	117788 <full_module_path@@Base+0x9e220>
   3ef6c:			; <UNDEFINED> instruction: 0xf8953502
   3ef70:	ldrmi	r9, [sl], r1
   3ef74:	ldrmi	r7, [r1, #2142]!	; 0x85e
   3ef78:			; <UNDEFINED> instruction: 0xf895d150
   3ef7c:	ldmvc	lr, {r1, ip, pc}
   3ef80:	strhle	r4, [pc, #-81]	; 3ef37 <fchmod@plt+0x3837b>
   3ef84:	mulls	r3, r5, r8
   3ef88:	ldrmi	r7, [r1, #2270]!	; 0x8de
   3ef8c:			; <UNDEFINED> instruction: 0xf895d14e
   3ef90:	ldmdbvc	lr, {r2, ip, pc}
   3ef94:	strhle	r4, [sp, #-81]	; 0xffffffaf
   3ef98:	mulls	r5, r5, r8
   3ef9c:	ldrmi	r7, [r1, #2398]!	; 0x95e
   3efa0:			; <UNDEFINED> instruction: 0xf895d14c
   3efa4:	ldmibvc	lr, {r1, r2, ip, pc}
   3efa8:	strhle	r4, [fp, #-81]	; 0xffffffaf
   3efac:	movwcc	r7, #35294	; 0x89de
   3efb0:	mulls	r7, r5, r8
   3efb4:	strhle	r4, [r9, #-81]	; 0xffffffaf
   3efb8:	svcvs	0x0008f815
   3efbc:	mulls	r8, sl, r8
   3efc0:	bl	fe9cfa70 <full_module_path@@Base+0xfe956508>
   3efc4:	blx	fedc07f0 <full_module_path@@Base+0xfed47288>
   3efc8:	b	143c9e8 <full_module_path@@Base+0x13c3480>
   3efcc:	svclt	0x00981656
   3efd0:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
   3efd4:	ldmib	sp, {r0, r1, r3, r6, r7, r8, ip, lr, pc}^
   3efd8:	blls	1177f8 <full_module_path@@Base+0x9e290>
   3efdc:			; <UNDEFINED> instruction: 0xf5c51b5d
   3efe0:	adcmi	r7, ip, #541065216	; 0x20400000
   3efe4:	blls	1b5a68 <full_module_path@@Base+0x13c500>
   3efe8:	ldrvs	r4, [r9, -r8, lsr #12]
   3efec:	addsmi	r9, sp, #2048	; 0x800
   3eff0:	b	b5828 <full_module_path@@Base+0x3c2c0>
   3eff4:	stflss	f0, [r1], {8}
   3eff8:	andsne	pc, r1, lr, lsr r8	; <UNPREDICTABLE>
   3effc:			; <UNDEFINED> instruction: 0xf8141963
   3f000:	strtmi	ip, [ip], -r5
   3f004:			; <UNDEFINED> instruction: 0xf813428f
   3f008:	orrsle	fp, r2, #256	; 0x100
   3f00c:	addmi	r9, r3, #4, 22	; 0x1000
   3f010:	strmi	fp, [r3], -r8, lsr #30
   3f014:	andlt	r4, r9, r8, lsl r6
   3f018:	svchi	0x00f0e8bd
   3f01c:	andvs	lr, r6, #3620864	; 0x374000
   3f020:	ldrb	r3, [sl, r1, lsl #10]
   3f024:	andvs	lr, r6, #3620864	; 0x374000
   3f028:	ldrb	r3, [r6, r2, lsl #10]
   3f02c:	andvs	lr, r6, #3620864	; 0x374000
   3f030:	ldrb	r3, [r2, r3, lsl #10]
   3f034:	andvs	lr, r6, #3620864	; 0x374000
   3f038:	strb	r3, [lr, r4, lsl #10]
   3f03c:	andvs	lr, r6, #3620864	; 0x374000
   3f040:	strb	r3, [sl, r5, lsl #10]
   3f044:	andvs	lr, r6, #3620864	; 0x374000
   3f048:	strb	r3, [r6, r6, lsl #10]
   3f04c:	andvs	lr, r6, #3620864	; 0x374000
   3f050:	strb	r3, [r2, r7, lsl #10]
   3f054:	svcmi	0x00f0e92d
   3f058:	bvs	ff1ab274 <full_module_path@@Base+0xff131d0c>
   3f05c:			; <UNDEFINED> instruction: 0xf8d04604
   3f060:			; <UNDEFINED> instruction: 0xf5a5a074
   3f064:	movwls	r7, #4995	; 0x1383
   3f068:	movwls	r0, #12395	; 0x306b
   3f06c:			; <UNDEFINED> instruction: 0x462b4651
   3f070:			; <UNDEFINED> instruction: 0xf5b1e007
   3f074:	rsbsle	r7, r4, #524	; 0x20c
   3f078:	ldmdavs	fp, {r0, r1, r5, fp, sp, lr}^
   3f07c:	rsbsle	r2, r0, r0, lsl #22
   3f080:	bls	99c14 <full_module_path@@Base+0x206ac>
   3f084:	blvs	ff9dac0c <full_module_path@@Base+0xff9616a4>
   3f088:	addsmi	r4, r8, #318767104	; 0x13000000
   3f08c:	streq	lr, [r0], -r6, lsr #23
   3f090:	streq	lr, [r1], -r6, lsr #23
   3f094:	stmdavs	r7!, {r0, r1, r2, r4, r5, r6, r9, ip, lr, pc}
   3f098:	bcs	59288 <_dist_code@@Base+0x66e0>
   3f09c:	addsmi	sp, r6, #97	; 0x61
   3f0a0:	svclt	0x00286f61
   3f0a4:	biclt	r4, lr, r6, lsl r6
   3f0a8:	strmi	r6, [r1], #-2979	; 0xfffff45d
   3f0ac:			; <UNDEFINED> instruction: 0x46321b90
   3f0b0:	rsbsvs	r4, r8, fp, lsl #8
   3f0b4:			; <UNDEFINED> instruction: 0x46186839
   3f0b8:	stmib	r8, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3f0bc:	ldmibvs	r2, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}
   3f0c0:			; <UNDEFINED> instruction: 0xf0002a01
   3f0c4:	bcs	df308 <full_module_path@@Base+0x65da0>
   3f0c8:	addshi	pc, r3, r0
   3f0cc:	ldmdavs	r8!, {r0, r5, r6, r8, r9, sl, fp, sp, lr}
   3f0d0:	ldrtmi	r6, [r1], #-2235	; 0xfffff745
   3f0d4:	eorsvs	r4, r8, r0, lsr r4
   3f0d8:	adcsvs	r4, lr, lr, lsl r4
   3f0dc:			; <UNDEFINED> instruction: 0x63b4f241
   3f0e0:	stmdaeq	r3, {r2, r8, r9, fp, sp, lr, pc}
   3f0e4:	strbvs	r5, [r1, -r7, ror #17]!
   3f0e8:	blcs	c52dc <full_module_path@@Base+0x4bd74>
   3f0ec:			; <UNDEFINED> instruction: 0xf8d4d9c1
   3f0f0:	blvs	fe8ef2a8 <full_module_path@@Base+0xfe875d40>
   3f0f4:	streq	lr, [r7, -ip, lsr #23]
   3f0f8:	ldrsbls	pc, [r8], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   3f0fc:			; <UNDEFINED> instruction: 0xf8d41c78
   3f100:	ldclpl	0, cr10, [r3, #336]	; 0x150
   3f104:	vmlaeq.f64	d14, d0, d2
   3f108:	streq	lr, [r1], -ip, lsl #22
   3f10c:	strtvs	r9, [r3], #258	; 0x102
   3f110:	vpmax.u8	d15, d9, d3
   3f114:	subsmi	r5, r3, r2, lsl ip
   3f118:	movweq	lr, #43523	; 0xaa03
   3f11c:	ands	r6, sl, r3, lsr #9
   3f120:			; <UNDEFINED> instruction: 0xf81e6ca2
   3f124:	stclvs	15, cr0, [r1], #-4
   3f128:	vpmax.u8	d15, d9, d2
   3f12c:	submi	r6, r3, r2, ror #22
   3f130:	b	11a1b8 <full_module_path@@Base+0xa0c50>
   3f134:	eorsmi	r0, sl, sl, lsl #6
   3f138:			; <UNDEFINED> instruction: 0xf83164a3
   3f13c:			; <UNDEFINED> instruction: 0xf820b013
   3f140:			; <UNDEFINED> instruction: 0xf821b012
   3f144:	smladcc	r1, r3, r0, r7
   3f148:	bl	feb4611c <full_module_path@@Base+0xfeaccbb4>
   3f14c:	blcs	bf970 <full_module_path@@Base+0x46408>
   3f150:	andcs	pc, r0, r8, asr #17
   3f154:	ldrmi	sp, [ip, #2305]!	; 0x901
   3f158:	stmdbls	r2, {r1, r5, r6, r7, r8, ip, lr, pc}
   3f15c:	svcvc	0x0083f5b1
   3f160:			; <UNDEFINED> instruction: 0xf504d38a
   3f164:	blvs	ff914c44 <full_module_path@@Base+0xff89b6dc>
   3f168:	addsmi	r6, r8, #48, 16	; 0x300000
   3f16c:	cdpvs	2, 14, cr13, cr5, cr8, {0}
   3f170:	ldrmi	r6, [r5], #-3938	; 0xfffff09e
   3f174:	movtle	r4, #12968	; 0x32a8
   3f178:	addvc	pc, r1, #20971520	; 0x1400000
   3f17c:	cmple	r2, #144, 4
   3f180:	pop	{r0, r2, ip, sp, pc}
   3f184:	blvs	fe86314c <full_module_path@@Base+0xfe7e9be4>
   3f188:	stmdbne	r1, {r1, r3, r5, r9, sl, lr}^
   3f18c:	ldmdb	lr, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3f190:	stclvs	12, cr6, [r3], #-924	; 0xfffffc64
   3f194:	andseq	lr, fp, #212, 18	; 0x350000
   3f198:	bl	11a924 <full_module_path@@Base+0xa13bc>
   3f19c:	blne	14c22c0 <full_module_path@@Base+0x1448d58>
   3f1a0:	blne	1285ea8 <full_module_path@@Base+0x120c940>
   3f1a4:	andseq	lr, fp, #196, 18	; 0x310000
   3f1a8:			; <UNDEFINED> instruction: 0xf83c65e1
   3f1ac:	andcs	r3, r0, #2, 26	; 0x80
   3f1b0:	bl	fe90fc2c <full_module_path@@Base+0xfe8966c4>
   3f1b4:	svclt	0x00980305
   3f1b8:	svccc	0x0001b29a
   3f1bc:	andcs	pc, r0, ip, lsr #17
   3f1c0:	stfvsd	f5, [r2], #-972	; 0xfffffc34
   3f1c4:	blls	110a70 <full_module_path@@Base+0x97508>
   3f1c8:			; <UNDEFINED> instruction: 0xf832441a
   3f1cc:	strcs	r3, [r0, -r2, lsl #26]
   3f1d0:	bl	fe90fc4c <full_module_path@@Base+0xfe8966e4>
   3f1d4:	svclt	0x00980305
   3f1d8:	stmdbcc	r1, {r0, r1, r2, r3, r4, r7, r9, ip, sp, pc}
   3f1dc:	mvnsle	r8, r7, lsl r0
   3f1e0:	ldrb	r4, [r8, -lr, lsr #8]
   3f1e4:	ldrtmi	r4, [r2], -r1, lsl #12
   3f1e8:			; <UNDEFINED> instruction: 0xf0056b38
   3f1ec:	teqvs	r8, #2736128	; 0x29c000	; <UNPREDICTABLE>
   3f1f0:	strmi	lr, [r1], -ip, ror #14
   3f1f4:	blvs	e50ac4 <full_module_path@@Base+0xdd755c>
   3f1f8:	stc2	0, cr15, [r2], #-20	; 0xffffffec
   3f1fc:			; <UNDEFINED> instruction: 0xe7656338
   3f200:	blvs	fe845f74 <full_module_path@@Base+0xfe7cca0c>
   3f204:	svcvc	0x0081f5b3
   3f208:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   3f20c:	svclt	0x00284428
   3f210:	orrvc	pc, r1, #1325400064	; 0x4f000000
   3f214:			; <UNDEFINED> instruction: 0x461c461a
   3f218:	bl	afd13c <full_module_path@@Base+0xa83bd4>
   3f21c:	eorsvs	r4, r5, r5, lsr #8
   3f220:	pop	{r0, r2, ip, sp, pc}
   3f224:	bne	ba31ec <full_module_path@@Base+0xb29c84>
   3f228:			; <UNDEFINED> instruction: 0xf5051a1b
   3f22c:	blvs	fe99bc38 <full_module_path@@Base+0xfe9226d0>
   3f230:			; <UNDEFINED> instruction: 0xf04f4293
   3f234:	strtmi	r0, [r8], #-256	; 0xffffff00
   3f238:	ldrmi	fp, [r3], -r8, lsr #30
   3f23c:			; <UNDEFINED> instruction: 0x461c461a
   3f240:	bl	5fd164 <full_module_path@@Base+0x583bfc>
   3f244:	strtmi	r6, [r3], #-2099	; 0xfffff7cd
   3f248:	andlt	r6, r5, r3, lsr r0
   3f24c:	svchi	0x00f0e8bd
   3f250:			; <UNDEFINED> instruction: 0x4604b5f8
   3f254:	ldrtmi	r6, [r0], -r6, asr #19
   3f258:	cdp2	0, 2, cr15, cr2, cr4, {0}
   3f25c:	stmdbvs	r2!, {r0, r2, r4, r5, r6, r8, fp, sp, lr}
   3f260:	svclt	0x00284295
   3f264:	stmdblt	r5, {r0, r2, r4, r9, sl, lr}
   3f268:	ldmdbvs	r1!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   3f26c:	stmiavs	r0!, {r1, r3, r5, r9, sl, lr}^
   3f270:	stmia	ip!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3f274:	ldmdbvs	r2!, {r5, r6, r7, fp, sp, lr}
   3f278:	stmdbne	r7, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^
   3f27c:	ldmdbne	r0, {r0, r5, r6, r8, fp, sp, lr}^
   3f280:	stmdbvs	r2!, {r0, r1, r3, r4, r6, r8, r9, fp, ip}
   3f284:	strtmi	r6, [r9], #-231	; 0xffffff19
   3f288:	teqvs	r0, r2, asr fp
   3f28c:	smlabtcs	r4, r4, r9, lr
   3f290:	blcs	57864 <_dist_code@@Base+0x4cbc>
   3f294:	ldmvs	r3!, {r3, r5, r6, r7, r8, ip, lr, pc}
   3f298:	ldflte	f6, [r8, #204]!	; 0xcc
   3f29c:	svcmi	0x00f0e92d
   3f2a0:	blmi	ff8ab4bc <full_module_path@@Base+0xff831f54>
   3f2a4:	ldmpl	r5!, {r8, sl, ip, sp, lr, pc}
   3f2a8:			; <UNDEFINED> instruction: 0xf1084604
   3f2ac:	ldrbtmi	r0, [fp], #-2052	; 0xfffff7fc
   3f2b0:	strmi	r6, [fp], r0, asr #30
   3f2b4:			; <UNDEFINED> instruction: 0xf5b09303
   3f2b8:	cmnle	lr, #524	; 0x20c
   3f2bc:	blvs	fe8dae50 <full_module_path@@Base+0xfe8618e8>
   3f2c0:	svceq	0x0007f1bb
   3f2c4:	ldrmi	r6, [sl], #-3233	; 0xfffff35f
   3f2c8:			; <UNDEFINED> instruction: 0x5615e9d4
   3f2cc:	ldmvc	r2, {r0, r1, r2, r5, r6, sl, fp, sp, lr}
   3f2d0:			; <UNDEFINED> instruction: 0xf106fa01
   3f2d4:	andeq	lr, r1, #532480	; 0x82000
   3f2d8:	b	da064 <full_module_path@@Base+0x60afc>
   3f2dc:	sfmvs	f0, 4, [r5], #-20	; 0xffffffec
   3f2e0:	streq	lr, [r1], -r3, lsl #20
   3f2e4:			; <UNDEFINED> instruction: 0xf83764a2
   3f2e8:			; <UNDEFINED> instruction: 0xf8251012
   3f2ec:			; <UNDEFINED> instruction: 0xf8271016
   3f2f0:	rsbsle	r3, lr, r2, lsl r0
   3f2f4:	strcs	r6, [r2, #-3618]	; 0xfffff1de
   3f2f8:	strtvs	r6, [r5], -r0, lsr #30
   3f2fc:	strbtvs	r6, [r0], -r2, lsr #15
   3f300:			; <UNDEFINED> instruction: 0xf8d4b151
   3f304:	addmi	r0, r2, #128	; 0x80
   3f308:	bvs	ff873b28 <full_module_path@@Base+0xff7fa5c0>
   3f30c:			; <UNDEFINED> instruction: 0xf5a01a5d
   3f310:	addmi	r7, r5, #131	; 0x83
   3f314:	tsthi	r8, r0, asr #4	; <UNPREDICTABLE>
   3f318:	stmdble	r2, {r1, r9, fp, sp}
   3f31c:	addsmi	r6, r1, #528	; 0x210
   3f320:			; <UNDEFINED> instruction: 0x6ea2d97d
   3f324:	eorsle	r2, lr, r0, lsl #20
   3f328:			; <UNDEFINED> instruction: 0xf5046ba1
   3f32c:	vqsub.s8	d21, d17, d21
   3f330:	strmi	r6, [fp], #-1688	; 0xfffff968
   3f334:	stmibpl	r7!, {r4, fp, sp, lr}
   3f338:			; <UNDEFINED> instruction: 0xf8132100
   3f33c:	mcrrne	12, 0, r3, r5, cr1
   3f340:	ldrdvs	pc, [r0], -r8
   3f344:	andsne	pc, r0, r6, lsr #16
   3f348:	ldrvs	pc, [ip], r1, asr #4
   3f34c:	bl	1573a8 <full_module_path@@Base+0xdde40>
   3f350:	ldrtpl	r0, [fp], #-1411	; 0xfffffa7d
   3f354:			; <UNDEFINED> instruction: 0x3094f8b5
   3f358:			; <UNDEFINED> instruction: 0xf8a53301
   3f35c:	stmibpl	r3!, {r2, r4, r7, ip, sp}
   3f360:	blcc	993b0 <full_module_path@@Base+0x1fe48>
   3f364:			; <UNDEFINED> instruction: 0xd110429a
   3f368:	movwcs	r6, #3557	; 0xde5
   3f36c:	strtmi	r6, [r0], -r2, ror #29
   3f370:	bl	fe8cfdac <full_module_path@@Base+0xfe856844>
   3f374:	svclt	0x00a40205
   3f378:	stmdbne	r9, {r0, r5, r7, r8, r9, fp, sp, lr}^
   3f37c:	ldc2l	0, cr15, [ip, #16]
   3f380:	stmdavs	r0!, {r0, r1, r5, r6, r7, r9, sl, fp, sp, lr}
   3f384:			; <UNDEFINED> instruction: 0xf7ff65e3
   3f388:	stmdavs	r2!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   3f38c:	svcvs	0x00606ee3
   3f390:	movwcc	r6, #6418	; 0x1912
   3f394:	strbtvs	r3, [r3], r1, lsl #16
   3f398:	bcs	59120 <_dist_code@@Base+0x6578>
   3f39c:	andcs	sp, r0, fp, lsl #3
   3f3a0:	pop	{r0, r2, ip, sp, pc}
   3f3a4:	svcvs	0x00608ff0
   3f3a8:	andcs	r3, r1, #67108864	; 0x4000000
   3f3ac:	tstcs	sl, #196, 18	; 0x310000
   3f3b0:	strbvs	r3, [r0, -r1, lsl #16]!
   3f3b4:	svcvc	0x0083f5b0
   3f3b8:	strtmi	sp, [r0], -r0, lsl #5
   3f3bc:	mcr2	7, 2, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   3f3c0:			; <UNDEFINED> instruction: 0xf5b06f60
   3f3c4:			; <UNDEFINED> instruction: 0xf4bf7f83
   3f3c8:			; <UNDEFINED> instruction: 0xf1bbaf79
   3f3cc:	rscle	r0, r6, r0, lsl #30
   3f3d0:	stmdacs	r0, {r0, r1, r5, r6, r7, r9, sl, fp, sp, lr}
   3f3d4:	sbchi	pc, r2, r0
   3f3d8:			; <UNDEFINED> instruction: 0xf63f2802
   3f3dc:			; <UNDEFINED> instruction: 0xf1bbaf70
   3f3e0:	andle	r0, r6, r7, lsl #30
   3f3e4:	andcs	r6, r2, r2, lsr #28
   3f3e8:	strtvs	r6, [r0], -r1, lsr #30
   3f3ec:	strbtvs	r6, [r1], -r2, lsr #15
   3f3f0:	movwcc	lr, #6034	; 0x1792
   3f3f4:	strbtvs	r3, [r3], r1, lsl #16
   3f3f8:	ldrb	r6, [ip, -r0, ror #14]
   3f3fc:	ldrdne	pc, [r8], r4
   3f400:	stmdbcs	r1, {r0, r1, r5, r6, r7, r9, sl, fp, sp, lr}
   3f404:	andle	r6, r6, r2, lsr #31
   3f408:	orrle	r2, r5, r3, lsl #16
   3f40c:	bne	169b098 <full_module_path@@Base+0x1621b30>
   3f410:	svcpl	0x0080f5b1
   3f414:	smlabbcs	r2, r0, r9, sp
   3f418:	strtvs	r4, [r1], -sl, lsl #5
   3f41c:	vmulvs.f16	s27, s1, s2	; <UNPREDICTABLE>
   3f420:	ldrpl	pc, [r5, #1284]!	; 0x504
   3f424:	ldrvs	pc, [r8, r1, asr #4]
   3f428:	ldrdne	pc, [r0], -r8
   3f42c:	bne	6594ec <full_module_path@@Base+0x5dff84>
   3f430:	bcc	115bd4 <full_module_path@@Base+0x9c66c>
   3f434:			; <UNDEFINED> instruction: 0xf8d4b280
   3f438:	sbcslt	ip, r2, #116	; 0x74
   3f43c:	ldrd	pc, [ip, #143]!	; 0x8f
   3f440:	ldmibcc	pc!, {r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3f444:	andsls	pc, r6, r1, lsr #16
   3f448:	eorvs	r1, r9, r1, ror ip
   3f44c:			; <UNDEFINED> instruction: 0xf1ac55ba
   3f450:	cdpls	12, 0, cr0, cr3, cr3, {0}
   3f454:	stmdacc	r2, {r2, r3, r4, r7, sl, lr}
   3f458:	andne	pc, lr, r6, asr r8	; <UNPREDICTABLE>
   3f45c:	ldmcs	pc!, {r7, r9, ip, sp, pc}^	; <UNPREDICTABLE>
   3f460:	bl	156694 <full_module_path@@Base+0xdd12c>
   3f464:			; <UNDEFINED> instruction: 0xf8b30383
   3f468:			; <UNDEFINED> instruction: 0xf1022498
   3f46c:			; <UNDEFINED> instruction: 0xf8a30201
   3f470:	blmi	1c086d8 <full_module_path@@Base+0x1b8f170>
   3f474:	bls	12f2a0 <full_module_path@@Base+0xb5d38>
   3f478:	ldmpl	r3, {r0, r1, r4, r5, r6, r7, fp, ip, lr}^
   3f47c:	sbcsne	lr, r0, r3, lsl #22
   3f480:	ldcpl	15, cr11, [fp], {148}	; 0x94
   3f484:			; <UNDEFINED> instruction: 0x3100f890
   3f488:	addsvs	pc, ip, r1, asr #4
   3f48c:	orreq	lr, r3, #4, 22	; 0x1000
   3f490:	stmibcs	r8, {r0, r1, r4, r5, r7, fp, ip, sp, lr, pc}
   3f494:			; <UNDEFINED> instruction: 0xf8a33201
   3f498:	svcvs	0x00a12988
   3f49c:	svcvs	0x00626ee3
   3f4a0:	stmdapl	r0!, {r1, r2, r3, r7, r9, sl, fp, ip}
   3f4a4:	vmlaeq.f64	d14, d3, d1
   3f4a8:	movwcc	r6, #6189	; 0x182d
   3f4ac:	andls	r3, r1, r1, lsl #16
   3f4b0:			; <UNDEFINED> instruction: 0xf10e1c50
   3f4b4:			; <UNDEFINED> instruction: 0xf1ae32ff
   3f4b8:	bne	1042cc8 <full_module_path@@Base+0xfc9760>
   3f4bc:	stmib	r4, {r8, sl, ip, pc}^
   3f4c0:	andls	r0, r2, sp, lsl r6
   3f4c4:	bl	febd0b3c <full_module_path@@Base+0xfeb575d4>
   3f4c8:	strbtvs	r0, [r3], r3, lsl #2
   3f4cc:	blvs	fe9f412c <full_module_path@@Base+0xfe97abc4>
   3f4d0:	ldrmi	r6, [lr], #-3237	; 0xfffff35b
   3f4d4:	stclvs	13, cr6, [r7, #-640]!	; 0xfffffd80
   3f4d8:	blx	19d7b8 <full_module_path@@Base+0x124250>
   3f4dc:			; <UNDEFINED> instruction: 0x6c65f900
   3f4e0:	streq	lr, [r9], -r6, lsl #21
   3f4e4:	eorsmi	r6, r7, r0, ror #22
   3f4e8:	b	11a588 <full_module_path@@Base+0xa1020>
   3f4ec:	strtvs	r0, [r7], #2304	; 0x900
   3f4f0:	andsge	pc, r7, r5, lsr r8	; <UNPREDICTABLE>
   3f4f4:	andsge	pc, r9, r6, lsr #16
   3f4f8:	andscc	pc, r7, r5, lsr #16
   3f4fc:	strvs	r3, [r1, r1, lsl #6]!
   3f500:			; <UNDEFINED> instruction: 0xd1df429a
   3f504:	strtvs	r2, [r3], -r2, lsl #6
   3f508:	strcc	lr, [r0, #-2525]	; 0xfffff623
   3f50c:	stmdals	r2, {r8, sp}
   3f510:	strbtvs	r4, [r2], fp, lsr #5
   3f514:			; <UNDEFINED> instruction: 0xf47f66a1
   3f518:	stclvs	14, cr10, [r3, #824]!	; 0x338
   3f51c:	addmi	r4, fp, #32, 12	; 0x2000000
   3f520:	andeq	lr, r3, #165888	; 0x28800
   3f524:	blvs	fe8af3bc <full_module_path@@Base+0xfe835e54>
   3f528:	movwcs	r1, #2249	; 0x8c9
   3f52c:	stc2	0, cr15, [r4, #-16]
   3f530:	stmdavs	r0!, {r0, r1, r5, r6, r7, r9, sl, fp, sp, lr}
   3f534:			; <UNDEFINED> instruction: 0xf7ff65e3
   3f538:	stmdavs	r3!, {r0, r1, r3, r7, r9, sl, fp, ip, sp, lr, pc}
   3f53c:	blcs	599b0 <_dist_code@@Base+0x6e08>
   3f540:	svcge	0x002df43f
   3f544:	ldrt	r6, [r6], r0, ror #30
   3f548:			; <UNDEFINED> instruction: 0xf7ff4620
   3f54c:	stmdacs	r5, {r0, r3, r5, r7, sl, fp, ip, sp, lr, pc}
   3f550:			; <UNDEFINED> instruction: 0xf67f6620
   3f554:	svcvs	0x00a2af53
   3f558:	ldrb	r6, [sp], r3, ror #29
   3f55c:	svceq	0x0007f1bb
   3f560:	strbvs	fp, [r3, #3848]!	; 0xf08
   3f564:	svcge	0x001cf43f
   3f568:	mvnlt	r6, r2, lsr #29
   3f56c:	vqdmulh.s<illegal width 8>	d22, d17, d17
   3f570:			; <UNDEFINED> instruction: 0xf85465a4
   3f574:			; <UNDEFINED> instruction: 0xf504c005
   3f578:	ldrmi	r5, [r9], #-693	; 0xfffffd4b
   3f57c:	ldrvs	pc, [r8], r1, asr #4
   3f580:	ldrmi	r5, [r3], -r6, lsr #19
   3f584:	stcpl	8, cr15, [r1], {17}
   3f588:	bl	1595d8 <full_module_path@@Base+0xe0070>
   3f58c:	ldfnee	f0, [r7], {133}	; 0x85
   3f590:	andseq	pc, r2, ip, lsr #16
   3f594:	ldrtpl	r6, [r5], #31
   3f598:			; <UNDEFINED> instruction: 0x3094f8b1
   3f59c:			; <UNDEFINED> instruction: 0xf8a13301
   3f5a0:	mcrvs	0, 7, r3, cr3, cr4, {4}
   3f5a4:	blcs	d902c <full_module_path@@Base+0x5fac4>
   3f5a8:	vmin.s8	d20, d1, d9
   3f5ac:	svclt	0x002862b4
   3f5b0:			; <UNDEFINED> instruction: 0xf1bb2102
   3f5b4:	adcpl	r0, r1, r4, lsl #30
   3f5b8:			; <UNDEFINED> instruction: 0xf504d01c
   3f5bc:			; <UNDEFINED> instruction: 0x200152b5
   3f5c0:	bcs	59610 <_dist_code@@Base+0x6a68>
   3f5c4:	mcrge	4, 7, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
   3f5c8:	strtmi	r6, [r0], -r2, ror #27
   3f5cc:	svclt	0x00aa2a00
   3f5d0:	smlatbcs	r0, r1, fp, r6
   3f5d4:	bne	fe6c5800 <full_module_path@@Base+0xfe64c298>
   3f5d8:			; <UNDEFINED> instruction: 0xf0042300
   3f5dc:	cdpvs	12, 14, cr15, cr3, cr13, {5}
   3f5e0:	strbvs	r6, [r3, #2080]!	; 0x820
   3f5e4:	mrc2	7, 1, pc, cr4, cr15, {7}
   3f5e8:	ldmdbvs	r8, {r0, r1, r5, fp, sp, lr}
   3f5ec:	svclt	0x00183800
   3f5f0:	ldrb	r2, [r5], r1
   3f5f4:	strtmi	r6, [r0], -r2, ror #27
   3f5f8:	svclt	0x00aa2a00
   3f5fc:	smlatbcs	r0, r1, fp, r6
   3f600:	bne	fe6c582c <full_module_path@@Base+0xfe64c2c4>
   3f604:			; <UNDEFINED> instruction: 0xf0042301
   3f608:	mcrvs	12, 7, pc, cr3, cr7, {4}	; <UNPREDICTABLE>
   3f60c:	strbvs	r6, [r3, #2080]!	; 0x820
   3f610:	mrc2	7, 0, pc, cr14, cr15, {7}
   3f614:	ldmdbvs	fp, {r0, r1, r5, fp, sp, lr}
   3f618:	svclt	0x000c2b00
   3f61c:	andcs	r2, r3, r2
   3f620:	pop	{r0, r2, ip, sp, pc}
   3f624:	svclt	0x00008ff0
   3f628:	muleq	r2, r6, r6
   3f62c:	andeq	r0, r0, r4, asr #9
   3f630:	andeq	r0, r0, r8, ror #12
   3f634:	svcmi	0x00f0e92d
   3f638:			; <UNDEFINED> instruction: 0xf8dfb089
   3f63c:			; <UNDEFINED> instruction: 0xf500a2f4
   3f640:			; <UNDEFINED> instruction: 0x460453b5
   3f644:	strmi	r3, [r9], r4, lsl #6
   3f648:	svcvs	0x00409302
   3f64c:	ldmpl	r5!, {r2, r8, sl, ip, sp, lr, pc}
   3f650:			; <UNDEFINED> instruction: 0xf5b044fa
   3f654:			; <UNDEFINED> instruction: 0xf0c07f83
   3f658:	cdpvs	0, 14, cr8, cr6, cr10, {5}
   3f65c:			; <UNDEFINED> instruction: 0xf1b96ba3
   3f660:	stcvs	15, cr0, [r2], #28
   3f664:	ldmib	r4, {r0, r1, r4, r5, sl, lr}^
   3f668:	cfstr64vs	mvdx1, [r7], #-84	; 0xffffffac
   3f66c:	blx	dd8e0 <full_module_path@@Base+0x64378>
   3f670:	sfmvs	f7, 1, [r5], #-20	; 0xffffffec
   3f674:	movweq	lr, #10883	; 0x2a83
   3f678:	b	11a408 <full_module_path@@Base+0xa0ea0>
   3f67c:	strtvs	r0, [r3], #769	; 0x301
   3f680:	andeq	lr, r6, #8192	; 0x2000
   3f684:	andsne	pc, r3, r7, lsr r8	; <UNPREDICTABLE>
   3f688:	andsne	pc, r2, r5, lsr #16
   3f68c:	andsvs	pc, r3, r7, lsr #16
   3f690:	adchi	pc, r2, r0
   3f694:	bvs	ff92bb60 <full_module_path@@Base+0xff8b25f8>
   3f698:			; <UNDEFINED> instruction: 0xf5a31a72
   3f69c:	addsmi	r7, sl, #201326594	; 0xc000002
   3f6a0:	sbchi	pc, r0, r0, asr #4
   3f6a4:	vceq.f32	d22, d1, d16
   3f6a8:			; <UNDEFINED> instruction: 0xf8d86398
   3f6ac:	stmiapl	r1!, {sp}^
   3f6b0:	blls	c96c0 <full_module_path@@Base+0x50158>
   3f6b4:	streq	pc, [r1, #-258]	; 0xfffffefe
   3f6b8:	vtst.8	d22, d0, d15
   3f6bc:	svcvs	0x00238092
   3f6c0:			; <UNDEFINED> instruction: 0xf8df3803
   3f6c4:	bne	ffd3008c <full_module_path@@Base+0xffcb6b24>
   3f6c8:	vhsub.s8	<illegal reg q13.5>, <illegal reg q8.5>, q0
   3f6cc:	addslt	r6, fp, #156, 12	; 0x9c00000
   3f6d0:	andscc	pc, r2, r7, lsr #16
   3f6d4:	andpl	pc, r0, r8, asr #17
   3f6d8:	strpl	r3, [r8], #2817	; 0xb01
   3f6dc:	andcs	pc, ip, sl, asr r8	; <UNPREDICTABLE>
   3f6e0:	blcs	2c154 <fchmod@plt+0x25598>
   3f6e4:	bl	156734 <full_module_path@@Base+0xdd1cc>
   3f6e8:			; <UNDEFINED> instruction: 0xf8b20282
   3f6ec:			; <UNDEFINED> instruction: 0xf1011498
   3f6f0:			; <UNDEFINED> instruction: 0xf8a20101
   3f6f4:	bmi	fe44495c <full_module_path@@Base+0xfe3cb3f4>
   3f6f8:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   3f6fc:	bl	ef52c <full_module_path@@Base+0x75fc4>
   3f700:	ldclpl	3, cr1, [r3], {211}	; 0xd3
   3f704:			; <UNDEFINED> instruction: 0x3100f893
   3f708:	orreq	lr, r3, #4, 22	; 0x1000
   3f70c:	stmibcs	r8, {r0, r1, r4, r5, r7, fp, ip, sp, lr, pc}
   3f710:			; <UNDEFINED> instruction: 0xf8a33201
   3f714:			; <UNDEFINED> instruction: 0xf8d42988
   3f718:	stmibpl	r3!, {r7, ip, lr}
   3f71c:			; <UNDEFINED> instruction: 0xf8d86e21
   3f720:	blcc	87728 <full_module_path@@Base+0xe1c0>
   3f724:	adcmi	r6, r9, #96, 30	; 0x180
   3f728:	movweq	lr, #11171	; 0x2ba3
   3f72c:	bl	fe85b2bc <full_module_path@@Base+0xfe7e1d54>
   3f730:	svclt	0x00940001
   3f734:	strcs	r2, [r0, #-1281]	; 0xfffffaff
   3f738:	blx	fed09748 <full_module_path@@Base+0xfec901e0>
   3f73c:	andls	pc, r1, #201326594	; 0xc000002
   3f740:	strcs	fp, [r0, #-3992]	; 0xfffff068
   3f744:	ldmib	r4, {r1, r5, r7, r8, r9, fp, sp, lr}^
   3f748:	ldmdbeq	fp, {r0, r2, r4, sl, fp, ip, sp, lr}^
   3f74c:	strbvs	r9, [r0, -r1, lsl #28]!
   3f750:	cmnle	sp, r0, lsl #26
   3f754:			; <UNDEFINED> instruction: 0x66254431
   3f758:	ldmdane	r5, {r0, r5, r6, r7, r9, sl, sp, lr}^
   3f75c:	strtvs	r5, [r2], #3154	; 0xc52
   3f760:	vpmax.s8	d15, d12, d2
   3f764:	mulgt	r1, r5, r8
   3f768:			; <UNDEFINED> instruction: 0x0c02ea8c
   3f76c:	streq	lr, [r7, -ip, lsl #20]
   3f770:	blcs	58a14 <_dist_code@@Base+0x5e6c>
   3f774:	svcge	0x006df43f
   3f778:	movwcs	r6, #3557	; 0xde5
   3f77c:	strtmi	r6, [r0], -r2, ror #29
   3f780:	bl	fe8cab88 <full_module_path@@Base+0xfe851620>
   3f784:	svclt	0x00aa0205
   3f788:	smlatbcs	r0, r1, fp, r6
   3f78c:			; <UNDEFINED> instruction: 0xf0041949
   3f790:			; <UNDEFINED> instruction: 0x6ee3fbd3
   3f794:	strbvs	r6, [r3, #2080]!	; 0x820
   3f798:	ldc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
   3f79c:	ldmdbvs	fp, {r0, r1, r5, fp, sp, lr}
   3f7a0:	rsbsle	r2, fp, r0, lsl #22
   3f7a4:			; <UNDEFINED> instruction: 0xf5b06f60
   3f7a8:			; <UNDEFINED> instruction: 0xf4bf7f83
   3f7ac:	qsaxmi	sl, r0, r6
   3f7b0:	mrrc2	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
   3f7b4:			; <UNDEFINED> instruction: 0xf5b06f60
   3f7b8:			; <UNDEFINED> instruction: 0xf4bf7f83
   3f7bc:			; <UNDEFINED> instruction: 0xf1b9af4e
   3f7c0:	rsble	r0, fp, r0, lsl #30
   3f7c4:	rsble	r2, sp, r0, lsl #16
   3f7c8:	cdpvs	8, 14, cr2, cr6, cr2, {0}
   3f7cc:	svcge	0x0046f63f
   3f7d0:	svceq	0x0007f1b9
   3f7d4:	svcge	0x0066f47f
   3f7d8:	stmdacc	r1, {r0, r9, sl, ip, sp}
   3f7dc:	strbvs	r6, [r0, -r6, ror #13]!
   3f7e0:	blvs	fe9394c4 <full_module_path@@Base+0xfe8bff5c>
   3f7e4:	vhadd.s8	d18, d1, d0
   3f7e8:	ldcpl	12, cr6, [fp, #624]	; 0x270
   3f7ec:	andseq	pc, r2, r7, lsr #16
   3f7f0:	andpl	pc, r0, r8, asr #17
   3f7f4:	addeq	lr, r3, r4, lsl #22
   3f7f8:			; <UNDEFINED> instruction: 0xf8b0548b
   3f7fc:	movwcc	r3, #4244	; 0x1094
   3f800:	addscc	pc, r4, r0, lsr #17
   3f804:	andcc	pc, ip, r4, asr r8	; <UNPREDICTABLE>
   3f808:	ldrdcs	pc, [r0], -r8
   3f80c:	svcvs	0x00603b01
   3f810:			; <UNDEFINED> instruction: 0x6ee21a9b
   3f814:			; <UNDEFINED> instruction: 0xf383fab3
   3f818:	andcc	r3, r1, #65536	; 0x10000
   3f81c:	ldmdbeq	fp, {r5, r6, r8, r9, sl, sp, lr}^
   3f820:	str	r6, [r6, r2, ror #13]!
   3f824:			; <UNDEFINED> instruction: 0xf7ff4620
   3f828:			; <UNDEFINED> instruction: 0x6ee6fb3b
   3f82c:	ldr	r6, [sl, -r0, lsr #12]!
   3f830:			; <UNDEFINED> instruction: 0xf1066c65
   3f834:	ldrmi	r0, [r6], #3586	; 0xe02
   3f838:	stmib	sp, {r1, r5, r6, r8, r9, fp, sp, lr}^
   3f83c:	strls	r1, [r3, #-774]	; 0xfffffcfa
   3f840:	andls	r6, r5, #9472	; 0x2500
   3f844:	strls	r9, [r4, #-2819]	; 0xfffff4fd
   3f848:			; <UNDEFINED> instruction: 0xf8cd1c75
   3f84c:	cdpne	0, 4, cr9, cr14, cr12, {0}
   3f850:			; <UNDEFINED> instruction: 0x9010f8dd
   3f854:			; <UNDEFINED> instruction: 0xf8cd6ca2
   3f858:			; <UNDEFINED> instruction: 0xf8dda010
   3f85c:			; <UNDEFINED> instruction: 0x6626a014
   3f860:	blx	d93fc <full_module_path@@Base+0x5fe94>
   3f864:			; <UNDEFINED> instruction: 0xf81ef20c
   3f868:	b	2ef474 <full_module_path@@Base+0x275f0c>
   3f86c:	adfccs	f0, f1, f5
   3f870:	andeq	lr, fp, #532480	; 0x82000
   3f874:	strtvs	r4, [r2], #58	; 0x3a
   3f878:	andslt	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
   3f87c:	andslt	pc, r1, r9, lsr #16
   3f880:	andspl	pc, r2, r3, lsr #16
   3f884:	strtvs	r3, [r6], -r1, lsl #10
   3f888:	mvnle	r2, r0, lsl #28
   3f88c:	movwne	lr, #27101	; 0x69dd
   3f890:	ldmib	sp, {r0, r9, fp, ip, pc}^
   3f894:	ldrmi	r9, [r1], #-2563	; 0xfffff5fd
   3f898:	strb	r6, [sl, -r1, ror #13]!
   3f89c:	andlt	r2, r9, r0
   3f8a0:	svchi	0x00f0e8bd
   3f8a4:			; <UNDEFINED> instruction: 0xf1b96ee3
   3f8a8:	svclt	0x00080f07
   3f8ac:	rscsle	r6, r6, r3, ror #11
   3f8b0:	ldrmi	r2, [r9], -r2, lsl #22
   3f8b4:	adcsvs	pc, r4, #268435460	; 0x10000004
   3f8b8:	tstcs	r2, r8, lsr #30
   3f8bc:	svceq	0x0004f1b9
   3f8c0:	andsle	r5, fp, r1, lsr #1
   3f8c4:	adcspl	pc, r5, #4, 10	; 0x1000000
   3f8c8:	bcs	59918 <_dist_code@@Base+0x6d70>
   3f8cc:	stclvs	0, cr13, [r2, #184]!	; 0xb8
   3f8d0:	svclt	0x00ac2a00
   3f8d4:	strmi	r6, [r1], -r1, lsr #23
   3f8d8:	svclt	0x00a84620
   3f8dc:	bne	fe6c5b08 <full_module_path@@Base+0xfe64c5a0>
   3f8e0:			; <UNDEFINED> instruction: 0xf0042300
   3f8e4:	vfmavs.f64	d31, d3, d25
   3f8e8:	strbvs	r6, [r3, #2080]!	; 0x820
   3f8ec:	ldc2	7, cr15, [r0], #1020	; 0x3fc
   3f8f0:	ldmdbvs	r8, {r0, r1, r5, fp, sp, lr}
   3f8f4:	svclt	0x00183800
   3f8f8:	ldrb	r2, [r0, r1]
   3f8fc:	bcs	5b08c <_dist_code@@Base+0x84e4>
   3f900:	blvs	fe8af7b8 <full_module_path@@Base+0xfe836250>
   3f904:	strtmi	r4, [r0], -r1, lsl #12
   3f908:	stmne	r9, {r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}
   3f90c:	movwcs	r1, #6810	; 0x1a9a
   3f910:	blx	4fb92a <full_module_path@@Base+0x4823c2>
   3f914:	stmdavs	r0!, {r0, r1, r5, r6, r7, r9, sl, fp, sp, lr}
   3f918:			; <UNDEFINED> instruction: 0xf7ff65e3
   3f91c:	stmdavs	r3!, {r0, r3, r4, r7, sl, fp, ip, sp, lr, pc}
   3f920:	blcs	59d94 <_dist_code@@Base+0x71ec>
   3f924:	andcs	fp, r2, ip, lsl #30
   3f928:	ldr	r2, [r8, r3]!
   3f92c:	ldr	r2, [r6, r1]!
   3f930:	strdeq	r7, [r2], -r4
   3f934:	andeq	r0, r0, r4, asr #9
   3f938:	andeq	r0, r0, r8, ror #12
   3f93c:			; <UNDEFINED> instruction: 0xf64fb5f8
   3f940:	stmiavs	r7, {r1, r2, r3, r4, r5, r6, r7, r9, ip, sp, lr}^
   3f944:			; <UNDEFINED> instruction: 0xf64f4604
   3f948:	svcvs	0x004073ff
   3f94c:	strmi	r3, [sp], -r5, lsl #30
   3f950:	svclt	0x00884297
   3f954:			; <UNDEFINED> instruction: 0x2600461f
   3f958:	stclvs	0, cr14, [r3, #228]!	; 0xe4
   3f95c:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, fp, ip}
   3f960:	addsmi	fp, r0, #24, 30	; 0x60
   3f964:	blcs	745d4 <saw_xattr_filter@@Base+0x3144>
   3f968:	andeq	lr, r2, r0, lsr #23
   3f96c:	bl	fe8d94fc <full_module_path@@Base+0xfe85ff94>
   3f970:	svclt	0x00ac0203
   3f974:	smlatbcs	r0, r1, fp, r6
   3f978:	strtmi	r6, [r0], -r0, ror #14
   3f97c:	stmiane	r9, {r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
   3f980:			; <UNDEFINED> instruction: 0xf0042300
   3f984:			; <UNDEFINED> instruction: 0x6ee3fad9
   3f988:	strbvs	r6, [r3, #2080]!	; 0x820
   3f98c:	stc2l	7, cr15, [r0], #-1020	; 0xfffffc04
   3f990:	ldmdbvs	fp, {r0, r1, r5, fp, sp, lr}
   3f994:	subsle	r2, r1, r0, lsl #22
   3f998:	stclvs	14, cr6, [r3, #896]!	; 0x380
   3f99c:	bne	ff0da528 <full_module_path@@Base+0xff060fc0>
   3f9a0:	orrvc	pc, r3, r1, lsr #11
   3f9a4:	tstle	r1, #-1610612728	; 0xa0000008
   3f9a8:	strtmi	r2, [r0], -r0, lsl #22
   3f9ac:	blvs	fe8af85c <full_module_path@@Base+0xfe8362f4>
   3f9b0:	stmiane	r9, {r8, sp}^
   3f9b4:			; <UNDEFINED> instruction: 0xf0042300
   3f9b8:			; <UNDEFINED> instruction: 0x6ee3fabf
   3f9bc:	strbvs	r6, [r3, #2080]!	; 0x820
   3f9c0:	mcrr2	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
   3f9c4:	ldmdbvs	fp, {r0, r1, r5, fp, sp, lr}
   3f9c8:	eorsle	r2, r7, r0, lsl #22
   3f9cc:	stmdacs	r1, {r5, r6, r8, r9, sl, fp, sp, lr}
   3f9d0:	vfmavs.f16	s27, s4, s14	; <UNPREDICTABLE>
   3f9d4:	strbvs	r2, [r6, -r7, lsl #26]!
   3f9d8:	usatvs	r4, #0, r0, lsl #8
   3f9dc:	strbvs	fp, [r0, #3848]!	; 0xf08
   3f9e0:			; <UNDEFINED> instruction: 0x4620d1bb
   3f9e4:	blx	dfd9ea <full_module_path@@Base+0xd84482>
   3f9e8:	stmdacs	r0, {r5, r6, r8, r9, sl, fp, sp, lr}
   3f9ec:			; <UNDEFINED> instruction: 0xb32dd1f1
   3f9f0:	stccs	14, cr6, [r7, #-904]	; 0xfffffc78
   3f9f4:			; <UNDEFINED> instruction: 0x63b4f241
   3f9f8:	svclt	0x000850e0
   3f9fc:	andsle	r6, ip, r2, ror #11
   3fa00:	stclvs	13, cr2, [r3, #16]!
   3fa04:	addsmi	sp, sl, #28
   3fa08:	ldrdcs	fp, [r1], -r8
   3fa0c:	blcs	76e68 <preallocated_len@@Base+0x118>
   3fa10:	andeq	lr, r3, #165888	; 0x28800
   3fa14:	blvs	fe8af8cc <full_module_path@@Base+0xfe836364>
   3fa18:	strtmi	r4, [r0], -r1, lsl #12
   3fa1c:	stmiane	r9, {r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
   3fa20:			; <UNDEFINED> instruction: 0xf0042300
   3fa24:	vfmavs.f32	s31, s7, s18
   3fa28:	strbvs	r6, [r3, #2080]!	; 0x820
   3fa2c:	ldc2	7, cr15, [r0], {255}	; 0xff
   3fa30:	ldmdbvs	r8, {r0, r1, r5, fp, sp, lr}
   3fa34:	svclt	0x00183800
   3fa38:	ldcllt	0, cr2, [r8, #4]!
   3fa3c:	ldcllt	0, cr2, [r8]
   3fa40:	bl	fe8ca648 <full_module_path@@Base+0xfe8510e0>
   3fa44:	svclt	0x00ac0203
   3fa48:	strmi	r6, [r1], -r1, lsr #23
   3fa4c:	svclt	0x00a84620
   3fa50:	movwcs	r1, #6345	; 0x18c9
   3fa54:	blx	1c7ba6c <full_module_path@@Base+0x1c02504>
   3fa58:	stmdavs	r0!, {r0, r1, r5, r6, r7, r9, sl, fp, sp, lr}
   3fa5c:			; <UNDEFINED> instruction: 0xf7ff65e3
   3fa60:	stmdavs	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   3fa64:	blcs	59ed8 <_dist_code@@Base+0x7330>
   3fa68:	andcs	fp, r2, ip, lsl #30
   3fa6c:	ldcllt	0, cr2, [r8, #12]!
   3fa70:	svcmi	0x00f0e92d
   3fa74:	andls	fp, r0, r5, lsl #1
   3fa78:			; <UNDEFINED> instruction: 0xf0002800
   3fa7c:	stmibvs	r4, {r2, r4, r7, pc}^
   3fa80:	stmdbcs	r0, {r0, r2, r3, r9, sl, lr}
   3fa84:	stccs	15, cr11, [r0], {24}
   3fa88:	addhi	pc, sp, r0
   3fa8c:	blcs	da120 <full_module_path@@Base+0x60bb8>
   3fa90:			; <UNDEFINED> instruction: 0xf0009301
   3fa94:	blcs	9fcbc <full_module_path@@Base+0x26754>
   3fa98:	rsbsle	r4, r4, r6, lsl r6
   3fa9c:	bcs	5b82c <_dist_code@@Base+0x8c84>
   3faa0:	addhi	pc, r1, r0, asr #32
   3faa4:			; <UNDEFINED> instruction: 0x61a26ae3
   3faa8:	ldmdble	r5, {r0, r1, r4, r5, r7, r9, lr}^
   3faac:	bls	51380 <_IO_stdin_used@@Base+0xbb08>
   3fab0:	ldmdavs	r1, {r5, r9, sl, lr}^
   3fab4:	qaddls	r6, r3, r2
   3fab8:	ldmdavs	r2, {r0, r4, r9, sl, lr}
   3fabc:	andls	r6, r3, #13
   3fac0:	blx	ff27dac4 <full_module_path@@Base+0xff20455c>
   3fac4:	blcs	db858 <full_module_path@@Base+0x622f0>
   3fac8:	strcs	sp, [r2, -lr, lsr #18]
   3facc:	blvs	fe99b658 <full_module_path@@Base+0xfe9220f0>
   3fad0:			; <UNDEFINED> instruction: 0xf1a11c4a
   3fad4:	ldrmi	r0, [ip], #3074	; 0xc02
   3fad8:	ldrsbge	pc, [r8], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   3fadc:	ldrsbls	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   3fae0:	ldmib	r4, {r0, r2, r4, sl, lr}^
   3fae4:			; <UNDEFINED> instruction: 0xf8d48010
   3fae8:	stcvs	0, cr14, [r3], #208	; 0xd0
   3faec:	andcc	lr, r1, #0
   3faf0:	svclt	0x0001f815
   3faf4:	vpmax.u8	d15, d10, d3
   3faf8:	streq	lr, [r1], -lr, lsl #20
   3fafc:	b	fe11108c <full_module_path@@Base+0xfe097b24>
   3fb00:	b	100734 <full_module_path@@Base+0x871cc>
   3fb04:	strtvs	r0, [r3], #777	; 0x309
   3fb08:	andslt	pc, r3, r0, lsr r8	; <UNPREDICTABLE>
   3fb0c:	andslt	pc, r6, r8, lsr #16
   3fb10:	andsne	pc, r3, r0, lsr #16
   3fb14:	mvnle	r4, r1, lsl r6
   3fb18:	strbtvs	r4, [r2], r0, lsr #12
   3fb1c:			; <UNDEFINED> instruction: 0xf7ff6767
   3fb20:	svcvs	0x0063fa99
   3fb24:	ldmle	r1, {r1, r8, r9, fp, sp}^
   3fb28:	vceq.f32	q11, <illegal reg q8.5>, <illegal reg q8.5>
   3fb2c:	strhtpl	r6, [r3], r4
   3fb30:	strmi	r2, [fp], #-512	; 0xfffffe00
   3fb34:	strbtvs	r6, [r3], r2, ror #14
   3fb38:	strbvs	r4, [r3, #1552]!	; 0x610
   3fb3c:	strtvs	r2, [r2], r2, lsl #6
   3fb40:	strtvs	r6, [r3], -r3, lsr #15
   3fb44:	blls	65f58 <_dist_code@@Base+0x133b0>
   3fb48:	andsvs	r9, r9, r2, lsl #20
   3fb4c:	blls	97cbc <full_module_path@@Base+0x1e754>
   3fb50:	andlt	r6, r5, r3, lsr #3
   3fb54:	svchi	0x00f0e8bd
   3fb58:	stmiblt	r9, {r0, r8, fp, ip, pc}
   3fb5c:	stclvs	12, cr6, [r0], #-908	; 0xfffffc74
   3fb60:	strmi	pc, [r0, -r3, lsl #2]
   3fb64:	svccc	0x00013b01
   3fb68:			; <UNDEFINED> instruction: 0xf820005a
   3fb6c:			; <UNDEFINED> instruction: 0xf7c61017
   3fb70:	stmdbls	r1, {r7, r9, sl, fp, sp, lr, pc}
   3fb74:	adcsvs	pc, r4, #268435460	; 0x10000004
   3fb78:	strbtvs	r6, [r1], r3, ror #21
   3fb7c:	adcpl	r6, r1, r1, ror #11
   3fb80:	ldrtmi	r1, [r5], #-2806	; 0xfffff50a
   3fb84:	stmdavs	r3!, {r0, r1, r4, r7, r8, r9, sl, sp, lr, pc}^
   3fb88:	tstle	ip, sl, lsr #22
   3fb8c:	ldmdblt	r7, {r0, r1, r2, r5, r6, r8, r9, sl, fp, sp, lr}^
   3fb90:	blvs	666798 <full_module_path@@Base+0x5ed230>
   3fb94:	ldc2l	0, cr15, [r2], {4}
   3fb98:	bls	5a72c <_dist_code@@Base+0x7b84>
   3fb9c:	tstvs	r0, #-536870903	; 0xe0000009
   3fba0:	rscle	r6, sp, #-1073741783	; 0xc0000029
   3fba4:			; <UNDEFINED> instruction: 0xf06fe782
   3fba8:	andlt	r0, r5, r1
   3fbac:	svchi	0x00f0e8bd
   3fbb0:	eorsle	r2, r6, r0, lsl #16
   3fbb4:			; <UNDEFINED> instruction: 0x4604b538
   3fbb8:	cmnlt	sp, #3227648	; 0x314000
   3fbbc:	cmnlt	fp, #12288	; 0x3000
   3fbc0:	cmplt	fp, #274432	; 0x43000
   3fbc4:	movwcs	r6, #2474	; 0x9aa
   3fbc8:	andcs	r6, r2, r9, lsr #17
   3fbcc:			; <UNDEFINED> instruction: 0x6163429a
   3fbd0:	svclt	0x00b860a3
   3fbd4:			; <UNDEFINED> instruction: 0x61a34252
   3fbd8:	stmib	r5, {r5, r6, r7, r9, sp, lr}^
   3fbdc:	svclt	0x00b81304
   3fbe0:	blle	458290 <full_module_path@@Base+0x3ded28>
   3fbe4:	cmncs	r1, #4, 30
   3fbe8:	tstle	ip, fp, rrx
   3fbec:	ldrmi	r2, [r1], -r0, lsl #4
   3fbf0:			; <UNDEFINED> instruction: 0xf0044610
   3fbf4:	msrvs	CPSR_, #41728	; 0xa300
   3fbf8:	strtmi	r2, [r8], -r0, lsl #8
   3fbfc:			; <UNDEFINED> instruction: 0xf00462ac
   3fc00:	strtmi	pc, [r0], -r1, lsr #17
   3fc04:	bcs	ef0ec <full_module_path@@Base+0x75b84>
   3fc08:	msreq	CPSR_fx, #79	; 0x4f
   3fc0c:	mvnle	r6, fp, rrx
   3fc10:	ldrmi	r2, [r1], -r0, lsl #4
   3fc14:			; <UNDEFINED> instruction: 0xf0044610
   3fc18:			; <UNDEFINED> instruction: 0xe7ecff13
   3fc1c:	andeq	pc, r1, pc, rrx
   3fc20:			; <UNDEFINED> instruction: 0xf06fbd38
   3fc24:	ldrbmi	r0, [r0, -r1]!
   3fc28:			; <UNDEFINED> instruction: 0x4605b5f8
   3fc2c:			; <UNDEFINED> instruction: 0xffc0f7ff
   3fc30:	tstlt	r8, r4, lsl #12
   3fc34:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   3fc38:	strmi	r6, [r1], -sp, ror #19
   3fc3c:	bvs	ffbdafec <full_module_path@@Base+0xffb61a84>
   3fc40:			; <UNDEFINED> instruction: 0xf1026c68
   3fc44:	blcc	9084c <full_module_path@@Base+0x172e4>
   3fc48:	rsbseq	r3, r6, r1, lsl #20
   3fc4c:	subseq	r6, r2, lr, ror #7
   3fc50:	andsmi	pc, r3, r0, lsr #16
   3fc54:	cdp	7, 0, cr15, cr12, cr6, {6}
   3fc58:	ldrdne	pc, [r4], r5
   3fc5c:	bmi	3c8894 <full_module_path@@Base+0x34f32c>
   3fc60:	adcsvs	pc, r4, r1, asr #4
   3fc64:	blx	11981e <full_module_path@@Base+0xa02b6>
   3fc68:	ldrbtmi	pc, [sl], #-769	; 0xfffffcff	; <UNPREDICTABLE>
   3fc6c:	strbvs	r6, [ip, -ip, ror #11]!
   3fc70:	ssatvs	r1, #13, r1, asr #17
   3fc74:	bpl	ff618f2c <full_module_path@@Base+0xff59f9c4>
   3fc78:	stmhi	sl, {r1, r2, r3, r6, fp, pc}
   3fc7c:	eorpl	r8, ip, fp, asr #17
   3fc80:			; <UNDEFINED> instruction: 0xf8c52002
   3fc84:	stmib	r5, {r2, r3, r7, ip, sp, lr}^
   3fc88:			; <UNDEFINED> instruction: 0x6628031e
   3fc8c:			; <UNDEFINED> instruction: 0xf8c54620
   3fc90:			; <UNDEFINED> instruction: 0xf8c56080
   3fc94:	ldcllt	0, cr2, [r8, #576]!	; 0x240
   3fc98:	andeq	r6, r2, sl, lsr #22
   3fc9c:	stmibvs	r3, {r3, r4, r5, r8, ip, sp, pc}^
   3fca0:	ldmibvs	sl, {r0, r1, r3, r5, r8, ip, sp, pc}
   3fca4:	tstle	r2, r2, lsl #20
   3fca8:	bicsvs	r2, r9, r0
   3fcac:			; <UNDEFINED> instruction: 0xf06f4770
   3fcb0:	ldrbmi	r0, [r0, -r1]!
   3fcb4:	stmibvs	r3, {r3, r5, r6, r8, ip, sp, pc}^
   3fcb8:	tstlt	r9, fp, asr r1
   3fcbc:	andvs	r6, r8, r8, asr r9
   3fcc0:	vrhadd.s8	d27, d1, d26
   3fcc4:			; <UNDEFINED> instruction: 0x200061bc
   3fcc8:	andsvs	r5, r3, fp, asr r8
   3fccc:			; <UNDEFINED> instruction: 0x46104770
   3fcd0:			; <UNDEFINED> instruction: 0xf06f4770
   3fcd4:	ldrbmi	r0, [r0, -r1]!
   3fcd8:	ldrbmi	lr, [r0, sp, lsr #18]!
   3fcdc:			; <UNDEFINED> instruction: 0xf8d0b3c0
   3fce0:			; <UNDEFINED> instruction: 0xf1baa01c
   3fce4:	eorsle	r0, r3, r0, lsl #30
   3fce8:			; <UNDEFINED> instruction: 0x3010f8da
   3fcec:	vmin.s8	d20, d1, d7
   3fcf0:			; <UNDEFINED> instruction: 0xf85a62a4
   3fcf4:	movwcc	r2, #8194	; 0x2002
   3fcf8:			; <UNDEFINED> instruction: 0xd326429a
   3fcfc:	ldmibpl	r5!, {r1, r3, r8, sl, ip, sp, lr, pc}
   3fd00:	strcs	r4, [r1], -sp, lsl #12
   3fd04:			; <UNDEFINED> instruction: 0xf10946c8
   3fd08:			; <UNDEFINED> instruction: 0xf108091c
   3fd0c:			; <UNDEFINED> instruction: 0xf8d90818
   3fd10:	ldrbmi	r2, [r0], -r0
   3fd14:			; <UNDEFINED> instruction: 0xc000f8b8
   3fd18:	ldreq	pc, [r0], #-450	; 0xfffffe3e
   3fd1c:	svclt	0x00a842ac
   3fd20:	blx	1d15d8 <full_module_path@@Base+0x158070>
   3fd24:	blcc	bc93c <full_module_path@@Base+0x433d4>
   3fd28:	eorsmi	r1, fp, r1, lsl r9
   3fd2c:	addsmi	r4, r3, r7, lsr #2
   3fd30:	movweq	lr, #51779	; 0xca43
   3fd34:	andcc	pc, r0, r8, lsr #17
   3fd38:	andne	pc, r0, r9, asr #17
   3fd3c:			; <UNDEFINED> instruction: 0xf8b0f004
   3fd40:	mvnle	r1, sp, lsr #22
   3fd44:	pop	{r3, r5, r9, sl, lr}
   3fd48:			; <UNDEFINED> instruction: 0xf06f87f0
   3fd4c:	ldrb	r0, [r9, r4, lsl #10]!
   3fd50:	streq	pc, [r1, #-111]	; 0xffffff91
   3fd54:	svclt	0x0000e7f6
   3fd58:	ldrlt	fp, [r0], #-368	; 0xfffffe90
   3fd5c:	cmnlt	r4, r4, asr #19
   3fd60:	addscc	pc, r0, r4, asr #17
   3fd64:	blls	87d6c <full_module_path@@Base+0xe804>
   3fd68:	addne	pc, ip, r4, asr #17
   3fd6c:	addcs	pc, r0, r4, asr #17
   3fd70:			; <UNDEFINED> instruction: 0xf85d67e3
   3fd74:	ldrbmi	r4, [r0, -r4, lsl #22]!
   3fd78:	andeq	pc, r1, pc, rrx
   3fd7c:			; <UNDEFINED> instruction: 0xf06f4770
   3fd80:	ldrb	r0, [r6, r1]!
   3fd84:	cfstrdne	mvd11, [ip, #960]	; 0x3c0
   3fd88:	teqeq	pc, #1073741824	; 0x40000000	; <UNPREDICTABLE>
   3fd8c:	bl	c211c <full_module_path@@Base+0x48bb4>
   3fd90:	strmi	r1, [sl], #-659	; 0xfffffd6d
   3fd94:	stmibvs	r7, {r3, r5, r6, r7, r8, ip, sp, pc}^
   3fd98:	ldmibvs	fp!, {r0, r1, r2, r3, r4, r6, r7, r8, ip, sp, pc}
   3fd9c:	suble	r2, r4, r1, lsl #22
   3fda0:	andsle	r2, sl, r2, lsl #22
   3fda4:	svclt	0x00142b00
   3fda8:	movwcs	r2, #774	; 0x306
   3fdac:	stmdacs	pc, {r3, r4, r5, r8, r9, fp, sp, lr}	; <UNPREDICTABLE>
   3fdb0:	ldclne	0, cr13, [r0, #-12]
   3fdb4:	cfldrdlt	mvd4, [r0], #96	; 0x60
   3fdb8:	ldcvs	7, cr4, [r8, #-448]!	; 0xfffffe40
   3fdbc:	mvnsle	r2, pc, lsl #16
   3fdc0:	andscc	lr, r1, #4, 22	; 0x1000
   3fdc4:	addscc	lr, r1, #2048	; 0x800
   3fdc8:	subsvs	lr, r1, r2, lsl #22
   3fdcc:	cfldrdlt	mvd4, [r0], #96	; 0x60
   3fdd0:			; <UNDEFINED> instruction: 0xf1024770
   3fdd4:	ldcllt	0, cr0, [r0], #44	; 0x2c
   3fdd8:			; <UNDEFINED> instruction: 0xf8d74770
   3fddc:	tstcs	r2, #28
   3fde0:	svceq	0x0000f1bc
   3fde4:			; <UNDEFINED> instruction: 0xf8dcd0e2
   3fde8:			; <UNDEFINED> instruction: 0xb3233010
   3fdec:			; <UNDEFINED> instruction: 0x3014f8dc
   3fdf0:			; <UNDEFINED> instruction: 0xf8dc3314
   3fdf4:	teqlt	sp, ip, lsl r0
   3fdf8:	andeq	pc, r1, r5, asr #3
   3fdfc:	stmdane	fp!, {r3, r4, sl, lr}
   3fe00:	blvs	bde5c <full_module_path@@Base+0x448f4>
   3fe04:	mvnsle	r2, r0, lsl #28
   3fe08:	ldrdpl	pc, [r4], -ip	; <UNPREDICTABLE>
   3fe0c:			; <UNDEFINED> instruction: 0xf1c5b13d
   3fe10:	ldrmi	r0, [lr], #-1537	; 0xfffff9ff
   3fe14:			; <UNDEFINED> instruction: 0xf81519ab
   3fe18:	stmdacs	r0, {r0, r8, r9, fp}
   3fe1c:			; <UNDEFINED> instruction: 0xf8dcd1fa
   3fe20:	stmdacs	r0, {r2, r3, r5}
   3fe24:	movwcc	sp, #8386	; 0x20c2
   3fe28:	cdpvs	7, 15, cr14, cr11, cr0, {6}
   3fe2c:	svclt	0x00142b00
   3fe30:	movwcs	r2, #25354	; 0x630a
   3fe34:	tstcs	r2, #48758784	; 0x2e80000
   3fe38:	svclt	0x0000e7db
   3fe3c:	ldrbmi	lr, [r0, sp, lsr #18]!
   3fe40:	blhi	147e1c4 <full_module_path@@Base+0x1404c5c>
   3fe44:	stmdacs	r0, {r3, r4, r5, r6, r7, sl, lr}
   3fe48:	ldrbhi	pc, [sl, #-0]!	; <UNPREDICTABLE>
   3fe4c:	strmi	r6, [r6], -r4, asr #19
   3fe50:			; <UNDEFINED> instruction: 0xf0002c00
   3fe54:	stmdbcs	r7, {r0, r2, r4, r5, r6, r8, sl, pc}
   3fe58:	stmdbcs	r5, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   3fe5c:	svclt	0x00cc460f
   3fe60:	movwcs	r2, #769	; 0x301
   3fe64:	bicsvc	lr, r1, #339968	; 0x53000
   3fe68:	strbhi	pc, [sl, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
   3fe6c:	blcs	5a180 <_dist_code@@Base+0x75d8>
   3fe70:	mvnshi	pc, r0
   3fe74:	blcs	59e88 <_dist_code@@Base+0x72e0>
   3fe78:	mvnhi	pc, r0
   3fe7c:	stmdavs	r1!, {r0, r2, r3, r4, r5, r8, r9, sl, fp, ip}^
   3fe80:	addscs	pc, sl, #64, 4
   3fe84:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   3fe88:	svclt	0x00144291
   3fe8c:			; <UNDEFINED> instruction: 0xf0052200
   3fe90:	bcs	4069c <fchmod@plt+0x39ae0>
   3fe94:	mvnhi	pc, r0, asr #32
   3fe98:	blcs	5a36c <_dist_code@@Base+0x77c4>
   3fe9c:	bichi	pc, pc, r0
   3fea0:			; <UNDEFINED> instruction: 0xf8d4292a
   3fea4:	eorvs	r9, r6, r8, lsr #32
   3fea8:			; <UNDEFINED> instruction: 0xf00062a7
   3feac:	stmdbcs	r5, {r0, r2, r5, r8, pc}^
   3feb0:			; <UNDEFINED> instruction: 0xf0006963
   3feb4:	stmdbcs	r9, {r1, r2, r4, r5, r6, r8, pc}^
   3feb8:	andshi	pc, lr, #0
   3febc:			; <UNDEFINED> instruction: 0xf000295b
   3fec0:	stmdbcs	r7!, {r2, r6, r8, r9, pc}^
   3fec4:	eorhi	pc, r5, #0
   3fec8:			; <UNDEFINED> instruction: 0xf0402b00
   3fecc:	ldmdavs	r3!, {r3, r5, r7, r8, pc}^
   3fed0:			; <UNDEFINED> instruction: 0xf0002b00
   3fed4:	stmdavs	r2!, {r3, r6, r7, pc}^
   3fed8:	orrscs	pc, sl, #64, 4
   3fedc:			; <UNDEFINED> instruction: 0xf000429a
   3fee0:			; <UNDEFINED> instruction: 0xf8d481ae
   3fee4:	blcs	cc10c <full_module_path@@Base+0x52ba4>
   3fee8:			; <UNDEFINED> instruction: 0xf504bf04
   3feec:	strcc	r5, [r4, #-1461]	; 0xfffffa4b
   3fef0:	addshi	pc, r6, r0
   3fef4:			; <UNDEFINED> instruction: 0xf0002b03
   3fef8:			; <UNDEFINED> instruction: 0xf8df832b
   3fefc:	strcs	r3, [ip, #-2716]	; 0xfffff564
   3ff00:	ldrdcs	pc, [r4], r4
   3ff04:	ldrbtmi	r4, [fp], #-1593	; 0xfffff9c7
   3ff08:	blx	191792 <full_module_path@@Base+0x11822a>
   3ff0c:	ldmvs	fp, {r1, r8, r9, ip, sp}
   3ff10:	mcrne	7, 4, r4, cr2, cr8, {4}
   3ff14:	movweq	pc, #8224	; 0x2020	; <UNPREDICTABLE>
   3ff18:	vpmax.s8	d2, d0, d1
   3ff1c:	vrhadd.s8	q12, q8, <illegal reg q0.5>
   3ff20:	mlsvs	r2, sl, r2, r2
   3ff24:			; <UNDEFINED> instruction: 0xf0002b00
   3ff28:	svccs	0x000480df
   3ff2c:	adcshi	pc, sl, r0, asr #32
   3ff30:	bcs	5a5c0 <_dist_code@@Base+0x7a18>
   3ff34:	ldrdcs	fp, [r1], -r8
   3ff38:	adcshi	pc, r5, r0, asr #6
   3ff3c:	bcs	da4c8 <full_module_path@@Base+0x60f60>
   3ff40:			; <UNDEFINED> instruction: 0xf1016b33
   3ff44:	stmiavs	r0!, {r0, r8, sl}
   3ff48:			; <UNDEFINED> instruction: 0xf0006165
   3ff4c:	cdpeq	2, 1, cr8, cr10, cr7, {2}
   3ff50:	stmdbvs	r2!, {r1, r6, sl, ip, lr}^
   3ff54:	stmiavs	r1!, {r0, r1, r3, r4, sl, fp}
   3ff58:	cmnvs	r0, r0, asr ip
   3ff5c:	stmdbvs	r3!, {r0, r1, r3, r7, sl, ip, lr}^
   3ff60:	stmiavs	r1!, {r1, r4, r5, r9, sl, fp, pc}
   3ff64:	cmnvs	r0, r8, asr ip
   3ff68:	strbpl	r0, [r8], #2576	; 0xa10
   3ff6c:	stmiavs	r1!, {r0, r1, r5, r6, r8, fp, sp, lr}
   3ff70:	cmnvs	r0, r8, asr ip
   3ff74:	ldrtmi	r5, [r0], -sl, asr #9
   3ff78:			; <UNDEFINED> instruction: 0xf96af7ff
   3ff7c:	stmibvs	r3!, {r5, r6, r8, fp, sp, lr}
   3ff80:			; <UNDEFINED> instruction: 0xf080fab0
   3ff84:	svclt	0x00c82b00
   3ff88:	b	14108fc <full_module_path@@Base+0x1397394>
   3ff8c:	svclt	0x00c81050
   3ff90:	pop	{r0, r1, r5, r7, r8, sp, lr}
   3ff94:			; <UNDEFINED> instruction: 0xf1b987f0
   3ff98:	suble	r0, r8, r0, lsl #30
   3ff9c:			; <UNDEFINED> instruction: 0xf5046ee2
   3ffa0:	blvs	fe894e7c <full_module_path@@Base+0xfe81b914>
   3ffa4:	ldmibvs	r8, {r0, r6, r9, ip, sp, lr, pc}
   3ffa8:	rsbhi	pc, r0, r4, asr #17
   3ffac:	lfmvs	f7, 1, [ip], {65}	; 0x41
   3ffb0:			; <UNDEFINED> instruction: 0xf8116818
   3ffb4:			; <UNDEFINED> instruction: 0xf854e002
   3ffb8:			; <UNDEFINED> instruction: 0xf1009009
   3ffbc:	stmdavs	sl!, {r0, r9, fp}
   3ffc0:	orreq	lr, lr, r4, lsl #22
   3ffc4:	andshi	pc, r0, r2, lsr #16
   3ffc8:	andge	pc, r0, r3, asr #17
   3ffcc:	and	pc, r0, r9, lsl #16
   3ffd0:			; <UNDEFINED> instruction: 0x2094f8b1
   3ffd4:			; <UNDEFINED> instruction: 0xf8a13201
   3ffd8:			; <UNDEFINED> instruction: 0xf8542094
   3ffdc:	ldmdavs	r8, {r2, r3, sp}
   3ffe0:	svcvs	0x00613a01
   3ffe4:	addsmi	r6, r0, #3632	; 0xe30
   3ffe8:	ldmibcc	pc!, {r0, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3ffec:	rsbsls	pc, r4, r4, asr #17
   3fff0:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
   3fff4:	bicle	r6, lr, r3, ror #13
   3fff8:	strtmi	r6, [r0], -r2, ror #27
   3fffc:	svclt	0x00aa2a00
   40000:	smlatbcs	r0, r1, fp, r6
   40004:	bne	fe6c6230 <full_module_path@@Base+0xfe64ccc8>
   40008:			; <UNDEFINED> instruction: 0xf0032300
   4000c:	mcrvs	15, 7, pc, cr3, cr5, {4}	; <UNPREDICTABLE>
   40010:	strbvs	r6, [r3, #2080]!	; 0x820
   40014:			; <UNDEFINED> instruction: 0xf91cf7ff
   40018:	ldmdbvs	fp, {r0, r1, r5, fp, sp, lr}
   4001c:	rsble	r2, r3, r0, lsl #22
   40020:	ldrsbtls	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   40024:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   40028:	svceq	0x0000f1b9
   4002c:			; <UNDEFINED> instruction: 0x4620d1b6
   40030:			; <UNDEFINED> instruction: 0xf810f7ff
   40034:	blcs	5bdc8 <_dist_code@@Base+0x9220>
   40038:	svccs	0x0000d1b0
   4003c:	svccs	0x0004d054
   40040:			; <UNDEFINED> instruction: 0x63b4f241
   40044:	andls	pc, r3, r4, asr #16
   40048:	ldrbthi	pc, [r2], #-0	; <UNPREDICTABLE>
   4004c:			; <UNDEFINED> instruction: 0x53b5f504
   40050:	blcs	5a0c4 <_dist_code@@Base+0x751c>
   40054:	msrhi	CPSR_fx, r0
   40058:	stccs	13, cr6, [r0, #-916]	; 0xfffffc6c
   4005c:	blvs	fe8aff0c <full_module_path@@Base+0xfe8369a4>
   40060:	stmdbne	r9, {r0, r3, r6, r9, sl, lr}^
   40064:	rsbseq	lr, sl, fp, lsl #2
   40068:	svclt	0x00c82f04
   4006c:	b	140e898 <full_module_path@@Base+0x1395330>
   40070:			; <UNDEFINED> instruction: 0xf1b90349
   40074:	svclt	0x00c80f04
   40078:	addsmi	r3, r3, #9216	; 0x2400
   4007c:	strcs	fp, [r0, #-4020]	; 0xfffff04c
   40080:	streq	pc, [r1, #-5]
   40084:			; <UNDEFINED> instruction: 0xf0402d00
   40088:	stmdavs	r2!, {r1, r3, r4, r6, r7, pc}^
   4008c:	orrscs	pc, sl, #64, 4
   40090:			; <UNDEFINED> instruction: 0xf040429a
   40094:	svcvs	0x00638136
   40098:			; <UNDEFINED> instruction: 0xf47f2b00
   4009c:	svccs	0x0004af22
   400a0:	svcge	0x0046f43f
   400a4:	ldmfd	sp!, {sp}
   400a8:	svccs	0x000487f0
   400ac:	adcsvs	pc, r4, #268435460	; 0x10000004
   400b0:			; <UNDEFINED> instruction: 0xf04050a3
   400b4:	stclvs	0, cr8, [r2, #872]!	; 0x368
   400b8:	svclt	0x00aa2a00
   400bc:	ldrmi	r6, [r9], -r3, lsr #23
   400c0:	mcrvs	8, 7, r1, cr5, cr9, {4}
   400c4:	strtmi	r2, [r0], -r1, lsl #6
   400c8:			; <UNDEFINED> instruction: 0xf0031aaa
   400cc:	mcrvs	15, 7, pc, cr3, cr5, {1}	; <UNPREDICTABLE>
   400d0:	strbvs	r6, [r3, #2080]!	; 0x820
   400d4:			; <UNDEFINED> instruction: 0xf8bcf7ff
   400d8:	ldmdbvs	fp, {r0, r1, r5, fp, sp, lr}
   400dc:			; <UNDEFINED> instruction: 0xf0402b00
   400e0:	vqshl.s8	d24, d19, d0
   400e4:	mlsvs	r3, sl, r3, r2
   400e8:	stmdacs	r0, {r4, r5, r8, fp, sp, lr}
   400ec:			; <UNDEFINED> instruction: 0xf04fd1da
   400f0:	adcvs	r3, r3, #-67108861	; 0xfc000003
   400f4:			; <UNDEFINED> instruction: 0x87f0e8bd
   400f8:			; <UNDEFINED> instruction: 0xa018f8d4
   400fc:	svceq	0x0002f1ba
   40100:	movthi	pc, #24576	; 0x6000	; <UNPREDICTABLE>
   40104:			; <UNDEFINED> instruction: 0xf8d46b23
   40108:	bcs	88330 <full_module_path@@Base+0xedc8>
   4010c:	movwcc	lr, #14927	; 0x3a4f
   40110:	cfldr64mi	mvdx15, [r0], #652	; 0x28c
   40114:	msrhi	SP_irq, r0
   40118:	smlattlt	sl, r2, lr, r6
   4011c:	stceq	0, cr15, [r0], #-304	; 0xfffffed0
   40120:	orreq	pc, r5, #268435460	; 0x10000004
   40124:	movteq	pc, #9920	; 0x26c0	; <UNPREDICTABLE>
   40128:	rsbvs	r2, r0, r1, ror r0
   4012c:	movwcs	pc, #52131	; 0xcba3	; <UNPREDICTABLE>
   40130:	bl	feb5a6bc <full_module_path@@Base+0xfeae1154>
   40134:	mcrrne	0, 0, r0, sl, cr3
   40138:	bl	1186c8 <full_module_path@@Base+0x9f160>
   4013c:	stmiavs	r2!, {r4, r6, r8, r9}
   40140:	bl	ff1025b4 <full_module_path@@Base+0xff08904c>
   40144:	tstcc	pc, #201326593	; 0xc000001
   40148:	ldrbpl	r0, [r0], #-2584	; 0xfffff5e8
   4014c:	stmiavs	r1!, {r1, r5, r6, r8, fp, sp, lr}
   40150:	cmnvs	r0, r0, asr ip
   40154:	cdpvs	4, 14, cr5, cr3, cr11, {4}
   40158:	stmdbvs	r2!, {r0, r1, r6, r7, r8, ip, sp, pc}^
   4015c:	stmiavs	r1!, {r0, r1, r4, r5, r8, r9, fp, sp, lr}
   40160:	cmnvs	r0, r0, asr ip
   40164:	ldceq	14, cr0, [fp], {24}
   40168:	stmdbvs	r2!, {r3, r7, sl, ip, lr}^
   4016c:	mrrcne	8, 10, r6, r0, cr1
   40170:	strpl	r6, [fp], #352	; 0x160
   40174:	vsubhi.f16	s12, s4, s7	; <UNPREDICTABLE>
   40178:	mrrcne	8, 10, r6, r8, cr1
   4017c:	beq	458704 <full_module_path@@Base+0x3df19c>
   40180:	stmdbvs	r3!, {r3, r6, r7, sl, ip, lr}^
   40184:	mrrcne	8, 10, r6, r8, cr1
   40188:	strbpl	r6, [sl], #352	; 0x160
   4018c:	ldrmi	r2, [r1], -r0, lsl #4
   40190:			; <UNDEFINED> instruction: 0xf0044610
   40194:	stmdavs	r1!, {r0, r1, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
   40198:	stmdbcs	r5, {r0, r1, r5, r6, r8, fp, sp, lr}^
   4019c:			; <UNDEFINED> instruction: 0xf47f6330
   401a0:			; <UNDEFINED> instruction: 0xf8d4ae8a
   401a4:			; <UNDEFINED> instruction: 0x4662c01c
   401a8:			; <UNDEFINED> instruction: 0x1010f8dc
   401ac:			; <UNDEFINED> instruction: 0xf0002900
   401b0:			; <UNDEFINED> instruction: 0xf8dc82e8
   401b4:	bvs	8b820c <full_module_path@@Base+0x83eca4>
   401b8:			; <UNDEFINED> instruction: 0xf08efa1f
   401bc:	strmi	r4, [sl], r1, lsl #5
   401c0:	tstle	r7, #24, 12	; 0x1800000
   401c4:			; <UNDEFINED> instruction: 0xf8dce091
   401c8:			; <UNDEFINED> instruction: 0xf1002010
   401cc:			; <UNDEFINED> instruction: 0xf8c40e01
   401d0:	mrrcpl	0, 1, lr, r1, cr4
   401d4:	ldrpl	r6, [r1], #-2210	; 0xfffff75e
   401d8:	ldrdgt	lr, [r7, -r4]
   401dc:			; <UNDEFINED> instruction: 0xf8dc3101
   401e0:			; <UNDEFINED> instruction: 0x4662e014
   401e4:	eorvs	r4, r1, #144703488	; 0x8a00000
   401e8:			; <UNDEFINED> instruction: 0xf08efa1f
   401ec:			; <UNDEFINED> instruction: 0xf0804281
   401f0:	stmdbvs	r0!, {r0, r2, r4, r7, r8, pc}^
   401f4:	addmi	r6, r2, #14811136	; 0xe20000
   401f8:			; <UNDEFINED> instruction: 0xf8dcd1e5
   401fc:	bcs	482b4 <_IO_stdin_used@@Base+0x2a3c>
   40200:	addmi	fp, r3, #24, 30	; 0x60
   40204:	cmnhi	fp, r0, asr #1	; <UNPREDICTABLE>
   40208:			; <UNDEFINED> instruction: 0xf7ff4630
   4020c:	stmdbvs	r0!, {r0, r5, fp, ip, sp, lr, pc}^
   40210:	addmi	r6, r3, #14876672	; 0xe30000
   40214:	rsble	r4, r4, r3, lsl #12
   40218:	ldrdgt	lr, [r7, -r4]
   4021c:			; <UNDEFINED> instruction: 0x4630e7d3
   40220:			; <UNDEFINED> instruction: 0xf816f7ff
   40224:	stmdacs	r0, {r4, r5, r8, fp, sp, lr}
   40228:	svcge	0x0061f43f
   4022c:	vadd.i8	q11, q0, <illegal reg q8.5>
   40230:	ldmdavs	r3!, {r1, r3, r4, r7, r9, sp}^
   40234:			; <UNDEFINED> instruction: 0xd1614291
   40238:			; <UNDEFINED> instruction: 0xf43f2b00
   4023c:			; <UNDEFINED> instruction: 0xf8dfaf2c
   40240:			; <UNDEFINED> instruction: 0xf06f375c
   40244:			; <UNDEFINED> instruction: 0xf8580004
   40248:	ldmibvs	fp, {r0, r1, ip, sp}^
   4024c:			; <UNDEFINED> instruction: 0xe72a61b3
   40250:	blcs	5a364 <_dist_code@@Base+0x77bc>
   40254:	mrcge	4, 0, APSR_nzcv, cr2, cr15, {1}
   40258:			; <UNDEFINED> instruction: 0x3740f8df
   4025c:	andeq	pc, r1, pc, rrx
   40260:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   40264:			; <UNDEFINED> instruction: 0x61b3691b
   40268:			; <UNDEFINED> instruction: 0xf504e71d
   4026c:	ldmdavs	r2, {r0, r2, r4, r5, r7, r9, ip, lr}
   40270:	stfvsp	f3, [r5, #904]!	; 0x388
   40274:	svclt	0x00aa2d00
   40278:	ldrmi	r6, [r9], -r3, lsr #23
   4027c:			; <UNDEFINED> instruction: 0x6ee21959
   40280:	strtmi	r2, [r0], -r0, lsl #6
   40284:			; <UNDEFINED> instruction: 0xf0031b52
   40288:	mcrvs	14, 7, pc, cr3, cr7, {2}	; <UNPREDICTABLE>
   4028c:	strbvs	r6, [r3, #2080]!	; 0x820
   40290:			; <UNDEFINED> instruction: 0xffdef7fe
   40294:	ldmdbvs	r8, {r0, r1, r5, fp, sp, lr}
   40298:	svclt	0x00183800
   4029c:	strmi	r2, [r3], -r1
   402a0:			; <UNDEFINED> instruction: 0xf43f2b00
   402a4:	stmdacs	r1, {r0, r5, r8, r9, sl, fp, sp, pc}
   402a8:	mrcge	4, 1, APSR_nzcv, cr15, cr15, {3}
   402ac:			; <UNDEFINED> instruction: 0xf0002f01
   402b0:	svccs	0x0005833b
   402b4:	subshi	pc, sl, #0
   402b8:	strtmi	r2, [r0], -r0, lsl #6
   402bc:			; <UNDEFINED> instruction: 0x4619461a
   402c0:	stc2	0, cr15, [lr, #12]
   402c4:			; <UNDEFINED> instruction: 0xf0002f03
   402c8:			; <UNDEFINED> instruction: 0x4630823e
   402cc:			; <UNDEFINED> instruction: 0xffc0f7fe
   402d0:	blcs	5a7a4 <_dist_code@@Base+0x7bfc>
   402d4:	mcrge	4, 1, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
   402d8:	mvnscc	pc, #79	; 0x4f
   402dc:	adcvs	r2, r3, #0
   402e0:	ldmib	r4, {r0, r5, r6, r7, r9, sl, sp, lr, pc}^
   402e4:			; <UNDEFINED> instruction: 0xf8d22a07
   402e8:	ldrbmi	lr, [r2, #20]!
   402ec:	suble	r4, r6, r3, lsl #12
   402f0:	stmdbcs	r9, {r0, r5, r6, fp, sp, lr}^
   402f4:	cfstrdge	mvd15, [r2, #508]!	; 0x1fc
   402f8:	sub	r6, r4, r2, ror #19
   402fc:			; <UNDEFINED> instruction: 0xf47f2b00
   40300:	svcvs	0x0063adf0
   40304:			; <UNDEFINED> instruction: 0xf47f2b00
   40308:	svccs	0x0000adec
   4030c:	cfstrdge	mvd15, [r9, #508]!	; 0x1fc
   40310:	stmibvs	r2!, {r3, r6, r7, r9, sl, sp, lr, pc}^
   40314:	bcs	5ae64 <_dist_code@@Base+0x82bc>
   40318:	rscshi	pc, sp, r0
   4031c:	ldcne	8, cr6, [r9], {226}	; 0xe2
   40320:	vqsub.s8	d4, d16, d1
   40324:	blvs	c60b44 <full_module_path@@Base+0xbe75dc>
   40328:	stmiavs	r1!, {r1, r3, r4, r6, sl, fp, ip}
   4032c:	andcs	r6, r0, #-2147483624	; 0x80000018
   40330:	ldrmi	r5, [r1], -r8, asr #9
   40334:	stmdbvs	r0!, {r0, r1, r4, r5, r8, r9, fp, sp, lr}^
   40338:			; <UNDEFINED> instruction: 0x2c13ea4f
   4033c:			; <UNDEFINED> instruction: 0xf10068a3
   40340:			; <UNDEFINED> instruction: 0xf8c40e01
   40344:			; <UNDEFINED> instruction: 0xf803e014
   40348:	ldrmi	ip, [r0], -r0
   4034c:	blx	1e7c366 <full_module_path@@Base+0x1e02dfe>
   40350:	stmdbvs	r3!, {r0, r4, r5, r6, r9, sp}^
   40354:	rsbvs	r6, r2, r0, lsr r3
   40358:			; <UNDEFINED> instruction: 0xf8d4e5b6
   4035c:	blcs	8c574 <full_module_path@@Base+0x1300c>
   40360:	mrcge	7, 6, APSR_nzcv, cr10, cr15, {3}
   40364:	svclt	0x00d82b05
   40368:	mcrreq	0, 4, pc, r0, cr12	; <UNPREDICTABLE>
   4036c:	mrcge	7, 6, APSR_nzcv, cr4, cr15, {3}
   40370:	svclt	0x000c2b06
   40374:	stceq	0, cr15, [r0], {76}	; 0x4c
   40378:	stcleq	0, cr15, [r0], {76}	; 0x4c
   4037c:	smlabtcs	r0, ip, r6, lr
   40380:	cmpcs	r9, r1, lsr #4
   40384:	ldmibvs	r1, {r0, r5, r6, sp, lr}^
   40388:			; <UNDEFINED> instruction: 0xf0002900
   4038c:			; <UNDEFINED> instruction: 0x461881fd
   40390:			; <UNDEFINED> instruction: 0xf8d4e011
   40394:			; <UNDEFINED> instruction: 0xf100c020
   40398:	ldmibvs	r2, {r0, r9, sl, fp}^
   4039c:	tsteq	r1, ip, lsl #2	; <UNPREDICTABLE>
   403a0:	stmiavs	r1!, {r0, r5, r9, sp, lr}
   403a4:	andcs	pc, ip, r2, lsl r8	; <UNPREDICTABLE>
   403a8:	ands	pc, r4, r4, asr #17
   403ac:	bcs	553dc <_dist_code@@Base+0x2834>
   403b0:	stmdbvs	r0!, {r0, r1, r3, r6, ip, lr, pc}^
   403b4:	stmiavs	r1!, {r1, r5, r6, r7, r8, fp, sp, lr}^
   403b8:	mvnle	r4, r1, lsl #5
   403bc:	bcs	5af0c <_dist_code@@Base+0x8364>
   403c0:	addmi	fp, r3, #24, 30	; 0x60
   403c4:			; <UNDEFINED> instruction: 0x4630d339
   403c8:			; <UNDEFINED> instruction: 0xff42f7fe
   403cc:	stmiavs	r2!, {r5, r6, r8, fp, sp, lr}^
   403d0:	strmi	r4, [r3], -r2, lsl #5
   403d4:	rsbhi	pc, sl, #0
   403d8:	ldrb	r6, [sl, r2, ror #19]
   403dc:	stmdbvs	r2!, {r0, r1, r6, sl, ip, lr}^
   403e0:	stmiavs	r1!, {r0, r1, r4, r5, r8, r9, fp, sp, lr}
   403e4:	cmnvs	r0, r0, asr ip
   403e8:	strpl	r0, [fp], #2587	; 0xa1b
   403ec:	vsubhi.f16	s13, s2, s7	; <UNPREDICTABLE>
   403f0:	mrrcne	8, 10, r6, r8, cr2
   403f4:	ldrbpl	r6, [r1], #352	; 0x160
   403f8:			; <UNDEFINED> instruction: 0xf8966963
   403fc:	stmiavs	r2!, {r0, r1, r4, r5, ip}
   40400:	cmnvs	r0, r8, asr ip
   40404:	stmdbvs	r3!, {r0, r4, r6, r7, sl, ip, lr}^
   40408:	stmiavs	r2!, {r0, r4, r5, r7, fp, sp, lr}
   4040c:	cmnvs	r0, r8, asr ip
   40410:	stmdbvs	r2!, {r0, r4, r6, r7, sl, ip, lr}^
   40414:	stmiavs	r1!, {r0, r1, r4, r5, r7, fp, sp, lr}
   40418:	cmnvs	r0, r0, asr ip
   4041c:	strpl	r0, [fp], #2587	; 0xa1b
   40420:	ldmdbhi	r1!, {r0, r1, r5, r6, r8, fp, sp, lr}^
   40424:	mrrcne	8, 10, r6, r8, cr2
   40428:	ldrbpl	r6, [r1], #352	; 0x160
   4042c:	stmdbvs	r3!, {r0, r4, r5, r6, r7, r9, fp, ip, sp, lr}^
   40430:	mrrcne	8, 10, r6, r8, cr2
   40434:	ldrbpl	r6, [r1], #352	; 0x160
   40438:	stmiavs	r1!, {r0, r2, r3, r4, r7, r8, sl, sp, lr, pc}
   4043c:	blvs	c46f4c <full_module_path@@Base+0xbcd9e4>
   40440:			; <UNDEFINED> instruction: 0xf0044419
   40444:	teqvs	r0, #1036288	; 0xfd000	; <UNPREDICTABLE>
   40448:	stmibvs	r2!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   4044c:	bvs	ff45a9d8 <full_module_path@@Base+0xff3e1470>
   40450:	addmi	fp, fp, #80, 2
   40454:	bne	ff2f4c7c <full_module_path@@Base+0xff27b714>
   40458:	blvs	c5a6e4 <full_module_path@@Base+0xbe117c>
   4045c:			; <UNDEFINED> instruction: 0xf0044419
   40460:	stmdbvs	r1!, {r0, r1, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   40464:	teqvs	r0, #3702784	; 0x388000
   40468:	eorvs	r2, r3, #0, 6
   4046c:	rsbvs	r2, r3, fp, asr r3
   40470:	blcs	5adc4 <_dist_code@@Base+0x821c>
   40474:	orrhi	pc, r2, r0
   40478:	ands	r4, r0, fp, lsl #12
   4047c:	ldrdgt	pc, [r0], -r4	; <UNPREDICTABLE>
   40480:	mvfeqs	f7, f3
   40484:			; <UNDEFINED> instruction: 0xf10c6a52
   40488:	eorvs	r0, r0, #1
   4048c:			; <UNDEFINED> instruction: 0xf81268a0
   40490:			; <UNDEFINED> instruction: 0xf8c4200c
   40494:	strbpl	lr, [r2], #20
   40498:	stmdbvs	r3!, {r1, r4, r5, r6, r7, r8, ip, sp, pc}^
   4049c:	stmiavs	r0!, {r1, r5, r6, r7, r8, fp, sp, lr}^
   404a0:			; <UNDEFINED> instruction: 0xd1eb4298
   404a4:	bcs	5aff4 <_dist_code@@Base+0x844c>
   404a8:	addsmi	fp, r9, #24, 30	; 0x60
   404ac:	ldrtmi	sp, [r0], -ip, lsl #6
   404b0:	mcr2	7, 6, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
   404b4:	stmiavs	r2!, {r0, r1, r5, r6, r8, fp, sp, lr}^
   404b8:			; <UNDEFINED> instruction: 0x4619429a
   404bc:	bicsle	r6, sp, r2, ror #19
   404c0:			; <UNDEFINED> instruction: 0xb3226ad2
   404c4:	ldrbt	r6, [ip], #2145	; 0x861
   404c8:	stmiavs	r3!, {r1, r3, r4, r6, r9, fp, ip}
   404cc:	ldrmi	r6, [r9], #-2864	; 0xfffff4d0
   404d0:	blx	fedfc4e8 <full_module_path@@Base+0xfed82f80>
   404d4:			; <UNDEFINED> instruction: 0xe7ea6330
   404d8:	stmdbvs	r3!, {r1, r5, r6, r7, r8, fp, sp, lr}^
   404dc:	ldrsblt	r6, [r2, #162]	; 0xa2
   404e0:	andle	r4, r9, #-1879048183	; 0x90000009
   404e4:	stmiavs	r3!, {r1, r3, r4, r6, r9, fp, ip}
   404e8:	ldrmi	r6, [r9], #-2864	; 0xfffff4d0
   404ec:	blx	fea7c504 <full_module_path@@Base+0xfea02f9c>
   404f0:	stmdbvs	r3!, {r1, r5, r6, r7, r8, fp, sp, lr}^
   404f4:	teqvs	r0, #860160	; 0xd2000
   404f8:	rsbvs	r2, r1, r7, ror #2
   404fc:	stmiavs	r1!, {r0, r1, r3, r8, r9, sl, sp, lr, pc}
   40500:	blvs	c47010 <full_module_path@@Base+0xbcdaa8>
   40504:			; <UNDEFINED> instruction: 0xf0044419
   40508:	teqvs	r0, #634880	; 0x9b000	; <UNPREDICTABLE>
   4050c:	stmdavs	r2!, {r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}^
   40510:			; <UNDEFINED> instruction: 0xf47f2a67
   40514:	rsbscs	sl, r1, #55552	; 0xd900
   40518:	ldrb	r6, [r5], #98	; 0x62
   4051c:	ldrdne	pc, [ip], -ip	; <UNPREDICTABLE>
   40520:	stmdbcs	r0, {r5, r6, r8, fp, sp, lr}
   40524:	mcrge	4, 7, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
   40528:			; <UNDEFINED> instruction: 0xf4bf4283
   4052c:	stmiavs	r1!, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, pc}
   40530:	blvs	c47040 <full_module_path@@Base+0xbcdad8>
   40534:			; <UNDEFINED> instruction: 0xf0044419
   40538:	ldmib	r4, {r0, r1, r7, r9, fp, ip, sp, lr, pc}^
   4053c:			; <UNDEFINED> instruction: 0xf8d22a07
   40540:			; <UNDEFINED> instruction: 0x4603e014
   40544:	teqvs	r3, #96, 18	; 0x180000
   40548:	stmibvs	r2!, {r0, r1, r2, r3, r6, r7, r9, sl, sp, lr, pc}^
   4054c:	usada8	pc, r9, r6, r4	; <UNPREDICTABLE>
   40550:	ldmibpl	r5!, {r2, r8, sl, ip, sp, lr, pc}
   40554:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
   40558:			; <UNDEFINED> instruction: 0xf04f6f63
   4055c:			; <UNDEFINED> instruction: 0xf5b30a00
   40560:	stmdble	sl, {r0, r7, r8, r9, sl, fp, ip, sp, lr}^
   40564:	blvs	fe99c0f4 <full_module_path@@Base+0xfe922b8c>
   40568:	rsbge	pc, r0, r4, asr #17
   4056c:	mrcne	1, 2, fp, cr1, cr2, {1}
   40570:			; <UNDEFINED> instruction: 0xf8151868
   40574:	stmdavc	r1, {r0, lr, pc}^
   40578:	subsle	r4, r2, r1, ror #10
   4057c:			; <UNDEFINED> instruction: 0xf5045cad
   40580:	vcge.s8	d21, d17, d21
   40584:			; <UNDEFINED> instruction: 0xf8d96098
   40588:	ldmdavs	sl, {ip}
   4058c:	lfmvs	f7, 1, [ip], {65}	; 0x41
   40590:	and	pc, r0, r4, asr r8	; <UNPREDICTABLE>
   40594:	addeq	lr, r5, r4, lsl #22
   40598:	andsge	pc, r2, r1, lsr #16
   4059c:	andsvs	r1, r9, r1, asr ip
   405a0:	andpl	pc, r2, lr, lsl #16
   405a4:			; <UNDEFINED> instruction: 0x2094f8b0
   405a8:			; <UNDEFINED> instruction: 0xf8a03201
   405ac:			; <UNDEFINED> instruction: 0xf8542094
   405b0:	ldmdavs	sl, {r2, r3, ip, lr}
   405b4:	svcvs	0x00633d01
   405b8:	vfmavs.f32	s3, s5, s27
   405bc:			; <UNDEFINED> instruction: 0xf585fab5
   405c0:	andcc	r3, r1, #1024	; 0x400
   405c4:	stmdbeq	sp!, {r0, r1, r5, r6, r8, r9, sl, sp, lr}^
   405c8:	stccs	6, cr6, [r0, #-904]	; 0xfffffc78
   405cc:	stclvs	0, cr13, [r3, #796]!	; 0x31c
   405d0:	blcs	51e58 <deflate_copyright@@Base+0x9c>
   405d4:	andeq	lr, r3, #165888	; 0x28800
   405d8:	blvs	fe8b0488 <full_module_path@@Base+0xfe836f20>
   405dc:	stmiane	r9, {r8, sp}^
   405e0:			; <UNDEFINED> instruction: 0xf0032300
   405e4:	cdpvs	12, 14, cr15, cr3, cr9, {5}
   405e8:	strbvs	r6, [r3, #2080]!	; 0x820
   405ec:	mrc2	7, 1, pc, cr0, cr14, {7}
   405f0:	ldmdbvs	fp, {r0, r1, r5, fp, sp, lr}
   405f4:			; <UNDEFINED> instruction: 0xd1af2b00
   405f8:			; <UNDEFINED> instruction: 0x4620e576
   405fc:	stc2	7, cr15, [sl, #-1016]!	; 0xfffffc08
   40600:			; <UNDEFINED> instruction: 0xf5b36f63
   40604:	stmiale	sp!, {r0, r7, r8, r9, sl, fp, ip, sp, lr}
   40608:			; <UNDEFINED> instruction: 0xf43f2f00
   4060c:	blcs	6bbc8 <file_old_total@@Base+0x2918>
   40610:	cfstrdge	mvd15, [fp, #-252]	; 0xffffff04
   40614:	vfmavs.f64	d18, d2, d2
   40618:			; <UNDEFINED> instruction: 0xf8c46ba5
   4061c:	stmible	sp!, {r5, r6, sp, pc}
   40620:	stmvc	r1, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
   40624:			; <UNDEFINED> instruction: 0xd1a94561
   40628:	strbmi	r7, [r1, #-2241]!	; 0xfffff73f
   4062c:			; <UNDEFINED> instruction: 0xf502d1a6
   40630:			; <UNDEFINED> instruction: 0xf1007181
   40634:	strtmi	r0, [r9], #-3587	; 0xfffff1fd
   40638:	muleq	r1, lr, r8
   4063c:			; <UNDEFINED> instruction: 0xf0404560
   40640:			; <UNDEFINED> instruction: 0xf89e819c
   40644:	strbmi	r0, [r0, #-2]!
   40648:	orrshi	pc, r4, r0, asr #32
   4064c:	muleq	r3, lr, r8
   40650:			; <UNDEFINED> instruction: 0xf0404560
   40654:			; <UNDEFINED> instruction: 0xf89e818c
   40658:	strbmi	r0, [r0, #-4]!
   4065c:	orrhi	pc, r4, r0, asr #32
   40660:	muleq	r5, lr, r8
   40664:			; <UNDEFINED> instruction: 0xf0404560
   40668:			; <UNDEFINED> instruction: 0xf89e8191
   4066c:	strbmi	r0, [r0, #-6]!
   40670:	orrhi	pc, r9, r0, asr #32
   40674:	muleq	r7, lr, r8
   40678:			; <UNDEFINED> instruction: 0xf0404560
   4067c:			; <UNDEFINED> instruction: 0xf81e8181
   40680:	bl	fe8442a8 <full_module_path@@Base+0xfe7cad40>
   40684:	ldrbmi	r0, [r1, #-12]!
   40688:			; <UNDEFINED> instruction: 0xf080fab0
   4068c:	subsne	lr, r0, pc, asr #20
   40690:	mulcs	r0, r8, pc	; <UNPREDICTABLE>
   40694:	bicle	r2, pc, r0, lsl #16
   40698:	smlatbeq	lr, r1, fp, lr
   4069c:	orrvc	pc, r1, r1, asr #11
   406a0:	addsmi	r6, r9, #34603008	; 0x2100000
   406a4:	strtvs	fp, [r3], -r4, lsl #31
   406a8:	stmdale	r2, {r0, r3, r4, r9, sl, lr}
   406ac:			; <UNDEFINED> instruction: 0xf67f2902
   406b0:			; <UNDEFINED> instruction: 0xf504af65
   406b4:	vqsub.s8	d21, d17, d21
   406b8:			; <UNDEFINED> instruction: 0xf8546598
   406bc:	cdpne	0, 12, cr14, cr11, cr5, {0}
   406c0:	ldrdgt	pc, [r0], -r2
   406c4:			; <UNDEFINED> instruction: 0xf8d92001
   406c8:	sbcslt	r1, fp, #0
   406cc:			; <UNDEFINED> instruction: 0xf8214db4
   406d0:	bl	340748 <full_module_path@@Base+0x2c71e0>
   406d4:	andsvs	r0, r1, r0, lsl #2
   406d8:	addsvs	pc, ip, r1, asr #4
   406dc:	andcc	pc, ip, lr, lsl #16
   406e0:	andne	pc, r5, r8, asr r8	; <UNPREDICTABLE>
   406e4:	stclpl	13, cr4, [fp], {175}	; 0xaf
   406e8:	orreq	lr, r3, #4, 22	; 0x1000
   406ec:	ldrne	pc, [r8], #2227	; 0x8b3
   406f0:			; <UNDEFINED> instruction: 0xf8a33101
   406f4:			; <UNDEFINED> instruction: 0xf8581498
   406f8:	ldmdavc	fp, {r0, r2, ip, sp}
   406fc:	orreq	lr, r3, #4, 22	; 0x1000
   40700:	stmibne	r8, {r0, r1, r4, r5, r7, fp, ip, sp, lr, pc}
   40704:			; <UNDEFINED> instruction: 0xf8a33101
   40708:	stmdapl	r5!, {r3, r7, r8, fp, ip}
   4070c:	stccc	8, cr6, [r1, #-72]	; 0xffffffb8
   40710:	bne	feb9bf9c <full_module_path@@Base+0xfeb22a34>
   40714:	blx	fed9c4a8 <full_module_path@@Base+0xfed22f40>
   40718:	cdpvs	5, 14, cr15, cr2, cr5, {4}
   4071c:			; <UNDEFINED> instruction: 0xf8c41a5b
   40720:	stmdbeq	sp!, {r5, r6, sp, pc}^
   40724:	strbvs	r4, [r3, -sl, lsl #8]!
   40728:	stccs	6, cr6, [r0, #-904]	; 0xfffffc78
   4072c:	svcge	0x0017f43f
   40730:	ldrtmi	lr, [r0], -sp, asr #14
   40734:	stc2	7, cr15, [ip, #1016]	; 0x3f8
   40738:	stmiavs	r2!, {r0, r1, r5, r6, r8, fp, sp, lr}^
   4073c:	addsmi	r1, r1, #39168	; 0x9900
   40740:	blge	ff0fe044 <full_module_path@@Base+0xff084adc>
   40744:	cfstr64vs	mvdx14, [r3], #956	; 0x3bc
   40748:	stfvse	f2, [r0], #-0
   4074c:	strmi	pc, [r0, #-259]	; 0xfffffefd
   40750:	vstrcc	d3, [r1, #-4]
   40754:			; <UNDEFINED> instruction: 0xf820005a
   40758:			; <UNDEFINED> instruction: 0xf7c61015
   4075c:	svcvs	0x0063e88a
   40760:	vmla.i8	d27, d1, d19
   40764:			; <UNDEFINED> instruction: 0x66e362b4
   40768:	adcpl	r6, r3, r3, ror #11
   4076c:			; <UNDEFINED> instruction: 0xf7fe4630
   40770:	ldmdbvs	r3!, {r0, r1, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   40774:			; <UNDEFINED> instruction: 0xf47f2b00
   40778:	str	sl, [sp, #3221]!	; 0xc95
   4077c:			; <UNDEFINED> instruction: 0x460b6ad2
   40780:	strhcs	lr, [r9, #-106]	; 0xffffff96
   40784:	ldrb	r6, [lr, #97]!	; 0x61
   40788:	cmpcs	fp, #26214400	; 0x1900000
   4078c:	strbt	r6, [pc], -r3, rrx
   40790:			; <UNDEFINED> instruction: 0x46104611
   40794:			; <UNDEFINED> instruction: 0xf954f004
   40798:	stmiavs	r2!, {r0, r1, r5, r6, r8, fp, sp, lr}
   4079c:	teqvs	r0, #-1073741817	; 0xc0000007
   407a0:	cmnvs	r0, r8, asr ip
   407a4:	ldrbpl	r2, [r1], #139	; 0x8b
   407a8:	stmdbvs	r3!, {r3, r8, sp}^
   407ac:	cmnvs	r2, sl, asr ip
   407b0:	ldrbpl	r6, [r0], #2210	; 0x8a2
   407b4:	stmiavs	r2!, {r0, r1, r5, r6, r8, fp, sp, lr}
   407b8:	cmnvs	r0, r8, asr ip
   407bc:	stmibvs	r2!, {r0, r4, r6, r7, sl, ip, lr}^
   407c0:	rsbsle	r2, r7, r0, lsl #20
   407c4:	bvs	ff49a818 <full_module_path@@Base+0xff4212b0>
   407c8:	svclt	0x00183b00
   407cc:	tstlt	r1, r1, lsl #6
   407d0:	ldmdbvs	r1, {r1, r8, r9, ip, sp}
   407d4:	movwcc	fp, #16649	; 0x4109
   407d8:	ldmibvs	r1, {r0, r1, r3, r4, r6, r7, r9, ip, sp, pc}^
   407dc:	movwcc	fp, #33033	; 0x8109
   407e0:	bvs	14ed354 <full_module_path@@Base+0x1473dec>
   407e4:	tstcc	r0, #-2147483646	; 0x80000002
   407e8:	stmdbvs	r2!, {r0, r1, r3, r4, r6, r7, r9, ip, sp, pc}^
   407ec:	mrrcne	8, 10, r6, r0, cr1
   407f0:	strpl	r6, [fp], #352	; 0x160
   407f4:	stmdbvs	r3!, {r0, r5, r6, r7, r8, fp, sp, lr}^
   407f8:	stmdavs	r9, {r1, r5, r7, fp, sp, lr}^
   407fc:	cmnvs	r0, r8, asr ip
   40800:	stmibvs	r3!, {r0, r4, r6, r7, sl, ip, lr}^
   40804:	stmiavs	r1!, {r1, r5, r6, r8, fp, sp, lr}
   40808:	mrrcne	8, 5, r6, r0, cr11
   4080c:	beq	718d94 <full_module_path@@Base+0x69f82c>
   40810:	stmibvs	r1!, {r0, r1, r3, r7, sl, ip, lr}^
   40814:	stmiavs	r2!, {r0, r1, r5, r6, r8, fp, sp, lr}
   40818:	mrrcne	8, 12, r8, r8, cr9	; <UNPREDICTABLE>
   4081c:	ldrbpl	r6, [r1], #352	; 0x160
   40820:	stmdbvs	r3!, {r0, r5, r6, r7, r8, fp, sp, lr}^
   40824:	stmibvc	r9, {r1, r5, r7, fp, sp, lr}^
   40828:	cmnvs	r0, r8, asr ip
   4082c:			; <UNDEFINED> instruction: 0xf8d454d1
   40830:	blcs	28ca48 <full_module_path@@Base+0x2134e0>
   40834:	movwcs	fp, #12040	; 0x2f08
   40838:	blcs	b4868 <full_module_path@@Base+0x3b300>
   4083c:	ldrdcs	pc, [r8], r4
   40840:	movwcs	fp, #4044	; 0xfcc
   40844:	bcs	89450 <full_module_path@@Base+0xfee8>
   40848:			; <UNDEFINED> instruction: 0xf043bfc8
   4084c:	addseq	r0, fp, r1, lsl #6
   40850:	stmiavs	r1!, {r1, r5, r6, r8, fp, sp, lr}
   40854:	cmnvs	r0, r0, asr ip
   40858:	stmibvs	r1!, {r0, r1, r3, r7, sl, ip, lr}^
   4085c:	stmiavs	r2!, {r0, r1, r5, r6, r8, fp, sp, lr}
   40860:	mrrcne	8, 12, r6, r8, cr9
   40864:	ldrbpl	r6, [r1], #352	; 0x160
   40868:			; <UNDEFINED> instruction: 0xc01cf8d4
   4086c:			; <UNDEFINED> instruction: 0x3010f8dc
   40870:	orrlt	r4, fp, r2, ror #12
   40874:			; <UNDEFINED> instruction: 0x1014f8dc
   40878:	stmiavs	r2!, {r0, r1, r5, r6, r8, fp, sp, lr}
   4087c:	cmnvs	r0, r8, asr ip
   40880:	stmibvs	r3!, {r0, r4, r6, r7, sl, ip, lr}^
   40884:	stmiavs	r1!, {r1, r5, r6, r8, fp, sp, lr}
   40888:	mrrcne	9, 5, r6, r0, cr11	; <UNPREDICTABLE>
   4088c:	beq	718e14 <full_module_path@@Base+0x69f8ac>
   40890:			; <UNDEFINED> instruction: 0xf8d4548b
   40894:			; <UNDEFINED> instruction: 0x4662c01c
   40898:	ldrdne	pc, [ip], -ip	; <UNPREDICTABLE>
   4089c:	stmdbcs	r0, {r0, r1, r5, r6, r8, fp, sp, lr}
   408a0:	tstcs	r0, r7, asr r1
   408a4:	cmpcs	r5, r1, lsr #4
   408a8:	ldrbt	r6, [sp], #-97	; 0xffffff9f
   408ac:	ldrmi	r6, [r3], -r1, ror #16
   408b0:	bllt	17e8b4 <full_module_path@@Base+0x10534c>
   408b4:	stmiavs	r1!, {r0, r1, r5, r6, r8, fp, sp, lr}
   408b8:	cmnvs	r0, r8, asr ip
   408bc:	stmdbvs	r3!, {r1, r3, r6, r7, sl, ip, lr}^
   408c0:	mrrcne	8, 10, r6, r8, cr1
   408c4:	strbpl	r6, [sl], #352	; 0x160
   408c8:	stmiavs	r1!, {r0, r1, r5, r6, r8, fp, sp, lr}
   408cc:	cmnvs	r0, r8, asr ip
   408d0:	stmdbvs	r3!, {r1, r3, r6, r7, sl, ip, lr}^
   408d4:	mrrcne	8, 10, r6, r8, cr1
   408d8:	strbpl	r6, [sl], #352	; 0x160
   408dc:	stmiavs	r1!, {r0, r1, r5, r6, r8, fp, sp, lr}
   408e0:	cmnvs	r0, r8, asr ip
   408e4:			; <UNDEFINED> instruction: 0xf8d454ca
   408e8:	blcs	28cb00 <full_module_path@@Base+0x213598>
   408ec:	ldrbmi	fp, [r3], -r8, lsl #30
   408f0:	blcs	b4920 <full_module_path@@Base+0x3b3b8>
   408f4:	ldrdcs	pc, [r8], r4
   408f8:	movwcs	fp, #4044	; 0xfcc
   408fc:	bcs	89508 <full_module_path@@Base+0xffa0>
   40900:			; <UNDEFINED> instruction: 0xf043bfc8
   40904:	addseq	r0, fp, r1, lsl #6
   40908:	andcs	r6, r3, r2, ror #18
   4090c:	cmnvs	r1, r1, asr ip
   40910:	strpl	r6, [fp], #2209	; 0x8a1
   40914:	stmdbvs	r3!, {r0, r4, r5, r6, r9, sp}^
   40918:	cmnvs	r1, r9, asr ip
   4091c:	strbpl	r6, [r8], #2209	; 0x8a1
   40920:	stmdbvs	r3!, {r1, r5, r6, sp, lr}^
   40924:	blt	ff47e928 <full_module_path@@Base+0xff4053c0>
   40928:			; <UNDEFINED> instruction: 0xf0034620
   4092c:			; <UNDEFINED> instruction: 0xe71dfabb
   40930:	bcs	5c0c0 <_dist_code@@Base+0x9518>
   40934:	blvs	fe8b07e4 <full_module_path@@Base+0xfe83727c>
   40938:	stmne	r9, {r0, r3, r6, r9, sl, lr}
   4093c:	bllt	ff0be940 <full_module_path@@Base+0xff0453d8>
   40940:	andeq	pc, r1, pc, rrx
   40944:	bllt	fec3e948 <full_module_path@@Base+0xfebc53e0>
   40948:	orrscs	pc, sl, #64, 4
   4094c:			; <UNDEFINED> instruction: 0xf7ff6063
   40950:	ldrmi	fp, [sl], -pc, ror #21
   40954:	blvs	c5abe0 <full_module_path@@Base+0xbe1678>
   40958:			; <UNDEFINED> instruction: 0xf872f004
   4095c:			; <UNDEFINED> instruction: 0xc01cf8d4
   40960:	strbtmi	r6, [r2], -r3, ror #18
   40964:			; <UNDEFINED> instruction: 0xe79c6330
   40968:	mvfeqs	f7, #0.5
   4096c:			; <UNDEFINED> instruction: 0xf10ee694
   40970:	ldr	r0, [r1], r3, lsl #28
   40974:	mvfeqs	f7, #0.5
   40978:			; <UNDEFINED> instruction: 0xf10ee68e
   4097c:	str	r0, [fp], r1, lsl #28
   40980:	mvfeqs	f7, #0.5
   40984:			; <UNDEFINED> instruction: 0xf10ee688
   40988:	str	r0, [r5], r6, lsl #28
   4098c:	mvfeqs	f7, #0.5
   40990:	svclt	0x0000e682
   40994:	andeq	r6, r2, r0, lsl #22
   40998:	andeq	r6, r2, lr, lsl #17
   4099c:	andeq	r0, r0, r8, asr r6
   409a0:	andeq	r0, r0, r4, asr #9
   409a4:	andeq	r0, r0, r8, ror #12
   409a8:	subsle	r2, r2, r0, lsl #16
   409ac:	stmibvs	r4, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}^
   409b0:	suble	r2, fp, r0, lsl #24
   409b4:	mcrrne	6, 1, r4, sl, cr5
   409b8:	eorsle	r4, r0, lr, lsl #12
   409bc:	svclt	0x00942909
   409c0:	movwcs	r2, #4864	; 0x1300
   409c4:	svclt	0x00882d04
   409c8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   409cc:	teqle	sp, r0, lsl #22
   409d0:	ldrdcs	lr, [r1, -r4]!
   409d4:	eorle	r4, r5, r9, lsr #5
   409d8:	stmiblt	r3, {r0, r1, r7, fp, sp, lr}^
   409dc:	addsmi	r4, r6, #24, 12	; 0x1800000
   409e0:	movwcs	sp, #49170	; 0xc012
   409e4:	blx	11325e <full_module_path@@Base+0x99cf6>
   409e8:	ldrbtmi	pc, [sl], #-774	; 0xfffffcfa	; <UNPREDICTABLE>
   409ec:	addvs	pc, r4, r4, asr #17
   409f0:	bpl	ff606d3c <full_module_path@@Base+0xff58d7d4>
   409f4:	stmhi	sl, {r1, r2, r3, r6, fp, pc}
   409f8:			; <UNDEFINED> instruction: 0xf8c488cb
   409fc:			; <UNDEFINED> instruction: 0xf8c4708c
   40a00:			; <UNDEFINED> instruction: 0xf8c46080
   40a04:			; <UNDEFINED> instruction: 0x67e32090
   40a08:	addpl	pc, r8, r4, asr #17
   40a0c:	strdcs	fp, [r5, -r8]
   40a10:	blx	57ea14 <full_module_path@@Base+0x5054ac>
   40a14:	andsle	r1, r2, r3, asr #26
   40a18:	ldrdcs	pc, [r4], r4
   40a1c:	movwcs	lr, #2015	; 0x7df
   40a20:	strb	r2, [pc, r6, lsl #12]
   40a24:	tstcs	ip, sp, lsl #30
   40a28:	blx	91c2e <full_module_path@@Base+0x186c6>
   40a2c:	blx	9fa4e <full_module_path@@Base+0x264e6>
   40a30:			; <UNDEFINED> instruction: 0xf8dc7102
   40a34:	stmvs	r9, {r3, ip, sp, lr}
   40a38:	bicle	r4, sp, pc, lsl #5
   40a3c:	stmdbvs	r3!, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   40a40:	ldrdcs	pc, [r4], r4
   40a44:	svclt	0x00082b00
   40a48:	strb	r2, [r8, r0]
   40a4c:	andeq	pc, r1, pc, rrx
   40a50:			; <UNDEFINED> instruction: 0xf06fbdf8
   40a54:	ldrbmi	r0, [r0, -r1]!
   40a58:	andeq	r5, r2, sl, lsr #27
   40a5c:	andeq	r5, r2, ip, ror #26
   40a60:	suble	r2, r6, r0, lsl #16
   40a64:			; <UNDEFINED> instruction: 0x4604b538
   40a68:	blcs	5b17c <_dist_code@@Base+0x85d4>
   40a6c:	ldmdavs	sp, {r0, r2, r4, r5, ip, lr, pc}^
   40a70:	subeq	pc, r5, #1073741865	; 0x40000029
   40a74:	andeq	pc, r4, #34	; 0x22
   40a78:	svclt	0x00182d2a
   40a7c:			; <UNDEFINED> instruction: 0xd1242a00
   40a80:	ldmib	r4, {r0, r3, r4, r7, fp, sp, lr}^
   40a84:	tstlt	r9, r9
   40a88:	stmibvs	r3!, {r4, r7, r8, r9, sl, lr}^
   40a8c:	ldrdcs	lr, [r9], -r4
   40a90:	tstlt	r9, r9, asr ip
   40a94:	stmibvs	r3!, {r4, r7, r8, r9, sl, lr}^
   40a98:	ldrdcs	lr, [r9], -r4
   40a9c:	tstlt	r9, r9, lsl ip
   40aa0:	stmibvs	r3!, {r4, r7, r8, r9, sl, lr}^
   40aa4:	ldrdcs	lr, [r9], -r4
   40aa8:			; <UNDEFINED> instruction: 0xb1196b99
   40aac:	ldmib	r4, {r4, r7, r8, r9, sl, lr}^
   40ab0:	stmibvs	r3!, {r0, r3, sp}^
   40ab4:			; <UNDEFINED> instruction: 0x47904619
   40ab8:			; <UNDEFINED> instruction: 0xf04f2d71
   40abc:	mvnvs	r0, r0, lsl #6
   40ac0:			; <UNDEFINED> instruction: 0xf06fbf0c
   40ac4:	andcs	r0, r0, r2
   40ac8:			; <UNDEFINED> instruction: 0xf1a5bd38
   40acc:	bcs	5c1440 <full_module_path@@Base+0x547ed8>
   40ad0:	vmla.i8	d29, d0, d6
   40ad4:	addsmi	r2, r5, #-1610612727	; 0xa0000009
   40ad8:			; <UNDEFINED> instruction: 0xf06fd0d2
   40adc:	ldclt	0, cr0, [r8, #-4]!
   40ae0:	tsteq	r1, r1, asr #4	; <UNPREDICTABLE>
   40ae4:	smlalbteq	pc, r0, r0, r2	; <UNPREDICTABLE>
   40ae8:	vpmax.s8	d15, d2, d17
   40aec:	ldrble	r0, [r4, #2002]!	; 0x7d2
   40af0:			; <UNDEFINED> instruction: 0xf06fe7c6
   40af4:	ldrbmi	r0, [r0, -r1]!
   40af8:	svcmi	0x00f0e92d
   40afc:	ldrmi	fp, [lr], -r3, lsl #1
   40b00:			; <UNDEFINED> instruction: 0x9c0e4b71
   40b04:	ldrbtmi	r4, [fp], #-1551	; 0xfffff9f1
   40b08:	stmdbhi	ip, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   40b0c:	stmdbls	pc, {r0, r8, r9, ip, pc}	; <UNPREDICTABLE>
   40b10:			; <UNDEFINED> instruction: 0xf0002c00
   40b14:	stmdavc	r3!, {r0, r1, r2, r3, r4, r5, r7, pc}
   40b18:	svclt	0x00082938
   40b1c:	svclt	0x00142b31
   40b20:	movwcs	r2, #769	; 0x301
   40b24:	adcshi	pc, r6, r0, asr #32
   40b28:	stmdacs	r0, {r0, r2, r9, sl, lr}
   40b2c:	adcshi	pc, r7, r0
   40b30:	orrvs	r6, r3, r1, lsl #20
   40b34:			; <UNDEFINED> instruction: 0xf0002900
   40b38:	bvs	1b20ddc <full_module_path@@Base+0x1aa7874>
   40b3c:			; <UNDEFINED> instruction: 0xf0002b00
   40b40:	ldclne	0, cr8, [fp], #-632	; 0xfffffd88
   40b44:	strcs	fp, [r6, -r8, lsl #30]
   40b48:	vmull.p8	q9, d0, d0
   40b4c:	mcrcs	0, 0, r8, cr15, cr4, {4}
   40b50:	cdpcc	15, 1, cr11, cr0, cr6, {6}
   40b54:	movwcs	r2, #4866	; 0x1302
   40b58:			; <UNDEFINED> instruction: 0xf1089300
   40b5c:	blcs	24db60 <full_module_path@@Base+0x1d45f8>
   40b60:	addshi	pc, sp, r0, lsl #4
   40b64:	movweq	pc, #33190	; 0x81a6	; <UNPREDICTABLE>
   40b68:	svclt	0x00982b07
   40b6c:			; <UNDEFINED> instruction: 0xf0402a08
   40b70:			; <UNDEFINED> instruction: 0xf1b98096
   40b74:	svclt	0x00980f04
   40b78:	svclt	0x008c2f09
   40b7c:	bleq	bccc0 <full_module_path@@Base+0x43758>
   40b80:	bleq	7ccc4 <full_module_path@@Base+0x375c>
   40b84:	addhi	pc, fp, r0, lsl #4
   40b88:	bvs	b0c3b0 <full_module_path@@Base+0xa92e48>
   40b8c:	vpmax.s8	d22, d17, d24
   40b90:			; <UNDEFINED> instruction: 0xf04f62c4
   40b94:	svclt	0x00080101
   40b98:	ldrmi	r2, [r8, r9, lsl #12]
   40b9c:	stmdacs	r0, {r2, r9, sl, lr}
   40ba0:	addhi	pc, lr, r0
   40ba4:	movweq	pc, #37128	; 0x9108	; <UNPREDICTABLE>
   40ba8:	adccs	pc, fp, #77594624	; 0x4a00000
   40bac:	adccs	pc, sl, #211812352	; 0xca00000
   40bb0:	beq	bccf4 <full_module_path@@Base+0x4378c>
   40bb4:	blx	2d935c <full_module_path@@Base+0x25fdf4>
   40bb8:	blx	fe8fcfda <full_module_path@@Base+0xfe883a72>
   40bbc:	blls	4fbd0 <_IO_stdin_used@@Base+0xa358>
   40bc0:	andeq	pc, r7, #8, 2
   40bc4:	blx	2d8be0 <full_module_path@@Base+0x25f678>
   40bc8:	msrvs	CPSR_sx, #2
   40bcc:	blcc	1fb2e4 <full_module_path@@Base+0x181d7c>
   40bd0:	rscvs	r1, r1, #1248	; 0x4e0
   40bd4:	stmdaeq	r6, {r3, r8, ip, sp, lr, pc}
   40bd8:	vpmax.u8	d15, d10, d28
   40bdc:	strvs	r6, [r3, #870]!	; 0x366
   40be0:	strvs	r1, [r2, #-3651]!	; 0xfffff1bd
   40be4:	strbtvs	r2, [r0], #514	; 0x202
   40be8:	ldrvs	pc, [ip], r1, asr #4
   40bec:	bvs	fea5a180 <full_module_path@@Base+0xfe9e0c18>
   40bf0:	ldrmi	r6, [r8, fp, lsr #20]
   40bf4:	bvs	ff89b4a8 <full_module_path@@Base+0xff821f40>
   40bf8:	movvs	r2, #536870912	; 0x20000000
   40bfc:	ldrmi	r6, [r8, r8, lsr #21]
   40c00:	vstmiavs	r1!, {s13-s55}
   40c04:	strtvs	r2, [r0], #-514	; 0xfffffdfe
   40c08:	ldrmi	r6, [r8, r8, lsr #21]
   40c0c:	cfldr32pl	mvfx15, [r6], #16
   40c10:	blx	2db4c4 <full_module_path@@Base+0x261f5c>
   40c14:	andcs	pc, r4, #8, 2
   40c18:			; <UNDEFINED> instruction: 0xf8cc6460
   40c1c:	bvs	fea6cc24 <full_module_path@@Base+0xfe9f36bc>
   40c20:	ldrmi	r5, [r8, r1, lsr #3]
   40c24:	blvs	fe8972b4 <full_module_path@@Base+0xfe81dd4c>
   40c28:	adcvs	r4, r0, r3, lsl #12
   40c2c:	smlalvs	r0, r0, r0, r0	; <UNPREDICTABLE>
   40c30:	eorsle	r2, r7, r0, lsl #18
   40c34:	stmdbcs	r0, {r0, r5, sl, fp, sp, lr}
   40c38:	stclvs	0, cr13, [r1], #-208	; 0xffffff30
   40c3c:	svclt	0x00182b00
   40c40:	eorle	r2, pc, r0, lsl #18
   40c44:	addvc	pc, r4, r4, asr #17
   40c48:	tsteq	r1, r2, lsr #32	; <UNPREDICTABLE>
   40c4c:	strvs	pc, [r4, r1, asr #4]!
   40c50:	subeq	lr, r2, #2048	; 0x800
   40c54:	ldrvs	pc, [r8], r1, asr #4
   40c58:			; <UNDEFINED> instruction: 0xf8c44419
   40c5c:	ldrmi	r9, [r3], #-136	; 0xffffff78
   40c60:	strtmi	r5, [r8], -r1, ror #3
   40c64:	movwcs	r5, #33187	; 0x81a3
   40c68:	eorcc	pc, r4, r4, lsl #17
   40c6c:	pop	{r0, r1, ip, sp, pc}
   40c70:			; <UNDEFINED> instruction: 0xf7fe4ff0
   40c74:	movwcs	fp, #4057	; 0xfd9
   40c78:	movwls	r4, #630	; 0x276
   40c7c:	blmi	53aa38 <full_module_path@@Base+0x4c14d0>
   40c80:	stmiapl	fp, {r0, r8, fp, ip, pc}^
   40c84:	ldrb	r6, [ip, -fp, ror #4]
   40c88:	stmdals	r1, {r0, r4, r8, r9, fp, lr}
   40c8c:	adcvs	r5, r9, #12779520	; 0xc30000
   40c90:	ldrb	r6, [r2, -fp, lsr #4]
   40c94:	andeq	pc, r5, pc, rrx
   40c98:	pop	{r0, r1, ip, sp, pc}
   40c9c:			; <UNDEFINED> instruction: 0xf06f8ff0
   40ca0:	ldrb	r0, [r9, r1]!
   40ca4:	addscs	pc, sl, #64, 4
   40ca8:	rsbvs	r4, r2, sl, lsl #22
   40cac:	bls	92554 <full_module_path@@Base+0x18fec>
   40cb0:	ldmibvs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   40cb4:			; <UNDEFINED> instruction: 0xf7ff61ab
   40cb8:			; <UNDEFINED> instruction: 0xf06ffed3
   40cbc:	strb	r0, [fp, r3]!
   40cc0:	andeq	pc, r3, pc, rrx
   40cc4:	svclt	0x0000e7e8
   40cc8:	andeq	r5, r2, lr, lsr lr
   40ccc:			; <UNDEFINED> instruction: 0x000004b0
   40cd0:	andeq	r0, r0, r8, lsl #12
   40cd4:	andeq	r0, r0, r8, asr r6
   40cd8:	addlt	fp, r4, r0, lsl r5
   40cdc:	stmib	sp, {r3, sl, sp}^
   40ce0:	strtmi	r2, [r2], -r2, lsl #6
   40ce4:	movwcs	r9, #62464	; 0xf400
   40ce8:	strls	r2, [r1], #-1024	; 0xfffffc00
   40cec:			; <UNDEFINED> instruction: 0xff04f7ff
   40cf0:	ldclt	0, cr11, [r0, #-16]
   40cf4:	svclt	0x00182800
   40cf8:			; <UNDEFINED> instruction: 0xf0002900
   40cfc:	push	{r0, r2, r3, r4, r7, pc}
   40d00:	stmibvs	pc, {r3, r4, r5, r6, r7, r8, r9, lr}^	; <UNPREDICTABLE>
   40d04:			; <UNDEFINED> instruction: 0xf0002f00
   40d08:			; <UNDEFINED> instruction: 0xf101809a
   40d0c:			; <UNDEFINED> instruction: 0x46050c30
   40d10:	stmdavs	lr, {r0, r1, r9, sl, lr}
   40d14:			; <UNDEFINED> instruction: 0xf8513110
   40d18:	tstcc	r0, #12, 24	; 0xc00
   40d1c:	stceq	8, cr15, [r8], {81}	; 0x51
   40d20:	stccs	8, cr15, [r4], {81}	; 0x51
   40d24:			; <UNDEFINED> instruction: 0xf8434561
   40d28:			; <UNDEFINED> instruction: 0xf8436c10
   40d2c:			; <UNDEFINED> instruction: 0xf8434c0c
   40d30:			; <UNDEFINED> instruction: 0xf8430c08
   40d34:	mvnle	r2, r4, lsl #24
   40d38:	vadd.i8	d22, d1, d12
   40d3c:	stmdavs	r8, {r2, r6, r7, r9, sp, lr}^
   40d40:	andsvs	r2, ip, r1, lsl #2
   40d44:	bvs	b18eac <full_module_path@@Base+0xa9f944>
   40d48:	ldrmi	r6, [r8, r8, lsr #21]
   40d4c:	stmdacs	r0, {r2, r9, sl, lr}
   40d50:	vqadd.s8	<illegal reg q14.5>, <illegal reg q0.5>, q12
   40d54:	ldrtmi	r6, [r9], -r4, asr #5
   40d58:	vrhadd.s8	q11, <illegal reg q8.5>, q12
   40d5c:			; <UNDEFINED> instruction: 0xf7c5699c
   40d60:	bvs	b3ba40 <full_module_path@@Base+0xac24d8>
   40d64:	andcs	r6, r2, #921600	; 0xe1000
   40d68:	eorvs	r6, r5, r8, lsr #21
   40d6c:	bvs	b12bd4 <full_module_path@@Base+0xa9966c>
   40d70:	andcs	r6, r2, #921600	; 0xe1000
   40d74:	bvs	fea59bfc <full_module_path@@Base+0xfe9e0694>
   40d78:	bvs	b12be0 <full_module_path@@Base+0xa99678>
   40d7c:	andcs	r6, r2, #57600	; 0xe100
   40d80:	bvs	fea59e08 <full_module_path@@Base+0xfe9e08a0>
   40d84:			; <UNDEFINED> instruction: 0xf8544798
   40d88:	bvs	b04db4 <full_module_path@@Base+0xa8b84c>
   40d8c:	strbtvs	r2, [r0], #-516	; 0xfffffdfc
   40d90:	ldrmi	r6, [r8, r8, lsr #21]
   40d94:	strmi	r6, [r0], r3, lsr #23
   40d98:	blcs	59020 <_dist_code@@Base+0x6478>
   40d9c:	stcvs	0, cr13, [r2], #-280	; 0xfffffee8
   40da0:	suble	r2, r3, r0, lsl #20
   40da4:			; <UNDEFINED> instruction: 0xf680fab0
   40da8:	ldmdbeq	r6!, {r5, r6, sl, fp, sp, lr}^
   40dac:	svclt	0x00082800
   40db0:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx1
   40db4:	bvs	ff8f52a4 <full_module_path@@Base+0xff87bd3c>
   40db8:	blvs	fee92620 <full_module_path@@Base+0xfee190b8>
   40dbc:			; <UNDEFINED> instruction: 0xf7c50052
   40dc0:	bvs	ff8fb9e0 <full_module_path@@Base+0xff882478>
   40dc4:	stcvs	12, cr6, [r0], #-228	; 0xffffff1c
   40dc8:			; <UNDEFINED> instruction: 0xf7c50052
   40dcc:	vstmiavs	r2!, {d30-d29}
   40dd0:	stclvs	12, cr6, [r0], #-484	; 0xfffffe1c
   40dd4:			; <UNDEFINED> instruction: 0xf7c50052
   40dd8:	ldmvs	r9!, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   40ddc:	stmiavs	r0!, {r1, r5, r6, r7, fp, sp, lr}
   40de0:	b	ffd7ecfc <full_module_path@@Base+0xffd05794>
   40de4:	andcs	pc, r9, r4, asr r8	; <UNPREDICTABLE>
   40de8:	vtst.8	d22, d17, d24
   40dec:	ldmdbvs	r9!, {r2, r5, r7, sl, fp, sp, lr}
   40df0:	movweq	pc, #4130	; 0x1022	; <UNPREDICTABLE>
   40df4:	bl	db090 <full_module_path@@Base+0x61b28>
   40df8:	bne	281708 <full_module_path@@Base+0x2081a0>
   40dfc:	ldrvs	pc, [r8, r1, asr #4]
   40e00:	strbmi	r4, [r3], #-1584	; 0xfffff9d0
   40e04:			; <UNDEFINED> instruction: 0xf844442a
   40e08:	strtmi	r3, [r9], #-12
   40e0c:	orrseq	pc, r4, #4, 2
   40e10:	mvnpl	r6, r1, lsr #2
   40e14:	addne	pc, r8, #4, 12	; 0x400000
   40e18:	blcc	67f130 <full_module_path@@Base+0x605bc8>
   40e1c:	cmncs	ip, #4, 12	; 0x400000	; <UNPREDICTABLE>
   40e20:	blcs	97f138 <full_module_path@@Base+0x905bd0>
   40e24:	blcc	c7f13c <full_module_path@@Base+0xc05bd4>
   40e28:	mvnshi	lr, #12386304	; 0xbd0000
   40e2c:			; <UNDEFINED> instruction: 0xf7ff4628
   40e30:			; <UNDEFINED> instruction: 0xf06ffe17
   40e34:	ldrb	r0, [r7, r3]!
   40e38:	andeq	pc, r1, pc, rrx
   40e3c:			; <UNDEFINED> instruction: 0xf06f4770
   40e40:	ldrb	r0, [r1, r1]!
   40e44:	andeq	pc, r3, pc, rrx
   40e48:	svclt	0x0000e7ee
   40e4c:	svcmi	0x00f0e92d
   40e50:	stmibvs	r5, {r0, r1, r4, r7, ip, sp, pc}^
   40e54:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   40e58:	ldrtmi	r6, [r4], -r2, asr #16
   40e5c:	bicspl	pc, lr, #20971520	; 0x1400000
   40e60:			; <UNDEFINED> instruction: 0xf1a2930a
   40e64:	bvs	feac4680 <full_module_path@@Base+0xfea4b118>
   40e68:	strmi	r6, [r3], fp, lsr #27
   40e6c:			; <UNDEFINED> instruction: 0xf46f6d6f
   40e70:	andls	r7, r5, #128, 24	; 0x8000
   40e74:	blvs	ad291c <full_module_path@@Base+0xa593b4>
   40e78:			; <UNDEFINED> instruction: 0xf707fa06
   40e7c:	blvs	1b110fc <full_module_path@@Base+0x1a97b94>
   40e80:	mvnsmi	r6, #0, 18
   40e84:	mvnsmi	r9, #4, 4	; 0x40000000
   40e88:	ldrmi	r1, [sl], -r1, asr #20
   40e8c:	movwls	r4, #33924	; 0x8484
   40e90:	ldrdcc	lr, [r4], -sp
   40e94:	ldrdls	pc, [r0], -fp
   40e98:	ldmne	r3, {r3, r4, sl, lr}^
   40e9c:	bvs	ffb25ad4 <full_module_path@@Base+0xffaac56c>
   40ea0:			; <UNDEFINED> instruction: 0xf8db900b
   40ea4:	movwls	r0, #36876	; 0x900c
   40ea8:	movweq	lr, #60169	; 0xeb09
   40eac:	movwls	r1, #6210	; 0x1842
   40eb0:	tsteq	ip, r0, lsl #22
   40eb4:	tstls	r2, r7, lsl #4
   40eb8:	blvs	ffadbd6c <full_module_path@@Base+0xffa62804>
   40ebc:			; <UNDEFINED> instruction: 0xf8d56ce9
   40ec0:	smlsdls	r3, r0, r0, sl
   40ec4:	bcs	3e66e4 <full_module_path@@Base+0x36d17c>
   40ec8:			; <UNDEFINED> instruction: 0xf899d80c
   40ecc:			; <UNDEFINED> instruction: 0xf1025001
   40ed0:			; <UNDEFINED> instruction: 0xf8990708
   40ed4:			; <UNDEFINED> instruction: 0xf1096000
   40ed8:	adcsmi	r0, sp, r2, lsl #18
   40edc:	andscc	r4, r0, #150	; 0x96
   40ee0:	strtmi	r4, [fp], #-1077	; 0xfffffbcb
   40ee4:	andsmi	r9, sp, r3, lsl #26
   40ee8:	eorvc	pc, r5, r1, lsl r8	; <UNPREDICTABLE>
   40eec:	streq	lr, [r5], r1, lsl #22
   40ef0:	ldrbteq	lr, [sp], sp
   40ef4:	ldrbteq	sp, [sp], -r7, asr #8
   40ef8:	sbchi	pc, r4, r0, lsl #2
   40efc:			; <UNDEFINED> instruction: 0xf707fa04
   40f00:	streq	lr, [r7, -r3, lsr #20]
   40f04:	bl	91fe8 <full_module_path@@Base+0x18a80>
   40f08:			; <UNDEFINED> instruction: 0xf8110687
   40f0c:	ldmdavc	r5!, {r0, r1, r2, r5, ip, sp, lr}^
   40f10:	rscmi	r8, fp, r6, ror r8
   40f14:	svccs	0x00001b52
   40f18:			; <UNDEFINED> instruction: 0xf800d1eb
   40f1c:	vstrls	d6, [r1, #-4]
   40f20:	stcls	6, cr4, [r2, #-184]	; 0xffffff48
   40f24:	svclt	0x003845b1
   40f28:	bicle	r4, ip, #168, 4	; 0x8000000a
   40f2c:			; <UNDEFINED> instruction: 0xf0024645
   40f30:			; <UNDEFINED> instruction: 0xf04f0107
   40f34:	strdmi	r3, [ip], pc	; <UNPREDICTABLE>
   40f38:	sbcseq	lr, r2, #173056	; 0x2a400
   40f3c:	movweq	lr, #18979	; 0x4a23
   40f40:			; <UNDEFINED> instruction: 0xf8cb9c01
   40f44:	addsmi	r2, r4, #0
   40f48:	andeq	pc, ip, fp, asr #17
   40f4c:	bne	fe8f0d80 <full_module_path@@Base+0xfe877818>
   40f50:	andcc	r9, r5, #256	; 0x100
   40f54:	svclt	0x00981b12
   40f58:	andeq	pc, r5, #-2147483600	; 0x80000030
   40f5c:	andcs	pc, r4, fp, asr #17
   40f60:	addsmi	r9, r0, #8192	; 0x2000
   40f64:	bne	470c40 <full_module_path@@Base+0x3f76d8>
   40f68:	vpmax.s8	d9, d0, d2
   40f6c:	bne	fe044f78 <full_module_path@@Base+0xfdfcba10>
   40f70:			; <UNDEFINED> instruction: 0xf5c0bf24
   40f74:	andcc	r7, r1, r0, lsl #1
   40f78:	andseq	pc, r0, fp, asr #17
   40f7c:	smlabtcc	lr, r5, r9, lr
   40f80:	pop	{r0, r1, r4, ip, sp, pc}
   40f84:			; <UNDEFINED> instruction: 0xf0178ff0
   40f88:	ldrtmi	r0, [r5], -pc, lsl #14
   40f8c:	addsmi	sp, r7, #13
   40f90:			; <UNDEFINED> instruction: 0xf819bf81
   40f94:	addsmi	r5, r5, r1, lsl #22
   40f98:	ldmdbne	fp, {r3, r9, ip, sp}^
   40f9c:			; <UNDEFINED> instruction: 0xf507fa04
   40fa0:	streq	lr, [r5, #-2595]	; 0xfffff5dd
   40fa4:	ldrsbtmi	r1, [fp], #178	; 0xb2
   40fa8:	bcs	3d2084 <full_module_path@@Base+0x358b1c>
   40fac:			; <UNDEFINED> instruction: 0x9e06d97a
   40fb0:	and	r4, r7, lr, lsl r0
   40fb4:			; <UNDEFINED> instruction: 0xf1000677
   40fb8:	blx	1611d0 <full_module_path@@Base+0xe7c68>
   40fbc:	b	93e7dc <full_module_path@@Base+0x8c5274>
   40fc0:	strbtmi	r0, [r6], #-1542	; 0xfffff9fa
   40fc4:	vstmiaeq	r6, {d14-d18}
   40fc8:	eorvs	pc, r6, sl, lsl r8	; <UNPREDICTABLE>
   40fcc:	mulvc	r1, ip, r8
   40fd0:			; <UNDEFINED> instruction: 0xc002f8bc
   40fd4:	blne	ff4d13c8 <full_module_path@@Base+0xff457e60>
   40fd8:	strble	r0, [fp, #1783]!	; 0x6f7
   40fdc:	streq	pc, [pc], -r6
   40fe0:	ldmdale	r7!, {r1, r2, r4, r7, r9, lr}^
   40fe4:			; <UNDEFINED> instruction: 0xf706fa04
   40fe8:	b	907e38 <full_module_path@@Base+0x88e8d0>
   40fec:	strls	r0, [sp, -r7, lsl #14]
   40ff0:	rscsmi	r9, r3, r7, lsl #30
   40ff4:	vmlaeq.f64	d14, d23, d16
   40ff8:	strbtmi	r9, [r7], #-3853	; 0xfffff0f3
   40ffc:	ldrbmi	r9, [r7, #-1805]!	; 0xfffff8f3
   41000:	adcshi	pc, lr, r0, asr #4
   41004:	streq	lr, [lr], -r7, lsr #23
   41008:	strls	r9, [lr], -r9, lsl #30
   4100c:	andle	r4, r4, #1879048203	; 0x7000000b
   41010:	ldmdavs	r6!, {r1, r3, r9, sl, fp, ip, pc}
   41014:			; <UNDEFINED> instruction: 0xf0402e00
   41018:	mcrls	0, 0, r8, cr13, cr6, {7}
   4101c:	vmlaeq.f64	d14, d22, d30
   41020:	cdpcs	14, 0, cr9, cr0, cr4, {0}
   41024:	mvflssz	f5, #0.5
   41028:	ldrbtmi	r9, [r6], #-3848	; 0xfffff0f8
   4102c:	svcls	0x000e443e
   41030:	vqsub.s8	d4, d16, d29
   41034:	stccs	0, cr8, [r2, #-964]	; 0xfffffc3c
   41038:			; <UNDEFINED> instruction: 0xf106bf84
   4103c:	stclne	12, cr0, [r7], {3}
   41040:			; <UNDEFINED> instruction: 0xf81cd914
   41044:	stccc	12, cr14, [r3, #-12]
   41048:	strbtmi	r2, [r6], -r2, lsl #26
   4104c:			; <UNDEFINED> instruction: 0xf10c4638
   41050:			; <UNDEFINED> instruction: 0xf8070c03
   41054:			; <UNDEFINED> instruction: 0xf107ec03
   41058:			; <UNDEFINED> instruction: 0xf81c0703
   4105c:			; <UNDEFINED> instruction: 0xf807ec05
   41060:			; <UNDEFINED> instruction: 0xf81cec05
   41064:			; <UNDEFINED> instruction: 0xf807ec04
   41068:	stmiale	sl!, {r2, sl, fp, sp, lr, pc}^
   4106c:			; <UNDEFINED> instruction: 0xf43f2d00
   41070:	ldmdavc	r7!, {r1, r2, r4, r6, r8, r9, sl, fp, sp, pc}
   41074:	andvc	r2, r7, r2, lsl #26
   41078:	andcc	fp, r1, r1, lsl pc
   4107c:	subvc	r7, r5, r5, ror r8
   41080:	strb	r3, [ip, -r2]
   41084:			; <UNDEFINED> instruction: 0x464506b9
   41088:	tstcs	fp, r4, asr #30
   4108c:	andne	pc, r0, r8, asr #17
   41090:	svcge	0x004df53f
   41094:	ldrcs	r4, [sp], #-2408	; 0xfffff698
   41098:			; <UNDEFINED> instruction: 0xf8cb4479
   4109c:			; <UNDEFINED> instruction: 0xf8c81018
   410a0:	strb	r4, [r4, -r0]
   410a4:	mulvs	r1, r9, r8
   410a8:	stfeqd	f7, [r8], {2}
   410ac:	mulvc	r0, r9, r8
   410b0:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   410b4:			; <UNDEFINED> instruction: 0xf60cfa06
   410b8:	andscc	r4, r0, #151	; 0x97
   410bc:	ldrtmi	r4, [r3], #-1086	; 0xfffffbc2
   410c0:	ldmdbmi	lr, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   410c4:			; <UNDEFINED> instruction: 0x4645241d
   410c8:			; <UNDEFINED> instruction: 0xf8cb4479
   410cc:			; <UNDEFINED> instruction: 0xf8c81018
   410d0:	str	r4, [ip, -r0]!
   410d4:	mulvc	r0, r9, r8
   410d8:	mvfeqe	f7, f2
   410dc:	svclt	0x00984576
   410e0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   410e4:			; <UNDEFINED> instruction: 0xf702fa07
   410e8:	andscc	fp, r0, #136, 30	; 0x220
   410ec:	svclt	0x0089443b
   410f0:	mulvc	r1, r9, r8
   410f4:			; <UNDEFINED> instruction: 0xf1094672
   410f8:	blx	203508 <full_module_path@@Base+0x189fa0>
   410fc:	svclt	0x0088f70e
   41100:			; <UNDEFINED> instruction: 0xe76f19db
   41104:	cdpls	15, 0, cr9, cr14, cr4, {0}
   41108:	subsle	r4, pc, #1879048203	; 0x7000000b
   4110c:	ldrtmi	r9, [r4], fp, lsl #28
   41110:	ldrbtmi	r9, [r4], #3598	; 0xe0e
   41114:	vmovls.16	d24[1], r1
   41118:			; <UNDEFINED> instruction: 0x970f42bd
   4111c:	stmible	sl, {r1, r2, r5, r6, sl, lr}
   41120:			; <UNDEFINED> instruction: 0xf1009f04
   41124:	ldrtmi	r3, [sp], #-3327	; 0xfffff301
   41128:	ldrbtmi	r9, [r5], #-3855	; 0xfffff0f1
   4112c:	stmib	sp, {r0, r1, r2, r4, r5, r6, r7, r8, fp, ip}^
   41130:	svcls	0x000d7910
   41134:	ldrdls	pc, [r0], #-141	; 0xffffff73
   41138:	bl	bf198 <full_module_path@@Base+0x45c30>
   4113c:			; <UNDEFINED> instruction: 0xf80c454e
   41140:	mvnsle	lr, r1, lsl #30
   41144:	strls	r9, [sp, -pc, lsl #28]
   41148:	strmi	r9, [r6], #-3844	; 0xfffff0fc
   4114c:	ldrdls	pc, [r4], #-141	; 0xffffff73
   41150:	svclt	0x002442af
   41154:	mcrls	6, 0, r4, cr8, cr0, {1}
   41158:	svcge	0x006df4bf
   4115c:			; <UNDEFINED> instruction: 0xf8dd1bed
   41160:	svcls	0x000de020
   41164:	movwls	r3, #65025	; 0xfe01
   41168:	blgt	bf1e8 <full_module_path@@Base+0x45c80>
   4116c:	ldrmi	r9, [lr, #2828]	; 0xb0c
   41170:	svcgt	0x0001f806
   41174:	ldmib	sp, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   41178:	ldrtmi	r6, [r0], #-782	; 0xfffffcf2
   4117c:	ldrb	r1, [sl, -r6, asr #23]
   41180:	blne	fe2289bc <full_module_path@@Base+0xfe1af454>
   41184:			; <UNDEFINED> instruction: 0x46be783e
   41188:	stccc	7, cr3, [r3, #-12]
   4118c:	stccs	6, cr4, [r2, #-528]	; 0xfffffdf0
   41190:			; <UNDEFINED> instruction: 0xf1007006
   41194:			; <UNDEFINED> instruction: 0xf8170003
   41198:			; <UNDEFINED> instruction: 0xf8006c02
   4119c:			; <UNDEFINED> instruction: 0xf8176c02
   411a0:			; <UNDEFINED> instruction: 0xf8006c01
   411a4:	stmiale	sp!, {r0, sl, fp, sp, lr}^
   411a8:			; <UNDEFINED> instruction: 0xf43f2d00
   411ac:			; <UNDEFINED> instruction: 0xf89eaeb8
   411b0:	stccs	0, cr0, [r2, #-12]
   411b4:	andeq	pc, r3, ip, lsl #17
   411b8:			; <UNDEFINED> instruction: 0xf10cbf11
   411bc:			; <UNDEFINED> instruction: 0xf89e0004
   411c0:			; <UNDEFINED> instruction: 0xf10c5004
   411c4:			; <UNDEFINED> instruction: 0xf88c0005
   411c8:	strt	r5, [r8], r4
   411cc:	svcls	0x00089e04
   411d0:	ldrtmi	r4, [lr], #-1142	; 0xfffffb8a
   411d4:	adcsmi	r9, sp, #14, 30	; 0x38
   411d8:	svcge	0x002df67f
   411dc:	stmib	sp, {r0, r1, r2, r4, r5, r6, r7, r8, fp, ip}^
   411e0:	svcls	0x000d790f
   411e4:			; <UNDEFINED> instruction: 0xf8dd4475
   411e8:			; <UNDEFINED> instruction: 0xf100903c
   411ec:			; <UNDEFINED> instruction: 0xf8163cff
   411f0:	strbmi	lr, [lr, #-2817]	; 0xfffff4ff
   411f4:	svc	0x0001f80c
   411f8:	mcrls	1, 0, sp, cr14, cr9, {7}
   411fc:	ldrdls	pc, [r0], #-141	; 0xffffff73
   41200:	blne	ff1d22c8 <full_module_path@@Base+0xff158d60>
   41204:	stmdbmi	lr, {r0, r1, r2, r4, r8, r9, sl, sp, lr, pc}
   41208:			; <UNDEFINED> instruction: 0x4645241d
   4120c:			; <UNDEFINED> instruction: 0xf8cb4479
   41210:			; <UNDEFINED> instruction: 0xf8c81018
   41214:	str	r4, [sl], r0
   41218:	stmib	sp, {r0, r1, r2, r4, r5, r6, r7, r8, fp, ip}^
   4121c:	svcls	0x000d790f
   41220:			; <UNDEFINED> instruction: 0xf8dd4475
   41224:			; <UNDEFINED> instruction: 0xf100903c
   41228:			; <UNDEFINED> instruction: 0xf8163cff
   4122c:	strbmi	lr, [lr, #-2817]	; 0xfffff4ff
   41230:	svc	0x0001f80c
   41234:			; <UNDEFINED> instruction: 0xe7e0d1f9
   41238:	muleq	r1, ip, sp
   4123c:	andeq	r0, r1, r4, asr sp
   41240:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   41244:	mvnsmi	lr, sp, lsr #18
   41248:	stmibvs	r5, {r3, r7, r9, sl, lr}^
   4124c:	blvs	1c12aac <full_module_path@@Base+0x1b99544>
   41250:	eorsle	r2, r4, r0, lsl #30
   41254:	ldmdblt	sl!, {r1, r3, r5, r7, r9, fp, sp, lr}
   41258:	movwcs	r6, #6762	; 0x1a6a
   4125c:			; <UNDEFINED> instruction: 0x63292100
   41260:	vpmax.s8	d15, d2, d3
   41264:	smlabtcs	sl, r5, r9, lr
   41268:	andsle	r4, sp, #1610612745	; 0x60000009
   4126c:	bl	fea5bf14 <full_module_path@@Base+0xfe9e29ac>
   41270:	bne	541690 <full_module_path@@Base+0x4c8128>
   41274:	adcsmi	r4, r4, #56, 8	; 0x38000000
   41278:	ldrtmi	fp, [r4], -r8, lsr #30
   4127c:			; <UNDEFINED> instruction: 0xf7c54622
   41280:	blne	e3b520 <full_module_path@@Base+0xdc1fb8>
   41284:	blvs	af5730 <full_module_path@@Base+0xa7c1c8>
   41288:	movwne	lr, #43477	; 0xa9d5
   4128c:	addmi	r4, sl, #570425344	; 0x22000000
   41290:	ldrtmi	fp, [sl], -r8, lsl #30
   41294:	svclt	0x00884299
   41298:			; <UNDEFINED> instruction: 0x632a191b
   4129c:	ldrtmi	fp, [r8], -sl, lsl #31
   412a0:	rscvs	r4, fp, #56, 12	; 0x3800000
   412a4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   412a8:	smlatbeq	r2, r8, fp, lr
   412ac:			; <UNDEFINED> instruction: 0xf7c54638
   412b0:	bvs	feb3b4f0 <full_module_path@@Base+0xfeac1f88>
   412b4:	stmib	r5, {sp}^
   412b8:	pop	{r0, r1, r3, ip, sp}
   412bc:	bvs	1aa1a84 <full_module_path@@Base+0x1a2851c>
   412c0:	bvs	10a2cc <full_module_path@@Base+0x90d64>
   412c4:	bvs	fe052b54 <full_module_path@@Base+0xfdfd95ec>
   412c8:			; <UNDEFINED> instruction: 0xf101fa04
   412cc:			; <UNDEFINED> instruction: 0x46074798
   412d0:	strtmi	r6, [r0], -r8, ror #6
   412d4:			; <UNDEFINED> instruction: 0xd1bd2f00
   412d8:	blne	fe97b270 <full_module_path@@Base+0xfe901d08>
   412dc:	bl	25c084 <full_module_path@@Base+0x1e2b1c>
   412e0:	ldrtmi	r0, [sl], -r4, lsl #2
   412e4:	ldmda	r2!, {r0, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   412e8:	andcs	r6, r0, fp, lsr #21
   412ec:	rscvs	r6, fp, #-1140850688	; 0xbc000000
   412f0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   412f4:	stmibvs	r3, {r3, r4, r5, r8, r9, ip, sp, pc}^
   412f8:	ldmvs	r9, {r0, r1, r3, r5, r8, r9, ip, sp, pc}
   412fc:	ldrtlt	r2, [r0], #-512	; 0xfffffe00
   41300:	ldrdvs	r6, [r2, #-26]	; 0xffffffe6
   41304:	orrvs	r6, r2, r2, lsl #1
   41308:			; <UNDEFINED> instruction: 0xf001b111
   4130c:	movwvs	r0, #4353	; 0x1101
   41310:	ldrbpl	pc, [lr], #1283	; 0x503	; <UNPREDICTABLE>
   41314:			; <UNDEFINED> instruction: 0xf6412200
   41318:	stmib	r3, {r2, r6, r7, r8, ip, sp}^
   4131c:	sbcsvs	r2, sl, r0, lsl #4
   41320:	andsvs	r4, sl, #16, 12	; 0x1000000
   41324:	strmi	pc, [r0, #-1103]	; 0xfffffbb1
   41328:	andcs	lr, lr, #3194880	; 0x30c000
   4132c:	adcvs	pc, r6, #12582912	; 0xc00000
   41330:	strcs	r6, [r1, #-349]	; 0xfffffea3
   41334:	stmib	r3, {r1, r3, r4, r6, r7, r9, sl, sp, lr}^
   41338:			; <UNDEFINED> instruction: 0xf04f2213
   4133c:	strdvs	r3, [r5], -pc	; <UNPREDICTABLE>
   41340:	subspl	fp, sl, r0, lsr ip
   41344:			; <UNDEFINED> instruction: 0xf06f4770
   41348:	ldrbmi	r0, [r0, -r1]!
   4134c:	stmibvs	r3, {r3, r4, r5, r8, ip, sp, pc}^
   41350:	andcs	fp, r0, #-1073741814	; 0xc000000a
   41354:	andcs	lr, sl, #3194880	; 0x30c000
   41358:			; <UNDEFINED> instruction: 0xf7ff631a
   4135c:			; <UNDEFINED> instruction: 0xf06fbfcb
   41360:	ldrbmi	r0, [r0, -r1]!
   41364:	push	{r3, r7, r8, r9, ip, sp, pc}
   41368:			; <UNDEFINED> instruction: 0x460541f0
   4136c:	movtlt	r6, #27078	; 0x69c6
   41370:	strmi	r2, [ip], -r0, lsl #18
   41374:	submi	fp, ip, #188, 30	; 0x2f0
   41378:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   4137c:	b	1437fa0 <full_module_path@@Base+0x13bea38>
   41380:	stccs	8, cr1, [pc], #-144	; 412f8 <fchmod@plt+0x3a73c>
   41384:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   41388:			; <UNDEFINED> instruction: 0xf004bfd8
   4138c:			; <UNDEFINED> instruction: 0xf1a4040f
   41390:	stccs	3, cr0, [r0], {8}
   41394:	blcs	230ffc <full_module_path@@Base+0x1b7a94>
   41398:	strcs	fp, [r1, -ip, lsl #31]
   4139c:	ldmdale	r0, {r8, r9, sl, sp}
   413a0:	teqlt	r1, r1, ror fp
   413a4:	addsmi	r6, ip, #471040	; 0x73000
   413a8:	ldmib	r5, {r0, r1, ip, lr, pc}^
   413ac:	ldrmi	r3, [r8, r9]
   413b0:			; <UNDEFINED> instruction: 0x46286377
   413b4:	andhi	pc, r8, r6, asr #17
   413b8:	pop	{r2, r4, r5, r6, r9, sp, lr}
   413bc:			; <UNDEFINED> instruction: 0xf7ff41f0
   413c0:			; <UNDEFINED> instruction: 0xf06fbfc5
   413c4:	ldmfd	sp!, {r0}
   413c8:			; <UNDEFINED> instruction: 0xf06f81f0
   413cc:	ldrbmi	r0, [r0, -r1]!
   413d0:			; <UNDEFINED> instruction: 0x460eb5f8
   413d4:	ldrbtmi	r4, [r9], #-2334	; 0xfffff6e2
   413d8:	eorsle	r2, r0, r0, lsl #20
   413dc:	blcs	e5f42c <full_module_path@@Base+0xde5ec4>
   413e0:	bcs	cb1008 <full_module_path@@Base+0xc37aa0>
   413e4:	movwcs	fp, #7956	; 0x1f14
   413e8:			; <UNDEFINED> instruction: 0xd1282300
   413ec:	cmnlt	r0, #4, 12	; 0x400000
   413f0:	orrvs	r6, r3, r5, lsl #20
   413f4:	bvs	fe06db90 <full_module_path@@Base+0xfdff4628>
   413f8:			; <UNDEFINED> instruction: 0xb1ab6a63
   413fc:	sbccc	pc, ip, #68157440	; 0x4100000
   41400:	strmi	r2, [r8, r1, lsl #2]!
   41404:	mvnlt	r4, r5, lsl #12
   41408:	ldrtmi	r6, [r1], -r0, ror #3
   4140c:	strtmi	r2, [r0], -r0, lsl #14
   41410:			; <UNDEFINED> instruction: 0xf7ff636f
   41414:	strmi	pc, [r6], -r7, lsr #31
   41418:	ldmib	r4, {r5, r8, ip, sp, pc}^
   4141c:	strtmi	r3, [r9], -r9
   41420:			; <UNDEFINED> instruction: 0x61e74798
   41424:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
   41428:	stmiapl	fp, {r1, r3, r8, r9, fp, lr}^
   4142c:	strb	r6, [r5, r3, ror #4]!
   41430:	strtmi	r4, [r8], -r9, lsl #22
   41434:	adcvs	r5, r5, #13303808	; 0xcb0000
   41438:	ldrmi	r6, [sp], -r3, lsr #4
   4143c:			; <UNDEFINED> instruction: 0xf06fe7dc
   41440:	strb	r0, [pc, r5, lsl #12]!
   41444:	streq	pc, [r3], -pc, rrx
   41448:			; <UNDEFINED> instruction: 0xf06fe7ec
   4144c:	strb	r0, [r9, r1, lsl #12]!
   41450:	andeq	r5, r2, lr, ror #10
   41454:			; <UNDEFINED> instruction: 0x000004b0
   41458:	andeq	r0, r0, r8, lsl #12
   4145c:			; <UNDEFINED> instruction: 0x460a4613
   41460:			; <UNDEFINED> instruction: 0xf7ff210f
   41464:	svclt	0x0000bfb5
   41468:	ldrtlt	fp, [r0], #-504	; 0xfffffe08
   4146c:	biclt	r6, ip, r4, asr #19
   41470:	blle	4cb878 <full_module_path@@Base+0x452310>
   41474:			; <UNDEFINED> instruction: 0xdc152910
   41478:	stmdbne	r8, {r0, r2, r5, r6, r7, r8, r9, fp, sp, lr}^
   4147c:	ldmdale	r1, {r5, fp, sp}
   41480:	mvnvs	r2, #67108864	; 0x4000000
   41484:			; <UNDEFINED> instruction: 0xf101fa03
   41488:	stmdbcc	r1, {r0, r1, r5, r7, r8, r9, fp, sp, lr}
   4148c:	andmi	r2, sl, r0
   41490:	ldrmi	r4, [sl], #-170	; 0xffffff56
   41494:	ldclt	3, cr6, [r0], #-648	; 0xfffffd78
   41498:	andcs	r4, r0, r0, ror r7
   4149c:	andeq	lr, lr, r4, asr #19
   414a0:			; <UNDEFINED> instruction: 0x4770bc30
   414a4:	andeq	pc, r1, pc, rrx
   414a8:			; <UNDEFINED> instruction: 0xf06fe7f5
   414ac:	ldrbmi	r0, [r0, -r1]!
   414b0:	stccs	8, cr15, [r8, #-892]	; 0xfffffc84
   414b4:	stccc	8, cr15, [r8, #-892]	; 0xfffffc84
   414b8:	svcmi	0x00f0e92d
   414bc:	addslt	r4, r1, sl, ror r4
   414c0:	ldmpl	r3, {r0, r1, r2, r8, ip, pc}^
   414c4:	movwls	r6, #63515	; 0xf81b
   414c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   414cc:			; <UNDEFINED> instruction: 0xf0002800
   414d0:			; <UNDEFINED> instruction: 0xf8d08218
   414d4:	pkhbtmi	r9, r3, ip
   414d8:	svceq	0x0000f1b9
   414dc:	andshi	pc, r1, #0
   414e0:	movwls	r6, #26819	; 0x68c3
   414e4:			; <UNDEFINED> instruction: 0xf0002b00
   414e8:	ldmib	r0, {r2, r3, r9, pc}^
   414ec:	movwls	sl, #21248	; 0x5300
   414f0:	svceq	0x0000f1ba
   414f4:	andhi	pc, r2, #0
   414f8:	ldrdcc	pc, [r0], -r9
   414fc:	addeq	pc, r5, #268435460	; 0x10000004
   41500:			; <UNDEFINED> instruction: 0x1010f8db
   41504:	subeq	pc, r2, #192, 12	; 0xc000000
   41508:	ldceq	8, cr15, [r8], #892	; 0x37c
   4150c:	andls	r2, fp, #11264	; 0x2c00
   41510:	ldrbtmi	r9, [r8], #-3333	; 0xfffff2fb
   41514:	ldccs	8, cr15, [r0], #892	; 0x37c
   41518:	movwcs	fp, #53000	; 0xcf08
   4151c:	ldrsbthi	pc, [r8], -r9	; <UNPREDICTABLE>
   41520:	ldrsbtmi	pc, [ip], -r9	; <UNPREDICTABLE>
   41524:			; <UNDEFINED> instruction: 0xf502447a
   41528:	andls	r6, r9, r8, lsl #4
   4152c:			; <UNDEFINED> instruction: 0xf8c9bf08
   41530:			; <UNDEFINED> instruction: 0xf5003000
   41534:	tstls	r4, r8
   41538:	andls	r9, r8, #10
   4153c:	blcs	7e5950 <full_module_path@@Base+0x76c3e8>
   41540:	bicshi	pc, pc, r0, lsl #4
   41544:			; <UNDEFINED> instruction: 0xf013e8df
   41548:	strheq	r0, [pc, #-74]	; 41506 <fchmod@plt+0x3a94a>
   4154c:	addeq	r0, r5, sl, rrx
   41550:	ldreq	r0, [sp, #-1280]!	; 0xfffffb00
   41554:	strbeq	r0, [r5, #-1346]	; 0xfffffabe
   41558:	sbceq	r0, pc, r9, lsl #9
   4155c:	rscseq	r0, sl, r9, ror #1
   41560:	adceq	r0, r8, #254	; 0xfe
   41564:	cmneq	sl, #72, 10	; 0x12000000
   41568:	orreq	r0, pc, #40	; 0x28
   4156c:	rsceq	r0, r6, #973078528	; 0x3a000000
   41570:	ldreq	r0, [r6], #-602	; 0xfffffda6
   41574:	mvnseq	r0, #48, 6	; 0xc0000000
   41578:	subeq	r0, fp, #1879048207	; 0x7000000f
   4157c:	mvneq	r0, #12, 2
   41580:	tsteq	r7, #-1207959549	; 0xb8000003
   41584:	stccs	6, cr0, [r0, #-216]	; 0xffffff28
   41588:	teqhi	pc, r0	; <UNPREDICTABLE>
   4158c:	blcc	bf5fc <full_module_path@@Base+0x46094>
   41590:	adcmi	r3, r3, r1, lsl #26
   41594:	ldrmi	r3, [r8], #1032	; 0x408
   41598:	ldmible	r4!, {r0, r2, r3, sl, fp, sp}^
   4159c:	andseq	pc, pc, #8
   415a0:	movtne	pc, #17352	; 0x43c8	; <UNPREDICTABLE>
   415a4:	andne	pc, r1, #536870912	; 0x20000000
   415a8:	blcs	7ce1b4 <full_module_path@@Base+0x754c4c>
   415ac:			; <UNDEFINED> instruction: 0xf5b2bf98
   415b0:			; <UNDEFINED> instruction: 0xf3c87f8f
   415b4:			; <UNDEFINED> instruction: 0xf8c92183
   415b8:			; <UNDEFINED> instruction: 0xf1012060
   415bc:			; <UNDEFINED> instruction: 0xf1a40104
   415c0:	b	1402600 <full_module_path@@Base+0x1389098>
   415c4:	svclt	0x008c3898
   415c8:	andcs	r2, r0, #268435456	; 0x10000000
   415cc:	rsbcc	pc, r4, r9, asr #17
   415d0:	subsne	pc, ip, r9, asr #17
   415d4:	strbhi	pc, [sp, -r0, asr #4]	; <UNPREDICTABLE>
   415d8:	blcc	ffc7f95c <full_module_path@@Base+0xffc063f4>
   415dc:	ldrbtmi	r2, [fp], #-541	; 0xfffffde3
   415e0:	andscc	pc, r8, fp, asr #17
   415e4:	andcs	pc, r0, r9, asr #17
   415e8:			; <UNDEFINED> instruction: 0xf8d9e2c5
   415ec:	tstlt	r3, r0, lsr #32
   415f0:	andcs	pc, r0, #200, 6	; 0x20000003
   415f4:			; <UNDEFINED> instruction: 0xf418601a
   415f8:			; <UNDEFINED> instruction: 0xf0407f00
   415fc:			; <UNDEFINED> instruction: 0xf04f87e9
   41600:	movwcs	r0, #10240	; 0x2800
   41604:			; <UNDEFINED> instruction: 0xf8c94644
   41608:	stccs	0, cr3, [r0, #-0]
   4160c:	rscshi	pc, sp, r0
   41610:	blcc	bf680 <full_module_path@@Base+0x46118>
   41614:	adcmi	r3, r3, r1, lsl #26
   41618:	ldrmi	r3, [r8], #1032	; 0x408
   4161c:	ldmible	r4!, {r0, r1, r2, r3, r4, sl, fp, sp}^
   41620:	ldrdcc	pc, [r0], -r9	; <UNPREDICTABLE>
   41624:			; <UNDEFINED> instruction: 0xf8c3b10b
   41628:			; <UNDEFINED> instruction: 0xf8d98004
   4162c:	ldreq	r3, [ip, #16]
   41630:	ldrhi	pc, [sp], r0, lsl #2
   41634:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   41638:	strbmi	r2, [r4], -r3, lsl #6
   4163c:	andcc	pc, r0, r9, asr #17
   41640:			; <UNDEFINED> instruction: 0xf0002d00
   41644:			; <UNDEFINED> instruction: 0xf81a80e2
   41648:	vstrcc	d3, [r1, #-4]
   4164c:	strcc	r4, [r8], #-163	; 0xffffff5d
   41650:	cfstrscs	mvf4, [pc], {152}	; 0x98
   41654:			; <UNDEFINED> instruction: 0xf8d9d9f4
   41658:			; <UNDEFINED> instruction: 0xb12b3020
   4165c:			; <UNDEFINED> instruction: 0xf288fa5f
   41660:	b	14198d0 <full_module_path@@Base+0x13a0368>
   41664:	sbcsvs	r2, sl, r8, lsl r2
   41668:			; <UNDEFINED> instruction: 0x2010f8d9
   4166c:			; <UNDEFINED> instruction: 0x46110590
   41670:	strhi	pc, [fp], -r0, lsl #2
   41674:	strvs	pc, [r0], #1042	; 0x412
   41678:	movweq	pc, #16463	; 0x404f	; <UNPREDICTABLE>
   4167c:	andcc	pc, r0, r9, asr #17
   41680:	strtmi	fp, [r0], r8, lsl #30
   41684:	strbthi	pc, [r6], #-0	; <UNPREDICTABLE>
   41688:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   4168c:	stccs	6, cr4, [r0, #-272]	; 0xfffffef0
   41690:	adcshi	pc, fp, r0
   41694:	blcc	bf704 <full_module_path@@Base+0x4619c>
   41698:	adcmi	r3, r3, r1, lsl #26
   4169c:	ldrmi	r3, [r8], #1032	; 0x408
   416a0:	ldmible	r4!, {r0, r1, r2, r3, sl, fp, sp}^
   416a4:	ldrdcc	pc, [r0], -r9	; <UNPREDICTABLE>
   416a8:	subhi	pc, r0, r9, asr #17
   416ac:			; <UNDEFINED> instruction: 0xf8c3b10b
   416b0:			; <UNDEFINED> instruction: 0xf4128014
   416b4:			; <UNDEFINED> instruction: 0xf0407300
   416b8:			; <UNDEFINED> instruction: 0x469886bf
   416bc:			; <UNDEFINED> instruction: 0x4611461c
   416c0:	orrvs	pc, r0, #33554432	; 0x2000000
   416c4:	marlt	acc0, pc, ip
   416c8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   416cc:	strbmi	r2, [r4], -r9, lsl #6
   416d0:	andcc	pc, r0, r9, asr #17
   416d4:			; <UNDEFINED> instruction: 0xf0002d00
   416d8:			; <UNDEFINED> instruction: 0xf81a8098
   416dc:	vstrcc	d3, [r1, #-4]
   416e0:	strcc	r4, [r8], #-163	; 0xffffff5d
   416e4:	cfldrscs	mvf4, [pc], {152}	; 0x98
   416e8:	b	1437ec0 <full_module_path@@Base+0x13be958>
   416ec:	b	141a314 <full_module_path@@Base+0x13a0dac>
   416f0:	bl	109b58 <full_module_path@@Base+0x905f0>
   416f4:	b	141a35c <full_module_path@@Base+0x13a0df4>
   416f8:	vst1.8	{d2-d5}, [r1], r8
   416fc:			; <UNDEFINED> instruction: 0xf04f417f
   41700:	vst2.8	{d0-d1}, [r2], r0
   41704:	strmi	r0, [fp], #-639	; 0xfffffd81
   41708:	ldrmi	r4, [r3], #-1604	; 0xfffff9bc
   4170c:			; <UNDEFINED> instruction: 0xf8c9220a
   41710:			; <UNDEFINED> instruction: 0xf8cb3018
   41714:			; <UNDEFINED> instruction: 0xf8c93030
   41718:			; <UNDEFINED> instruction: 0xf8d92000
   4171c:	blcs	4d754 <_IO_stdin_used@@Base+0x7edc>
   41720:	strbhi	pc, [r1, -r0]	; <UNPREDICTABLE>
   41724:	ldrmi	r2, [r1], -r0, lsl #4
   41728:			; <UNDEFINED> instruction: 0xf0024610
   4172c:	movwcs	pc, #48903	; 0xbf07	; <UNPREDICTABLE>
   41730:	andseq	pc, r8, r9, asr #17
   41734:	eorseq	pc, r0, fp, asr #17
   41738:	andcc	pc, r0, r9, asr #17
   4173c:	blcc	1a8360 <full_module_path@@Base+0x12edf8>
   41740:	stmdble	r2!, {r0, r8, r9, fp, sp}^
   41744:	ldrdeq	pc, [r4], -r9
   41748:			; <UNDEFINED> instruction: 0xf0002800
   4174c:			; <UNDEFINED> instruction: 0xf0048186
   41750:			; <UNDEFINED> instruction: 0xf0240307
   41754:	blx	a42778 <full_module_path@@Base+0x9c9210>
   41758:	tstcs	sl, #196608	; 0x30000	; <UNPREDICTABLE>
   4175c:	andcc	pc, r0, r9, asr #17
   41760:	ldrdcc	pc, [r8], -r9
   41764:			; <UNDEFINED> instruction: 0xf0402b00
   41768:	andscs	r8, fp, #236	; 0xec
   4176c:	andcs	pc, r0, r9, asr #17
   41770:			; <UNDEFINED> instruction: 0xf0002b00
   41774:			; <UNDEFINED> instruction: 0xf8d98675
   41778:	stmdblt	fp, {r4, ip, sp}^
   4177c:	cdplt	0, 7, cr15, cr0, cr0, {0}
   41780:	suble	r2, r2, r0, lsl #26
   41784:	blcc	bf7f4 <full_module_path@@Base+0x4628c>
   41788:	adcmi	r3, r3, r1, lsl #26
   4178c:	ldrmi	r3, [r8], #1032	; 0x408
   41790:	ldmible	r5!, {r0, r1, r2, r3, r4, sl, fp, sp}^
   41794:			; <UNDEFINED> instruction: 0x301cf8d9
   41798:			; <UNDEFINED> instruction: 0xf0004598
   4179c:			; <UNDEFINED> instruction: 0xf8df865f
   417a0:	andscs	r3, sp, #48, 20	; 0x30000
   417a4:			; <UNDEFINED> instruction: 0xf8cb447b
   417a8:			; <UNDEFINED> instruction: 0xf8c93018
   417ac:	mvn	r2, r0
   417b0:	ldrmi	r2, [ip], -r0, lsl #4
   417b4:			; <UNDEFINED> instruction: 0x46104611
   417b8:			; <UNDEFINED> instruction: 0xf942f003
   417bc:	andcs	sl, r2, #229376	; 0x38000
   417c0:	eorsvs	pc, r8, sp, lsr #17
   417c4:			; <UNDEFINED> instruction: 0xf8c946a0
   417c8:			; <UNDEFINED> instruction: 0xf0030018
   417cc:	movwcs	pc, #6457	; 0x1939	; <UNPREDICTABLE>
   417d0:	andcc	pc, r0, r9, asr #17
   417d4:	andseq	pc, r8, r9, asr #17
   417d8:			; <UNDEFINED> instruction: 0xf81ab1bd
   417dc:	vstrcc	d3, [r1, #-4]
   417e0:	strcc	r4, [r8], #-163	; 0xffffff5d
   417e4:	cfstrscs	mvf4, [pc], {152}	; 0x98
   417e8:	blx	1837fc8 <full_module_path@@Base+0x17bea60>
   417ec:			; <UNDEFINED> instruction: 0xf8c9f388
   417f0:	blcs	261838 <full_module_path@@Base+0x1e82d0>
   417f4:	strbhi	pc, [r7]	; <UNPREDICTABLE>
   417f8:	ldmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   417fc:	ldrbtmi	r2, [fp], #-541	; 0xfffffde3
   41800:	andscc	pc, r8, fp, asr #17
   41804:	andcs	pc, r0, r9, asr #17
   41808:	ldmib	sp, {r0, r2, r4, r5, r7, r8, sp, lr, pc}^
   4180c:	strcs	r2, [r0], -r3, lsl #6
   41810:	bls	1c8294 <full_module_path@@Base+0x14ed2c>
   41814:	ldrdcc	pc, [r8], -r9	; <UNPREDICTABLE>
   41818:	strge	lr, [r0, #-2507]	; 0xfffff635
   4181c:	andcs	pc, ip, fp, asr #17
   41820:			; <UNDEFINED> instruction: 0xf8cb9a03
   41824:	stmib	r9, {r4, sp}^
   41828:	blcs	62868 <_dist_code@@Base+0xfcc0>
   4182c:	blls	175d8c <full_module_path@@Base+0xfc824>
   41830:	mulle	r3, r3, r2
   41834:	ldrdcc	pc, [r0], -r9
   41838:	stmdble	r4, {r2, r3, r4, r8, r9, fp, sp}^
   4183c:			; <UNDEFINED> instruction: 0x2014f8db
   41840:	ldrtmi	r9, [sl], #-2821	; 0xfffff4fb
   41844:	ldrdne	pc, [r8], -fp
   41848:			; <UNDEFINED> instruction: 0xf8d91b5d
   4184c:			; <UNDEFINED> instruction: 0xf8cb301c
   41850:	strtmi	r2, [r9], #-20	; 0xffffffec
   41854:	ldrdcs	pc, [r8], -r9
   41858:			; <UNDEFINED> instruction: 0xf8cb443b
   4185c:	bcs	45884 <_IO_stdin_used@@Base+0xc>
   41860:	svccs	0x0000bf18
   41864:	andscc	pc, ip, r9, asr #17
   41868:			; <UNDEFINED> instruction: 0xf8d9d14e
   4186c:			; <UNDEFINED> instruction: 0xf8d92004
   41870:	bllt	ccd968 <full_module_path@@Base+0xc54400>
   41874:	ldrdcs	pc, [r0], -r9
   41878:	svclt	0x00082a0b
   4187c:	andle	r3, r5, r0, lsl #7
   41880:	svclt	0x00182a0e
   41884:	svclt	0x00082a13
   41888:	orrvc	pc, r0, #12582912	; 0xc00000
   4188c:	eorcc	pc, ip, fp, asr #17
   41890:	blls	21258c <full_module_path@@Base+0x199024>
   41894:	svclt	0x00182d00
   41898:	tstle	r3, r4, lsl #22
   4189c:	svclt	0x00082e00
   418a0:	streq	pc, [r4], -pc, rrx
   418a4:	ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   418a8:	ldmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   418ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   418b0:	blls	41b920 <full_module_path@@Base+0x3a23b8>
   418b4:			; <UNDEFINED> instruction: 0xf040405a
   418b8:			; <UNDEFINED> instruction: 0x463086df
   418bc:	pop	{r0, r4, ip, sp, pc}
   418c0:	movtcc	r8, #4080	; 0xff0
   418c4:	bls	23b824 <full_module_path@@Base+0x1c22bc>
   418c8:	svclt	0x00183a04
   418cc:	blcs	68a0d8 <full_module_path@@Base+0x610b70>
   418d0:	ldrmi	fp, [r3], -ip, lsl #31
   418d4:	movweq	pc, #4162	; 0x1042	; <UNPREDICTABLE>
   418d8:	adcle	r2, pc, r0, lsl #22
   418dc:	ldrtmi	r9, [sl], -r6, lsl #18
   418e0:			; <UNDEFINED> instruction: 0xf7ff4658
   418e4:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, sl, fp, ip, sp, lr, pc}
   418e8:	ldrbhi	pc, [ip, #64]!	; 0x40	; <UNPREDICTABLE>
   418ec:			; <UNDEFINED> instruction: 0x3010f8db
   418f0:			; <UNDEFINED> instruction: 0xf8db9a04
   418f4:	bne	ff61590c <full_module_path@@Base+0xff59c3a4>
   418f8:	ldr	r9, [pc, r3, lsl #6]
   418fc:			; <UNDEFINED> instruction: 0xf43f2b00
   41900:			; <UNDEFINED> instruction: 0xf06fadfb
   41904:	strb	r0, [sp, r1, lsl #12]
   41908:	ldrdcs	lr, [r3, -sp]
   4190c:			; <UNDEFINED> instruction: 0x3010f8d9
   41910:			; <UNDEFINED> instruction: 0xf8db1a52
   41914:			; <UNDEFINED> instruction: 0xf8d9100c
   41918:	ldrmi	r0, [r1], #-24	; 0xffffffe8
   4191c:	blcs	5320c <_dist_code@@Base+0x664>
   41920:			; <UNDEFINED> instruction: 0xf002d150
   41924:			; <UNDEFINED> instruction: 0xf8c9fe0b
   41928:			; <UNDEFINED> instruction: 0xf8cb0018
   4192c:			; <UNDEFINED> instruction: 0xe79c0030
   41930:			; <UNDEFINED> instruction: 0xf43f2d00
   41934:			; <UNDEFINED> instruction: 0xf81aaf6a
   41938:	vstrcc	d3, [r1, #-4]
   4193c:	strcc	r4, [r8], #-163	; 0xffffff5d
   41940:	cfldrscs	mvf4, [pc], {152}	; 0x98
   41944:	ldmib	sp, {r2, r4, r5, r6, r7, r8, fp, ip, lr, pc}^
   41948:			; <UNDEFINED> instruction: 0xf8db3703
   4194c:	bne	ffec59a4 <full_module_path@@Base+0xffe4c43c>
   41950:			; <UNDEFINED> instruction: 0x301cf8d9
   41954:			; <UNDEFINED> instruction: 0xf8d94411
   41958:	ldrmi	r6, [r3], #-16
   4195c:	andsne	pc, r4, fp, asr #17
   41960:			; <UNDEFINED> instruction: 0x0018f8d9
   41964:	andscc	pc, ip, r9, asr #17
   41968:	blls	12df38 <full_module_path@@Base+0xb49d0>
   4196c:	blls	1c88d8 <full_module_path@@Base+0x14f370>
   41970:	cfmvdlrcs	mvd0, r4
   41974:	ldrhi	pc, [sp, #0]!
   41978:			; <UNDEFINED> instruction: 0xf862f003
   4197c:			; <UNDEFINED> instruction: 0x6010f8d9
   41980:	andseq	pc, r8, r9, asr #17
   41984:	eorseq	pc, r0, fp, asr #17
   41988:	stmdblt	lr!, {r0, r1, r6, r9, sl, lr}^
   4198c:	movwvs	lr, #35407	; 0x8a4f
   41990:	tstcs	r8, pc, asr #20
   41994:	tstvs	r8, #3072	; 0xc00
   41998:	cmnmi	pc, r1, lsl #8	; <UNPREDICTABLE>
   4199c:	andcs	lr, r8, #323584	; 0x4f000
   419a0:	vst3.8	{d4-d6}, [r2], fp
   419a4:	ldrmi	r0, [r3], #-639	; 0xfffffd81
   419a8:			; <UNDEFINED> instruction: 0xf0004283
   419ac:	stmdbls	r3, {r0, r2, r3, r5, r6, r7, r8, sl, pc}
   419b0:			; <UNDEFINED> instruction: 0xf8df221d
   419b4:	tstls	r4, r8, lsr #16
   419b8:			; <UNDEFINED> instruction: 0xf8cb447b
   419bc:			; <UNDEFINED> instruction: 0xf8c93018
   419c0:	sbcs	r2, r8, r0
   419c4:			; <UNDEFINED> instruction: 0xf83cf003
   419c8:	blx	a7b884 <full_module_path@@Base+0xa0231c>
   419cc:	bne	ff97f9e0 <full_module_path@@Base+0xff906478>
   419d0:	andcc	pc, r6, r9, asr #16
   419d4:	subeq	pc, r0, r9, asr #17
   419d8:			; <UNDEFINED> instruction: 0xf8c92319
   419dc:	bls	10d9e4 <full_module_path@@Base+0x9447c>
   419e0:			; <UNDEFINED> instruction: 0xf0002a00
   419e4:	blls	1e2fd8 <full_module_path@@Base+0x169a70>
   419e8:			; <UNDEFINED> instruction: 0xf8d93a01
   419ec:	andls	r1, r3, #64	; 0x40
   419f0:			; <UNDEFINED> instruction: 0xf8032214
   419f4:			; <UNDEFINED> instruction: 0xf8c91b01
   419f8:	movwls	r2, #24576	; 0x6000
   419fc:			; <UNDEFINED> instruction: 0xf5b39b03
   41a00:	svclt	0x00287f81
   41a04:	svclt	0x008c2d05
   41a08:	tstcs	r0, r1, lsl #2
   41a0c:	tsthi	r2, #64, 4	; <UNPREDICTABLE>
   41a10:	ldrbmi	r9, [r8], -r6, lsl #20
   41a14:	andscc	pc, r0, fp, asr #17
   41a18:	strge	lr, [r0, #-2507]	; 0xfffff635
   41a1c:	andcs	pc, ip, fp, asr #17
   41a20:	stmib	r9, {r2, r8, fp, ip, pc}^
   41a24:			; <UNDEFINED> instruction: 0xf7ff840e
   41a28:			; <UNDEFINED> instruction: 0xf8dbfa11
   41a2c:			; <UNDEFINED> instruction: 0xf8d9200c
   41a30:	ldmib	fp, {ip, sp}^
   41a34:	blcs	32ae3c <full_module_path@@Base+0x2b18d4>
   41a38:			; <UNDEFINED> instruction: 0xf8db9206
   41a3c:	svclt	0x00082010
   41a40:	biccc	pc, r4, #68157440	; 0x4100000
   41a44:	strhi	lr, [lr], #-2521	; 0xfffff627
   41a48:	svclt	0x00049203
   41a4c:	rscscc	pc, pc, #79	; 0x4f
   41a50:	andcs	pc, r3, r9, asr #16
   41a54:	cfldrdge	mvd15, [r3, #-508]!	; 0xfffffe04
   41a58:	stccs	6, cr14, [r2], {112}	; 0x70
   41a5c:	stccs	8, cr13, [r0, #-32]	; 0xffffffe0
   41a60:	ldrhi	pc, [r5, #-0]
   41a64:	blcc	bfad4 <full_module_path@@Base+0x4656c>
   41a68:	adcmi	r3, r3, r1, lsl #26
   41a6c:	ldrmi	r3, [r8], #1032	; 0x408
   41a70:	movteq	pc, #5064	; 0x13c8	; <UNPREDICTABLE>
   41a74:	andeq	pc, r1, #8
   41a78:			; <UNDEFINED> instruction: 0xf8c92b02
   41a7c:			; <UNDEFINED> instruction: 0xf0002004
   41a80:	blcs	122be0 <full_module_path@@Base+0xa9678>
   41a84:	ldrhi	pc, [r8], #0
   41a88:	eorle	r2, ip, r1, lsl #22
   41a8c:	ldmeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   41a90:	movwcs	r3, #56323	; 0xdc03
   41a94:	andcc	pc, r0, r9, asr #17
   41a98:	movweq	pc, #28676	; 0x7004	; <UNPREDICTABLE>
   41a9c:	streq	pc, [r7], #-36	; 0xffffffdc
   41aa0:	blx	a4cb24 <full_module_path@@Base+0x9d35bc>
   41aa4:	stmdale	sl, {r0, r1, fp, ip, sp, lr, pc}
   41aa8:			; <UNDEFINED> instruction: 0xf43f2d00
   41aac:			; <UNDEFINED> instruction: 0xf81aaeae
   41ab0:	vstrcc	d3, [r1, #-4]
   41ab4:	strcc	r4, [r8], #-163	; 0xffffff5d
   41ab8:	ldrmi	r2, [r8], #3103	; 0xc1f
   41abc:	b	1438294 <full_module_path@@Base+0x13bed2c>
   41ac0:	blx	812728 <full_module_path@@Base+0x7991c0>
   41ac4:	vst3.16	{d15[2],d16[2],d17[2]}, [r3], r8
   41ac8:			; <UNDEFINED> instruction: 0xf083437f
   41acc:	addsmi	r0, lr, #-67108861	; 0xfc000003
   41ad0:	strbthi	pc, [r6], #-0	; <UNPREDICTABLE>
   41ad4:			; <UNDEFINED> instruction: 0x3708f8df
   41ad8:	ldrbtmi	r2, [fp], #-541	; 0xfffffde3
   41adc:	andscc	pc, r8, fp, asr #17
   41ae0:	andcs	pc, r0, r9, asr #17
   41ae4:			; <UNDEFINED> instruction: 0xf8dfe047
   41ae8:	andcs	r3, r5, #252, 12	; 0xfc00000
   41aec:	stmib	r9, {r0, r3, r9, sl, sp}^
   41af0:	ldrbtmi	r6, [fp], #-533	; 0xfffffdeb
   41af4:	subcc	pc, ip, r9, asr #17
   41af8:	andvs	pc, r0, #12582912	; 0xc00000
   41afc:			; <UNDEFINED> instruction: 0xf8c92313
   41b00:	blls	20db08 <full_module_path@@Base+0x1945a0>
   41b04:	subscs	pc, r0, r9, asr #17
   41b08:			; <UNDEFINED> instruction: 0xf0002b06
   41b0c:	b	14232e0 <full_module_path@@Base+0x13a9d78>
   41b10:	stccc	8, cr0, [r3], {216}	; 0xd8
   41b14:			; <UNDEFINED> instruction: 0xf8c92314
   41b18:	strb	r3, [pc, -r0]!
   41b1c:	tsteq	pc, r1	; <UNPREDICTABLE>
   41b20:	stmib	r9, {r0, r1, r2, r4, r8, r9, sp}^
   41b24:			; <UNDEFINED> instruction: 0xf8c90111
   41b28:	stmdbcs	r0, {ip, sp}
   41b2c:	tsthi	fp, r0, asr #32	; <UNPREDICTABLE>
   41b30:			; <UNDEFINED> instruction: 0xf8c92318
   41b34:	stmdbls	r3, {ip, sp}
   41b38:			; <UNDEFINED> instruction: 0xf0002900
   41b3c:	stmdals	r4, {r0, r1, r2, r3, r6, r7, sl, pc}
   41b40:	ldrdcc	pc, [r4], #-137	; 0xffffff77
   41b44:	addsmi	r1, r3, #270336	; 0x42000
   41b48:	mvnshi	pc, #64, 4
   41b4c:	ldrdcs	pc, [ip], -r9	; <UNPREDICTABLE>
   41b50:	bne	652b84 <full_module_path@@Base+0x5d961c>
   41b54:			; <UNDEFINED> instruction: 0xf0804282
   41b58:			; <UNDEFINED> instruction: 0xf50982d8
   41b5c:	ldmdavs	r2, {r1, r2, r3, r4, r6, r7, r9, ip, lr}
   41b60:			; <UNDEFINED> instruction: 0xf0002a00
   41b64:			; <UNDEFINED> instruction: 0xf8df82d2
   41b68:	andscs	r3, sp, #128, 12	; 0x8000000
   41b6c:			; <UNDEFINED> instruction: 0xf8cb447b
   41b70:			; <UNDEFINED> instruction: 0xf8c93018
   41b74:	ldmib	sp, {sp}^
   41b78:			; <UNDEFINED> instruction: 0xf06f2303
   41b7c:	bne	fe80338c <full_module_path@@Base+0xfe789e24>
   41b80:			; <UNDEFINED> instruction: 0xf001e647
   41b84:	tstcs	r5, #-1073741821	; 0xc0000003
   41b88:	subne	pc, r8, r9, asr #17
   41b8c:	andcc	pc, r0, r9, asr #17
   41b90:			; <UNDEFINED> instruction: 0xf0402900
   41b94:			; <UNDEFINED> instruction: 0xf8d980fc
   41b98:			; <UNDEFINED> instruction: 0xf6413040
   41b9c:	andscs	r3, r6, #200, 2	; 0x32
   41ba0:	andcc	pc, r1, r9, asr #16
   41ba4:	andcs	pc, r0, r9, asr #17
   41ba8:	ldrsbcc	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
   41bac:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   41bb0:	ldrsbcs	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
   41bb4:	b	a51e38 <full_module_path@@Base+0x9d88d0>
   41bb8:	mvnsmi	r0, #469762048	; 0x1c000000
   41bbc:	stccs	0, cr14, [r0, #-40]	; 0xffffffd8
   41bc0:	mcrge	4, 1, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
   41bc4:	blcc	bfc34 <full_module_path@@Base+0x466cc>
   41bc8:	adcmi	r3, r3, r1, lsl #26
   41bcc:	ldrmi	r3, [r8], #1032	; 0x408
   41bd0:	movweq	lr, #31240	; 0x7a08
   41bd4:	addeq	lr, r3, r2, lsl #22
   41bd8:	eorne	pc, r3, r2, lsl r8	; <UNPREDICTABLE>
   41bdc:	stmdahi	r0, {r0, r1, r6, fp, ip, sp, lr}^
   41be0:	ldrmi	r4, [lr], -r3, lsr #5
   41be4:			; <UNDEFINED> instruction: 0xf011d8eb
   41be8:	ssub8mi	r0, pc, r0	; <UNPREDICTABLE>
   41bec:	cmphi	pc, #0	; <UNPREDICTABLE>
   41bf0:	sbccc	pc, r4, #68157440	; 0x4100000
   41bf4:	streq	lr, [r2], -r9, lsl #22
   41bf8:	andvc	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   41bfc:	blx	a52c80 <full_module_path@@Base+0x9d9718>
   41c00:	bne	ff97fc14 <full_module_path@@Base+0xff9066ac>
   41c04:	eorsvs	r0, r7, fp, asr #12
   41c08:			; <UNDEFINED> instruction: 0xf8dfd588
   41c0c:	andscs	r3, sp, #224, 10	; 0x38000000
   41c10:			; <UNDEFINED> instruction: 0xf8cb447b
   41c14:			; <UNDEFINED> instruction: 0xf8c93018
   41c18:	str	r2, [ip, r0]!
   41c1c:	ldrdvs	pc, [r0], #-137	; 0xffffff77
   41c20:			; <UNDEFINED> instruction: 0xf0002e00
   41c24:	adcmi	r8, lr, #1342177284	; 0x50000004
   41c28:	svclt	0x00289b03
   41c2c:	addsmi	r4, lr, #48234496	; 0x2e00000
   41c30:	ldrmi	fp, [lr], -r8, lsr #30
   41c34:			; <UNDEFINED> instruction: 0xf0002e00
   41c38:	svcls	0x0006842b
   41c3c:			; <UNDEFINED> instruction: 0x46514632
   41c40:	ldrtmi	r1, [r2], #2989	; 0xbad
   41c44:			; <UNDEFINED> instruction: 0xf7c44638
   41c48:			; <UNDEFINED> instruction: 0xf8d9ebc2
   41c4c:	bls	10dd54 <full_module_path@@Base+0x947ec>
   41c50:	andls	r1, r3, #149504	; 0x24800
   41c54:	ldrtmi	r4, [r2], #-1594	; 0xfffff9c6
   41c58:	andls	r1, r6, #161792	; 0x27800
   41c5c:	ldrdcc	pc, [r0], -r9
   41c60:	subvs	pc, r0, r9, asr #17
   41c64:			; <UNDEFINED> instruction: 0xf8d9e46b
   41c68:			; <UNDEFINED> instruction: 0xf8d92068
   41c6c:	addsmi	r1, r1, #92	; 0x5c
   41c70:			; <UNDEFINED> instruction: 0x2c02d91e
   41c74:	stccs	8, cr13, [r0, #-32]	; 0xffffffe0
   41c78:	cfstrdge	mvd15, [r7, #252]	; 0xfc
   41c7c:	blcc	bfcec <full_module_path@@Base+0x46784>
   41c80:	adcmi	r3, r3, r1, lsl #26
   41c84:	ldrmi	r3, [r8], #1032	; 0x408
   41c88:	blls	24e494 <full_module_path@@Base+0x1d4f2c>
   41c8c:			; <UNDEFINED> instruction: 0xf008428a
   41c90:	bl	101cb4 <full_module_path@@Base+0x8874c>
   41c94:			; <UNDEFINED> instruction: 0xf8c90342
   41c98:			; <UNDEFINED> instruction: 0xf1a42068
   41c9c:	b	1402cb0 <full_module_path@@Base+0x1389748>
   41ca0:			; <UNDEFINED> instruction: 0xf83308d8
   41ca4:			; <UNDEFINED> instruction: 0xf1033c02
   41ca8:			; <UNDEFINED> instruction: 0xf8290338
   41cac:	mvnle	r0, #19
   41cb0:	ldmdale	r1, {r1, r4, r9, fp, sp}
   41cb4:	tstcs	r0, sl, lsl #22
   41cb8:	movteq	lr, #11011	; 0x2b03
   41cbc:	blcc	e84e8 <full_module_path@@Base+0x6ef80>
   41cc0:	adceq	pc, r4, r2, lsl #12
   41cc4:	svccs	0x0002f833
   41cc8:	addsmi	r3, r8, #56, 4	; 0x80000003
   41ccc:	andsne	pc, r2, r9, lsr #16
   41cd0:	tstcs	r3, #248, 2	; 0x3e
   41cd4:	rsbcc	pc, r8, r9, asr #17
   41cd8:			; <UNDEFINED> instruction: 0x63a6f509
   41cdc:	eorsvc	pc, ip, #37748736	; 0x2400000
   41ce0:	rsbcc	pc, ip, r9, asr #17
   41ce4:	cmpeq	r4, r9, lsl #2	; <UNPREDICTABLE>
   41ce8:	subcc	pc, ip, r9, asr #17
   41cec:			; <UNDEFINED> instruction: 0xf1092007
   41cf0:			; <UNDEFINED> instruction: 0xf8c9036c
   41cf4:	andls	r0, r1, #84	; 0x54
   41cf8:	mrsls	r2, (UNDEF: 0)
   41cfc:			; <UNDEFINED> instruction: 0xf1092213
   41d00:			; <UNDEFINED> instruction: 0xf0000170
   41d04:	stmdacs	r0, {r0, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   41d08:	strbhi	pc, [r6], #-0	; <UNPREDICTABLE>
   41d0c:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   41d10:	ldrbtmi	r2, [fp], #-541	; 0xfffffde3
   41d14:	andscc	pc, r8, fp, asr #17
   41d18:	andcs	pc, r0, r9, asr #17
   41d1c:			; <UNDEFINED> instruction: 0xf8d9e72b
   41d20:	str	r3, [r5, #-8]!
   41d24:	movwcs	lr, #14813	; 0x39dd
   41d28:	bne	fe80b534 <full_module_path@@Base+0xfe791fcc>
   41d2c:			; <UNDEFINED> instruction: 0xf8d9e571
   41d30:	ldrbt	r1, [sl], r8, asr #32
   41d34:			; <UNDEFINED> instruction: 0xf43f2d00
   41d38:			; <UNDEFINED> instruction: 0xf81aad68
   41d3c:	vstrcc	d3, [r1, #-4]
   41d40:	strcc	r4, [r8], #-163	; 0xffffff5d
   41d44:	addmi	r4, ip, #152, 8	; 0x98000000
   41d48:			; <UNDEFINED> instruction: 0xf641d3f4
   41d4c:			; <UNDEFINED> instruction: 0xf04f36c4
   41d50:			; <UNDEFINED> instruction: 0xf8d933ff
   41d54:	addmi	r0, fp, r4, asr #32
   41d58:	andcs	pc, r6, r9, asr r8	; <UNPREDICTABLE>
   41d5c:	movweq	lr, #14888	; 0x3a28
   41d60:	blx	a486f8 <full_module_path@@Base+0x9cf190>
   41d64:	strmi	pc, [r3], #-2049	; 0xfffff7ff
   41d68:			; <UNDEFINED> instruction: 0xf8c94411
   41d6c:			; <UNDEFINED> instruction: 0xf8493044
   41d70:	ldrb	r1, [sp], r6
   41d74:	ldrdne	pc, [r8], #-137	; 0xffffff77
   41d78:	str	fp, [ip, -r9, asr #18]
   41d7c:			; <UNDEFINED> instruction: 0xf43f2d00
   41d80:			; <UNDEFINED> instruction: 0xf81aad44
   41d84:	vstrcc	d3, [r1, #-4]
   41d88:	strcc	r4, [r8], #-163	; 0xffffff5d
   41d8c:	addmi	r4, ip, #152, 8	; 0x98000000
   41d90:			; <UNDEFINED> instruction: 0xf641d3f4
   41d94:			; <UNDEFINED> instruction: 0xf04f36c4
   41d98:			; <UNDEFINED> instruction: 0xf8d933ff
   41d9c:	addmi	r0, fp, r0, asr #32
   41da0:	andcs	pc, r6, r9, asr r8	; <UNPREDICTABLE>
   41da4:	movweq	lr, #14888	; 0x3a28
   41da8:	blx	a48740 <full_module_path@@Base+0x9cf1d8>
   41dac:	strmi	pc, [r3], #-2049	; 0xfffff7ff
   41db0:			; <UNDEFINED> instruction: 0xf8c94411
   41db4:			; <UNDEFINED> instruction: 0xf8493040
   41db8:	strbt	r1, [lr], r6
   41dbc:	ldrdvs	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
   41dc0:			; <UNDEFINED> instruction: 0xe718e9d9
   41dc4:	adcsmi	r4, r7, #1996488704	; 0x77000000
   41dc8:			; <UNDEFINED> instruction: 0xf8d9d935
   41dcc:			; <UNDEFINED> instruction: 0xf04f3054
   41dd0:			; <UNDEFINED> instruction: 0xf8d932ff
   41dd4:			; <UNDEFINED> instruction: 0xf109004c
   41dd8:	addsmi	r0, sl, lr, ror #2
   41ddc:	bicsmi	r9, r2, #12, 2
   41de0:	tsteq	r8, r2, lsl #20
   41de4:	orreq	lr, r1, r0, lsl #22
   41de8:	stmdahi	r9, {r0, r1, r3, r6, fp, ip, sp, lr}^
   41dec:	andsle	r4, r0, #156, 4	; 0xc0000009
   41df0:			; <UNDEFINED> instruction: 0xf43f2d00
   41df4:			; <UNDEFINED> instruction: 0xf81aad0a
   41df8:	vstrcc	d3, [r1, #-4]
   41dfc:	strcc	r4, [r8], #-163	; 0xffffff5d
   41e00:	b	253068 <full_module_path@@Base+0x1d9b00>
   41e04:	bl	42214 <fchmod@plt+0x3b658>
   41e08:	stmdavc	fp, {r0, r7, r8}^
   41e0c:	adcmi	r8, r3, #4784128	; 0x490000
   41e10:	stmdbcs	pc, {r1, r2, r3, r5, r6, r7, fp, ip, lr, pc}	; <UNPREDICTABLE>
   41e14:	mvnshi	pc, r0, lsl #4
   41e18:	stfeqd	f7, [r1], {6}
   41e1c:			; <UNDEFINED> instruction: 0x960d3638
   41e20:			; <UNDEFINED> instruction: 0xf803fa28
   41e24:	blls	3889bc <full_module_path@@Base+0x30f454>
   41e28:			; <UNDEFINED> instruction: 0xf8c94666
   41e2c:			; <UNDEFINED> instruction: 0xf829c068
   41e30:	adcsmi	r1, r7, #19
   41e34:			; <UNDEFINED> instruction: 0xf8d9d8d4
   41e38:	blcs	78de40 <full_module_path@@Base+0x7148d8>
   41e3c:	mrcge	4, 4, APSR_nzcv, cr11, cr15, {1}
   41e40:	rsbscc	pc, r0, #12124160	; 0xb90000
   41e44:			; <UNDEFINED> instruction: 0xf0402b00
   41e48:	blmi	ffae2d8c <full_module_path@@Base+0xffa69824>
   41e4c:	ldrbtmi	r2, [fp], #-541	; 0xfffffde3
   41e50:	andscc	pc, r8, fp, asr #17
   41e54:	andcs	pc, r0, r9, asr #17
   41e58:			; <UNDEFINED> instruction: 0xf8d9e68d
   41e5c:	streq	r1, [pc, #16]	; 41e74 <fchmod@plt+0x3b2b8>
   41e60:			; <UNDEFINED> instruction: 0xf8d9d41d
   41e64:			; <UNDEFINED> instruction: 0xb1222020
   41e68:	smlalbtcs	pc, r0, r1, r3	; <UNPREDICTABLE>
   41e6c:	sbcsvs	r2, r1, #67108864	; 0x4000000
   41e70:	andcs	r6, r0, #1275068416	; 0x4c000000
   41e74:			; <UNDEFINED> instruction: 0x46104611
   41e78:	stc2l	0, cr15, [r2, #8]!
   41e7c:			; <UNDEFINED> instruction: 0xf8c9230b
   41e80:			; <UNDEFINED> instruction: 0xf8cb0018
   41e84:			; <UNDEFINED> instruction: 0xf8c90030
   41e88:	ldrb	r3, [r7], #-0
   41e8c:			; <UNDEFINED> instruction: 0xf43f2d00
   41e90:			; <UNDEFINED> instruction: 0xf81aacbc
   41e94:	vstrcc	d3, [r1, #-4]
   41e98:	strcc	r4, [r8], #-163	; 0xffffff5d
   41e9c:	cfstrscs	mvf4, [pc], {152}	; 0x98
   41ea0:			; <UNDEFINED> instruction: 0xf8b9d9f4
   41ea4:	strbmi	r3, [r3, #-24]	; 0xffffffe8
   41ea8:	mvnshi	pc, r0
   41eac:	andscs	r4, sp, #215040	; 0x34800
   41eb0:			; <UNDEFINED> instruction: 0xf8cb447b
   41eb4:			; <UNDEFINED> instruction: 0xf8c93018
   41eb8:	ldrb	r2, [ip], -r0
   41ebc:	ldrdne	pc, [r8], -r9
   41ec0:	movwcs	fp, #51553	; 0xc961
   41ec4:	andcc	pc, r0, r9, asr #17
   41ec8:	cfstrscs	mvf14, [r0, #-240]	; 0xffffff10
   41ecc:	cfldrsge	mvf15, [sp], {63}	; 0x3f
   41ed0:	blcs	bff40 <full_module_path@@Base+0x469d8>
   41ed4:	adcmi	r3, r2, r1, lsl #26
   41ed8:	ldrmi	r3, [r0], #1032	; 0x408
   41edc:	ldmible	r4!, {r0, r1, r2, r3, sl, fp, sp}^
   41ee0:	ldrcc	pc, [pc], -r8, asr #12
   41ee4:	andeq	lr, r6, #168, 22	; 0x2a000
   41ee8:			; <UNDEFINED> instruction: 0xf282fab2
   41eec:	b	4c443c <full_module_path@@Base+0x44aed4>
   41ef0:			; <UNDEFINED> instruction: 0xf47f0251
   41ef4:			; <UNDEFINED> instruction: 0xf8d9ac5d
   41ef8:			; <UNDEFINED> instruction: 0xf8c93020
   41efc:	tstlt	r3, r0, lsl r0
   41f00:	rscscc	pc, pc, #79	; 0x4f
   41f04:	bfieq	r6, sl, #6, #9
   41f08:	addhi	pc, sp, #64, 2
   41f0c:	andcs	lr, r8, #323584	; 0x4f000
   41f10:	addslt	r9, r2, #11264	; 0x2c00
   41f14:	andscs	lr, r8, #2048	; 0x800
   41f18:	movwne	pc, #11171	; 0x2ba3	; <UNPREDICTABLE>
   41f1c:	bl	108a68 <full_module_path@@Base+0x8f500>
   41f20:	ldmdbeq	fp, {r0, r4, r6, r8, r9}
   41f24:	movtne	lr, #15299	; 0x3bc3
   41f28:			; <UNDEFINED> instruction: 0xf040429a
   41f2c:			; <UNDEFINED> instruction: 0xf008827c
   41f30:	blcs	242b74 <full_module_path@@Base+0x1c960c>
   41f34:	cmnhi	lr, #0	; <UNPREDICTABLE>
   41f38:	andscs	r4, sp, #176, 22	; 0x2c000
   41f3c:			; <UNDEFINED> instruction: 0xf8cb447b
   41f40:			; <UNDEFINED> instruction: 0xf8c93018
   41f44:	ldr	r2, [r6], -r0
   41f48:			; <UNDEFINED> instruction: 0x2010f8d9
   41f4c:			; <UNDEFINED> instruction: 0x46110553
   41f50:	blge	fe9ff454 <full_module_path@@Base+0xfe985eec>
   41f54:	ldrdcs	pc, [r0], -r9	; <UNPREDICTABLE>
   41f58:	tstlt	sl, r3, lsl r6
   41f5c:	tstvs	r3, r0, lsl #6
   41f60:			; <UNDEFINED> instruction: 0xf8c92205
   41f64:	cmnlt	fp, r0
   41f68:	ldrdcc	pc, [r0], #-137	; 0xffffff77
   41f6c:	addsmi	r4, sp, #48234496	; 0x2e00000
   41f70:	ldrmi	fp, [lr], -r8, lsr #30
   41f74:			; <UNDEFINED> instruction: 0xf0402e00
   41f78:	blcs	6236c <_dist_code@@Base+0xf7c4>
   41f7c:	cfstrdge	mvd15, [r5], {127}	; 0x7f
   41f80:			; <UNDEFINED> instruction: 0x1010f8d9
   41f84:			; <UNDEFINED> instruction: 0xf8c92300
   41f88:	movwcs	r3, #24640	; 0x6040
   41f8c:	andcc	pc, r0, r9, asr #17
   41f90:	andvs	pc, r0, #285212672	; 0x11000000
   41f94:	addshi	pc, r1, r0, asr #32
   41f98:	ldrdcc	pc, [r0], -r9	; <UNPREDICTABLE>
   41f9c:	bicsvs	fp, sl, r3, lsl #2
   41fa0:			; <UNDEFINED> instruction: 0xf8c92300
   41fa4:	movwcs	r3, #28736	; 0x7040
   41fa8:	andcc	pc, r0, r9, asr #17
   41fac:	addpl	pc, r0, #285212672	; 0x11000000
   41fb0:			; <UNDEFINED> instruction: 0xf8d9d118
   41fb4:	tstlt	r3, r0, lsr #32
   41fb8:	movwcs	r6, #33370	; 0x825a
   41fbc:	andcc	pc, r0, r9, asr #17
   41fc0:			; <UNDEFINED> instruction: 0xf8d9e74d
   41fc4:	vst4.8	{d1-d4}, [r1 :64], r0
   41fc8:	strb	r6, [ip, r0, lsl #7]
   41fcc:			; <UNDEFINED> instruction: 0x1010f8d9
   41fd0:			; <UNDEFINED> instruction: 0xf8d9e7de
   41fd4:			; <UNDEFINED> instruction: 0xe7e91010
   41fd8:	ldrdvs	pc, [r0], #-137	; 0xffffff77
   41fdc:			; <UNDEFINED> instruction: 0xf8c9230f
   41fe0:	ldr	r3, [sp], -r0
   41fe4:			; <UNDEFINED> instruction: 0xf43f2d00
   41fe8:			; <UNDEFINED> instruction: 0xf10aac10
   41fec:			; <UNDEFINED> instruction: 0x260032ff
   41ff0:	ldrdcc	pc, [r0], -r9	; <UNPREDICTABLE>
   41ff4:			; <UNDEFINED> instruction: 0xf8123601
   41ff8:	cmplt	r3, r1, lsl #30
   41ffc:	cmplt	r1, r9, asr sl
   42000:			; <UNDEFINED> instruction: 0xf8d96a98
   42004:	addmi	r3, r3, #64	; 0x40
   42008:	mrrcne	15, 3, fp, r8, cr14
   4200c:	subeq	pc, r0, r9, asr #17
   42010:	svccs	0x000054cf
   42014:	adcsmi	fp, r5, #24, 30	; 0x60
   42018:			; <UNDEFINED> instruction: 0xf8d9d8ea
   4201c:	ldreq	r3, [fp, #16]
   42020:	orrshi	pc, r3, r0, lsl #2
   42024:	blne	feb932f4 <full_module_path@@Base+0xfeb19d8c>
   42028:			; <UNDEFINED> instruction: 0xf47f2f00
   4202c:			; <UNDEFINED> instruction: 0xf8d9abee
   42030:	bfi	r1, r0, #0, #3
   42034:	ldrsbcc	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
   42038:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   4203c:	ldrdcs	pc, [ip], #-137	; 0xffffff77
   42040:	strbcc	pc, [r4], r1, asr #12	; <UNPREDICTABLE>
   42044:			; <UNDEFINED> instruction: 0xf849409f
   42048:	b	a46068 <full_module_path@@Base+0x9ccb00>
   4204c:	mvnsmi	r0, #469762048	; 0x1c000000
   42050:	addeq	lr, r3, r2, lsl #22
   42054:	eorne	pc, r3, r2, lsl r8	; <UNPREDICTABLE>
   42058:	stmdahi	r0, {r0, r1, r6, fp, ip, sp, lr}^
   4205c:	andsle	r4, r2, #156, 4	; 0xc0000009
   42060:			; <UNDEFINED> instruction: 0xf43f2d00
   42064:			; <UNDEFINED> instruction: 0xf81aabd2
   42068:	vstrcc	d3, [r1, #-4]
   4206c:	strcc	r4, [r8], #-163	; 0xffffff5d
   42070:	b	2532d8 <full_module_path@@Base+0x1d9d70>
   42074:	bl	c2c98 <full_module_path@@Base+0x49730>
   42078:			; <UNDEFINED> instruction: 0xf8120083
   4207c:	stmdavc	r3, {r0, r1, r5, ip}^
   42080:	adcmi	r8, r3, #64, 16	; 0x400000
   42084:	stmdbcs	r0, {r2, r3, r5, r6, r7, fp, ip, lr, pc}
   42088:	cfldrsge	mvf15, [pc], {63}	; 0x3f
   4208c:	svceq	0x00f0f011
   42090:	eorshi	pc, r3, #0
   42094:			; <UNDEFINED> instruction: 0xf803fa28
   42098:			; <UNDEFINED> instruction: 0xf8491ae4
   4209c:			; <UNDEFINED> instruction: 0xf8c93006
   420a0:	streq	r0, [r8], r0, asr #32
   420a4:			; <UNDEFINED> instruction: 0x81b3f140
   420a8:	mvnscc	pc, #79	; 0x4f
   420ac:	andcc	pc, r6, r9, asr #16
   420b0:			; <UNDEFINED> instruction: 0xf8c9230b
   420b4:			; <UNDEFINED> instruction: 0xf7ff3000
   420b8:	vstrcs	d11, [r0, #-260]	; 0xfffffefc
   420bc:	blge	fe9bf1c0 <full_module_path@@Base+0xfe945c58>
   420c0:	rscscc	pc, pc, #-2147483646	; 0x80000002
   420c4:			; <UNDEFINED> instruction: 0xf8d92600
   420c8:	strcc	r3, [r1], -r0, lsr #32
   420cc:	svcvc	0x0001f812
   420d0:	ldmibvs	r9, {r0, r1, r4, r6, r8, ip, sp, pc}^
   420d4:	bvs	66e5e0 <full_module_path@@Base+0x5f5078>
   420d8:	ldrdcc	pc, [r0], #-137	; 0xffffff77
   420dc:	svclt	0x003e4283
   420e0:			; <UNDEFINED> instruction: 0xf8c91c58
   420e4:	strbpl	r0, [pc], #64	; 420ec <fchmod@plt+0x3b530>
   420e8:	svclt	0x00182f00
   420ec:	stmiale	sl!, {r0, r2, r4, r5, r7, r9, lr}^
   420f0:			; <UNDEFINED> instruction: 0x3010f8d9
   420f4:			; <UNDEFINED> instruction: 0xf1000599
   420f8:	ldrtmi	r8, [r2], #191	; 0xbf
   420fc:	svccs	0x00001bad
   42100:	blge	fe13f304 <full_module_path@@Base+0xfe0c5d9c>
   42104:			; <UNDEFINED> instruction: 0x1010f8d9
   42108:			; <UNDEFINED> instruction: 0xf8d9e74a
   4210c:	stmdbls	r4, {r4, r5, sp}
   42110:			; <UNDEFINED> instruction: 0xf8d94282
   42114:	bl	fe89a1ec <full_module_path@@Base+0xfe820c84>
   42118:	svclt	0x003e0303
   4211c:			; <UNDEFINED> instruction: 0xf8d91a80
   42120:	ldmdane	r2, {r3, r5, ip}^
   42124:	ldrdne	pc, [r0], #-137	; 0xffffff77
   42128:	addmi	r4, r8, #318767104	; 0x13000000
   4212c:	svclt	0x00284433
   42130:	cfmadd32ls	mvax0, mvfx4, mvfx3, mvfx8
   42134:	adcsmi	r9, r0, #24576	; 0x6000
   42138:	rscscc	pc, pc, #-2147483648	; 0x80000000
   4213c:	ldrtmi	fp, [r0], -r8, lsr #30
   42140:			; <UNDEFINED> instruction: 0x96031a36
   42144:	bne	2881c4 <full_module_path@@Base+0x20ec5c>
   42148:	subne	pc, r0, r9, asr #17
   4214c:	blne	c01a0 <full_module_path@@Base+0x46c38>
   42150:			; <UNDEFINED> instruction: 0xf802429e
   42154:	mvnsle	r1, r1, lsl #30
   42158:	ldrdcc	pc, [r0], #-137	; 0xffffff77
   4215c:	strmi	r9, [r2], #-2566	; 0xfffff5fa
   42160:	blcs	66980 <__cxa_finalize@GLIBC_2.4>
   42164:	cfldrdge	mvd15, [r6], {63}	; 0x3f
   42168:	ldrdcc	pc, [r0], -r9
   4216c:	stmiblt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   42170:	ldrdvc	pc, [r0], -r9	; <UNPREDICTABLE>
   42174:	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r7, r8, ip, sp, pc}
   42178:	ldmib	r7, {r3, r7, r8, ip, sp, pc}^
   4217c:	bl	feb72598 <full_module_path@@Base+0xfeaf9030>
   42180:	ldmne	r7!, {r0, r1, r9}
   42184:	addmi	r4, pc, #16, 8	; 0x10000000
   42188:	ldmdane	fp, {r3, r7, r8, r9, sl, fp, ip, sp, pc}^
   4218c:	svclt	0x008c4651
   42190:	andeq	lr, ip, #166912	; 0x28c00
   42194:			; <UNDEFINED> instruction: 0xf7c44632
   42198:			; <UNDEFINED> instruction: 0xf8d9e91a
   4219c:	streq	r1, [pc, #16]	; 421b4 <fchmod@plt+0x3b5f8>
   421a0:	sbcshi	pc, ip, r0, lsl #2
   421a4:	ldrdcc	pc, [r0], #-137	; 0xffffff77
   421a8:	ldrtmi	r1, [r2], #2989	; 0xbad
   421ac:			; <UNDEFINED> instruction: 0xf8c91b9b
   421b0:	strbt	r3, [r2], r0, asr #32
   421b4:	streq	pc, [r3], -pc, rrx
   421b8:	bllt	1d801bc <full_module_path@@Base+0x1d06c54>
   421bc:	andeq	r5, r2, r8, lsl #9
   421c0:	andeq	r0, r0, ip, lsr #7
   421c4:	ldrdeq	r0, [r1], -r2
   421c8:	andeq	r0, r1, r0, asr #21
   421cc:	andeq	r0, r1, lr, lsl r9
   421d0:	andeq	r0, r1, r8, lsr #16
   421d4:	andeq	r0, r1, sl, ror #12
   421d8:	muleq	r2, r8, r0
   421dc:	strdeq	r0, [r1], -ip
   421e0:	andeq	r0, r1, r2, lsl #8
   421e4:	strdeq	r0, [r1], -r2
   421e8:	muleq	r1, r0, r2
   421ec:	andeq	r0, r1, ip, lsl #4
   421f0:	andeq	r0, r1, lr, lsl #4
   421f4:	andeq	r0, r1, sl, lsl #2
   421f8:	andeq	r0, r1, r4
   421fc:	andeq	pc, r0, ip, lsr #30
   42200:			; <UNDEFINED> instruction: 0xf0002910
   42204:	ldmdbcs	r1, {r1, r3, r6, r8, pc}
   42208:	rschi	pc, r2, r0
   4220c:	stfeqd	f7, [r7], {3}
   42210:	stmdble	sl, {r2, r5, r7, r8, sl, lr}
   42214:			; <UNDEFINED> instruction: 0xf43f2d00
   42218:			; <UNDEFINED> instruction: 0xf81aaaf8
   4221c:	vstrcc	d1, [r1, #-4]
   42220:	strcc	r4, [r8], #-161	; 0xffffff5f
   42224:	strmi	r4, [r8], #1444	; 0x5a4
   42228:	blx	a78600 <full_module_path@@Base+0x9ff098>
   4222c:			; <UNDEFINED> instruction: 0xf1c3f803
   42230:			; <UNDEFINED> instruction: 0xf50323ff
   42234:			; <UNDEFINED> instruction: 0xf008037f
   42238:	mvnscc	r0, #32512	; 0x7f00
   4223c:	stfeqd	f7, [fp], {12}
   42240:	b	14132b8 <full_module_path@@Base+0x1399d50>
   42244:	ldrdcs	r1, [r0, -r8]
   42248:	adcsmi	r4, r7, #1711276032	; 0x66000000
   4224c:	eorhi	pc, r2, #192	; 0xc0
   42250:	ldrdcc	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
   42254:	bl	36ec80 <full_module_path@@Base+0x2f5718>
   42258:	bl	283a6c <full_module_path@@Base+0x20a504>
   4225c:	cmncc	lr, #201326593	; 0xc000001
   42260:	blls	366e9c <full_module_path@@Base+0x2ed934>
   42264:	mcrreq	11, 0, lr, r6, cr3
   42268:			; <UNDEFINED> instruction: 0xf8239b0d
   4226c:	ldrmi	r1, [ip, #3842]	; 0xf02
   42270:			; <UNDEFINED> instruction: 0xf8c9d1fb
   42274:	ldrb	r6, [ip, #104]	; 0x68
   42278:			; <UNDEFINED> instruction: 0x0018f8d9
   4227c:			; <UNDEFINED> instruction: 0x46514632
   42280:	blx	ff7fe292 <full_module_path@@Base+0xff784d2a>
   42284:	andseq	pc, r8, r9, asr #17
   42288:	stmdbge	lr, {r0, r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}
   4228c:			; <UNDEFINED> instruction: 0xf8d92202
   42290:			; <UNDEFINED> instruction: 0xf8ad0018
   42294:			; <UNDEFINED> instruction: 0xf0028038
   42298:			; <UNDEFINED> instruction: 0xf8d9fbd3
   4229c:			; <UNDEFINED> instruction: 0x46112010
   422a0:	andseq	pc, r8, r9, asr #17
   422a4:	stmiblt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   422a8:	strtmi	r2, [r0], r0, lsl #8
   422ac:	ldrmi	lr, [r9], #-1497	; 0xfffffa27
   422b0:	cdpcc	0, 15, cr15, cr15, cr15, {2}
   422b4:	vseleq.f32	s30, s2, s28
   422b8:	b	a662f0 <full_module_path@@Base+0x9ecd88>
   422bc:	b	1c026fc <full_module_path@@Base+0x1b89194>
   422c0:	blx	885b00 <full_module_path@@Base+0x80c598>
   422c4:	strmi	pc, [r3], #-771	; 0xfffffcfd
   422c8:	addeq	lr, r3, r2, lsl #22
   422cc:	eorne	pc, r3, r2, lsl r8	; <UNPREDICTABLE>
   422d0:	stmdahi	r0, {r0, r1, r6, fp, ip, sp, lr}^
   422d4:			; <UNDEFINED> instruction: 0x0c06eb03
   422d8:	ldmdble	sp, {r2, r5, r7, r8, sl, lr}
   422dc:			; <UNDEFINED> instruction: 0xf43f2d00
   422e0:			; <UNDEFINED> instruction: 0xf8ddaa94
   422e4:			; <UNDEFINED> instruction: 0x960dc030
   422e8:	stccs	0, cr14, [r0, #-8]
   422ec:	bge	fe3bf3f0 <full_module_path@@Base+0xfe345e88>
   422f0:	blcc	c0360 <full_module_path@@Base+0x46df8>
   422f4:	adcmi	r3, r3, r1, lsl #26
   422f8:	ldrmi	r3, [r8], #1032	; 0x408
   422fc:	movweq	lr, #59912	; 0xea08
   42300:	strbtmi	r4, [r3], #-251	; 0xffffff05
   42304:	addeq	lr, r3, r2, lsl #22
   42308:	eorne	pc, r3, r2, lsl r8	; <UNPREDICTABLE>
   4230c:	stmdahi	r0, {r0, r1, r6, fp, ip, sp, lr}^
   42310:	adcmi	r1, r6, #3637248	; 0x378000
   42314:	cdpls	8, 0, cr13, cr13, cr9, {7}
   42318:	sbccc	pc, r4, #68157440	; 0x4100000
   4231c:			; <UNDEFINED> instruction: 0xf807fa28
   42320:	andgt	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   42324:	bl	2891bc <full_module_path@@Base+0x20fc54>
   42328:	strbtmi	r0, [r7], #-1538	; 0xfffff9fe
   4232c:	tstcs	r0, #1711276032	; 0x66000000
   42330:	ldmeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   42334:			; <UNDEFINED> instruction: 0xf8c93c03
   42338:			; <UNDEFINED> instruction: 0xf7ff3000
   4233c:			; <UNDEFINED> instruction: 0xf8d9b92d
   42340:	bls	1c2448 <full_module_path@@Base+0x148ee0>
   42344:	bne	ff513b50 <full_module_path@@Base+0xff49a5e8>
   42348:			; <UNDEFINED> instruction: 0xf8d9e6f3
   4234c:			; <UNDEFINED> instruction: 0x46320018
   42350:			; <UNDEFINED> instruction: 0xf0024651
   42354:			; <UNDEFINED> instruction: 0xf8c9fb75
   42358:			; <UNDEFINED> instruction: 0xe6630018
   4235c:			; <UNDEFINED> instruction: 0x0018f8d9
   42360:			; <UNDEFINED> instruction: 0x46514632
   42364:	blx	1b7e376 <full_module_path@@Base+0x1b04e0e>
   42368:	andseq	pc, r8, r9, asr #17
   4236c:			; <UNDEFINED> instruction: 0xf8d9e71a
   42370:	stmdbge	lr, {r3, r4}
   42374:			; <UNDEFINED> instruction: 0xf8cd2204
   42378:			; <UNDEFINED> instruction: 0xf0028038
   4237c:			; <UNDEFINED> instruction: 0xf8c9fb61
   42380:			; <UNDEFINED> instruction: 0xf7ff0018
   42384:			; <UNDEFINED> instruction: 0xf418b957
   42388:			; <UNDEFINED> instruction: 0xf43f4f60
   4238c:	blmi	ff8ec84c <full_module_path@@Base+0xff8732e4>
   42390:	ldrbtmi	r2, [fp], #-541	; 0xfffffde3
   42394:	andscc	pc, r8, fp, asr #17
   42398:	andcs	pc, r0, r9, asr #17
   4239c:	bllt	ffb403a0 <full_module_path@@Base+0xffac6e38>
   423a0:			; <UNDEFINED> instruction: 0xf8c9230e
   423a4:	blls	20e3ac <full_module_path@@Base+0x194e44>
   423a8:			; <UNDEFINED> instruction: 0xf8c92400
   423ac:	blcs	1da4b4 <full_module_path@@Base+0x160f4c>
   423b0:	orrshi	pc, r9, r0
   423b4:	ldr	r4, [r1], -r0, lsr #13
   423b8:	andscs	r4, sp, #216, 22	; 0x36000
   423bc:	ldmeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   423c0:	ldrbtmi	r3, [fp], #-3075	; 0xfffff3fd
   423c4:	andscc	pc, r8, fp, asr #17
   423c8:	andcs	pc, r0, r9, asr #17
   423cc:	bllt	ff5403d0 <full_module_path@@Base+0xff4c6e68>
   423d0:	stfeqd	f7, [r3], {3}
   423d4:	andle	r4, sl, #100, 10	; 0x19000000
   423d8:			; <UNDEFINED> instruction: 0xf43f2d00
   423dc:			; <UNDEFINED> instruction: 0xf81aaa16
   423e0:	vstrcc	d1, [r1, #-4]
   423e4:	strcc	r4, [r8], #-161	; 0xffffff5f
   423e8:	strmi	r4, [r8], #1380	; 0x564
   423ec:	blx	a773c4 <full_module_path@@Base+0x9fde5c>
   423f0:			; <UNDEFINED> instruction: 0xf1c3f803
   423f4:			; <UNDEFINED> instruction: 0xf50323ff
   423f8:			; <UNDEFINED> instruction: 0xf008037f
   423fc:	mvnscc	r0, #1792	; 0x700
   42400:	stfeqd	f7, [r3], {12}
   42404:	b	141347c <full_module_path@@Base+0x1399f14>
   42408:	ldrdcs	r0, [r0, -r8]
   4240c:			; <UNDEFINED> instruction: 0x064ae71c
   42410:	blge	fee3fa14 <full_module_path@@Base+0xfedc64ac>
   42414:	andscs	r4, sp, #198656	; 0x30800
   42418:			; <UNDEFINED> instruction: 0xf8cb447b
   4241c:			; <UNDEFINED> instruction: 0xf8c93018
   42420:			; <UNDEFINED> instruction: 0xf7ff2000
   42424:	blmi	ff0312cc <full_module_path@@Base+0xfefb7d64>
   42428:	ldrbtmi	r2, [fp], #-541	; 0xfffffde3
   4242c:	andscc	pc, r8, fp, asr #17
   42430:	andcs	pc, r0, r9, asr #17
   42434:	bllt	fe840438 <full_module_path@@Base+0xfe7c6ed0>
   42438:			; <UNDEFINED> instruction: 0xf8d9a90e
   4243c:	andcs	r0, r2, #24
   42440:	eorshi	pc, r8, sp, lsr #17
   42444:	blx	fff7e454 <full_module_path@@Base+0xfff04eec>
   42448:			; <UNDEFINED> instruction: 0x1010f8d9
   4244c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   42450:	orrvs	pc, r0, #16777216	; 0x1000000
   42454:			; <UNDEFINED> instruction: 0xf8c94644
   42458:	str	r0, [r1, #24]
   4245c:	strtmi	r2, [r0], r0, lsl #8
   42460:	andne	lr, r3, #3620864	; 0x374000
   42464:			; <UNDEFINED> instruction: 0x2601231c
   42468:	andcc	pc, r0, r9, asr #17
   4246c:			; <UNDEFINED> instruction: 0xf7ff1a57
   42470:	tstcs	r1, #208, 18	; 0x340000
   42474:	rsbcs	pc, r8, r9, asr #17
   42478:	andcc	pc, r0, r9, asr #17
   4247c:	bllt	ffec0480 <full_module_path@@Base+0xffe46f18>
   42480:			; <UNDEFINED> instruction: 0xf8c92313
   42484:	blls	20e48c <full_module_path@@Base+0x194f24>
   42488:			; <UNDEFINED> instruction: 0xf47f2b06
   4248c:	strmi	sl, [r6], -r3, asr #22
   42490:	movwcs	lr, #14813	; 0x39dd
   42494:			; <UNDEFINED> instruction: 0xf7ff1a9f
   42498:			; <UNDEFINED> instruction: 0xf103b9bc
   4249c:	strmi	r0, [r4, #3074]!	; 0xc02
   424a0:	vstrcs.16	s26, [r0, #-20]	; 0xffffffec	; <UNPREDICTABLE>
   424a4:	ldmibge	r1!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
   424a8:	blne	c0518 <full_module_path@@Base+0x46fb0>
   424ac:	adcmi	r3, r1, r1, lsl #26
   424b0:	strbmi	r3, [r4, #-1032]!	; 0xfffffbf8
   424b4:	mvnsle	r4, #136, 8	; 0x88000000
   424b8:			; <UNDEFINED> instruction: 0xf803fa28
   424bc:	vmlscs.f32	s2, s1, s9
   424c0:	msrhi	CPSR_c, r0
   424c4:	teqeq	r7, #-2147483647	; 0x80000001	; <UNPREDICTABLE>
   424c8:	stceq	0, cr15, [r3], {8}
   424cc:			; <UNDEFINED> instruction: 0xf10c3c02
   424d0:			; <UNDEFINED> instruction: 0xf8390c03
   424d4:	b	1406528 <full_module_path@@Base+0x138cfc0>
   424d8:	ssat	r0, #22, r8, lsl #17
   424dc:			; <UNDEFINED> instruction: 0x6703e9dd
   424e0:	ldmiblt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   424e4:			; <UNDEFINED> instruction: 0xf06f231e
   424e8:			; <UNDEFINED> instruction: 0xf8c90603
   424ec:			; <UNDEFINED> instruction: 0xf7ff3000
   424f0:			; <UNDEFINED> instruction: 0xf002b9d9
   424f4:			; <UNDEFINED> instruction: 0xf7fff823
   424f8:	ldrmi	fp, [r9], #-2625	; 0xfffff5bf
   424fc:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   42500:	b	a52744 <full_module_path@@Base+0x9d91dc>
   42504:	mvnsmi	r0, #-1073741823	; 0xc0000001
   42508:	sbcsmi	r9, r9, sp, lsl #14
   4250c:	bl	d3518 <full_module_path@@Base+0x59fb0>
   42510:			; <UNDEFINED> instruction: 0xf8120c81
   42514:			; <UNDEFINED> instruction: 0xf89c1021
   42518:			; <UNDEFINED> instruction: 0xf8bc7001
   4251c:	bl	23a52c <full_module_path@@Base+0x1c0fc4>
   42520:	strmi	r0, [r4, #3075]!	; 0xc03
   42524:	vstrcs.16	s26, [r0, #-66]	; 0xffffffbe	; <UNPREDICTABLE>
   42528:	stmdbge	pc!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   4252c:	eorsls	pc, r0, sp, asr #17
   42530:	ldrsbtls	pc, [r4], -sp	; <UNPREDICTABLE>
   42534:	stccs	0, cr14, [r0, #-4]
   42538:			; <UNDEFINED> instruction: 0xf81ad042
   4253c:	vstrcc	d1, [r1, #-4]
   42540:	strcc	r4, [r8], #-161	; 0xffffff5f
   42544:	b	25376c <full_module_path@@Base+0x1da204>
   42548:	sbcsmi	r0, r9, r9, lsl #2
   4254c:	bl	d3558 <full_module_path@@Base+0x59ff0>
   42550:			; <UNDEFINED> instruction: 0xf8120c81
   42554:			; <UNDEFINED> instruction: 0xf89c1021
   42558:			; <UNDEFINED> instruction: 0xf8bc7001
   4255c:	bl	23a56c <full_module_path@@Base+0x1c1004>
   42560:	strmi	r0, [r4, #3075]!	; 0xc03
   42564:			; <UNDEFINED> instruction: 0xf8ddd8e7
   42568:	blx	a66630 <full_module_path@@Base+0x9ed0c8>
   4256c:	bne	ff980580 <full_module_path@@Base+0xff907018>
   42570:	andgt	pc, r6, r9, asr #16
   42574:	blx	a4950c <full_module_path@@Base+0x9cffa4>
   42578:			; <UNDEFINED> instruction: 0xf8c9f807
   4257c:	stmdbcs	r0, {r6, sp, lr, pc}
   42580:	cfstrsge	mvf15, [pc, #508]	; 42784 <fchmod@plt+0x3bbc8>
   42584:	blt	a80588 <full_module_path@@Base+0xa07020>
   42588:	strcs	r9, [r0], #-2563	; 0xfffff5fd
   4258c:	ldrdcc	pc, [r8], -r9
   42590:	andls	r4, r4, #160, 12	; 0xa000000
   42594:	stmialt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   42598:			; <UNDEFINED> instruction: 0x46062312
   4259c:	rsbeq	pc, r8, r9, asr #17
   425a0:	andcc	pc, r0, r9, asr #17
   425a4:	blls	1fb5dc <full_module_path@@Base+0x182074>
   425a8:	stmib	fp, {r1, r9, sl, sp}^
   425ac:			; <UNDEFINED> instruction: 0xf8cba500
   425b0:	blls	10e5e8 <full_module_path@@Base+0x95080>
   425b4:	andscc	pc, r0, fp, asr #17
   425b8:	strhi	lr, [lr], #-2505	; 0xfffff637
   425bc:	ldmdblt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   425c0:	movwcs	lr, #14813	; 0x39dd
   425c4:			; <UNDEFINED> instruction: 0xf8dd462e
   425c8:	bne	fe826690 <full_module_path@@Base+0xfe7ad128>
   425cc:	stmdblt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   425d0:			; <UNDEFINED> instruction: 0x0018f8d9
   425d4:	andcs	sl, r2, #229376	; 0x38000
   425d8:	eorshi	pc, r8, sp, lsr #17
   425dc:	blx	c7e5ec <full_module_path@@Base+0xc05084>
   425e0:	andseq	pc, r8, r9, asr #17
   425e4:	stmdalt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   425e8:	ldrbteq	pc, [r0], -r9, lsl #2	; <UNPREDICTABLE>
   425ec:	msreq	SPSR_fs, #1073741826	; 0x40000002
   425f0:			; <UNDEFINED> instruction: 0x61a6f509
   425f4:	ldfeqp	f7, [r4], {9}
   425f8:	rsbne	pc, ip, r9, asr #17
   425fc:			; <UNDEFINED> instruction: 0xf8c92009
   42600:			; <UNDEFINED> instruction: 0xf509104c
   42604:			; <UNDEFINED> instruction: 0xf8c9773c
   42608:			; <UNDEFINED> instruction: 0x46720054
   4260c:	andcs	r4, r1, r1, lsr r6
   42610:			; <UNDEFINED> instruction: 0xf8cd9701
   42614:	movwls	ip, #49152	; 0xc000
   42618:	blx	ff9fe620 <full_module_path@@Base+0xff9850b8>
   4261c:	stmdacs	r0, {r2, r3, r8, r9, fp, ip, pc}
   42620:	blmi	10b672c <full_module_path@@Base+0x103d1c4>
   42624:	ldrbtmi	r2, [fp], #-541	; 0xfffffde3
   42628:	andscc	pc, r8, fp, asr #17
   4262c:	andcs	pc, r0, r9, asr #17
   42630:	blt	fe8c0634 <full_module_path@@Base+0xfe8470cc>
   42634:	ldrdcs	pc, [r4], -r9	; <UNPREDICTABLE>
   42638:	ldmdane	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   4263c:	movweq	pc, #61448	; 0xf008	; <UNPREDICTABLE>
   42640:	ldmiblt	sl, {r3, r8, r9, ip, sp}^
   42644:	eorcc	pc, r4, r9, asr #17
   42648:	mrscs	r2, R9_usr
   4264c:	vpmax.u8	d15, d3, d1
   42650:			; <UNDEFINED> instruction: 0x46114610
   42654:	andscc	pc, r4, r9, asr #17
   42658:			; <UNDEFINED> instruction: 0xff70f001
   4265c:	stmdavc	r0, {r3, r4, sl, ip, sp, lr, pc}
   42660:	andseq	pc, r8, r9, asr #17
   42664:	eorseq	pc, r0, fp, asr #17
   42668:	stmdage	lr!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
   4266c:	strbmi	r2, [r4], -fp, lsl #6
   42670:	andcc	pc, r0, r9, asr #17
   42674:	stmdalt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   42678:	svc	0x0002f7c3
   4267c:	rscle	r4, r3, #-1610612727	; 0xa0000009
   42680:	andscs	r4, sp, #43008	; 0xa800
   42684:	ldrbtmi	r3, [fp], #-3076	; 0xfffff3fc
   42688:	andscc	pc, r8, fp, asr #17
   4268c:	andcs	pc, r0, r9, asr #17
   42690:	blt	1cc0694 <full_module_path@@Base+0x1c4712c>
   42694:	andscs	r4, sp, #38912	; 0x9800
   42698:			; <UNDEFINED> instruction: 0xf8cb447b
   4269c:			; <UNDEFINED> instruction: 0xf8c93018
   426a0:			; <UNDEFINED> instruction: 0xf7ff2000
   426a4:			; <UNDEFINED> instruction: 0xf8d9ba68
   426a8:	andcs	r2, r6, ip, rrx
   426ac:	ldrdne	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
   426b0:	subseq	pc, r8, r9, asr #17
   426b4:			; <UNDEFINED> instruction: 0xf8c92002
   426b8:			; <UNDEFINED> instruction: 0xf1092050
   426bc:	bl	1c3024 <full_module_path@@Base+0x149abc>
   426c0:	stmib	sp, {r0, r6, r8}^
   426c4:			; <UNDEFINED> instruction: 0xf8d92700
   426c8:			; <UNDEFINED> instruction: 0xf0002064
   426cc:	stmdacs	r0, {r0, r2, r3, r7, r9, fp, ip, sp, lr, pc}
   426d0:	mrcge	4, 6, APSR_nzcv, cr6, cr15, {1}
   426d4:	andscs	r4, sp, #23552	; 0x5c00
   426d8:			; <UNDEFINED> instruction: 0xf8cb447b
   426dc:			; <UNDEFINED> instruction: 0xf8c93018
   426e0:			; <UNDEFINED> instruction: 0xf7ff2000
   426e4:	ldmib	sp, {r3, r6, r9, fp, ip, sp, pc}^
   426e8:	strtmi	r2, [r6], -r3, lsl #6
   426ec:	bne	fe814174 <full_module_path@@Base+0xfe79ac0c>
   426f0:	stmlt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
   426f4:	movwcs	lr, #14813	; 0x39dd
   426f8:	ldmeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   426fc:	strmi	r3, [r6], -r3, lsl #24
   42700:			; <UNDEFINED> instruction: 0xf7ff1a9f
   42704:	blmi	370924 <full_module_path@@Base+0x2f73bc>
   42708:	ldrbtmi	r2, [fp], #-541	; 0xfffffde3
   4270c:	andscc	pc, r8, fp, asr #17
   42710:	andcs	pc, r0, r9, asr #17
   42714:	blt	c40718 <full_module_path@@Base+0xbc71b0>
   42718:	andeq	pc, r0, r6, lsl #22
   4271c:	andeq	pc, r0, r6, lsl #22
   42720:	andeq	pc, r0, ip, lsl sl	; <UNPREDICTABLE>
   42724:	andeq	pc, r0, r6, lsr #20
   42728:	andeq	pc, r0, sl, asr r9	; <UNPREDICTABLE>
   4272c:	strdeq	pc, [r0], -lr
   42730:	andeq	pc, r0, r4, lsr #17
   42734:	andeq	pc, r0, r4, asr #17
   42738:	andeq	pc, r0, r2, lsr r8	; <UNPREDICTABLE>
   4273c:	stmibvs	r1, {r3, r5, r7, r8, ip, sp, pc}^
   42740:			; <UNDEFINED> instruction: 0x4604b510
   42744:	bvs	112ed10 <full_module_path@@Base+0x10b57a8>
   42748:	blvs	12eecdc <full_module_path@@Base+0x1275774>
   4274c:	smlawblt	r2, r0, sl, r6
   42750:			; <UNDEFINED> instruction: 0x47984611
   42754:	ldrdcc	lr, [r9], -r4
   42758:	ldrmi	r6, [r8, r1, ror #19]
   4275c:	ldrmi	r2, [r8], -r0, lsl #6
   42760:	ldflts	f6, [r0, #-908]	; 0xfffffc74
   42764:	andeq	pc, r1, pc, rrx
   42768:			; <UNDEFINED> instruction: 0xf06fbd10
   4276c:	ldrbmi	r0, [r0, -r1]!
   42770:	ldrblt	fp, [r0, #-784]!	; 0xfffffcf0
   42774:	mvnlt	r6, r4, asr #19
   42778:	bvs	ff8d3fd4 <full_module_path@@Base+0xff85aa6c>
   4277c:	bcs	53fb0 <_dist_code@@Base+0x1408>
   42780:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   42784:	strtmi	sp, [r8], -r5, lsl #2
   42788:	bvs	ff92ebe4 <full_module_path@@Base+0xff8b567c>
   4278c:	eorvs	r2, fp, r0
   42790:	blvs	8b1d58 <full_module_path@@Base+0x8387f0>
   42794:	blvs	19d3ffc <full_module_path@@Base+0x195aa94>
   42798:	ldrtmi	r1, [r1], #-2642	; 0xfffff5ae
   4279c:	cdp	7, 1, cr15, cr6, cr3, {6}
   427a0:	strmi	r6, [r3], -r1, ror #22
   427a4:	andeq	lr, fp, #212, 18	; 0x350000
   427a8:	ldrmi	r1, [r8], #-2688	; 0xfffff580
   427ac:	cdp	7, 0, cr15, cr14, cr3, {6}
   427b0:			; <UNDEFINED> instruction: 0xf06fe7e9
   427b4:	ldcllt	0, cr0, [r0, #-4]!
   427b8:	andeq	pc, r1, pc, rrx
   427bc:	svclt	0x00004770
   427c0:	ldrblt	fp, [r8, #864]!	; 0x360
   427c4:	stmibvs	r6, {r2, r9, sl, lr}^
   427c8:	ldrmi	fp, [r5], -r6, lsl #6
   427cc:	ldmdavs	r3!, {r1, r4, r5, r7, fp, sp, lr}
   427d0:	ldmdblt	r2, {r0, r1, r2, r3, r9, sl, lr}^
   427d4:	andle	r2, sl, sl, lsl #22
   427d8:			; <UNDEFINED> instruction: 0x462a1979
   427dc:			; <UNDEFINED> instruction: 0xf7fe4620
   427e0:	ldmiblt	r0!, {r0, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   427e4:	rscsvs	r2, r3, r1, lsl #6
   427e8:	blcs	2f1fd0 <full_module_path@@Base+0x278a68>
   427ec:	andcs	sp, r0, #-2147483645	; 0x80000003
   427f0:			; <UNDEFINED> instruction: 0x46104611
   427f4:	cdp2	0, 10, cr15, cr2, cr1, {0}
   427f8:	ldrtmi	r4, [r9], -sl, lsr #12
   427fc:	cdp2	0, 9, cr15, cr14, cr1, {0}
   42800:	addmi	r6, r3, #2932736	; 0x2cc000
   42804:			; <UNDEFINED> instruction: 0xf06fd0e8
   42808:	ldcllt	0, cr0, [r8, #8]!
   4280c:	andeq	pc, r1, pc, rrx
   42810:	tstcs	lr, #248, 26	; 0x3e00
   42814:	andeq	pc, r3, pc, rrx
   42818:	ldcllt	0, cr6, [r8, #204]!	; 0xcc
   4281c:	andeq	pc, r1, pc, rrx
   42820:	svclt	0x00004770
   42824:	stmibvs	r3, {r3, r6, r8, ip, sp, pc}^
   42828:	ldmvs	sl, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
   4282c:	strle	r0, [r4, #-1938]	; 0xfffff86e
   42830:	andsvs	r2, r9, #0, 4
   42834:	movwvs	r4, #42512	; 0xa610
   42838:			; <UNDEFINED> instruction: 0xf06f4770
   4283c:	ldrbmi	r0, [r0, -r1]!
   42840:	blmi	1c15200 <full_module_path@@Base+0x1b9bc98>
   42844:	ldrblt	r4, [r0, #1146]!	; 0x47a
   42848:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   4284c:	movwls	r6, #6171	; 0x181b
   42850:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   42854:			; <UNDEFINED> instruction: 0xf0002800
   42858:	stmibvs	r5, {r0, r1, r2, r6, r7, pc}^
   4285c:	stccs	6, cr4, [r0, #-16]
   42860:	sbchi	pc, r2, r0
   42864:	ldrd	pc, [r4], -r0
   42868:	svceq	0x0000f1be
   4286c:	blvs	ffa76d9c <full_module_path@@Base+0xff9fd834>
   42870:	vadd.i8	d18, d0, d7
   42874:	stmdavs	fp!, {r2, r3, r4, r5, r7, pc}
   42878:	blcs	81c918 <full_module_path@@Base+0x7a33b0>
   4287c:	adchi	pc, lr, r0
   42880:			; <UNDEFINED> instruction: 0xf0006baa
   42884:			; <UNDEFINED> instruction: 0xf0200307
   42888:	tstcs	pc, r7
   4288c:	blx	da938 <full_module_path@@Base+0x613d0>
   42890:			; <UNDEFINED> instruction: 0xf1a0f303
   42894:			; <UNDEFINED> instruction: 0xf10d0708
   42898:	strbtmi	r0, [ip], r1, lsl #2
   4289c:			; <UNDEFINED> instruction: 0x466208ff
   428a0:			; <UNDEFINED> instruction: 0xf8024439
   428a4:	addsmi	r3, r1, #1024	; 0x400
   428a8:	tstcs	r3, #323584	; 0x4f000
   428ac:			; <UNDEFINED> instruction: 0xf000d1f9
   428b0:			; <UNDEFINED> instruction: 0x63ab0007
   428b4:			; <UNDEFINED> instruction: 0xf10d3701
   428b8:	movwcs	r3, #511	; 0x1ff
   428bc:	ands	r6, r0, r8, ror #7
   428c0:	cmnle	r2, r0, lsl #16
   428c4:	movweq	pc, #16835	; 0x41c3	; <UNPREDICTABLE>
   428c8:	svclt	0x008c2b03
   428cc:	andcs	r2, r1, r0
   428d0:	bl	fe8cf0e0 <full_module_path@@Base+0xfe855b78>
   428d4:	adcsmi	r0, sl, #12, 4	; 0xc0000000
   428d8:	andcs	fp, r0, #44, 30	; 0xb0
   428dc:	andeq	pc, r1, #0
   428e0:	blcs	ef590 <full_module_path@@Base+0x76028>
   428e4:			; <UNDEFINED> instruction: 0xf811460a
   428e8:	svclt	0x00340f01
   428ec:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   428f0:	cdpeq	0, 15, cr15, cr15, cr15, {2}
   428f4:	mvnle	r4, r0, ror r5
   428f8:	blcs	10f504 <full_module_path@@Base+0x95f9c>
   428fc:	andcs	fp, r0, ip, lsl #31
   42900:	strb	r2, [r5, r1]!
   42904:	stmdavs	r6, {r0, r1, r3, r5, fp, sp, lr}
   42908:	rsble	r2, r1, pc, lsl fp
   4290c:	tstcs	pc, r8, ror #23
   42910:			; <UNDEFINED> instruction: 0xf0006baa
   42914:			; <UNDEFINED> instruction: 0xf0200307
   42918:	stmdacs	r7, {r0, r1, r2}
   4291c:	blx	db8c4 <full_module_path@@Base+0x6235c>
   42920:	eorvs	pc, r9, r3, lsl #6
   42924:	svclt	0x009c63ab
   42928:	movwcs	r2, #1
   4292c:			; <UNDEFINED> instruction: 0x66abd8b1
   42930:	ldrd	pc, [r4], -r4
   42934:	svceq	0x0000f1be
   42938:			; <UNDEFINED> instruction: 0x4607bf14
   4293c:	svccs	0x00002700
   42940:	mrcne	0, 3, sp, cr0, cr8, {2}
   42944:	and	r2, sp, r0, lsl #2
   42948:			; <UNDEFINED> instruction: 0xf1c3b9e2
   4294c:	blcs	103564 <full_module_path@@Base+0x89ffc>
   42950:	andcs	fp, r0, #140, 30	; 0x230
   42954:	tstcc	r1, r1, lsl #4
   42958:	svclt	0x002c4571
   4295c:			; <UNDEFINED> instruction: 0xf0022200
   42960:			; <UNDEFINED> instruction: 0xb1aa0201
   42964:			; <UNDEFINED> instruction: 0xf8102b02
   42968:	svclt	0x00342f01
   4296c:	stceq	0, cr15, [r0], {79}	; 0x4f
   42970:	ldcleq	0, cr15, [pc], #316	; 42ab4 <fchmod@plt+0x3bef8>
   42974:	mvnle	r4, r2, ror #10
   42978:	blcs	10f584 <full_module_path@@Base+0x9601c>
   4297c:	andcs	fp, r0, #140, 30	; 0x230
   42980:	strb	r2, [r8, r1, lsl #4]!
   42984:	movwcs	r4, #1594	; 0x63a
   42988:	andcs	lr, r1, r5, ror #15
   4298c:	ldr	r2, [pc, r0, lsl #6]
   42990:	strtvs	r4, [fp], lr, lsl #8
   42994:	stmiavs	r2!, {r2, r8, r9, fp, sp}
   42998:	eorvs	r6, r6, r0, ror #16
   4299c:	streq	lr, [r2], -r1, lsl #22
   429a0:	smlatbeq	r1, r0, fp, lr
   429a4:	rsbvs	r6, r1, r6, lsr #1
   429a8:	stmdbvs	r7!, {r0, r1, r3, r4, r8, ip, lr, pc}^
   429ac:			; <UNDEFINED> instruction: 0xf7fe4620
   429b0:	andcs	pc, r0, sp, asr #25
   429b4:	adcvs	r2, r6, fp, lsl #6
   429b8:	eorvs	r6, fp, r7, ror #2
   429bc:	blmi	455208 <full_module_path@@Base+0x3dbca0>
   429c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   429c4:	blls	9ca34 <full_module_path@@Base+0x234cc>
   429c8:	tstle	r5, sl, asr r0
   429cc:	ldcllt	0, cr11, [r0, #12]!
   429d0:	blcs	11e484 <full_module_path@@Base+0xa4f1c>
   429d4:	andcs	fp, r0, ip, lsl #31
   429d8:	str	r2, [fp, r1]!
   429dc:	ldrbtmi	r6, [r1], -fp, lsr #29
   429e0:			; <UNDEFINED> instruction: 0xf06fe7d7
   429e4:	strb	r0, [r9, r2]!
   429e8:	andeq	pc, r1, pc, rrx
   429ec:			; <UNDEFINED> instruction: 0xf06fe7e6
   429f0:	strb	r0, [r3, r4]!
   429f4:			; <UNDEFINED> instruction: 0xe7cc4639
   429f8:	stcl	7, cr15, [r2, #-780]	; 0xfffffcf4
   429fc:	andeq	r4, r2, r0, lsl #2
   42a00:	andeq	r0, r0, ip, lsr #7
   42a04:	andeq	r3, r2, r4, lsl #31
   42a08:	stmibvs	r3, {r3, r4, r6, r8, ip, sp, pc}^
   42a0c:	ldmdavs	sl, {r0, r1, r3, r6, r8, ip, sp, pc}
   42a10:	andle	r2, r1, sp, lsl #20
   42a14:	ldrbmi	r2, [r0, -r0]!
   42a18:	blx	fec5d980 <full_module_path@@Base+0xfebe4418>
   42a1c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   42a20:			; <UNDEFINED> instruction: 0xf06f4770
   42a24:	ldrbmi	r0, [r0, -r1]!
   42a28:	svclt	0x00182900
   42a2c:			; <UNDEFINED> instruction: 0xf0002800
   42a30:	push	{r0, r1, r5, r7, pc}
   42a34:			; <UNDEFINED> instruction: 0x460c41f0
   42a38:	vstrcs.16	s12, [r0, #-410]	; 0xfffffe66	; <UNPREDICTABLE>
   42a3c:	addshi	pc, r9, r0
   42a40:	blcs	5d274 <_dist_code@@Base+0xa6cc>
   42a44:	addshi	pc, r5, r0
   42a48:	bcs	5d378 <_dist_code@@Base+0xa7d0>
   42a4c:	addshi	pc, r1, r0
   42a50:			; <UNDEFINED> instruction: 0xf6414680
   42a54:	bvs	fe84f58c <full_module_path@@Base+0xfe7d6024>
   42a58:	ldrmi	r2, [r8, r1, lsl #2]
   42a5c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   42a60:	addhi	pc, sp, r0
   42a64:	svccs	0x00006b6f
   42a68:	bvs	1ab6bc4 <full_module_path@@Base+0x1a3d65c>
   42a6c:	bvs	90b278 <full_module_path@@Base+0x891d10>
   42a70:			; <UNDEFINED> instruction: 0xf101fa02
   42a74:	ldrmi	r6, [r8, r0, lsr #21]
   42a78:	rndeqs	f7, f4
   42a7c:	strbmi	r4, [r3], -r1, lsr #12
   42a80:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   42a84:			; <UNDEFINED> instruction: 0xf8d1d07e
   42a88:	tstcc	r0, r0
   42a8c:	stcmi	8, cr15, [ip], {81}	; 0x51
   42a90:			; <UNDEFINED> instruction: 0xf8513310
   42a94:			; <UNDEFINED> instruction: 0xf8510c08
   42a98:	ldrbmi	r2, [r1, #-3076]!	; 0xfffff3fc
   42a9c:	ldcgt	8, cr15, [r0], {67}	; 0x43
   42aa0:	stcmi	8, cr15, [ip], {67}	; 0x43
   42aa4:	stceq	8, cr15, [r8], {67}	; 0x43
   42aa8:	stccs	8, cr15, [r4], {67}	; 0x43
   42aac:	stmdavs	r8, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}^
   42ab0:	sbccc	pc, ip, #68157440	; 0x4100000
   42ab4:	strtmi	r6, [r9], -ip, lsl #16
   42ab8:			; <UNDEFINED> instruction: 0x46306058
   42abc:			; <UNDEFINED> instruction: 0xf7c3601c
   42ac0:	stclvs	12, cr14, [fp], #536	; 0x218
   42ac4:	adcvs	pc, r6, #20971520	; 0x1400000
   42ac8:			; <UNDEFINED> instruction: 0x61a6f506
   42acc:	ldmdale	r6, {r1, r3, r4, r7, r9, lr}
   42ad0:	sbcspl	pc, sp, r5, lsl #10
   42ad4:	addmi	r3, r3, #28
   42ad8:	stcvs	8, cr13, [r8, #-24]!	; 0xffffffe8
   42adc:	strmi	r1, [fp], #-2715	; 0xfffff565
   42ae0:	bne	fe11beb4 <full_module_path@@Base+0xfe0a294c>
   42ae4:	ldrvs	r4, [r3, #-1035]!	; 0xfffffbf5
   42ae8:	bne	fe6de69c <full_module_path@@Base+0xfe665134>
   42aec:	ldrbtvs	r4, [r2], sl, lsl #8
   42af0:	andcs	fp, r0, pc, asr #18
   42af4:			; <UNDEFINED> instruction: 0xf8c86377
   42af8:	pop	{r2, r3, r4, sp, lr}
   42afc:	mcrvs	1, 7, r8, cr11, cr0, {7}
   42b00:	strmi	r1, [sl], #-2714	; 0xfffff566
   42b04:	bvs	1b1c6d4 <full_module_path@@Base+0x1aa316c>
   42b08:	blvs	1a8b314 <full_module_path@@Base+0x1a11dac>
   42b0c:	addsmi	r4, sl, r8, lsr r6
   42b10:	mrrc	7, 12, pc, ip, cr3	; <UNPREDICTABLE>
   42b14:			; <UNDEFINED> instruction: 0xf104e7ed
   42b18:			; <UNDEFINED> instruction: 0x46210e30
   42b1c:			; <UNDEFINED> instruction: 0xf8d14643
   42b20:	tstcc	r0, r0
   42b24:	stcmi	8, cr15, [ip], {81}	; 0x51
   42b28:			; <UNDEFINED> instruction: 0xf8513310
   42b2c:			; <UNDEFINED> instruction: 0xf8510c08
   42b30:	ldrbmi	r2, [r1, #-3076]!	; 0xfffff3fc
   42b34:	ldcgt	8, cr15, [r0], {67}	; 0x43
   42b38:	stcmi	8, cr15, [ip], {67}	; 0x43
   42b3c:	stceq	8, cr15, [r8], {67}	; 0x43
   42b40:	stccs	8, cr15, [r4], {67}	; 0x43
   42b44:	stmdavs	r8, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}^
   42b48:	sbccc	pc, ip, #68157440	; 0x4100000
   42b4c:	strtmi	r6, [r9], -ip, lsl #16
   42b50:			; <UNDEFINED> instruction: 0x46306058
   42b54:			; <UNDEFINED> instruction: 0xf7c3601c
   42b58:	stclvs	12, cr14, [fp], #232	; 0xe8
   42b5c:	adcvs	pc, r6, #20971520	; 0x1400000
   42b60:			; <UNDEFINED> instruction: 0x61a6f506
   42b64:	adcsle	r4, r3, #805306377	; 0x30000009
   42b68:	bne	fe6de71c <full_module_path@@Base+0xfe6651b4>
   42b6c:	ldrbtvs	r4, [r2], sl, lsl #8
   42b70:			; <UNDEFINED> instruction: 0xf06fe7bf
   42b74:	strb	r0, [r0, r1]
   42b78:	andeq	pc, r1, pc, rrx
   42b7c:			; <UNDEFINED> instruction: 0xf06f4770
   42b80:	ldr	r0, [sl, r3]!
   42b84:	ldrdcc	lr, [r9], -r4
   42b88:			; <UNDEFINED> instruction: 0x47984631
   42b8c:	andeq	pc, r3, pc, rrx
   42b90:	svclt	0x0000e7b3
   42b94:	stmibvs	r3, {r6, r8, ip, sp, pc}^
   42b98:			; <UNDEFINED> instruction: 0xf503b133
   42b9c:	andcs	r5, r1, #2013265923	; 0x78000003
   42ba0:	andeq	pc, r2, pc, rrx
   42ba4:			; <UNDEFINED> instruction: 0x4770601a
   42ba8:	andeq	pc, r1, pc, rrx
   42bac:	svclt	0x00004770
   42bb0:	stmibvs	r3, {r4, r5, r7, r8, ip, sp, pc}^
   42bb4:	ldmdavs	sl, {r0, r1, r5, r7, r8, ip, sp, pc}
   42bb8:	biccc	pc, r4, r1, asr #12
   42bbc:	bcs	418d24 <full_module_path@@Base+0x39f7bc>
   42bc0:	andmi	lr, r0, pc, asr #20
   42bc4:	bcs	676bf0 <full_module_path@@Base+0x5fd688>
   42bc8:	ldrbmi	sp, [r0, -r0]!
   42bcc:	biccc	pc, r8, r1, asr #12
   42bd0:	ldmdapl	fp, {r1, r3, r4, sl, fp, sp, lr}^
   42bd4:	ldrmi	r1, [r8], #-2715	; 0xfffff565
   42bd8:	ldcvs	7, cr4, [fp], {112}	; 0x70
   42bdc:			; <UNDEFINED> instruction: 0x47704418
   42be0:			; <UNDEFINED> instruction: 0xf6cf2000
   42be4:	udf	#1807	; 0x70f
   42be8:	svcmi	0x00f0e92d
   42bec:	svcmi	0x00dfb0a3
   42bf0:	stcls	12, cr10, [ip, #-68]!	; 0xffffffbc
   42bf4:	stfeqp	f7, [r4], #-52	; 0xffffffcc
   42bf8:	ldrbtmi	r4, [pc], #-3805	; 42c00 <fchmod@plt+0x3c044>
   42bfc:	tstcs	r0, r4, lsl #2
   42c00:	movwls	r9, #42249	; 0xa509
   42c04:	strls	r4, [r8], #-1571	; 0xfffff9dd
   42c08:			; <UNDEFINED> instruction: 0x9d2d59be
   42c0c:			; <UNDEFINED> instruction: 0x96216836
   42c10:	streq	pc, [r0], -pc, asr #32
   42c14:	blne	100ca8 <full_module_path@@Base+0x87740>
   42c18:			; <UNDEFINED> instruction: 0xd1fb459c
   42c1c:	mcrls	1, 0, fp, cr4, cr10, {3}
   42c20:	strbeq	lr, [r2, -r6, lsl #22]
   42c24:	blcc	100d04 <full_module_path@@Base+0x8779c>
   42c28:	adcsmi	sl, r7, #557056	; 0x88000
   42c2c:	movteq	lr, #15105	; 0x3b01
   42c30:	mcrrne	8, 3, pc, r4, cr3	; <UNPREDICTABLE>
   42c34:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
   42c38:	mcrrne	8, 2, pc, r4, cr3	; <UNPREDICTABLE>
   42c3c:			; <UNDEFINED> instruction: 0xf10dd1f2
   42c40:	strcs	r0, [pc], -r2, ror #6
   42c44:	stmdbne	r2, {r0, r1, r4, r5, fp, ip, sp, lr, pc}
   42c48:	vmlscc.f16	s22, s3, s3	; <UNPREDICTABLE>
   42c4c:	stflsd	f5, [sl], {250}	; 0xfa
   42c50:	adcvc	pc, r0, #1325400064	; 0x4f000000
   42c54:	stmdavs	r3!, {r4, r5, r9, sl, lr}
   42c58:	tsteq	r8, r3, lsl #2	; <UNPREDICTABLE>
   42c5c:	andshi	r8, sl, lr, asr r0
   42c60:	tstcs	r1, r1, lsr #32
   42c64:	smullshi	r8, lr, sl, r0
   42c68:	andsvs	r9, r9, r9, lsl #22
   42c6c:	blmi	ff055778 <full_module_path@@Base+0xfefdc210>
   42c70:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   42c74:	blls	89cce4 <full_module_path@@Base+0x82377c>
   42c78:			; <UNDEFINED> instruction: 0xf040405a
   42c7c:	eorlt	r8, r3, r4, ror r1
   42c80:	svchi	0x00f0e8bd
   42c84:	svclt	0x00042e01
   42c88:	movteq	pc, #24845	; 0x610d	; <UNPREDICTABLE>
   42c8c:	andle	r4, sp, r7, lsr r6
   42c90:	movteq	pc, #24845	; 0x610d	; <UNPREDICTABLE>
   42c94:	ldrmi	r2, [r9], -r1, lsl #14
   42c98:	mul	r2, lr, r6
   42c9c:	adcsmi	r3, r7, #262144	; 0x40000
   42ca0:			; <UNDEFINED> instruction: 0xf831d003
   42ca4:	blcs	518b4 <undetermined_hostname@@Base+0x18>
   42ca8:			; <UNDEFINED> instruction: 0x4673d0f8
   42cac:			; <UNDEFINED> instruction: 0xf8332101
   42cb0:	bl	ff7fd8c0 <full_module_path@@Base+0xff784358>
   42cb4:	strble	r0, [ip], #-321	; 0xfffffebf
   42cb8:	mvnsle	r4, r3, ror #10
   42cbc:	mrcne	1, 3, fp, cr3, cr9, {1}
   42cc0:	movwcs	fp, #7960	; 0x1f18
   42cc4:	svclt	0x00082800
   42cc8:	blcs	4b8d4 <_IO_stdin_used@@Base+0x605c>
   42ccc:	blls	2b71d8 <full_module_path@@Base+0x23dc70>
   42cd0:			; <UNDEFINED> instruction: 0xf10d2100
   42cd4:			; <UNDEFINED> instruction: 0xf8ad0c66
   42cd8:			; <UNDEFINED> instruction: 0xf8d31066
   42cdc:	blls	27ace4 <full_module_path@@Base+0x20177c>
   42ce0:	ldmdaeq	ip, {r0, r1, r8, ip, sp, lr, pc}
   42ce4:			; <UNDEFINED> instruction: 0xf834460b
   42ce8:	strmi	r1, [fp], #-3842	; 0xfffff0fe
   42cec:	addslt	r4, fp, #160, 10	; 0x28000000
   42cf0:	svccc	0x0002f82c
   42cf4:			; <UNDEFINED> instruction: 0xb1b2d1f7
   42cf8:	strcs	r9, [r0], #-2308	; 0xfffff6fc
   42cfc:	subeq	lr, r2, #1024	; 0x400
   42d00:	blcc	100dcc <full_module_path@@Base+0x87864>
   42d04:			; <UNDEFINED> instruction: 0xf10db15b
   42d08:	bl	345f30 <full_module_path@@Base+0x2cc9c8>
   42d0c:			; <UNDEFINED> instruction: 0xf8330343
   42d10:			; <UNDEFINED> instruction: 0xf10ccc24
   42d14:			; <UNDEFINED> instruction: 0xf8230801
   42d18:			; <UNDEFINED> instruction: 0xf8258c24
   42d1c:	addmi	r4, sl, #28
   42d20:	streq	pc, [r1], #-260	; 0xfffffefc
   42d24:	ldrmi	sp, [r6, #492]!	; 0x1ec
   42d28:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
   42d2c:	ldrtmi	fp, [r6], r8, lsr #30
   42d30:			; <UNDEFINED> instruction: 0x467245be
   42d34:	shasxmi	fp, sl, r8
   42d38:	andls	r4, r2, #147	; 0x93
   42d3c:	tstlt	r0, #402653184	; 0x18000000
   42d40:	tstle	r9, r1, lsl #16
   42d44:			; <UNDEFINED> instruction: 0xf5b39b06
   42d48:	vrecps.f32	<illegal reg q11.5>, q0, <illegal reg q2.5>
   42d4c:	strdcs	r8, [r1], -lr
   42d50:			; <UNDEFINED> instruction: 0xf04fe78c
   42d54:			; <UNDEFINED> instruction: 0xe78930ff
   42d58:	movweq	pc, #8608	; 0x21a0	; <UNPREDICTABLE>
   42d5c:	blx	fed2957c <full_module_path@@Base+0xfecb0014>
   42d60:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   42d64:			; <UNDEFINED> instruction: 0xf5b2930e
   42d68:	svclt	0x00947f14
   42d6c:			; <UNDEFINED> instruction: 0xf0032300
   42d70:	blcs	4397c <fchmod@plt+0x3cdc0>
   42d74:	bmi	fe077528 <full_module_path@@Base+0xfdffdfc0>
   42d78:	ldrbtmi	r9, [sl], #-771	; 0xfffffcfd
   42d7c:			; <UNDEFINED> instruction: 0xf102920b
   42d80:	movwls	r0, #49984	; 0xc340
   42d84:	tstcs	r4, #4
   42d88:	strpl	lr, [fp, #-2509]	; 0xfffff633
   42d8c:	andls	r9, lr, r3, lsl #6
   42d90:	movweq	pc, #4512	; 0x11a0	; <UNPREDICTABLE>
   42d94:			; <UNDEFINED> instruction: 0xf383fab3
   42d98:	movwls	r0, #55643	; 0xd95b
   42d9c:	strcs	r9, [r0], #-2826	; 0xfffff4f6
   42da0:	ldrdhi	pc, [r8], -sp
   42da4:	bls	1d4858 <full_module_path@@Base+0x15b2f0>
   42da8:	ldmdavs	fp, {r0, r5, r7, r9, sl, lr}
   42dac:			; <UNDEFINED> instruction: 0xf04f4638
   42db0:	bcc	855bc <full_module_path@@Base+0xc054>
   42db4:	movwls	r9, #61959	; 0xf207
   42db8:			; <UNDEFINED> instruction: 0xf04f9301
   42dbc:	movwls	r3, #21503	; 0x53ff
   42dc0:	blpl	100eb4 <full_module_path@@Base+0x8794c>
   42dc4:	stc2	10, cr15, [r0], {95}	; 0x5f	; <UNPREDICTABLE>
   42dc8:			; <UNDEFINED> instruction: 0x1c6b9a03
   42dcc:	svclt	0x00384293
   42dd0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   42dd4:	addsmi	sp, r5, #872415232	; 0x34000000
   42dd8:	svclt	0x00274613
   42ddc:	blls	309898 <full_module_path@@Base+0x290330>
   42de0:			; <UNDEFINED> instruction: 0xf04f2500
   42de4:	svclt	0x00220e60
   42de8:	ands	pc, r5, r3, lsl r8	; <UNPREDICTABLE>
   42dec:			; <UNDEFINED> instruction: 0xf8339b0c
   42df0:	blx	2d6e4c <full_module_path@@Base+0x25d8e4>
   42df4:	movwls	pc, #776	; 0x308	; <UNPREDICTABLE>
   42df8:	blx	969600 <full_module_path@@Base+0x8f0098>
   42dfc:	blx	2ffa28 <full_module_path@@Base+0x2864c0>
   42e00:	ldrmi	pc, [r3], #-256	; 0xffffff00
   42e04:			; <UNDEFINED> instruction: 0xf06f1a5a
   42e08:	blx	103a1c <full_module_path@@Base+0x8a4b4>
   42e0c:	blls	bee14 <full_module_path@@Base+0x458ac>
   42e10:	orreq	lr, r2, #3072	; 0xc00
   42e14:	bne	14e961c <full_module_path@@Base+0x14700b4>
   42e18:	and	pc, r0, r3, lsl #17
   42e1c:	andgt	pc, r1, r3, lsl #17
   42e20:	strmi	r8, [r3], #-93	; 0xffffffa3
   42e24:	mrcne	1, 3, sp, cr11, cr7, {7}
   42e28:	vpmax.u8	d15, d3, d10
   42e2c:	andle	r4, r2, ip, lsl r2
   42e30:	andsmi	r0, ip, #5963776	; 0x5b0000
   42e34:			; <UNDEFINED> instruction: 0xb113d1fc
   42e38:	andsmi	r1, r4, sl, asr lr
   42e3c:	bge	8d3ed0 <full_module_path@@Base+0x85a968>
   42e40:	cmpeq	r7, r2, lsl #22
   42e44:	mcrrcs	8, 3, pc, r4, cr1	; <UNPREDICTABLE>
   42e48:	addslt	r3, r2, #4096	; 0x1000
   42e4c:	mcrrcs	8, 2, pc, r4, cr1	; <UNPREDICTABLE>
   42e50:	adcsmi	fp, r7, #819200	; 0xc8000
   42e54:			; <UNDEFINED> instruction: 0xf8bbd063
   42e58:	stmdbls	r4, {sp}
   42e5c:	andsvc	pc, r2, r1, lsr r8	; <UNPREDICTABLE>
   42e60:	addsmi	r9, r7, #8192	; 0x2000
   42e64:	bls	239280 <full_module_path@@Base+0x1bfd18>
   42e68:	streq	lr, [r2, #-2563]	; 0xfffff5fd
   42e6c:	addsmi	r9, r5, #20480	; 0x5000
   42e70:	bl	fea37284 <full_module_path@@Base+0xfe9bdd1c>
   42e74:	ldrmi	r0, [ip], -r9
   42e78:	bls	fcd08 <full_module_path@@Base+0x837a0>
   42e7c:			; <UNDEFINED> instruction: 0xf1b99901
   42e80:	svclt	0x00080f00
   42e84:	andcs	r4, r4, #152043520	; 0x9100000
   42e88:	vpmax.s8	d15, d8, d2
   42e8c:	bl	fea13970 <full_module_path@@Base+0xfe99a408>
   42e90:	ldrmi	r0, [r1], #-2057	; 0xfffff7f7
   42e94:	vpmax.s8	d15, d8, d10
   42e98:	strbmi	r9, [r0], -r1, lsl #2
   42e9c:	stmdbge	r2!, {r3, r4, r9, ip, lr, pc}
   42ea0:	cmpeq	r7, r1, lsl #22
   42ea4:	mcrrmi	8, 3, pc, r4, cr1	; <UNPREDICTABLE>
   42ea8:			; <UNDEFINED> instruction: 0x2c001b14
   42eac:	bls	27a2f4 <full_module_path@@Base+0x200d8c>
   42eb0:	bl	ca09c <full_module_path@@Base+0x50b34>
   42eb4:	and	r0, r4, r1, asr #2
   42eb8:	blcs	100f84 <full_module_path@@Base+0x87a1c>
   42ebc:			; <UNDEFINED> instruction: 0x2c001aa4
   42ec0:			; <UNDEFINED> instruction: 0xf108dd06
   42ec4:	rsbeq	r0, r4, r1, lsl #16
   42ec8:	andeq	lr, r8, #9216	; 0x2400
   42ecc:	mvnsle	r4, #536870923	; 0x2000000b
   42ed0:	blx	2e92f0 <full_module_path@@Base+0x26fd88>
   42ed4:	ldrmi	pc, [r1], #-520	; 0xfffffdf8
   42ed8:	tstls	r6, sp, lsl #20
   42edc:	svcvc	0x0055f5b1
   42ee0:	andcs	fp, r0, #148, 30	; 0x250
   42ee4:	andeq	pc, r1, #2
   42ee8:			; <UNDEFINED> instruction: 0xf47f2a00
   42eec:	bls	3eebb4 <full_module_path@@Base+0x37564c>
   42ef0:	svcvc	0x0014f5b1
   42ef4:	andcs	fp, r0, #148, 30	; 0x250
   42ef8:	andeq	pc, r1, #2
   42efc:			; <UNDEFINED> instruction: 0xf47f2a00
   42f00:	stcls	15, cr10, [pc], {38}	; 0x26
   42f04:	bl	169710 <full_module_path@@Base+0xf01a8>
   42f08:	strls	r0, [r5, #-389]	; 0xfffffe7b
   42f0c:	eorhi	pc, r5, r4, lsl #16
   42f10:			; <UNDEFINED> instruction: 0x9c021b12
   42f14:	umaalhi	r1, sl, r2, r0
   42f18:	ldrmi	r7, [ip], -ip, asr #32
   42f1c:	cmplt	r3, r0, asr r7
   42f20:	subcs	r9, r0, r1, lsl #24
   42f24:	orreq	lr, r3, r4, lsl #22
   42f28:	eoreq	pc, r3, r4, lsl #16
   42f2c:	andgt	pc, r1, r1, lsl #17
   42f30:	bls	1e3060 <full_module_path@@Base+0x169af8>
   42f34:	blls	40af3c <full_module_path@@Base+0x3919d4>
   42f38:	orreq	lr, r2, #3072	; 0xc00
   42f3c:	andsvs	r9, r3, sl, lsl #20
   42f40:	ldrmi	r9, [sl], -r9, lsl #22
   42f44:	andsvs	r9, r3, r2, lsl #22
   42f48:	blmi	37c990 <full_module_path@@Base+0x303428>
   42f4c:	andne	pc, r1, #64, 4
   42f50:	ldrbtmi	r9, [fp], #-13
   42f54:	andcs	r9, r0, #805306368	; 0x30000000
   42f58:			; <UNDEFINED> instruction: 0xf103920e
   42f5c:	biccc	r0, r0, #128, 4
   42f60:	movwls	r9, #49675	; 0xc20b
   42f64:			; <UNDEFINED> instruction: 0xf7c3e71a
   42f68:	svclt	0x0000ea8c
   42f6c:	andeq	r3, r2, sl, asr #26
   42f70:	andeq	r0, r0, ip, lsr #7
   42f74:	ldrdeq	r3, [r2], -r4
   42f78:	andeq	pc, r0, r2, lsl fp	; <UNPREDICTABLE>
   42f7c:	andeq	pc, r0, sl, lsr r9	; <UNPREDICTABLE>
   42f80:	svcmi	0x00f0e92d
   42f84:	ldrbcs	pc, [r6], #514	; 0x202	; <UNPREDICTABLE>
   42f88:	cmpmi	r0, #268435460	; 0x10000004	; <UNPREDICTABLE>
   42f8c:	bl	6f1a0 <file_old_total@@Base+0x5ef0>
   42f90:	stmiapl	r7, {r2, r7, r8, sl}^
   42f94:	bl	fee1d150 <full_module_path@@Base+0xfeda3be8>
   42f98:	strls	r0, [r1, #-3906]	; 0xfffff0be
   42f9c:	bl	79c44 <full_module_path@@Base+0x6dc>
   42fa0:			; <UNDEFINED> instruction: 0xf8310805
   42fa4:	vhadd.s8	d30, d1, d21
   42fa8:	subseq	r4, r3, r8, asr r9
   42fac:	bl	542d4 <_dist_code@@Base+0x172c>
   42fb0:	addsmi	r0, pc, #805306376	; 0x30000008
   42fb4:	blpl	1781304 <full_module_path@@Base+0x1707d9c>
   42fb8:	eorvs	pc, r5, r1, lsr r8	; <UNPREDICTABLE>
   42fbc:			; <UNDEFINED> instruction: 0xf8d2dd0a
   42fc0:	mrrcne	11, 6, ip, sl, cr0
   42fc4:	eorge	pc, ip, r1, lsr r8	; <UNPREDICTABLE>
   42fc8:	svclt	0x003c45b2
   42fcc:			; <UNDEFINED> instruction: 0x46654656
   42fd0:	andsle	sp, r4, r1, lsl #6
   42fd4:	ldrmi	r4, [r6, #1562]!	; 0x61a
   42fd8:	andsle	sp, sp, sl, lsl #6
   42fdc:	streq	lr, [r4], #2816	; 0xb00
   42fe0:	svceq	0x0042ebb7
   42fe4:	movteq	lr, #10831	; 0x2a4f
   42fe8:	vhadd.s8	q3, q1, <illegal reg q10.5>
   42fec:	ble	ff7cc34c <full_module_path@@Base+0xff752de4>
   42ff0:	bl	69bfc <file_old_total@@Base+0x94c>
   42ff4:	subvs	r0, r3, r4, lsl #1
   42ff8:	pop	{r0, r1, ip, sp, pc}
   42ffc:	bl	66fc4 <z_errmsg@@Base+0x7b4>
   43000:	bl	4581c <fchmod@plt+0x3ec60>
   43004:			; <UNDEFINED> instruction: 0xf81a0b0c
   43008:			; <UNDEFINED> instruction: 0xf81ba009
   4300c:	ldrbmi	fp, [r3, #9]
   43010:	uqadd8mi	fp, r5, r4
   43014:	bfi	r4, sl, #12, #19
   43018:			; <UNDEFINED> instruction: 0xf8981943
   4301c:			; <UNDEFINED> instruction: 0xf8136000
   43020:	addsmi	r3, lr, #9
   43024:	ubfx	sp, sl, #17, #4
   43028:	svcmi	0x00f0e92d
   4302c:			; <UNDEFINED> instruction: 0xf8dfb093
   43030:			; <UNDEFINED> instruction: 0x460a5454
   43034:	strmi	r6, [r4], -fp, lsl #17
   43038:	ldrbtmi	r9, [sp], #-257	; 0xfffffeff
   4303c:	strbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   43040:	ldrbmi	pc, [r0, -r1, asr #4]	; <UNPREDICTABLE>
   43044:	subsmi	pc, r4, r1, asr #4
   43048:	ldrdhi	pc, [r0], -r3
   4304c:	ldrtcs	pc, [sp], -r0, asr #4	; <UNPREDICTABLE>
   43050:	ldmvs	sp, {r0, r3, r5, r6, fp, ip, lr}^
   43054:	tstls	r1, r9, lsl #16
   43058:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   4305c:	andcs	r6, r0, #1114112	; 0x110000
   43060:			; <UNDEFINED> instruction: 0x51e24295
   43064:			; <UNDEFINED> instruction: 0xf5045026
   43068:	vmax.u8	d21, d16, d18
   4306c:			; <UNDEFINED> instruction: 0xf04f8202
   43070:			; <UNDEFINED> instruction: 0x463730ff
   43074:	mvfeqs	f7, f1
   43078:			; <UNDEFINED> instruction: 0x37183610
   4307c:			; <UNDEFINED> instruction: 0x46944613
   43080:	and	r4, fp, r1, lsl #13
   43084:	ldrmi	r3, [r9], r1, lsl #4
   43088:	bl	15b158 <full_module_path@@Base+0xe1bf0>
   4308c:			; <UNDEFINED> instruction: 0xf8c00082
   43090:			; <UNDEFINED> instruction: 0xf8073b5c
   43094:	movwcc	ip, #4099	; 0x1003
   43098:	mulle	r8, sp, r2
   4309c:	eoreq	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
   430a0:	mvnle	r2, r0, lsl #16
   430a4:	eoreq	pc, r3, lr, lsr #16
   430a8:	addsmi	r3, sp, #67108864	; 0x4000000
   430ac:	bcs	b788c <full_module_path@@Base+0x3e324>
   430b0:	andls	pc, ip, sp, asr #17
   430b4:	mvnhi	pc, r0, lsl #6
   430b8:			; <UNDEFINED> instruction: 0x63a8f241
   430bc:	streq	lr, [r2, r4, lsl #22]
   430c0:			; <UNDEFINED> instruction: 0xf50458e3
   430c4:	strls	r5, [r4, #-2485]	; 0xfffff64b
   430c8:	ldrbcc	pc, [ip, -r7, lsl #12]	; <UNPREDICTABLE>
   430cc:			; <UNDEFINED> instruction: 0xf1099d03
   430d0:	strmi	r0, [lr], ip, lsl #18
   430d4:	strbmi	r9, [r1], -r2, lsl #6
   430d8:	beq	7f21c <full_module_path@@Base+0x5cb4>
   430dc:			; <UNDEFINED> instruction: 0x46904613
   430e0:	svclt	0x00d32d01
   430e4:	movwcs	r3, #1281	; 0x501
   430e8:	strdeq	r4, [fp], r3	; <UNPREDICTABLE>
   430ec:			; <UNDEFINED> instruction: 0x4628bfda
   430f0:	bleq	13dd30 <full_module_path@@Base+0xc47c8>
   430f4:	bl	15495c <full_module_path@@Base+0xdb3f4>
   430f8:			; <UNDEFINED> instruction: 0xf8470c00
   430fc:			; <UNDEFINED> instruction: 0xf04f0f04
   43100:			; <UNDEFINED> instruction: 0xf8ab0001
   43104:	vhadd.s8	d16, d1, d0
   43108:			; <UNDEFINED> instruction: 0xf80c4058
   4310c:	teqlt	r1, r0
   43110:			; <UNDEFINED> instruction: 0xf8d9440b
   43114:	ldmdahi	fp, {}^	; <UNPREDICTABLE>
   43118:			; <UNDEFINED> instruction: 0xf8c91ac0
   4311c:	stmdblt	sl, {}	; <UNPREDICTABLE>
   43120:	ldrb	r2, [sp, r1, lsl #4]
   43124:	strbmi	r9, [r2], -r2, lsl #16
   43128:	bcs	a853c <full_module_path@@Base+0x2efd4>
   4312c:			; <UNDEFINED> instruction: 0xf1089d04
   43130:			; <UNDEFINED> instruction: 0xf10033ff
   43134:			; <UNDEFINED> instruction: 0xf1c830ff
   43138:			; <UNDEFINED> instruction: 0xf1020701
   4313c:	svclt	0x00c80201
   43140:	vcgt.s8	d18, d1, d0
   43144:	strmi	r6, [r3], #-3240	; 0xfffff358
   43148:	vmin.s8	q10, <illegal reg q0.5>, <illegal reg q8.5>
   4314c:	svclt	0x00c84050
   43150:			; <UNDEFINED> instruction: 0xf8442700
   43154:	ldrmi	r3, [r7], #-12
   43158:	blls	971fc <full_module_path@@Base+0x1dc94>
   4315c:			; <UNDEFINED> instruction: 0x461a107f
   43160:	subsvs	r9, r3, r3, lsl #22
   43164:			; <UNDEFINED> instruction: 0x4620463a
   43168:			; <UNDEFINED> instruction: 0xff0af7ff
   4316c:	mvnsle	r3, r1, lsl #30
   43170:	cmpmi	r0, #268435460	; 0x10000004	; <UNPREDICTABLE>
   43174:	stmibpl	r2!, {r2, r8, sl, ip, sp, lr, pc}
   43178:	ldmdami	r8, {r0, r6, r9, ip, sp, lr, pc}^
   4317c:	bl	199504 <full_module_path@@Base+0x11ff9c>
   43180:			; <UNDEFINED> instruction: 0xf1090a08
   43184:	strtmi	r0, [r2], #2324	; 0x914
   43188:	orreq	lr, r0, #4, 22	; 0x1000
   4318c:	blvc	18814e4 <full_module_path@@Base+0x1807f7c>
   43190:	andcs	r3, r1, #65536	; 0x10000
   43194:	blcc	17814e8 <full_module_path@@Base+0x1707f80>
   43198:			; <UNDEFINED> instruction: 0x46206030
   4319c:	blcc	18814b4 <full_module_path@@Base+0x1807f4c>
   431a0:	mcr2	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   431a4:	ldrdcc	pc, [r0], -r9
   431a8:	blcs	1881500 <full_module_path@@Base+0x1807f98>
   431ac:			; <UNDEFINED> instruction: 0x0c07eb04
   431b0:	bl	14ac18 <full_module_path@@Base+0xd16b0>
   431b4:	bl	143fc8 <full_module_path@@Base+0xcaa60>
   431b8:			; <UNDEFINED> instruction: 0xf8c30e02
   431bc:			; <UNDEFINED> instruction: 0xf8c97b58
   431c0:			; <UNDEFINED> instruction: 0xf8c30000
   431c4:			; <UNDEFINED> instruction: 0xf8312b54
   431c8:	bl	8f26c <full_module_path@@Base+0x15d04>
   431cc:			; <UNDEFINED> instruction: 0xf8310082
   431d0:	bl	af260 <full_module_path@@Base+0x35cf8>
   431d4:	ldrbmi	r0, [fp], #-1927	; 0xfffff879
   431d8:	eorcc	pc, r5, r1, lsr #16
   431dc:	andcc	pc, r8, lr, lsl r8	; <UNPREDICTABLE>
   431e0:	andcs	pc, r8, ip, lsl r8	; <UNPREDICTABLE>
   431e4:	svclt	0x002c429a
   431e8:	movwcc	r1, #7251	; 0x1c53
   431ec:	sbcslt	r2, fp, #268435456	; 0x10000000
   431f0:	blcc	c1220 <full_module_path@@Base+0x47cb8>
   431f4:	subhi	fp, r3, fp, lsr #5
   431f8:	rsbshi	r4, fp, r0, lsr #12
   431fc:	blpl	1881514 <full_module_path@@Base+0x1807fac>
   43200:			; <UNDEFINED> instruction: 0xf7ff3501
   43204:	ldmdavs	r0!, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   43208:	ldcle	8, cr2, [sp], #4
   4320c:	vmax.f32	d25, d1, d1
   43210:	stmdapl	r6!, {r2, r4, r6, lr}
   43214:	ldmdbcc	sl, {r2, r9, sl, ip, sp, lr, pc}^
   43218:	blgt	1881570 <full_module_path@@Base+0x1808008>
   4321c:	teqcc	sl, #4, 12	; 0x400000	; <UNPREDICTABLE>
   43220:			; <UNDEFINED> instruction: 0xf10668ba
   43224:	bl	151628 <full_module_path@@Base+0xd80c0>
   43228:	movwls	r0, #24198	; 0x5e86
   4322c:	strls	r6, [r6, #-2069]	; 0xfffff7eb
   43230:	strls	r6, [r4, #-2133]	; 0xfffff7ab
   43234:	ldmdbvs	r2, {r0, r2, r4, r7, fp, sp, lr}
   43238:	andhi	pc, r0, r4, asr #16
   4323c:	ldmdavs	pc!, {r3, r4, r5, fp, sp, lr}^	; <UNPREDICTABLE>
   43240:	strcs	r9, [r0, #-1282]	; 0xfffffafe
   43244:	blgt	1681584 <full_module_path@@Base+0x160801c>
   43248:	strbmi	r9, [pc], -r1, lsl #14
   4324c:	svcpl	0x0002f823
   43250:			; <UNDEFINED> instruction: 0xd1fb429f
   43254:	vstmiaeq	ip, {d14-d13}
   43258:	svcvc	0x000ff5b6
   4325c:	andpl	pc, r2, ip, lsr #17
   43260:	addshi	pc, r1, r0, lsl #6
   43264:	cfldr32pl	mvfx15, [r5], #16
   43268:	streq	lr, [r6], r4, lsl #22
   4326c:	blpl	fe900684 <full_module_path@@Base+0xfe88711c>
   43270:	stcls	6, cr4, [r6], {166}	; 0xa6
   43274:			; <UNDEFINED> instruction: 0xf60646e0
   43278:			; <UNDEFINED> instruction: 0xf10b3658
   4327c:			; <UNDEFINED> instruction: 0xf10c0b0c
   43280:			; <UNDEFINED> instruction: 0xf1080c08
   43284:			; <UNDEFINED> instruction: 0xf04f080c
   43288:	tstls	r7, r0, lsl #20
   4328c:	svcne	0x0004f856
   43290:	stmibeq	r1, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   43294:	streq	lr, [r9, #-2816]	; 0xfffff500
   43298:	bl	6544c <_dist_code@@Base+0x128a4>
   4329c:	ldmdahi	fp, {r0, r1, r7, r8, r9}^
   432a0:	addsmi	r3, sl, #67108864	; 0x4000000
   432a4:			; <UNDEFINED> instruction: 0xf10abfbc
   432a8:	ldrmi	r0, [r3], -r1, lsl #20
   432ac:	stcls	0, cr8, [r1, #-428]	; 0xfffffe54
   432b0:	blle	993cec <full_module_path@@Base+0x91a784>
   432b4:	strbeq	lr, [r3, -lr, lsl #22]
   432b8:	blpl	f8159c <full_module_path@@Base+0xf08034>
   432bc:			; <UNDEFINED> instruction: 0xf8a73501
   432c0:	vstrls	d5, [r2, #-240]	; 0xffffff10
   432c4:	strtmi	r4, [pc], -sp, lsl #5
   432c8:	blne	13b3238 <full_module_path@@Base+0x1339cd0>
   432cc:	strcs	r9, [r0, #-3844]	; 0xfffff0fc
   432d0:	eorne	pc, r1, r0, lsr r8	; <UNPREDICTABLE>
   432d4:			; <UNDEFINED> instruction: 0xf857bfd8
   432d8:			; <UNDEFINED> instruction: 0xf8dc5025
   432dc:	svclt	0x00d87000
   432e0:	blx	89856 <full_module_path@@Base+0x102ee>
   432e4:			; <UNDEFINED> instruction: 0xf8cc7303
   432e8:	mrslt	r3, (UNDEF: 76)
   432ec:			; <UNDEFINED> instruction: 0xf8d844a1
   432f0:			; <UNDEFINED> instruction: 0xf8b93000
   432f4:	ldrtmi	r7, [sp], #-2
   432f8:	strcc	pc, [r5, #-2817]	; 0xfffff4ff
   432fc:	andpl	pc, r0, r8, asr #17
   43300:	strhle	r4, [r3, #83]	; 0x53
   43304:	ldrbtmi	r9, [r4], -r7, lsl #18
   43308:	svceq	0x0000f1ba
   4330c:	bl	177400 <full_module_path@@Base+0xfde98>
   43310:	vadd.i8	q0, q1, q1
   43314:			; <UNDEFINED> instruction: 0xf10a5b9c
   43318:			; <UNDEFINED> instruction: 0xf1aa39ff
   4331c:			; <UNDEFINED> instruction: 0xf8b80702
   43320:	b	1412010 <full_module_path@@Base+0x1398aa8>
   43324:			; <UNDEFINED> instruction: 0xf0290b4b
   43328:			; <UNDEFINED> instruction: 0xf10b0901
   4332c:	bl	fea05b3c <full_module_path@@Base+0xfe98c5d4>
   43330:			; <UNDEFINED> instruction: 0xf1020909
   43334:	strtmi	r3, [r2], #3839	; 0xeff
   43338:	ldrbmi	fp, [r4], fp, lsl #22
   4333c:			; <UNDEFINED> instruction: 0xf83c4675
   43340:	strtmi	r3, [lr], -r2, lsl #26
   43344:	blcs	52750 <deflate_copyright@@Base+0x994>
   43348:	bl	177734 <full_module_path@@Base+0xfe1cc>
   4334c:	bl	144c6c <full_module_path@@Base+0xcb704>
   43350:	blcc	8486c <full_module_path@@Base+0xb304>
   43354:			; <UNDEFINED> instruction: 0xf8a545b9
   43358:			; <UNDEFINED> instruction: 0xf8b63b3c
   4335c:			; <UNDEFINED> instruction: 0xf1033b3c
   43360:			; <UNDEFINED> instruction: 0xf8a60302
   43364:			; <UNDEFINED> instruction: 0xf8b83b3c
   43368:			; <UNDEFINED> instruction: 0xf1033b3c
   4336c:			; <UNDEFINED> instruction: 0xf8a833ff
   43370:	suble	r3, r8, ip, lsr fp
   43374:	blcc	f0165c <full_module_path@@Base+0xe880f4>
   43378:	blcs	52f88 <_dist_code@@Base+0x3e0>
   4337c:			; <UNDEFINED> instruction: 0x4616d0dd
   43380:			; <UNDEFINED> instruction: 0xe7e24675
   43384:	stcls	6, cr4, [r5, #-324]	; 0xfffffebc
   43388:	ldrbcc	pc, [r8], #-1540	; 0xfffff9fc	; <UNPREDICTABLE>
   4338c:	movwcs	sl, #3593	; 0xe09
   43390:	svccs	0x0002f835
   43394:	adcmi	r4, ip, #318767104	; 0x13000000
   43398:	b	142fe0c <full_module_path@@Base+0x13b68a4>
   4339c:	addslt	r0, fp, #201326593	; 0xc000001
   433a0:	svccc	0x0002f826
   433a4:	blls	137b7c <full_module_path@@Base+0xbe614>
   433a8:	andcc	r4, r1, #27262976	; 0x1a00000
   433ac:	stcne	0, cr13, [sp, #-128]	; 0xffffff80
   433b0:	streq	lr, [r3, #2821]	; 0xb05
   433b4:	tstcc	r4, r2
   433b8:	andsle	r4, r9, sp, lsl #5
   433bc:	bcs	654ec <_dist_code@@Base+0x12944>
   433c0:	blge	4f77ac <full_module_path@@Base+0x47e244>
   433c4:	bl	10c3cc <full_module_path@@Base+0x92e64>
   433c8:			; <UNDEFINED> instruction: 0xf8330342
   433cc:	mcrrne	12, 2, r0, r6, cr4
   433d0:	stcvs	8, cr15, [r4], #-140	; 0xffffff74
   433d4:	movweq	pc, #4096	; 0x1000	; <UNPREDICTABLE>
   433d8:	b	1111be4 <full_module_path@@Base+0x109867c>
   433dc:	b	1403ff4 <full_module_path@@Base+0x138aa8c>
   433e0:	b	1403528 <full_module_path@@Base+0x1389fc0>
   433e4:	mvnsle	r0, r3, asr #8
   433e8:	tstcc	r4, fp
   433ec:	mvnle	r4, sp, lsl #5
   433f0:	blmi	995c90 <full_module_path@@Base+0x91c728>
   433f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   433f8:	blls	49d468 <full_module_path@@Base+0x423f00>
   433fc:	teqle	pc, sl, asr r0	; <UNPREDICTABLE>
   43400:	pop	{r0, r1, r4, ip, sp, pc}
   43404:	bcs	673cc <blocking_io@@Base+0x220>
   43408:			; <UNDEFINED> instruction: 0xf10bd0bd
   4340c:			; <UNDEFINED> instruction: 0xf5040b06
   43410:			; <UNDEFINED> instruction: 0x467759b5
   43414:	ldrd	pc, [r4], -sp
   43418:			; <UNDEFINED> instruction: 0xf10944a3
   4341c:	vmla.i8	d16, d0, d8
   43420:			; <UNDEFINED> instruction: 0x468a283d
   43424:	stcne	8, cr15, [r2, #-236]	; 0xffffff14
   43428:	vand	<illegal reg q5.5>, q12, <illegal reg q8.5>
   4342c:	strls	r2, [r1], #-1495	; 0xfffffa29
   43430:	streq	lr, [r5, #2820]	; 0xb04
   43434:	stcvs	8, cr15, [r4, #-340]	; 0xfffffeac
   43438:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   4343c:	blle	ffe94b1c <full_module_path@@Base+0xffe1b5b4>
   43440:	vstmiaeq	r6, {d14-d13}
   43444:			; <UNDEFINED> instruction: 0x3002f8bc
   43448:	mulle	sl, sl, r2
   4344c:	eorvs	pc, r6, r0, lsr r8	; <UNPREDICTABLE>
   43450:			; <UNDEFINED> instruction: 0xf8d91ad3
   43454:	blx	1d345e <full_module_path@@Base+0x159ef6>
   43458:			; <UNDEFINED> instruction: 0xf8c94303
   4345c:			; <UNDEFINED> instruction: 0xf8ac3000
   43460:	stmdbcc	r1, {r1, sp}
   43464:	stflsd	f5, [r1], {230}	; 0xe6
   43468:	svccs	0x0000463a
   4346c:	svccc	0x0001d08a
   43470:			; <UNDEFINED> instruction: 0xf04fe7d8
   43474:			; <UNDEFINED> instruction: 0x361033ff
   43478:	ldr	r9, [sp], -r3, lsl #6
   4347c:			; <UNDEFINED> instruction: 0xe66c4617
   43480:	svc	0x00fef7c2
   43484:	andeq	r3, r2, sl, lsl #18
   43488:	andeq	r0, r0, ip, lsr #7
   4348c:	andeq	r3, r2, r0, asr r5
   43490:	cfldrdne	mvd11, [r6], {240}	; 0xf0
   43494:			; <UNDEFINED> instruction: 0xf64f884c
   43498:	ldrshteq	r7, [r6], pc
   4349c:	bl	8e4a4 <full_module_path@@Base+0x14f3c>
   434a0:	svclt	0x00180306
   434a4:	subshi	r2, sp, r4, lsl #14
   434a8:	strcs	fp, [r3, -sl, lsl #30]
   434ac:	strcs	r2, [sl, #1287]	; 0x507
   434b0:	blle	108dcb8 <full_module_path@@Base+0x1014750>
   434b4:	movwcc	r2, #4864	; 0x1300
   434b8:			; <UNDEFINED> instruction: 0xf1a642ab
   434bc:	strtmi	r0, [r2], -r4, lsl #12
   434c0:	stmiahi	ip, {r1, r2, r3, sl, lr}^
   434c4:	ldclcc	0, cr15, [pc], #316	; 43608 <fchmod@plt+0x3ca4c>
   434c8:	addsmi	sp, r4, #102400	; 0x19000
   434cc:	adcsmi	sp, fp, #13
   434d0:	bl	79d2c <full_module_path@@Base+0x7c4>
   434d4:			; <UNDEFINED> instruction: 0xf8b50582
   434d8:	ldrtmi	r7, [fp], #-2684	; 0xfffff584
   434dc:	bcc	1f81778 <full_module_path@@Base+0x1f08210>
   434e0:	ldrmi	fp, [r4], r4, ror #6
   434e4:	strcs	r2, [r7, #-1796]	; 0xfffff8fc
   434e8:	addmi	r2, lr, #0, 6
   434ec:	andeq	pc, r4, #1073741824	; 0x40000000
   434f0:	movwcc	sp, #4130	; 0x1022
   434f4:	adcmi	r4, fp, #17825792	; 0x1100000
   434f8:	stmiahi	ip, {r1, r5, r9, sl, lr}^
   434fc:	tstlt	r2, #234496	; 0x39400
   43500:	svclt	0x001f4562
   43504:	streq	lr, [r2, #2816]	; 0xb00
   43508:	bcc	1f817e4 <full_module_path@@Base+0x1f0827c>
   4350c:			; <UNDEFINED> instruction: 0xf8a53301
   43510:			; <UNDEFINED> instruction: 0xf8b03a7c
   43514:	movwcc	r3, #6844	; 0x1abc
   43518:	bcc	fef817a0 <full_module_path@@Base+0xfef08238>
   4351c:	addsmi	fp, r4, #116, 2
   43520:	addmi	sp, lr, #-1073741769	; 0xc0000037
   43524:	andeq	pc, r4, #1073741824	; 0x40000000
   43528:			; <UNDEFINED> instruction: 0xf04f46a4
   4352c:			; <UNDEFINED> instruction: 0xf04f0703
   43530:			; <UNDEFINED> instruction: 0xf04f0506
   43534:	bicsle	r0, ip, r0, lsl #6
   43538:			; <UNDEFINED> instruction: 0x4770bcf0
   4353c:			; <UNDEFINED> instruction: 0x27034694
   43540:	movwcs	r2, #1418	; 0x58a
   43544:	blcs	2fd490 <full_module_path@@Base+0x283f28>
   43548:			; <UNDEFINED> instruction: 0xf8b0bfd5
   4354c:			; <UNDEFINED> instruction: 0xf8b03ac0
   43550:	movwcc	r3, #6852	; 0x1ac4
   43554:	svclt	0x00d43301
   43558:	bcc	ff0817e0 <full_module_path@@Base+0xff008278>
   4355c:	bcc	ff1817e4 <full_module_path@@Base+0xff10827c>
   43560:	svclt	0x0000e7dc
   43564:	svcmi	0x00f0e92d
   43568:			; <UNDEFINED> instruction: 0xf8b1b087
   4356c:			; <UNDEFINED> instruction: 0xf1b88002
   43570:	svclt	0x00150f00
   43574:	strcs	r2, [r3, #-1284]	; 0xfffffafc
   43578:	orrcs	r2, sl, #469762048	; 0x1c000000
   4357c:	vmlsl.s8	q9, d0, d0
   43580:			; <UNDEFINED> instruction: 0xf50080fb
   43584:	bl	99c60 <full_module_path@@Base+0x206f8>
   43588:	strmi	r0, [fp], r2, lsl #5
   4358c:	strbmi	r9, [ip], -r3, lsl #4
   43590:			; <UNDEFINED> instruction: 0xf1042100
   43594:			; <UNDEFINED> instruction: 0xf04f0218
   43598:			; <UNDEFINED> instruction: 0xf10934ff
   4359c:	andls	r0, r2, #28, 18	; 0x70000
   435a0:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   435a4:	andls	lr, r4, #3358720	; 0x334000
   435a8:			; <UNDEFINED> instruction: 0x6006f8bb
   435ac:	addsmi	r1, sl, #18944	; 0x4a00
   435b0:	ldrdhi	pc, [r0], -sp
   435b4:	ble	12e8dbc <full_module_path@@Base+0x126f854>
   435b8:	svclt	0x00084546
   435bc:	eorsle	r4, lr, r1, lsl r6
   435c0:	ble	1154070 <full_module_path@@Base+0x10dab08>
   435c4:			; <UNDEFINED> instruction: 0x7604e9dd
   435c8:	vstmiaeq	r8, {d14-d13}
   435cc:	bpl	1f818c4 <full_module_path@@Base+0x1f0835c>
   435d0:			; <UNDEFINED> instruction: 0xf8bc6839
   435d4:			; <UNDEFINED> instruction: 0xf8b64a7e
   435d8:	blx	1bb5e0 <full_module_path@@Base+0x142078>
   435dc:			; <UNDEFINED> instruction: 0xf1c4f301
   435e0:	b	1105e28 <full_module_path@@Base+0x108c8c0>
   435e4:	ldrbmi	r0, [r1, #-782]	; 0xfffffcf2
   435e8:	mnfeqdp	f7, f4
   435ec:	blx	414678 <full_module_path@@Base+0x39b110>
   435f0:	addslt	pc, fp, #2146304	; 0x20c000
   435f4:	ldrsbthi	fp, [r3], -ip
   435f8:	ldcle	0, cr6, [r4, #-228]	; 0xffffff1c
   435fc:	stmvs	r4, {r0, r6, r8, fp, sp, lr}
   43600:	mcrrne	0, 3, r8, fp, cr3
   43604:			; <UNDEFINED> instruction: 0xf8046143
   43608:	stmdbvs	r4, {r0, ip, pc}^
   4360c:	stclne	8, cr8, [r3], #-196	; 0xffffff3c
   43610:	stmvs	r3, {r0, r1, r6, r8, sp, lr}
   43614:	ldrpl	r0, [r9, #-2569]	; 0xfffff5f7
   43618:			; <UNDEFINED> instruction: 0xf1c3683b
   4361c:	ldrbtmi	r0, [r3], #-272	; 0xfffffef0
   43620:	eorshi	r4, r5, sp, lsl #2
   43624:	bcc	9b718 <full_module_path@@Base+0x221b0>
   43628:	blls	77d70 <curr_dir@@Base+0x9b0>
   4362c:	strvc	lr, [r4], -sp, asr #19
   43630:			; <UNDEFINED> instruction: 0xf0002b00
   43634:	strbmi	r8, [r4], -r4, lsr #1
   43638:	movwcs	r2, #29956	; 0x7504
   4363c:	adflss	f2, f3, f0
   43640:	andeq	pc, r4, #-1073741822	; 0xc0000002
   43644:			; <UNDEFINED> instruction: 0xf00045b3
   43648:			; <UNDEFINED> instruction: 0x46938097
   4364c:	cdpls	7, 0, cr14, cr1, cr12, {5}
   43650:	ldmdavs	r3!, {r1, r8, r9, sl, fp, ip, pc}
   43654:			; <UNDEFINED> instruction: 0xf1b8883d
   43658:			; <UNDEFINED> instruction: 0xf0000f00
   4365c:	strmi	r8, [r0, #149]!	; 0x95
   43660:	eorle	fp, r9, sp, lsr #4
   43664:	addeq	lr, r8, #0, 22
   43668:	bgt	1f81938 <full_module_path@@Base+0x1f083d0>
   4366c:	b	200193c <full_module_path@@Base+0x1f883d4>
   43670:	vst1.8	{d15-d16}, [r3], ip
   43674:	andseq	pc, r0, #-2147483597	; 0x80000033
   43678:	addsmi	r4, sl, #44, 6	; 0xb0000000
   4367c:	adclt	fp, r4, #1342177282	; 0x50000002
   43680:	smlawbhi	sl, r0, r2, pc	; <UNPREDICTABLE>
   43684:			; <UNDEFINED> instruction: 0xf1ae6943
   43688:			; <UNDEFINED> instruction: 0xf8d00910
   4368c:	strmi	lr, [sl], -r8
   43690:	mrrcne	0, 3, r8, r9, cr12
   43694:			; <UNDEFINED> instruction: 0xf80e6141
   43698:	stmdbvs	r4, {r0, r1, ip, lr}^
   4369c:	stmvs	r3, {r0, r3, r4, r5, fp, pc}
   436a0:	cmpvs	r5, r5, ror #24
   436a4:	ldrpl	r0, [r9, #-2569]	; 0xfffff5f7
   436a8:			; <UNDEFINED> instruction: 0xf1c36833
   436ac:	strbmi	r0, [fp], #-1296	; 0xfffffaf0
   436b0:			; <UNDEFINED> instruction: 0xf505fa4c
   436b4:	eorlt	r6, sp, #51	; 0x33
   436b8:	bmi	fef81980 <full_module_path@@Base+0xfef08418>
   436bc:	bne	ff001984 <full_module_path@@Base+0xfef8841c>
   436c0:	vseleq.f32	s30, s6, s8
   436c4:	ldfeqd	f7, [r0], {193}	; 0xc1
   436c8:	streq	lr, [lr, #-2629]	; 0xfffff5bb
   436cc:	blx	414d44 <full_module_path@@Base+0x39b7dc>
   436d0:	adclt	pc, sp, #2128	; 0x850
   436d4:	adcshi	pc, r2, r0, lsl #5
   436d8:	ldmdbcc	r0, {r0, r1, r6, r8, fp, sp, lr}
   436dc:	ldrdgt	pc, [r8], -r0
   436e0:	eorshi	r9, r5, r2, lsl #28
   436e4:	cmpvs	r5, sp, asr ip
   436e8:	and	pc, r3, ip, lsl #16
   436ec:	ldmdahi	r5!, {r0, r1, r6, r8, fp, sp, lr}
   436f0:			; <UNDEFINED> instruction: 0xf1036886
   436f4:			; <UNDEFINED> instruction: 0xf8c00e01
   436f8:	beq	bbb750 <full_module_path@@Base+0xb421e8>
   436fc:	cfstrsls	mvf5, [r1, #-980]	; 0xfffffc2c
   43700:			; <UNDEFINED> instruction: 0xf1c3682b
   43704:	ldrmi	r0, [r9], #-3600	; 0xfffff1f0
   43708:	vst1.16	{d15-d16}, [lr], r4
   4370c:	blx	41b7b8 <full_module_path@@Base+0x3a2250>
   43710:	stmdbcs	lr, {r2, r7, r9, sl, fp, ip, sp, lr, pc}
   43714:	andeq	pc, r3, #-2147483608	; 0x80000028
   43718:	addhi	pc, r4, r0, asr #6
   4371c:	stmdbvs	r5, {r1, r4, r7, r9, ip, sp, pc}^
   43720:	cdpls	8, 0, cr6, cr2, cr4, {4}
   43724:			; <UNDEFINED> instruction: 0xf101fa02
   43728:	tsteq	r1, lr, asr #20
   4372c:	andlt	r1, r9, #27392	; 0x6b00
   43730:	cmpvs	r3, r1, lsr r0
   43734:	stmdbvs	r4, {r0, r5, r6, r8, sl, ip, lr}^
   43738:	stmvs	r3, {r0, r4, r5, fp, pc}
   4373c:	cmpvs	r5, r5, ror #24
   43740:	ldrpl	r0, [r9, #-2569]	; 0xfffff5f7
   43744:	stmdavs	r3!, {r0, sl, fp, ip, pc}
   43748:	tsteq	r0, r3, asr #3	; <UNPREDICTABLE>
   4374c:	tstmi	sl, lr, lsl #22
   43750:	eorvs	r8, r3, r2, lsr r0
   43754:	orrslt	r9, r3, r0, lsl #22
   43758:	strbmi	r9, [r3, #-2816]	; 0xfffff500
   4375c:	svcge	0x006bf47f
   43760:			; <UNDEFINED> instruction: 0xf10b9e03
   43764:	sfmls	f0, 4, [r0], {4}
   43768:	ldrmi	r2, [r3, #1283]!	; 0x503
   4376c:	movweq	pc, #24655	; 0x604f	; <UNPREDICTABLE>
   43770:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   43774:	svcge	0x0069f47f
   43778:	pop	{r0, r1, r2, ip, sp, pc}
   4377c:			; <UNDEFINED> instruction: 0x46448ff0
   43780:	orrcs	r2, sl, #12582912	; 0xc00000
   43784:	ldrb	r2, [sl, -r0, lsl #2]
   43788:	mrrcle	10, 0, r2, fp, cr10
   4378c:	bmi	ff101a54 <full_module_path@@Base+0xff0884ec>
   43790:	bls	ff081a58 <full_module_path@@Base+0xff0084f0>
   43794:	ldfeqd	f7, [r0], {196}	; 0xc4
   43798:	vshl.s64	d4, d12, #0
   4379c:			; <UNDEFINED> instruction: 0xf8d080b0
   437a0:	blx	2bb7c8 <full_module_path@@Base+0x242260>
   437a4:			; <UNDEFINED> instruction: 0xf1a4fc03
   437a8:	stmdbvs	r3, {r4, r9, fp}^
   437ac:	b	136a7bc <full_module_path@@Base+0x12f1254>
   437b0:			; <UNDEFINED> instruction: 0xf1030505
   437b4:	eorlt	r0, sp, #256	; 0x100
   437b8:			; <UNDEFINED> instruction: 0xf8c08025
   437bc:			; <UNDEFINED> instruction: 0xf80ec014
   437c0:	stmdbvs	r5, {r0, r1, ip, lr}^
   437c4:	stclne	8, cr8, [fp], #-144	; 0xffffff70
   437c8:	stmvs	r3, {r0, r1, r6, r8, sp, lr}
   437cc:	ldrbpl	r0, [ip, #-2596]	; 0xfffff5dc
   437d0:	ldmdavs	ip, {r0, r8, r9, fp, ip, pc}
   437d4:	ldreq	pc, [r0, #-452]	; 0xfffffe3c
   437d8:	blx	1294930 <full_module_path@@Base+0x121b3c8>
   437dc:	andsvs	pc, ip, r5, lsl #18
   437e0:			; <UNDEFINED> instruction: 0xf989fa0f
   437e4:	ldclle	12, cr2, [ip, #-52]!	; 0xffffffcc
   437e8:	stmdbvs	r2, {r1, r8, fp, ip, sp}^
   437ec:	addlt	r6, r9, #8716288	; 0x850000
   437f0:	mrrcne	14, 0, r9, r3, cr2
   437f4:	vst1.8	{d15-d16}, [r4], r1
   437f8:	streq	lr, [r4], #-2633	; 0xfffff5b7
   437fc:	eorshi	fp, r4, r4, lsr #4
   43800:	strtpl	r6, [ip], #323	; 0x143
   43804:	ldmdahi	r2!, {r2, r6, r8, fp, sp, lr}
   43808:	stclne	8, cr6, [r5], #-524	; 0xfffffdf4
   4380c:	beq	4dbd28 <full_module_path@@Base+0x4627c0>
   43810:	cfstr32ls	mvfx5, [r1], {26}
   43814:			; <UNDEFINED> instruction: 0xf1c36823
   43818:	blcc	384060 <full_module_path@@Base+0x30aaf8>
   4381c:	eorshi	r4, r1, r1, lsl r1
   43820:	ldr	r6, [r7, r3, lsr #32]
   43824:	sfmne	f3, 1, [ip], {147}	; 0x93
   43828:			; <UNDEFINED> instruction: 0xf101fa03
   4382c:	b	13ea43c <full_module_path@@Base+0x1370ed4>
   43830:			; <UNDEFINED> instruction: 0xf8a30e01
   43834:	blls	bb83c <full_module_path@@Base+0x422d4>
   43838:	usada8	fp, ip, r0, r6
   4383c:	blls	948a8 <full_module_path@@Base+0x1b340>
   43840:			; <UNDEFINED> instruction: 0xe7666019
   43844:	bls	ff181b0c <full_module_path@@Base+0xff1085a4>
   43848:	bmi	ff201b10 <full_module_path@@Base+0xff1885a8>
   4384c:	vseleq.f32	s30, s6, s18
   43850:	ldfeqd	f7, [r0], {196}	; 0xc4
   43854:	streq	lr, [r5, #-2638]	; 0xfffff5b2
   43858:	blx	414ed0 <full_module_path@@Base+0x39b968>
   4385c:	adclt	pc, sp, #2128	; 0x850
   43860:	stmdbvs	r3, {r0, r2, r5, r6, r9, fp, ip, lr, pc}^
   43864:	beq	47fefc <full_module_path@@Base+0x406994>
   43868:	stmvs	r4, {r1, r9, sl, fp, ip, pc}
   4386c:	mrrcne	0, 3, r8, sp, cr5
   43870:			; <UNDEFINED> instruction: 0xf8046145
   43874:	stmdbvs	r5, {r0, r1, sp, lr, pc}^
   43878:	stclne	8, cr8, [fp], #-208	; 0xffffff30
   4387c:	stmvs	r3, {r0, r1, r6, r8, sp, lr}
   43880:	ldrbpl	r0, [ip, #-2596]	; 0xfffff5dc
   43884:	ldmdavs	ip, {r0, r8, r9, fp, ip, pc}
   43888:	mnfeqdm	f7, f4
   4388c:	blx	12949e4 <full_module_path@@Base+0x121b47c>
   43890:	andsvs	pc, ip, lr, lsl #28
   43894:	vmaxnm.f32	s30, s28, s30
   43898:	ldcle	12, cr2, [sl, #-36]!	; 0xffffffdc
   4389c:	stmdbvs	r2, {r1, r3, r8, fp, ip, sp}^
   438a0:	addlt	r6, r9, #8716288	; 0x850000
   438a4:	mrrcne	14, 0, r9, r3, cr2
   438a8:	vst1.8	{d15-d16}, [r4], r1
   438ac:	streq	lr, [r4], #-2638	; 0xfffff5b2
   438b0:	eorshi	fp, r4, r4, lsr #4
   438b4:	strtpl	r6, [ip], #323	; 0x143
   438b8:	ldmdahi	r2!, {r2, r6, r8, fp, sp, lr}
   438bc:	stclne	8, cr6, [r5], #-524	; 0xfffffdf4
   438c0:	beq	4dbddc <full_module_path@@Base+0x462874>
   438c4:	cfstr32ls	mvfx5, [r1], {26}
   438c8:			; <UNDEFINED> instruction: 0xf1c36823
   438cc:	blcc	284114 <full_module_path@@Base+0x20abac>
   438d0:	eorshi	r4, r1, r1, lsl r1
   438d4:	ldr	r6, [sp, -r3, lsr #32]!
   438d8:	stmdbls	r1, {r1, r3, r9, sl, lr}
   438dc:	andvs	r4, fp, r3, ror r4
   438e0:	bcc	13d490 <full_module_path@@Base+0xc3f28>
   438e4:	vstmiane	r1!, {d25}
   438e8:	blx	fe10216c <full_module_path@@Base+0xfe088c04>
   438ec:	vst1.8	{d15-d16}, [r4], sl
   438f0:	stmdbeq	r4, {r0, r3, r6, r9, fp, sp, lr, pc}
   438f4:	andls	pc, r0, r3, lsr #17
   438f8:	andsvs	r9, r9, r1, lsl #22
   438fc:	blx	2bd5ac <full_module_path@@Base+0x244044>
   43900:	ldrmi	pc, [ip], #-2307	; 0xfffff6fd
   43904:	b	12aa510 <full_module_path@@Base+0x1230fa8>
   43908:	blx	405d24 <full_module_path@@Base+0x38c7bc>
   4390c:	andsvs	pc, ip, r9, lsl #19
   43910:	bcc	33d6b8 <full_module_path@@Base+0x2c4150>
   43914:			; <UNDEFINED> instruction: 0x1de19b02
   43918:	blx	fe10219c <full_module_path@@Base+0xfe088c34>
   4391c:	vst1.8	{d15-d16}, [r4], sl
   43920:	vmlseq.f32	s28, s8, s28
   43924:	and	pc, r0, r3, lsr #17
   43928:	andsvs	r9, r9, r1, lsl #22
   4392c:	ldrmi	lr, [ip], #-1810	; 0xfffff8ee
   43930:	andsvs	r9, ip, r1, lsl #22
   43934:	svclt	0x0000e7b0
   43938:	svcmi	0x00f0e92d
   4393c:	cdppl	5, 11, cr15, cr5, cr0, {0}
   43940:	ldrvs	pc, [r8, #577]!	; 0x241
   43944:	blpl	11efb78 <full_module_path@@Base+0x1176610>
   43948:			; <UNDEFINED> instruction: 0x63bcf241
   4394c:	ldrdmi	pc, [r0], -lr
   43950:	blx	419c64 <full_module_path@@Base+0x3a06fc>
   43954:	smlabbls	r0, r6, fp, pc	; <UNPREDICTABLE>
   43958:	sfmcs	f1, 1, [r0], {4}
   4395c:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
   43960:	andcc	r4, r4, #119537664	; 0x7200000
   43964:			; <UNDEFINED> instruction: 0xf5009203
   43968:	bmi	ff1d8040 <full_module_path@@Base+0xff15ead8>
   4396c:	stclmi	6, cr4, [r6], {119}	; 0x77
   43970:	ldrbtmi	r3, [sl], #-1816	; 0xfffff8e8
   43974:			; <UNDEFINED> instruction: 0xf1019206
   43978:	andls	r0, r2, #24, 4	; 0x80000001
   4397c:	ldrbtmi	r4, [ip], #-2755	; 0xfffff53d
   43980:	ldfeqd	f7, [ip], {14}
   43984:	ldrbtmi	r2, [sl], #-1280	; 0xfffffb00
   43988:	bmi	ff0a81ac <full_module_path@@Base+0xff02ec44>
   4398c:	ldrbtmi	r9, [sl], #-1029	; 0xfffffbfb
   43990:	bmi	ff0681b8 <full_module_path@@Base+0xfefeec50>
   43994:	andls	r4, r9, #2046820352	; 0x7a000000
   43998:	bls	7ba70 <full_module_path@@Base+0x2508>
   4399c:	eorhi	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
   439a0:	streq	lr, [r4], #2818	; 0xb02
   439a4:	blx	265b34 <full_module_path@@Base+0x1ec5cc>
   439a8:			; <UNDEFINED> instruction: 0xf1c2fa03
   439ac:	b	11c3df4 <full_module_path@@Base+0x114a88c>
   439b0:	addsmi	r0, r9, #10485760	; 0xa00000
   439b4:	blx	fe2021fa <full_module_path@@Base+0xfe188c92>
   439b8:	vrshr.s64	d11, d22, #64
   439bc:	stmdbvs	r1, {r0, r2, r3, r6, r8, pc}^
   439c0:	tsteq	r0, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
   439c4:	mcrrne	8, 8, r6, ip, cr2
   439c8:	cmpvs	r4, lr, lsr r0
   439cc:	andlt	pc, r1, r2, lsl #16
   439d0:	ldmdahi	r9!, {r2, r6, r8, fp, sp, lr}
   439d4:	stclne	8, cr6, [r6], #-520	; 0xfffffdf8
   439d8:	beq	29bef8 <full_module_path@@Base+0x222990>
   439dc:			; <UNDEFINED> instruction: 0xf8dc5511
   439e0:			; <UNDEFINED> instruction: 0xf1c22000
   439e4:	ldrmi	r0, [r3], #-2832	; 0xfffff4f0
   439e8:	blx	342312 <full_module_path@@Base+0x2c8daa>
   439ec:			; <UNDEFINED> instruction: 0xf68bfa1f
   439f0:	blx	fe342236 <full_module_path@@Base+0xfe2c8cce>
   439f4:			; <UNDEFINED> instruction: 0xf8cc803e
   439f8:			; <UNDEFINED> instruction: 0xf8de3000
   439fc:	adcmi	r2, sl, #0
   43a00:	rscshi	pc, ip, r0, asr #4
   43a04:	eorslt	r9, r6, #12288	; 0x3000
   43a08:	bls	dda54 <full_module_path@@Base+0x644ec>
   43a0c:	andsne	pc, r5, r1, lsr r8	; <UNPREDICTABLE>
   43a10:	ldclpl	8, cr6, [r4, #-72]	; 0xffffffb8
   43a14:	stmdbcs	r0, {r0, r8, sl, ip, sp}
   43a18:	bls	1b7d1c <full_module_path@@Base+0x13e7b4>
   43a1c:	andhi	pc, r4, r2, lsl r8	; <UNPREDICTABLE>
   43a20:	vpmax.s8	d9, d8, d0
   43a24:			; <UNDEFINED> instruction: 0xf8321a01
   43a28:	bl	e7ad8 <full_module_path@@Base+0x6e570>
   43a2c:	ldmdahi	r2, {r1, r3, r7, r9}^
   43a30:	blx	14225c <full_module_path@@Base+0xc8cf4>
   43a34:	bleq	480144 <full_module_path@@Base+0x406bdc>
   43a38:	streq	lr, [sl], -r6, asr #20
   43a3c:	blx	4150b0 <full_module_path@@Base+0x39bb48>
   43a40:	svclt	0x00a8fa86
   43a44:	adcslt	r1, r6, #13762560	; 0xd20000
   43a48:			; <UNDEFINED> instruction: 0xf8ccbfa8
   43a4c:	ble	78ba54 <full_module_path@@Base+0x7124ec>
   43a50:	bcc	45df64 <full_module_path@@Base+0x3e49fc>
   43a54:	ldrdlt	pc, [r8], -r0
   43a58:	mrrcne	0, 3, r8, lr, cr14
   43a5c:			; <UNDEFINED> instruction: 0xf80b6146
   43a60:	stmdbvs	r3, {r0, r1, sp, pc}^
   43a64:			; <UNDEFINED> instruction: 0xa000f8b7
   43a68:	cmpvs	r6, lr, asr ip
   43a6c:	b	141dc8c <full_module_path@@Base+0x13a4724>
   43a70:			; <UNDEFINED> instruction: 0xf8062a1a
   43a74:			; <UNDEFINED> instruction: 0xf8dca003
   43a78:			; <UNDEFINED> instruction: 0xf1c33000
   43a7c:	ldrmi	r0, [sl], #-2576	; 0xfffff5f0
   43a80:	blx	3023ac <full_module_path@@Base+0x288e44>
   43a84:	andcs	pc, r0, ip, asr #17
   43a88:	blx	fe3022cc <full_module_path@@Base+0xfe288d64>
   43a8c:	bl	12a6ac <full_module_path@@Base+0xb1144>
   43a90:			; <UNDEFINED> instruction: 0xf8d80888
   43a94:			; <UNDEFINED> instruction: 0xb3ab3100
   43a98:	ldrsbhi	pc, [r4, #-136]!	; 0xffffff78	; <UNPREDICTABLE>
   43a9c:	ldreq	pc, [r0], -r3, asr #3
   43aa0:	bl	fe954500 <full_module_path@@Base+0xfe8daf98>
   43aa4:	adclt	r0, r4, #8, 8	; 0x8000000
   43aa8:			; <UNDEFINED> instruction: 0xf802fa04
   43aac:	ldmne	r2, {r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
   43ab0:	stmdaeq	r8, {r1, r3, r6, r9, fp, sp, lr, pc}
   43ab4:			; <UNDEFINED> instruction: 0xf8ccbfa8
   43ab8:	blx	40bac0 <full_module_path@@Base+0x392558>
   43abc:	blx	8424e4 <full_module_path@@Base+0x7c8f7c>
   43ac0:	ble	841ce8 <full_module_path@@Base+0x7c8780>
   43ac4:	blcc	45dfd4 <full_module_path@@Base+0x3e4a6c>
   43ac8:			; <UNDEFINED> instruction: 0xf8a76886
   43acc:			; <UNDEFINED> instruction: 0xf1028000
   43ad0:			; <UNDEFINED> instruction: 0xf8c00801
   43ad4:			; <UNDEFINED> instruction: 0xf8068014
   43ad8:	stmdbvs	r2, {r1, sp, pc}^
   43adc:			; <UNDEFINED> instruction: 0x8000f8b7
   43ae0:	cmpvs	r6, r6, asr ip
   43ae4:	b	141dd04 <full_module_path@@Base+0x13a479c>
   43ae8:			; <UNDEFINED> instruction: 0xf8062818
   43aec:			; <UNDEFINED> instruction: 0xf8dc8002
   43af0:			; <UNDEFINED> instruction: 0xf1c22000
   43af4:	ldrmi	r0, [sl], #-2576	; 0xfffff5f0
   43af8:	blx	302410 <full_module_path@@Base+0x288ea8>
   43afc:	andcs	pc, r0, ip, asr #17
   43b00:	blx	fe302344 <full_module_path@@Base+0xfe288ddc>
   43b04:	vmlals.f16	s6, s8, s2	; <UNPREDICTABLE>
   43b08:	svclt	0x009529ff
   43b0c:	blls	26a738 <full_module_path@@Base+0x1f11d0>
   43b10:	bl	109c84 <full_module_path@@Base+0x9071c>
   43b14:	svclt	0x009413d1
   43b18:			; <UNDEFINED> instruction: 0x31e8f893
   43b1c:	rsccc	pc, r8, #9633792	; 0x930000
   43b20:	strls	r0, [r1], #-156	; 0xffffff64
   43b24:	eorhi	pc, r3, r6, lsr r8	; <UNPREDICTABLE>
   43b28:	ldmne	r3!, {r0, r8, r9, fp, ip, pc}^
   43b2c:			; <UNDEFINED> instruction: 0xf602fa08
   43b30:	streq	lr, [r6], -sl, asr #20
   43b34:	blx	425ca8 <full_module_path@@Base+0x3ac740>
   43b38:	adcslt	pc, r6, #137216	; 0x21800
   43b3c:	ldmdbeq	r0, {r0, r1, r6, r7, r8, ip, sp, lr, pc}
   43b40:	vshl.s64	d4, d1, #0
   43b44:	stmdbvs	r2, {r1, r2, r3, r7, pc}^
   43b48:			; <UNDEFINED> instruction: 0xf8d03b10
   43b4c:	eorshi	r9, lr, r8
   43b50:	cmpvs	r6, r6, asr ip
   43b54:	andlt	pc, r2, r9, lsl #16
   43b58:	ldmdahi	lr!, {r1, r6, r8, fp, sp, lr}
   43b5c:			; <UNDEFINED> instruction: 0xf1026884
   43b60:			; <UNDEFINED> instruction: 0xf8c00a01
   43b64:	beq	debbbc <full_module_path@@Base+0xd72654>
   43b68:			; <UNDEFINED> instruction: 0xf8dc54a6
   43b6c:			; <UNDEFINED> instruction: 0xf1c22000
   43b70:	ldrmi	r0, [r3], #-2832	; 0xfffff4f0
   43b74:	blx	34249e <full_module_path@@Base+0x2c8f36>
   43b78:			; <UNDEFINED> instruction: 0xf68bfa1f
   43b7c:	blx	fe3423c2 <full_module_path@@Base+0xfe2c8e5a>
   43b80:			; <UNDEFINED> instruction: 0xf8cc803e
   43b84:	bls	20fb8c <full_module_path@@Base+0x196624>
   43b88:	ldrmi	r9, [r4], #-3073	; 0xfffff3ff
   43b8c:	mvncs	pc, #212, 16	; 0xd40000
   43b90:			; <UNDEFINED> instruction: 0xf43f2a00
   43b94:			; <UNDEFINED> instruction: 0xf8d4af32
   43b98:			; <UNDEFINED> instruction: 0xf1c26460
   43b9c:	addsmi	r0, ip, #16, 8	; 0x10000000
   43ba0:	smlatbeq	r6, r1, fp, lr
   43ba4:	blx	b05d0 <full_module_path@@Base+0x37068>
   43ba8:	b	13413bc <full_module_path@@Base+0x12c7e54>
   43bac:	blx	4053cc <full_module_path@@Base+0x38be64>
   43bb0:	adcslt	pc, r6, #137216	; 0x21800
   43bb4:	stmdbvs	r4, {r4, r6, r9, fp, ip, lr, pc}^
   43bb8:	tsteq	r0, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
   43bbc:	eorshi	r6, lr, r2, lsl #17
   43bc0:	cmpvs	r6, r6, ror #24
   43bc4:	andlt	pc, r4, r2, lsl #16
   43bc8:	ldmdahi	ip!, {r1, r2, r6, r8, fp, sp, lr}
   43bcc:	hvcvs	8642	; 0x21c2
   43bd0:	beq	95dde0 <full_module_path@@Base+0x8e4878>
   43bd4:			; <UNDEFINED> instruction: 0xf8dc5594
   43bd8:			; <UNDEFINED> instruction: 0xf1c22000
   43bdc:	ldrmi	r0, [r3], #-2832	; 0xfffff4f0
   43be0:	ldrdcs	pc, [r0], -lr
   43be4:	blx	3424f2 <full_module_path@@Base+0x2c8f8a>
   43be8:	blx	814698 <full_module_path@@Base+0x79b130>
   43bec:	blx	441620 <full_module_path@@Base+0x3c80b8>
   43bf0:	eorshi	pc, lr, fp, lsl #23
   43bf4:	andcc	pc, r0, ip, asr #17
   43bf8:	svcge	0x0004f63f
   43bfc:			; <UNDEFINED> instruction: 0xf8b29a00
   43c00:			; <UNDEFINED> instruction: 0xf8b21400
   43c04:	blx	8cc14 <full_module_path@@Base+0x136ac>
   43c08:			; <UNDEFINED> instruction: 0xf1c2f503
   43c0c:	b	1304c54 <full_module_path@@Base+0x128b6ec>
   43c10:	addsmi	r0, ip, #5120	; 0x1400
   43c14:			; <UNDEFINED> instruction: 0xf78bfa0f
   43c18:	blx	fe34249e <full_module_path@@Base+0xfe2c8f36>
   43c1c:	stmdbvs	r6, {r1, r2, r5, r9, fp, ip, lr, pc}^
   43c20:			; <UNDEFINED> instruction: 0x63b8f241
   43c24:	bcc	45de3c <full_module_path@@Base+0x3e48d4>
   43c28:	andlt	pc, r3, r0, lsr #16
   43c2c:	hvcvs	20933	; 0x51c5
   43c30:	ldrvs	pc, [ip, #577]!	; 0x241
   43c34:	stmdbvs	r7, {r0, r1, r2, r5, r7, r8, sl, ip, lr}^
   43c38:			; <UNDEFINED> instruction: 0x1c7e5ac4
   43c3c:	stmvs	r6, {r1, r2, r6, r8, sp, lr}
   43c40:	ldrbpl	r0, [r4, #2596]!	; 0xa24
   43c44:			; <UNDEFINED> instruction: 0xf1c45944
   43c48:	strtmi	r0, [r2], #-1552	; 0xfffff9f0
   43c4c:	cmppl	r2, r1, lsr r1
   43c50:	andlt	r5, fp, r1, asr #5
   43c54:	svchi	0x00f0e8bd
   43c58:	eorshi	r4, lr, r3, lsl r4
   43c5c:	andcc	pc, r0, ip, asr #17
   43c60:	ldrmi	lr, [r3], #-1739	; 0xfffff935
   43c64:			; <UNDEFINED> instruction: 0xf8cc803e
   43c68:	str	r3, [ip, r0]
   43c6c:			; <UNDEFINED> instruction: 0x61bcf241
   43c70:	ldrtvs	pc, [r8], #577	; 0x241	; <UNPREDICTABLE>
   43c74:			; <UNDEFINED> instruction: 0xf8204413
   43c78:	subpl	fp, r3, r4
   43c7c:	pop	{r0, r1, r3, ip, sp, pc}
   43c80:	svclt	0x00008ff0
   43c84:	andeq	pc, r0, sl, asr #32
   43c88:	andeq	pc, r0, lr, lsr r0	; <UNPREDICTABLE>
   43c8c:	andeq	pc, r0, r6, lsr r0	; <UNPREDICTABLE>
   43c90:	andeq	pc, r0, lr, lsr #32
   43c94:	andeq	pc, r0, r8, lsr #32
   43c98:			; <UNDEFINED> instruction: 0x63bcf241
   43c9c:	ldrtlt	r5, [r0], #-2243	; 0xfffff73d
   43ca0:	vldrle	d2, [r7, #-32]	; 0xffffffe0
   43ca4:			; <UNDEFINED> instruction: 0x63b8f241
   43ca8:	bpl	ff15e1b8 <full_module_path@@Base+0xff0e4c50>
   43cac:	mrrcne	8, 8, r6, r5, cr1
   43cb0:	strpl	r6, [ip], #325	; 0x145
   43cb4:	stmdbvs	r2, {r0, r1, r6, r7, r9, fp, ip, lr}^
   43cb8:	beq	71dec4 <full_module_path@@Base+0x6a495c>
   43cbc:	cmpvs	r4, r4, asr ip
   43cc0:	vshl.s8	d21, d11, d17
   43cc4:	vand	d22, d17, d24
   43cc8:	movwcs	r6, #700	; 0x2bc
   43ccc:	lfmlt	f5, 4, [r0], #-268	; 0xfffffef4
   43cd0:	ldrbmi	r5, [r0, -r3, lsl #1]!
   43cd4:			; <UNDEFINED> instruction: 0xddf42b00
   43cd8:	adcsvs	pc, r8, #268435460	; 0x10000004
   43cdc:	bpl	fe09e1f0 <full_module_path@@Base+0xfe024c88>
   43ce0:	mrrcne	8, 8, r6, ip, cr2
   43ce4:	ldrbpl	r6, [r1], #324	; 0x144
   43ce8:	svclt	0x0000e7eb
   43cec:	adcsvs	pc, ip, #268435460	; 0x10000004
   43cf0:	ldrbtlt	r5, [r0], #2179	; 0x883
   43cf4:	andsle	r2, r1, r0, lsl fp
   43cf8:	vstrle	d2, [sp, #-28]	; 0xffffffe4
   43cfc:			; <UNDEFINED> instruction: 0x61b8f241
   43d00:	bpl	119e214 <full_module_path@@Base+0x1124cac>
   43d04:	mrrcne	8, 8, r6, lr, cr4
   43d08:	strbtpl	r6, [r5], #326	; 0x146
   43d0c:	stmpl	r3, {r2, r6, r9, fp, ip, lr}
   43d10:	blcc	2465a8 <full_module_path@@Base+0x1cd040>
   43d14:	addpl	r5, r3, r4, asr #4
   43d18:			; <UNDEFINED> instruction: 0x4770bcf0
   43d1c:			; <UNDEFINED> instruction: 0x63b8f241
   43d20:	bpl	ff1de22c <full_module_path@@Base+0xff164cc4>
   43d24:	stmvs	r5, {sl, sp}
   43d28:	cmpvs	r7, pc, asr #24
   43d2c:	stmdbvs	r5, {r1, r2, r3, r5, r6, sl, ip, lr}^
   43d30:	stmvs	r6, {r0, r6, r7, r9, fp, ip, lr}
   43d34:	cmpvs	r7, pc, ror #24
   43d38:	ldrbpl	r0, [r1, #-2569]!	; 0xfffff5f7
   43d3c:	addpl	r5, r4, r4, asr #5
   43d40:			; <UNDEFINED> instruction: 0x4770bcf0
   43d44:			; <UNDEFINED> instruction: 0xf5004b25
   43d48:	ldrbtlt	r6, [r0], #-399	; 0xfffffe71
   43d4c:	strcs	r4, [r0], #-1147	; 0xfffffb85
   43d50:	ldrvs	pc, [r8, #577]!	; 0x241
   43d54:	ldrtvs	pc, [ip], r1, asr #4	; <UNPREDICTABLE>
   43d58:	blcc	882060 <full_module_path@@Base+0x808af8>
   43d5c:	addseq	pc, r4, #0, 2
   43d60:	blcs	682068 <full_module_path@@Base+0x608b00>
   43d64:			; <UNDEFINED> instruction: 0xf6005344
   43d68:			; <UNDEFINED> instruction: 0xf8c01288
   43d6c:			; <UNDEFINED> instruction: 0xf1032b24
   43d70:			; <UNDEFINED> instruction: 0x33280214
   43d74:	blcs	b8207c <full_module_path@@Base+0xb08b14>
   43d78:	blcc	e82080 <full_module_path@@Base+0xe08b18>
   43d7c:	orrpl	r4, r4, r2, lsr #12
   43d80:	strmi	r4, [r4], -r3, lsl #12
   43d84:	ldrbcs	pc, [ip, #-1536]!	; 0xfffffa00	; <UNPREDICTABLE>
   43d88:	blpl	c82090 <full_module_path@@Base+0xc08b28>
   43d8c:	addscs	pc, r4, r3, lsr #17
   43d90:	addmi	r3, fp, #4, 6	; 0x10000000
   43d94:			; <UNDEFINED> instruction: 0xf100d1fa
   43d98:			; <UNDEFINED> instruction: 0x46030178
   43d9c:			; <UNDEFINED> instruction: 0xf8a32200
   43da0:	movwcc	r2, #18824	; 0x4988
   43da4:	mvnsle	r4, fp, lsl #5
   43da8:	subeq	pc, ip, #0, 2
   43dac:			; <UNDEFINED> instruction: 0xf8a42300
   43db0:	strcc	r3, [r4], #-2684	; 0xfffff584
   43db4:			; <UNDEFINED> instruction: 0xd1fa4294
   43db8:	adcspl	pc, r5, #0, 10
   43dbc:			; <UNDEFINED> instruction: 0x61acf241
   43dc0:	strvs	pc, [r8, #577]!	; 0x241
   43dc4:	ldrtvs	pc, [r0], #577	; 0x241	; <UNPREDICTABLE>
   43dc8:	tstcs	r1, r3, asr #32
   43dcc:	tstpl	r3, r3, asr #2
   43dd0:	ldrne	pc, [r4], #2208	; 0x8a0
   43dd4:	andsvs	fp, r3, r0, ror ip
   43dd8:	svclt	0x00004770
   43ddc:	andeq	r5, r2, r4, asr #8
   43de0:	mvnsmi	lr, sp, lsr #18
   43de4:	cdpvs	2, 11, cr15, cr12, cr1, {2}
   43de8:	andvc	pc, lr, r0, asr r8	; <UNPREDICTABLE>
   43dec:	vqsub.s8	d27, d17, d11
   43df0:			; <UNDEFINED> instruction: 0x460e6cb8
   43df4:	andmi	pc, ip, r0, lsr r8	; <UNPREDICTABLE>
   43df8:			; <UNDEFINED> instruction: 0xf507fa03
   43dfc:	b	118fa38 <full_module_path@@Base+0x11164d0>
   43e00:	ldrmi	r0, [r4], -r4, lsl #10
   43e04:			; <UNDEFINED> instruction: 0xf885fa0f
   43e08:	sfmle	f3, 3, [r3, #-692]	; 0xfffffd4c
   43e0c:	stmvs	r2, {r0, r6, r8, fp, sp, lr}
   43e10:	andpl	pc, ip, r0, lsr #16
   43e14:	cmpvs	r5, sp, asr #24
   43e18:	andhi	pc, r1, r2, lsl #16
   43e1c:			; <UNDEFINED> instruction: 0xf8306945
   43e20:	stmvs	r1, {r2, r3, sp}
   43e24:	cmpvs	r7, pc, ror #24
   43e28:	strbpl	r0, [sl, #-2578]	; 0xfffff5ee
   43e2c:	andcs	pc, lr, r0, asr r8	; <UNPREDICTABLE>
   43e30:	tsteq	r0, r2, asr #3	; <UNPREDICTABLE>
   43e34:	tstmi	fp, sp, lsl #20
   43e38:	andcs	pc, lr, r0, asr #16
   43e3c:	andcc	pc, ip, r0, lsr #16
   43e40:			; <UNDEFINED> instruction: 0xff2af7ff
   43e44:	bicsmi	fp, pc, #805306382	; 0x3000000e
   43e48:	stmvs	r1, {r0, r2, r6, r8, fp, sp, lr}
   43e4c:	cmpvs	r2, sl, ror #24
   43e50:	andcs	pc, r7, #196, 6	; 0x10000003
   43e54:	mvnmi	r5, #314572800	; 0x12c00000
   43e58:	vmul.f<illegal width 8>	q11, <illegal reg q1.5>, d1[0]
   43e5c:	mcrrne	3, 0, r2, sp, cr7
   43e60:	stmvs	r5, {r0, r2, r6, r8, sp, lr}
   43e64:	stmdbvs	r2, {r1, r3, r5, r6, sl, ip, lr}^
   43e68:	mrrcne	8, 8, r6, r5, cr1
   43e6c:	strpl	r6, [pc], #325	; 43e74 <fchmod@plt+0x3d2b8>
   43e70:	stmvs	r1, {r1, r6, r8, fp, sp, lr}
   43e74:	cmpvs	r5, r5, asr ip
   43e78:	smlalbblt	r5, ip, fp, r4
   43e7c:	stmdbvs	r3, {r2, r4, r5, sl, lr}^
   43e80:	mrrcne	8, 8, r6, r9, cr2
   43e84:			; <UNDEFINED> instruction: 0xf8166141
   43e88:	adcmi	r1, r6, #1024	; 0x400
   43e8c:	ldrsble	r5, [r6, #65]!	; 0x41
   43e90:	ldrhhi	lr, [r0, #141]!	; 0x8d
   43e94:			; <UNDEFINED> instruction: 0xf8203703
   43e98:			; <UNDEFINED> instruction: 0xf840500c
   43e9c:	strb	r7, [pc, lr]
   43ea0:	svclt	0x0000e724
   43ea4:	vqshl.s8	<illegal reg q13.5>, q8, <illegal reg q8.5>
   43ea8:	stmdbpl	r3, {r2, r3, r4, r5, r7, sl, sp, lr}
   43eac:			; <UNDEFINED> instruction: 0x61b8f241
   43eb0:	strcs	r5, [r2, #-2630]	; 0xfffff5ba
   43eb4:	vpmax.s8	d15, d3, d5
   43eb8:	b	10ceaf4 <full_module_path@@Base+0x105558c>
   43ebc:	andslt	r0, r6, #1610612736	; 0x60000000
   43ec0:	sfmle	f3, 1, [lr, #-584]!	; 0xfffffdb8
   43ec4:	stmvs	r7, {r0, r1, r6, r8, fp, sp, lr}
   43ec8:	lfmne	f5, 2, [sl], {66}	; 0x42
   43ecc:	ldrbtpl	r6, [lr], #322	; 0x142
   43ed0:	bpl	111e3e0 <full_module_path@@Base+0x10a4e78>
   43ed4:	mrrcne	8, 8, r6, r7, cr6
   43ed8:	beq	71c3fc <full_module_path@@Base+0x6a2e94>
   43edc:	stmdbpl	r3, {r0, r1, r4, r5, r7, sl, ip, lr}
   43ee0:	andseq	pc, r0, #-1073741776	; 0xc0000030
   43ee4:	blcs	292b20 <full_module_path@@Base+0x2195b8>
   43ee8:			; <UNDEFINED> instruction: 0xf502fa45
   43eec:	subpl	r5, r5, #-1073741824	; 0xc0000000
   43ef0:	vmla.f32	d29, d1, d12
   43ef4:	stmdbvs	r3, {r3, r4, r5, r7, r9, sp, lr}^
   43ef8:	vpmax.s8	d21, d17, d6
   43efc:	stmvs	r4, {r2, r3, r4, r5, r7, r8, sp, lr}
   43f00:	cmpvs	r5, sp, asr ip
   43f04:	strbtpl	r2, [r6], #1280	; 0x500
   43f08:	bpl	fe11e420 <full_module_path@@Base+0xfe0a4eb8>
   43f0c:	stclne	8, cr6, [r7], #-536	; 0xfffffde8
   43f10:	beq	71c434 <full_module_path@@Base+0x6a2ecc>
   43f14:	stmdapl	r3, {r0, r1, r4, r5, r8, sl, ip, lr}^
   43f18:	blcc	298934 <full_module_path@@Base+0x21f3cc>
   43f1c:	ldcllt	0, cr5, [r0], #268	; 0x10c
   43f20:	movwcc	lr, #14052	; 0x36e4
   43f24:	blcs	298834 <full_module_path@@Base+0x21f2cc>
   43f28:	stflee	f5, [r2], #12
   43f2c:	adcsvs	pc, ip, #268435460	; 0x10000004
   43f30:	ldcllt	3, cr3, [r0], #28
   43f34:	ldrb	r5, [r9], r3, lsl #1
   43f38:	svcmi	0x00f0e92d
   43f3c:	beq	80608 <full_module_path@@Base+0x70a0>
   43f40:			; <UNDEFINED> instruction: 0xf8d04604
   43f44:	svclt	0x00180084
   43f48:	beq	c008c <full_module_path@@Base+0x46b24>
   43f4c:	stmdacs	r0, {r0, r1, r7, ip, sp, pc}
   43f50:	bleq	180360 <full_module_path@@Base+0x106df8>
   43f54:			; <UNDEFINED> instruction: 0x461d4616
   43f58:	vmax.u8	d20, d0, d15
   43f5c:			; <UNDEFINED> instruction: 0xf8d4816f
   43f60:			; <UNDEFINED> instruction: 0xf8dee000
   43f64:	blcs	d001c <full_module_path@@Base+0x56ab4>
   43f68:	teqhi	fp, r0	; <UNPREDICTABLE>
   43f6c:	tstcc	r8, r4, lsl #12	; <UNPREDICTABLE>
   43f70:			; <UNDEFINED> instruction: 0xf1044620
   43f74:			; <UNDEFINED> instruction: 0xf7ff0894
   43f78:			; <UNDEFINED> instruction: 0xf604f857
   43f7c:			; <UNDEFINED> instruction: 0xf6041988
   43f80:	strtmi	r3, [r0], -r4, lsr #2
   43f84:			; <UNDEFINED> instruction: 0xf850f7ff
   43f88:			; <UNDEFINED> instruction: 0xf8d44620
   43f8c:			; <UNDEFINED> instruction: 0x46412b1c
   43f90:	blx	2001f94 <full_module_path@@Base+0x1f88a2c>
   43f94:	blcs	a822ec <full_module_path@@Base+0xa08d84>
   43f98:			; <UNDEFINED> instruction: 0xf7ff4649
   43f9c:			; <UNDEFINED> instruction: 0xf504fa79
   43fa0:			; <UNDEFINED> instruction: 0xf7ff6133
   43fa4:			; <UNDEFINED> instruction: 0xf8dff841
   43fa8:	movwcs	r2, #62508	; 0xf42c
   43fac:	ldrbtmi	r2, [sl], #-18	; 0xffffffee
   43fb0:	rscmi	pc, r9, #536870912	; 0x20000000
   43fb4:			; <UNDEFINED> instruction: 0xf812e001
   43fb8:	bl	1523c4 <full_module_path@@Base+0xd8e5c>
   43fbc:			; <UNDEFINED> instruction: 0xf8b30383
   43fc0:	blcs	529c0 <_length_code@@Base>
   43fc4:			; <UNDEFINED> instruction: 0x81a5f040
   43fc8:	stmdacs	r2, {r0, fp, ip, sp}
   43fcc:			; <UNDEFINED> instruction: 0xf04fd1f3
   43fd0:			; <UNDEFINED> instruction: 0xf04f0e09
   43fd4:			; <UNDEFINED> instruction: 0xf2410c03
   43fd8:	vhsub.s8	d22, d17, d24
   43fdc:	stmiapl	r3!, {r2, r3, r5, r7, r8, sp, lr}
   43fe0:	movwcc	r5, #59489	; 0xe861
   43fe4:	tstcc	sl, r3, ror r4
   43fe8:	mvfeqe	f7, f3
   43fec:	stmiaeq	r9, {r0, r1, r5, r7, ip, lr}^
   43ff0:	vfnmaeq.f32	s29, s28, s30
   43ff4:	ldrbtmi	r4, [r3], -lr, lsl #11
   43ff8:	strmi	fp, [fp], -r8, lsr #30
   43ffc:	svclt	0x0034455b
   44000:			; <UNDEFINED> instruction: 0xf00a2300
   44004:	blcs	44c10 <fchmod@plt+0x3e054>
   44008:	orrhi	pc, r8, r0, asr #32
   4400c:	ldrdcs	pc, [r8], r4
   44010:	bvs	fef8091c <full_module_path@@Base+0xfef073b4>
   44014:	ldrtvs	pc, [r8], r1, asr #4	; <UNPREDICTABLE>
   44018:	andcc	pc, sl, r4, asr r8	; <UNPREDICTABLE>
   4401c:	svclt	0x00182a04
   44020:	svcpl	0x00a7458e
   44024:	tsthi	r8, r0, lsl #1	; <UNPREDICTABLE>
   44028:	vqrdmulh.s<illegal width 8>	d2, d0, d13
   4402c:	stfned	f0, [sl, #-548]!	; 0xfffffddc
   44030:			; <UNDEFINED> instruction: 0xf8441cde
   44034:	addslt	r6, r2, #10
   44038:	vpmax.u8	d15, d3, d2
   4403c:	andslt	r4, fp, #-335544320	; 0xec000000
   44040:	blne	a82398 <full_module_path@@Base+0xa08e30>
   44044:			; <UNDEFINED> instruction: 0xf8d42e0b
   44048:	tstls	r1, ip, lsl fp
   4404c:	strvc	pc, [r0, r2, lsr #11]
   44050:	orrshi	pc, r6, r0, asr #6
   44054:	stmdbvs	r1!, {r0, r1, r2, r3, r4, r5, r7, r9, ip, sp, pc}^
   44058:	cdpvs	2, 11, cr15, cr8, cr1, {2}
   4405c:			; <UNDEFINED> instruction: 0xf606fa07
   44060:	bleq	c046c <full_module_path@@Base+0x46f04>
   44064:	stmiavs	r6!, {r0, r1, r4, r5, r8, r9, lr}
   44068:	andslt	pc, r4, r4, asr #17
   4406c:	blvs	fef80978 <full_module_path@@Base+0xfef07410>
   44070:			; <UNDEFINED> instruction: 0xf824b21b
   44074:	ldrbtpl	r3, [r3], #-14
   44078:			; <UNDEFINED> instruction: 0xf8346963
   4407c:	stmiavs	r6!, {r1, r2, r3, ip}
   44080:	beq	c0494 <full_module_path@@Base+0x46f2c>
   44084:	andsge	pc, r4, r4, asr #17
   44088:	ldrbtpl	r0, [r1], #2569	; 0xa09
   4408c:	andne	pc, fp, r4, asr r8	; <UNPREDICTABLE>
   44090:	tsteq	r0, #1073741872	; 0x40000030	; <UNPREDICTABLE>
   44094:	tstmi	pc, fp, lsl #18
   44098:			; <UNDEFINED> instruction: 0xf844290b
   4409c:	eorslt	r1, lr, #11
   440a0:			; <UNDEFINED> instruction: 0x7004f8bd
   440a4:	cmnhi	ip, r0, asr #6	; <UNPREDICTABLE>
   440a8:	blx	21e63c <full_module_path@@Base+0x1a50d4>
   440ac:	teqmi	r1, #1073741824	; 0x40000000	; <UNPREDICTABLE>
   440b0:	cdpvs	2, 11, cr15, cr8, cr1, {2}
   440b4:	cmnvs	r6, lr, asr ip
   440b8:	andlt	r6, r9, #10878976	; 0xa60000
   440bc:	andne	pc, lr, r4, lsr #16
   440c0:	blvs	fef809cc <full_module_path@@Base+0xfef07464>
   440c4:	stmdbvs	r3!, {r0, r4, r5, r6, r7, sl, ip, lr}^
   440c8:	andne	pc, lr, r4, lsr r8	; <UNPREDICTABLE>
   440cc:			; <UNDEFINED> instruction: 0xf10368a6
   440d0:			; <UNDEFINED> instruction: 0xf8c40a01
   440d4:	beq	2ac12c <full_module_path@@Base+0x232bc4>
   440d8:			; <UNDEFINED> instruction: 0xf85454f1
   440dc:			; <UNDEFINED> instruction: 0xf1c1100b
   440e0:	stmdbcc	fp, {r4, r8, r9}
   440e4:	stmdbcs	ip, {r0, r1, r2, r3, r4, r8, lr}
   440e8:	andne	pc, fp, r4, asr #16
   440ec:	vqsub.u8	d27, d0, d31
   440f0:	acsnesz	f0, f1
   440f4:	vmla.i8	q11, <illegal reg q0.5>, <illegal reg q9.5>
   440f8:	adcslt	r6, r6, #184, 24	; 0xb800
   440fc:	beq	c0510 <full_module_path@@Base+0x46fa8>
   44100:	andsge	pc, r4, r4, asr #17
   44104:	bvs	fef80a10 <full_module_path@@Base+0xfef074a8>
   44108:			; <UNDEFINED> instruction: 0xf101fa06
   4410c:	stmiavs	r1!, {r0, r1, r2, r3, r8, r9, lr}
   44110:			; <UNDEFINED> instruction: 0xf824b23f
   44114:	strbpl	r7, [pc], #12	; 4411c <fchmod@plt+0x3d560>
   44118:			; <UNDEFINED> instruction: 0xf8346963
   4411c:	stmiavs	r1!, {r2, r3, ip, sp, lr}
   44120:	mvfeqs	f7, f3
   44124:	ands	pc, r4, r4, asr #17
   44128:	strbpl	r0, [pc], #2623	; 44130 <fchmod@plt+0x3d574>
   4412c:	andcc	pc, sl, r4, asr r8	; <UNPREDICTABLE>
   44130:	ldreq	pc, [r0, -r3, asr #3]
   44134:	teqmi	lr, ip, lsl #22
   44138:	andcc	pc, sl, r4, asr #16
   4413c:	mcrmi	2, 5, fp, cr6, cr1, {5}
   44140:	cfldr32pl	mvfx15, [r5], #16
   44144:	ldrbtmi	r2, [lr], #-1808	; 0xfffff8f0
   44148:	vmax.s8	q2, q11, q11
   4414c:			; <UNDEFINED> instruction: 0xf10c46d9
   44150:			; <UNDEFINED> instruction: 0xf10e0c18
   44154:	ldrtmi	r0, [r0], #-3612	; 0xfffff1e4
   44158:			; <UNDEFINED> instruction: 0xf8dee005
   4415c:			; <UNDEFINED> instruction: 0xf8bc3000
   44160:			; <UNDEFINED> instruction: 0xf8161000
   44164:	bl	162d70 <full_module_path@@Base+0xe9808>
   44168:	blcs	385f8c <full_module_path@@Base+0x30ca24>
   4416c:	bleq	140580 <full_module_path@@Base+0xc7018>
   44170:	bge	2002454 <full_module_path@@Base+0x1f88eec>
   44174:			; <UNDEFINED> instruction: 0xf703fa0a
   44178:	tsteq	r7, r1, asr #20
   4417c:	addlt	fp, r9, #-268435456	; 0xf0000000
   44180:			; <UNDEFINED> instruction: 0xf8acbfdc
   44184:			; <UNDEFINED> instruction: 0xf8ce1000
   44188:	ldcle	0, cr11, [fp, #-0]
   4418c:			; <UNDEFINED> instruction: 0xf8d46963
   44190:			; <UNDEFINED> instruction: 0xf8acb008
   44194:	mrane	r1, r9, acc0
   44198:			; <UNDEFINED> instruction: 0xf80b6161
   4419c:	stmdbvs	r7!, {r0, r1, ip, sp, lr}^
   441a0:			; <UNDEFINED> instruction: 0x1000f8bc
   441a4:	smcvs	12747	; 0x31cb
   441a8:	beq	29e43c <full_module_path@@Base+0x224ed4>
   441ac:			; <UNDEFINED> instruction: 0xf8de55d9
   441b0:			; <UNDEFINED> instruction: 0xf1c33000
   441b4:	blcc	3845fc <full_module_path@@Base+0x30b094>
   441b8:	blx	c2ae8 <full_module_path@@Base+0x49580>
   441bc:	andge	pc, r0, ip, lsr #17
   441c0:	andcc	pc, r0, lr, asr #17
   441c4:	strhle	r4, [r8, #32]
   441c8:	strtmi	r4, [r0], -r1, asr #12
   441cc:			; <UNDEFINED> instruction: 0xf9caf7ff
   441d0:	strbmi	r9, [r9], -r1, lsl #20
   441d4:			; <UNDEFINED> instruction: 0xf9c6f7ff
   441d8:	strbmi	r4, [r1], -sl, asr #12
   441dc:	blx	feb821e2 <full_module_path@@Base+0xfeb08c7a>
   441e0:	vhadd.s8	q15, q6, q10
   441e4:			; <UNDEFINED> instruction: 0xf104027f
   441e8:	vaddw.s8	q8, <illegal reg q15.5>, d0
   441ec:			; <UNDEFINED> instruction: 0x46a432ff
   441f0:			; <UNDEFINED> instruction: 0xf0124623
   441f4:	b	1407e00 <full_module_path@@Base+0x138e898>
   441f8:	andle	r0, r4, r2, asr r2
   441fc:			; <UNDEFINED> instruction: 0x0094f8b3
   44200:			; <UNDEFINED> instruction: 0xf0402800
   44204:	movwcc	r8, #16612	; 0x40e4
   44208:			; <UNDEFINED> instruction: 0xd1f24299
   4420c:	ldrhtcc	pc, [r8], r4	; <UNPREDICTABLE>
   44210:			; <UNDEFINED> instruction: 0xf8b4b983
   44214:	stmdblt	fp!, {r2, r3, r4, r5, r7, ip, sp}^
   44218:	strhcc	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
   4421c:			; <UNDEFINED> instruction: 0xf504b953
   44220:	and	r7, r1, r0, ror #4
   44224:	andle	r4, r6, r2, ror #10
   44228:			; <UNDEFINED> instruction: 0x3114f8bc
   4422c:	stfeqd	f7, [r4], {12}
   44230:	rscsle	r2, r7, r0, lsl #22
   44234:			; <UNDEFINED> instruction: 0xf8ce2301
   44238:	ldr	r3, [r7], ip, lsr #32
   4423c:	ldrbmi	r1, [fp, #-3411]	; 0xfffff2ad
   44240:	movwcs	fp, #3892	; 0xf34
   44244:	movweq	pc, #4106	; 0x100a	; <UNPREDICTABLE>
   44248:	cmnle	r7, r0, lsl #22
   4424c:			; <UNDEFINED> instruction: 0x63bcf241
   44250:	adcsvs	pc, r8, #268435460	; 0x10000004
   44254:	cdppl	8, 10, cr5, cr7, cr3, {7}
   44258:			; <UNDEFINED> instruction: 0xf1052b0d
   4425c:	sfmle	f0, 2, [r4, #-8]!
   44260:	stmdbvs	r1!, {r1, r4, r7, r9, ip, sp, pc}^
   44264:	adcsvs	pc, r8, r1, asr #4
   44268:	vpmax.u8	d15, d3, d2
   4426c:	teqmi	fp, #19968	; 0x4e00
   44270:	cmnvs	r6, r7, lsr #17
   44274:	ldrtvs	pc, [ip], r1, asr #4	; <UNPREDICTABLE>
   44278:	eorpl	fp, r3, #-1342177279	; 0xb0000001
   4427c:	stmdbvs	r7!, {r0, r1, r3, r4, r5, r6, sl, ip, lr}^
   44280:			; <UNDEFINED> instruction: 0x1c795a23
   44284:	stmiavs	r1!, {r0, r5, r6, r8, sp, lr}
   44288:	strbpl	r0, [fp, #2587]	; 0xa1b
   4428c:			; <UNDEFINED> instruction: 0xf1c359a3
   44290:	blcc	3846d8 <full_module_path@@Base+0x30b170>
   44294:			; <UNDEFINED> instruction: 0x51a3410a
   44298:	ldmdbmi	r0, {r1, r5, r9, ip, lr}^
   4429c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   442a0:	rscmi	pc, ip, #268435456	; 0x10000000
   442a4:	msrpl	(UNDEF: 100), r1
   442a8:	blx	12022ae <full_module_path@@Base+0x1188d46>
   442ac:	orrvs	pc, pc, r4, lsl #10
   442b0:	strtmi	r4, [r3], -r0, lsr #12
   442b4:			; <UNDEFINED> instruction: 0xf8a32200
   442b8:	movwcc	r2, #16532	; 0x4094
   442bc:			; <UNDEFINED> instruction: 0xd1fa4299
   442c0:	cmneq	r8, r4, lsl #2	; <UNPREDICTABLE>
   442c4:	andcs	r4, r0, #36700160	; 0x2300000
   442c8:	stmibcs	r8, {r0, r1, r5, r7, fp, ip, sp, lr, pc}
   442cc:	addsmi	r3, r9, #4, 6	; 0x10000000
   442d0:			; <UNDEFINED> instruction: 0xf104d1fa
   442d4:	movwcs	r0, #588	; 0x24c
   442d8:	bcc	1f82560 <full_module_path@@Base+0x1f08ff8>
   442dc:	addmi	r3, r2, #4
   442e0:	vand	<illegal reg q14.5>, <illegal reg q8.5>, q13
   442e4:			; <UNDEFINED> instruction: 0xf50461ac
   442e8:	strhtpl	r5, [r3], #-37	; 0xffffffdb
   442ec:	adcvs	pc, r8, r1, asr #4
   442f0:	asrsvs	pc, r1, #4	; <UNPREDICTABLE>
   442f4:	rsbpl	r5, r3, r3, lsr #32
   442f8:			; <UNDEFINED> instruction: 0xf8a42101
   442fc:	mulsvs	r3, r4, r4
   44300:	andlt	fp, r3, r5, lsl r9
   44304:	svchi	0x00f0e8bd
   44308:	andlt	r4, r3, r0, lsr #12
   4430c:	svcmi	0x00f0e8bd
   44310:			; <UNDEFINED> instruction: 0xf100e4c2
   44314:	bl	347320 <full_module_path@@Base+0x2cddb8>
   44318:	ldrb	r0, [ip], -ip, asr #28
   4431c:			; <UNDEFINED> instruction: 0x46394632
   44320:	strtmi	r4, [r0], -fp, lsr #12
   44324:	ldc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
   44328:	addslt	lr, r2, #192, 14	; 0x3000000
   4432c:			; <UNDEFINED> instruction: 0x61b8f241
   44330:	adcsvs	pc, ip, r1, asr #4
   44334:	movwcc	r4, #12442	; 0x309a
   44338:	eorpl	r4, r3, sl, lsr r3
   4433c:	str	r5, [ip, r2, ror #4]!
   44340:	stmdbvs	r2!, {r0, r3, r5, r8, sl, fp, ip}^
   44344:			; <UNDEFINED> instruction: 0xf102b289
   44348:			; <UNDEFINED> instruction: 0xf8c40b01
   4434c:	blx	b03a4 <full_module_path@@Base+0x36e3c>
   44350:	teqmi	fp, #201326592	; 0xc000000	; <UNPREDICTABLE>
   44354:	andslt	r6, fp, #10944512	; 0xa70000
   44358:	ldrtpl	r5, [fp], #931	; 0x3a3
   4435c:	stmiavs	r3!, {r1, r5, r7, r8, r9, fp, ip, lr}
   44360:	beq	4de900 <full_module_path@@Base+0x465398>
   44364:	smcvs	29127	; 0x71c7
   44368:			; <UNDEFINED> instruction: 0xf854559a
   4436c:			; <UNDEFINED> instruction: 0xf1c6600a
   44370:	mcrcc	3, 0, r0, cr13, cr0, {0}
   44374:	vpmax.u8	<illegal reg q7.5>, <illegal reg q1.5>, <illegal reg q0.5>
   44378:	andvs	pc, sl, r4, asr #16
   4437c:			; <UNDEFINED> instruction: 0xe65fb21b
   44380:	lfmne	f3, 3, [r1, #-764]!	; 0xfffffd04
   44384:	vmla.i8	d18, d1, d11
   44388:	blx	21fe80 <full_module_path@@Base+0x1a6918>
   4438c:			; <UNDEFINED> instruction: 0xf844f606
   44390:	b	11c83d0 <full_module_path@@Base+0x114ee68>
   44394:			; <UNDEFINED> instruction: 0xf8bd0603
   44398:	eorslt	r7, r6, #4
   4439c:	mcrge	7, 4, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
   443a0:	smlabbcc	r5, pc, r0, r4	; <UNPREDICTABLE>
   443a4:	stmdbcs	ip, {r1, r2, r3, r4, r5, r8, r9, lr}
   443a8:			; <UNDEFINED> instruction: 0x63bcf241
   443ac:	rscpl	fp, r1, r7, lsr r2
   443b0:	mrcge	7, 4, APSR_nzcv, cr15, cr15, {1}
   443b4:	streq	pc, [r4], -ip, lsr #3
   443b8:	vadd.f32	d17, d1, d11
   443bc:	adcslt	r6, r6, #188, 24	; 0xbc00
   443c0:	andcc	pc, ip, r4, asr #16
   443c4:			; <UNDEFINED> instruction: 0xf101fa06
   443c8:	addlt	r4, r9, #-469762048	; 0xe4000000
   443cc:	movwcs	lr, #1719	; 0x6b7
   443d0:	svclt	0x0000e731
   443d4:	andeq	lr, r0, lr, lsl #20
   443d8:	andeq	lr, r0, r6, ror r8
   443dc:	andeq	lr, r0, lr, lsl r7
   443e0:			; <UNDEFINED> instruction: 0x53b5f500
   443e4:	vqshl.s8	<illegal reg q13.5>, q8, <illegal reg q8.5>
   443e8:	vshl.s8	d22, d20, d17
   443ec:	stmdbpl	r7, {r3, r4, r7, r8, sl, sp, lr}
   443f0:	ldmdavs	ip, {r0, r2, r6, r8, fp, ip, lr}
   443f4:			; <UNDEFINED> instruction: 0xf8271c66
   443f8:	andsvs	r1, lr, r4, lsl r0
   443fc:	stmiblt	r9, {r1, r3, r5, r8, sl, ip, lr}
   44400:	addeq	lr, r2, #0, 22
   44404:			; <UNDEFINED> instruction: 0x1094f8b2
   44408:			; <UNDEFINED> instruction: 0xf8a23101
   4440c:	vqadd.s8	d17, d17, d4
   44410:	ldmdavs	sl, {r2, r3, r4, r7, r8, sp, lr}
   44414:	ldcllt	8, cr5, [r0], #268	; 0x10c
   44418:	bne	fe653024 <full_module_path@@Base+0xfe5d9abc>
   4441c:			; <UNDEFINED> instruction: 0xf080fab0
   44420:	ldrbmi	r0, [r0, -r0, asr #18]!
   44424:	vfma.f32	d20, d1, d2
   44428:	stmdbcc	r1, {r4, r5, r7, r9, sl, sp, lr}
   4442c:	ldrbtmi	r5, [ip], #-2437	; 0xfffff67b
   44430:			; <UNDEFINED> instruction: 0xf10529ff
   44434:	svclt	0x00980501
   44438:			; <UNDEFINED> instruction: 0x5ca21909
   4443c:	bl	174264 <full_module_path@@Base+0xfacfc>
   44440:	ldrdpl	r1, [r5, r1]
   44444:	addeq	lr, r2, #0, 22
   44448:	ldrpl	pc, [r8], #2226	; 0x8b2
   4444c:	streq	pc, [r1, #-261]	; 0xfffffefb
   44450:	ldrpl	pc, [r8], #2210	; 0x8a2
   44454:			; <UNDEFINED> instruction: 0xf891bf94
   44458:			; <UNDEFINED> instruction: 0xf89121e8
   4445c:	bl	4d004 <_IO_stdin_used@@Base+0x778c>
   44460:			; <UNDEFINED> instruction: 0xf8b20282
   44464:	smlabbcc	r1, r8, r9, r1
   44468:	stmibne	r8, {r1, r5, r7, fp, ip, sp, lr, pc}
   4446c:	svclt	0x0000e7cf
   44470:	andeq	lr, r0, lr, lsl #11
   44474:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   44478:	svclt	0x00004770
   4447c:	andeq	sl, r0, lr, lsl #20
   44480:			; <UNDEFINED> instruction: 0x47702095
   44484:			; <UNDEFINED> instruction: 0xf1c04b03
   44488:	ldrbtmi	r0, [fp], #-2
   4448c:	eoreq	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   44490:	svclt	0x00004770
   44494:	andeq	r2, r2, r2, lsl #7
   44498:			; <UNDEFINED> instruction: 0xf001fb02
   4449c:	ldmlt	ip!, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   444a0:			; <UNDEFINED> instruction: 0xf7c14608
   444a4:	svclt	0x0000bf5d
   444a8:	push	{r9, fp, sp}
   444ac:			; <UNDEFINED> instruction: 0x469943f8
   444b0:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
   444b4:			; <UNDEFINED> instruction: 0xf04fbfb8
   444b8:	blle	f508bc <full_module_path@@Base+0xed7354>
   444bc:	strmi	r4, [ip], -r7, lsl #12
   444c0:			; <UNDEFINED> instruction: 0x46494610
   444c4:	rscsvc	pc, r1, #82837504	; 0x4f00000
   444c8:			; <UNDEFINED> instruction: 0xf0012300
   444cc:	adcslt	pc, fp, #7929856	; 0x790000
   444d0:			; <UNDEFINED> instruction: 0xf584fa13
   444d4:	bl	14756c <full_module_path@@Base+0xce004>
   444d8:	blx	11453e <full_module_path@@Base+0x9afd6>
   444dc:	vmax.s8	d31, d8, d2
   444e0:	vrsra.s8	q8, <illegal reg q8.5>, #8
   444e4:	bne	fe0c5108 <full_module_path@@Base+0xfe04bba0>
   444e8:	rscsvc	pc, r1, pc, asr #12
   444ec:	movwne	pc, #27555	; 0x6ba3	; <UNPREDICTABLE>
   444f0:	blx	47466 <_IO_stdin_used@@Base+0x1bee>
   444f4:	ldrmi	r6, [sl], #-787	; 0xfffffced
   444f8:	mvnsvc	pc, #82837504	; 0x4f00000
   444fc:	teqlt	sp, r0, lsl r4
   44500:			; <UNDEFINED> instruction: 0xf64f1e6b
   44504:	addmi	r7, fp, #240, 2	; 0x3c
   44508:			; <UNDEFINED> instruction: 0xf5a5bf84
   4450c:	blcc	ffcd5310 <full_module_path@@Base+0xffc5bda8>
   44510:	mvnvc	pc, pc, asr #12
   44514:	smlabteq	r1, r0, r2, pc	; <UNPREDICTABLE>
   44518:	svclt	0x00884288
   4451c:	rsbsmi	pc, pc, r2, lsr #11
   44520:	rscsvc	pc, r0, #82837504	; 0x4f00000
   44524:	ldmcc	r1!, {r3, r7, r8, r9, sl, fp, ip, sp, pc}^
   44528:	svclt	0x00844290
   4452c:	rsbsmi	pc, pc, r0, lsr #11
   44530:	b	11128fc <full_module_path@@Base+0x1099394>
   44534:	ldmfd	sp!, {lr}
   44538:	svclt	0x000083f8
   4453c:	push	{r0, r9, fp, sp}
   44540:	b	1418508 <full_module_path@@Base+0x139efa0>
   44544:	addlt	r4, r6, #16, 10	; 0x4000000
   44548:	addshi	pc, r1, r0
   4454c:	stmdbcs	r0, {r0, sp}
   44550:	bcs	438708 <full_module_path@@Base+0x3bf1a0>
   44554:	vmla.i8	<illegal reg q14.5>, <illegal reg q0.5>, q14
   44558:	ldrbmi	r5, [r2, #-2735]	; 0xfffff551
   4455c:	addshi	pc, fp, r0, asr #4
   44560:	cdpeq	2, 7, cr15, cr1, cr8, {2}
   44564:	strpl	pc, [lr, r1, lsl #10]!
   44568:	cdpeq	2, 0, cr15, cr7, cr8, {6}
   4456c:	ldmibpl	r0!, {r0, r6, r9, ip, sp, lr, pc}
   44570:	ldmvc	r1!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^
   44574:			; <UNDEFINED> instruction: 0xf5a24694
   44578:	bcc	459034 <full_module_path@@Base+0x3dfacc>
   4457c:	ldreq	pc, [r0], #-257	; 0xfffffeff
   44580:	ldccc	8, cr15, [r0], {20}
   44584:			; <UNDEFINED> instruction: 0xf8143410
   44588:	ldrtmi	fp, [r3], #-3103	; 0xfffff3e1
   4458c:	ldceq	8, cr15, [lr], {20}
   44590:	ldcvs	8, cr15, [sp], {20}
   44594:	ldrbmi	r4, [r8], #-1179	; 0xfffffb65
   44598:			; <UNDEFINED> instruction: 0xf814445b
   4459c:	strmi	fp, [r3], #-3100	; 0xfffff3e4
   445a0:			; <UNDEFINED> instruction: 0xf8144430
   445a4:	strmi	r6, [r3], #-3099	; 0xfffff3e5
   445a8:			; <UNDEFINED> instruction: 0xf8144458
   445ac:	strmi	fp, [r3], #-3098	; 0xfffff3e6
   445b0:			; <UNDEFINED> instruction: 0xf8144430
   445b4:	strmi	r6, [r3], #-3097	; 0xfffff3e7
   445b8:			; <UNDEFINED> instruction: 0xf8144458
   445bc:	strmi	fp, [r3], #-3096	; 0xfffff3e8
   445c0:			; <UNDEFINED> instruction: 0xf8144430
   445c4:	strmi	r6, [r3], #-3095	; 0xfffff3e9
   445c8:			; <UNDEFINED> instruction: 0xf8144458
   445cc:	strmi	fp, [r3], #-3094	; 0xfffff3ea
   445d0:			; <UNDEFINED> instruction: 0xf8144430
   445d4:	strmi	r6, [r3], #-3093	; 0xfffff3eb
   445d8:			; <UNDEFINED> instruction: 0xf8144458
   445dc:	strmi	fp, [r3], #-3092	; 0xfffff3ec
   445e0:			; <UNDEFINED> instruction: 0xf8144430
   445e4:	strmi	r6, [r3], #-3091	; 0xfffff3ed
   445e8:			; <UNDEFINED> instruction: 0xf8144458
   445ec:	strmi	fp, [r3], #-3090	; 0xfffff3ee
   445f0:			; <UNDEFINED> instruction: 0xf8144430
   445f4:	strmi	r6, [r3], #-3089	; 0xfffff3ef
   445f8:	strmi	r4, [r3], #-1112	; 0xfffffba8
   445fc:	adcmi	r4, r7, #100663296	; 0x6000000
   44600:	ldrmi	r4, [sp], #-1075	; 0xfffffbcd
   44604:	blx	febf8cfe <full_module_path@@Base+0xfeb7f796>
   44608:	ldrbmi	r3, [r2, #-6]
   4460c:	movwmi	pc, #23470	; 0x5bae	; <UNPREDICTABLE>
   44610:	strbmi	r4, [pc], #-1097	; 44618 <fchmod@plt+0x3da5c>
   44614:	sbcscc	lr, r0, pc, asr #20
   44618:	ldrvs	pc, [r0], -r8, lsl #22
   4461c:	bicscc	lr, r3, #323584	; 0x4f000
   44620:	ldrpl	pc, [r3, #-2824]	; 0xfffff4f8
   44624:	bllt	fe8fa8c4 <full_module_path@@Base+0xfe88135c>
   44628:	andmi	lr, r5, r6, asr #20
   4462c:	svchi	0x00f0e8bd
   44630:	strmi	fp, [sl], #-306	; 0xfffffece
   44634:	blcc	c2680 <full_module_path@@Base+0x49118>
   44638:	ldrmi	r4, [lr], #-657	; 0xfffffd6f
   4463c:	mvnsle	r4, r5, lsr r4
   44640:	mvnsvc	pc, #82837504	; 0x4f00000
   44644:	vqsub.s8	d20, d24, d14
   44648:	vrsra.s8	q8, <illegal reg q8.5>, #8
   4464c:			; <UNDEFINED> instruction: 0xf64f0307
   44650:	svclt	0x008872f1
   44654:	ldrbtmi	pc, [pc], -r6, lsr #11	; <UNPREDICTABLE>
   44658:	movwne	pc, #23459	; 0x5ba3	; <UNPREDICTABLE>
   4465c:	cdpcc	15, 15, cr11, cr1, cr8, {4}
   44660:	blx	c75ca <full_module_path@@Base+0x4e062>
   44664:	b	11d9aac <full_module_path@@Base+0x1160544>
   44668:	pop	{r0, r2, lr}
   4466c:	stmdavc	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44670:	mvnsvc	pc, #82837504	; 0x4f00000
   44674:	addsmi	r4, lr, #369098752	; 0x16000000
   44678:	mvnsvc	pc, #82837504	; 0x4f00000
   4467c:			; <UNDEFINED> instruction: 0xf5a6bf84
   44680:	mrccc	6, 7, r4, cr1, cr15, {3}
   44684:	addsmi	r4, sp, #889192448	; 0x35000000
   44688:			; <UNDEFINED> instruction: 0xf5a5bf84
   4468c:	cfldr64cc	mvdx4, [r1, #508]!	; 0x1fc
   44690:	bcs	43e5c0 <full_module_path@@Base+0x3c5058>
   44694:			; <UNDEFINED> instruction: 0xf1a2d972
   44698:			; <UNDEFINED> instruction: 0xf1010710
   4469c:			; <UNDEFINED> instruction: 0xf0270420
   446a0:			; <UNDEFINED> instruction: 0xf1010c0f
   446a4:	ldmdbeq	pc!, {r4}	; <UNPREDICTABLE>
   446a8:			; <UNDEFINED> instruction: 0xf8104464
   446ac:	andscc	r3, r0, r0, lsl ip
   446b0:	ldcls	8, cr15, [pc], {16}
   446b4:	ldc	8, cr15, [lr], {16}
   446b8:			; <UNDEFINED> instruction: 0xf810441e
   446bc:	ldrtmi	r8, [r1], #3101	; 0xc1d
   446c0:	movweq	lr, #39686	; 0x9b06
   446c4:	streq	lr, [r9], -lr, lsl #22
   446c8:	ldc	8, cr15, [ip], {16}
   446cc:	ldrtmi	r4, [r3], #-1200	; 0xfffffb50
   446d0:	ldcvs	8, cr15, [fp], {16}
   446d4:	strbmi	r4, [r3], #-1222	; 0xfffffb3a
   446d8:	ldchi	8, cr15, [sl], {16}
   446dc:	ldrbtmi	r4, [r3], #-1142	; 0xfffffb8a
   446e0:	ldc	8, cr15, [r9], {16}
   446e4:	ldrtmi	r4, [r3], #-1200	; 0xfffffb50
   446e8:	ldcvs	8, cr15, [r8], {16}
   446ec:	strbmi	r4, [r3], #-1222	; 0xfffffb3a
   446f0:	ldchi	8, cr15, [r7], {16}
   446f4:	ldrbtmi	r4, [r3], #-1142	; 0xfffffb8a
   446f8:	ldc	8, cr15, [r6], {16}
   446fc:	ldrtmi	r4, [r3], #-1200	; 0xfffffb50
   44700:	ldcvs	8, cr15, [r5], {16}
   44704:	strbmi	r4, [r3], #-1222	; 0xfffffb3a
   44708:	ldchi	8, cr15, [r4], {16}
   4470c:	ldrbtmi	r4, [r3], #-1142	; 0xfffffb8a
   44710:	ldc	8, cr15, [r3], {16}
   44714:	ldrtmi	r4, [r3], #-1200	; 0xfffffb50
   44718:	ldcvs	8, cr15, [r2], {16}
   4471c:	strbmi	r4, [r3], #-1222	; 0xfffffb3a
   44720:	ldchi	8, cr15, [r1], {16}
   44724:	ldrbtmi	r4, [r3], #-1142	; 0xfffffb8a
   44728:	addmi	r4, r4, #855638016	; 0x33000000
   4472c:	ldrtmi	r4, [r3], #-1094	; 0xfffffbba
   44730:			; <UNDEFINED> instruction: 0xd1ba441d
   44734:	tsteq	r1, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
   44738:	bl	fe912344 <full_module_path@@Base+0xfe898ddc>
   4473c:	ldreq	r0, [r3, -ip, lsl #24]
   44740:	tstne	r7, r1, lsl #22
   44744:			; <UNDEFINED> instruction: 0xf10cd009
   44748:	bl	87754 <full_module_path@@Base+0xe1ec>
   4474c:			; <UNDEFINED> instruction: 0xf811030c
   44750:	addsmi	r2, r9, #1024	; 0x400
   44754:	ldrtmi	r4, [r5], #-1046	; 0xfffffbea
   44758:	vand	<illegal reg q14.5>, q12, <illegal reg q12.5>
   4475c:	vrsra.s8	q8, <illegal reg q8.5>, #8
   44760:			; <UNDEFINED> instruction: 0xf64f0307
   44764:	blx	fe920f32 <full_module_path@@Base+0xfe8a79ca>
   44768:	blx	fe904f8a <full_module_path@@Base+0xfe88ba22>
   4476c:	bleq	ff4c5388 <full_module_path@@Base+0xff44be20>
   44770:	ldrvs	pc, [r2], -r1, lsl #22
   44774:	blx	876ea <full_module_path@@Base+0xe182>
   44778:	smmla	r5, r3, r5, r5
   4477c:	cfstr32pl	mvfx15, [sp], #688	; 0x2b0
   44780:	ldfeqd	f7, [r1], {172}	; 0xac
   44784:	svclt	0x0000e7df
   44788:	svclt	0x0000e68e
   4478c:	svclt	0x0000e68c
   44790:			; <UNDEFINED> instruction: 0xb091b5f0
   44794:	strmi	r4, [sp], -r7, lsl #12
   44798:	cdpge	7, 0, cr9, cr1, cr4, {0}
   4479c:	sadd16mi	r4, ip, lr
   447a0:	ldrtmi	r9, [r0], -r1, lsl #4
   447a4:	ldrbtmi	r4, [pc], #-2589	; 447ac <fchmod@plt+0x3dbf0>
   447a8:	teqcs	r8, #589824	; 0x90000
   447ac:	ldmdavs	r2, {r1, r3, r4, r5, r7, fp, ip, lr}
   447b0:			; <UNDEFINED> instruction: 0xf04f920f
   447b4:	bmi	6c4fbc <full_module_path@@Base+0x64ba54>
   447b8:	ldrbtmi	r9, [sl], #-261	; 0xfffffefb
   447bc:	strls	r9, [r2], #-2326	; 0xfffff6ea
   447c0:	stmib	sp, {sl, sp}^
   447c4:	strls	r4, [fp], #-1033	; 0xfffffbf7
   447c8:	blx	fe2027c0 <full_module_path@@Base+0xfe189258>
   447cc:	cmplt	r0, r4, lsl #12
   447d0:	blmi	4d7028 <full_module_path@@Base+0x45dac0>
   447d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   447d8:	blls	41e848 <full_module_path@@Base+0x3a52e0>
   447dc:	tstle	r8, sl, asr r0
   447e0:	andslt	r4, r1, r0, lsr #12
   447e4:	strdcs	fp, [r4, -r0]
   447e8:			; <UNDEFINED> instruction: 0xf7fb4630
   447ec:	stmdacs	r1, {r0, r1, r2, r5, r8, r9, fp, ip, sp, lr, pc}
   447f0:	andle	r4, r7, r4, lsl #12
   447f4:			; <UNDEFINED> instruction: 0xf7fc4630
   447f8:			; <UNDEFINED> instruction: 0x2c00f933
   447fc:			; <UNDEFINED> instruction: 0xf06fbf08
   44800:	strb	r0, [r5, r4, lsl #8]!
   44804:	ldrtmi	r9, [r0], -r6, lsl #22
   44808:			; <UNDEFINED> instruction: 0xf7fc602b
   4480c:	strmi	pc, [r4], -r9, lsr #18
   44810:			; <UNDEFINED> instruction: 0xf7c1e7de
   44814:	svclt	0x0000ee36
   44818:	muleq	r2, lr, r1
   4481c:	andeq	r0, r0, ip, lsr #7
   44820:	andeq	sl, r0, sl, asr #13
   44824:	andeq	r2, r2, r0, ror r1
   44828:	addlt	fp, r2, r0, lsl r5
   4482c:	ldrbtcc	pc, [pc], #79	; 44834 <fchmod@plt+0x3dc78>	; <UNPREDICTABLE>
   44830:			; <UNDEFINED> instruction: 0xf7ff9400
   44834:	andlt	pc, r2, sp, lsr #31
   44838:	svclt	0x0000bd10
   4483c:	movweq	pc, #53504	; 0xd100	; <UNPREDICTABLE>
   44840:	tstcc	r0, #3072	; 0xc00
   44844:	orrscc	lr, r0, #3072	; 0xc00
   44848:	subsvs	lr, r0, r3, lsl #22
   4484c:	svclt	0x00004770
   44850:	svcmi	0x00f0e92d
   44854:	bmi	1d560ac <full_module_path@@Base+0x1cdcb44>
   44858:	blmi	1d560d4 <full_module_path@@Base+0x1cdcb6c>
   4485c:	ldrbtmi	fp, [sl], #-201	; 0xffffff37
   44860:	tstls	r5, r1, lsl #24
   44864:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   44868:			; <UNDEFINED> instruction: 0xf04f9347
   4486c:			; <UNDEFINED> instruction: 0xf1750300
   44870:	vsubw.s8	q8, q0, d0
   44874:			; <UNDEFINED> instruction: 0xf10d809b
   44878:			; <UNDEFINED> instruction: 0xf50d0a9c
   4487c:	andcs	r7, r1, #140, 24	; 0x8c00
   44880:	msrcc	R8_usr, r8
   44884:			; <UNDEFINED> instruction: 0x46534657
   44888:			; <UNDEFINED> instruction: 0x51b8f6ce
   4488c:			; <UNDEFINED> instruction: 0xf8439127
   44890:	strbmi	r2, [r3, #-3844]!	; 0xfffff0fc
   44894:	subeq	lr, r2, #323584	; 0x4f000
   44898:	vand	<illegal reg q14.5>, q12, <illegal reg q12.5>
   4489c:			; <UNDEFINED> instruction: 0xf6ce3220
   448a0:			; <UNDEFINED> instruction: 0xf10d52b8
   448a4:			; <UNDEFINED> instruction: 0xf8cd0e18
   448a8:	orrslt	lr, r2, r0, lsl r0
   448ac:	ldrbmi	r2, [r3], -r0, lsl #2
   448b0:			; <UNDEFINED> instruction: 0xf10307d6
   448b4:	svclt	0x00440304
   448b8:	stcvs	8, cr15, [r4], {83}	; 0x53
   448bc:	ldmdaeq	r2, {r0, r4, r5, r6, lr}^
   448c0:	strbmi	sp, [r7, #-502]!	; 0xfffffe0a
   448c4:	svcne	0x0004f84e
   448c8:			; <UNDEFINED> instruction: 0xf857d008
   448cc:	bcs	504e4 <_IO_stdin_used@@Base+0xac6c>
   448d0:	strbmi	sp, [r7, #-492]!	; 0xfffffe14
   448d4:			; <UNDEFINED> instruction: 0xf84e4611
   448d8:	mvnsle	r1, r4, lsl #30
   448dc:	coseqe	f7, #5.0
   448e0:	ldrbtmi	r9, [r0], r4, lsl #30
   448e4:	svccc	0x0004f857
   448e8:	rsbsle	r2, r6, r0, lsl #22
   448ec:	tstcs	r0, r7, lsl #20
   448f0:			; <UNDEFINED> instruction: 0xf10207de
   448f4:	svclt	0x00440204
   448f8:	stcvs	8, cr15, [r4], {82}	; 0x52
   448fc:	ldmdaeq	fp, {r0, r4, r5, r6, lr}^
   44900:	ldrmi	sp, [lr, #502]!	; 0x1f6
   44904:	svcne	0x0004f848
   44908:			; <UNDEFINED> instruction: 0xf8ddd1ec
   4490c:			; <UNDEFINED> instruction: 0x46778010
   44910:	svccc	0x0004f857
   44914:	subsle	r2, r4, r0, lsl #22
   44918:	ldrbmi	r2, [r2], -r0, lsl #2
   4491c:			; <UNDEFINED> instruction: 0xf10207de
   44920:	svclt	0x00440204
   44924:	stcvs	8, cr15, [r4], {82}	; 0x52
   44928:	ldmdaeq	fp, {r0, r4, r5, r6, lr}^
   4492c:	strbmi	sp, [r7, #-502]!	; 0xfffffe0a
   44930:	svcne	0x0004f848
   44934:			; <UNDEFINED> instruction: 0xf004d1ec
   44938:	movwls	r0, #769	; 0x301
   4493c:	movwls	r2, #4864	; 0x1300
   44940:	movwcs	lr, #2525	; 0x9dd
   44944:	cmple	lr, r3, lsl r3
   44948:	ldmdaeq	r4, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   4494c:	stmdbeq	r5!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   44950:	stmiavc	r5, {r3, r6, r9, fp, sp, lr, pc}^
   44954:	movweq	lr, #39512	; 0x9a58
   44958:	svcls	0x0004d026
   4495c:			; <UNDEFINED> instruction: 0xf85746f3
   44960:	blcs	54578 <_dist_code@@Base+0x19d0>
   44964:	bge	238a38 <full_module_path@@Base+0x1bf4d0>
   44968:	ldrbeq	r2, [lr, r0, lsl #2]
   4496c:	andeq	pc, r4, #-2147483648	; 0x80000000
   44970:			; <UNDEFINED> instruction: 0xf852bf44
   44974:	rsbsmi	r6, r1, r4, lsl #24
   44978:	mvnsle	r0, fp, asr r8
   4497c:			; <UNDEFINED> instruction: 0xf84b4577
   44980:	mvnle	r1, r4, lsl #30
   44984:	movweq	pc, #4104	; 0x1008	; <UNPREDICTABLE>
   44988:	movwcs	r9, #770	; 0x302
   4498c:	ldmib	sp, {r0, r1, r8, r9, ip, pc}^
   44990:	tstmi	r3, #134217728	; 0x8000000
   44994:	stmiaeq	r3!, {r3, r5, r8, ip, lr, pc}
   44998:	b	1108c48 <full_module_path@@Base+0x108f6e0>
   4499c:	ldrmi	r7, [r5], -r5, lsl #7
   449a0:	b	1556218 <full_module_path@@Base+0x14dccb0>
   449a4:	lslsle	r0, r5, #6
   449a8:	subsmi	r9, r8, r5, lsl #22
   449ac:	blmi	817234 <full_module_path@@Base+0x79dccc>
   449b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   449b4:	blls	121ea24 <full_module_path@@Base+0x11a54bc>
   449b8:	teqle	r3, sl, asr r0
   449bc:	pop	{r0, r3, r6, ip, sp, pc}
   449c0:	strbmi	r8, [r7, #-4080]!	; 0xfffff010
   449c4:			; <UNDEFINED> instruction: 0xf8484619
   449c8:			; <UNDEFINED> instruction: 0xd1a11f04
   449cc:	ldrbmi	lr, [r7, #-1971]!	; 0xfffff84d
   449d0:			; <UNDEFINED> instruction: 0xf84b4619
   449d4:	bicle	r1, r2, r4, lsl #30
   449d8:	ldrmi	lr, [lr, #2004]!	; 0x7d4
   449dc:			; <UNDEFINED> instruction: 0xf8484619
   449e0:			; <UNDEFINED> instruction: 0xf47f1f04
   449e4:			; <UNDEFINED> instruction: 0xe790af7f
   449e8:	sbcsle	r2, r4, r0, lsl #16
   449ec:	ldrbmi	r4, [r1], -r2, lsl #12
   449f0:	ldrbeq	r2, [r3, r0]
   449f4:	tsteq	r4, r1, lsl #2	; <UNPREDICTABLE>
   449f8:			; <UNDEFINED> instruction: 0xf851bf44
   449fc:	subsmi	r3, r8, r4, lsl #24
   44a00:	mvnsle	r0, r2, asr r8
   44a04:	stmdacs	r0, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   44a08:	stmdbge	r7, {r1, r2, r3, r4, r7, ip, lr, pc}
   44a0c:	andcs	r4, r0, r2, lsl #12
   44a10:			; <UNDEFINED> instruction: 0xf10107d7
   44a14:	svclt	0x00440104
   44a18:	stccc	8, cr15, [r4], {81}	; 0x51
   44a1c:	ldmdaeq	r2, {r3, r4, r6, lr}^
   44a20:			; <UNDEFINED> instruction: 0xe791d1f6
   44a24:	stc	7, cr15, [ip, #-772]!	; 0xfffffcfc
   44a28:	andeq	r2, r2, r6, ror #1
   44a2c:	andeq	r0, r0, ip, lsr #7
   44a30:	muleq	r2, r4, pc	; <UNPREDICTABLE>
   44a34:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   44a38:	svclt	0x00004770
   44a3c:	andeq	lr, r0, r6, lsr sl
   44a40:			; <UNDEFINED> instruction: 0xf0002900
   44a44:	push	{r1, r3, r4, r6, r8, pc}
   44a48:	bicmi	r4, r4, #240, 14	; 0x3c00000
   44a4c:			; <UNDEFINED> instruction: 0x0788b192
   44a50:	stmiami	ip!, {r1, r4, ip, lr, pc}
   44a54:	and	r4, r1, r8, ror r4
   44a58:	andle	r0, sp, fp, lsl #15
   44a5c:	blcc	c2aa8 <full_module_path@@Base+0x49540>
   44a60:	b	fe11326c <full_module_path@@Base+0xfe099d04>
   44a64:	sbcslt	r0, fp, #4, 6	; 0x10000000
   44a68:	eorcc	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   44a6c:	ldrcs	lr, [r4], #-2691	; 0xfffff57d
   44a70:	mvnmi	sp, #-2147483588	; 0x8000003c
   44a74:			; <UNDEFINED> instruction: 0x87f0e8bd
   44a78:	vpmin.s8	d18, d0, d15
   44a7c:			; <UNDEFINED> instruction: 0xf1a28102
   44a80:	blmi	fe886308 <full_module_path@@Base+0xfe80cda0>
   44a84:	andseq	pc, pc, r6, lsr #32
   44a88:	stfeqp	f7, [r0], {1}
   44a8c:	ldmdbeq	r6!, {r0, r1, r3, r4, r5, r6, sl, lr}^
   44a90:			; <UNDEFINED> instruction: 0xf1014484
   44a94:			; <UNDEFINED> instruction: 0xf8550520
   44a98:	strcc	r0, [r0, #-3104]!	; 0xfffff3e0
   44a9c:	vmla.i<illegal width 8>	q10, q0, d0[4]
   44aa0:	sbclt	r2, r4, #7, 28	; 0x70
   44aa4:	ldmdavs	r0, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   44aa8:	strbvc	pc, [r0], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
   44aac:	cfsh32vc	mvfx15, mvfx0, #14
   44ab0:	eorvc	pc, r8, r3, asr r8	; <UNPREDICTABLE>
   44ab4:	andmi	pc, r7, r0, asr #7
   44ab8:	eormi	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   44abc:	addvc	pc, r0, r0, lsl #10
   44ac0:	eor	pc, lr, r3, asr r8	; <UNPREDICTABLE>
   44ac4:			; <UNDEFINED> instruction: 0xf855407c
   44ac8:	rsbmi	r7, r7, ip, lsr ip
   44acc:	eormi	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   44ad0:	streq	lr, [lr, -r7, lsl #21]
   44ad4:	vmvn.i32	q10, #204	; 0x000000cc
   44ad8:	blx	18102fc <full_module_path@@Base+0x1796d94>
   44adc:	b	1442cf4 <full_module_path@@Base+0x13c978c>
   44ae0:			; <UNDEFINED> instruction: 0xf5086914
   44ae4:			; <UNDEFINED> instruction: 0xf50e7840
   44ae8:			; <UNDEFINED> instruction: 0xf8537e00
   44aec:	vaddl.u8	q8, d4, d25
   44af0:			; <UNDEFINED> instruction: 0xf8534407
   44af4:			; <UNDEFINED> instruction: 0xf5049028
   44af8:			; <UNDEFINED> instruction: 0xf8537880
   44afc:	b	fe2a0bbc <full_module_path@@Base+0xfe227654>
   44b00:			; <UNDEFINED> instruction: 0xf8550400
   44b04:	submi	r0, r4, r8, lsr ip
   44b08:	eoreq	pc, r8, r3, asr r8	; <UNPREDICTABLE>
   44b0c:	b	fe054d04 <full_module_path@@Base+0xfdfdb79c>
   44b10:	vmull.p8	q8, d14, d4
   44b14:	blx	180ef38 <full_module_path@@Base+0x17959d0>
   44b18:	b	1442d58 <full_module_path@@Base+0x13c97f0>
   44b1c:			; <UNDEFINED> instruction: 0xf5086a1e
   44b20:			; <UNDEFINED> instruction: 0xf5097840
   44b24:			; <UNDEFINED> instruction: 0xf8537900
   44b28:	vaddl.u8	q10, d14, d26
   44b2c:			; <UNDEFINED> instruction: 0xf8534e07
   44b30:			; <UNDEFINED> instruction: 0xf50e0028
   44b34:			; <UNDEFINED> instruction: 0xf8537e80
   44b38:	b	fe060be4 <full_module_path@@Base+0xfdfe767c>
   44b3c:			; <UNDEFINED> instruction: 0xf8550804
   44b40:			; <UNDEFINED> instruction: 0xf8530c34
   44b44:	b	fe254c04 <full_module_path@@Base+0xfe1db69c>
   44b48:	rsbsmi	r0, r8, r0
   44b4c:	stmdaeq	r0, {r2, r7, r9, fp, sp, lr, pc}
   44b50:	stmdbcs	r7, {r3, r6, r7, r8, r9, ip, sp, lr, pc}
   44b54:	mcr2	10, 4, pc, cr8, cr15, {2}	; <UNPREDICTABLE>
   44b58:	bvs	67f49c <full_module_path@@Base+0x605f34>
   44b5c:	cdpvc	5, 4, cr15, cr0, cr14, {0}
   44b60:	stmdbvc	r0, {r0, r3, r8, sl, ip, sp, lr, pc}
   44b64:	eoreq	pc, sl, r3, asr r8	; <UNPREDICTABLE>
   44b68:	stmdami	r7, {r3, r6, r7, r8, r9, ip, sp, lr, pc}
   44b6c:	eorvc	pc, lr, r3, asr r8	; <UNPREDICTABLE>
   44b70:	stmvc	r0, {r3, r8, sl, ip, sp, lr, pc}
   44b74:	eormi	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   44b78:	vmlaeq.f32	s28, s1, s14
   44b7c:	ldceq	8, cr15, [r0], #-340	; 0xfffffeac
   44b80:	streq	lr, [r0, -lr, lsl #21]
   44b84:	eoreq	pc, r8, r3, asr r8	; <UNPREDICTABLE>
   44b88:	b	fe054d2c <full_module_path@@Base+0xfdfdb7c4>
   44b8c:	vmull.p8	q8, d14, d7
   44b90:	blx	180ebb4 <full_module_path@@Base+0x179564c>
   44b94:	b	14429d4 <full_module_path@@Base+0x13c946c>
   44b98:			; <UNDEFINED> instruction: 0xf507691e
   44b9c:			; <UNDEFINED> instruction: 0xf5087740
   44ba0:			; <UNDEFINED> instruction: 0xf8537800
   44ba4:	vaddl.u8	q10, d14, d25
   44ba8:			; <UNDEFINED> instruction: 0xf8534e07
   44bac:			; <UNDEFINED> instruction: 0xf50e7027
   44bb0:			; <UNDEFINED> instruction: 0xf8537e80
   44bb4:	rsbmi	r0, r7, r8, lsr #32
   44bb8:	stcmi	8, cr15, [ip], #-340	; 0xfffffeac
   44bbc:			; <UNDEFINED> instruction: 0xf853407c
   44bc0:	submi	r7, r4, lr, lsr #32
   44bc4:	vmvn.i32	q10, #204	; 0x000000cc
   44bc8:	blx	18103ec <full_module_path@@Base+0x1796e84>
   44bcc:	cdpeq	8, 2, cr15, cr7, cr4, {4}
   44bd0:	stmdavc	r0, {r3, r8, sl, ip, sp, lr, pc}^
   44bd4:	cfsh32vc	mvfx15, mvfx0, #14
   44bd8:	eoreq	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   44bdc:	strmi	pc, [r7], #-964	; 0xfffffc3c
   44be0:	eorvc	pc, r8, r3, asr r8	; <UNPREDICTABLE>
   44be4:	strvc	pc, [r0], #1284	; 0x504
   44be8:	eor	pc, lr, r3, asr r8	; <UNPREDICTABLE>
   44bec:			; <UNDEFINED> instruction: 0xf8554047
   44bf0:			; <UNDEFINED> instruction: 0xf8530c28
   44bf4:	rsbsmi	r4, r8, r4, lsr #32
   44bf8:	andeq	lr, lr, r0, lsl #21
   44bfc:	vmla.i<illegal width 8>	q10, q0, d0[4]
   44c00:	vabdl.u8	q10, d0, d7
   44c04:	sbclt	r2, r4, #7, 28	; 0x70
   44c08:	strvc	pc, [r0, r7, lsl #10]
   44c0c:	strbvc	pc, [r0], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
   44c10:			; <UNDEFINED> instruction: 0xf8530e00
   44c14:			; <UNDEFINED> instruction: 0xf50e7027
   44c18:			; <UNDEFINED> instruction: 0xf8537e00
   44c1c:			; <UNDEFINED> instruction: 0xf8534024
   44c20:			; <UNDEFINED> instruction: 0xf8550020
   44c24:	strmi	r8, [ip, #3108]!	; 0xc24
   44c28:	andeq	lr, r4, r0, lsl #21
   44c2c:	eormi	pc, lr, r3, asr r8	; <UNPREDICTABLE>
   44c30:	andeq	lr, r8, r0, lsl #21
   44c34:	andeq	lr, r4, r0, lsl #21
   44c38:	andeq	lr, r7, r0, lsl #21
   44c3c:	cdpcs	3, 0, cr15, cr7, cr0, {6}
   44c40:	strmi	pc, [r7, -r0, asr #7]
   44c44:			; <UNDEFINED> instruction: 0xf880fa5f
   44c48:	andsvs	lr, r0, pc, asr #20
   44c4c:	stmdavc	r0, {r3, r8, sl, ip, sp, lr, pc}^
   44c50:	cfsh32vc	mvfx15, mvfx0, #14
   44c54:	eormi	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   44c58:	strvc	pc, [r0, r7, lsl #10]
   44c5c:	eoreq	pc, r8, r3, asr r8	; <UNPREDICTABLE>
   44c60:	eor	pc, lr, r3, asr r8	; <UNPREDICTABLE>
   44c64:	andeq	lr, r4, r0, lsl #21
   44c68:	eormi	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   44c6c:	andeq	lr, lr, r0, lsl #21
   44c70:	streq	lr, [r0], #-2692	; 0xfffff57c
   44c74:	svcge	0x000ff47f
   44c78:			; <UNDEFINED> instruction: 0xf0023601
   44c7c:	bl	85500 <full_module_path@@Base+0xbf98>
   44c80:	bcs	1091a0 <full_module_path@@Base+0x8fc38>
   44c84:	svcne	0x0013d93b
   44c88:			; <UNDEFINED> instruction: 0xf0234d20
   44c8c:	movwcc	r0, #17155	; 0x4303
   44c90:	strmi	r4, [fp], #-1149	; 0xfffffb83
   44c94:	bleq	182de0 <full_module_path@@Base+0x109878>
   44c98:	addsmi	r4, r9, #68	; 0x44
   44c9c:	strcs	pc, [r7], -r4, asr #7
   44ca0:	b	1431844 <full_module_path@@Base+0x13b82dc>
   44ca4:			; <UNDEFINED> instruction: 0xf5076014
   44ca8:			; <UNDEFINED> instruction: 0xf5067740
   44cac:	vrsubhn.i16	d23, q2, q0
   44cb0:			; <UNDEFINED> instruction: 0xf8554407
   44cb4:			; <UNDEFINED> instruction: 0xf504c020
   44cb8:			; <UNDEFINED> instruction: 0xf8557480
   44cbc:			; <UNDEFINED> instruction: 0xf8550027
   44cc0:			; <UNDEFINED> instruction: 0xf8556026
   44cc4:	b	fe054d5c <full_module_path@@Base+0xfdfdb7f4>
   44cc8:	b	fe044d00 <full_module_path@@Base+0xfdfcb798>
   44ccc:	b	fe144cec <full_module_path@@Base+0xfe0cb784>
   44cd0:	bicsle	r0, pc, r0, lsl #8
   44cd4:	andeq	pc, r3, #2
   44cd8:			; <UNDEFINED> instruction: 0xf43f2a00
   44cdc:	stmdami	ip, {r1, r3, r6, r7, r9, sl, fp, sp, pc}
   44ce0:	ldrbtmi	r4, [r8], #-1050	; 0xfffffbe6
   44ce4:	blne	c2d38 <full_module_path@@Base+0x497d0>
   44ce8:	addsmi	r4, r3, #97	; 0x61
   44cec:			; <UNDEFINED> instruction: 0xf850b2c9
   44cf0:	b	fe088d7c <full_module_path@@Base+0xfe00f814>
   44cf4:	mvnsle	r2, r4, lsl r4
   44cf8:			; <UNDEFINED> instruction: 0x4608e6bb
   44cfc:			; <UNDEFINED> instruction: 0x460b4770
   44d00:	svclt	0x0000e7ea
   44d04:	andeq	lr, r0, r8, lsl sl
   44d08:	andeq	lr, r0, r0, ror #19
   44d0c:	ldrdeq	lr, [r0], -ip
   44d10:	andeq	lr, r0, sl, lsl #15
   44d14:	svclt	0x0000e59c
   44d18:	svclt	0x0000e59a
   44d1c:	andeq	r0, r0, r0
   44d20:	svclt	0x00081e4a
   44d24:			; <UNDEFINED> instruction: 0xf0c04770
   44d28:	addmi	r8, r8, #36, 2
   44d2c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   44d30:			; <UNDEFINED> instruction: 0xf0004211
   44d34:	blx	fec65198 <full_module_path@@Base+0xfebebc30>
   44d38:	blx	fecc1b40 <full_module_path@@Base+0xfec485d8>
   44d3c:	bl	fe901748 <full_module_path@@Base+0xfe8881e0>
   44d40:			; <UNDEFINED> instruction: 0xf1c30303
   44d44:	andge	r0, r4, #2080374784	; 0x7c000000
   44d48:	movwne	lr, #15106	; 0x3b02
   44d4c:	andeq	pc, r0, #79	; 0x4f
   44d50:	svclt	0x0000469f
   44d54:	andhi	pc, r0, pc, lsr #7
   44d58:	svcvc	0x00c1ebb0
   44d5c:	bl	10f4964 <full_module_path@@Base+0x107b3fc>
   44d60:	svclt	0x00280202
   44d64:	sbcvc	lr, r1, r0, lsr #23
   44d68:	svcvc	0x0081ebb0
   44d6c:	bl	10f4974 <full_module_path@@Base+0x107b40c>
   44d70:	svclt	0x00280202
   44d74:	addvc	lr, r1, r0, lsr #23
   44d78:	svcvc	0x0041ebb0
   44d7c:	bl	10f4984 <full_module_path@@Base+0x107b41c>
   44d80:	svclt	0x00280202
   44d84:	subvc	lr, r1, r0, lsr #23
   44d88:	svcvc	0x0001ebb0
   44d8c:	bl	10f4994 <full_module_path@@Base+0x107b42c>
   44d90:	svclt	0x00280202
   44d94:	andvc	lr, r1, r0, lsr #23
   44d98:	svcvs	0x00c1ebb0
   44d9c:	bl	10f49a4 <full_module_path@@Base+0x107b43c>
   44da0:	svclt	0x00280202
   44da4:	sbcvs	lr, r1, r0, lsr #23
   44da8:	svcvs	0x0081ebb0
   44dac:	bl	10f49b4 <full_module_path@@Base+0x107b44c>
   44db0:	svclt	0x00280202
   44db4:	addvs	lr, r1, r0, lsr #23
   44db8:	svcvs	0x0041ebb0
   44dbc:	bl	10f49c4 <full_module_path@@Base+0x107b45c>
   44dc0:	svclt	0x00280202
   44dc4:	subvs	lr, r1, r0, lsr #23
   44dc8:	svcvs	0x0001ebb0
   44dcc:	bl	10f49d4 <full_module_path@@Base+0x107b46c>
   44dd0:	svclt	0x00280202
   44dd4:	andvs	lr, r1, r0, lsr #23
   44dd8:	svcpl	0x00c1ebb0
   44ddc:	bl	10f49e4 <full_module_path@@Base+0x107b47c>
   44de0:	svclt	0x00280202
   44de4:	sbcpl	lr, r1, r0, lsr #23
   44de8:	svcpl	0x0081ebb0
   44dec:	bl	10f49f4 <full_module_path@@Base+0x107b48c>
   44df0:	svclt	0x00280202
   44df4:	addpl	lr, r1, r0, lsr #23
   44df8:	svcpl	0x0041ebb0
   44dfc:	bl	10f4a04 <full_module_path@@Base+0x107b49c>
   44e00:	svclt	0x00280202
   44e04:	subpl	lr, r1, r0, lsr #23
   44e08:	svcpl	0x0001ebb0
   44e0c:	bl	10f4a14 <full_module_path@@Base+0x107b4ac>
   44e10:	svclt	0x00280202
   44e14:	andpl	lr, r1, r0, lsr #23
   44e18:	svcmi	0x00c1ebb0
   44e1c:	bl	10f4a24 <full_module_path@@Base+0x107b4bc>
   44e20:	svclt	0x00280202
   44e24:	sbcmi	lr, r1, r0, lsr #23
   44e28:	svcmi	0x0081ebb0
   44e2c:	bl	10f4a34 <full_module_path@@Base+0x107b4cc>
   44e30:	svclt	0x00280202
   44e34:	addmi	lr, r1, r0, lsr #23
   44e38:	svcmi	0x0041ebb0
   44e3c:	bl	10f4a44 <full_module_path@@Base+0x107b4dc>
   44e40:	svclt	0x00280202
   44e44:	submi	lr, r1, r0, lsr #23
   44e48:	svcmi	0x0001ebb0
   44e4c:	bl	10f4a54 <full_module_path@@Base+0x107b4ec>
   44e50:	svclt	0x00280202
   44e54:	andmi	lr, r1, r0, lsr #23
   44e58:	svccc	0x00c1ebb0
   44e5c:	bl	10f4a64 <full_module_path@@Base+0x107b4fc>
   44e60:	svclt	0x00280202
   44e64:	sbccc	lr, r1, r0, lsr #23
   44e68:	svccc	0x0081ebb0
   44e6c:	bl	10f4a74 <full_module_path@@Base+0x107b50c>
   44e70:	svclt	0x00280202
   44e74:	addcc	lr, r1, r0, lsr #23
   44e78:	svccc	0x0041ebb0
   44e7c:	bl	10f4a84 <full_module_path@@Base+0x107b51c>
   44e80:	svclt	0x00280202
   44e84:	subcc	lr, r1, r0, lsr #23
   44e88:	svccc	0x0001ebb0
   44e8c:	bl	10f4a94 <full_module_path@@Base+0x107b52c>
   44e90:	svclt	0x00280202
   44e94:	andcc	lr, r1, r0, lsr #23
   44e98:	svccs	0x00c1ebb0
   44e9c:	bl	10f4aa4 <full_module_path@@Base+0x107b53c>
   44ea0:	svclt	0x00280202
   44ea4:	sbccs	lr, r1, r0, lsr #23
   44ea8:	svccs	0x0081ebb0
   44eac:	bl	10f4ab4 <full_module_path@@Base+0x107b54c>
   44eb0:	svclt	0x00280202
   44eb4:	addcs	lr, r1, r0, lsr #23
   44eb8:	svccs	0x0041ebb0
   44ebc:	bl	10f4ac4 <full_module_path@@Base+0x107b55c>
   44ec0:	svclt	0x00280202
   44ec4:	subcs	lr, r1, r0, lsr #23
   44ec8:	svccs	0x0001ebb0
   44ecc:	bl	10f4ad4 <full_module_path@@Base+0x107b56c>
   44ed0:	svclt	0x00280202
   44ed4:	andcs	lr, r1, r0, lsr #23
   44ed8:	svcne	0x00c1ebb0
   44edc:	bl	10f4ae4 <full_module_path@@Base+0x107b57c>
   44ee0:	svclt	0x00280202
   44ee4:	sbcne	lr, r1, r0, lsr #23
   44ee8:	svcne	0x0081ebb0
   44eec:	bl	10f4af4 <full_module_path@@Base+0x107b58c>
   44ef0:	svclt	0x00280202
   44ef4:	addne	lr, r1, r0, lsr #23
   44ef8:	svcne	0x0041ebb0
   44efc:	bl	10f4b04 <full_module_path@@Base+0x107b59c>
   44f00:	svclt	0x00280202
   44f04:	subne	lr, r1, r0, lsr #23
   44f08:	svcne	0x0001ebb0
   44f0c:	bl	10f4b14 <full_module_path@@Base+0x107b5ac>
   44f10:	svclt	0x00280202
   44f14:	andne	lr, r1, r0, lsr #23
   44f18:	svceq	0x00c1ebb0
   44f1c:	bl	10f4b24 <full_module_path@@Base+0x107b5bc>
   44f20:	svclt	0x00280202
   44f24:	sbceq	lr, r1, r0, lsr #23
   44f28:	svceq	0x0081ebb0
   44f2c:	bl	10f4b34 <full_module_path@@Base+0x107b5cc>
   44f30:	svclt	0x00280202
   44f34:	addeq	lr, r1, r0, lsr #23
   44f38:	svceq	0x0041ebb0
   44f3c:	bl	10f4b44 <full_module_path@@Base+0x107b5dc>
   44f40:	svclt	0x00280202
   44f44:	subeq	lr, r1, r0, lsr #23
   44f48:	svceq	0x0001ebb0
   44f4c:	bl	10f4b54 <full_module_path@@Base+0x107b5ec>
   44f50:	svclt	0x00280202
   44f54:	andeq	lr, r1, r0, lsr #23
   44f58:			; <UNDEFINED> instruction: 0x47704610
   44f5c:	andcs	fp, r1, ip, lsl #30
   44f60:	ldrbmi	r2, [r0, -r0]!
   44f64:			; <UNDEFINED> instruction: 0xf281fab1
   44f68:	andseq	pc, pc, #-2147483600	; 0x80000030
   44f6c:			; <UNDEFINED> instruction: 0xf002fa20
   44f70:	tstlt	r8, r0, ror r7
   44f74:	rscscc	pc, pc, pc, asr #32
   44f78:	bllt	fe300f80 <full_module_path@@Base+0xfe287a18>
   44f7c:	rscsle	r2, r8, r0, lsl #18
   44f80:	andmi	lr, r3, sp, lsr #18
   44f84:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   44f88:			; <UNDEFINED> instruction: 0x4006e8bd
   44f8c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   44f90:	smlatbeq	r3, r1, fp, lr
   44f94:	svclt	0x00004770
   44f98:			; <UNDEFINED> instruction: 0xf0002900
   44f9c:	b	fe06549c <full_module_path@@Base+0xfdfebf34>
   44fa0:	svclt	0x00480c01
   44fa4:	cdpne	2, 4, cr4, cr10, cr9, {2}
   44fa8:	tsthi	pc, r0	; <UNPREDICTABLE>
   44fac:	svclt	0x00480003
   44fb0:	addmi	r4, fp, #805306372	; 0x30000004
   44fb4:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   44fb8:			; <UNDEFINED> instruction: 0xf0004211
   44fbc:	blx	fed25450 <full_module_path@@Base+0xfecabee8>
   44fc0:	blx	fecc19d4 <full_module_path@@Base+0xfec4846c>
   44fc4:	bl	fe8811d0 <full_module_path@@Base+0xfe807c68>
   44fc8:			; <UNDEFINED> instruction: 0xf1c20202
   44fcc:	andge	r0, r4, pc, lsl r2
   44fd0:	andne	lr, r2, #0, 22
   44fd4:	andeq	pc, r0, pc, asr #32
   44fd8:	svclt	0x00004697
   44fdc:	andhi	pc, r0, pc, lsr #7
   44fe0:	svcvc	0x00c1ebb3
   44fe4:	bl	1074bec <full_module_path@@Base+0xffb684>
   44fe8:	svclt	0x00280000
   44fec:	bicvc	lr, r1, #166912	; 0x28c00
   44ff0:	svcvc	0x0081ebb3
   44ff4:	bl	1074bfc <full_module_path@@Base+0xffb694>
   44ff8:	svclt	0x00280000
   44ffc:	orrvc	lr, r1, #166912	; 0x28c00
   45000:	svcvc	0x0041ebb3
   45004:	bl	1074c0c <full_module_path@@Base+0xffb6a4>
   45008:	svclt	0x00280000
   4500c:	movtvc	lr, #7075	; 0x1ba3
   45010:	svcvc	0x0001ebb3
   45014:	bl	1074c1c <full_module_path@@Base+0xffb6b4>
   45018:	svclt	0x00280000
   4501c:	movwvc	lr, #7075	; 0x1ba3
   45020:	svcvs	0x00c1ebb3
   45024:	bl	1074c2c <full_module_path@@Base+0xffb6c4>
   45028:	svclt	0x00280000
   4502c:	bicvs	lr, r1, #166912	; 0x28c00
   45030:	svcvs	0x0081ebb3
   45034:	bl	1074c3c <full_module_path@@Base+0xffb6d4>
   45038:	svclt	0x00280000
   4503c:	orrvs	lr, r1, #166912	; 0x28c00
   45040:	svcvs	0x0041ebb3
   45044:	bl	1074c4c <full_module_path@@Base+0xffb6e4>
   45048:	svclt	0x00280000
   4504c:	movtvs	lr, #7075	; 0x1ba3
   45050:	svcvs	0x0001ebb3
   45054:	bl	1074c5c <full_module_path@@Base+0xffb6f4>
   45058:	svclt	0x00280000
   4505c:	movwvs	lr, #7075	; 0x1ba3
   45060:	svcpl	0x00c1ebb3
   45064:	bl	1074c6c <full_module_path@@Base+0xffb704>
   45068:	svclt	0x00280000
   4506c:	bicpl	lr, r1, #166912	; 0x28c00
   45070:	svcpl	0x0081ebb3
   45074:	bl	1074c7c <full_module_path@@Base+0xffb714>
   45078:	svclt	0x00280000
   4507c:	orrpl	lr, r1, #166912	; 0x28c00
   45080:	svcpl	0x0041ebb3
   45084:	bl	1074c8c <full_module_path@@Base+0xffb724>
   45088:	svclt	0x00280000
   4508c:	movtpl	lr, #7075	; 0x1ba3
   45090:	svcpl	0x0001ebb3
   45094:	bl	1074c9c <full_module_path@@Base+0xffb734>
   45098:	svclt	0x00280000
   4509c:	movwpl	lr, #7075	; 0x1ba3
   450a0:	svcmi	0x00c1ebb3
   450a4:	bl	1074cac <full_module_path@@Base+0xffb744>
   450a8:	svclt	0x00280000
   450ac:	bicmi	lr, r1, #166912	; 0x28c00
   450b0:	svcmi	0x0081ebb3
   450b4:	bl	1074cbc <full_module_path@@Base+0xffb754>
   450b8:	svclt	0x00280000
   450bc:	orrmi	lr, r1, #166912	; 0x28c00
   450c0:	svcmi	0x0041ebb3
   450c4:	bl	1074ccc <full_module_path@@Base+0xffb764>
   450c8:	svclt	0x00280000
   450cc:	movtmi	lr, #7075	; 0x1ba3
   450d0:	svcmi	0x0001ebb3
   450d4:	bl	1074cdc <full_module_path@@Base+0xffb774>
   450d8:	svclt	0x00280000
   450dc:	movwmi	lr, #7075	; 0x1ba3
   450e0:	svccc	0x00c1ebb3
   450e4:	bl	1074cec <full_module_path@@Base+0xffb784>
   450e8:	svclt	0x00280000
   450ec:	biccc	lr, r1, #166912	; 0x28c00
   450f0:	svccc	0x0081ebb3
   450f4:	bl	1074cfc <full_module_path@@Base+0xffb794>
   450f8:	svclt	0x00280000
   450fc:	orrcc	lr, r1, #166912	; 0x28c00
   45100:	svccc	0x0041ebb3
   45104:	bl	1074d0c <full_module_path@@Base+0xffb7a4>
   45108:	svclt	0x00280000
   4510c:	movtcc	lr, #7075	; 0x1ba3
   45110:	svccc	0x0001ebb3
   45114:	bl	1074d1c <full_module_path@@Base+0xffb7b4>
   45118:	svclt	0x00280000
   4511c:	movwcc	lr, #7075	; 0x1ba3
   45120:	svccs	0x00c1ebb3
   45124:	bl	1074d2c <full_module_path@@Base+0xffb7c4>
   45128:	svclt	0x00280000
   4512c:	biccs	lr, r1, #166912	; 0x28c00
   45130:	svccs	0x0081ebb3
   45134:	bl	1074d3c <full_module_path@@Base+0xffb7d4>
   45138:	svclt	0x00280000
   4513c:	orrcs	lr, r1, #166912	; 0x28c00
   45140:	svccs	0x0041ebb3
   45144:	bl	1074d4c <full_module_path@@Base+0xffb7e4>
   45148:	svclt	0x00280000
   4514c:	movtcs	lr, #7075	; 0x1ba3
   45150:	svccs	0x0001ebb3
   45154:	bl	1074d5c <full_module_path@@Base+0xffb7f4>
   45158:	svclt	0x00280000
   4515c:	movwcs	lr, #7075	; 0x1ba3
   45160:	svcne	0x00c1ebb3
   45164:	bl	1074d6c <full_module_path@@Base+0xffb804>
   45168:	svclt	0x00280000
   4516c:	bicne	lr, r1, #166912	; 0x28c00
   45170:	svcne	0x0081ebb3
   45174:	bl	1074d7c <full_module_path@@Base+0xffb814>
   45178:	svclt	0x00280000
   4517c:	orrne	lr, r1, #166912	; 0x28c00
   45180:	svcne	0x0041ebb3
   45184:	bl	1074d8c <full_module_path@@Base+0xffb824>
   45188:	svclt	0x00280000
   4518c:	movtne	lr, #7075	; 0x1ba3
   45190:	svcne	0x0001ebb3
   45194:	bl	1074d9c <full_module_path@@Base+0xffb834>
   45198:	svclt	0x00280000
   4519c:	movwne	lr, #7075	; 0x1ba3
   451a0:	svceq	0x00c1ebb3
   451a4:	bl	1074dac <full_module_path@@Base+0xffb844>
   451a8:	svclt	0x00280000
   451ac:	biceq	lr, r1, #166912	; 0x28c00
   451b0:	svceq	0x0081ebb3
   451b4:	bl	1074dbc <full_module_path@@Base+0xffb854>
   451b8:	svclt	0x00280000
   451bc:	orreq	lr, r1, #166912	; 0x28c00
   451c0:	svceq	0x0041ebb3
   451c4:	bl	1074dcc <full_module_path@@Base+0xffb864>
   451c8:	svclt	0x00280000
   451cc:	movteq	lr, #7075	; 0x1ba3
   451d0:	svceq	0x0001ebb3
   451d4:	bl	1074ddc <full_module_path@@Base+0xffb874>
   451d8:	svclt	0x00280000
   451dc:	movweq	lr, #7075	; 0x1ba3
   451e0:	svceq	0x0000f1bc
   451e4:	submi	fp, r0, #72, 30	; 0x120
   451e8:	b	fe756fb0 <full_module_path@@Base+0xfe6dda48>
   451ec:	svclt	0x00480f00
   451f0:	ldrbmi	r4, [r0, -r0, asr #4]!
   451f4:	andcs	fp, r0, r8, lsr pc
   451f8:	b	1434e10 <full_module_path@@Base+0x13bb8a8>
   451fc:			; <UNDEFINED> instruction: 0xf04070ec
   45200:	ldrbmi	r0, [r0, -r1]!
   45204:			; <UNDEFINED> instruction: 0xf281fab1
   45208:	andseq	pc, pc, #-2147483600	; 0x80000030
   4520c:	svceq	0x0000f1bc
   45210:			; <UNDEFINED> instruction: 0xf002fa23
   45214:	submi	fp, r0, #72, 30	; 0x120
   45218:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   4521c:			; <UNDEFINED> instruction: 0xf06fbfc8
   45220:	svclt	0x00b84000
   45224:	andmi	pc, r0, pc, asr #32
   45228:	blt	d01230 <full_module_path@@Base+0xc87cc8>
   4522c:	rscsle	r2, r4, r0, lsl #18
   45230:	andmi	lr, r3, sp, lsr #18
   45234:	mrc2	7, 5, pc, cr3, cr15, {7}
   45238:			; <UNDEFINED> instruction: 0x4006e8bd
   4523c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   45240:	smlatbeq	r3, r1, fp, lr
   45244:	svclt	0x00004770
   45248:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
   4524c:	svclt	0x0000e002
   45250:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
   45254:	b	143271c <full_module_path@@Base+0x13b91b4>
   45258:	b	1406364 <full_module_path@@Base+0x138cdfc>
   4525c:	b	fe546770 <full_module_path@@Base+0xfe4cd208>
   45260:	svclt	0x00080f05
   45264:	svceq	0x0002ea90
   45268:	b	1574eec <full_module_path@@Base+0x14fb984>
   4526c:	b	1588274 <full_module_path@@Base+0x150ed0c>
   45270:	b	2008280 <full_module_path@@Base+0x1f8ed18>
   45274:	b	201c40c <full_module_path@@Base+0x1fa2ea4>
   45278:			; <UNDEFINED> instruction: 0xf0005c65
   4527c:	b	142560c <full_module_path@@Base+0x13ac0a4>
   45280:	bl	ff55a3d8 <full_module_path@@Base+0xff4e0e70>
   45284:	svclt	0x00b85555
   45288:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
   4528c:	b	fe056344 <full_module_path@@Base+0xfdfdcddc>
   45290:	b	fe085aa0 <full_module_path@@Base+0xfe00c538>
   45294:	b	fe0c5ea8 <full_module_path@@Base+0xfe04c940>
   45298:	b	fe1052a0 <full_module_path@@Base+0xfe08bd38>
   4529c:	b	fe0456a8 <full_module_path@@Base+0xfdfcc140>
   452a0:	b	fe085ab0 <full_module_path@@Base+0xfe00c548>
   452a4:	ldccs	3, cr0, [r6, #-12]!
   452a8:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
   452ac:	svcmi	0x0000f011
   452b0:	tstcc	r1, pc, asr #20
   452b4:	cfstrsne	mvf15, [r0], {79}	; 0x4f
   452b8:	tstcc	r1, ip, asr #20
   452bc:	submi	sp, r0, #2
   452c0:	cmpeq	r1, r1, ror #22
   452c4:	svcmi	0x0000f013
   452c8:	movwcc	lr, #14927	; 0x3a4f
   452cc:	tstcc	r3, #76, 20	; 0x4c000
   452d0:	subsmi	sp, r2, #2
   452d4:	movteq	lr, #15203	; 0x3b63
   452d8:	svceq	0x0005ea94
   452dc:	adchi	pc, r7, r0
   452e0:	streq	pc, [r1], #-420	; 0xfffffe5c
   452e4:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
   452e8:	blx	fbf24 <full_module_path@@Base+0x829bc>
   452ec:	blx	90432c <full_module_path@@Base+0x88adc4>
   452f0:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
   452f4:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   452f8:	vpmax.s8	d15, d14, d3
   452fc:	blx	110b504 <full_module_path@@Base+0x1091f9c>
   45300:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
   45304:			; <UNDEFINED> instruction: 0xf1a5e00e
   45308:			; <UNDEFINED> instruction: 0xf10e0520
   4530c:	bcs	88b94 <full_module_path@@Base+0xf62c>
   45310:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
   45314:			; <UNDEFINED> instruction: 0xf04cbf28
   45318:	blx	1108328 <full_module_path@@Base+0x108edc0>
   4531c:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
   45320:	mvnvc	lr, r1, asr fp
   45324:	strmi	pc, [r0, #-1]
   45328:			; <UNDEFINED> instruction: 0xf04fd507
   4532c:			; <UNDEFINED> instruction: 0xf1dc0e00
   45330:	bl	1fc8338 <full_module_path@@Base+0x1f4edd0>
   45334:	bl	1bc533c <full_module_path@@Base+0x1b4bdd4>
   45338:			; <UNDEFINED> instruction: 0xf5b10101
   4533c:	tstle	fp, #128, 30	; 0x200
   45340:	svcne	0x0000f5b1
   45344:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
   45348:	eorseq	lr, r0, pc, asr sl
   4534c:			; <UNDEFINED> instruction: 0x0c3cea4f
   45350:	streq	pc, [r1], #-260	; 0xfffffefc
   45354:	subpl	lr, r4, #323584	; 0x4f000
   45358:	svceq	0x0080f512
   4535c:	addshi	pc, sl, r0, lsl #1
   45360:	svcmi	0x0000f1bc
   45364:	b	1834f8c <full_module_path@@Base+0x17bba24>
   45368:			; <UNDEFINED> instruction: 0xf1500c50
   4536c:	bl	1085374 <full_module_path@@Base+0x100be0c>
   45370:	b	1099788 <full_module_path@@Base+0x1020220>
   45374:	ldflts	f0, [r0, #-20]!	; 0xffffffec
   45378:	mcrreq	10, 5, lr, ip, cr15
   4537c:	bl	1095884 <full_module_path@@Base+0x101c31c>
   45380:	stfccs	f0, [r1], {1}
   45384:			; <UNDEFINED> instruction: 0xf5b1bf28
   45388:	rscle	r1, r9, #128, 30	; 0x200
   4538c:	svceq	0x0000f091
   45390:	strmi	fp, [r1], -r4, lsl #30
   45394:	blx	fec8d39c <full_module_path@@Base+0xfec13e34>
   45398:	svclt	0x0008f381
   4539c:			; <UNDEFINED> instruction: 0xf1a33320
   453a0:			; <UNDEFINED> instruction: 0xf1b3030b
   453a4:	ble	345c2c <full_module_path@@Base+0x2cc6c4>
   453a8:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
   453ac:	ldfeqd	f7, [r4], {2}
   453b0:	andeq	pc, ip, #-2147483600	; 0x80000030
   453b4:			; <UNDEFINED> instruction: 0xf00cfa01
   453b8:			; <UNDEFINED> instruction: 0xf102fa21
   453bc:			; <UNDEFINED> instruction: 0xf102e00c
   453c0:	svclt	0x00d80214
   453c4:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
   453c8:			; <UNDEFINED> instruction: 0xf102fa01
   453cc:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
   453d0:	b	10b5348 <full_module_path@@Base+0x103bde0>
   453d4:	addsmi	r0, r0, ip, lsl #2
   453d8:	svclt	0x00a21ae4
   453dc:	tstpl	r4, r1, lsl #22
   453e0:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
   453e4:	streq	lr, [r4], #-2671	; 0xfffff591
   453e8:	ble	75446c <full_module_path@@Base+0x6daf04>
   453ec:	cfstrsle	mvf3, [lr], {12}
   453f0:	ldreq	pc, [r4], #-260	; 0xfffffefc
   453f4:	eoreq	pc, r0, #196, 2	; 0x31
   453f8:			; <UNDEFINED> instruction: 0xf004fa20
   453fc:	vpmax.u8	d15, d2, d1
   45400:	andeq	lr, r3, r0, asr #20
   45404:	vpmax.u8	d15, d4, d17
   45408:	tsteq	r3, r5, asr #20
   4540c:			; <UNDEFINED> instruction: 0xf1c4bd30
   45410:			; <UNDEFINED> instruction: 0xf1c4040c
   45414:	blx	845c9c <full_module_path@@Base+0x7cc734>
   45418:	blx	c1428 <full_module_path@@Base+0x47ec0>
   4541c:	b	1082034 <full_module_path@@Base+0x1008acc>
   45420:	strtmi	r0, [r9], -r3
   45424:	blx	8b48ec <full_module_path@@Base+0x83b384>
   45428:	strtmi	pc, [r9], -r4
   4542c:			; <UNDEFINED> instruction: 0xf094bd30
   45430:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
   45434:	svclt	0x00061380
   45438:	orrne	pc, r0, r1, lsl #9
   4543c:	cfstrscc	mvf3, [r1, #-4]
   45440:	b	203f180 <full_module_path@@Base+0x1fc5c18>
   45444:	svclt	0x00185c64
   45448:			; <UNDEFINED> instruction: 0x5c65ea7f
   4544c:	b	fe5794f8 <full_module_path@@Base+0xfe4fff90>
   45450:	svclt	0x00080f05
   45454:	svceq	0x0002ea90
   45458:	b	1579474 <full_module_path@@Base+0x14fff0c>
   4545c:	svclt	0x00040c00
   45460:			; <UNDEFINED> instruction: 0x46104619
   45464:	b	fe4b492c <full_module_path@@Base+0xfe43b3c4>
   45468:	svclt	0x001e0f03
   4546c:	andcs	r2, r0, r0, lsl #2
   45470:	b	1834938 <full_module_path@@Base+0x17bb3d0>
   45474:	tstle	r5, r4, asr ip
   45478:	cmpmi	r9, r0, asr #32
   4547c:			; <UNDEFINED> instruction: 0xf041bf28
   45480:	ldflts	f4, [r0, #-0]
   45484:	streq	pc, [r0], #1300	; 0x514
   45488:			; <UNDEFINED> instruction: 0xf501bf3c
   4548c:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
   45490:	strmi	pc, [r0, #-1]
   45494:	mvnsmi	pc, r5, asr #32
   45498:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
   4549c:	andeq	pc, r0, pc, asr #32
   454a0:	b	2034968 <full_module_path@@Base+0x1fbb400>
   454a4:	svclt	0x001a5c64
   454a8:			; <UNDEFINED> instruction: 0x46104619
   454ac:			; <UNDEFINED> instruction: 0x5c65ea7f
   454b0:			; <UNDEFINED> instruction: 0x460bbf1c
   454b4:	b	1456cc4 <full_module_path@@Base+0x13dd75c>
   454b8:	svclt	0x00063401
   454bc:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
   454c0:	svceq	0x0003ea91
   454c4:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
   454c8:	svclt	0x0000bd30
   454cc:	svceq	0x0000f090
   454d0:	tstcs	r0, r4, lsl #30
   454d4:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
   454d8:	strvs	pc, [r0], #1103	; 0x44f
   454dc:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
   454e0:	streq	pc, [r0, #-79]	; 0xffffffb1
   454e4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   454e8:	svclt	0x0000e750
   454ec:	svceq	0x0000f090
   454f0:	tstcs	r0, r4, lsl #30
   454f4:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
   454f8:	strvs	pc, [r0], #1103	; 0x44f
   454fc:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
   45500:	strmi	pc, [r0, #-16]
   45504:	submi	fp, r0, #72, 30	; 0x120
   45508:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   4550c:	svclt	0x0000e73e
   45510:	b	1405620 <full_module_path@@Base+0x138c0b8>
   45514:	b	1405ca4 <full_module_path@@Base+0x138c73c>
   45518:	b	14059e4 <full_module_path@@Base+0x138c47c>
   4551c:	svclt	0x001f7002
   45520:	cmnmi	pc, #18	; <UNPREDICTABLE>
   45524:	svcmi	0x007ff093
   45528:	msrpl	SPSR_, r1, lsl #1
   4552c:			; <UNDEFINED> instruction: 0xf0324770
   45530:	svclt	0x0008427f
   45534:			; <UNDEFINED> instruction: 0xf0934770
   45538:	svclt	0x00044f7f
   4553c:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
   45540:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
   45544:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
   45548:	strmi	pc, [r0, #-1]
   4554c:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
   45550:	svclt	0x0000e71c
   45554:	andeq	lr, r1, #80, 20	; 0x50000
   45558:	ldrbmi	fp, [r0, -r8, lsl #30]!
   4555c:			; <UNDEFINED> instruction: 0xf04fb530
   45560:	and	r0, sl, r0, lsl #10
   45564:	andeq	lr, r1, #80, 20	; 0x50000
   45568:	ldrbmi	fp, [r0, -r8, lsl #30]!
   4556c:			; <UNDEFINED> instruction: 0xf011b530
   45570:	strle	r4, [r2, #-1280]	; 0xfffffb00
   45574:	bl	1895e7c <full_module_path@@Base+0x181c914>
   45578:	vst4.16	{d16,d18,d20,d22}, [pc], r1
   4557c:			; <UNDEFINED> instruction: 0xf1046480
   45580:	b	1806650 <full_module_path@@Base+0x178d0e8>
   45584:			; <UNDEFINED> instruction: 0xf43f5c91
   45588:			; <UNDEFINED> instruction: 0xf04faed8
   4558c:	b	1805da0 <full_module_path@@Base+0x178c838>
   45590:	svclt	0x00180cdc
   45594:	b	1811da8 <full_module_path@@Base+0x1798840>
   45598:	svclt	0x00180cdc
   4559c:	bl	d1db0 <full_module_path@@Base+0x58848>
   455a0:			; <UNDEFINED> instruction: 0xf1c202dc
   455a4:	blx	4622c <_IO_stdin_used@@Base+0x9b4>
   455a8:	blx	8845bc <full_module_path@@Base+0x80b054>
   455ac:	blx	c15bc <full_module_path@@Base+0x48054>
   455b0:	b	1084dc4 <full_module_path@@Base+0x100b85c>
   455b4:	blx	8855f4 <full_module_path@@Base+0x80c08c>
   455b8:	ldrmi	pc, [r4], #-258	; 0xfffffefe
   455bc:	svclt	0x0000e6bd
   455c0:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   455c4:	svclt	0x00be2900
   455c8:			; <UNDEFINED> instruction: 0xf04f2000
   455cc:	and	r4, r6, r0, lsl #2
   455d0:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   455d4:			; <UNDEFINED> instruction: 0xf06fbf1c
   455d8:			; <UNDEFINED> instruction: 0xf04f4100
   455dc:			; <UNDEFINED> instruction: 0xf00030ff
   455e0:			; <UNDEFINED> instruction: 0xf1adb857
   455e4:	stmdb	sp!, {r3, sl, fp}^
   455e8:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
   455ec:	blcs	7c218 <full_module_path@@Base+0x2cb0>
   455f0:			; <UNDEFINED> instruction: 0xf000db1a
   455f4:			; <UNDEFINED> instruction: 0xf8ddf88d
   455f8:	ldmib	sp, {r2, sp, lr, pc}^
   455fc:	andlt	r2, r4, r2, lsl #6
   45600:	submi	r4, r0, #112, 14	; 0x1c00000
   45604:	cmpeq	r1, r1, ror #22
   45608:	blle	710210 <full_module_path@@Base+0x696ca8>
   4560c:			; <UNDEFINED> instruction: 0xf880f000
   45610:	ldrd	pc, [r4], -sp
   45614:	movwcs	lr, #10717	; 0x29dd
   45618:	submi	fp, r0, #4
   4561c:	cmpeq	r1, r1, ror #22
   45620:	bl	1915f70 <full_module_path@@Base+0x189ca08>
   45624:	ldrbmi	r0, [r0, -r3, asr #6]!
   45628:	bl	1915f78 <full_module_path@@Base+0x189ca10>
   4562c:			; <UNDEFINED> instruction: 0xf0000343
   45630:			; <UNDEFINED> instruction: 0xf8ddf86f
   45634:	ldmib	sp, {r2, sp, lr, pc}^
   45638:	andlt	r2, r4, r2, lsl #6
   4563c:	bl	1895f44 <full_module_path@@Base+0x181c9dc>
   45640:	ldrbmi	r0, [r0, -r1, asr #2]!
   45644:	bl	1915f94 <full_module_path@@Base+0x189ca2c>
   45648:			; <UNDEFINED> instruction: 0xf0000343
   4564c:			; <UNDEFINED> instruction: 0xf8ddf861
   45650:	ldmib	sp, {r2, sp, lr, pc}^
   45654:	andlt	r2, r4, r2, lsl #6
   45658:	bl	1915fa8 <full_module_path@@Base+0x189ca40>
   4565c:	ldrbmi	r0, [r0, -r3, asr #6]!
   45660:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
   45664:	svclt	0x00082900
   45668:	svclt	0x001c2800
   4566c:	mvnscc	pc, pc, asr #32
   45670:	rscscc	pc, pc, pc, asr #32
   45674:	stmdalt	ip, {ip, sp, lr, pc}
   45678:	stfeqd	f7, [r8], {173}	; 0xad
   4567c:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
   45680:			; <UNDEFINED> instruction: 0xf846f000
   45684:	ldrd	pc, [r4], -sp
   45688:	movwcs	lr, #10717	; 0x29dd
   4568c:	ldrbmi	fp, [r0, -r4]!
   45690:			; <UNDEFINED> instruction: 0xf04fb502
   45694:			; <UNDEFINED> instruction: 0xf7c00008
   45698:	stclt	13, cr14, [r2, #-824]	; 0xfffffcc8
   4569c:	strlt	r4, [r8, #-1538]	; 0xfffff9fe
   456a0:	mcrr	6, 0, r4, r3, cr11
   456a4:	vmov.32	r2, d5[1]
   456a8:	vsqrt.f64	d23, d0
   456ac:	strle	pc, [r3], #-2576	; 0xfffff5f0
   456b0:			; <UNDEFINED> instruction: 0x4008e8bd
   456b4:	stmdalt	ip, {ip, sp, lr, pc}
   456b8:	blvc	1241184 <full_module_path@@Base+0x11c7c1c>
   456bc:	bleq	640808 <full_module_path@@Base+0x5c72a0>
   456c0:			; <UNDEFINED> instruction: 0xf806f000
   456c4:	bl	1895fcc <full_module_path@@Base+0x181ca64>
   456c8:	stflts	f0, [r8, #-260]	; 0xfffffefc
   456cc:	andeq	r0, r0, r0
   456d0:	blvs	340d54 <full_module_path@@Base+0x2c77ec>
   456d4:	bleq	6407e0 <full_module_path@@Base+0x5c7278>
   456d8:	blvs	200f7c <full_module_path@@Base+0x187a14>
   456dc:	blpl	300d60 <full_module_path@@Base+0x2877f8>
   456e0:	blvs	ff2011d8 <full_module_path@@Base+0xff187c70>
   456e4:	blmi	12011cc <full_module_path@@Base+0x1187c64>
   456e8:	bne	480f48 <full_module_path@@Base+0x4079e0>
   456ec:	blvc	11c0f04 <full_module_path@@Base+0x114799c>
   456f0:	blvc	ff2412e8 <full_module_path@@Base+0xff1c7d80>
   456f4:	beq	fe480f58 <full_module_path@@Base+0xfe4079f0>
   456f8:	svclt	0x00004770
   456fc:	andhi	pc, r0, pc, lsr #7
   45700:	andeq	r0, r0, r0
   45704:	ldclcc	0, cr0, [r0]
   45708:	andeq	r0, r0, r0
   4570c:	mvnsmi	r0, r0
   45710:	svclt	0x00084299
   45714:	push	{r4, r7, r9, lr}
   45718:			; <UNDEFINED> instruction: 0x46044ff0
   4571c:	andcs	fp, r0, r8, lsr pc
   45720:			; <UNDEFINED> instruction: 0xf8dd460d
   45724:	svclt	0x0038c024
   45728:	cmnle	fp, #1048576	; 0x100000
   4572c:			; <UNDEFINED> instruction: 0x46994690
   45730:			; <UNDEFINED> instruction: 0xf283fab3
   45734:	rsbsle	r2, r0, r0, lsl #22
   45738:			; <UNDEFINED> instruction: 0xf385fab5
   4573c:	rsble	r2, r8, r0, lsl #26
   45740:			; <UNDEFINED> instruction: 0xf1a21ad2
   45744:	blx	288fcc <full_module_path@@Base+0x20fa64>
   45748:	blx	284358 <full_module_path@@Base+0x20adf0>
   4574c:			; <UNDEFINED> instruction: 0xf1c2f30e
   45750:	b	13073d8 <full_module_path@@Base+0x128de70>
   45754:	blx	a48368 <full_module_path@@Base+0x9cee00>
   45758:	b	134237c <full_module_path@@Base+0x12c8e14>
   4575c:	blx	248370 <full_module_path@@Base+0x1cee08>
   45760:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
   45764:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
   45768:	andcs	fp, r0, ip, lsr pc
   4576c:	movwle	r4, #42497	; 0xa601
   45770:	bl	fed4d77c <full_module_path@@Base+0xfecd4214>
   45774:	blx	467a4 <_IO_stdin_used@@Base+0xf2c>
   45778:	blx	881bb8 <full_module_path@@Base+0x808650>
   4577c:	bl	19c23a0 <full_module_path@@Base+0x1948e38>
   45780:	tstmi	r9, #46137344	; 0x2c00000
   45784:	bcs	559cc <_dist_code@@Base+0x2e24>
   45788:	b	1439880 <full_module_path@@Base+0x13c0318>
   4578c:	b	14078fc <full_module_path@@Base+0x138e394>
   45790:	b	1247d04 <full_module_path@@Base+0x11ce79c>
   45794:	ldrmi	r7, [r6], -fp, asr #17
   45798:	bl	fed7d7cc <full_module_path@@Base+0xfed04264>
   4579c:	bl	19863c4 <full_module_path@@Base+0x190ce5c>
   457a0:	ldmne	fp, {r0, r3, r9, fp}^
   457a4:	beq	3004d4 <full_module_path@@Base+0x286f6c>
   457a8:			; <UNDEFINED> instruction: 0xf14a1c5c
   457ac:	cfsh32cc	mvfx0, mvfx1, #0
   457b0:	strbmi	sp, [sp, #-7]
   457b4:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   457b8:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
   457bc:	adfccsz	f4, f1, #5.0
   457c0:	blx	1b9fa4 <full_module_path@@Base+0x140a3c>
   457c4:	blx	9833e8 <full_module_path@@Base+0x909e80>
   457c8:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
   457cc:	vseleq.f32	s30, s28, s11
   457d0:	blx	98bbd8 <full_module_path@@Base+0x912670>
   457d4:	b	11437e4 <full_module_path@@Base+0x10ca27c>
   457d8:			; <UNDEFINED> instruction: 0xf1a2040e
   457dc:			; <UNDEFINED> instruction: 0xf1c20720
   457e0:	blx	247068 <full_module_path@@Base+0x1cdb00>
   457e4:	blx	1823f4 <full_module_path@@Base+0x108e8c>
   457e8:	blx	18340c <full_module_path@@Base+0x109ea4>
   457ec:	b	1141ffc <full_module_path@@Base+0x10c8a94>
   457f0:	blx	946414 <full_module_path@@Base+0x8cceac>
   457f4:	bl	11c3014 <full_module_path@@Base+0x1149aac>
   457f8:	teqmi	r3, #1073741824	; 0x40000000
   457fc:	strbmi	r1, [r5], -r0, lsl #21
   45800:	tsteq	r3, r1, ror #22
   45804:	svceq	0x0000f1bc
   45808:	stmib	ip, {r0, ip, lr, pc}^
   4580c:	pop	{r8, sl, lr}
   45810:	blx	fed697d8 <full_module_path@@Base+0xfecf0270>
   45814:	msrcc	CPSR_, #132, 6	; 0x10000002
   45818:	blx	fee7f668 <full_module_path@@Base+0xfee06100>
   4581c:	blx	fedc2244 <full_module_path@@Base+0xfed48cdc>
   45820:	eorcc	pc, r0, #335544322	; 0x14000002
   45824:	orrle	r2, fp, r0, lsl #26
   45828:	svclt	0x0000e7f3
   4582c:	mvnsmi	lr, #737280	; 0xb4000
   45830:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   45834:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   45838:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   4583c:	ldcl	7, cr15, [ip], {192}	; 0xc0
   45840:	blne	1dd6a3c <full_module_path@@Base+0x1d5d4d4>
   45844:	strhle	r1, [sl], -r6
   45848:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   4584c:	svccc	0x0004f855
   45850:	strbmi	r3, [sl], -r1, lsl #8
   45854:	ldrtmi	r4, [r8], -r1, asr #12
   45858:	adcmi	r4, r6, #152, 14	; 0x2600000
   4585c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   45860:	svclt	0x000083f8
   45864:	andeq	r0, r2, sl, asr r8
   45868:	andeq	r0, r2, r0, asr r8
   4586c:	svclt	0x00004770

Disassembly of section .fini:

00045870 <.fini>:
   45870:	push	{r3, lr}
   45874:	pop	{r3, pc}
