{"Title": "High-Speed VLSI Architectures for Modular Polynomial Multiplication via Fast Filtering and Applications to Lattice-Based Cryptography", "Authors": ["w. tan", "a. wang", "x. zhang", "y. lao", "k. k. parhi"], "Pub Date": "2023-08-08", "Abstract": "this paper presents a low latency hardware accelerator for modular polynomial multiplication for lattice based post quantum cryptography and homomorphic encryption applications. the proposed novel modular polynomial multiplier exploits the fast finite impulse response  fir  filter architecture to reduce the computational complexity of the schoolbook modular polynomial multiplication. we also extend this structure to fast $m$m parallel architectures while achieving low latency high speed and full hardware utilization. we comprehensively evaluate the performance of the proposed architectures under various polynomial settings as well as in the saber scheme for post quantum cryptography as a case study. the experimental results show that our proposed modular polynomial multiplier reduces the computation time and area time product respectively compared to the state of the art designs.", "Doi": "10.1109/TC.2023.3251847", "Key Words": ["fast filtering", "homomorphic encryption", "high-speed", "lattice-based cryptography", "polyphase decomposition", "parallel modular polynomial multiplication", "post-quantum cryptography", "systolic array", "saber cryptosystem"]}