library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity toplevel is port (
	clk, rst: in std_logic;
	-- memory signals
	en, rw: out std_logic;
	aBus: out std_logic_vector(15 downto 0); dBus: inout std_logic_vector(15 downto 0);
	-- console interface signals
	pause: in std_logic;
	regSelect: in std_logic_vector(1 downto 0);
	dispReg: out std_logic_vector(15 downto 0));
end toplevel;