Block Name			X	Y		#Block ID
---------------------------
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		1	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg2		1	1		#r14
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		0	0		#I3
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg0		4	3		#r4
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg1		4	4		#r5
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		1	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg3		2	3		#r15
op_hcompute_hw_output_stencil$inner_compute$abs_274$is_pos_i2608_i2391		4	6		#p8
op_hcompute_hw_output_stencil$inner_compute$abs_274$mult_i2606_i1096		4	8		#p7
op_hcompute_hw_output_stencil$inner_compute$abs_274$out_mux_i2609_i1784		4	7		#p9
op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$is_pos_i2614_i2391		1	3		#p12
op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$mult_i2612_i1096		2	2		#p11
op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$out_mux_i2615_i1784		1	2		#p13
op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$sub_i2611_i134		4	3		#p10
op_hcompute_hw_output_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2605_i2231		4	5		#p6
op_hcompute_hw_output_stencil_port_controller_garnet		3	3		#m2
