#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#define image_2_start_task_initialization_task		(0x18)
#define image_2_initialization_task		(0x18)
#define image_2_start_task_processing_wakeup_request		(0x178)
#define image_2_processing_wakeup_request		(0x178)
#define image_2_start_task_cpu_tx_wakeup_request		(0x2344)
#define image_2_cpu_tx_wakeup_request		(0x2344)
#define image_2_start_task_debug_routine		(0x4C)
#define image_2_debug_routine		(0x4C)
#define image_2_start_task_cpu_recycle_wakeup_request		(0x2878)
#define image_2_cpu_recycle_wakeup_request		(0x2878)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request		(0x2CA0)
#define image_2_interrupt_coalescing_1st_wakeup_request		(0x2CA0)
#define image_2_debug_routine_handler		(0xC)
#define image_2_processing_check_wlan_llcsnap		(0x578)
#define image_2_processing_done		(0x778)
#define image_2_action_gpe		(0x14C0)
#define image_2_action_exception		(0x14D4)
#define image_2_gpe_sop_push_replace_ddr_sram_32		(0x1514)
#define image_2_gpe_sop_push_replace_sram_32_64		(0x1558)
#define image_2_gpe_sop_push_replace_sram_64		(0x156C)
#define image_2_gpe_sop_push_replace_sram_64_32		(0x1580)
#define image_2_gpe_sop_pull_replace_ddr_sram_32		(0x1594)
#define image_2_gpe_sop_pull_replace_sram_32_64		(0x15D8)
#define image_2_gpe_sop_pull_replace_sram_64		(0x1628)
#define image_2_gpe_sop_pull_replace_sram_64_32		(0x1664)
#define image_2_gpe_replace_pointer_32_sram		(0x16B4)
#define image_2_gpe_replace_pointer_64_sram		(0x16D8)
#define image_2_gpe_replace_16		(0x16FC)
#define image_2_gpe_replace_32		(0x1730)
#define image_2_gpe_replace_bits_16		(0x1754)
#define image_2_gpe_copy_add_16_cl		(0x1780)
#define image_2_gpe_copy_add_16_sram		(0x178C)
#define image_2_gpe_copy_bits_16_cl		(0x17D4)
#define image_2_gpe_copy_bits_16_sram		(0x17E0)
#define image_2_gpe_insert_16		(0x1828)
#define image_2_gpe_delete_16		(0x1890)
#define image_2_gpe_decrement_8		(0x18D0)
#define image_2_gpe_apply_icsum_16		(0x18F4)
#define image_2_gpe_apply_icsum_nz_16		(0x1918)
#define image_2_gpe_compute_csum_16_cl		(0x1954)
#define image_2_gpe_compute_csum_16_sram		(0x1960)
#define image_2_gpe_buffer_copy_16_sram		(0x19A0)
#define image_2_gpe_buffer_copy_16_ddr		(0x19CC)
#define image_2_tcam_cmd_parser_1		(0x1A88)
#define image_2_tcam_cmd_parser_2		(0x1A94)
#define image_2_tcam_cmd_parser_4		(0x1AA0)
#define image_2_tcam_cmd_parser_6		(0x1AAC)
#define image_2_tcam_cmd_parser_8		(0x1ACC)
#define image_2_tcam_cmd_parser_8_not_aligned		(0x1AD8)
#define image_2_tcam_cmd_packet		(0x1B04)
#define image_2_tcam_cmd_l3_hdr		(0x1B18)
#define image_2_tcam_cmd_l4_hdr		(0x1B28)
#define image_2_tcam_cmd_ingress_port		(0x1B80)
#define image_2_tcam_cmd_network_layer		(0x1B8C)
#define image_2_tcam_cmd_gem_flow		(0x1BA0)
#define image_2_tcam_cmd_src_ip		(0x1BAC)
#define image_2_tcam_cmd_dst_ip		(0x1BD4)

#endif
