{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707858925352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707858925352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 13 18:15:25 2024 " "Processing started: Tue Feb 13 18:15:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707858925352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707858925352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito_exp6 -c circuito_exp6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_exp6 -c circuito_exp6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707858925352 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707858925592 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707858925592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/sync_rom_16x4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/sync_rom_16x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_rom_16x4 " "Found entity 1: sync_rom_16x4" {  } { { "../sync_rom_16x4.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/sync_rom_16x4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707858931509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707858931509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/registrador_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/registrador_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_4 " "Found entity 1: registrador_4" {  } { { "../registrador_4.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/registrador_4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707858931509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707858931509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "../hexa7seg.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/hexa7seg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707858931510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707858931510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/fluxo_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/fluxo_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados " "Found entity 1: fluxo_dados" {  } { { "../fluxo_dados.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/fluxo_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707858931510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707858931510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "../edge_detector.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/edge_detector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707858931511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707858931511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/contador_m.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/contador_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "../contador_m.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/contador_m.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707858931511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707858931511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/contador_163.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/contador_163.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_163 " "Found entity 1: contador_163" {  } { { "../contador_163.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/contador_163.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707858931512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707858931512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/comparador_85.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/comparador_85.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_85 " "Found entity 1: comparador_85" {  } { { "../comparador_85.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/comparador_85.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707858931512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707858931512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/circuito_jogo_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/circuito_jogo_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_jogo_base " "Found entity 1: circuito_jogo_base" {  } { { "../circuito_jogo_base.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/circuito_jogo_base.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707858931513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707858931513 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zera_timeout fluxo_dados.v(130) " "Verilog HDL Implicit Net warning at fluxo_dados.v(130): created implicit net for \"zera_timeout\"" {  } { { "../fluxo_dados.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/fluxo_dados.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707858931513 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "errou circuito_jogo_base.v(49) " "Verilog HDL Implicit Net warning at circuito_jogo_base.v(49): created implicit net for \"errou\"" {  } { { "../circuito_jogo_base.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/circuito_jogo_base.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707858931513 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "acertou circuito_jogo_base.v(50) " "Verilog HDL Implicit Net warning at circuito_jogo_base.v(50): created implicit net for \"acertou\"" {  } { { "../circuito_jogo_base.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/circuito_jogo_base.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707858931513 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_jogo_base " "Elaborating entity \"circuito_jogo_base\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707858931557 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ganhou circuito_jogo_base.v(7) " "Output port \"ganhou\" at circuito_jogo_base.v(7) has no driver" {  } { { "../circuito_jogo_base.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/circuito_jogo_base.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707858931559 "|circuito_jogo_base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "perdeu circuito_jogo_base.v(8) " "Output port \"perdeu\" at circuito_jogo_base.v(8) has no driver" {  } { { "../circuito_jogo_base.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/circuito_jogo_base.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707858931559 "|circuito_jogo_base"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_dados fluxo_dados:fd " "Elaborating entity \"fluxo_dados\" for hierarchy \"fluxo_dados:fd\"" {  } { { "../circuito_jogo_base.v" "fd" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/circuito_jogo_base.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707858931581 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zera_timeout fluxo_dados.v(130) " "Verilog HDL or VHDL warning at fluxo_dados.v(130): object \"zera_timeout\" assigned a value but never read" {  } { { "../fluxo_dados.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/fluxo_dados.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707858931581 "|circuito_jogo_base|fluxo_dados:fd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_163 fluxo_dados:fd\|contador_163:contador_endereco " "Elaborating entity \"contador_163\" for hierarchy \"fluxo_dados:fd\|contador_163:contador_endereco\"" {  } { { "../fluxo_dados.v" "contador_endereco" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/fluxo_dados.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707858931585 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_163.v(25) " "Verilog HDL assignment warning at contador_163.v(25): truncated value with size 32 to match size of target (4)" {  } { { "../contador_163.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/contador_163.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707858931585 "|circuito_jogo_base|fluxo_dados:fd|contador_163:contador_endereco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_4 fluxo_dados:fd\|registrador_4:registrador " "Elaborating entity \"registrador_4\" for hierarchy \"fluxo_dados:fd\|registrador_4:registrador\"" {  } { { "../fluxo_dados.v" "registrador" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/fluxo_dados.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707858931588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_rom_16x4 fluxo_dados:fd\|sync_rom_16x4:memoria1 " "Elaborating entity \"sync_rom_16x4\" for hierarchy \"fluxo_dados:fd\|sync_rom_16x4:memoria1\"" {  } { { "../fluxo_dados.v" "memoria1" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/fluxo_dados.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707858931590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_85 fluxo_dados:fd\|comparador_85:comparador_jogada " "Elaborating entity \"comparador_85\" for hierarchy \"fluxo_dados:fd\|comparador_85:comparador_jogada\"" {  } { { "../fluxo_dados.v" "comparador_jogada" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/fluxo_dados.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707858931593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector fluxo_dados:fd\|edge_detector:edge_detect " "Elaborating entity \"edge_detector\" for hierarchy \"fluxo_dados:fd\|edge_detector:edge_detect\"" {  } { { "../fluxo_dados.v" "edge_detect" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/fluxo_dados.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707858931595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m fluxo_dados:fd\|contador_m:contador_timeout " "Elaborating entity \"contador_m\" for hierarchy \"fluxo_dados:fd\|contador_m:contador_timeout\"" {  } { { "../fluxo_dados.v" "contador_timeout" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/fluxo_dados.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707858931597 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 contador_m.v(40) " "Verilog HDL assignment warning at contador_m.v(40): truncated value with size 32 to match size of target (12)" {  } { { "../contador_m.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/contador_m.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707858931598 "|circuito_jogo_base|fluxo_dados:fd|contador_m:contador_timeout"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg hexa7seg:hexa7seg_CHAVES " "Elaborating entity \"hexa7seg\" for hierarchy \"hexa7seg:hexa7seg_CHAVES\"" {  } { { "../circuito_jogo_base.v" "hexa7seg_CHAVES" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/circuito_jogo_base.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707858931601 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "uc unidade_controle " "Node instance \"uc\" instantiates undefined entity \"unidade_controle\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../circuito_jogo_base.v" "uc" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/circuito_jogo_base.v" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1707858931604 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707858931643 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 13 18:15:31 2024 " "Processing ended: Tue Feb 13 18:15:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707858931643 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707858931643 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707858931643 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707858931643 ""}
