// Seed: 2951083364
module module_0 ();
endmodule
module module_1 #(
    parameter id_0 = 32'd15,
    parameter id_4 = 32'd40,
    parameter id_6 = 32'd49
) (
    output tri0 _id_0,
    input tri id_1,
    input tri0 id_2,
    output wor id_3,
    input supply1 _id_4,
    output supply0 id_5,
    output tri0 _id_6,
    input wor id_7
);
  logic [id_6  .  id_0 : id_4] id_9;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_11 = 32'd19,
    parameter id_12 = 32'd24,
    parameter id_4  = 32'd28
) (
    id_1,
    id_2,
    id_3,
    _id_4[-1 : 1],
    id_5,
    id_6,
    id_7[id_12&-1'b0 : id_11],
    id_8,
    id_9,
    id_10,
    _id_11,
    _id_12,
    id_13
);
  inout wire id_13;
  inout wire _id_12;
  inout wire _id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output logic [7:0] id_7;
  module_0 modCall_1 ();
  output wire id_6;
  input wire id_5;
  input logic [7:0] _id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire [id_11 : id_4] id_14, id_15;
endmodule
