
ubuntu-preinstalled/infocmp:     file format elf32-littlearm


Disassembly of section .init:

0000114c <.init>:
    114c:	push	{r3, lr}
    1150:	bl	21c4 <strspn@plt+0xd60>
    1154:	pop	{r3, pc}

Disassembly of section .plt:

00001158 <calloc@plt-0x14>:
    1158:	push	{lr}		; (str lr, [sp, #-4]!)
    115c:	ldr	lr, [pc, #4]	; 1168 <calloc@plt-0x4>
    1160:	add	lr, pc, lr
    1164:	ldr	pc, [lr, #8]!
    1168:	andeq	r9, r1, r0, lsr #26

0000116c <calloc@plt>:
    116c:	add	ip, pc, #0, 12
    1170:	add	ip, ip, #102400	; 0x19000
    1174:	ldr	pc, [ip, #3360]!	; 0xd20

00001178 <strcmp@plt>:
    1178:			; <UNDEFINED> instruction: 0xe7fd4778
    117c:	add	ip, pc, #0, 12
    1180:	add	ip, ip, #102400	; 0x19000
    1184:	ldr	pc, [ip, #3348]!	; 0xd14

00001188 <__cxa_finalize@plt>:
    1188:	add	ip, pc, #0, 12
    118c:	add	ip, ip, #102400	; 0x19000
    1190:	ldr	pc, [ip, #3340]!	; 0xd0c

00001194 <strtol@plt>:
    1194:	add	ip, pc, #0, 12
    1198:	add	ip, ip, #102400	; 0x19000
    119c:	ldr	pc, [ip, #3332]!	; 0xd04

000011a0 <_nc_align_termtype@plt>:
    11a0:	add	ip, pc, #0, 12
    11a4:	add	ip, ip, #102400	; 0x19000
    11a8:	ldr	pc, [ip, #3324]!	; 0xcfc

000011ac <_nc_read_file_entry@plt>:
    11ac:	add	ip, pc, #0, 12
    11b0:	add	ip, ip, #102400	; 0x19000
    11b4:	ldr	pc, [ip, #3316]!	; 0xcf4

000011b8 <_nc_find_entry@plt>:
    11b8:	add	ip, pc, #0, 12
    11bc:	add	ip, ip, #102400	; 0x19000
    11c0:	ldr	pc, [ip, #3308]!	; 0xcec

000011c4 <free@plt>:
    11c4:			; <UNDEFINED> instruction: 0xe7fd4778
    11c8:	add	ip, pc, #0, 12
    11cc:	add	ip, ip, #102400	; 0x19000
    11d0:	ldr	pc, [ip, #3296]!	; 0xce0

000011d4 <_nc_warning@plt>:
    11d4:	add	ip, pc, #0, 12
    11d8:	add	ip, ip, #102400	; 0x19000
    11dc:	ldr	pc, [ip, #3288]!	; 0xcd8

000011e0 <memcpy@plt>:
    11e0:	add	ip, pc, #0, 12
    11e4:	add	ip, ip, #102400	; 0x19000
    11e8:	ldr	pc, [ip, #3280]!	; 0xcd0

000011ec <_nc_infotocap@plt>:
    11ec:	add	ip, pc, #0, 12
    11f0:	add	ip, ip, #102400	; 0x19000
    11f4:	ldr	pc, [ip, #3272]!	; 0xcc8

000011f8 <__strncpy_chk@plt>:
    11f8:	add	ip, pc, #0, 12
    11fc:	add	ip, ip, #102400	; 0x19000
    1200:	ldr	pc, [ip, #3264]!	; 0xcc0

00001204 <__stack_chk_fail@plt>:
    1204:	add	ip, pc, #0, 12
    1208:	add	ip, ip, #102400	; 0x19000
    120c:	ldr	pc, [ip, #3256]!	; 0xcb8

00001210 <_nc_err_abort@plt>:
    1210:	add	ip, pc, #0, 12
    1214:	add	ip, ip, #102400	; 0x19000
    1218:	ldr	pc, [ip, #3248]!	; 0xcb0

0000121c <_nc_first_db@plt>:
    121c:	add	ip, pc, #0, 12
    1220:	add	ip, ip, #102400	; 0x19000
    1224:	ldr	pc, [ip, #3240]!	; 0xca8

00001228 <_nc_write_object@plt>:
    1228:	add	ip, pc, #0, 12
    122c:	add	ip, ip, #102400	; 0x19000
    1230:	ldr	pc, [ip, #3232]!	; 0xca0

00001234 <perror@plt>:
    1234:	add	ip, pc, #0, 12
    1238:	add	ip, ip, #102400	; 0x19000
    123c:	ldr	pc, [ip, #3224]!	; 0xc98

00001240 <__memcpy_chk@plt>:
    1240:	add	ip, pc, #0, 12
    1244:	add	ip, ip, #102400	; 0x19000
    1248:	ldr	pc, [ip, #3216]!	; 0xc90

0000124c <fwrite@plt>:
    124c:			; <UNDEFINED> instruction: 0xe7fd4778
    1250:	add	ip, pc, #0, 12
    1254:	add	ip, ip, #102400	; 0x19000
    1258:	ldr	pc, [ip, #3204]!	; 0xc84

0000125c <strcat@plt>:
    125c:	add	ip, pc, #0, 12
    1260:	add	ip, ip, #102400	; 0x19000
    1264:	ldr	pc, [ip, #3196]!	; 0xc7c

00001268 <__stpcpy_chk@plt>:
    1268:	add	ip, pc, #0, 12
    126c:	add	ip, ip, #102400	; 0x19000
    1270:	ldr	pc, [ip, #3188]!	; 0xc74

00001274 <strcpy@plt>:
    1274:			; <UNDEFINED> instruction: 0xe7fd4778
    1278:	add	ip, pc, #0, 12
    127c:	add	ip, ip, #102400	; 0x19000
    1280:	ldr	pc, [ip, #3176]!	; 0xc68

00001284 <_nc_read_entry2@plt>:
    1284:	add	ip, pc, #0, 12
    1288:	add	ip, ip, #102400	; 0x19000
    128c:	ldr	pc, [ip, #3168]!	; 0xc60

00001290 <curses_version@plt>:
    1290:	add	ip, pc, #0, 12
    1294:	add	ip, ip, #102400	; 0x19000
    1298:	ldr	pc, [ip, #3160]!	; 0xc58

0000129c <getenv@plt>:
    129c:	add	ip, pc, #0, 12
    12a0:	add	ip, ip, #102400	; 0x19000
    12a4:	ldr	pc, [ip, #3152]!	; 0xc50

000012a8 <puts@plt>:
    12a8:			; <UNDEFINED> instruction: 0xe7fd4778
    12ac:	add	ip, pc, #0, 12
    12b0:	add	ip, ip, #102400	; 0x19000
    12b4:	ldr	pc, [ip, #3140]!	; 0xc44

000012b8 <_nc_trim_sgr0@plt>:
    12b8:	add	ip, pc, #0, 12
    12bc:	add	ip, ip, #102400	; 0x19000
    12c0:	ldr	pc, [ip, #3132]!	; 0xc3c

000012c4 <malloc@plt>:
    12c4:	add	ip, pc, #0, 12
    12c8:	add	ip, ip, #102400	; 0x19000
    12cc:	ldr	pc, [ip, #3124]!	; 0xc34

000012d0 <__libc_start_main@plt>:
    12d0:	add	ip, pc, #0, 12
    12d4:	add	ip, ip, #102400	; 0x19000
    12d8:	ldr	pc, [ip, #3116]!	; 0xc2c

000012dc <__gmon_start__@plt>:
    12dc:	add	ip, pc, #0, 12
    12e0:	add	ip, ip, #102400	; 0x19000
    12e4:	ldr	pc, [ip, #3108]!	; 0xc24

000012e8 <freopen64@plt>:
    12e8:	add	ip, pc, #0, 12
    12ec:	add	ip, ip, #102400	; 0x19000
    12f0:	ldr	pc, [ip, #3100]!	; 0xc1c

000012f4 <__ctype_b_loc@plt>:
    12f4:	add	ip, pc, #0, 12
    12f8:	add	ip, ip, #102400	; 0x19000
    12fc:	ldr	pc, [ip, #3092]!	; 0xc14

00001300 <exit@plt>:
    1300:	add	ip, pc, #0, 12
    1304:	add	ip, ip, #102400	; 0x19000
    1308:	ldr	pc, [ip, #3084]!	; 0xc0c

0000130c <_nc_last_db@plt>:
    130c:	add	ip, pc, #0, 12
    1310:	add	ip, ip, #102400	; 0x19000
    1314:	ldr	pc, [ip, #3076]!	; 0xc04

00001318 <use_extended_names@plt>:
    1318:	add	ip, pc, #0, 12
    131c:	add	ip, ip, #102400	; 0x19000
    1320:	ldr	pc, [ip, #3068]!	; 0xbfc

00001324 <strlen@plt>:
    1324:	add	ip, pc, #0, 12
    1328:	add	ip, ip, #102400	; 0x19000
    132c:	ldr	pc, [ip, #3060]!	; 0xbf4

00001330 <strchr@plt>:
    1330:	add	ip, pc, #0, 12
    1334:	add	ip, ip, #102400	; 0x19000
    1338:	ldr	pc, [ip, #3052]!	; 0xbec

0000133c <_nc_resolve_uses2@plt>:
    133c:	add	ip, pc, #0, 12
    1340:	add	ip, ip, #102400	; 0x19000
    1344:	ldr	pc, [ip, #3044]!	; 0xbe4

00001348 <getopt@plt>:
    1348:	add	ip, pc, #0, 12
    134c:	add	ip, ip, #102400	; 0x19000
    1350:	ldr	pc, [ip, #3036]!	; 0xbdc

00001354 <_nc_first_name@plt>:
    1354:	add	ip, pc, #0, 12
    1358:	add	ip, ip, #102400	; 0x19000
    135c:	ldr	pc, [ip, #3028]!	; 0xbd4

00001360 <_nc_set_source@plt>:
    1360:	add	ip, pc, #0, 12
    1364:	add	ip, ip, #102400	; 0x19000
    1368:	ldr	pc, [ip, #3020]!	; 0xbcc

0000136c <__sprintf_chk@plt>:
    136c:	add	ip, pc, #0, 12
    1370:	add	ip, ip, #102400	; 0x19000
    1374:	ldr	pc, [ip, #3012]!	; 0xbc4

00001378 <_nc_entry_match@plt>:
    1378:	add	ip, pc, #0, 12
    137c:	add	ip, ip, #102400	; 0x19000
    1380:	ldr	pc, [ip, #3004]!	; 0xbbc

00001384 <memset@plt>:
    1384:	add	ip, pc, #0, 12
    1388:	add	ip, ip, #102400	; 0x19000
    138c:	ldr	pc, [ip, #2996]!	; 0xbb4

00001390 <putchar@plt>:
    1390:	add	ip, pc, #0, 12
    1394:	add	ip, ip, #102400	; 0x19000
    1398:	ldr	pc, [ip, #2988]!	; 0xbac

0000139c <strncpy@plt>:
    139c:	add	ip, pc, #0, 12
    13a0:	add	ip, ip, #102400	; 0x19000
    13a4:	ldr	pc, [ip, #2980]!	; 0xba4

000013a8 <_nc_capcmp@plt>:
    13a8:			; <UNDEFINED> instruction: 0xe7fd4778
    13ac:	add	ip, pc, #0, 12
    13b0:	add	ip, ip, #102400	; 0x19000
    13b4:	ldr	pc, [ip, #2968]!	; 0xb98

000013b8 <_nc_doalloc@plt>:
    13b8:	add	ip, pc, #0, 12
    13bc:	add	ip, ip, #102400	; 0x19000
    13c0:	ldr	pc, [ip, #2960]!	; 0xb90

000013c4 <__printf_chk@plt>:
    13c4:	add	ip, pc, #0, 12
    13c8:	add	ip, ip, #102400	; 0x19000
    13cc:	ldr	pc, [ip, #2952]!	; 0xb88

000013d0 <__fprintf_chk@plt>:
    13d0:			; <UNDEFINED> instruction: 0xe7fd4778
    13d4:	add	ip, pc, #0, 12
    13d8:	add	ip, ip, #102400	; 0x19000
    13dc:	ldr	pc, [ip, #2940]!	; 0xb7c

000013e0 <_nc_tic_expand@plt>:
    13e0:	add	ip, pc, #0, 12
    13e4:	add	ip, ip, #102400	; 0x19000
    13e8:	ldr	pc, [ip, #2932]!	; 0xb74

000013ec <strtok@plt>:
    13ec:	add	ip, pc, #0, 12
    13f0:	add	ip, ip, #102400	; 0x19000
    13f4:	ldr	pc, [ip, #2924]!	; 0xb6c

000013f8 <_nc_next_db@plt>:
    13f8:	add	ip, pc, #0, 12
    13fc:	add	ip, ip, #102400	; 0x19000
    1400:	ldr	pc, [ip, #2916]!	; 0xb64

00001404 <_nc_read_entry_source@plt>:
    1404:	add	ip, pc, #0, 12
    1408:	add	ip, ip, #102400	; 0x19000
    140c:	ldr	pc, [ip, #2908]!	; 0xb5c

00001410 <fputc@plt>:
    1410:	add	ip, pc, #0, 12
    1414:	add	ip, ip, #102400	; 0x19000
    1418:	ldr	pc, [ip, #2900]!	; 0xb54

0000141c <putc@plt>:
    141c:	add	ip, pc, #0, 12
    1420:	add	ip, ip, #102400	; 0x19000
    1424:	ldr	pc, [ip, #2892]!	; 0xb4c

00001428 <_nc_get_hash_table@plt>:
    1428:	add	ip, pc, #0, 12
    142c:	add	ip, ip, #102400	; 0x19000
    1430:	ldr	pc, [ip, #2884]!	; 0xb44

00001434 <_nc_rootname@plt>:
    1434:	add	ip, pc, #0, 12
    1438:	add	ip, ip, #102400	; 0x19000
    143c:	ldr	pc, [ip, #2876]!	; 0xb3c

00001440 <fputs@plt>:
    1440:	add	ip, pc, #0, 12
    1444:	add	ip, ip, #102400	; 0x19000
    1448:	ldr	pc, [ip, #2868]!	; 0xb34

0000144c <strncmp@plt>:
    144c:	add	ip, pc, #0, 12
    1450:	add	ip, ip, #102400	; 0x19000
    1454:	ldr	pc, [ip, #2860]!	; 0xb2c

00001458 <abort@plt>:
    1458:	add	ip, pc, #0, 12
    145c:	add	ip, ip, #102400	; 0x19000
    1460:	ldr	pc, [ip, #2852]!	; 0xb24

00001464 <strspn@plt>:
    1464:	add	ip, pc, #0, 12
    1468:	add	ip, ip, #102400	; 0x19000
    146c:	ldr	pc, [ip, #2844]!	; 0xb1c

Disassembly of section .text:

00001470 <.text>:
    1470:	svcmi	0x00f0e92d
    1474:	stc	6, cr4, [sp, #-16]!
    1478:	andcs	r8, r0, r2, lsl #22
    147c:	blcs	13f800 <strspn@plt+0x13e39c>
    1480:			; <UNDEFINED> instruction: 0xf8df460f
    1484:	strcs	r3, [r0], -r4, lsl #22
    1488:			; <UNDEFINED> instruction: 0xf8df447a
    148c:	addslt	r9, r5, r0, lsl #22
    1490:	ldrbtmi	r5, [r9], #2259	; 0x8d3
    1494:	tstls	r3, #1769472	; 0x1b0000
    1498:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    149c:	svc	0x003cf7ff
    14a0:	bcc	ffb3f824 <strspn@plt+0xffb3e3c0>
    14a4:			; <UNDEFINED> instruction: 0xf8596838
    14a8:	movwls	r3, #53251	; 0xd003
    14ac:			; <UNDEFINED> instruction: 0xf7ff601e
    14b0:			; <UNDEFINED> instruction: 0xf8dfefc2
    14b4:	smlattcs	r4, r0, sl, r3
    14b8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    14bc:	strmi	r9, [r2], -fp, lsl #6
    14c0:	andsvs	r1, sl, r0, ror #25
    14c4:	mrc	7, 2, APSR_nzcv, cr2, cr15, {7}
    14c8:			; <UNDEFINED> instruction: 0xf0002800
    14cc:	b	13e2a10 <strspn@plt+0x13e15ac>
    14d0:	ldrtmi	r0, [r9], -r4, lsl #23
    14d4:	bge	ff03f858 <strspn@plt+0xff03e3f4>
    14d8:	ldrbmi	r4, [sl], -r5, lsl #12
    14dc:			; <UNDEFINED> instruction: 0xf7ff960a
    14e0:			; <UNDEFINED> instruction: 0xf8dfee80
    14e4:	ldrbtmi	r3, [sl], #2744	; 0xab8
    14e8:	ldrbtmi	r4, [fp], #-1712	; 0xfffff950
    14ec:			; <UNDEFINED> instruction: 0xf8df930e
    14f0:			; <UNDEFINED> instruction: 0x46373ab0
    14f4:	ldrbtmi	r9, [fp], #-1548	; 0xfffff9f4
    14f8:	strls	r9, [r9], -r6, lsl #12
    14fc:	strvs	lr, [r7], -sp, asr #19
    1500:	strtmi	r9, [r9], -pc, lsl #6
    1504:			; <UNDEFINED> instruction: 0x46204652
    1508:	svc	0x001ef7ff
    150c:	subsle	r1, r7, r1, asr #24
    1510:	stmdacs	r8, {r4, r5, fp, ip, sp}^
    1514:	subshi	pc, r0, #0, 4
    1518:			; <UNDEFINED> instruction: 0xf010e8df
    151c:	eorseq	r0, pc, #1342177284	; 0x50000004
    1520:	subeq	r0, lr, #-536870908	; 0xe0000004
    1524:	subeq	r0, lr, #-536870908	; 0xe0000004
    1528:	subeq	r0, lr, #-536870908	; 0xe0000004
    152c:	subeq	r0, lr, #-536870908	; 0xe0000004
    1530:	subeq	r0, lr, #-536870908	; 0xe0000004
    1534:	subeq	r0, lr, #-536870908	; 0xe0000004
    1538:	subeq	r0, lr, #-536870908	; 0xe0000004
    153c:	eorseq	r0, r8, #-536870908	; 0xe0000004
    1540:			; <UNDEFINED> instruction: 0x012e0231
    1544:	andseq	r0, r4, #-1879048191	; 0x90000001
    1548:	andeq	r0, lr, #-536870910	; 0xe0000002
    154c:	mvnseq	r0, lr, asr #4
    1550:			; <UNDEFINED> instruction: 0x012b024e
    1554:	subeq	r0, lr, #-1073741764	; 0xc000003c
    1558:	subeq	r0, lr, #-536870908	; 0xe0000004
    155c:	mvneq	r0, lr, asr #4
    1560:	subeq	r0, lr, #1073741881	; 0x40000039
    1564:	ldrsbeq	r0, [r8, #31]
    1568:	ldrdeq	r0, [pc, #17]	; 1581 <strspn@plt+0x11d>
    156c:	subeq	r0, lr, #-536870908	; 0xe0000004
    1570:	subeq	r0, lr, #-536870908	; 0xe0000004
    1574:	subeq	r0, lr, #-536870908	; 0xe0000004
    1578:	subeq	r0, lr, #-536870908	; 0xe0000004
    157c:	biceq	r0, r6, lr, asr #4
    1580:	biceq	r0, r0, lr, asr #4
    1584:			; <UNDEFINED> instruction: 0x01b501ba
    1588:			; <UNDEFINED> instruction: 0x01ae0129
    158c:	subeq	r0, r9, lr, asr #4
    1590:	subeq	r0, lr, #-536870908	; 0xe0000004
    1594:	subeq	r0, lr, #168, 2	; 0x2a
    1598:	subeq	r0, lr, #-2147483608	; 0x80000028
    159c:			; <UNDEFINED> instruction: 0x0186019c
    15a0:	smulbbeq	r8, r0, r1
    15a4:	cmpeq	r9, pc, asr r1
    15a8:	cmpeq	r2, r7, asr #2
    15ac:			; <UNDEFINED> instruction: 0x4629013e
    15b0:			; <UNDEFINED> instruction: 0x46204652
    15b4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    15b8:	mcr	7, 6, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    15bc:			; <UNDEFINED> instruction: 0xd1a71c41
    15c0:	stmibcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    15c4:			; <UNDEFINED> instruction: 0xf8591ca3
    15c8:			; <UNDEFINED> instruction: 0xf8daa002
    15cc:	bne	fe6c95d4 <strspn@plt+0xfe6c8170>
    15d0:	tsteq	r8, #872415232	; 0x34000000
    15d4:	mrc	7, 3, APSR_nzcv, cr6, cr15, {7}
    15d8:	andls	r9, lr, sp, lsl #22
    15dc:			; <UNDEFINED> instruction: 0xf0002800
    15e0:	ldrmi	r8, [r8], -r9, asr #9
    15e4:	movwls	r2, #53508	; 0xd104
    15e8:	stcl	7, cr15, [r0, #1020]	; 0x3fc
    15ec:	andls	r9, pc, sp, lsl #22
    15f0:			; <UNDEFINED> instruction: 0xf0002800
    15f4:			; <UNDEFINED> instruction: 0x461884b7
    15f8:	tstvc	r1, pc, asr #8	; <UNPREDICTABLE>
    15fc:	ldc	7, cr15, [r6, #1020]!	; 0x3fc
    1600:	stmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1604:	subsvs	r4, r8, fp, ror r4
    1608:			; <UNDEFINED> instruction: 0xf0002800
    160c:	bvs	fe6a28f0 <strspn@plt+0xfe6a148c>
    1610:	andcs	fp, r2, #163840	; 0x28000
    1614:			; <UNDEFINED> instruction: 0xf8da629a
    1618:	adcmi	r3, r3, #0
    161c:	andshi	pc, r8, #128, 4
    1620:	stmibcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1624:	ldrdcc	pc, [r0], -sl
    1628:	ldmvs	r1, {r1, r3, r4, r5, r6, sl, lr}^
    162c:			; <UNDEFINED> instruction: 0xf0002900
    1630:	mcrne	1, 3, r8, cr2, cr3, {7}
    1634:	vqsub.u8	d20, d16, d10
    1638:			; <UNDEFINED> instruction: 0xf8df82a9
    163c:			; <UNDEFINED> instruction: 0x4633b974
    1640:	ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1644:	stmdbls	sl, {r9, sl, sp}
    1648:	ldrbtmi	r4, [sl], #-1275	; 0xfffffb05
    164c:	ldmib	r2, {r0, r2, r8, ip, pc}^
    1650:			; <UNDEFINED> instruction: 0xf8db2001
    1654:	stmib	sp, {r3, ip}^
    1658:	stmib	sp, {sp}^
    165c:			; <UNDEFINED> instruction: 0xf8db1702
    1660:			; <UNDEFINED> instruction: 0xf8db2028
    1664:			; <UNDEFINED> instruction: 0xf8db101c
    1668:	strls	r0, [r4], -r4, lsr #32
    166c:			; <UNDEFINED> instruction: 0xf8d4f003
    1670:	blcs	2829c <strspn@plt+0x26e38>
    1674:	eorhi	pc, r1, #64	; 0x40
    1678:	ldrdcs	pc, [r0], -sl
    167c:	andscc	pc, r4, fp, asr #17
    1680:	vsubl.s8	q2, d16, d18
    1684:			; <UNDEFINED> instruction: 0xf8df8258
    1688:			; <UNDEFINED> instruction: 0xf8df1930
    168c:			; <UNDEFINED> instruction: 0xf8df7930
    1690:	ldrbtmi	r6, [r9], #-2352	; 0xfffff6d0
    1694:	ldrbtmi	r9, [pc], #-2057	; 169c <strspn@plt+0x238>
    1698:	eorshi	pc, r4, sp, asr #17
    169c:	blls	1d289c <strspn@plt+0x1d1438>
    16a0:	bne	43cec8 <strspn@plt+0x43ba64>
    16a4:	blhi	3bbe20 <strspn@plt+0x3ba9bc>
    16a8:	stmdbvc	r9, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    16ac:			; <UNDEFINED> instruction: 0xf8cde047
    16b0:			; <UNDEFINED> instruction: 0xf04fc008
    16b4:			; <UNDEFINED> instruction: 0xf89c32ff
    16b8:	bl	2316c0 <strspn@plt+0x23025c>
    16bc:	movwls	r3, #0
    16c0:			; <UNDEFINED> instruction: 0xf8df2101
    16c4:			; <UNDEFINED> instruction: 0xf8cd3900
    16c8:	ldrbtmi	ip, [fp], #-4
    16cc:	mcr	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    16d0:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    16d4:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    16d8:			; <UNDEFINED> instruction: 0xf0402a00
    16dc:			; <UNDEFINED> instruction: 0xf8df81c7
    16e0:	vst2.<illegal width 64>	{d19-d20}, [pc :128], ip
    16e4:	ldrbtmi	r7, [fp], #-257	; 0xfffffeff
    16e8:	ldmdavs	fp, {r1, r3, r4, r6, r8, fp, sp, lr}^
    16ec:	andcc	lr, r2, r8, lsl #22
    16f0:	tstcc	r2, r1, lsl #22	; <UNPREDICTABLE>
    16f4:	ldcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    16f8:	ldmls	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    16fc:	ldrbtmi	r2, [r9], #2048	; 0x800
    1700:			; <UNDEFINED> instruction: 0x2014f8d9
    1704:	eorhi	pc, r6, #64, 6
    1708:	ldrdne	pc, [r4], -r9
    170c:	andvc	pc, r1, pc, asr #8
    1710:	andne	pc, r2, r0, lsl #22
    1714:			; <UNDEFINED> instruction: 0xf94af005
    1718:	ldrdcs	pc, [r0], -sl
    171c:			; <UNDEFINED> instruction: 0x0014f8d9
    1720:			; <UNDEFINED> instruction: 0xf8ca3201
    1724:	adcmi	r2, r2, #0
    1728:	andeq	pc, r1, r0, lsl #2
    172c:	andseq	pc, r4, r9, asr #17
    1730:	mvnshi	pc, r0, lsl #5
    1734:	movwne	lr, #31197	; 0x79dd
    1738:	svclt	0x00082800
    173c:			; <UNDEFINED> instruction: 0xf855460b
    1740:			; <UNDEFINED> instruction: 0xf84bc022
    1744:	blcs	317cc <strspn@plt+0x30368>
    1748:	blls	275e14 <strspn@plt+0x2749b0>
    174c:	blcs	1b9c0 <strspn@plt+0x1a55c>
    1750:			; <UNDEFINED> instruction: 0x81a4f040
    1754:	vst2.16	{d22,d24}, [pc :256], r3
    1758:	ldmdavs	r2!, {r0, ip, sp, lr}^
    175c:	tstcc	r3, r8, lsl #22
    1760:	andcs	pc, r3, #0, 22
    1764:	eoreq	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    1768:	stc	7, cr15, [ip, #1020]	; 0x3fc
    176c:	strcs	lr, [r1, -r4, asr #15]
    1770:	bls	37b294 <strspn@plt+0x379e30>
    1774:	andsvs	r2, r3, r1, lsl #6
    1778:	ldmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    177c:			; <UNDEFINED> instruction: 0xf8df2002
    1780:	ldrbtmi	r1, [sl], #-2136	; 0xfffff7a8
    1784:	bvs	fe4d2970 <strspn@plt+0xfe4d150c>
    1788:	subsvs	r6, r1, #208, 2	; 0x34
    178c:			; <UNDEFINED> instruction: 0xf47f2b00
    1790:	movwcs	sl, #20152	; 0x4eb8
    1794:	ssat	r6, #21, r3, lsl #5
    1798:			; <UNDEFINED> instruction: 0xf7ff2001
    179c:			; <UNDEFINED> instruction: 0xe6b0edbe
    17a0:	ldc2	0, cr15, [r2, #-4]
    17a4:	subsvs	r9, r8, lr, lsl #22
    17a8:			; <UNDEFINED> instruction: 0xf001e6ab
    17ac:			; <UNDEFINED> instruction: 0xf8dffd0d
    17b0:	bls	3cf868 <strspn@plt+0x3ce404>
    17b4:			; <UNDEFINED> instruction: 0xf64b6090
    17b8:			; <UNDEFINED> instruction: 0xf85972ff
    17bc:	vaddl.s8	<illegal reg q8.5>, d0, d3
    17c0:	stmdavs	fp, {r0, r1, r9}
    17c4:	b	1091834 <strspn@plt+0x10903d0>
    17c8:	andvs	r3, sl, r0, asr #4
    17cc:			; <UNDEFINED> instruction: 0xf8dfe699
    17d0:	andcs	r3, r4, #16, 16	; 0x100000
    17d4:	sbcsvs	r4, sl, fp, ror r4
    17d8:			; <UNDEFINED> instruction: 0xf8dfe693
    17dc:	tstcs	r1, r8, lsl #16
    17e0:	andcs	r9, r0, #12, 2
    17e4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    17e8:	pkhbt	r7, sl, sl
    17ec:	ubfxcc	pc, pc, #17, #25
    17f0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    17f4:	ldmdavc	fp, {r0, r1, r3, r4, fp, sp, lr}
    17f8:			; <UNDEFINED> instruction: 0xf0002b64
    17fc:	blcs	1a61c90 <strspn@plt+0x1a6082c>
    1800:	cmnhi	r6, r0	; <UNPREDICTABLE>
    1804:			; <UNDEFINED> instruction: 0xf0002b6c
    1808:	blcs	18e1efc <strspn@plt+0x18e0a98>
    180c:	cmnhi	ip, #64	; 0x40	; <UNPREDICTABLE>
    1810:			; <UNDEFINED> instruction: 0x37d8f8df
    1814:	ldrbtmi	r2, [fp], #-516	; 0xfffffdfc
    1818:			; <UNDEFINED> instruction: 0xe672629a
    181c:			; <UNDEFINED> instruction: 0x37d0f8df
    1820:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    1824:			; <UNDEFINED> instruction: 0xe66c625a
    1828:			; <UNDEFINED> instruction: 0x27c8f8df
    182c:			; <UNDEFINED> instruction: 0xf8df2101
    1830:	ldrbtmi	r3, [sl], #-1992	; 0xfffff838
    1834:			; <UNDEFINED> instruction: 0x07c4f8df
    1838:			; <UNDEFINED> instruction: 0xf882447b
    183c:	ldrbtmi	r1, [r8], #-33	; 0xffffffdf
    1840:	sbfxne	pc, pc, #17, #29
    1844:	sbfxcs	pc, pc, #17, #29
    1848:	stmib	r3, {r0, r3, r4, r5, r6, sl, lr}^
    184c:	ldrbtmi	r1, [sl], #-0
    1850:			; <UNDEFINED> instruction: 0xe656609a
    1854:	sbfxcc	pc, pc, #17, #17
    1858:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    185c:			; <UNDEFINED> instruction: 0xe650741a
    1860:	sbfxcc	pc, pc, #17, #9
    1864:	ldrbtmi	r2, [fp], #-515	; 0xfffffdfd
    1868:			; <UNDEFINED> instruction: 0xe64a60da
    186c:	sbfxcc	pc, pc, #17, #1
    1870:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    1874:			; <UNDEFINED> instruction: 0xe64461da
    1878:			; <UNDEFINED> instruction: 0x3798f8df
    187c:	rscscc	pc, pc, #79	; 0x4f
    1880:	orrsvs	r4, sl, fp, ror r4
    1884:	blls	1bb180 <strspn@plt+0x1b9d1c>
    1888:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    188c:	ldrt	r9, [r8], -r6, lsl #6
    1890:			; <UNDEFINED> instruction: 0x3784f8df
    1894:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1898:			; <UNDEFINED> instruction: 0xe63260da
    189c:			; <UNDEFINED> instruction: 0x377cf8df
    18a0:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
    18a4:			; <UNDEFINED> instruction: 0xe62c60da
    18a8:			; <UNDEFINED> instruction: 0x3738f8df
    18ac:			; <UNDEFINED> instruction: 0xf8592001
    18b0:	andsvc	r3, r8, r3
    18b4:	ldc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    18b8:	strcs	lr, [r1], -r3, lsr #12
    18bc:			; <UNDEFINED> instruction: 0xf7ffe621
    18c0:			; <UNDEFINED> instruction: 0xf7ffece8
    18c4:	strdcs	lr, [r0], -r4
    18c8:	ldc	7, cr15, [sl, #-1020]	; 0xfffffc04
    18cc:	smmlscc	r0, pc, r8, pc	; <UNPREDICTABLE>
    18d0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    18d4:	eorcs	pc, r0, r3, lsl #17
    18d8:			; <UNDEFINED> instruction: 0xf8dfe613
    18dc:	andcs	r3, r0, #72, 14	; 0x1200000
    18e0:	andsvc	r4, sl, fp, ror r4
    18e4:			; <UNDEFINED> instruction: 0xf8dfe60d
    18e8:			; <UNDEFINED> instruction: 0xf8df3700
    18ec:			; <UNDEFINED> instruction: 0xf859273c
    18f0:	ldrbtmi	r3, [sl], #-3
    18f4:	subsvs	r6, r3, #1769472	; 0x1b0000
    18f8:			; <UNDEFINED> instruction: 0xf001e603
    18fc:	andls	pc, sl, r5, ror #24
    1900:			; <UNDEFINED> instruction: 0xf8dfe5ff
    1904:	tstcs	r1, r8, lsr #14
    1908:	bvs	fe4d2af8 <strspn@plt+0xfe4d1694>
    190c:	blcs	1a058 <strspn@plt+0x18bf4>
    1910:	cfldrdge	mvd15, [r7, #508]!	; 0x1fc
    1914:	addsvs	r2, r3, #201326592	; 0xc000000
    1918:			; <UNDEFINED> instruction: 0xf8dfe5f3
    191c:	tstcs	r0, r4, lsl r7
    1920:	bvs	fe4d2b10 <strspn@plt+0xfe4d16ac>
    1924:	stmdblt	fp, {r0, r4, r6, r7, r8, sp, lr}
    1928:	addsvs	r2, r3, #201326592	; 0xc000000
    192c:			; <UNDEFINED> instruction: 0x3704f8df
    1930:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    1934:	strb	r6, [r4, #602]!	; 0x25a
    1938:	usatcc	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    193c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1940:	ldrb	r6, [lr, #410]	; 0x19a
    1944:			; <UNDEFINED> instruction: 0xf0439b06
    1948:	movwls	r0, #25346	; 0x6302
    194c:	mrcge	5, 0, lr, cr2, cr9, {6}
    1950:			; <UNDEFINED> instruction: 0x4631ad11
    1954:			; <UNDEFINED> instruction: 0xf7ff4628
    1958:	and	lr, r1, r2, ror #24
    195c:	stc	7, cr15, [r6], #1020	; 0x3fc
    1960:			; <UNDEFINED> instruction: 0x46284631
    1964:	stcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    1968:	stmdacs	r0, {r2, r9, sl, lr}
    196c:			; <UNDEFINED> instruction: 0xf7ffd1f6
    1970:	strtmi	lr, [r0], -lr, asr #25
    1974:	stcl	7, cr15, [r4], {255}	; 0xff
    1978:	movwls	r2, #37633	; 0x9301
    197c:			; <UNDEFINED> instruction: 0xf8dfe5c1
    1980:			; <UNDEFINED> instruction: 0xf8593668
    1984:	ldmdavs	fp, {r0, r1, ip, sp}
    1988:	ldr	r9, [sl, #776]!	; 0x308
    198c:			; <UNDEFINED> instruction: 0x3658f8df
    1990:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1994:	movwls	r6, #30747	; 0x781b
    1998:			; <UNDEFINED> instruction: 0xf8dfe5b3
    199c:	andcs	r3, r0, #160, 12	; 0xa000000
    19a0:	subsvs	r4, sl, fp, ror r4
    19a4:			; <UNDEFINED> instruction: 0xf8dfe5ad
    19a8:			; <UNDEFINED> instruction: 0xf64f3698
    19ac:	andcs	r7, r1, #-1073741761	; 0xc000003f
    19b0:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    19b4:	str	r1, [r4, #513]!	; 0x201
    19b8:	pkhtbcc	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    19bc:			; <UNDEFINED> instruction: 0xf8df224f
    19c0:	smlabbcs	r1, r8, r6, r5
    19c4:	pkhtbvs	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    19c8:	andvc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    19cc:			; <UNDEFINED> instruction: 0xf505447d
    19d0:			; <UNDEFINED> instruction: 0xf505707c
    19d4:	ldrbtmi	r6, [lr], #-1160	; 0xfffffb78
    19d8:	ldrvc	pc, [sp, #-517]!	; 0xfffffdfb
    19dc:			; <UNDEFINED> instruction: 0xf7ff683b
    19e0:	vfma.f32	d14, d4, d24
    19e4:	ldmdavs	r8!, {r1, r3, r5, r8, ip, sp}
    19e8:	tstls	r0, r3, lsr #12
    19ec:	ldrtmi	r3, [r2], -sp, lsr #8
    19f0:			; <UNDEFINED> instruction: 0xf7ff2101
    19f4:	adcmi	lr, r5, #240, 24	; 0xf000
    19f8:			; <UNDEFINED> instruction: 0xf8dfd1f3
    19fc:	tstcs	r1, r4, asr r6
    1a00:			; <UNDEFINED> instruction: 0x2650f8df
    1a04:	ldmdavs	r8!, {r0, r1, r3, r4, r5, r6, sl, lr}
    1a08:	teqvc	sp, #805306368	; 0x30000000	; <UNPREDICTABLE>
    1a0c:			; <UNDEFINED> instruction: 0xf7ff447a
    1a10:	andcs	lr, r1, r2, ror #25
    1a14:	ldcl	7, cr15, [r4], #-1020	; 0xfffffc04
    1a18:	blcs	485ac <strspn@plt+0x47148>
    1a1c:	cfmvdhrge	mvd13, pc
    1a20:	rsbsle	r2, r8, r2, lsl #22
    1a24:	tstcs	r1, fp, lsl #22
    1a28:			; <UNDEFINED> instruction: 0x262cf8df
    1a2c:			; <UNDEFINED> instruction: 0x0614f8df
    1a30:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
    1a34:	andeq	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    1a38:			; <UNDEFINED> instruction: 0xf7ff6800
    1a3c:	andcs	lr, r1, ip, asr #25
    1a40:	mrrc	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    1a44:			; <UNDEFINED> instruction: 0x3614f8df
    1a48:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1a4c:	ldrb	r6, [r8, #-666]	; 0xfffffd66
    1a50:			; <UNDEFINED> instruction: 0x060cf8df
    1a54:	ldrbtmi	r3, [r8], #-1025	; 0xfffffbff
    1a58:	stc	7, cr15, [r0], #-1020	; 0xfffffc04
    1a5c:			; <UNDEFINED> instruction: 0xf0002800
    1a60:			; <UNDEFINED> instruction: 0xf845827f
    1a64:			; <UNDEFINED> instruction: 0xf10b000b
    1a68:	ldrb	r0, [r9, #2820]	; 0xb04
    1a6c:	tstcs	r1, r8, asr r9
    1a70:	svcls	0x000a9b0b
    1a74:	strbcs	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    1a78:	andcc	lr, r0, r8, lsl #22
    1a7c:	ldmpl	sl!, {r0, r1, r3, r4, fp, sp, lr}
    1a80:			; <UNDEFINED> instruction: 0xf8da9001
    1a84:			; <UNDEFINED> instruction: 0xf8550000
    1a88:	ldmdavs	r0, {r5, lr, pc}
    1a8c:	ldrbcs	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    1a90:	andgt	pc, r0, sp, asr #17
    1a94:			; <UNDEFINED> instruction: 0xf7ff447a
    1a98:			; <UNDEFINED> instruction: 0xe620ec9e
    1a9c:	tstcs	r1, sl, lsl #30
    1aa0:	streq	pc, [r0, #2271]!	; 0x8df
    1aa4:	vnmls.f64	d9, d8, d11
    1aa8:	ldmdapl	r8!, {r4, r9, fp, sp}
    1aac:			; <UNDEFINED> instruction: 0xf8cd681b
    1ab0:	stmdavs	r0, {lr, pc}
    1ab4:	stc	7, cr15, [lr], {255}	; 0xff
    1ab8:			; <UNDEFINED> instruction: 0xf8dbe64c
    1abc:	blcs	10daf4 <strspn@plt+0x10c690>
    1ac0:	tsthi	sl, r0	; <UNPREDICTABLE>
    1ac4:			; <UNDEFINED> instruction: 0xf8dab1d3
    1ac8:	bne	901ad0 <strspn@plt+0x90066c>
    1acc:			; <UNDEFINED> instruction: 0xf0002c02
    1ad0:			; <UNDEFINED> instruction: 0xf8df811e
    1ad4:	eorscs	r3, r2, #112, 10	; 0x1c000000
    1ad8:	streq	pc, [ip, #2271]	; 0x8df
    1adc:			; <UNDEFINED> instruction: 0xf8592101
    1ae0:	ldrbtmi	r3, [r8], #-3
    1ae4:			; <UNDEFINED> instruction: 0xf7ff681b
    1ae8:			; <UNDEFINED> instruction: 0x2000ebb4
    1aec:	stc	7, cr15, [r8], {255}	; 0xff
    1af0:	ldrbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1af4:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
    1af8:	str	r6, [r2, #-666]	; 0xfffffd66
    1afc:	strbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1b00:			; <UNDEFINED> instruction: 0xf8df2221
    1b04:	tstcs	r1, ip, ror #10
    1b08:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1b0c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    1b10:	bl	fe7bfb14 <strspn@plt+0xfe7be6b0>
    1b14:	movwcs	lr, #6121	; 0x17e9
    1b18:	str	r6, [lr, #211]	; 0xd3
    1b1c:	strbmi	r2, [fp], r1, lsl #16
    1b20:	ldrsbthi	pc, [r4], -sp	; <UNPREDICTABLE>
    1b24:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
    1b28:			; <UNDEFINED> instruction: 0xf8dbdd05
    1b2c:			; <UNDEFINED> instruction: 0xf5000004
    1b30:			; <UNDEFINED> instruction: 0xf7ff7101
    1b34:	blls	1bc814 <strspn@plt+0x1bb3b0>
    1b38:	ldrbeq	fp, [sl, r3, lsr #7]
    1b3c:	cmphi	ip, r0, lsl #2	; <UNPREDICTABLE>
    1b40:	ldreq	r9, [fp, r6, lsl #22]
    1b44:			; <UNDEFINED> instruction: 0xf8dfd5d1
    1b48:	ldrbtmi	r3, [fp], #-1324	; 0xfffffad4
    1b4c:			; <UNDEFINED> instruction: 0xf0006858
    1b50:	strb	pc, [sl, r3, lsl #25]	; <UNPREDICTABLE>
    1b54:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
    1b58:			; <UNDEFINED> instruction: 0xf8df2101
    1b5c:	blls	392f04 <strspn@plt+0x391aa0>
    1b60:	andmi	pc, r4, r9, asr r8	; <UNPREDICTABLE>
    1b64:	andcc	lr, r2, r3, lsl #22
    1b68:			; <UNDEFINED> instruction: 0xf8df9b0b
    1b6c:	ldmdavs	fp, {r2, r3, r8, sl, sp}
    1b70:	andls	r4, r0, sl, ror r4
    1b74:			; <UNDEFINED> instruction: 0xf7ff6820
    1b78:	andcs	lr, r1, lr, lsr #24
    1b7c:	bl	ff03fb80 <strspn@plt+0xff03e71c>
    1b80:	ldrbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1b84:	ldrbtmi	r2, [fp], #-515	; 0xfffffdfd
    1b88:	ldrt	r6, [sl], #666	; 0x29a
    1b8c:	ldrbteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    1b90:	ldrbtmi	r3, [r8], #-1025	; 0xfffffbff
    1b94:	bl	fe0bfb98 <strspn@plt+0xfe0be734>
    1b98:			; <UNDEFINED> instruction: 0xf0002800
    1b9c:			; <UNDEFINED> instruction: 0xf84581e1
    1ba0:	strb	r0, [sl, #-11]
    1ba4:	svceq	0x0000f1b8
    1ba8:	adcshi	pc, r6, r0, asr #32
    1bac:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1bb0:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1bb4:	ldmle	r8, {r2, r8, r9, fp, sp}
    1bb8:			; <UNDEFINED> instruction: 0xf003e8df
    1bbc:	cmpmi	r0, lr, ror #30
    1bc0:			; <UNDEFINED> instruction: 0xf8df0003
    1bc4:	ldrbtmi	r3, [fp], #-1220	; 0xfffffb3c
    1bc8:	blcs	1be3c <strspn@plt+0x1a9d8>
    1bcc:			; <UNDEFINED> instruction: 0x81a6f040
    1bd0:	ldrtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1bd4:			; <UNDEFINED> instruction: 0xf8df2401
    1bd8:	ldrbtmi	r0, [fp], #-1208	; 0xfffffb48
    1bdc:	ldrtvs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1be0:	stmdbls	ip, {r3, r4, r5, r6, sl, lr}
    1be4:	ldrbtmi	r7, [lr], #-2074	; 0xfffff7e6
    1be8:	strmi	r6, [r5], -r3, lsl #19
    1bec:	strls	r6, [r0], -r0, asr #16
    1bf0:			; <UNDEFINED> instruction: 0xf878f004
    1bf4:	and	r9, sl, pc, lsl #28
    1bf8:			; <UNDEFINED> instruction: 0xf85669eb
    1bfc:	strcc	r0, [r1], #-36	; 0xffffffdc
    1c00:	blcs	50810 <strspn@plt+0x4f3ac>
    1c04:			; <UNDEFINED> instruction: 0x2100bf94
    1c08:			; <UNDEFINED> instruction: 0xf0042101
    1c0c:	stmdbvs	fp!, {r0, r2, r3, r5, r7, sl, fp, ip, sp, lr, pc}^
    1c10:	lfmle	f4, 2, [r1], #652	; 0x28c
    1c14:	stc2	0, cr15, [r0, #-16]
    1c18:	blcs	1becc <strspn@plt+0x1aa68>
    1c1c:	svcge	0x0065f43f
    1c20:	strtmi	pc, [r0], #-2271	; 0xfffff721
    1c24:	blls	2ca030 <strspn@plt+0x2c8bcc>
    1c28:	strbtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1c2c:	andmi	pc, r4, r9, asr r8	; <UNPREDICTABLE>
    1c30:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
    1c34:	stmdavs	r0!, {ip, pc}
    1c38:	bl	ff33fc3c <strspn@plt+0xff33e7d8>
    1c3c:	stmdals	pc, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    1c40:	cdp2	0, 9, cr15, cr0, cr0, {0}
    1c44:	ldrbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1c48:	ldrbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1c4c:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    1c50:	mlacs	r1, r3, r8, pc	; <UNPREDICTABLE>
    1c54:			; <UNDEFINED> instruction: 0xf0046859
    1c58:	smlsld	pc, r6, r3, sp	; <UNPREDICTABLE>
    1c5c:			; <UNDEFINED> instruction: 0xf000980f
    1c60:			; <UNDEFINED> instruction: 0xf8dffe81
    1c64:			; <UNDEFINED> instruction: 0xf8df3440
    1c68:	ldrbtmi	r0, [fp], #-1088	; 0xfffffbc0
    1c6c:			; <UNDEFINED> instruction: 0xf8934478
    1c70:	ldmdavs	r9, {r0, r5, sp}^
    1c74:	stc2l	0, cr15, [r4, #-16]
    1c78:	stmdals	pc, {r0, r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    1c7c:	cdp2	0, 7, cr15, cr2, cr0, {0}
    1c80:	strtcc	pc, [r8], #-2271	; 0xfffff721
    1c84:	strteq	pc, [r8], #-2271	; 0xfffff721
    1c88:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    1c8c:	mlacs	r1, r3, r8, pc	; <UNPREDICTABLE>
    1c90:			; <UNDEFINED> instruction: 0xf0046859
    1c94:			; <UNDEFINED> instruction: 0xe728fd35
    1c98:	ldrcc	pc, [r8], #-2271	; 0xfffff721
    1c9c:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1ca0:			; <UNDEFINED> instruction: 0xf0402b00
    1ca4:			; <UNDEFINED> instruction: 0xf8df814e
    1ca8:	ldrbtmi	r3, [fp], #-1040	; 0xfffffbf0
    1cac:	mlacc	r1, r3, r8, pc	; <UNPREDICTABLE>
    1cb0:			; <UNDEFINED> instruction: 0xf0002b00
    1cb4:			; <UNDEFINED> instruction: 0xf8df813f
    1cb8:	andcs	r3, r0, #4, 8	; 0x4000000
    1cbc:	strmi	pc, [r0], #-2271	; 0xfffff721
    1cc0:	andls	r4, r0, #2063597568	; 0x7b000000
    1cc4:	stmdbls	ip, {r2, r3, r4, r5, r6, sl, lr}
    1cc8:	stmdavs	r0!, {r1, r3, r4, fp, ip, sp, lr}^
    1ccc:			; <UNDEFINED> instruction: 0xf00469a3
    1cd0:			; <UNDEFINED> instruction: 0xf004f809
    1cd4:	stmiavs	r3!, {r0, r5, r7, sl, fp, ip, sp, lr, pc}
    1cd8:			; <UNDEFINED> instruction: 0xf43f2b00
    1cdc:	ldclmi	15, cr10, [r9], {6}
    1ce0:	blls	2ca0ec <strspn@plt+0x2c8c88>
    1ce4:			; <UNDEFINED> instruction: 0xf8594af7
    1ce8:	ldmdavs	fp, {r2, lr}
    1cec:	andls	r4, r0, sl, ror r4
    1cf0:			; <UNDEFINED> instruction: 0xf7ff6820
    1cf4:			; <UNDEFINED> instruction: 0xe6f8eb70
    1cf8:	andscs	r4, pc, #215040	; 0x34800
    1cfc:	strdcs	r4, [r1, -r2]
    1d00:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1d04:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    1d08:	b	fe8bfd0c <strspn@plt+0xfe8be8a8>
    1d0c:	bl	17b8c8 <strspn@plt+0x17a464>
    1d10:			; <UNDEFINED> instruction: 0xf0010080
    1d14:	usat	pc, #8, r3, asr #27	; <UNPREDICTABLE>
    1d18:	stmiami	sp!, {r2, r3, r5, r6, r7, sl, fp, lr}^
    1d1c:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    1d20:			; <UNDEFINED> instruction: 0xf1026862
    1d24:	ldmib	r2, {r4, r8, r9}^
    1d28:			; <UNDEFINED> instruction: 0xf8d12103
    1d2c:			; <UNDEFINED> instruction: 0xf00110c0
    1d30:	stmdavs	r2!, {r0, r1, r2, r5, r7, r9, fp, ip, sp, lr, pc}^
    1d34:			; <UNDEFINED> instruction: 0xf10248e7
    1d38:	ldmib	r2, {r4, r8, r9}^
    1d3c:	ldrbtmi	r2, [r8], #-259	; 0xfffffefd
    1d40:	ldrdne	pc, [r4], #129	; 0x81
    1d44:	blx	fe73dd50 <strspn@plt+0xfe73c8ec>
    1d48:	stmiami	r3!, {r1, r5, r6, fp, sp, lr}^
    1d4c:	tsteq	r0, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
    1d50:	ldrdcs	lr, [r3, -r2]
    1d54:			; <UNDEFINED> instruction: 0xf8d14478
    1d58:			; <UNDEFINED> instruction: 0xf00110c8
    1d5c:	stmdavs	r2!, {r0, r4, r7, r9, fp, ip, sp, lr, pc}^
    1d60:			; <UNDEFINED> instruction: 0xf10248de
    1d64:	ldmib	r2, {r4, r8, r9}^
    1d68:	ldrbtmi	r2, [r8], #-259	; 0xfffffefd
    1d6c:	ldrdne	pc, [r8, #129]!	; 0x81
    1d70:	blx	fe1bdd7c <strspn@plt+0xfe1bc918>
    1d74:	ldmmi	sl, {r1, r5, r6, fp, sp, lr}^
    1d78:	tsteq	r0, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
    1d7c:	ldrdcs	lr, [r3, -r2]
    1d80:			; <UNDEFINED> instruction: 0xf8d14478
    1d84:			; <UNDEFINED> instruction: 0xf00111ec
    1d88:	stmdavs	r2!, {r0, r1, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}^
    1d8c:			; <UNDEFINED> instruction: 0xf10248d5
    1d90:	ldmib	r2, {r4, r8, r9}^
    1d94:	ldrbtmi	r2, [r8], #-259	; 0xfffffefd
    1d98:	ldrsbne	pc, [r0, #129]!	; 0x81	; <UNPREDICTABLE>
    1d9c:	blx	1c3dda8 <strspn@plt+0x1c3c944>
    1da0:	ldmmi	r1, {r1, r5, r6, fp, sp, lr}^
    1da4:	tsteq	r0, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
    1da8:	ldrdcs	lr, [r3, -r2]
    1dac:	svcvs	0x00094478
    1db0:	blx	19bddbc <strspn@plt+0x19bc958>
    1db4:	stmiami	sp, {r1, r5, r6, fp, sp, lr}^
    1db8:	tsteq	r0, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
    1dbc:	ldrdcs	lr, [r3, -r2]
    1dc0:			; <UNDEFINED> instruction: 0xf8d14478
    1dc4:			; <UNDEFINED> instruction: 0xf00110a0
    1dc8:	stmdavs	r2!, {r0, r1, r3, r4, r6, r9, fp, ip, sp, lr, pc}^
    1dcc:			; <UNDEFINED> instruction: 0xf10248c8
    1dd0:	ldmib	r2, {r4, r8, r9}^
    1dd4:	ldrbtmi	r2, [r8], #-259	; 0xfffffefd
    1dd8:	ldrdne	pc, [r4, #-129]!	; 0xffffff7f
    1ddc:	blx	143dde8 <strspn@plt+0x143c984>
    1de0:	stmiami	r4, {r1, r5, r6, fp, sp, lr}^
    1de4:	tsteq	r0, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
    1de8:	ldrdcs	lr, [r3, -r2]
    1dec:			; <UNDEFINED> instruction: 0xf8d14478
    1df0:			; <UNDEFINED> instruction: 0xf0011160
    1df4:	ldrbt	pc, [r8], -r5, asr #20	; <UNPREDICTABLE>
    1df8:	blmi	ff0154fc <strspn@plt+0xff014098>
    1dfc:	stmibmi	r0, {r0, r2, r3, r4, r5, r6, sl, lr}^
    1e00:	mcrmi	4, 6, r4, cr0, cr11, {3}
    1e04:			; <UNDEFINED> instruction: 0x46284479
    1e08:			; <UNDEFINED> instruction: 0xf000685c
    1e0c:	bmi	fefc0828 <strspn@plt+0xfefbf3c4>
    1e10:	ldmibmi	lr!, {r1, r2, r3, r4, r5, r6, sl, lr}
    1e14:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    1e18:	andcs	r4, r1, r3, lsl #12
    1e1c:	b	ff4bfe20 <strspn@plt+0xff4be9bc>
    1e20:	ldrbtmi	r4, [r8], #-2235	; 0xfffff745
    1e24:	b	10bfe28 <strspn@plt+0x10be9c4>
    1e28:			; <UNDEFINED> instruction: 0x462849ba
    1e2c:			; <UNDEFINED> instruction: 0xf0004479
    1e30:			; <UNDEFINED> instruction: 0x4631fa73
    1e34:	andcs	r4, r1, r2, lsl #12
    1e38:	b	ff13fe3c <strspn@plt+0xff13e9d8>
    1e3c:			; <UNDEFINED> instruction: 0x462849b6
    1e40:			; <UNDEFINED> instruction: 0xf0004479
    1e44:	ldrtmi	pc, [r1], -r9, ror #20	; <UNPREDICTABLE>
    1e48:	andcs	r4, r1, r2, lsl #12
    1e4c:	b	feebfe50 <strspn@plt+0xfeebe9ec>
    1e50:			; <UNDEFINED> instruction: 0x462849b2
    1e54:			; <UNDEFINED> instruction: 0xf0004479
    1e58:			; <UNDEFINED> instruction: 0x4631fa5f
    1e5c:	andcs	r4, r1, r2, lsl #12
    1e60:	b	fec3fe64 <strspn@plt+0xfec3ea00>
    1e64:	ldrbtmi	r4, [r8], #-2222	; 0xfffff752
    1e68:	b	83fe6c <strspn@plt+0x83ea08>
    1e6c:	ldrbtmi	r4, [r8], #-2221	; 0xfffff753
    1e70:	b	73fe74 <strspn@plt+0x73ea10>
    1e74:			; <UNDEFINED> instruction: 0x232c69e2
    1e78:	msreq	CPSR_sxc, #192, 4
    1e7c:			; <UNDEFINED> instruction: 0xd103429a
    1e80:			; <UNDEFINED> instruction: 0xf5b38c23
    1e84:	suble	r7, r6, pc, asr #31
    1e88:	stmiami	r8!, {r0, r1, r2, r5, r7, r8, fp, lr}
    1e8c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1e90:	blx	10bde98 <strspn@plt+0x10bca34>
    1e94:	stmibmi	r6!, {r1, r9, sl, lr}
    1e98:	ldrbtmi	r2, [r9], #-1
    1e9c:	b	fe4bfea0 <strspn@plt+0xfe4bea3c>
    1ea0:	blhi	fe894538 <strspn@plt+0xfe8930d4>
    1ea4:	ldrbtmi	r2, [r9], #-1
    1ea8:	b	fe33feac <strspn@plt+0xfe33ea48>
    1eac:	blhi	ff89453c <strspn@plt+0xff8930d8>
    1eb0:	ldrbtmi	r2, [r9], #-1
    1eb4:	b	fe1bfeb8 <strspn@plt+0xfe1bea54>
    1eb8:			; <UNDEFINED> instruction: 0x8c2249a0
    1ebc:	ldrbtmi	r2, [r9], #-1
    1ec0:	b	fe03fec4 <strspn@plt+0xfe03ea60>
    1ec4:	ldmibmi	lr, {r1, r5, r7, r8, r9, fp, pc}
    1ec8:	bcc	b09ed4 <strspn@plt+0xb08a70>
    1ecc:			; <UNDEFINED> instruction: 0xf7ff4479
    1ed0:	blhi	ff8bc8c0 <strspn@plt+0xff8bb45c>
    1ed4:	mulcs	r1, fp, r9
    1ed8:	ldrbtmi	r3, [r9], #-2599	; 0xfffff5d9
    1edc:	b	1cbfee0 <strspn@plt+0x1cbea7c>
    1ee0:	ldmibmi	r9, {r1, r5, sl, fp, pc}
    1ee4:			; <UNDEFINED> instruction: 0xf5a22001
    1ee8:	ldrbtmi	r7, [r9], #-719	; 0xfffffd31
    1eec:	b	1abfef0 <strspn@plt+0x1abea8c>
    1ef0:	ldrbtmi	r4, [r8], #-2198	; 0xfffff76a
    1ef4:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ef8:	ldmibmi	r6, {r0, r2, r4, r7, r9, fp, lr}
    1efc:	ldrbtmi	r2, [sl], #-1
    1f00:			; <UNDEFINED> instruction: 0xf7ff4479
    1f04:	ldr	lr, [fp], -r0, ror #20
    1f08:	tstcs	r1, fp, lsl #22
    1f0c:	stmdami	sp, {r1, r4, r7, r9, fp, lr}^
    1f10:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
    1f14:	bmi	fe47b554 <strspn@plt+0xfe47a0f0>
    1f18:			; <UNDEFINED> instruction: 0xe7bc447a
    1f1c:	tstcs	r1, r9, asr #16
    1f20:	bmi	fe3e8b54 <strspn@plt+0xfe3e76f0>
    1f24:	andeq	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    1f28:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
    1f2c:			; <UNDEFINED> instruction: 0xf7ff6800
    1f30:			; <UNDEFINED> instruction: 0xe64dea52
    1f34:	andcs	r4, r1, fp, lsl #19
    1f38:	ldrbtmi	r9, [r9], #-2574	; 0xfffff5f2
    1f3c:	b	10bff40 <strspn@plt+0x10beadc>
    1f40:	blls	3fba2c <strspn@plt+0x3fa5c8>
    1f44:	bmi	fca350 <strspn@plt+0xfc8eec>
    1f48:			; <UNDEFINED> instruction: 0xf859681c
    1f4c:	blls	2c1f5c <strspn@plt+0x2c0af8>
    1f50:	ldmdavs	fp, {r0, r2, r7, r9, fp, lr}
    1f54:	strls	r4, [r0], #-1146	; 0xfffffb86
    1f58:			; <UNDEFINED> instruction: 0xf7ff6800
    1f5c:			; <UNDEFINED> instruction: 0xe6a2ea3c
    1f60:			; <UNDEFINED> instruction: 0xf974f001
    1f64:	ldrbtmi	r4, [r8], #-2177	; 0xfffff77f
    1f68:			; <UNDEFINED> instruction: 0xf9d0f000
    1f6c:	ldrbtmi	r4, [r8], #-2176	; 0xfffff780
    1f70:			; <UNDEFINED> instruction: 0xf9ccf000
    1f74:	ldrbtmi	r4, [r8], #-2175	; 0xfffff781
    1f78:			; <UNDEFINED> instruction: 0xf9c8f000
    1f7c:	ldrbtmi	r4, [r8], #-2174	; 0xfffff782
    1f80:			; <UNDEFINED> instruction: 0xf9c4f000
    1f84:	strdeq	r9, [r1], -ip
    1f88:	andeq	r0, r0, r4, lsl r1
    1f8c:	strdeq	r9, [r1], -r2
    1f90:	andeq	r0, r0, r8, lsr r1
    1f94:	andeq	r0, r0, ip, lsr r1
    1f98:	ldrdeq	r5, [r0], -r6
    1f9c:	andeq	r9, r1, sl, lsl fp
    1fa0:	andeq	r9, r1, r2, asr #22
    1fa4:	andeq	r0, r0, r8, lsl r1
    1fa8:	andeq	r9, r1, r4, lsr sl
    1fac:	andeq	r9, r1, r0, lsl sl
    1fb0:	strdeq	r9, [r1], -r0
    1fb4:			; <UNDEFINED> instruction: 0x000199ba
    1fb8:	andeq	r5, r0, r6, asr #19
    1fbc:	andeq	r9, r1, r2, lsr #19
    1fc0:	muleq	r1, ip, r9
    1fc4:	andeq	r5, r0, lr, asr r9
    1fc8:	andeq	r9, r1, r4, ror #18
    1fcc:	andeq	r9, r1, r2, asr r9
    1fd0:	andeq	r9, r1, sl, lsr r9
    1fd4:			; <UNDEFINED> instruction: 0x000198b6
    1fd8:	andeq	r5, r0, ip, lsl #16
    1fdc:	andeq	r0, r0, r0, lsr #2
    1fe0:	andeq	r9, r1, r4, ror #16
    1fe4:	andeq	r0, r0, ip, ror #2
    1fe8:	andeq	r0, r0, r0, ror r1
    1fec:	andeq	r9, r1, r2, lsr #16
    1ff0:	andeq	r9, r1, r6, lsl r8
    1ff4:	andeq	r9, r1, r6, lsl #16
    1ff8:	ldrdeq	r9, [r1], -r8
    1ffc:	andeq	r5, r0, r2, ror r5
    2000:	andeq	r5, r0, ip, asr #14
    2004:	andeq	r5, r0, lr, ror #9
    2008:	ldrdeq	r9, [r1], -lr
    200c:	ldrdeq	r9, [r1], -r2
    2010:	andeq	r9, r1, r6, asr #15
    2014:			; <UNDEFINED> instruction: 0x000197b8
    2018:	andeq	r9, r1, r2, lsr #15
    201c:	muleq	r1, r6, r7
    2020:	andeq	r9, r1, r6, ror #14
    2024:	andeq	r9, r1, r4, lsr #14
    2028:	andeq	r9, r1, r6, asr #14
    202c:	andeq	r9, r1, r0, lsr r7
    2030:	andeq	r9, r1, r8, lsl r7
    2034:	andeq	r9, r1, r6, lsl #14
    2038:	strdeq	r9, [r1], -sl
    203c:	andeq	r9, r1, r4, ror #12
    2040:	andeq	r9, r1, r4, asr r6
    2044:	andeq	r0, r0, ip, lsr #2
    2048:	andeq	r5, r0, ip, lsr #19
    204c:	ldrdeq	r5, [r0], -sl
    2050:	andeq	r5, r0, r4, ror r9
    2054:	andeq	r5, r0, r4, ror #3
    2058:	ldrdeq	r5, [r0], -r6
    205c:	andeq	r9, r1, lr, ror #11
    2060:	andeq	r5, r0, sl, lsr #11
    2064:	andeq	r5, r0, r0, lsr #11
    2068:	andeq	r5, r0, sl, asr r8
    206c:	andeq	r9, r1, r2, asr #10
    2070:	andeq	r5, r0, ip, lsl #16
    2074:	andeq	r9, r1, lr, ror #9
    2078:	andeq	r5, r0, ip, lsl #10
    207c:			; <UNDEFINED> instruction: 0x000194b2
    2080:	andeq	r5, r0, lr, ror #8
    2084:	andeq	r9, r1, r8, lsl #9
    2088:	andeq	r9, r1, r2, ror r4
    208c:	andeq	r9, r1, sl, lsr #8
    2090:	andeq	r9, r1, r8, asr r4
    2094:	andeq	r0, r0, fp, ror #29
    2098:	muleq	r0, lr, r6
    209c:	andeq	r9, r1, ip, ror #7
    20a0:	andeq	r1, r0, fp, lsl #1
    20a4:	andeq	r9, r1, lr, asr #7
    20a8:	andeq	r1, r0, sp, rrx
    20ac:			; <UNDEFINED> instruction: 0x000193b0
    20b0:	andeq	r1, r0, pc, asr #32
    20b4:	muleq	r1, ip, r3
    20b8:	andeq	r9, r1, lr, lsl #7
    20bc:	andeq	r9, r1, r4, asr #6
    20c0:	andeq	r9, r1, r4, ror r3
    20c4:	andeq	r5, r0, r4, ror #11
    20c8:	strdeq	r5, [r0], -r4
    20cc:	andeq	r9, r1, ip, lsl r3
    20d0:	andeq	r5, r0, r6, lsr r5
    20d4:	andeq	r5, r0, sl, lsl r5
    20d8:	andeq	r5, r0, r8, lsl #10
    20dc:	strdeq	r5, [r0], -r6
    20e0:	andeq	r5, r0, r4, ror #9
    20e4:	ldrdeq	r5, [r0], -r2
    20e8:	andeq	r5, r0, r0, asr #9
    20ec:			; <UNDEFINED> instruction: 0x000054b4
    20f0:	andeq	r5, r0, r6, lsr #9
    20f4:	muleq	r0, r8, r4
    20f8:	andeq	r4, r0, r4, asr sp
    20fc:	andeq	r9, r1, r8, lsr r2
    2100:	andeq	r4, r0, r4, asr #26
    2104:	muleq	r0, r8, r2
    2108:	andeq	r4, r0, ip, ror #26
    210c:	andeq	r5, r0, lr, lsl #5
    2110:	andeq	r5, r0, lr, lsl #5
    2114:	andeq	r4, r0, ip, asr #26
    2118:	muleq	r0, r4, sp
    211c:			; <UNDEFINED> instruction: 0x00004db8
    2120:	andeq	r5, r0, r6, ror r2
    2124:	andeq	r5, r0, r2, lsl #5
    2128:	andeq	r4, r0, r8, lsr #27
    212c:	andeq	r4, r0, r2, asr #25
    2130:	andeq	r5, r0, sl, lsl #5
    2134:	andeq	r5, r0, r2, lsr #5
    2138:			; <UNDEFINED> instruction: 0x000052ba
    213c:	ldrdeq	r5, [r0], -r2
    2140:	andeq	r5, r0, r8, ror #5
    2144:	andeq	r5, r0, r6, lsl #6
    2148:	andeq	r5, r0, r2, lsr #6
    214c:	andeq	r5, r0, r6, asr #6
    2150:	andeq	r4, r0, sl, asr #25
    2154:	andeq	r4, r0, ip, lsr #31
    2158:	andeq	r5, r0, r6, lsl #1
    215c:	andeq	r5, r0, r4, rrx
    2160:			; <UNDEFINED> instruction: 0x000053b6
    2164:	andeq	r5, r0, sl, ror #6
    2168:	andeq	r5, r0, r8, lsr r3
    216c:	andeq	r5, r0, sl, lsl #1
    2170:	andeq	r5, r0, sl, lsl r0
    2174:	andeq	r5, r0, r2, ror r0
    2178:	andeq	r5, r0, sl, ror r0
    217c:	bleq	3e2c0 <strspn@plt+0x3ce5c>
    2180:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2184:	strbtmi	fp, [sl], -r2, lsl #24
    2188:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    218c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2190:	ldrmi	sl, [sl], #776	; 0x308
    2194:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2198:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    219c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    21a0:			; <UNDEFINED> instruction: 0xf85a4b06
    21a4:	stmdami	r6, {r0, r1, ip, sp}
    21a8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    21ac:	ldm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21b0:	ldmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    21b4:	ldrdeq	r8, [r1], -r4
    21b8:	andeq	r0, r0, r4, lsl #2
    21bc:	andeq	r0, r0, r8, asr #2
    21c0:	andeq	r0, r0, ip, asr r1
    21c4:	ldr	r3, [pc, #20]	; 21e0 <strspn@plt+0xd7c>
    21c8:	ldr	r2, [pc, #20]	; 21e4 <strspn@plt+0xd80>
    21cc:	add	r3, pc, r3
    21d0:	ldr	r2, [r3, r2]
    21d4:	cmp	r2, #0
    21d8:	bxeq	lr
    21dc:	b	12dc <__gmon_start__@plt>
    21e0:			; <UNDEFINED> instruction: 0x00018cb4
    21e4:	andeq	r0, r0, r0, lsr r1
    21e8:	blmi	1d4208 <strspn@plt+0x1d2da4>
    21ec:	bmi	1d33d4 <strspn@plt+0x1d1f70>
    21f0:	addmi	r4, r3, #2063597568	; 0x7b000000
    21f4:	andle	r4, r3, sl, ror r4
    21f8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    21fc:	ldrmi	fp, [r8, -r3, lsl #2]
    2200:	svclt	0x00004770
    2204:	andeq	r8, r1, r8, asr #28
    2208:	andeq	r8, r1, r4, asr #28
    220c:	muleq	r1, r0, ip
    2210:	andeq	r0, r0, ip, lsl #2
    2214:	stmdbmi	r9, {r3, fp, lr}
    2218:	bmi	253400 <strspn@plt+0x251f9c>
    221c:	bne	253408 <strspn@plt+0x251fa4>
    2220:	svceq	0x00cb447a
    2224:			; <UNDEFINED> instruction: 0x01a1eb03
    2228:	andle	r1, r3, r9, asr #32
    222c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2230:	ldrmi	fp, [r8, -r3, lsl #2]
    2234:	svclt	0x00004770
    2238:	andeq	r8, r1, ip, lsl lr
    223c:	andeq	r8, r1, r8, lsl lr
    2240:	andeq	r8, r1, r4, ror #24
    2244:	andeq	r0, r0, r4, ror #2
    2248:	blmi	2af670 <strspn@plt+0x2ae20c>
    224c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2250:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2254:	blmi	270808 <strspn@plt+0x26f3a4>
    2258:	ldrdlt	r5, [r3, -r3]!
    225c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2260:			; <UNDEFINED> instruction: 0xf7fe6818
    2264:			; <UNDEFINED> instruction: 0xf7ffef92
    2268:	blmi	1c216c <strspn@plt+0x1c0d08>
    226c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2270:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2274:	andeq	r8, r1, r6, ror #27
    2278:	andeq	r8, r1, r4, lsr ip
    227c:	andeq	r0, r0, r8, lsl #2
    2280:	andeq	r8, r1, r2, lsr #27
    2284:	andeq	r8, r1, r6, asr #27
    2288:	svclt	0x0000e7c4
    228c:	ldrlt	r4, [r0, #-2825]	; 0xfffff4f7
    2290:			; <UNDEFINED> instruction: 0x4604447b
    2294:	ldrdne	lr, [r0], -r3
    2298:	svc	0x0070f7fe
    229c:	blx	fed2e704 <strspn@plt+0xfed2d2a0>
    22a0:	stmdbeq	r0, {r2, r7, ip, sp, lr, pc}^
    22a4:	mcrne	13, 3, fp, cr0, cr0, {0}
    22a8:	svclt	0x00941cc3
    22ac:	andcs	r2, r1, r0
    22b0:	svclt	0x0000bd10
    22b4:	andeq	r8, r1, r0, lsl #27
    22b8:	svcmi	0x00f8e92d
    22bc:	ldrdlt	pc, [r8], -r0	; <UNPREDICTABLE>
    22c0:	ldrmi	r6, [r3, #2702]!	; 0xa8e
    22c4:			; <UNDEFINED> instruction: 0xf1bbd11f
    22c8:	andsle	r0, r9, r0, lsl #30
    22cc:	strmi	r4, [r0], sl, lsl #13
    22d0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    22d4:			; <UNDEFINED> instruction: 0xf8d8b1be
    22d8:	ldrbmi	r7, [r4], -ip, lsr #32
    22dc:	and	r2, r1, r0, lsl #10
    22e0:	andsle	r4, r0, lr, lsr #5
    22e4:	ldrtmi	r6, [r8], -r1, ror #21
    22e8:	strcc	r3, [ip], #-1281	; 0xfffffaff
    22ec:	svc	0x0046f7fe
    22f0:	mvnsle	r2, r0, lsl #16
    22f4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    22f8:	stmdaeq	ip, {r3, r8, ip, sp, lr, pc}
    22fc:	mvnle	r4, fp, asr #11
    2300:	pop	{r0, sp}
    2304:	strdcs	r8, [r0], -r8	; <UNPREDICTABLE>
    2308:	svchi	0x00f8e8bd
    230c:			; <UNDEFINED> instruction: 0xf7feb508
    2310:	mulcs	r1, r2, pc	; <UNPREDICTABLE>
    2314:	svc	0x00f4f7fe
    2318:	mvnsmi	lr, #737280	; 0xb4000
    231c:	stcmi	6, cr4, [r5], #-544	; 0xfffffde0
    2320:	strmi	fp, [r1], r5, lsl #1
    2324:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    2328:	ldmdavs	r9, {r8, r9, ip, lr}
    232c:	strtmi	fp, [r8], -r5, asr #6
    2330:	svc	0x00a2f7fe
    2334:	stccs	8, cr7, [r0], {44}	; 0x2c
    2338:	ldclcs	15, cr11, [ip], #-96	; 0xffffffa0
    233c:			; <UNDEFINED> instruction: 0xf7fed00f
    2340:	smmlscs	pc, sl, pc, lr	; <UNPREDICTABLE>
    2344:	ldmdavs	r2!, {r1, r2, r9, sl, lr}
    2348:	andscs	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    234c:	svclt	0x00580713
    2350:			; <UNDEFINED> instruction: 0xf815702f
    2354:	stccs	15, cr4, [r0], {1}
    2358:	ldclcs	15, cr11, [ip], #-96	; 0xffffffa0
    235c:			; <UNDEFINED> instruction: 0x464bd1f3
    2360:	strtmi	r2, [r8], -r0, lsl #4
    2364:	tstcs	r1, sl, lsr #32
    2368:	rscscc	pc, pc, #79	; 0x4f
    236c:	andhi	pc, r0, sp, asr #17
    2370:	svc	0x00fcf7fe
    2374:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
    2378:	andlt	r6, r5, r8, lsl r8
    237c:	mvnshi	lr, #12386304	; 0xbd0000
    2380:	tstls	r3, r8, lsl #12
    2384:	svc	0x00cef7fe
    2388:	strbmi	r4, [r0], -r5, lsl #12
    238c:	svc	0x00caf7fe
    2390:	strbmi	r4, [r8], -r6, lsl #12
    2394:	svc	0x00c6f7fe
    2398:	strcc	r4, [r1, #-1077]	; 0xfffffbcb
    239c:			; <UNDEFINED> instruction: 0xf7fe4428
    23a0:	stmdbls	r3, {r1, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    23a4:	eorvs	r4, r0, r5, lsl #12
    23a8:	bicle	r2, r0, r0, lsl #16
    23ac:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    23b0:			; <UNDEFINED> instruction: 0xffacf7ff
    23b4:	andeq	r8, r1, r4, lsl sp
    23b8:	andeq	r8, r1, r2, asr #25
    23bc:	andeq	r4, r0, lr, lsr #14
    23c0:	mvnsmi	lr, #737280	; 0xb4000
    23c4:			; <UNDEFINED> instruction: 0xf8df4681
    23c8:	strmi	r8, [pc], -ip, lsl #1
    23cc:	ldrbtmi	r4, [r8], #1552	; 0x610
    23d0:			; <UNDEFINED> instruction: 0xf7ff4641
    23d4:	strmi	lr, [r6], -ip, lsl #16
    23d8:			; <UNDEFINED> instruction: 0xf899b398
    23dc:	orrslt	r3, fp, #0
    23e0:	and	r4, r2, sp, asr #12
    23e4:	svccc	0x0010f815
    23e8:			; <UNDEFINED> instruction: 0x4628b373
    23ec:	svc	0x009af7fe
    23f0:			; <UNDEFINED> instruction: 0x46044631
    23f4:	strtmi	r4, [r8], -r2, lsl #12
    23f8:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    23fc:	mvnsle	r2, r0, lsl #16
    2400:	svc	0x0078f7fe
    2404:	stmdavs	r3, {r1, r4, r5, r8, sl, fp, ip, lr}
    2408:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    240c:	strbtle	r0, [r9], #1307	; 0x51b
    2410:	ldrtmi	r1, [r8], -r9, lsr #26
    2414:	svc	0x0022f7fe
    2418:			; <UNDEFINED> instruction: 0xf7fe4638
    241c:			; <UNDEFINED> instruction: 0xf8b8ef84
    2420:	strbmi	r3, [r1], -r0
    2424:	andcs	r4, r0, r2, lsl #12
    2428:			; <UNDEFINED> instruction: 0xf7fe52bb
    242c:	strmi	lr, [r6], -r0, ror #31
    2430:	bicsle	r2, r2, r0, lsl #16
    2434:			; <UNDEFINED> instruction: 0xf7fe4638
    2438:	ldrtmi	lr, [r8], #-3958	; 0xfffff08a
    243c:	stcvs	8, cr15, [r1], {-0}
    2440:			; <UNDEFINED> instruction: 0x4630463e
    2444:	mvnshi	lr, #12386304	; 0xbd0000
    2448:			; <UNDEFINED> instruction: 0x46384631
    244c:	svc	0x0006f7fe
    2450:	svclt	0x0000e7e2
    2454:	andeq	r4, r0, lr, lsl r7
    2458:	svcmi	0x00f0e92d
    245c:	stc	6, cr4, [sp, #-16]!
    2460:			; <UNDEFINED> instruction: 0xf8df8b02
    2464:			; <UNDEFINED> instruction: 0xf8df5430
    2468:	ldrbtmi	r2, [sp], #-1072	; 0xfffffbd0
    246c:	strtne	pc, [ip], #-2271	; 0xfffff721
    2470:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    2474:	strteq	pc, [r8], #-2271	; 0xfffff721
    2478:	stmiapl	sl!, {r0, r1, r2, r7, ip, sp, pc}
    247c:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    2480:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2484:	ldmdavs	r2, {r2, r4, r8, r9, ip, sp}
    2488:			; <UNDEFINED> instruction: 0xf04f601a
    248c:			; <UNDEFINED> instruction: 0xf7ff0200
    2490:			; <UNDEFINED> instruction: 0xf8dfff43
    2494:			; <UNDEFINED> instruction: 0xf8df3410
    2498:	ldrbtmi	r1, [fp], #-1040	; 0xfffffbf0
    249c:	strls	pc, [ip], #-2271	; 0xfffff721
    24a0:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}^
    24a4:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
    24a8:	andcs	r4, r1, r2, lsl #12
    24ac:	svc	0x008af7fe
    24b0:	stmdbcs	r0, {r0, r5, sl, fp, pc}
    24b4:	blmi	fffb6688 <strspn@plt+0xfffb5224>
    24b8:			; <UNDEFINED> instruction: 0xf8df2600
    24bc:	ldrbtmi	sl, [fp], #-1016	; 0xfffffc08
    24c0:	andls	pc, ip, sp, asr #17
    24c4:	mcr	4, 0, r4, cr8, cr10, {7}
    24c8:	and	r3, r2, r0, lsl sl
    24cc:	adcsmi	r3, r1, #1048576	; 0x100000
    24d0:	stmdbvs	r2!, {r0, r1, r5, r6, r8, fp, ip, lr, pc}
    24d4:	bleq	fe1bce18 <strspn@plt+0xfe1bb9b4>
    24d8:	eorcc	pc, r6, r2, asr r8	; <UNPREDICTABLE>
    24dc:	movwcc	r3, #15105	; 0x3b01
    24e0:	stcge	8, cr13, [r6, #-976]	; 0xfffffc30
    24e4:			; <UNDEFINED> instruction: 0xf1a52322
    24e8:			; <UNDEFINED> instruction: 0xf8050804
    24ec:	stccc	12, cr3, [r3, #-16]
    24f0:	eorvc	pc, r6, r2, asr r8	; <UNPREDICTABLE>
    24f4:	mulls	r0, r7, r8
    24f8:	svceq	0x0000f1b9
    24fc:	ldrtmi	sp, [fp], -sl, lsr #32
    2500:	ldrmi	r4, [r9], pc, asr #12
    2504:	bl	fe97a524 <strspn@plt+0xfe9790c0>
    2508:			; <UNDEFINED> instruction: 0xf5c30308
    250c:	movwcc	r7, #13182	; 0x337e
    2510:	ldmdble	pc, {r1, r8, r9, fp, sp}	; <UNPREDICTABLE>
    2514:	ldrle	r0, [r0], #-1592	; 0xfffff9c8
    2518:	mcr	7, 7, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    251c:	svclt	0x00182f22
    2520:	svclt	0x00142f5c
    2524:	movwcs	r2, #769	; 0x301
    2528:			; <UNDEFINED> instruction: 0xf8326802
    252c:	b	4ca590 <strspn@plt+0x4c912c>
    2530:	svclt	0x00183392
    2534:	blvc	80550 <strspn@plt+0x7f0ec>
    2538:	strtmi	sp, [r8], -r8, lsl #2
    253c:	vmin.s8	q10, q0, <illegal reg q1.5>
    2540:	strdcs	r3, [r1, -pc]
    2544:	strcc	r9, [r4, #-1792]	; 0xfffff900
    2548:	svc	0x0010f7fe
    254c:	svcvc	0x0001f819
    2550:	bicsle	r2, r8, r0, lsl #30
    2554:	svcvc	0x00cff5b6
    2558:	eoreq	pc, r2, #79	; 0x4f
    255c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2560:	rsbvc	r7, fp, sl, lsr #32
    2564:	stclhi	3, cr13, [r1], #348	; 0x15c
    2568:	stchi	12, cr8, [r2], #140	; 0x8c
    256c:			; <UNDEFINED> instruction: 0x8c611a5b
    2570:	ldrmi	r1, [r3], #-2803	; 0xfffff50d
    2574:	strmi	r6, [fp], #-2466	; 0xfffff65e
    2578:	eorne	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    257c:	beq	43dde4 <strspn@plt+0x43c980>
    2580:			; <UNDEFINED> instruction: 0xf7ff3601
    2584:	stmibmi	ip, {r0, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    2588:	ldrbtmi	r4, [r9], #-1603	; 0xfffff9bd
    258c:	andcs	r4, r1, r2, lsl #12
    2590:	svc	0x0018f7fe
    2594:	adcsmi	r8, r1, #8448	; 0x2100
    2598:			; <UNDEFINED> instruction: 0xf8ddd89b
    259c:	andcs	r9, sl, ip
    25a0:	mrc	7, 7, APSR_nzcv, cr6, cr14, {7}
    25a4:	stmiami	r6, {r0, r2, r6, r7, r8, fp, lr}^
    25a8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    25ac:	mrc2	7, 5, pc, cr4, cr15, {7}
    25b0:	stmibmi	r5, {r2, r6, r7, r8, r9, fp, lr}^
    25b4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    25b8:	andcs	r4, r1, r2, lsl #12
    25bc:	svc	0x0002f7fe
    25c0:	orrlt	r8, r3, #166912	; 0x28c00
    25c4:	movwhi	pc, #18655	; 0x48df	; <UNPREDICTABLE>
    25c8:	svcmi	0x00c12600
    25cc:			; <UNDEFINED> instruction: 0xf8df4635
    25d0:	ldrbtmi	sl, [r8], #772	; 0x304
    25d4:	ldrbtmi	r4, [sl], #1151	; 0x47f
    25d8:	stclhi	0, cr14, [r1], #-60	; 0xffffffc4
    25dc:	bne	16dcc6c <strspn@plt+0x16db808>
    25e0:			; <UNDEFINED> instruction: 0xf8521aeb
    25e4:	strtmi	r3, [sl], -r3, lsr #32
    25e8:	ldrbmi	r2, [r1], -r1
    25ec:	strmi	r9, [r5], #-1536	; 0xfffffa00
    25f0:	mcr	7, 7, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    25f4:	adcmi	r8, fp, #166912	; 0x28c00
    25f8:	stmiavs	r2!, {r0, r2, r4, r8, fp, ip, lr, pc}
    25fc:	orrlt	r5, r2, r2, asr sp
    2600:	svclt	0x00082a01
    2604:	stccs	6, cr4, [fp, #-248]!	; 0xffffff08
    2608:	blmi	fecf89ac <strspn@plt+0xfecf7548>
    260c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2610:	eorcc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    2614:	blmi	fec7c5b8 <strspn@plt+0xfec7b154>
    2618:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    261c:	andne	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    2620:	strbmi	lr, [r6], -ip, lsr #15
    2624:	bmi	febbc5e8 <strspn@plt+0xfebbb184>
    2628:	stmibmi	lr!, {r0, sp}
    262c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    2630:	mcr	7, 6, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2634:	stmiami	sp!, {r2, r3, r5, r7, r8, fp, lr}
    2638:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    263c:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    2640:	stmibmi	ip!, {r0, r1, r3, r5, r7, r8, r9, fp, lr}
    2644:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2648:	andcs	r4, r1, r2, lsl #12
    264c:	mrc	7, 5, APSR_nzcv, cr10, cr14, {7}
    2650:	blcs	255e4 <strspn@plt+0x24180>
    2654:			; <UNDEFINED> instruction: 0xf8dfd03a
    2658:	strcs	r8, [r0, #-672]	; 0xfffffd60
    265c:	svcmi	0x00a84ea7
    2660:	ldrbtmi	r4, [lr], #-1272	; 0xfffffb08
    2664:	ands	r4, r3, pc, ror r4
    2668:	blhi	ff8e58f8 <strspn@plt+0xff8e4494>
    266c:	bne	fe6e57f8 <strspn@plt+0xfe6e4394>
    2670:	bne	ffadcd00 <strspn@plt+0xffadb89c>
    2674:			; <UNDEFINED> instruction: 0xf852440b
    2678:	stmibmi	r2!, {r0, r1, r5, ip, sp}
    267c:	andls	r4, r0, sl, lsr #12
    2680:	ldrbtmi	r2, [r9], #-1
    2684:			; <UNDEFINED> instruction: 0xf7fe4405
    2688:	blhi	ff8fe108 <strspn@plt+0xff8fcca4>
    268c:	ldmdble	sp, {r0, r1, r3, r5, r7, r9, lr}
    2690:			; <UNDEFINED> instruction: 0xf85368e3
    2694:	ldcne	0, cr3, [r9], {37}	; 0x25
    2698:	strbmi	fp, [r0], -r8, lsl #30
    269c:	mrrcne	0, 0, sp, sl, cr14
    26a0:	ldrtmi	fp, [r0], -r8, lsl #30
    26a4:			; <UNDEFINED> instruction: 0xf10dd00a
    26a8:	movwls	r0, #2580	; 0xa14
    26ac:	andpl	pc, r0, #1325400064	; 0x4f000000
    26b0:			; <UNDEFINED> instruction: 0x4650463b
    26b4:			; <UNDEFINED> instruction: 0xf7fe2101
    26b8:			; <UNDEFINED> instruction: 0x4650ee5a
    26bc:	ldmle	r3, {r1, r2, r5, r8, sl, fp, sp}^
    26c0:			; <UNDEFINED> instruction: 0xf8594b91
    26c4:			; <UNDEFINED> instruction: 0xf8533003
    26c8:	ldrb	r3, [r6, r5, lsr #32]
    26cc:	andcs	r4, r1, pc, lsl #21
    26d0:	ldrbtmi	r4, [sl], #-2447	; 0xfffff671
    26d4:			; <UNDEFINED> instruction: 0xf7fe4479
    26d8:	stmibmi	lr, {r1, r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    26dc:	ldrbtmi	r4, [r9], #-2190	; 0xfffff772
    26e0:			; <UNDEFINED> instruction: 0xf7ff4478
    26e4:	blmi	fe381f50 <strspn@plt+0xfe380aec>
    26e8:	ldrbtmi	r4, [fp], #-2445	; 0xfffff673
    26ec:			; <UNDEFINED> instruction: 0x46024479
    26f0:			; <UNDEFINED> instruction: 0xf7fe2001
    26f4:	stchi	14, cr14, [r3], #-416	; 0xfffffe60
    26f8:	suble	r2, r7, r0, lsl #22
    26fc:	strcs	r4, [r0, #-3977]	; 0xfffff077
    2700:	eorhi	pc, r4, #14614528	; 0xdf0000
    2704:	ldrbtmi	r4, [pc], #-3721	; 270c <strspn@plt+0x12a8>
    2708:	ldrbtmi	r4, [lr], #-1272	; 0xfffffb08
    270c:	stclhi	0, cr14, [r2], #88	; 0x58
    2710:			; <UNDEFINED> instruction: 0xf8b48c23
    2714:	bne	fe6f27ac <strspn@plt+0xfe6f1348>
    2718:	bne	ffae58a4 <strspn@plt+0xffae4440>
    271c:	strbtmi	r6, [r3], #-2466	; 0xfffff65e
    2720:			; <UNDEFINED> instruction: 0xf852440b
    2724:	stmibmi	r2, {r0, r1, r5, ip, sp}
    2728:	andls	r4, r0, sl, lsr #12
    272c:	ldrbtmi	r2, [r9], #-1
    2730:			; <UNDEFINED> instruction: 0xf7fe4405
    2734:	stchi	14, cr14, [r3], #-288	; 0xfffffee0
    2738:	stmdble	r7!, {r0, r1, r3, r5, r7, r9, lr}
    273c:	ldrtmi	r6, [r8], -r2, lsr #18
    2740:	eorcs	pc, r5, r2, asr r8	; <UNPREDICTABLE>
    2744:	andcc	fp, r1, #-2147483610	; 0x80000026
    2748:	strbmi	fp, [r0], -r8, lsl #30
    274c:			; <UNDEFINED> instruction: 0xf5b5d00f
    2750:	tstle	r5, #828	; 0x33c
    2754:	stchi	12, cr8, [r0], #904	; 0x388
    2758:			; <UNDEFINED> instruction: 0x8c611a9b
    275c:	stmibvs	r2!, {r0, r1, r3, r5, r6, r7, r9, fp, ip}
    2760:	strmi	r4, [fp], #-1027	; 0xfffffbfd
    2764:	eorne	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    2768:			; <UNDEFINED> instruction: 0xf7ff4630
    276c:			; <UNDEFINED> instruction: 0xf5b5fdd5
    2770:	sbcle	r7, ip, #828	; 0x33c
    2774:			; <UNDEFINED> instruction: 0xf8594b59
    2778:			; <UNDEFINED> instruction: 0xf8533003
    277c:	ldrb	r3, [r2, r5, lsr #32]
    2780:			; <UNDEFINED> instruction: 0xf8594b56
    2784:			; <UNDEFINED> instruction: 0xf8533003
    2788:	strb	r1, [sp, r5, lsr #32]!
    278c:	andcs	r4, r1, r9, ror #20
    2790:	ldrbtmi	r4, [sl], #-2409	; 0xfffff697
    2794:			; <UNDEFINED> instruction: 0xf7fe4479
    2798:	stmibvs	r2!, {r1, r2, r4, r9, sl, fp, sp, lr, pc}^
    279c:	vsubw.s8	q9, q0, d28
    27a0:	addsmi	r0, sl, #-1677721600	; 0x9c000000
    27a4:	stfhid	f5, [r3], #-12
    27a8:	svcvc	0x00cff5b3
    27ac:	stmdbmi	r3!, {r0, r2, r3, r4, r6, ip, lr, pc}^
    27b0:	ldrbtmi	r4, [r9], #-2147	; 0xfffff79d
    27b4:			; <UNDEFINED> instruction: 0xf7ff4478
    27b8:	blmi	18c1e7c <strspn@plt+0x18c0a18>
    27bc:	ldrbtmi	r4, [fp], #-2402	; 0xfffff69e
    27c0:			; <UNDEFINED> instruction: 0x46024479
    27c4:			; <UNDEFINED> instruction: 0xf7fe2001
    27c8:	blhi	fe8fdfc8 <strspn@plt+0xfe8fcb64>
    27cc:	ldmdble	r1, {r2, r3, r5, r8, r9, fp, sp}
    27d0:	qsaxcs	r4, ip, lr
    27d4:	cfstrdhi	mvd4, [r0], #-508	; 0xfffffe04
    27d8:	stmibvs	r5!, {r1, r4, r5, r9, sl, lr}
    27dc:	bne	6d40c8 <strspn@plt+0x6d2c64>
    27e0:	bne	ffcca7ec <strspn@plt+0xffcc9388>
    27e4:			; <UNDEFINED> instruction: 0xf8554406
    27e8:			; <UNDEFINED> instruction: 0xf7fe3023
    27ec:	blhi	fe8fdfa4 <strspn@plt+0xfe8fcb40>
    27f0:	ldmle	r0!, {r0, r1, r4, r5, r7, r9, lr}^
    27f4:	blcs	9e5788 <strspn@plt+0x9e4324>
    27f8:			; <UNDEFINED> instruction: 0xf8dfd914
    27fc:			; <UNDEFINED> instruction: 0x26278154
    2800:	cfstrshi	mvf4, [r0], #992	; 0x3e0
    2804:	stclhi	6, cr4, [r7], #-200	; 0xffffff38
    2808:	bne	6d4114 <strspn@plt+0x6d2cb0>
    280c:	bne	ffcdcea8 <strspn@plt+0xffcdba44>
    2810:	ldrtmi	r2, [fp], #-1
    2814:			; <UNDEFINED> instruction: 0xf8554406
    2818:			; <UNDEFINED> instruction: 0xf7fe3023
    281c:	blhi	ff8fdf74 <strspn@plt+0xff8fcb10>
    2820:	stmiale	lr!, {r0, r1, r4, r5, r7, r9, lr}^
    2824:			; <UNDEFINED> instruction: 0xf5b38c23
    2828:	ldmdble	r7, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr}
    282c:	ldrdhi	pc, [r4, -pc]!	; <UNPREDICTABLE>
    2830:	strbvc	pc, [pc], pc, asr #8	; <UNPREDICTABLE>
    2834:	cfstrdhi	mvd4, [r5], #992	; 0x3e0
    2838:	stchi	6, cr4, [r0], #200	; 0xc8
    283c:	blne	16d4148 <strspn@plt+0x16d2ce4>
    2840:	bne	ffce59e4 <strspn@plt+0xffce4580>
    2844:	strmi	r6, [r3], #-2469	; 0xfffff65b
    2848:	ldrtmi	r2, [fp], #-1
    284c:			; <UNDEFINED> instruction: 0xf8554406
    2850:			; <UNDEFINED> instruction: 0xf7fe3023
    2854:	stchi	13, cr14, [r3], #-736	; 0xfffffd20
    2858:	stmiale	ip!, {r0, r1, r4, r5, r7, r9, lr}^
    285c:	andcs	r4, r1, lr, lsr sl
    2860:	ldrbtmi	r4, [sl], #-2366	; 0xfffff6c2
    2864:			; <UNDEFINED> instruction: 0xf7fe4479
    2868:	ldmdbmi	sp!, {r1, r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    286c:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    2870:	tstcc	r4, #36864	; 0x9000
    2874:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    2878:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    287c:	qaddle	r4, r1, r6
    2880:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    2884:	ldc	0, cr11, [sp], #28
    2888:	pop	{r1, r8, r9, fp, pc}
    288c:			; <UNDEFINED> instruction: 0xf7fe8ff0
    2890:	svclt	0x0000ecba
    2894:	andeq	r8, r1, sl, lsl sl
    2898:	andeq	r0, r0, r4, lsl r1
    289c:	andeq	r4, r0, r8, asr #13
    28a0:	andeq	r4, r0, lr, asr #13
    28a4:	muleq	r1, lr, fp
    28a8:			; <UNDEFINED> instruction: 0x000046bc
    28ac:	andeq	r8, r1, r0, ror #19
    28b0:	andeq	r4, r0, r6, ror #13
    28b4:	ldrdeq	r4, [r0], -r8
    28b8:	andeq	r4, r0, r2, lsr #12
    28bc:	ldrdeq	r4, [r0], -r0
    28c0:	andeq	r4, r0, r6, lsr #11
    28c4:	andeq	r4, r0, ip, asr #11
    28c8:	andeq	r4, r0, lr, asr #11
    28cc:	andeq	r4, r0, lr, lsl r5
    28d0:	andeq	r4, r0, r4, lsr #10
    28d4:	andeq	r4, r0, lr, lsl r6
    28d8:	andeq	r0, r0, r0, ror #2
    28dc:	andeq	r0, r0, ip, lsl r1
    28e0:	muleq	r0, ip, r5
    28e4:	muleq	r0, lr, r5
    28e8:	muleq	r0, ip, r5
    28ec:	andeq	r4, r0, r6, lsl r5
    28f0:	andeq	r4, r0, ip, lsr r5
    28f4:	muleq	r0, r6, r5
    28f8:	andeq	r4, r0, r0, lsr #9
    28fc:			; <UNDEFINED> instruction: 0x000044b2
    2900:	andeq	r4, r0, ip, asr #11
    2904:	andeq	r4, r0, r2, ror r5
    2908:	andeq	r0, r0, ip, asr #2
    290c:	strdeq	r4, [r0], -r6
    2910:	strdeq	r4, [r0], -r8
    2914:	andeq	r4, r0, lr, lsr #10
    2918:	andeq	r4, r0, r0, ror r4
    291c:	muleq	r0, r6, r4
    2920:	andeq	r4, r0, r8, lsr #10
    2924:	andeq	r4, r0, lr, lsl r4
    2928:	andeq	r4, r0, ip, lsr #8
    292c:	muleq	r0, sl, r4
    2930:	andeq	r4, r0, r6, asr #9
    2934:	andeq	r4, r0, r6, lsr r4
    2938:	andeq	r4, r0, r8, lsr r4
    293c:	andeq	r4, r0, r2, lsl #9
    2940:	muleq	r0, ip, r3
    2944:	andeq	r4, r0, r2, asr #7
    2948:	andeq	r4, r0, r4, asr r4
    294c:	andeq	r4, r0, ip, ror #8
    2950:	andeq	r4, r0, r8, asr r4
    2954:	andeq	r4, r0, ip, lsr r4
    2958:	andeq	r4, r0, r6, ror #6
    295c:	andeq	r4, r0, r8, ror #6
    2960:	andeq	r8, r1, r0, lsl r6
    2964:	ldrlt	r4, [r8, #-2594]!	; 0xfffff5de
    2968:	blmi	893b58 <strspn@plt+0x8926f4>
    296c:	ldmvs	r1, {r2, r9, sl, lr}
    2970:	teqlt	r1, fp, ror r4
    2974:	stmdbcs	r2, {r0, r4, r6, r7, fp, sp, lr}
    2978:			; <UNDEFINED> instruction: 0xf021d033
    297c:	stmdbcs	r1, {r1, r8}
    2980:	stmdavs	r2!, {r0, r5, ip, lr, pc}
    2984:	ldmdbmi	ip, {r1, r5, r6, r8, r9, ip, sp, pc}
    2988:	ldrbtmi	r2, [r9], #-1
    298c:	ldc	7, cr15, [sl, #-1016]	; 0xfffffc08
    2990:	orrslt	r6, r2, r2, ror #16
    2994:	andcs	r4, r1, r9, lsl r9
    2998:	streq	pc, [r8, #-260]	; 0xfffffefc
    299c:			; <UNDEFINED> instruction: 0xf7fe4479
    29a0:	stmiavs	r2!, {r1, r4, r8, sl, fp, sp, lr, pc}
    29a4:	ldfmid	f3, [r6], {74}	; 0x4a
    29a8:			; <UNDEFINED> instruction: 0x4621447c
    29ac:			; <UNDEFINED> instruction: 0xf7fe2001
    29b0:			; <UNDEFINED> instruction: 0xf855ed0a
    29b4:	bcs	e5cc <strspn@plt+0xd168>
    29b8:	ldmdami	r2, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    29bc:	ldrhtmi	lr, [r8], -sp
    29c0:			; <UNDEFINED> instruction: 0xf7fe4478
    29c4:	bmi	431b90 <strspn@plt+0x43072c>
    29c8:	ldmdami	r1, {r4, r8, sl, fp, lr}
    29cc:	ldmdapl	r8, {r1, r3, r4, r5, r6, sl, lr}
    29d0:	stmdavs	r0, {r0, r2, r3, r4, r6, r8, fp, ip, lr}
    29d4:			; <UNDEFINED> instruction: 0xf7fe682b
    29d8:	stmdavs	r2!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    29dc:	bicsle	r2, r2, r0, lsl #20
    29e0:	bmi	331ec8 <strspn@plt+0x330a64>
    29e4:	stfmis	f2, [r9, #-4]
    29e8:	ldrbtmi	r4, [sl], #-2057	; 0xfffff7f7
    29ec:	svclt	0x0000e7ef
    29f0:	ldrdeq	r8, [r1], -r0
    29f4:	andeq	r8, r1, r4, lsl r5
    29f8:	andeq	r4, r0, lr, lsr r3
    29fc:	andeq	r4, r0, ip, lsr r3
    2a00:	andeq	r4, r0, r8, lsr r3
    2a04:	andeq	r4, r0, r8, lsr #6
    2a08:			; <UNDEFINED> instruction: 0x000042bc
    2a0c:	andeq	r0, r0, ip, lsr r1
    2a10:	andeq	r0, r0, ip, lsr #2
    2a14:			; <UNDEFINED> instruction: 0x000042ba
    2a18:			; <UNDEFINED> instruction: 0x460cb510
    2a1c:	strtmi	r4, [r0], -r1, lsl #12
    2a20:	stc	7, cr15, [sl], #-1016	; 0xfffffc08
    2a24:	cmncs	ip, r0, lsr #12
    2a28:	stc	7, cr15, [r2], {254}	; 0xfe
    2a2c:	movwcs	fp, #264	; 0x108
    2a30:	strtmi	r7, [r0], -r3
    2a34:	svclt	0x0000bd10
    2a38:	strmi	r4, [r8], -r3, lsl #12
    2a3c:	mulle	r6, r9, ip
    2a40:	tstle	r9, sl, asr ip
    2a44:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    2a48:			; <UNDEFINED> instruction: 0xf7fe6859
    2a4c:	blmi	2b1aa0 <strspn@plt+0x2b063c>
    2a50:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    2a54:	stclt	7, cr15, [lr], {254}	; 0xfe
    2a58:	addlt	fp, r3, r0, lsl #10
    2a5c:	rscscc	pc, pc, #79	; 0x4f
    2a60:	movwls	r2, #257	; 0x101
    2a64:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    2a68:	stc	7, cr15, [r0], {254}	; 0xfe
    2a6c:			; <UNDEFINED> instruction: 0xf85db003
    2a70:	svclt	0x0000fb04
    2a74:	andeq	r8, r1, sl, asr #11
    2a78:	andeq	r8, r1, r0, asr #11
    2a7c:	andeq	r4, r0, sl, asr #3
    2a80:	mcrne	4, 2, fp, cr12, cr0, {0}
    2a84:	strmi	r3, [fp], -r3, lsl #8
    2a88:	mvnscc	pc, r2, lsl #2
    2a8c:	tstcc	r3, r5, lsl #18
    2a90:	andcs	sp, r1, r1, lsl r8
    2a94:	blmi	140c10 <strspn@plt+0x13f7ac>
    2a98:	tstcc	r3, r0, ror r7
    2a9c:	ldmcs	r2, {r0, r3, r4, r5, r6, r7, fp, ip, lr, pc}
    2aa0:	stmdbmi	fp, {r0, r1, ip, lr, pc}
    2aa4:	cfstrsvc	mvf4, [r9], {121}	; 0x79
    2aa8:			; <UNDEFINED> instruction: 0xf85db959
    2aac:	ldrmi	r4, [r1], -r4, lsl #22
    2ab0:			; <UNDEFINED> instruction: 0xf7fe4618
    2ab4:	bne	fe631840 <strspn@plt+0xfe6303dc>
    2ab8:	blmi	140c34 <strspn@plt+0x13f7d0>
    2abc:	andcs	fp, r1, r8, lsl pc
    2ac0:			; <UNDEFINED> instruction: 0xf85d4770
    2ac4:	ldrmi	r4, [r1], -r4, lsl #22
    2ac8:			; <UNDEFINED> instruction: 0xf7fe4618
    2acc:	svclt	0x0000bc6d
    2ad0:	muleq	r1, r4, r5
    2ad4:	ldrlt	r2, [r8, #-2049]!	; 0xfffff7ff
    2ad8:	andle	r4, r4, ip, lsl #12
    2adc:	eorsle	r2, r7, r2, lsl #16
    2ae0:	strdcs	fp, [r0], -r8
    2ae4:	blmi	af1fcc <strspn@plt+0xaf0b68>
    2ae8:	vst4.32	{d16-d19}, [pc], r8
    2aec:	ldrbtmi	r7, [fp], #-513	; 0xfffffdff
    2af0:	ldmdbvs	r9, {r0, r2, r3, r4, r6, fp, sp, lr}^
    2af4:	blx	88daa <strspn@plt+0x87946>
    2af8:	and	r5, r5, r1, lsl #2
    2afc:			; <UNDEFINED> instruction: 0xf50368da
    2b00:	ldmdapl	r2, {r0, r8, r9, ip, sp, lr}
    2b04:	ble	cd30c <strspn@plt+0xcbea8>
    2b08:	mvnsle	r4, #-1342177272	; 0xb0000008
    2b0c:	rscscc	pc, pc, #79	; 0x4f
    2b10:			; <UNDEFINED> instruction: 0xf85368eb
    2b14:	addsmi	r3, r3, #36	; 0x24
    2b18:	mrrcne	0, 3, sp, r0, cr1
    2b1c:	andcs	fp, r1, r8, lsl pc
    2b20:	blmi	772008 <strspn@plt+0x770ba4>
    2b24:	andvc	pc, r1, #1325400064	; 0x4f000000
    2b28:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2b2c:	stmne	r3, {r0, r3, r4, r6, r8, fp, sp, lr}
    2b30:	tsteq	r1, r2, lsl #22	; <UNPREDICTABLE>
    2b34:	ldmvs	sl, {r0, r2, sp, lr, pc}
    2b38:	movwvc	pc, #5379	; 0x1503	; <UNPREDICTABLE>
    2b3c:	bcs	59f8c <strspn@plt+0x58b28>
    2b40:	addmi	sp, fp, #29
    2b44:	stmvs	r3, {r0, r1, r2, r4, r5, r6, r7, r8, r9, ip, lr, pc}
    2b48:	biclt	r5, r3, fp, lsl sp
    2b4c:	ldclt	0, cr2, [r8, #-4]!
    2b50:			; <UNDEFINED> instruction: 0xf44f4b12
    2b54:	adceq	r7, r5, r1, lsl #2
    2b58:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2b5c:	ldmdane	r3, {r3, r4, r6, r8, fp, sp, lr}^
    2b60:	andcs	pc, r0, r1, lsl #22
    2b64:			; <UNDEFINED> instruction: 0xf8526912
    2b68:	and	r2, r4, r4, lsr #32
    2b6c:			; <UNDEFINED> instruction: 0xf5036919
    2b70:	stmdbpl	r9, {r0, r8, r9, ip, sp, lr}^
    2b74:	addsmi	fp, r8, #802816	; 0xc4000
    2b78:	bcs	38f60 <strspn@plt+0x37afc>
    2b7c:			; <UNDEFINED> instruction: 0xf04fd1e6
    2b80:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    2b84:	rscle	r2, r1, r0, lsl #20
    2b88:			; <UNDEFINED> instruction: 0xf7ff4620
    2b8c:	stmdacs	r0, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    2b90:	ubfx	sp, ip, #3, #21
    2b94:	andeq	r8, r1, sl, asr #10
    2b98:	andeq	r8, r1, r0, lsl r5
    2b9c:	andeq	r8, r1, r0, ror #9
    2ba0:			; <UNDEFINED> instruction: 0x460fb5f8
    2ba4:	strmi	r8, [r6], -r1, lsl #23
    2ba8:	stmvs	r3, {r0, r4, r5, r6, r8, ip, sp, pc}
    2bac:	ldrmi	r6, [r9], #-2234	; 0xfffff746
    2bb0:	and	r3, r1, r1, lsl #20
    2bb4:	andle	r4, r7, fp, lsl #5
    2bb8:	blmi	80c0c <strspn@plt+0x7f7a8>
    2bbc:	svcpl	0x0001f812
    2bc0:	rscsle	r4, r7, r5, lsr #5
    2bc4:	ldcllt	0, cr2, [r8]
    2bc8:	ldrshlt	r8, [sp, #-181]!	; 0xffffff4b
    2bcc:	movwcs	r6, #2289	; 0x8f1
    2bd0:	stmdbcc	r4, {r1, r3, r4, r5, r6, r7, fp, sp, lr}
    2bd4:	and	r3, r1, r4, lsl #20
    2bd8:	mulle	r7, sp, r2
    2bdc:	svcmi	0x0004f851
    2be0:			; <UNDEFINED> instruction: 0xf8523301
    2be4:	addmi	r0, r4, #4, 30
    2be8:			; <UNDEFINED> instruction: 0xe7ebd0f6
    2bec:	strcs	r8, [r0], #-3123	; 0xfffff3cd
    2bf0:	and	fp, pc, fp, lsl r9	; <UNPREDICTABLE>
    2bf4:	addsmi	r8, ip, #13056	; 0x3300
    2bf8:	ldmdbvs	sl!, {r2, r3, r9, ip, lr, pc}
    2bfc:	ldmdbvs	r3!, {r5, r9, sl, lr}
    2c00:	eorcs	pc, r4, r2, asr r8	; <UNPREDICTABLE>
    2c04:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    2c08:			; <UNDEFINED> instruction: 0xf7ff3401
    2c0c:	stmdacs	r0, {r0, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    2c10:			; <UNDEFINED> instruction: 0xe7d7d0f0
    2c14:	ldcllt	0, cr2, [r8, #4]!
    2c18:			; <UNDEFINED> instruction: 0x460cb510
    2c1c:	tstlt	r0, #130	; 0x82
    2c20:	movwcc	r4, #5635	; 0x1603
    2c24:	blmi	536c84 <strspn@plt+0x535820>
    2c28:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2c2c:	blx	fec4b04c <strspn@plt+0xfec49be8>
    2c30:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
    2c34:	bl	ff540c34 <strspn@plt+0xff53f7d0>
    2c38:	mvnscc	pc, #64, 4
    2c3c:			; <UNDEFINED> instruction: 0xf04f9300
    2c40:	blmi	38f844 <strspn@plt+0x38e3e0>
    2c44:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    2c48:	strtmi	r9, [r0], -r1
    2c4c:	bl	fe3c0c4c <strspn@plt+0xfe3bf7e8>
    2c50:	ldclt	0, cr11, [r0, #-8]
    2c54:	strmi	r4, [r8], -sl, lsl #22
    2c58:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    2c5c:	pop	{r1, ip, sp, pc}
    2c60:			; <UNDEFINED> instruction: 0xf7fe4010
    2c64:	blmi	1f1888 <strspn@plt+0x1f0424>
    2c68:	ldrbtmi	r4, [fp], #-1544	; 0xfffff9f8
    2c6c:	andlt	r6, r2, r9, asr r8
    2c70:			; <UNDEFINED> instruction: 0x4010e8bd
    2c74:	blt	fffc0c74 <strspn@plt+0xfffbf810>
    2c78:	andeq	r8, r1, r0, lsl r4
    2c7c:	andeq	r4, r0, r6, lsr #1
    2c80:			; <UNDEFINED> instruction: 0x000183b8
    2c84:	andeq	r8, r1, r6, lsr #7
    2c88:	push	{r0, r1, r7, r9, fp, sp, lr}
    2c8c:			; <UNDEFINED> instruction: 0x460f41f0
    2c90:	strmi	r4, [r5], -r6, lsl #12
    2c94:	ldmdblt	r3, {sl, sp}
    2c98:	adcmi	lr, r2, #21
    2c9c:	bvs	ffa390e8 <strspn@plt+0xffa37c84>
    2ca0:			; <UNDEFINED> instruction: 0xf7fe4639
    2ca4:	bvs	fecbdbe4 <strspn@plt+0xfecbc780>
    2ca8:	cdpne	5, 5, cr3, cr0, cr12, {0}
    2cac:			; <UNDEFINED> instruction: 0xf10442a0
    2cb0:	ldmible	r2!, {r0, sl}^
    2cb4:	eorcs	r4, r0, r9, lsr r6
    2cb8:	bl	feac0cb8 <strspn@plt+0xfeabf854>
    2cbc:	adcmi	r6, r2, #729088	; 0xb2000
    2cc0:	pop	{r0, r2, r3, r5, r6, r7, fp, ip, lr, pc}
    2cc4:	stmdami	r4, {r4, r5, r6, r7, r8, pc}
    2cc8:	pop	{r0, r1, r3, r9, sl, lr}
    2ccc:	ldrbtmi	r4, [r8], #-496	; 0xfffffe10
    2cd0:	tstcs	r1, r4, lsl #4
    2cd4:	blt	feec0cd4 <strspn@plt+0xfeebf870>
    2cd8:	andeq	r4, r0, r6, lsr #32
    2cdc:	ldrbmi	lr, [r0, sp, lsr #18]!
    2ce0:			; <UNDEFINED> instruction: 0xf8df460e
    2ce4:	ldrmi	r1, [r7], -ip, asr #8
    2ce8:	strbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2cec:	ldceq	6, cr15, [r8, #-692]	; 0xfffffd4c
    2cf0:			; <UNDEFINED> instruction: 0xf8df4479
    2cf4:			; <UNDEFINED> instruction: 0xf8df3444
    2cf8:	stmpl	sl, {r2, r6, sl, ip, lr}
    2cfc:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    2d00:	ldmdavs	r2, {r2, r3, r4, r6, fp, sp, lr}
    2d04:	ldmdacs	r4, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    2d08:	andeq	pc, r0, #79	; 0x4f
    2d0c:	ldmdale	r7!, {r0, r1, fp, sp}
    2d10:			; <UNDEFINED> instruction: 0xf010e8df
    2d14:	rscseq	r0, r8, r3, asr #1
    2d18:	subeq	r0, r4, r7, ror r0
    2d1c:	strtcc	pc, [r0], #-2271	; 0xfffff721
    2d20:	andcs	pc, ip, #212, 16	; 0xd40000
    2d24:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2d28:	ldcpl	0, cr1, [r4]
    2d2c:	b	9c0d2c <strspn@plt+0x9bf8c8>
    2d30:	svclt	0x00882c01
    2d34:	svclt	0x008c2d01
    2d38:	movwcs	r2, #769	; 0x301
    2d3c:	svclt	0x000c2800
    2d40:	andcs	r4, r0, r8, lsl r6
    2d44:	adcmi	fp, r5, #224, 18	; 0x380000
    2d48:	stccs	0, cr13, [r0, #-104]	; 0xffffff98
    2d4c:	bicshi	pc, r6, r0
    2d50:			; <UNDEFINED> instruction: 0xf0402d01
    2d54:	blmi	ffee34d4 <strspn@plt+0xffee2070>
    2d58:	cfstrscs	mvf4, [r0], {123}	; 0x7b
    2d5c:	bicshi	pc, pc, r0
    2d60:			; <UNDEFINED> instruction: 0xf0402c01
    2d64:	bmi	ffe234e8 <strspn@plt+0xffe22084>
    2d68:	cfldrdmi	mvd4, [r8], #488	; 0x1e8
    2d6c:	andls	r2, r1, #1
    2d70:	ldrbtmi	r4, [ip], #-1594	; 0xfffff9c6
    2d74:	stmiavs	r4!, {r1, r2, r4, r5, r6, r7, r8, fp, lr}
    2d78:	strls	r4, [r0], #-1145	; 0xfffffb87
    2d7c:	bl	8c0d7c <strspn@plt+0x8bf918>
    2d80:	blmi	ffb15958 <strspn@plt+0xffb144f4>
    2d84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2d88:			; <UNDEFINED> instruction: 0xf8dd681a
    2d8c:	subsmi	r3, sl, r4, lsl r8
    2d90:	bichi	pc, fp, r0, asr #32
    2d94:	ldceq	6, cr15, [r8, #-52]	; 0xffffffcc
    2d98:			; <UNDEFINED> instruction: 0x87f0e8bd
    2d9c:	ldrbtmi	r4, [fp], #-3054	; 0xfffff412
    2da0:	mcrcs	8, 0, r6, cr2, cr14, {6}
    2da4:	mrshi	pc, (UNDEF: 0)	; <UNPREDICTABLE>
    2da8:			; <UNDEFINED> instruction: 0xf0002e03
    2dac:	mcrcs	0, 0, r8, cr1, cr9, {7}
    2db0:			; <UNDEFINED> instruction: 0xf504d1e6
    2db4:	strtmi	r7, [r0], -r1, lsl #14
    2db8:			; <UNDEFINED> instruction: 0xf7ff4639
    2dbc:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    2dc0:	blmi	ff9b7540 <strspn@plt+0xff9b60dc>
    2dc4:	stmiami	r6!, {r1, r2, r9, sp}^
    2dc8:	stmiapl	sp!, {r0, r4, r5, r9, sl, lr}^
    2dcc:	stmdavs	fp!, {r3, r4, r5, r6, sl, lr}
    2dd0:	b	fc0dd0 <strspn@plt+0xfbf96c>
    2dd4:	strtmi	r6, [r0], -r9, lsr #16
    2dd8:			; <UNDEFINED> instruction: 0xff56f7ff
    2ddc:	stmdavs	fp!, {r0, r5, r6, r7, fp, lr}
    2de0:	ldrtmi	r2, [r1], -r2, lsl #4
    2de4:			; <UNDEFINED> instruction: 0xf7fe4478
    2de8:	stmdavs	r9!, {r2, r4, r5, r9, fp, sp, lr, pc}
    2dec:			; <UNDEFINED> instruction: 0xf7ff4638
    2df0:	ldmmi	sp, {r0, r1, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    2df4:	ldrtmi	r6, [r1], -fp, lsr #16
    2df8:	ldrbtmi	r2, [r8], #-514	; 0xfffffdfe
    2dfc:	b	a40dfc <strspn@plt+0xa3f998>
    2e00:	blmi	ff6bcd00 <strspn@plt+0xff6bb89c>
    2e04:	ldmdavc	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2e08:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    2e0c:	svcvc	0x00c5f5b6
    2e10:	movwcs	fp, #3988	; 0xf94
    2e14:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    2e18:			; <UNDEFINED> instruction: 0xd1b12b00
    2e1c:	b	13d5d74 <strspn@plt+0x13d4910>
    2e20:	stmdbvs	r2!, {r1, r2, r7, r8, fp}
    2e24:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2e28:	eorhi	pc, r6, r2, asr r8	; <UNPREDICTABLE>
    2e2c:			; <UNDEFINED> instruction: 0xf0002b02
    2e30:	blcs	e329c <strspn@plt+0xe1e38>
    2e34:	rschi	pc, sl, r0
    2e38:			; <UNDEFINED> instruction: 0xd1a12b01
    2e3c:	andscc	pc, r4, #212, 16	; 0xd40000
    2e40:			; <UNDEFINED> instruction: 0xf8534640
    2e44:			; <UNDEFINED> instruction: 0xf7ff4026
    2e48:	msrlt	R8_usr, r1
    2e4c:			; <UNDEFINED> instruction: 0xf7ff4620
    2e50:	stmdacs	r0, {r0, r2, r3, r4, r9, fp, ip, sp, lr, pc}
    2e54:			; <UNDEFINED> instruction: 0x4630d194
    2e58:	strbmi	r4, [r1], -r2, lsr #12
    2e5c:	mrc2	7, 0, pc, cr0, cr15, {7}
    2e60:	addle	r2, sp, r0, lsl #16
    2e64:	vadd.f32	d10, d13, d5
    2e68:			; <UNDEFINED> instruction: 0x46404614
    2e6c:			; <UNDEFINED> instruction: 0xf7ff4629
    2e70:			; <UNDEFINED> instruction: 0x4620fed3
    2e74:			; <UNDEFINED> instruction: 0xf7ff4631
    2e78:	ldrtmi	pc, [r1], -pc, asr #29	; <UNPREDICTABLE>
    2e7c:			; <UNDEFINED> instruction: 0xf7fe4628
    2e80:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    2e84:	svcge	0x007cf43f
    2e88:			; <UNDEFINED> instruction: 0x462b49ba
    2e8c:			; <UNDEFINED> instruction: 0x9600463a
    2e90:	andcs	r4, r1, r9, ror r4
    2e94:	b	fe5c0e94 <strspn@plt+0xfe5bfa30>
    2e98:	blmi	fed3cc68 <strspn@plt+0xfed3b804>
    2e9c:	ldmdavc	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2ea0:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    2ea4:	svclt	0x00942e25
    2ea8:			; <UNDEFINED> instruction: 0xf0032300
    2eac:	blcs	3ab8 <strspn@plt+0x2654>
    2eb0:	svcge	0x0066f47f
    2eb4:	stmiavs	r2!, {r4, r5, r7, r8, r9, fp, lr}
    2eb8:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2ebc:	blcs	5a518 <strspn@plt+0x590b4>
    2ec0:	svcge	0x002cf43f
    2ec4:			; <UNDEFINED> instruction: 0xf47f2b02
    2ec8:	and	sl, r7, fp, asr pc
    2ecc:	andcc	pc, ip, #13762560	; 0xd20000
    2ed0:	strvc	pc, [r1], #-1284	; 0xfffffafc
    2ed4:	addsmi	r5, sp, #9920	; 0x26c0
    2ed8:	svcge	0x0052f47f
    2edc:	andcc	pc, r4, #212, 16	; 0xd40000
    2ee0:	blcs	14770 <strspn@plt+0x1330c>
    2ee4:	stfcsd	f5, [r0, #-968]	; 0xfffffc38
    2ee8:	mrshi	pc, (UNDEF: 11)	; <UNPREDICTABLE>
    2eec:			; <UNDEFINED> instruction: 0xf0402d01
    2ef0:	blmi	fe8a3344 <strspn@plt+0xfe8a1ee0>
    2ef4:	stmibmi	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}
    2ef8:	andcs	r4, r1, sl, lsr r6
    2efc:			; <UNDEFINED> instruction: 0xf7fe4479
    2f00:	ldr	lr, [sp, -r2, ror #20]!
    2f04:	stmiapl	fp!, {r0, r3, r4, r7, r8, r9, fp, lr}^
    2f08:			; <UNDEFINED> instruction: 0xf083781b
    2f0c:	cdpcs	3, 2, cr0, cr1, cr1, {0}
    2f10:	movwcs	fp, #3988	; 0xf94
    2f14:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    2f18:			; <UNDEFINED> instruction: 0xf47f2b00
    2f1c:	blmi	fe66ebe8 <strspn@plt+0xfe66d784>
    2f20:	stmiavs	r1!, {r1, r4, r5, r7}^
    2f24:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2f28:	eorpl	pc, r6, r1, asr r8	; <UNPREDICTABLE>
    2f2c:			; <UNDEFINED> instruction: 0xf0002b02
    2f30:	blcs	e3254 <strspn@plt+0xe1df0>
    2f34:	addhi	pc, r4, r0
    2f38:			; <UNDEFINED> instruction: 0xf47f2b01
    2f3c:	blmi	fe4aebc8 <strspn@plt+0xfe4ad764>
    2f40:	andscs	pc, r0, #212, 16	; 0xd40000
    2f44:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2f48:			; <UNDEFINED> instruction: 0xf8521000
    2f4c:			; <UNDEFINED> instruction: 0xf7fe4026
    2f50:	stmdacs	r0, {r1, r2, r4, r8, fp, sp, lr, pc}
    2f54:	stfcsd	f5, [r0, #-328]	; 0xfffffeb8
    2f58:	svceq	0x00e3da03
    2f5c:			; <UNDEFINED> instruction: 0xf47f2b00
    2f60:	adcmi	sl, r5, #15, 30	; 0x3c
    2f64:	svcge	0x000cf43f
    2f68:	strtmi	sl, [r8], -r5, lsl #22
    2f6c:	ldrmi	r9, [r9], -r3, lsl #6
    2f70:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    2f74:	vmax.s8	d4, d13, d16
    2f78:			; <UNDEFINED> instruction: 0x46214414
    2f7c:	ldc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
    2f80:	blls	d5590 <strspn@plt+0xd412c>
    2f84:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2f88:	andcs	r9, r1, r0, lsl #8
    2f8c:	b	6c0f8c <strspn@plt+0x6bfb28>
    2f90:			; <UNDEFINED> instruction: 0xf8d4e6f6
    2f94:	blcs	f7ac <strspn@plt+0xe348>
    2f98:	adcshi	pc, r6, r0
    2f9c:	strvc	pc, [r1], #-1284	; 0xfffffafc
    2fa0:	blcs	1da34 <strspn@plt+0x1c5d0>
    2fa4:			; <UNDEFINED> instruction: 0xe6ebd0f5
    2fa8:			; <UNDEFINED> instruction: 0xf5046aa7
    2fac:	stmdblt	pc!, {r0, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    2fb0:	bvs	fecfcb50 <strspn@plt+0xfecfb6ec>
    2fb4:			; <UNDEFINED> instruction: 0xf47f429f
    2fb8:	ldrtmi	sl, [r1], -r3, ror #29
    2fbc:			; <UNDEFINED> instruction: 0xf7ff4620
    2fc0:			; <UNDEFINED> instruction: 0xf506f97b
    2fc4:	stmdacs	r0, {r0, r9, sl, ip, sp, lr}
    2fc8:	mrcge	4, 6, APSR_nzcv, cr10, cr15, {1}
    2fcc:	blcs	1d0a0 <strspn@plt+0x1bc3c>
    2fd0:	blmi	18b7794 <strspn@plt+0x18b6330>
    2fd4:	stmdami	lr!, {r1, r2, r9, sp}^
    2fd8:	stmiapl	sp!, {r0, r8, sp}^
    2fdc:	stmdavs	fp!, {r3, r4, r5, r6, sl, lr}
    2fe0:	ldmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fe4:	strtmi	r6, [r0], -r9, lsr #16
    2fe8:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    2fec:	stmdavs	fp!, {r0, r3, r5, r6, fp, lr}
    2ff0:	tstcs	r1, r2, lsl #4
    2ff4:			; <UNDEFINED> instruction: 0xf7fe4478
    2ff8:	strb	lr, [r1], ip, lsr #18
    2ffc:	rorsle	r1, sl, #24
    3000:	mvnscc	pc, #164, 2	; 0x29
    3004:			; <UNDEFINED> instruction: 0xf383fab3
    3008:	sbfx	r0, fp, #18, #8
    300c:	svceq	0x0000f1b8
    3010:	mrcge	4, 5, APSR_nzcv, cr6, cr15, {3}
    3014:			; <UNDEFINED> instruction: 0xf8d2e008
    3018:			; <UNDEFINED> instruction: 0xf5043214
    301c:			; <UNDEFINED> instruction: 0xf8537401
    3020:	blcs	f04c <strspn@plt+0xdbe8>
    3024:	mcrge	4, 5, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
    3028:	andcc	pc, r4, #212, 16	; 0xd40000
    302c:	blcs	148bc <strspn@plt+0x13458>
    3030:	ldmdbmi	r9, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
    3034:	andcs	r4, r1, sl, lsr r6
    3038:			; <UNDEFINED> instruction: 0xf7fe4479
    303c:	ldr	lr, [pc], r4, asr #19
    3040:			; <UNDEFINED> instruction: 0xf47f3501
    3044:	mul	r7, sp, lr
    3048:	andscc	pc, r0, #13697024	; 0xd10000
    304c:	strvc	pc, [r1], #-1284	; 0xfffffafc
    3050:	movwcc	r5, #6299	; 0x189b
    3054:	mrcge	4, 4, APSR_nzcv, cr4, cr15, {3}
    3058:	andcc	pc, r4, #212, 16	; 0xd40000
    305c:	blcs	148e8 <strspn@plt+0x13484>
    3060:			; <UNDEFINED> instruction: 0xe7e6d1f2
    3064:	svceq	0x0000f1b8
    3068:	mcrge	4, 4, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    306c:	ldrdge	pc, [ip, -pc]!	; <UNPREDICTABLE>
    3070:	strvc	pc, [r1, #-1103]	; 0xfffffbb1
    3074:	strd	r4, [sp], -sl
    3078:	strbmi	r6, [r1], -r3, lsr #18
    307c:			; <UNDEFINED> instruction: 0xf5054630
    3080:			; <UNDEFINED> instruction: 0xf8537501
    3084:			; <UNDEFINED> instruction: 0xf7ff2009
    3088:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    308c:	mrcge	4, 3, APSR_nzcv, cr8, cr15, {3}
    3090:	ldrdmi	pc, [r4], -sl
    3094:	strtmi	r5, [ip], #-2403	; 0xfffff69d
    3098:	mvnle	r2, r0, lsl #22
    309c:	strbmi	r4, [r0], -r0, asr #22
    30a0:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    30a4:	blx	fec4b4c4 <strspn@plt+0xfec4a060>
    30a8:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
    30ac:	ldmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    30b0:			; <UNDEFINED> instruction: 0x463a493c
    30b4:			; <UNDEFINED> instruction: 0x46034479
    30b8:			; <UNDEFINED> instruction: 0xf7fe2001
    30bc:	ldrb	lr, [pc], -r4, lsl #19
    30c0:	tstle	r8, r9, ror #24
    30c4:			; <UNDEFINED> instruction: 0xf8d1e65c
    30c8:			; <UNDEFINED> instruction: 0xf5043210
    30cc:	ldmpl	fp, {r0, sl, ip, sp, lr}
    30d0:			; <UNDEFINED> instruction: 0xf47f429d
    30d4:			; <UNDEFINED> instruction: 0xf8d4ae55
    30d8:	strtmi	r3, [r1], -r4, lsl #4
    30dc:	mvnsle	r2, r0, lsl #22
    30e0:	strtmi	sl, [r8], -r5, lsl #22
    30e4:	ldrmi	r9, [r9], -r3, lsl #6
    30e8:	stc2	7, cr15, [r6], #1020	; 0x3fc
    30ec:	blls	d55ac <strspn@plt+0xd4148>
    30f0:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    30f4:			; <UNDEFINED> instruction: 0xf7fe2001
    30f8:	strb	lr, [r1], -r6, ror #18
    30fc:	ldrbtmi	r4, [fp], #-2859	; 0xfffff4d5
    3100:	blmi	afc9b4 <strspn@plt+0xafb550>
    3104:	uxtah	r4, r6, fp, ror #8
    3108:	ldrbtmi	r4, [r8], #-2090	; 0xfffff7d6
    310c:	stmia	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3110:	blmi	a7c9f0 <strspn@plt+0xa7b58c>
    3114:			; <UNDEFINED> instruction: 0xe620447b
    3118:	ldrbtmi	r4, [fp], #-2856	; 0xfffff4d8
    311c:	bmi	a3ccd0 <strspn@plt+0xa3b86c>
    3120:			; <UNDEFINED> instruction: 0xe622447a
    3124:	ldrbtmi	r4, [sl], #-2599	; 0xfffff5d9
    3128:			; <UNDEFINED> instruction: 0xf7fee61f
    312c:	svclt	0x0000e86c
    3130:	muleq	r1, r4, r1
    3134:	andeq	r0, r0, r4, lsl r1
    3138:	andeq	r8, r1, ip, lsr r3
    313c:	andeq	r8, r1, r6, lsl #3
    3140:	andeq	r8, r1, ip, ror #5
    3144:	andeq	r3, r0, ip, lsr #31
    3148:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    314c:	muleq	r1, lr, r2
    3150:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    3154:	andeq	r8, r1, r0, lsl #2
    3158:	muleq	r1, sl, r2
    315c:	andeq	r0, r0, r8, asr r1
    3160:	andeq	r3, r0, r8, ror #30
    3164:	andeq	r3, r0, r8, asr pc
    3168:	andeq	r3, r0, sl, asr #30
    316c:	andeq	r0, r0, r4, lsr r1
    3170:	andeq	r8, r1, r4, lsl r2
    3174:	muleq	r0, r4, lr
    3178:	andeq	r8, r1, r0, lsl #3
    317c:	andeq	r3, r0, r0, lsl lr
    3180:	andeq	r3, r0, ip, lsl lr
    3184:	andeq	r8, r1, r4, lsl r1
    3188:	andeq	r8, r1, ip, asr #1
    318c:	muleq	r0, lr, sp
    3190:	andeq	r3, r0, r8, asr sp
    3194:	andeq	r3, r0, r0, asr sp
    3198:	andeq	r3, r0, r8, lsl #26
    319c:	andeq	r7, r1, r4, asr #31
    31a0:	muleq	r1, r8, pc	; <UNPREDICTABLE>
    31a4:	muleq	r0, r4, ip
    31a8:	andeq	r3, r0, r6, lsr #24
    31ac:	strdeq	r3, [r0], -lr
    31b0:	strdeq	r3, [r0], -r8
    31b4:	andeq	r3, r0, sl, asr #24
    31b8:	andeq	r3, r0, ip, ror #23
    31bc:	andeq	r3, r0, r6, ror #23
    31c0:	ldrdeq	r3, [r0], -ip
    31c4:	ldrdeq	r3, [r0], -sl
    31c8:	blmi	695a34 <strspn@plt+0x6945d0>
    31cc:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    31d0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    31d4:	lfmmi	f2, 4, [r8], {-0}
    31d8:	ldmdavs	fp, {r0, r3, r5, r6, r9, sl, lr}
    31dc:			; <UNDEFINED> instruction: 0xf04f9301
    31e0:	blmi	583de8 <strspn@plt+0x582984>
    31e4:	andls	r4, r0, #124, 8	; 0x7c000000
    31e8:	stmdavs	r8!, {r0, r2, r5, r6, r7, fp, ip, lr}
    31ec:	svc	0x00d2f7fd
    31f0:	cmnlt	r3, r0, lsl #22
    31f4:	addsmi	r6, r3, #2752512	; 0x2a0000
    31f8:	ldmdavc	fp, {r0, r1, r3, ip, lr, pc}
    31fc:	bmi	431730 <strspn@plt+0x4302cc>
    3200:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    3204:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3208:	subsmi	r9, sl, r1, lsl #22
    320c:	andlt	sp, r3, sp, lsl #2
    3210:	stmdami	ip, {r4, r5, r8, sl, fp, ip, sp, pc}
    3214:	bmi	30b620 <strspn@plt+0x30a1bc>
    3218:	stmdapl	r0!, {r0, r1, r3, r5, fp, sp, lr}
    321c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3220:	ldm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3224:			; <UNDEFINED> instruction: 0xf7fe2001
    3228:			; <UNDEFINED> instruction: 0xf7fde86c
    322c:	svclt	0x0000efec
    3230:			; <UNDEFINED> instruction: 0x00017cb8
    3234:	andeq	r0, r0, r4, lsl r1
    3238:	andeq	r7, r1, r0, lsr #25
    323c:	andeq	r0, r0, r0, ror r1
    3240:	andeq	r7, r1, r2, lsl #25
    3244:	andeq	r0, r0, ip, lsr #2
    3248:	andeq	r3, r0, r0, asr #22
    324c:	tstcs	r1, r8, lsl #10
    3250:			; <UNDEFINED> instruction: 0x4c084b07
    3254:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    3258:	ldmdbpl	ip, {r3, r9, fp, lr}
    325c:	ldrbtmi	r5, [sl], #-2072	; 0xfffff7e8
    3260:	stmdavs	r0, {r0, r1, r5, fp, sp, lr}
    3264:	ldm	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3268:			; <UNDEFINED> instruction: 0xf7fe2001
    326c:	svclt	0x0000e84a
    3270:	andeq	r7, r1, lr, lsr #24
    3274:	andeq	r0, r0, ip, lsr r1
    3278:	andeq	r0, r0, ip, lsr #2
    327c:	andeq	r3, r0, lr, lsl fp
    3280:	svcmi	0x00f0e92d
    3284:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
    3288:	strmi	r8, [lr], -r2, lsl #22
    328c:	ldrmi	pc, [r0, #2271]!	; 0x8df
    3290:			; <UNDEFINED> instruction: 0xf8df3901
    3294:			; <UNDEFINED> instruction: 0x469925b0
    3298:	tstcc	r3, ip, ror r4
    329c:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    32a0:			; <UNDEFINED> instruction: 0xf50db08d
    32a4:	andls	r5, r4, r0, lsl #6
    32a8:	msreq	CPSR_fs, #-1073741824	; 0xc0000000
    32ac:			; <UNDEFINED> instruction: 0xf8df58a2
    32b0:	ldmdavs	r2, {r3, r4, r7, r8, sl, lr}
    32b4:			; <UNDEFINED> instruction: 0xf04f601a
    32b8:	ldrbtmi	r0, [ip], #-512	; 0xfffffe00
    32bc:			; <UNDEFINED> instruction: 0xf8dfd914
    32c0:			; <UNDEFINED> instruction: 0xf50d158c
    32c4:			; <UNDEFINED> instruction: 0xf8df5300
    32c8:			; <UNDEFINED> instruction: 0x332c257c
    32cc:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    32d0:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    32d4:			; <UNDEFINED> instruction: 0xf0404051
    32d8:			; <UNDEFINED> instruction: 0xf50d82ae
    32dc:	andlt	r5, sp, r0, lsl #26
    32e0:	blhi	be5dc <strspn@plt+0xbd178>
    32e4:	svchi	0x00f0e8bd
    32e8:	strmi	r6, [r2], -fp, lsr #17
    32ec:	strbne	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    32f0:	ldrbtmi	r2, [r9], #-1
    32f4:			; <UNDEFINED> instruction: 0xf7fe9308
    32f8:	ldmdavc	r3!, {r1, r2, r5, r6, fp, sp, lr, pc}
    32fc:			; <UNDEFINED> instruction: 0xf0002b00
    3300:	blge	323c1c <strspn@plt+0x3227b8>
    3304:	strbcs	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    3308:	ldrtmi	r9, [r2], r7, lsl #6
    330c:			; <UNDEFINED> instruction: 0xf1a14619
    3310:			; <UNDEFINED> instruction: 0xf8df0b04
    3314:	stmiapl	r2!, {r2, r6, r8, sl, ip}
    3318:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    331c:	andls	r4, r6, #2030043136	; 0x79000000
    3320:	bne	43eb48 <strspn@plt+0x43d6e4>
    3324:	cmpvc	r3, r4, asr #4	; <UNPREDICTABLE>
    3328:	cmpcs	r2, r3, asr #13	; <UNPREDICTABLE>
    332c:	stmiapl	r3!, {r0, r3, r8, ip, pc}^
    3330:	movwls	r9, #22018	; 0x5602
    3334:	svcne	0x001c9b05
    3338:	ldmdavs	r4!, {r0, r1, r9, ip, sp, lr, pc}^
    333c:	streq	pc, [r4, -r3, asr #3]
    3340:	cdpne	0, 6, cr14, cr11, cr10, {0}
    3344:	stmdale	r5, {r0, r1, r8, r9, ip, sp}
    3348:	blcs	213fc <strspn@plt+0x1ff98>
    334c:	strmi	fp, [sl, #3864]!	; 0xf18
    3350:	addshi	pc, r4, r0, asr #32
    3354:	andle	r4, sp, r0, lsr #11
    3358:	ldrdcc	pc, [r0], -r9
    335c:			; <UNDEFINED> instruction: 0xf8544423
    3360:	ldmibpl	sp, {r2, r8, r9, sl, fp, sp, lr}^
    3364:	blcs	1ae1438 <strspn@plt+0x1adffd4>
    3368:	ldmdavc	r3!, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}^
    336c:	mvnle	r2, r6, ror #22
    3370:	mvnsle	r4, r0, lsr #11
    3374:	ldmdavc	sp, {r1, r8, r9, fp, ip, pc}
    3378:			; <UNDEFINED> instruction: 0xf0002d1b
    337c:			; <UNDEFINED> instruction: 0xf1a5812d
    3380:	subsmi	r0, pc, #1811939330	; 0x6c000002
    3384:			; <UNDEFINED> instruction: 0xf8df415f
    3388:	svccs	0x000064d8
    338c:	vmla.f64	d9, d8, d2
    3390:	ldrbtmi	fp, [lr], #-2704	; 0xfffff570
    3394:	strcs	fp, [r2], #-3864	; 0xfffff0e8
    3398:	stmdaeq	r7, {r0, r1, r8, r9, fp, sp, lr, pc}
    339c:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    33a0:	cmplt	r7, fp, lsl r3
    33a4:			; <UNDEFINED> instruction: 0xf0002b1b
    33a8:	blcs	fe6e3684 <strspn@plt+0xfe6e2220>
    33ac:	movwcs	fp, #7944	; 0x1f08
    33b0:	addsmi	sp, pc, #16, 2
    33b4:	ldrtmi	sp, [r0], -lr, lsl #2
    33b8:	svc	0x00b4f7fd
    33bc:	stmdble	r9, {r5, r7, r9, lr}
    33c0:	bleq	13e248 <strspn@plt+0x13cde4>
    33c4:	ldmdbne	r0!, {r0, r6, r9, sl, lr}
    33c8:			; <UNDEFINED> instruction: 0xf7fe465a
    33cc:	stmdacs	r0, {r6, fp, sp, lr, pc}
    33d0:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
    33d4:	svccc	0x0010f816
    33d8:	mvnle	r2, r0, lsl #22
    33dc:	mrc	13, 0, r2, cr8, cr11, {0}
    33e0:			; <UNDEFINED> instruction: 0xf000ba90
    33e4:	ldccs	0, cr8, [fp, #756]	; 0x2f4
    33e8:	adchi	pc, r6, r0, asr #32
    33ec:			; <UNDEFINED> instruction: 0xf8df9b02
    33f0:	cfldrdne	mvd1, [ip], {116}	; 0x74
    33f4:			; <UNDEFINED> instruction: 0x46204479
    33f8:	ldmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    33fc:	mvnsvc	pc, #64, 12	; 0x4000000
    3400:	strmi	r1, [r6], -r2, asr #28
    3404:	vqsub.s8	d20, d16, d10
    3408:	blls	a395c <strspn@plt+0xa24f8>
    340c:	blcs	fe1580 <strspn@plt+0xfe011c>
    3410:	blls	b7850 <strspn@plt+0xb63ec>
    3414:	ldrbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3418:	ldrbtmi	r1, [r9], #-3230	; 0xfffff362
    341c:			; <UNDEFINED> instruction: 0xf7fe4630
    3420:			; <UNDEFINED> instruction: 0xf640e822
    3424:	mcrne	3, 2, r7, cr2, cr14, {7}
    3428:	addsmi	r4, sl, #4, 12	; 0x400000
    342c:			; <UNDEFINED> instruction: 0x81b2f240
    3430:			; <UNDEFINED> instruction: 0xf8df9b02
    3434:	cfldrdne	mvd1, [lr], {56}	; 0x38
    3438:			; <UNDEFINED> instruction: 0x46304479
    343c:	ldmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3440:	mvnsvc	pc, #64, 12	; 0x4000000
    3444:	strmi	r1, [r4], -r2, asr #28
    3448:	vqsub.s8	d20, d16, d10
    344c:	blls	a39f4 <strspn@plt+0xa2590>
    3450:	blcs	1b615c4 <strspn@plt+0x1b60160>
    3454:	sbchi	pc, lr, r0, asr #32
    3458:			; <UNDEFINED> instruction: 0xf8df2301
    345c:	movwcc	r2, #5140	; 0x1414
    3460:	ldrbmi	r9, [lr], -r3, lsl #6
    3464:	ldrbtmi	r9, [sl], #-2825	; 0xfffff4f7
    3468:	ldrdeq	lr, [r1, r2]
    346c:	andcc	pc, r0, fp, asr #17
    3470:	addshi	r9, r9, r7, lsl #22
    3474:	andsvs	r0, r8, r9, lsl #24
    3478:	muls	pc, r9, r1	; <UNPREDICTABLE>
    347c:			; <UNDEFINED> instruction: 0xf7fd4628
    3480:	stmdbls	r2, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    3484:	orrpl	pc, r0, #1325400064	; 0x4f000000
    3488:	andls	r4, r3, r2, lsl #12
    348c:			; <UNDEFINED> instruction: 0xf7fd4658
    3490:	bls	fef68 <strspn@plt+0xfdb04>
    3494:			; <UNDEFINED> instruction: 0x46284659
    3498:			; <UNDEFINED> instruction: 0xf80b2300
    349c:			; <UNDEFINED> instruction: 0xf7fd3002
    34a0:	stmdacs	r0, {r1, r2, r7, r8, r9, sl, fp, sp, lr, pc}
    34a4:	svcge	0x0056f47f
    34a8:	ldmdavc	r3, {r2, r9, fp, ip, pc}
    34ac:	tstle	ip, r9, ror #22
    34b0:	bcs	1ce1600 <strspn@plt+0x1ce019c>
    34b4:	strmi	sp, [sl, #281]!	; 0x119
    34b8:	svcge	0x004cf4ff
    34bc:	ldrtmi	r4, [r2], -sp, ror #19
    34c0:	ldrbtmi	r2, [r9], #-1
    34c4:	svc	0x007ef7fd
    34c8:	bls	aa0dc <strspn@plt+0xa8c78>
    34cc:	ldrmi	r3, [sl], #-2817	; 0xfffff4ff
    34d0:	ldmdavc	sl, {r0, r1, r4, r9, sl, lr}^
    34d4:	movwls	r3, #8961	; 0x2301
    34d8:			; <UNDEFINED> instruction: 0xf47f2a00
    34dc:	blls	1af190 <strspn@plt+0x1add2c>
    34e0:	ldmdavs	r9, {r1, r3, sp}
    34e4:	svc	0x009af7fd
    34e8:	blcs	1cbd094 <strspn@plt+0x1cbbc30>
    34ec:	blls	137900 <strspn@plt+0x13649c>
    34f0:	blcs	1ce1664 <strspn@plt+0x1ce0200>
    34f4:	ldmdavc	r3!, {r0, r1, r2, r3, r4, r6, r7, ip, lr, pc}
    34f8:	tstle	r2, r9, ror #22
    34fc:	blcs	1ce16d0 <strspn@plt+0x1ce026c>
    3500:	mrc	0, 0, sp, cr8, cr9, {6}
    3504:	andcs	r1, r2, #16, 20	; 0x10000
    3508:			; <UNDEFINED> instruction: 0xf7fd4630
    350c:	stmdacs	r0, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
    3510:			; <UNDEFINED> instruction: 0xe7d3d0d1
    3514:	blcs	16e16e8 <strspn@plt+0x16e0284>
    3518:	svcge	0x005cf47f
    351c:	strb	r2, [r8, -r2, lsl #6]
    3520:			; <UNDEFINED> instruction: 0xf1049b02
    3524:			; <UNDEFINED> instruction: 0xf8130802
    3528:	blcs	1b4f550 <strspn@plt+0x1b4e0ec>
    352c:	rscshi	pc, pc, r0
    3530:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}^
    3534:	suble	r2, r8, fp, asr fp
    3538:	blmi	ff3ee56c <strspn@plt+0xff3ed108>
    353c:	rsbvc	r2, r2, r0, lsl #4
    3540:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    3544:	ldmib	r3, {r0, r2, r5, ip, sp, lr}^
    3548:	blx	fec4b968 <strspn@plt+0xfec4a504>
    354c:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
    3550:	svc	0x0046f7fd
    3554:	ldmdavs	r9, {r1, r2, r8, r9, fp, ip, pc}
    3558:	svc	0x0072f7fd
    355c:	ldr	r9, [r8, r2, lsl #22]!
    3560:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}^
    3564:	mvnle	r2, fp, asr fp
    3568:	stmibmi	r4, {r1, r8, r9, fp, ip, pc}^
    356c:	ldrbtmi	r1, [r9], #-3228	; 0xfffff364
    3570:			; <UNDEFINED> instruction: 0xf7fd4620
    3574:			; <UNDEFINED> instruction: 0xf640ef78
    3578:	mcrne	3, 2, r7, cr2, cr14, {7}
    357c:	addsmi	r4, sl, #6291456	; 0x600000
    3580:	teqhi	lr, r0, asr #4	; <UNPREDICTABLE>
    3584:	ldmvc	fp, {r1, r8, r9, fp, ip, pc}
    3588:	tstle	r1, pc, lsr fp
    358c:	ldmibmi	ip!, {r1, r8, r9, fp, ip, pc}
    3590:	ldrbtmi	r1, [r9], #-3294	; 0xfffff322
    3594:			; <UNDEFINED> instruction: 0xf7fd4630
    3598:			; <UNDEFINED> instruction: 0xf640ef66
    359c:	mcrne	3, 2, r7, cr2, cr14, {7}
    35a0:	addsmi	r4, sl, #4, 12	; 0x400000
    35a4:	cmphi	r1, r0, asr #4	; <UNPREDICTABLE>
    35a8:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}^
    35ac:	bicle	r2, r3, fp, asr fp
    35b0:	ldmibmi	r4!, {r1, r8, r9, fp, ip, pc}
    35b4:	ldrbtmi	r1, [r9], #-3230	; 0xfffff362
    35b8:			; <UNDEFINED> instruction: 0xf7fd4630
    35bc:			; <UNDEFINED> instruction: 0xf640ef54
    35c0:	mcrne	3, 2, r7, cr2, cr14, {7}
    35c4:	addsmi	r4, sl, #4, 12	; 0x400000
    35c8:	blls	b9c78 <strspn@plt+0xb8814>
    35cc:	blcs	1b61840 <strspn@plt+0x1b603dc>
    35d0:	teqhi	r3, r0, asr #32	; <UNPREDICTABLE>
    35d4:	strb	r2, [r0, -r2, lsl #6]
    35d8:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}^
    35dc:	svclt	0x000c2b5b
    35e0:	strcs	r2, [r0, -r2, lsl #14]
    35e4:	ldrbmi	lr, [sl], -pc, asr #13
    35e8:	ldmne	fp!, {r2, r9, sl, ip, sp}
    35ec:	blt	fe43ee54 <strspn@plt+0xfe43d9f0>
    35f0:	strb	r9, [r3, -r3, lsl #6]!
    35f4:	bls	8ca00 <strspn@plt+0x8b59c>
    35f8:	vldrpl.16	s3, [r3, #-172]	; 0xffffff54	; <UNPREDICTABLE>
    35fc:	eorsle	r2, sp, r2, ror fp
    3600:			; <UNDEFINED> instruction: 0xf44f9b08
    3604:	smlabbcs	r1, r0, r2, r5
    3608:			; <UNDEFINED> instruction: 0x465c4658
    360c:	blmi	fe7a8214 <strspn@plt+0xfe7a6db0>
    3610:			; <UNDEFINED> instruction: 0xf7fd447b
    3614:	ldrbmi	lr, [r8], -ip, lsr #29
    3618:	mcr	7, 4, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    361c:			; <UNDEFINED> instruction: 0x46074631
    3620:	ldrbmi	r4, [r8], -r2, lsl #12
    3624:	svc	0x0012f7fd
    3628:	vfnmsmi.f16	s22, s16, s1	; <UNPREDICTABLE>
    362c:	movwls	r1, #14827	; 0x39eb
    3630:	smlsldx	r4, r3, lr, r4
    3634:	ldmdavc	sp, {r1, r8, r9, fp, ip, pc}
    3638:			; <UNDEFINED> instruction: 0xf0002d1b
    363c:	ldccs	0, cr8, [fp, #636]	; 0x27c
    3640:	svcge	0x007bf47f
    3644:	blls	20ca50 <strspn@plt+0x20b5ec>
    3648:	addpl	pc, r0, #1325400064	; 0x4f000000
    364c:	ldrbmi	r2, [r8], -r1, lsl #2
    3650:	movwls	r9, #3586	; 0xe02
    3654:	strtmi	r4, [lr], #-2958	; 0xfffff472
    3658:			; <UNDEFINED> instruction: 0xf7fd447b
    365c:	ldrbmi	lr, [r8], -r8, lsl #29
    3660:	mcr	7, 3, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3664:			; <UNDEFINED> instruction: 0x46074631
    3668:	ldrbmi	r4, [r8], -r2, lsl #12
    366c:	mcr	7, 7, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    3670:			; <UNDEFINED> instruction: 0x4e88b930
    3674:	movwls	r1, #14827	; 0x39eb
    3678:			; <UNDEFINED> instruction: 0xe71f447e
    367c:	ldrb	r2, [r4, r1, lsl #14]
    3680:			; <UNDEFINED> instruction: 0xf44f9b08
    3684:	smlabbcs	r1, r0, r2, r5
    3688:	movwls	r4, #1624	; 0x658
    368c:	ldrbtmi	r4, [fp], #-2946	; 0xfffff47e
    3690:	mcr	7, 3, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3694:			; <UNDEFINED> instruction: 0xf7fd4658
    3698:	ldrtmi	lr, [r1], -r6, asr #28
    369c:	strmi	r4, [r2], -r7, lsl #12
    36a0:			; <UNDEFINED> instruction: 0xf7fd4658
    36a4:	stmdacs	r0, {r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    36a8:	blls	b7a3c <strspn@plt+0xb65d8>
    36ac:	smlald	r7, r4, sp, r8
    36b0:	mcrrne	11, 0, r9, r2, cr2
    36b4:			; <UNDEFINED> instruction: 0xf0035c9b
    36b8:	stmdbcs	r8!, {r0, r1, r3, r4, r5, r6, r7, r8}^
    36bc:	mcrge	4, 5, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    36c0:			; <UNDEFINED> instruction: 0xf0002b68
    36c4:	blmi	1d63934 <strspn@plt+0x1d624d0>
    36c8:	ldm	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
    36cc:			; <UNDEFINED> instruction: 0xf50d0003
    36d0:	svcls	0x00075581
    36d4:	andcc	r3, r1, #12, 10	; 0x3000000
    36d8:	orrpl	pc, r0, #1325400064	; 0x4f000000
    36dc:	andeq	pc, r0, fp, asr #17
    36e0:	andls	r4, r3, #40, 12	; 0x2800000
    36e4:	eorshi	r4, r9, r2, lsr r6
    36e8:			; <UNDEFINED> instruction: 0xf7fd4621
    36ec:	stmdami	ip!, {r1, r2, r7, r8, sl, fp, sp, lr, pc}^
    36f0:	ldrbmi	r4, [r9], -sl, lsr #12
    36f4:	movwcs	r4, #1144	; 0x478
    36f8:	addsvc	pc, r0, r0, lsl #10
    36fc:			; <UNDEFINED> instruction: 0xf7fe55ab
    3700:			; <UNDEFINED> instruction: 0x465cfe5f
    3704:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3708:	mrcge	4, 6, APSR_nzcv, cr8, cr15, {3}
    370c:	ldmdavc	sp, {r1, r8, r9, fp, ip, pc}
    3710:			; <UNDEFINED> instruction: 0xf0002d1b
    3714:	ldccs	0, cr8, [fp, #516]	; 0x204
    3718:	mrcge	4, 3, APSR_nzcv, cr7, cr15, {1}
    371c:	blls	bd358 <strspn@plt+0xbbef4>
    3720:	stmdaeq	r1, {r8, ip, sp, lr, pc}
    3724:	andcc	pc, r8, r3, lsl r8	; <UNPREDICTABLE>
    3728:			; <UNDEFINED> instruction: 0xf47f2b6d
    372c:	ldmdbmi	sp, {r4, r7, r9, sl, fp, sp, pc}^
    3730:	strpl	pc, [r1, #1293]	; 0x50d
    3734:	strcc	r9, [ip, #-3847]	; 0xfffff0f9
    3738:	vst3.16	{d20-d22}, [pc :256], r9
    373c:	strtmi	r5, [r2], -r0, lsl #7
    3740:			; <UNDEFINED> instruction: 0xf8cbc903
    3744:	strtmi	r0, [r8], -r0
    3748:			; <UNDEFINED> instruction: 0x46317039
    374c:	ldcl	7, cr15, [r4, #-1012]	; 0xfffffc0c
    3750:			; <UNDEFINED> instruction: 0x462a4855
    3754:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    3758:			; <UNDEFINED> instruction: 0xf5002300
    375c:	strpl	r7, [fp, #-0]!
    3760:	mcr2	7, 1, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    3764:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3768:	blls	b7cf4 <strspn@plt+0xb6890>
    376c:	ldccs	8, cr7, [fp, #-116]	; 0xffffff8c
    3770:	mrcge	4, 6, APSR_nzcv, cr14, cr15, {1}
    3774:			; <UNDEFINED> instruction: 0xf43f2d9b
    3778:	ldrb	sl, [sp], sl, ror #28
    377c:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}^
    3780:	svclt	0x00082b5b
    3784:			; <UNDEFINED> instruction: 0xf43f2502
    3788:			; <UNDEFINED> instruction: 0xe6d6af5e
    378c:	stmiapl	r3!, {r0, r4, r5, r8, r9, fp, lr}^
    3790:	strt	r9, [r4], r6, lsl #6
    3794:	blls	8d3a0 <strspn@plt+0x8bf3c>
    3798:	stmdaeq	r4, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    379c:	ldmdavc	fp, {r0, r1, r6, sl, lr}^
    37a0:	rscseq	pc, fp, #3
    37a4:			; <UNDEFINED> instruction: 0xd1212a68
    37a8:	eorsle	r2, r2, r8, ror #22
    37ac:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
    37b0:	muleq	r3, r3, r8
    37b4:	strpl	pc, [r1, #1293]	; 0x50d
    37b8:	strcc	r9, [ip, #-3847]	; 0xfffff0f9
    37bc:	orrpl	pc, r0, #1325400064	; 0x4f000000
    37c0:			; <UNDEFINED> instruction: 0xf8cb4622
    37c4:	strtmi	r0, [r8], -r0
    37c8:			; <UNDEFINED> instruction: 0x46317039
    37cc:	ldc	7, cr15, [r4, #-1012]	; 0xfffffc0c
    37d0:			; <UNDEFINED> instruction: 0x462a4837
    37d4:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    37d8:			; <UNDEFINED> instruction: 0xf5002300
    37dc:	strpl	r7, [fp, #-184]!	; 0xffffff48
    37e0:	stc2l	7, cr15, [lr, #1016]!	; 0x3f8
    37e4:	stmiblt	r0!, {r1, r2, r9, sl, lr}^
    37e8:	ldmdavc	sp, {r1, r8, r9, fp, ip, pc}
    37ec:			; <UNDEFINED> instruction: 0xf43f2d1b
    37f0:	ldccs	14, cr10, [fp, #876]	; 0x36c
    37f4:	mrcge	4, 0, APSR_nzcv, cr12, cr15, {1}
    37f8:	blmi	bbd278 <strspn@plt+0xbbbe14>
    37fc:			; <UNDEFINED> instruction: 0xe764447b
    3800:	vstmiane	r2, {d9}
    3804:			; <UNDEFINED> instruction: 0xf0035c9b
    3808:	stmdbcs	r8!, {r0, r1, r3, r4, r5, r6, r7, r8}^
    380c:	mrcge	4, 5, APSR_nzcv, cr10, cr15, {3}
    3810:	blmi	a7d570 <strspn@plt+0xa7c10c>
    3814:			; <UNDEFINED> instruction: 0xe7cb447b
    3818:	blcs	16e198c <strspn@plt+0x16e0528>
    381c:	mrcge	4, 5, APSR_nzcv, cr2, cr15, {1}
    3820:			; <UNDEFINED> instruction: 0xf108e68a
    3824:	movwls	r0, #13058	; 0x3302
    3828:	strcs	lr, [r2, -r8, asr #12]
    382c:			; <UNDEFINED> instruction: 0xf108e7b3
    3830:	movwls	r0, #13057	; 0x3301
    3834:			; <UNDEFINED> instruction: 0xf7fde642
    3838:	strcs	lr, [r2, #-3302]	; 0xfffff31a
    383c:	svclt	0x0000e6db
    3840:	andeq	r7, r1, ip, ror #23
    3844:	andeq	r0, r0, r4, lsl r1
    3848:	andeq	r7, r1, sl, asr #23
    384c:			; <UNDEFINED> instruction: 0x00017bb8
    3850:	ldrdeq	r3, [r0], -sl
    3854:	andeq	r0, r0, r8, asr r1
    3858:			; <UNDEFINED> instruction: 0x00003ab8
    385c:	andeq	r0, r0, ip, lsl r1
    3860:	andeq	r3, r0, r6, ror #31
    3864:	andeq	r3, r0, r4, ror #19
    3868:			; <UNDEFINED> instruction: 0x000039be
    386c:	andeq	r3, r0, r0, lsr #19
    3870:	andeq	r3, r0, r2, lsl pc
    3874:	andeq	r3, r0, lr, lsr r9
    3878:	strdeq	r7, [r1], -r6
    387c:	andeq	r3, r0, sl, ror #16
    3880:	andeq	r3, r0, r6, asr #16
    3884:	andeq	r3, r0, r2, lsr #16
    3888:	ldrdeq	r3, [r0], -ip
    388c:	muleq	r0, r4, r7
    3890:	muleq	r0, ip, r7
    3894:	andeq	r3, r0, r0, asr r7
    3898:	andeq	r3, r0, lr, ror #14
    389c:	andeq	r3, r0, r4, ror #13
    38a0:	andeq	r3, r0, r4, lsl #25
    38a4:	andeq	r3, r0, ip, lsr #13
    38a8:	andeq	r3, r0, r2, lsr #24
    38ac:	andeq	r3, r0, lr, lsl #12
    38b0:	andeq	r3, r0, r2, lsr #23
    38b4:	andeq	r3, r0, r8, lsr #11
    38b8:	andeq	r3, r0, r0, lsr #11
    38bc:	svcmi	0x00f0e92d
    38c0:	stc	3, cr2, [sp, #-0]
    38c4:			; <UNDEFINED> instruction: 0xf64f8b02
    38c8:			; <UNDEFINED> instruction: 0xf8df74ff
    38cc:			; <UNDEFINED> instruction: 0x46052590
    38d0:	strvc	pc, [ip, #2271]	; 0x8df
    38d4:	ldrbtmi	r4, [sl], #-1560	; 0xfffff9e8
    38d8:	strhi	pc, [r8, #2271]	; 0x8df
    38dc:	cfldr32vc	mvfx15, [r1, #-692]	; 0xfffffd4c
    38e0:	mcrge	4, 0, r4, cr10, cr15, {3}
    38e4:	movwls	r4, #21752	; 0x54f8
    38e8:	andcs	r6, r2, #9502720	; 0x910000
    38ec:			; <UNDEFINED> instruction: 0xf8df9401
    38f0:	movwls	r4, #17784	; 0x4578
    38f4:	tstls	r2, r3, lsl #6
    38f8:	movwls	r2, #260	; 0x104
    38fc:	strls	r9, [r8, #-1545]	; 0xfffff9f7
    3900:			; <UNDEFINED> instruction: 0x4637593c
    3904:	ssatmi	r4, #26, lr, lsl #12
    3908:	strls	r6, [pc], #2084	; 3910 <strspn@plt+0x24ac>
    390c:	streq	pc, [r0], #-79	; 0xffffffb1
    3910:			; <UNDEFINED> instruction: 0xf8df930a
    3914:	rsbsvs	r4, fp, r8, asr r5
    3918:			; <UNDEFINED> instruction: 0xff7ef000
    391c:	ldrbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    3920:			; <UNDEFINED> instruction: 0xf8df447c
    3924:	stmiapl	r7!, {r4, r6, r8, sl, sp}^
    3928:			; <UNDEFINED> instruction: 0xf8df447a
    392c:	cfsh32	mvfx3, mvfx8, #44
    3930:	ldrbtmi	r2, [fp], #-2576	; 0xfffff5f0
    3934:	bcc	fe43f15c <strspn@plt+0xfe43dcf8>
    3938:			; <UNDEFINED> instruction: 0xf8dfe015
    393c:			; <UNDEFINED> instruction: 0xf8df3540
    3940:	ldrbtmi	fp, [fp], #-1344	; 0xfffffac0
    3944:	ldmdavc	r8, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
    3948:	mlane	r0, fp, r8, pc	; <UNPREDICTABLE>
    394c:	andeq	pc, r1, r0, lsl #1
    3950:	ldcl	7, cr15, [r4], #1012	; 0x3f4
    3954:			; <UNDEFINED> instruction: 0xf0002800
    3958:	blls	1e42cc <strspn@plt+0x1e2e68>
    395c:			; <UNDEFINED> instruction: 0xf849681b
    3960:	bllt	fe992578 <strspn@plt+0xfe991114>
    3964:	stmdavs	r8!, {r0, r9, sl, sp}
    3968:	cfmsub32	mvax5, mvfx4, mvfx8, mvfx10
    396c:	strcc	r1, [r4, #-2576]	; 0xfffff5f0
    3970:			; <UNDEFINED> instruction: 0xf7fd683a
    3974:	stmdacs	r0, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    3978:	rsbhi	pc, r8, #0
    397c:	strcs	pc, [r4, #-2271]	; 0xfffff721
    3980:	bleq	3fac4 <strspn@plt+0x3e660>
    3984:	strcc	pc, [r0, #-2271]	; 0xfffff721
    3988:	stceq	8, cr15, [r4], {85}	; 0x55
    398c:			; <UNDEFINED> instruction: 0xf8c258a2
    3990:	stmiapl	r3!, {ip, sp, pc}^
    3994:			; <UNDEFINED> instruction: 0xf8c39307
    3998:			; <UNDEFINED> instruction: 0xf7fdb000
    399c:			; <UNDEFINED> instruction: 0xf898ece2
    39a0:	ldrbmi	r3, [r9], -r0, lsr #32
    39a4:	andcs	r6, r1, #56, 16	; 0x380000
    39a8:	andlt	pc, r0, sp, asr #17
    39ac:	stc	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    39b0:	ldrdcc	pc, [r8], -r8
    39b4:	sbcle	r2, r0, r0, lsl #22
    39b8:	ldrbeq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    39bc:	mrc	6, 0, r4, cr8, cr3, {1}
    39c0:			; <UNDEFINED> instruction: 0x21012a90
    39c4:	stmdavs	r0, {r5, fp, ip, lr}
    39c8:	stc	7, cr15, [r4, #-1012]	; 0xfffffc0c
    39cc:			; <UNDEFINED> instruction: 0xf8dbe7b5
    39d0:	blcs	f9f8 <strspn@plt+0xe594>
    39d4:			; <UNDEFINED> instruction: 0x81bff040
    39d8:	ldmdavs	pc, {r0, r3, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    39dc:	svccs	0x0000685d
    39e0:	bichi	pc, lr, r0
    39e4:	ldrtmi	r4, [ip], -r3, lsr #12
    39e8:			; <UNDEFINED> instruction: 0x462e4698
    39ec:	ldmdavs	r1!, {r0, r2, r4, r8, r9, ip, sp, pc}
    39f0:			; <UNDEFINED> instruction: 0xf7fd6820
    39f4:	biclt	lr, r8, r2, asr #25
    39f8:	ldrdcc	pc, [ip, r4]!
    39fc:	svclt	0x00d82b0f
    3a00:	rsbeq	pc, ip, #-1073741824	; 0xc0000000
    3a04:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    3a08:			; <UNDEFINED> instruction: 0xf844bfd8
    3a0c:			; <UNDEFINED> instruction: 0xf8c46022
    3a10:			; <UNDEFINED> instruction: 0xf8d631ac
    3a14:	blcs	3d00cc <strspn@plt+0x3cec68>
    3a18:			; <UNDEFINED> instruction: 0xf103bfd8
    3a1c:			; <UNDEFINED> instruction: 0xf103026c
    3a20:	svclt	0x00d80301
    3a24:	eormi	pc, r2, r6, asr #16
    3a28:			; <UNDEFINED> instruction: 0x31acf8c6
    3a2c:	ldrsbvs	pc, [ip, #134]!	; 0x86	; <UNPREDICTABLE>
    3a30:	bicsle	r2, ip, r0, lsl #28
    3a34:	ldrsbmi	pc, [ip, #132]!	; 0x84	; <UNPREDICTABLE>
    3a38:	bicsle	r2, r6, r0, lsl #24
    3a3c:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3a40:	ldrbtmi	r4, [fp], #-1604	; 0xfffff9bc
    3a44:	blcs	1dcb8 <strspn@plt+0x1c854>
    3a48:	orrhi	pc, pc, r0, asr #32
    3a4c:	strbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3a50:			; <UNDEFINED> instruction: 0xf8df463e
    3a54:	ldrbtmi	fp, [fp], #-1092	; 0xfffffbbc
    3a58:	ldrbtmi	r9, [fp], #1287	; 0x507
    3a5c:	cdp	13, 0, cr9, cr8, cr8, {0}
    3a60:	smladls	r9, r0, sl, r3
    3a64:			; <UNDEFINED> instruction: 0xf8d6e002
    3a68:	biclt	r6, lr, #252, 2	; 0x3f
    3a6c:	ldrdcc	pc, [ip, r6]!
    3a70:			; <UNDEFINED> instruction: 0xddf82b01
    3a74:	ldrcc	pc, [r4], #-2271	; 0xfffff721
    3a78:			; <UNDEFINED> instruction: 0xf8546830
    3a7c:			; <UNDEFINED> instruction: 0xf8daa003
    3a80:			; <UNDEFINED> instruction: 0xf7fd8000
    3a84:	ldmib	r5, {r3, r5, r6, sl, fp, sp, lr, pc}^
    3a88:	cdp	7, 1, cr1, cr8, cr0, {0}
    3a8c:	smladls	r2, r0, sl, r2
    3a90:	ldrdvc	pc, [ip, r6]!
    3a94:	strne	lr, [r0, -sp, asr #19]
    3a98:	strmi	r2, [r3], -r1, lsl #2
    3a9c:			; <UNDEFINED> instruction: 0xf7fd4640
    3aa0:			; <UNDEFINED> instruction: 0xf8d6ec9a
    3aa4:	blcs	1015c <strspn@plt+0xecf8>
    3aa8:			; <UNDEFINED> instruction: 0xf506dddd
    3aac:			; <UNDEFINED> instruction: 0xf04f79d6
    3ab0:			; <UNDEFINED> instruction: 0xf8590800
    3ab4:			; <UNDEFINED> instruction: 0xf1083f04
    3ab8:			; <UNDEFINED> instruction: 0xf8da0801
    3abc:	ldmdavs	r8, {ip, sp, lr}
    3ac0:	mcrr	7, 15, pc, r8, cr13	; <UNPREDICTABLE>
    3ac4:	tstcs	r1, sl, asr r6
    3ac8:	ldrtmi	r4, [r8], -r3, lsl #12
    3acc:	stc	7, cr15, [r2], {253}	; 0xfd
    3ad0:	ldrdcc	pc, [ip, r6]!
    3ad4:	blle	ffb1513c <strspn@plt+0xffb13cd8>
    3ad8:	ldrsbvs	pc, [ip, #134]!	; 0x86	; <UNPREDICTABLE>
    3adc:	bicle	r2, r5, r0, lsl #28
    3ae0:	svcls	0x00099d07
    3ae4:			; <UNDEFINED> instruction: 0xf0002d00
    3ae8:	blmi	ffb240dc <strspn@plt+0xffb22c78>
    3aec:			; <UNDEFINED> instruction: 0xf8df462e
    3af0:			; <UNDEFINED> instruction: 0x46a2b3b0
    3af4:	strls	r4, [r7, #-1147]	; 0xfffffb85
    3af8:	cfstrsls	mvf4, [r8, #-1004]	; 0xfffffc14
    3afc:	bcc	43f324 <strspn@plt+0x43dec0>
    3b00:	and	r9, r2, r9, lsl #14
    3b04:	ldrsbvs	pc, [ip, #134]!	; 0x86	; <UNPREDICTABLE>
    3b08:			; <UNDEFINED> instruction: 0xf8d6b3be
    3b0c:	blcs	501c4 <strspn@plt+0x4ed60>
    3b10:	blmi	ff7bb2f8 <strspn@plt+0xff7b9e94>
    3b14:			; <UNDEFINED> instruction: 0xf85a6830
    3b18:			; <UNDEFINED> instruction: 0xf8d44003
    3b1c:			; <UNDEFINED> instruction: 0xf7fd8000
    3b20:	ldmib	r5, {r1, r3, r4, sl, fp, sp, lr, pc}^
    3b24:	mufe	f7, f0, f0
    3b28:	smladls	r2, r0, sl, r2
    3b2c:	ldrdvc	pc, [ip, r6]!
    3b30:	strne	lr, [r0, -sp, asr #19]
    3b34:	strmi	r2, [r3], -r1, lsl #2
    3b38:			; <UNDEFINED> instruction: 0xf7fd4640
    3b3c:			; <UNDEFINED> instruction: 0xf8d6ec4c
    3b40:	blcs	101f8 <strspn@plt+0xed94>
    3b44:			; <UNDEFINED> instruction: 0xf506ddde
    3b48:			; <UNDEFINED> instruction: 0xf04f79d6
    3b4c:			; <UNDEFINED> instruction: 0xf8590800
    3b50:			; <UNDEFINED> instruction: 0xf1083f04
    3b54:	stmdavs	r7!, {r0, fp}
    3b58:			; <UNDEFINED> instruction: 0xf7fd6818
    3b5c:			; <UNDEFINED> instruction: 0x465aebfc
    3b60:	strmi	r2, [r3], -r1, lsl #2
    3b64:			; <UNDEFINED> instruction: 0xf7fd4638
    3b68:			; <UNDEFINED> instruction: 0xf8d6ec36
    3b6c:	ldrmi	r3, [r8, #428]	; 0x1ac
    3b70:			; <UNDEFINED> instruction: 0xf8d6dbed
    3b74:	mcrcs	1, 0, r6, cr0, cr12, {7}
    3b78:	ldmib	sp, {r0, r1, r2, r6, r7, r8, ip, lr, pc}^
    3b7c:	andcs	r3, r1, r8, lsl #14
    3b80:	vstrls.16	s8, [r7, #-400]	; 0xfffffe70	; <UNPREDICTABLE>
    3b84:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
    3b88:	ldc	7, cr15, [ip], {253}	; 0xfd
    3b8c:			; <UNDEFINED> instruction: 0xf0002f00
    3b90:	mcrmi	1, 6, r8, cr5, cr10, {0}
    3b94:	ldrbtmi	r4, [lr], #-1596	; 0xfffff9c4
    3b98:			; <UNDEFINED> instruction: 0xf8d4e002
    3b9c:	ldrshlt	r4, [ip, #-28]!	; 0xffffffe4
    3ba0:	ldrdcc	pc, [ip, r4]!
    3ba4:	mvnsle	r2, r0, lsl #22
    3ba8:			; <UNDEFINED> instruction: 0xf7fd6820
    3bac:			; <UNDEFINED> instruction: 0x4631ebd4
    3bb0:	andcs	r4, r1, r2, lsl #12
    3bb4:	stc	7, cr15, [r6], {253}	; 0xfd
    3bb8:	ldrsbmi	pc, [ip, #132]!	; 0x84	; <UNPREDICTABLE>
    3bbc:	mvnle	r2, r0, lsl #24
    3bc0:	andcs	r9, r1, r8, lsl #22
    3bc4:	ldmdavs	sl, {r0, r3, r4, r5, r7, r8, fp, lr}^
    3bc8:			; <UNDEFINED> instruction: 0xf7fd4479
    3bcc:	vstrcs	d14, [r0, #-1008]	; 0xfffffc10
    3bd0:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
    3bd4:	ldrbtmi	r4, [ip], #-3254	; 0xfffff34a
    3bd8:			; <UNDEFINED> instruction: 0xf8d5e002
    3bdc:	ldrshlt	r5, [sp, #-28]!	; 0xffffffe4
    3be0:	ldrdcc	pc, [ip, r5]!
    3be4:	mvnsle	r2, r0, lsl #22
    3be8:			; <UNDEFINED> instruction: 0xf7fd6828
    3bec:			; <UNDEFINED> instruction: 0x4621ebb4
    3bf0:	andcs	r4, r1, r2, lsl #12
    3bf4:	bl	ff9c1bf0 <strspn@plt+0xff9c078c>
    3bf8:	ldrsbpl	pc, [ip, #133]!	; 0x85	; <UNPREDICTABLE>
    3bfc:	mvnle	r2, r0, lsl #26
    3c00:	ldrbtmi	r4, [r8], #-2220	; 0xfffff754
    3c04:	bl	14c1c00 <strspn@plt+0x14c079c>
    3c08:			; <UNDEFINED> instruction: 0xf0002f00
    3c0c:			; <UNDEFINED> instruction: 0xf8df80d3
    3c10:			; <UNDEFINED> instruction: 0xf10da2a8
    3c14:			; <UNDEFINED> instruction: 0xf50d093c
    3c18:			; <UNDEFINED> instruction: 0x463c789e
    3c1c:	strd	r4, [r2], -sl
    3c20:	ldrsbmi	pc, [ip, #132]!	; 0x84	; <UNPREDICTABLE>
    3c24:			; <UNDEFINED> instruction: 0xf8d4b354
    3c28:	stfcss	f5, [r1, #-688]	; 0xfffffd50
    3c2c:			; <UNDEFINED> instruction: 0xf8d4d1f8
    3c30:			; <UNDEFINED> instruction: 0x462061b0
    3c34:	cdp2	0, 11, cr15, cr10, cr2, {0}
    3c38:			; <UNDEFINED> instruction: 0xf0024630
    3c3c:			; <UNDEFINED> instruction: 0x4631feb7
    3c40:			; <UNDEFINED> instruction: 0xf7fd4620
    3c44:	ldrtmi	lr, [r1], -lr, lsr #21
    3c48:			; <UNDEFINED> instruction: 0xf7fe4620
    3c4c:	stmdacs	r0, {r0, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3c50:	ldrtmi	sp, [r1], -r6, ror #1
    3c54:			; <UNDEFINED> instruction: 0xf7fe4620
    3c58:	stmdacs	r0, {r0, r1, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}
    3c5c:	strbmi	sp, [r9], -r0, ror #1
    3c60:			; <UNDEFINED> instruction: 0xf7fe6820
    3c64:			; <UNDEFINED> instruction: 0x4641fed9
    3c68:			; <UNDEFINED> instruction: 0xf7fe6830
    3c6c:			; <UNDEFINED> instruction: 0x4643fed5
    3c70:	ldrbmi	r4, [r1], -sl, asr #12
    3c74:			; <UNDEFINED> instruction: 0xf7fd4628
    3c78:	ldrb	lr, [r1, r6, lsr #23]
    3c7c:			; <UNDEFINED> instruction: 0xf10d488f
    3c80:			; <UNDEFINED> instruction: 0xf8df0830
    3c84:	ldrbtmi	r9, [r8], #-572	; 0xfffffdc4
    3c88:	eorsge	pc, r8, #14614528	; 0xdf0000
    3c8c:	bl	3c1c88 <strspn@plt+0x3c0824>
    3c90:	andcs	r4, r2, #144384	; 0x23400
    3c94:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
    3c98:	ldrshvs	r4, [sl, #-74]	; 0xffffffb6
    3c9c:			; <UNDEFINED> instruction: 0xf8d7e003
    3ca0:	svccs	0x000071fc
    3ca4:			; <UNDEFINED> instruction: 0xf8d7d048
    3ca8:	blcs	50360 <strspn@plt+0x4eefc>
    3cac:			; <UNDEFINED> instruction: 0xf8d7d1f7
    3cb0:			; <UNDEFINED> instruction: 0x463841b0
    3cb4:			; <UNDEFINED> instruction: 0xf7fd4621
    3cb8:			; <UNDEFINED> instruction: 0x4621ea74
    3cbc:			; <UNDEFINED> instruction: 0xf7fe4638
    3cc0:	msrlt	(UNDEF: 56), pc
    3cc4:	ldrtmi	r4, [r8], -r1, lsr #12
    3cc8:	blx	ffdc1cc8 <strspn@plt+0xffdc0864>
    3ccc:	mvnle	r2, r0, lsl #16
    3cd0:	ldrdcc	pc, [r4], -r9
    3cd4:	andvc	pc, r1, #1325400064	; 0x4f000000
    3cd8:			; <UNDEFINED> instruction: 0xf04f4639
    3cdc:	cdpge	12, 0, cr0, cr15, cr0, {0}
    3ce0:	andgt	pc, r8, r8, asr #17
    3ce4:	stclge	6, cr4, [pc, #-96]	; 3c8c <strspn@plt+0x2828>
    3ce8:	andvs	pc, r0, r8, asr #17
    3cec:	andpl	pc, r4, r8, asr #17
    3cf0:	b	1dc1cec <strspn@plt+0x1dc0888>
    3cf4:	andvc	pc, r1, #1325400064	; 0x4f000000
    3cf8:			; <UNDEFINED> instruction: 0xf5004621
    3cfc:			; <UNDEFINED> instruction: 0xf7fd7001
    3d00:			; <UNDEFINED> instruction: 0x4631ea70
    3d04:			; <UNDEFINED> instruction: 0xf7fe6838
    3d08:	stmdavs	r0!, {r0, r1, r2, r7, r9, sl, fp, ip, sp, lr, pc}
    3d0c:			; <UNDEFINED> instruction: 0xf7fe4629
    3d10:			; <UNDEFINED> instruction: 0xf8d9fe83
    3d14:	blcc	4fd4c <strspn@plt+0x4e8e8>
    3d18:	stmiale	r0, {r1, r8, r9, fp, sp}^
    3d1c:			; <UNDEFINED> instruction: 0xf7fe4640
    3d20:			; <UNDEFINED> instruction: 0xf899fe21
    3d24:			; <UNDEFINED> instruction: 0xf8d92021
    3d28:	ldrbmi	r1, [r0], -r4
    3d2c:	stc2l	0, cr15, [r8], #8
    3d30:	ldrsbvc	pc, [ip, #135]!	; 0x87	; <UNPREDICTABLE>
    3d34:			; <UNDEFINED> instruction: 0xd1b62f00
    3d38:	blmi	12d66d0 <strspn@plt+0x12d526c>
    3d3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3d40:	blls	fe3dddb0 <strspn@plt+0xfe3dc94c>
    3d44:			; <UNDEFINED> instruction: 0xf040405a
    3d48:			; <UNDEFINED> instruction: 0xf50d8087
    3d4c:	ldc	13, cr7, [sp], #68	; 0x44
    3d50:	pop	{r1, r8, r9, fp, pc}
    3d54:	blmi	1367d1c <strspn@plt+0x13668b8>
    3d58:	ldmdami	sp, {r0, r4, r5, r9, sl, lr}^
    3d5c:	stmiapl	r3!, {r0, r1, r3, r4, r9, sp}^
    3d60:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    3d64:	b	1d41d60 <strspn@plt+0x1d408fc>
    3d68:	blmi	123d648 <strspn@plt+0x123c1e4>
    3d6c:	ldmdami	r9, {r0, r3, r4, r9, sp}^
    3d70:			; <UNDEFINED> instruction: 0xf8582101
    3d74:	ldrbtmi	r3, [r8], #-3
    3d78:			; <UNDEFINED> instruction: 0xf7fd681b
    3d7c:	strbt	lr, [r5], -sl, ror #20
    3d80:	ldrbtmi	r4, [fp], #-2901	; 0xfffff4ab
    3d84:	blcs	1dff8 <strspn@plt+0x1cb94>
    3d88:	stfcsd	f5, [r0, #-212]	; 0xffffff2c
    3d8c:	mcrge	4, 5, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    3d90:	andcs	r9, r1, r8, lsl #22
    3d94:	ldmdavs	sl, {r0, r4, r6, r8, fp, lr}
    3d98:			; <UNDEFINED> instruction: 0xf7fd4479
    3d9c:	blls	23e9f4 <strspn@plt+0x23d590>
    3da0:	stmdbmi	pc, {r0, sp}^	; <UNPREDICTABLE>
    3da4:	ldrbtmi	r6, [r9], #-2138	; 0xfffff7a6
    3da8:	bl	341da4 <strspn@plt+0x340940>
    3dac:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
    3db0:	b	1f41dac <strspn@plt+0x1f40948>
    3db4:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
    3db8:	b	1e41db4 <strspn@plt+0x1e40950>
    3dbc:	andcs	r4, r2, #76800	; 0x12c00
    3dc0:	cmpvs	sl, fp, ror r4
    3dc4:	blls	23dcac <strspn@plt+0x23c848>
    3dc8:	stmdbmi	r9, {r0, sp}^
    3dcc:	ldrbtmi	r6, [r9], #-2138	; 0xfffff7a6
    3dd0:	b	ffe41dcc <strspn@plt+0xffe40968>
    3dd4:	stmdami	r7, {r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    3dd8:			; <UNDEFINED> instruction: 0xf7fd4478
    3ddc:	ldr	lr, [r6, -r8, ror #20]
    3de0:	andcs	r9, r1, r8, lsl #22
    3de4:	ldmdavs	sl, {r2, r6, r8, fp, lr}
    3de8:			; <UNDEFINED> instruction: 0xf7fd4479
    3dec:	svccs	0x0000eaec
    3df0:	mcrge	4, 6, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    3df4:	blmi	97dd48 <strspn@plt+0x97c8e4>
    3df8:	stmdami	r0, {r0, r3, r4, r9, sp}^
    3dfc:	stmiapl	r3!, {r0, r8, sp}^
    3e00:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    3e04:	b	941e00 <strspn@plt+0x94099c>
    3e08:			; <UNDEFINED> instruction: 0xf47f2d00
    3e0c:	ldr	sl, [pc, lr, ror #28]!
    3e10:	tstcs	r1, lr, lsl r8
    3e14:			; <UNDEFINED> instruction: 0xf8da4a3a
    3e18:	stmdapl	r5!, {ip, sp}
    3e1c:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
    3e20:	b	ff641e1c <strspn@plt+0xff6409b8>
    3e24:	ldmdavs	ip, {r0, r1, r2, r8, r9, fp, ip, pc}
    3e28:	bvs	fe8f03e0 <strspn@plt+0xfe8eef7c>
    3e2c:			; <UNDEFINED> instruction: 0xf8d4b913
    3e30:	udf	#37916	; 0x941c
    3e34:	stmdavs	r0!, {r0, r3, r5, fp, sp, lr}
    3e38:	bl	c1e34 <strspn@plt+0xc09d0>
    3e3c:	andcs	r6, sl, r9, lsr #16
    3e40:	b	ff9c1e3c <strspn@plt+0xff9c09d8>
    3e44:	strdcs	lr, [r1], -r3
    3e48:	b	16c1e44 <strspn@plt+0x16c09e0>
    3e4c:			; <UNDEFINED> instruction: 0xf8da482d
    3e50:	ldrbtmi	r1, [r8], #-0
    3e54:	ldmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e58:	ldmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e5c:	andeq	r7, r1, r2, ror #14
    3e60:	andeq	r7, r1, r4, lsr #11
    3e64:	andeq	r7, r1, r4, asr r7
    3e68:	andeq	r0, r0, r4, lsl r1
    3e6c:	andeq	r7, r1, r4, ror #10
    3e70:	andeq	r0, r0, r0, asr #2
    3e74:	andeq	r3, r0, r8, asr #9
    3e78:	andeq	r3, r0, r6, ror #9
    3e7c:	andeq	r7, r1, r2, asr #13
    3e80:	strdeq	r7, [r1], -r4
    3e84:	andeq	r0, r0, r8, ror #2
    3e88:	andeq	r0, r0, r0, asr r1
    3e8c:	andeq	r0, r0, ip, lsr #2
    3e90:	strdeq	r7, [r1], -r6
    3e94:	andeq	r3, r0, r2, lsr #8
    3e98:	andeq	r3, r0, r2, asr r4
    3e9c:	andeq	r3, r0, r0, asr #7
    3ea0:			; <UNDEFINED> instruction: 0x000033b4
    3ea4:	andeq	r3, r0, r2, ror #6
    3ea8:	andeq	r3, r0, r6, lsl r3
    3eac:	andeq	r3, r0, r8, lsr r3
    3eb0:	ldrdeq	r3, [r0], -r6
    3eb4:	andeq	r3, r0, r6, lsl r3
    3eb8:	andeq	r3, r0, r4, lsr #6
    3ebc:	andeq	r3, r0, r6, asr #5
    3ec0:	andeq	r7, r1, r4, lsr #7
    3ec4:			; <UNDEFINED> instruction: 0xfffff041
    3ec8:	andeq	r7, r1, r2, lsr #7
    3ecc:	andeq	r7, r1, r8, asr #2
    3ed0:	strdeq	r3, [r0], -ip
    3ed4:	andeq	r3, r0, sl, ror #3
    3ed8:			; <UNDEFINED> instruction: 0x000172b6
    3edc:	andeq	r3, r0, r0, asr r1
    3ee0:	andeq	r3, r0, sl, asr r1
    3ee4:	andeq	r3, r0, sl, ror #2
    3ee8:	muleq	r0, r6, r1
    3eec:	andeq	r7, r1, r8, ror r2
    3ef0:	andeq	r3, r0, r2, lsr r1
    3ef4:	andeq	r3, r0, r0, asr #2
    3ef8:	andeq	r3, r0, r0, lsl #2
    3efc:	andeq	r3, r0, r0, ror #2
    3f00:	andeq	r3, r0, r4, lsl r0
    3f04:			; <UNDEFINED> instruction: 0x00002fb6
    3f08:	ldrbtmi	r4, [fp], #-2864	; 0xfffff4d0
    3f0c:	blcs	11df80 <strspn@plt+0x11cb1c>
    3f10:	ldm	pc, {r0, r2, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    3f14:	stmdane	r9, {r0, r1, ip, sp, lr, pc}
    3f18:	andeq	r0, fp, r1, lsr #6
    3f1c:	eorsle	r2, r5, r1, lsl #16
    3f20:			; <UNDEFINED> instruction: 0xd12e2802
    3f24:	ldmdale	r6!, {r4, r7, r8, fp, sp}
    3f28:	ldrbmi	r2, [r0, -r1]!
    3f2c:	eorsle	r2, r9, r1, lsl #16
    3f30:	teqle	pc, r2, lsl #16
    3f34:	svcvc	0x00cff5b1
    3f38:	stmdami	r5!, {r0, r5, r9, ip, lr, pc}
    3f3c:	strmi	r4, [r1], #-1144	; 0xfffffb88
    3f40:			; <UNDEFINED> instruction: 0x0054f891
    3f44:	stmdacs	r1, {r4, r5, r6, r8, r9, sl, lr}
    3f48:	stmdacs	r2, {r5, ip, lr, pc}
    3f4c:	ldmibcs	r0, {r0, r3, r4, r8, ip, lr, pc}
    3f50:	andcs	fp, r0, ip, lsl #31
    3f54:	ldrbmi	r2, [r0, -r1]!
    3f58:	eorsle	r2, r1, r1, lsl #16
    3f5c:	tstle	r0, r2, lsl #16
    3f60:	stmible	r1!, {r4, r7, r8, fp, sp}^
    3f64:	bicseq	pc, r8, #1073741864	; 0x40000028
    3f68:	ldmible	sp, {r2, r4, r5, r8, r9, fp, sp}^
    3f6c:	addseq	pc, ip, r1, lsr #3
    3f70:	svclt	0x00182993
    3f74:	svclt	0x00942801
    3f78:	andcs	r2, r0, r1
    3f7c:	andcs	r4, r0, r0, ror r7
    3f80:	ldmdbcs	r4, {r4, r5, r6, r8, r9, sl, lr}
    3f84:	andcs	fp, r0, ip, lsl #31
    3f88:	ldrbmi	r2, [r0, -r1]!
    3f8c:	svclt	0x008c2907
    3f90:	andcs	r2, r1, r0
    3f94:			; <UNDEFINED> instruction: 0xf1a14770
    3f98:	ldmdacs	r4!, {r3, r4, r6, r7}
    3f9c:	andcs	fp, r0, ip, lsl #31
    3fa0:	ldrbmi	r2, [r0, -r1]!
    3fa4:	stmiale	sl!, {r1, r2, r5, r8, fp, sp}^
    3fa8:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    3fac:			; <UNDEFINED> instruction: 0xf8914401
    3fb0:	ldrbmi	r0, [r0, -ip, lsr #32]!
    3fb4:	stmiale	r2!, {r0, r1, r3, r5, r8, fp, sp}^
    3fb8:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    3fbc:			; <UNDEFINED> instruction: 0x47705c58
    3fc0:	svclt	0x008c290a
    3fc4:	andcs	r2, r1, r0
    3fc8:	svclt	0x00004770
    3fcc:	andeq	r7, r1, sl, asr r1
    3fd0:	andeq	r4, r0, r4, ror r3
    3fd4:	andeq	r4, r0, r6, lsl #6
    3fd8:	strdeq	r4, [r0], -r6
    3fdc:			; <UNDEFINED> instruction: 0xf64ab430
    3fe0:			; <UNDEFINED> instruction: 0xf6ca24ab
    3fe4:	blx	fe90d296 <strspn@plt+0xfe90be32>
    3fe8:	cfstrspl	mvf5, [sp], {2}
    3fec:	tsteq	r1, r4, lsr #32	; <UNPREDICTABLE>
    3ff0:	ldrbeq	lr, [r4], #-2817	; 0xfffff4ff
    3ff4:	bcs	4ac44 <strspn@plt+0x497e0>
    3ff8:	bcs	b8040 <strspn@plt+0xb6bdc>
    3ffc:	ldmdbmi	lr, {r1, r5, ip, lr, pc}
    4000:			; <UNDEFINED> instruction: 0x01284602
    4004:	bl	551f0 <strspn@plt+0x53d8c>
    4008:			; <UNDEFINED> instruction: 0xf8950595
    400c:			; <UNDEFINED> instruction: 0xf80211f4
    4010:	andsvs	r1, r8, r1, lsl #22
    4014:	andsvc	r2, r3, r0, lsl #6
    4018:			; <UNDEFINED> instruction: 0x4770bc30
    401c:			; <UNDEFINED> instruction: 0x4602681c
    4020:	adceq	r4, r8, r6, lsl r9
    4024:	ldrne	lr, [r5, #-2628]	; 0xfffff5bc
    4028:			; <UNDEFINED> instruction: 0xf0054479
    402c:			; <UNDEFINED> instruction: 0x460d043f
    4030:			; <UNDEFINED> instruction: 0xf8954425
    4034:			; <UNDEFINED> instruction: 0xf80211f4
    4038:	andsvs	r1, r8, r1, lsl #22
    403c:	andsvc	r2, r3, r0, lsl #6
    4040:			; <UNDEFINED> instruction: 0x4770bc30
    4044:			; <UNDEFINED> instruction: 0xf005681a
    4048:	stmdbmi	sp, {r0, r1, r2, r3, r4, r5, sl}
    404c:	ldrne	lr, [r5, #2626]	; 0xa42
    4050:	ldrbtmi	r4, [r9], #-1538	; 0xfffff9fe
    4054:	ldreq	pc, [pc, #-5]!	; 4057 <strspn@plt+0x2bf3>
    4058:	strtmi	r4, [r9], #-1036	; 0xfffffbf4
    405c:			; <UNDEFINED> instruction: 0xf8942500
    4060:			; <UNDEFINED> instruction: 0xf89141f4
    4064:			; <UNDEFINED> instruction: 0xf80211f4
    4068:	subvc	r1, r4, r2, lsl #22
    406c:	movwcs	r6, #29
    4070:	ldclt	0, cr7, [r0], #-76	; 0xffffffb4
    4074:	svclt	0x00004770
    4078:	andeq	r4, r0, ip, lsr #5
    407c:	andeq	r4, r0, r8, lsl #5
    4080:	andeq	r4, r0, lr, asr r2
    4084:	andle	r2, r4, r1, lsl #16
    4088:	andsle	r2, r3, r2, lsl #16
    408c:	andcs	fp, r0, r0, asr #2
    4090:	blmi	395e58 <strspn@plt+0x3949f4>
    4094:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4098:			; <UNDEFINED> instruction: 0xf85368db
    409c:	ldrbmi	r0, [r0, -r1, lsr #32]!
    40a0:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    40a4:	ldmvs	fp, {r0, r1, r3, r4, r6, fp, sp, lr}
    40a8:	stmdacs	r0, {r3, r4, r6, sl, fp, ip, lr}
    40ac:			; <UNDEFINED> instruction: 0xf04fbf08
    40b0:			; <UNDEFINED> instruction: 0x477030ff
    40b4:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    40b8:	ldmdbvs	fp, {r0, r1, r3, r4, r6, fp, sp, lr}
    40bc:	eorcc	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    40c0:	svclt	0x000c2b00
    40c4:	rscscc	pc, pc, pc, asr #32
    40c8:	ldrbmi	r2, [r0, -r1]!
    40cc:	ldrdeq	r6, [r1], -r0
    40d0:	andeq	r6, r1, r2, asr #31
    40d4:	andeq	r6, r1, lr, lsr #31
    40d8:	mvnsmi	lr, sp, lsr #18
    40dc:	svcmi	0x0012460d
    40e0:	mvnslt	r4, pc, ror r4
    40e4:	ldrmi	r4, [r6], -r0, lsl #13
    40e8:	strtmi	r2, [r1], -r0, lsl #8
    40ec:			; <UNDEFINED> instruction: 0xf7ff2002
    40f0:	stmdbmi	lr, {r0, r1, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    40f4:	ldrtmi	r4, [r0], -r3, lsl #12
    40f8:	ldmdapl	fp!, {r0, r1, r3, r5, r8, ip, sp, pc}^
    40fc:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    4100:	ldmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4104:	strcc	fp, [r1], #-296	; 0xfffffed8
    4108:	mvnle	r4, ip, lsr #5
    410c:	ldmfd	sp!, {sp}
    4110:			; <UNDEFINED> instruction: 0xf85881f0
    4114:	cdpne	0, 4, cr0, cr3, cr4, {1}
    4118:	svclt	0x00883303
    411c:	ldmfd	sp!, {sp}
    4120:			; <UNDEFINED> instruction: 0x460881f0
    4124:	svclt	0x0000e7f3
    4128:	andeq	r6, r1, r4, lsr #27
    412c:	andeq	r0, r0, ip, lsl r1
    4130:	mvnsmi	lr, sp, lsr #18
    4134:	subvs	pc, r8, #208, 16	; 0xd00000
    4138:	movwcc	r1, #15987	; 0x3e73
    413c:	strcs	fp, [r0], #-3976	; 0xfffff078
    4140:	ldmdavc	r5!, {r3, r4, fp, ip, lr, pc}
    4144:			; <UNDEFINED> instruction: 0xf8dfb1ad
    4148:	strmi	r8, [r7], -r8, asr #32
    414c:	strd	r4, [fp], -r8
    4150:	stmia	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4154:	svclt	0x001842ac
    4158:	svclt	0x00142800
    415c:	strcs	r2, [r0], #-1025	; 0xfffffbff
    4160:			; <UNDEFINED> instruction: 0xf816d10b
    4164:			; <UNDEFINED> instruction: 0xb1255f02
    4168:			; <UNDEFINED> instruction: 0x46297874
    416c:	stccs	6, cr4, [r0], {64}	; 0x40
    4170:	strcs	sp, [r1], #-494	; 0xfffffe12
    4174:	pop	{r5, r9, sl, lr}
    4178:	stmdami	r6, {r4, r5, r6, r7, r8, pc}
    417c:	ldrbtvs	r2, [fp], -r0, lsl #6
    4180:	addscc	pc, r8, r7, asr #17
    4184:			; <UNDEFINED> instruction: 0xf7fd4478
    4188:			; <UNDEFINED> instruction: 0x4620e892
    418c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4190:	muleq	r0, r4, ip
    4194:	andeq	r3, r0, r8, ror #24
    4198:	mvnsmi	lr, sp, lsr #18
    419c:	stmdaeq	r1, {r1, r8, ip, sp, lr, pc}
    41a0:	ldrmi	r6, [r5], -r7, asr #16
    41a4:	strmi	r6, [r4], -r3, lsl #17
    41a8:	andeq	lr, r8, #7168	; 0x1c00
    41ac:	addsmi	r6, r3, #0, 16
    41b0:	andle	r4, r8, #14680064	; 0xe00000
    41b4:	orrvs	pc, r0, #12582912	; 0xc00000
    41b8:	umlalvs	r1, r1, r9, r8	; <UNPREDICTABLE>
    41bc:	ldm	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    41c0:	cmnlt	r8, r0, lsr #32
    41c4:	strbmi	r6, [r2], -r7, ror #16
    41c8:	ldrtmi	r4, [r8], #-1585	; 0xfffff9cf
    41cc:	stmia	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    41d0:	andcc	lr, r0, #212, 18	; 0x350000
    41d4:	ldrmi	r2, [r5], #-256	; 0xffffff00
    41d8:	ldrbpl	r6, [r9, #-101]	; 0xffffff9b
    41dc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    41e0:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    41e4:	stmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    41e8:			; <UNDEFINED> instruction: 0xf7fd2001
    41ec:	svclt	0x0000e88a
    41f0:	andeq	r3, r0, r2, lsr ip
    41f4:			; <UNDEFINED> instruction: 0x4604b510
    41f8:	stmdblt	r1, {r1, r7, ip, sp, pc}^
    41fc:	strmi	r6, [sl], -r1, asr #32
    4200:	strtmi	r4, [r0], -r8, lsl #18
    4204:	andlt	r4, r2, r9, ror r4
    4208:			; <UNDEFINED> instruction: 0x4010e8bd
    420c:	strmi	lr, [r8], -r4, asr #15
    4210:			; <UNDEFINED> instruction: 0xf7fd9101
    4214:	stmdbls	r1, {r3, r7, fp, sp, lr, pc}
    4218:	strtmi	r4, [r0], -r2, lsl #12
    421c:	pop	{r1, ip, sp, pc}
    4220:			; <UNDEFINED> instruction: 0xe7b94010
    4224:	andeq	r2, r0, r4, ror fp
    4228:	ldrlt	r4, [r0, #-2575]	; 0xfffff5f1
    422c:	ldmvs	r1, {r1, r3, r4, r5, r6, sl, lr}^
    4230:	addsvs	r6, r1, r3, asr r9
    4234:	strcs	fp, [r0], #-339	; 0xfffffead
    4238:	cmpvs	r3, r3
    423c:	ldmdbvs	r3, {r2, r3, r6, r7, sl, ip, lr}^
    4240:	ldmdbvs	r1, {r0, r1, r5, r8, ip, sp, pc}
    4244:	fstmiaxpl	r8, {d19-d18}	;@ Deprecated
    4248:	rscsle	r2, r6, r0, lsr #16
    424c:			; <UNDEFINED> instruction: 0x4c084b07
    4250:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
    4254:			; <UNDEFINED> instruction: 0xf1046819
    4258:			; <UNDEFINED> instruction: 0xf7ff0010
    425c:	blmi	184190 <strspn@plt+0x182d2c>
    4260:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4264:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
    4268:	andeq	r6, r1, r8, lsr lr
    426c:	ldrdeq	r6, [r1], -ip
    4270:	andeq	r6, r1, r2, lsl lr
    4274:	andeq	r6, r1, r0, asr #27
    4278:	strbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    427c:	svcmi	0x00f0e92d
    4280:	cfstrs	mvf4, [sp, #-492]!	; 0xfffffe14
    4284:	ldrmi	r8, [r4], -r2, lsl #22
    4288:	ldrbcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    428c:	ldmdavs	r8, {r0, r2, r9, sl, lr}^
    4290:			; <UNDEFINED> instruction: 0xf8df460e
    4294:	ldrbtmi	r3, [sl], #-1112	; 0xfffffba8
    4298:	ldmpl	r3, {r0, r2, r4, r7, ip, sp, pc}^
    429c:	tstls	r3, #1769472	; 0x1b0000
    42a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    42a4:	ldmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    42a8:	strbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    42ac:	strbcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    42b0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    42b4:	stmdbcs	r0, {r0, r3, r4, r6, fp, sp, lr}
    42b8:	strmi	r4, [r1], r6, lsl #8
    42bc:	andcs	fp, r0, ip, asr #31
    42c0:			; <UNDEFINED> instruction: 0xf0142001
    42c4:	ldrvc	r0, [r0, -r1, lsl #14]
    42c8:	ldmvs	r2, {r0, r1, ip, lr, pc}^
    42cc:	addsmi	r6, sl, #1769472	; 0x1b0000
    42d0:			; <UNDEFINED> instruction: 0xf004dc60
    42d4:	blcs	104f0c <strspn@plt+0x103aa8>
    42d8:			; <UNDEFINED> instruction: 0xf8dfd104
    42dc:	ldrbtmi	r3, [fp], #-1052	; 0xfffffbe4
    42e0:	bllt	2a4050 <strspn@plt+0x2a2bec>
    42e4:	ldreq	pc, [r4], #-2271	; 0xfffff721
    42e8:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    42ec:	andls	r3, r3, r0, lsl r0
    42f0:			; <UNDEFINED> instruction: 0xff80f7ff
    42f4:	svceq	0x0004f014
    42f8:	cmple	r1, r3, lsl #16
    42fc:			; <UNDEFINED> instruction: 0xf7fd4628
    4300:	bmi	ffffe350 <strspn@plt+0xffffceec>
    4304:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4308:	sbcsvs	r4, r0, r8, lsl r4
    430c:	blmi	ffdd6f08 <strspn@plt+0xffdd5aa4>
    4310:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4314:	blls	4de384 <strspn@plt+0x4dcf20>
    4318:			; <UNDEFINED> instruction: 0xf040405a
    431c:	andslt	r8, r5, r0, ror #3
    4320:	blhi	bf61c <strspn@plt+0xbe1b8>
    4324:	svchi	0x00f0e8bd
    4328:	ldrbtmi	r4, [sl], #-2807	; 0xfffff509
    432c:	ldrdhi	pc, [r4], -r2
    4330:	svceq	0x0000f1b8
    4334:			; <UNDEFINED> instruction: 0xf8d3dbd6
    4338:	ldrbmi	sl, [r6], #-12
    433c:	ble	ff455a04 <strspn@plt+0xff4545a0>
    4340:			; <UNDEFINED> instruction: 0x46284bf2
    4344:	biclt	pc, r8, #14614528	; 0xdf0000
    4348:	ldrbtmi	r2, [fp], #-1536	; 0xfffffa00
    434c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
    4350:			; <UNDEFINED> instruction: 0xf7fc930c
    4354:	stmdavc	fp!, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4358:	strtmi	r9, [pc], -r3, lsl #14
    435c:	andsls	pc, r4, sp, asr #17
    4360:	ldrbmi	r4, [ip], -r1, lsr #13
    4364:	ldrtmi	r4, [r0], -r1, lsl #12
    4368:	ldrmi	r4, [r9], -fp, lsl #13
    436c:	cmplt	r1, #11534336	; 0xb00000
    4370:			; <UNDEFINED> instruction: 0x460d463a
    4374:	and	r2, r7, r0, lsl #6
    4378:	stfeqd	f7, [r1], {3}
    437c:	strbpl	fp, [r5], #438	; 0x1b6
    4380:			; <UNDEFINED> instruction: 0xf8124663
    4384:	mvnslt	r5, r1, lsl #30
    4388:	mvnsle	r2, r0, lsr #26
    438c:			; <UNDEFINED> instruction: 0xf10bb986
    4390:	ldrb	r0, [r6, r2, lsl #22]!
    4394:	addsmi	r4, r1, #838860800	; 0x32000000
    4398:			; <UNDEFINED> instruction: 0xf7ffda9b
    439c:	ldr	pc, [r8, r5, asr #30]
    43a0:	ldrbtmi	r4, [fp], #-3036	; 0xfffff424
    43a4:			; <UNDEFINED> instruction: 0xf7ff6859
    43a8:	str	pc, [r7, r5, lsr #30]!
    43ac:	strb	r4, [r8, r3, ror #12]!
    43b0:			; <UNDEFINED> instruction: 0xe000f8b4
    43b4:			; <UNDEFINED> instruction: 0xf89418c5
    43b8:			; <UNDEFINED> instruction: 0xf820c002
    43bc:	movwcc	lr, #8195	; 0x2003
    43c0:	andgt	pc, r2, r5, lsl #17
    43c4:	mcrcs	7, 0, lr, cr0, cr13, {6}
    43c8:	cmphi	r4, r0	; <UNPREDICTABLE>
    43cc:			; <UNDEFINED> instruction: 0xf04f2e01
    43d0:	strbpl	r0, [r2], #512	; 0x200
    43d4:	andls	sp, r4, r7, asr r1
    43d8:	svc	0x00a4f7fc
    43dc:	strbmi	r4, [ip], -lr, asr #23
    43e0:	ldrbtmi	r9, [fp], #-3843	; 0xfffff0fd
    43e4:			; <UNDEFINED> instruction: 0x9014f8dd
    43e8:	blcc	9ec5c <strspn@plt+0x9d7f8>
    43ec:	andls	r2, r7, r1, lsl #22
    43f0:	stmdals	r4, {r0, r1, r3, r6, r8, fp, ip, lr, pc}
    43f4:			; <UNDEFINED> instruction: 0xf7fc213d
    43f8:	stmdacs	r0, {r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    43fc:	blls	13852c <strspn@plt+0x1370c8>
    4400:	stclmi	0, cr3, [r6, #4]
    4404:	bl	fe815cd0 <strspn@plt+0xfe81486c>
    4408:	ldmdage	r0, {r0, r1, r9, fp}
    440c:	strls	r4, [r1, #-1149]	; 0xfffffb83
    4410:	blcs	215d64 <strspn@plt+0x214900>
    4414:	movwcs	fp, #36776	; 0x8fa8
    4418:	ldrmi	r9, [sl], -fp, lsl #6
    441c:	andls	r4, r0, #192, 22	; 0x30000
    4420:	ldrbtmi	r2, [fp], #-521	; 0xfffffdf7
    4424:	svc	0x00a2f7fc
    4428:	ldrbtmi	r4, [fp], #-3006	; 0xfffff442
    442c:	mlacc	r4, r3, r8, pc	; <UNPREDICTABLE>
    4430:	suble	r2, sp, r0, lsl #22
    4434:	tstcs	sl, r4, lsl #16
    4438:	svc	0x007af7fc
    443c:	suble	r2, r7, r0, lsl #16
    4440:	vstrls	d9, [r4, #-28]	; 0xffffffe4
    4444:	ldmmi	r8!, {r0, r1, r3, r5, r8, ip, sp, pc}
    4448:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    444c:			; <UNDEFINED> instruction: 0xf7ff3010
    4450:			; <UNDEFINED> instruction: 0x0763fed1
    4454:	tsthi	lr, r0, lsl #2	; <UNPREDICTABLE>
    4458:	bls	317330 <strspn@plt+0x315ecc>
    445c:	andsvs	r4, sl, fp, ror r4
    4460:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    4464:	blmi	fe856f34 <strspn@plt+0xfe855ad0>
    4468:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    446c:	blls	4de4dc <strspn@plt+0x4dd078>
    4470:			; <UNDEFINED> instruction: 0xf040405a
    4474:	stmdals	r4, {r2, r4, r5, r8, pc}
    4478:	ldc	0, cr11, [sp], #84	; 0x54
    447c:	pop	{r1, r8, r9, fp, pc}
    4480:			; <UNDEFINED> instruction: 0xf7fc4ff0
    4484:			; <UNDEFINED> instruction: 0x3601be9f
    4488:	blmi	feabe250 <strspn@plt+0xfeabcdec>
    448c:	ldrbtmi	r4, [fp], #-2730	; 0xfffff556
    4490:	andsvs	r4, sl, sl, ror r4
    4494:	svceq	0x0008f1ba
    4498:			; <UNDEFINED> instruction: 0xf04fbfde
    449c:			; <UNDEFINED> instruction: 0xf88d0a00
    44a0:			; <UNDEFINED> instruction: 0xf8cda040
    44a4:	ldcle	0, cr10, [pc, #176]!	; 455c <strspn@plt+0x30f8>
    44a8:	beq	240b58 <strspn@plt+0x23f6f4>
    44ac:	ldmdage	r0, {r0, r1, r5, r7, r8, fp, lr}
    44b0:	blcs	215e04 <strspn@plt+0x2149a0>
    44b4:	tstls	r1, r9, ror r4
    44b8:	movwcs	fp, #36776	; 0x8fa8
    44bc:	ldrmi	r9, [sl], -fp, lsl #6
    44c0:	andls	r4, r0, #162816	; 0x27c00
    44c4:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    44c8:			; <UNDEFINED> instruction: 0xf7fc2209
    44cc:	sbfx	lr, r0, #30, #12
    44d0:	ldrbtmi	r4, [sl], #-2716	; 0xfffff564
    44d4:	blcc	9ed28 <strspn@plt+0x9d8c4>
    44d8:	svclt	0x00842b01
    44dc:	movwls	r2, #25344	; 0x6300
    44e0:	ldmdbvs	r2, {r1, r3, fp, ip, lr, pc}^
    44e4:	movweq	pc, #4231	; 0x1087	; <UNPREDICTABLE>
    44e8:	svclt	0x00082a00
    44ec:	blcs	d0f4 <strspn@plt+0xbc90>
    44f0:	movwcs	fp, #16148	; 0x3f14
    44f4:	movwls	r2, #25344	; 0x6300
    44f8:			; <UNDEFINED> instruction: 0x46404a93
    44fc:	stmdacs	r0!, {r0, r1, r2, r8, r9, fp, ip, pc}
    4500:	strbmi	r4, [fp], #-1146	; 0xfffffb86
    4504:	strhtcs	fp, [r0], -r8
    4508:	ldrdls	r6, [r5], -r1
    450c:	addsmi	r4, r8, #184549376	; 0xb000000
    4510:			; <UNDEFINED> instruction: 0x4613da96
    4514:	andls	r3, sl, #16, 6	; 0x40000000
    4518:	cfmadd32	mvax0, mvfx2, mvfx8, mvfx0
    451c:	andls	r3, r8, #16, 20	; 0x10000
    4520:	bcc	fe43fd48 <strspn@plt+0xfe43e8e4>
    4524:	ldmib	sp, {r0, r1, r2, r8, r9, fp, ip, pc}^
    4528:	strls	r2, [lr], #-261	; 0xfffffefb
    452c:	bne	1569140 <strspn@plt+0x1567cdc>
    4530:	strtmi	r4, [pc], -r6, lsl #23
    4534:	eorls	pc, r4, sp, asr #17
    4538:	movwls	r4, #54395	; 0xd47b
    453c:	ldrbtmi	r4, [fp], #-2948	; 0xfffff47c
    4540:	blls	1e9184 <strspn@plt+0x1e7d20>
    4544:	adcsmi	r1, sl, #157696	; 0x26800
    4548:	ldrtmi	fp, [sl], -r8, lsr #31
    454c:	ldrmi	r2, [r4], -r0, lsl #20
    4550:			; <UNDEFINED> instruction: 0xf1b2dd27
    4554:			; <UNDEFINED> instruction: 0xf0000801
    4558:	blls	124820 <strspn@plt+0x1233bc>
    455c:	bleq	1bf184 <strspn@plt+0x1bdd20>
    4560:	beq	80994 <strspn@plt+0x7f530>
    4564:	ldrmi	r4, [sl], #1607	; 0x647
    4568:	and	r4, r8, r5, asr r6
    456c:	mcr	7, 6, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    4570:			; <UNDEFINED> instruction: 0xf8336803
    4574:			; <UNDEFINED> instruction: 0x071a3019
    4578:	svccc	0x0001d56b
    457c:			; <UNDEFINED> instruction: 0xf815d069
    4580:	ldmibne	r8!, {r0, r8, sl, fp, ip, pc}
    4584:	svceq	0x005cf1b9
    4588:	blls	138d50 <strspn@plt+0x1378ec>
    458c:			; <UNDEFINED> instruction: 0xf8104418
    4590:	blcs	171359c <strspn@plt+0x1712138>
    4594:			; <UNDEFINED> instruction: 0xf107bf08
    4598:	adcsmi	r3, ip, #66846720	; 0x3fc0000
    459c:	ldrtmi	fp, [ip], -r8, asr #31
    45a0:	blls	fba64 <strspn@plt+0xfa600>
    45a4:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx2
    45a8:	blne	6c6df0 <strspn@plt+0x6c598c>
    45ac:	ldrmi	r9, [sp], -r3, lsl #6
    45b0:	ldmibne	r9, {r2, r8, r9, fp, ip, pc}
    45b4:			; <UNDEFINED> instruction: 0xf7ff4426
    45b8:	stccs	13, cr15, [r0, #-956]	; 0xfffffc44
    45bc:	movwcs	sp, #3334	; 0xd06
    45c0:			; <UNDEFINED> instruction: 0xf7ff9306
    45c4:	bls	2c3e90 <strspn@plt+0x2c2a2c>
    45c8:	ldrvc	r2, [r3, -r1, lsl #6]
    45cc:	stmdbls	r3, {r3, r8, r9, fp, ip, pc}
    45d0:	blls	25e940 <strspn@plt+0x25d4dc>
    45d4:	ldrmi	r4, [r3], #-1035	; 0xfffffbf5
    45d8:	addsmi	r9, r3, #20480	; 0x5000
    45dc:	ldmib	sp, {r0, r1, r3, r4, r5, r8, sl, fp, ip, lr, pc}^
    45e0:	bne	fe7d0dfc <strspn@plt+0xfe7cf998>
    45e4:	adcle	r2, ip, r0, lsl #28
    45e8:	beq	fe43fe50 <strspn@plt+0xfe43e9ec>
    45ec:			; <UNDEFINED> instruction: 0xf7ffa910
    45f0:	blls	303dfc <strspn@plt+0x302998>
    45f4:			; <UNDEFINED> instruction: 0xe7a41aff
    45f8:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    45fc:	blcc	a30 <calloc@plt-0x73c>
    4600:			; <UNDEFINED> instruction: 0xf81ad023
    4604:	blcs	953a10 <strspn@plt+0x9525ac>
    4608:	blls	138de8 <strspn@plt+0x137984>
    460c:	svceq	0x0000f1bb
    4610:	andeq	lr, fp, r3, lsl #22
    4614:			; <UNDEFINED> instruction: 0xf810dd05
    4618:	blcs	1713624 <strspn@plt+0x17121c0>
    461c:	strbmi	fp, [r3], -r8, lsl #30
    4620:	blls	378668 <strspn@plt+0x377204>
    4624:	bvs	6e2730 <strspn@plt+0x6e12cc>
    4628:	blcs	53238 <strspn@plt+0x51dd4>
    462c:	stmdbcs	r7!, {r0, r1, r3, r4, r5, r8, fp, ip, lr, pc}
    4630:	ldmdbcs	fp!, {r6, ip, lr, pc}^
    4634:	stmdals	pc, {r0, r1, r6, ip, lr, pc}	; <UNPREDICTABLE>
    4638:	mrc	7, 3, APSR_nzcv, cr10, cr12, {7}
    463c:	eorsle	r2, r6, r0, lsl #16
    4640:	movweq	pc, #12552	; 0x3108	; <UNPREDICTABLE>
    4644:	svclt	0x00b8429c
    4648:	adcsmi	r4, ip, #74448896	; 0x4700000
    464c:	ldrtmi	fp, [ip], -r8, lsr #31
    4650:	strtmi	lr, [r7], -r7, lsr #15
    4654:	stmdbcs	r0, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    4658:			; <UNDEFINED> instruction: 0xf77f9c0e
    465c:	blls	13024c <strspn@plt+0x12ede8>
    4660:			; <UNDEFINED> instruction: 0x2e00199d
    4664:	mcrge	4, 7, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    4668:	ldmdbge	r0, {r3, fp, ip, pc}
    466c:			; <UNDEFINED> instruction: 0xf7ff3010
    4670:	strbt	pc, [r8], r1, asr #27	; <UNPREDICTABLE>
    4674:	andeq	pc, r1, fp, lsl #2
    4678:			; <UNDEFINED> instruction: 0xf7fc9104
    467c:	stmdbls	r4, {r2, r5, r9, sl, fp, sp, lr, pc}
    4680:			; <UNDEFINED> instruction: 0xf47f2800
    4684:	ldmdami	r3!, {r8, r9, sl, fp, sp, pc}
    4688:			; <UNDEFINED> instruction: 0xf7fc4478
    468c:	ldrdcs	lr, [r1], -r4
    4690:	mrc	7, 1, APSR_nzcv, cr6, cr12, {7}
    4694:	ldmdami	r1!, {r4, r5, r8, r9, fp, lr}
    4698:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    469c:	andscc	r6, r0, r9, asr r8
    46a0:	stc2	7, cr15, [r8, #1020]!	; 0x3fc
    46a4:	ldmdbcs	lr!, {r3, r4, r6, r7, r9, sl, sp, lr, pc}
    46a8:	stmdbcs	fp!, {r2, ip, lr, pc}
    46ac:			; <UNDEFINED> instruction: 0xf108d0c8
    46b0:	strb	r0, [r7, r2, lsl #6]
    46b4:	movweq	pc, #16648	; 0x4108	; <UNPREDICTABLE>
    46b8:	strcs	lr, [r1, -r4, asr #15]
    46bc:	bls	13e5d8 <strspn@plt+0x13d174>
    46c0:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    46c4:	bne	655718 <strspn@plt+0x6542b4>
    46c8:	svccs	0x0001f813
    46cc:	bcs	1f70b5c <strspn@plt+0x1f6f6f8>
    46d0:	stfned	f5, [fp], {249}	; 0xf9
    46d4:	ldr	r4, [r5, r3, asr #8]!
    46d8:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
    46dc:			; <UNDEFINED> instruction: 0xf7fce7b2
    46e0:	svclt	0x0000ed92
    46e4:	andeq	r6, r1, ip, lsr #27
    46e8:	andeq	r6, r1, lr, ror #23
    46ec:	andeq	r0, r0, r4, lsl r1
    46f0:	andeq	r6, r1, r0, ror sp
    46f4:			; <UNDEFINED> instruction: 0x00016db2
    46f8:	andeq	r6, r1, r6, lsl #27
    46fc:	andeq	r6, r1, sl, ror sp
    4700:	andeq	r6, r1, r0, ror #26
    4704:	andeq	r6, r1, r4, ror fp
    4708:	strdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    470c:	andeq	r6, r1, r2, ror #25
    4710:	ldrdeq	r3, [r0], -r4
    4714:	andeq	r6, r1, sl, lsl #25
    4718:	andeq	r6, r1, r2, lsl #25
    471c:	andeq	r3, r0, r0, lsr sl
    4720:	andeq	r3, r0, r6, lsl sl
    4724:	andeq	r6, r1, sl, lsr ip
    4728:	andeq	r6, r1, sl, lsl ip
    472c:	ldrdeq	r6, [r1], -r0
    4730:	andeq	r6, r1, ip, lsl sl
    4734:	muleq	r1, lr, fp
    4738:	andeq	r3, r0, r0, lsr #19
    473c:	andeq	r3, r0, r8, lsl #19
    4740:	andeq	r3, r0, r2, ror r9
    4744:	muleq	r1, r2, fp
    4748:	andeq	r6, r1, r4, ror #22
    474c:	andeq	r6, r1, ip, lsr #22
    4750:	andeq	r3, r0, r2, lsl #18
    4754:	muleq	r0, ip, r7
    4758:	muleq	r1, r4, r9
    475c:	andeq	r6, r1, sl, asr #19
    4760:			; <UNDEFINED> instruction: 0x4604b510
    4764:	ldcl	7, cr15, [lr, #1008]	; 0x3f0
    4768:	strmi	r2, [r1], -r5, lsl #4
    476c:	pop	{r5, r9, sl, lr}
    4770:	str	r4, [r1, #16]
    4774:			; <UNDEFINED> instruction: 0x4604b538
    4778:	stcmi	0, cr2, [r0, #-0]
    477c:	mrc	7, 2, APSR_nzcv, cr4, cr12, {7}
    4780:			; <UNDEFINED> instruction: 0x4601447d
    4784:			; <UNDEFINED> instruction: 0xf7fc4620
    4788:	teqlt	r0, r8, lsl sp
    478c:	blcs	5e8a0 <strspn@plt+0x5d43c>
    4790:	blcs	b87a8 <strspn@plt+0xb7344>
    4794:	orrlt	sp, fp, r0, lsr #32
    4798:	ldclt	0, cr2, [r8, #-0]
    479c:			; <UNDEFINED> instruction: 0x3008f9b0
    47a0:	fldmiaxle	r9!, {d18-d35}	;@ Deprecated
    47a4:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
    47a8:			; <UNDEFINED> instruction: 0xf892441a
    47ac:	stmdacs	r0, {r2, r3, r5}
    47b0:	bmi	538b84 <strspn@plt+0x537720>
    47b4:			; <UNDEFINED> instruction: 0xf85258aa
    47b8:	ldclt	0, cr0, [r8, #-140]!	; 0xffffff74
    47bc:			; <UNDEFINED> instruction: 0x2008f9b0
    47c0:	vstmiale	r9!, {s5-s47}
    47c4:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
    47c8:	stmdacs	r0, {r3, r4, r7, sl, fp, ip, lr}
    47cc:	blmi	3f8b68 <strspn@plt+0x3f7704>
    47d0:			; <UNDEFINED> instruction: 0xf85358eb
    47d4:	ldclt	0, cr0, [r8, #-136]!	; 0xffffff78
    47d8:			; <UNDEFINED> instruction: 0x3008f9b0
    47dc:	svcvc	0x00c8f5b3
    47e0:	bmi	2fb350 <strspn@plt+0x2f9eec>
    47e4:	ldrmi	r4, [sl], #-1146	; 0xfffffb86
    47e8:			; <UNDEFINED> instruction: 0x0054f892
    47ec:	sbcsle	r2, r4, r0, lsl #16
    47f0:	stmiapl	sl!, {r3, r9, fp, lr}
    47f4:	eoreq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    47f8:	svclt	0x0000bd38
    47fc:	andeq	r6, r1, r4, lsl #14
    4800:	andeq	r3, r0, sl, lsl #22
    4804:	andeq	r0, r0, r8, lsr #2
    4808:	andeq	r3, r0, sl, ror #21
    480c:	andeq	r0, r0, r4, lsr #2
    4810:	andeq	r3, r0, ip, asr #21
    4814:	andeq	r0, r0, r0, lsl r1
    4818:	svcmi	0x00f0e92d
    481c:	stcmi	0, cr11, [lr], #516	; 0x204
    4820:			; <UNDEFINED> instruction: 0xf89d460d
    4824:			; <UNDEFINED> instruction: 0x46176038
    4828:			; <UNDEFINED> instruction: 0xf8dd447c
    482c:	stmibmi	fp!, {r3, r5, ip, pc}
    4830:	mlasgt	r4, sp, r8, pc	; <UNPREDICTABLE>
    4834:	svceq	0x0000f1b9
    4838:	ldrdhi	pc, [ip], -sp	; <UNPREDICTABLE>
    483c:			; <UNDEFINED> instruction: 0x77634479
    4840:	andcs	fp, r0, #200, 30	; 0x320
    4844:	svclt	0x00d89b0f
    4848:			; <UNDEFINED> instruction: 0xf8842201
    484c:	cdpmi	0, 10, cr6, cr4, cr5, {1}
    4850:			; <UNDEFINED> instruction: 0xf0037722
    4854:	ldrbtmi	r0, [lr], #-515	; 0xfffffdfd
    4858:	ldrsbtlt	pc, [r0], -sp	; <UNPREDICTABLE>
    485c:	eorgt	pc, r4, r4, lsl #17
    4860:	andls	pc, r4, r1, asr #17
    4864:			; <UNDEFINED> instruction: 0xf8c162a2
    4868:	stmdacs	r0, {r3, pc}
    486c:	adchi	pc, r2, r0
    4870:	pkhbtmi	r4, r2, ip, lsl #19
    4874:			; <UNDEFINED> instruction: 0xf7fc4479
    4878:	stmdacs	r0, {r1, r7, sl, fp, sp, lr, pc}
    487c:	blmi	fe6b8e04 <strspn@plt+0xfe6b79a0>
    4880:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    4884:	blmi	fe65c8f4 <strspn@plt+0xfe65b490>
    4888:	andsvs	r4, sp, #2063597568	; 0x7b000000
    488c:	ldmdale	lr, {r2, r8, sl, fp, sp}
    4890:			; <UNDEFINED> instruction: 0xf005e8df
    4894:	submi	r7, r2, #3145728	; 0x300000
    4898:	bmi	fe5448ac <strspn@plt+0xfe543448>
    489c:	svceq	0x0000f1b9
    48a0:			; <UNDEFINED> instruction: 0xf1b8bfc8
    48a4:	blmi	fe4c84b0 <strspn@plt+0xfe4c704c>
    48a8:	ldmpl	r1!, {r0, r1, r4, r7, fp, lr}
    48ac:	bmi	fe4d5aa0 <strspn@plt+0xfe4d463c>
    48b0:	ldmdapl	r1!, {r0, r3, r4, r6, r7, r9, sp, lr}
    48b4:	ldmpl	r2!, {r0, r3, r4, r8, r9, sp, lr}
    48b8:	vcge.u8	q11, q0, q5
    48bc:	ldmibmi	r0, {r0, r2, r3, r6, r7, pc}
    48c0:	blmi	fe415aac <strspn@plt+0xfe414648>
    48c4:	ldrbtmi	r4, [fp], #-2704	; 0xfffff570
    48c8:	stmib	r3, {r1, r3, r4, r5, r6, sl, lr}^
    48cc:	bmi	fe3cccd4 <strspn@plt+0xfe3cb870>
    48d0:	blmi	fe3cc2bc <strspn@plt+0xfe3cae58>
    48d4:	ldrbtmi	r2, [sl], #-8
    48d8:	andsvs	r4, r0, fp, ror r4
    48dc:	stmdbcs	r3, {r0, r1, r2, r3, r4, r7, r8, r9, sp, lr}
    48e0:	ldm	pc, {r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    48e4:	addseq	pc, r5, #1
    48e8:			; <UNDEFINED> instruction: 0xf1bb84a5
    48ec:			; <UNDEFINED> instruction: 0xf0400f00
    48f0:	blmi	fe224c00 <strspn@plt+0xfe22379c>
    48f4:	ldrbtmi	r4, [fp], #-2696	; 0xfffff578
    48f8:			; <UNDEFINED> instruction: 0xf502447a
    48fc:	bicsvs	r7, r9, #-2147483645	; 0x80000003
    4900:	teqvc	sl, r2, lsl #10	; <UNPREDICTABLE>
    4904:	rsbvc	pc, r1, #8388608	; 0x800000
    4908:	andsne	lr, r0, #3194880	; 0x30c000
    490c:	svceq	0x0000f1bb
    4910:	andlt	sp, r1, r5, asr r1
    4914:	svchi	0x00f0e8bd
    4918:	blmi	fe056f20 <strspn@plt+0xfe055abc>
    491c:	ldmdapl	r0!, {r0, r7, r9, fp, lr}^
    4920:	stmibmi	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
    4924:	ldmpl	r0!, {r3, r4, r6, r7, r9, sp, lr}
    4928:	tstvs	r8, #128, 20	; 0x80000
    492c:	ldmdapl	r4!, {r1, r3, r4, r5, r6, sl, lr}^
    4930:	stmibmi	r0, {r0, r1, r2, r3, r4, r5, r6, fp, lr}
    4934:	cmpvs	ip, #120, 8	; 0x78000000
    4938:	stmib	r2, {r0, r3, r4, r5, r6, sl, lr}^
    493c:	strb	r1, [r6, r0]
    4940:			; <UNDEFINED> instruction: 0x4650497d
    4944:			; <UNDEFINED> instruction: 0xf7fc4479
    4948:	stmdacs	r0, {r1, r3, r4, sl, fp, sp, lr, pc}
    494c:	ldmdbmi	fp!, {r0, r1, r2, r4, r7, ip, lr, pc}^
    4950:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    4954:	ldc	7, cr15, [r2], {252}	; 0xfc
    4958:	addsle	r2, r0, r0, lsl #16
    495c:	mulcc	r0, sl, r8
    4960:			; <UNDEFINED> instruction: 0xf0402b48
    4964:			; <UNDEFINED> instruction: 0xf89a80a0
    4968:	blcs	1410974 <strspn@plt+0x140f510>
    496c:	addshi	pc, fp, r0, asr #32
    4970:	mulcc	r2, sl, r8
    4974:			; <UNDEFINED> instruction: 0xf0402b00
    4978:	movwcs	r8, #8342	; 0x2096
    497c:	str	r6, [r2, r3, lsr #32]
    4980:			; <UNDEFINED> instruction: 0xf1b94a6f
    4984:	svclt	0x00c80f00
    4988:	svceq	0x0001f1b8
    498c:	stmdami	lr!, {r0, r2, r3, r5, r6, r8, r9, fp, lr}^
    4990:	ldrbtmi	r5, [fp], #-2225	; 0xfffff74f
    4994:	sbcsvs	r4, r9, #446464	; 0x6d000
    4998:	tstvs	r9, #3211264	; 0x310000
    499c:	cmpvs	sl, #11665408	; 0xb20000
    49a0:	stmdbmi	fp!, {r0, r1, r2, r4, r6, r8, sl, fp, ip, lr, pc}^
    49a4:	blmi	1ad5b90 <strspn@plt+0x1ad472c>
    49a8:	ldrbtmi	r4, [fp], #-2667	; 0xfffff595
    49ac:	stmib	r3, {r1, r3, r4, r5, r6, sl, lr}^
    49b0:	str	r2, [ip, r0, lsl #2]
    49b4:	andcs	r4, r0, #107520	; 0x1a400
    49b8:	andsvs	r4, sl, fp, ror r4
    49bc:	bmi	1a3e750 <strspn@plt+0x1a3d2ec>
    49c0:	ldmpl	r7!, {r3, r5, r6, r8, r9, fp, lr}
    49c4:	bmi	1a1ada0 <strspn@plt+0x1a1993c>
    49c8:	stfmie	f2, [r8], #-4
    49cc:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
    49d0:	ldmdavs	fp!, {r2, r3, r4, r5, r6, sl, lr}
    49d4:	ldmdavs	r5, {r1, r2, r4, r9, fp, sp, lr}
    49d8:	stmib	sp, {r1, r5, r6, fp, sp, lr}^
    49dc:	andls	r5, sl, #11534336	; 0xb00000
    49e0:	ldrbtmi	r4, [sl], #-2659	; 0xfffff59d
    49e4:	pop	{r0, ip, sp, pc}
    49e8:			; <UNDEFINED> instruction: 0xf7fc4ff0
    49ec:			; <UNDEFINED> instruction: 0xf1bbbcf1
    49f0:	cmple	ip, r0, lsl #30
    49f4:	bmi	1817778 <strspn@plt+0x1816314>
    49f8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    49fc:	biceq	pc, r8, r2, lsl #2
    4a00:			; <UNDEFINED> instruction: 0xf50263d9
    4a04:			; <UNDEFINED> instruction: 0xf50271bc
    4a08:	stmib	r3, {r0, r2, r9, ip, sp, lr}^
    4a0c:			; <UNDEFINED> instruction: 0xe77d1210
    4a10:	svceq	0x0000f1bb
    4a14:	svcge	0x007df43f
    4a18:	tstcs	r1, r1, asr r8
    4a1c:	bmi	15d7768 <strspn@plt+0x15d6304>
    4a20:	ldmpl	r5!, {r0, r1, r2, r4, r5, fp, ip, lr}^
    4a24:	ldmdavs	fp!, {r1, r3, r4, r5, r6, sl, lr}
    4a28:			; <UNDEFINED> instruction: 0xf7fc6828
    4a2c:			; <UNDEFINED> instruction: 0xe7caecd4
    4a30:	svceq	0x0000f1bb
    4a34:	blmi	14b8e88 <strspn@plt+0x14b7a24>
    4a38:	ldrbtmi	r4, [fp], #-2642	; 0xfffff5ae
    4a3c:			; <UNDEFINED> instruction: 0xf602447a
    4a40:	bicsvs	r1, r9, #252, 2	; 0x3f
    4a44:			; <UNDEFINED> instruction: 0x21acf602
    4a48:	subcc	pc, r8, #2097152	; 0x200000
    4a4c:	andsne	lr, r0, #3194880	; 0x30c000
    4a50:	stmdbmi	sp, {r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    4a54:			; <UNDEFINED> instruction: 0xe7a64479
    4a58:	ldrbtmi	r4, [r9], #-2380	; 0xfffff6b4
    4a5c:	stmdami	r0, {r0, r4, r5, r8, r9, sl, sp, lr, pc}^
    4a60:	blmi	100ce6c <strspn@plt+0x100ba08>
    4a64:	ldmdapl	r7!, {r1, r3, r6, r9, fp, lr}
    4a68:	ldrbtmi	r5, [sl], #-2293	; 0xfffff70b
    4a6c:	stmdavs	r8!, {r0, r1, r3, r4, r5, fp, sp, lr}
    4a70:	ldc	7, cr15, [r0], #1008	; 0x3f0
    4a74:	ldmdami	sl!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    4a78:	blmi	e8ce84 <strspn@plt+0xe8ba20>
    4a7c:	ldmdapl	r7!, {r0, r2, r6, r9, fp, lr}
    4a80:	ldrbtmi	r5, [sl], #-2293	; 0xfffff70b
    4a84:	stmdavs	r8!, {r0, r1, r3, r4, r5, fp, sp, lr}
    4a88:	stc	7, cr15, [r4], #1008	; 0x3f0
    4a8c:	ldmdami	r4!, {r0, r4, r5, r8, r9, sl, sp, lr, pc}
    4a90:	blmi	d0ce9c <strspn@plt+0xd0ba38>
    4a94:	ldmdapl	r7!, {r6, r9, fp, lr}
    4a98:	ldrbtmi	r5, [sl], #-2293	; 0xfffff70b
    4a9c:	stmdavs	r8!, {r0, r1, r3, r4, r5, fp, sp, lr}
    4aa0:	ldc	7, cr15, [r8], {252}	; 0xfc
    4aa4:	ldmdbmi	sp!, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    4aa8:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    4aac:	bl	19c2aa4 <strspn@plt+0x19c1640>
    4ab0:	blmi	ef2f38 <strspn@plt+0xef1ad4>
    4ab4:	ldrbtmi	r2, [fp], #-515	; 0xfffffdfd
    4ab8:	usat	r6, #4, sl
    4abc:			; <UNDEFINED> instruction: 0x46504939
    4ac0:			; <UNDEFINED> instruction: 0xf7fc4479
    4ac4:	stmdacs	r0, {r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    4ac8:	svcge	0x0074f47f
    4acc:	andcs	r4, r4, #55296	; 0xd800
    4ad0:	andsvs	r4, sl, fp, ror r4
    4ad4:	svclt	0x0000e6d7
    4ad8:	andeq	r6, r1, ip, lsr r8
    4adc:	andeq	r6, r1, r4, ror #15
    4ae0:	andeq	r6, r1, lr, lsr #12
    4ae4:	ldrdeq	r3, [r0], -r4
    4ae8:	andeq	r6, r1, r2, ror #15
    4aec:	ldrdeq	r6, [r1], -ip
    4af0:	andeq	r0, r0, r0, ror #2
    4af4:			; <UNDEFINED> instruction: 0x000167b8
    4af8:	andeq	r0, r0, ip, asr #2
    4afc:	andeq	r0, r0, ip, lsl r1
    4b00:	andeq	r2, r0, ip, ror r4
    4b04:	andeq	r6, r1, r6, ror #14
    4b08:	muleq	r0, ip, r5
    4b0c:	andeq	r6, r1, sl, asr #14
    4b10:	andeq	r6, r1, ip, lsl #15
    4b14:	andeq	r6, r1, lr, ror #14
    4b18:			; <UNDEFINED> instruction: 0x000039b8
    4b1c:	andeq	r0, r0, r4, lsr #2
    4b20:	andeq	r6, r1, r4, asr #14
    4b24:	andeq	r0, r0, r8, lsr #2
    4b28:	andeq	r0, r0, r0, lsl r1
    4b2c:	andeq	r6, r1, r0, lsl #14
    4b30:	andeq	r2, r0, r8, lsl #12
    4b34:	andeq	r3, r0, r0, lsr r5
    4b38:	andeq	r3, r0, ip, lsl #10
    4b3c:	andeq	r3, r0, r6, lsl #10
    4b40:	andeq	r0, r0, r4, asr #2
    4b44:	ldrdeq	r6, [r1], -r2
    4b48:	andeq	r0, r0, r4, ror r1
    4b4c:	andeq	r0, r0, r4, asr r1
    4b50:	muleq	r0, r8, r3
    4b54:	andeq	r6, r1, r2, lsl #13
    4b58:			; <UNDEFINED> instruction: 0x000034b8
    4b5c:	andeq	r6, r1, ip, lsr #13
    4b60:	andeq	r0, r0, ip, lsr r1
    4b64:	andeq	r0, r0, ip, lsr #2
    4b68:	muleq	r1, r8, r6
    4b6c:	andeq	r6, r1, r0, asr r6
    4b70:	andeq	r3, r0, r2, lsr #10
    4b74:	andeq	r6, r1, ip, ror #12
    4b78:	andeq	r4, r0, lr, lsr #19
    4b7c:	andeq	r3, r0, ip, asr #8
    4b80:	andeq	r6, r1, sl, lsr #12
    4b84:	andeq	r3, r0, r4, ror r8
    4b88:	strdeq	r3, [r0], -r0
    4b8c:	andeq	r3, r0, sl, ror #7
    4b90:	andeq	r3, r0, r2, asr r4
    4b94:	andeq	r3, r0, r6, lsl r4
    4b98:	andeq	r3, r0, r6, asr #8
    4b9c:			; <UNDEFINED> instruction: 0x000033b6
    4ba0:	andeq	r6, r1, lr, lsr #11
    4ba4:	ldrdeq	r2, [r0], -r0
    4ba8:	muleq	r1, r4, r5
    4bac:			; <UNDEFINED> instruction: 0x4604b538
    4bb0:	bl	fee42ba8 <strspn@plt+0xfee41744>
    4bb4:	ldcle	8, cr2, [fp, #-4]
    4bb8:	strmi	r1, [r5], -r1, ror #28
    4bbc:	strtmi	r4, [r3], -r1, lsl #8
    4bc0:	and	r2, r2, r0
    4bc4:	addmi	r3, fp, #67108864	; 0x4000000
    4bc8:	ldmdavc	sl, {r2, r3, ip, lr, pc}
    4bcc:	mvnsle	r2, r5, lsr #20
    4bd0:	ldclcs	8, cr7, [r0], #-368	; 0xfffffe90
    4bd4:	andcs	fp, r1, r8, lsl #30
    4bd8:	bcs	978fb0 <strspn@plt+0x977b4c>
    4bdc:	ldfcsd	f5, [fp], #-968	; 0xfffffc38
    4be0:	ldfltd	f5, [r8, #-960]!	; 0xfffffc40
    4be4:	svclt	0x00d42d32
    4be8:			; <UNDEFINED> instruction: 0xf0002000
    4bec:	ldclt	0, cr0, [r8, #-4]!
    4bf0:	ldclt	0, cr2, [r8, #-0]
    4bf4:	svcmi	0x00f0e92d
    4bf8:	strmi	fp, [r5], -r7, lsl #1
    4bfc:			; <UNDEFINED> instruction: 0x46104614
    4c00:	stmib	sp, {r0, r3, r4, r7, r9, sl, lr}^
    4c04:			; <UNDEFINED> instruction: 0xf7ff5101
    4c08:	stmdavc	r3!, {r0, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4c0c:			; <UNDEFINED> instruction: 0xf8dfb31b
    4c10:	strmi	r7, [r0], r0, lsr #9
    4c14:	ldrne	pc, [ip], #2271	; 0x8df
    4c18:			; <UNDEFINED> instruction: 0xf8df2500
    4c1c:	ldrbtmi	r2, [pc], #-1180	; 4c24 <strspn@plt+0x37c0>
    4c20:	smlsldxcc	r4, r8, r9, r4
    4c24:	ldrbtmi	r9, [sl], #-256	; 0xffffff00
    4c28:	ldrne	pc, [r0], #2271	; 0x8df
    4c2c:	andls	r3, r4, #72, 4	; 0x80000004
    4c30:	tstls	r3, r9, ror r4
    4c34:			; <UNDEFINED> instruction: 0xf1042b3f
    4c38:	vmax.s8	d0, d0, d1
    4c3c:	blcs	7e4f70 <strspn@plt+0x7e3b0c>
    4c40:	strcs	sp, [r0, #-2061]	; 0xfffff7f3
    4c44:	strtmi	r2, [r1], -r1, lsl #4
    4c48:			; <UNDEFINED> instruction: 0xf7ff4638
    4c4c:	stmdavc	r3!, {r0, r2, r5, r7, r9, fp, ip, sp, lr, pc}^
    4c50:	blcs	16528 <strspn@plt+0x150c4>
    4c54:	strtmi	sp, [r0], -lr, ror #3
    4c58:	pop	{r0, r1, r2, ip, sp, pc}
    4c5c:	blcc	828c24 <strspn@plt+0x8277c0>
    4c60:	stmiale	lr!, {r0, r1, r2, r3, r4, r8, r9, fp, sp}^
    4c64:			; <UNDEFINED> instruction: 0xf852a202
    4c68:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    4c6c:	svclt	0x00004710
    4c70:	andeq	r0, r0, r5, lsl #1
    4c74:			; <UNDEFINED> instruction: 0xffffffd3
    4c78:			; <UNDEFINED> instruction: 0xffffffd3
    4c7c:			; <UNDEFINED> instruction: 0xffffffd3
    4c80:			; <UNDEFINED> instruction: 0xffffffd3
    4c84:	andeq	r0, r0, r1, lsl #1
    4c88:			; <UNDEFINED> instruction: 0xffffffd3
    4c8c:			; <UNDEFINED> instruction: 0xffffffd3
    4c90:			; <UNDEFINED> instruction: 0xffffffd3
    4c94:			; <UNDEFINED> instruction: 0xffffffd3
    4c98:			; <UNDEFINED> instruction: 0xffffffd3
    4c9c:			; <UNDEFINED> instruction: 0xffffffd3
    4ca0:			; <UNDEFINED> instruction: 0xffffffd3
    4ca4:			; <UNDEFINED> instruction: 0xffffffd3
    4ca8:			; <UNDEFINED> instruction: 0xffffffd3
    4cac:			; <UNDEFINED> instruction: 0xffffffd3
    4cb0:			; <UNDEFINED> instruction: 0xffffffd3
    4cb4:			; <UNDEFINED> instruction: 0xffffffd3
    4cb8:			; <UNDEFINED> instruction: 0xffffffd3
    4cbc:			; <UNDEFINED> instruction: 0xffffffd3
    4cc0:			; <UNDEFINED> instruction: 0xffffffd3
    4cc4:			; <UNDEFINED> instruction: 0xffffffd3
    4cc8:			; <UNDEFINED> instruction: 0xffffffd3
    4ccc:			; <UNDEFINED> instruction: 0xffffffd3
    4cd0:			; <UNDEFINED> instruction: 0xffffffd3
    4cd4:			; <UNDEFINED> instruction: 0xffffffd3
    4cd8:			; <UNDEFINED> instruction: 0xffffffd3
    4cdc:	andeq	r0, r0, r1, lsr r1
    4ce0:			; <UNDEFINED> instruction: 0xffffffd3
    4ce4:			; <UNDEFINED> instruction: 0xffffffd3
    4ce8:			; <UNDEFINED> instruction: 0xffffffd3
    4cec:	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4cf0:	str	r2, [r7, r1, lsl #10]!
    4cf4:	andcs	r4, r2, #15859712	; 0xf20000
    4cf8:	ldrbtmi	r4, [r8], #-2546	; 0xfffff60e
    4cfc:	subcc	r4, r8, r9, ror r4
    4d00:	blx	12c2d04 <strspn@plt+0x12c18a0>
    4d04:	ldrtmi	r7, [r4], -r3, ror #16
    4d08:	orrsle	r2, r3, r0, lsl #22
    4d0c:	stccs	7, cr14, [r0, #-652]	; 0xfffffd74
    4d10:	stmdbls	r0, {r3, r4, r7, ip, lr, pc}
    4d14:	sfmvs	f2, 4, [fp], {10}
    4d18:	strmi	r6, [fp], #-3273	; 0xfffff337
    4d1c:	stccs	8, cr15, [r1], {3}
    4d20:	blcs	1962db4 <strspn@plt+0x1961950>
    4d24:	rschi	pc, ip, r0
    4d28:	svceq	0x0000f1b9
    4d2c:			; <UNDEFINED> instruction: 0xf8dfdb1a
    4d30:			; <UNDEFINED> instruction: 0xf109b398
    4d34:	stmibmi	r5!, {r0, r8, sl}^
    4d38:	beq	40e7c <strspn@plt+0x3fa18>
    4d3c:			; <UNDEFINED> instruction: 0xf8cd44fb
    4d40:	ldrbtmi	r9, [r9], #-20	; 0xffffffec
    4d44:	bleq	1241178 <strspn@plt+0x123fd14>
    4d48:	strmi	r4, [ip], -r1, lsr #13
    4d4c:	beq	8117c <strspn@plt+0x7fd18>
    4d50:	strtmi	r2, [r1], -r1, lsl #4
    4d54:			; <UNDEFINED> instruction: 0xf7ff4658
    4d58:	strmi	pc, [sl, #2591]!	; 0xa1f
    4d5c:			; <UNDEFINED> instruction: 0x464cd1f6
    4d60:			; <UNDEFINED> instruction: 0x9014f8dd
    4d64:	andcs	r4, r1, #13952	; 0x3680
    4d68:	ldrbtmi	r4, [sp], #-2522	; 0xfffff626
    4d6c:	beq	1241188 <strspn@plt+0x123fd24>
    4d70:			; <UNDEFINED> instruction: 0x46504479
    4d74:	blx	442d78 <strspn@plt+0x441914>
    4d78:	andcs	r4, r1, #80, 12	; 0x5000000
    4d7c:			; <UNDEFINED> instruction: 0xf7ff4621
    4d80:	stmdavc	r3!, {r0, r1, r3, r9, fp, ip, sp, lr, pc}
    4d84:			; <UNDEFINED> instruction: 0xf0002b3f
    4d88:			; <UNDEFINED> instruction: 0xf1b98146
    4d8c:			; <UNDEFINED> instruction: 0xf0000f01
    4d90:	stmdavc	r3!, {r0, r1, r8, pc}^
    4d94:	ldrtmi	r2, [r4], -r0, lsl #10
    4d98:			; <UNDEFINED> instruction: 0xf47f2b00
    4d9c:	ldrb	sl, [sl, -fp, asr #30]
    4da0:			; <UNDEFINED> instruction: 0xf43f2d00
    4da4:			; <UNDEFINED> instruction: 0xf1b9af4f
    4da8:	vpmax.f32	d0, d0, d1
    4dac:	blmi	ff2a51e4 <strspn@plt+0xff2a3d80>
    4db0:			; <UNDEFINED> instruction: 0xf893447b
    4db4:	stccs	0, cr5, [r0, #-148]	; 0xffffff6c
    4db8:	svcge	0x0044f43f
    4dbc:	strcs	r9, [r0, #-2817]	; 0xfffff4ff
    4dc0:			; <UNDEFINED> instruction: 0xf7fc6818
    4dc4:	bls	bf8ec <strspn@plt+0xbe488>
    4dc8:	stmiami	r4, {r0, r9, sl, lr}^
    4dcc:			; <UNDEFINED> instruction: 0xf7fc4478
    4dd0:	ldr	lr, [r7, -r2, lsl #20]!
    4dd4:	sbcslt	r3, sl, #92, 22	; 0x17000
    4dd8:			; <UNDEFINED> instruction: 0xf63f2a18
    4ddc:	blcs	630aac <strspn@plt+0x62f648>
    4de0:	svcge	0x002ff63f
    4de4:			; <UNDEFINED> instruction: 0xf852a202
    4de8:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    4dec:	svclt	0x00004710
    4df0:	andeq	r0, r0, r5, rrx
    4df4:			; <UNDEFINED> instruction: 0xfffffe53
    4df8:	andeq	r0, r0, r5, rrx
    4dfc:			; <UNDEFINED> instruction: 0xfffffe53
    4e00:			; <UNDEFINED> instruction: 0xfffffe53
    4e04:			; <UNDEFINED> instruction: 0xfffffe53
    4e08:			; <UNDEFINED> instruction: 0xfffffe53
    4e0c:			; <UNDEFINED> instruction: 0xfffffe53
    4e10:			; <UNDEFINED> instruction: 0xfffffe53
    4e14:			; <UNDEFINED> instruction: 0xffffff1f
    4e18:			; <UNDEFINED> instruction: 0xfffffe53
    4e1c:			; <UNDEFINED> instruction: 0xfffffe53
    4e20:			; <UNDEFINED> instruction: 0xfffffe53
    4e24:			; <UNDEFINED> instruction: 0xfffffe53
    4e28:			; <UNDEFINED> instruction: 0xfffffe53
    4e2c:			; <UNDEFINED> instruction: 0xfffffe53
    4e30:			; <UNDEFINED> instruction: 0xfffffe53
    4e34:			; <UNDEFINED> instruction: 0xfffffe53
    4e38:			; <UNDEFINED> instruction: 0xfffffe53
    4e3c:			; <UNDEFINED> instruction: 0xfffffe53
    4e40:	andeq	r0, r0, sp, ror r0
    4e44:			; <UNDEFINED> instruction: 0xfffffe53
    4e48:			; <UNDEFINED> instruction: 0xfffffe53
    4e4c:			; <UNDEFINED> instruction: 0xfffffe53
    4e50:			; <UNDEFINED> instruction: 0xffffff1f
    4e54:	strtmi	r4, [r1], -r2, lsr #17
    4e58:	strcs	r2, [r0, #-513]	; 0xfffffdff
    4e5c:	subcc	r4, r8, r8, ror r4
    4e60:			; <UNDEFINED> instruction: 0xf99af7ff
    4e64:	ldrtmi	r1, [r4], -r3, lsr #25
    4e68:	usat	r4, #11, lr, lsl #12
    4e6c:	streq	lr, [r5, #-2584]	; 0xfffff5e8
    4e70:	strtmi	fp, [r8], r8, lsl #30
    4e74:	mcrge	4, 7, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    4e78:	ldrbtmi	r4, [fp], #-2970	; 0xfffff466
    4e7c:	andsne	lr, r2, #3457024	; 0x34c000
    4e80:			; <UNDEFINED> instruction: 0xf1022a01
    4e84:	bl	51288 <strspn@plt+0x4fe24>
    4e88:	stmdale	r6!, {r8, r9}
    4e8c:	svceq	0x0000f1b9
    4e90:	movweq	pc, #41039	; 0xa04f	; <UNPREDICTABLE>
    4e94:	blle	519ec8 <strspn@plt+0x518a64>
    4e98:	subge	pc, ip, #14614528	; 0xdf0000
    4e9c:	streq	pc, [r1, #-265]	; 0xfffffef7
    4ea0:	sublt	pc, r8, #14614528	; 0xdf0000
    4ea4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4ea8:	ldrbtmi	r4, [fp], #1274	; 0x4fa
    4eac:	beq	12412dc <strspn@plt+0x123fe78>
    4eb0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    4eb4:	ldrbmi	r2, [r9], -r1, lsl #4
    4eb8:			; <UNDEFINED> instruction: 0xf7ff4650
    4ebc:	strmi	pc, [r8, #2413]!	; 0x96d
    4ec0:	stmmi	fp, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4ec4:	stmibmi	fp, {r0, r9, sp}
    4ec8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4ecc:			; <UNDEFINED> instruction: 0x46454478
    4ed0:	subcc	r4, r8, r9, ror r4
    4ed4:			; <UNDEFINED> instruction: 0xf960f7ff
    4ed8:	stcpl	6, cr14, [sl], {180}	; 0xb4
    4edc:	bicsle	r2, r5, r5, lsr #20
    4ee0:	mcrrne	8, 5, r7, sp, cr10
    4ee4:			; <UNDEFINED> instruction: 0xe7d1b132
    4ee8:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    4eec:	andle	r2, r3, sl, lsl #20
    4ef0:	bicle	r2, fp, r9, lsl #20
    4ef4:	mvnsle	r4, fp, lsr #5
    4ef8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4efc:	strt	r4, [r1], r5, asr #12
    4f00:	svceq	0x0000f1b9
    4f04:	ldmib	sp, {r1, r3, r8, sl, fp, ip, lr, pc}^
    4f08:	strcs	r8, [r0, #-2563]	; 0xfffff5fd
    4f0c:	andcs	r3, r1, #4194304	; 0x400000
    4f10:	ldrbmi	r4, [r0], -r1, asr #12
    4f14:			; <UNDEFINED> instruction: 0xf940f7ff
    4f18:	mvnsle	r4, r9, lsr #11
    4f1c:	ldrsbge	pc, [r8, #143]	; 0x8f	; <UNPREDICTABLE>
    4f20:	ldmdbmi	r6!, {r0, r9, sp}^
    4f24:			; <UNDEFINED> instruction: 0xf10a44fa
    4f28:	ldrbtmi	r0, [r9], #-2632	; 0xfffff5b8
    4f2c:			; <UNDEFINED> instruction: 0xf7ff4650
    4f30:			; <UNDEFINED> instruction: 0x4650f933
    4f34:	strtmi	r2, [r1], -r1, lsl #4
    4f38:			; <UNDEFINED> instruction: 0xf92ef7ff
    4f3c:			; <UNDEFINED> instruction: 0xf7ff4630
    4f40:			; <UNDEFINED> instruction: 0x4680fe35
    4f44:			; <UNDEFINED> instruction: 0xf47f2800
    4f48:	stmdavc	r3!, {r2, r5, r8, r9, sl, fp, sp, pc}^
    4f4c:	svclt	0x00182b25
    4f50:	svclt	0x00092b00
    4f54:	strcs	r2, [r1, #-1280]	; 0xfffffb00
    4f58:			; <UNDEFINED> instruction: 0x46a84634
    4f5c:	mrcge	4, 3, APSR_nzcv, cr9, cr15, {1}
    4f60:	andcs	r4, r1, #1687552	; 0x19c000
    4f64:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    4f68:			; <UNDEFINED> instruction: 0xf916f7ff
    4f6c:	svceq	0x0000f1b9
    4f70:	svcge	0x000ff6ff
    4f74:			; <UNDEFINED> instruction: 0xf1094963
    4f78:	strls	r0, [r5], #-1281	; 0xfffffaff
    4f7c:	ldrbtmi	r4, [r9], #-1731	; 0xfffff93d
    4f80:			; <UNDEFINED> instruction: 0xf10b460c
    4f84:	andcs	r0, r1, #1024	; 0x400
    4f88:	ldrbmi	r4, [r0], -r1, lsr #12
    4f8c:			; <UNDEFINED> instruction: 0xf904f7ff
    4f90:	mvnsle	r4, sp, asr r5
    4f94:	ldrbt	r9, [ip], r5, lsl #24
    4f98:	mlapl	r5, r5, r8, pc	; <UNPREDICTABLE>
    4f9c:			; <UNDEFINED> instruction: 0xf43f2d00
    4fa0:	blls	70900 <strspn@plt+0x6f49c>
    4fa4:	ldmdavs	r8, {r8, sl, sp}
    4fa8:	ldmib	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4fac:	stmdavc	r2!, {r1, r8, r9, fp, ip, pc}^
    4fb0:	ldmdami	r5, {r0, r9, sl, lr}^
    4fb4:			; <UNDEFINED> instruction: 0xf7fc4478
    4fb8:	stmdavc	r3!, {r1, r2, r3, r8, fp, sp, lr, pc}^
    4fbc:	blcs	16894 <strspn@plt+0x15430>
    4fc0:	mrcge	4, 1, APSR_nzcv, cr8, cr15, {3}
    4fc4:	blmi	147e8e8 <strspn@plt+0x147d484>
    4fc8:			; <UNDEFINED> instruction: 0xf8df2500
    4fcc:	tstcs	sl, r4, asr #2
    4fd0:	ldrbtmi	r4, [sl], #1147	; 0x47b
    4fd4:			; <UNDEFINED> instruction: 0x2012e9d3
    4fd8:			; <UNDEFINED> instruction: 0xf10b469b
    4fdc:	ldmdane	r3, {r3, r6, fp}
    4fe0:	stcne	8, cr15, [r1], {3}
    4fe4:	strtmi	r2, [pc], -r1, lsl #4
    4fe8:	ldrmi	r4, [r5], #-1617	; 0xfffff9af
    4fec:			; <UNDEFINED> instruction: 0xf7ff4640
    4ff0:	strmi	pc, [r9, #2259]!	; 0x8d3
    4ff4:	stmdbmi	r7, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    4ff8:	strbmi	r2, [r0], -r1, lsl #4
    4ffc:			; <UNDEFINED> instruction: 0xf7ff4479
    5000:	andcs	pc, r1, #13303808	; 0xcb0000
    5004:	strbmi	r4, [r0], -r1, lsr #12
    5008:			; <UNDEFINED> instruction: 0xf8c6f7ff
    500c:	blcs	9631a0 <strspn@plt+0x961d3c>
    5010:	ldrtmi	sp, [r4], -pc, lsr #32
    5014:			; <UNDEFINED> instruction: 0xf109e61f
    5018:	ldmib	sp, {r0, r8, r9, fp}^
    501c:	ldrtmi	r0, [r2], -r1, lsl #2
    5020:			; <UNDEFINED> instruction: 0xf7ff465b
    5024:	stmdavc	r3, {r0, r1, r2, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    5028:			; <UNDEFINED> instruction: 0xf1b34604
    502c:	svclt	0x00180525
    5030:	blcs	e43c <strspn@plt+0xcfd8>
    5034:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
    5038:			; <UNDEFINED> instruction: 0xf43f2d00
    503c:	ldmdbmi	r6!, {r1, r3, r9, sl, fp, sp, pc}
    5040:	ldrbmi	r2, [r0], -r1, lsl #4
    5044:			; <UNDEFINED> instruction: 0xf7ff4479
    5048:			; <UNDEFINED> instruction: 0xf1b9f8a7
    504c:	blle	288c54 <strspn@plt+0x2877f0>
    5050:	strcs	r4, [r0, #-3634]	; 0xfffff1ce
    5054:	strcc	r4, [r1, #-1150]	; 0xfffffb82
    5058:	ldrtmi	r2, [r1], -r1, lsl #4
    505c:			; <UNDEFINED> instruction: 0xf7ff4650
    5060:	strmi	pc, [fp, #2203]!	; 0x89b
    5064:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5068:	blcs	e470 <strspn@plt+0xd00c>
    506c:	cfstrdge	mvd15, [r2, #508]!	; 0x1fc
    5070:	stmiavc	r1!, {r0, r4, r5, r6, r7, r8, sl, sp, lr, pc}
    5074:	sbcle	r2, ip, r0, lsl #18
    5078:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    507c:	ldmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5080:	bicle	r2, r6, r0, lsl #16
    5084:	ldrdcc	pc, [ip], #-139	; 0xffffff75
    5088:			; <UNDEFINED> instruction: 0xf8db4604
    508c:	mrrcne	0, 4, r2, r9, cr8
    5090:	subne	pc, ip, fp, asr #17
    5094:	ldrbpl	r2, [r1], #266	; 0x10a
    5098:	ldrbmi	r2, [r1], -r1, lsl #4
    509c:			; <UNDEFINED> instruction: 0xf7ff4640
    50a0:	adcmi	pc, r7, #8060928	; 0x7b0000
    50a4:	streq	pc, [r1], #-260	; 0xfffffefc
    50a8:			; <UNDEFINED> instruction: 0x4634d1f6
    50ac:	svclt	0x0000e5d3
    50b0:	andeq	r6, r1, r6, asr #8
    50b4:	andeq	r6, r1, r4, asr #8
    50b8:	andeq	r6, r1, lr, lsr r4
    50bc:	andeq	r3, r0, r8, lsl #6
    50c0:	andeq	r6, r1, sl, ror #6
    50c4:	andeq	r3, r0, r4, lsr #2
    50c8:	andeq	r6, r1, r8, lsr #6
    50cc:	strdeq	r3, [r0], -r6
    50d0:	strdeq	r6, [r1], -sl
    50d4:	andeq	r3, r0, r4, asr #3
    50d8:			; <UNDEFINED> instruction: 0x000162b4
    50dc:	muleq	r0, r0, r1
    50e0:	andeq	r6, r1, r8, lsl #4
    50e4:	andeq	r6, r1, sl, ror #3
    50e8:			; <UNDEFINED> instruction: 0x000161bc
    50ec:	andeq	r3, r0, lr, lsl #1
    50f0:	muleq	r1, r8, r1
    50f4:	andeq	r3, r0, r4, rrx
    50f8:	andeq	r6, r1, r0, asr #2
    50fc:	andeq	r3, r0, sl
    5100:	andeq	r3, r0, sl, lsr #4
    5104:			; <UNDEFINED> instruction: 0x00002fba
    5108:	andeq	r2, r0, r8, lsl #31
    510c:	muleq	r1, r4, r0
    5110:	andeq	r2, r0, r6, ror #30
    5114:	andeq	r2, r0, r8, lsr pc
    5118:	andeq	r3, r0, ip, asr #2
    511c:	andeq	r2, r0, r4, ror #29
    5120:	ldrdeq	r2, [r0], -lr
    5124:	svcmi	0x00f0e92d
    5128:	stc	6, cr4, [sp, #-524]!	; 0xfffffdf4
    512c:	ldrmi	r8, [r5], -r2, lsl #22
    5130:	beq	ff0434b4 <strspn@plt+0xff042050>
    5134:	bcs	ff0434b8 <strspn@plt+0xff042054>
    5138:			; <UNDEFINED> instruction: 0xf5ad4478
    513c:	addlt	r5, r1, r3, lsl #27
    5140:			; <UNDEFINED> instruction: 0xf50d930b
    5144:	stmpl	r2, {r1, r7, r8, r9, ip, lr}
    5148:	ldmdavs	r2, {r2, r3, r4, r8, r9, ip, sp}
    514c:			; <UNDEFINED> instruction: 0xf04f601a
    5150:			; <UNDEFINED> instruction: 0xf8df0200
    5154:	smlatbls	r3, r8, sl, r3
    5158:	movwls	r4, #29819	; 0x747b
    515c:			; <UNDEFINED> instruction: 0xf0002900
    5160:			; <UNDEFINED> instruction: 0xf8df8472
    5164:			; <UNDEFINED> instruction: 0x21004a9c
    5168:			; <UNDEFINED> instruction: 0xf104447c
    516c:	andls	r0, r4, r0, lsl r0
    5170:			; <UNDEFINED> instruction: 0xf840f7ff
    5174:	stccs	8, cr9, [r0, #-16]
    5178:	ldrthi	pc, [ip], #-0	; <UNPREDICTABLE>
    517c:	bcc	fe143500 <strspn@plt+0xfe14209c>
    5180:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5184:			; <UNDEFINED> instruction: 0xf8bb60e3
    5188:			; <UNDEFINED> instruction: 0xf1b8801c
    518c:	rsbsle	r0, r1, r0, lsl #30
    5190:	bcc	1d43514 <strspn@plt+0x1d420b0>
    5194:			; <UNDEFINED> instruction: 0xf8df2400
    5198:			; <UNDEFINED> instruction: 0xf8dfaa74
    519c:	ldrbtmi	r9, [fp], #-2676	; 0xfffff58c
    51a0:	movwls	r4, #21754	; 0x54fa
    51a4:	strls	r4, [r4], #-1273	; 0xfffffb07
    51a8:	sub	r9, r1, r6, lsl #8
    51ac:	ldrsbtne	pc, [r8], -sl	; <UNPREDICTABLE>
    51b0:	stmdbcs	r1, {r1, r5, r7}
    51b4:			; <UNDEFINED> instruction: 0xf8dad059
    51b8:			; <UNDEFINED> instruction: 0xf852203c
    51bc:	stccs	0, cr5, [fp, #-144]!	; 0xffffff70
    51c0:	ldrdeq	fp, [sl], r8	; <UNPREDICTABLE>
    51c4:			; <UNDEFINED> instruction: 0xf8bbdd3b
    51c8:			; <UNDEFINED> instruction: 0xf8db2022
    51cc:	bl	fea09234 <strspn@plt+0xfea07dd0>
    51d0:	bne	fea859e0 <strspn@plt+0xfea8457c>
    51d4:	eorvc	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    51d8:	andcs	r4, r0, r9, lsr #12
    51dc:	mrc2	7, 4, pc, cr4, cr14, {7}
    51e0:	tstlt	r0, #6291456	; 0x600000
    51e4:	ldrdcs	pc, [r0], -r9	; <UNPREDICTABLE>
    51e8:	stmdble	ip!, {r0, r9, fp, sp}
    51ec:	strtmi	r9, [r9], -r3, lsl #22
    51f0:	ldrmi	r2, [r8, r0]
    51f4:	andsle	r1, r6, r2, asr #24
    51f8:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
    51fc:	ldrtmi	r9, [r9], -r4
    5200:	andseq	pc, r4, #268435460	; 0x10000004
    5204:			; <UNDEFINED> instruction: 0xf7fc4640
    5208:	blls	13f2d0 <strspn@plt+0x13de6c>
    520c:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    5210:	blls	1a553c <strspn@plt+0x1a40d8>
    5214:	adcmi	r3, fp, #4194304	; 0x400000
    5218:	qasxmi	fp, fp, r8
    521c:	strbmi	r9, [r0], -r6, lsl #6
    5220:			; <UNDEFINED> instruction: 0xf7ff9604
    5224:			; <UNDEFINED> instruction: 0xf8bbfa9d
    5228:	strcc	r8, [r1], #-28	; 0xffffffe4
    522c:	stmdble	r5!, {r5, r7, r8, sl, lr}
    5230:	ldmible	fp!, {r0, r1, r3, r5, sl, fp, sp}
    5234:	stccs	6, cr4, [fp, #-148]!	; 0xffffff6c
    5238:	ldrdeq	fp, [sl], r8	; <UNPREDICTABLE>
    523c:	blls	17c550 <strspn@plt+0x17b0ec>
    5240:	stmpl	pc, {r0, r3, r4, r6, r7, r9, fp, sp, lr}	; <UNPREDICTABLE>
    5244:			; <UNDEFINED> instruction: 0xf8d9e7c8
    5248:	bcs	cd330 <strspn@plt+0xcbecc>
    524c:			; <UNDEFINED> instruction: 0xf8dfd0ce
    5250:	blls	1cf968 <strspn@plt+0x1ce504>
    5254:	ldmdavc	r2, {r1, r3, r4, r7, fp, ip, lr}
    5258:	bicle	r2, r7, r0, lsl #20
    525c:	bcs	13e334c <strspn@plt+0x13e1ee8>
    5260:	ldmdavc	sl!, {r2, r6, r7, r8, ip, lr, pc}^
    5264:	bicle	r2, r1, r4, asr sl
    5268:	blls	17f1ec <strspn@plt+0x17dd88>
    526c:	bvs	ff656b08 <strspn@plt+0xff6556a4>
    5270:	ldr	r5, [r1, pc, lsl #17]!
    5274:	andshi	pc, r0, sp, asr #17
    5278:	andshi	pc, r8, sp, asr #17
    527c:	ldmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5280:	ldmibcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5284:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    5288:	ldmdavs	r3, {r0, r3, r4, r6, r7, fp, sp, lr}
    528c:			; <UNDEFINED> instruction: 0xf0004299
    5290:	ldmvs	r3, {r1, r2, r3, r7, r8, r9, pc}
    5294:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    5298:			; <UNDEFINED> instruction: 0xf8bb8091
    529c:			; <UNDEFINED> instruction: 0x463c701e
    52a0:			; <UNDEFINED> instruction: 0xf0002f00
    52a4:			; <UNDEFINED> instruction: 0xf8df80c4
    52a8:			; <UNDEFINED> instruction: 0xf8df3978
    52ac:			; <UNDEFINED> instruction: 0xf8dfa978
    52b0:	ldrbtmi	r9, [fp], #-2424	; 0xfffff688
    52b4:	movwcs	r9, #776	; 0x308
    52b8:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    52bc:	movwls	r4, #22045	; 0x561d
    52c0:			; <UNDEFINED> instruction: 0xf8dae064
    52c4:	adceq	r1, fp, r8, lsr r0
    52c8:			; <UNDEFINED> instruction: 0xf0002901
    52cc:			; <UNDEFINED> instruction: 0xf8da809e
    52d0:			; <UNDEFINED> instruction: 0xf8533040
    52d4:	stccs	0, cr4, [r6], #-148	; 0xffffff6c
    52d8:	ldrdeq	fp, [r3], r8	; <UNPREDICTABLE>
    52dc:			; <UNDEFINED> instruction: 0xf8bbdd5d
    52e0:			; <UNDEFINED> instruction: 0xf8bb3024
    52e4:	bne	ffec5374 <strspn@plt+0xffec3f10>
    52e8:			; <UNDEFINED> instruction: 0x1018f8db
    52ec:	strmi	r1, [r3], #-2787	; 0xfffff51d
    52f0:	eorhi	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    52f4:	andcs	r4, r1, r1, lsr #12
    52f8:	mcr2	7, 0, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    52fc:	stmdacs	r0, {r1, r2, r9, sl, lr}
    5300:			; <UNDEFINED> instruction: 0xf8d9d041
    5304:	blcs	5138c <strspn@plt+0x4ff28>
    5308:	blls	fb894 <strspn@plt+0xfa430>
    530c:	andcs	r4, r1, r1, lsr #12
    5310:	mulcc	r1, r8, r7
    5314:			; <UNDEFINED> instruction: 0xf8dbd035
    5318:	svcge	0x0012300c
    531c:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    5320:	andhi	pc, r0, sp, asr #17
    5324:	blle	198ff2c <strspn@plt+0x198eac8>
    5328:	stmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    532c:	andseq	pc, r4, #268435460	; 0x10000004
    5330:	ldrtmi	r2, [r8], -r1, lsl #2
    5334:			; <UNDEFINED> instruction: 0xf7fc447b
    5338:			; <UNDEFINED> instruction: 0x4638e81a
    533c:	svc	0x00f2f7fb
    5340:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5344:	ldrdcs	pc, [ip], -fp
    5348:			; <UNDEFINED> instruction: 0xf852447b
    534c:	bvs	6c93e4 <strspn@plt+0x6c7f80>
    5350:	svclt	0x00182b02
    5354:	ldrtmi	r2, [r8], #-2559	; 0xfffff601
    5358:	andshi	pc, r3, #0, 6
    535c:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5360:	tstls	r0, fp, ror r4
    5364:	rscscc	pc, pc, #79	; 0x4f
    5368:	strcc	r2, [r1], #-257	; 0xfffffeff
    536c:	svc	0x00fef7fb
    5370:	adcmi	r9, r3, #5120	; 0x1400
    5374:	qasxmi	fp, r3, r8
    5378:	ldrtmi	r9, [r8], -r5, lsl #6
    537c:			; <UNDEFINED> instruction: 0xf7ff9604
    5380:			; <UNDEFINED> instruction: 0xf8bbf9ef
    5384:	strcc	r7, [r1, #-30]	; 0xffffffe2
    5388:	stmdble	r4, {r0, r1, r2, r3, r5, r7, r9, lr}^
    538c:	ldmible	r8, {r1, r2, r5, r8, sl, fp, sp}
    5390:	stccs	6, cr4, [r6], #-176	; 0xffffff50
    5394:	ldrdeq	fp, [r3], r8	; <UNPREDICTABLE>
    5398:	bls	23c624 <strspn@plt+0x23b1c0>
    539c:			; <UNDEFINED> instruction: 0xf8516b11
    53a0:	str	r8, [r7, r3]!
    53a4:	movweq	lr, #2984	; 0xba8
    53a8:	stmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    53ac:	orrpl	pc, r0, #12582912	; 0xc00000
    53b0:	ldrbtmi	r2, [r9], #-514	; 0xfffffdfe
    53b4:			; <UNDEFINED> instruction: 0xf7fb3314
    53b8:	ldr	lr, [r0, -r4, asr #30]!
    53bc:			; <UNDEFINED> instruction: 0xff34f7fe
    53c0:			; <UNDEFINED> instruction: 0x701ef8bb
    53c4:			; <UNDEFINED> instruction: 0xf47f2f00
    53c8:	ldrtmi	sl, [ip], -lr, ror #30
    53cc:			; <UNDEFINED> instruction: 0xf8d9e025
    53d0:	blcs	d14b8 <strspn@plt+0xd0054>
    53d4:			; <UNDEFINED> instruction: 0xf8dfd099
    53d8:	bls	1d34d0 <strspn@plt+0x1d206c>
    53dc:	ldmdavc	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    53e0:	orrsle	r2, r2, r0, lsl #22
    53e4:	mulcc	r0, r8, r8
    53e8:	orrle	r2, lr, pc, asr #22
    53ec:	mulcc	r1, r8, r8
    53f0:	orrle	r2, sl, r4, asr fp
    53f4:			; <UNDEFINED> instruction: 0xf8dfe7c7
    53f8:	vadd.i8	<illegal reg q9.5>, <illegal reg q0.5>, q2
    53fc:			; <UNDEFINED> instruction: 0x46380214
    5400:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    5404:	svc	0x00b2f7fb
    5408:	bls	23f2ec <strspn@plt+0x23de88>
    540c:	blvs	456cc4 <strspn@plt+0x455860>
    5410:	andhi	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    5414:	blls	17f1d4 <strspn@plt+0x17dd70>
    5418:			; <UNDEFINED> instruction: 0xf8df005c
    541c:			; <UNDEFINED> instruction: 0xf8df2824
    5420:	ldrbtmi	r3, [sl], #-2084	; 0xfffff7dc
    5424:	ldmvs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5428:	addsmi	r6, sl, #1769472	; 0x1b0000
    542c:			; <UNDEFINED> instruction: 0xf8dfd007
    5430:	ldrbtmi	r3, [fp], #-2072	; 0xfffff7e8
    5434:	blcs	5f6a8 <strspn@plt+0x5e244>
    5438:			; <UNDEFINED> instruction: 0xf7fedd01
    543c:			; <UNDEFINED> instruction: 0xf8dbfef5
    5440:			; <UNDEFINED> instruction: 0xf7fb0000
    5444:	blls	1c120c <strspn@plt+0x1bfda8>
    5448:	ldrmi	r4, [ip], #-1028	; 0xfffffbfc
    544c:	movweq	pc, #53508	; 0xd104	; <UNPREDICTABLE>
    5450:	strbeq	r9, [r3, r5, lsl #6]!
    5454:			; <UNDEFINED> instruction: 0xf104bf5c
    5458:	movwls	r0, #21262	; 0x530e
    545c:	ubfxcc	pc, pc, #17, #13
    5460:	bvs	6d6654 <strspn@plt+0x6d51f0>
    5464:			; <UNDEFINED> instruction: 0xf0002b02
    5468:			; <UNDEFINED> instruction: 0xf8bb8280
    546c:			; <UNDEFINED> instruction: 0xf1b88020
    5470:			; <UNDEFINED> instruction: 0xf0000f00
    5474:			; <UNDEFINED> instruction: 0xf8df8110
    5478:	strcs	r2, [r0], #-2008	; 0xfffff828
    547c:			; <UNDEFINED> instruction: 0x37d4f8df
    5480:	msrne	(UNDEF: 101), r6
    5484:	andls	r4, sl, #2046820352	; 0x7a000000
    5488:	subcc	r4, r8, #2063597568	; 0x7b000000
    548c:	vqdmlal.s<illegal width 8>	<illegal reg q9.5>, d0, d0[2]
    5490:	mcr	1, 0, r0, cr8, cr13, {1}
    5494:	strls	r2, [r6], #-2576	; 0xfffff5f0
    5498:	bcc	fe440cc0 <strspn@plt+0xfe43f85c>
    549c:			; <UNDEFINED> instruction: 0xf646910c
    54a0:	vqdmlal.s<illegal width 8>	<illegal reg q10.5>, d0, d1[6]
    54a4:	movwls	r0, #54077	; 0xd33d
    54a8:			; <UNDEFINED> instruction: 0xf8dfe07b
    54ac:	ldrbtmi	r3, [fp], #-1964	; 0xfffff854
    54b0:	bcs	60320 <strspn@plt+0x5eebc>
    54b4:	msrhi	CPSR_x, r0
    54b8:			; <UNDEFINED> instruction: 0xf8536c5b
    54bc:			; <UNDEFINED> instruction: 0xf5baa006
    54c0:	b	13e5404 <strspn@plt+0x13e3fa0>
    54c4:	blle	1d86ef4 <strspn@plt+0x1d85a90>
    54c8:	strhtcc	pc, [r6], -fp	; <UNPREDICTABLE>
    54cc:	strhtcs	pc, [r4], -fp	; <UNPREDICTABLE>
    54d0:	movweq	lr, #15272	; 0x3ba8
    54d4:	strhtne	pc, [r2], -fp	; <UNPREDICTABLE>
    54d8:	movweq	lr, #15274	; 0x3baa
    54dc:			; <UNDEFINED> instruction: 0xf8db4413
    54e0:	strmi	r2, [fp], #-24	; 0xffffffe8
    54e4:	eorls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    54e8:	andcs	r4, r2, r1, asr r6
    54ec:	stc2	7, cr15, [ip, #-1016]	; 0xfffffc08
    54f0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    54f4:			; <UNDEFINED> instruction: 0xf8dfd052
    54f8:			; <UNDEFINED> instruction: 0xf8db0764
    54fc:	ldrbtmi	r3, [r8], #-16
    5500:	bvs	4bb70 <strspn@plt+0x4a70c>
    5504:	stmdbcs	r1, {r0, r1, r2, r3, r4, r7, r8, fp, ip, lr}
    5508:	stmdbcs	r2, {r2, r3, r4, r6, r8, fp, ip, lr, pc}
    550c:	andcc	lr, r8, #3358720	; 0x334000
    5510:	strbmi	sp, [r8], -r4, lsr #2
    5514:	svc	0x0006f7fb
    5518:	ldmdale	pc!, {r1, fp, sp}	; <UNPREDICTABLE>
    551c:	bls	26c144 <strspn@plt+0x26ace0>
    5520:	ldrsbne	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
    5524:	tstcc	r3, r1, lsl #18
    5528:			; <UNDEFINED> instruction: 0xf8d3d904
    552c:	stmdbcc	r1, {r4, r5, r7, r8, ip}
    5530:	stmdale	r9, {r0, r1, r8, ip, sp}
    5534:	cmneq	ip, r3, lsl #2	; <UNPREDICTABLE>
    5538:			; <UNDEFINED> instruction: 0xf000428a
    553c:			; <UNDEFINED> instruction: 0xf10381fb
    5540:	addmi	r0, sl, #168, 2	; 0x2a
    5544:	andhi	pc, r3, #0
    5548:			; <UNDEFINED> instruction: 0x109cf8d3
    554c:	tstcc	r3, r1, lsl #18
    5550:			; <UNDEFINED> instruction: 0xf103d804
    5554:	addmi	r0, sl, #156, 2	; 0x27
    5558:	sbcshi	pc, sl, #0
    555c:	ldrbmi	r9, [r1], -r3, lsl #22
    5560:			; <UNDEFINED> instruction: 0xf10d2002
    5564:	ldrmi	r0, [r8, r8, asr #16]
    5568:	cdpne	3, 7, cr2, cr9, cr0, {0}
    556c:	subcc	pc, r8, sp, lsl #17
    5570:			; <UNDEFINED> instruction: 0xf0003001
    5574:	smlabtcc	r3, r0, r0, r8
    5578:			; <UNDEFINED> instruction: 0xf8dfd937
    557c:	vmax.s8	<illegal reg q9.5>, <illegal reg q8.5>, q10
    5580:	tstcs	r1, r4, lsl r2
    5584:	ldrbtmi	r4, [fp], #-1600	; 0xfffff9c0
    5588:	andls	pc, r0, sp, asr #17
    558c:			; <UNDEFINED> instruction: 0xf7fb9504
    5590:	strbmi	lr, [r0], -lr, ror #29
    5594:			; <UNDEFINED> instruction: 0xf8e4f7ff
    5598:	strhthi	pc, [r0], -fp	; <UNPREDICTABLE>
    559c:	strmi	r3, [r0, #1025]!	; 0x401
    55a0:			; <UNDEFINED> instruction: 0xf5b4d974
    55a4:	b	13e54e8 <strspn@plt+0x13e4084>
    55a8:			; <UNDEFINED> instruction: 0xf4ff0684
    55ac:			; <UNDEFINED> instruction: 0x46a2af7e
    55b0:	svcvc	0x00cff5ba
    55b4:			; <UNDEFINED> instruction: 0xf8dfda88
    55b8:	ldrbtmi	r3, [fp], #-1708	; 0xfffff954
    55bc:			; <UNDEFINED> instruction: 0xf8536b5b
    55c0:	ldr	r9, [r1, r6]
    55c4:	blcs	e03d8 <strspn@plt+0xdef74>
    55c8:			; <UNDEFINED> instruction: 0xf8dfd0c8
    55cc:	bls	1d2ef4 <strspn@plt+0x1d1a90>
    55d0:	ldmdavc	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    55d4:	bicle	r2, r1, r0, lsl #22
    55d8:	mulcc	r0, r9, r8
    55dc:			; <UNDEFINED> instruction: 0xd1bd2b4f
    55e0:	mulcc	r1, r9, r8
    55e4:			; <UNDEFINED> instruction: 0xd1b92b54
    55e8:	bls	2bf550 <strspn@plt+0x2be0ec>
    55ec:	bvs	46b60c <strspn@plt+0x46a1a8>
    55f0:	andeq	pc, r1, #-2147483646	; 0x80000002
    55f4:	svclt	0x00384290
    55f8:	mcrne	6, 4, r4, cr10, cr0, {0}
    55fc:	andls	r2, r6, r1, lsl #20
    5600:			; <UNDEFINED> instruction: 0xf50dd97e
    5604:	blx	fec5a41c <strspn@plt+0xfec58fb8>
    5608:	ldrtmi	pc, [r8], -r1, lsl #3	; <UNPREDICTABLE>
    560c:	stmdbeq	r9, {r2, r4, r8, r9, ip, sp}^
    5610:			; <UNDEFINED> instruction: 0xf7fb681a
    5614:	movwcs	lr, #3814	; 0xee6
    5618:	pkhbtmi	r4, r0, r9, lsl #12
    561c:	beq	440e84 <strspn@plt+0x43fa20>
    5620:	stc2l	7, cr15, [r8, #1016]!	; 0x3f8
    5624:	beq	440e8c <strspn@plt+0x43fa28>
    5628:			; <UNDEFINED> instruction: 0xf7fe4649
    562c:			; <UNDEFINED> instruction: 0xf8dffde3
    5630:	mrc	6, 0, r1, cr8, cr8, {1}
    5634:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    5638:	ldc2l	7, cr15, [ip, #1016]	; 0x3f8
    563c:			; <UNDEFINED> instruction: 0xf8929a0a
    5640:	tstlt	fp, r4, lsr #32
    5644:	blcs	5fe98 <strspn@plt+0x5ea34>
    5648:	eorhi	pc, r9, #64, 4
    564c:	beq	fe440eb4 <strspn@plt+0xfe43fa50>
    5650:			; <UNDEFINED> instruction: 0xf7fe4641
    5654:	ldrtmi	pc, [r8], -pc, asr #27	; <UNPREDICTABLE>
    5658:			; <UNDEFINED> instruction: 0xf7fb9504
    565c:			; <UNDEFINED> instruction: 0xf8dfee64
    5660:	bls	152e98 <strspn@plt+0x151a34>
    5664:	andcc	r4, r1, fp, ror r4
    5668:	cfldrsvs	mvf4, [r8], {2}
    566c:			; <UNDEFINED> instruction: 0xf7ff9205
    5670:			; <UNDEFINED> instruction: 0xf8dbf877
    5674:	ldmibpl	fp, {r4, ip, sp}
    5678:			; <UNDEFINED> instruction: 0xd00242bb
    567c:			; <UNDEFINED> instruction: 0xf7fb4638
    5680:			; <UNDEFINED> instruction: 0xf8bbeda4
    5684:	strcc	r8, [r1], #-32	; 0xffffffe0
    5688:	stmle	sl, {r5, r7, r8, sl, lr}
    568c:	andcc	lr, r5, #3620864	; 0x374000
    5690:	movteq	lr, #11011	; 0x2b03
    5694:			; <UNDEFINED> instruction: 0xf8df9305
    5698:	ldrbtmi	r3, [fp], #-1496	; 0xfffffa28
    569c:	blcs	9f710 <strspn@plt+0x9e2ac>
    56a0:	orrhi	pc, ip, r0
    56a4:			; <UNDEFINED> instruction: 0xf0002b03
    56a8:	blls	125e18 <strspn@plt+0x1249b4>
    56ac:			; <UNDEFINED> instruction: 0xf0402b00
    56b0:			; <UNDEFINED> instruction: 0xf50d80b2
    56b4:	tstcc	r0, #132, 6	; 0x10000002
    56b8:	ldmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
    56bc:	ldrcc	pc, [r4, #2271]!	; 0x8df
    56c0:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    56c4:	mcr	7, 1, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    56c8:			; <UNDEFINED> instruction: 0xf8df9005
    56cc:			; <UNDEFINED> instruction: 0xf50d15ac
    56d0:			; <UNDEFINED> instruction: 0xf8df5382
    56d4:	tstcc	ip, #36, 10	; 0x9000000
    56d8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    56dc:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    56e0:			; <UNDEFINED> instruction: 0xf0404051
    56e4:	stmdals	r5, {r2, r7, r9, pc}
    56e8:	cfstr32pl	mvfx15, [r3, #52]	; 0x34
    56ec:	ldc	0, cr11, [sp], #4
    56f0:	pop	{r1, r8, r9, fp, pc}
    56f4:	strdcc	r8, [r3, -r0]
    56f8:	ldr	sp, [sl, r3, asr #17]!
    56fc:	ldrb	r4, [sl, -r2, lsr #13]
    5700:	orrpl	pc, r4, #54525952	; 0x3400000
    5704:	ldrtmi	r2, [r8], -r1, lsl #2
    5708:	ldmdavs	sl, {r2, r4, r8, r9, ip, sp}
    570c:	mcr	7, 3, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    5710:	svcvc	0x00cff5ba
    5714:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5718:			; <UNDEFINED> instruction: 0xf0804601
    571c:			; <UNDEFINED> instruction: 0xf8df80b9
    5720:	ldrbtmi	r3, [fp], #-1372	; 0xfffffaa4
    5724:	beq	12c0338 <strspn@plt+0x12beed4>
    5728:	stmcs	ip, {r1, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    572c:	tstls	r8, r8, asr #12
    5730:	ldcl	7, cr15, [ip, #-1004]	; 0xfffffc14
    5734:	stmdacs	r0, {r1, r7, r9, sl, lr}
    5738:	adcshi	pc, sp, r0
    573c:			; <UNDEFINED> instruction: 0xf7fb4648
    5740:			; <UNDEFINED> instruction: 0x4680edf2
    5744:			; <UNDEFINED> instruction: 0xf7fb4650
    5748:			; <UNDEFINED> instruction: 0xf108edee
    574c:	andcs	r0, r1, #1073741824	; 0x40000000
    5750:	strbmi	r4, [r8], -r5, lsl #12
    5754:			; <UNDEFINED> instruction: 0xf7fe4429
    5758:			; <UNDEFINED> instruction: 0xf8dffd8f
    575c:	cfstr64ne	mvdx0, [r9], #-144	; 0xffffff70
    5760:	ldrbtmi	r2, [r8], #-514	; 0xfffffdfe
    5764:	stc2	7, cr15, [r8, #1016]	; 0x3f8
    5768:	ldrbmi	r4, [r0], -r9, lsr #12
    576c:			; <UNDEFINED> instruction: 0xf7fe2204
    5770:	ldrtmi	pc, [r8], -r3, lsl #27	; <UNPREDICTABLE>
    5774:	ldcl	7, cr15, [r6, #1004]	; 0x3ec
    5778:	andcc	r9, r1, r5, lsl #22
    577c:	movwls	r4, #21507	; 0x5403
    5780:	movwcs	lr, #34679	; 0x8777
    5784:	stceq	0, cr15, [r1], {79}	; 0x4f
    5788:	vpmax.s8	d15, d3, d12
    578c:	mnfeqdp	f7, f2
    5790:	movwle	r4, #13681	; 0x3571
    5794:	addsmi	r3, r1, #16, 4
    5798:	cmphi	lr, r0, asr #1	; <UNPREDICTABLE>
    579c:	blcs	8123a8 <strspn@plt+0x810f44>
    57a0:			; <UNDEFINED> instruction: 0xf8dfd1f2
    57a4:	ldrbtmi	r3, [fp], #-1248	; 0xfffffb20
    57a8:			; <UNDEFINED> instruction: 0xf8dfe5db
    57ac:			; <UNDEFINED> instruction: 0x460c34dc
    57b0:			; <UNDEFINED> instruction: 0xf50d7039
    57b4:	ldrbtmi	r5, [fp], #-644	; 0xfffffd7c
    57b8:			; <UNDEFINED> instruction: 0x46303214
    57bc:	bvs	67100c <strspn@plt+0x66fba8>
    57c0:	blx	fec5f810 <strspn@plt+0xfec5e3ac>
    57c4:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
    57c8:	mcr	7, 0, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    57cc:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    57d0:			; <UNDEFINED> instruction: 0x4607447b
    57d4:	muleq	r3, r3, r8
    57d8:			; <UNDEFINED> instruction: 0xf8ad9012
    57dc:	ldmdavc	fp!, {r2, r3, r6, ip}
    57e0:			; <UNDEFINED> instruction: 0x4630b1b3
    57e4:	ldc	7, cr15, [lr, #1004]	; 0x3ec
    57e8:	ldrtmi	r4, [r8], -r5, lsl #12
    57ec:	ldc	7, cr15, [sl, #1004]	; 0x3ec
    57f0:	andseq	pc, r3, #268435460	; 0x10000004
    57f4:	stmdane	fp!, {r0, r3, r4, r5, r9, sl, lr}
    57f8:	addsmi	r3, r3, #67108864	; 0x4000000
    57fc:	orrpl	pc, r0, #826277888	; 0x31400000
    5800:	andeq	pc, r1, #0, 2
    5804:	ldrtpl	fp, [ip], #-3976	; 0xfffff078
    5808:	ldmdbne	r0!, {r2, r4, r8, r9, ip, sp}^
    580c:	ldc	7, cr15, [r8, #-1004]	; 0xfffffc14
    5810:			; <UNDEFINED> instruction: 0xf7fe4630
    5814:			; <UNDEFINED> instruction: 0xf8dfffa5
    5818:	ldrbtmi	r3, [fp], #-1144	; 0xfffffb88
    581c:	tstlt	sl, sl, asr pc
    5820:	blcs	25494 <strspn@plt+0x24030>
    5824:	svcge	0x0045f47f
    5828:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    582c:	ldmdbvs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5830:			; <UNDEFINED> instruction: 0xf67f2b01
    5834:	ldmdbvs	r1, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, pc}
    5838:			; <UNDEFINED> instruction: 0xf81418cc
    583c:	stmdacs	r9, {r0, sl, fp}
    5840:	teqhi	r4, r0	; <UNPREDICTABLE>
    5844:			; <UNDEFINED> instruction: 0xf67f2b03
    5848:	ldmdacs	sl!, {r2, r4, r5, r8, r9, sl, fp, sp, pc}
    584c:	svcge	0x0031f47f
    5850:	stceq	8, cr15, [r2], {20}
    5854:			; <UNDEFINED> instruction: 0xf47f2809
    5858:			; <UNDEFINED> instruction: 0xf814af2c
    585c:	stmdacs	sl, {r0, r1, sl, fp}
    5860:	svcge	0x0027f47f
    5864:	stmiane	r8, {r2, r8, r9, fp, ip, sp}^
    5868:	ldmdbcs	ip, {r0, r3, r6, r7, sl, fp, ip, lr}^
    586c:	svcge	0x0021f47f
    5870:	andcs	r6, r0, #-1073741804	; 0xc0000014
    5874:	strtcc	pc, [r0], #-2271	; 0xfffff721
    5878:	ldrbtmi	r7, [fp], #-2
    587c:	ldrne	pc, [ip], #-2271	; 0xfffff721
    5880:	andseq	pc, r0, r3, lsl #2
    5884:	ldrbtmi	r6, [r9], #-2202	; 0xfffff766
    5888:			; <UNDEFINED> instruction: 0xf7fe60da
    588c:			; <UNDEFINED> instruction: 0xe710fcb3
    5890:	bcs	1ae38a0 <strspn@plt+0x1ae243c>
    5894:	ldrmi	fp, [sl], -r8, lsl #30
    5898:	svcge	0x0048f43f
    589c:			; <UNDEFINED> instruction: 0xf7ff9008
    58a0:	stmdbls	r8, {r0, r2, r7, r8, fp, ip, sp, lr, pc}
    58a4:	strmi	r9, [r2], -r8, lsl #2
    58a8:			; <UNDEFINED> instruction: 0xf7fb4648
    58ac:	strmi	lr, [r2], r0, lsr #25
    58b0:			; <UNDEFINED> instruction: 0xf47f2800
    58b4:	blmi	ffeb15c8 <strspn@plt+0xffeb0164>
    58b8:	ldrbtmi	r9, [fp], #-2312	; 0xfffff6f8
    58bc:	blcs	e0130 <strspn@plt+0xdeccc>
    58c0:	cmphi	r4, r0	; <UNPREDICTABLE>
    58c4:	blcs	2c4f8 <strspn@plt+0x2b094>
    58c8:	mrcge	4, 6, APSR_nzcv, cr11, cr15, {3}
    58cc:	tstls	r4, r8, asr #12
    58d0:	stc	7, cr15, [r8, #-1004]!	; 0xfffffc14
    58d4:	strbmi	r9, [r2], -r4, lsl #18
    58d8:	cdpeq	2, 1, cr15, cr2, cr1, {2}
    58dc:	stclne	6, cr4, [r3], {140}	; 0x8c
    58e0:			; <UNDEFINED> instruction: 0xf81c9304
    58e4:			; <UNDEFINED> instruction: 0xf8883b01
    58e8:	stmiblt	r3, {ip, sp}^
    58ec:	blcs	173dcb4 <strspn@plt+0x173c850>
    58f0:	rschi	pc, r3, r0
    58f4:			; <UNDEFINED> instruction: 0x46614653
    58f8:			; <UNDEFINED> instruction: 0x461a4692
    58fc:			; <UNDEFINED> instruction: 0xf04f468c
    5900:			; <UNDEFINED> instruction: 0xf88a0300
    5904:	bl	fe891910 <strspn@plt+0xfe8904ac>
    5908:			; <UNDEFINED> instruction: 0xf81c0008
    590c:			; <UNDEFINED> instruction: 0xf88a3b01
    5910:	blcs	1191c <strspn@plt+0x104b8>
    5914:	sbcshi	pc, r9, r0
    5918:	vqrshl.u8	q2, q8, q0
    591c:	blcs	ea5e30 <strspn@plt+0xea49cc>
    5920:	beq	81d30 <strspn@plt+0x808cc>
    5924:			; <UNDEFINED> instruction: 0xf04fd1e3
    5928:	subsvc	r0, r3, ip, asr r1
    592c:	andcc	r7, r2, #17
    5930:	strb	r4, [r3, r1, ror #12]!
    5934:	stmdbcs	r0, {r0, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr}
    5938:	mcrge	4, 0, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    593c:	ldmdage	r2, {r0, r2, r3, r8, r9, fp, ip, pc}
    5940:	tstls	r2, #4, 10	; 0x1000000
    5944:			; <UNDEFINED> instruction: 0xff0cf7fe
    5948:	strhthi	pc, [r0], -fp	; <UNPREDICTABLE>
    594c:			; <UNDEFINED> instruction: 0xf8d3e626
    5950:	stmdbcs	r0, {r3, r5, r7, ip}
    5954:	cfldrdge	mvd15, [r8, #508]!	; 0x1fc
    5958:	ldmdage	r2, {r2, r3, r8, r9, fp, ip, pc}
    595c:	tstls	r2, #4, 10	; 0x1000000
    5960:	mrc2	7, 7, pc, cr14, cr14, {7}
    5964:	strhthi	pc, [r0], -fp	; <UNPREDICTABLE>
    5968:			; <UNDEFINED> instruction: 0xf8dbe618
    596c:			; <UNDEFINED> instruction: 0xf8d44010
    5970:	cdpne	6, 6, cr5, cr11, cr12, {1}
    5974:			; <UNDEFINED> instruction: 0xf63f3303
    5978:			; <UNDEFINED> instruction: 0xf8d4ad78
    597c:	cdpne	0, 4, cr0, cr3, cr8, {6}
    5980:	stmdale	r5, {r0, r1, r8, r9, ip, sp}
    5984:			; <UNDEFINED> instruction: 0xf7fb4629
    5988:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    598c:	msrhi	CPSR_sx, r0
    5990:	ldrdeq	pc, [ip, #132]!	; 0x84
    5994:	movwcc	r1, #15939	; 0x3e43
    5998:	stclge	6, cr15, [r7, #-252]!	; 0xffffff04
    599c:			; <UNDEFINED> instruction: 0xf7fb4629
    59a0:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    59a4:	cfstrdge	mvd15, [r1, #-508]!	; 0xfffffe04
    59a8:	mvneq	pc, r4, asr #17
    59ac:			; <UNDEFINED> instruction: 0xf8bbe55d
    59b0:			; <UNDEFINED> instruction: 0x463c701e
    59b4:			; <UNDEFINED> instruction: 0xf47f2f00
    59b8:	strb	sl, [r0, #-3190]	; 0xfffff38a
    59bc:			; <UNDEFINED> instruction: 0x3010f8db
    59c0:			; <UNDEFINED> instruction: 0x266cf8d3
    59c4:	tstcc	r3, r1, asr lr
    59c8:	adcshi	pc, sl, r0, asr #4
    59cc:			; <UNDEFINED> instruction: 0x3670f8d3
    59d0:	andcc	r1, r3, #1440	; 0x5a0
    59d4:	mcrge	6, 3, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    59d8:	movwls	sl, #3602	; 0xe12
    59dc:	andseq	pc, r4, #268435460	; 0x10000004
    59e0:			; <UNDEFINED> instruction: 0x21014bb0
    59e4:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
    59e8:	stcl	7, cr15, [r0], {251}	; 0xfb
    59ec:			; <UNDEFINED> instruction: 0xf7fe4630
    59f0:			; <UNDEFINED> instruction: 0xe710feb7
    59f4:	ldrdne	pc, [r0], -fp
    59f8:	blx	fff439fa <strspn@plt+0xfff42596>
    59fc:	orrpl	pc, r4, #54525952	; 0x3400000
    5a00:	ldmdavs	fp, {r4, r8, r9, ip, sp}
    5a04:	stmdbvs	r2!, {r0, r1, r4, r6, r8, fp, ip, sp, pc}
    5a08:	teqlt	fp, r3, lsl r8
    5a0c:	blcs	e8df08 <strspn@plt+0xe8caa4>
    5a10:	andsvc	fp, r1, r8, lsl #30
    5a14:	svccc	0x0001f812
    5a18:	mvnsle	r2, r0, lsl #22
    5a1c:	vstmiami	r3!, {d4-d20}
    5a20:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
    5a24:			; <UNDEFINED> instruction: 0xf1046859
    5a28:			; <UNDEFINED> instruction: 0xf7fe0010
    5a2c:	blmi	fe8449c0 <strspn@plt+0xfe84355c>
    5a30:	ldrbtmi	r6, [fp], #-2402	; 0xfffff69e
    5a34:	smlalvs	r6, r2, fp, r8
    5a38:			; <UNDEFINED> instruction: 0xf77f2b01
    5a3c:			; <UNDEFINED> instruction: 0xf7feaba4
    5a40:			; <UNDEFINED> instruction: 0xf7fffbf3
    5a44:	blmi	fe6f48cc <strspn@plt+0xfe6f3468>
    5a48:	ldrbtmi	r4, [fp], #-2715	; 0xfffff565
    5a4c:	andls	r4, r3, #2046820352	; 0x7a000000
    5a50:	andlt	pc, r4, r3, asr #17
    5a54:	bllt	fe183a58 <strspn@plt+0xfe1825f4>
    5a58:	ldrbtmi	r4, [fp], #-2968	; 0xfffff468
    5a5c:			; <UNDEFINED> instruction: 0xf8dbe481
    5a60:			; <UNDEFINED> instruction: 0xf8d55010
    5a64:	cdpne	2, 4, cr0, cr3, cr8, {2}
    5a68:			; <UNDEFINED> instruction: 0xf63f3303
    5a6c:			; <UNDEFINED> instruction: 0xf8dfae1e
    5a70:	mcrge	2, 0, r8, cr15, cr0, {2}
    5a74:	ldrbtmi	r2, [r8], #1132	; 0x46c
    5a78:			; <UNDEFINED> instruction: 0x46214637
    5a7c:	stmdavc	r3, {r0, r3, sp, lr, pc}^
    5a80:	svcne	0x0001f818
    5a84:	blcc	83aa8 <strspn@plt+0x82644>
    5a88:			; <UNDEFINED> instruction: 0xf43f2900
    5a8c:			; <UNDEFINED> instruction: 0xf8d5ae8e
    5a90:			; <UNDEFINED> instruction: 0xf7fb0248
    5a94:	stmdacs	r0, {r1, r2, r3, r6, sl, fp, sp, lr, pc}
    5a98:	ldrshtvc	sp, [r8], -r1
    5a9c:	strbmi	lr, [r2], -r5, lsl #12
    5aa0:	movwcs	r4, #5705	; 0x1649
    5aa4:			; <UNDEFINED> instruction: 0xf7ff4658
    5aa8:	ldrb	pc, [r4, #2213]	; 0x8a5	; <UNPREDICTABLE>
    5aac:	stmiane	r8, {r1, r8, r9, fp, ip, sp}^
    5ab0:	stmdbcs	sl, {r0, r3, r6, r7, sl, fp, ip, lr}
    5ab4:	cfldrdge	mvd15, [sp, #508]!	; 0x1fc
    5ab8:	stmdavc	fp, {r1, r3, r4, r6, r7, r9, sl, sp, lr, pc}^
    5abc:	subsvc	r3, r3, r2, lsl #2
    5ac0:			; <UNDEFINED> instruction: 0xf0002b00
    5ac4:	andcc	r8, r2, #142	; 0x8e
    5ac8:	blls	13f730 <strspn@plt+0x13e2cc>
    5acc:	movwls	r4, #17411	; 0x4403
    5ad0:	andcs	r9, r9, #4, 18	; 0x10000
    5ad4:			; <UNDEFINED> instruction: 0xf1a1487b
    5ad8:	ldrbtmi	r0, [r8], #-2562	; 0xfffff5fe
    5adc:	blx	ff343ade <strspn@plt+0xff34267a>
    5ae0:	andcs	r4, r8, #84934656	; 0x5100000
    5ae4:			; <UNDEFINED> instruction: 0xf7fe4648
    5ae8:	strbmi	pc, [r8], -r7, asr #23	; <UNPREDICTABLE>
    5aec:	ldc	7, cr15, [sl], {251}	; 0xfb
    5af0:	strls	r2, [r4, #-522]	; 0xfffffdf6
    5af4:	beq	409a4 <strspn@plt+0x3f540>
    5af8:			; <UNDEFINED> instruction: 0x46514873
    5afc:			; <UNDEFINED> instruction: 0xf7fe4478
    5b00:			; <UNDEFINED> instruction: 0xf10afbbb
    5b04:			; <UNDEFINED> instruction: 0x464031ff
    5b08:			; <UNDEFINED> instruction: 0xf7fe220c
    5b0c:			; <UNDEFINED> instruction: 0xe630fbb5
    5b10:	ldrbmi	r4, [r8], -lr, ror #20
    5b14:	andne	pc, ip, #13828096	; 0xd30000
    5b18:	cfldrdvs	mvd4, [r2, #-488]	; 0xfffffe18
    5b1c:			; <UNDEFINED> instruction: 0xf8c39108
    5b20:			; <UNDEFINED> instruction: 0xf7fb220c
    5b24:	strmi	lr, [r0], sl, asr #23
    5b28:			; <UNDEFINED> instruction: 0x46414638
    5b2c:	bl	9c3b20 <strspn@plt+0x9c26bc>
    5b30:			; <UNDEFINED> instruction: 0xf8dbb360
    5b34:			; <UNDEFINED> instruction: 0x46473010
    5b38:			; <UNDEFINED> instruction: 0xf8c39a08
    5b3c:	str	r2, [sp, #-524]	; 0xfffffdf4
    5b40:	blmi	18f1390 <strspn@plt+0x18eff2c>
    5b44:	andls	r2, r0, #1073741824	; 0x40000000
    5b48:	vqshl.s8	q10, <illegal reg q13.5>, <illegal reg q0.5>
    5b4c:			; <UNDEFINED> instruction: 0x46300214
    5b50:	stc	7, cr15, [ip], {251}	; 0xfb
    5b54:			; <UNDEFINED> instruction: 0xf7fe4630
    5b58:			; <UNDEFINED> instruction: 0xf8dbfe03
    5b5c:			; <UNDEFINED> instruction: 0xf8d33010
    5b60:	mrcne	6, 2, r3, cr10, cr0, {3}
    5b64:			; <UNDEFINED> instruction: 0xf63f3203
    5b68:			; <UNDEFINED> instruction: 0xe736ae56
    5b6c:	vpadd.i8	q10, <illegal reg q0.5>, <illegal reg q4.5>
    5b70:	tstls	r1, r4, lsl r2
    5b74:	ldrbtmi	r4, [fp], #-1600	; 0xfffff9c0
    5b78:			; <UNDEFINED> instruction: 0xf8cd2101
    5b7c:			; <UNDEFINED> instruction: 0xf7fb9000
    5b80:			; <UNDEFINED> instruction: 0x4640ebf6
    5b84:			; <UNDEFINED> instruction: 0xf7fe9504
    5b88:	ldrb	pc, [r2, #3563]!	; 0xdeb	; <UNPREDICTABLE>
    5b8c:			; <UNDEFINED> instruction: 0x3010f8db
    5b90:			; <UNDEFINED> instruction: 0x209cf8d3
    5b94:	sbcle	r4, pc, r2, asr #10
    5b98:			; <UNDEFINED> instruction: 0xf7fb4640
    5b9c:			; <UNDEFINED> instruction: 0xf8dbeb16
    5ba0:	bfi	r3, r0, #0, #10
    5ba4:	tstcs	r1, r4, lsl #22
    5ba8:	ldrdgt	pc, [ip, -pc]!	; <UNPREDICTABLE>
    5bac:			; <UNDEFINED> instruction: 0xf8df4403
    5bb0:	movwls	lr, #16684	; 0x412c
    5bb4:	bmi	12ac7d8 <strspn@plt+0x12ab374>
    5bb8:	andeq	pc, ip, r3, asr r8	; <UNPREDICTABLE>
    5bbc:			; <UNDEFINED> instruction: 0xf853447a
    5bc0:			; <UNDEFINED> instruction: 0xf8cd300e
    5bc4:	movwls	r9, #32768	; 0x8000
    5bc8:	stmdals	r8, {r0, r1, fp, sp, lr}
    5bcc:			; <UNDEFINED> instruction: 0xf7fb6800
    5bd0:			; <UNDEFINED> instruction: 0xf04fec02
    5bd4:			; <UNDEFINED> instruction: 0xf88a0300
    5bd8:	ldrb	r3, [r9, -r1]!
    5bdc:	sbceq	pc, r8, r4, asr #17
    5be0:	blls	13f740 <strspn@plt+0x13e2dc>
    5be4:	beq	240a94 <strspn@plt+0x23f630>
    5be8:	movwls	r4, #17491	; 0x4453
    5bec:			; <UNDEFINED> instruction: 0xf7fbe770
    5bf0:	svclt	0x0000eb0a
    5bf4:	andeq	r5, r1, ip, asr #26
    5bf8:	andeq	r0, r0, r4, lsl r1
    5bfc:	andeq	r5, r1, ip, lsr #26
    5c00:	strdeq	r5, [r1], -ip
    5c04:	andeq	r5, r1, r0, lsr #29
    5c08:	andeq	r5, r1, r6, asr #29
    5c0c:	andeq	r5, r1, r4, asr #29
    5c10:	andeq	r5, r1, r0, asr #29
    5c14:	andeq	r0, r0, r4, lsr r1
    5c18:	andeq	r5, r1, r0, ror #27
    5c1c:	muleq	r1, sl, sp
    5c20:			; <UNDEFINED> instruction: 0x00015db2
    5c24:	andeq	r5, r1, ip, lsr #27
    5c28:	andeq	r5, r1, sl, lsr #27
    5c2c:	andeq	r2, r0, r8, asr ip
    5c30:	andeq	r5, r1, ip, lsl sp
    5c34:	ldrdeq	r1, [r0], -r0
    5c38:	andeq	r1, r0, r2, ror #23
    5c3c:	andeq	r2, r0, r6, lsl #23
    5c40:	andeq	r5, r1, r2, asr #24
    5c44:	strdeq	r5, [r1], -ip
    5c48:	andeq	r5, r1, lr, ror #23
    5c4c:	andeq	r5, r1, r4, lsl #24
    5c50:	andeq	r5, r1, r0, ror #23
    5c54:	ldrdeq	r5, [r1], -ip
    5c58:			; <UNDEFINED> instruction: 0x00015bb6
    5c5c:	andeq	r5, r1, r6, ror #22
    5c60:	andeq	r2, r0, r2, lsl #20
    5c64:	andeq	r5, r1, sl, lsr #21
    5c68:			; <UNDEFINED> instruction: 0x000029b2
    5c6c:	andeq	r5, r1, r0, lsl #20
    5c70:	andeq	r5, r1, sl, asr #19
    5c74:	andeq	r5, r1, r4, lsr #19
    5c78:	andeq	r5, r1, ip, lsr #15
    5c7c:	andeq	r3, r0, r6, lsl #25
    5c80:	andeq	r2, r0, r6, lsl #17
    5c84:	andeq	r1, r0, sl, lsl #9
    5c88:	andeq	r5, r1, lr, lsr #17
    5c8c:	andeq	r2, r0, r4, lsl r8
    5c90:	andeq	r5, r1, sl, asr #16
    5c94:	andeq	r5, r1, r8, lsr r8
    5c98:	andeq	r5, r1, sl, ror #15
    5c9c:			; <UNDEFINED> instruction: 0x000025b6
    5ca0:	andeq	r5, r1, sl, lsr #15
    5ca4:	strdeq	r2, [r0], -r6
    5ca8:	andeq	r5, r1, ip, lsl #12
    5cac:	andeq	r5, r1, r2, asr #12
    5cb0:	andeq	r5, r1, lr, ror #11
    5cb4:	andeq	r5, r1, sl, lsl r6
    5cb8:			; <UNDEFINED> instruction: 0xffffe635
    5cbc:	andeq	r2, r0, lr, lsl r5
    5cc0:	andeq	r2, r0, r6, lsl #10
    5cc4:	strdeq	r2, [r0], -r6
    5cc8:	andeq	r2, r0, ip, ror #9
    5ccc:	andeq	r5, r1, ip, asr #10
    5cd0:	andeq	r2, r0, ip, lsl #9
    5cd4:	andeq	r2, r0, sl, lsl r4
    5cd8:	andeq	r0, r0, ip, lsr r1
    5cdc:	andeq	r0, r0, ip, lsr #2
    5ce0:	strdeq	r2, [r0], -r4
    5ce4:	svcmi	0x00f0e92d
    5ce8:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
    5cec:	ldrmi	r8, [r6], -r2, lsl #22
    5cf0:			; <UNDEFINED> instruction: 0x57ccf8df
    5cf4:			; <UNDEFINED> instruction: 0x47ccf8df
    5cf8:			; <UNDEFINED> instruction: 0xf8df447d
    5cfc:			; <UNDEFINED> instruction: 0xf5ad27cc
    5d00:	ldrbtmi	r3, [ip], #-3456	; 0xfffff280
    5d04:	adclt	r6, sp, r9, lsr #21
    5d08:			; <UNDEFINED> instruction: 0xf50d9302
    5d0c:	smlabbls	r4, r0, r3, r3
    5d10:	stmiapl	r2!, {r2, r3, r5, r7, r8, r9, ip, sp}
    5d14:	andsvs	r6, sl, r2, lsl r8
    5d18:	andeq	pc, r0, #79	; 0x4f
    5d1c:	addcc	pc, r0, #54525952	; 0x3400000
    5d20:	sbfxcc	pc, pc, #17, #9
    5d24:			; <UNDEFINED> instruction: 0xf8d232e0
    5d28:	ldrbtmi	fp, [fp], #-0
    5d2c:	stmdbcs	r0, {r0, r2, r8, r9, ip, pc}
    5d30:	rschi	pc, fp, r0, asr #32
    5d34:	strmi	r6, [r4], -fp, lsr #20
    5d38:	blcc	a0154 <strspn@plt+0x9ecf0>
    5d3c:	ldmdble	r7, {r0, r8, r9, fp, sp}^
    5d40:	movwls	r2, #13057	; 0x3301
    5d44:			; <UNDEFINED> instruction: 0x3788f8df
    5d48:	bpl	fe042e8c <strspn@plt+0xfe041a28>
    5d4c:	movwls	r4, #25723	; 0x647b
    5d50:	andgt	pc, ip, #13959168	; 0xd50000
    5d54:			; <UNDEFINED> instruction: 0xf8df463b
    5d58:	andcs	r5, r0, #124, 14	; 0x1f00000
    5d5c:	stmdals	r3, {r1, r8, fp, ip, pc}
    5d60:	tstls	r1, sp, ror r4
    5d64:	andls	r4, r0, r9, asr r6
    5d68:			; <UNDEFINED> instruction: 0xf8c54620
    5d6c:			; <UNDEFINED> instruction: 0xf7ffc054
    5d70:	ldrbmi	pc, [r0, #-2521]	; 0xfffff627	; <UNPREDICTABLE>
    5d74:	ldrdcs	fp, [r0], -r4
    5d78:	cdpcs	0, 0, cr2, cr0, cr1, {0}
    5d7c:			; <UNDEFINED> instruction: 0x4606bf14
    5d80:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
    5d84:	cmnhi	r4, r0, asr #32	; <UNPREDICTABLE>
    5d88:	mvnlt	r6, fp, lsr #16
    5d8c:	stcge	6, cr4, [sp, #-664]	; 0xfffffd68
    5d90:			; <UNDEFINED> instruction: 0x000fe8be
    5d94:	stmia	ip!, {r2, r3, r5, r7, r9, sl, lr}
    5d98:	ldm	lr!, {r0, r1, r2, r3}
    5d9c:	stmia	ip!, {r0, r1, r2, r3}
    5da0:	ldm	lr, {r0, r1, r2, r3}
    5da4:	stm	ip, {r0, r1}
    5da8:	stmdbvs	r0!, {r0, r1}
    5dac:			; <UNDEFINED> instruction: 0xf9c0f7fe
    5db0:			; <UNDEFINED> instruction: 0xf0402800
    5db4:	stfgtd	f0, [pc, #-776]	; 5ab4 <strspn@plt+0x4650>
    5db8:	cfstrsgt	mvf12, [pc, #-60]	; 5d84 <strspn@plt+0x4920>
    5dbc:	ldm	r5, {r0, r1, r2, r3, sl, lr, pc}
    5dc0:	stm	r4, {r0, r1}
    5dc4:			; <UNDEFINED> instruction: 0xf8df0003
    5dc8:			; <UNDEFINED> instruction: 0xf50d1710
    5dcc:			; <UNDEFINED> instruction: 0xf8df3380
    5dd0:			; <UNDEFINED> instruction: 0x33ac26f8
    5dd4:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    5dd8:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    5ddc:			; <UNDEFINED> instruction: 0xf0404051
    5de0:			; <UNDEFINED> instruction: 0xf50d836c
    5de4:	eorlt	r3, sp, r0, lsl #27
    5de8:	blhi	c10e4 <strspn@plt+0xbfc80>
    5dec:	svchi	0x00f0e8bd
    5df0:	cdpne	8, 4, cr6, cr3, cr8, {5}
    5df4:	ldmdale	r0, {r0, r1, r8, r9, ip, sp}
    5df8:			; <UNDEFINED> instruction: 0xf7fb212a
    5dfc:			; <UNDEFINED> instruction: 0xb160ea9a
    5e00:	andcc	r9, r1, r4, lsl #18
    5e04:			; <UNDEFINED> instruction: 0xf7fb220a
    5e08:	andlt	lr, r0, #3244032	; 0x318000
    5e0c:			; <UNDEFINED> instruction: 0xf0002800
    5e10:	ldmib	r4, {r0, r2, r3, r5, r6, r7, r8, pc}^
    5e14:			; <UNDEFINED> instruction: 0xf8c33503
    5e18:			; <UNDEFINED> instruction: 0xf8d50088
    5e1c:			; <UNDEFINED> instruction: 0xf108819c
    5e20:			; <UNDEFINED> instruction: 0xf11939ff
    5e24:	vmax.f32	d16, d0, d3
    5e28:	stmiavs	r2!, {r2, r3, r8, pc}^
    5e2c:			; <UNDEFINED> instruction: 0x3628f8d5
    5e30:	movwcc	r3, #15105	; 0x3b01
    5e34:			; <UNDEFINED> instruction: 0xf8d5d909
    5e38:	cdpne	0, 5, cr3, cr9, cr8, {6}
    5e3c:	svclt	0x009e3103
    5e40:	strtcc	pc, [r8], -r5, asr #17
    5e44:			; <UNDEFINED> instruction: 0xf8c52300
    5e48:			; <UNDEFINED> instruction: 0xf8d530c8
    5e4c:	blcc	53704 <strspn@plt+0x522a0>
    5e50:	stmdble	sl, {r0, r1, r8, r9, ip, sp}
    5e54:	ldrdne	pc, [ip, #133]!	; 0x85
    5e58:	movwcc	r1, #15947	; 0x3e4b
    5e5c:			; <UNDEFINED> instruction: 0xf8d5d805
    5e60:	blcc	52608 <strspn@plt+0x511a4>
    5e64:	vcgt.s8	d3, d0, d3
    5e68:			; <UNDEFINED> instruction: 0xf8d281cd
    5e6c:	movwcc	r3, #4228	; 0x1084
    5e70:	cmnhi	r6, r0	; <UNPREDICTABLE>
    5e74:	svceq	0x0003f119
    5e78:	movwcs	fp, #3976	; 0xf88
    5e7c:			; <UNDEFINED> instruction: 0xf898d80a
    5e80:			; <UNDEFINED> instruction: 0xf1d33000
    5e84:	svclt	0x0004030a
    5e88:	mulcc	r1, r8, r8
    5e8c:	blx	fecd6800 <strspn@plt+0xfecd539c>
    5e90:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    5e94:			; <UNDEFINED> instruction: 0xf88268a2
    5e98:	stmdbvs	r5!, {r0, r3, r5, ip, sp}
    5e9c:	vmlane.f64	d22, d19, d24
    5ea0:	ldmdale	r0, {r0, r1, r8, r9, ip, sp}
    5ea4:			; <UNDEFINED> instruction: 0xf7fb212a
    5ea8:	cmnlt	r0, r4, asr #20
    5eac:	andcs	r3, sl, #1
    5eb0:			; <UNDEFINED> instruction: 0xf7fb2100
    5eb4:	andlt	lr, r0, #112, 18	; 0x1c0000
    5eb8:			; <UNDEFINED> instruction: 0xf0002800
    5ebc:	ldmib	r4, {r0, r5, r7, r8, pc}^
    5ec0:			; <UNDEFINED> instruction: 0xf8c33503
    5ec4:			; <UNDEFINED> instruction: 0xf8d50090
    5ec8:	mcrne	2, 2, r0, cr3, cr8, {0}
    5ecc:	vcgt.s8	d3, d0, d3
    5ed0:			; <UNDEFINED> instruction: 0x212a813f
    5ed4:	b	b43ec8 <strspn@plt+0xb42a64>
    5ed8:			; <UNDEFINED> instruction: 0xf0002800
    5edc:	andcc	r8, r1, r2, ror #3
    5ee0:	tstcs	r0, sl, lsl #4
    5ee4:	ldmdb	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ee8:	stmdacs	r0, {r9, ip, sp, pc}
    5eec:	orrhi	pc, r0, r0
    5ef0:	andcs	r6, r0, #14876672	; 0xe30000
    5ef4:	vmla.i8	d22, d0, d21
    5ef8:	andls	r3, r3, #1044480	; 0xff000
    5efc:	addseq	pc, r4, r3, asr #17
    5f00:	ldrbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    5f04:	movwls	r4, #25723	; 0x647b
    5f08:			; <UNDEFINED> instruction: 0xf8dfe722
    5f0c:			; <UNDEFINED> instruction: 0xf10d35d4
    5f10:			; <UNDEFINED> instruction: 0xf8df08b0
    5f14:			; <UNDEFINED> instruction: 0xf1a845d0
    5f18:	ldrbtmi	r0, [fp], #-1664	; 0xfffff980
    5f1c:	stmdbeq	r4, {r3, r5, r7, r8, ip, sp, lr, pc}
    5f20:	strbvc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    5f24:			; <UNDEFINED> instruction: 0xf8df447c
    5f28:			; <UNDEFINED> instruction: 0xf04fa5c4
    5f2c:	ldrtmi	r0, [r2], -r0, lsl #24
    5f30:	andgt	pc, r0, r3, asr #17
    5f34:	vst1.16	{d20-d22}, [pc], r9
    5f38:	ldrbtmi	r3, [pc], #-896	; 5f40 <strspn@plt+0x4adc>
    5f3c:			; <UNDEFINED> instruction: 0xf84844fa
    5f40:	stmib	r4, {r7, sl, fp, lr, pc}^
    5f44:			; <UNDEFINED> instruction: 0xf7fba700
    5f48:	stmdacs	r0, {r4, r5, r6, r8, fp, sp, lr, pc}
    5f4c:	svcge	0x003bf47f
    5f50:	ldrbeq	r6, [r9, fp, lsr #21]
    5f54:	stmdbvs	fp!, {r0, r1, r3, r5, r8, sl, ip, lr, pc}^
    5f58:			; <UNDEFINED> instruction: 0xf0402b00
    5f5c:			; <UNDEFINED> instruction: 0xf8df819a
    5f60:	ldrbtmi	r0, [r8], #-1424	; 0xfffffa70
    5f64:	blx	fff43f66 <strspn@plt+0xfff42b02>
    5f68:	stccc	8, cr15, [r0], {88}	; 0x58
    5f6c:			; <UNDEFINED> instruction: 0xf0002b00
    5f70:			; <UNDEFINED> instruction: 0xf8df8194
    5f74:			; <UNDEFINED> instruction: 0xf1a8a580
    5f78:	svcge	0x00170505
    5f7c:			; <UNDEFINED> instruction: 0x462c44fa
    5f80:	svcgt	0x0001f815
    5f84:	subscs	r4, r0, #87031808	; 0x5300000
    5f88:	ldrtmi	r2, [r8], -r1, lsl #2
    5f8c:	andgt	pc, r0, sp, asr #17
    5f90:			; <UNDEFINED> instruction: 0xf7fb3402
    5f94:	ldrtmi	lr, [r8], -ip, ror #19
    5f98:	blx	ff8c3f9a <strspn@plt+0xff8c2b36>
    5f9c:	bl	fe920070 <strspn@plt+0xfe91ec0c>
    5fa0:	adcmi	r0, r3, #150994944	; 0x9000000
    5fa4:			; <UNDEFINED> instruction: 0xf8dfd8eb
    5fa8:	ldrbtmi	r3, [fp], #-1360	; 0xfffffab0
    5fac:			; <UNDEFINED> instruction: 0x079a6a9b
    5fb0:	svcge	0x0009f57f
    5fb4:	strbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    5fb8:			; <UNDEFINED> instruction: 0xf8482200
    5fbc:	ldrbtmi	r2, [fp], #-3196	; 0xfffff384
    5fc0:	blcs	20534 <strspn@plt+0x1f0d0>
    5fc4:	msrhi	SPSR_, r0, asr #32
    5fc8:	ldreq	pc, [r4, #-2271]!	; 0xfffff721
    5fcc:			; <UNDEFINED> instruction: 0xf7fe4478
    5fd0:			; <UNDEFINED> instruction: 0xf858fbc7
    5fd4:	blcs	151dc <strspn@plt+0x13d78>
    5fd8:	mrcge	4, 7, APSR_nzcv, cr5, cr15, {1}
    5fdc:	stcge	15, cr10, [sp, #-92]	; 0xffffffa4
    5fe0:	strtmi	r2, [r2], -r0, lsl #8
    5fe4:	strbmi	r4, [r9], -fp, lsr #12
    5fe8:			; <UNDEFINED> instruction: 0xf7fd4638
    5fec:	shsub8mi	pc, r8, r7	; <UNPREDICTABLE>
    5ff0:	blx	fedc3ff2 <strspn@plt+0xfedc2b8e>
    5ff4:	strcc	r6, [r1], #-2098	; 0xfffff7ce
    5ff8:	ldmle	r2!, {r1, r5, r7, r9, lr}^
    5ffc:			; <UNDEFINED> instruction: 0x23abf64a
    6000:			; <UNDEFINED> instruction: 0x23aaf6ca
    6004:	movwcs	pc, #19363	; 0x4ba3	; <UNPREDICTABLE>
    6008:	andeq	pc, r1, #35	; 0x23
    600c:	subseq	lr, r3, #2048	; 0x800
    6010:	bcs	4caa0 <strspn@plt+0x4b63c>
    6014:	eorhi	pc, pc, #0
    6018:			; <UNDEFINED> instruction: 0xf47f2a02
    601c:			; <UNDEFINED> instruction: 0xf8dfaed4
    6020:	strtmi	r1, [fp], -r4, ror #9
    6024:	ldrtmi	r2, [r8], -r1, lsl #4
    6028:	cmpcc	r8, r9, ror r4
    602c:			; <UNDEFINED> instruction: 0xffd6f7fd
    6030:			; <UNDEFINED> instruction: 0xf7fe4638
    6034:			; <UNDEFINED> instruction: 0xf8dffb95
    6038:	ldrbtmi	r0, [r8], #-1232	; 0xfffffb30
    603c:	blx	fe44403e <strspn@plt+0xfe442bda>
    6040:	smlawtcs	sl, r1, r6, lr
    6044:			; <UNDEFINED> instruction: 0xf7fb4640
    6048:	stmdacs	r0, {r2, r4, r5, r6, r8, fp, sp, lr, pc}
    604c:	mcrge	4, 7, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    6050:	andcc	r2, r1, sl, lsl #4
    6054:			; <UNDEFINED> instruction: 0xf7fb2100
    6058:	ldmib	r4, {r1, r2, r3, r4, r7, fp, sp, lr, pc}^
    605c:			; <UNDEFINED> instruction: 0xf8d52503
    6060:	andlt	r8, r0, #156, 2	; 0x27
    6064:			; <UNDEFINED> instruction: 0xf8c2b108
    6068:	cps	#12
    606c:			; <UNDEFINED> instruction: 0xe6dd39ff
    6070:	stcge	6, cr4, [sp, #-664]	; 0xfffffd68
    6074:			; <UNDEFINED> instruction: 0x000fe8be
    6078:	stmia	ip!, {r2, r3, r5, r7, r9, sl, lr}
    607c:	ldm	lr!, {r0, r1, r2, r3}
    6080:	stmia	ip!, {r0, r1, r2, r3}
    6084:	ldm	lr, {r0, r1, r2, r3}
    6088:	stm	ip, {r0, r1}
    608c:	svccs	0x00000003
    6090:	blls	ba260 <strspn@plt+0xb8dfc>
    6094:	bls	d7a00 <strspn@plt+0xd659c>
    6098:	movwls	r4, #5664	; 0x1620
    609c:	andls	r4, r0, #61865984	; 0x3b00000
    60a0:			; <UNDEFINED> instruction: 0xf7ff2200
    60a4:	ldrbmi	pc, [r0, #-2111]	; 0xfffff7c1	; <UNPREDICTABLE>
    60a8:	mcrge	7, 4, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    60ac:	stmdbvs	r0!, {r0, r1, r5, sl, fp, pc}
    60b0:	svcvc	0x00cff5b3
    60b4:	mvnshi	pc, r0, asr #4
    60b8:	ldrbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    60bc:	strmi	r2, [r9], r0, lsl #2
    60c0:	stmiavc	pc, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    60c4:			; <UNDEFINED> instruction: 0x469c447a
    60c8:	cfsh32	mvfx9, mvfx8, #7
    60cc:	ands	r2, r4, r0, lsl sl
    60d0:	ldrbmi	r9, [r9], -r2, lsl #22
    60d4:	strtmi	r9, [r0], -r3, lsl #20
    60d8:	ldrtmi	r9, [fp], -r1, lsl #6
    60dc:	andcs	r9, r0, #0, 4
    60e0:			; <UNDEFINED> instruction: 0xf820f7ff
    60e4:	vqrshl.u8	q10, q0, q0
    60e8:	stmdbvs	r0!, {r3, r4, r7, pc}
    60ec:			; <UNDEFINED> instruction: 0xf8b44631
    60f0:			; <UNDEFINED> instruction: 0xf108c020
    60f4:	strbmi	r0, [r4, #2049]	; 0x801
    60f8:			; <UNDEFINED> instruction: 0xf850d946
    60fc:	bcc	4e1a4 <strspn@plt+0x4cd40>
    6100:	ldmle	r6!, {r0, r1, r9, ip, sp}^
    6104:	stchi	12, cr8, [r2], #908	; 0x38c
    6108:	movweq	lr, #15276	; 0x3bac
    610c:	bl	fea29298 <strspn@plt+0xfea27e34>
    6110:	ldrmi	r0, [r3], #-771	; 0xfffffcfd
    6114:	strmi	r6, [fp], #-2466	; 0xfffff65e
    6118:	eorpl	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    611c:	andls	pc, ip, #192, 16	; 0xc00000
    6120:			; <UNDEFINED> instruction: 0xf7fb4628
    6124:	stmdacs	r2, {r8, fp, sp, lr, pc}
    6128:	mrc	8, 0, sp, cr8, cr2, {6}
    612c:			; <UNDEFINED> instruction: 0x462a1a10
    6130:	andcs	r4, r1, r3, asr r6
    6134:	stmdb	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6138:	blls	c0068 <strspn@plt+0xbec04>
    613c:	bls	d7aa8 <strspn@plt+0xd6644>
    6140:	movwls	r4, #5664	; 0x1620
    6144:	andls	r4, r0, #61865984	; 0x3b00000
    6148:			; <UNDEFINED> instruction: 0xf7fe4632
    614c:	ldrt	pc, [r2], -fp, ror #31	; <UNPREDICTABLE>
    6150:	movwls	r2, #13056	; 0x3300
    6154:	vqdmulh.s<illegal width 8>	q10, q8, q15
    6158:	ldrbtmi	r3, [fp], #-2815	; 0xfffff501
    615c:	ldrb	r9, [r7, #774]!	; 0x306
    6160:	mcrrne	9, 1, r6, fp, cr1	; <UNPREDICTABLE>
    6164:	mcrge	4, 4, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    6168:			; <UNDEFINED> instruction: 0x3090f8d5
    616c:	movwcc	r3, #15105	; 0x3b01
    6170:			; <UNDEFINED> instruction: 0xf8c2bf98
    6174:	ldrbt	r1, [sp], -r4, lsl #1
    6178:	ldrbmi	r4, [r2], -r6, ror #19
    617c:	ldrbtmi	r2, [r9], #-1
    6180:			; <UNDEFINED> instruction: 0xf7fb4607
    6184:	str	lr, [r4, r0, lsr #18]
    6188:	andcc	pc, ip, #208, 16	; 0xd00000
    618c:	blcc	6d5b0 <strspn@plt+0x6c14c>
    6190:	stmdble	r9, {r0, r1, r8, r9, ip, sp}^
    6194:	cmple	r0, r0, lsl #18
    6198:			; <UNDEFINED> instruction: 0xffcaf7fd
    619c:	cmple	ip, r0, lsl #16
    61a0:			; <UNDEFINED> instruction: 0x46524bdd
    61a4:	ldrdcs	r4, [r1], -sp
    61a8:			; <UNDEFINED> instruction: 0xf04f447b
    61ac:	ldrbtmi	r0, [r9], #-3076	; 0xfffff3fc
    61b0:			; <UNDEFINED> instruction: 0xf8c3681e
    61b4:	strls	ip, [r7], -r0
    61b8:	stmdb	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    61bc:	ldrbmi	r9, [r9], -r2, lsl #22
    61c0:	strtmi	r9, [r0], -r3, lsl #20
    61c4:	ldrtmi	r9, [fp], -r1, lsl #6
    61c8:	andcs	r9, r0, #0, 4
    61cc:			; <UNDEFINED> instruction: 0xffaaf7fe
    61d0:	andls	r4, r8, r2, lsl #11
    61d4:	blmi	ff4bcf8c <strspn@plt+0xff4bbb28>
    61d8:	ldrbtmi	r9, [fp], #-2567	; 0xfffff5f9
    61dc:	blmi	ff45e24c <strspn@plt+0xff45cde8>
    61e0:	ldrbtmi	r6, [fp], #-2338	; 0xfffff6de
    61e4:			; <UNDEFINED> instruction: 0xf8c26d5b
    61e8:	strb	r3, [r4, #524]!	; 0x20c
    61ec:	ldr	r6, [r4], -r5, lsr #18
    61f0:	vqdmulh.s<illegal width 8>	q10, q8, <illegal reg q6.5>
    61f4:	stmdbvs	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp}
    61f8:	andls	r4, r3, fp, ror r4
    61fc:	str	r9, [r7, #774]!	; 0x306
    6200:	strbt	r6, [r0], -r5, lsr #18
    6204:	ldrsbcc	pc, [r0, #133]!	; 0x85	; <UNPREDICTABLE>
    6208:	movwcc	r3, #15105	; 0x3b01
    620c:			; <UNDEFINED> instruction: 0xf8c5bf82
    6210:	movwcs	r1, #1580	; 0x62c
    6214:	mvncc	pc, r5, asr #17
    6218:	stmdbvs	r0!, {r0, r1, r2, r5, r9, sl, sp, lr, pc}
    621c:			; <UNDEFINED> instruction: 0xf8d09d07
    6220:	blcc	52a58 <strspn@plt+0x515f4>
    6224:	stmdale	r8, {r0, r1, r8, r9, ip, sp}
    6228:	movwcs	r4, #2496	; 0x9c0
    622c:			; <UNDEFINED> instruction: 0xf8c04652
    6230:	ldrbtmi	r3, [r9], #-524	; 0xfffffdf4
    6234:			; <UNDEFINED> instruction: 0xf7fb2001
    6238:	blls	c0558 <strspn@plt+0xbf0f4>
    623c:	bls	d7ba8 <strspn@plt+0xd6744>
    6240:	movwls	r4, #5664	; 0x1620
    6244:	andls	r4, r0, #61865984	; 0x3b00000
    6248:			; <UNDEFINED> instruction: 0xf7fe2200
    624c:	ldrbmi	pc, [r0, #-3947]	; 0xfffff095	; <UNPREDICTABLE>
    6250:	stmdbvs	r0!, {r0, r2, r3, r8, sl, fp, ip, lr, pc}
    6254:			; <UNDEFINED> instruction: 0xff6cf7fd
    6258:	stmdbvs	r3!, {r3, r6, r8, ip, sp, pc}
    625c:	ldmibmi	r4!, {sp}
    6260:			; <UNDEFINED> instruction: 0xf8c34652
    6264:	ldrbtmi	r0, [r9], #-584	; 0xfffffdb8
    6268:			; <UNDEFINED> instruction: 0xf7fb2001
    626c:	blls	c0524 <strspn@plt+0xbf0c0>
    6270:	bls	d7bdc <strspn@plt+0xd6778>
    6274:	movwls	r4, #5664	; 0x1620
    6278:	andls	r4, r0, #61865984	; 0x3b00000
    627c:			; <UNDEFINED> instruction: 0xf7fe2200
    6280:	ldrbmi	pc, [r0, #-3921]	; 0xfffff0af	; <UNPREDICTABLE>
    6284:	str	sp, [fp, fp, lsr #27]
    6288:	ldrbtmi	r4, [r8], #-2218	; 0xfffff756
    628c:	blx	1a4428c <strspn@plt+0x1a42e28>
    6290:			; <UNDEFINED> instruction: 0x4650e69a
    6294:	blx	1944294 <strspn@plt+0x1942e30>
    6298:	blmi	fe9ffc24 <strspn@plt+0xfe9fe7c0>
    629c:	bvs	fe6d7490 <strspn@plt+0xfe6d602c>
    62a0:	blmi	fe9bfcbc <strspn@plt+0xfe9be858>
    62a4:	bcc	2bac <strspn@plt+0x1748>
    62a8:	ldrbtmi	r9, [fp], #-3
    62ac:	strb	r9, [pc, #-774]	; 5fae <strspn@plt+0x4b4a>
    62b0:	smlatbcs	r0, r3, sl, r4
    62b4:	movweq	lr, #43936	; 0xaba0
    62b8:	bvc	441ae0 <strspn@plt+0x44067c>
    62bc:	mcr	4, 0, r4, cr8, cr10, {3}
    62c0:	ssatmi	fp, #1, r0, lsl #21
    62c4:	stmibeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    62c8:	strmi	r4, [fp], ip, lsl #12
    62cc:	movwls	r4, #42519	; 0xa617
    62d0:	strls	r9, [fp, #-777]	; 0xfffffcf7
    62d4:	strcc	lr, [r1], #-3
    62d8:			; <UNDEFINED> instruction: 0xf0002c0b
    62dc:	ldrtmi	r8, [fp], -r1, asr #1
    62e0:	tstcs	r1, sl, lsl #4
    62e4:	strls	r4, [r0], #-1608	; 0xfffff9b8
    62e8:	stmda	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    62ec:			; <UNDEFINED> instruction: 0x6010f8d8
    62f0:	strhtpl	pc, [r0], -r8	; <UNPREDICTABLE>
    62f4:	ldrtmi	r4, [r0], -sl, asr #12
    62f8:			; <UNDEFINED> instruction: 0xf7fd4629
    62fc:	cdpne	14, 4, cr15, cr3, cr13, {7}
    6300:	stmiale	r8!, {r0, r1, r8, r9, ip, sp}^
    6304:	rscle	r2, r6, r0, lsl #26
    6308:	and	r2, r2, r0, lsl #2
    630c:	adcmi	r3, r9, #1073741824	; 0x40000000
    6310:	ldrtmi	sp, [r2], -r1, ror #1
    6314:	ldmdavs	r3, {r2, r9, sl, ip, sp}
    6318:			; <UNDEFINED> instruction: 0xd1f74298
    631c:	andsvs	r2, r3, r0, lsl #6
    6320:	stmda	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6324:			; <UNDEFINED> instruction: 0xf10b9b09
    6328:	svcne	0x005d0b01
    632c:	movwls	r1, #39467	; 0x9a2b
    6330:	mrc	5, 0, sp, cr8, cr1, {6}
    6334:			; <UNDEFINED> instruction: 0x46447a10
    6338:	blt	fe441ba0 <strspn@plt+0xfe44073c>
    633c:	stmibmi	r1, {r0, r1, r3, r8, sl, fp, ip, pc}
    6340:	andcs	r4, r1, r2, asr r6
    6344:			; <UNDEFINED> instruction: 0xf7fb4479
    6348:	blls	c0448 <strspn@plt+0xbefe4>
    634c:	ldrbmi	r2, [r9], -r0, lsl #4
    6350:	movwls	r4, #5664	; 0x1620
    6354:	movwls	r9, #2819	; 0xb03
    6358:			; <UNDEFINED> instruction: 0xf7fe463b
    635c:	strmi	pc, [r2, #3811]	; 0xee3
    6360:			; <UNDEFINED> instruction: 0xf6bf9008
    6364:	bl	fe83204c <strspn@plt+0xfe830be8>
    6368:	movwls	r0, #41738	; 0xa30a
    636c:			; <UNDEFINED> instruction: 0xf04f4b76
    6370:			; <UNDEFINED> instruction: 0x4622083c
    6374:	bvc	441b9c <strspn@plt+0x440738>
    6378:	mcr	4, 0, r4, cr8, cr11, {3}
    637c:			; <UNDEFINED> instruction: 0x4644ba90
    6380:	eorge	pc, r4, sp, asr #17
    6384:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
    6388:			; <UNDEFINED> instruction: 0xf8dd461f
    638c:			; <UNDEFINED> instruction: 0x4690a010
    6390:	and	r9, r1, r4, lsl #10
    6394:	cmnle	sp, #256	; 0x100
    6398:	andcs	r4, sl, #61865984	; 0x3b00000
    639c:	strbmi	r2, [r8], -r1, lsl #2
    63a0:			; <UNDEFINED> instruction: 0xf7fa9400
    63a4:			; <UNDEFINED> instruction: 0xf8d8efe4
    63a8:			; <UNDEFINED> instruction: 0xf8b86010
    63ac:	strbmi	r5, [sl], -r0, lsr #32
    63b0:			; <UNDEFINED> instruction: 0x46294630
    63b4:	mrc2	7, 4, pc, cr0, cr13, {7}
    63b8:	movwcc	r1, #15939	; 0x3e43
    63bc:	stccs	8, cr13, [r0, #-936]	; 0xfffffc58
    63c0:	andcs	sp, r0, #232	; 0xe8
    63c4:	andcc	lr, r1, #2
    63c8:	rscle	r4, r3, sl, lsr #5
    63cc:			; <UNDEFINED> instruction: 0x36044631
    63d0:	addsmi	r6, r8, #720896	; 0xb0000
    63d4:	movwcs	sp, #503	; 0x1f7
    63d8:			; <UNDEFINED> instruction: 0xf7fa600b
    63dc:			; <UNDEFINED> instruction: 0xf1abefa4
    63e0:			; <UNDEFINED> instruction: 0xf10a0505
    63e4:	bl	fed48bf0 <strspn@plt+0xfed4778c>
    63e8:	ldrble	r0, [r3, #2816]	; 0xb00
    63ec:	bvc	441c54 <strspn@plt+0x4407f0>
    63f0:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx4
    63f4:			; <UNDEFINED> instruction: 0xf8ddba90
    63f8:	stcls	0, cr10, [r4, #-144]	; 0xffffff70
    63fc:			; <UNDEFINED> instruction: 0x46524953
    6400:	ldrbtmi	r2, [r9], #-1
    6404:	svc	0x00def7fa
    6408:	ldrbmi	r9, [r9], -r2, lsl #22
    640c:	strtmi	r2, [r0], -r0, lsl #4
    6410:	blls	eb01c <strspn@plt+0xe9bb8>
    6414:	ldrtmi	r9, [fp], -r0, lsl #6
    6418:	mcr2	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    641c:	andls	r4, r8, r2, lsl #11
    6420:	mrcge	6, 6, APSR_nzcv, cr9, cr15, {5}
    6424:	blmi	12ac840 <strspn@plt+0x12ab3dc>
    6428:	stmdavs	r0!, {r1, r3, r6, r9, fp, lr}
    642c:	stmpl	sl, {r0, r1, r3, r6, r7, fp, ip, lr}
    6430:	ldmdavs	r6, {r0, r1, r3, r4, fp, sp, lr}
    6434:			; <UNDEFINED> instruction: 0xf7fa9302
    6438:	svcls	0x0008ef8e
    643c:	blls	8e848 <strspn@plt+0x8d3e4>
    6440:	strmi	r9, [r2], -r1, lsl #14
    6444:	bmi	112ac4c <strspn@plt+0x11297e8>
    6448:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    644c:	svc	0x00c2f7fa
    6450:	blls	198960 <strspn@plt+0x1974fc>
    6454:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    6458:			; <UNDEFINED> instruction: 0xf7fa2001
    645c:			; <UNDEFINED> instruction: 0xe6baefb4
    6460:	mrc	6, 0, r4, cr8, cr11, {2}
    6464:	vmov	r7, s16
    6468:			; <UNDEFINED> instruction: 0x4644ba90
    646c:	blcs	2d8a0 <strspn@plt+0x2c43c>
    6470:	svcge	0x007cf43f
    6474:	ldmdbmi	sl!, {r0, r1, r5, r6, r8, r9, sl, sp, lr, pc}
    6478:	ldrtmi	r4, [r8], -fp, lsr #12
    647c:	cmpcc	r8, r9, ror r4
    6480:	stc2	7, cr15, [ip, #1012]!	; 0x3f4
    6484:			; <UNDEFINED> instruction: 0xf7fe4638
    6488:	ldmdami	r6!, {r0, r1, r3, r5, r6, r8, fp, ip, sp, lr, pc}
    648c:			; <UNDEFINED> instruction: 0xf7fe4478
    6490:	ldr	pc, [r8], #2407	; 0x967
    6494:	mrc	6, 0, r4, cr8, cr3, {2}
    6498:	vmov	r7, s16
    649c:			; <UNDEFINED> instruction: 0x4644ba90
    64a0:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
    64a4:	blcs	2d8bc <strspn@plt+0x2c458>
    64a8:			; <UNDEFINED> instruction: 0xe7a7d0bc
    64ac:	andcc	pc, ip, #208, 16	; 0xd00000
    64b0:	movwcc	r3, #15105	; 0x3b01
    64b4:	mrcge	6, 3, APSR_nzcv, cr0, cr15, {1}
    64b8:			; <UNDEFINED> instruction: 0xf7fae6b6
    64bc:	svclt	0x0000eea4
    64c0:	andeq	r5, r1, ip, ror #6
    64c4:	andeq	r5, r1, r2, lsl #3
    64c8:	andeq	r0, r0, r4, lsl r1
    64cc:	andeq	r5, r1, sl, asr r1
    64d0:	andeq	r2, r0, r0, lsr #5
    64d4:	andeq	r5, r1, r4, lsl #6
    64d8:	strheq	r5, [r1], -r0
    64dc:	strdeq	r2, [r0], -r4
    64e0:	andeq	r5, r1, r6, lsl #2
    64e4:	andeq	r5, r1, r8, lsl #2
    64e8:	andeq	r0, r0, lr, lsr lr
    64ec:	andeq	r2, r0, r4, asr r2
    64f0:	andeq	r2, r0, r6, lsr #1
    64f4:	muleq	r0, r4, r0
    64f8:	strheq	r5, [r1], -sl
    64fc:	andeq	r5, r1, r6, lsr #1
    6500:	andeq	r2, r0, ip, asr #32
    6504:	andeq	r5, r1, ip, lsr r0
    6508:	andeq	r1, r0, lr, lsr #31
    650c:	andeq	r1, r0, r8, lsr #31
    6510:	muleq	r0, lr, lr
    6514:	andeq	r1, r0, r6, lsr #29
    6518:			; <UNDEFINED> instruction: 0x00014ebc
    651c:	andeq	r1, r0, lr, asr #30
    6520:	andeq	r4, r1, sl, lsl #29
    6524:	andeq	r4, r1, r2, lsl #29
    6528:	andeq	r1, r0, r0, lsl #28
    652c:	andeq	r1, r0, sl, ror #28
    6530:	andeq	r1, r0, r6, ror #28
    6534:	andeq	r1, r0, r6, lsl #30
    6538:	andeq	r4, r1, r8, asr #27
    653c:	andeq	r1, r0, lr, asr #26
    6540:	andeq	r1, r0, r8, lsl #29
    6544:	andeq	r1, r0, r8, lsl #28
    6548:	andeq	r1, r0, ip, lsl lr
    654c:	muleq	r0, sl, sp
    6550:	andeq	r0, r0, ip, lsr r1
    6554:	andeq	r0, r0, ip, lsr #2
    6558:	muleq	r0, lr, sp
    655c:			; <UNDEFINED> instruction: 0x00001db2
    6560:	andeq	r4, r1, r8, ror #23
    6564:	muleq	r0, r4, fp
    6568:			; <UNDEFINED> instruction: 0xf5adb570
    656c:	stcmi	13, cr5, [r3, #-512]!	; 0xfffffe00
    6570:	stcmi	0, cr11, [r3], #-528	; 0xfffffdf0
    6574:	orrpl	pc, r0, #54525952	; 0x3400000
    6578:	bmi	897774 <strspn@plt+0x896310>
    657c:	stmdbpl	ip!, {r2, r3, r8, r9, ip, sp}
    6580:	stmdavs	r4!, {r1, r3, r4, r5, r6, sl, lr}
    6584:			; <UNDEFINED> instruction: 0xf04f601c
    6588:	bvs	4c7590 <strspn@plt+0x4c612c>
    658c:	blcs	5519c <strspn@plt+0x53d38>
    6590:	ldmiblt	r1!, {r1, r5, r8, fp, ip, lr, pc}^
    6594:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    6598:	andcc	lr, r0, sp, asr #19
    659c:	blmi	6f15b0 <strspn@plt+0x6f014c>
    65a0:	addpl	pc, r0, #1325400064	; 0x4f000000
    65a4:	strtmi	r2, [r0], -r1, lsl #2
    65a8:			; <UNDEFINED> instruction: 0xf7fa447b
    65ac:	strtmi	lr, [r0], -r0, ror #29
    65b0:			; <UNDEFINED> instruction: 0xf8d6f7fe
    65b4:	bmi	498a14 <strspn@plt+0x4975b0>
    65b8:	orrpl	pc, r0, #54525952	; 0x3400000
    65bc:	movwcc	r4, #50297	; 0xc479
    65c0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    65c4:	subsmi	r6, r1, sl, lsl r8
    65c8:			; <UNDEFINED> instruction: 0xf50dd116
    65cc:	andlt	r5, r4, r0, lsl #27
    65d0:	blmi	435b98 <strspn@plt+0x434734>
    65d4:			; <UNDEFINED> instruction: 0xe7df447b
    65d8:	blcs	20b2c <strspn@plt+0x1f6c8>
    65dc:			; <UNDEFINED> instruction: 0x2600d0d9
    65e0:	cmpvs	r3, r4
    65e4:	ldmdbvs	r3, {r1, r2, r5, r6, r7, sl, ip, lr}^
    65e8:	sbcsle	r2, r2, r0, lsl #22
    65ec:	blcc	60a44 <strspn@plt+0x5f5e0>
    65f0:	stccs	12, cr5, [r0, #-916]!	; 0xfffffc6c
    65f4:			; <UNDEFINED> instruction: 0xe7ccd0f5
    65f8:	mcr	7, 0, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    65fc:	andeq	r4, r1, ip, lsl #18
    6600:	andeq	r0, r0, r4, lsl r1
    6604:	andeq	r4, r1, r4, ror #21
    6608:			; <UNDEFINED> instruction: 0x00001cbe
    660c:			; <UNDEFINED> instruction: 0x00001cb0
    6610:	andeq	r4, r1, r8, asr #17
    6614:	andeq	r1, r0, r8, ror ip
    6618:	push	{r0, r1, r2, r3, r5, r9, fp, lr}
    661c:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
    6620:	addlt	r4, r3, lr, lsr #30
    6624:	ldrbtmi	r6, [pc], #-2387	; 662c <strspn@plt+0x51c8>
    6628:	eorsle	r2, lr, r0, lsl #22
    662c:			; <UNDEFINED> instruction: 0x1e5c6a15
    6630:	vstrcc.16	s12, [r2, #-36]	; 0xffffffdc	; <UNPREDICTABLE>
    6634:	andls	r2, r1, #1, 26	; 0x40
    6638:			; <UNDEFINED> instruction: 0xf04fbf8c
    663c:			; <UNDEFINED> instruction: 0xf04f082c
    6640:	stccs	8, cr0, [r0], {58}	; 0x3a
    6644:			; <UNDEFINED> instruction: 0xf8dfdd2e
    6648:	bl	aa8b0 <strspn@plt+0xa944c>
    664c:	vmulmi.f64	d0, d5, d4
    6650:	ldrbtmi	r4, [r9], #2853	; 0xb25
    6654:	ldrbtmi	r4, [fp], #-1150	; 0xfffffb82
    6658:			; <UNDEFINED> instruction: 0xf81b9300
    665c:			; <UNDEFINED> instruction: 0xf1baa901
    6660:	andsle	r0, sl, sl, lsl #30
    6664:	mcr	7, 2, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    6668:			; <UNDEFINED> instruction: 0xf8316801
    666c:	streq	r1, [fp], #26
    6670:	cmnvs	r4, r8, asr #30
    6674:	cfstrscs	mvf13, [r1, #-68]	; 0xffffffbc
    6678:			; <UNDEFINED> instruction: 0xf1babf98
    667c:			; <UNDEFINED> instruction: 0xf1040f5c
    6680:	svclt	0x00080101
    6684:	andsmi	pc, r4, r9, asr #17
    6688:	ldrbmi	sp, [r0, #7]
    668c:			; <UNDEFINED> instruction: 0xf89bd120
    6690:	blcs	1712698 <strspn@plt+0x1711234>
    6694:	blls	3a70c <strspn@plt+0x392a8>
    6698:	stfccs	f6, [r1], {89}	; 0x59
    669c:	blmi	4fae18 <strspn@plt+0x4f99b4>
    66a0:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    66a4:	andcs	r9, r0, #16384	; 0x4000
    66a8:	blmi	45b9d8 <strspn@plt+0x45a574>
    66ac:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    66b0:	blmi	432bb8 <strspn@plt+0x431754>
    66b4:	stmdavs	r1!, {r2, r3, r4, r5, r6, r7, fp, ip, lr}
    66b8:	mcr	7, 6, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    66bc:	andcs	r6, sl, r1, lsr #16
    66c0:	mcr	7, 5, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    66c4:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    66c8:	andlt	r6, r3, r8, asr r9
    66cc:	svchi	0x00f0e8bd
    66d0:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    66d4:	ubfx	r6, fp, #18, #6
    66d8:	andeq	r4, r1, r6, asr #20
    66dc:	andeq	r4, r1, lr, asr r8
    66e0:	andeq	r4, r1, r2, lsl sl
    66e4:	andeq	r4, r1, r0, lsl sl
    66e8:	andeq	r4, r1, lr, lsl #20
    66ec:	andeq	r4, r1, r4, asr #19
    66f0:			; <UNDEFINED> instruction: 0x000149b8
    66f4:	andeq	r0, r0, r8, asr r1
    66f8:	muleq	r1, lr, r9
    66fc:	muleq	r1, r2, r9
    6700:	svcmi	0x00f0e92d
    6704:	svcmi	0x00994606
    6708:	strmi	fp, [ip], -r1, lsl #1
    670c:	ldrbtmi	r4, [pc], #-1681	; 6714 <strspn@plt+0x52b0>
    6710:			; <UNDEFINED> instruction: 0xf0002a00
    6714:	blhi	fe226b58 <strspn@plt+0xfe2256f4>
    6718:	suble	r2, lr, r0, lsl #16
    671c:	subsge	pc, r0, #14614528	; 0xdf0000
    6720:			; <UNDEFINED> instruction: 0xf8df2500
    6724:			; <UNDEFINED> instruction: 0xf8df8250
    6728:	ldrbtmi	fp, [sl], #592	; 0x250
    672c:	ldrbtmi	r4, [fp], #1272	; 0x4f8
    6730:			; <UNDEFINED> instruction: 0xf8d8e01c
    6734:	adceq	r3, sl, r8, lsr r0
    6738:	eorsle	r2, r5, r1, lsl #22
    673c:	ldrsbtcc	pc, [ip], -r8	; <UNPREDICTABLE>
    6740:	eorne	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    6744:	svclt	0x00d8292b
    6748:	ldcle	0, cr0, [r6, #-552]	; 0xfffffdd8
    674c:	stmibvs	r2!, {r0, r1, r5, r6, sl, fp, pc}
    6750:	bne	ff2cd264 <strspn@plt+0xff2cbe00>
    6754:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    6758:	ldrdcc	pc, [r0], -fp	; <UNPREDICTABLE>
    675c:	ldmdble	r3, {r0, r8, r9, fp, sp}
    6760:	ldrmi	r2, [r0, r0]!
    6764:	strcc	r8, [r1, #-2976]	; 0xfffff460
    6768:	stmdble	r2!, {r3, r5, r7, r9, lr}
    676c:	stmible	r0!, {r0, r1, r3, r5, r8, sl, fp, sp}^
    6770:	stmdbcs	fp!, {r0, r3, r5, r9, sl, lr}
    6774:	ldrdeq	fp, [sl], r8
    6778:			; <UNDEFINED> instruction: 0xf8dadce8
    677c:	ldmpl	sl, {r2, r3, r5, ip, sp}
    6780:	ldrdcc	pc, [r0], -fp	; <UNPREDICTABLE>
    6784:	stmiale	fp!, {r0, r8, r9, fp, sp}^
    6788:	ldrsbtcc	pc, [r8], -fp	; <UNPREDICTABLE>
    678c:	rscle	r2, r7, r3, lsl #22
    6790:	ldmpl	fp!, {r1, r3, r4, r5, r6, r8, r9, fp, lr}^
    6794:	blcs	24808 <strspn@plt+0x233a4>
    6798:	ldmdavc	r3, {r1, r5, r6, r7, r8, ip, lr, pc}
    679c:	bicsle	r2, pc, pc, asr #22
    67a0:	blcs	15248f4 <strspn@plt+0x1523490>
    67a4:			; <UNDEFINED> instruction: 0xe7ded1dc
    67a8:	ldrdcc	pc, [ip], -sl	; <UNPREDICTABLE>
    67ac:	ldmpl	sl, {r0, r3, r5, r9, sl, lr}
    67b0:			; <UNDEFINED> instruction: 0xf1b9e7e6
    67b4:			; <UNDEFINED> instruction: 0xf0000f00
    67b8:	blhi	ff826b18 <strspn@plt+0xff8256b4>
    67bc:	subsle	r2, r9, r0, lsl #16
    67c0:			; <UNDEFINED> instruction: 0xa1bcf8df
    67c4:			; <UNDEFINED> instruction: 0xf8df2500
    67c8:			; <UNDEFINED> instruction: 0xf8df81bc
    67cc:	ldrbtmi	fp, [sl], #444	; 0x1bc
    67d0:	ldrbtmi	r4, [fp], #1272	; 0x4f8
    67d4:			; <UNDEFINED> instruction: 0xf8d8e01f
    67d8:	adceq	r3, sl, r8, lsr r0
    67dc:	eorsle	r2, r8, r1, lsl #22
    67e0:	ldrdcc	pc, [r0], #-136	; 0xffffff78
    67e4:	eorne	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    67e8:	svclt	0x00d82926
    67ec:	ldcle	0, cr0, [r9, #-552]	; 0xfffffdd8
    67f0:			; <UNDEFINED> instruction: 0xf8b48ca3
    67f4:	bne	ff0f6884 <strspn@plt+0xff0f5420>
    67f8:	bne	ff2e0e88 <strspn@plt+0xff2dfa24>
    67fc:			; <UNDEFINED> instruction: 0xf8524463
    6800:			; <UNDEFINED> instruction: 0xf8db2023
    6804:	blcs	5288c <strspn@plt+0x51428>
    6808:	andcs	sp, r1, r3, lsl r9
    680c:	blhi	ff8186d4 <strspn@plt+0xff817270>
    6810:	adcmi	r3, r8, #4194304	; 0x400000
    6814:			; <UNDEFINED> instruction: 0x2d26d922
    6818:			; <UNDEFINED> instruction: 0x4629d9dd
    681c:	svclt	0x00d82926
    6820:	stclle	0, cr0, [r5], #552	; 0x228
    6824:	ldrsbtcc	pc, [r0], -sl	; <UNPREDICTABLE>
    6828:			; <UNDEFINED> instruction: 0xf8db589a
    682c:	blcs	528b4 <strspn@plt+0x51450>
    6830:			; <UNDEFINED> instruction: 0xf8dbd8eb
    6834:	blcs	d291c <strspn@plt+0xd14b8>
    6838:	blmi	143abdc <strspn@plt+0x1439778>
    683c:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    6840:	mvnle	r2, r0, lsl #22
    6844:	blcs	13e4898 <strspn@plt+0x13e3434>
    6848:	ldmdavc	r3, {r0, r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
    684c:	bicsle	r2, ip, r4, asr fp
    6850:			; <UNDEFINED> instruction: 0xf8dae7de
    6854:			; <UNDEFINED> instruction: 0x46293030
    6858:			; <UNDEFINED> instruction: 0xe7e6589a
    685c:	svceq	0x0000f1b9
    6860:	blmi	12bac88 <strspn@plt+0x12b9824>
    6864:	stmdami	sl, {r0, r2, r3, r4, r5, r6, r7, fp, ip, lr}^
    6868:	stmdavs	fp!, {r0, r1, r2, r4, r9, sp}
    686c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    6870:	stcl	7, cr15, [lr], #1000	; 0x3e8
    6874:	stmdacs	r0, {r5, sl, fp, pc}
    6878:			; <UNDEFINED> instruction: 0xf8dfd053
    687c:	strcs	r9, [r0, #-280]	; 0xfffffee8
    6880:			; <UNDEFINED> instruction: 0x8114f8df
    6884:			; <UNDEFINED> instruction: 0xa114f8df
    6888:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    688c:	strd	r4, [r3], -sl	; <UNPREDICTABLE>
    6890:	ldrsbtcc	pc, [r8], -r8	; <UNPREDICTABLE>
    6894:	blcs	46b44 <strspn@plt+0x456e0>
    6898:			; <UNDEFINED> instruction: 0xf8d8d03e
    689c:			; <UNDEFINED> instruction: 0xf8533044
    68a0:			; <UNDEFINED> instruction: 0xf5b11025
    68a4:	svclt	0x00b87fcf
    68a8:	blle	786ad8 <strspn@plt+0x785674>
    68ac:			; <UNDEFINED> instruction: 0xf8b48ce3
    68b0:	bne	ff0fe948 <strspn@plt+0xff0fd4e4>
    68b4:	strhtgt	pc, [r2], -r4	; <UNPREDICTABLE>
    68b8:	stmibvs	r2!, {r0, r1, r3, r6, r7, r9, fp, ip}
    68bc:	strbtmi	r4, [r3], #-1139	; 0xfffffb8d
    68c0:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    68c4:	ldrdcc	pc, [r0], -sl	; <UNPREDICTABLE>
    68c8:	ldmdble	r5, {r0, r8, r9, fp, sp}
    68cc:	ldrmi	r2, [r0, r2]!
    68d0:	strcc	r8, [r1, #-3104]	; 0xfffff3e0
    68d4:	stmdble	r4!, {r3, r5, r7, r9, lr}
    68d8:	svcvc	0x00cff5b5
    68dc:			; <UNDEFINED> instruction: 0x4629d3d8
    68e0:	svcvc	0x00cff5b1
    68e4:			; <UNDEFINED> instruction: 0x008abfb8
    68e8:			; <UNDEFINED> instruction: 0xf8d9dae0
    68ec:	ldmpl	sl, {r2, r4, r5, ip, sp}
    68f0:	ldrdcc	pc, [r0], -sl	; <UNPREDICTABLE>
    68f4:	stmiale	r9!, {r0, r8, r9, fp, sp}^
    68f8:	ldrsbtcc	pc, [r8], -sl	; <UNPREDICTABLE>
    68fc:	rscle	r2, r5, r3, lsl #22
    6900:	ldmpl	fp!, {r1, r2, r3, r4, r8, r9, fp, lr}^
    6904:	blcs	24978 <strspn@plt+0x23514>
    6908:	ldmdavc	r3, {r5, r6, r7, r8, ip, lr, pc}
    690c:	bicsle	r2, sp, pc, asr #22
    6910:	blcs	1524a64 <strspn@plt+0x1523600>
    6914:			; <UNDEFINED> instruction: 0xe7dcd1da
    6918:	ldrsbtcc	pc, [r4], -r9	; <UNPREDICTABLE>
    691c:	ldmpl	sl, {r0, r3, r5, r9, sl, lr}
    6920:	bmi	8008c0 <strspn@plt+0x7ff45c>
    6924:	andcs	r2, r3, r0, lsl #2
    6928:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
    692c:	pop	{r0, ip, sp, pc}
    6930:			; <UNDEFINED> instruction: 0x47184ff0
    6934:	andscs	r4, r8, #21504	; 0x5400
    6938:	tstcs	r1, sl, lsl r8
    693c:	ldrbtmi	r5, [r8], #-2301	; 0xfffff703
    6940:			; <UNDEFINED> instruction: 0xf7fa682b
    6944:	blhi	fe841b64 <strspn@plt+0xfe840700>
    6948:			; <UNDEFINED> instruction: 0xf47f2800
    694c:	ldmdami	r6, {r0, r1, r2, r5, r6, r7, r9, sl, fp, sp, pc}
    6950:	stmdavs	fp!, {r0, r1, r2, r4, r9, sp}
    6954:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    6958:	ldcl	7, cr15, [sl], #-1000	; 0xfffffc18
    695c:	stmdacs	r0, {r5, r6, r7, r8, r9, fp, pc}
    6960:	svcge	0x002ef47f
    6964:	blmi	280768 <strspn@plt+0x27f304>
    6968:	udf	#1421	; 0x58d
    696c:	andeq	r4, r1, r6, ror r7
    6970:	andeq	r4, r1, sl, lsr r9
    6974:	andeq	r4, r1, r8, lsr r9
    6978:	andeq	r4, r1, r6, lsr r9
    697c:	andeq	r0, r0, r4, lsr r1
    6980:	muleq	r1, r6, r8
    6984:	muleq	r1, r4, r8
    6988:	muleq	r1, r2, r8
    698c:	andeq	r0, r0, r8, asr r1
    6990:	andeq	r1, r0, r6, lsr #20
    6994:	ldrdeq	r4, [r1], -ip
    6998:	ldrdeq	r4, [r1], -sl
    699c:	ldrdeq	r4, [r1], -r8
    69a0:	andeq	r1, r0, r2, lsl #19
    69a4:	andeq	r1, r0, r2, lsr #18
    69a8:	andeq	r1, r0, r6, lsr #18
    69ac:	blmi	d99288 <strspn@plt+0xd97e24>
    69b0:	push	{r1, r3, r4, r5, r6, sl, lr}
    69b4:	strdlt	r4, [r2], #16
    69b8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    69bc:			; <UNDEFINED> instruction: 0xf04f9341
    69c0:	stmdbvs	r3, {r8, r9}
    69c4:	submi	pc, r8, #13828096	; 0xd30000
    69c8:	movwcc	r1, #15971	; 0x3e63
    69cc:			; <UNDEFINED> instruction: 0xf894d80a
    69d0:	strmi	r8, [r7], -r0
    69d4:	strtmi	r4, [r3], -r5, lsr #12
    69d8:			; <UNDEFINED> instruction: 0xf1b84641
    69dc:	andle	r0, r1, r0, lsl #30
    69e0:	ldmdblt	r2, {r1, r3, r4, r6, fp, ip, sp, lr}^
    69e4:	blmi	a19290 <strspn@plt+0xa17e2c>
    69e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    69ec:	blls	1060a5c <strspn@plt+0x105f5f8>
    69f0:	qdaddle	r4, sl, r5
    69f4:	pop	{r1, r6, ip, sp, pc}
    69f8:	ldmvc	sl, {r4, r5, r6, r7, r8, pc}
    69fc:	rscsle	r2, r1, r0, lsl #20
    6a00:			; <UNDEFINED> instruction: 0xf103428a
    6a04:	stmdble	r1, {r1, r8, r9}
    6a08:			; <UNDEFINED> instruction: 0xe7e94611
    6a0c:			; <UNDEFINED> instruction: 0xf44fab01
    6a10:	smlabbcs	r0, r0, r2, r7
    6a14:			; <UNDEFINED> instruction: 0xf7fa4618
    6a18:			; <UNDEFINED> instruction: 0x4603ecb6
    6a1c:	bllt	ea4bcc <strspn@plt+0xea3768>
    6a20:	vhsub.s8	d2, d13, d0
    6a24:	strtmi	r1, [r1], -r3, lsl #24
    6a28:			; <UNDEFINED> instruction: 0x46154616
    6a2c:			; <UNDEFINED> instruction: 0xf813e001
    6a30:	strmi	r2, [r8], -r1, lsl #30
    6a34:	andvc	fp, sp, sl, asr r1
    6a38:	ldmdbvs	r9!, {r4, r5, r6, sl, fp, ip}
    6a3c:			; <UNDEFINED> instruction: 0xf8d13602
    6a40:	strpl	r1, [sl], #-584	; 0xfffffdb8
    6a44:			; <UNDEFINED> instruction: 0xf8d2693a
    6a48:	stmibne	r1!, {r3, r6, r9, lr}
    6a4c:	ldrmi	r4, [ip, #1544]	; 0x608
    6a50:	streq	pc, [r1, #-261]	; 0xfffffefb
    6a54:			; <UNDEFINED> instruction: 0xf1b8d1eb
    6a58:	andle	r0, r6, r0, lsl #30
    6a5c:	andhi	pc, r0, r1, lsl #17
    6a60:	ldmdbvs	fp!, {r0, r9, sl, ip, sp}
    6a64:	subeq	pc, r8, #13828096	; 0xd30000
    6a68:	movwcs	r4, #1072	; 0x430
    6a6c:	ldr	r7, [r9, r3]!
    6a70:	andcs	pc, r8, r3, lsl #16
    6a74:	svchi	0x0002f815
    6a78:	svceq	0x0000f1b8
    6a7c:	strb	sp, [pc, lr, asr #3]
    6a80:	bl	ff044a70 <strspn@plt+0xff04360c>
    6a84:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    6a88:	andeq	r0, r0, r4, lsl r1
    6a8c:	muleq	r1, ip, r4
    6a90:	mvnsmi	lr, #737280	; 0xb4000
    6a94:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    6a98:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    6a9c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    6aa0:	bl	1544a90 <strspn@plt+0x154362c>
    6aa4:	blne	1d97ca0 <strspn@plt+0x1d9683c>
    6aa8:	strhle	r1, [sl], -r6
    6aac:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    6ab0:	svccc	0x0004f855
    6ab4:	strbmi	r3, [sl], -r1, lsl #8
    6ab8:	ldrtmi	r4, [r8], -r1, asr #12
    6abc:	adcmi	r4, r6, #152, 14	; 0x2600000
    6ac0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    6ac4:	svclt	0x000083f8
    6ac8:	ldrdeq	r4, [r1], -r2
    6acc:	andeq	r4, r1, r8, asr #5
    6ad0:	svclt	0x00004770

Disassembly of section .fini:

00006ad4 <.fini>:
    6ad4:	push	{r3, lr}
    6ad8:	pop	{r3, pc}
