#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b7a230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b8da30 .scope module, "tb" "tb" 3 122;
 .timescale -12 -12;
L_0x1b7a6c0 .functor NOT 1, L_0x1bf8450, C4<0>, C4<0>, C4<0>;
L_0x1bf82d0 .functor XOR 12, L_0x1bf8190, L_0x1bf8230, C4<000000000000>, C4<000000000000>;
L_0x1bf83e0 .functor XOR 12, L_0x1bf82d0, L_0x1bf8340, C4<000000000000>, C4<000000000000>;
v0x1bf0f50_0 .net *"_ivl_10", 11 0, L_0x1bf8340;  1 drivers
v0x1bf1050_0 .net *"_ivl_12", 11 0, L_0x1bf83e0;  1 drivers
v0x1bf1130_0 .net *"_ivl_2", 11 0, L_0x1bf80f0;  1 drivers
v0x1bf11f0_0 .net *"_ivl_4", 11 0, L_0x1bf8190;  1 drivers
v0x1bf12d0_0 .net *"_ivl_6", 11 0, L_0x1bf8230;  1 drivers
v0x1bf1400_0 .net *"_ivl_8", 11 0, L_0x1bf82d0;  1 drivers
v0x1bf14e0_0 .var "clk", 0 0;
v0x1bf1580_0 .net "in", 0 0, v0x1bed030_0;  1 drivers
v0x1bf1620_0 .net "next_state_dut", 9 0, L_0x1bf7a20;  1 drivers
v0x1bf16c0_0 .net "next_state_ref", 9 0, L_0x1bf4560;  1 drivers
v0x1bf17d0_0 .net "out1_dut", 0 0, L_0x1bf4e20;  1 drivers
v0x1bf1870_0 .net "out1_ref", 0 0, L_0x1b7d510;  1 drivers
v0x1bf1910_0 .net "out2_dut", 0 0, L_0x1bf50c0;  1 drivers
v0x1bf19b0_0 .net "out2_ref", 0 0, L_0x1b7e3b0;  1 drivers
v0x1bf1a80_0 .net "state", 9 0, v0x1bed360_0;  1 drivers
v0x1bf1b20_0 .var/2u "stats1", 287 0;
v0x1bf1bc0_0 .var/2u "strobe", 0 0;
v0x1bf1c60_0 .net "tb_match", 0 0, L_0x1bf8450;  1 drivers
v0x1bf1d30_0 .net "tb_mismatch", 0 0, L_0x1b7a6c0;  1 drivers
v0x1bf1dd0_0 .net "wavedrom_enable", 0 0, v0x1bed5a0_0;  1 drivers
v0x1bf1ea0_0 .net "wavedrom_title", 511 0, v0x1bed660_0;  1 drivers
L_0x1bf80f0 .concat [ 1 1 10 0], L_0x1b7e3b0, L_0x1b7d510, L_0x1bf4560;
L_0x1bf8190 .concat [ 1 1 10 0], L_0x1b7e3b0, L_0x1b7d510, L_0x1bf4560;
L_0x1bf8230 .concat [ 1 1 10 0], L_0x1bf50c0, L_0x1bf4e20, L_0x1bf7a20;
L_0x1bf8340 .concat [ 1 1 10 0], L_0x1b7e3b0, L_0x1b7d510, L_0x1bf4560;
L_0x1bf8450 .cmp/eeq 12, L_0x1bf80f0, L_0x1bf83e0;
S_0x1b8dbc0 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0x1b8da30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x1b7d510 .functor OR 1, L_0x1bf1ff0, L_0x1bf2090, C4<0>, C4<0>;
L_0x1b7e3b0 .functor OR 1, L_0x1bf2220, L_0x1bf22c0, C4<0>, C4<0>;
L_0x1b7eb00 .functor OR 1, L_0x1bf27a0, L_0x1bf2840, C4<0>, C4<0>;
L_0x1b7b510 .functor OR 1, L_0x1b7eb00, L_0x1bf29d0, C4<0>, C4<0>;
L_0x1b9b560 .functor OR 1, L_0x1b7b510, L_0x1bf2b40, C4<0>, C4<0>;
L_0x1bc39a0 .functor AND 1, L_0x1bf2480, L_0x1b9b560, C4<1>, C4<1>;
L_0x1bf2f20 .functor OR 1, L_0x1bf2d70, L_0x1bf2e10, C4<0>, C4<0>;
L_0x1bf30d0 .functor OR 1, L_0x1bf2f20, L_0x1bf3030, C4<0>, C4<0>;
L_0x1bf3230 .functor AND 1, v0x1bed030_0, L_0x1bf30d0, C4<1>, C4<1>;
L_0x1bf2eb0 .functor AND 1, v0x1bed030_0, L_0x1bf32f0, C4<1>, C4<1>;
L_0x1bf3770 .functor AND 1, v0x1bed030_0, L_0x1bf34c0, C4<1>, C4<1>;
L_0x1bf3910 .functor AND 1, v0x1bed030_0, L_0x1bf37e0, C4<1>, C4<1>;
L_0x1bf3ae0 .functor AND 1, v0x1bed030_0, L_0x1bf3a40, C4<1>, C4<1>;
L_0x1bf3d10 .functor AND 1, v0x1bed030_0, L_0x1bf3bd0, C4<1>, C4<1>;
L_0x1bf39d0 .functor OR 1, L_0x1bf3e80, L_0x1bf3f20, C4<0>, C4<0>;
L_0x1bf4170 .functor AND 1, v0x1bed030_0, L_0x1bf39d0, C4<1>, C4<1>;
L_0x1bf4420 .functor AND 1, L_0x1bf3c70, L_0x1bf42c0, C4<1>, C4<1>;
L_0x1bf4ae0 .functor AND 1, L_0x1bf48d0, L_0x1bf4a40, C4<1>, C4<1>;
v0x1b7d6c0_0 .net *"_ivl_1", 0 0, L_0x1bf1ff0;  1 drivers
v0x1b7e4c0_0 .net *"_ivl_100", 0 0, L_0x1bf48d0;  1 drivers
v0x1b7e560_0 .net *"_ivl_102", 0 0, L_0x1bf4a40;  1 drivers
v0x1b7ed70_0 .net *"_ivl_104", 0 0, L_0x1bf4ae0;  1 drivers
v0x1b7ee10_0 .net *"_ivl_15", 0 0, L_0x1bf2480;  1 drivers
v0x1b7b660_0 .net *"_ivl_17", 4 0, L_0x1bf25b0;  1 drivers
v0x1b7b700_0 .net *"_ivl_19", 0 0, L_0x1bf27a0;  1 drivers
v0x1be9b30_0 .net *"_ivl_21", 0 0, L_0x1bf2840;  1 drivers
v0x1be9c10_0 .net *"_ivl_22", 0 0, L_0x1b7eb00;  1 drivers
v0x1be9cf0_0 .net *"_ivl_25", 0 0, L_0x1bf29d0;  1 drivers
v0x1be9dd0_0 .net *"_ivl_26", 0 0, L_0x1b7b510;  1 drivers
v0x1be9eb0_0 .net *"_ivl_29", 0 0, L_0x1bf2b40;  1 drivers
v0x1be9f90_0 .net *"_ivl_3", 0 0, L_0x1bf2090;  1 drivers
v0x1bea070_0 .net *"_ivl_30", 0 0, L_0x1b9b560;  1 drivers
v0x1bea150_0 .net *"_ivl_33", 0 0, L_0x1bc39a0;  1 drivers
v0x1bea210_0 .net *"_ivl_37", 0 0, L_0x1bf2d70;  1 drivers
v0x1bea2f0_0 .net *"_ivl_39", 0 0, L_0x1bf2e10;  1 drivers
v0x1bea3d0_0 .net *"_ivl_40", 0 0, L_0x1bf2f20;  1 drivers
v0x1bea4b0_0 .net *"_ivl_43", 0 0, L_0x1bf3030;  1 drivers
v0x1bea590_0 .net *"_ivl_44", 0 0, L_0x1bf30d0;  1 drivers
v0x1bea670_0 .net *"_ivl_47", 0 0, L_0x1bf3230;  1 drivers
v0x1bea730_0 .net *"_ivl_51", 0 0, L_0x1bf32f0;  1 drivers
v0x1bea810_0 .net *"_ivl_53", 0 0, L_0x1bf2eb0;  1 drivers
v0x1bea8d0_0 .net *"_ivl_57", 0 0, L_0x1bf34c0;  1 drivers
v0x1bea9b0_0 .net *"_ivl_59", 0 0, L_0x1bf3770;  1 drivers
v0x1beaa70_0 .net *"_ivl_63", 0 0, L_0x1bf37e0;  1 drivers
v0x1beab50_0 .net *"_ivl_65", 0 0, L_0x1bf3910;  1 drivers
v0x1beac10_0 .net *"_ivl_69", 0 0, L_0x1bf3a40;  1 drivers
v0x1beacf0_0 .net *"_ivl_7", 0 0, L_0x1bf2220;  1 drivers
v0x1beadd0_0 .net *"_ivl_71", 0 0, L_0x1bf3ae0;  1 drivers
v0x1beae90_0 .net *"_ivl_75", 0 0, L_0x1bf3bd0;  1 drivers
v0x1beaf70_0 .net *"_ivl_77", 0 0, L_0x1bf3d10;  1 drivers
v0x1beb030_0 .net *"_ivl_81", 0 0, L_0x1bf3e80;  1 drivers
v0x1beb320_0 .net *"_ivl_83", 0 0, L_0x1bf3f20;  1 drivers
v0x1beb400_0 .net *"_ivl_84", 0 0, L_0x1bf39d0;  1 drivers
v0x1beb4e0_0 .net *"_ivl_87", 0 0, L_0x1bf4170;  1 drivers
v0x1beb5a0_0 .net *"_ivl_9", 0 0, L_0x1bf22c0;  1 drivers
v0x1beb680_0 .net *"_ivl_91", 0 0, L_0x1bf3c70;  1 drivers
v0x1beb740_0 .net *"_ivl_93", 0 0, L_0x1bf42c0;  1 drivers
v0x1beb820_0 .net *"_ivl_95", 0 0, L_0x1bf4420;  1 drivers
v0x1beb8e0_0 .net "in", 0 0, v0x1bed030_0;  alias, 1 drivers
v0x1beb9a0_0 .net "next_state", 9 0, L_0x1bf4560;  alias, 1 drivers
v0x1beba80_0 .net "out1", 0 0, L_0x1b7d510;  alias, 1 drivers
v0x1bebb40_0 .net "out2", 0 0, L_0x1b7e3b0;  alias, 1 drivers
v0x1bebc00_0 .net "state", 9 0, v0x1bed360_0;  alias, 1 drivers
L_0x1bf1ff0 .part v0x1bed360_0, 8, 1;
L_0x1bf2090 .part v0x1bed360_0, 9, 1;
L_0x1bf2220 .part v0x1bed360_0, 7, 1;
L_0x1bf22c0 .part v0x1bed360_0, 9, 1;
L_0x1bf2480 .reduce/nor v0x1bed030_0;
L_0x1bf25b0 .part v0x1bed360_0, 0, 5;
L_0x1bf27a0 .reduce/or L_0x1bf25b0;
L_0x1bf2840 .part v0x1bed360_0, 7, 1;
L_0x1bf29d0 .part v0x1bed360_0, 8, 1;
L_0x1bf2b40 .part v0x1bed360_0, 9, 1;
L_0x1bf2d70 .part v0x1bed360_0, 0, 1;
L_0x1bf2e10 .part v0x1bed360_0, 8, 1;
L_0x1bf3030 .part v0x1bed360_0, 9, 1;
L_0x1bf32f0 .part v0x1bed360_0, 1, 1;
L_0x1bf34c0 .part v0x1bed360_0, 2, 1;
L_0x1bf37e0 .part v0x1bed360_0, 3, 1;
L_0x1bf3a40 .part v0x1bed360_0, 4, 1;
L_0x1bf3bd0 .part v0x1bed360_0, 5, 1;
L_0x1bf3e80 .part v0x1bed360_0, 6, 1;
L_0x1bf3f20 .part v0x1bed360_0, 7, 1;
L_0x1bf3c70 .reduce/nor v0x1bed030_0;
L_0x1bf42c0 .part v0x1bed360_0, 5, 1;
LS_0x1bf4560_0_0 .concat8 [ 1 1 1 1], L_0x1bc39a0, L_0x1bf3230, L_0x1bf2eb0, L_0x1bf3770;
LS_0x1bf4560_0_4 .concat8 [ 1 1 1 1], L_0x1bf3910, L_0x1bf3ae0, L_0x1bf3d10, L_0x1bf4170;
LS_0x1bf4560_0_8 .concat8 [ 1 1 0 0], L_0x1bf4420, L_0x1bf4ae0;
L_0x1bf4560 .concat8 [ 4 4 2 0], LS_0x1bf4560_0_0, LS_0x1bf4560_0_4, LS_0x1bf4560_0_8;
L_0x1bf48d0 .reduce/nor v0x1bed030_0;
L_0x1bf4a40 .part v0x1bed360_0, 6, 1;
S_0x1bebd80 .scope module, "stim1" "stimulus_gen" 3 166, 3 29 0, S_0x1b8da30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 10 "state";
    .port_info 3 /INPUT 1 "tb_match";
    .port_info 4 /INPUT 10 "next_state_ref";
    .port_info 5 /INPUT 10 "next_state_dut";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x1becdb0_0 .net "clk", 0 0, v0x1bf14e0_0;  1 drivers
v0x1bece90_0 .var/2s "errored1", 31 0;
v0x1becf70_0 .var/2s "errored2", 31 0;
v0x1bed030_0 .var "in", 0 0;
v0x1bed0d0_0 .net "next_state_dut", 9 0, L_0x1bf7a20;  alias, 1 drivers
v0x1bed1e0_0 .net "next_state_ref", 9 0, L_0x1bf4560;  alias, 1 drivers
v0x1bed2a0_0 .var/2s "onehot_error", 31 0;
v0x1bed360_0 .var "state", 9 0;
v0x1bed420_0 .var "state_error", 9 0;
v0x1bed4e0_0 .net "tb_match", 0 0, L_0x1bf8450;  alias, 1 drivers
v0x1bed5a0_0 .var "wavedrom_enable", 0 0;
v0x1bed660_0 .var "wavedrom_title", 511 0;
E_0x1b894b0 .event negedge, v0x1becdb0_0;
E_0x1b89700 .event posedge, v0x1becdb0_0;
S_0x1bebfc0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 69, 3 69 0, S_0x1bebd80;
 .timescale -12 -12;
v0x1bec200_0 .var/2s "i", 31 0;
E_0x1b88d80/0 .event negedge, v0x1becdb0_0;
E_0x1b88d80/1 .event posedge, v0x1becdb0_0;
E_0x1b88d80 .event/or E_0x1b88d80/0, E_0x1b88d80/1;
S_0x1bec300 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 74, 3 74 0, S_0x1bebd80;
 .timescale -12 -12;
v0x1bec500_0 .var/2s "i", 31 0;
S_0x1bec5e0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 114, 3 114 0, S_0x1bebd80;
 .timescale -12 -12;
v0x1bec7c0_0 .var/2s "i", 31 0;
S_0x1bec8a0 .scope task, "wavedrom_start" "wavedrom_start" 3 45, 3 45 0, S_0x1bebd80;
 .timescale -12 -12;
v0x1beca80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1becb80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 48, 3 48 0, S_0x1bebd80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bed840 .scope module, "top_module1" "top_module" 3 178, 4 1 0, S_0x1b8da30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x1bf4e20 .functor OR 1, L_0x1bf4ce0, L_0x1bf4d80, C4<0>, C4<0>;
L_0x1bf50c0 .functor OR 1, L_0x1bf4f80, L_0x1bf5020, C4<0>, C4<0>;
L_0x1bf5310 .functor NOT 5, L_0x1bf5220, C4<00000>, C4<00000>, C4<00000>;
L_0x1bf56a0 .functor OR 5, L_0x1bf53d0, L_0x1bf5510, C4<00000>, C4<00000>;
L_0x1bf59a0 .functor OR 5, L_0x1bf56a0, L_0x1bf5850, C4<00000>, C4<00000>;
L_0x1bf5d00 .functor OR 5, L_0x1bf59a0, L_0x1bf5b50, C4<00000>, C4<00000>;
L_0x1bf5e50 .functor AND 5, L_0x1bf5310, L_0x1bf5d00, C4<11111>, C4<11111>;
L_0x1bf5c40 .functor OR 1, L_0x1bf6050, L_0x1bf6580, C4<0>, C4<0>;
L_0x1bf6840 .functor OR 1, L_0x1bf5c40, L_0x1bf6710, C4<0>, C4<0>;
L_0x1bf6950 .functor AND 1, v0x1bed030_0, L_0x1bf6840, C4<1>, C4<1>;
L_0x1bf6b10 .functor AND 1, v0x1bed030_0, L_0x1bf6a70, C4<1>, C4<1>;
L_0x1bf6cc0 .functor AND 1, v0x1bed030_0, L_0x1bf6b80, C4<1>, C4<1>;
L_0x1bf6e90 .functor AND 1, v0x1bed030_0, L_0x1bf6df0, C4<1>, C4<1>;
L_0x1bf70a0 .functor AND 1, v0x1bed030_0, L_0x1bf6f50, C4<1>, C4<1>;
L_0x1bf6d80 .functor AND 1, v0x1bed030_0, L_0x1bf6c20, C4<1>, C4<1>;
L_0x1bf7430 .functor OR 1, L_0x1bf7230, L_0x1bf7390, C4<0>, C4<0>;
L_0x1bf75d0 .functor AND 1, v0x1bed030_0, L_0x1bf7430, C4<1>, C4<1>;
L_0x1bf7690 .functor NOT 1, v0x1bed030_0, C4<0>, C4<0>, C4<0>;
L_0x1bf7910 .functor AND 1, L_0x1bf7690, L_0x1bf77a0, C4<1>, C4<1>;
L_0x1bf7d90 .functor NOT 1, v0x1bed030_0, C4<0>, C4<0>, C4<0>;
L_0x1bf7f90 .functor AND 1, L_0x1bf7d90, L_0x1bf7700, C4<1>, C4<1>;
v0x1bedab0_0 .net *"_ivl_1", 0 0, L_0x1bf4ce0;  1 drivers
v0x1bedb90_0 .net *"_ivl_100", 0 0, L_0x1bf7430;  1 drivers
v0x1bedc70_0 .net *"_ivl_102", 0 0, L_0x1bf75d0;  1 drivers
v0x1bedd60_0 .net *"_ivl_106", 0 0, L_0x1bf7690;  1 drivers
v0x1bede40_0 .net *"_ivl_109", 0 0, L_0x1bf77a0;  1 drivers
v0x1bedf70_0 .net *"_ivl_110", 0 0, L_0x1bf7910;  1 drivers
v0x1bee050_0 .net *"_ivl_115", 0 0, L_0x1bf7d90;  1 drivers
v0x1bee130_0 .net *"_ivl_118", 0 0, L_0x1bf7700;  1 drivers
v0x1bee210_0 .net *"_ivl_119", 0 0, L_0x1bf7f90;  1 drivers
v0x1bee380_0 .net *"_ivl_14", 4 0, L_0x1bf5220;  1 drivers
L_0x7f9a66d87018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1bee460_0 .net *"_ivl_17", 3 0, L_0x7f9a66d87018;  1 drivers
v0x1bee540_0 .net *"_ivl_18", 4 0, L_0x1bf5310;  1 drivers
v0x1bee620_0 .net *"_ivl_21", 4 0, L_0x1bf53d0;  1 drivers
v0x1bee700_0 .net *"_ivl_23", 0 0, L_0x1bf5470;  1 drivers
v0x1bee7e0_0 .net *"_ivl_24", 4 0, L_0x1bf5510;  1 drivers
L_0x7f9a66d87060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1bee8c0_0 .net *"_ivl_27", 3 0, L_0x7f9a66d87060;  1 drivers
v0x1bee9a0_0 .net *"_ivl_28", 4 0, L_0x1bf56a0;  1 drivers
v0x1beeb90_0 .net *"_ivl_3", 0 0, L_0x1bf4d80;  1 drivers
v0x1beec70_0 .net *"_ivl_31", 0 0, L_0x1bf57b0;  1 drivers
v0x1beed50_0 .net *"_ivl_32", 4 0, L_0x1bf5850;  1 drivers
L_0x7f9a66d870a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1beee30_0 .net *"_ivl_35", 3 0, L_0x7f9a66d870a8;  1 drivers
v0x1beef10_0 .net *"_ivl_36", 4 0, L_0x1bf59a0;  1 drivers
v0x1beeff0_0 .net *"_ivl_39", 0 0, L_0x1bf5ab0;  1 drivers
v0x1bef0d0_0 .net *"_ivl_40", 4 0, L_0x1bf5b50;  1 drivers
L_0x7f9a66d870f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1bef1b0_0 .net *"_ivl_43", 3 0, L_0x7f9a66d870f0;  1 drivers
v0x1bef290_0 .net *"_ivl_44", 4 0, L_0x1bf5d00;  1 drivers
v0x1bef370_0 .net *"_ivl_46", 4 0, L_0x1bf5e50;  1 drivers
v0x1bef450_0 .net *"_ivl_49", 0 0, L_0x1bf5f60;  1 drivers
v0x1bef530_0 .net *"_ivl_53", 0 0, L_0x1bf6050;  1 drivers
v0x1bef610_0 .net *"_ivl_55", 0 0, L_0x1bf6580;  1 drivers
v0x1bef6f0_0 .net *"_ivl_56", 0 0, L_0x1bf5c40;  1 drivers
v0x1bef7d0_0 .net *"_ivl_59", 0 0, L_0x1bf6710;  1 drivers
v0x1bef8b0_0 .net *"_ivl_60", 0 0, L_0x1bf6840;  1 drivers
v0x1befba0_0 .net *"_ivl_62", 0 0, L_0x1bf6950;  1 drivers
v0x1befc80_0 .net *"_ivl_67", 0 0, L_0x1bf6a70;  1 drivers
v0x1befd60_0 .net *"_ivl_68", 0 0, L_0x1bf6b10;  1 drivers
v0x1befe40_0 .net *"_ivl_7", 0 0, L_0x1bf4f80;  1 drivers
v0x1beff20_0 .net *"_ivl_73", 0 0, L_0x1bf6b80;  1 drivers
v0x1bf0000_0 .net *"_ivl_74", 0 0, L_0x1bf6cc0;  1 drivers
v0x1bf00e0_0 .net *"_ivl_79", 0 0, L_0x1bf6df0;  1 drivers
v0x1bf01c0_0 .net *"_ivl_80", 0 0, L_0x1bf6e90;  1 drivers
v0x1bf02a0_0 .net *"_ivl_85", 0 0, L_0x1bf6f50;  1 drivers
v0x1bf0380_0 .net *"_ivl_86", 0 0, L_0x1bf70a0;  1 drivers
v0x1bf0460_0 .net *"_ivl_9", 0 0, L_0x1bf5020;  1 drivers
v0x1bf0540_0 .net *"_ivl_91", 0 0, L_0x1bf6c20;  1 drivers
v0x1bf0620_0 .net *"_ivl_92", 0 0, L_0x1bf6d80;  1 drivers
v0x1bf0700_0 .net *"_ivl_97", 0 0, L_0x1bf7230;  1 drivers
v0x1bf07e0_0 .net *"_ivl_99", 0 0, L_0x1bf7390;  1 drivers
v0x1bf08c0_0 .net "in", 0 0, v0x1bed030_0;  alias, 1 drivers
v0x1bf0960_0 .net "next_state", 9 0, L_0x1bf7a20;  alias, 1 drivers
v0x1bf0a20_0 .net "out1", 0 0, L_0x1bf4e20;  alias, 1 drivers
v0x1bf0ac0_0 .net "out2", 0 0, L_0x1bf50c0;  alias, 1 drivers
v0x1bf0b80_0 .net "state", 9 0, v0x1bed360_0;  alias, 1 drivers
L_0x1bf4ce0 .part v0x1bed360_0, 8, 1;
L_0x1bf4d80 .part v0x1bed360_0, 9, 1;
L_0x1bf4f80 .part v0x1bed360_0, 7, 1;
L_0x1bf5020 .part v0x1bed360_0, 9, 1;
L_0x1bf5220 .concat [ 1 4 0 0], v0x1bed030_0, L_0x7f9a66d87018;
L_0x1bf53d0 .part v0x1bed360_0, 0, 5;
L_0x1bf5470 .part v0x1bed360_0, 7, 1;
L_0x1bf5510 .concat [ 1 4 0 0], L_0x1bf5470, L_0x7f9a66d87060;
L_0x1bf57b0 .part v0x1bed360_0, 8, 1;
L_0x1bf5850 .concat [ 1 4 0 0], L_0x1bf57b0, L_0x7f9a66d870a8;
L_0x1bf5ab0 .part v0x1bed360_0, 9, 1;
L_0x1bf5b50 .concat [ 1 4 0 0], L_0x1bf5ab0, L_0x7f9a66d870f0;
L_0x1bf5f60 .part L_0x1bf5e50, 0, 1;
L_0x1bf6050 .part v0x1bed360_0, 0, 1;
L_0x1bf6580 .part v0x1bed360_0, 8, 1;
L_0x1bf6710 .part v0x1bed360_0, 9, 1;
L_0x1bf6a70 .part v0x1bed360_0, 1, 1;
L_0x1bf6b80 .part v0x1bed360_0, 2, 1;
L_0x1bf6df0 .part v0x1bed360_0, 3, 1;
L_0x1bf6f50 .part v0x1bed360_0, 4, 1;
L_0x1bf6c20 .part v0x1bed360_0, 5, 1;
L_0x1bf7230 .part v0x1bed360_0, 6, 1;
L_0x1bf7390 .part v0x1bed360_0, 7, 1;
L_0x1bf77a0 .part v0x1bed360_0, 5, 1;
LS_0x1bf7a20_0_0 .concat8 [ 1 1 1 1], L_0x1bf5f60, L_0x1bf6950, L_0x1bf6b10, L_0x1bf6cc0;
LS_0x1bf7a20_0_4 .concat8 [ 1 1 1 1], L_0x1bf6e90, L_0x1bf70a0, L_0x1bf6d80, L_0x1bf75d0;
LS_0x1bf7a20_0_8 .concat8 [ 1 1 0 0], L_0x1bf7910, L_0x1bf7f90;
L_0x1bf7a20 .concat8 [ 4 4 2 0], LS_0x1bf7a20_0_0, LS_0x1bf7a20_0_4, LS_0x1bf7a20_0_8;
L_0x1bf7700 .part v0x1bed360_0, 6, 1;
S_0x1bf0d30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 187, 3 187 0, S_0x1b8da30;
 .timescale -12 -12;
E_0x1b70a20 .event anyedge, v0x1bf1bc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bf1bc0_0;
    %nor/r;
    %assign/vec4 v0x1bf1bc0_0, 0;
    %wait E_0x1b70a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bebd80;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1bece90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1becf70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1bed2a0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x1bed420_0, 0, 10;
    %end;
    .thread T_3, $init;
    .scope S_0x1bebd80;
T_4 ;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b89700;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
T_4.2 ;
    %wait E_0x1b88d80;
    %load/vec4 v0x1bed420_0;
    %load/vec4 v0x1bed1e0_0;
    %load/vec4 v0x1bed0d0_0;
    %xor;
    %or;
    %assign/vec4 v0x1bed420_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x1bebd80;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1bed360_0, 0;
    %wait E_0x1b894b0;
    %fork t_1, S_0x1bebfc0;
    %jmp t_0;
    .scope S_0x1bebfc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1bec200_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1bec200_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1b88d80;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x1bec200_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1bed360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bed030_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bec200_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1bec200_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1bebd80;
t_0 %join;
    %fork t_3, S_0x1bec300;
    %jmp t_2;
    .scope S_0x1bec300;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1bec500_0, 0, 32;
T_5.3 ; Top of for-loop 
    %load/vec4 v0x1bec500_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.4, 5;
    %wait E_0x1b88d80;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x1bec500_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1bed360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bed030_0, 0;
T_5.5 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bec500_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1bec500_0, 0, 32;
    %jmp T_5.3;
T_5.4 ; for-loop exit label
    %end;
    .scope S_0x1bebd80;
t_2 %join;
    %wait E_0x1b894b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1becb80;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b88d80;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1bed360_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1bed030_0, 0;
    %load/vec4 v0x1bed4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bed2a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1bed2a0_0, 0, 32;
T_5.8 ;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1bece90_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b88d80;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x1bed360_0, 0;
    %vpi_func 3 92 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1bed030_0, 0;
    %load/vec4 v0x1bed4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bece90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1bece90_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v0x1bed2a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.16, 9;
    %load/vec4 v0x1bece90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %vpi_call/w 3 98 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with two-hot inputs." {0 0 0};
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1becf70_0, 0, 32;
    %pushi/vec4 800, 0, 32;
T_5.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.18, 5;
    %jmp/1 T_5.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b88d80;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1bed360_0, 0;
    %vpi_func 3 104 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1bed030_0, 0;
    %load/vec4 v0x1bed4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1becf70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1becf70_0, 0, 32;
T_5.19 ;
    %jmp T_5.17;
T_5.18 ;
    %pop/vec4 1;
    %load/vec4 v0x1bed2a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.23, 9;
    %load/vec4 v0x1becf70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %vpi_call/w 3 109 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_5.21 ;
    %load/vec4 v0x1bed2a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.26, 9;
    %load/vec4 v0x1bece90_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_5.27, 4;
    %load/vec4 v0x1becf70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_5.27;
    %and;
T_5.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %vpi_call/w 3 112 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_5.24 ;
    %fork t_5, S_0x1bec5e0;
    %jmp t_4;
    .scope S_0x1bec5e0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1bec7c0_0, 0, 32;
T_5.28 ; Top of for-loop 
    %load/vec4 v0x1bec7c0_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_5.29, 5;
    %load/vec4 v0x1bed420_0;
    %load/vec4 v0x1bec7c0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_5.31, 8;
    %pushi/vec4 25455, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_5.32, 8;
T_5.31 ; End of true expr.
    %pushi/vec4 1768842095, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_5.32, 8;
 ; End of false expr.
    %blend;
T_5.32;
    %vpi_call/w 3 115 "$display", "Hint: next_state[%0d] is %s.", v0x1bec7c0_0, S<0,vec4,u72> {1 0 0};
T_5.30 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bec7c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1bec7c0_0, 0, 32;
    %jmp T_5.28;
T_5.29 ; for-loop exit label
    %end;
    .scope S_0x1bebd80;
t_4 %join;
    %delay 1, 0;
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1b8da30;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf14e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf1bc0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1b8da30;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bf14e0_0;
    %inv;
    %store/vec4 v0x1bf14e0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1b8da30;
T_8 ;
    %vpi_call/w 3 158 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 159 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1becdb0_0, v0x1bf1d30_0, v0x1bf1580_0, v0x1bf1a80_0, v0x1bf16c0_0, v0x1bf1620_0, v0x1bf1870_0, v0x1bf17d0_0, v0x1bf19b0_0, v0x1bf1910_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1b8da30;
T_9 ;
    %load/vec4 v0x1bf1b20_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1bf1b20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1bf1b20_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1bf1b20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1bf1b20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bf1b20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has no mismatches.", "out1" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1bf1b20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x1bf1b20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bf1b20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.5;
T_9.4 ;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has no mismatches.", "out2" {0 0 0};
T_9.5 ;
    %load/vec4 v0x1bf1b20_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1bf1b20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 203 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 204 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bf1b20_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1bf1b20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 205 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1b8da30;
T_10 ;
    %wait E_0x1b88d80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bf1b20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf1b20_0, 4, 32;
    %load/vec4 v0x1bf1c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1bf1b20_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 216 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf1b20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bf1b20_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf1b20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1bf16c0_0;
    %load/vec4 v0x1bf16c0_0;
    %load/vec4 v0x1bf1620_0;
    %xor;
    %load/vec4 v0x1bf16c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1bf1b20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 220 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf1b20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1bf1b20_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf1b20_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1bf1870_0;
    %load/vec4 v0x1bf1870_0;
    %load/vec4 v0x1bf17d0_0;
    %xor;
    %load/vec4 v0x1bf1870_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1bf1b20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 223 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf1b20_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1bf1b20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf1b20_0, 4, 32;
T_10.8 ;
    %load/vec4 v0x1bf19b0_0;
    %load/vec4 v0x1bf19b0_0;
    %load/vec4 v0x1bf1910_0;
    %xor;
    %load/vec4 v0x1bf19b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.12, 6;
    %load/vec4 v0x1bf1b20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf1b20_0, 4, 32;
T_10.14 ;
    %load/vec4 v0x1bf1b20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf1b20_0, 4, 32;
T_10.12 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm_onehot/fsm_onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/fsm_onehot/iter0/response41/top_module.sv";
