{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700800659677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700800659678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 20:37:39 2023 " "Processing started: Thu Nov 23 20:37:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700800659678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1700800659678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD -c LCD --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD -c LCD --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1700800659678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1700800659923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1700800659923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 2 2 " "Found 2 design units, including 2 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.sv" "" { Text "C:/Users/natha/OneDrive/Desktop/Digital Logic Project/LCD/LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700800666068 ""} { "Info" "ISGN_ENTITY_NAME" "2 calculator_operation_display " "Found entity 2: calculator_operation_display" {  } { { "LCD.sv" "" { Text "C:/Users/natha/OneDrive/Desktop/Digital Logic Project/LCD/LCD.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700800666068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700800666068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sharedmacros.sv 0 0 " "Found 0 design units, including 0 entities, in source file sharedmacros.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700800666069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done Done Initilizer.sv(6) " "Verilog HDL Declaration information at Initilizer.sv(6): object \"done\" differs only in case from object \"Done\" in the same scope" {  } { { "Initilizer.sv" "" { Text "C:/Users/natha/OneDrive/Desktop/Digital Logic Project/LCD/Initilizer.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1700800666071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initilizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file initilizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Initilizer " "Found entity 1: LCD_Initilizer" {  } { { "Initilizer.sv" "" { Text "C:/Users/natha/OneDrive/Desktop/Digital Logic Project/LCD/Initilizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700800666071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700800666071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Driver " "Found entity 1: LCD_Driver" {  } { { "Driver.sv" "" { Text "C:/Users/natha/OneDrive/Desktop/Digital Logic Project/LCD/Driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700800666073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700800666073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_LCD " "Found entity 1: TEST_LCD" {  } { { "TEST_LCD.sv" "" { Text "C:/Users/natha/OneDrive/Desktop/Digital Logic Project/LCD/TEST_LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700800666074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700800666074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.sv" "" { Text "C:/Users/natha/OneDrive/Desktop/Digital Logic Project/LCD/bin2bcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700800666075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700800666075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2disp.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd2disp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2disp " "Found entity 1: bcd2disp" {  } { { "bcd2disp.sv" "" { Text "C:/Users/natha/OneDrive/Desktop/Digital Logic Project/LCD/bcd2disp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700800666076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700800666076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "characters.sv 0 0 " "Found 0 design units, including 0 entities, in source file characters.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700800666078 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LCD.sv(94) " "Verilog HDL Instantiation warning at LCD.sv(94): instance has no name" {  } { { "LCD.sv" "" { Text "C:/Users/natha/OneDrive/Desktop/Digital Logic Project/LCD/LCD.sv" 94 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1700800666079 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LCD.sv(107) " "Verilog HDL Instantiation warning at LCD.sv(107): instance has no name" {  } { { "LCD.sv" "" { Text "C:/Users/natha/OneDrive/Desktop/Digital Logic Project/LCD/LCD.sv" 107 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1700800666080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LCD.sv(130) " "Verilog HDL Instantiation warning at LCD.sv(130): instance has no name" {  } { { "LCD.sv" "" { Text "C:/Users/natha/OneDrive/Desktop/Digital Logic Project/LCD/LCD.sv" 130 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1700800666081 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TEST_LCD.sv(28) " "Verilog HDL Instantiation warning at TEST_LCD.sv(28): instance has no name" {  } { { "TEST_LCD.sv" "" { Text "C:/Users/natha/OneDrive/Desktop/Digital Logic Project/LCD/TEST_LCD.sv" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1700800666081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TEST_LCD " "Elaborating entity \"TEST_LCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1700800666106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:comb_3 " "Elaborating entity \"LCD\" for hierarchy \"LCD:comb_3\"" {  } { { "TEST_LCD.sv" "comb_3" { Text "C:/Users/natha/OneDrive/Desktop/Digital Logic Project/LCD/TEST_LCD.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700800666108 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "display_chars " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"display_chars\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1700800666115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd LCD:comb_3\|bin2bcd:a_bin2bcd " "Elaborating entity \"bin2bcd\" for hierarchy \"LCD:comb_3\|bin2bcd:a_bin2bcd\"" {  } { { "LCD.sv" "a_bin2bcd" { Text "C:/Users/natha/OneDrive/Desktop/Digital Logic Project/LCD/LCD.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700800666115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2disp LCD:comb_3\|bcd2disp:a_bcd2disp " "Elaborating entity \"bcd2disp\" for hierarchy \"LCD:comb_3\|bcd2disp:a_bcd2disp\"" {  } { { "LCD.sv" "a_bcd2disp" { Text "C:/Users/natha/OneDrive/Desktop/Digital Logic Project/LCD/LCD.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700800666124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator_operation_display LCD:comb_3\|calculator_operation_display:comb_3 " "Elaborating entity \"calculator_operation_display\" for hierarchy \"LCD:comb_3\|calculator_operation_display:comb_3\"" {  } { { "LCD.sv" "comb_3" { Text "C:/Users/natha/OneDrive/Desktop/Digital Logic Project/LCD/LCD.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700800666144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Initilizer LCD:comb_3\|LCD_Initilizer:comb_4 " "Elaborating entity \"LCD_Initilizer\" for hierarchy \"LCD:comb_3\|LCD_Initilizer:comb_4\"" {  } { { "LCD.sv" "comb_4" { Text "C:/Users/natha/OneDrive/Desktop/Digital Logic Project/LCD/LCD.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700800666145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Driver LCD:comb_3\|LCD_Driver:comb_645 " "Elaborating entity \"LCD_Driver\" for hierarchy \"LCD:comb_3\|LCD_Driver:comb_645\"" {  } { { "LCD.sv" "comb_645" { Text "C:/Users/natha/OneDrive/Desktop/Digital Logic Project/LCD/LCD.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700800666148 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Driver.sv(47) " "Verilog HDL assignment warning at Driver.sv(47): truncated value with size 32 to match size of target (6)" {  } { { "Driver.sv" "" { Text "C:/Users/natha/OneDrive/Desktop/Digital Logic Project/LCD/Driver.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700800666151 "|TEST_LCD|LCD:comb_3|LCD_Driver:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Driver.sv(47) " "Verilog HDL assignment warning at Driver.sv(47): truncated value with size 32 to match size of target (3)" {  } { { "Driver.sv" "" { Text "C:/Users/natha/OneDrive/Desktop/Digital Logic Project/LCD/Driver.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700800666151 "|TEST_LCD|LCD:comb_3|LCD_Driver:comb_4"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "display_chars " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"display_chars\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1700800666151 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "display_chars " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"display_chars\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1700800666151 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1700800666393 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/natha/OneDrive/Desktop/Digital Logic Project/LCD/output_files/LCD.map.smsg " "Generated suppressed messages file C:/Users/natha/OneDrive/Desktop/Digital Logic Project/LCD/output_files/LCD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1700800666414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700800666429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 20:37:46 2023 " "Processing ended: Thu Nov 23 20:37:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700800666429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700800666429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700800666429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1700800666429 ""}
