Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jul 13 15:18:07 2019
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.692        0.000                      0                  147        0.111        0.000                      0                  147        1.100        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
SYSCLK_P                {0.000 2.500}        5.000           200.000         
  clk_out1_glb_clk_src  {0.000 50.000}       100.000         10.000          
  clk_out2_glb_clk_src  {0.000 5.000}        10.000          100.000         
  clkfbout_glb_clk_src  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK_P                                                                                                                                                                  1.100        0.000                       0                     1  
  clk_out1_glb_clk_src       96.051        0.000                      0                  119        0.130        0.000                      0                  119       49.500        0.000                       0                    57  
  clk_out2_glb_clk_src        7.327        0.000                      0                   14        0.174        0.000                      0                   14        4.500        0.000                       0                    16  
  clkfbout_glb_clk_src                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_glb_clk_src  clk_out2_glb_clk_src        6.692        0.000                      0                   24        0.111        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_glb_clk_src
  To Clock:  clk_out1_glb_clk_src

Setup :            0  Failing Endpoints,  Worst Slack       96.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.051ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.911ns (24.956%)  route 2.739ns (75.044%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.533    -2.488    data_gen_inst/CLK
    SLICE_X162Y124       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.552    -0.538    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X160Y124       LUT2 (Prop_lut2_I0_O)        0.245    -0.293 r  data_gen_inst/PRBS_GENERATE/counter_reg[4]_i_1/O
                         net (fo=6, routed)           0.475     0.182    data_gen_inst/PRBS_GENERATE/E[0]
    SLICE_X161Y124       LUT6 (Prop_lut6_I0_O)        0.268     0.450 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.713     1.163    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.427    97.969    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/C
                         clock pessimism             -0.497    97.472    
                         clock uncertainty           -0.091    97.381    
    SLICE_X159Y124       FDSE (Setup_fdse_C_CE)      -0.168    97.213    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         97.213    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                 96.051    

Slack (MET) :             96.051ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.911ns (24.956%)  route 2.739ns (75.044%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.533    -2.488    data_gen_inst/CLK
    SLICE_X162Y124       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.552    -0.538    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X160Y124       LUT2 (Prop_lut2_I0_O)        0.245    -0.293 r  data_gen_inst/PRBS_GENERATE/counter_reg[4]_i_1/O
                         net (fo=6, routed)           0.475     0.182    data_gen_inst/PRBS_GENERATE/E[0]
    SLICE_X161Y124       LUT6 (Prop_lut6_I0_O)        0.268     0.450 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.713     1.163    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.427    97.969    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[2]/C
                         clock pessimism             -0.497    97.472    
                         clock uncertainty           -0.091    97.381    
    SLICE_X159Y124       FDSE (Setup_fdse_C_CE)      -0.168    97.213    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         97.213    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                 96.051    

Slack (MET) :             96.051ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.911ns (24.956%)  route 2.739ns (75.044%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.533    -2.488    data_gen_inst/CLK
    SLICE_X162Y124       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.552    -0.538    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X160Y124       LUT2 (Prop_lut2_I0_O)        0.245    -0.293 r  data_gen_inst/PRBS_GENERATE/counter_reg[4]_i_1/O
                         net (fo=6, routed)           0.475     0.182    data_gen_inst/PRBS_GENERATE/E[0]
    SLICE_X161Y124       LUT6 (Prop_lut6_I0_O)        0.268     0.450 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.713     1.163    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.427    97.969    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]/C
                         clock pessimism             -0.497    97.472    
                         clock uncertainty           -0.091    97.381    
    SLICE_X159Y124       FDSE (Setup_fdse_C_CE)      -0.168    97.213    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         97.213    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                 96.051    

Slack (MET) :             96.051ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.911ns (24.956%)  route 2.739ns (75.044%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.533    -2.488    data_gen_inst/CLK
    SLICE_X162Y124       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.552    -0.538    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X160Y124       LUT2 (Prop_lut2_I0_O)        0.245    -0.293 r  data_gen_inst/PRBS_GENERATE/counter_reg[4]_i_1/O
                         net (fo=6, routed)           0.475     0.182    data_gen_inst/PRBS_GENERATE/E[0]
    SLICE_X161Y124       LUT6 (Prop_lut6_I0_O)        0.268     0.450 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.713     1.163    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.427    97.969    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]/C
                         clock pessimism             -0.497    97.472    
                         clock uncertainty           -0.091    97.381    
    SLICE_X159Y124       FDSE (Setup_fdse_C_CE)      -0.168    97.213    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]
  -------------------------------------------------------------------
                         required time                         97.213    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                 96.051    

Slack (MET) :             96.051ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.911ns (24.956%)  route 2.739ns (75.044%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.533    -2.488    data_gen_inst/CLK
    SLICE_X162Y124       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.552    -0.538    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X160Y124       LUT2 (Prop_lut2_I0_O)        0.245    -0.293 r  data_gen_inst/PRBS_GENERATE/counter_reg[4]_i_1/O
                         net (fo=6, routed)           0.475     0.182    data_gen_inst/PRBS_GENERATE/E[0]
    SLICE_X161Y124       LUT6 (Prop_lut6_I0_O)        0.268     0.450 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.713     1.163    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.427    97.969    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
                         clock pessimism             -0.497    97.472    
                         clock uncertainty           -0.091    97.381    
    SLICE_X159Y124       FDSE (Setup_fdse_C_CE)      -0.168    97.213    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         97.213    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                 96.051    

Slack (MET) :             96.051ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.911ns (24.956%)  route 2.739ns (75.044%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.533    -2.488    data_gen_inst/CLK
    SLICE_X162Y124       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.552    -0.538    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X160Y124       LUT2 (Prop_lut2_I0_O)        0.245    -0.293 r  data_gen_inst/PRBS_GENERATE/counter_reg[4]_i_1/O
                         net (fo=6, routed)           0.475     0.182    data_gen_inst/PRBS_GENERATE/E[0]
    SLICE_X161Y124       LUT6 (Prop_lut6_I0_O)        0.268     0.450 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.713     1.163    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.427    97.969    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
                         clock pessimism             -0.497    97.472    
                         clock uncertainty           -0.091    97.381    
    SLICE_X159Y124       FDSE (Setup_fdse_C_CE)      -0.168    97.213    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         97.213    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                 96.051    

Slack (MET) :             96.051ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.911ns (24.956%)  route 2.739ns (75.044%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.533    -2.488    data_gen_inst/CLK
    SLICE_X162Y124       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.552    -0.538    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X160Y124       LUT2 (Prop_lut2_I0_O)        0.245    -0.293 r  data_gen_inst/PRBS_GENERATE/counter_reg[4]_i_1/O
                         net (fo=6, routed)           0.475     0.182    data_gen_inst/PRBS_GENERATE/E[0]
    SLICE_X161Y124       LUT6 (Prop_lut6_I0_O)        0.268     0.450 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.713     1.163    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.427    97.969    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[8]/C
                         clock pessimism             -0.497    97.472    
                         clock uncertainty           -0.091    97.381    
    SLICE_X159Y124       FDSE (Setup_fdse_C_CE)      -0.168    97.213    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         97.213    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                 96.051    

Slack (MET) :             96.051ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.911ns (24.956%)  route 2.739ns (75.044%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.533    -2.488    data_gen_inst/CLK
    SLICE_X162Y124       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.552    -0.538    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X160Y124       LUT2 (Prop_lut2_I0_O)        0.245    -0.293 r  data_gen_inst/PRBS_GENERATE/counter_reg[4]_i_1/O
                         net (fo=6, routed)           0.475     0.182    data_gen_inst/PRBS_GENERATE/E[0]
    SLICE_X161Y124       LUT6 (Prop_lut6_I0_O)        0.268     0.450 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.713     1.163    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.427    97.969    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[9]/C
                         clock pessimism             -0.497    97.472    
                         clock uncertainty           -0.091    97.381    
    SLICE_X159Y124       FDSE (Setup_fdse_C_CE)      -0.168    97.213    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         97.213    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                 96.051    

Slack (MET) :             96.286ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.911ns (26.665%)  route 2.505ns (73.335%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 97.970 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.533    -2.488    data_gen_inst/CLK
    SLICE_X162Y124       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.552    -0.538    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X160Y124       LUT2 (Prop_lut2_I0_O)        0.245    -0.293 r  data_gen_inst/PRBS_GENERATE/counter_reg[4]_i_1/O
                         net (fo=6, routed)           0.475     0.182    data_gen_inst/PRBS_GENERATE/E[0]
    SLICE_X161Y124       LUT6 (Prop_lut6_I0_O)        0.268     0.450 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.479     0.929    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X159Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.428    97.970    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/C
                         clock pessimism             -0.497    97.473    
                         clock uncertainty           -0.091    97.382    
    SLICE_X159Y123       FDSE (Setup_fdse_C_CE)      -0.168    97.214    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         97.214    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                 96.286    

Slack (MET) :             96.286ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.911ns (26.665%)  route 2.505ns (73.335%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 97.970 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.533    -2.488    data_gen_inst/CLK
    SLICE_X162Y124       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.552    -0.538    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X160Y124       LUT2 (Prop_lut2_I0_O)        0.245    -0.293 r  data_gen_inst/PRBS_GENERATE/counter_reg[4]_i_1/O
                         net (fo=6, routed)           0.475     0.182    data_gen_inst/PRBS_GENERATE/E[0]
    SLICE_X161Y124       LUT6 (Prop_lut6_I0_O)        0.268     0.450 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.479     0.929    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X159Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.428    97.970    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]/C
                         clock pessimism             -0.497    97.473    
                         clock uncertainty           -0.091    97.382    
    SLICE_X159Y123       FDSE (Setup_fdse_C_CE)      -0.168    97.214    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         97.214    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                 96.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 reset_inst/syn_block_0/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/syn_block_0/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.638    -0.467    reset_inst/syn_block_0/clk
    SLICE_X160Y127       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  reset_inst/syn_block_0/data_sync_reg0/Q
                         net (fo=1, routed)           0.064    -0.262    reset_inst/syn_block_0/data_sync0
    SLICE_X160Y127       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.908    -0.395    reset_inst/syn_block_0/clk
    SLICE_X160Y127       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg1/C
                         clock pessimism             -0.072    -0.467    
    SLICE_X160Y127       FDRE (Hold_fdre_C_D)         0.075    -0.392    reset_inst/syn_block_0/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 reset_inst/syn_block_0/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/dcm_locked_sync_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.461%)  route 0.071ns (35.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.638    -0.467    reset_inst/syn_block_0/clk
    SLICE_X160Y127       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.128    -0.339 r  reset_inst/syn_block_0/data_sync_reg4/Q
                         net (fo=2, routed)           0.071    -0.268    reset_inst/dcm_locked_sync
    SLICE_X161Y127       FDRE                                         r  reset_inst/dcm_locked_sync_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.908    -0.395    reset_inst/clk_out1
    SLICE_X161Y127       FDRE                                         r  reset_inst/dcm_locked_sync_pre_reg/C
                         clock pessimism             -0.059    -0.454    
    SLICE_X161Y127       FDRE (Hold_fdre_C_D)         0.017    -0.437    reset_inst/dcm_locked_sync_pre_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.227ns (75.817%)  route 0.072ns (24.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.635    -0.470    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X160Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y124       FDSE (Prop_fdse_C_Q)         0.128    -0.342 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/Q
                         net (fo=5, routed)           0.072    -0.269    data_gen_inst/PRBS_GENERATE/p_0_in1_in[3]
    SLICE_X160Y124       LUT2 (Prop_lut2_I0_O)        0.099    -0.170 r  data_gen_inst/PRBS_GENERATE/DATA_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    data_gen_inst/PRBS_GENERATE/prbs_xor_b[0]
    SLICE_X160Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.905    -0.398    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X160Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
                         clock pessimism             -0.072    -0.470    
    SLICE_X160Y124       FDSE (Hold_fdse_C_D)         0.092    -0.378    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.232ns (70.737%)  route 0.096ns (29.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.635    -0.470    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y123       FDSE (Prop_fdse_C_Q)         0.128    -0.342 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/Q
                         net (fo=4, routed)           0.096    -0.246    data_gen_inst/PRBS_GENERATE/p_0_in1_in[2]
    SLICE_X159Y123       LUT3 (Prop_lut3_I2_O)        0.104    -0.142 r  data_gen_inst/PRBS_GENERATE/prbs_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    data_gen_inst/PRBS_GENERATE/p_39_in
    SLICE_X159Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.905    -0.398    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/C
                         clock pessimism             -0.072    -0.470    
    SLICE_X159Y123       FDSE (Hold_fdse_C_D)         0.107    -0.363    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.232ns (70.737%)  route 0.096ns (29.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.634    -0.471    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y124       FDSE (Prop_fdse_C_Q)         0.128    -0.343 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[8]/Q
                         net (fo=4, routed)           0.096    -0.247    data_gen_inst/PRBS_GENERATE/p_0_in1_in[0]
    SLICE_X159Y124       LUT3 (Prop_lut3_I2_O)        0.104    -0.143 r  data_gen_inst/PRBS_GENERATE/prbs_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    data_gen_inst/PRBS_GENERATE/p_34_in
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.904    -0.399    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
                         clock pessimism             -0.072    -0.471    
    SLICE_X159Y124       FDSE (Hold_fdse_C_D)         0.107    -0.364    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_inst/syn_block_0/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/syn_block_0/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.638    -0.467    reset_inst/syn_block_0/clk
    SLICE_X160Y127       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.128    -0.339 r  reset_inst/syn_block_0/data_sync_reg1/Q
                         net (fo=1, routed)           0.116    -0.223    reset_inst/syn_block_0/data_sync1
    SLICE_X160Y127       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.908    -0.395    reset_inst/syn_block_0/clk
    SLICE_X160Y127       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg2/C
                         clock pessimism             -0.072    -0.467    
    SLICE_X160Y127       FDRE (Hold_fdre_C_D)         0.017    -0.450    reset_inst/syn_block_0/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.226ns (70.192%)  route 0.096ns (29.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.634    -0.471    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y124       FDSE (Prop_fdse_C_Q)         0.128    -0.343 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[8]/Q
                         net (fo=4, routed)           0.096    -0.247    data_gen_inst/PRBS_GENERATE/p_0_in1_in[0]
    SLICE_X159Y124       LUT3 (Prop_lut3_I0_O)        0.098    -0.149 r  data_gen_inst/PRBS_GENERATE/DATA_OUT[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    data_gen_inst/PRBS_GENERATE/prbs_xor_b[6]
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.904    -0.399    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]/C
                         clock pessimism             -0.072    -0.471    
    SLICE_X159Y124       FDSE (Hold_fdse_C_D)         0.092    -0.379    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.226ns (70.192%)  route 0.096ns (29.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.635    -0.470    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y123       FDSE (Prop_fdse_C_Q)         0.128    -0.342 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/Q
                         net (fo=4, routed)           0.096    -0.246    data_gen_inst/PRBS_GENERATE/p_0_in1_in[2]
    SLICE_X159Y123       LUT3 (Prop_lut3_I0_O)        0.098    -0.148 r  data_gen_inst/PRBS_GENERATE/DATA_OUT[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    data_gen_inst/PRBS_GENERATE/prbs_xor_b[8]
    SLICE_X159Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.905    -0.398    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[8]/C
                         clock pessimism             -0.072    -0.470    
    SLICE_X159Y123       FDSE (Hold_fdse_C_D)         0.092    -0.378    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[8]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.229ns (67.754%)  route 0.109ns (32.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.635    -0.470    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y123       FDSE (Prop_fdse_C_Q)         0.128    -0.342 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/Q
                         net (fo=6, routed)           0.109    -0.233    data_gen_inst/PRBS_GENERATE/p_0_in11_in[1]
    SLICE_X159Y123       LUT2 (Prop_lut2_I1_O)        0.101    -0.132 r  data_gen_inst/PRBS_GENERATE/prbs_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    data_gen_inst/PRBS_GENERATE/p_26_in
    SLICE_X159Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.905    -0.398    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/C
                         clock pessimism             -0.072    -0.470    
    SLICE_X159Y123       FDSE (Hold_fdse_C_D)         0.107    -0.363    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.229ns (67.754%)  route 0.109ns (32.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.634    -0.471    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y124       FDSE (Prop_fdse_C_Q)         0.128    -0.343 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/Q
                         net (fo=6, routed)           0.109    -0.234    data_gen_inst/PRBS_GENERATE/p_0_in1_in[4]
    SLICE_X159Y124       LUT2 (Prop_lut2_I1_O)        0.101    -0.133 r  data_gen_inst/PRBS_GENERATE/prbs_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    data_gen_inst/PRBS_GENERATE/p_21_in
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.904    -0.399    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[9]/C
                         clock pessimism             -0.072    -0.471    
    SLICE_X159Y124       FDSE (Hold_fdse_C_D)         0.107    -0.364    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_glb_clk_src
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         100.000     98.408     BUFGCTRL_X0Y0   glb_clk_src_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X162Y124  data_gen_inst/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X162Y124  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X160Y124  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X159Y124  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X159Y124  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X159Y123  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X159Y123  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X160Y124  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X161Y126  data_gen_inst/counter_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X161Y126  data_gen_inst/counter_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X163Y123  debounce_inst_send_enable/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y123  debounce_inst_send_enable/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y126  debounce_inst_send_enable/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y123  debounce_inst_send_enable/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y123  debounce_inst_send_enable/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y123  debounce_inst_send_enable/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y123  debounce_inst_send_enable/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y123  debounce_inst_send_enable/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y124  data_gen_inst/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y124  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X160Y124  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X159Y124  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X159Y124  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X159Y123  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X159Y123  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X160Y124  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[5]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X159Y124  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X159Y124  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_glb_clk_src
  To Clock:  clk_out2_glb_clk_src

Setup :            0  Failing Endpoints,  Worst Slack        7.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.327ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.589ns (23.205%)  route 1.949ns (76.795%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.534    -2.487    para_to_serial_inst/CLK
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y126       FDRE (Prop_fdre_C_Q)         0.379    -2.108 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.719    -1.389    para_to_serial_inst/counter[0]
    SLICE_X160Y126       LUT4 (Prop_lut4_I0_O)        0.105    -1.284 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.527    -0.757    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X160Y124       LUT5 (Prop_lut5_I4_O)        0.105    -0.652 r  data_gen_inst/PRBS_GENERATE/para_reg[1]_i_1/O
                         net (fo=1, routed)           0.703     0.052    para_to_serial_inst/D[1]
    SLICE_X161Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.429     7.971    para_to_serial_inst/CLK
    SLICE_X161Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/C
                         clock pessimism             -0.497     7.474    
                         clock uncertainty           -0.064     7.411    
    SLICE_X161Y123       FDRE (Setup_fdre_C_D)       -0.032     7.379    para_to_serial_inst/para_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.379    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  7.327    

Slack (MET) :             7.954ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.589ns (29.825%)  route 1.386ns (70.175%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.534    -2.487    para_to_serial_inst/CLK
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y126       FDRE (Prop_fdre_C_Q)         0.379    -2.108 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.719    -1.389    para_to_serial_inst/counter[0]
    SLICE_X160Y126       LUT4 (Prop_lut4_I0_O)        0.105    -1.284 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.667    -0.617    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X160Y123       LUT5 (Prop_lut5_I4_O)        0.105    -0.512 r  data_gen_inst/PRBS_GENERATE/para_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.512    para_to_serial_inst/D[9]
    SLICE_X160Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.429     7.971    para_to_serial_inst/CLK
    SLICE_X160Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/C
                         clock pessimism             -0.497     7.474    
                         clock uncertainty           -0.064     7.411    
    SLICE_X160Y123       FDRE (Setup_fdre_C_D)        0.032     7.443    para_to_serial_inst/para_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  7.954    

Slack (MET) :             8.079ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.500ns (30.303%)  route 1.150ns (69.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.534    -2.487    para_to_serial_inst/CLK
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y126       FDRE (Prop_fdre_C_Q)         0.379    -2.108 r  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.719    -1.389    para_to_serial_inst/counter[0]
    SLICE_X160Y126       LUT4 (Prop_lut4_I3_O)        0.121    -1.268 r  para_to_serial_inst/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.431    -0.837    para_to_serial_inst/counter[3]_i_1__0_n_0
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.429     7.971    para_to_serial_inst/CLK
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[3]/C
                         clock pessimism             -0.458     7.513    
                         clock uncertainty           -0.064     7.450    
    SLICE_X160Y126       FDRE (Setup_fdre_C_D)       -0.207     7.243    para_to_serial_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  8.079    

Slack (MET) :             8.180ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.589ns (33.702%)  route 1.159ns (66.298%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.534    -2.487    para_to_serial_inst/CLK
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y126       FDRE (Prop_fdre_C_Q)         0.379    -2.108 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.719    -1.389    para_to_serial_inst/counter[0]
    SLICE_X160Y126       LUT4 (Prop_lut4_I0_O)        0.105    -1.284 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.440    -0.844    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X160Y123       LUT5 (Prop_lut5_I4_O)        0.105    -0.739 r  data_gen_inst/PRBS_GENERATE/para_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.739    para_to_serial_inst/D[4]
    SLICE_X160Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.429     7.971    para_to_serial_inst/CLK
    SLICE_X160Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/C
                         clock pessimism             -0.497     7.474    
                         clock uncertainty           -0.064     7.411    
    SLICE_X160Y123       FDRE (Setup_fdre_C_D)        0.030     7.441    para_to_serial_inst/para_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  8.180    

Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.589ns (33.737%)  route 1.157ns (66.263%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.534    -2.487    para_to_serial_inst/CLK
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y126       FDRE (Prop_fdre_C_Q)         0.379    -2.108 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.719    -1.389    para_to_serial_inst/counter[0]
    SLICE_X160Y126       LUT4 (Prop_lut4_I0_O)        0.105    -1.284 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.438    -0.846    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X160Y123       LUT5 (Prop_lut5_I4_O)        0.105    -0.741 r  data_gen_inst/PRBS_GENERATE/para_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.741    para_to_serial_inst/D[8]
    SLICE_X160Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.429     7.971    para_to_serial_inst/CLK
    SLICE_X160Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/C
                         clock pessimism             -0.497     7.474    
                         clock uncertainty           -0.064     7.411    
    SLICE_X160Y123       FDRE (Setup_fdre_C_D)        0.032     7.443    para_to_serial_inst/para_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  8.183    

Slack (MET) :             8.186ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.589ns (33.819%)  route 1.153ns (66.181%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.534    -2.487    para_to_serial_inst/CLK
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y126       FDRE (Prop_fdre_C_Q)         0.379    -2.108 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.719    -1.389    para_to_serial_inst/counter[0]
    SLICE_X160Y126       LUT4 (Prop_lut4_I0_O)        0.105    -1.284 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.434    -0.850    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X161Y123       LUT5 (Prop_lut5_I2_O)        0.105    -0.745 r  data_gen_inst/PRBS_GENERATE/para_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.745    para_to_serial_inst/D[3]
    SLICE_X161Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.429     7.971    para_to_serial_inst/CLK
    SLICE_X161Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/C
                         clock pessimism             -0.497     7.474    
                         clock uncertainty           -0.064     7.411    
    SLICE_X161Y123       FDRE (Setup_fdre_C_D)        0.030     7.441    para_to_serial_inst/para_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  8.186    

Slack (MET) :             8.191ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.589ns (33.877%)  route 1.150ns (66.123%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.534    -2.487    para_to_serial_inst/CLK
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y126       FDRE (Prop_fdre_C_Q)         0.379    -2.108 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.719    -1.389    para_to_serial_inst/counter[0]
    SLICE_X160Y126       LUT4 (Prop_lut4_I0_O)        0.105    -1.284 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.431    -0.853    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X161Y123       LUT5 (Prop_lut5_I2_O)        0.105    -0.748 r  data_gen_inst/PRBS_GENERATE/para_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.748    para_to_serial_inst/D[2]
    SLICE_X161Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.429     7.971    para_to_serial_inst/CLK
    SLICE_X161Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/C
                         clock pessimism             -0.497     7.474    
                         clock uncertainty           -0.064     7.411    
    SLICE_X161Y123       FDRE (Setup_fdre_C_D)        0.032     7.443    para_to_serial_inst/para_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  8.191    

Slack (MET) :             8.271ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.589ns (35.225%)  route 1.083ns (64.775%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.534    -2.487    para_to_serial_inst/CLK
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y126       FDRE (Prop_fdre_C_Q)         0.379    -2.108 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.719    -1.389    para_to_serial_inst/counter[0]
    SLICE_X160Y126       LUT4 (Prop_lut4_I0_O)        0.105    -1.284 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.364    -0.919    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X160Y125       LUT5 (Prop_lut5_I2_O)        0.105    -0.814 r  data_gen_inst/PRBS_GENERATE/para_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.814    para_to_serial_inst/D[7]
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/C
                         clock pessimism             -0.482     7.488    
                         clock uncertainty           -0.064     7.425    
    SLICE_X160Y125       FDRE (Setup_fdre_C_D)        0.032     7.457    para_to_serial_inst/para_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  8.271    

Slack (MET) :             8.277ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.589ns (35.322%)  route 1.079ns (64.678%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.534    -2.487    para_to_serial_inst/CLK
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y126       FDRE (Prop_fdre_C_Q)         0.379    -2.108 r  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.719    -1.389    para_to_serial_inst/counter[0]
    SLICE_X160Y126       LUT4 (Prop_lut4_I0_O)        0.105    -1.284 f  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.360    -0.924    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X160Y125       LUT4 (Prop_lut4_I2_O)        0.105    -0.819 r  data_gen_inst/PRBS_GENERATE/para_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.819    para_to_serial_inst/D[0]
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[0]/C
                         clock pessimism             -0.482     7.488    
                         clock uncertainty           -0.064     7.425    
    SLICE_X160Y125       FDRE (Setup_fdre_C_D)        0.033     7.458    para_to_serial_inst/para_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  8.277    

Slack (MET) :             8.373ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.589ns (37.557%)  route 0.979ns (62.443%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.534    -2.487    para_to_serial_inst/CLK
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y126       FDRE (Prop_fdre_C_Q)         0.379    -2.108 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.719    -1.389    para_to_serial_inst/counter[0]
    SLICE_X160Y126       LUT4 (Prop_lut4_I0_O)        0.105    -1.284 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.261    -1.023    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X160Y125       LUT5 (Prop_lut5_I4_O)        0.105    -0.918 r  data_gen_inst/PRBS_GENERATE/para_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.918    para_to_serial_inst/D[5]
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/C
                         clock pessimism             -0.482     7.488    
                         clock uncertainty           -0.064     7.425    
    SLICE_X160Y125       FDRE (Setup_fdre_C_D)        0.030     7.455    para_to_serial_inst/para_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  8.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.799%)  route 0.092ns (33.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.636    -0.469    para_to_serial_inst/CLK
    SLICE_X161Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  para_to_serial_inst/para_reg_reg[3]/Q
                         net (fo=1, routed)           0.092    -0.235    data_gen_inst/PRBS_GENERATE/para_reg_reg[9][3]
    SLICE_X160Y123       LUT5 (Prop_lut5_I1_O)        0.045    -0.190 r  data_gen_inst/PRBS_GENERATE/para_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    para_to_serial_inst/D[4]
    SLICE_X160Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.906    -0.397    para_to_serial_inst/CLK
    SLICE_X160Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/C
                         clock pessimism             -0.059    -0.456    
    SLICE_X160Y123       FDRE (Hold_fdre_C_D)         0.091    -0.365    para_to_serial_inst/para_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 para_to_serial_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.737%)  route 0.178ns (49.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.636    -0.469    para_to_serial_inst/CLK
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  para_to_serial_inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.150    para_to_serial_inst/counter[1]
    SLICE_X160Y126       LUT3 (Prop_lut3_I2_O)        0.042    -0.108 r  para_to_serial_inst/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.108    para_to_serial_inst/counter[2]_i_1__0_n_0
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.906    -0.397    para_to_serial_inst/CLK
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[2]/C
                         clock pessimism             -0.072    -0.469    
    SLICE_X160Y126       FDRE (Hold_fdre_C_D)         0.107    -0.362    para_to_serial_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.619%)  route 0.161ns (46.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.635    -0.470    para_to_serial_inst/CLK
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  para_to_serial_inst/para_reg_reg[5]/Q
                         net (fo=1, routed)           0.161    -0.168    data_gen_inst/PRBS_GENERATE/para_reg_reg[9][5]
    SLICE_X160Y125       LUT5 (Prop_lut5_I0_O)        0.045    -0.123 r  data_gen_inst/PRBS_GENERATE/para_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    para_to_serial_inst/D[6]
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/C
                         clock pessimism             -0.072    -0.470    
    SLICE_X160Y125       FDRE (Hold_fdre_C_D)         0.092    -0.378    para_to_serial_inst/para_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.001%)  route 0.210ns (52.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.636    -0.469    para_to_serial_inst/CLK
    SLICE_X160Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  para_to_serial_inst/para_reg_reg[4]/Q
                         net (fo=1, routed)           0.210    -0.118    data_gen_inst/PRBS_GENERATE/para_reg_reg[9][4]
    SLICE_X160Y125       LUT5 (Prop_lut5_I1_O)        0.045    -0.073 r  data_gen_inst/PRBS_GENERATE/para_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    para_to_serial_inst/D[5]
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/C
                         clock pessimism             -0.036    -0.434    
    SLICE_X160Y125       FDRE (Hold_fdre_C_D)         0.091    -0.343    para_to_serial_inst/para_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 para_to_serial_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.636    -0.469    para_to_serial_inst/CLK
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  para_to_serial_inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.150    para_to_serial_inst/counter[1]
    SLICE_X160Y126       LUT4 (Prop_lut4_I2_O)        0.045    -0.105 r  para_to_serial_inst/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.105    para_to_serial_inst/counter[1]_i_1__0_n_0
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.906    -0.397    para_to_serial_inst/CLK
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[1]/C
                         clock pessimism             -0.072    -0.469    
    SLICE_X160Y126       FDRE (Hold_fdre_C_D)         0.091    -0.378    para_to_serial_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (45.989%)  route 0.218ns (54.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.636    -0.469    para_to_serial_inst/CLK
    SLICE_X161Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  para_to_serial_inst/para_reg_reg[2]/Q
                         net (fo=1, routed)           0.218    -0.109    data_gen_inst/PRBS_GENERATE/para_reg_reg[9][2]
    SLICE_X161Y123       LUT5 (Prop_lut5_I0_O)        0.045    -0.064 r  data_gen_inst/PRBS_GENERATE/para_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    para_to_serial_inst/D[3]
    SLICE_X161Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.906    -0.397    para_to_serial_inst/CLK
    SLICE_X161Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/C
                         clock pessimism             -0.072    -0.469    
    SLICE_X161Y123       FDRE (Hold_fdre_C_D)         0.091    -0.378    para_to_serial_inst/para_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.932%)  route 0.247ns (57.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.636    -0.469    para_to_serial_inst/CLK
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.328 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.247    -0.080    para_to_serial_inst/counter[0]
    SLICE_X160Y126       LUT1 (Prop_lut1_I0_O)        0.045    -0.035 r  para_to_serial_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.035    para_to_serial_inst/counter[0]_i_1_n_0
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.906    -0.397    para_to_serial_inst/CLK
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
                         clock pessimism             -0.072    -0.469    
    SLICE_X160Y126       FDRE (Hold_fdre_C_D)         0.092    -0.377    para_to_serial_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.342%)  route 0.287ns (60.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.636    -0.469    para_to_serial_inst/CLK
    SLICE_X160Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  para_to_serial_inst/para_reg_reg[8]/Q
                         net (fo=1, routed)           0.287    -0.041    data_gen_inst/PRBS_GENERATE/para_reg_reg[9][8]
    SLICE_X160Y123       LUT5 (Prop_lut5_I1_O)        0.045     0.004 r  data_gen_inst/PRBS_GENERATE/para_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.004    para_to_serial_inst/D[9]
    SLICE_X160Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.906    -0.397    para_to_serial_inst/CLK
    SLICE_X160Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/C
                         clock pessimism             -0.072    -0.469    
    SLICE_X160Y123       FDRE (Hold_fdre_C_D)         0.092    -0.377    para_to_serial_inst/para_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.227ns (44.859%)  route 0.279ns (55.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.636    -0.469    para_to_serial_inst/CLK
    SLICE_X161Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y123       FDRE (Prop_fdre_C_Q)         0.128    -0.341 r  para_to_serial_inst/para_reg_reg[1]/Q
                         net (fo=1, routed)           0.279    -0.062    data_gen_inst/PRBS_GENERATE/para_reg_reg[9][1]
    SLICE_X161Y123       LUT5 (Prop_lut5_I0_O)        0.099     0.037 r  data_gen_inst/PRBS_GENERATE/para_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.037    para_to_serial_inst/D[2]
    SLICE_X161Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.906    -0.397    para_to_serial_inst/CLK
    SLICE_X161Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/C
                         clock pessimism             -0.072    -0.469    
    SLICE_X161Y123       FDRE (Hold_fdre_C_D)         0.092    -0.377    para_to_serial_inst/para_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.383%)  route 0.325ns (63.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.635    -0.470    para_to_serial_inst/CLK
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  para_to_serial_inst/para_reg_reg[6]/Q
                         net (fo=1, routed)           0.325    -0.003    data_gen_inst/PRBS_GENERATE/para_reg_reg[9][6]
    SLICE_X160Y125       LUT5 (Prop_lut5_I0_O)        0.045     0.042 r  data_gen_inst/PRBS_GENERATE/para_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.042    para_to_serial_inst/D[7]
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/C
                         clock pessimism             -0.072    -0.470    
    SLICE_X160Y125       FDRE (Hold_fdre_C_D)         0.092    -0.378    para_to_serial_inst/para_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.419    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_glb_clk_src
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1   glb_clk_src_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X160Y126  para_to_serial_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X160Y126  para_to_serial_inst/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X160Y126  para_to_serial_inst/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X160Y126  para_to_serial_inst/counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X160Y125  para_to_serial_inst/para_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X161Y123  para_to_serial_inst/para_reg_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X161Y123  para_to_serial_inst/para_reg_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X161Y123  para_to_serial_inst/para_reg_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y125  para_to_serial_inst/para_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y125  para_to_serial_inst/para_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y125  para_to_serial_inst/para_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y125  para_to_serial_inst/para_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y126  para_to_serial_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y126  para_to_serial_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y126  para_to_serial_inst/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y126  para_to_serial_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y126  para_to_serial_inst/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y126  para_to_serial_inst/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y126  para_to_serial_inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y126  para_to_serial_inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y126  para_to_serial_inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y126  para_to_serial_inst/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y126  para_to_serial_inst/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y126  para_to_serial_inst/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y126  para_to_serial_inst/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y126  para_to_serial_inst/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y125  para_to_serial_inst/para_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X161Y123  para_to_serial_inst/para_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_glb_clk_src
  To Clock:  clkfbout_glb_clk_src

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_glb_clk_src
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { glb_clk_src_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2   glb_clk_src_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_glb_clk_src
  To Clock:  clk_out2_glb_clk_src

Setup :            0  Failing Endpoints,  Worst Slack        6.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.630ns (21.838%)  route 2.255ns (78.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.533    -2.488    data_gen_inst/CLK
    SLICE_X162Y124       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.552    -0.538    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X160Y124       LUT5 (Prop_lut5_I3_O)        0.232    -0.306 r  data_gen_inst/PRBS_GENERATE/para_reg[1]_i_1/O
                         net (fo=1, routed)           0.703     0.397    para_to_serial_inst/D[1]
    SLICE_X161Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.429     7.971    para_to_serial_inst/CLK
    SLICE_X161Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/C
                         clock pessimism             -0.639     7.332    
                         clock uncertainty           -0.211     7.121    
    SLICE_X161Y123       FDRE (Setup_fdre_C_D)       -0.032     7.089    para_to_serial_inst/para_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.089    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.630ns (23.174%)  route 2.089ns (76.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.533    -2.488    data_gen_inst/CLK
    SLICE_X162Y124       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          2.089    -0.001    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X160Y123       LUT5 (Prop_lut5_I3_O)        0.232     0.231 r  data_gen_inst/PRBS_GENERATE/para_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.231    para_to_serial_inst/D[8]
    SLICE_X160Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.429     7.971    para_to_serial_inst/CLK
    SLICE_X160Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/C
                         clock pessimism             -0.639     7.332    
                         clock uncertainty           -0.211     7.121    
    SLICE_X160Y123       FDRE (Setup_fdre_C_D)        0.032     7.153    para_to_serial_inst/para_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.379ns (18.723%)  route 1.645ns (81.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    reset_inst/clk_out1
    SLICE_X160Y127       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.379    -2.106 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          1.645    -0.460    para_to_serial_inst/SR[0]
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.429     7.971    para_to_serial_inst/CLK
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
                         clock pessimism             -0.639     7.332    
                         clock uncertainty           -0.211     7.121    
    SLICE_X160Y126       FDRE (Setup_fdre_C_R)       -0.352     6.769    para_to_serial_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.379ns (18.723%)  route 1.645ns (81.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    reset_inst/clk_out1
    SLICE_X160Y127       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.379    -2.106 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          1.645    -0.460    para_to_serial_inst/SR[0]
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.429     7.971    para_to_serial_inst/CLK
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[1]/C
                         clock pessimism             -0.639     7.332    
                         clock uncertainty           -0.211     7.121    
    SLICE_X160Y126       FDRE (Setup_fdre_C_R)       -0.352     6.769    para_to_serial_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.379ns (18.723%)  route 1.645ns (81.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    reset_inst/clk_out1
    SLICE_X160Y127       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.379    -2.106 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          1.645    -0.460    para_to_serial_inst/SR[0]
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.429     7.971    para_to_serial_inst/CLK
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[2]/C
                         clock pessimism             -0.639     7.332    
                         clock uncertainty           -0.211     7.121    
    SLICE_X160Y126       FDRE (Setup_fdre_C_R)       -0.352     6.769    para_to_serial_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.379ns (18.723%)  route 1.645ns (81.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    reset_inst/clk_out1
    SLICE_X160Y127       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.379    -2.106 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          1.645    -0.460    para_to_serial_inst/SR[0]
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.429     7.971    para_to_serial_inst/CLK
    SLICE_X160Y126       FDRE                                         r  para_to_serial_inst/counter_reg[3]/C
                         clock pessimism             -0.639     7.332    
                         clock uncertainty           -0.211     7.121    
    SLICE_X160Y126       FDRE (Setup_fdre_C_R)       -0.352     6.769    para_to_serial_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.630ns (27.036%)  route 1.700ns (72.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.533    -2.488    data_gen_inst/CLK
    SLICE_X162Y124       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.700    -0.389    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X160Y125       LUT5 (Prop_lut5_I3_O)        0.232    -0.157 r  data_gen_inst/PRBS_GENERATE/para_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    para_to_serial_inst/D[6]
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/C
                         clock pessimism             -0.639     7.331    
                         clock uncertainty           -0.211     7.120    
    SLICE_X160Y125       FDRE (Setup_fdre_C_D)        0.032     7.152    para_to_serial_inst/para_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.152    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.314ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.630ns (27.110%)  route 1.694ns (72.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.533    -2.488    data_gen_inst/CLK
    SLICE_X162Y124       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.694    -0.396    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X160Y125       LUT5 (Prop_lut5_I3_O)        0.232    -0.164 r  data_gen_inst/PRBS_GENERATE/para_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    para_to_serial_inst/D[5]
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/C
                         clock pessimism             -0.639     7.331    
                         clock uncertainty           -0.211     7.120    
    SLICE_X160Y125       FDRE (Setup_fdre_C_D)        0.030     7.150    para_to_serial_inst/para_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.150    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  7.314    

Slack (MET) :             7.317ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.630ns (27.112%)  route 1.694ns (72.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.533    -2.488    data_gen_inst/CLK
    SLICE_X162Y124       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.694    -0.396    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X160Y125       LUT4 (Prop_lut4_I1_O)        0.232    -0.164 r  data_gen_inst/PRBS_GENERATE/para_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    para_to_serial_inst/D[0]
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[0]/C
                         clock pessimism             -0.639     7.331    
                         clock uncertainty           -0.211     7.120    
    SLICE_X160Y125       FDRE (Setup_fdre_C_D)        0.033     7.153    para_to_serial_inst/para_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  7.317    

Slack (MET) :             7.340ns  (required time - arrival time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.379ns (19.808%)  route 1.534ns (80.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    reset_inst/clk_out1
    SLICE_X160Y127       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.379    -2.106 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          1.534    -0.571    para_to_serial_inst/SR[0]
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[0]/C
                         clock pessimism             -0.639     7.331    
                         clock uncertainty           -0.211     7.120    
    SLICE_X160Y125       FDRE (Setup_fdre_C_R)       -0.352     6.768    para_to_serial_inst/para_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.768    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  7.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.203%)  route 0.552ns (74.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.634    -0.471    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y124       FDSE (Prop_fdse_C_Q)         0.141    -0.330 r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[2]/Q
                         net (fo=1, routed)           0.552     0.222    data_gen_inst/PRBS_GENERATE/DATA_OUT[2]
    SLICE_X161Y123       LUT5 (Prop_lut5_I1_O)        0.045     0.267 r  data_gen_inst/PRBS_GENERATE/para_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.267    para_to_serial_inst/D[2]
    SLICE_X161Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.906    -0.397    para_to_serial_inst/CLK
    SLICE_X161Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/C
                         clock pessimism              0.250    -0.147    
                         clock uncertainty            0.211     0.064    
    SLICE_X161Y123       FDRE (Hold_fdre_C_D)         0.092     0.156    para_to_serial_inst/para_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.190%)  route 0.552ns (74.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.635    -0.470    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X160Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y124       FDSE (Prop_fdse_C_Q)         0.141    -0.329 r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/Q
                         net (fo=1, routed)           0.552     0.224    data_gen_inst/PRBS_GENERATE/DATA_OUT[0]
    SLICE_X160Y125       LUT4 (Prop_lut4_I0_O)        0.045     0.269 r  data_gen_inst/PRBS_GENERATE/para_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.269    para_to_serial_inst/D[0]
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[0]/C
                         clock pessimism              0.250    -0.148    
                         clock uncertainty            0.211     0.063    
    SLICE_X160Y125       FDRE (Hold_fdre_C_D)         0.092     0.155    para_to_serial_inst/para_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.020%)  route 0.588ns (75.980%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.634    -0.471    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y124       FDSE (Prop_fdse_C_Q)         0.141    -0.330 r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]/Q
                         net (fo=1, routed)           0.588     0.259    data_gen_inst/PRBS_GENERATE/DATA_OUT[6]
    SLICE_X160Y125       LUT5 (Prop_lut5_I1_O)        0.045     0.304 r  data_gen_inst/PRBS_GENERATE/para_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.304    para_to_serial_inst/D[6]
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X160Y125       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/C
                         clock pessimism              0.250    -0.148    
                         clock uncertainty            0.211     0.063    
    SLICE_X160Y125       FDRE (Hold_fdre_C_D)         0.092     0.155    para_to_serial_inst/para_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.401%)  route 0.644ns (77.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.635    -0.470    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X159Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y123       FDSE (Prop_fdse_C_Q)         0.141    -0.329 r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[9]/Q
                         net (fo=1, routed)           0.644     0.316    data_gen_inst/PRBS_GENERATE/DATA_OUT[9]
    SLICE_X160Y123       LUT5 (Prop_lut5_I2_O)        0.045     0.361 r  data_gen_inst/PRBS_GENERATE/para_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.361    para_to_serial_inst/D[9]
    SLICE_X160Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.906    -0.397    para_to_serial_inst/CLK
    SLICE_X160Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/C
                         clock pessimism              0.250    -0.147    
                         clock uncertainty            0.211     0.064    
    SLICE_X160Y123       FDRE (Hold_fdre_C_D)         0.092     0.156    para_to_serial_inst/para_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.141ns (19.473%)  route 0.583ns (80.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.638    -0.467    reset_inst/clk_out1
    SLICE_X160Y127       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          0.583     0.257    para_to_serial_inst/SR[0]
    SLICE_X161Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.906    -0.397    para_to_serial_inst/CLK
    SLICE_X161Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/C
                         clock pessimism              0.250    -0.147    
                         clock uncertainty            0.211     0.064    
    SLICE_X161Y123       FDRE (Hold_fdre_C_R)        -0.018     0.046    para_to_serial_inst/para_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.141ns (19.473%)  route 0.583ns (80.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.638    -0.467    reset_inst/clk_out1
    SLICE_X160Y127       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          0.583     0.257    para_to_serial_inst/SR[0]
    SLICE_X161Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.906    -0.397    para_to_serial_inst/CLK
    SLICE_X161Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/C
                         clock pessimism              0.250    -0.147    
                         clock uncertainty            0.211     0.064    
    SLICE_X161Y123       FDRE (Hold_fdre_C_R)        -0.018     0.046    para_to_serial_inst/para_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.141ns (19.473%)  route 0.583ns (80.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.638    -0.467    reset_inst/clk_out1
    SLICE_X160Y127       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          0.583     0.257    para_to_serial_inst/SR[0]
    SLICE_X161Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.906    -0.397    para_to_serial_inst/CLK
    SLICE_X161Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/C
                         clock pessimism              0.250    -0.147    
                         clock uncertainty            0.211     0.064    
    SLICE_X161Y123       FDRE (Hold_fdre_C_R)        -0.018     0.046    para_to_serial_inst/para_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.373%)  route 0.587ns (80.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.638    -0.467    reset_inst/clk_out1
    SLICE_X160Y127       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          0.587     0.261    para_to_serial_inst/SR[0]
    SLICE_X160Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.906    -0.397    para_to_serial_inst/CLK
    SLICE_X160Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/C
                         clock pessimism              0.250    -0.147    
                         clock uncertainty            0.211     0.064    
    SLICE_X160Y123       FDRE (Hold_fdre_C_R)        -0.018     0.046    para_to_serial_inst/para_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.373%)  route 0.587ns (80.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.638    -0.467    reset_inst/clk_out1
    SLICE_X160Y127       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          0.587     0.261    para_to_serial_inst/SR[0]
    SLICE_X160Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.906    -0.397    para_to_serial_inst/CLK
    SLICE_X160Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/C
                         clock pessimism              0.250    -0.147    
                         clock uncertainty            0.211     0.064    
    SLICE_X160Y123       FDRE (Hold_fdre_C_R)        -0.018     0.046    para_to_serial_inst/para_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.373%)  route 0.587ns (80.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.638    -0.467    reset_inst/clk_out1
    SLICE_X160Y127       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          0.587     0.261    para_to_serial_inst/SR[0]
    SLICE_X160Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.906    -0.397    para_to_serial_inst/CLK
    SLICE_X160Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/C
                         clock pessimism              0.250    -0.147    
                         clock uncertainty            0.211     0.064    
    SLICE_X160Y123       FDRE (Hold_fdre_C_R)        -0.018     0.046    para_to_serial_inst/para_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.215    





