/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta8192x32m8sw (user specify : ts1n16ffcllsvta8192x32m8sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/23, 08:27:44                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta8192x32m8sw_ssgnp0p675vm40c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/23, 08:27:44" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.675000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : -40.000000 ;
    nom_voltage : 0.675000 ;
    operating_conditions ( "ssgnp0p675vm40c" ) {
        process : 1 ;
        temperature : -40 ;
        voltage : 0.675000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p675vm40c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
        index_2 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.001300, 0.004317, 0.006850, 0.009405, 0.011749, 0.015113, 0.018411, 0.018856, 0.019210, 0.019483, 0.019686, 0.019909, 0.020000",\
              "0.000000, 0.005687, 0.018886, 0.029970, 0.041149, 0.051402, 0.066121, 0.080548, 0.082494, 0.084044, 0.085238, 0.086125, 0.087102, 0.087500",\
              "0.000000, 0.011619, 0.038581, 0.061224, 0.084061, 0.105006, 0.135076, 0.164548, 0.168523, 0.171690, 0.174129, 0.175941, 0.177937, 0.178750",\
              "0.000000, 0.023481, 0.077970, 0.123732, 0.169886, 0.212215, 0.272986, 0.332548, 0.340581, 0.346983, 0.351910, 0.355573, 0.359606, 0.361250",\
              "0.000000, 0.047125, 0.156480, 0.248320, 0.340947, 0.425899, 0.547861, 0.667397, 0.683518, 0.696367, 0.706256, 0.713606, 0.721701, 0.725000"\
               );
    }
    type ( A_bus_12_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 13 ;
        bit_from : 12 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA8192X32M8SW ) {
    memory () {
        type : ram ;
        address_width : 13 ;
        word_width : 32 ;
    }
    functional_peak_current : 32050.300000;
    area : 31925.782944 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance     : 0.001359 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.496311, 1.505599, 1.526551, 1.559491, 1.900879" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.496311, 1.505599, 1.526551, 1.559491, 1.900879" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.346679, 1.355039, 1.373895, 1.403541, 1.710791" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "1.346679, 1.355039, 1.373895, 1.403541, 1.710791" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.005723" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.007256" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance     : 0.001359 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.496311, 1.505599, 1.526551, 1.559491, 1.900879" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.496311, 1.505599, 1.526551, 1.559491, 1.900879" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.346679, 1.355039, 1.373895, 1.403541, 1.710791" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "1.346679, 1.355039, 1.373895, 1.403541, 1.710791" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.005723" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.007256" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.005531, 0.005531, 0.005531, 0.005531, 0.005531" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.005531, 0.005531, 0.005531, 0.005531, 0.005531" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.771926, 0.784936, 0.797326, 0.821446, 0.869936",\
              "0.790466, 0.803476, 0.815866, 0.839986, 0.888476",\
              "0.813596, 0.826606, 0.838996, 0.863116, 0.911606",\
              "0.857416, 0.870426, 0.882816, 0.906936, 0.955426",\
              "0.936176, 0.949186, 0.961576, 0.985696, 1.034186"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.771926, 0.784936, 0.797326, 0.821446, 0.869936",\
              "0.790466, 0.803476, 0.815866, 0.839986, 0.888476",\
              "0.813596, 0.826606, 0.838996, 0.863116, 0.911606",\
              "0.857416, 0.870426, 0.882816, 0.906936, 0.955426",\
              "0.936176, 0.949186, 0.961576, 0.985696, 1.034186"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.014633, 0.031678, 0.057674, 0.111562, 0.221347",\
              "0.014633, 0.031678, 0.057674, 0.111562, 0.221347",\
              "0.014633, 0.031678, 0.057674, 0.111562, 0.221347",\
              "0.014633, 0.031678, 0.057674, 0.111562, 0.221347",\
              "0.014633, 0.031678, 0.057674, 0.111562, 0.221347"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.014633, 0.031678, 0.057674, 0.111562, 0.221347",\
              "0.014633, 0.031678, 0.057674, 0.111562, 0.221347",\
              "0.014633, 0.031678, 0.057674, 0.111562, 0.221347",\
              "0.014633, 0.031678, 0.057674, 0.111562, 0.221347",\
              "0.014633, 0.031678, 0.057674, 0.111562, 0.221347"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.952487, 0.972332, 0.993122, 1.034702, 1.116707",\
              "0.973382, 0.993227, 1.014017, 1.055597, 1.137602",\
              "1.000262, 1.020107, 1.040897, 1.082477, 1.164482",\
              "1.051607, 1.071452, 1.092242, 1.133822, 1.215827",\
              "1.142642, 1.162487, 1.183277, 1.224857, 1.306862"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.015996, 0.053267, 0.099201, 0.192884, 0.380137",\
              "0.015996, 0.053267, 0.099201, 0.192884, 0.380137",\
              "0.015996, 0.053267, 0.099201, 0.192884, 0.380137",\
              "0.015996, 0.053267, 0.099201, 0.192884, 0.380137",\
              "0.015996, 0.053267, 0.099201, 0.192884, 0.380137"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.952487, 0.972332, 0.993122, 1.034702, 1.116707",\
              "0.973382, 0.993227, 1.014017, 1.055597, 1.137602",\
              "1.000262, 1.020107, 1.040897, 1.082477, 1.164482",\
              "1.051607, 1.071452, 1.092242, 1.133822, 1.215827",\
              "1.142642, 1.162487, 1.183277, 1.224857, 1.306862"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.015996, 0.053267, 0.099201, 0.192884, 0.380137",\
              "0.015996, 0.053267, 0.099201, 0.192884, 0.380137",\
              "0.015996, 0.053267, 0.099201, 0.192884, 0.380137",\
              "0.015996, 0.053267, 0.099201, 0.192884, 0.380137",\
              "0.015996, 0.053267, 0.099201, 0.192884, 0.380137"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.580000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.034638 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.209016, 0.231696, 0.258804, 0.361250, 0.725000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.644609, 0.672519, 0.681948, 0.696771, 0.850395" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.496311, 1.505599, 1.526551, 1.559491, 1.900879" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.496311, 1.505599, 1.526551, 1.559491, 1.900879" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "6.382962" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.170724" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "6.069006" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.171490" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.473104" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.171275" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "5.271055" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.171383" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.027495" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.580000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001345 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.117293" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.151574" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.436453, 0.463953, 0.499593, 0.559983, 0.661843",\
              "0.436343, 0.463843, 0.499483, 0.559873, 0.661733",\
              "0.436563, 0.464063, 0.499703, 0.560093, 0.661953",\
              "0.436453, 0.463953, 0.499593, 0.559983, 0.661843",\
              "0.436563, 0.464063, 0.499703, 0.560093, 0.661953"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.436453, 0.463953, 0.499593, 0.559983, 0.661843",\
              "0.436343, 0.463843, 0.499483, 0.559873, 0.661733",\
              "0.436563, 0.464063, 0.499703, 0.560093, 0.661953",\
              "0.436453, 0.463953, 0.499593, 0.559983, 0.661843",\
              "0.436563, 0.464063, 0.499703, 0.560093, 0.661953"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.137350, 0.115460, 0.091370, 0.051660, 0.031000",\
              "0.165180, 0.143290, 0.119200, 0.079490, 0.031000",\
              "0.203460, 0.181570, 0.157480, 0.117770, 0.051880",\
              "0.278370, 0.256480, 0.232390, 0.192680, 0.126790",\
              "0.422250, 0.400360, 0.376270, 0.336560, 0.270670"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.137350, 0.115460, 0.091370, 0.051660, 0.031000",\
              "0.165180, 0.143290, 0.119200, 0.079490, 0.031000",\
              "0.203460, 0.181570, 0.157480, 0.117770, 0.051880",\
              "0.278370, 0.256480, 0.232390, 0.192680, 0.126790",\
              "0.422250, 0.400360, 0.376270, 0.336560, 0.270670"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.580000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001359 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.005723" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.007256" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.223783, 0.251503, 0.291653, 0.351163, 0.493063",\
              "0.223783, 0.251503, 0.291653, 0.351163, 0.493063",\
              "0.223893, 0.251613, 0.291763, 0.351273, 0.493173",\
              "0.223893, 0.251613, 0.291763, 0.351273, 0.493173",\
              "0.223783, 0.251503, 0.291653, 0.351163, 0.493063"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.223783, 0.251503, 0.291653, 0.351163, 0.493063",\
              "0.223783, 0.251503, 0.291653, 0.351163, 0.493063",\
              "0.223893, 0.251613, 0.291763, 0.351273, 0.493173",\
              "0.223893, 0.251613, 0.291763, 0.351273, 0.493173",\
              "0.223783, 0.251503, 0.291653, 0.351163, 0.493063"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.117000, 0.095770, 0.072560, 0.034500, 0.031000",\
              "0.144830, 0.123600, 0.100390, 0.062330, 0.031000",\
              "0.183110, 0.161880, 0.138670, 0.100610, 0.038020",\
              "0.258020, 0.236790, 0.213580, 0.175520, 0.112930",\
              "0.400470, 0.379240, 0.356030, 0.317970, 0.255380"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.117000, 0.095770, 0.072560, 0.034500, 0.031000",\
              "0.144830, 0.123600, 0.100390, 0.062330, 0.031000",\
              "0.183110, 0.161880, 0.138670, 0.100610, 0.038020",\
              "0.258020, 0.236790, 0.213580, 0.175520, 0.112930",\
              "0.400470, 0.379240, 0.356030, 0.317970, 0.255380"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_12_to_0 ;
        direction : input ;
        max_transition  : 0.580000 ;
        
        capacitance : 0.001379 ;
        pin (A[12:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.024711" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.022262" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.522470, 0.549640, 0.582750, 0.650730, 0.778770",\
              "0.522360, 0.549530, 0.582640, 0.650620, 0.778660",\
              "0.522360, 0.549530, 0.582640, 0.650620, 0.778660",\
              "0.522360, 0.549530, 0.582640, 0.650620, 0.778660",\
              "0.522250, 0.549420, 0.582530, 0.650510, 0.778550"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.522470, 0.549640, 0.582750, 0.650730, 0.778770",\
              "0.522360, 0.549530, 0.582640, 0.650620, 0.778660",\
              "0.522360, 0.549530, 0.582640, 0.650620, 0.778660",\
              "0.522360, 0.549530, 0.582640, 0.650620, 0.778660",\
              "0.522250, 0.549420, 0.582530, 0.650510, 0.778550"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.138560, 0.117330, 0.095440, 0.058370, 0.031000",\
              "0.166280, 0.145050, 0.123160, 0.086090, 0.031000",\
              "0.204560, 0.183330, 0.161440, 0.124370, 0.062660",\
              "0.279580, 0.258350, 0.236460, 0.199390, 0.137680",\
              "0.423460, 0.402230, 0.380340, 0.343270, 0.281560"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.138560, 0.117330, 0.095440, 0.058370, 0.031000",\
              "0.166280, 0.145050, 0.123160, 0.086090, 0.031000",\
              "0.204560, 0.183330, 0.161440, 0.124370, 0.062660",\
              "0.279580, 0.258350, 0.236460, 0.199390, 0.137680",\
              "0.423460, 0.402230, 0.380340, 0.343270, 0.281560"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.580000 ;
       
        capacitance : 0.000752 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.005714" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.006980" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.338692, 0.368560, 0.409828, 0.490654, 0.633040",\
              "0.323188, 0.353056, 0.394324, 0.475150, 0.617536",\
              "0.303694, 0.333562, 0.374830, 0.455656, 0.598042",\
              "0.276220, 0.306088, 0.347356, 0.428182, 0.570568",\
              "0.248632, 0.278500, 0.319768, 0.400594, 0.542980"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.338692, 0.368560, 0.409828, 0.490654, 0.633040",\
              "0.323188, 0.353056, 0.394324, 0.475150, 0.617536",\
              "0.303694, 0.333562, 0.374830, 0.455656, 0.598042",\
              "0.276220, 0.306088, 0.347356, 0.428182, 0.570568",\
              "0.248632, 0.278500, 0.319768, 0.400594, 0.542980"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.055737, 0.031647, 0.031000, 0.031000, 0.031000",\
              "0.086427, 0.062337, 0.031000, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.055737, 0.031647, 0.031000, 0.031000, 0.031000",\
              "0.086427, 0.062337, 0.031000, 0.031000, 0.031000"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.580000 ;
       
        capacitance : 0.000744 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.006204" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.006550" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.363980, 0.393049, 0.432493, 0.505225, 0.645674",\
              "0.348361, 0.377431, 0.416876, 0.489607, 0.630055",\
              "0.328867, 0.357938, 0.397381, 0.470114, 0.610561",\
              "0.301393, 0.330464, 0.369908, 0.442640, 0.583087",\
              "0.273805, 0.302876, 0.342319, 0.415052, 0.555500"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.363980, 0.393049, 0.432493, 0.505225, 0.645674",\
              "0.348361, 0.377431, 0.416876, 0.489607, 0.630055",\
              "0.328867, 0.357938, 0.397381, 0.470114, 0.610561",\
              "0.301393, 0.330464, 0.369908, 0.442640, 0.583087",\
              "0.273805, 0.302876, 0.342319, 0.415052, 0.555500"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.050633, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.081323, 0.057563, 0.031000, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.031000, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.050633, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.081323, 0.057563, 0.031000, 0.031000, 0.031000"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 0.464912 ;
    }
}
}
