/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("processador_vlg_vec_tst|clk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|alu_s0")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|alu_s1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|D_addr[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|D_addr[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|D_addr[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|D_addr[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|D_addr[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|D_addr[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|D_addr[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|D_addr[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|D_rd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|D_wr")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|DES")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|E_D")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|I_rd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|IR_out[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|IR_out[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|IR_out[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|IR_out[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|IR_out[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|IR_out[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|IR_out[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|IR_out[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|IR_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|IR_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|IR_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|IR_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|IR_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|IR_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|IR_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|IR_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_ra[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_ra[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_ra[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_ra[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_rb[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_rb[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_rb[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_rb[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_rc[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_rc[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_rc[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_rc[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_w[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_w[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_w[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_w[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_w[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_w[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_w[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_w[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_w[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_w[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_w[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_w[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_w[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_w[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_w[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|out_w[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|PC_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|PC_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|PC_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|PC_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_Rp_addr[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_Rp_addr[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_Rp_addr[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_Rp_addr[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_Rp_rd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_Rq_addr[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_Rq_addr[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_Rq_addr[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_Rq_addr[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_Rq_rd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_s0")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_s1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_W_addr[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_W_addr[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_W_addr[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_W_addr[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_W_data[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_W_data[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_W_data[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_W_data[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_W_data[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_W_data[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_W_data[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_W_data[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_W_data[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_W_data[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_W_data[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_W_data[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_W_data[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_W_data[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_W_data[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_W_data[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|RF_W_wr")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|saida[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|saida[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|saida[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|saida[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|saida[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|saida[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|saida[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|saida[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|saida[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|saida[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|saida[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|saida[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|saida[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|saida[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|saida[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|saida[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd1|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|n~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd3|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd4|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd5|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|n~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[6]~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[6]~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd7|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|n~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd10|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd14|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd15|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd15|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|contP|Add1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|contP|Add2~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|contP|Add1~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d8|m5|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa0|ha2|s~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[1]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa2|co~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa3|co~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[4]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[4]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa4|co~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|ext|ab5|ib~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[7]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[10]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[10]~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|ext|ab10|ib~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa10|co~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[11]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa12|co~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[13]~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa13|co~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[14]~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[14]~33_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|ext|ab14|ib~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa14|co~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[15]~34_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[15]~35_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|ext|ab15|ib~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|mux|d[1]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd3|Q~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd4|Q~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|clk~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|clk~clkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|contP|Add2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|contP|Add2~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|contP|count_out~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|n~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|process_0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|D_rd~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|RF_Rq_addr_ld~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|RF_Rq_rd~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|RF_Rq_addr_ld~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|ext|ab1|ib~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|memoI|Mux3~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|mx4b2|d[1]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[10]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|RF_s1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m16|process_0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|ext|ab2|ib~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa1|co~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m5|d~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|memoI|Mux5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|mx4b2|d[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[10]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|mx4b1|d[1]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|mx4b1|d[1]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|contP|Add1~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|contP|Add0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|contP|count_out~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|contP|count_out~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|memoI|Mux0~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|mx4b1|d[0]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg1|new_s[0]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[3]~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[3]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[11]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[3]~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[3]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[16]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|D_addr_ld~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|D_addr_ld~0_wirecell_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[1]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|~GND~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[5]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|s0_RF_W_addr~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|mx4b0|d[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|RF_W_wr~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|decEsc|Mux1~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd1|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[1]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|decEsc|Mux2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd1|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[1]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[1]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[1]~58_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd2|Q~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|decEsc|Mux3~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd2|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|decEsc|Mux1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd2|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[2]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[2]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[11]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[2]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[2]~59_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|D_wr~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd7|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[7]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|ext|ab7|ib~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m9|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[22]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[13]~64_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[14]~65_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a15")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory~42_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m9|process_0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m15|process_0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|mux|d[3]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d8|m1|process_0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m13|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|mux|d[2]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m13|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m15|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m15|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m15|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|mux|d[0]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m14|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m14|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m16|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d8|m12|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m16|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m16|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m16|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m4|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m15|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m15|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa14|co~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[15]~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[15]~33_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd15|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd15|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[15]~53_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[15]~54_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[15]~55_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[15]~56_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a12")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory~39_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd12|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd12|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[12]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[12]~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|ext|ab12|ib~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d8|m8|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m12|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m12|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m12|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m12|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m13|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m13|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m13|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m13|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd11|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd11|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[11]~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa11|co~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d8|m9|d~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd0|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd0|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd0|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[0]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[0]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[0]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d8|m9|d~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m9|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m9|d~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d8|m11|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d8|m7|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m11|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m11|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m11|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m11|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m12|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m12|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m8|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m8|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m10|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m10|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m11|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m11|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m10|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m10|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd9|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd9|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[9]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd9|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[9]~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa9|co~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd8|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd8|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd8|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[8]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[8]~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa8|co~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m5|d~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m7|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m7|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m9|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m9|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m9|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m9|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa7|co~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m4|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m4|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d8|m6|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m6|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d8|m10|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m6|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m6|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m6|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m7|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m7|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m7|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m7|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd6|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd6|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd6|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[6]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[6]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa6|co~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd5|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[5]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[5]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa5|co~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m2|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m2|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m4|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m4|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m3|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m3|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m5|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m5|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m5|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m5|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m4|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m4|d~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m2|d~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m3|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m3|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m3|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m3|d~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa2|co~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa3|co~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa4|co~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa5|co~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa6|co~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa7|co~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa8|co~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa9|co~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa10|co~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa11|co~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[12]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[12]~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd12|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd12|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[12]~44_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[12]~45_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[12]~46_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[12]~63_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory~38_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|ext|ab11|ib~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[11]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[11]~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd11|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd11|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[11]~42_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[11]~43_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[11]~70_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a10")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory~37_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[10]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[10]~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd10|Q~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd10|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[10]~40_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd10|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd10|Q~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd10|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[10]~41_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[10]~69_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory~36_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|ext|ab9|ib~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[9]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[9]~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd9|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[9]~38_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[9]~39_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[9]~68_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a8")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory~35_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|ext|ab8|ib~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[8]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[8]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd8|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[8]~35_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[8]~36_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[8]~37_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[8]~62_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory~40_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd13|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[13]~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|ext|ab13|ib~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa12|co~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[13]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[13]~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd13|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd13|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd13|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[13]~47_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[13]~48_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[13]~49_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m10|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m10|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m8|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m8|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m8|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m8|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[7]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[7]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd7|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd7|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[7]~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[7]~33_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[7]~34_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[7]~61_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a6")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory~33_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|ext|ab6|ib~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[6]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[6]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd6|Q~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd6|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[6]~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[6]~60_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[5]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[5]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m6|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m6|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[5]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[5]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd5|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[5]~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd5|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[5]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[5]~67_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a4")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|ext|ab4|ib~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[4]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[4]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd4|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd4|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd4|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[4]~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[4]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[4]~66_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|ext|ab3|ib~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[3]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[3]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd3|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd3|Q~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd3|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd3|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[3]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[3]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[3]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m5|d~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m5|d~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m5|d~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m3|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m2|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m2|d~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m2|d~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa1|co~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[2]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a2")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[2]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd2|Q~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd2|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[2]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd2|Q~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd2|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[2]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m1|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m1|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m1|d~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m2|d~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m1|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[0]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd0|Q~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd0|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[0]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[0]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[0]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa0|co~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[1]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[1]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd1|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[1]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[1]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m1|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m14|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m14|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m14|d~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m14|d~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|al|sum|fa13|co~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[14]~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|mux3x1|S[14]~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd14|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd14|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd14|Q~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[14]~50_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[14]~51_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[14]~52_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|n~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|n~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|n~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|n~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|n[3]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|n[3]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|contP|count_out[0]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|memoI|Mux2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|n[1]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|I_rd~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|n[1]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|contP|count_out~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|contP|count_out~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|memoI|Mux1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|n[2]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|I_rd~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|contP|count_out~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|memoI|Mux0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|n[0]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|n[0]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|RF_Rp_rd~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[0]~57_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory~34_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[27]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a14")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory~41_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[0]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[1]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|E_D~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|alu_s1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|LC|alu_s0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|memoI|new_s[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|memoI|new_s[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|memoI|new_s[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|memoI|new_s[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|memoI|new_s[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|memoI|new_s[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|memoI|new_s[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|memoI|new_s[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|memoI|new_s[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|memoI|new_s[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|memoI|new_s[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|memoI|new_s[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|memoI|new_s[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|memoI|new_s[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|memoI|new_s[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|memoI|new_s[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|regE|new_s[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|regE|new_s[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|regE|new_s[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|regE|new_s[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg0|new_s[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg0|new_s[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg0|new_s[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg0|new_s[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|contP|count_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|contP|count_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|contP|count_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|contP|count_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|R_data[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|R_data[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|R_data[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|R_data[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|R_data[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|R_data[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|R_data[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|R_data[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|R_data[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|R_data[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|R_data[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|R_data[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|R_data[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|R_data[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|R_data[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|R_data[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg1|new_s[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg1|new_s[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg1|new_s[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg1|new_s[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg2|new_s[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg2|new_s[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg2|new_s[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|BC|reg2|new_s[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|IR|new_s[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|IR|new_s[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|IR|new_s[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|IR|new_s[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|IR|new_s[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|IR|new_s[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|IR|new_s[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|IR|new_s[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|IR|new_s[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|IR|new_s[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|IR|new_s[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|IR|new_s[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|IR|new_s[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|IR|new_s[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|IR|new_s[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|uniC|IR|new_s[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("processador_vlg_vec_tst|clk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|alu_s0")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|alu_s1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|D_addr[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|D_addr[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|D_addr[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|D_addr[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|D_addr[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|D_addr[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|D_addr[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|D_addr[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 387.5;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 462.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|D_rd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 350.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|D_wr")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 362.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 612.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|DES")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 287.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|E_D")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 287.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|I_rd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|IR_out[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|IR_out[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 262.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 662.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|IR_out[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 112.5;
		LEVEL 1 FOR 225.0;
		LEVEL 0 FOR 662.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|IR_out[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 112.5;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 587.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|IR_out[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|IR_out[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|IR_out[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 187.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 737.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|IR_out[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 112.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 662.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|IR_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|IR_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|IR_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 262.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 662.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|IR_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|IR_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|IR_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|IR_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 187.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 737.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|IR_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 112.5;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 512.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_ra[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_ra[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_ra[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 187.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 737.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_ra[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 112.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 662.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_rb[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_rb[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_rb[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 262.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 662.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_rb[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_rc[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_rc[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_rc[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 187.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 737.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_rc[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 112.5;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 512.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_w[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_w[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_w[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_w[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_w[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_w[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_w[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_w[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_w[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_w[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_w[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 262.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 662.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_w[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_w[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_w[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_w[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 187.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 737.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|out_w[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 112.5;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 512.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|PC_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 562.5;
		LEVEL 1 FOR 437.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|PC_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 262.5;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 137.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|PC_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 112.5;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 137.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|PC_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 62.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_Rp_addr[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_Rp_addr[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_Rp_addr[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_Rp_addr[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 312.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 612.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_Rp_rd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 287.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 612.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_Rq_addr[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_Rq_addr[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_Rq_addr[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 312.5;
		LEVEL 1 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_Rq_addr[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_Rq_rd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 287.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_s0")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 350.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_s1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 137.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 762.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_W_addr[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_W_addr[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_W_addr[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 237.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_W_addr[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 162.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 762.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_W_data[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_W_data[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_W_data[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_W_data[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_W_data[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_W_data[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_W_data[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_W_data[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_W_data[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_W_data[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_W_data[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_W_data[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_W_data[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_W_data[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_W_data[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 237.5;
		LEVEL 1 FOR 762.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_W_data[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 162.5;
		LEVEL 1 FOR 837.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|RF_W_wr")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|saida[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|saida[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|saida[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|saida[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|saida[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|saida[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|saida[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|saida[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|saida[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|saida[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|saida[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|saida[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|saida[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|saida[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|saida[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|saida[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd1|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|n~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd3|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd4|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd5|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|n~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[6]~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[6]~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 612.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd7|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|n~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd10|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd14|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd15|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd15|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|contP|Add1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 225.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 62.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|contP|Add2~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 187.5;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 212.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|contP|Add1~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 362.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d8|m5|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa0|ha2|s~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[1]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa2|co~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa3|co~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[4]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[4]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa4|co~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|ext|ab5|ib~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[7]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[10]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[10]~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|ext|ab10|ib~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa10|co~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[11]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa12|co~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[13]~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa13|co~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[14]~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[14]~33_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|ext|ab14|ib~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa14|co~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[15]~34_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[15]~35_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|ext|ab15|ib~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|mux|d[1]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd3|Q~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd4|Q~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|clk~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|clk~clkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|contP|Add2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 62.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|contP|Add2~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 487.5;
		LEVEL 1 FOR 512.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|contP|count_out~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 537.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|n~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|process_0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|D_rd~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 350.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|RF_Rq_addr_ld~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|RF_Rq_rd~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 287.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|RF_Rq_addr_ld~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 287.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|ext|ab1|ib~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|memoI|Mux3~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 887.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|mx4b2|d[1]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 187.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[10]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|RF_s1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 137.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 762.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 212.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 762.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m16|process_0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|ext|ab2|ib~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa1|co~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m5|d~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|memoI|Mux5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 112.5;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 662.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|mx4b2|d[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 112.5;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 512.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[10]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|mx4b1|d[1]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 612.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|mx4b1|d[1]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 262.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 662.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|contP|Add1~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 225.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 225.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 225.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 62.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|contP|Add0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 187.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 737.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|contP|count_out~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|contP|count_out~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 237.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 350.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|memoI|Mux0~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 37.5;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 812.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|mx4b1|d[0]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 287.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg1|new_s[0]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 287.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[3]~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[3]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 612.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[11]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[3]~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[3]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[16]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|D_addr_ld~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 275.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|D_addr_ld~0_wirecell_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 275.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[1]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 187.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 737.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|~GND~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[5]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 262.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 662.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|s0_RF_W_addr~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|mx4b0|d[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 112.5;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 512.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|RF_W_wr~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|decEsc|Mux1~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 162.5;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd1|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[1]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|decEsc|Mux2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 237.5;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd1|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[1]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 612.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[1]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[1]~58_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd2|Q~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|decEsc|Mux3~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd2|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|decEsc|Mux1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 162.5;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 762.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd2|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[2]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[2]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 612.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[11]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 612.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[2]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[2]~59_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|D_wr~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 362.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 612.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 387.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 437.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd7|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[7]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|ext|ab7|ib~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m9|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[22]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[13]~64_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[14]~65_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a15")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory~42_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m9|process_0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m15|process_0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|mux|d[3]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d8|m1|process_0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m13|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|mux|d[2]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m13|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m15|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m15|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m15|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|mux|d[0]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m14|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m14|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m16|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d8|m12|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m16|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m16|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m16|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m4|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m15|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m15|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa14|co~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[15]~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[15]~33_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd15|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd15|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[15]~53_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[15]~54_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 612.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[15]~55_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[15]~56_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a12")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory~39_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd12|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd12|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[12]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[12]~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|ext|ab12|ib~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d8|m8|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m12|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m12|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m12|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m12|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m13|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m13|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m13|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m13|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd11|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd11|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[11]~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa11|co~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d8|m9|d~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd0|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd0|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd0|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[0]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[0]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 612.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[0]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d8|m9|d~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m9|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m9|d~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d8|m11|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d8|m7|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m11|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m11|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m11|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m11|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m12|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m12|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m8|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m8|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m10|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m10|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m11|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m11|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m10|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m10|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd9|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd9|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[9]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd9|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[9]~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa9|co~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd8|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd8|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd8|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[8]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[8]~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa8|co~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m5|d~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m7|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m7|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m9|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m9|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m9|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m9|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa7|co~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m4|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m4|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d8|m6|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m6|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d8|m10|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m6|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m6|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m6|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m7|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m7|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m7|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m7|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd6|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd6|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd6|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[6]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[6]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa6|co~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd5|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[5]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[5]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa5|co~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m2|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m2|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m4|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m4|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m3|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m3|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m5|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m5|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m5|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m5|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m4|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m4|d~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m2|d~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m3|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m3|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m3|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m3|d~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa2|co~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa3|co~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa4|co~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa5|co~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa6|co~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa7|co~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa8|co~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa9|co~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa10|co~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa11|co~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[12]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[12]~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd12|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd12|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[12]~44_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[12]~45_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 612.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[12]~46_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[12]~63_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory~38_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|ext|ab11|ib~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[11]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[11]~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd11|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd11|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[11]~42_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[11]~43_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[11]~70_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a10")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory~37_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[10]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[10]~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd10|Q~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd10|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[10]~40_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd10|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd10|Q~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd10|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[10]~41_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[10]~69_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory~36_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|ext|ab9|ib~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[9]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[9]~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd9|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[9]~38_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[9]~39_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[9]~68_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a8")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory~35_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|ext|ab8|ib~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[8]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[8]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd8|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[8]~35_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[8]~36_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 612.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[8]~37_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[8]~62_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory~40_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd13|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[13]~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|ext|ab13|ib~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa12|co~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[13]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[13]~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd13|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd13|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd13|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[13]~47_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[13]~48_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 612.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[13]~49_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m10|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m10|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m8|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m8|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m8|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m8|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[7]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[7]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd7|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd7|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[7]~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[7]~33_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 612.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[7]~34_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[7]~61_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a6")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory~33_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|ext|ab6|ib~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[6]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[6]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd6|Q~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd6|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[6]~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[6]~60_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[5]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 262.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 662.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[5]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m6|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m6|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[5]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[5]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd5|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[5]~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd5|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[5]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[5]~67_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a4")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|ext|ab4|ib~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[4]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[4]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd4|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd4|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd4|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[4]~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[4]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[4]~66_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|ext|ab3|ib~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[3]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[3]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd3|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd3|Q~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd3|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd3|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[3]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[3]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[3]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m5|d~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m5|d~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m5|d~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m3|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m2|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m2|d~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m2|d~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa1|co~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[2]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a2")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[2]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd2|Q~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd2|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[2]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd2|Q~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd2|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[2]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m1|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m1|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d4|m1|d~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m2|d~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m1|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[0]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 212.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 762.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd0|Q~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 212.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 762.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd0|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[0]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[0]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[0]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa0|co~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[1]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[1]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd1|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[1]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[1]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m1|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m14|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d2|m14|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m14|d~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|bs|d1|m14|d~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|al|sum|fa13|co~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[14]~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|mux3x1|S[14]~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd14|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd14|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd14|Q~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[14]~50_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[14]~51_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 287.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 612.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[14]~52_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|n~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|n~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|n~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|n~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 37.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|n[3]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 262.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 712.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|n[3]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 262.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 712.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|contP|count_out[0]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 37.5;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|memoI|Mux2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 112.5;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 737.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|n[1]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 337.5;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 587.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|I_rd~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 137.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 612.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|n[1]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|contP|count_out~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|contP|count_out~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 87.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|memoI|Mux1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 187.5;
		LEVEL 0 FOR 812.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|n[2]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 112.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 637.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|I_rd~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|contP|count_out~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 62.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|memoI|Mux0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 112.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 812.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|n[0]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 350.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 37.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|n[0]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|RF_Rp_rd~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 287.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 612.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[0]~57_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory~34_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[27]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a14")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory~41_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[0]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 112.5;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 512.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[1]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 187.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 737.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|E_D~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 287.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|alu_s1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|LC|alu_s0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|memoI|new_s[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|memoI|new_s[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|memoI|new_s[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 225.0;
		LEVEL 0 FOR 737.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|memoI|new_s[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 662.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|memoI|new_s[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|memoI|new_s[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|memoI|new_s[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|memoI|new_s[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 737.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|memoI|new_s[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|memoI|new_s[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|memoI|new_s[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 187.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 737.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|memoI|new_s[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|memoI|new_s[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|memoI|new_s[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|memoI|new_s[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 112.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 812.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|memoI|new_s[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 587.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|regE|new_s[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 287.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|regE|new_s[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 137.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 612.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|regE|new_s[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 12.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|regE|new_s[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 37.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg0|new_s[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg0|new_s[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg0|new_s[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 237.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg0|new_s[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 162.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 762.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 387.5;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 462.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 237.5;
		LEVEL 1 FOR 762.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 162.5;
		LEVEL 1 FOR 837.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|contP|count_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 562.5;
		LEVEL 1 FOR 437.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|contP|count_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 262.5;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 137.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|contP|count_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 112.5;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 137.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|contP|count_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 37.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 62.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|R_data[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|R_data[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|R_data[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|R_data[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|R_data[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|R_data[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|R_data[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|R_data[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|R_data[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|R_data[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|R_data[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|R_data[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|R_data[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|R_data[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|R_data[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|R_data[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 387.5;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 587.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 412.5;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 437.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg1|new_s[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg1|new_s[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg1|new_s[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg1|new_s[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 312.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 612.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg2|new_s[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg2|new_s[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg2|new_s[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 312.5;
		LEVEL 1 FOR 687.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|BC|reg2|new_s[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|IR|new_s[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|IR|new_s[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|IR|new_s[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 112.5;
		LEVEL 1 FOR 225.0;
		LEVEL 0 FOR 662.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|IR|new_s[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 112.5;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 587.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|IR|new_s[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|IR|new_s[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|IR|new_s[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|IR|new_s[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 112.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 662.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|IR|new_s[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|IR|new_s[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|IR|new_s[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 262.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 662.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|IR|new_s[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|IR|new_s[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|IR|new_s[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|IR|new_s[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 187.5;
		LEVEL 1 FOR 75.0;
		LEVEL 0 FOR 737.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|uniC|IR|new_s[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 112.5;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 512.5;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|clk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|alu_s0";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|alu_s1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|D_addr[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|D_addr[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|D_addr[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|D_addr[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|D_addr[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|D_addr[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|D_addr[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|D_addr[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|D_rd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|D_wr";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|DES";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|E_D";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|I_rd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|IR_out[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|IR_out[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|IR_out[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|IR_out[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|IR_out[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|IR_out[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|IR_out[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|IR_out[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|IR_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|IR_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|IR_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|IR_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|IR_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|IR_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|IR_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|IR_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_ra[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_ra[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_ra[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_ra[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 35;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_rb[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 36;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_rb[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 37;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_rb[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 38;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_rb[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 39;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_rc[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 40;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_rc[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 41;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_rc[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_rc[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 43;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_w[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 44;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_w[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 45;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_w[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 46;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_w[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 47;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_w[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 48;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_w[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 49;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_w[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 50;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_w[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 51;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_w[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 52;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_w[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 53;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_w[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 54;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_w[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 55;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_w[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 56;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_w[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 57;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_w[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 58;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|out_w[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 59;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|PC_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 60;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|PC_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 61;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|PC_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 62;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|PC_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 63;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_Rp_addr[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 64;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_Rp_addr[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 65;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_Rp_addr[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 66;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_Rp_addr[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 67;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_Rp_rd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 68;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_Rq_addr[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 69;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_Rq_addr[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 70;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_Rq_addr[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 71;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_Rq_addr[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 72;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_Rq_rd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 73;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_s0";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 74;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_s1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 75;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_W_addr[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 76;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_W_addr[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 77;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_W_addr[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 78;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_W_addr[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 79;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_W_data[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 80;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_W_data[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 81;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_W_data[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 82;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_W_data[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 83;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_W_data[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 84;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_W_data[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 85;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_W_data[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 86;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_W_data[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 87;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_W_data[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 88;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_W_data[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 89;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_W_data[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 90;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_W_data[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 91;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_W_data[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 92;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_W_data[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 93;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_W_data[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 94;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_W_data[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 95;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|RF_W_wr";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 96;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|saida[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 97;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|saida[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 98;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|saida[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 99;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|saida[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|saida[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|saida[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|saida[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|saida[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|saida[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|saida[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|saida[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|saida[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|saida[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|saida[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|saida[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|saida[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd1|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|n~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd3|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd4|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd5|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|n~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[6]~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[6]~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd7|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|n~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd10|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd14|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd15|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd15|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|contP|Add1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|contP|Add2~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 135;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|contP|Add1~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 136;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d8|m5|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 137;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa0|ha2|s~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 138;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[1]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 139;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa2|co~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 140;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa3|co~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 141;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[4]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 142;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[4]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 143;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa4|co~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 144;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|ext|ab5|ib~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 145;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[7]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 146;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[10]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 147;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[10]~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 148;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|ext|ab10|ib~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 149;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa10|co~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 150;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[11]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 151;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa12|co~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 152;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[13]~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 153;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa13|co~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 154;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[14]~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 155;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[14]~33_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 156;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|ext|ab14|ib~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 157;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa14|co~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 158;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[15]~34_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 159;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[15]~35_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 160;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|ext|ab15|ib~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 161;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|mux|d[1]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 162;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd3|Q~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 163;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd4|Q~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 164;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|clk~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 165;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|clk~clkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 166;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|contP|Add2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 167;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|contP|Add2~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 168;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|contP|count_out~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 169;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|n~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 170;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|process_0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 171;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|D_rd~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 172;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|RF_Rq_addr_ld~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 173;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|RF_Rq_rd~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 174;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|RF_Rq_addr_ld~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 175;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|ext|ab1|ib~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 176;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|memoI|Mux3~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 177;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|mx4b2|d[1]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 178;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[10]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 179;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|RF_s1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 180;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 181;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m16|process_0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 182;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|ext|ab2|ib~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 183;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa1|co~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 184;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m5|d~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 185;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|memoI|Mux5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 186;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|mx4b2|d[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 187;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[10]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 188;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|mx4b1|d[1]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 189;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|mx4b1|d[1]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 190;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|contP|Add1~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 191;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|contP|Add0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 192;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|contP|count_out~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 193;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|contP|count_out~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 194;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|memoI|Mux0~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 195;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|mx4b1|d[0]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 196;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg1|new_s[0]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 197;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[3]~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 198;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[3]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 199;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[11]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 200;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[3]~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 201;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[3]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 202;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[16]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 203;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|D_addr_ld~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 204;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|D_addr_ld~0_wirecell_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 205;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[1]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 206;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|~GND~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 207;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[5]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 208;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|s0_RF_W_addr~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 209;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|mx4b0|d[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 210;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|RF_W_wr~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 211;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|decEsc|Mux1~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 212;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd1|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 213;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[1]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 214;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|decEsc|Mux2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 215;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd1|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 216;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[1]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 217;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[1]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 218;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[1]~58_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 219;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd2|Q~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 220;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|decEsc|Mux3~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 221;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd2|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 222;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|decEsc|Mux1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 223;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd2|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 224;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[2]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 225;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[2]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 226;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[11]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 227;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[2]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 228;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[2]~59_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 229;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|D_wr~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 230;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 231;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 232;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd7|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 233;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[7]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 234;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|ext|ab7|ib~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 235;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m9|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 236;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[22]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 237;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[13]~64_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 238;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[14]~65_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 239;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a15";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 240;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory~42_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 241;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m9|process_0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 242;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m15|process_0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 243;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|mux|d[3]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 244;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d8|m1|process_0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 245;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m13|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 246;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|mux|d[2]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 247;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m13|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 248;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m15|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 249;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m15|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 250;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m15|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 251;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|mux|d[0]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 252;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m14|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 253;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m14|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 254;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m16|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 255;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d8|m12|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 256;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m16|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 257;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m16|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 258;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m16|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 259;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m4|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 260;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m15|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 261;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m15|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 262;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa14|co~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 263;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[15]~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 264;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[15]~33_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 265;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd15|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 266;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd15|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 267;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[15]~53_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 268;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[15]~54_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 269;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[15]~55_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 270;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[15]~56_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 271;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a12";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 272;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory~39_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 273;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd12|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 274;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd12|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 275;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[12]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 276;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[12]~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 277;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|ext|ab12|ib~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 278;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d8|m8|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 279;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m12|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 280;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m12|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 281;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m12|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 282;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m12|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 283;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m13|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 284;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m13|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 285;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m13|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 286;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m13|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 287;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd11|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 288;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd11|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 289;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[11]~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 290;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa11|co~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 291;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d8|m9|d~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 292;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd0|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 293;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd0|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 294;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd0|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 295;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[0]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 296;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[0]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 297;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[0]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 298;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d8|m9|d~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 299;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m9|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 300;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m9|d~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 301;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d8|m11|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 302;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d8|m7|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 303;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m11|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 304;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m11|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 305;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m11|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 306;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m11|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 307;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m12|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 308;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m12|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 309;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m8|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 310;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m8|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 311;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m10|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 312;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m10|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 313;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m11|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 314;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m11|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 315;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m10|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 316;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m10|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 317;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd9|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 318;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd9|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 319;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[9]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 320;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd9|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 321;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[9]~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 322;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa9|co~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 323;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd8|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 324;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd8|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 325;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd8|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 326;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[8]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 327;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[8]~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 328;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa8|co~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 329;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m5|d~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 330;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m7|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 331;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m7|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 332;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m9|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 333;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m9|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 334;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m9|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 335;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m9|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 336;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa7|co~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 337;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m4|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 338;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m4|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 339;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d8|m6|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 340;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m6|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 341;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d8|m10|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 342;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m6|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 343;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m6|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 344;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m6|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 345;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m7|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 346;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m7|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 347;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m7|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 348;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m7|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 349;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd6|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 350;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd6|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 351;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd6|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 352;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[6]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 353;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[6]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 354;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa6|co~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 355;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd5|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 356;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[5]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 357;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[5]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 358;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa5|co~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 359;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m2|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 360;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m2|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 361;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m4|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 362;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m4|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 363;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m3|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 364;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m3|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 365;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m5|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 366;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m5|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 367;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m5|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 368;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m5|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 369;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m4|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 370;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m4|d~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 371;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m2|d~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 372;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m3|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 373;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m3|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 374;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m3|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 375;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m3|d~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 376;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa2|co~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 377;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa3|co~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 378;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa4|co~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 379;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa5|co~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 380;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa6|co~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 381;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa7|co~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 382;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa8|co~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 383;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa9|co~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 384;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa10|co~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 385;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa11|co~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 386;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[12]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 387;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[12]~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 388;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd12|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 389;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd12|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 390;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[12]~44_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 391;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[12]~45_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 392;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[12]~46_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 393;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[12]~63_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 394;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 395;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory~38_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 396;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|ext|ab11|ib~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 397;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[11]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 398;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[11]~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 399;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd11|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 400;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd11|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 401;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[11]~42_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 402;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[11]~43_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 403;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[11]~70_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 404;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a10";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 405;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory~37_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 406;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[10]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 407;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[10]~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 408;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd10|Q~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 409;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd10|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 410;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[10]~40_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 411;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd10|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 412;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd10|Q~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 413;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd10|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 414;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[10]~41_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 415;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[10]~69_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 416;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 417;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory~36_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 418;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|ext|ab9|ib~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 419;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[9]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 420;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[9]~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 421;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd9|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 422;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[9]~38_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 423;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[9]~39_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 424;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[9]~68_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 425;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a8";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 426;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory~35_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 427;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|ext|ab8|ib~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 428;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[8]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 429;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[8]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 430;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd8|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 431;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[8]~35_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 432;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[8]~36_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 433;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[8]~37_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 434;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[8]~62_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 435;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 436;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory~40_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 437;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd13|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 438;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[13]~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 439;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|ext|ab13|ib~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 440;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa12|co~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 441;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[13]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 442;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[13]~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 443;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd13|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 444;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd13|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 445;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd13|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 446;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[13]~47_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 447;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[13]~48_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 448;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[13]~49_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 449;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m10|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 450;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m10|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 451;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m8|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 452;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m8|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 453;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m8|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 454;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m8|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 455;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[7]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 456;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[7]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 457;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd7|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 458;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd7|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 459;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[7]~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 460;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[7]~33_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 461;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[7]~34_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 462;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[7]~61_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 463;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a6";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 464;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory~33_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 465;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|ext|ab6|ib~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 466;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[6]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 467;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[6]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 468;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd6|Q~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 469;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd6|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 470;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[6]~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 471;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[6]~60_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 472;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 473;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 474;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[5]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 475;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[5]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 476;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m6|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 477;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m6|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 478;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[5]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 479;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[5]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 480;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd5|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 481;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[5]~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 482;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd5|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 483;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[5]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 484;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[5]~67_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 485;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a4";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 486;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 487;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|ext|ab4|ib~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 488;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[4]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 489;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[4]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 490;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd4|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 491;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd4|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 492;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd4|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 493;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[4]~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 494;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[4]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 495;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[4]~66_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 496;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 497;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 498;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|ext|ab3|ib~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 499;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[3]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 500;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[3]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 501;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd3|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 502;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd3|Q~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 503;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd3|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 504;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd3|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 505;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[3]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 506;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[3]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 507;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[3]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 508;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m5|d~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 509;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m5|d~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 510;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m5|d~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 511;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m3|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 512;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m2|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 513;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m2|d~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 514;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m2|d~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 515;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa1|co~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 516;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[2]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 517;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a2";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 518;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 519;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[2]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 520;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd2|Q~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 521;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd2|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 522;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[2]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 523;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd2|Q~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 524;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd2|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 525;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[2]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 526;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m1|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 527;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m1|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 528;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d4|m1|d~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 529;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m2|d~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 530;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m1|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 531;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[0]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 532;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd0|Q~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 533;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:13:reg|ffd0|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 534;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[0]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 535;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[0]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 536;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[0]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 537;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa0|co~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 538;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[1]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 539;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[1]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 540;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd1|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 541;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[1]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 542;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rq_data[1]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 543;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m1|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 544;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m14|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 545;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d2|m14|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 546;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m14|d~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 547;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|bs|d1|m14|d~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 548;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|al|sum|fa13|co~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 549;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[14]~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 550;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|mux3x1|S[14]~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 551;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:12:reg|ffd14|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 552;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:14:reg|ffd14|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 553;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|gen_regs:15:reg|ffd14|Q~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 554;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[14]~50_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 555;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[14]~51_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 556;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[14]~52_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 557;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|n~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 558;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|n~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 559;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|n~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 560;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|n~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 561;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|n[3]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 562;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|n[3]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 563;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|contP|count_out[0]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 564;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|memoI|Mux2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 565;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|n[1]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 566;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|I_rd~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 567;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|n[1]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 568;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|contP|count_out~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 569;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|contP|count_out~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 570;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|memoI|Mux1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 571;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|n[2]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 572;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|I_rd~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 573;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|contP|count_out~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 574;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|memoI|Mux0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 575;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|n[0]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 576;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|n[0]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 577;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|RF_Rp_rd~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 578;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|dataP|bregs|Rp_data[0]~57_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 579;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 580;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 581;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 582;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 583;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 584;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory~34_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 585;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[27]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 586;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a14";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 587;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory~41_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 588;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[0]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 589;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[1]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 590;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|E_D~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 591;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|alu_s1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 592;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|LC|alu_s0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 593;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|memoI|new_s[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 594;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|memoI|new_s[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 595;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|memoI|new_s[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 596;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|memoI|new_s[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 597;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|memoI|new_s[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 598;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|memoI|new_s[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 599;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|memoI|new_s[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 600;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|memoI|new_s[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 601;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|memoI|new_s[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 602;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|memoI|new_s[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 603;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|memoI|new_s[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 604;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|memoI|new_s[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 605;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|memoI|new_s[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 606;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|memoI|new_s[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 607;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|memoI|new_s[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 608;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|memoI|new_s[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 609;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|regE|new_s[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 610;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|regE|new_s[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 611;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|regE|new_s[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 612;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|regE|new_s[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 613;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg0|new_s[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 614;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg0|new_s[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 615;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg0|new_s[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 616;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg0|new_s[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 617;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 618;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 619;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 620;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 621;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 622;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 623;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 624;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg3|new_s[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 625;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 626;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 627;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 628;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 629;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 630;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 631;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 632;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 633;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 634;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 635;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 636;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 637;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 638;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 639;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 640;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg4|new_s[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 641;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|contP|count_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 642;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|contP|count_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 643;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|contP|count_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 644;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|contP|count_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 645;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|R_data[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 646;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|R_data[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 647;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|R_data[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 648;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|R_data[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 649;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|R_data[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 650;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|R_data[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 651;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|R_data[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 652;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|R_data[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 653;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|R_data[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 654;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|R_data[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 655;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|R_data[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 656;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|R_data[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 657;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|R_data[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 658;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|R_data[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 659;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|R_data[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 660;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|R_data[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 661;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 662;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 663;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 664;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 665;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 666;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 667;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 668;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 669;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 670;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 671;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 672;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 673;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 674;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 675;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 676;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 677;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 678;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 679;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 680;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 681;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 682;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 683;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 684;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 685;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 686;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 687;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 688;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 689;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0_bypass[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 690;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg1|new_s[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 691;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg1|new_s[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 692;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg1|new_s[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 693;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg1|new_s[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 694;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg2|new_s[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 695;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg2|new_s[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 696;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg2|new_s[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 697;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|BC|reg2|new_s[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 698;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|IR|new_s[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 699;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|IR|new_s[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 700;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|IR|new_s[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 701;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|IR|new_s[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 702;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|IR|new_s[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 703;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|IR|new_s[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 704;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|IR|new_s[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 705;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|IR|new_s[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 706;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|IR|new_s[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 707;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|IR|new_s[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 708;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|IR|new_s[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 709;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|IR|new_s[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 710;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|IR|new_s[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 711;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|IR|new_s[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 712;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|IR|new_s[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 713;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|uniC|IR|new_s[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 714;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 715;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 716;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 717;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 718;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 719;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 720;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 721;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 722;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 723;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 724;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 725;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 726;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 727;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 728;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 729;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "processador_vlg_vec_tst|i1|ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 730;
	TREE_LEVEL = 0;
}
;
