# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Cordic.srcs/sources_1/new/Cordic.vhd" \
"../../../../Cordic.srcs/sources_1/new/sin_cos.vhd" \
"../../../../Cordic.srcs/sim_1/new/cordic_tb.vhd" \

# Do not sort compile order
nosort
