vendor_name = ModelSim
source_file = 1, D:/school/CPE300/Final_Project/controller.v
source_file = 1, D:/school/CPE300/Final_Project/top.v
source_file = 1, D:/school/CPE300/Final_Project/count2b.v
source_file = 1, D:/school/CPE300/Final_Project/shifter.v
source_file = 1, D:/school/CPE300/Final_Project/relp.v
source_file = 1, D:/school/CPE300/Final_Project/reln.v
source_file = 1, D:/school/CPE300/Final_Project/regifile.v
source_file = 1, D:/school/CPE300/Final_Project/RAM.v
source_file = 1, D:/school/CPE300/Final_Project/pcreg.v
source_file = 1, D:/school/CPE300/Final_Project/pcmux2.v
source_file = 1, D:/school/CPE300/Final_Project/outreg.v
source_file = 1, D:/school/CPE300/Final_Project/mux5.v
source_file = 1, D:/school/CPE300/Final_Project/mux4.v
source_file = 1, D:/school/CPE300/Final_Project/IRreg.v
source_file = 1, D:/school/CPE300/Final_Project/incer.v
source_file = 1, D:/school/CPE300/Final_Project/alu.v
source_file = 1, D:/school/CPE300/Final_Project/accumulator.v
source_file = 1, D:/school/CPE300/Final_Project/datapath.v
source_file = 1, D:/school/CPE300/Final_Project/Waveform.vwf
source_file = 1, D:/school/CPE300/Final_Project/Mux_test/db/mux4.cbx.xml
source_file = 1, /school/cpe300/final_project/memfile.dat
design_name = controler
instance = comp, \IRload~output , IRload~output, controler, 1
instance = comp, \JMPmux[0]~output , JMPmux[0]~output, controler, 1
instance = comp, \JMPmux[1]~output , JMPmux[1]~output, controler, 1
instance = comp, \PCload~output , PCload~output, controler, 1
instance = comp, \MemInst~output , MemInst~output, controler, 1
instance = comp, \MRload~output , MRload~output, controler, 1
instance = comp, \memWr~output , memWr~output, controler, 1
instance = comp, \Asel[0]~output , Asel[0]~output, controler, 1
instance = comp, \Asel[1]~output , Asel[1]~output, controler, 1
instance = comp, \Asel[2]~output , Asel[2]~output, controler, 1
instance = comp, \Aload~output , Aload~output, controler, 1
instance = comp, \reset~output , reset~output, controler, 1
instance = comp, \RFwr~output , RFwr~output, controler, 1
instance = comp, \ALUsel[0]~output , ALUsel[0]~output, controler, 1
instance = comp, \ALUsel[1]~output , ALUsel[1]~output, controler, 1
instance = comp, \ALUsel[2]~output , ALUsel[2]~output, controler, 1
instance = comp, \Shftsel[0]~output , Shftsel[0]~output, controler, 1
instance = comp, \Shftsel[1]~output , Shftsel[1]~output, controler, 1
instance = comp, \outen~output , outen~output, controler, 1
instance = comp, \clk~input , clk~input, controler, 1
instance = comp, \IR[0]~input , IR[0]~input, controler, 1
instance = comp, \IR[1]~input , IR[1]~input, controler, 1
instance = comp, \IR[2]~input , IR[2]~input, controler, 1
instance = comp, \IR[3]~input , IR[3]~input, controler, 1
instance = comp, \IR[4]~input , IR[4]~input, controler, 1
instance = comp, \IR[5]~input , IR[5]~input, controler, 1
instance = comp, \IR[6]~input , IR[6]~input, controler, 1
instance = comp, \IR[7]~input , IR[7]~input, controler, 1
instance = comp, \Aeq0~input , Aeq0~input, controler, 1
instance = comp, \apos~input , apos~input, controler, 1
instance = comp, \dataout[0]~input , dataout[0]~input, controler, 1
instance = comp, \dataout[1]~input , dataout[1]~input, controler, 1
instance = comp, \dataout[2]~input , dataout[2]~input, controler, 1
instance = comp, \dataout[3]~input , dataout[3]~input, controler, 1
instance = comp, \dataout[4]~input , dataout[4]~input, controler, 1
instance = comp, \dataout[5]~input , dataout[5]~input, controler, 1
instance = comp, \dataout[6]~input , dataout[6]~input, controler, 1
instance = comp, \dataout[7]~input , dataout[7]~input, controler, 1
