{"position": "Device Engineer", "company": "Intel Corporation", "profiles": ["Experience Device Engineer Intel Corporation Device Engineer Intel Corporation Device Engineer Intel Corporation ", "Experience Staff Device Engineer Intel Corporation 2014  \u2013 Present (1 year) Hillsboro, Oregon Worked as a technical lead of Intel's 14nm Back End Etest group for sustaining and enhancing challenges of 14nm process with BE parametric. Managed 24/7 excursion management, owner of parametric variability improvement and led, investigated and executed with other teams the process fixes for eventual better line control. Led the BE Etest group Engineers and technicians with directions, planning and execution for the dynamically changing 14nm process for better Yield enhancement. Sr. Device Engineer Intel Corporation September 2007  \u2013  2013  (6 years) Hillsboro, OR Works at development and Sustaining of Intel's innovative technologies.Worked as a Device Engineer in Intel's 45nm, 32nm, and 22nm front end process with specialization in contact segment. Expertise in Device Characterization, Process development and high volume sustaining.  Staff Device Engineer Intel Corporation 2014  \u2013 Present (1 year) Hillsboro, Oregon Worked as a technical lead of Intel's 14nm Back End Etest group for sustaining and enhancing challenges of 14nm process with BE parametric. Managed 24/7 excursion management, owner of parametric variability improvement and led, investigated and executed with other teams the process fixes for eventual better line control. Led the BE Etest group Engineers and technicians with directions, planning and execution for the dynamically changing 14nm process for better Yield enhancement. Staff Device Engineer Intel Corporation 2014  \u2013 Present (1 year) Hillsboro, Oregon Worked as a technical lead of Intel's 14nm Back End Etest group for sustaining and enhancing challenges of 14nm process with BE parametric. Managed 24/7 excursion management, owner of parametric variability improvement and led, investigated and executed with other teams the process fixes for eventual better line control. Led the BE Etest group Engineers and technicians with directions, planning and execution for the dynamically changing 14nm process for better Yield enhancement. Sr. Device Engineer Intel Corporation September 2007  \u2013  2013  (6 years) Hillsboro, OR Works at development and Sustaining of Intel's innovative technologies.Worked as a Device Engineer in Intel's 45nm, 32nm, and 22nm front end process with specialization in contact segment. Expertise in Device Characterization, Process development and high volume sustaining.  Sr. Device Engineer Intel Corporation September 2007  \u2013  2013  (6 years) Hillsboro, OR Works at development and Sustaining of Intel's innovative technologies.Worked as a Device Engineer in Intel's 45nm, 32nm, and 22nm front end process with specialization in contact segment. Expertise in Device Characterization, Process development and high volume sustaining.  Skills Process Integration CMOS Semiconductors Device Characterization Silicon JMP Yield Flash Memory Semiconductor Industry IC Mixed Signal VLSI Device Modeling SoC SRAM DFT Power Management Microelectronics Cadence Analog See 5+ \u00a0 \u00a0 See less Skills  Process Integration CMOS Semiconductors Device Characterization Silicon JMP Yield Flash Memory Semiconductor Industry IC Mixed Signal VLSI Device Modeling SoC SRAM DFT Power Management Microelectronics Cadence Analog See 5+ \u00a0 \u00a0 See less Process Integration CMOS Semiconductors Device Characterization Silicon JMP Yield Flash Memory Semiconductor Industry IC Mixed Signal VLSI Device Modeling SoC SRAM DFT Power Management Microelectronics Cadence Analog See 5+ \u00a0 \u00a0 See less Process Integration CMOS Semiconductors Device Characterization Silicon JMP Yield Flash Memory Semiconductor Industry IC Mixed Signal VLSI Device Modeling SoC SRAM DFT Power Management Microelectronics Cadence Analog See 5+ \u00a0 \u00a0 See less Education Arizona State University Doctor of Philosophy (Ph.D.),  Solid State Electronics 2003  \u2013 2007 Arizona State University Master's Degree,  Electrical and Electronics Engineering 2001  \u2013 2003 Bangladesh University of Engineering and Technology Electrical and Electronics Engineering 1996  \u2013 2000 FCC Arizona State University Doctor of Philosophy (Ph.D.),  Solid State Electronics 2003  \u2013 2007 Arizona State University Doctor of Philosophy (Ph.D.),  Solid State Electronics 2003  \u2013 2007 Arizona State University Doctor of Philosophy (Ph.D.),  Solid State Electronics 2003  \u2013 2007 Arizona State University Master's Degree,  Electrical and Electronics Engineering 2001  \u2013 2003 Arizona State University Master's Degree,  Electrical and Electronics Engineering 2001  \u2013 2003 Arizona State University Master's Degree,  Electrical and Electronics Engineering 2001  \u2013 2003 Bangladesh University of Engineering and Technology Electrical and Electronics Engineering 1996  \u2013 2000 Bangladesh University of Engineering and Technology Electrical and Electronics Engineering 1996  \u2013 2000 Bangladesh University of Engineering and Technology Electrical and Electronics Engineering 1996  \u2013 2000 FCC FCC FCC ", "Summary Professional Experience \n- Advanced process development (22nm/14nm + Sub-10nm) \n- eDRAM / SRAM specialist, FinFET device yield enhancement \n- Various circuit & device/process simulations and E-test testchips \n- Specialized in both logic & power (SMPS) devices Summary Professional Experience \n- Advanced process development (22nm/14nm + Sub-10nm) \n- eDRAM / SRAM specialist, FinFET device yield enhancement \n- Various circuit & device/process simulations and E-test testchips \n- Specialized in both logic & power (SMPS) devices Professional Experience \n- Advanced process development (22nm/14nm + Sub-10nm) \n- eDRAM / SRAM specialist, FinFET device yield enhancement \n- Various circuit & device/process simulations and E-test testchips \n- Specialized in both logic & power (SMPS) devices Professional Experience \n- Advanced process development (22nm/14nm + Sub-10nm) \n- eDRAM / SRAM specialist, FinFET device yield enhancement \n- Various circuit & device/process simulations and E-test testchips \n- Specialized in both logic & power (SMPS) devices Experience Senior TD Device Engineer Intel Corporation January 2012  \u2013  July 2014  (2 years 7 months) Hillsboro, Oregon PTD (Portland Technology Development)  \n* eDRAM Device Leader \n* Sub-10nm, Pathfinding Senior Device Engineer Intel Corporation July 2010  \u2013  January 2012  (1 year 7 months) Hillsboro, Oregon 32nm/22nm, 3D Tri-Gate CMOS \nPerformance targeting / E-test and Yield analysis / SOC NPI / etc. VLSI Research Group University of Toronto September 2006  \u2013  June 2010  (3 years 10 months) Smart Power Integration & Device Modeling; Collaborations with TI, ONSEMI, IRF, Toshiba, Fuji, etc. \n- SJ-FinFET Process & Device Simulations + Fabrication \n- Low Voltage Synchronous DC-DC Converter Design  \n- Device Modeling in CMOS, UMOS, LDMOS, SJ-MOS  \n- Cadence/Caliber/Assura/Hspice/Spectre/TCAD/etc. \n- ESD Protection & Gate Driver Circuit Designs. Process Integration Eng'r (Device) Samsung Electronics September 2003  \u2013  August 2006  (3 years) SYS. LSI, Yoing-In City - 130/90/65nm Process Integration (FEOL & DEVICE) \n- Various SRAM bit-cell designs (device/circuit/layout) \n- Transistor Tuning & E-Tests (SHVT/HVT/RVT/LVT). \n- Various TEG (Test Element Group) layout designs. \n- Advanced: FinFET, High-K, Strain-Si, NiPt Silicide, etc. \n- DFM Collaboration Works with IBM/Chartered/Infineon \n- DRC/LVS/LPE, Cadence, Hspice, TCAD, E-beam, etc. \n- Process Yield/Reliability (GOI, HCI, TDDB, NBTI, etc.) Analysis. \n- Strategic Foundry Team: Customer Engineer (<6 months) Teaching Assistant University of Toronto September 2001  \u2013  May 2003  (1 year 9 months) Internship (QRE) Celestica Inc. (old IBM: Center of Micropackaging) September 2000  \u2013  June 2001  (10 months) Industry Research Project \n- Investigation of Failing Solder Joints with Pd finished board \n- BGA reliability vs.Different board surface finishes \n- Wettablity, Reflow Profile, Chemical Composition (EDX) Senior TD Device Engineer Intel Corporation January 2012  \u2013  July 2014  (2 years 7 months) Hillsboro, Oregon PTD (Portland Technology Development)  \n* eDRAM Device Leader \n* Sub-10nm, Pathfinding Senior TD Device Engineer Intel Corporation January 2012  \u2013  July 2014  (2 years 7 months) Hillsboro, Oregon PTD (Portland Technology Development)  \n* eDRAM Device Leader \n* Sub-10nm, Pathfinding Senior Device Engineer Intel Corporation July 2010  \u2013  January 2012  (1 year 7 months) Hillsboro, Oregon 32nm/22nm, 3D Tri-Gate CMOS \nPerformance targeting / E-test and Yield analysis / SOC NPI / etc. Senior Device Engineer Intel Corporation July 2010  \u2013  January 2012  (1 year 7 months) Hillsboro, Oregon 32nm/22nm, 3D Tri-Gate CMOS \nPerformance targeting / E-test and Yield analysis / SOC NPI / etc. VLSI Research Group University of Toronto September 2006  \u2013  June 2010  (3 years 10 months) Smart Power Integration & Device Modeling; Collaborations with TI, ONSEMI, IRF, Toshiba, Fuji, etc. \n- SJ-FinFET Process & Device Simulations + Fabrication \n- Low Voltage Synchronous DC-DC Converter Design  \n- Device Modeling in CMOS, UMOS, LDMOS, SJ-MOS  \n- Cadence/Caliber/Assura/Hspice/Spectre/TCAD/etc. \n- ESD Protection & Gate Driver Circuit Designs. VLSI Research Group University of Toronto September 2006  \u2013  June 2010  (3 years 10 months) Smart Power Integration & Device Modeling; Collaborations with TI, ONSEMI, IRF, Toshiba, Fuji, etc. \n- SJ-FinFET Process & Device Simulations + Fabrication \n- Low Voltage Synchronous DC-DC Converter Design  \n- Device Modeling in CMOS, UMOS, LDMOS, SJ-MOS  \n- Cadence/Caliber/Assura/Hspice/Spectre/TCAD/etc. \n- ESD Protection & Gate Driver Circuit Designs. Process Integration Eng'r (Device) Samsung Electronics September 2003  \u2013  August 2006  (3 years) SYS. LSI, Yoing-In City - 130/90/65nm Process Integration (FEOL & DEVICE) \n- Various SRAM bit-cell designs (device/circuit/layout) \n- Transistor Tuning & E-Tests (SHVT/HVT/RVT/LVT). \n- Various TEG (Test Element Group) layout designs. \n- Advanced: FinFET, High-K, Strain-Si, NiPt Silicide, etc. \n- DFM Collaboration Works with IBM/Chartered/Infineon \n- DRC/LVS/LPE, Cadence, Hspice, TCAD, E-beam, etc. \n- Process Yield/Reliability (GOI, HCI, TDDB, NBTI, etc.) Analysis. \n- Strategic Foundry Team: Customer Engineer (<6 months) Process Integration Eng'r (Device) Samsung Electronics September 2003  \u2013  August 2006  (3 years) SYS. LSI, Yoing-In City - 130/90/65nm Process Integration (FEOL & DEVICE) \n- Various SRAM bit-cell designs (device/circuit/layout) \n- Transistor Tuning & E-Tests (SHVT/HVT/RVT/LVT). \n- Various TEG (Test Element Group) layout designs. \n- Advanced: FinFET, High-K, Strain-Si, NiPt Silicide, etc. \n- DFM Collaboration Works with IBM/Chartered/Infineon \n- DRC/LVS/LPE, Cadence, Hspice, TCAD, E-beam, etc. \n- Process Yield/Reliability (GOI, HCI, TDDB, NBTI, etc.) Analysis. \n- Strategic Foundry Team: Customer Engineer (<6 months) Teaching Assistant University of Toronto September 2001  \u2013  May 2003  (1 year 9 months) Teaching Assistant University of Toronto September 2001  \u2013  May 2003  (1 year 9 months) Internship (QRE) Celestica Inc. (old IBM: Center of Micropackaging) September 2000  \u2013  June 2001  (10 months) Industry Research Project \n- Investigation of Failing Solder Joints with Pd finished board \n- BGA reliability vs.Different board surface finishes \n- Wettablity, Reflow Profile, Chemical Composition (EDX) Internship (QRE) Celestica Inc. (old IBM: Center of Micropackaging) September 2000  \u2013  June 2001  (10 months) Industry Research Project \n- Investigation of Failing Solder Joints with Pd finished board \n- BGA reliability vs.Different board surface finishes \n- Wettablity, Reflow Profile, Chemical Composition (EDX) Skills Semiconductors CMOS Materials Science SRAM eDRAM Device Physics SPICE Modeling PDK Development Design of Experiments Cadence Virtuoso SoC SOI SPC Spintronics SJ-FINFET Silicon Validation Strained-Si JMP Design for Manufacturing IC SPICE Yield Physics See 8+ \u00a0 \u00a0 See less Skills  Semiconductors CMOS Materials Science SRAM eDRAM Device Physics SPICE Modeling PDK Development Design of Experiments Cadence Virtuoso SoC SOI SPC Spintronics SJ-FINFET Silicon Validation Strained-Si JMP Design for Manufacturing IC SPICE Yield Physics See 8+ \u00a0 \u00a0 See less Semiconductors CMOS Materials Science SRAM eDRAM Device Physics SPICE Modeling PDK Development Design of Experiments Cadence Virtuoso SoC SOI SPC Spintronics SJ-FINFET Silicon Validation Strained-Si JMP Design for Manufacturing IC SPICE Yield Physics See 8+ \u00a0 \u00a0 See less Semiconductors CMOS Materials Science SRAM eDRAM Device Physics SPICE Modeling PDK Development Design of Experiments Cadence Virtuoso SoC SOI SPC Spintronics SJ-FINFET Silicon Validation Strained-Si JMP Design for Manufacturing IC SPICE Yield Physics See 8+ \u00a0 \u00a0 See less Education University of Toronto Ph.D.,  Smart Power Integration & Semiconductor Devices 2006  \u2013 2010 University of Toronto Master,  Materials Science and Engineering 2001  \u2013 2003 Master: Nanostructured Soft Magnetic Materials University of Toronto Bachelor,  Materials Science and Engineering 1996  \u2013 2001 University of Toronto Ph.D.,  Smart Power Integration & Semiconductor Devices 2006  \u2013 2010 University of Toronto Ph.D.,  Smart Power Integration & Semiconductor Devices 2006  \u2013 2010 University of Toronto Ph.D.,  Smart Power Integration & Semiconductor Devices 2006  \u2013 2010 University of Toronto Master,  Materials Science and Engineering 2001  \u2013 2003 Master: Nanostructured Soft Magnetic Materials University of Toronto Master,  Materials Science and Engineering 2001  \u2013 2003 Master: Nanostructured Soft Magnetic Materials University of Toronto Master,  Materials Science and Engineering 2001  \u2013 2003 Master: Nanostructured Soft Magnetic Materials University of Toronto Bachelor,  Materials Science and Engineering 1996  \u2013 2001 University of Toronto Bachelor,  Materials Science and Engineering 1996  \u2013 2001 University of Toronto Bachelor,  Materials Science and Engineering 1996  \u2013 2001 Honors & Awards Logic Technology Development Divisional Award INTEL Q1, 2012. Outstanding contributions in developing a novel implant damage based flow which delivers a robust gate height process window on P12XX.X Additional Honors & Awards - U of T Ph.D. Fellowship \n- U of T Master Fellowship \n- OGS (Ontario Graduate Scholarship) \n- Dean's Honours List (2nd/3rd undergraduate yrs) \n- GPA: 3.9/4.0 (graduate school)  \n- Six Sigma (Green Belt) \n- Best Front-End Integration Eng'r @ Samsung Electronics (3Q, 2005) Logic Technology Development Divisional Award INTEL Q1, 2012. Outstanding contributions in developing a novel implant damage based flow which delivers a robust gate height process window on P12XX.X Logic Technology Development Divisional Award INTEL Q1, 2012. Outstanding contributions in developing a novel implant damage based flow which delivers a robust gate height process window on P12XX.X Logic Technology Development Divisional Award INTEL Q1, 2012. Outstanding contributions in developing a novel implant damage based flow which delivers a robust gate height process window on P12XX.X Additional Honors & Awards - U of T Ph.D. Fellowship \n- U of T Master Fellowship \n- OGS (Ontario Graduate Scholarship) \n- Dean's Honours List (2nd/3rd undergraduate yrs) \n- GPA: 3.9/4.0 (graduate school)  \n- Six Sigma (Green Belt) \n- Best Front-End Integration Eng'r @ Samsung Electronics (3Q, 2005) Additional Honors & Awards - U of T Ph.D. Fellowship \n- U of T Master Fellowship \n- OGS (Ontario Graduate Scholarship) \n- Dean's Honours List (2nd/3rd undergraduate yrs) \n- GPA: 3.9/4.0 (graduate school)  \n- Six Sigma (Green Belt) \n- Best Front-End Integration Eng'r @ Samsung Electronics (3Q, 2005) Additional Honors & Awards - U of T Ph.D. Fellowship \n- U of T Master Fellowship \n- OGS (Ontario Graduate Scholarship) \n- Dean's Honours List (2nd/3rd undergraduate yrs) \n- GPA: 3.9/4.0 (graduate school)  \n- Six Sigma (Green Belt) \n- Best Front-End Integration Eng'r @ Samsung Electronics (3Q, 2005) ", "Summary Specialized in semiconductor device physics, process integration and characterization. Summary Specialized in semiconductor device physics, process integration and characterization. Specialized in semiconductor device physics, process integration and characterization. Specialized in semiconductor device physics, process integration and characterization. Experience Senior Device Engineer Intel Corporation September 2013  \u2013 Present (2 years) San Francisco Bay Area Working on next generation memory for Solid State Drive Devices Research Intern imec November 2012  \u2013  January 2013  (3 months) Belgium Worked in Logic Device Development Group Graduate Research Assistant University of Texas at Austin 2008  \u2013  2013  (5 years) Austin, Texas Area \u2022 Investigated III-V high-k metal gate transistor for high-speed low-power logic application.  \n\u2022 Designed and demonstrated novel device architectures including quantum well (QWFETs), gate-all-around (GAAFETs) and tunneling (TFETs) field effect transistors.  \n\u2022 Developed process flow for planar and nanowire GAA III-V high-k metal gate transistor. Device Research Intern IBM May 2012  \u2013  October 2012  (6 months) Yorktown Height, NY Worked in HK/MG Characterization and Reliability Group Device Engineer Intern PrivaTran January 2012  \u2013  May 2012  (5 months) Austin, Texas Area Worked on RRAM device development Process Engineer Intern Maxim Integrated Products May 2011  \u2013  August 2011  (4 months) Worked in Wafer Level Packaging Group Teaching Assistant University of Texas at Austin August 2008  \u2013  December 2009  (1 year 5 months) \u2022 Assisted undergraduate and graduate level courses in ECE Department including circuit theory, semiconductor device physics and submicron device physics and technology. Undergraduate Research Assistant Tsinghua University May 2007  \u2013  June 2008  (1 year 2 months) Beijing City, China Worked in Computer Aided Design (CAD) group Senior Device Engineer Intel Corporation September 2013  \u2013 Present (2 years) San Francisco Bay Area Working on next generation memory for Solid State Drive Senior Device Engineer Intel Corporation September 2013  \u2013 Present (2 years) San Francisco Bay Area Working on next generation memory for Solid State Drive Devices Research Intern imec November 2012  \u2013  January 2013  (3 months) Belgium Worked in Logic Device Development Group Devices Research Intern imec November 2012  \u2013  January 2013  (3 months) Belgium Worked in Logic Device Development Group Graduate Research Assistant University of Texas at Austin 2008  \u2013  2013  (5 years) Austin, Texas Area \u2022 Investigated III-V high-k metal gate transistor for high-speed low-power logic application.  \n\u2022 Designed and demonstrated novel device architectures including quantum well (QWFETs), gate-all-around (GAAFETs) and tunneling (TFETs) field effect transistors.  \n\u2022 Developed process flow for planar and nanowire GAA III-V high-k metal gate transistor. Graduate Research Assistant University of Texas at Austin 2008  \u2013  2013  (5 years) Austin, Texas Area \u2022 Investigated III-V high-k metal gate transistor for high-speed low-power logic application.  \n\u2022 Designed and demonstrated novel device architectures including quantum well (QWFETs), gate-all-around (GAAFETs) and tunneling (TFETs) field effect transistors.  \n\u2022 Developed process flow for planar and nanowire GAA III-V high-k metal gate transistor. Device Research Intern IBM May 2012  \u2013  October 2012  (6 months) Yorktown Height, NY Worked in HK/MG Characterization and Reliability Group Device Research Intern IBM May 2012  \u2013  October 2012  (6 months) Yorktown Height, NY Worked in HK/MG Characterization and Reliability Group Device Engineer Intern PrivaTran January 2012  \u2013  May 2012  (5 months) Austin, Texas Area Worked on RRAM device development Device Engineer Intern PrivaTran January 2012  \u2013  May 2012  (5 months) Austin, Texas Area Worked on RRAM device development Process Engineer Intern Maxim Integrated Products May 2011  \u2013  August 2011  (4 months) Worked in Wafer Level Packaging Group Process Engineer Intern Maxim Integrated Products May 2011  \u2013  August 2011  (4 months) Worked in Wafer Level Packaging Group Teaching Assistant University of Texas at Austin August 2008  \u2013  December 2009  (1 year 5 months) \u2022 Assisted undergraduate and graduate level courses in ECE Department including circuit theory, semiconductor device physics and submicron device physics and technology. Teaching Assistant University of Texas at Austin August 2008  \u2013  December 2009  (1 year 5 months) \u2022 Assisted undergraduate and graduate level courses in ECE Department including circuit theory, semiconductor device physics and submicron device physics and technology. Undergraduate Research Assistant Tsinghua University May 2007  \u2013  June 2008  (1 year 2 months) Beijing City, China Worked in Computer Aided Design (CAD) group Undergraduate Research Assistant Tsinghua University May 2007  \u2013  June 2008  (1 year 2 months) Beijing City, China Worked in Computer Aided Design (CAD) group Languages   Skills Characterization Semiconductors CMOS Electronics Physics Semiconductor... Metrology Signal Processing Process Integration Simulations Low-power Design Thin Films Nanotechnology AFM Skills  Characterization Semiconductors CMOS Electronics Physics Semiconductor... Metrology Signal Processing Process Integration Simulations Low-power Design Thin Films Nanotechnology AFM Characterization Semiconductors CMOS Electronics Physics Semiconductor... Metrology Signal Processing Process Integration Simulations Low-power Design Thin Films Nanotechnology AFM Characterization Semiconductors CMOS Electronics Physics Semiconductor... Metrology Signal Processing Process Integration Simulations Low-power Design Thin Films Nanotechnology AFM Education The University of Texas at Austin PhD,  Electrical and Computer Engineering 2008  \u2013 2013 Tsinghua University B.S.,  Electrical Engineering 2004  \u2013 2008 The University of Texas at Austin PhD,  Electrical and Computer Engineering 2008  \u2013 2013 The University of Texas at Austin PhD,  Electrical and Computer Engineering 2008  \u2013 2013 The University of Texas at Austin PhD,  Electrical and Computer Engineering 2008  \u2013 2013 Tsinghua University B.S.,  Electrical Engineering 2004  \u2013 2008 Tsinghua University B.S.,  Electrical Engineering 2004  \u2013 2008 Tsinghua University B.S.,  Electrical Engineering 2004  \u2013 2008 Honors & Awards ", "Summary Experimental physicist, conducting research in the field of Applied Science and semiconductor devices. Summary Experimental physicist, conducting research in the field of Applied Science and semiconductor devices. Experimental physicist, conducting research in the field of Applied Science and semiconductor devices. Experimental physicist, conducting research in the field of Applied Science and semiconductor devices. Experience Device Engineer Intel Corporation September 2013  \u2013 Present (2 years) Rio Rancho 1. Sustaining high volume manufacturing.  \n2. Investigating process excursions affecting device performances. \n3. Conducting experimentation for Process/Product /Speed improvement and cost reduction.  \n4. Process characterization. \n5. Teaching Device Physics /Process course for factory engineers. Graduate Research Assistant Iowa State University August 2009  \u2013  August 2013  (4 years 1 month) Ames Conducting research to understand the fundamental device physics behind the Photo induced degradation of plastic solar cells. RF Engineer ProCall Private Limited February 2008  \u2013  April 2009  (1 year 3 months) Delhi/Bangalore Graduate Engineer Reliance Communications July 2005  \u2013  December 2006  (1 year 6 months) Patna Area, India MSC Engineer. Device Engineer Intel Corporation September 2013  \u2013 Present (2 years) Rio Rancho 1. Sustaining high volume manufacturing.  \n2. Investigating process excursions affecting device performances. \n3. Conducting experimentation for Process/Product /Speed improvement and cost reduction.  \n4. Process characterization. \n5. Teaching Device Physics /Process course for factory engineers. Device Engineer Intel Corporation September 2013  \u2013 Present (2 years) Rio Rancho 1. Sustaining high volume manufacturing.  \n2. Investigating process excursions affecting device performances. \n3. Conducting experimentation for Process/Product /Speed improvement and cost reduction.  \n4. Process characterization. \n5. Teaching Device Physics /Process course for factory engineers. Graduate Research Assistant Iowa State University August 2009  \u2013  August 2013  (4 years 1 month) Ames Conducting research to understand the fundamental device physics behind the Photo induced degradation of plastic solar cells. Graduate Research Assistant Iowa State University August 2009  \u2013  August 2013  (4 years 1 month) Ames Conducting research to understand the fundamental device physics behind the Photo induced degradation of plastic solar cells. RF Engineer ProCall Private Limited February 2008  \u2013  April 2009  (1 year 3 months) Delhi/Bangalore RF Engineer ProCall Private Limited February 2008  \u2013  April 2009  (1 year 3 months) Delhi/Bangalore Graduate Engineer Reliance Communications July 2005  \u2013  December 2006  (1 year 6 months) Patna Area, India MSC Engineer. Graduate Engineer Reliance Communications July 2005  \u2013  December 2006  (1 year 6 months) Patna Area, India MSC Engineer. Languages Bengali English Hindi Bengali English Hindi Bengali English Hindi Skills Matlab Characterization Semiconductors Thin Films VLSI Scanning Electron... AFM Photovoltaics Research Solar Cells Spectroscopy JMP 9.0 TEM Teamwork Physics LabVIEW JMP See 2+ \u00a0 \u00a0 See less Skills  Matlab Characterization Semiconductors Thin Films VLSI Scanning Electron... AFM Photovoltaics Research Solar Cells Spectroscopy JMP 9.0 TEM Teamwork Physics LabVIEW JMP See 2+ \u00a0 \u00a0 See less Matlab Characterization Semiconductors Thin Films VLSI Scanning Electron... AFM Photovoltaics Research Solar Cells Spectroscopy JMP 9.0 TEM Teamwork Physics LabVIEW JMP See 2+ \u00a0 \u00a0 See less Matlab Characterization Semiconductors Thin Films VLSI Scanning Electron... AFM Photovoltaics Research Solar Cells Spectroscopy JMP 9.0 TEM Teamwork Physics LabVIEW JMP See 2+ \u00a0 \u00a0 See less Education Iowa State University Doctor of Philosophy (PhD),  Electrical Engineering , 3.83 2009  \u2013 2013 Understanding degradation dynamics of polymer solar cells Activities and Societies:\u00a0 Materials Research Society West Bengal University of Technology BTech,  Electrical , Electronics and Communications Engineering , 8.54 2001  \u2013 2005 New Alipore Multipurpose School Higher Sceondary,  Science 1993  \u2013 2001 Iowa State University Doctor of Philosophy (PhD),  Electrical Engineering , 3.83 2009  \u2013 2013 Understanding degradation dynamics of polymer solar cells Activities and Societies:\u00a0 Materials Research Society Iowa State University Doctor of Philosophy (PhD),  Electrical Engineering , 3.83 2009  \u2013 2013 Understanding degradation dynamics of polymer solar cells Activities and Societies:\u00a0 Materials Research Society Iowa State University Doctor of Philosophy (PhD),  Electrical Engineering , 3.83 2009  \u2013 2013 Understanding degradation dynamics of polymer solar cells Activities and Societies:\u00a0 Materials Research Society West Bengal University of Technology BTech,  Electrical , Electronics and Communications Engineering , 8.54 2001  \u2013 2005 West Bengal University of Technology BTech,  Electrical , Electronics and Communications Engineering , 8.54 2001  \u2013 2005 West Bengal University of Technology BTech,  Electrical , Electronics and Communications Engineering , 8.54 2001  \u2013 2005 New Alipore Multipurpose School Higher Sceondary,  Science 1993  \u2013 2001 New Alipore Multipurpose School Higher Sceondary,  Science 1993  \u2013 2001 New Alipore Multipurpose School Higher Sceondary,  Science 1993  \u2013 2001 ", "Summary Process Integration with 10+ years of experience in semiconductor research and development, noted for leadership skills, excellent communication skills, strong project management and interpersonal skills (ran cross-functional teams involving a background in device, reliability, and process modules) while working in a highly matrixed environment. Proven track record for innovative problem solving, proactive planning and responsible decision making. Specialties:Semiconductor process technology/architecture development. \nCross-disciplinary Team Leadership \nTranslation of Product Requirements to Process \nSilicon and Device Physics Fundamentals \nMentoring new engineers Summary Process Integration with 10+ years of experience in semiconductor research and development, noted for leadership skills, excellent communication skills, strong project management and interpersonal skills (ran cross-functional teams involving a background in device, reliability, and process modules) while working in a highly matrixed environment. Proven track record for innovative problem solving, proactive planning and responsible decision making. Specialties:Semiconductor process technology/architecture development. \nCross-disciplinary Team Leadership \nTranslation of Product Requirements to Process \nSilicon and Device Physics Fundamentals \nMentoring new engineers Process Integration with 10+ years of experience in semiconductor research and development, noted for leadership skills, excellent communication skills, strong project management and interpersonal skills (ran cross-functional teams involving a background in device, reliability, and process modules) while working in a highly matrixed environment. Proven track record for innovative problem solving, proactive planning and responsible decision making. Specialties:Semiconductor process technology/architecture development. \nCross-disciplinary Team Leadership \nTranslation of Product Requirements to Process \nSilicon and Device Physics Fundamentals \nMentoring new engineers Process Integration with 10+ years of experience in semiconductor research and development, noted for leadership skills, excellent communication skills, strong project management and interpersonal skills (ran cross-functional teams involving a background in device, reliability, and process modules) while working in a highly matrixed environment. Proven track record for innovative problem solving, proactive planning and responsible decision making. Specialties:Semiconductor process technology/architecture development. \nCross-disciplinary Team Leadership \nTranslation of Product Requirements to Process \nSilicon and Device Physics Fundamentals \nMentoring new engineers Experience Component Device Engineer Intel Corporation October 2011  \u2013 Present (3 years 11 months) Santa Clara Member of Technical Staff GLOBALFOUNDRIES January 2011  \u2013  October 2011  (10 months) \u2022Responsible for developing, evaluating, validating and managing the change process of device truth table and mask Boolean algorithm for advanced technologies.  \n\u2022Need to work closely with integration, module, litho/OPC teams within IBM/ISDA alliance to develop and evaluate device truth table and Boolean algorithm and their implementation for LVS and DRC verifications. Member of Technical Staff Spansion August 2007  \u2013  February 2009  (1 year 7 months) \u2022Lead engineer leading a team at Spansion and interacting with designers and vendors to enable double patterning for the 32nm NAND product \n\u2022Owned the tapeout of module mask set to study the double patterning for the critical layers STI, Metal, Word line. \n\u2022Designed technology development experiments to determine integration process flow and conditions to define each module (STI, Metal, Word line) \n\u2022Interfaced routinely with vendor to meet the requirement and time line to enable the double patterning integration scheme for the 32nm NAND product. Senior Integration Engineer Intel April 2005  \u2013  August 2007  (2 years 5 months) Experience with Flash Memory Technology (NOR) \n \n\u2022 Key integration engineer leading a team (Contact Metallization) to enable the contact module for 45 nm Flash technology and beyond (includes flash array and the periphery) \n\u2022 Designed TD experiments to determine process conditions to define and meet the contact spec requirements with acceptable manufacturing margins.\u2022 Interfaced routinely with module, device, yield, reliability, layout engineers to understand the critical product needs and develop appropriate cross-functional solutions to meet these requirements. Worked with them to identify the process integration requirements. \n\u2022 Performed device data analysis inline and EOL Etest and EOL SORT (yield) and related to inline defect to understand the integration process and drive the necessary process changes. Post Doc Department of Chemical Engineering, Berkeley, CA June 2003  \u2013  June 2004  (1 year 1 month) \u2022\tWorked on the development of an integrated biochip suitable for performing lead optimization and bioactivity assays on a single micro-fluidic platform. The idea is to perform multiple bio-transformations of lead compounds in reservoirs and micro-channels filled with a wide range of different sol-gel-encapsulated enzymes (also know as solzymes), or with enzymes immobilized to polymeric micro-particles. The system will enable the rapid generation and detection of new bioactive compounds, and will represent a completely new approach to drug discovery. \n\u2022\tKey individual to design and fabricate the bio chip on glass \n\u2022\tDeveloped the analyzing technique to study the reactions in the micro channel by photoluminescence Component Device Engineer Intel Corporation October 2011  \u2013 Present (3 years 11 months) Santa Clara Component Device Engineer Intel Corporation October 2011  \u2013 Present (3 years 11 months) Santa Clara Member of Technical Staff GLOBALFOUNDRIES January 2011  \u2013  October 2011  (10 months) \u2022Responsible for developing, evaluating, validating and managing the change process of device truth table and mask Boolean algorithm for advanced technologies.  \n\u2022Need to work closely with integration, module, litho/OPC teams within IBM/ISDA alliance to develop and evaluate device truth table and Boolean algorithm and their implementation for LVS and DRC verifications. Member of Technical Staff GLOBALFOUNDRIES January 2011  \u2013  October 2011  (10 months) \u2022Responsible for developing, evaluating, validating and managing the change process of device truth table and mask Boolean algorithm for advanced technologies.  \n\u2022Need to work closely with integration, module, litho/OPC teams within IBM/ISDA alliance to develop and evaluate device truth table and Boolean algorithm and their implementation for LVS and DRC verifications. Member of Technical Staff Spansion August 2007  \u2013  February 2009  (1 year 7 months) \u2022Lead engineer leading a team at Spansion and interacting with designers and vendors to enable double patterning for the 32nm NAND product \n\u2022Owned the tapeout of module mask set to study the double patterning for the critical layers STI, Metal, Word line. \n\u2022Designed technology development experiments to determine integration process flow and conditions to define each module (STI, Metal, Word line) \n\u2022Interfaced routinely with vendor to meet the requirement and time line to enable the double patterning integration scheme for the 32nm NAND product. Member of Technical Staff Spansion August 2007  \u2013  February 2009  (1 year 7 months) \u2022Lead engineer leading a team at Spansion and interacting with designers and vendors to enable double patterning for the 32nm NAND product \n\u2022Owned the tapeout of module mask set to study the double patterning for the critical layers STI, Metal, Word line. \n\u2022Designed technology development experiments to determine integration process flow and conditions to define each module (STI, Metal, Word line) \n\u2022Interfaced routinely with vendor to meet the requirement and time line to enable the double patterning integration scheme for the 32nm NAND product. Senior Integration Engineer Intel April 2005  \u2013  August 2007  (2 years 5 months) Experience with Flash Memory Technology (NOR) \n \n\u2022 Key integration engineer leading a team (Contact Metallization) to enable the contact module for 45 nm Flash technology and beyond (includes flash array and the periphery) \n\u2022 Designed TD experiments to determine process conditions to define and meet the contact spec requirements with acceptable manufacturing margins.\u2022 Interfaced routinely with module, device, yield, reliability, layout engineers to understand the critical product needs and develop appropriate cross-functional solutions to meet these requirements. Worked with them to identify the process integration requirements. \n\u2022 Performed device data analysis inline and EOL Etest and EOL SORT (yield) and related to inline defect to understand the integration process and drive the necessary process changes. Senior Integration Engineer Intel April 2005  \u2013  August 2007  (2 years 5 months) Experience with Flash Memory Technology (NOR) \n \n\u2022 Key integration engineer leading a team (Contact Metallization) to enable the contact module for 45 nm Flash technology and beyond (includes flash array and the periphery) \n\u2022 Designed TD experiments to determine process conditions to define and meet the contact spec requirements with acceptable manufacturing margins.\u2022 Interfaced routinely with module, device, yield, reliability, layout engineers to understand the critical product needs and develop appropriate cross-functional solutions to meet these requirements. Worked with them to identify the process integration requirements. \n\u2022 Performed device data analysis inline and EOL Etest and EOL SORT (yield) and related to inline defect to understand the integration process and drive the necessary process changes. Post Doc Department of Chemical Engineering, Berkeley, CA June 2003  \u2013  June 2004  (1 year 1 month) \u2022\tWorked on the development of an integrated biochip suitable for performing lead optimization and bioactivity assays on a single micro-fluidic platform. The idea is to perform multiple bio-transformations of lead compounds in reservoirs and micro-channels filled with a wide range of different sol-gel-encapsulated enzymes (also know as solzymes), or with enzymes immobilized to polymeric micro-particles. The system will enable the rapid generation and detection of new bioactive compounds, and will represent a completely new approach to drug discovery. \n\u2022\tKey individual to design and fabricate the bio chip on glass \n\u2022\tDeveloped the analyzing technique to study the reactions in the micro channel by photoluminescence Post Doc Department of Chemical Engineering, Berkeley, CA June 2003  \u2013  June 2004  (1 year 1 month) \u2022\tWorked on the development of an integrated biochip suitable for performing lead optimization and bioactivity assays on a single micro-fluidic platform. The idea is to perform multiple bio-transformations of lead compounds in reservoirs and micro-channels filled with a wide range of different sol-gel-encapsulated enzymes (also know as solzymes), or with enzymes immobilized to polymeric micro-particles. The system will enable the rapid generation and detection of new bioactive compounds, and will represent a completely new approach to drug discovery. \n\u2022\tKey individual to design and fabricate the bio chip on glass \n\u2022\tDeveloped the analyzing technique to study the reactions in the micro channel by photoluminescence Education University of California, Davis Ph.D,  Electrical Engineering 1998  \u2013 2003 Thesis: Surface Conditioning of Silicon Emitters \nFabricate silicon field emission Arrays (FEAs) by the subtractive fabrication technology and optimize the FEA\u2019s performances. FEA performances are optimized by surface coating with wide band gap materials such as Diamond and GaN. This surface treatment results in a shorter burn-in time, a lower flicker noise, a reduced effective work function, an improved reproducibility and reliability. Clemson University University of Pune University of California, Davis Ph.D,  Electrical Engineering 1998  \u2013 2003 Thesis: Surface Conditioning of Silicon Emitters \nFabricate silicon field emission Arrays (FEAs) by the subtractive fabrication technology and optimize the FEA\u2019s performances. FEA performances are optimized by surface coating with wide band gap materials such as Diamond and GaN. This surface treatment results in a shorter burn-in time, a lower flicker noise, a reduced effective work function, an improved reproducibility and reliability. University of California, Davis Ph.D,  Electrical Engineering 1998  \u2013 2003 Thesis: Surface Conditioning of Silicon Emitters \nFabricate silicon field emission Arrays (FEAs) by the subtractive fabrication technology and optimize the FEA\u2019s performances. FEA performances are optimized by surface coating with wide band gap materials such as Diamond and GaN. This surface treatment results in a shorter burn-in time, a lower flicker noise, a reduced effective work function, an improved reproducibility and reliability. University of California, Davis Ph.D,  Electrical Engineering 1998  \u2013 2003 Thesis: Surface Conditioning of Silicon Emitters \nFabricate silicon field emission Arrays (FEAs) by the subtractive fabrication technology and optimize the FEA\u2019s performances. FEA performances are optimized by surface coating with wide band gap materials such as Diamond and GaN. This surface treatment results in a shorter burn-in time, a lower flicker noise, a reduced effective work function, an improved reproducibility and reliability. Clemson University Clemson University Clemson University University of Pune University of Pune University of Pune ", "Experience Sr. Device Engineer Intel Corporation September 2013  \u2013 Present (2 years) Device Engineer for 10nm program within Intel Process Technology Development group. PTD LYA FI Engineer Intel Corporation August 2012  \u2013  August 2013  (1 year 1 month) Hillsboro, Oregon Logic fault isolation engineer for 22/14nm CPU/SOC products within Intel Low Yield Analysis group. Graduate Research Intern SEMATECH 2009  \u2013  2009  (less than a year) Austin, Texas Area Sr. Device Engineer Intel Corporation September 2013  \u2013 Present (2 years) Device Engineer for 10nm program within Intel Process Technology Development group. Sr. Device Engineer Intel Corporation September 2013  \u2013 Present (2 years) Device Engineer for 10nm program within Intel Process Technology Development group. PTD LYA FI Engineer Intel Corporation August 2012  \u2013  August 2013  (1 year 1 month) Hillsboro, Oregon Logic fault isolation engineer for 22/14nm CPU/SOC products within Intel Low Yield Analysis group. PTD LYA FI Engineer Intel Corporation August 2012  \u2013  August 2013  (1 year 1 month) Hillsboro, Oregon Logic fault isolation engineer for 22/14nm CPU/SOC products within Intel Low Yield Analysis group. Graduate Research Intern SEMATECH 2009  \u2013  2009  (less than a year) Austin, Texas Area Graduate Research Intern SEMATECH 2009  \u2013  2009  (less than a year) Austin, Texas Area Skills Electrical Engineering Semiconductors IC SoC VLSI ASIC CMOS Analog Simulations Matlab Circuit Design C Cadence Virtuoso Computer Architecture Software Engineering Integrated Circuit... Silicon See 2+ \u00a0 \u00a0 See less Skills  Electrical Engineering Semiconductors IC SoC VLSI ASIC CMOS Analog Simulations Matlab Circuit Design C Cadence Virtuoso Computer Architecture Software Engineering Integrated Circuit... Silicon See 2+ \u00a0 \u00a0 See less Electrical Engineering Semiconductors IC SoC VLSI ASIC CMOS Analog Simulations Matlab Circuit Design C Cadence Virtuoso Computer Architecture Software Engineering Integrated Circuit... Silicon See 2+ \u00a0 \u00a0 See less Electrical Engineering Semiconductors IC SoC VLSI ASIC CMOS Analog Simulations Matlab Circuit Design C Cadence Virtuoso Computer Architecture Software Engineering Integrated Circuit... Silicon See 2+ \u00a0 \u00a0 See less Education University of Florida PhD,  Electrical Engg 2005  \u2013 2012 University of Florida 2005  \u2013 2010 University of Florida PhD,  Electrical Engg 2005  \u2013 2012 University of Florida PhD,  Electrical Engg 2005  \u2013 2012 University of Florida PhD,  Electrical Engg 2005  \u2013 2012 University of Florida 2005  \u2013 2010 University of Florida 2005  \u2013 2010 University of Florida 2005  \u2013 2010 ", "Experience PTD Staff Device Engineer Intel Corporation May 2014  \u2013 Present (1 year 4 months) Portland, Oregon Area Principle Device Engineer GLOBALFOUNDRIES January 2010  \u2013  April 2014  (4 years 4 months) Hopewell Junction, NY Device Research Engineer Intern IMEC August 2008  \u2013  December 2008  (5 months) PTD Staff Device Engineer Intel Corporation May 2014  \u2013 Present (1 year 4 months) Portland, Oregon Area PTD Staff Device Engineer Intel Corporation May 2014  \u2013 Present (1 year 4 months) Portland, Oregon Area Principle Device Engineer GLOBALFOUNDRIES January 2010  \u2013  April 2014  (4 years 4 months) Hopewell Junction, NY Principle Device Engineer GLOBALFOUNDRIES January 2010  \u2013  April 2014  (4 years 4 months) Hopewell Junction, NY Device Research Engineer Intern IMEC August 2008  \u2013  December 2008  (5 months) Device Research Engineer Intern IMEC August 2008  \u2013  December 2008  (5 months) Skills Matlab Cadence Mathematica Fortran HTML Semiconductors Thin Films Simulations Characterization CMOS Device Characterization Nanotechnology Design of Experiments VLSI Algorithms Embedded Systems Sputtering Electronics AFM Circuit Design Silicon Analog Circuit Design CVD Physics Failure Analysis IC See 11+ \u00a0 \u00a0 See less Skills  Matlab Cadence Mathematica Fortran HTML Semiconductors Thin Films Simulations Characterization CMOS Device Characterization Nanotechnology Design of Experiments VLSI Algorithms Embedded Systems Sputtering Electronics AFM Circuit Design Silicon Analog Circuit Design CVD Physics Failure Analysis IC See 11+ \u00a0 \u00a0 See less Matlab Cadence Mathematica Fortran HTML Semiconductors Thin Films Simulations Characterization CMOS Device Characterization Nanotechnology Design of Experiments VLSI Algorithms Embedded Systems Sputtering Electronics AFM Circuit Design Silicon Analog Circuit Design CVD Physics Failure Analysis IC See 11+ \u00a0 \u00a0 See less Matlab Cadence Mathematica Fortran HTML Semiconductors Thin Films Simulations Characterization CMOS Device Characterization Nanotechnology Design of Experiments VLSI Algorithms Embedded Systems Sputtering Electronics AFM Circuit Design Silicon Analog Circuit Design CVD Physics Failure Analysis IC See 11+ \u00a0 \u00a0 See less Education University of Florida Doctor of Philosophy (Ph.D.) 2005  \u2013 2009 University of Florida Master's Degree 2006  \u2013 2008 University of Florida Doctor of Philosophy (Ph.D.) 2005  \u2013 2009 University of Florida Doctor of Philosophy (Ph.D.) 2005  \u2013 2009 University of Florida Doctor of Philosophy (Ph.D.) 2005  \u2013 2009 University of Florida Master's Degree 2006  \u2013 2008 University of Florida Master's Degree 2006  \u2013 2008 University of Florida Master's Degree 2006  \u2013 2008 ", "Experience Device Engineer Intel Corporation August 2015  \u2013 Present (1 month) Portland, Oregon Area Visiting Scholar University of Illinois at Urbana-Champaign January 2015  \u2013  May 2015  (5 months) Teaching Assistant University of Illinois at Urbana-Champaign August 2009  \u2013  December 2014  (5 years 5 months) University of Illinois at Urbana-Champaign Active Microwave Circuit Design (ECE 447) {Spring 2011, 2012, 2013} \nControl Systems (ECE 486) {Fall 2009, 2010, 2011, 2012} \nOptical Communication Systems Lab (ECE 466) {Fall 2013} \nSolid State Device Electronics (ECE 340) {Summer 2011} \nRF Communications {Spring 2010} Device Engineer Intel Corporation August 2015  \u2013 Present (1 month) Portland, Oregon Area Device Engineer Intel Corporation August 2015  \u2013 Present (1 month) Portland, Oregon Area Visiting Scholar University of Illinois at Urbana-Champaign January 2015  \u2013  May 2015  (5 months) Visiting Scholar University of Illinois at Urbana-Champaign January 2015  \u2013  May 2015  (5 months) Teaching Assistant University of Illinois at Urbana-Champaign August 2009  \u2013  December 2014  (5 years 5 months) University of Illinois at Urbana-Champaign Active Microwave Circuit Design (ECE 447) {Spring 2011, 2012, 2013} \nControl Systems (ECE 486) {Fall 2009, 2010, 2011, 2012} \nOptical Communication Systems Lab (ECE 466) {Fall 2013} \nSolid State Device Electronics (ECE 340) {Summer 2011} \nRF Communications {Spring 2010} Teaching Assistant University of Illinois at Urbana-Champaign August 2009  \u2013  December 2014  (5 years 5 months) University of Illinois at Urbana-Champaign Active Microwave Circuit Design (ECE 447) {Spring 2011, 2012, 2013} \nControl Systems (ECE 486) {Fall 2009, 2010, 2011, 2012} \nOptical Communication Systems Lab (ECE 466) {Fall 2013} \nSolid State Device Electronics (ECE 340) {Summer 2011} \nRF Communications {Spring 2010} Languages English Native or bilingual proficiency English Native or bilingual proficiency English Native or bilingual proficiency Native or bilingual proficiency Skills Microwave RF Electronics Circuit Design Semiconductors Agilent ADS Matlab Labview Microwave Measurement IQ Modulator Design Research Lab Course Development Agilent IC-CAP Mathematica IQ Modulator Measurement Analog Circuit Design Characterization PCB design See 3+ \u00a0 \u00a0 See less Skills  Microwave RF Electronics Circuit Design Semiconductors Agilent ADS Matlab Labview Microwave Measurement IQ Modulator Design Research Lab Course Development Agilent IC-CAP Mathematica IQ Modulator Measurement Analog Circuit Design Characterization PCB design See 3+ \u00a0 \u00a0 See less Microwave RF Electronics Circuit Design Semiconductors Agilent ADS Matlab Labview Microwave Measurement IQ Modulator Design Research Lab Course Development Agilent IC-CAP Mathematica IQ Modulator Measurement Analog Circuit Design Characterization PCB design See 3+ \u00a0 \u00a0 See less Microwave RF Electronics Circuit Design Semiconductors Agilent ADS Matlab Labview Microwave Measurement IQ Modulator Design Research Lab Course Development Agilent IC-CAP Mathematica IQ Modulator Measurement Analog Circuit Design Characterization PCB design See 3+ \u00a0 \u00a0 See less Education University of Illinois at Urbana-Champaign Doctor of Philosophy (Ph.D.),  Electrical and Computer Engineering 2012  \u2013 2014 Device characterization, modeling, and circuit applications of InP DHBTs and transistor lasers. University of Illinois at Urbana-Champaign Master of Science (M.S.),  Electrical and Electronics Engineering 2009  \u2013 2012 Activities and Societies:\u00a0 Tennis club ,  IEEE University of Illinois at Urbana-Champaign Bachelor of Science (B.S.),  Electrical and Electronics Engineering 2005  \u2013 2009 Activities and Societies:\u00a0 Student IEEE (Projects director) ,  Eta Kappa Nu ,  Engineering Open House University of Illinois at Urbana-Champaign Doctor of Philosophy (Ph.D.),  Electrical and Computer Engineering 2012  \u2013 2014 Device characterization, modeling, and circuit applications of InP DHBTs and transistor lasers. University of Illinois at Urbana-Champaign Doctor of Philosophy (Ph.D.),  Electrical and Computer Engineering 2012  \u2013 2014 Device characterization, modeling, and circuit applications of InP DHBTs and transistor lasers. University of Illinois at Urbana-Champaign Doctor of Philosophy (Ph.D.),  Electrical and Computer Engineering 2012  \u2013 2014 Device characterization, modeling, and circuit applications of InP DHBTs and transistor lasers. University of Illinois at Urbana-Champaign Master of Science (M.S.),  Electrical and Electronics Engineering 2009  \u2013 2012 Activities and Societies:\u00a0 Tennis club ,  IEEE University of Illinois at Urbana-Champaign Master of Science (M.S.),  Electrical and Electronics Engineering 2009  \u2013 2012 Activities and Societies:\u00a0 Tennis club ,  IEEE University of Illinois at Urbana-Champaign Master of Science (M.S.),  Electrical and Electronics Engineering 2009  \u2013 2012 Activities and Societies:\u00a0 Tennis club ,  IEEE University of Illinois at Urbana-Champaign Bachelor of Science (B.S.),  Electrical and Electronics Engineering 2005  \u2013 2009 Activities and Societies:\u00a0 Student IEEE (Projects director) ,  Eta Kappa Nu ,  Engineering Open House University of Illinois at Urbana-Champaign Bachelor of Science (B.S.),  Electrical and Electronics Engineering 2005  \u2013 2009 Activities and Societies:\u00a0 Student IEEE (Projects director) ,  Eta Kappa Nu ,  Engineering Open House University of Illinois at Urbana-Champaign Bachelor of Science (B.S.),  Electrical and Electronics Engineering 2005  \u2013 2009 Activities and Societies:\u00a0 Student IEEE (Projects director) ,  Eta Kappa Nu ,  Engineering Open House Honors & Awards E.A. Reid Fellowship Award Department of ECE, University of Illinois at Urbana-Champaign March 2013 http://www.ece.illinois.edu/students/grad/fellowships/reid.html E.A. Reid Fellowship Award Department of ECE, University of Illinois at Urbana-Champaign March 2013 http://www.ece.illinois.edu/students/grad/fellowships/reid.html E.A. Reid Fellowship Award Department of ECE, University of Illinois at Urbana-Champaign March 2013 http://www.ece.illinois.edu/students/grad/fellowships/reid.html E.A. Reid Fellowship Award Department of ECE, University of Illinois at Urbana-Champaign March 2013 http://www.ece.illinois.edu/students/grad/fellowships/reid.html ", "Experience Device engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Device Engineer Intel December 2007  \u2013  June 2008  (7 months) Failure Analyst Intel September 2005  \u2013  December 2007  (2 years 4 months) Device engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Device engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Device Engineer Intel December 2007  \u2013  June 2008  (7 months) Device Engineer Intel December 2007  \u2013  June 2008  (7 months) Failure Analyst Intel September 2005  \u2013  December 2007  (2 years 4 months) Failure Analyst Intel September 2005  \u2013  December 2007  (2 years 4 months) Skills Semiconductors Process Integration Device physics Semiconductor Industry Failure Analysis Thin Films CMOS Silicon Physics JMP SPC CVD IC Metrology Characterization Skills  Semiconductors Process Integration Device physics Semiconductor Industry Failure Analysis Thin Films CMOS Silicon Physics JMP SPC CVD IC Metrology Characterization Semiconductors Process Integration Device physics Semiconductor Industry Failure Analysis Thin Films CMOS Silicon Physics JMP SPC CVD IC Metrology Characterization Semiconductors Process Integration Device physics Semiconductor Industry Failure Analysis Thin Films CMOS Silicon Physics JMP SPC CVD IC Metrology Characterization Education Tel Aviv University M.E.,  Materials Engineering 2009  \u2013 2012 University of California, Davis BSEE,  Electrical Engineering 2000  \u2013 2004 Tel Aviv University M.E.,  Materials Engineering 2009  \u2013 2012 Tel Aviv University M.E.,  Materials Engineering 2009  \u2013 2012 Tel Aviv University M.E.,  Materials Engineering 2009  \u2013 2012 University of California, Davis BSEE,  Electrical Engineering 2000  \u2013 2004 University of California, Davis BSEE,  Electrical Engineering 2000  \u2013 2004 University of California, Davis BSEE,  Electrical Engineering 2000  \u2013 2004 ", "Experience Senior Device Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Senior Failure Analysis Engineer Intel Corporation September 2011  \u2013  September 2013  (2 years 1 month) Hillsboro, OR Identify and research component failures to improve product yield, quality and reliability. \nEvaluate electrical characteristics of integrated circuits and materials properties of components to determine the root cause of failure. \nSupport new product transfer and start-up, as well as the development of failure analysis methodologies to align with chip fabrication process. \nStatistical analysis of large data sets using JMP and Excel \nExtensive experience with wafer/die level chip de-processing, scanning electron microscopy, focused ion beam, transistor and metal interconnect electrical probing. \nSupervise engineering technicians for FA sample preparation and manage daily job priorities. \nCoordinate and manage new lab tool installation with construction contractors and vendors. Graduate Research Assistant University of Virginia August 2006  \u2013  May 2011  (4 years 10 months) Charlottesville, Virginia Area Diluted magnetic semiconductor \nPhase-change metal oxides \nNon-volatile memory devices \nSpintronics Senior Device Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Senior Device Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Senior Failure Analysis Engineer Intel Corporation September 2011  \u2013  September 2013  (2 years 1 month) Hillsboro, OR Identify and research component failures to improve product yield, quality and reliability. \nEvaluate electrical characteristics of integrated circuits and materials properties of components to determine the root cause of failure. \nSupport new product transfer and start-up, as well as the development of failure analysis methodologies to align with chip fabrication process. \nStatistical analysis of large data sets using JMP and Excel \nExtensive experience with wafer/die level chip de-processing, scanning electron microscopy, focused ion beam, transistor and metal interconnect electrical probing. \nSupervise engineering technicians for FA sample preparation and manage daily job priorities. \nCoordinate and manage new lab tool installation with construction contractors and vendors. Senior Failure Analysis Engineer Intel Corporation September 2011  \u2013  September 2013  (2 years 1 month) Hillsboro, OR Identify and research component failures to improve product yield, quality and reliability. \nEvaluate electrical characteristics of integrated circuits and materials properties of components to determine the root cause of failure. \nSupport new product transfer and start-up, as well as the development of failure analysis methodologies to align with chip fabrication process. \nStatistical analysis of large data sets using JMP and Excel \nExtensive experience with wafer/die level chip de-processing, scanning electron microscopy, focused ion beam, transistor and metal interconnect electrical probing. \nSupervise engineering technicians for FA sample preparation and manage daily job priorities. \nCoordinate and manage new lab tool installation with construction contractors and vendors. Graduate Research Assistant University of Virginia August 2006  \u2013  May 2011  (4 years 10 months) Charlottesville, Virginia Area Diluted magnetic semiconductor \nPhase-change metal oxides \nNon-volatile memory devices \nSpintronics Graduate Research Assistant University of Virginia August 2006  \u2013  May 2011  (4 years 10 months) Charlottesville, Virginia Area Diluted magnetic semiconductor \nPhase-change metal oxides \nNon-volatile memory devices \nSpintronics Skills Semiconductors Scanning Electron... Thin Films Materials Science JMP Device Characterization FIB Characterization Probing TEM AFM Sputtering Labview Nanotechnology CVD Powder X-ray Diffraction EDX Etching PVD Design of Experiments Polishing Failure Analysis Physics Photolithography Data Mining See 10+ \u00a0 \u00a0 See less Skills  Semiconductors Scanning Electron... Thin Films Materials Science JMP Device Characterization FIB Characterization Probing TEM AFM Sputtering Labview Nanotechnology CVD Powder X-ray Diffraction EDX Etching PVD Design of Experiments Polishing Failure Analysis Physics Photolithography Data Mining See 10+ \u00a0 \u00a0 See less Semiconductors Scanning Electron... Thin Films Materials Science JMP Device Characterization FIB Characterization Probing TEM AFM Sputtering Labview Nanotechnology CVD Powder X-ray Diffraction EDX Etching PVD Design of Experiments Polishing Failure Analysis Physics Photolithography Data Mining See 10+ \u00a0 \u00a0 See less Semiconductors Scanning Electron... Thin Films Materials Science JMP Device Characterization FIB Characterization Probing TEM AFM Sputtering Labview Nanotechnology CVD Powder X-ray Diffraction EDX Etching PVD Design of Experiments Polishing Failure Analysis Physics Photolithography Data Mining See 10+ \u00a0 \u00a0 See less Education University of Virginia Ph.D.,  Engineering Physics 2006  \u2013 2011 University of Virginia M.S.,  Engineering Physics 2006  \u2013 2009 Fudan University B.S.,  Physics 2002  \u2013 2006 University of Virginia Ph.D.,  Engineering Physics 2006  \u2013 2011 University of Virginia Ph.D.,  Engineering Physics 2006  \u2013 2011 University of Virginia Ph.D.,  Engineering Physics 2006  \u2013 2011 University of Virginia M.S.,  Engineering Physics 2006  \u2013 2009 University of Virginia M.S.,  Engineering Physics 2006  \u2013 2009 University of Virginia M.S.,  Engineering Physics 2006  \u2013 2009 Fudan University B.S.,  Physics 2002  \u2013 2006 Fudan University B.S.,  Physics 2002  \u2013 2006 Fudan University B.S.,  Physics 2002  \u2013 2006 ", "Summary Development of innovative memory technologies, designs and products as technical leader and individual contributor. Design, characterization, modeling and integration of emerging devices. Design of memories architectures. R&D fab yield enhancement. Summary Development of innovative memory technologies, designs and products as technical leader and individual contributor. Design, characterization, modeling and integration of emerging devices. Design of memories architectures. R&D fab yield enhancement. Development of innovative memory technologies, designs and products as technical leader and individual contributor. Design, characterization, modeling and integration of emerging devices. Design of memories architectures. R&D fab yield enhancement. Development of innovative memory technologies, designs and products as technical leader and individual contributor. Design, characterization, modeling and integration of emerging devices. Design of memories architectures. R&D fab yield enhancement. Experience Staff Device Engineer Intel Corporation March 2012  \u2013 Present (3 years 6 months) Santa Clara Senior Device Engineer Intel Corporation October 2010  \u2013  February 2012  (1 year 5 months) San Francisco Bay Area Device Engineer Intel Corporation October 2008  \u2013  October 2010  (2 years 1 month) Boise, Idaho Area Research Scholar Intel Corporation February 2008  \u2013  September 2008  (8 months) Boise, Idaho Area External Collaborator STMicroelectronics March 2005  \u2013  December 2007  (2 years 10 months) Milan Area, Italy Staff Device Engineer Intel Corporation March 2012  \u2013 Present (3 years 6 months) Santa Clara Staff Device Engineer Intel Corporation March 2012  \u2013 Present (3 years 6 months) Santa Clara Senior Device Engineer Intel Corporation October 2010  \u2013  February 2012  (1 year 5 months) San Francisco Bay Area Senior Device Engineer Intel Corporation October 2010  \u2013  February 2012  (1 year 5 months) San Francisco Bay Area Device Engineer Intel Corporation October 2008  \u2013  October 2010  (2 years 1 month) Boise, Idaho Area Device Engineer Intel Corporation October 2008  \u2013  October 2010  (2 years 1 month) Boise, Idaho Area Research Scholar Intel Corporation February 2008  \u2013  September 2008  (8 months) Boise, Idaho Area Research Scholar Intel Corporation February 2008  \u2013  September 2008  (8 months) Boise, Idaho Area External Collaborator STMicroelectronics March 2005  \u2013  December 2007  (2 years 10 months) Milan Area, Italy External Collaborator STMicroelectronics March 2005  \u2013  December 2007  (2 years 10 months) Milan Area, Italy Skills Process Integration Device Physics Device Characterization Yield Enhancement CMOS Yield Programming Thin Films Silicon Algorithms Simulations Microelectronics Characterization Semiconductors IC Physics Materials Science See 2+ \u00a0 \u00a0 See less Skills  Process Integration Device Physics Device Characterization Yield Enhancement CMOS Yield Programming Thin Films Silicon Algorithms Simulations Microelectronics Characterization Semiconductors IC Physics Materials Science See 2+ \u00a0 \u00a0 See less Process Integration Device Physics Device Characterization Yield Enhancement CMOS Yield Programming Thin Films Silicon Algorithms Simulations Microelectronics Characterization Semiconductors IC Physics Materials Science See 2+ \u00a0 \u00a0 See less Process Integration Device Physics Device Characterization Yield Enhancement CMOS Yield Programming Thin Films Silicon Algorithms Simulations Microelectronics Characterization Semiconductors IC Physics Materials Science See 2+ \u00a0 \u00a0 See less Education Politecnico di Milano Doctor of Philosophy (Ph.D.),  Electronic Engineering , with Merit Award 2005  \u2013 2008 Major dissertation title: \u201cStatistical analysis and modeling of programming and retention in phase change memory arrays\u201d. \n(Advisor: Prof. Andrea L. Lacaita - IEEE Fellow) Politecnico di Milano Master of Science (M.Sc.),  Electronics Engineering , 100/100 cum laude 1999  \u2013 2004 Politecnico di Milano Doctor of Philosophy (Ph.D.),  Electronic Engineering , with Merit Award 2005  \u2013 2008 Major dissertation title: \u201cStatistical analysis and modeling of programming and retention in phase change memory arrays\u201d. \n(Advisor: Prof. Andrea L. Lacaita - IEEE Fellow) Politecnico di Milano Doctor of Philosophy (Ph.D.),  Electronic Engineering , with Merit Award 2005  \u2013 2008 Major dissertation title: \u201cStatistical analysis and modeling of programming and retention in phase change memory arrays\u201d. \n(Advisor: Prof. Andrea L. Lacaita - IEEE Fellow) Politecnico di Milano Doctor of Philosophy (Ph.D.),  Electronic Engineering , with Merit Award 2005  \u2013 2008 Major dissertation title: \u201cStatistical analysis and modeling of programming and retention in phase change memory arrays\u201d. \n(Advisor: Prof. Andrea L. Lacaita - IEEE Fellow) Politecnico di Milano Master of Science (M.Sc.),  Electronics Engineering , 100/100 cum laude 1999  \u2013 2004 Politecnico di Milano Master of Science (M.Sc.),  Electronics Engineering , 100/100 cum laude 1999  \u2013 2004 Politecnico di Milano Master of Science (M.Sc.),  Electronics Engineering , 100/100 cum laude 1999  \u2013 2004 Honors & Awards Additional Honors & Awards Summa Cum Laude EE M.Sc. and Ph.D. \nUS Permanent Residency through Outstanding Researcher application \n2012 IEEE International Reliability Physics Symposium - Memory Session Co-chair \nReviewer for IEEE EDL, TED and ELSEVIER Thin Solid Film Additional Honors & Awards Summa Cum Laude EE M.Sc. and Ph.D. \nUS Permanent Residency through Outstanding Researcher application \n2012 IEEE International Reliability Physics Symposium - Memory Session Co-chair \nReviewer for IEEE EDL, TED and ELSEVIER Thin Solid Film Additional Honors & Awards Summa Cum Laude EE M.Sc. and Ph.D. \nUS Permanent Residency through Outstanding Researcher application \n2012 IEEE International Reliability Physics Symposium - Memory Session Co-chair \nReviewer for IEEE EDL, TED and ELSEVIER Thin Solid Film Additional Honors & Awards Summa Cum Laude EE M.Sc. and Ph.D. \nUS Permanent Residency through Outstanding Researcher application \n2012 IEEE International Reliability Physics Symposium - Memory Session Co-chair \nReviewer for IEEE EDL, TED and ELSEVIER Thin Solid Film ", "Experience Device Engineer Intel Corporation October 2005  \u2013 Present (9 years 11 months) Process Engineer Intel Corporation October 2005  \u2013  June 2008  (2 years 9 months) Device Engineer Intel Corporation October 2005  \u2013 Present (9 years 11 months) Device Engineer Intel Corporation October 2005  \u2013 Present (9 years 11 months) Process Engineer Intel Corporation October 2005  \u2013  June 2008  (2 years 9 months) Process Engineer Intel Corporation October 2005  \u2013  June 2008  (2 years 9 months) Skills Flash Memory Device Characterization Silicon Semiconductors JMP MEMS Design of Experiments Characterization Sensors Yield CMOS Thin Films Failure Analysis Process Integration CVD Semiconductor Industry IC See 2+ \u00a0 \u00a0 See less Skills  Flash Memory Device Characterization Silicon Semiconductors JMP MEMS Design of Experiments Characterization Sensors Yield CMOS Thin Films Failure Analysis Process Integration CVD Semiconductor Industry IC See 2+ \u00a0 \u00a0 See less Flash Memory Device Characterization Silicon Semiconductors JMP MEMS Design of Experiments Characterization Sensors Yield CMOS Thin Films Failure Analysis Process Integration CVD Semiconductor Industry IC See 2+ \u00a0 \u00a0 See less Flash Memory Device Characterization Silicon Semiconductors JMP MEMS Design of Experiments Characterization Sensors Yield CMOS Thin Films Failure Analysis Process Integration CVD Semiconductor Industry IC See 2+ \u00a0 \u00a0 See less Education University of South Florida MSEE,  Electrical Engineering 2002  \u2013 2005 Jawaharlal Nehru Technological University BTech,  Electrical Engineering 1998  \u2013 2002 University of South Florida MSEE,  Electrical Engineering 2002  \u2013 2005 University of South Florida MSEE,  Electrical Engineering 2002  \u2013 2005 University of South Florida MSEE,  Electrical Engineering 2002  \u2013 2005 Jawaharlal Nehru Technological University BTech,  Electrical Engineering 1998  \u2013 2002 Jawaharlal Nehru Technological University BTech,  Electrical Engineering 1998  \u2013 2002 Jawaharlal Nehru Technological University BTech,  Electrical Engineering 1998  \u2013 2002 ", "Summary After a successful career at Intel, it's time for something new. \n \nI'm a versatile engineering professional and military veteran highly committed to getting results via innovation and pragmatism. I am able to effectively balance strong working relationships with mission-critical delivery. In a wide range of roles across multiple organizations, I've exemplified leadership, model based problem solving, team building, data analysis/visualization, attention to detail, influencing with data, and mentoring. I'm a highly regarded facilitator and team member, always willing to help, advise, share and develop new skills.  Summary After a successful career at Intel, it's time for something new. \n \nI'm a versatile engineering professional and military veteran highly committed to getting results via innovation and pragmatism. I am able to effectively balance strong working relationships with mission-critical delivery. In a wide range of roles across multiple organizations, I've exemplified leadership, model based problem solving, team building, data analysis/visualization, attention to detail, influencing with data, and mentoring. I'm a highly regarded facilitator and team member, always willing to help, advise, share and develop new skills.  After a successful career at Intel, it's time for something new. \n \nI'm a versatile engineering professional and military veteran highly committed to getting results via innovation and pragmatism. I am able to effectively balance strong working relationships with mission-critical delivery. In a wide range of roles across multiple organizations, I've exemplified leadership, model based problem solving, team building, data analysis/visualization, attention to detail, influencing with data, and mentoring. I'm a highly regarded facilitator and team member, always willing to help, advise, share and develop new skills.  After a successful career at Intel, it's time for something new. \n \nI'm a versatile engineering professional and military veteran highly committed to getting results via innovation and pragmatism. I am able to effectively balance strong working relationships with mission-critical delivery. In a wide range of roles across multiple organizations, I've exemplified leadership, model based problem solving, team building, data analysis/visualization, attention to detail, influencing with data, and mentoring. I'm a highly regarded facilitator and team member, always willing to help, advise, share and develop new skills.  Experience Sr Process Engineer - Atomic Layer Deposition (AVD) & Electroplating Intel Corporation November 2013  \u2013  June 2015  (1 year 8 months) Leixlip, Ireland As a technical expert with strong project management and leadership skills, hand selected to assist in the factory start-up and operational readiness of Intel\u2019s newest technology node (14nm) in Ireland.  \n- After on-time delivery of key milestones in AVD, implemented successful technical methodologies to rectify performance gaps in Electroplating group. \n Process Engineer - Atomic Layer Deposition Intel February 2009  \u2013  October 2013  (4 years 9 months) Albuquerque, New Mexico Area Transitioned to Process Engineer \u2013 equal parts tool expert, project engineer, time/cost champion and people manager.  \n- Extended source chemical lifetime by 42%, saving $0.28 / wafer and 360 man-hours annually.  \n- Qualified 30% reuse source material, avoiding disposal charges of $250K. \n Senior Device Engineer Intel Corporation January 2005  \u2013  January 2009  (4 years 1 month) Albuquerque, New Mexico Area Parlaying experience gained from one of Intel\u2019s premiere R&D organizations, integrated learnings into a high-volume manufacturing environment.  \n- Proposed, developed and implemented a process step elimination project, results included savings of $9 / wafer in commodity costs, and reduced cycle time by 29 hours. Work recognized with Division-level award. \n Device Engineer Intel Corporation July 2002  \u2013  January 2005  (2 years 7 months) Santa Clara, CA Selected by management to represent the NM site, to assist with the development of the 90nm logic+flash platform, and learn from an industry leading R&D organization. Rotation Engineer Intel Corporation June 2001  \u2013  July 2002  (1 year 2 months) Albuquerque, New Mexico Area Hired into a one year program for highly qualified new engineering graduates, rotated through three assignments at the NM site, to gain a broader perspective and determine most compatible job role.  Graduate Student/Research Assistant Sandia National Laboratories September 1999  \u2013  May 2001  (1 year 9 months) Albuquerque, New Mexico Area  - Transistor testing and analysis in Sandia\u2019s Advanced Silicon R&D and Rad Hard CMOS groups. \n- Relevant course work included semiconductor physics, opto-electronics, laser electronics, semiconductor processing, VLSI, digital signal processing, and management of technology \n- Thesis \u2013 Transmission Line Modeling of Tungsten CoPlanar Waveguides built with \u2018RF MEMS on CMOS\u2019 process technology Laser Applications Program Manager United States Air Force June 1995  \u2013  August 1999  (4 years 3 months) Albuquerque, New Mexico Area Managed all aspects of semiconductor laser-based system development - initial technical feasibility research, prototype design, material procurement, BOM management, hardware integration, field testing, data analysis, and world-wide deployment. Sr Process Engineer - Atomic Layer Deposition (AVD) & Electroplating Intel Corporation November 2013  \u2013  June 2015  (1 year 8 months) Leixlip, Ireland As a technical expert with strong project management and leadership skills, hand selected to assist in the factory start-up and operational readiness of Intel\u2019s newest technology node (14nm) in Ireland.  \n- After on-time delivery of key milestones in AVD, implemented successful technical methodologies to rectify performance gaps in Electroplating group. \n Sr Process Engineer - Atomic Layer Deposition (AVD) & Electroplating Intel Corporation November 2013  \u2013  June 2015  (1 year 8 months) Leixlip, Ireland As a technical expert with strong project management and leadership skills, hand selected to assist in the factory start-up and operational readiness of Intel\u2019s newest technology node (14nm) in Ireland.  \n- After on-time delivery of key milestones in AVD, implemented successful technical methodologies to rectify performance gaps in Electroplating group. \n Process Engineer - Atomic Layer Deposition Intel February 2009  \u2013  October 2013  (4 years 9 months) Albuquerque, New Mexico Area Transitioned to Process Engineer \u2013 equal parts tool expert, project engineer, time/cost champion and people manager.  \n- Extended source chemical lifetime by 42%, saving $0.28 / wafer and 360 man-hours annually.  \n- Qualified 30% reuse source material, avoiding disposal charges of $250K. \n Process Engineer - Atomic Layer Deposition Intel February 2009  \u2013  October 2013  (4 years 9 months) Albuquerque, New Mexico Area Transitioned to Process Engineer \u2013 equal parts tool expert, project engineer, time/cost champion and people manager.  \n- Extended source chemical lifetime by 42%, saving $0.28 / wafer and 360 man-hours annually.  \n- Qualified 30% reuse source material, avoiding disposal charges of $250K. \n Senior Device Engineer Intel Corporation January 2005  \u2013  January 2009  (4 years 1 month) Albuquerque, New Mexico Area Parlaying experience gained from one of Intel\u2019s premiere R&D organizations, integrated learnings into a high-volume manufacturing environment.  \n- Proposed, developed and implemented a process step elimination project, results included savings of $9 / wafer in commodity costs, and reduced cycle time by 29 hours. Work recognized with Division-level award. \n Senior Device Engineer Intel Corporation January 2005  \u2013  January 2009  (4 years 1 month) Albuquerque, New Mexico Area Parlaying experience gained from one of Intel\u2019s premiere R&D organizations, integrated learnings into a high-volume manufacturing environment.  \n- Proposed, developed and implemented a process step elimination project, results included savings of $9 / wafer in commodity costs, and reduced cycle time by 29 hours. Work recognized with Division-level award. \n Device Engineer Intel Corporation July 2002  \u2013  January 2005  (2 years 7 months) Santa Clara, CA Selected by management to represent the NM site, to assist with the development of the 90nm logic+flash platform, and learn from an industry leading R&D organization. Device Engineer Intel Corporation July 2002  \u2013  January 2005  (2 years 7 months) Santa Clara, CA Selected by management to represent the NM site, to assist with the development of the 90nm logic+flash platform, and learn from an industry leading R&D organization. Rotation Engineer Intel Corporation June 2001  \u2013  July 2002  (1 year 2 months) Albuquerque, New Mexico Area Hired into a one year program for highly qualified new engineering graduates, rotated through three assignments at the NM site, to gain a broader perspective and determine most compatible job role.  Rotation Engineer Intel Corporation June 2001  \u2013  July 2002  (1 year 2 months) Albuquerque, New Mexico Area Hired into a one year program for highly qualified new engineering graduates, rotated through three assignments at the NM site, to gain a broader perspective and determine most compatible job role.  Graduate Student/Research Assistant Sandia National Laboratories September 1999  \u2013  May 2001  (1 year 9 months) Albuquerque, New Mexico Area  - Transistor testing and analysis in Sandia\u2019s Advanced Silicon R&D and Rad Hard CMOS groups. \n- Relevant course work included semiconductor physics, opto-electronics, laser electronics, semiconductor processing, VLSI, digital signal processing, and management of technology \n- Thesis \u2013 Transmission Line Modeling of Tungsten CoPlanar Waveguides built with \u2018RF MEMS on CMOS\u2019 process technology Graduate Student/Research Assistant Sandia National Laboratories September 1999  \u2013  May 2001  (1 year 9 months) Albuquerque, New Mexico Area  - Transistor testing and analysis in Sandia\u2019s Advanced Silicon R&D and Rad Hard CMOS groups. \n- Relevant course work included semiconductor physics, opto-electronics, laser electronics, semiconductor processing, VLSI, digital signal processing, and management of technology \n- Thesis \u2013 Transmission Line Modeling of Tungsten CoPlanar Waveguides built with \u2018RF MEMS on CMOS\u2019 process technology Laser Applications Program Manager United States Air Force June 1995  \u2013  August 1999  (4 years 3 months) Albuquerque, New Mexico Area Managed all aspects of semiconductor laser-based system development - initial technical feasibility research, prototype design, material procurement, BOM management, hardware integration, field testing, data analysis, and world-wide deployment. Laser Applications Program Manager United States Air Force June 1995  \u2013  August 1999  (4 years 3 months) Albuquerque, New Mexico Area Managed all aspects of semiconductor laser-based system development - initial technical feasibility research, prototype design, material procurement, BOM management, hardware integration, field testing, data analysis, and world-wide deployment. Languages   Skills Design of Experiments Semiconductors R&D Manufacturing Testing Silicon CMOS SPC Data Analysis Engineering Analysis Program Management Semiconductor Industry JMP Yield Process Integration Project Engineering Lean Manufacturing See 3+ \u00a0 \u00a0 See less Skills  Design of Experiments Semiconductors R&D Manufacturing Testing Silicon CMOS SPC Data Analysis Engineering Analysis Program Management Semiconductor Industry JMP Yield Process Integration Project Engineering Lean Manufacturing See 3+ \u00a0 \u00a0 See less Design of Experiments Semiconductors R&D Manufacturing Testing Silicon CMOS SPC Data Analysis Engineering Analysis Program Management Semiconductor Industry JMP Yield Process Integration Project Engineering Lean Manufacturing See 3+ \u00a0 \u00a0 See less Design of Experiments Semiconductors R&D Manufacturing Testing Silicon CMOS SPC Data Analysis Engineering Analysis Program Management Semiconductor Industry JMP Yield Process Integration Project Engineering Lean Manufacturing See 3+ \u00a0 \u00a0 See less Education University of New Mexico School of Engineering Master of Science (MS),  Electrical Engineering 1999  \u2013 2001 Research Assistant at Sandia National Labs Carnegie Mellon University BS,  ECE 1991  \u2013 1995 University of New Mexico School of Engineering Master of Science (MS),  Electrical Engineering 1999  \u2013 2001 Research Assistant at Sandia National Labs University of New Mexico School of Engineering Master of Science (MS),  Electrical Engineering 1999  \u2013 2001 Research Assistant at Sandia National Labs University of New Mexico School of Engineering Master of Science (MS),  Electrical Engineering 1999  \u2013 2001 Research Assistant at Sandia National Labs Carnegie Mellon University BS,  ECE 1991  \u2013 1995 Carnegie Mellon University BS,  ECE 1991  \u2013 1995 Carnegie Mellon University BS,  ECE 1991  \u2013 1995 Honors & Awards ", "Summary Specialties: Device physics, fabrication, and characterization techniques. Summary Specialties: Device physics, fabrication, and characterization techniques. Specialties: Device physics, fabrication, and characterization techniques. Specialties: Device physics, fabrication, and characterization techniques. Experience Senior Device Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) San Francisco Bay Area Next Generation NAND Device/Array Engineering. Graduate Student Researcher UC Berkeley 2008  \u2013  2014  (6 years) San Francisco Bay Area Device Research Intern Sumitomo Electric Industries, Ltd. June 2013  \u2013  August 2013  (3 months) Osaka, Japan Senior Device Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) San Francisco Bay Area Next Generation NAND Device/Array Engineering. Senior Device Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) San Francisco Bay Area Next Generation NAND Device/Array Engineering. Graduate Student Researcher UC Berkeley 2008  \u2013  2014  (6 years) San Francisco Bay Area Graduate Student Researcher UC Berkeley 2008  \u2013  2014  (6 years) San Francisco Bay Area Device Research Intern Sumitomo Electric Industries, Ltd. June 2013  \u2013  August 2013  (3 months) Osaka, Japan Device Research Intern Sumitomo Electric Industries, Ltd. June 2013  \u2013  August 2013  (3 months) Osaka, Japan Languages   Skills Simulations Matlab Semiconductors Electrical Engineering Scanning Electron... Labview MEMS AFM Nanotechnology Thin Films Characterization Sensors Physics LabVIEW Skills  Simulations Matlab Semiconductors Electrical Engineering Scanning Electron... Labview MEMS AFM Nanotechnology Thin Films Characterization Sensors Physics LabVIEW Simulations Matlab Semiconductors Electrical Engineering Scanning Electron... Labview MEMS AFM Nanotechnology Thin Films Characterization Sensors Physics LabVIEW Simulations Matlab Semiconductors Electrical Engineering Scanning Electron... Labview MEMS AFM Nanotechnology Thin Films Characterization Sensors Physics LabVIEW Education University of California, Berkeley Ph.D.,  Electrical and Electronics Engineering 2008  \u2013 2014 Tsinghua University B.S.,  Electrical Engineering 2003  \u2013 2008 University of California, Berkeley Ph.D.,  Electrical and Electronics Engineering 2008  \u2013 2014 University of California, Berkeley Ph.D.,  Electrical and Electronics Engineering 2008  \u2013 2014 University of California, Berkeley Ph.D.,  Electrical and Electronics Engineering 2008  \u2013 2014 Tsinghua University B.S.,  Electrical Engineering 2003  \u2013 2008 Tsinghua University B.S.,  Electrical Engineering 2003  \u2013 2008 Tsinghua University B.S.,  Electrical Engineering 2003  \u2013 2008 Honors & Awards Best Thesis Award Department of Electrical Engineering at Tsinghua University July 2008 5 out of 350+ theses were awarded Excellent Academic Performance Scholarship Department of Electrical Engineering at Tsinghua University 2007 Best Thesis Award Department of Electrical Engineering at Tsinghua University July 2008 5 out of 350+ theses were awarded Best Thesis Award Department of Electrical Engineering at Tsinghua University July 2008 5 out of 350+ theses were awarded Best Thesis Award Department of Electrical Engineering at Tsinghua University July 2008 5 out of 350+ theses were awarded Excellent Academic Performance Scholarship Department of Electrical Engineering at Tsinghua University 2007 Excellent Academic Performance Scholarship Department of Electrical Engineering at Tsinghua University 2007 Excellent Academic Performance Scholarship Department of Electrical Engineering at Tsinghua University 2007 ", "Summary Versatile objective oriented researcher, constantly seeking challenging opportunities in microelectronics and semiconductor device physics. Strong believer in developing simple impactful solutions under highly constrained circumstances, with a keen eye on details. Expert in III-N semiconductor device design, fabrication and electrical characterization techniques (DC, CV, RF and reliability testing). Proficient in device modeling and simulation with TCAD. Also experienced in flash technology for traditional NAND memory and novel applications. Summary Versatile objective oriented researcher, constantly seeking challenging opportunities in microelectronics and semiconductor device physics. Strong believer in developing simple impactful solutions under highly constrained circumstances, with a keen eye on details. Expert in III-N semiconductor device design, fabrication and electrical characterization techniques (DC, CV, RF and reliability testing). Proficient in device modeling and simulation with TCAD. Also experienced in flash technology for traditional NAND memory and novel applications. Versatile objective oriented researcher, constantly seeking challenging opportunities in microelectronics and semiconductor device physics. Strong believer in developing simple impactful solutions under highly constrained circumstances, with a keen eye on details. Expert in III-N semiconductor device design, fabrication and electrical characterization techniques (DC, CV, RF and reliability testing). Proficient in device modeling and simulation with TCAD. Also experienced in flash technology for traditional NAND memory and novel applications. Versatile objective oriented researcher, constantly seeking challenging opportunities in microelectronics and semiconductor device physics. Strong believer in developing simple impactful solutions under highly constrained circumstances, with a keen eye on details. Expert in III-N semiconductor device design, fabrication and electrical characterization techniques (DC, CV, RF and reliability testing). Proficient in device modeling and simulation with TCAD. Also experienced in flash technology for traditional NAND memory and novel applications. Experience Device Engineer Intel Corporation October 2014  \u2013 Present (11 months) Santa Clara, CA Non-Volatile Memory Solutions Group. 3D-NAND Flash device/array engineering. Graduate Research Assistant North Carolina State University August 2011  \u2013  September 2014  (3 years 2 months) Raleigh-Durham, North Carolina Area Fabricated and characterized AlGaN/GaN based HFET and MOSHFET devices for investigating ALD dielectrics as efficient passivation and gate insulator films. \nDesigned and set up a custom Pulse-IV system for characterization of trapping/detrapping response of HFETs. \nModeled the traps in the AlGaN/GaN system to develop fundamental understanding of the ac current degradation observed in AlGaN/GaN HFETs. \nDeveloped a novel methodology for characterizing dielectric/AlGaN interface traps using a simple Pulse-IV system and analytical methods developed specifically for the AlGaN/GaN system. \nConceived, simulated and optimized a novel multi-channel MOS heterostructure on GaN for multi-valued logic using Synopsys Sentaurus Device TCAD.  \nResponsible for maintenance and operation of multiple fabrication tools (Cambridge Nanotech Savannah ALD, chemical hoods and high vacuum RF sputtering tool) and characterization tools (Cascade 11000 on-wafer probe tool, Keithley C-V, 4200 and other modules) \nActive user of tools like ellipsometer, Dektak profilometer, Kurt Lesker E-beam evaporator, MA6 contact aligner, Rapid thermal anneal furnace, TRION RIE and Advanced Vacuum PECVD. Component Design Engineer Intern Intel Corporation May 2013  \u2013  August 2013  (4 months) Santa Clara, CA Non-Volatile Memory Solutions Group. Developed fundamental understanding on NAND Flash array threshold voltage state-width formation. Performed extensive characterization using a Maverick test system. The know-how was then used to implement novel techniques for improving the page programming time without sacrificing state-width. Student Intern RFMD October 2011  \u2013  January 2012  (4 months) Charlotte, North Carolina Area Performed extensive characterization of high power RF switches primarily for microwave performance. Techniques included small signal characterization (after calibration) using a vector network analyzer, large signal characterization (power compression) and switching speed measurement. Tested switch die on Cascade probe station, and testing boards, as well. Graduate Teaching Assistant North Carolina State University January 2010  \u2013  July 2011  (1 year 7 months) Raleigh-Durham, North Carolina Area Lectured and extensively guided over 50 students each semester for courses like Digital ASIC Design, IC Technology and Fabrication and Principles of MOS Transistors. Student Intern Colorado State University May 2008  \u2013  August 2008  (4 months) fort collins, colorado Guide: Dr. Kevin Lear, Optoelectronics Group  \nCorrelated VCSEL physics with the algorithms of an open source software VISTAS, in MATLAB. Performed electrical characterization of red VCSELs using HP4145 and a probe station. Student Intern ENSEA - University Cergy-Pontoise -CNRS May 2007  \u2013  July 2007  (3 months) Paris Area, France Guide: Dr. Jean-Christophe Prevot\u00e9t, Equipes Traitement des Images et du Signal (ETIS lab)  \nProposed a highly pipelined neural network hardware architecture for pattern recognition exploiting  \nthe high parallelism and the intrinsic nature of FPGAs. Architecture to be used for the level 2 trigger for HESS-2 telescopes used for high energy physics observations. Presented work at the Commissariat \u00e0 l\u2019\u00e9nergie Atomique (CEA), Saclay, France. Device Engineer Intel Corporation October 2014  \u2013 Present (11 months) Santa Clara, CA Non-Volatile Memory Solutions Group. 3D-NAND Flash device/array engineering. Device Engineer Intel Corporation October 2014  \u2013 Present (11 months) Santa Clara, CA Non-Volatile Memory Solutions Group. 3D-NAND Flash device/array engineering. Graduate Research Assistant North Carolina State University August 2011  \u2013  September 2014  (3 years 2 months) Raleigh-Durham, North Carolina Area Fabricated and characterized AlGaN/GaN based HFET and MOSHFET devices for investigating ALD dielectrics as efficient passivation and gate insulator films. \nDesigned and set up a custom Pulse-IV system for characterization of trapping/detrapping response of HFETs. \nModeled the traps in the AlGaN/GaN system to develop fundamental understanding of the ac current degradation observed in AlGaN/GaN HFETs. \nDeveloped a novel methodology for characterizing dielectric/AlGaN interface traps using a simple Pulse-IV system and analytical methods developed specifically for the AlGaN/GaN system. \nConceived, simulated and optimized a novel multi-channel MOS heterostructure on GaN for multi-valued logic using Synopsys Sentaurus Device TCAD.  \nResponsible for maintenance and operation of multiple fabrication tools (Cambridge Nanotech Savannah ALD, chemical hoods and high vacuum RF sputtering tool) and characterization tools (Cascade 11000 on-wafer probe tool, Keithley C-V, 4200 and other modules) \nActive user of tools like ellipsometer, Dektak profilometer, Kurt Lesker E-beam evaporator, MA6 contact aligner, Rapid thermal anneal furnace, TRION RIE and Advanced Vacuum PECVD. Graduate Research Assistant North Carolina State University August 2011  \u2013  September 2014  (3 years 2 months) Raleigh-Durham, North Carolina Area Fabricated and characterized AlGaN/GaN based HFET and MOSHFET devices for investigating ALD dielectrics as efficient passivation and gate insulator films. \nDesigned and set up a custom Pulse-IV system for characterization of trapping/detrapping response of HFETs. \nModeled the traps in the AlGaN/GaN system to develop fundamental understanding of the ac current degradation observed in AlGaN/GaN HFETs. \nDeveloped a novel methodology for characterizing dielectric/AlGaN interface traps using a simple Pulse-IV system and analytical methods developed specifically for the AlGaN/GaN system. \nConceived, simulated and optimized a novel multi-channel MOS heterostructure on GaN for multi-valued logic using Synopsys Sentaurus Device TCAD.  \nResponsible for maintenance and operation of multiple fabrication tools (Cambridge Nanotech Savannah ALD, chemical hoods and high vacuum RF sputtering tool) and characterization tools (Cascade 11000 on-wafer probe tool, Keithley C-V, 4200 and other modules) \nActive user of tools like ellipsometer, Dektak profilometer, Kurt Lesker E-beam evaporator, MA6 contact aligner, Rapid thermal anneal furnace, TRION RIE and Advanced Vacuum PECVD. Component Design Engineer Intern Intel Corporation May 2013  \u2013  August 2013  (4 months) Santa Clara, CA Non-Volatile Memory Solutions Group. Developed fundamental understanding on NAND Flash array threshold voltage state-width formation. Performed extensive characterization using a Maverick test system. The know-how was then used to implement novel techniques for improving the page programming time without sacrificing state-width. Component Design Engineer Intern Intel Corporation May 2013  \u2013  August 2013  (4 months) Santa Clara, CA Non-Volatile Memory Solutions Group. Developed fundamental understanding on NAND Flash array threshold voltage state-width formation. Performed extensive characterization using a Maverick test system. The know-how was then used to implement novel techniques for improving the page programming time without sacrificing state-width. Student Intern RFMD October 2011  \u2013  January 2012  (4 months) Charlotte, North Carolina Area Performed extensive characterization of high power RF switches primarily for microwave performance. Techniques included small signal characterization (after calibration) using a vector network analyzer, large signal characterization (power compression) and switching speed measurement. Tested switch die on Cascade probe station, and testing boards, as well. Student Intern RFMD October 2011  \u2013  January 2012  (4 months) Charlotte, North Carolina Area Performed extensive characterization of high power RF switches primarily for microwave performance. Techniques included small signal characterization (after calibration) using a vector network analyzer, large signal characterization (power compression) and switching speed measurement. Tested switch die on Cascade probe station, and testing boards, as well. Graduate Teaching Assistant North Carolina State University January 2010  \u2013  July 2011  (1 year 7 months) Raleigh-Durham, North Carolina Area Lectured and extensively guided over 50 students each semester for courses like Digital ASIC Design, IC Technology and Fabrication and Principles of MOS Transistors. Graduate Teaching Assistant North Carolina State University January 2010  \u2013  July 2011  (1 year 7 months) Raleigh-Durham, North Carolina Area Lectured and extensively guided over 50 students each semester for courses like Digital ASIC Design, IC Technology and Fabrication and Principles of MOS Transistors. Student Intern Colorado State University May 2008  \u2013  August 2008  (4 months) fort collins, colorado Guide: Dr. Kevin Lear, Optoelectronics Group  \nCorrelated VCSEL physics with the algorithms of an open source software VISTAS, in MATLAB. Performed electrical characterization of red VCSELs using HP4145 and a probe station. Student Intern Colorado State University May 2008  \u2013  August 2008  (4 months) fort collins, colorado Guide: Dr. Kevin Lear, Optoelectronics Group  \nCorrelated VCSEL physics with the algorithms of an open source software VISTAS, in MATLAB. Performed electrical characterization of red VCSELs using HP4145 and a probe station. Student Intern ENSEA - University Cergy-Pontoise -CNRS May 2007  \u2013  July 2007  (3 months) Paris Area, France Guide: Dr. Jean-Christophe Prevot\u00e9t, Equipes Traitement des Images et du Signal (ETIS lab)  \nProposed a highly pipelined neural network hardware architecture for pattern recognition exploiting  \nthe high parallelism and the intrinsic nature of FPGAs. Architecture to be used for the level 2 trigger for HESS-2 telescopes used for high energy physics observations. Presented work at the Commissariat \u00e0 l\u2019\u00e9nergie Atomique (CEA), Saclay, France. Student Intern ENSEA - University Cergy-Pontoise -CNRS May 2007  \u2013  July 2007  (3 months) Paris Area, France Guide: Dr. Jean-Christophe Prevot\u00e9t, Equipes Traitement des Images et du Signal (ETIS lab)  \nProposed a highly pipelined neural network hardware architecture for pattern recognition exploiting  \nthe high parallelism and the intrinsic nature of FPGAs. Architecture to be used for the level 2 trigger for HESS-2 telescopes used for high energy physics observations. Presented work at the Commissariat \u00e0 l\u2019\u00e9nergie Atomique (CEA), Saclay, France. Languages English Full professional proficiency Hindi Native or bilingual proficiency Tamil Native or bilingual proficiency German Elementary proficiency English Full professional proficiency Hindi Native or bilingual proficiency Tamil Native or bilingual proficiency German Elementary proficiency English Full professional proficiency Hindi Native or bilingual proficiency Tamil Native or bilingual proficiency German Elementary proficiency Full professional proficiency Native or bilingual proficiency Native or bilingual proficiency Elementary proficiency Skills Semiconductor Design Device Physics Modeling Semiconductors Characterization IC ASIC Matlab Simulations RF Labview Thin Films Algorithms Verilog Cadence Virtuoso LaTeX Circuit Design Physics Simulink Signal Processing Testing Pspice See 7+ \u00a0 \u00a0 See less Skills  Semiconductor Design Device Physics Modeling Semiconductors Characterization IC ASIC Matlab Simulations RF Labview Thin Films Algorithms Verilog Cadence Virtuoso LaTeX Circuit Design Physics Simulink Signal Processing Testing Pspice See 7+ \u00a0 \u00a0 See less Semiconductor Design Device Physics Modeling Semiconductors Characterization IC ASIC Matlab Simulations RF Labview Thin Films Algorithms Verilog Cadence Virtuoso LaTeX Circuit Design Physics Simulink Signal Processing Testing Pspice See 7+ \u00a0 \u00a0 See less Semiconductor Design Device Physics Modeling Semiconductors Characterization IC ASIC Matlab Simulations RF Labview Thin Films Algorithms Verilog Cadence Virtuoso LaTeX Circuit Design Physics Simulink Signal Processing Testing Pspice See 7+ \u00a0 \u00a0 See less Education North Carolina State University PhD,  Electrical Engineering 2009  \u2013 2014 Graduate Advisor: Dr. Veena Misra, Professor, ECE, NCSU \nDissertation: Investigation of ALD Dielectrics for Improved Threshold Voltage Stability and Current Collapse Suppression in AlGaN/GaN MOS-HFETs \nPart of Technology Evaluation and Commercialization (TEC) program, 2010-2011 at NCSU College of Management. Activities and Societies:\u00a0 Phi Kappa Phi Indian Institute of Technology, Madras MTech,  Power Systems and Power Electronics 2004  \u2013 2009 Graduate Advisor: Dr. Anil Prabhakar, Professor, Dept. of EE, IIT Madras Indian Institute of Technology, Madras BTech,  Electrical Engineering 2004  \u2013 2009 DAV Higher Secondary School, Gopalapuram, Chennai 2002  \u2013 2004 North Carolina State University PhD,  Electrical Engineering 2009  \u2013 2014 Graduate Advisor: Dr. Veena Misra, Professor, ECE, NCSU \nDissertation: Investigation of ALD Dielectrics for Improved Threshold Voltage Stability and Current Collapse Suppression in AlGaN/GaN MOS-HFETs \nPart of Technology Evaluation and Commercialization (TEC) program, 2010-2011 at NCSU College of Management. Activities and Societies:\u00a0 Phi Kappa Phi North Carolina State University PhD,  Electrical Engineering 2009  \u2013 2014 Graduate Advisor: Dr. Veena Misra, Professor, ECE, NCSU \nDissertation: Investigation of ALD Dielectrics for Improved Threshold Voltage Stability and Current Collapse Suppression in AlGaN/GaN MOS-HFETs \nPart of Technology Evaluation and Commercialization (TEC) program, 2010-2011 at NCSU College of Management. Activities and Societies:\u00a0 Phi Kappa Phi North Carolina State University PhD,  Electrical Engineering 2009  \u2013 2014 Graduate Advisor: Dr. Veena Misra, Professor, ECE, NCSU \nDissertation: Investigation of ALD Dielectrics for Improved Threshold Voltage Stability and Current Collapse Suppression in AlGaN/GaN MOS-HFETs \nPart of Technology Evaluation and Commercialization (TEC) program, 2010-2011 at NCSU College of Management. Activities and Societies:\u00a0 Phi Kappa Phi Indian Institute of Technology, Madras MTech,  Power Systems and Power Electronics 2004  \u2013 2009 Graduate Advisor: Dr. Anil Prabhakar, Professor, Dept. of EE, IIT Madras Indian Institute of Technology, Madras MTech,  Power Systems and Power Electronics 2004  \u2013 2009 Graduate Advisor: Dr. Anil Prabhakar, Professor, Dept. of EE, IIT Madras Indian Institute of Technology, Madras MTech,  Power Systems and Power Electronics 2004  \u2013 2009 Graduate Advisor: Dr. Anil Prabhakar, Professor, Dept. of EE, IIT Madras Indian Institute of Technology, Madras BTech,  Electrical Engineering 2004  \u2013 2009 Indian Institute of Technology, Madras BTech,  Electrical Engineering 2004  \u2013 2009 Indian Institute of Technology, Madras BTech,  Electrical Engineering 2004  \u2013 2009 DAV Higher Secondary School, Gopalapuram, Chennai 2002  \u2013 2004 DAV Higher Secondary School, Gopalapuram, Chennai 2002  \u2013 2004 DAV Higher Secondary School, Gopalapuram, Chennai 2002  \u2013 2004 Honors & Awards JN Tata Scholar J.N. Tata scholarship for the Higher Education of Indians, Mumbai, India 2009 JN Tata Scholar J.N. Tata scholarship for the Higher Education of Indians, Mumbai, India 2009 JN Tata Scholar J.N. Tata scholarship for the Higher Education of Indians, Mumbai, India 2009 JN Tata Scholar J.N. Tata scholarship for the Higher Education of Indians, Mumbai, India 2009 ", "Skills Skills     Honors & Awards Intel Divisional Award February 2015 Outstanding contribution to improvement of 22nm SOC yeild. Additional Honors & Awards Paper published in IOP journal \"Semiconductor Science and Technology\" was chosen among top 10 papers to be published in 2011. \n \n2011 Dean\u2019s Fellowship, University of Illinois Chicago (UIC), most distinguished award that UIC offers to current graduate students, given to top 10 graduate students/year across all academic departments. \n \nWork on sensor annealing Highlighted as technology update in Nanotechweb.org \u201cAnnealing Refreshes Nanowire Sensors\" in 2009. \n \n2009 Provost\u2019s Award, University of Illinois Chicago, for outstanding Graduate Research. \n \n2009 Graduate Student Presenter\u2019s Award, University of Illinois Chicago Intel Divisional Award February 2015 Outstanding contribution to improvement of 22nm SOC yeild. Intel Divisional Award February 2015 Outstanding contribution to improvement of 22nm SOC yeild. Intel Divisional Award February 2015 Outstanding contribution to improvement of 22nm SOC yeild. Additional Honors & Awards Paper published in IOP journal \"Semiconductor Science and Technology\" was chosen among top 10 papers to be published in 2011. \n \n2011 Dean\u2019s Fellowship, University of Illinois Chicago (UIC), most distinguished award that UIC offers to current graduate students, given to top 10 graduate students/year across all academic departments. \n \nWork on sensor annealing Highlighted as technology update in Nanotechweb.org \u201cAnnealing Refreshes Nanowire Sensors\" in 2009. \n \n2009 Provost\u2019s Award, University of Illinois Chicago, for outstanding Graduate Research. \n \n2009 Graduate Student Presenter\u2019s Award, University of Illinois Chicago Additional Honors & Awards Paper published in IOP journal \"Semiconductor Science and Technology\" was chosen among top 10 papers to be published in 2011. \n \n2011 Dean\u2019s Fellowship, University of Illinois Chicago (UIC), most distinguished award that UIC offers to current graduate students, given to top 10 graduate students/year across all academic departments. \n \nWork on sensor annealing Highlighted as technology update in Nanotechweb.org \u201cAnnealing Refreshes Nanowire Sensors\" in 2009. \n \n2009 Provost\u2019s Award, University of Illinois Chicago, for outstanding Graduate Research. \n \n2009 Graduate Student Presenter\u2019s Award, University of Illinois Chicago Additional Honors & Awards Paper published in IOP journal \"Semiconductor Science and Technology\" was chosen among top 10 papers to be published in 2011. \n \n2011 Dean\u2019s Fellowship, University of Illinois Chicago (UIC), most distinguished award that UIC offers to current graduate students, given to top 10 graduate students/year across all academic departments. \n \nWork on sensor annealing Highlighted as technology update in Nanotechweb.org \u201cAnnealing Refreshes Nanowire Sensors\" in 2009. \n \n2009 Provost\u2019s Award, University of Illinois Chicago, for outstanding Graduate Research. \n \n2009 Graduate Student Presenter\u2019s Award, University of Illinois Chicago ", "Experience Device Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Santa Clara Device Engineer Intern Intel Corporation June 2010  \u2013  August 2010  (3 months) Santa Clara, CA Undergraduate Summer Intern Laboratory of Physics of Nanostructures, EPFL Switzerland May 2005  \u2013  July 2005  (3 months) Lausanne Area, Switzerland Device Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Santa Clara Device Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Santa Clara Device Engineer Intern Intel Corporation June 2010  \u2013  August 2010  (3 months) Santa Clara, CA Device Engineer Intern Intel Corporation June 2010  \u2013  August 2010  (3 months) Santa Clara, CA Undergraduate Summer Intern Laboratory of Physics of Nanostructures, EPFL Switzerland May 2005  \u2013  July 2005  (3 months) Lausanne Area, Switzerland Undergraduate Summer Intern Laboratory of Physics of Nanostructures, EPFL Switzerland May 2005  \u2013  July 2005  (3 months) Lausanne Area, Switzerland Languages Hindi Marathi Hindi Marathi Hindi Marathi Skills NAND Flash Ferroelectrics Flash Memory Semiconductors SSD Storage Devices Device Characterization DRAM CMOS Semiconductor Device Skills  NAND Flash Ferroelectrics Flash Memory Semiconductors SSD Storage Devices Device Characterization DRAM CMOS Semiconductor Device NAND Flash Ferroelectrics Flash Memory Semiconductors SSD Storage Devices Device Characterization DRAM CMOS Semiconductor Device NAND Flash Ferroelectrics Flash Memory Semiconductors SSD Storage Devices Device Characterization DRAM CMOS Semiconductor Device Education Cornell University Doctor of Philosophy (PhD),  Electrical and Computer Engineering 2007  \u2013 2012 Conceptualization, modeling and fabrication of sub-10 V dual-speed one-transistor DRAM-Flash hybrid nonvolatile memory by integration of fast switching ferroelectric thin film. Cornell University Master of Science (M.S.),  Electrical and Computer Engineering 2007  \u2013 2011 Indian Institute of Technology, Bombay Master of Technology (M.Tech.),  Microelectronics 2002  \u2013 2007 Indian Institute of Technology, Bombay Bachelor of Technology (B.Tech.),  Electrical and Electronics Engineering 2002  \u2013 2007 Cornell University Doctor of Philosophy (PhD),  Electrical and Computer Engineering 2007  \u2013 2012 Conceptualization, modeling and fabrication of sub-10 V dual-speed one-transistor DRAM-Flash hybrid nonvolatile memory by integration of fast switching ferroelectric thin film. Cornell University Doctor of Philosophy (PhD),  Electrical and Computer Engineering 2007  \u2013 2012 Conceptualization, modeling and fabrication of sub-10 V dual-speed one-transistor DRAM-Flash hybrid nonvolatile memory by integration of fast switching ferroelectric thin film. Cornell University Doctor of Philosophy (PhD),  Electrical and Computer Engineering 2007  \u2013 2012 Conceptualization, modeling and fabrication of sub-10 V dual-speed one-transistor DRAM-Flash hybrid nonvolatile memory by integration of fast switching ferroelectric thin film. Cornell University Master of Science (M.S.),  Electrical and Computer Engineering 2007  \u2013 2011 Cornell University Master of Science (M.S.),  Electrical and Computer Engineering 2007  \u2013 2011 Cornell University Master of Science (M.S.),  Electrical and Computer Engineering 2007  \u2013 2011 Indian Institute of Technology, Bombay Master of Technology (M.Tech.),  Microelectronics 2002  \u2013 2007 Indian Institute of Technology, Bombay Master of Technology (M.Tech.),  Microelectronics 2002  \u2013 2007 Indian Institute of Technology, Bombay Master of Technology (M.Tech.),  Microelectronics 2002  \u2013 2007 Indian Institute of Technology, Bombay Bachelor of Technology (B.Tech.),  Electrical and Electronics Engineering 2002  \u2013 2007 Indian Institute of Technology, Bombay Bachelor of Technology (B.Tech.),  Electrical and Electronics Engineering 2002  \u2013 2007 Indian Institute of Technology, Bombay Bachelor of Technology (B.Tech.),  Electrical and Electronics Engineering 2002  \u2013 2007 ", "Summary Research scientist/engineer with 10 years experience developing next generation memory technologies leading to the announcement of 3D XPoint Memory by Intel/Micron. Work across disciplines to sense electrical phenomena of new materials and develop them into novel electronic devices. Develop devices into product technologies through innovative circuit design and operation algorithms. Talented problem solver and respected technical leader. Summary Research scientist/engineer with 10 years experience developing next generation memory technologies leading to the announcement of 3D XPoint Memory by Intel/Micron. Work across disciplines to sense electrical phenomena of new materials and develop them into novel electronic devices. Develop devices into product technologies through innovative circuit design and operation algorithms. Talented problem solver and respected technical leader. Research scientist/engineer with 10 years experience developing next generation memory technologies leading to the announcement of 3D XPoint Memory by Intel/Micron. Work across disciplines to sense electrical phenomena of new materials and develop them into novel electronic devices. Develop devices into product technologies through innovative circuit design and operation algorithms. Talented problem solver and respected technical leader. Research scientist/engineer with 10 years experience developing next generation memory technologies leading to the announcement of 3D XPoint Memory by Intel/Micron. Work across disciplines to sense electrical phenomena of new materials and develop them into novel electronic devices. Develop devices into product technologies through innovative circuit design and operation algorithms. Talented problem solver and respected technical leader. Experience Senior Staff Device Engineer Intel Corporation April 2013  \u2013  July 2015  (2 years 4 months) Santa Clara, CA 3D XPoint Memory Development \n\u2022http://newsroom.intel.com/community/intel_newsroom/blog/2015/07/28/intel-and-micron-produce-breakthrough-memory-technology \n\u2022Technology Lead for cross functional team of 30+ engineers working to achieve 3D Xpoint Product Array: performance, reliability and yield requirements by developing optimized operation algorithms, testing procedures, and updated design capabilities. \n Staff Device Engineer Intel Corporation November 2008  \u2013  April 2013  (4 years 6 months) Santa Clara, CA 3D XPoint Memory Development \n\u2022Technology Lead working with Design team to tape out a 3D XPoint Memory chip that merged the device physics and reliability characteristics of the 3D XPoint cell into a design meeting product performance and energy requirements \n \nNAND Technology Development \n\u2022NAND Cell device physics characterization and engineering required to enable scaling to 20nm. Dynamic innovation of product algorithms and features to enable TLC, including a read scheme that enabled high error correction capability with low parity overhead. \n Senior Research Scientist Intel Corporation November 2004  \u2013  November 2008  (4 years 1 month) Santa Clara, CA Seek and Scan Probe Memory Research (SSP, a Next Generation Non-volatile Memory )  \nPioneered SSP Memory research work that grew into a joint development program comprised of 30+ engineers. Piloted SSP functionality on a custom system with high tip speed and electrical read/write capabilities. Developed understanding of the origin of built-in-bias in ferroelectric media and techniques to enable SSP data retention \n Post Doctoral Researcher UC Santa Barbara October 2002  \u2013  July 2004  (1 year 10 months) Santa Barbara, CA Post Doctoral Research with Professors Galen Stucky and Eric McFarland \nCatalytic Activity of Metal Nanoparticles Under Electric Fields Graduate Student Researcher Stanford University September 1997  \u2013  August 2002  (5 years) Stanford, CA Graduate Student Research with Professor Hongjie Dai \nControlled Growth of Carbon Nanotubes and Their Applications Summer Researcher NASA Ames Research Center May 1997  \u2013  August 1997  (4 months) Mountain View, CA Summer Research with Dr. Jie Han \nMolecular Modeling of the Mechanical Properties of Carbon Nanotubes Undergraduate Researcher Westmont College May 1995  \u2013  April 1997  (2 years) Santa Barbara, CA Undergraduate Research with Professor Niva Tro \nSurface Photochemistry of trans-Stilbene on Alumina Senior Staff Device Engineer Intel Corporation April 2013  \u2013  July 2015  (2 years 4 months) Santa Clara, CA 3D XPoint Memory Development \n\u2022http://newsroom.intel.com/community/intel_newsroom/blog/2015/07/28/intel-and-micron-produce-breakthrough-memory-technology \n\u2022Technology Lead for cross functional team of 30+ engineers working to achieve 3D Xpoint Product Array: performance, reliability and yield requirements by developing optimized operation algorithms, testing procedures, and updated design capabilities. \n Senior Staff Device Engineer Intel Corporation April 2013  \u2013  July 2015  (2 years 4 months) Santa Clara, CA 3D XPoint Memory Development \n\u2022http://newsroom.intel.com/community/intel_newsroom/blog/2015/07/28/intel-and-micron-produce-breakthrough-memory-technology \n\u2022Technology Lead for cross functional team of 30+ engineers working to achieve 3D Xpoint Product Array: performance, reliability and yield requirements by developing optimized operation algorithms, testing procedures, and updated design capabilities. \n Staff Device Engineer Intel Corporation November 2008  \u2013  April 2013  (4 years 6 months) Santa Clara, CA 3D XPoint Memory Development \n\u2022Technology Lead working with Design team to tape out a 3D XPoint Memory chip that merged the device physics and reliability characteristics of the 3D XPoint cell into a design meeting product performance and energy requirements \n \nNAND Technology Development \n\u2022NAND Cell device physics characterization and engineering required to enable scaling to 20nm. Dynamic innovation of product algorithms and features to enable TLC, including a read scheme that enabled high error correction capability with low parity overhead. \n Staff Device Engineer Intel Corporation November 2008  \u2013  April 2013  (4 years 6 months) Santa Clara, CA 3D XPoint Memory Development \n\u2022Technology Lead working with Design team to tape out a 3D XPoint Memory chip that merged the device physics and reliability characteristics of the 3D XPoint cell into a design meeting product performance and energy requirements \n \nNAND Technology Development \n\u2022NAND Cell device physics characterization and engineering required to enable scaling to 20nm. Dynamic innovation of product algorithms and features to enable TLC, including a read scheme that enabled high error correction capability with low parity overhead. \n Senior Research Scientist Intel Corporation November 2004  \u2013  November 2008  (4 years 1 month) Santa Clara, CA Seek and Scan Probe Memory Research (SSP, a Next Generation Non-volatile Memory )  \nPioneered SSP Memory research work that grew into a joint development program comprised of 30+ engineers. Piloted SSP functionality on a custom system with high tip speed and electrical read/write capabilities. Developed understanding of the origin of built-in-bias in ferroelectric media and techniques to enable SSP data retention \n Senior Research Scientist Intel Corporation November 2004  \u2013  November 2008  (4 years 1 month) Santa Clara, CA Seek and Scan Probe Memory Research (SSP, a Next Generation Non-volatile Memory )  \nPioneered SSP Memory research work that grew into a joint development program comprised of 30+ engineers. Piloted SSP functionality on a custom system with high tip speed and electrical read/write capabilities. Developed understanding of the origin of built-in-bias in ferroelectric media and techniques to enable SSP data retention \n Post Doctoral Researcher UC Santa Barbara October 2002  \u2013  July 2004  (1 year 10 months) Santa Barbara, CA Post Doctoral Research with Professors Galen Stucky and Eric McFarland \nCatalytic Activity of Metal Nanoparticles Under Electric Fields Post Doctoral Researcher UC Santa Barbara October 2002  \u2013  July 2004  (1 year 10 months) Santa Barbara, CA Post Doctoral Research with Professors Galen Stucky and Eric McFarland \nCatalytic Activity of Metal Nanoparticles Under Electric Fields Graduate Student Researcher Stanford University September 1997  \u2013  August 2002  (5 years) Stanford, CA Graduate Student Research with Professor Hongjie Dai \nControlled Growth of Carbon Nanotubes and Their Applications Graduate Student Researcher Stanford University September 1997  \u2013  August 2002  (5 years) Stanford, CA Graduate Student Research with Professor Hongjie Dai \nControlled Growth of Carbon Nanotubes and Their Applications Summer Researcher NASA Ames Research Center May 1997  \u2013  August 1997  (4 months) Mountain View, CA Summer Research with Dr. Jie Han \nMolecular Modeling of the Mechanical Properties of Carbon Nanotubes Summer Researcher NASA Ames Research Center May 1997  \u2013  August 1997  (4 months) Mountain View, CA Summer Research with Dr. Jie Han \nMolecular Modeling of the Mechanical Properties of Carbon Nanotubes Undergraduate Researcher Westmont College May 1995  \u2013  April 1997  (2 years) Santa Barbara, CA Undergraduate Research with Professor Niva Tro \nSurface Photochemistry of trans-Stilbene on Alumina Undergraduate Researcher Westmont College May 1995  \u2013  April 1997  (2 years) Santa Barbara, CA Undergraduate Research with Professor Niva Tro \nSurface Photochemistry of trans-Stilbene on Alumina Languages   Skills Nanotechnology Technical Leadership Semiconductors Thin Films Characterization Materials Science Electrical Engineering Flash Memory Sensors Integrated Circuit... Problem Solving Surface Chemistry Physics Skills  Nanotechnology Technical Leadership Semiconductors Thin Films Characterization Materials Science Electrical Engineering Flash Memory Sensors Integrated Circuit... Problem Solving Surface Chemistry Physics Nanotechnology Technical Leadership Semiconductors Thin Films Characterization Materials Science Electrical Engineering Flash Memory Sensors Integrated Circuit... Problem Solving Surface Chemistry Physics Nanotechnology Technical Leadership Semiconductors Thin Films Characterization Materials Science Electrical Engineering Flash Memory Sensors Integrated Circuit... Problem Solving Surface Chemistry Physics Education Stanford University PhD,  Chemistry 1997  \u2013 2002 Thesis: Controlled Growth of Carbon Nanotubes and Their Applications \nAdvisor: Prof. Hongjie Dai Westmont College BS,  Chemistry and Physics (Double Major) 1993  \u2013 1997 Magna Cum Laude with Major Honors in Chemistry Stanford University PhD,  Chemistry 1997  \u2013 2002 Thesis: Controlled Growth of Carbon Nanotubes and Their Applications \nAdvisor: Prof. Hongjie Dai Stanford University PhD,  Chemistry 1997  \u2013 2002 Thesis: Controlled Growth of Carbon Nanotubes and Their Applications \nAdvisor: Prof. Hongjie Dai Stanford University PhD,  Chemistry 1997  \u2013 2002 Thesis: Controlled Growth of Carbon Nanotubes and Their Applications \nAdvisor: Prof. Hongjie Dai Westmont College BS,  Chemistry and Physics (Double Major) 1993  \u2013 1997 Magna Cum Laude with Major Honors in Chemistry Westmont College BS,  Chemistry and Physics (Double Major) 1993  \u2013 1997 Magna Cum Laude with Major Honors in Chemistry Westmont College BS,  Chemistry and Physics (Double Major) 1993  \u2013 1997 Magna Cum Laude with Major Honors in Chemistry Honors & Awards ", "Summary \u2022\tPrcoess/Device Engineer with focus in Analog, mixed-signal (AMS) and RF-design at Intel. \n\u2022\tPhD in Electrical Engineering with minor in Computational Science &Engineering. \n\u2022\tExpertise in device physics, SPICE modeling, layout and parasitic extractions in advanced Tri-gate CMOS technology. \n\u2022\tHands-on experience in defining test-structure, pcell based layout generation and characterization of Analog/RF transistors and passives.  \n\u2022\tExpertise in wafer level device characterization (e-test, DC, AC, HF/RF, flicker noise (1/f) and load-pull measurements). \n\u2022\tTCAD simulation experience in predicting the performance and reliability of nanoscale devices. \n\u2022\tStrong programming skills and algorithm development for high performance computing (HPC) applications. \n \n Summary \u2022\tPrcoess/Device Engineer with focus in Analog, mixed-signal (AMS) and RF-design at Intel. \n\u2022\tPhD in Electrical Engineering with minor in Computational Science &Engineering. \n\u2022\tExpertise in device physics, SPICE modeling, layout and parasitic extractions in advanced Tri-gate CMOS technology. \n\u2022\tHands-on experience in defining test-structure, pcell based layout generation and characterization of Analog/RF transistors and passives.  \n\u2022\tExpertise in wafer level device characterization (e-test, DC, AC, HF/RF, flicker noise (1/f) and load-pull measurements). \n\u2022\tTCAD simulation experience in predicting the performance and reliability of nanoscale devices. \n\u2022\tStrong programming skills and algorithm development for high performance computing (HPC) applications. \n \n \u2022\tPrcoess/Device Engineer with focus in Analog, mixed-signal (AMS) and RF-design at Intel. \n\u2022\tPhD in Electrical Engineering with minor in Computational Science &Engineering. \n\u2022\tExpertise in device physics, SPICE modeling, layout and parasitic extractions in advanced Tri-gate CMOS technology. \n\u2022\tHands-on experience in defining test-structure, pcell based layout generation and characterization of Analog/RF transistors and passives.  \n\u2022\tExpertise in wafer level device characterization (e-test, DC, AC, HF/RF, flicker noise (1/f) and load-pull measurements). \n\u2022\tTCAD simulation experience in predicting the performance and reliability of nanoscale devices. \n\u2022\tStrong programming skills and algorithm development for high performance computing (HPC) applications. \n \n \u2022\tPrcoess/Device Engineer with focus in Analog, mixed-signal (AMS) and RF-design at Intel. \n\u2022\tPhD in Electrical Engineering with minor in Computational Science &Engineering. \n\u2022\tExpertise in device physics, SPICE modeling, layout and parasitic extractions in advanced Tri-gate CMOS technology. \n\u2022\tHands-on experience in defining test-structure, pcell based layout generation and characterization of Analog/RF transistors and passives.  \n\u2022\tExpertise in wafer level device characterization (e-test, DC, AC, HF/RF, flicker noise (1/f) and load-pull measurements). \n\u2022\tTCAD simulation experience in predicting the performance and reliability of nanoscale devices. \n\u2022\tStrong programming skills and algorithm development for high performance computing (HPC) applications. \n \n Experience Sr. Process Engineer-Device Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) Portland, Oregon Area Facilitated design, development, and characterization of analog/RF templates and compact model implementation in CMOS technology (14nm and 10nm FinFET) . Developed characterization models for FinFET Self-heat, RC parasitic extraction and flicker noise models used by design teams across Intel. Delivered framework for prelayout parasitic estimation through scalable transistor pCell solution. Created a hybrid inductor scalable model and pCell layout generation tool to be utilized by designers. Collaborated with process, circuit, and compact modeling teams.  \n \n\u25cf\tAwarded prestigious Logic Technology Development (LTD) award in 2014. \n\u25cf\tRecognized for outstanding contribution with Advanced Design, LTD Department Award in 2014. \n\u25cf\tReduced flicker noise corners significantly and enabled more accurate transistor sizing for analog circuits. \n\u25cf\tImproved design efficiency and turnaround by creating DRC/DFM/LVS optimized transistor and inductor pCell layout solutions, significantly reducing Mask Designer resources (2 weeks to a few minutes per template). \n \n Graduate Research Assistant Purdue University October 2008  \u2013  May 2013  (4 years 8 months) Lafayette, Indiana Area -\tIntegrated and developed a framework for using structure atomic information from MD calculations into Atomistic Device Simulation Tool (NEMO5). \n-\tCharacterized the effects of inhomogeneous atomistic strain gradients in Ge-nanofins on the electronic transport properties using a combination of molecular dynamics, tight-binding and compact device models. \n-\tDeveloped a new conceptual method for predicting the electronic properties of realistic devices including defects in oxide and channel. Comparison to commercial process simulator models (nextNano) showed the importance of atomistic models for accurate predictions. \n- Developed a predictive model of dielectric charging and reliability of RF-MEMS device used in MEMOSA-FVM, a state-of-the-art software suite to facilitate accurate MEMS simulation \n-\tCharacterized charged defects energy levels in band-gap of bulk a-Si3N4 (device dielectric) and their corresponding atomic configurationally relaxations using sophisticated charge state DFT calculations. Ensured transferability of parameters from first principles to macro-scale charging compact models for predicting charging behavior and breakdown in RF-MEMS devices.  \n-\tRigorously established the mechanisms responsible for negative-U defects contributing to the long-standing experimental problem of understanding the nature of defects in a-Si3N4 Graduate Technical Intern Intel Corporation May 2012  \u2013  August 2012  (4 months) Hillsboro, OR -\tDeveloped atomistic stress models for next generation electronic devices (NEMS relay switches and oxidised Si nanowires) \n-\tInterfaced with Components Research team to develop continum and FEM based models and comparison to AFM experiments  Summer Research Fellow S.N. Bose National Centre for Basic Sciences April 2007  \u2013  July 2007  (4 months) Kolkata Area, India Sr. Process Engineer-Device Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) Portland, Oregon Area Facilitated design, development, and characterization of analog/RF templates and compact model implementation in CMOS technology (14nm and 10nm FinFET) . Developed characterization models for FinFET Self-heat, RC parasitic extraction and flicker noise models used by design teams across Intel. Delivered framework for prelayout parasitic estimation through scalable transistor pCell solution. Created a hybrid inductor scalable model and pCell layout generation tool to be utilized by designers. Collaborated with process, circuit, and compact modeling teams.  \n \n\u25cf\tAwarded prestigious Logic Technology Development (LTD) award in 2014. \n\u25cf\tRecognized for outstanding contribution with Advanced Design, LTD Department Award in 2014. \n\u25cf\tReduced flicker noise corners significantly and enabled more accurate transistor sizing for analog circuits. \n\u25cf\tImproved design efficiency and turnaround by creating DRC/DFM/LVS optimized transistor and inductor pCell layout solutions, significantly reducing Mask Designer resources (2 weeks to a few minutes per template). \n \n Sr. Process Engineer-Device Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) Portland, Oregon Area Facilitated design, development, and characterization of analog/RF templates and compact model implementation in CMOS technology (14nm and 10nm FinFET) . Developed characterization models for FinFET Self-heat, RC parasitic extraction and flicker noise models used by design teams across Intel. Delivered framework for prelayout parasitic estimation through scalable transistor pCell solution. Created a hybrid inductor scalable model and pCell layout generation tool to be utilized by designers. Collaborated with process, circuit, and compact modeling teams.  \n \n\u25cf\tAwarded prestigious Logic Technology Development (LTD) award in 2014. \n\u25cf\tRecognized for outstanding contribution with Advanced Design, LTD Department Award in 2014. \n\u25cf\tReduced flicker noise corners significantly and enabled more accurate transistor sizing for analog circuits. \n\u25cf\tImproved design efficiency and turnaround by creating DRC/DFM/LVS optimized transistor and inductor pCell layout solutions, significantly reducing Mask Designer resources (2 weeks to a few minutes per template). \n \n Graduate Research Assistant Purdue University October 2008  \u2013  May 2013  (4 years 8 months) Lafayette, Indiana Area -\tIntegrated and developed a framework for using structure atomic information from MD calculations into Atomistic Device Simulation Tool (NEMO5). \n-\tCharacterized the effects of inhomogeneous atomistic strain gradients in Ge-nanofins on the electronic transport properties using a combination of molecular dynamics, tight-binding and compact device models. \n-\tDeveloped a new conceptual method for predicting the electronic properties of realistic devices including defects in oxide and channel. Comparison to commercial process simulator models (nextNano) showed the importance of atomistic models for accurate predictions. \n- Developed a predictive model of dielectric charging and reliability of RF-MEMS device used in MEMOSA-FVM, a state-of-the-art software suite to facilitate accurate MEMS simulation \n-\tCharacterized charged defects energy levels in band-gap of bulk a-Si3N4 (device dielectric) and their corresponding atomic configurationally relaxations using sophisticated charge state DFT calculations. Ensured transferability of parameters from first principles to macro-scale charging compact models for predicting charging behavior and breakdown in RF-MEMS devices.  \n-\tRigorously established the mechanisms responsible for negative-U defects contributing to the long-standing experimental problem of understanding the nature of defects in a-Si3N4 Graduate Research Assistant Purdue University October 2008  \u2013  May 2013  (4 years 8 months) Lafayette, Indiana Area -\tIntegrated and developed a framework for using structure atomic information from MD calculations into Atomistic Device Simulation Tool (NEMO5). \n-\tCharacterized the effects of inhomogeneous atomistic strain gradients in Ge-nanofins on the electronic transport properties using a combination of molecular dynamics, tight-binding and compact device models. \n-\tDeveloped a new conceptual method for predicting the electronic properties of realistic devices including defects in oxide and channel. Comparison to commercial process simulator models (nextNano) showed the importance of atomistic models for accurate predictions. \n- Developed a predictive model of dielectric charging and reliability of RF-MEMS device used in MEMOSA-FVM, a state-of-the-art software suite to facilitate accurate MEMS simulation \n-\tCharacterized charged defects energy levels in band-gap of bulk a-Si3N4 (device dielectric) and their corresponding atomic configurationally relaxations using sophisticated charge state DFT calculations. Ensured transferability of parameters from first principles to macro-scale charging compact models for predicting charging behavior and breakdown in RF-MEMS devices.  \n-\tRigorously established the mechanisms responsible for negative-U defects contributing to the long-standing experimental problem of understanding the nature of defects in a-Si3N4 Graduate Technical Intern Intel Corporation May 2012  \u2013  August 2012  (4 months) Hillsboro, OR -\tDeveloped atomistic stress models for next generation electronic devices (NEMS relay switches and oxidised Si nanowires) \n-\tInterfaced with Components Research team to develop continum and FEM based models and comparison to AFM experiments  Graduate Technical Intern Intel Corporation May 2012  \u2013  August 2012  (4 months) Hillsboro, OR -\tDeveloped atomistic stress models for next generation electronic devices (NEMS relay switches and oxidised Si nanowires) \n-\tInterfaced with Components Research team to develop continum and FEM based models and comparison to AFM experiments  Summer Research Fellow S.N. Bose National Centre for Basic Sciences April 2007  \u2013  July 2007  (4 months) Kolkata Area, India Summer Research Fellow S.N. Bose National Centre for Basic Sciences April 2007  \u2013  July 2007  (4 months) Kolkata Area, India Languages English English English Skills Device Modeling Device Characterization RF Design Cadence Virtuoso Cadence Spectre Agilent ADS Design of Experiments JMP Data Analysis C/C++ Numerical Linear Algebra TCAD Semiconductor Process... Python Tcl-Tk CMOS Matlab SPICE See 3+ \u00a0 \u00a0 See less Skills  Device Modeling Device Characterization RF Design Cadence Virtuoso Cadence Spectre Agilent ADS Design of Experiments JMP Data Analysis C/C++ Numerical Linear Algebra TCAD Semiconductor Process... Python Tcl-Tk CMOS Matlab SPICE See 3+ \u00a0 \u00a0 See less Device Modeling Device Characterization RF Design Cadence Virtuoso Cadence Spectre Agilent ADS Design of Experiments JMP Data Analysis C/C++ Numerical Linear Algebra TCAD Semiconductor Process... Python Tcl-Tk CMOS Matlab SPICE See 3+ \u00a0 \u00a0 See less Device Modeling Device Characterization RF Design Cadence Virtuoso Cadence Spectre Agilent ADS Design of Experiments JMP Data Analysis C/C++ Numerical Linear Algebra TCAD Semiconductor Process... Python Tcl-Tk CMOS Matlab SPICE See 3+ \u00a0 \u00a0 See less Education Purdue University PhD,  Electrical and Computer Engineering , 3.89 2004  \u2013 2013 Predictive atomistic modeling of electronic properties in realistic nanoscale devices  \nAdvisors: Alejandro Strachan, Muhammad A. Alam Osmania University Bachelors of Engineering,  Electronics and Communication 2004  \u2013 2008 Purdue University PhD,  Electrical and Computer Engineering , 3.89 2004  \u2013 2013 Predictive atomistic modeling of electronic properties in realistic nanoscale devices  \nAdvisors: Alejandro Strachan, Muhammad A. Alam Purdue University PhD,  Electrical and Computer Engineering , 3.89 2004  \u2013 2013 Predictive atomistic modeling of electronic properties in realistic nanoscale devices  \nAdvisors: Alejandro Strachan, Muhammad A. Alam Purdue University PhD,  Electrical and Computer Engineering , 3.89 2004  \u2013 2013 Predictive atomistic modeling of electronic properties in realistic nanoscale devices  \nAdvisors: Alejandro Strachan, Muhammad A. Alam Osmania University Bachelors of Engineering,  Electronics and Communication 2004  \u2013 2008 Osmania University Bachelors of Engineering,  Electronics and Communication 2004  \u2013 2008 Osmania University Bachelors of Engineering,  Electronics and Communication 2004  \u2013 2008 Honors & Awards Logic Technology Development Department Award Intel Corporation July 2014 Advanced Design Department Award at Intel Intel Corporation December 2013 Prestigious JNCASR Summer Research Fellowship JNCASR 2007 Logic Technology Development Department Award Intel Corporation July 2014 Logic Technology Development Department Award Intel Corporation July 2014 Logic Technology Development Department Award Intel Corporation July 2014 Advanced Design Department Award at Intel Intel Corporation December 2013 Advanced Design Department Award at Intel Intel Corporation December 2013 Advanced Design Department Award at Intel Intel Corporation December 2013 Prestigious JNCASR Summer Research Fellowship JNCASR 2007 Prestigious JNCASR Summer Research Fellowship JNCASR 2007 Prestigious JNCASR Summer Research Fellowship JNCASR 2007 ", "Summary 7+ years of research experience in semiconductor materials. In-depth knowledge of electronic device physics. \n \n4+ years hand-on experience in micro/nano-device fabrication and characterization. \n \n~20 first-authored or co-authored publications in refereed journals, including Physical Review Letters, Nature Materials, Nano Letters, Applied Physics Letters, etc. \n Summary 7+ years of research experience in semiconductor materials. In-depth knowledge of electronic device physics. \n \n4+ years hand-on experience in micro/nano-device fabrication and characterization. \n \n~20 first-authored or co-authored publications in refereed journals, including Physical Review Letters, Nature Materials, Nano Letters, Applied Physics Letters, etc. \n 7+ years of research experience in semiconductor materials. In-depth knowledge of electronic device physics. \n \n4+ years hand-on experience in micro/nano-device fabrication and characterization. \n \n~20 first-authored or co-authored publications in refereed journals, including Physical Review Letters, Nature Materials, Nano Letters, Applied Physics Letters, etc. \n 7+ years of research experience in semiconductor materials. In-depth knowledge of electronic device physics. \n \n4+ years hand-on experience in micro/nano-device fabrication and characterization. \n \n~20 first-authored or co-authored publications in refereed journals, including Physical Review Letters, Nature Materials, Nano Letters, Applied Physics Letters, etc. \n Experience Device Engineer Intel Corporation November 2014  \u2013 Present (10 months) Hillsboro, OR Device Engineer Intel Corporation November 2014  \u2013 Present (10 months) Hillsboro, OR Device Engineer Intel Corporation November 2014  \u2013 Present (10 months) Hillsboro, OR Languages   Skills Photolithography Electron Beam... reactive-ion etching plasma etching cryogenic equipment Raman spectroscope atomic force microscope... chemical vapor... scanning tunneling... scanning electron... Skills  Photolithography Electron Beam... reactive-ion etching plasma etching cryogenic equipment Raman spectroscope atomic force microscope... chemical vapor... scanning tunneling... scanning electron... Photolithography Electron Beam... reactive-ion etching plasma etching cryogenic equipment Raman spectroscope atomic force microscope... chemical vapor... scanning tunneling... scanning electron... Photolithography Electron Beam... reactive-ion etching plasma etching cryogenic equipment Raman spectroscope atomic force microscope... chemical vapor... scanning tunneling... scanning electron... Honors & Awards ", "Experience Reliability Science Manager Lab126 April 2012  \u2013 Present (3 years 5 months) Cupertino, Ca Consumer Electronics Product Integrity & Reliability, Amazon Lab126 (April 2012-Present) \nManager of Reliability Science, Product Integrity Group \n\u2022\tLead a team of scientists investigates new materials such as adhesives, strengthened glass, coatings, composites, and new technologies such as the e-reader fronlights and batteries, all from a consumer electronics reliability perspective. This work involved articulating new test methodologies and instrumentation, testing, and defining new specifications. \n\u2022\tInvestigated batteries environmental and mechanical abuse limits, consequences, and fire safety, and bounded the conditions that make the battery inherently safer \n\u2022\tLead the effort to understand critical field failures such as glass cracks, coatings scratching and wear out, optical and color degradation in displays frontlight stacks, and some recurring functionality failures.  \n\u2022\tLead multiple activities to assess the user perception of changes that happen to devices upon usage, such as assessing the acceptable cosmetic degradation of products with usage, acceptable color change with time, acceptable device heat generation while in usage. \n\u2022\tWorked with my team on building novel, specialized, lab equipment for our new testing methodologies and performing new tests that best represent the field usage, such as for Dynamic Impact testing, Glass retained testing, Anti-glare and Anti-reflective coating legibility testing, automated connector testing that mimics manual usage, and scratching/durability testing that reproduces field visual degradation more faithfully. \n\u2022\tManaged the FA team to support all the development efforts in Lab126 Sr. Staff/Manager Cadence August 2008  \u2013  April 2012  (3 years 9 months) Cadence, San Jose, Ca Analysis of Layout-Dependent Effects in Semiconductors, Cadence Corp (Aug 2008 \u2013 Apr 2011) \nManager, Sr Staff, DFM Modeling Group  \n\u2022\tArchitected a system to evaluate and analyze the layout-dependent stress effects on transistor behavior. This involved defining the stress categories, the required physical measurements, the structure of the data base, the physical extraction requirements, and the system code interaction with the model equations and simulator. \n\u2022\tCreated the stress models that predicted the layout-dependent stress effects. This work involved deriving the stress equations from first principles, predicting the customers Si, and validating the behavior with actual Si & designs \n\u2022\tInteracted with multiple design houses and foundries in order to establish test methodologies, structures, and data analysis required to create models and validate the effects with the customer designs and Si  \n\u2022\tDeveloped a system to perform fast evaluation of layout effect on timing. This system will be able to flag potential inferior layouts during the design phase. \n Sr. Staff/Mngr Qualcomm MEMS Technologies August 2005  \u2013  July 2008  (3 years) Qualcomm MEMS Technology, San Jose, Ca MEMS Display Development and Product introduction, Qualcomm Corp (Aug 2005-July 2008) \nSenior Staff Eng/Manager, Panel Capability & Root Cause Analysis Group. \n\u2022\tCollaborated with the Process, Product & Marketing groups to create the new product specifications, use models, and system variability budget \n\u2022\tTechnically lead a team of engineers assessing the display readiness to productization. This involved allocating the variability components, identifying and investigating the potential failure modes, performing root cause analysis, and driving the solution with manufacturing. Work also included assessing and improving the display capability to the specifications, use models, and system tolerance budget. \n\u2022\tTechnically lead a team of engineers introducing the panel aging and screening models and methodologies. This work involved early reliability acceleration and screening model development and implementation in the production process.  \n Staff Device Engineer Intel Corporation 2002  \u2013  2005  (3 years) Intel Corporation, Santa Clara, CA 90nm Technology Development, Intel Corp, (2003-2005): \nLead Staff Engineer, Device/Integration Group. \n\u2022\tLead the CMOS team developing an industry-leader 90nm technology for \u201capplication processors\u201d with competitive power/performance characteristics. Work entailed the optimization of the process steps to improve punch-through and gate control, reduce overlap and junction capacitances, and reduce gate and junction leakages. Received a departmental award for meeting the SRAM leakage requirements ahead of process certification. \n\u2022\tLead the collaboration among the process-development, design, and technology teams. This involved defining the design rules and device target specs of the technology, generating process files, and debugging/validating new designs based on parametric and yield data. Received a divisional award for achieving an aggressively low drowsy leakage goal.  \n Staff Engineer Intel Corporation 1997  \u2013  2004  (7 years) Intel, Santa Clara, Ca Intel University Instructor, Intel Corp, (1997 \u2013 2004): \nTaught numerous device physics classes and delivered many seminars. Received a training department teaching award. \n Staff Device Engineer Intel Corporation 2001  \u2013  2002  (1 year) Intel Corporation, Santa Clara, Ca 160nm process development and device optimization, Intel Corp, (2001-2002): \nStaff Engineer, Device/Integration group. \n\u2022\tLead the Nickel Salicide Process development team introducing NiSal for the first time in volume manufacturing. Work culminated with significant performance gain at the same yield as CoSal. Received a divisional award for implementing a manufacturable NiSal process. \n\u2022\tWorked with a team of engineers on performance enhancement; developed a front-end oxidation process that delivered a better narrow device performance, developed a tip spacer process to reduce and balance the N/P overlap capacitances, and implemented an optimized leakage scheme for best product power/performance characteristics. All of these items produced a significant frequency gain, on the final product, at a given power. \n Sr. Device Engineer Intel Corporation 1998  \u2013  2001  (3 years) Intel, Santa Clara, Ca Device analysis and control, Intel Corp, (1998-2001): \nSenior Device Engineer, Device Group. \n\u2022\tDeveloped new analysis techniques to better understand and gauge performance, such as accurate punch-through characterization, external resistance evaluation, and mobility extraction. \n\u2022\tDesigned testchips and defined test specifications for better frontend, backend, and yield debug. \n\u2022\tWorked with process engineers on eliminating process and design rule marginalities. Provided the device knowledge and the rootcause analysis for excursions, and supported the 0.24nm production parametric monitoring. \n Sr. Process Engineer Intel Corporation 1995  \u2013  1998  (3 years) Intel Corporation, Santa Clara, Ca LPCVD Process Development, Intel Corp, (1995 \u2013 1998): \nSenior Process Engineer, Diffusion Group.  \n\u2022\tOwned the LPCVD modules (Nitride, Poly and, TEOS). Worked on improving the process recipes to achieve less defects and better film uniformity. Received a divisional award for optimizing the nitride spacer thickness which led to a successful introduction of 100 MHz Pentium.  \n\u2022\tSustained the production line and setup monitors to guarantee continuous manufacturing with minimal excursion and production interruption time.  \n Reliability Science Manager Lab126 April 2012  \u2013 Present (3 years 5 months) Cupertino, Ca Consumer Electronics Product Integrity & Reliability, Amazon Lab126 (April 2012-Present) \nManager of Reliability Science, Product Integrity Group \n\u2022\tLead a team of scientists investigates new materials such as adhesives, strengthened glass, coatings, composites, and new technologies such as the e-reader fronlights and batteries, all from a consumer electronics reliability perspective. This work involved articulating new test methodologies and instrumentation, testing, and defining new specifications. \n\u2022\tInvestigated batteries environmental and mechanical abuse limits, consequences, and fire safety, and bounded the conditions that make the battery inherently safer \n\u2022\tLead the effort to understand critical field failures such as glass cracks, coatings scratching and wear out, optical and color degradation in displays frontlight stacks, and some recurring functionality failures.  \n\u2022\tLead multiple activities to assess the user perception of changes that happen to devices upon usage, such as assessing the acceptable cosmetic degradation of products with usage, acceptable color change with time, acceptable device heat generation while in usage. \n\u2022\tWorked with my team on building novel, specialized, lab equipment for our new testing methodologies and performing new tests that best represent the field usage, such as for Dynamic Impact testing, Glass retained testing, Anti-glare and Anti-reflective coating legibility testing, automated connector testing that mimics manual usage, and scratching/durability testing that reproduces field visual degradation more faithfully. \n\u2022\tManaged the FA team to support all the development efforts in Lab126 Reliability Science Manager Lab126 April 2012  \u2013 Present (3 years 5 months) Cupertino, Ca Consumer Electronics Product Integrity & Reliability, Amazon Lab126 (April 2012-Present) \nManager of Reliability Science, Product Integrity Group \n\u2022\tLead a team of scientists investigates new materials such as adhesives, strengthened glass, coatings, composites, and new technologies such as the e-reader fronlights and batteries, all from a consumer electronics reliability perspective. This work involved articulating new test methodologies and instrumentation, testing, and defining new specifications. \n\u2022\tInvestigated batteries environmental and mechanical abuse limits, consequences, and fire safety, and bounded the conditions that make the battery inherently safer \n\u2022\tLead the effort to understand critical field failures such as glass cracks, coatings scratching and wear out, optical and color degradation in displays frontlight stacks, and some recurring functionality failures.  \n\u2022\tLead multiple activities to assess the user perception of changes that happen to devices upon usage, such as assessing the acceptable cosmetic degradation of products with usage, acceptable color change with time, acceptable device heat generation while in usage. \n\u2022\tWorked with my team on building novel, specialized, lab equipment for our new testing methodologies and performing new tests that best represent the field usage, such as for Dynamic Impact testing, Glass retained testing, Anti-glare and Anti-reflective coating legibility testing, automated connector testing that mimics manual usage, and scratching/durability testing that reproduces field visual degradation more faithfully. \n\u2022\tManaged the FA team to support all the development efforts in Lab126 Sr. Staff/Manager Cadence August 2008  \u2013  April 2012  (3 years 9 months) Cadence, San Jose, Ca Analysis of Layout-Dependent Effects in Semiconductors, Cadence Corp (Aug 2008 \u2013 Apr 2011) \nManager, Sr Staff, DFM Modeling Group  \n\u2022\tArchitected a system to evaluate and analyze the layout-dependent stress effects on transistor behavior. This involved defining the stress categories, the required physical measurements, the structure of the data base, the physical extraction requirements, and the system code interaction with the model equations and simulator. \n\u2022\tCreated the stress models that predicted the layout-dependent stress effects. This work involved deriving the stress equations from first principles, predicting the customers Si, and validating the behavior with actual Si & designs \n\u2022\tInteracted with multiple design houses and foundries in order to establish test methodologies, structures, and data analysis required to create models and validate the effects with the customer designs and Si  \n\u2022\tDeveloped a system to perform fast evaluation of layout effect on timing. This system will be able to flag potential inferior layouts during the design phase. \n Sr. Staff/Manager Cadence August 2008  \u2013  April 2012  (3 years 9 months) Cadence, San Jose, Ca Analysis of Layout-Dependent Effects in Semiconductors, Cadence Corp (Aug 2008 \u2013 Apr 2011) \nManager, Sr Staff, DFM Modeling Group  \n\u2022\tArchitected a system to evaluate and analyze the layout-dependent stress effects on transistor behavior. This involved defining the stress categories, the required physical measurements, the structure of the data base, the physical extraction requirements, and the system code interaction with the model equations and simulator. \n\u2022\tCreated the stress models that predicted the layout-dependent stress effects. This work involved deriving the stress equations from first principles, predicting the customers Si, and validating the behavior with actual Si & designs \n\u2022\tInteracted with multiple design houses and foundries in order to establish test methodologies, structures, and data analysis required to create models and validate the effects with the customer designs and Si  \n\u2022\tDeveloped a system to perform fast evaluation of layout effect on timing. This system will be able to flag potential inferior layouts during the design phase. \n Sr. Staff/Mngr Qualcomm MEMS Technologies August 2005  \u2013  July 2008  (3 years) Qualcomm MEMS Technology, San Jose, Ca MEMS Display Development and Product introduction, Qualcomm Corp (Aug 2005-July 2008) \nSenior Staff Eng/Manager, Panel Capability & Root Cause Analysis Group. \n\u2022\tCollaborated with the Process, Product & Marketing groups to create the new product specifications, use models, and system variability budget \n\u2022\tTechnically lead a team of engineers assessing the display readiness to productization. This involved allocating the variability components, identifying and investigating the potential failure modes, performing root cause analysis, and driving the solution with manufacturing. Work also included assessing and improving the display capability to the specifications, use models, and system tolerance budget. \n\u2022\tTechnically lead a team of engineers introducing the panel aging and screening models and methodologies. This work involved early reliability acceleration and screening model development and implementation in the production process.  \n Sr. Staff/Mngr Qualcomm MEMS Technologies August 2005  \u2013  July 2008  (3 years) Qualcomm MEMS Technology, San Jose, Ca MEMS Display Development and Product introduction, Qualcomm Corp (Aug 2005-July 2008) \nSenior Staff Eng/Manager, Panel Capability & Root Cause Analysis Group. \n\u2022\tCollaborated with the Process, Product & Marketing groups to create the new product specifications, use models, and system variability budget \n\u2022\tTechnically lead a team of engineers assessing the display readiness to productization. This involved allocating the variability components, identifying and investigating the potential failure modes, performing root cause analysis, and driving the solution with manufacturing. Work also included assessing and improving the display capability to the specifications, use models, and system tolerance budget. \n\u2022\tTechnically lead a team of engineers introducing the panel aging and screening models and methodologies. This work involved early reliability acceleration and screening model development and implementation in the production process.  \n Staff Device Engineer Intel Corporation 2002  \u2013  2005  (3 years) Intel Corporation, Santa Clara, CA 90nm Technology Development, Intel Corp, (2003-2005): \nLead Staff Engineer, Device/Integration Group. \n\u2022\tLead the CMOS team developing an industry-leader 90nm technology for \u201capplication processors\u201d with competitive power/performance characteristics. Work entailed the optimization of the process steps to improve punch-through and gate control, reduce overlap and junction capacitances, and reduce gate and junction leakages. Received a departmental award for meeting the SRAM leakage requirements ahead of process certification. \n\u2022\tLead the collaboration among the process-development, design, and technology teams. This involved defining the design rules and device target specs of the technology, generating process files, and debugging/validating new designs based on parametric and yield data. Received a divisional award for achieving an aggressively low drowsy leakage goal.  \n Staff Device Engineer Intel Corporation 2002  \u2013  2005  (3 years) Intel Corporation, Santa Clara, CA 90nm Technology Development, Intel Corp, (2003-2005): \nLead Staff Engineer, Device/Integration Group. \n\u2022\tLead the CMOS team developing an industry-leader 90nm technology for \u201capplication processors\u201d with competitive power/performance characteristics. Work entailed the optimization of the process steps to improve punch-through and gate control, reduce overlap and junction capacitances, and reduce gate and junction leakages. Received a departmental award for meeting the SRAM leakage requirements ahead of process certification. \n\u2022\tLead the collaboration among the process-development, design, and technology teams. This involved defining the design rules and device target specs of the technology, generating process files, and debugging/validating new designs based on parametric and yield data. Received a divisional award for achieving an aggressively low drowsy leakage goal.  \n Staff Engineer Intel Corporation 1997  \u2013  2004  (7 years) Intel, Santa Clara, Ca Intel University Instructor, Intel Corp, (1997 \u2013 2004): \nTaught numerous device physics classes and delivered many seminars. Received a training department teaching award. \n Staff Engineer Intel Corporation 1997  \u2013  2004  (7 years) Intel, Santa Clara, Ca Intel University Instructor, Intel Corp, (1997 \u2013 2004): \nTaught numerous device physics classes and delivered many seminars. Received a training department teaching award. \n Staff Device Engineer Intel Corporation 2001  \u2013  2002  (1 year) Intel Corporation, Santa Clara, Ca 160nm process development and device optimization, Intel Corp, (2001-2002): \nStaff Engineer, Device/Integration group. \n\u2022\tLead the Nickel Salicide Process development team introducing NiSal for the first time in volume manufacturing. Work culminated with significant performance gain at the same yield as CoSal. Received a divisional award for implementing a manufacturable NiSal process. \n\u2022\tWorked with a team of engineers on performance enhancement; developed a front-end oxidation process that delivered a better narrow device performance, developed a tip spacer process to reduce and balance the N/P overlap capacitances, and implemented an optimized leakage scheme for best product power/performance characteristics. All of these items produced a significant frequency gain, on the final product, at a given power. \n Staff Device Engineer Intel Corporation 2001  \u2013  2002  (1 year) Intel Corporation, Santa Clara, Ca 160nm process development and device optimization, Intel Corp, (2001-2002): \nStaff Engineer, Device/Integration group. \n\u2022\tLead the Nickel Salicide Process development team introducing NiSal for the first time in volume manufacturing. Work culminated with significant performance gain at the same yield as CoSal. Received a divisional award for implementing a manufacturable NiSal process. \n\u2022\tWorked with a team of engineers on performance enhancement; developed a front-end oxidation process that delivered a better narrow device performance, developed a tip spacer process to reduce and balance the N/P overlap capacitances, and implemented an optimized leakage scheme for best product power/performance characteristics. All of these items produced a significant frequency gain, on the final product, at a given power. \n Sr. Device Engineer Intel Corporation 1998  \u2013  2001  (3 years) Intel, Santa Clara, Ca Device analysis and control, Intel Corp, (1998-2001): \nSenior Device Engineer, Device Group. \n\u2022\tDeveloped new analysis techniques to better understand and gauge performance, such as accurate punch-through characterization, external resistance evaluation, and mobility extraction. \n\u2022\tDesigned testchips and defined test specifications for better frontend, backend, and yield debug. \n\u2022\tWorked with process engineers on eliminating process and design rule marginalities. Provided the device knowledge and the rootcause analysis for excursions, and supported the 0.24nm production parametric monitoring. \n Sr. Device Engineer Intel Corporation 1998  \u2013  2001  (3 years) Intel, Santa Clara, Ca Device analysis and control, Intel Corp, (1998-2001): \nSenior Device Engineer, Device Group. \n\u2022\tDeveloped new analysis techniques to better understand and gauge performance, such as accurate punch-through characterization, external resistance evaluation, and mobility extraction. \n\u2022\tDesigned testchips and defined test specifications for better frontend, backend, and yield debug. \n\u2022\tWorked with process engineers on eliminating process and design rule marginalities. Provided the device knowledge and the rootcause analysis for excursions, and supported the 0.24nm production parametric monitoring. \n Sr. Process Engineer Intel Corporation 1995  \u2013  1998  (3 years) Intel Corporation, Santa Clara, Ca LPCVD Process Development, Intel Corp, (1995 \u2013 1998): \nSenior Process Engineer, Diffusion Group.  \n\u2022\tOwned the LPCVD modules (Nitride, Poly and, TEOS). Worked on improving the process recipes to achieve less defects and better film uniformity. Received a divisional award for optimizing the nitride spacer thickness which led to a successful introduction of 100 MHz Pentium.  \n\u2022\tSustained the production line and setup monitors to guarantee continuous manufacturing with minimal excursion and production interruption time.  \n Sr. Process Engineer Intel Corporation 1995  \u2013  1998  (3 years) Intel Corporation, Santa Clara, Ca LPCVD Process Development, Intel Corp, (1995 \u2013 1998): \nSenior Process Engineer, Diffusion Group.  \n\u2022\tOwned the LPCVD modules (Nitride, Poly and, TEOS). Worked on improving the process recipes to achieve less defects and better film uniformity. Received a divisional award for optimizing the nitride spacer thickness which led to a successful introduction of 100 MHz Pentium.  \n\u2022\tSustained the production line and setup monitors to guarantee continuous manufacturing with minimal excursion and production interruption time.  \n Languages English Full professional proficiency Arabic Native or bilingual proficiency French Limited working proficiency Italian Elementary proficiency English Full professional proficiency Arabic Native or bilingual proficiency French Limited working proficiency Italian Elementary proficiency English Full professional proficiency Arabic Native or bilingual proficiency French Limited working proficiency Italian Elementary proficiency Full professional proficiency Native or bilingual proficiency Limited working proficiency Elementary proficiency Skills Consumer Electronics Data Analysis Display Technology Semiconductor Process Semiconductor Device Semiconductors R&D Design of Experiments Silicon CMOS MEMS Failure Analysis IC Thin Films Electronics Design for Manufacturing SoC Analog EDA Semiconductor Industry Sensors Engineering Management ASIC Testing Simulations Embedded Systems Characterization Debugging Mixed Signal JMP Physics Program Management Engineering Optics Electrical Engineering Matlab Nanotechnology See 22+ \u00a0 \u00a0 See less Skills  Consumer Electronics Data Analysis Display Technology Semiconductor Process Semiconductor Device Semiconductors R&D Design of Experiments Silicon CMOS MEMS Failure Analysis IC Thin Films Electronics Design for Manufacturing SoC Analog EDA Semiconductor Industry Sensors Engineering Management ASIC Testing Simulations Embedded Systems Characterization Debugging Mixed Signal JMP Physics Program Management Engineering Optics Electrical Engineering Matlab Nanotechnology See 22+ \u00a0 \u00a0 See less Consumer Electronics Data Analysis Display Technology Semiconductor Process Semiconductor Device Semiconductors R&D Design of Experiments Silicon CMOS MEMS Failure Analysis IC Thin Films Electronics Design for Manufacturing SoC Analog EDA Semiconductor Industry Sensors Engineering Management ASIC Testing Simulations Embedded Systems Characterization Debugging Mixed Signal JMP Physics Program Management Engineering Optics Electrical Engineering Matlab Nanotechnology See 22+ \u00a0 \u00a0 See less Consumer Electronics Data Analysis Display Technology Semiconductor Process Semiconductor Device Semiconductors R&D Design of Experiments Silicon CMOS MEMS Failure Analysis IC Thin Films Electronics Design for Manufacturing SoC Analog EDA Semiconductor Industry Sensors Engineering Management ASIC Testing Simulations Embedded Systems Characterization Debugging Mixed Signal JMP Physics Program Management Engineering Optics Electrical Engineering Matlab Nanotechnology See 22+ \u00a0 \u00a0 See less Education University of Wisconsin-Madison Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering 1989  \u2013 1995 Ph.D. in Electrical Engineering-Microelectronics, 1995.  \nUniversity of Wisconsin-Madison.  \nMinor in Physics  \nThesis: ``Study of Oxide Reliability in Advanced 0.5/0.25 \u00b5m MOS Devices  \nFabricated Using X-ray Lithography'' \n University of Wisconsin-Madison Master's Degree,  Electrical and Electronics Engineering 1986  \u2013 1988 M.S. in Electrical Engineering-Microelectronics, 1988. \nUniversity of Wisconsin-Madison.  \nThesis: ``X-ray Assisted Silicon Nitride Growth''.  \n University of Wisconsin-Madison Bachelor's Degree,  Electrical and Electronics Engineering 1984  \u2013 1986 B.S. in Electrical Engineering, 1986. \nUniversity of Wisconsin-Madison.  \n University of Wisconsin-Madison Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering 1989  \u2013 1995 Ph.D. in Electrical Engineering-Microelectronics, 1995.  \nUniversity of Wisconsin-Madison.  \nMinor in Physics  \nThesis: ``Study of Oxide Reliability in Advanced 0.5/0.25 \u00b5m MOS Devices  \nFabricated Using X-ray Lithography'' \n University of Wisconsin-Madison Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering 1989  \u2013 1995 Ph.D. in Electrical Engineering-Microelectronics, 1995.  \nUniversity of Wisconsin-Madison.  \nMinor in Physics  \nThesis: ``Study of Oxide Reliability in Advanced 0.5/0.25 \u00b5m MOS Devices  \nFabricated Using X-ray Lithography'' \n University of Wisconsin-Madison Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering 1989  \u2013 1995 Ph.D. in Electrical Engineering-Microelectronics, 1995.  \nUniversity of Wisconsin-Madison.  \nMinor in Physics  \nThesis: ``Study of Oxide Reliability in Advanced 0.5/0.25 \u00b5m MOS Devices  \nFabricated Using X-ray Lithography'' \n University of Wisconsin-Madison Master's Degree,  Electrical and Electronics Engineering 1986  \u2013 1988 M.S. in Electrical Engineering-Microelectronics, 1988. \nUniversity of Wisconsin-Madison.  \nThesis: ``X-ray Assisted Silicon Nitride Growth''.  \n University of Wisconsin-Madison Master's Degree,  Electrical and Electronics Engineering 1986  \u2013 1988 M.S. in Electrical Engineering-Microelectronics, 1988. \nUniversity of Wisconsin-Madison.  \nThesis: ``X-ray Assisted Silicon Nitride Growth''.  \n University of Wisconsin-Madison Master's Degree,  Electrical and Electronics Engineering 1986  \u2013 1988 M.S. in Electrical Engineering-Microelectronics, 1988. \nUniversity of Wisconsin-Madison.  \nThesis: ``X-ray Assisted Silicon Nitride Growth''.  \n University of Wisconsin-Madison Bachelor's Degree,  Electrical and Electronics Engineering 1984  \u2013 1986 B.S. in Electrical Engineering, 1986. \nUniversity of Wisconsin-Madison.  \n University of Wisconsin-Madison Bachelor's Degree,  Electrical and Electronics Engineering 1984  \u2013 1986 B.S. in Electrical Engineering, 1986. \nUniversity of Wisconsin-Madison.  \n University of Wisconsin-Madison Bachelor's Degree,  Electrical and Electronics Engineering 1984  \u2013 1986 B.S. in Electrical Engineering, 1986. \nUniversity of Wisconsin-Madison.  \n ", "Summary I have more than 9 years of experience in research and development of semiconductor devices. \n \nDuring my doctorate, my research primarily focused on design, fabrication and characterization of long-wavelength infrared photo-diodes for low leakage and low excess noise performances based on band-engineered III-V InAs/GaSb super-lattices. III-V based APDs provide easier integration with silicon ROIC with equivalent performance of incumbent II-VI technology. \n \nCurrently working as a senior device research engineer at Non-volatile Memory Group, Intel Corp. I play a critical role in core technology development of emerging memories.  \n \nSpecialties: Emerging memory technologies, semiconductor device physics, advanced electrical characterization methods, Infrared photovoltaic design, semiconductor processing and statistical data analysis. \n \nMy google scholar profile is at http://scholar.google.com/citations?user=o7F4LX4AAAAJ&hl=en Summary I have more than 9 years of experience in research and development of semiconductor devices. \n \nDuring my doctorate, my research primarily focused on design, fabrication and characterization of long-wavelength infrared photo-diodes for low leakage and low excess noise performances based on band-engineered III-V InAs/GaSb super-lattices. III-V based APDs provide easier integration with silicon ROIC with equivalent performance of incumbent II-VI technology. \n \nCurrently working as a senior device research engineer at Non-volatile Memory Group, Intel Corp. I play a critical role in core technology development of emerging memories.  \n \nSpecialties: Emerging memory technologies, semiconductor device physics, advanced electrical characterization methods, Infrared photovoltaic design, semiconductor processing and statistical data analysis. \n \nMy google scholar profile is at http://scholar.google.com/citations?user=o7F4LX4AAAAJ&hl=en I have more than 9 years of experience in research and development of semiconductor devices. \n \nDuring my doctorate, my research primarily focused on design, fabrication and characterization of long-wavelength infrared photo-diodes for low leakage and low excess noise performances based on band-engineered III-V InAs/GaSb super-lattices. III-V based APDs provide easier integration with silicon ROIC with equivalent performance of incumbent II-VI technology. \n \nCurrently working as a senior device research engineer at Non-volatile Memory Group, Intel Corp. I play a critical role in core technology development of emerging memories.  \n \nSpecialties: Emerging memory technologies, semiconductor device physics, advanced electrical characterization methods, Infrared photovoltaic design, semiconductor processing and statistical data analysis. \n \nMy google scholar profile is at http://scholar.google.com/citations?user=o7F4LX4AAAAJ&hl=en I have more than 9 years of experience in research and development of semiconductor devices. \n \nDuring my doctorate, my research primarily focused on design, fabrication and characterization of long-wavelength infrared photo-diodes for low leakage and low excess noise performances based on band-engineered III-V InAs/GaSb super-lattices. III-V based APDs provide easier integration with silicon ROIC with equivalent performance of incumbent II-VI technology. \n \nCurrently working as a senior device research engineer at Non-volatile Memory Group, Intel Corp. I play a critical role in core technology development of emerging memories.  \n \nSpecialties: Emerging memory technologies, semiconductor device physics, advanced electrical characterization methods, Infrared photovoltaic design, semiconductor processing and statistical data analysis. \n \nMy google scholar profile is at http://scholar.google.com/citations?user=o7F4LX4AAAAJ&hl=en Experience Staff Device Engineer Intel Corporation April 2015  \u2013 Present (5 months) Santa Clara, California I am a part of Non-volatile Memory Solutions Group of Intel, involved in fundamental research and cutting-edge technology development for emerging memories.  \nI play a critical and leading role in the core technology development through physics-based device modeling, managing characterization/data analysis activities from several researchers and guide new silicon-based and electrical test-based experiments. \nApart from new research, my daily activities also involve device understanding at different levels engaging in regular interactions with process integration, yield, cell/array/reliability teams and product/design. \n \nMy work primarily includes: \n1> Coordinate task force groups to apply model based problem solving for specific issues [involving electrical characterization, EFA/PFA, process segmentation, statistical data analysis and design validations & debug] \n2> Lead focus team activities to drive solutions for top pareto items and build physics based understanding of fundamental device operations \n3> Information synthesis to understand cell behavior and implications to large-scale memory arrays \n4> Coordinating with process integration to design and provide feedback to process experiments/improvements Senior Device Engineer Intel Corporation April 2013  \u2013  March 2015  (2 years) Santa Clara, California 1> Modeling of device behavior based on fundamental device physics.  \n2> Design of experiments for electrical characterization of devices based on existing and novel test methodologies.  \n3> Statistical data analysis \n4> Information synthesis to understand cell behavior and implications to large-scale memory arrays \n5> Coordinating with process integration to design and provide feedback to process experiments/improvements \n6> Analyzing and coordinating EFA/PFA activities Device Engineer Intel Corporation June 2011  \u2013  March 2013  (1 year 10 months) Santa Clara, California 1> Modeling of device behavior based on fundamental device physics.  \n2> Design of experiments for electrical characterization of devices based on existing and novel test methodologies.  \n3> Statistical data analysis Research Assistant University of Illinois at Chicago August 2006  \u2013  June 2011  (4 years 11 months) Greater Chicago Area I have designed, fabricated and characterized long-wavelength infrared photodiodes for low leakage and low excess noise performances based on band-engineered III-V superlattices.  \nBand structures were engineered based on first-principle calculations and grown using molecular beam epitaxy (MBE). Device design was further optimized using Atlas (Silvaco) TCAD models. Devices were fabricated in a class-100 clean-room using multiple process steps which were optimized for process yield and device performance. This included elaborate process and surface characterization experiments for optimal passivation. Electrical characterizations involving several test procedures were carried out in a cryogenic probe-station. Further modeling and data analysis was done using Matlab and Fortran analysis. \n \nCharacterization: I-V (Agilent 4156B), C-V, 1/f noise, excess noise factor, Bandwidth measurements \nFabrication: wet chemical processes, optical photolithography, PECVD, RIE, Sputtering, e-beam/thermal physical vapor deposition. \nSoftware: Matlab, Atlas (Silvaco), APSYS (Crosslight), AutoCAD, Cadence, Saber, Java, Fortran, C. Research Engineer Reliance Infocomm June 2005  \u2013  July 2006  (1 year 2 months) Mumbai Area, India Developed speech recognition platform to facilitate voice enabled services on mobile telephony using Indian languages. \nDesigned a web based tutorial for protocols related to VOIP. http://www.siptutorial.net/ Summer Research Intern Philips May 2004  \u2013  July 2004  (3 months) Kolkata Area, India Completed a project to analyze the energy consumption across different departments and manufacturing floor and made recommendations to make the operations more energy efficient. Staff Device Engineer Intel Corporation April 2015  \u2013 Present (5 months) Santa Clara, California I am a part of Non-volatile Memory Solutions Group of Intel, involved in fundamental research and cutting-edge technology development for emerging memories.  \nI play a critical and leading role in the core technology development through physics-based device modeling, managing characterization/data analysis activities from several researchers and guide new silicon-based and electrical test-based experiments. \nApart from new research, my daily activities also involve device understanding at different levels engaging in regular interactions with process integration, yield, cell/array/reliability teams and product/design. \n \nMy work primarily includes: \n1> Coordinate task force groups to apply model based problem solving for specific issues [involving electrical characterization, EFA/PFA, process segmentation, statistical data analysis and design validations & debug] \n2> Lead focus team activities to drive solutions for top pareto items and build physics based understanding of fundamental device operations \n3> Information synthesis to understand cell behavior and implications to large-scale memory arrays \n4> Coordinating with process integration to design and provide feedback to process experiments/improvements Staff Device Engineer Intel Corporation April 2015  \u2013 Present (5 months) Santa Clara, California I am a part of Non-volatile Memory Solutions Group of Intel, involved in fundamental research and cutting-edge technology development for emerging memories.  \nI play a critical and leading role in the core technology development through physics-based device modeling, managing characterization/data analysis activities from several researchers and guide new silicon-based and electrical test-based experiments. \nApart from new research, my daily activities also involve device understanding at different levels engaging in regular interactions with process integration, yield, cell/array/reliability teams and product/design. \n \nMy work primarily includes: \n1> Coordinate task force groups to apply model based problem solving for specific issues [involving electrical characterization, EFA/PFA, process segmentation, statistical data analysis and design validations & debug] \n2> Lead focus team activities to drive solutions for top pareto items and build physics based understanding of fundamental device operations \n3> Information synthesis to understand cell behavior and implications to large-scale memory arrays \n4> Coordinating with process integration to design and provide feedback to process experiments/improvements Senior Device Engineer Intel Corporation April 2013  \u2013  March 2015  (2 years) Santa Clara, California 1> Modeling of device behavior based on fundamental device physics.  \n2> Design of experiments for electrical characterization of devices based on existing and novel test methodologies.  \n3> Statistical data analysis \n4> Information synthesis to understand cell behavior and implications to large-scale memory arrays \n5> Coordinating with process integration to design and provide feedback to process experiments/improvements \n6> Analyzing and coordinating EFA/PFA activities Senior Device Engineer Intel Corporation April 2013  \u2013  March 2015  (2 years) Santa Clara, California 1> Modeling of device behavior based on fundamental device physics.  \n2> Design of experiments for electrical characterization of devices based on existing and novel test methodologies.  \n3> Statistical data analysis \n4> Information synthesis to understand cell behavior and implications to large-scale memory arrays \n5> Coordinating with process integration to design and provide feedback to process experiments/improvements \n6> Analyzing and coordinating EFA/PFA activities Device Engineer Intel Corporation June 2011  \u2013  March 2013  (1 year 10 months) Santa Clara, California 1> Modeling of device behavior based on fundamental device physics.  \n2> Design of experiments for electrical characterization of devices based on existing and novel test methodologies.  \n3> Statistical data analysis Device Engineer Intel Corporation June 2011  \u2013  March 2013  (1 year 10 months) Santa Clara, California 1> Modeling of device behavior based on fundamental device physics.  \n2> Design of experiments for electrical characterization of devices based on existing and novel test methodologies.  \n3> Statistical data analysis Research Assistant University of Illinois at Chicago August 2006  \u2013  June 2011  (4 years 11 months) Greater Chicago Area I have designed, fabricated and characterized long-wavelength infrared photodiodes for low leakage and low excess noise performances based on band-engineered III-V superlattices.  \nBand structures were engineered based on first-principle calculations and grown using molecular beam epitaxy (MBE). Device design was further optimized using Atlas (Silvaco) TCAD models. Devices were fabricated in a class-100 clean-room using multiple process steps which were optimized for process yield and device performance. This included elaborate process and surface characterization experiments for optimal passivation. Electrical characterizations involving several test procedures were carried out in a cryogenic probe-station. Further modeling and data analysis was done using Matlab and Fortran analysis. \n \nCharacterization: I-V (Agilent 4156B), C-V, 1/f noise, excess noise factor, Bandwidth measurements \nFabrication: wet chemical processes, optical photolithography, PECVD, RIE, Sputtering, e-beam/thermal physical vapor deposition. \nSoftware: Matlab, Atlas (Silvaco), APSYS (Crosslight), AutoCAD, Cadence, Saber, Java, Fortran, C. Research Assistant University of Illinois at Chicago August 2006  \u2013  June 2011  (4 years 11 months) Greater Chicago Area I have designed, fabricated and characterized long-wavelength infrared photodiodes for low leakage and low excess noise performances based on band-engineered III-V superlattices.  \nBand structures were engineered based on first-principle calculations and grown using molecular beam epitaxy (MBE). Device design was further optimized using Atlas (Silvaco) TCAD models. Devices were fabricated in a class-100 clean-room using multiple process steps which were optimized for process yield and device performance. This included elaborate process and surface characterization experiments for optimal passivation. Electrical characterizations involving several test procedures were carried out in a cryogenic probe-station. Further modeling and data analysis was done using Matlab and Fortran analysis. \n \nCharacterization: I-V (Agilent 4156B), C-V, 1/f noise, excess noise factor, Bandwidth measurements \nFabrication: wet chemical processes, optical photolithography, PECVD, RIE, Sputtering, e-beam/thermal physical vapor deposition. \nSoftware: Matlab, Atlas (Silvaco), APSYS (Crosslight), AutoCAD, Cadence, Saber, Java, Fortran, C. Research Engineer Reliance Infocomm June 2005  \u2013  July 2006  (1 year 2 months) Mumbai Area, India Developed speech recognition platform to facilitate voice enabled services on mobile telephony using Indian languages. \nDesigned a web based tutorial for protocols related to VOIP. http://www.siptutorial.net/ Research Engineer Reliance Infocomm June 2005  \u2013  July 2006  (1 year 2 months) Mumbai Area, India Developed speech recognition platform to facilitate voice enabled services on mobile telephony using Indian languages. \nDesigned a web based tutorial for protocols related to VOIP. http://www.siptutorial.net/ Summer Research Intern Philips May 2004  \u2013  July 2004  (3 months) Kolkata Area, India Completed a project to analyze the energy consumption across different departments and manufacturing floor and made recommendations to make the operations more energy efficient. Summer Research Intern Philips May 2004  \u2013  July 2004  (3 months) Kolkata Area, India Completed a project to analyze the energy consumption across different departments and manufacturing floor and made recommendations to make the operations more energy efficient. Languages English Bengali Hindi English Bengali Hindi English Bengali Hindi Skills Characterization Photolithography Matlab Simulations Semiconductors C Cadence Photovoltaics Java Data Analysis Device Modeling Statistics Semiconductor Device Semiconductor... Photodiodes JMP AutoCAD Atlas Saber SPICE Design of Experiments Physics R&D Silicon See 9+ \u00a0 \u00a0 See less Skills  Characterization Photolithography Matlab Simulations Semiconductors C Cadence Photovoltaics Java Data Analysis Device Modeling Statistics Semiconductor Device Semiconductor... Photodiodes JMP AutoCAD Atlas Saber SPICE Design of Experiments Physics R&D Silicon See 9+ \u00a0 \u00a0 See less Characterization Photolithography Matlab Simulations Semiconductors C Cadence Photovoltaics Java Data Analysis Device Modeling Statistics Semiconductor Device Semiconductor... Photodiodes JMP AutoCAD Atlas Saber SPICE Design of Experiments Physics R&D Silicon See 9+ \u00a0 \u00a0 See less Characterization Photolithography Matlab Simulations Semiconductors C Cadence Photovoltaics Java Data Analysis Device Modeling Statistics Semiconductor Device Semiconductor... Photodiodes JMP AutoCAD Atlas Saber SPICE Design of Experiments Physics R&D Silicon See 9+ \u00a0 \u00a0 See less Education University of Illinois at Chicago PhD,  Electrical and Computer Engineering , 4.0/4.0 2006  \u2013 2011 Links to PHD Thesis : http://www.amazon.com/Strained-Superlattice-Wavelength-Avalanche-Photodiodes/dp/1243671734 \nhttp://gradworks.umi.com/34/84/3484959.html \n \nGoogle Scholar Profile: http://scholar.google.com/citations?user=o7F4LX4AAAAJ&hl=en Activities and Societies:\u00a0 Member of IEEE ,  Member of Materials Research Society ,  Treasurer at UIC- Bengali Students Association from 2008-2010 Indian Institute of Technology, Kharagpur B.Tech,  Electrical Engineering , 8.83/10.0 2001  \u2013 2005 Activities and Societies:\u00a0 Governor at Bengali Technology Drama Society at IIT Kharagpur from 2004-2005 Ramakrishna Mission Residential College, Narendrapur Higher Secondary (+2),  Science , Statistics , 92% 1999  \u2013 2001 University of Illinois at Chicago PhD,  Electrical and Computer Engineering , 4.0/4.0 2006  \u2013 2011 Links to PHD Thesis : http://www.amazon.com/Strained-Superlattice-Wavelength-Avalanche-Photodiodes/dp/1243671734 \nhttp://gradworks.umi.com/34/84/3484959.html \n \nGoogle Scholar Profile: http://scholar.google.com/citations?user=o7F4LX4AAAAJ&hl=en Activities and Societies:\u00a0 Member of IEEE ,  Member of Materials Research Society ,  Treasurer at UIC- Bengali Students Association from 2008-2010 University of Illinois at Chicago PhD,  Electrical and Computer Engineering , 4.0/4.0 2006  \u2013 2011 Links to PHD Thesis : http://www.amazon.com/Strained-Superlattice-Wavelength-Avalanche-Photodiodes/dp/1243671734 \nhttp://gradworks.umi.com/34/84/3484959.html \n \nGoogle Scholar Profile: http://scholar.google.com/citations?user=o7F4LX4AAAAJ&hl=en Activities and Societies:\u00a0 Member of IEEE ,  Member of Materials Research Society ,  Treasurer at UIC- Bengali Students Association from 2008-2010 University of Illinois at Chicago PhD,  Electrical and Computer Engineering , 4.0/4.0 2006  \u2013 2011 Links to PHD Thesis : http://www.amazon.com/Strained-Superlattice-Wavelength-Avalanche-Photodiodes/dp/1243671734 \nhttp://gradworks.umi.com/34/84/3484959.html \n \nGoogle Scholar Profile: http://scholar.google.com/citations?user=o7F4LX4AAAAJ&hl=en Activities and Societies:\u00a0 Member of IEEE ,  Member of Materials Research Society ,  Treasurer at UIC- Bengali Students Association from 2008-2010 Indian Institute of Technology, Kharagpur B.Tech,  Electrical Engineering , 8.83/10.0 2001  \u2013 2005 Activities and Societies:\u00a0 Governor at Bengali Technology Drama Society at IIT Kharagpur from 2004-2005 Indian Institute of Technology, Kharagpur B.Tech,  Electrical Engineering , 8.83/10.0 2001  \u2013 2005 Activities and Societies:\u00a0 Governor at Bengali Technology Drama Society at IIT Kharagpur from 2004-2005 Indian Institute of Technology, Kharagpur B.Tech,  Electrical Engineering , 8.83/10.0 2001  \u2013 2005 Activities and Societies:\u00a0 Governor at Bengali Technology Drama Society at IIT Kharagpur from 2004-2005 Ramakrishna Mission Residential College, Narendrapur Higher Secondary (+2),  Science , Statistics , 92% 1999  \u2013 2001 Ramakrishna Mission Residential College, Narendrapur Higher Secondary (+2),  Science , Statistics , 92% 1999  \u2013 2001 Ramakrishna Mission Residential College, Narendrapur Higher Secondary (+2),  Science , Statistics , 92% 1999  \u2013 2001 Honors & Awards Additional Honors & Awards 1> Received Provost\u2019s Award, Fall 2010, for outstanding graduate research work. \n2> Received the Chancellor\u2019s Student Service Award 2009-10 for accomplishments in a leadership role within student organizations. \n3> Chicago Consular Corps Scholarship, 2007 \n4> IIT JEE rank 406, WBJEE engineering rank 11, Higher Secondary Examination (West Bengal, India) rank 20. Additional Honors & Awards 1> Received Provost\u2019s Award, Fall 2010, for outstanding graduate research work. \n2> Received the Chancellor\u2019s Student Service Award 2009-10 for accomplishments in a leadership role within student organizations. \n3> Chicago Consular Corps Scholarship, 2007 \n4> IIT JEE rank 406, WBJEE engineering rank 11, Higher Secondary Examination (West Bengal, India) rank 20. Additional Honors & Awards 1> Received Provost\u2019s Award, Fall 2010, for outstanding graduate research work. \n2> Received the Chancellor\u2019s Student Service Award 2009-10 for accomplishments in a leadership role within student organizations. \n3> Chicago Consular Corps Scholarship, 2007 \n4> IIT JEE rank 406, WBJEE engineering rank 11, Higher Secondary Examination (West Bengal, India) rank 20. Additional Honors & Awards 1> Received Provost\u2019s Award, Fall 2010, for outstanding graduate research work. \n2> Received the Chancellor\u2019s Student Service Award 2009-10 for accomplishments in a leadership role within student organizations. \n3> Chicago Consular Corps Scholarship, 2007 \n4> IIT JEE rank 406, WBJEE engineering rank 11, Higher Secondary Examination (West Bengal, India) rank 20. ", "Summary \u2022 10+ years Professional Experiences in the CMOS Device Engineering and Process Integration \n\u2022 Specialty in Device Reliability \n\u2022 Experienced in the Statistical Process/Quality Control and Data analysis. Summary \u2022 10+ years Professional Experiences in the CMOS Device Engineering and Process Integration \n\u2022 Specialty in Device Reliability \n\u2022 Experienced in the Statistical Process/Quality Control and Data analysis. \u2022 10+ years Professional Experiences in the CMOS Device Engineering and Process Integration \n\u2022 Specialty in Device Reliability \n\u2022 Experienced in the Statistical Process/Quality Control and Data analysis. \u2022 10+ years Professional Experiences in the CMOS Device Engineering and Process Integration \n\u2022 Specialty in Device Reliability \n\u2022 Experienced in the Statistical Process/Quality Control and Data analysis. Experience Senior Device Engineer Hynix Semiconductor March 1999  \u2013  July 2006  (7 years 5 months) -. DRAM Cell Transistor Development and optimization Senior Device Engineer Hynix Semiconductor March 1999  \u2013  July 2006  (7 years 5 months) -. DRAM Cell Transistor Development and optimization Senior Device Engineer Hynix Semiconductor March 1999  \u2013  July 2006  (7 years 5 months) -. DRAM Cell Transistor Development and optimization Skills CMOS Silicon Process Integration Device Characterization DRAM MEMS JMP Cadence Simulations Nanotechnology Nanofabrication Semiconductor Device Characterization SPICE RF Semiconductors SoC See 2+ \u00a0 \u00a0 See less Skills  CMOS Silicon Process Integration Device Characterization DRAM MEMS JMP Cadence Simulations Nanotechnology Nanofabrication Semiconductor Device Characterization SPICE RF Semiconductors SoC See 2+ \u00a0 \u00a0 See less CMOS Silicon Process Integration Device Characterization DRAM MEMS JMP Cadence Simulations Nanotechnology Nanofabrication Semiconductor Device Characterization SPICE RF Semiconductors SoC See 2+ \u00a0 \u00a0 See less CMOS Silicon Process Integration Device Characterization DRAM MEMS JMP Cadence Simulations Nanotechnology Nanofabrication Semiconductor Device Characterization SPICE RF Semiconductors SoC See 2+ \u00a0 \u00a0 See less Honors & Awards Additional Honors & Awards -. Hynix Best Engineer Award, 12/2004 \n-. Hynix Best Device Engineer Award in Process Integration &amp; \nDevice group, 12/2005 Additional Honors & Awards -. Hynix Best Engineer Award, 12/2004 \n-. Hynix Best Device Engineer Award in Process Integration &amp; \nDevice group, 12/2005 Additional Honors & Awards -. Hynix Best Engineer Award, 12/2004 \n-. Hynix Best Device Engineer Award in Process Integration &amp; \nDevice group, 12/2005 Additional Honors & Awards -. Hynix Best Engineer Award, 12/2004 \n-. Hynix Best Device Engineer Award in Process Integration &amp; \nDevice group, 12/2005 ", "Summary Expertise in: \n1) Device physics and nanofabrication \n2) Materials characterization \n3) Analog integrated circuit design \n \n- Performed research on two-dimensional crystal materials and devices at Cornell (5 years). \n- Designed analog integrated circuits for NAND flash memories at Samsung Electronics (4 years). Summary Expertise in: \n1) Device physics and nanofabrication \n2) Materials characterization \n3) Analog integrated circuit design \n \n- Performed research on two-dimensional crystal materials and devices at Cornell (5 years). \n- Designed analog integrated circuits for NAND flash memories at Samsung Electronics (4 years). Expertise in: \n1) Device physics and nanofabrication \n2) Materials characterization \n3) Analog integrated circuit design \n \n- Performed research on two-dimensional crystal materials and devices at Cornell (5 years). \n- Designed analog integrated circuits for NAND flash memories at Samsung Electronics (4 years). Expertise in: \n1) Device physics and nanofabrication \n2) Materials characterization \n3) Analog integrated circuit design \n \n- Performed research on two-dimensional crystal materials and devices at Cornell (5 years). \n- Designed analog integrated circuits for NAND flash memories at Samsung Electronics (4 years). Experience Device Engineer Intel Corporation July 2015  \u2013 Present (2 months) Hillsboro, Oregon, USA Developing 14 nm transistors (FinFET) and devices at PTD (Portland Technology Development). Circuit Design Engineer Samsung Electronics August 2005  \u2013  July 2009  (4 years) Hwaseong, Gyeonggi-do, Korea Designed analog integrated circuits for NAND Flash memories. KATUSA Sergeant Republic of Korea Army & U.S. Army June 2000  \u2013  August 2002  (2 years 3 months) Pyeongtaek, Gyeonggi-do, Korea Fulfilled Korean military obligation as a KATUSA (Korean Augmentation to the U.S. Army). Device Engineer Intel Corporation July 2015  \u2013 Present (2 months) Hillsboro, Oregon, USA Developing 14 nm transistors (FinFET) and devices at PTD (Portland Technology Development). Device Engineer Intel Corporation July 2015  \u2013 Present (2 months) Hillsboro, Oregon, USA Developing 14 nm transistors (FinFET) and devices at PTD (Portland Technology Development). Circuit Design Engineer Samsung Electronics August 2005  \u2013  July 2009  (4 years) Hwaseong, Gyeonggi-do, Korea Designed analog integrated circuits for NAND Flash memories. Circuit Design Engineer Samsung Electronics August 2005  \u2013  July 2009  (4 years) Hwaseong, Gyeonggi-do, Korea Designed analog integrated circuits for NAND Flash memories. KATUSA Sergeant Republic of Korea Army & U.S. Army June 2000  \u2013  August 2002  (2 years 3 months) Pyeongtaek, Gyeonggi-do, Korea Fulfilled Korean military obligation as a KATUSA (Korean Augmentation to the U.S. Army). KATUSA Sergeant Republic of Korea Army & U.S. Army June 2000  \u2013  August 2002  (2 years 3 months) Pyeongtaek, Gyeonggi-do, Korea Fulfilled Korean military obligation as a KATUSA (Korean Augmentation to the U.S. Army). Languages   Skills Skills     Education Cornell University Doctor of Philosophy (PhD) Cornell University Doctor of Philosophy (PhD) Cornell University Doctor of Philosophy (PhD) Cornell University Doctor of Philosophy (PhD) Honors & Awards Lester Eastman Fellowship 2015 Irwin Jacobs Fellowship 2010 Cornell Center for Materials Research (CCMR) Fellow Lester Eastman Fellowship 2015 Lester Eastman Fellowship 2015 Lester Eastman Fellowship 2015 Irwin Jacobs Fellowship 2010 Irwin Jacobs Fellowship 2010 Irwin Jacobs Fellowship 2010 Cornell Center for Materials Research (CCMR) Fellow Cornell Center for Materials Research (CCMR) Fellow Cornell Center for Materials Research (CCMR) Fellow "]}