// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_16u_4u_Slice_ap_int_2u_Slice_ap_int_2_2u_Recast_Binary_ap_uint_1_ap_uint_32_ap_uint_8_ThresholdsActivation_32u_4u_2u_ap_int_13_ap_int_2_1_less_equal_ap_int_13_ap_resource_lut_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TDATA,
        in0_V_TVALID,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        out_V_TREADY,
        weights_V_TDATA,
        weights_V_TVALID,
        weights_V_TREADY
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] in0_V_TDATA;
input   in0_V_TVALID;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;
input   out_V_TREADY;
input  [63:0] weights_V_TDATA;
input   weights_V_TVALID;
output   weights_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] threshs_m_thresholds_V_0_0_address0;
reg    threshs_m_thresholds_V_0_0_ce0;
wire   [8:0] threshs_m_thresholds_V_0_0_q0;
wire   [4:0] threshs_m_thresholds_V_0_1_address0;
reg    threshs_m_thresholds_V_0_1_ce0;
wire   [10:0] threshs_m_thresholds_V_0_1_q0;
wire   [4:0] threshs_m_thresholds_V_1_0_address0;
reg    threshs_m_thresholds_V_1_0_ce0;
wire   [11:0] threshs_m_thresholds_V_1_0_q0;
wire   [4:0] threshs_m_thresholds_V_1_1_address0;
reg    threshs_m_thresholds_V_1_1_ce0;
wire   [10:0] threshs_m_thresholds_V_1_1_q0;
wire   [4:0] threshs_m_thresholds_V_2_0_address0;
reg    threshs_m_thresholds_V_2_0_ce0;
wire   [9:0] threshs_m_thresholds_V_2_0_q0;
wire   [4:0] threshs_m_thresholds_V_2_1_address0;
reg    threshs_m_thresholds_V_2_1_ce0;
wire   [9:0] threshs_m_thresholds_V_2_1_q0;
wire   [4:0] threshs_m_thresholds_V_3_0_address0;
reg    threshs_m_thresholds_V_3_0_ce0;
wire   [12:0] threshs_m_thresholds_V_3_0_q0;
wire   [4:0] threshs_m_thresholds_V_3_1_address0;
reg    threshs_m_thresholds_V_3_1_ce0;
wire   [12:0] threshs_m_thresholds_V_3_1_q0;
reg    in0_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln248_fu_1029_p2;
wire   [0:0] icmp_ln252_fu_1038_p2;
reg    out_V_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] icmp_ln289_reg_4748;
reg    weights_V_TDATA_blk_n;
reg   [21:0] i_reg_779;
wire   [21:0] i_1_fu_1023_p2;
reg    ap_predicate_op175_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
wire   [6:0] trunc_ln256_fu_1418_p1;
wire   [12:0] accu_V_0_0_fu_2599_p2;
reg   [12:0] accu_V_0_0_reg_4724;
wire   [12:0] accu_V_0_1_fu_3059_p2;
reg   [12:0] accu_V_0_1_reg_4730;
wire   [12:0] accu_V_0_2_fu_3519_p2;
reg   [12:0] accu_V_0_2_reg_4736;
wire   [12:0] accu_V_0_3_fu_3979_p2;
reg   [12:0] accu_V_0_3_reg_4742;
wire   [0:0] icmp_ln289_fu_3991_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg   [31:0] ap_phi_mux_inElem_phi_fu_793_p146;
wire   [31:0] ap_phi_reg_pp0_iter0_inElem_reg_790;
wire   [31:0] tmp_fu_1267_p74;
wire   [63:0] idxprom2_i_fu_4025_p1;
reg   [12:0] accu_V_0_0_1_fu_344;
reg   [12:0] accu_V_0_1_1_fu_348;
reg   [12:0] accu_V_0_2_1_fu_352;
reg   [12:0] accu_V_0_3_1_fu_356;
reg   [31:0] sf_fu_360;
wire   [31:0] sf_1_fu_3985_p2;
reg   [31:0] inputBuf_V_71_fu_364;
reg   [31:0] inputBuf_V_71_1_fu_368;
reg   [31:0] inputBuf_V_71_2_fu_372;
reg   [31:0] inputBuf_V_71_3_fu_376;
reg   [31:0] inputBuf_V_71_4_fu_380;
reg   [31:0] inputBuf_V_71_5_fu_384;
reg   [31:0] inputBuf_V_71_6_fu_388;
reg   [31:0] inputBuf_V_71_7_fu_392;
reg   [31:0] inputBuf_V_71_8_fu_396;
reg   [31:0] inputBuf_V_71_9_fu_400;
reg   [31:0] inputBuf_V_71_10_fu_404;
reg   [31:0] inputBuf_V_71_11_fu_408;
reg   [31:0] inputBuf_V_71_12_fu_412;
reg   [31:0] inputBuf_V_71_13_fu_416;
reg   [31:0] inputBuf_V_71_14_fu_420;
reg   [31:0] inputBuf_V_71_15_fu_424;
reg   [31:0] inputBuf_V_71_16_fu_428;
reg   [31:0] inputBuf_V_71_17_fu_432;
reg   [31:0] inputBuf_V_71_18_fu_436;
reg   [31:0] inputBuf_V_71_19_fu_440;
reg   [31:0] inputBuf_V_71_20_fu_444;
reg   [31:0] inputBuf_V_71_21_fu_448;
reg   [31:0] inputBuf_V_71_22_fu_452;
reg   [31:0] inputBuf_V_71_23_fu_456;
reg   [31:0] inputBuf_V_71_24_fu_460;
reg   [31:0] inputBuf_V_71_25_fu_464;
reg   [31:0] inputBuf_V_71_26_fu_468;
reg   [31:0] inputBuf_V_71_27_fu_472;
reg   [31:0] inputBuf_V_71_28_fu_476;
reg   [31:0] inputBuf_V_71_29_fu_480;
reg   [31:0] inputBuf_V_71_30_fu_484;
reg   [31:0] inputBuf_V_71_31_fu_488;
reg   [31:0] inputBuf_V_71_32_fu_492;
reg   [31:0] inputBuf_V_71_33_fu_496;
reg   [31:0] inputBuf_V_71_34_fu_500;
reg   [31:0] inputBuf_V_71_35_fu_504;
reg   [31:0] inputBuf_V_71_36_fu_508;
reg   [31:0] inputBuf_V_71_37_fu_512;
reg   [31:0] inputBuf_V_71_38_fu_516;
reg   [31:0] inputBuf_V_71_39_fu_520;
reg   [31:0] inputBuf_V_71_40_fu_524;
reg   [31:0] inputBuf_V_71_41_fu_528;
reg   [31:0] inputBuf_V_71_42_fu_532;
reg   [31:0] inputBuf_V_71_43_fu_536;
reg   [31:0] inputBuf_V_71_44_fu_540;
reg   [31:0] inputBuf_V_71_45_fu_544;
reg   [31:0] inputBuf_V_71_46_fu_548;
reg   [31:0] inputBuf_V_71_47_fu_552;
reg   [31:0] inputBuf_V_71_48_fu_556;
reg   [31:0] inputBuf_V_71_49_fu_560;
reg   [31:0] inputBuf_V_71_50_fu_564;
reg   [31:0] inputBuf_V_71_51_fu_568;
reg   [31:0] inputBuf_V_71_52_fu_572;
reg   [31:0] inputBuf_V_71_53_fu_576;
reg   [31:0] inputBuf_V_71_54_fu_580;
reg   [31:0] inputBuf_V_71_55_fu_584;
reg   [31:0] inputBuf_V_71_56_fu_588;
reg   [31:0] inputBuf_V_71_57_fu_592;
reg   [31:0] inputBuf_V_71_58_fu_596;
reg   [31:0] inputBuf_V_71_59_fu_600;
reg   [31:0] inputBuf_V_71_60_fu_604;
reg   [31:0] inputBuf_V_71_61_fu_608;
reg   [31:0] inputBuf_V_71_62_fu_612;
reg   [31:0] inputBuf_V_71_63_fu_616;
reg   [31:0] inputBuf_V_71_64_fu_620;
reg   [31:0] inputBuf_V_71_65_fu_624;
reg   [31:0] inputBuf_V_71_66_fu_628;
reg   [31:0] inputBuf_V_71_67_fu_632;
reg   [31:0] inputBuf_V_71_68_fu_636;
reg   [31:0] inputBuf_V_71_69_fu_640;
reg   [31:0] inputBuf_V_71_70_fu_644;
reg   [31:0] inputBuf_V_71_71_fu_648;
reg   [31:0] nf_2_fu_652;
wire   [31:0] select_ln301_fu_4049_p3;
reg    ap_block_pp0_stage0_01001;
wire   [6:0] tmp_fu_1267_p73;
wire   [0:0] icmp_ln271_fu_1797_p2;
wire   [1:0] trunc_ln674_1_fu_1959_p1;
wire  signed [2:0] rhs_0_0_fu_1963_p1;
wire   [0:0] trunc_ln674_fu_1835_p1;
wire   [2:0] sub_ln1347_fu_1967_p2;
wire   [2:0] select_ln89_fu_1973_p3;
wire   [1:0] arg_V_read_assign_1_fu_1985_p4;
wire  signed [2:0] rhs_0_1_fu_1995_p1;
wire   [0:0] wgt_m_val_1_M_elems_V_fu_1839_p3;
wire   [2:0] sub_ln1347_1_fu_1999_p2;
wire   [2:0] select_ln89_1_fu_2005_p3;
wire   [1:0] arg_V_read_assign_2_fu_2017_p4;
wire  signed [2:0] rhs_0_2_fu_2027_p1;
wire   [0:0] wgt_m_val_2_M_elems_V_fu_1847_p3;
wire   [2:0] sub_ln1347_2_fu_2031_p2;
wire   [2:0] select_ln89_2_fu_2037_p3;
wire   [1:0] arg_V_read_assign_3_fu_2049_p4;
wire  signed [2:0] rhs_0_3_fu_2059_p1;
wire   [0:0] wgt_m_val_3_M_elems_V_fu_1855_p3;
wire   [2:0] sub_ln1347_3_fu_2063_p2;
wire   [2:0] select_ln89_3_fu_2069_p3;
wire   [1:0] arg_V_read_assign_4_fu_2081_p4;
wire  signed [2:0] rhs_0_4_fu_2091_p1;
wire   [0:0] wgt_m_val_4_M_elems_V_fu_1863_p3;
wire   [2:0] sub_ln1347_4_fu_2095_p2;
wire   [2:0] select_ln89_4_fu_2101_p3;
wire   [1:0] arg_V_read_assign_5_fu_2113_p4;
wire  signed [2:0] rhs_0_5_fu_2123_p1;
wire   [0:0] wgt_m_val_5_M_elems_V_fu_1871_p3;
wire   [2:0] sub_ln1347_5_fu_2127_p2;
wire   [2:0] select_ln89_5_fu_2133_p3;
wire   [1:0] arg_V_read_assign_6_fu_2145_p4;
wire  signed [2:0] rhs_0_6_fu_2155_p1;
wire   [0:0] wgt_m_val_6_M_elems_V_fu_1879_p3;
wire   [2:0] sub_ln1347_6_fu_2159_p2;
wire   [2:0] select_ln89_6_fu_2165_p3;
wire   [1:0] arg_V_read_assign_7_fu_2177_p4;
wire  signed [2:0] rhs_0_7_fu_2187_p1;
wire   [0:0] wgt_m_val_7_M_elems_V_fu_1887_p3;
wire   [2:0] sub_ln1347_7_fu_2191_p2;
wire   [2:0] select_ln89_7_fu_2197_p3;
wire   [1:0] arg_V_read_assign_8_fu_2209_p4;
wire  signed [2:0] rhs_0_8_fu_2219_p1;
wire   [0:0] wgt_m_val_8_M_elems_V_fu_1895_p3;
wire   [2:0] sub_ln1347_8_fu_2223_p2;
wire   [2:0] select_ln89_8_fu_2229_p3;
wire   [1:0] arg_V_read_assign_9_fu_2241_p4;
wire  signed [2:0] rhs_0_9_fu_2251_p1;
wire   [0:0] wgt_m_val_9_M_elems_V_fu_1903_p3;
wire   [2:0] sub_ln1347_9_fu_2255_p2;
wire   [2:0] select_ln89_9_fu_2261_p3;
wire   [1:0] arg_V_read_assign_s_fu_2273_p4;
wire  signed [2:0] rhs_0_10_fu_2283_p1;
wire   [0:0] wgt_m_val_10_M_elems_V_fu_1911_p3;
wire   [2:0] sub_ln1347_10_fu_2287_p2;
wire   [2:0] select_ln89_10_fu_2293_p3;
wire   [1:0] arg_V_read_assign_10_fu_2305_p4;
wire  signed [2:0] rhs_0_11_fu_2315_p1;
wire   [0:0] wgt_m_val_11_M_elems_V_fu_1919_p3;
wire   [2:0] sub_ln1347_11_fu_2319_p2;
wire   [2:0] select_ln89_11_fu_2325_p3;
wire   [1:0] arg_V_read_assign_11_fu_2337_p4;
wire  signed [2:0] rhs_0_12_fu_2347_p1;
wire   [0:0] wgt_m_val_12_M_elems_V_fu_1927_p3;
wire   [2:0] sub_ln1347_12_fu_2351_p2;
wire   [2:0] select_ln89_12_fu_2357_p3;
wire   [1:0] arg_V_read_assign_12_fu_2369_p4;
wire  signed [2:0] rhs_0_13_fu_2379_p1;
wire   [0:0] wgt_m_val_13_M_elems_V_fu_1935_p3;
wire   [2:0] sub_ln1347_13_fu_2383_p2;
wire   [2:0] select_ln89_13_fu_2389_p3;
wire   [1:0] arg_V_read_assign_13_fu_2401_p4;
wire  signed [2:0] rhs_0_14_fu_2411_p1;
wire   [0:0] wgt_m_val_14_M_elems_V_fu_1943_p3;
wire   [2:0] sub_ln1347_14_fu_2415_p2;
wire   [2:0] select_ln89_14_fu_2421_p3;
wire   [1:0] arg_V_read_assign_14_fu_2433_p4;
wire  signed [2:0] rhs_0_15_fu_2443_p1;
wire   [0:0] wgt_m_val_15_M_elems_V_fu_1951_p3;
wire   [2:0] sub_ln1347_15_fu_2447_p2;
wire   [2:0] select_ln89_15_fu_2453_p3;
wire   [12:0] select_ln271_3_fu_1827_p3;
wire  signed [12:0] sext_ln691_fu_2397_p1;
wire  signed [3:0] sext_ln674_13_fu_2429_p1;
wire  signed [3:0] sext_ln674_12_fu_2365_p1;
wire   [3:0] add_ln691_1_fu_2471_p2;
wire  signed [12:0] sext_ln691_2_fu_2477_p1;
wire   [12:0] add_ln691_fu_2465_p2;
wire  signed [3:0] sext_ln674_11_fu_2333_p1;
wire  signed [3:0] sext_ln674_8_fu_2237_p1;
wire   [3:0] add_ln691_3_fu_2487_p2;
wire  signed [3:0] sext_ln674_7_fu_2205_p1;
wire  signed [3:0] sext_ln674_10_fu_2301_p1;
wire   [3:0] add_ln691_4_fu_2497_p2;
wire  signed [4:0] sext_ln691_4_fu_2503_p1;
wire  signed [4:0] sext_ln691_3_fu_2493_p1;
wire   [4:0] add_ln691_5_fu_2507_p2;
wire  signed [12:0] sext_ln691_5_fu_2513_p1;
wire   [12:0] add_ln691_2_fu_2481_p2;
wire  signed [3:0] sext_ln674_9_fu_2269_p1;
wire  signed [3:0] sext_ln674_fu_1981_p1;
wire   [3:0] add_ln691_7_fu_2523_p2;
wire  signed [3:0] sext_ln674_2_fu_2045_p1;
wire  signed [3:0] sext_ln674_1_fu_2013_p1;
wire   [3:0] add_ln691_8_fu_2533_p2;
wire  signed [4:0] sext_ln691_7_fu_2539_p1;
wire  signed [4:0] sext_ln691_6_fu_2529_p1;
wire   [4:0] add_ln691_9_fu_2543_p2;
wire  signed [3:0] sext_ln674_4_fu_2109_p1;
wire  signed [3:0] sext_ln674_3_fu_2077_p1;
wire   [3:0] add_ln691_10_fu_2553_p2;
wire  signed [3:0] sext_ln674_5_fu_2141_p1;
wire  signed [3:0] sext_ln691_1_fu_2461_p1;
wire   [3:0] add_ln691_11_fu_2563_p2;
wire  signed [3:0] sext_ln674_6_fu_2173_p1;
wire   [3:0] add_ln691_12_fu_2569_p2;
wire  signed [4:0] sext_ln691_10_fu_2575_p1;
wire  signed [4:0] sext_ln691_9_fu_2559_p1;
wire   [4:0] add_ln691_13_fu_2579_p2;
wire  signed [5:0] sext_ln691_11_fu_2585_p1;
wire  signed [5:0] sext_ln691_8_fu_2549_p1;
wire   [5:0] add_ln691_14_fu_2589_p2;
wire  signed [12:0] sext_ln691_12_fu_2595_p1;
wire   [12:0] add_ln691_6_fu_2517_p2;
wire   [0:0] tmp_18_fu_2605_p3;
wire   [2:0] select_ln89_16_fu_2733_p3;
wire   [0:0] wgt_m_val_1_M_elems_V_1_fu_2613_p3;
wire   [2:0] select_ln89_17_fu_2745_p3;
wire   [0:0] wgt_m_val_2_M_elems_V_1_fu_2621_p3;
wire   [2:0] select_ln89_18_fu_2757_p3;
wire   [0:0] wgt_m_val_3_M_elems_V_1_fu_2629_p3;
wire   [2:0] select_ln89_19_fu_2769_p3;
wire   [0:0] wgt_m_val_4_M_elems_V_1_fu_2637_p3;
wire   [2:0] select_ln89_20_fu_2781_p3;
wire   [0:0] wgt_m_val_5_M_elems_V_1_fu_2645_p3;
wire   [2:0] select_ln89_21_fu_2793_p3;
wire   [0:0] wgt_m_val_6_M_elems_V_1_fu_2653_p3;
wire   [2:0] select_ln89_22_fu_2805_p3;
wire   [0:0] wgt_m_val_7_M_elems_V_1_fu_2661_p3;
wire   [2:0] select_ln89_23_fu_2817_p3;
wire   [0:0] wgt_m_val_8_M_elems_V_1_fu_2669_p3;
wire   [2:0] select_ln89_24_fu_2829_p3;
wire   [0:0] wgt_m_val_9_M_elems_V_1_fu_2677_p3;
wire   [2:0] select_ln89_25_fu_2841_p3;
wire   [0:0] wgt_m_val_10_M_elems_V_1_fu_2685_p3;
wire   [2:0] select_ln89_26_fu_2853_p3;
wire   [0:0] wgt_m_val_11_M_elems_V_1_fu_2693_p3;
wire   [2:0] select_ln89_27_fu_2865_p3;
wire   [0:0] wgt_m_val_12_M_elems_V_1_fu_2701_p3;
wire   [2:0] select_ln89_28_fu_2877_p3;
wire   [0:0] wgt_m_val_13_M_elems_V_1_fu_2709_p3;
wire   [2:0] select_ln89_29_fu_2889_p3;
wire   [0:0] wgt_m_val_14_M_elems_V_1_fu_2717_p3;
wire   [2:0] select_ln89_30_fu_2901_p3;
wire   [0:0] wgt_m_val_15_M_elems_V_1_fu_2725_p3;
wire   [2:0] select_ln89_31_fu_2913_p3;
wire   [12:0] select_ln271_2_fu_1819_p3;
wire  signed [12:0] sext_ln691_13_fu_2897_p1;
wire  signed [3:0] sext_ln89_13_fu_2909_p1;
wire  signed [3:0] sext_ln89_12_fu_2885_p1;
wire   [3:0] add_ln691_17_fu_2931_p2;
wire  signed [12:0] sext_ln691_15_fu_2937_p1;
wire   [12:0] add_ln691_16_fu_2925_p2;
wire  signed [3:0] sext_ln89_11_fu_2873_p1;
wire  signed [3:0] sext_ln89_8_fu_2837_p1;
wire   [3:0] add_ln691_19_fu_2947_p2;
wire  signed [3:0] sext_ln89_7_fu_2825_p1;
wire  signed [3:0] sext_ln89_10_fu_2861_p1;
wire   [3:0] add_ln691_20_fu_2957_p2;
wire  signed [4:0] sext_ln691_17_fu_2963_p1;
wire  signed [4:0] sext_ln691_16_fu_2953_p1;
wire   [4:0] add_ln691_21_fu_2967_p2;
wire  signed [12:0] sext_ln691_18_fu_2973_p1;
wire   [12:0] add_ln691_18_fu_2941_p2;
wire  signed [3:0] sext_ln89_9_fu_2849_p1;
wire  signed [3:0] sext_ln89_fu_2741_p1;
wire   [3:0] add_ln691_23_fu_2983_p2;
wire  signed [3:0] sext_ln89_2_fu_2765_p1;
wire  signed [3:0] sext_ln89_1_fu_2753_p1;
wire   [3:0] add_ln691_24_fu_2993_p2;
wire  signed [4:0] sext_ln691_20_fu_2999_p1;
wire  signed [4:0] sext_ln691_19_fu_2989_p1;
wire   [4:0] add_ln691_25_fu_3003_p2;
wire  signed [3:0] sext_ln89_4_fu_2789_p1;
wire  signed [3:0] sext_ln89_3_fu_2777_p1;
wire   [3:0] add_ln691_26_fu_3013_p2;
wire  signed [3:0] sext_ln89_5_fu_2801_p1;
wire  signed [3:0] sext_ln691_14_fu_2921_p1;
wire   [3:0] add_ln691_27_fu_3023_p2;
wire  signed [3:0] sext_ln89_6_fu_2813_p1;
wire   [3:0] add_ln691_28_fu_3029_p2;
wire  signed [4:0] sext_ln691_23_fu_3035_p1;
wire  signed [4:0] sext_ln691_22_fu_3019_p1;
wire   [4:0] add_ln691_29_fu_3039_p2;
wire  signed [5:0] sext_ln691_24_fu_3045_p1;
wire  signed [5:0] sext_ln691_21_fu_3009_p1;
wire   [5:0] add_ln691_30_fu_3049_p2;
wire  signed [12:0] sext_ln691_25_fu_3055_p1;
wire   [12:0] add_ln691_22_fu_2977_p2;
wire   [0:0] tmp_34_fu_3065_p3;
wire   [2:0] select_ln89_32_fu_3193_p3;
wire   [0:0] wgt_m_val_1_M_elems_V_2_fu_3073_p3;
wire   [2:0] select_ln89_33_fu_3205_p3;
wire   [0:0] wgt_m_val_2_M_elems_V_2_fu_3081_p3;
wire   [2:0] select_ln89_34_fu_3217_p3;
wire   [0:0] wgt_m_val_3_M_elems_V_2_fu_3089_p3;
wire   [2:0] select_ln89_35_fu_3229_p3;
wire   [0:0] wgt_m_val_4_M_elems_V_2_fu_3097_p3;
wire   [2:0] select_ln89_36_fu_3241_p3;
wire   [0:0] wgt_m_val_5_M_elems_V_2_fu_3105_p3;
wire   [2:0] select_ln89_37_fu_3253_p3;
wire   [0:0] wgt_m_val_6_M_elems_V_2_fu_3113_p3;
wire   [2:0] select_ln89_38_fu_3265_p3;
wire   [0:0] wgt_m_val_7_M_elems_V_2_fu_3121_p3;
wire   [2:0] select_ln89_39_fu_3277_p3;
wire   [0:0] wgt_m_val_8_M_elems_V_2_fu_3129_p3;
wire   [2:0] select_ln89_40_fu_3289_p3;
wire   [0:0] wgt_m_val_9_M_elems_V_2_fu_3137_p3;
wire   [2:0] select_ln89_41_fu_3301_p3;
wire   [0:0] wgt_m_val_10_M_elems_V_2_fu_3145_p3;
wire   [2:0] select_ln89_42_fu_3313_p3;
wire   [0:0] wgt_m_val_11_M_elems_V_2_fu_3153_p3;
wire   [2:0] select_ln89_43_fu_3325_p3;
wire   [0:0] wgt_m_val_12_M_elems_V_2_fu_3161_p3;
wire   [2:0] select_ln89_44_fu_3337_p3;
wire   [0:0] wgt_m_val_13_M_elems_V_2_fu_3169_p3;
wire   [2:0] select_ln89_45_fu_3349_p3;
wire   [0:0] wgt_m_val_14_M_elems_V_2_fu_3177_p3;
wire   [2:0] select_ln89_46_fu_3361_p3;
wire   [0:0] wgt_m_val_15_M_elems_V_2_fu_3185_p3;
wire   [2:0] select_ln89_47_fu_3373_p3;
wire   [12:0] select_ln271_1_fu_1811_p3;
wire  signed [12:0] sext_ln691_26_fu_3357_p1;
wire  signed [3:0] sext_ln89_27_fu_3369_p1;
wire  signed [3:0] sext_ln89_26_fu_3345_p1;
wire   [3:0] add_ln691_33_fu_3391_p2;
wire  signed [12:0] sext_ln691_28_fu_3397_p1;
wire   [12:0] add_ln691_32_fu_3385_p2;
wire  signed [3:0] sext_ln89_25_fu_3333_p1;
wire  signed [3:0] sext_ln89_22_fu_3297_p1;
wire   [3:0] add_ln691_35_fu_3407_p2;
wire  signed [3:0] sext_ln89_21_fu_3285_p1;
wire  signed [3:0] sext_ln89_24_fu_3321_p1;
wire   [3:0] add_ln691_36_fu_3417_p2;
wire  signed [4:0] sext_ln691_30_fu_3423_p1;
wire  signed [4:0] sext_ln691_29_fu_3413_p1;
wire   [4:0] add_ln691_37_fu_3427_p2;
wire  signed [12:0] sext_ln691_31_fu_3433_p1;
wire   [12:0] add_ln691_34_fu_3401_p2;
wire  signed [3:0] sext_ln89_23_fu_3309_p1;
wire  signed [3:0] sext_ln89_14_fu_3201_p1;
wire   [3:0] add_ln691_39_fu_3443_p2;
wire  signed [3:0] sext_ln89_16_fu_3225_p1;
wire  signed [3:0] sext_ln89_15_fu_3213_p1;
wire   [3:0] add_ln691_40_fu_3453_p2;
wire  signed [4:0] sext_ln691_33_fu_3459_p1;
wire  signed [4:0] sext_ln691_32_fu_3449_p1;
wire   [4:0] add_ln691_41_fu_3463_p2;
wire  signed [3:0] sext_ln89_18_fu_3249_p1;
wire  signed [3:0] sext_ln89_17_fu_3237_p1;
wire   [3:0] add_ln691_42_fu_3473_p2;
wire  signed [3:0] sext_ln89_19_fu_3261_p1;
wire  signed [3:0] sext_ln691_27_fu_3381_p1;
wire   [3:0] add_ln691_43_fu_3483_p2;
wire  signed [3:0] sext_ln89_20_fu_3273_p1;
wire   [3:0] add_ln691_44_fu_3489_p2;
wire  signed [4:0] sext_ln691_36_fu_3495_p1;
wire  signed [4:0] sext_ln691_35_fu_3479_p1;
wire   [4:0] add_ln691_45_fu_3499_p2;
wire  signed [5:0] sext_ln691_37_fu_3505_p1;
wire  signed [5:0] sext_ln691_34_fu_3469_p1;
wire   [5:0] add_ln691_46_fu_3509_p2;
wire  signed [12:0] sext_ln691_38_fu_3515_p1;
wire   [12:0] add_ln691_38_fu_3437_p2;
wire   [0:0] tmp_50_fu_3525_p3;
wire   [2:0] select_ln89_48_fu_3653_p3;
wire   [0:0] wgt_m_val_1_M_elems_V_3_fu_3533_p3;
wire   [2:0] select_ln89_49_fu_3665_p3;
wire   [0:0] wgt_m_val_2_M_elems_V_3_fu_3541_p3;
wire   [2:0] select_ln89_50_fu_3677_p3;
wire   [0:0] wgt_m_val_3_M_elems_V_3_fu_3549_p3;
wire   [2:0] select_ln89_51_fu_3689_p3;
wire   [0:0] wgt_m_val_4_M_elems_V_3_fu_3557_p3;
wire   [2:0] select_ln89_52_fu_3701_p3;
wire   [0:0] wgt_m_val_5_M_elems_V_3_fu_3565_p3;
wire   [2:0] select_ln89_53_fu_3713_p3;
wire   [0:0] wgt_m_val_6_M_elems_V_3_fu_3573_p3;
wire   [2:0] select_ln89_54_fu_3725_p3;
wire   [0:0] wgt_m_val_7_M_elems_V_3_fu_3581_p3;
wire   [2:0] select_ln89_55_fu_3737_p3;
wire   [0:0] wgt_m_val_8_M_elems_V_3_fu_3589_p3;
wire   [2:0] select_ln89_56_fu_3749_p3;
wire   [0:0] wgt_m_val_9_M_elems_V_3_fu_3597_p3;
wire   [2:0] select_ln89_57_fu_3761_p3;
wire   [0:0] wgt_m_val_10_M_elems_V_3_fu_3605_p3;
wire   [2:0] select_ln89_58_fu_3773_p3;
wire   [0:0] wgt_m_val_11_M_elems_V_3_fu_3613_p3;
wire   [2:0] select_ln89_59_fu_3785_p3;
wire   [0:0] wgt_m_val_12_M_elems_V_3_fu_3621_p3;
wire   [2:0] select_ln89_60_fu_3797_p3;
wire   [0:0] wgt_m_val_13_M_elems_V_3_fu_3629_p3;
wire   [2:0] select_ln89_61_fu_3809_p3;
wire   [0:0] wgt_m_val_14_M_elems_V_3_fu_3637_p3;
wire   [2:0] select_ln89_62_fu_3821_p3;
wire   [0:0] wgt_m_val_15_M_elems_V_3_fu_3645_p3;
wire   [2:0] select_ln89_63_fu_3833_p3;
wire   [12:0] select_ln271_fu_1803_p3;
wire  signed [12:0] sext_ln691_39_fu_3817_p1;
wire  signed [3:0] sext_ln89_41_fu_3829_p1;
wire  signed [3:0] sext_ln89_40_fu_3805_p1;
wire   [3:0] add_ln691_49_fu_3851_p2;
wire  signed [12:0] sext_ln691_41_fu_3857_p1;
wire   [12:0] add_ln691_48_fu_3845_p2;
wire  signed [3:0] sext_ln89_39_fu_3793_p1;
wire  signed [3:0] sext_ln89_36_fu_3757_p1;
wire   [3:0] add_ln691_51_fu_3867_p2;
wire  signed [3:0] sext_ln89_35_fu_3745_p1;
wire  signed [3:0] sext_ln89_38_fu_3781_p1;
wire   [3:0] add_ln691_52_fu_3877_p2;
wire  signed [4:0] sext_ln691_43_fu_3883_p1;
wire  signed [4:0] sext_ln691_42_fu_3873_p1;
wire   [4:0] add_ln691_53_fu_3887_p2;
wire  signed [12:0] sext_ln691_44_fu_3893_p1;
wire   [12:0] add_ln691_50_fu_3861_p2;
wire  signed [3:0] sext_ln89_37_fu_3769_p1;
wire  signed [3:0] sext_ln89_28_fu_3661_p1;
wire   [3:0] add_ln691_55_fu_3903_p2;
wire  signed [3:0] sext_ln89_30_fu_3685_p1;
wire  signed [3:0] sext_ln89_29_fu_3673_p1;
wire   [3:0] add_ln691_56_fu_3913_p2;
wire  signed [4:0] sext_ln691_46_fu_3919_p1;
wire  signed [4:0] sext_ln691_45_fu_3909_p1;
wire   [4:0] add_ln691_57_fu_3923_p2;
wire  signed [3:0] sext_ln89_32_fu_3709_p1;
wire  signed [3:0] sext_ln89_31_fu_3697_p1;
wire   [3:0] add_ln691_58_fu_3933_p2;
wire  signed [3:0] sext_ln89_33_fu_3721_p1;
wire  signed [3:0] sext_ln691_40_fu_3841_p1;
wire   [3:0] add_ln691_59_fu_3943_p2;
wire  signed [3:0] sext_ln89_34_fu_3733_p1;
wire   [3:0] add_ln691_60_fu_3949_p2;
wire  signed [4:0] sext_ln691_49_fu_3955_p1;
wire  signed [4:0] sext_ln691_48_fu_3939_p1;
wire   [4:0] add_ln691_61_fu_3959_p2;
wire  signed [5:0] sext_ln691_50_fu_3965_p1;
wire  signed [5:0] sext_ln691_47_fu_3929_p1;
wire   [5:0] add_ln691_62_fu_3969_p2;
wire  signed [12:0] sext_ln691_51_fu_3975_p1;
wire   [12:0] add_ln691_54_fu_3897_p2;
wire   [31:0] nf_fu_4037_p2;
wire   [0:0] icmp_ln301_fu_4043_p2;
wire  signed [12:0] sext_ln890_fu_4062_p1;
wire   [0:0] result_V_fu_4066_p2;
wire  signed [12:0] sext_ln890_1_fu_4079_p1;
wire   [0:0] icmp_ln890_fu_4083_p2;
wire   [0:0] xor_ln890_fu_4088_p2;
wire   [1:0] select_ln183_fu_4071_p3;
wire   [1:0] zext_ln691_fu_4094_p1;
wire  signed [12:0] sext_ln890_2_fu_4104_p1;
wire   [0:0] result_V_2_fu_4108_p2;
wire  signed [12:0] sext_ln890_3_fu_4121_p1;
wire   [0:0] icmp_ln890_1_fu_4125_p2;
wire   [0:0] xor_ln890_1_fu_4130_p2;
wire   [1:0] select_ln183_1_fu_4113_p3;
wire   [1:0] zext_ln691_1_fu_4136_p1;
wire  signed [12:0] sext_ln890_4_fu_4146_p1;
wire   [0:0] result_V_4_fu_4150_p2;
wire  signed [12:0] sext_ln890_5_fu_4163_p1;
wire   [0:0] icmp_ln890_2_fu_4167_p2;
wire   [0:0] xor_ln890_2_fu_4172_p2;
wire   [1:0] select_ln183_2_fu_4155_p3;
wire   [1:0] zext_ln691_2_fu_4178_p1;
wire   [0:0] result_V_6_fu_4188_p2;
wire   [0:0] icmp_ln890_3_fu_4201_p2;
wire   [0:0] xor_ln890_3_fu_4206_p2;
wire   [1:0] select_ln183_3_fu_4193_p3;
wire   [1:0] zext_ln691_3_fu_4212_p1;
wire   [1:0] result_V_7_fu_4216_p2;
wire   [1:0] result_V_5_fu_4182_p2;
wire   [1:0] result_V_3_fu_4140_p2;
wire   [1:0] result_V_1_fu_4098_p2;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_16u_4u_Slice_ap_int_2u_Slice_abkb #(
    .DataWidth( 9 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_0_0_address0),
    .ce0(threshs_m_thresholds_V_0_0_ce0),
    .q0(threshs_m_thresholds_V_0_0_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_16u_4u_Slice_ap_int_2u_Slice_acud #(
    .DataWidth( 11 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_V_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_0_1_address0),
    .ce0(threshs_m_thresholds_V_0_1_ce0),
    .q0(threshs_m_thresholds_V_0_1_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_16u_4u_Slice_ap_int_2u_Slice_adEe #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_1_0_address0),
    .ce0(threshs_m_thresholds_V_1_0_ce0),
    .q0(threshs_m_thresholds_V_1_0_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_16u_4u_Slice_ap_int_2u_Slice_aeOg #(
    .DataWidth( 11 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_1_1_address0),
    .ce0(threshs_m_thresholds_V_1_1_ce0),
    .q0(threshs_m_thresholds_V_1_1_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_16u_4u_Slice_ap_int_2u_Slice_afYi #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_V_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_2_0_address0),
    .ce0(threshs_m_thresholds_V_2_0_ce0),
    .q0(threshs_m_thresholds_V_2_0_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_16u_4u_Slice_ap_int_2u_Slice_ag8j #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_V_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_2_1_address0),
    .ce0(threshs_m_thresholds_V_2_1_ce0),
    .q0(threshs_m_thresholds_V_2_1_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_16u_4u_Slice_ap_int_2u_Slice_ahbi #(
    .DataWidth( 13 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_V_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_3_0_address0),
    .ce0(threshs_m_thresholds_V_3_0_ce0),
    .q0(threshs_m_thresholds_V_3_0_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_16u_4u_Slice_ap_int_2u_Slice_aibs #(
    .DataWidth( 13 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_V_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_3_1_address0),
    .ce0(threshs_m_thresholds_V_3_1_ce0),
    .q0(threshs_m_thresholds_V_3_1_q0)
);

StreamingFCLayer_Batch_3_mux_727_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mux_727_32_1_1_U1(
    .din0(inputBuf_V_71_fu_364),
    .din1(inputBuf_V_71_1_fu_368),
    .din2(inputBuf_V_71_2_fu_372),
    .din3(inputBuf_V_71_3_fu_376),
    .din4(inputBuf_V_71_4_fu_380),
    .din5(inputBuf_V_71_5_fu_384),
    .din6(inputBuf_V_71_6_fu_388),
    .din7(inputBuf_V_71_7_fu_392),
    .din8(inputBuf_V_71_8_fu_396),
    .din9(inputBuf_V_71_9_fu_400),
    .din10(inputBuf_V_71_10_fu_404),
    .din11(inputBuf_V_71_11_fu_408),
    .din12(inputBuf_V_71_12_fu_412),
    .din13(inputBuf_V_71_13_fu_416),
    .din14(inputBuf_V_71_14_fu_420),
    .din15(inputBuf_V_71_15_fu_424),
    .din16(inputBuf_V_71_16_fu_428),
    .din17(inputBuf_V_71_17_fu_432),
    .din18(inputBuf_V_71_18_fu_436),
    .din19(inputBuf_V_71_19_fu_440),
    .din20(inputBuf_V_71_20_fu_444),
    .din21(inputBuf_V_71_21_fu_448),
    .din22(inputBuf_V_71_22_fu_452),
    .din23(inputBuf_V_71_23_fu_456),
    .din24(inputBuf_V_71_24_fu_460),
    .din25(inputBuf_V_71_25_fu_464),
    .din26(inputBuf_V_71_26_fu_468),
    .din27(inputBuf_V_71_27_fu_472),
    .din28(inputBuf_V_71_28_fu_476),
    .din29(inputBuf_V_71_29_fu_480),
    .din30(inputBuf_V_71_30_fu_484),
    .din31(inputBuf_V_71_31_fu_488),
    .din32(inputBuf_V_71_32_fu_492),
    .din33(inputBuf_V_71_33_fu_496),
    .din34(inputBuf_V_71_34_fu_500),
    .din35(inputBuf_V_71_35_fu_504),
    .din36(inputBuf_V_71_36_fu_508),
    .din37(inputBuf_V_71_37_fu_512),
    .din38(inputBuf_V_71_38_fu_516),
    .din39(inputBuf_V_71_39_fu_520),
    .din40(inputBuf_V_71_40_fu_524),
    .din41(inputBuf_V_71_41_fu_528),
    .din42(inputBuf_V_71_42_fu_532),
    .din43(inputBuf_V_71_43_fu_536),
    .din44(inputBuf_V_71_44_fu_540),
    .din45(inputBuf_V_71_45_fu_544),
    .din46(inputBuf_V_71_46_fu_548),
    .din47(inputBuf_V_71_47_fu_552),
    .din48(inputBuf_V_71_48_fu_556),
    .din49(inputBuf_V_71_49_fu_560),
    .din50(inputBuf_V_71_50_fu_564),
    .din51(inputBuf_V_71_51_fu_568),
    .din52(inputBuf_V_71_52_fu_572),
    .din53(inputBuf_V_71_53_fu_576),
    .din54(inputBuf_V_71_54_fu_580),
    .din55(inputBuf_V_71_55_fu_584),
    .din56(inputBuf_V_71_56_fu_588),
    .din57(inputBuf_V_71_57_fu_592),
    .din58(inputBuf_V_71_58_fu_596),
    .din59(inputBuf_V_71_59_fu_600),
    .din60(inputBuf_V_71_60_fu_604),
    .din61(inputBuf_V_71_61_fu_608),
    .din62(inputBuf_V_71_62_fu_612),
    .din63(inputBuf_V_71_63_fu_616),
    .din64(inputBuf_V_71_64_fu_620),
    .din65(inputBuf_V_71_65_fu_624),
    .din66(inputBuf_V_71_66_fu_628),
    .din67(inputBuf_V_71_67_fu_632),
    .din68(inputBuf_V_71_68_fu_636),
    .din69(inputBuf_V_71_69_fu_640),
    .din70(inputBuf_V_71_70_fu_644),
    .din71(inputBuf_V_71_71_fu_648),
    .din72(tmp_fu_1267_p73),
    .dout(tmp_fu_1267_p74)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        i_reg_779 <= i_1_fu_1023_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_779 <= 22'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_2_fu_652 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln289_fu_3991_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        nf_2_fu_652 <= select_ln301_fu_4049_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln289_fu_3991_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)))) begin
        sf_fu_360 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln289_fu_3991_p2 == 1'd0) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        sf_fu_360 <= sf_1_fu_3985_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        accu_V_0_0_1_fu_344 <= accu_V_0_0_fu_2599_p2;
        accu_V_0_1_1_fu_348 <= accu_V_0_1_fu_3059_p2;
        accu_V_0_2_1_fu_352 <= accu_V_0_2_fu_3519_p2;
        accu_V_0_3_1_fu_356 <= accu_V_0_3_fu_3979_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        accu_V_0_0_reg_4724 <= accu_V_0_0_fu_2599_p2;
        accu_V_0_1_reg_4730 <= accu_V_0_1_fu_3059_p2;
        accu_V_0_2_reg_4736 <= accu_V_0_2_fu_3519_p2;
        accu_V_0_3_reg_4742 <= accu_V_0_3_fu_3979_p2;
        icmp_ln289_reg_4748 <= icmp_ln289_fu_3991_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd10) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_10_fu_404 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd11) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_11_fu_408 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd12) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_12_fu_412 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd13) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_13_fu_416 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd14) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_14_fu_420 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd15) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_15_fu_424 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd16) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_16_fu_428 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd17) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_17_fu_432 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd18) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_18_fu_436 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd19) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_19_fu_440 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd1) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_1_fu_368 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd20) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_20_fu_444 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd21) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_21_fu_448 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd22) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_22_fu_452 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd23) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_23_fu_456 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd24) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_24_fu_460 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd25) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_25_fu_464 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd26) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_26_fu_468 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd27) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_27_fu_472 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd28) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_28_fu_476 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd29) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_29_fu_480 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd2) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_2_fu_372 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd30) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_30_fu_484 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd31) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_31_fu_488 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd32) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_32_fu_492 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd33) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_33_fu_496 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd34) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_34_fu_500 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd35) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_35_fu_504 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd36) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_36_fu_508 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd37) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_37_fu_512 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd38) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_38_fu_516 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd39) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_39_fu_520 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd3) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_3_fu_376 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd40) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_40_fu_524 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd41) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_41_fu_528 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd42) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_42_fu_532 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd43) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_43_fu_536 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd44) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_44_fu_540 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd45) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_45_fu_544 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd46) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_46_fu_548 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd47) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_47_fu_552 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd48) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_48_fu_556 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd49) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_49_fu_560 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd4) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_4_fu_380 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd50) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_50_fu_564 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd51) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_51_fu_568 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd52) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_52_fu_572 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd53) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_53_fu_576 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd54) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_54_fu_580 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd55) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_55_fu_584 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd56) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_56_fu_588 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd57) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_57_fu_592 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd58) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_58_fu_596 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd59) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_59_fu_600 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd5) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_5_fu_384 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd60) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_60_fu_604 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd61) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_61_fu_608 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd62) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_62_fu_612 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd63) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_63_fu_616 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd64) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_64_fu_620 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd65) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_65_fu_624 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd66) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_66_fu_628 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd67) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_67_fu_632 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd68) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_68_fu_636 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd69) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_69_fu_640 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd6) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_6_fu_388 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd70) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_70_fu_644 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln256_fu_1418_p1 == 7'd70) & ~(trunc_ln256_fu_1418_p1 == 7'd69) & ~(trunc_ln256_fu_1418_p1 == 7'd68) & ~(trunc_ln256_fu_1418_p1 == 7'd67) & ~(trunc_ln256_fu_1418_p1 == 7'd66) & ~(trunc_ln256_fu_1418_p1 == 7'd65) & ~(trunc_ln256_fu_1418_p1 == 7'd64) & ~(trunc_ln256_fu_1418_p1 == 7'd63) & ~(trunc_ln256_fu_1418_p1 == 7'd62) & ~(trunc_ln256_fu_1418_p1 == 7'd61) & ~(trunc_ln256_fu_1418_p1 == 7'd60) & ~(trunc_ln256_fu_1418_p1 == 7'd59) & ~(trunc_ln256_fu_1418_p1 == 7'd58) & ~(trunc_ln256_fu_1418_p1 == 7'd57) & ~(trunc_ln256_fu_1418_p1 == 7'd56) & ~(trunc_ln256_fu_1418_p1 == 7'd55) & ~(trunc_ln256_fu_1418_p1 == 7'd54) & ~(trunc_ln256_fu_1418_p1 == 7'd53) & ~(trunc_ln256_fu_1418_p1 == 7'd52) & ~(trunc_ln256_fu_1418_p1 == 7'd51) & ~(trunc_ln256_fu_1418_p1 == 7'd50) & ~(trunc_ln256_fu_1418_p1 == 7'd49) & ~(trunc_ln256_fu_1418_p1 == 7'd48) & ~(trunc_ln256_fu_1418_p1 == 7'd47) & ~(trunc_ln256_fu_1418_p1 == 7'd46) & ~(trunc_ln256_fu_1418_p1 == 7'd45) & ~(trunc_ln256_fu_1418_p1 == 7'd44) & ~(trunc_ln256_fu_1418_p1 == 7'd43) & ~(trunc_ln256_fu_1418_p1 == 7'd42) & ~(trunc_ln256_fu_1418_p1 == 7'd41) & ~(trunc_ln256_fu_1418_p1 == 7'd40) & ~(trunc_ln256_fu_1418_p1 == 7'd39) & ~(trunc_ln256_fu_1418_p1 == 7'd38) & ~(trunc_ln256_fu_1418_p1 == 7'd37) & ~(trunc_ln256_fu_1418_p1 == 7'd36) & ~(trunc_ln256_fu_1418_p1 == 7'd35) & ~(trunc_ln256_fu_1418_p1 == 7'd34) & ~(trunc_ln256_fu_1418_p1 == 7'd33) & ~(trunc_ln256_fu_1418_p1 == 7'd32) & ~(trunc_ln256_fu_1418_p1 == 7'd31) & ~(trunc_ln256_fu_1418_p1 == 7'd30) & ~(trunc_ln256_fu_1418_p1 == 7'd29) & ~(trunc_ln256_fu_1418_p1 == 7'd28) & ~(trunc_ln256_fu_1418_p1 == 7'd27) & ~(trunc_ln256_fu_1418_p1 == 7'd26) & ~(trunc_ln256_fu_1418_p1 == 7'd25) & ~(trunc_ln256_fu_1418_p1 == 7'd24) & ~(trunc_ln256_fu_1418_p1 == 7'd23) & ~(trunc_ln256_fu_1418_p1 == 7'd22) & ~(trunc_ln256_fu_1418_p1 == 7'd21) & ~(trunc_ln256_fu_1418_p1 == 7'd20) & ~(trunc_ln256_fu_1418_p1 == 7'd19) & ~(trunc_ln256_fu_1418_p1 == 7'd18) & ~(trunc_ln256_fu_1418_p1 == 7'd17) & ~(trunc_ln256_fu_1418_p1 == 7'd16) & ~(trunc_ln256_fu_1418_p1 == 7'd15) & ~(trunc_ln256_fu_1418_p1 == 7'd14) & ~(trunc_ln256_fu_1418_p1 == 7'd13) & ~(trunc_ln256_fu_1418_p1 == 7'd12) & ~(trunc_ln256_fu_1418_p1 == 7'd11) & ~(trunc_ln256_fu_1418_p1 == 7'd10) & ~(trunc_ln256_fu_1418_p1 == 7'd9) & ~(trunc_ln256_fu_1418_p1 == 7'd8) & ~(trunc_ln256_fu_1418_p1 == 7'd7) & ~(trunc_ln256_fu_1418_p1 == 7'd6) & ~(trunc_ln256_fu_1418_p1 == 7'd5) & ~(trunc_ln256_fu_1418_p1 == 7'd4) & ~(trunc_ln256_fu_1418_p1 == 7'd3) & ~(trunc_ln256_fu_1418_p1 == 7'd2) & ~(trunc_ln256_fu_1418_p1 == 7'd1) & ~(trunc_ln256_fu_1418_p1 == 7'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_71_fu_648 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd7) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_7_fu_392 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd8) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_8_fu_396 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd9) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_9_fu_400 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1418_p1 == 7'd0) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        inputBuf_V_71_fu_364 <= in0_V_TDATA;
    end
end

always @ (*) begin
    if ((icmp_ln248_fu_1029_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln252_fu_1038_p2 == 1'd0) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        ap_phi_mux_inElem_phi_fu_793_p146 = tmp_fu_1267_p74;
    end else if (((~(trunc_ln256_fu_1418_p1 == 7'd70) & ~(trunc_ln256_fu_1418_p1 == 7'd69) & ~(trunc_ln256_fu_1418_p1 == 7'd68) & ~(trunc_ln256_fu_1418_p1 == 7'd67) & ~(trunc_ln256_fu_1418_p1 == 7'd66) & ~(trunc_ln256_fu_1418_p1 == 7'd65) & ~(trunc_ln256_fu_1418_p1 == 7'd64) & ~(trunc_ln256_fu_1418_p1 == 7'd63) & ~(trunc_ln256_fu_1418_p1 == 7'd62) & ~(trunc_ln256_fu_1418_p1 == 7'd61) & ~(trunc_ln256_fu_1418_p1 == 7'd60) & ~(trunc_ln256_fu_1418_p1 == 7'd59) & ~(trunc_ln256_fu_1418_p1 == 7'd58) & ~(trunc_ln256_fu_1418_p1 == 7'd57) & ~(trunc_ln256_fu_1418_p1 == 7'd56) & ~(trunc_ln256_fu_1418_p1 == 7'd55) & ~(trunc_ln256_fu_1418_p1 == 7'd54) & ~(trunc_ln256_fu_1418_p1 == 7'd53) & ~(trunc_ln256_fu_1418_p1 == 7'd52) & ~(trunc_ln256_fu_1418_p1 == 7'd51) & ~(trunc_ln256_fu_1418_p1 == 7'd50) & ~(trunc_ln256_fu_1418_p1 == 7'd49) & ~(trunc_ln256_fu_1418_p1 == 7'd48) & ~(trunc_ln256_fu_1418_p1 == 7'd47) & ~(trunc_ln256_fu_1418_p1 == 7'd46) & ~(trunc_ln256_fu_1418_p1 == 7'd45) & ~(trunc_ln256_fu_1418_p1 == 7'd44) & ~(trunc_ln256_fu_1418_p1 == 7'd43) & ~(trunc_ln256_fu_1418_p1 == 7'd42) & ~(trunc_ln256_fu_1418_p1 == 7'd41) & ~(trunc_ln256_fu_1418_p1 == 7'd40) & ~(trunc_ln256_fu_1418_p1 == 7'd39) & ~(trunc_ln256_fu_1418_p1 == 7'd38) & ~(trunc_ln256_fu_1418_p1 == 7'd37) & ~(trunc_ln256_fu_1418_p1 == 7'd36) & ~(trunc_ln256_fu_1418_p1 == 7'd35) & ~(trunc_ln256_fu_1418_p1 == 7'd34) & ~(trunc_ln256_fu_1418_p1 == 7'd33) & ~(trunc_ln256_fu_1418_p1 == 7'd32) & ~(trunc_ln256_fu_1418_p1 == 7'd31) & ~(trunc_ln256_fu_1418_p1 == 7'd30) & ~(trunc_ln256_fu_1418_p1 == 7'd29) & ~(trunc_ln256_fu_1418_p1 == 7'd28) & ~(trunc_ln256_fu_1418_p1 == 7'd27) & ~(trunc_ln256_fu_1418_p1 == 7'd26) & ~(trunc_ln256_fu_1418_p1 == 7'd25) & ~(trunc_ln256_fu_1418_p1 == 7'd24) & ~(trunc_ln256_fu_1418_p1 == 7'd23) & ~(trunc_ln256_fu_1418_p1 == 7'd22) & ~(trunc_ln256_fu_1418_p1 == 7'd21) & ~(trunc_ln256_fu_1418_p1 == 7'd20) & ~(trunc_ln256_fu_1418_p1 == 7'd19) & ~(trunc_ln256_fu_1418_p1 == 7'd18) & ~(trunc_ln256_fu_1418_p1 == 7'd17) & ~(trunc_ln256_fu_1418_p1 == 7'd16) & ~(trunc_ln256_fu_1418_p1 == 7'd15) & ~(trunc_ln256_fu_1418_p1 == 7'd14) & ~(trunc_ln256_fu_1418_p1 == 7'd13) & ~(trunc_ln256_fu_1418_p1 == 7'd12) & ~(trunc_ln256_fu_1418_p1 == 7'd11) & ~(trunc_ln256_fu_1418_p1 == 7'd10) & ~(trunc_ln256_fu_1418_p1 == 7'd9) & ~(trunc_ln256_fu_1418_p1 == 7'd8) & ~(trunc_ln256_fu_1418_p1 == 7'd7) & ~(trunc_ln256_fu_1418_p1 == 7'd6) & ~(trunc_ln256_fu_1418_p1 == 7'd5) & ~(trunc_ln256_fu_1418_p1 == 7'd4) & ~(trunc_ln256_fu_1418_p1 == 7'd3) & ~(trunc_ln256_fu_1418_p1 == 7'd2) & ~(trunc_ln256_fu_1418_p1 == 7'd1) & ~(trunc_ln256_fu_1418_p1 == 7'd0) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd70) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd69) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd68) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd67) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd66) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd65) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd64) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd63) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd62) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd61) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd60) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd59) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd58) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd57) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd56) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd55) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd54) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd53) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd52) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd51) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd50) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd49) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd48) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd47) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd46) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd45) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd44) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd43) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd42) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd41) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd40) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd39) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd38) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd37) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd36) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd35) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd34) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd33) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd32) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd31) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd30) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd29) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd28) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd27) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd26) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd25) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd24) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd23) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd22) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd21) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd20) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd19) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd18) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd17) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd16) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd15) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd14) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd13) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd12) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd11) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd10) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd9) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd8) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd7) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd6) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd5) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd4) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd3) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd2) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd1) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((trunc_ln256_fu_1418_p1 == 7'd0) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0)))) begin
        ap_phi_mux_inElem_phi_fu_793_p146 = in0_V_TDATA;
    end else begin
        ap_phi_mux_inElem_phi_fu_793_p146 = ap_phi_reg_pp0_iter0_inElem_reg_790;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op175_read_state2 == 1'b1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln289_reg_4748 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln289_reg_4748 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_V_0_0_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_V_0_1_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_V_1_0_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_V_1_1_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_V_2_0_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_V_2_1_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_V_3_0_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_V_3_1_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln248_fu_1029_p2 == 1'd0))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln248_fu_1029_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln248_fu_1029_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accu_V_0_0_fu_2599_p2 = ($signed(sext_ln691_12_fu_2595_p1) + $signed(add_ln691_6_fu_2517_p2));

assign accu_V_0_1_fu_3059_p2 = ($signed(sext_ln691_25_fu_3055_p1) + $signed(add_ln691_22_fu_2977_p2));

assign accu_V_0_2_fu_3519_p2 = ($signed(sext_ln691_38_fu_3515_p1) + $signed(add_ln691_38_fu_3437_p2));

assign accu_V_0_3_fu_3979_p2 = ($signed(sext_ln691_51_fu_3975_p1) + $signed(add_ln691_54_fu_3897_p2));

assign add_ln691_10_fu_2553_p2 = ($signed(sext_ln674_4_fu_2109_p1) + $signed(sext_ln674_3_fu_2077_p1));

assign add_ln691_11_fu_2563_p2 = ($signed(sext_ln674_5_fu_2141_p1) + $signed(sext_ln691_1_fu_2461_p1));

assign add_ln691_12_fu_2569_p2 = ($signed(add_ln691_11_fu_2563_p2) + $signed(sext_ln674_6_fu_2173_p1));

assign add_ln691_13_fu_2579_p2 = ($signed(sext_ln691_10_fu_2575_p1) + $signed(sext_ln691_9_fu_2559_p1));

assign add_ln691_14_fu_2589_p2 = ($signed(sext_ln691_11_fu_2585_p1) + $signed(sext_ln691_8_fu_2549_p1));

assign add_ln691_16_fu_2925_p2 = ($signed(select_ln271_2_fu_1819_p3) + $signed(sext_ln691_13_fu_2897_p1));

assign add_ln691_17_fu_2931_p2 = ($signed(sext_ln89_13_fu_2909_p1) + $signed(sext_ln89_12_fu_2885_p1));

assign add_ln691_18_fu_2941_p2 = ($signed(sext_ln691_15_fu_2937_p1) + $signed(add_ln691_16_fu_2925_p2));

assign add_ln691_19_fu_2947_p2 = ($signed(sext_ln89_11_fu_2873_p1) + $signed(sext_ln89_8_fu_2837_p1));

assign add_ln691_1_fu_2471_p2 = ($signed(sext_ln674_13_fu_2429_p1) + $signed(sext_ln674_12_fu_2365_p1));

assign add_ln691_20_fu_2957_p2 = ($signed(sext_ln89_7_fu_2825_p1) + $signed(sext_ln89_10_fu_2861_p1));

assign add_ln691_21_fu_2967_p2 = ($signed(sext_ln691_17_fu_2963_p1) + $signed(sext_ln691_16_fu_2953_p1));

assign add_ln691_22_fu_2977_p2 = ($signed(sext_ln691_18_fu_2973_p1) + $signed(add_ln691_18_fu_2941_p2));

assign add_ln691_23_fu_2983_p2 = ($signed(sext_ln89_9_fu_2849_p1) + $signed(sext_ln89_fu_2741_p1));

assign add_ln691_24_fu_2993_p2 = ($signed(sext_ln89_2_fu_2765_p1) + $signed(sext_ln89_1_fu_2753_p1));

assign add_ln691_25_fu_3003_p2 = ($signed(sext_ln691_20_fu_2999_p1) + $signed(sext_ln691_19_fu_2989_p1));

assign add_ln691_26_fu_3013_p2 = ($signed(sext_ln89_4_fu_2789_p1) + $signed(sext_ln89_3_fu_2777_p1));

assign add_ln691_27_fu_3023_p2 = ($signed(sext_ln89_5_fu_2801_p1) + $signed(sext_ln691_14_fu_2921_p1));

assign add_ln691_28_fu_3029_p2 = ($signed(add_ln691_27_fu_3023_p2) + $signed(sext_ln89_6_fu_2813_p1));

assign add_ln691_29_fu_3039_p2 = ($signed(sext_ln691_23_fu_3035_p1) + $signed(sext_ln691_22_fu_3019_p1));

assign add_ln691_2_fu_2481_p2 = ($signed(sext_ln691_2_fu_2477_p1) + $signed(add_ln691_fu_2465_p2));

assign add_ln691_30_fu_3049_p2 = ($signed(sext_ln691_24_fu_3045_p1) + $signed(sext_ln691_21_fu_3009_p1));

assign add_ln691_32_fu_3385_p2 = ($signed(select_ln271_1_fu_1811_p3) + $signed(sext_ln691_26_fu_3357_p1));

assign add_ln691_33_fu_3391_p2 = ($signed(sext_ln89_27_fu_3369_p1) + $signed(sext_ln89_26_fu_3345_p1));

assign add_ln691_34_fu_3401_p2 = ($signed(sext_ln691_28_fu_3397_p1) + $signed(add_ln691_32_fu_3385_p2));

assign add_ln691_35_fu_3407_p2 = ($signed(sext_ln89_25_fu_3333_p1) + $signed(sext_ln89_22_fu_3297_p1));

assign add_ln691_36_fu_3417_p2 = ($signed(sext_ln89_21_fu_3285_p1) + $signed(sext_ln89_24_fu_3321_p1));

assign add_ln691_37_fu_3427_p2 = ($signed(sext_ln691_30_fu_3423_p1) + $signed(sext_ln691_29_fu_3413_p1));

assign add_ln691_38_fu_3437_p2 = ($signed(sext_ln691_31_fu_3433_p1) + $signed(add_ln691_34_fu_3401_p2));

assign add_ln691_39_fu_3443_p2 = ($signed(sext_ln89_23_fu_3309_p1) + $signed(sext_ln89_14_fu_3201_p1));

assign add_ln691_3_fu_2487_p2 = ($signed(sext_ln674_11_fu_2333_p1) + $signed(sext_ln674_8_fu_2237_p1));

assign add_ln691_40_fu_3453_p2 = ($signed(sext_ln89_16_fu_3225_p1) + $signed(sext_ln89_15_fu_3213_p1));

assign add_ln691_41_fu_3463_p2 = ($signed(sext_ln691_33_fu_3459_p1) + $signed(sext_ln691_32_fu_3449_p1));

assign add_ln691_42_fu_3473_p2 = ($signed(sext_ln89_18_fu_3249_p1) + $signed(sext_ln89_17_fu_3237_p1));

assign add_ln691_43_fu_3483_p2 = ($signed(sext_ln89_19_fu_3261_p1) + $signed(sext_ln691_27_fu_3381_p1));

assign add_ln691_44_fu_3489_p2 = ($signed(add_ln691_43_fu_3483_p2) + $signed(sext_ln89_20_fu_3273_p1));

assign add_ln691_45_fu_3499_p2 = ($signed(sext_ln691_36_fu_3495_p1) + $signed(sext_ln691_35_fu_3479_p1));

assign add_ln691_46_fu_3509_p2 = ($signed(sext_ln691_37_fu_3505_p1) + $signed(sext_ln691_34_fu_3469_p1));

assign add_ln691_48_fu_3845_p2 = ($signed(select_ln271_fu_1803_p3) + $signed(sext_ln691_39_fu_3817_p1));

assign add_ln691_49_fu_3851_p2 = ($signed(sext_ln89_41_fu_3829_p1) + $signed(sext_ln89_40_fu_3805_p1));

assign add_ln691_4_fu_2497_p2 = ($signed(sext_ln674_7_fu_2205_p1) + $signed(sext_ln674_10_fu_2301_p1));

assign add_ln691_50_fu_3861_p2 = ($signed(sext_ln691_41_fu_3857_p1) + $signed(add_ln691_48_fu_3845_p2));

assign add_ln691_51_fu_3867_p2 = ($signed(sext_ln89_39_fu_3793_p1) + $signed(sext_ln89_36_fu_3757_p1));

assign add_ln691_52_fu_3877_p2 = ($signed(sext_ln89_35_fu_3745_p1) + $signed(sext_ln89_38_fu_3781_p1));

assign add_ln691_53_fu_3887_p2 = ($signed(sext_ln691_43_fu_3883_p1) + $signed(sext_ln691_42_fu_3873_p1));

assign add_ln691_54_fu_3897_p2 = ($signed(sext_ln691_44_fu_3893_p1) + $signed(add_ln691_50_fu_3861_p2));

assign add_ln691_55_fu_3903_p2 = ($signed(sext_ln89_37_fu_3769_p1) + $signed(sext_ln89_28_fu_3661_p1));

assign add_ln691_56_fu_3913_p2 = ($signed(sext_ln89_30_fu_3685_p1) + $signed(sext_ln89_29_fu_3673_p1));

assign add_ln691_57_fu_3923_p2 = ($signed(sext_ln691_46_fu_3919_p1) + $signed(sext_ln691_45_fu_3909_p1));

assign add_ln691_58_fu_3933_p2 = ($signed(sext_ln89_32_fu_3709_p1) + $signed(sext_ln89_31_fu_3697_p1));

assign add_ln691_59_fu_3943_p2 = ($signed(sext_ln89_33_fu_3721_p1) + $signed(sext_ln691_40_fu_3841_p1));

assign add_ln691_5_fu_2507_p2 = ($signed(sext_ln691_4_fu_2503_p1) + $signed(sext_ln691_3_fu_2493_p1));

assign add_ln691_60_fu_3949_p2 = ($signed(add_ln691_59_fu_3943_p2) + $signed(sext_ln89_34_fu_3733_p1));

assign add_ln691_61_fu_3959_p2 = ($signed(sext_ln691_49_fu_3955_p1) + $signed(sext_ln691_48_fu_3939_p1));

assign add_ln691_62_fu_3969_p2 = ($signed(sext_ln691_50_fu_3965_p1) + $signed(sext_ln691_47_fu_3929_p1));

assign add_ln691_6_fu_2517_p2 = ($signed(sext_ln691_5_fu_2513_p1) + $signed(add_ln691_2_fu_2481_p2));

assign add_ln691_7_fu_2523_p2 = ($signed(sext_ln674_9_fu_2269_p1) + $signed(sext_ln674_fu_1981_p1));

assign add_ln691_8_fu_2533_p2 = ($signed(sext_ln674_2_fu_2045_p1) + $signed(sext_ln674_1_fu_2013_p1));

assign add_ln691_9_fu_2543_p2 = ($signed(sext_ln691_7_fu_2539_p1) + $signed(sext_ln691_6_fu_2529_p1));

assign add_ln691_fu_2465_p2 = ($signed(select_ln271_3_fu_1827_p3) + $signed(sext_ln691_fu_2397_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((in0_V_TVALID == 1'b0) & (ap_predicate_op175_read_state2 == 1'b1)))) | ((out_V_TREADY == 1'b0) & (icmp_ln289_reg_4748 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((in0_V_TVALID == 1'b0) & (ap_predicate_op175_read_state2 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((out_V_TREADY == 1'b0) & (icmp_ln289_reg_4748 == 1'd1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((in0_V_TVALID == 1'b0) & (ap_predicate_op175_read_state2 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((out_V_TREADY == 1'b0) & (icmp_ln289_reg_4748 == 1'd1)))));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = (((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1029_p2 == 1'd0)) | ((in0_V_TVALID == 1'b0) & (ap_predicate_op175_read_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_io = ((out_V_TREADY == 1'b0) & (icmp_ln289_reg_4748 == 1'd1));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((out_V_TREADY == 1'b0) & (icmp_ln289_reg_4748 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_inElem_reg_790 = 'bx;

always @ (*) begin
    ap_predicate_op175_read_state2 = ((icmp_ln252_fu_1038_p2 == 1'd1) & (icmp_ln248_fu_1029_p2 == 1'd0));
end

assign arg_V_read_assign_10_fu_2305_p4 = {{ap_phi_mux_inElem_phi_fu_793_p146[23:22]}};

assign arg_V_read_assign_11_fu_2337_p4 = {{ap_phi_mux_inElem_phi_fu_793_p146[25:24]}};

assign arg_V_read_assign_12_fu_2369_p4 = {{ap_phi_mux_inElem_phi_fu_793_p146[27:26]}};

assign arg_V_read_assign_13_fu_2401_p4 = {{ap_phi_mux_inElem_phi_fu_793_p146[29:28]}};

assign arg_V_read_assign_14_fu_2433_p4 = {{ap_phi_mux_inElem_phi_fu_793_p146[31:30]}};

assign arg_V_read_assign_1_fu_1985_p4 = {{ap_phi_mux_inElem_phi_fu_793_p146[3:2]}};

assign arg_V_read_assign_2_fu_2017_p4 = {{ap_phi_mux_inElem_phi_fu_793_p146[5:4]}};

assign arg_V_read_assign_3_fu_2049_p4 = {{ap_phi_mux_inElem_phi_fu_793_p146[7:6]}};

assign arg_V_read_assign_4_fu_2081_p4 = {{ap_phi_mux_inElem_phi_fu_793_p146[9:8]}};

assign arg_V_read_assign_5_fu_2113_p4 = {{ap_phi_mux_inElem_phi_fu_793_p146[11:10]}};

assign arg_V_read_assign_6_fu_2145_p4 = {{ap_phi_mux_inElem_phi_fu_793_p146[13:12]}};

assign arg_V_read_assign_7_fu_2177_p4 = {{ap_phi_mux_inElem_phi_fu_793_p146[15:14]}};

assign arg_V_read_assign_8_fu_2209_p4 = {{ap_phi_mux_inElem_phi_fu_793_p146[17:16]}};

assign arg_V_read_assign_9_fu_2241_p4 = {{ap_phi_mux_inElem_phi_fu_793_p146[19:18]}};

assign arg_V_read_assign_s_fu_2273_p4 = {{ap_phi_mux_inElem_phi_fu_793_p146[21:20]}};

assign i_1_fu_1023_p2 = (i_reg_779 + 22'd1);

assign icmp_ln248_fu_1029_p2 = ((i_reg_779 == 22'd2359296) ? 1'b1 : 1'b0);

assign icmp_ln252_fu_1038_p2 = ((nf_2_fu_652 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_1797_p2 = ((sf_fu_360 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_3991_p2 = ((sf_1_fu_3985_p2 == 32'd72) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_4043_p2 = ((nf_fu_4037_p2 == 32'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1_fu_4125_p2 = (($signed(accu_V_0_1_reg_4730) < $signed(sext_ln890_3_fu_4121_p1)) ? 1'b1 : 1'b0);

assign icmp_ln890_2_fu_4167_p2 = (($signed(accu_V_0_2_reg_4736) < $signed(sext_ln890_5_fu_4163_p1)) ? 1'b1 : 1'b0);

assign icmp_ln890_3_fu_4201_p2 = (($signed(accu_V_0_3_reg_4742) < $signed(threshs_m_thresholds_V_3_1_q0)) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_4083_p2 = (($signed(accu_V_0_0_reg_4724) < $signed(sext_ln890_1_fu_4079_p1)) ? 1'b1 : 1'b0);

assign idxprom2_i_fu_4025_p1 = nf_2_fu_652;

assign nf_fu_4037_p2 = (nf_2_fu_652 + 32'd1);

assign out_V_TDATA = {{{{result_V_7_fu_4216_p2}, {result_V_5_fu_4182_p2}}, {result_V_3_fu_4140_p2}}, {result_V_1_fu_4098_p2}};

assign result_V_1_fu_4098_p2 = (select_ln183_fu_4071_p3 + zext_ln691_fu_4094_p1);

assign result_V_2_fu_4108_p2 = (($signed(sext_ln890_2_fu_4104_p1) > $signed(accu_V_0_1_reg_4730)) ? 1'b1 : 1'b0);

assign result_V_3_fu_4140_p2 = (select_ln183_1_fu_4113_p3 + zext_ln691_1_fu_4136_p1);

assign result_V_4_fu_4150_p2 = (($signed(sext_ln890_4_fu_4146_p1) > $signed(accu_V_0_2_reg_4736)) ? 1'b1 : 1'b0);

assign result_V_5_fu_4182_p2 = (select_ln183_2_fu_4155_p3 + zext_ln691_2_fu_4178_p1);

assign result_V_6_fu_4188_p2 = (($signed(threshs_m_thresholds_V_3_0_q0) > $signed(accu_V_0_3_reg_4742)) ? 1'b1 : 1'b0);

assign result_V_7_fu_4216_p2 = (select_ln183_3_fu_4193_p3 + zext_ln691_3_fu_4212_p1);

assign result_V_fu_4066_p2 = (($signed(sext_ln890_fu_4062_p1) > $signed(accu_V_0_0_reg_4724)) ? 1'b1 : 1'b0);

assign rhs_0_0_fu_1963_p1 = $signed(trunc_ln674_1_fu_1959_p1);

assign rhs_0_10_fu_2283_p1 = $signed(arg_V_read_assign_s_fu_2273_p4);

assign rhs_0_11_fu_2315_p1 = $signed(arg_V_read_assign_10_fu_2305_p4);

assign rhs_0_12_fu_2347_p1 = $signed(arg_V_read_assign_11_fu_2337_p4);

assign rhs_0_13_fu_2379_p1 = $signed(arg_V_read_assign_12_fu_2369_p4);

assign rhs_0_14_fu_2411_p1 = $signed(arg_V_read_assign_13_fu_2401_p4);

assign rhs_0_15_fu_2443_p1 = $signed(arg_V_read_assign_14_fu_2433_p4);

assign rhs_0_1_fu_1995_p1 = $signed(arg_V_read_assign_1_fu_1985_p4);

assign rhs_0_2_fu_2027_p1 = $signed(arg_V_read_assign_2_fu_2017_p4);

assign rhs_0_3_fu_2059_p1 = $signed(arg_V_read_assign_3_fu_2049_p4);

assign rhs_0_4_fu_2091_p1 = $signed(arg_V_read_assign_4_fu_2081_p4);

assign rhs_0_5_fu_2123_p1 = $signed(arg_V_read_assign_5_fu_2113_p4);

assign rhs_0_6_fu_2155_p1 = $signed(arg_V_read_assign_6_fu_2145_p4);

assign rhs_0_7_fu_2187_p1 = $signed(arg_V_read_assign_7_fu_2177_p4);

assign rhs_0_8_fu_2219_p1 = $signed(arg_V_read_assign_8_fu_2209_p4);

assign rhs_0_9_fu_2251_p1 = $signed(arg_V_read_assign_9_fu_2241_p4);

assign select_ln183_1_fu_4113_p3 = ((result_V_2_fu_4108_p2[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_2_fu_4155_p3 = ((result_V_4_fu_4150_p2[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_3_fu_4193_p3 = ((result_V_6_fu_4188_p2[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_fu_4071_p3 = ((result_V_fu_4066_p2[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln271_1_fu_1811_p3 = ((icmp_ln271_fu_1797_p2[0:0] == 1'b1) ? 13'd0 : accu_V_0_2_1_fu_352);

assign select_ln271_2_fu_1819_p3 = ((icmp_ln271_fu_1797_p2[0:0] == 1'b1) ? 13'd0 : accu_V_0_1_1_fu_348);

assign select_ln271_3_fu_1827_p3 = ((icmp_ln271_fu_1797_p2[0:0] == 1'b1) ? 13'd0 : accu_V_0_0_1_fu_344);

assign select_ln271_fu_1803_p3 = ((icmp_ln271_fu_1797_p2[0:0] == 1'b1) ? 13'd0 : accu_V_0_3_1_fu_356);

assign select_ln301_fu_4049_p3 = ((icmp_ln301_fu_4043_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_4037_p2);

assign select_ln89_10_fu_2293_p3 = ((wgt_m_val_10_M_elems_V_fu_1911_p3[0:0] == 1'b1) ? rhs_0_10_fu_2283_p1 : sub_ln1347_10_fu_2287_p2);

assign select_ln89_11_fu_2325_p3 = ((wgt_m_val_11_M_elems_V_fu_1919_p3[0:0] == 1'b1) ? rhs_0_11_fu_2315_p1 : sub_ln1347_11_fu_2319_p2);

assign select_ln89_12_fu_2357_p3 = ((wgt_m_val_12_M_elems_V_fu_1927_p3[0:0] == 1'b1) ? rhs_0_12_fu_2347_p1 : sub_ln1347_12_fu_2351_p2);

assign select_ln89_13_fu_2389_p3 = ((wgt_m_val_13_M_elems_V_fu_1935_p3[0:0] == 1'b1) ? rhs_0_13_fu_2379_p1 : sub_ln1347_13_fu_2383_p2);

assign select_ln89_14_fu_2421_p3 = ((wgt_m_val_14_M_elems_V_fu_1943_p3[0:0] == 1'b1) ? rhs_0_14_fu_2411_p1 : sub_ln1347_14_fu_2415_p2);

assign select_ln89_15_fu_2453_p3 = ((wgt_m_val_15_M_elems_V_fu_1951_p3[0:0] == 1'b1) ? rhs_0_15_fu_2443_p1 : sub_ln1347_15_fu_2447_p2);

assign select_ln89_16_fu_2733_p3 = ((tmp_18_fu_2605_p3[0:0] == 1'b1) ? rhs_0_0_fu_1963_p1 : sub_ln1347_fu_1967_p2);

assign select_ln89_17_fu_2745_p3 = ((wgt_m_val_1_M_elems_V_1_fu_2613_p3[0:0] == 1'b1) ? rhs_0_1_fu_1995_p1 : sub_ln1347_1_fu_1999_p2);

assign select_ln89_18_fu_2757_p3 = ((wgt_m_val_2_M_elems_V_1_fu_2621_p3[0:0] == 1'b1) ? rhs_0_2_fu_2027_p1 : sub_ln1347_2_fu_2031_p2);

assign select_ln89_19_fu_2769_p3 = ((wgt_m_val_3_M_elems_V_1_fu_2629_p3[0:0] == 1'b1) ? rhs_0_3_fu_2059_p1 : sub_ln1347_3_fu_2063_p2);

assign select_ln89_1_fu_2005_p3 = ((wgt_m_val_1_M_elems_V_fu_1839_p3[0:0] == 1'b1) ? rhs_0_1_fu_1995_p1 : sub_ln1347_1_fu_1999_p2);

assign select_ln89_20_fu_2781_p3 = ((wgt_m_val_4_M_elems_V_1_fu_2637_p3[0:0] == 1'b1) ? rhs_0_4_fu_2091_p1 : sub_ln1347_4_fu_2095_p2);

assign select_ln89_21_fu_2793_p3 = ((wgt_m_val_5_M_elems_V_1_fu_2645_p3[0:0] == 1'b1) ? rhs_0_5_fu_2123_p1 : sub_ln1347_5_fu_2127_p2);

assign select_ln89_22_fu_2805_p3 = ((wgt_m_val_6_M_elems_V_1_fu_2653_p3[0:0] == 1'b1) ? rhs_0_6_fu_2155_p1 : sub_ln1347_6_fu_2159_p2);

assign select_ln89_23_fu_2817_p3 = ((wgt_m_val_7_M_elems_V_1_fu_2661_p3[0:0] == 1'b1) ? rhs_0_7_fu_2187_p1 : sub_ln1347_7_fu_2191_p2);

assign select_ln89_24_fu_2829_p3 = ((wgt_m_val_8_M_elems_V_1_fu_2669_p3[0:0] == 1'b1) ? rhs_0_8_fu_2219_p1 : sub_ln1347_8_fu_2223_p2);

assign select_ln89_25_fu_2841_p3 = ((wgt_m_val_9_M_elems_V_1_fu_2677_p3[0:0] == 1'b1) ? rhs_0_9_fu_2251_p1 : sub_ln1347_9_fu_2255_p2);

assign select_ln89_26_fu_2853_p3 = ((wgt_m_val_10_M_elems_V_1_fu_2685_p3[0:0] == 1'b1) ? rhs_0_10_fu_2283_p1 : sub_ln1347_10_fu_2287_p2);

assign select_ln89_27_fu_2865_p3 = ((wgt_m_val_11_M_elems_V_1_fu_2693_p3[0:0] == 1'b1) ? rhs_0_11_fu_2315_p1 : sub_ln1347_11_fu_2319_p2);

assign select_ln89_28_fu_2877_p3 = ((wgt_m_val_12_M_elems_V_1_fu_2701_p3[0:0] == 1'b1) ? rhs_0_12_fu_2347_p1 : sub_ln1347_12_fu_2351_p2);

assign select_ln89_29_fu_2889_p3 = ((wgt_m_val_13_M_elems_V_1_fu_2709_p3[0:0] == 1'b1) ? rhs_0_13_fu_2379_p1 : sub_ln1347_13_fu_2383_p2);

assign select_ln89_2_fu_2037_p3 = ((wgt_m_val_2_M_elems_V_fu_1847_p3[0:0] == 1'b1) ? rhs_0_2_fu_2027_p1 : sub_ln1347_2_fu_2031_p2);

assign select_ln89_30_fu_2901_p3 = ((wgt_m_val_14_M_elems_V_1_fu_2717_p3[0:0] == 1'b1) ? rhs_0_14_fu_2411_p1 : sub_ln1347_14_fu_2415_p2);

assign select_ln89_31_fu_2913_p3 = ((wgt_m_val_15_M_elems_V_1_fu_2725_p3[0:0] == 1'b1) ? rhs_0_15_fu_2443_p1 : sub_ln1347_15_fu_2447_p2);

assign select_ln89_32_fu_3193_p3 = ((tmp_34_fu_3065_p3[0:0] == 1'b1) ? rhs_0_0_fu_1963_p1 : sub_ln1347_fu_1967_p2);

assign select_ln89_33_fu_3205_p3 = ((wgt_m_val_1_M_elems_V_2_fu_3073_p3[0:0] == 1'b1) ? rhs_0_1_fu_1995_p1 : sub_ln1347_1_fu_1999_p2);

assign select_ln89_34_fu_3217_p3 = ((wgt_m_val_2_M_elems_V_2_fu_3081_p3[0:0] == 1'b1) ? rhs_0_2_fu_2027_p1 : sub_ln1347_2_fu_2031_p2);

assign select_ln89_35_fu_3229_p3 = ((wgt_m_val_3_M_elems_V_2_fu_3089_p3[0:0] == 1'b1) ? rhs_0_3_fu_2059_p1 : sub_ln1347_3_fu_2063_p2);

assign select_ln89_36_fu_3241_p3 = ((wgt_m_val_4_M_elems_V_2_fu_3097_p3[0:0] == 1'b1) ? rhs_0_4_fu_2091_p1 : sub_ln1347_4_fu_2095_p2);

assign select_ln89_37_fu_3253_p3 = ((wgt_m_val_5_M_elems_V_2_fu_3105_p3[0:0] == 1'b1) ? rhs_0_5_fu_2123_p1 : sub_ln1347_5_fu_2127_p2);

assign select_ln89_38_fu_3265_p3 = ((wgt_m_val_6_M_elems_V_2_fu_3113_p3[0:0] == 1'b1) ? rhs_0_6_fu_2155_p1 : sub_ln1347_6_fu_2159_p2);

assign select_ln89_39_fu_3277_p3 = ((wgt_m_val_7_M_elems_V_2_fu_3121_p3[0:0] == 1'b1) ? rhs_0_7_fu_2187_p1 : sub_ln1347_7_fu_2191_p2);

assign select_ln89_3_fu_2069_p3 = ((wgt_m_val_3_M_elems_V_fu_1855_p3[0:0] == 1'b1) ? rhs_0_3_fu_2059_p1 : sub_ln1347_3_fu_2063_p2);

assign select_ln89_40_fu_3289_p3 = ((wgt_m_val_8_M_elems_V_2_fu_3129_p3[0:0] == 1'b1) ? rhs_0_8_fu_2219_p1 : sub_ln1347_8_fu_2223_p2);

assign select_ln89_41_fu_3301_p3 = ((wgt_m_val_9_M_elems_V_2_fu_3137_p3[0:0] == 1'b1) ? rhs_0_9_fu_2251_p1 : sub_ln1347_9_fu_2255_p2);

assign select_ln89_42_fu_3313_p3 = ((wgt_m_val_10_M_elems_V_2_fu_3145_p3[0:0] == 1'b1) ? rhs_0_10_fu_2283_p1 : sub_ln1347_10_fu_2287_p2);

assign select_ln89_43_fu_3325_p3 = ((wgt_m_val_11_M_elems_V_2_fu_3153_p3[0:0] == 1'b1) ? rhs_0_11_fu_2315_p1 : sub_ln1347_11_fu_2319_p2);

assign select_ln89_44_fu_3337_p3 = ((wgt_m_val_12_M_elems_V_2_fu_3161_p3[0:0] == 1'b1) ? rhs_0_12_fu_2347_p1 : sub_ln1347_12_fu_2351_p2);

assign select_ln89_45_fu_3349_p3 = ((wgt_m_val_13_M_elems_V_2_fu_3169_p3[0:0] == 1'b1) ? rhs_0_13_fu_2379_p1 : sub_ln1347_13_fu_2383_p2);

assign select_ln89_46_fu_3361_p3 = ((wgt_m_val_14_M_elems_V_2_fu_3177_p3[0:0] == 1'b1) ? rhs_0_14_fu_2411_p1 : sub_ln1347_14_fu_2415_p2);

assign select_ln89_47_fu_3373_p3 = ((wgt_m_val_15_M_elems_V_2_fu_3185_p3[0:0] == 1'b1) ? rhs_0_15_fu_2443_p1 : sub_ln1347_15_fu_2447_p2);

assign select_ln89_48_fu_3653_p3 = ((tmp_50_fu_3525_p3[0:0] == 1'b1) ? rhs_0_0_fu_1963_p1 : sub_ln1347_fu_1967_p2);

assign select_ln89_49_fu_3665_p3 = ((wgt_m_val_1_M_elems_V_3_fu_3533_p3[0:0] == 1'b1) ? rhs_0_1_fu_1995_p1 : sub_ln1347_1_fu_1999_p2);

assign select_ln89_4_fu_2101_p3 = ((wgt_m_val_4_M_elems_V_fu_1863_p3[0:0] == 1'b1) ? rhs_0_4_fu_2091_p1 : sub_ln1347_4_fu_2095_p2);

assign select_ln89_50_fu_3677_p3 = ((wgt_m_val_2_M_elems_V_3_fu_3541_p3[0:0] == 1'b1) ? rhs_0_2_fu_2027_p1 : sub_ln1347_2_fu_2031_p2);

assign select_ln89_51_fu_3689_p3 = ((wgt_m_val_3_M_elems_V_3_fu_3549_p3[0:0] == 1'b1) ? rhs_0_3_fu_2059_p1 : sub_ln1347_3_fu_2063_p2);

assign select_ln89_52_fu_3701_p3 = ((wgt_m_val_4_M_elems_V_3_fu_3557_p3[0:0] == 1'b1) ? rhs_0_4_fu_2091_p1 : sub_ln1347_4_fu_2095_p2);

assign select_ln89_53_fu_3713_p3 = ((wgt_m_val_5_M_elems_V_3_fu_3565_p3[0:0] == 1'b1) ? rhs_0_5_fu_2123_p1 : sub_ln1347_5_fu_2127_p2);

assign select_ln89_54_fu_3725_p3 = ((wgt_m_val_6_M_elems_V_3_fu_3573_p3[0:0] == 1'b1) ? rhs_0_6_fu_2155_p1 : sub_ln1347_6_fu_2159_p2);

assign select_ln89_55_fu_3737_p3 = ((wgt_m_val_7_M_elems_V_3_fu_3581_p3[0:0] == 1'b1) ? rhs_0_7_fu_2187_p1 : sub_ln1347_7_fu_2191_p2);

assign select_ln89_56_fu_3749_p3 = ((wgt_m_val_8_M_elems_V_3_fu_3589_p3[0:0] == 1'b1) ? rhs_0_8_fu_2219_p1 : sub_ln1347_8_fu_2223_p2);

assign select_ln89_57_fu_3761_p3 = ((wgt_m_val_9_M_elems_V_3_fu_3597_p3[0:0] == 1'b1) ? rhs_0_9_fu_2251_p1 : sub_ln1347_9_fu_2255_p2);

assign select_ln89_58_fu_3773_p3 = ((wgt_m_val_10_M_elems_V_3_fu_3605_p3[0:0] == 1'b1) ? rhs_0_10_fu_2283_p1 : sub_ln1347_10_fu_2287_p2);

assign select_ln89_59_fu_3785_p3 = ((wgt_m_val_11_M_elems_V_3_fu_3613_p3[0:0] == 1'b1) ? rhs_0_11_fu_2315_p1 : sub_ln1347_11_fu_2319_p2);

assign select_ln89_5_fu_2133_p3 = ((wgt_m_val_5_M_elems_V_fu_1871_p3[0:0] == 1'b1) ? rhs_0_5_fu_2123_p1 : sub_ln1347_5_fu_2127_p2);

assign select_ln89_60_fu_3797_p3 = ((wgt_m_val_12_M_elems_V_3_fu_3621_p3[0:0] == 1'b1) ? rhs_0_12_fu_2347_p1 : sub_ln1347_12_fu_2351_p2);

assign select_ln89_61_fu_3809_p3 = ((wgt_m_val_13_M_elems_V_3_fu_3629_p3[0:0] == 1'b1) ? rhs_0_13_fu_2379_p1 : sub_ln1347_13_fu_2383_p2);

assign select_ln89_62_fu_3821_p3 = ((wgt_m_val_14_M_elems_V_3_fu_3637_p3[0:0] == 1'b1) ? rhs_0_14_fu_2411_p1 : sub_ln1347_14_fu_2415_p2);

assign select_ln89_63_fu_3833_p3 = ((wgt_m_val_15_M_elems_V_3_fu_3645_p3[0:0] == 1'b1) ? rhs_0_15_fu_2443_p1 : sub_ln1347_15_fu_2447_p2);

assign select_ln89_6_fu_2165_p3 = ((wgt_m_val_6_M_elems_V_fu_1879_p3[0:0] == 1'b1) ? rhs_0_6_fu_2155_p1 : sub_ln1347_6_fu_2159_p2);

assign select_ln89_7_fu_2197_p3 = ((wgt_m_val_7_M_elems_V_fu_1887_p3[0:0] == 1'b1) ? rhs_0_7_fu_2187_p1 : sub_ln1347_7_fu_2191_p2);

assign select_ln89_8_fu_2229_p3 = ((wgt_m_val_8_M_elems_V_fu_1895_p3[0:0] == 1'b1) ? rhs_0_8_fu_2219_p1 : sub_ln1347_8_fu_2223_p2);

assign select_ln89_9_fu_2261_p3 = ((wgt_m_val_9_M_elems_V_fu_1903_p3[0:0] == 1'b1) ? rhs_0_9_fu_2251_p1 : sub_ln1347_9_fu_2255_p2);

assign select_ln89_fu_1973_p3 = ((trunc_ln674_fu_1835_p1[0:0] == 1'b1) ? rhs_0_0_fu_1963_p1 : sub_ln1347_fu_1967_p2);

assign sext_ln674_10_fu_2301_p1 = $signed(select_ln89_10_fu_2293_p3);

assign sext_ln674_11_fu_2333_p1 = $signed(select_ln89_11_fu_2325_p3);

assign sext_ln674_12_fu_2365_p1 = $signed(select_ln89_12_fu_2357_p3);

assign sext_ln674_13_fu_2429_p1 = $signed(select_ln89_14_fu_2421_p3);

assign sext_ln674_1_fu_2013_p1 = $signed(select_ln89_1_fu_2005_p3);

assign sext_ln674_2_fu_2045_p1 = $signed(select_ln89_2_fu_2037_p3);

assign sext_ln674_3_fu_2077_p1 = $signed(select_ln89_3_fu_2069_p3);

assign sext_ln674_4_fu_2109_p1 = $signed(select_ln89_4_fu_2101_p3);

assign sext_ln674_5_fu_2141_p1 = $signed(select_ln89_5_fu_2133_p3);

assign sext_ln674_6_fu_2173_p1 = $signed(select_ln89_6_fu_2165_p3);

assign sext_ln674_7_fu_2205_p1 = $signed(select_ln89_7_fu_2197_p3);

assign sext_ln674_8_fu_2237_p1 = $signed(select_ln89_8_fu_2229_p3);

assign sext_ln674_9_fu_2269_p1 = $signed(select_ln89_9_fu_2261_p3);

assign sext_ln674_fu_1981_p1 = $signed(select_ln89_fu_1973_p3);

assign sext_ln691_10_fu_2575_p1 = $signed(add_ln691_12_fu_2569_p2);

assign sext_ln691_11_fu_2585_p1 = $signed(add_ln691_13_fu_2579_p2);

assign sext_ln691_12_fu_2595_p1 = $signed(add_ln691_14_fu_2589_p2);

assign sext_ln691_13_fu_2897_p1 = $signed(select_ln89_29_fu_2889_p3);

assign sext_ln691_14_fu_2921_p1 = $signed(select_ln89_31_fu_2913_p3);

assign sext_ln691_15_fu_2937_p1 = $signed(add_ln691_17_fu_2931_p2);

assign sext_ln691_16_fu_2953_p1 = $signed(add_ln691_19_fu_2947_p2);

assign sext_ln691_17_fu_2963_p1 = $signed(add_ln691_20_fu_2957_p2);

assign sext_ln691_18_fu_2973_p1 = $signed(add_ln691_21_fu_2967_p2);

assign sext_ln691_19_fu_2989_p1 = $signed(add_ln691_23_fu_2983_p2);

assign sext_ln691_1_fu_2461_p1 = $signed(select_ln89_15_fu_2453_p3);

assign sext_ln691_20_fu_2999_p1 = $signed(add_ln691_24_fu_2993_p2);

assign sext_ln691_21_fu_3009_p1 = $signed(add_ln691_25_fu_3003_p2);

assign sext_ln691_22_fu_3019_p1 = $signed(add_ln691_26_fu_3013_p2);

assign sext_ln691_23_fu_3035_p1 = $signed(add_ln691_28_fu_3029_p2);

assign sext_ln691_24_fu_3045_p1 = $signed(add_ln691_29_fu_3039_p2);

assign sext_ln691_25_fu_3055_p1 = $signed(add_ln691_30_fu_3049_p2);

assign sext_ln691_26_fu_3357_p1 = $signed(select_ln89_45_fu_3349_p3);

assign sext_ln691_27_fu_3381_p1 = $signed(select_ln89_47_fu_3373_p3);

assign sext_ln691_28_fu_3397_p1 = $signed(add_ln691_33_fu_3391_p2);

assign sext_ln691_29_fu_3413_p1 = $signed(add_ln691_35_fu_3407_p2);

assign sext_ln691_2_fu_2477_p1 = $signed(add_ln691_1_fu_2471_p2);

assign sext_ln691_30_fu_3423_p1 = $signed(add_ln691_36_fu_3417_p2);

assign sext_ln691_31_fu_3433_p1 = $signed(add_ln691_37_fu_3427_p2);

assign sext_ln691_32_fu_3449_p1 = $signed(add_ln691_39_fu_3443_p2);

assign sext_ln691_33_fu_3459_p1 = $signed(add_ln691_40_fu_3453_p2);

assign sext_ln691_34_fu_3469_p1 = $signed(add_ln691_41_fu_3463_p2);

assign sext_ln691_35_fu_3479_p1 = $signed(add_ln691_42_fu_3473_p2);

assign sext_ln691_36_fu_3495_p1 = $signed(add_ln691_44_fu_3489_p2);

assign sext_ln691_37_fu_3505_p1 = $signed(add_ln691_45_fu_3499_p2);

assign sext_ln691_38_fu_3515_p1 = $signed(add_ln691_46_fu_3509_p2);

assign sext_ln691_39_fu_3817_p1 = $signed(select_ln89_61_fu_3809_p3);

assign sext_ln691_3_fu_2493_p1 = $signed(add_ln691_3_fu_2487_p2);

assign sext_ln691_40_fu_3841_p1 = $signed(select_ln89_63_fu_3833_p3);

assign sext_ln691_41_fu_3857_p1 = $signed(add_ln691_49_fu_3851_p2);

assign sext_ln691_42_fu_3873_p1 = $signed(add_ln691_51_fu_3867_p2);

assign sext_ln691_43_fu_3883_p1 = $signed(add_ln691_52_fu_3877_p2);

assign sext_ln691_44_fu_3893_p1 = $signed(add_ln691_53_fu_3887_p2);

assign sext_ln691_45_fu_3909_p1 = $signed(add_ln691_55_fu_3903_p2);

assign sext_ln691_46_fu_3919_p1 = $signed(add_ln691_56_fu_3913_p2);

assign sext_ln691_47_fu_3929_p1 = $signed(add_ln691_57_fu_3923_p2);

assign sext_ln691_48_fu_3939_p1 = $signed(add_ln691_58_fu_3933_p2);

assign sext_ln691_49_fu_3955_p1 = $signed(add_ln691_60_fu_3949_p2);

assign sext_ln691_4_fu_2503_p1 = $signed(add_ln691_4_fu_2497_p2);

assign sext_ln691_50_fu_3965_p1 = $signed(add_ln691_61_fu_3959_p2);

assign sext_ln691_51_fu_3975_p1 = $signed(add_ln691_62_fu_3969_p2);

assign sext_ln691_5_fu_2513_p1 = $signed(add_ln691_5_fu_2507_p2);

assign sext_ln691_6_fu_2529_p1 = $signed(add_ln691_7_fu_2523_p2);

assign sext_ln691_7_fu_2539_p1 = $signed(add_ln691_8_fu_2533_p2);

assign sext_ln691_8_fu_2549_p1 = $signed(add_ln691_9_fu_2543_p2);

assign sext_ln691_9_fu_2559_p1 = $signed(add_ln691_10_fu_2553_p2);

assign sext_ln691_fu_2397_p1 = $signed(select_ln89_13_fu_2389_p3);

assign sext_ln890_1_fu_4079_p1 = $signed(threshs_m_thresholds_V_0_1_q0);

assign sext_ln890_2_fu_4104_p1 = $signed(threshs_m_thresholds_V_1_0_q0);

assign sext_ln890_3_fu_4121_p1 = $signed(threshs_m_thresholds_V_1_1_q0);

assign sext_ln890_4_fu_4146_p1 = $signed(threshs_m_thresholds_V_2_0_q0);

assign sext_ln890_5_fu_4163_p1 = $signed(threshs_m_thresholds_V_2_1_q0);

assign sext_ln890_fu_4062_p1 = $signed(threshs_m_thresholds_V_0_0_q0);

assign sext_ln89_10_fu_2861_p1 = $signed(select_ln89_26_fu_2853_p3);

assign sext_ln89_11_fu_2873_p1 = $signed(select_ln89_27_fu_2865_p3);

assign sext_ln89_12_fu_2885_p1 = $signed(select_ln89_28_fu_2877_p3);

assign sext_ln89_13_fu_2909_p1 = $signed(select_ln89_30_fu_2901_p3);

assign sext_ln89_14_fu_3201_p1 = $signed(select_ln89_32_fu_3193_p3);

assign sext_ln89_15_fu_3213_p1 = $signed(select_ln89_33_fu_3205_p3);

assign sext_ln89_16_fu_3225_p1 = $signed(select_ln89_34_fu_3217_p3);

assign sext_ln89_17_fu_3237_p1 = $signed(select_ln89_35_fu_3229_p3);

assign sext_ln89_18_fu_3249_p1 = $signed(select_ln89_36_fu_3241_p3);

assign sext_ln89_19_fu_3261_p1 = $signed(select_ln89_37_fu_3253_p3);

assign sext_ln89_1_fu_2753_p1 = $signed(select_ln89_17_fu_2745_p3);

assign sext_ln89_20_fu_3273_p1 = $signed(select_ln89_38_fu_3265_p3);

assign sext_ln89_21_fu_3285_p1 = $signed(select_ln89_39_fu_3277_p3);

assign sext_ln89_22_fu_3297_p1 = $signed(select_ln89_40_fu_3289_p3);

assign sext_ln89_23_fu_3309_p1 = $signed(select_ln89_41_fu_3301_p3);

assign sext_ln89_24_fu_3321_p1 = $signed(select_ln89_42_fu_3313_p3);

assign sext_ln89_25_fu_3333_p1 = $signed(select_ln89_43_fu_3325_p3);

assign sext_ln89_26_fu_3345_p1 = $signed(select_ln89_44_fu_3337_p3);

assign sext_ln89_27_fu_3369_p1 = $signed(select_ln89_46_fu_3361_p3);

assign sext_ln89_28_fu_3661_p1 = $signed(select_ln89_48_fu_3653_p3);

assign sext_ln89_29_fu_3673_p1 = $signed(select_ln89_49_fu_3665_p3);

assign sext_ln89_2_fu_2765_p1 = $signed(select_ln89_18_fu_2757_p3);

assign sext_ln89_30_fu_3685_p1 = $signed(select_ln89_50_fu_3677_p3);

assign sext_ln89_31_fu_3697_p1 = $signed(select_ln89_51_fu_3689_p3);

assign sext_ln89_32_fu_3709_p1 = $signed(select_ln89_52_fu_3701_p3);

assign sext_ln89_33_fu_3721_p1 = $signed(select_ln89_53_fu_3713_p3);

assign sext_ln89_34_fu_3733_p1 = $signed(select_ln89_54_fu_3725_p3);

assign sext_ln89_35_fu_3745_p1 = $signed(select_ln89_55_fu_3737_p3);

assign sext_ln89_36_fu_3757_p1 = $signed(select_ln89_56_fu_3749_p3);

assign sext_ln89_37_fu_3769_p1 = $signed(select_ln89_57_fu_3761_p3);

assign sext_ln89_38_fu_3781_p1 = $signed(select_ln89_58_fu_3773_p3);

assign sext_ln89_39_fu_3793_p1 = $signed(select_ln89_59_fu_3785_p3);

assign sext_ln89_3_fu_2777_p1 = $signed(select_ln89_19_fu_2769_p3);

assign sext_ln89_40_fu_3805_p1 = $signed(select_ln89_60_fu_3797_p3);

assign sext_ln89_41_fu_3829_p1 = $signed(select_ln89_62_fu_3821_p3);

assign sext_ln89_4_fu_2789_p1 = $signed(select_ln89_20_fu_2781_p3);

assign sext_ln89_5_fu_2801_p1 = $signed(select_ln89_21_fu_2793_p3);

assign sext_ln89_6_fu_2813_p1 = $signed(select_ln89_22_fu_2805_p3);

assign sext_ln89_7_fu_2825_p1 = $signed(select_ln89_23_fu_2817_p3);

assign sext_ln89_8_fu_2837_p1 = $signed(select_ln89_24_fu_2829_p3);

assign sext_ln89_9_fu_2849_p1 = $signed(select_ln89_25_fu_2841_p3);

assign sext_ln89_fu_2741_p1 = $signed(select_ln89_16_fu_2733_p3);

assign sf_1_fu_3985_p2 = (sf_fu_360 + 32'd1);

assign sub_ln1347_10_fu_2287_p2 = ($signed(3'd0) - $signed(rhs_0_10_fu_2283_p1));

assign sub_ln1347_11_fu_2319_p2 = ($signed(3'd0) - $signed(rhs_0_11_fu_2315_p1));

assign sub_ln1347_12_fu_2351_p2 = ($signed(3'd0) - $signed(rhs_0_12_fu_2347_p1));

assign sub_ln1347_13_fu_2383_p2 = ($signed(3'd0) - $signed(rhs_0_13_fu_2379_p1));

assign sub_ln1347_14_fu_2415_p2 = ($signed(3'd0) - $signed(rhs_0_14_fu_2411_p1));

assign sub_ln1347_15_fu_2447_p2 = ($signed(3'd0) - $signed(rhs_0_15_fu_2443_p1));

assign sub_ln1347_1_fu_1999_p2 = ($signed(3'd0) - $signed(rhs_0_1_fu_1995_p1));

assign sub_ln1347_2_fu_2031_p2 = ($signed(3'd0) - $signed(rhs_0_2_fu_2027_p1));

assign sub_ln1347_3_fu_2063_p2 = ($signed(3'd0) - $signed(rhs_0_3_fu_2059_p1));

assign sub_ln1347_4_fu_2095_p2 = ($signed(3'd0) - $signed(rhs_0_4_fu_2091_p1));

assign sub_ln1347_5_fu_2127_p2 = ($signed(3'd0) - $signed(rhs_0_5_fu_2123_p1));

assign sub_ln1347_6_fu_2159_p2 = ($signed(3'd0) - $signed(rhs_0_6_fu_2155_p1));

assign sub_ln1347_7_fu_2191_p2 = ($signed(3'd0) - $signed(rhs_0_7_fu_2187_p1));

assign sub_ln1347_8_fu_2223_p2 = ($signed(3'd0) - $signed(rhs_0_8_fu_2219_p1));

assign sub_ln1347_9_fu_2255_p2 = ($signed(3'd0) - $signed(rhs_0_9_fu_2251_p1));

assign sub_ln1347_fu_1967_p2 = ($signed(3'd0) - $signed(rhs_0_0_fu_1963_p1));

assign threshs_m_thresholds_V_0_0_address0 = idxprom2_i_fu_4025_p1;

assign threshs_m_thresholds_V_0_1_address0 = idxprom2_i_fu_4025_p1;

assign threshs_m_thresholds_V_1_0_address0 = idxprom2_i_fu_4025_p1;

assign threshs_m_thresholds_V_1_1_address0 = idxprom2_i_fu_4025_p1;

assign threshs_m_thresholds_V_2_0_address0 = idxprom2_i_fu_4025_p1;

assign threshs_m_thresholds_V_2_1_address0 = idxprom2_i_fu_4025_p1;

assign threshs_m_thresholds_V_3_0_address0 = idxprom2_i_fu_4025_p1;

assign threshs_m_thresholds_V_3_1_address0 = idxprom2_i_fu_4025_p1;

assign tmp_18_fu_2605_p3 = weights_V_TDATA[32'd16];

assign tmp_34_fu_3065_p3 = weights_V_TDATA[32'd32];

assign tmp_50_fu_3525_p3 = weights_V_TDATA[32'd48];

assign tmp_fu_1267_p73 = sf_fu_360[6:0];

assign trunc_ln256_fu_1418_p1 = sf_fu_360[6:0];

assign trunc_ln674_1_fu_1959_p1 = ap_phi_mux_inElem_phi_fu_793_p146[1:0];

assign trunc_ln674_fu_1835_p1 = weights_V_TDATA[0:0];

assign wgt_m_val_10_M_elems_V_1_fu_2685_p3 = weights_V_TDATA[32'd26];

assign wgt_m_val_10_M_elems_V_2_fu_3145_p3 = weights_V_TDATA[32'd42];

assign wgt_m_val_10_M_elems_V_3_fu_3605_p3 = weights_V_TDATA[32'd58];

assign wgt_m_val_10_M_elems_V_fu_1911_p3 = weights_V_TDATA[32'd10];

assign wgt_m_val_11_M_elems_V_1_fu_2693_p3 = weights_V_TDATA[32'd27];

assign wgt_m_val_11_M_elems_V_2_fu_3153_p3 = weights_V_TDATA[32'd43];

assign wgt_m_val_11_M_elems_V_3_fu_3613_p3 = weights_V_TDATA[32'd59];

assign wgt_m_val_11_M_elems_V_fu_1919_p3 = weights_V_TDATA[32'd11];

assign wgt_m_val_12_M_elems_V_1_fu_2701_p3 = weights_V_TDATA[32'd28];

assign wgt_m_val_12_M_elems_V_2_fu_3161_p3 = weights_V_TDATA[32'd44];

assign wgt_m_val_12_M_elems_V_3_fu_3621_p3 = weights_V_TDATA[32'd60];

assign wgt_m_val_12_M_elems_V_fu_1927_p3 = weights_V_TDATA[32'd12];

assign wgt_m_val_13_M_elems_V_1_fu_2709_p3 = weights_V_TDATA[32'd29];

assign wgt_m_val_13_M_elems_V_2_fu_3169_p3 = weights_V_TDATA[32'd45];

assign wgt_m_val_13_M_elems_V_3_fu_3629_p3 = weights_V_TDATA[32'd61];

assign wgt_m_val_13_M_elems_V_fu_1935_p3 = weights_V_TDATA[32'd13];

assign wgt_m_val_14_M_elems_V_1_fu_2717_p3 = weights_V_TDATA[32'd30];

assign wgt_m_val_14_M_elems_V_2_fu_3177_p3 = weights_V_TDATA[32'd46];

assign wgt_m_val_14_M_elems_V_3_fu_3637_p3 = weights_V_TDATA[32'd62];

assign wgt_m_val_14_M_elems_V_fu_1943_p3 = weights_V_TDATA[32'd14];

assign wgt_m_val_15_M_elems_V_1_fu_2725_p3 = weights_V_TDATA[32'd31];

assign wgt_m_val_15_M_elems_V_2_fu_3185_p3 = weights_V_TDATA[32'd47];

assign wgt_m_val_15_M_elems_V_3_fu_3645_p3 = weights_V_TDATA[32'd63];

assign wgt_m_val_15_M_elems_V_fu_1951_p3 = weights_V_TDATA[32'd15];

assign wgt_m_val_1_M_elems_V_1_fu_2613_p3 = weights_V_TDATA[32'd17];

assign wgt_m_val_1_M_elems_V_2_fu_3073_p3 = weights_V_TDATA[32'd33];

assign wgt_m_val_1_M_elems_V_3_fu_3533_p3 = weights_V_TDATA[32'd49];

assign wgt_m_val_1_M_elems_V_fu_1839_p3 = weights_V_TDATA[32'd1];

assign wgt_m_val_2_M_elems_V_1_fu_2621_p3 = weights_V_TDATA[32'd18];

assign wgt_m_val_2_M_elems_V_2_fu_3081_p3 = weights_V_TDATA[32'd34];

assign wgt_m_val_2_M_elems_V_3_fu_3541_p3 = weights_V_TDATA[32'd50];

assign wgt_m_val_2_M_elems_V_fu_1847_p3 = weights_V_TDATA[32'd2];

assign wgt_m_val_3_M_elems_V_1_fu_2629_p3 = weights_V_TDATA[32'd19];

assign wgt_m_val_3_M_elems_V_2_fu_3089_p3 = weights_V_TDATA[32'd35];

assign wgt_m_val_3_M_elems_V_3_fu_3549_p3 = weights_V_TDATA[32'd51];

assign wgt_m_val_3_M_elems_V_fu_1855_p3 = weights_V_TDATA[32'd3];

assign wgt_m_val_4_M_elems_V_1_fu_2637_p3 = weights_V_TDATA[32'd20];

assign wgt_m_val_4_M_elems_V_2_fu_3097_p3 = weights_V_TDATA[32'd36];

assign wgt_m_val_4_M_elems_V_3_fu_3557_p3 = weights_V_TDATA[32'd52];

assign wgt_m_val_4_M_elems_V_fu_1863_p3 = weights_V_TDATA[32'd4];

assign wgt_m_val_5_M_elems_V_1_fu_2645_p3 = weights_V_TDATA[32'd21];

assign wgt_m_val_5_M_elems_V_2_fu_3105_p3 = weights_V_TDATA[32'd37];

assign wgt_m_val_5_M_elems_V_3_fu_3565_p3 = weights_V_TDATA[32'd53];

assign wgt_m_val_5_M_elems_V_fu_1871_p3 = weights_V_TDATA[32'd5];

assign wgt_m_val_6_M_elems_V_1_fu_2653_p3 = weights_V_TDATA[32'd22];

assign wgt_m_val_6_M_elems_V_2_fu_3113_p3 = weights_V_TDATA[32'd38];

assign wgt_m_val_6_M_elems_V_3_fu_3573_p3 = weights_V_TDATA[32'd54];

assign wgt_m_val_6_M_elems_V_fu_1879_p3 = weights_V_TDATA[32'd6];

assign wgt_m_val_7_M_elems_V_1_fu_2661_p3 = weights_V_TDATA[32'd23];

assign wgt_m_val_7_M_elems_V_2_fu_3121_p3 = weights_V_TDATA[32'd39];

assign wgt_m_val_7_M_elems_V_3_fu_3581_p3 = weights_V_TDATA[32'd55];

assign wgt_m_val_7_M_elems_V_fu_1887_p3 = weights_V_TDATA[32'd7];

assign wgt_m_val_8_M_elems_V_1_fu_2669_p3 = weights_V_TDATA[32'd24];

assign wgt_m_val_8_M_elems_V_2_fu_3129_p3 = weights_V_TDATA[32'd40];

assign wgt_m_val_8_M_elems_V_3_fu_3589_p3 = weights_V_TDATA[32'd56];

assign wgt_m_val_8_M_elems_V_fu_1895_p3 = weights_V_TDATA[32'd8];

assign wgt_m_val_9_M_elems_V_1_fu_2677_p3 = weights_V_TDATA[32'd25];

assign wgt_m_val_9_M_elems_V_2_fu_3137_p3 = weights_V_TDATA[32'd41];

assign wgt_m_val_9_M_elems_V_3_fu_3597_p3 = weights_V_TDATA[32'd57];

assign wgt_m_val_9_M_elems_V_fu_1903_p3 = weights_V_TDATA[32'd9];

assign xor_ln890_1_fu_4130_p2 = (icmp_ln890_1_fu_4125_p2 ^ 1'd1);

assign xor_ln890_2_fu_4172_p2 = (icmp_ln890_2_fu_4167_p2 ^ 1'd1);

assign xor_ln890_3_fu_4206_p2 = (icmp_ln890_3_fu_4201_p2 ^ 1'd1);

assign xor_ln890_fu_4088_p2 = (icmp_ln890_fu_4083_p2 ^ 1'd1);

assign zext_ln691_1_fu_4136_p1 = xor_ln890_1_fu_4130_p2;

assign zext_ln691_2_fu_4178_p1 = xor_ln890_2_fu_4172_p2;

assign zext_ln691_3_fu_4212_p1 = xor_ln890_3_fu_4206_p2;

assign zext_ln691_fu_4094_p1 = xor_ln890_fu_4088_p2;

endmodule //StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_16u_4u_Slice_ap_int_2u_Slice_ap_int_2_2u_Recast_Binary_ap_uint_1_ap_uint_32_ap_uint_8_ThresholdsActivation_32u_4u_2u_ap_int_13_ap_int_2_1_less_equal_ap_int_13_ap_resource_lut_s
