# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/Users/LAPTOP/Downloads/Third Year CMP #1/Computer Architecture/submit/Lab1_Encoder/code/sim.do}
