--- verilog_synth
+++ uhdm_synth
@@ -1,28 +1,28 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-14.10" *)
+(* top =  1  *)
 module code_hdl_models_decoder_2to4_gates(x, y, f0, f1, f2, f3);
-(* src = "dut.sv:2.7-2.8" *)
+(* src = "dut.sv:1.44-1.45" *)
 input x;
 wire x;
-(* src = "dut.sv:2.9-2.10" *)
+(* src = "dut.sv:1.46-1.47" *)
 input y;
 wire y;
-(* src = "dut.sv:3.8-3.10" *)
+(* src = "dut.sv:1.48-1.50" *)
 output f0;
 wire f0;
-(* src = "dut.sv:3.11-3.13" *)
+(* src = "dut.sv:1.51-1.53" *)
 output f1;
 wire f1;
-(* src = "dut.sv:3.14-3.16" *)
+(* src = "dut.sv:1.54-1.56" *)
 output f2;
 wire f2;
-(* src = "dut.sv:3.17-3.19" *)
+(* src = "dut.sv:1.57-1.59" *)
 output f3;
 wire f3;
 \$_NOR_  _0_ (
-.A(y),
-.B(x),
+.A(x),
+.B(y),
 .Y(f0)
 );
 \$_ANDNOT_  _1_ (
@@ -36,8 +36,8 @@
 .Y(f2)
 );
 \$_AND_  _3_ (
-.A(y),
-.B(x),
+.A(x),
+.B(y),
 .Y(f3)
 );
 endmodule
