Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Fri Sep 14 11:13:40 2018
| Host             : DESKTOP-BFI3NDQ running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
| Design           : TOP
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.281        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.130        |
| Device Static (W)        | 0.152        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.011 |        8 |       --- |             --- |
| Slice Logic             |     0.009 |     2892 |       --- |             --- |
|   LUT as Logic          |     0.009 |     1278 |    133800 |            0.96 |
|   F7/F8 Muxes           |    <0.001 |      272 |    133800 |            0.20 |
|   Register              |    <0.001 |     1044 |    267600 |            0.39 |
|   CARRY4                |    <0.001 |       31 |     33450 |            0.09 |
|   LUT as Shift Register |    <0.001 |        5 |     46200 |            0.01 |
|   Others                |     0.000 |       25 |       --- |             --- |
| Signals                 |     0.011 |     1962 |       --- |             --- |
| PLL                     |     0.094 |        1 |        10 |           10.00 |
| I/O                     |     0.004 |       23 |       285 |            8.07 |
| Static Power            |     0.152 |          |           |                 |
| Total                   |     0.281 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.064 |       0.033 |      0.031 |
| Vccaux    |       1.800 |     0.083 |       0.052 |      0.031 |
| Vcco33    |       3.300 |     0.005 |       0.000 |      0.005 |
| Vcco25    |       2.500 |     0.006 |       0.001 |      0.005 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------+---------------------------+-----------------+
| Clock          | Domain                    | Constraint (ns) |
+----------------+---------------------------+-----------------+
| CLKFBIN        | hehxd/CLKFBIN             |            10.0 |
| clk125MHz90    | hehxd/clk125MHz90         |             8.0 |
| eth_rx_clk_pin | eth_rxck                  |             8.0 |
| hehxd_n_6      | hehxd/enable_count_reg[0] |             8.0 |
| hehxd_n_7      | hehxd/max_count_reg[0]_0  |            20.0 |
| sys_clk_pin    | clk100MHz                 |            10.0 |
+----------------+---------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| TOP                |     0.130 |
|   aes              |     0.020 |
|     aes_block      |     0.018 |
|       key_block    |     0.002 |
|       u2           |     0.012 |
|       u3           |    <0.001 |
|   data             |    <0.001 |
|   hehxd            |     0.104 |
|     data           |     0.003 |
|     i_add_crc32    |    <0.001 |
|     i_add_preamble |    <0.001 |
|     i_rgmii_rx     |     0.001 |
|     i_rgmii_tx     |     0.002 |
+--------------------+-----------+


