 
****************************************
Report : qor
Design : des
Version: M-2016.12-SP1
Date   : Tue Apr 15 10:26:39 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          9.73
  Critical Path Slack:           0.01
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.04
  Total Hold Violation:         -2.72
  No. of Hold Violations:       81.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:        572
  Leaf Cell Count:               1335
  Buf/Inv Cell Count:             215
  Buf Cell Count:                  10
  Inv Cell Count:                 205
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1145
  Sequential Cell Count:          190
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2557.451078
  Noncombinational Area:  1352.046103
  Buf/Inv Area:            280.829122
  Total Buffer Area:            20.33
  Total Inverter Area:         260.50
  Macro/Black Box Area:      0.000000
  Net Area:                746.261919
  -----------------------------------
  Cell Area:              3909.497181
  Design Area:            4655.759100


  Design Rules
  -----------------------------------
  Total Number of Nets:          1462
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.92
  Logic Optimization:                  4.19
  Mapping Optimization:                2.80
  -----------------------------------------
  Overall Compile Time:                9.78
  Overall Compile Wall Clock Time:     9.83

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.04  TNS: 2.72  Number of Violating Paths: 81

  --------------------------------------------------------------------


1
