# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do CEG3155_PROJECT_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/baudRateGenerator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity baudRateGenerator
# -- Compiling architecture rtl of baudRateGenerator
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/mux81.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux81
# -- Compiling architecture structural of mux81
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/oneBitComparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitComparator
# -- Compiling architecture rtl of oneBitComparator
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/oneBitAdderSubtractor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitAdderSubtractor
# -- Compiling architecture rtl of oneBitAdderSubtractor
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/nbitregister.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitRegister
# -- Compiling architecture rtl of nBitRegister
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/nBitIncrementer.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitIncrementer
# -- Compiling architecture rtl of nBitIncrementer
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/nbitcomparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitcomparator
# -- Compiling architecture rtl of nbitcomparator
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/nBitAdderSubtractor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitAdderSubtractor
# -- Compiling architecture rtl of nBitAdderSubtractor
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/mux41.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux41
# -- Compiling architecture structural of mux41
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/mux21.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/enardFF_2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity enARdFF_2
# -- Compiling architecture rtl of enARdFF_2
# 
vsim -voptargs=+acc work.baudrategenerator
# vsim -voptargs=+acc work.baudrategenerator 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.baudrategenerator(rtl)
# Loading work.nbitincrementer(rtl)
# Loading work.nbitaddersubtractor(rtl)
# Loading work.onebitaddersubtractor(rtl)
# Loading work.nbitregister(rtl)
# Loading work.enardff_2(rtl)
# Loading work.nbitcomparator(rtl)
# Loading work.onebitcomparator(rtl)
# Loading work.mux81(structural)
# Loading work.mux41(structural)
# Loading work.mux21(structural)
add wave -position insertpoint  \
sim:/baudrategenerator/baudSel \
sim:/baudrategenerator/clk \
sim:/baudrategenerator/reset \
sim:/baudrategenerator/bclk \
sim:/baudrategenerator/bclkx8
force -freeze sim:/baudrategenerator/clk 1 0, 0 {19861 ps} -r 39722
force -freeze sim:/baudrategenerator/reset 1 0
force -freeze sim:/baudrategenerator/baudSel 000 0
# Value length (3) does not equal array index length (4).
# 
# ** Error: (vsim-4011) Invalid force value: 000 0.
# 
run
force -freeze sim:/baudrategenerator/baudSel 0000 0
run
