Analysis & Synthesis report for AXI_PROJECT
Tue Nov 11 09:39:50 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |alu_master_system|AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_address
 10. State Machine - |alu_master_system|AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2
 11. State Machine - |alu_master_system|AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave
 12. State Machine - |alu_master_system|CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state
 13. State Machine - |alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Added for RAM Pass-Through Logic
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated
 22. Parameter Settings for User Entity Instance: Top-level Entity: |alu_master_system
 23. Parameter Settings for User Entity Instance: CPU_ALU_Master:u_master0
 24. Parameter Settings for User Entity Instance: CPU_ALU_Master:u_master0|ALU_Core:u_alu
 25. Parameter Settings for User Entity Instance: CPU_ALU_Master:u_master0|CPU_Controller:u_controller
 26. Parameter Settings for User Entity Instance: CPU_ALU_Master:u_master1
 27. Parameter Settings for User Entity Instance: CPU_ALU_Master:u_master1|ALU_Core:u_alu
 28. Parameter Settings for User Entity Instance: CPU_ALU_Master:u_master1|CPU_Controller:u_controller
 29. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect
 30. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top
 31. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Qos_Arbiter:u_Qos_Arbiter
 32. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Demux_1_2:u_Demux_Address_Write_Ready
 33. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|AW_MUX_2_1:u_AW_MUX_2_1
 34. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec
 35. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top
 36. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue
 37. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue2
 38. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Demux_1_2:u_Demux_Write_Data_Ready
 39. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Demux_1_2:u_Demux_Write_Data_Ready2
 40. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|WD_MUX_2_1:u_WD_MUX_2_1
 41. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|WD_MUX_2_1:u_WD_MUX_2_1_2
 42. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top
 43. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb
 44. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Demux_1_2:u_Demux_1_2
 45. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec
 46. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top
 47. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter
 48. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:araddr_mux
 49. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arlen_mux
 50. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arsize_mux
 51. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arburst_mux
 52. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arlock_mux
 53. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arcache_mux
 54. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arprot_mux
 55. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arqos_mux
 56. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arregion_mux
 57. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arvalid_mux
 58. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec
 59. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Demux_1_2:u_Demux_Address_Read_Ready
 60. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_2x1:mux_m_addr
 61. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Demux_1x4:rready_demux_M0
 62. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Demux_1x4:rready_demux_M1
 63. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_2x1:rready_mux_M00
 64. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_2x1:rready_mux_M01
 65. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_2x1:rready_mux_M02
 66. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_2x1:rready_mux_M03
 67. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_4x1:rvalid_mux_M0
 68. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_4x1:rvalid_mux_M1
 69. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_4x1:rdata_mux_M0
 70. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_4x1:rdata_mux_M1
 71. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_4x1:rlast_mux_M0
 72. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_4x1:rlast_mux_M1
 73. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_4x1:rresp_mux_M0
 74. Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_4x1:rresp_mux_M1
 75. Parameter Settings for User Entity Instance: Simple_Memory_Slave:u_slave0
 76. Parameter Settings for User Entity Instance: Simple_Memory_Slave:u_slave1
 77. Parameter Settings for User Entity Instance: Simple_Memory_Slave:u_slave2
 78. Parameter Settings for User Entity Instance: Simple_Memory_Slave:u_slave3
 79. Parameter Settings for Inferred Entity Instance: Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0
 80. altsyncram Parameter Settings by Entity Instance
 81. Port Connectivity Checks: "Simple_Memory_Slave:u_slave3"
 82. Port Connectivity Checks: "Simple_Memory_Slave:u_slave2"
 83. Port Connectivity Checks: "Simple_Memory_Slave:u_slave1"
 84. Port Connectivity Checks: "Simple_Memory_Slave:u_slave0"
 85. Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|Controller:Read_controller"
 86. Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Raising_Edge_Det:u_Raising_Edge_Det"
 87. Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"
 88. Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter"
 89. Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top"
 90. Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec"
 91. Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb"
 92. Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top"
 93. Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec"
 94. Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|AW_HandShake_Checker:u_Address_Write_HandShake_Checker"
 95. Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Raising_Edge_Det:u_Raising_Edge_Det"
 96. Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Qos_Arbiter:u_Qos_Arbiter"
 97. Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect"
 98. Port Connectivity Checks: "CPU_ALU_Master:u_master1"
 99. Port Connectivity Checks: "CPU_ALU_Master:u_master0"
100. Elapsed Time Per Partition
101. Analysis & Synthesis Messages
102. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 11 09:39:50 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; AXI_PROJECT                                     ;
; Top-level Entity Name              ; alu_master_system                               ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 671                                             ;
;     Total combinational functions  ; 624                                             ;
;     Dedicated logic registers      ; 310                                             ;
; Total registers                    ; 310                                             ;
; Total pins                         ; 8                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 8,192                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; alu_master_system  ; AXI_PROJECT        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                            ; Library ;
+--------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+
; ../../src/wrapper/alu_master_system.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/alu_master_system.v                                                ;         ;
; ../../Slave_Memory/Simple_Memory_Slave.v                                             ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/Slave_Memory/Simple_Memory_Slave.v                                             ;         ;
; ../../Master_ALU/ALU/CPU_Controller.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_Controller.v                                                ;         ;
; ../../Master_ALU/ALU/CPU_ALU_Master.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_ALU_Master.v                                                ;         ;
; ../../Master_ALU/ALU/ALU_Core.v                                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/ALU_Core.v                                                      ;         ;
; ../../src/axi_interconnect/rtl/utils/Faling_Edge_Detc.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/utils/Faling_Edge_Detc.v                              ;         ;
; ../../src/axi_interconnect/rtl/utils/Raising_Edge_Det.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/utils/Raising_Edge_Det.v                              ;         ;
; ../../src/axi_interconnect/rtl/handshake/AW_HandShake_Checker.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/handshake/AW_HandShake_Checker.v                      ;         ;
; ../../src/axi_interconnect/rtl/handshake/WD_HandShake.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/handshake/WD_HandShake.v                              ;         ;
; ../../src/axi_interconnect/rtl/handshake/WR_HandShake.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/handshake/WR_HandShake.v                              ;         ;
; ../../src/axi_interconnect/rtl/datapath/mux/AW_MUX_2_1.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/AW_MUX_2_1.v                             ;         ;
; ../../src/axi_interconnect/rtl/datapath/mux/BReady_MUX_2_1.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/BReady_MUX_2_1.v                         ;         ;
; ../../src/axi_interconnect/rtl/datapath/mux/Mux_2x1.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/Mux_2x1.v                                ;         ;
; ../../src/axi_interconnect/rtl/datapath/mux/Mux_4x1.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/Mux_4x1.v                                ;         ;
; ../../src/axi_interconnect/rtl/datapath/mux/WD_MUX_2_1.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/WD_MUX_2_1.v                             ;         ;
; ../../src/axi_interconnect/rtl/datapath/demux/Demux_1x4.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/demux/Demux_1x4.v                            ;         ;
; ../../src/axi_interconnect/rtl/datapath/demux/Demux_1_2.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/demux/Demux_1_2.v                            ;         ;
; ../../src/axi_interconnect/rtl/buffers/Queue.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/buffers/Queue.v                                       ;         ;
; ../../src/axi_interconnect/rtl/arbitration/Qos_Arbiter.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Qos_Arbiter.v                             ;         ;
; ../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v                            ;         ;
; ../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v                      ;         ;
; ../../src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v                     ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v                     ;         ;
; ../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v                     ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v                     ;         ;
; ../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v                     ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v                     ;         ;
; ../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v ;         ;
; ../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v ;         ;
; ../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v ;         ;
; ../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v  ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v  ;         ;
; ../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/Controller.v                 ;         ;
; ../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v                          ;         ;
; altsyncram.tdf                                                                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;         ;
; stratix_ram_block.inc                                                                ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;         ;
; lpm_mux.inc                                                                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;         ;
; lpm_decode.inc                                                                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;         ;
; aglobal130.inc                                                                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                        ;         ;
; a_rdenreg.inc                                                                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;         ;
; altrom.inc                                                                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                            ;         ;
; altram.inc                                                                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                            ;         ;
; altdpram.inc                                                                         ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                          ;         ;
; db/altsyncram_uqp1.tdf                                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/db/altsyncram_uqp1.tdf                                             ;         ;
; db/AXI_PROJECT.ram0_Simple_Memory_Slave_c3357c4f.hdl.mif                             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/db/AXI_PROJECT.ram0_Simple_Memory_Slave_c3357c4f.hdl.mif           ;         ;
+--------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 671   ;
;                                             ;       ;
; Total combinational functions               ; 624   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 245   ;
;     -- 3 input functions                    ; 194   ;
;     -- <=2 input functions                  ; 185   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 587   ;
;     -- arithmetic mode                      ; 37    ;
;                                             ;       ;
; Total registers                             ; 310   ;
;     -- Dedicated logic registers            ; 310   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 8     ;
; Total memory bits                           ; 8192  ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; ACLK  ;
; Maximum fan-out                             ; 342   ;
; Total fan-out                               ; 3446  ;
; Average fan-out                             ; 3.54  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                  ; Library Name ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |alu_master_system                                                ; 624 (1)           ; 310 (0)      ; 8192        ; 0            ; 0       ; 0         ; 8    ; 0            ; |alu_master_system                                                                                                                                                   ; work         ;
;    |AXI_Interconnect_Full:u_interconnect|                         ; 86 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|AXI_Interconnect_Full:u_interconnect                                                                                                              ; work         ;
;       |AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|     ; 23 (0)            ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top                                                        ; work         ;
;          |AW_HandShake_Checker:u_AR_HandShake_Checker|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker            ; work         ;
;          |Mux_2x1:araddr_mux|                                     ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:araddr_mux                                     ; work         ;
;          |Mux_2x1:arvalid_mux|                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arvalid_mux                                    ; work         ;
;          |Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|          ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec          ; work         ;
;          |Read_Arbiter:u_Read_Arbiter|                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter                            ; work         ;
;       |AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|     ; 2 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top                                                        ; work         ;
;          |AW_HandShake_Checker:u_Address_Write_HandShake_Checker| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|AW_HandShake_Checker:u_Address_Write_HandShake_Checker ; work         ;
;          |Faling_Edge_Detc:u_Faling_Edge_Detc|                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Faling_Edge_Detc:u_Faling_Edge_Detc                    ; work         ;
;       |BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|     ; 2 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top                                                        ; work         ;
;          |WR_HandShake:u_WR_HandShake|                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|WR_HandShake:u_WR_HandShake                            ; work         ;
;          |Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb|        ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb        ; work         ;
;       |Controller:Read_controller|                                ; 46 (46)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|AXI_Interconnect_Full:u_interconnect|Controller:Read_controller                                                                                   ; work         ;
;       |Mux_2x1:mux_m_addr|                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|AXI_Interconnect_Full:u_interconnect|Mux_2x1:mux_m_addr                                                                                           ; work         ;
;       |Mux_4x1:rvalid_mux_M0|                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|AXI_Interconnect_Full:u_interconnect|Mux_4x1:rvalid_mux_M0                                                                                        ; work         ;
;       |Mux_4x1:rvalid_mux_M1|                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|AXI_Interconnect_Full:u_interconnect|Mux_4x1:rvalid_mux_M1                                                                                        ; work         ;
;       |WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|     ; 7 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top                                                        ; work         ;
;          |Queue:u_Queue|                                          ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue                                          ; work         ;
;          |WD_HandShake:u_WD_HandShake|                            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|WD_HandShake:u_WD_HandShake                            ; work         ;
;    |CPU_ALU_Master:u_master0|                                     ; 378 (38)          ; 160 (31)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|CPU_ALU_Master:u_master0                                                                                                                          ; work         ;
;       |ALU_Core:u_alu|                                            ; 92 (92)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|CPU_ALU_Master:u_master0|ALU_Core:u_alu                                                                                                           ; work         ;
;       |CPU_Controller:u_controller|                               ; 248 (248)         ; 129 (129)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller                                                                                              ; work         ;
;    |CPU_ALU_Master:u_master1|                                     ; 73 (13)           ; 48 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|CPU_ALU_Master:u_master1                                                                                                                          ; work         ;
;       |CPU_Controller:u_controller|                               ; 60 (60)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|CPU_ALU_Master:u_master1|CPU_Controller:u_controller                                                                                              ; work         ;
;    |Simple_Memory_Slave:u_slave0|                                 ; 68 (68)           ; 69 (69)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|Simple_Memory_Slave:u_slave0                                                                                                                      ; work         ;
;       |altsyncram:memory_rtl_0|                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0                                                                                              ; work         ;
;          |altsyncram_uqp1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated                                                               ; work         ;
;    |Simple_Memory_Slave:u_slave1|                                 ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|Simple_Memory_Slave:u_slave1                                                                                                                      ; work         ;
;    |Simple_Memory_Slave:u_slave2|                                 ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|Simple_Memory_Slave:u_slave2                                                                                                                      ; work         ;
;    |Simple_Memory_Slave:u_slave3|                                 ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |alu_master_system|Simple_Memory_Slave:u_slave3                                                                                                                      ; work         ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+
; Name                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                      ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+
; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; db/AXI_PROJECT.ram0_Simple_Memory_Slave_c3357c4f.hdl.mif ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |alu_master_system|AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_address             ;
+---------------------------------+---------------------------------+-------------------------------+-------------------------------+
; Name                            ; curr_state_address.Idle_address ; curr_state_address.M1_Address ; curr_state_address.M0_Address ;
+---------------------------------+---------------------------------+-------------------------------+-------------------------------+
; curr_state_address.Idle_address ; 0                               ; 0                             ; 0                             ;
; curr_state_address.M0_Address   ; 1                               ; 0                             ; 1                             ;
; curr_state_address.M1_Address   ; 1                               ; 1                             ; 0                             ;
+---------------------------------+---------------------------------+-------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |alu_master_system|AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2                                                                ;
+--------------------------------+----------------------------+----------------------------+----------------------------+--------------------------------+----------------------------+
; Name                           ; curr_state_slave2.Slave2_2 ; curr_state_slave2.Slave1_2 ; curr_state_slave2.Slave0_2 ; curr_state_slave2.Idle_slave_2 ; curr_state_slave2.Slave3_2 ;
+--------------------------------+----------------------------+----------------------------+----------------------------+--------------------------------+----------------------------+
; curr_state_slave2.Idle_slave_2 ; 0                          ; 0                          ; 0                          ; 0                              ; 0                          ;
; curr_state_slave2.Slave0_2     ; 0                          ; 0                          ; 1                          ; 1                              ; 0                          ;
; curr_state_slave2.Slave1_2     ; 0                          ; 1                          ; 0                          ; 1                              ; 0                          ;
; curr_state_slave2.Slave2_2     ; 1                          ; 0                          ; 0                          ; 1                              ; 0                          ;
; curr_state_slave2.Slave3_2     ; 0                          ; 0                          ; 0                          ; 1                              ; 1                          ;
+--------------------------------+----------------------------+----------------------------+----------------------------+--------------------------------+----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |alu_master_system|AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave                                               ;
+-----------------------------+-------------------------+-------------------------+-------------------------+-----------------------------+-------------------------+
; Name                        ; curr_state_slave.Slave2 ; curr_state_slave.Slave1 ; curr_state_slave.Slave0 ; curr_state_slave.Idle_slave ; curr_state_slave.Slave3 ;
+-----------------------------+-------------------------+-------------------------+-------------------------+-----------------------------+-------------------------+
; curr_state_slave.Idle_slave ; 0                       ; 0                       ; 0                       ; 0                           ; 0                       ;
; curr_state_slave.Slave0     ; 0                       ; 0                       ; 1                       ; 1                           ; 0                       ;
; curr_state_slave.Slave1     ; 0                       ; 1                       ; 0                       ; 1                           ; 0                       ;
; curr_state_slave.Slave2     ; 1                       ; 0                       ; 0                       ; 1                           ; 0                       ;
; curr_state_slave.Slave3     ; 0                       ; 0                       ; 0                       ; 1                           ; 1                       ;
+-----------------------------+-------------------------+-------------------------+-------------------------+-----------------------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |alu_master_system|CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state                                                                                                       ;
+----------------------------+----------------------------+-----------------------+-------------------------+-------------------------+----------------------+---------------------------+--------------------+
; Name                       ; current_state.STORE_RESULT ; current_state.EXECUTE ; current_state.FETCH_OP2 ; current_state.FETCH_OP1 ; current_state.DECODE ; current_state.FETCH_INSTR ; current_state.IDLE ;
+----------------------------+----------------------------+-----------------------+-------------------------+-------------------------+----------------------+---------------------------+--------------------+
; current_state.IDLE         ; 0                          ; 0                     ; 0                       ; 0                       ; 0                    ; 0                         ; 0                  ;
; current_state.FETCH_INSTR  ; 0                          ; 0                     ; 0                       ; 0                       ; 0                    ; 1                         ; 1                  ;
; current_state.DECODE       ; 0                          ; 0                     ; 0                       ; 0                       ; 1                    ; 0                         ; 1                  ;
; current_state.FETCH_OP1    ; 0                          ; 0                     ; 0                       ; 1                       ; 0                    ; 0                         ; 1                  ;
; current_state.FETCH_OP2    ; 0                          ; 0                     ; 1                       ; 0                       ; 0                    ; 0                         ; 1                  ;
; current_state.EXECUTE      ; 0                          ; 1                     ; 0                       ; 0                       ; 0                    ; 0                         ; 1                  ;
; current_state.STORE_RESULT ; 1                          ; 0                     ; 0                       ; 0                       ; 0                    ; 0                         ; 1                  ;
+----------------------------+----------------------------+-----------------------+-------------------------+-------------------------+----------------------+---------------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state                                                                                                       ;
+----------------------------+----------------------------+-----------------------+-------------------------+-------------------------+----------------------+---------------------------+--------------------+
; Name                       ; current_state.STORE_RESULT ; current_state.EXECUTE ; current_state.FETCH_OP2 ; current_state.FETCH_OP1 ; current_state.DECODE ; current_state.FETCH_INSTR ; current_state.IDLE ;
+----------------------------+----------------------------+-----------------------+-------------------------+-------------------------+----------------------+---------------------------+--------------------+
; current_state.IDLE         ; 0                          ; 0                     ; 0                       ; 0                       ; 0                    ; 0                         ; 0                  ;
; current_state.FETCH_INSTR  ; 0                          ; 0                     ; 0                       ; 0                       ; 0                    ; 1                         ; 1                  ;
; current_state.DECODE       ; 0                          ; 0                     ; 0                       ; 0                       ; 1                    ; 0                         ; 1                  ;
; current_state.FETCH_OP1    ; 0                          ; 0                     ; 0                       ; 1                       ; 0                    ; 0                         ; 1                  ;
; current_state.FETCH_OP2    ; 0                          ; 0                     ; 1                       ; 0                       ; 0                    ; 0                         ; 1                  ;
; current_state.EXECUTE      ; 0                          ; 1                     ; 0                       ; 0                       ; 0                    ; 0                         ; 1                  ;
; current_state.STORE_RESULT ; 1                          ; 0                     ; 0                       ; 0                       ; 0                    ; 0                         ; 1                  ;
+----------------------------+----------------------------+-----------------------+-------------------------+-------------------------+----------------------+---------------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                                                                                 ; Latch Enable Signal                                                               ; Free of Timing Hazards ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------+
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31]                                                                                         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state                ; yes                    ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30]                                                                                         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state                ; yes                    ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|next_state_slave2 ; yes                    ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|next_state_slave2 ; yes                    ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|next_state_slave2 ; yes                    ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|next_state_slave2 ; yes                    ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|next_state_slave2 ; yes                    ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|next_state_slave2 ; yes                    ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|next_state_slave2 ; yes                    ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|next_state_slave2 ; yes                    ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[4]                                                                                         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT   ; yes                    ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[5]                                                                                         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT   ; yes                    ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[6]                                                                                         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT   ; yes                    ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[7]                                                                                         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT   ; yes                    ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[2]                                                                                         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT   ; yes                    ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[3]                                                                                         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT   ; yes                    ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[4]                                                                                         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT   ; yes                    ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[5]                                                                                         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT   ; yes                    ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[6]                                                                                         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT   ; yes                    ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[7]                                                                                         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT   ; yes                    ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]                                                                                          ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state                ; yes                    ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2]                                                                                          ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state                ; yes                    ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]                                                                                          ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state                ; yes                    ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3]                                                                                          ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state                ; yes                    ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]                                                                                          ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state                ; yes                    ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4]                                                                                          ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state                ; yes                    ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]                                                                                          ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state                ; yes                    ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5]                                                                                          ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state                ; yes                    ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]                                                                                          ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state                ; yes                    ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6]                                                                                          ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state                ; yes                    ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]                                                                                          ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state                ; yes                    ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7]                                                                                          ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state                ; yes                    ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]                                                                                          ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state                ; yes                    ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]                                                                                          ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state                ; yes                    ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[0]                                                                                         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT   ; yes                    ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[1]                                                                                         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT   ; yes                    ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[2]                                                                                         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT   ; yes                    ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[3]                                                                                         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT   ; yes                    ;
; Number of user-specified and inferred latches = 38                                                                                                         ;                                                                                   ;                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; CPU_ALU_Master:u_master1|M_AXI_awqos[0..3]                                                                                                                   ; Stuck at GND due to stuck port data_in                            ;
; CPU_ALU_Master:u_master1|M_AXI_arqos[0..3]                                                                                                                   ; Stuck at GND due to stuck port data_in                            ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[0,1]                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; CPU_ALU_Master:u_master0|M_AXI_awqos[0..3]                                                                                                                   ; Stuck at GND due to stuck port data_in                            ;
; CPU_ALU_Master:u_master0|M_AXI_arqos[0..3]                                                                                                                   ; Stuck at GND due to stuck port data_in                            ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[0,1]                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Qos_Arbiter:u_Qos_Arbiter|Selected_Slave[0]                       ; Stuck at GND due to stuck port clock_enable                       ;
; Simple_Memory_Slave:u_slave3|write_addr_received                                                                                                             ; Lost fanout                                                       ;
; Simple_Memory_Slave:u_slave3|write_data_received                                                                                                             ; Lost fanout                                                       ;
; Simple_Memory_Slave:u_slave3|S_AXI_bvalid                                                                                                                    ; Lost fanout                                                       ;
; Simple_Memory_Slave:u_slave2|write_addr_received                                                                                                             ; Lost fanout                                                       ;
; Simple_Memory_Slave:u_slave2|write_data_received                                                                                                             ; Lost fanout                                                       ;
; Simple_Memory_Slave:u_slave2|S_AXI_bvalid                                                                                                                    ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master1|M_AXI_awaddr[2..9,30,31]                                                                                                            ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master1|M_AXI_awvalid                                                                                                                       ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[2..7]                                                                                       ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|dst_addr[2..7]                                                                                          ; Lost fanout                                                       ;
; Simple_Memory_Slave:u_slave3|write_addr[2..9]                                                                                                                ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|write_addr[2..9]                                                                                                                ; Stuck at GND due to stuck port data_in                            ;
; AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue2|Queue[1][0]                                        ; Stuck at GND due to stuck port data_in                            ;
; AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue2|Queue[0][0]                                        ; Stuck at GND due to stuck port data_in                            ;
; AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue|Queue[1][0]                                         ; Stuck at GND due to stuck port data_in                            ;
; AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue|Queue[0][0]                                         ; Stuck at GND due to stuck port data_in                            ;
; CPU_ALU_Master:u_master1|M_AXI_wlast                                                                                                                         ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master1|M_AXI_wstrb[0..3]                                                                                                                   ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master1|M_AXI_wdata[0..7]                                                                                                                   ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master1|M_AXI_wvalid                                                                                                                        ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|result[0..7]                                                                                            ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|operand2[0..31]                                                                                         ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|operand1[0..31]                                                                                         ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[8..31]                                                                                         ; Lost fanout                                                       ;
; Simple_Memory_Slave:u_slave3|S_AXI_rlast                                                                                                                     ; Merged with Simple_Memory_Slave:u_slave3|S_AXI_rvalid             ;
; Simple_Memory_Slave:u_slave2|S_AXI_rlast                                                                                                                     ; Merged with Simple_Memory_Slave:u_slave2|S_AXI_rvalid             ;
; Simple_Memory_Slave:u_slave1|S_AXI_rlast                                                                                                                     ; Merged with Simple_Memory_Slave:u_slave1|S_AXI_rvalid             ;
; Simple_Memory_Slave:u_slave0|S_AXI_rlast                                                                                                                     ; Merged with Simple_Memory_Slave:u_slave0|S_AXI_rvalid             ;
; CPU_ALU_Master:u_master0|M_AXI_wvalid                                                                                                                        ; Merged with CPU_ALU_Master:u_master0|M_AXI_wlast                  ;
; CPU_ALU_Master:u_master0|M_AXI_wstrb[3]                                                                                                                      ; Merged with CPU_ALU_Master:u_master0|M_AXI_wstrb[1]               ;
; CPU_ALU_Master:u_master0|M_AXI_awaddr[30]                                                                                                                    ; Merged with CPU_ALU_Master:u_master0|M_AXI_awaddr[8]              ;
; CPU_ALU_Master:u_master0|M_AXI_awaddr[31]                                                                                                                    ; Merged with CPU_ALU_Master:u_master0|M_AXI_awaddr[9]              ;
; CPU_ALU_Master:u_master0|M_AXI_wstrb[2]                                                                                                                      ; Merged with CPU_ALU_Master:u_master0|M_AXI_wstrb[0]               ;
; Simple_Memory_Slave:u_slave1|write_addr[9]                                                                                                                   ; Merged with Simple_Memory_Slave:u_slave1|write_addr[8]            ;
; Simple_Memory_Slave:u_slave0|write_addr[9]                                                                                                                   ; Merged with Simple_Memory_Slave:u_slave0|write_addr[8]            ;
; CPU_ALU_Master:u_master0|M_AXI_wstrb[1]                                                                                                                      ; Merged with CPU_ALU_Master:u_master0|M_AXI_wstrb[0]               ;
; CPU_ALU_Master:u_master0|M_AXI_awaddr[9]                                                                                                                     ; Merged with CPU_ALU_Master:u_master0|M_AXI_awaddr[8]              ;
; CPU_ALU_Master:u_master0|M_AXI_awaddr[8]                                                                                                                     ; Stuck at GND due to stuck port data_in                            ;
; AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue2|Write_Pointer[0,1]                                 ; Stuck at GND due to stuck port clock_enable                       ;
; Simple_Memory_Slave:u_slave1|S_AXI_awready                                                                                                                   ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|write_addr_received                                                                                                             ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|write_addr[2..8]                                                                                                                ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave0|write_addr[8]                                                                                                                   ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_wready                                                                                                                    ; Stuck at GND due to stuck port data_in                            ;
; AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|WD_HandShake:u_WD_HandShake2|HandShake_Done                       ; Stuck at GND due to stuck port data_in                            ;
; AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue2|Read_Pointer[0,1]                                  ; Stuck at GND due to stuck port clock_enable                       ;
; Simple_Memory_Slave:u_slave1|write_data_received                                                                                                             ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_bvalid                                                                                                                    ; Stuck at GND due to stuck port data_in                            ;
; AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb|Selected_Slave[0] ; Stuck at GND due to stuck port data_in                            ;
; AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue2|Pulse                                              ; Stuck at GND due to stuck port data_in                            ;
; AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb|Sel_Resp_ID[0]    ; Stuck at GND due to stuck port data_in                            ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[2..31]                                                                                               ; Stuck at GND due to stuck port data_in                            ;
; CPU_ALU_Master:u_master1|M_AXI_araddr[8..31]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; CPU_ALU_Master:u_master0|M_AXI_araddr[1,10..29]                                                                                                              ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master1|M_AXI_araddr[1]                                                                                                                     ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master0|M_AXI_araddr[0]                                                                                                                     ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master1|M_AXI_araddr[0]                                                                                                                     ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[1]                                                                                            ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[1]                                                                                            ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[1]                                                                                            ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[1]                                                                                            ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[0]                                                                                            ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[0]                                                                                            ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[0]                                                                                            ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[0]                                                                                            ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[9,17]                                                                                       ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[9,17]                                                                                       ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[8,16]                                                                                       ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[8,16]                                                                                       ; Lost fanout                                                       ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[13,15]                                                                                                      ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|read_addr[2..9]                                                                                                                 ; Lost fanout                                                       ;
; Simple_Memory_Slave:u_slave2|read_addr[2..9]                                                                                                                 ; Lost fanout                                                       ;
; Simple_Memory_Slave:u_slave3|read_addr[2..9]                                                                                                                 ; Lost fanout                                                       ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[28]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[28]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[28]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[29]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[29]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[29]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[30]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[30]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[30]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[31]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[31]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[31]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[23]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[23]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[23]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[15]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[15]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[15]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[22]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[22]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[22]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[14]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[14]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[14]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[21]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[21]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[21]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[13]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[13]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[13]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[20]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[20]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[20]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[12]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[12]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[12]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[19]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[19]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[19]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[11]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[11]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[11]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[18]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[18]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[18]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[10]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[10]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[10]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[17]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[17]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[17]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[9]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[9]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[9]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[16]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[16]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[16]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[8]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[8]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[8]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[0]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[0]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[0]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[1]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[1]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[1]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[2]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[2]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[2]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[3]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[3]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[3]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[4]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[4]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[4]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[5]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[5]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[5]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[6]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[6]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[6]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[7]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[7]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[7]                                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[27]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[27]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[27]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[26]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[26]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[26]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[25]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[25]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[25]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave1|S_AXI_rdata[24]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave2|S_AXI_rdata[24]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave3|S_AXI_rdata[24]                                                                                                                 ; Stuck at GND due to stuck port data_in                            ;
; CPU_ALU_Master:u_master0|M_AXI_wstrb[0]                                                                                                                      ; Stuck at VCC due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[17,20,23,26,29,32,35,38,41,44,47,50,53,56,59,62,65,68,71,74,77,80,83,86]                                    ; Stuck at GND due to stuck port data_in                            ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[61]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[58]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[58]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[55]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[55]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[52]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[52]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[49]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[49]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[46]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[46]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[43]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[43]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[100] ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[100]                                                                                                        ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[97]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[97]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[94]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[94]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[91]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[91]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[88]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[88]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[85]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[85]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[82]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[82]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[79]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[79]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[64]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[64]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[73]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[73]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[70]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[70]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[67]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[67]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[40]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[40]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[37]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[37]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[34]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[34]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[31]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[31]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[28]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[28]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[25]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[25]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[22]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[22]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[19]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[19]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[112] ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[112]                                                                                                        ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[109] ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[109]                                                                                                        ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[106] ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[106]                                                                                                        ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[103] ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[103]                                                                                                        ; Merged with Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[76]  ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[2]                                                                                                          ; Merged with Simple_Memory_Slave:u_slave0|read_addr[2]             ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[4]                                                                                                          ; Merged with Simple_Memory_Slave:u_slave0|read_addr[3]             ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[6]                                                                                                          ; Merged with Simple_Memory_Slave:u_slave0|read_addr[4]             ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[8]                                                                                                          ; Merged with Simple_Memory_Slave:u_slave0|read_addr[5]             ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[10]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|read_addr[6]             ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[12]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|read_addr[7]             ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[14]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|read_addr[8]             ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[16]                                                                                                         ; Merged with Simple_Memory_Slave:u_slave0|read_addr[9]             ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[0,18,21,24,27,30,33,36,39,42,45,48,51,54,57,60,63,66,69,72,75,78,81,84,87,90,93,96,99,102,105,108,111]      ; Merged with Simple_Memory_Slave:u_slave0|S_AXI_wready             ;
; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2~4                                                                          ; Lost fanout                                                       ;
; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2~5                                                                          ; Lost fanout                                                       ;
; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave~4                                                                           ; Lost fanout                                                       ;
; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave~5                                                                           ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state~2                                                                                         ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state~3                                                                                         ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state~4                                                                                         ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state~2                                                                                         ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state~3                                                                                         ; Lost fanout                                                       ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state~4                                                                                         ; Lost fanout                                                       ;
; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_address.M0_Address                                                                ; Lost fanout                                                       ;
; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_address.M1_Address                                                                ; Lost fanout                                                       ;
; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_address.Idle_address                                                              ; Lost fanout                                                       ;
; Total Number of Removed Registers = 541                                                                                                                      ;                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                              ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simple_Memory_Slave:u_slave1|S_AXI_bvalid                                                                                  ; Stuck at GND                   ; AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb|Selected_Slave[0], ;
;                                                                                                                            ; due to stuck port data_in      ; AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb|Sel_Resp_ID[0],    ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[2],                                                                                                   ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[3],                                                                                                   ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[4],                                                                                                   ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[5],                                                                                                   ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[6],                                                                                                   ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[7],                                                                                                   ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[8],                                                                                                   ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[9],                                                                                                   ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[10],                                                                                                  ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[11],                                                                                                  ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[12],                                                                                                  ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[13],                                                                                                  ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[14],                                                                                                  ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[15],                                                                                                  ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[16],                                                                                                  ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[17],                                                                                                  ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[18],                                                                                                  ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[19],                                                                                                  ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[20],                                                                                                  ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[21],                                                                                                  ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[22],                                                                                                  ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[23],                                                                                                  ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[24],                                                                                                  ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[25],                                                                                                  ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[26],                                                                                                  ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[27],                                                                                                  ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[28],                                                                                                  ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[29],                                                                                                  ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[30],                                                                                                  ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[31],                                                                                                  ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_araddr[8], CPU_ALU_Master:u_master1|M_AXI_araddr[9],                                                                           ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_araddr[10],                                                                                                                    ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_araddr[11],                                                                                                                    ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_araddr[12],                                                                                                                    ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_araddr[13],                                                                                                                    ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_araddr[14],                                                                                                                    ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_araddr[15],                                                                                                                    ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_araddr[16],                                                                                                                    ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_araddr[17],                                                                                                                    ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_araddr[18],                                                                                                                    ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_araddr[19],                                                                                                                    ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_araddr[20],                                                                                                                    ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_araddr[21],                                                                                                                    ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_araddr[22],                                                                                                                    ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_araddr[23],                                                                                                                    ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_araddr[24],                                                                                                                    ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_araddr[25],                                                                                                                    ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_araddr[26],                                                                                                                    ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_araddr[27],                                                                                                                    ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_araddr[28],                                                                                                                    ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_araddr[29],                                                                                                                    ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_araddr[30],                                                                                                                    ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_araddr[31]                                                                                                                     ;
; CPU_ALU_Master:u_master1|M_AXI_awqos[0]                                                                                    ; Stuck at GND                   ; AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Qos_Arbiter:u_Qos_Arbiter|Selected_Slave[0],                       ;
;                                                                                                                            ; due to stuck port data_in      ; CPU_ALU_Master:u_master1|M_AXI_awaddr[2], CPU_ALU_Master:u_master1|M_AXI_awaddr[3],                                                                           ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_awaddr[4], CPU_ALU_Master:u_master1|M_AXI_awaddr[5],                                                                           ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_awaddr[6], CPU_ALU_Master:u_master1|M_AXI_awaddr[7],                                                                           ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_awaddr[8], CPU_ALU_Master:u_master1|M_AXI_awaddr[9],                                                                           ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_awaddr[30],                                                                                                                    ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_awaddr[31], CPU_ALU_Master:u_master1|M_AXI_awvalid,                                                                            ;
;                                                                                                                            ;                                ; AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue2|Queue[1][0],                                        ;
;                                                                                                                            ;                                ; AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue2|Queue[0][0],                                        ;
;                                                                                                                            ;                                ; AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue|Queue[1][0],                                         ;
;                                                                                                                            ;                                ; AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue|Queue[0][0],                                         ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_wstrb[0], CPU_ALU_Master:u_master1|M_AXI_wstrb[1],                                                                             ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_wstrb[2], CPU_ALU_Master:u_master1|M_AXI_wstrb[3],                                                                             ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_wdata[0], CPU_ALU_Master:u_master1|M_AXI_wdata[1],                                                                             ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_wdata[2], CPU_ALU_Master:u_master1|M_AXI_wdata[3],                                                                             ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_wdata[4], CPU_ALU_Master:u_master1|M_AXI_wdata[5],                                                                             ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|M_AXI_wdata[6], CPU_ALU_Master:u_master1|M_AXI_wdata[7],                                                                             ;
;                                                                                                                            ;                                ; Simple_Memory_Slave:u_slave1|write_addr[2],                                                                                                                   ;
;                                                                                                                            ;                                ; Simple_Memory_Slave:u_slave1|write_addr[3],                                                                                                                   ;
;                                                                                                                            ;                                ; Simple_Memory_Slave:u_slave1|write_addr[4],                                                                                                                   ;
;                                                                                                                            ;                                ; Simple_Memory_Slave:u_slave1|write_addr[5],                                                                                                                   ;
;                                                                                                                            ;                                ; Simple_Memory_Slave:u_slave1|write_addr[6],                                                                                                                   ;
;                                                                                                                            ;                                ; Simple_Memory_Slave:u_slave1|write_addr[7],                                                                                                                   ;
;                                                                                                                            ;                                ; Simple_Memory_Slave:u_slave1|write_addr[8],                                                                                                                   ;
;                                                                                                                            ;                                ; Simple_Memory_Slave:u_slave0|write_addr[8],                                                                                                                   ;
;                                                                                                                            ;                                ; AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|WD_HandShake:u_WD_HandShake2|HandShake_Done,                       ;
;                                                                                                                            ;                                ; Simple_Memory_Slave:u_slave1|S_AXI_rdata[0],                                                                                                                  ;
;                                                                                                                            ;                                ; Simple_Memory_Slave:u_slave1|S_AXI_rdata[1],                                                                                                                  ;
;                                                                                                                            ;                                ; Simple_Memory_Slave:u_slave1|S_AXI_rdata[2],                                                                                                                  ;
;                                                                                                                            ;                                ; Simple_Memory_Slave:u_slave1|S_AXI_rdata[3],                                                                                                                  ;
;                                                                                                                            ;                                ; Simple_Memory_Slave:u_slave1|S_AXI_rdata[4],                                                                                                                  ;
;                                                                                                                            ;                                ; Simple_Memory_Slave:u_slave1|S_AXI_rdata[5]                                                                                                                   ;
; Simple_Memory_Slave:u_slave3|write_addr[2]                                                                                 ; Stuck at GND                   ; Simple_Memory_Slave:u_slave3|S_AXI_rdata[0],                                                                                                                  ;
;                                                                                                                            ; due to stuck port data_in      ; Simple_Memory_Slave:u_slave3|S_AXI_rdata[1],                                                                                                                  ;
;                                                                                                                            ;                                ; Simple_Memory_Slave:u_slave3|S_AXI_rdata[2],                                                                                                                  ;
;                                                                                                                            ;                                ; Simple_Memory_Slave:u_slave3|S_AXI_rdata[3],                                                                                                                  ;
;                                                                                                                            ;                                ; Simple_Memory_Slave:u_slave3|S_AXI_rdata[4],                                                                                                                  ;
;                                                                                                                            ;                                ; Simple_Memory_Slave:u_slave3|S_AXI_rdata[5]                                                                                                                   ;
; Simple_Memory_Slave:u_slave2|write_addr[2]                                                                                 ; Stuck at GND                   ; Simple_Memory_Slave:u_slave2|S_AXI_rdata[0],                                                                                                                  ;
;                                                                                                                            ; due to stuck port data_in      ; Simple_Memory_Slave:u_slave2|S_AXI_rdata[1],                                                                                                                  ;
;                                                                                                                            ;                                ; Simple_Memory_Slave:u_slave2|S_AXI_rdata[2],                                                                                                                  ;
;                                                                                                                            ;                                ; Simple_Memory_Slave:u_slave2|S_AXI_rdata[3],                                                                                                                  ;
;                                                                                                                            ;                                ; Simple_Memory_Slave:u_slave2|S_AXI_rdata[4],                                                                                                                  ;
;                                                                                                                            ;                                ; Simple_Memory_Slave:u_slave2|S_AXI_rdata[5]                                                                                                                   ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[0]                                                                 ; Stuck at GND                   ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[0],                                                                                            ;
;                                                                                                                            ; due to stuck port data_in      ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[0],                                                                                            ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[16],                                                                                         ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[8]                                                                                           ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|pc[1]                                                                 ; Stuck at GND                   ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[1],                                                                                            ;
;                                                                                                                            ; due to stuck port data_in      ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[1],                                                                                            ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[17],                                                                                         ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[9]                                                                                           ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[0]                                                                 ; Stuck at GND                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[0],                                                                                            ;
;                                                                                                                            ; due to stuck port data_in      ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[0],                                                                                            ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[16],                                                                                         ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[8]                                                                                           ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[1]                                                                 ; Stuck at GND                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[1],                                                                                            ;
;                                                                                                                            ; due to stuck port data_in      ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[1],                                                                                            ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[17],                                                                                         ;
;                                                                                                                            ;                                ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[9]                                                                                           ;
; AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue2|Write_Pointer[1] ; Stuck at GND                   ; Simple_Memory_Slave:u_slave1|write_data_received                                                                                                              ;
;                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                               ;
; Simple_Memory_Slave:u_slave1|write_addr_received                                                                           ; Stuck at GND                   ; Simple_Memory_Slave:u_slave1|S_AXI_wready                                                                                                                     ;
;                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 310   ;
; Number of registers using Synchronous Clear  ; 91    ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 24    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 222   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|WR_HandShake:u_WR_HandShake|HandShake_Done                            ; 2       ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done            ; 3       ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[76]                                                                                                             ; 1       ;
; AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|AW_HandShake_Checker:u_Address_Write_HandShake_Checker|HandShake_Done ; 2       ;
; Total number of inverted registers = 4                                                                                                                           ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                        ;
+-------------------------------------------------------+-------------------------------------------+
; Register Name                                         ; RAM Name                                  ;
+-------------------------------------------------------+-------------------------------------------+
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[0]   ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[1]   ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[2]   ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[3]   ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[4]   ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[5]   ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[6]   ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[7]   ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[8]   ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[9]   ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[10]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[11]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[12]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[13]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[14]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[15]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[16]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[17]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[18]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[19]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[20]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[21]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[22]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[23]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[24]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[25]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[26]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[27]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[28]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[29]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[30]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[31]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[32]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[33]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[34]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[35]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[36]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[37]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[38]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[39]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[40]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[41]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[42]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[43]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[44]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[45]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[46]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[47]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[48]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[49]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[50]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[51]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[52]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[53]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[54]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[55]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[56]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[57]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[58]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[59]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[60]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[61]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[62]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[63]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[64]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[65]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[66]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[67]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[68]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[69]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[70]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[71]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[72]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[73]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[74]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[75]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[76]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[77]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[78]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[79]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[80]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[81]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[82]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[83]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[84]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[85]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[86]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[87]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[88]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[89]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[90]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[91]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[92]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[93]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[94]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[95]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[96]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[97]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[98]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[99]  ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[100] ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[101] ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[102] ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[103] ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[104] ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[105] ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[106] ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[107] ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[108] ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[109] ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[110] ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[111] ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
; Simple_Memory_Slave:u_slave0|memory_rtl_0_bypass[112] ; Simple_Memory_Slave:u_slave0|memory_rtl_0 ;
+-------------------------------------------------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |alu_master_system|CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[4]                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller|opcode[1]                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |alu_master_system|CPU_ALU_Master:u_master0|M_AXI_araddr[4]                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |alu_master_system|CPU_ALU_Master:u_master1|M_AXI_araddr[4]                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |alu_master_system|CPU_ALU_Master:u_master0|M_AXI_awaddr[5]                                           ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[13]               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |alu_master_system|Simple_Memory_Slave:u_slave0|write_addr[4]                                         ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[7]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |alu_master_system|CPU_ALU_Master:u_master0|M_AXI_wdata[1]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[3]                   ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[5]                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |alu_master_system|CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[21]               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[17]                  ;
; 29:1               ; 2 bits    ; 38 LEs        ; 20 LEs               ; 18 LEs                 ; Yes        ; |alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]                     ;
; 29:1               ; 2 bits    ; 38 LEs        ; 20 LEs               ; 18 LEs                 ; Yes        ; |alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3]                     ;
; 30:1               ; 2 bits    ; 40 LEs        ; 22 LEs               ; 18 LEs                 ; Yes        ; |alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]                     ;
; 30:1               ; 2 bits    ; 40 LEs        ; 22 LEs               ; 18 LEs                 ; Yes        ; |alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |alu_master_system|Simple_Memory_Slave:u_slave0|read_addr                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |alu_master_system|CPU_ALU_Master:u_master1|CPU_Controller:u_controller|Selector9                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller|Selector9                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |alu_master_system|AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|next_state_address ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |alu_master_system|AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|next_state_slave   ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |alu_master_system|AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|next_state_slave2  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |alu_master_system|CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |alu_master_system|CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |alu_master_system ;
+--------------------------+----------------------------------+---------------------+
; Parameter Name           ; Value                            ; Type                ;
+--------------------------+----------------------------------+---------------------+
; ADDR_WIDTH               ; 32                               ; Signed Integer      ;
; DATA_WIDTH               ; 32                               ; Signed Integer      ;
; ID_WIDTH                 ; 4                                ; Signed Integer      ;
; MEM_SIZE                 ; 256                              ; Signed Integer      ;
; Masters_Num              ; 2                                ; Signed Integer      ;
; Slaves_ID_Size           ; 1                                ; Signed Integer      ;
; Address_width            ; 32                               ; Signed Integer      ;
; S00_Aw_len               ; 8                                ; Signed Integer      ;
; S00_Write_data_bus_width ; 32                               ; Signed Integer      ;
; S00_Write_data_bytes_num ; 4                                ; Signed Integer      ;
; S00_AR_len               ; 8                                ; Signed Integer      ;
; S00_Read_data_bus_width  ; 32                               ; Signed Integer      ;
; S01_Aw_len               ; 8                                ; Signed Integer      ;
; S01_Write_data_bus_width ; 32                               ; Signed Integer      ;
; S01_AR_len               ; 8                                ; Signed Integer      ;
; M00_Aw_len               ; 8                                ; Signed Integer      ;
; M00_Write_data_bus_width ; 32                               ; Signed Integer      ;
; M00_Write_data_bytes_num ; 4                                ; Signed Integer      ;
; M00_AR_len               ; 8                                ; Signed Integer      ;
; M00_Read_data_bus_width  ; 32                               ; Signed Integer      ;
; M01_Aw_len               ; 8                                ; Signed Integer      ;
; M01_AR_len               ; 8                                ; Signed Integer      ;
; M02_Aw_len               ; 8                                ; Signed Integer      ;
; M02_AR_len               ; 8                                ; Signed Integer      ;
; M02_Read_data_bus_width  ; 32                               ; Signed Integer      ;
; M03_Aw_len               ; 8                                ; Signed Integer      ;
; M03_AR_len               ; 8                                ; Signed Integer      ;
; M03_Read_data_bus_width  ; 32                               ; Signed Integer      ;
; Is_Master_AXI_4          ; 1                                ; Unsigned Binary     ;
; M1_ID                    ; 0                                ; Signed Integer      ;
; M2_ID                    ; 1                                ; Signed Integer      ;
; Resp_ID_width            ; 2                                ; Signed Integer      ;
; Num_Of_Masters           ; 2                                ; Signed Integer      ;
; Num_Of_Slaves            ; 4                                ; Signed Integer      ;
; Master_ID_Width          ; 1                                ; Signed Integer      ;
; AXI4_AR_len              ; 8                                ; Signed Integer      ;
; AXI4_Aw_len              ; 8                                ; Signed Integer      ;
; SLAVE0_ADDR1             ; 00000000000000000000000000000000 ; Unsigned Binary     ;
; SLAVE0_ADDR2             ; 00111111111111111111111111111111 ; Unsigned Binary     ;
; SLAVE1_ADDR1             ; 01000000000000000000000000000000 ; Unsigned Binary     ;
; SLAVE1_ADDR2             ; 01111111111111111111111111111111 ; Unsigned Binary     ;
; SLAVE2_ADDR1             ; 10000000000000000000000000000000 ; Unsigned Binary     ;
; SLAVE2_ADDR2             ; 10111111111111111111111111111111 ; Unsigned Binary     ;
; SLAVE3_ADDR1             ; 11000000000000000000000000000000 ; Unsigned Binary     ;
; SLAVE3_ADDR2             ; 11111111111111111111111111111111 ; Unsigned Binary     ;
+--------------------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_ALU_Master:u_master0 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; ADDR_WIDTH     ; 32    ; Signed Integer                               ;
; DATA_WIDTH     ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_ALU_Master:u_master0|ALU_Core:u_alu ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_ALU_Master:u_master0|CPU_Controller:u_controller ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; ADDR_WIDTH     ; 32    ; Signed Integer                                                           ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_ALU_Master:u_master1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; ADDR_WIDTH     ; 32    ; Signed Integer                               ;
; DATA_WIDTH     ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_ALU_Master:u_master1|ALU_Core:u_alu ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_ALU_Master:u_master1|CPU_Controller:u_controller ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; ADDR_WIDTH     ; 32    ; Signed Integer                                                           ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect ;
+--------------------------+-------+------------------------------------------------+
; Parameter Name           ; Value ; Type                                           ;
+--------------------------+-------+------------------------------------------------+
; Masters_Num              ; 2     ; Signed Integer                                 ;
; Slaves_ID_Size           ; 1     ; Signed Integer                                 ;
; Address_width            ; 32    ; Signed Integer                                 ;
; S00_Aw_len               ; 8     ; Signed Integer                                 ;
; S00_Write_data_bus_width ; 32    ; Signed Integer                                 ;
; S00_Write_data_bytes_num ; 4     ; Signed Integer                                 ;
; S00_AR_len               ; 8     ; Signed Integer                                 ;
; S00_Read_data_bus_width  ; 32    ; Signed Integer                                 ;
; S01_Aw_len               ; 8     ; Signed Integer                                 ;
; S01_AR_len               ; 8     ; Signed Integer                                 ;
; S01_Write_data_bus_width ; 32    ; Signed Integer                                 ;
; AXI4_Aw_len              ; 8     ; Signed Integer                                 ;
; M00_Aw_len               ; 8     ; Signed Integer                                 ;
; M00_Write_data_bus_width ; 32    ; Signed Integer                                 ;
; M00_Write_data_bytes_num ; 4     ; Signed Integer                                 ;
; M00_AR_len               ; 8     ; Signed Integer                                 ;
; M00_Read_data_bus_width  ; 32    ; Signed Integer                                 ;
; M01_Aw_len               ; 8     ; Signed Integer                                 ;
; M01_AR_len               ; 8     ; Signed Integer                                 ;
; M02_Aw_len               ; 8     ; Signed Integer                                 ;
; M02_AR_len               ; 8     ; Signed Integer                                 ;
; M02_Read_data_bus_width  ; 32    ; Signed Integer                                 ;
; M03_Aw_len               ; 8     ; Signed Integer                                 ;
; M03_AR_len               ; 8     ; Signed Integer                                 ;
; M03_Read_data_bus_width  ; 32    ; Signed Integer                                 ;
; Is_Master_AXI_4          ; 1     ; Unsigned Binary                                ;
; M1_ID                    ; 0     ; Signed Integer                                 ;
; M2_ID                    ; 1     ; Signed Integer                                 ;
; Resp_ID_width            ; 2     ; Signed Integer                                 ;
; Num_Of_Masters           ; 2     ; Signed Integer                                 ;
; Num_Of_Slaves            ; 4     ; Signed Integer                                 ;
; Master_ID_Width          ; 1     ; Signed Integer                                 ;
; AXI4_AR_len              ; 8     ; Signed Integer                                 ;
+--------------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Masters_Num     ; 2     ; Signed Integer                                                                                                ;
; Slaves_ID_Size  ; 1     ; Signed Integer                                                                                                ;
; Address_width   ; 32    ; Signed Integer                                                                                                ;
; S00_Aw_len      ; 8     ; Signed Integer                                                                                                ;
; S01_Aw_len      ; 8     ; Signed Integer                                                                                                ;
; Is_Master_AXI_4 ; 1     ; Unsigned Binary                                                                                               ;
; AXI4_Aw_len     ; 8     ; Signed Integer                                                                                                ;
; M00_Aw_len      ; 8     ; Signed Integer                                                                                                ;
; M01_Aw_len      ; 8     ; Signed Integer                                                                                                ;
; Num_Of_Slaves   ; 4     ; Signed Integer                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Qos_Arbiter:u_Qos_Arbiter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slaves_Num     ; 2     ; Signed Integer                                                                                                                           ;
; Slaves_ID_Size ; 1     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Demux_1_2:u_Demux_Address_Write_Ready ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                      ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Data_Width     ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                           ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|AW_MUX_2_1:u_AW_MUX_2_1 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+
; Address_width  ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                             ;
; S_Aw_len       ; 00000000000000000000000000001000 ; Unsigned Binary                                                                                             ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Num_OF_Masters  ; 2     ; Signed Integer                                                                                                                                                ;
; Masters_ID_Size ; 1     ; Signed Integer                                                                                                                                                ;
; Address_width   ; 32    ; Signed Integer                                                                                                                                                ;
; AXI4_Aw_len     ; 8     ; Signed Integer                                                                                                                                                ;
; Num_Of_Slaves   ; 4     ; Signed Integer                                                                                                                                                ;
; Base_Addr_Width ; 2     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                 ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------+
; Slaves_Num               ; 2     ; Signed Integer                                                                                       ;
; Slaves_ID_Size           ; 1     ; Signed Integer                                                                                       ;
; Address_width            ; 32    ; Signed Integer                                                                                       ;
; S00_Write_data_bus_width ; 32    ; Signed Integer                                                                                       ;
; S00_Write_data_bytes_num ; 4     ; Signed Integer                                                                                       ;
; S01_Write_data_bus_width ; 32    ; Signed Integer                                                                                       ;
; S01_Write_data_bytes_num ; 4     ; Signed Integer                                                                                       ;
; M00_Write_data_bus_width ; 32    ; Signed Integer                                                                                       ;
; M00_Write_data_bytes_num ; 4     ; Signed Integer                                                                                       ;
; Num_Of_Slaves            ; 4     ; Signed Integer                                                                                       ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Slaves_Num     ; 2     ; Signed Integer                                                                                                               ;
; ID_Size        ; 1     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Slaves_Num     ; 2     ; Signed Integer                                                                                                                ;
; ID_Size        ; 1     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Demux_1_2:u_Demux_Write_Data_Ready ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                   ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Data_Width     ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                        ;
+----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Demux_1_2:u_Demux_Write_Data_Ready2 ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Data_Width     ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                         ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|WD_MUX_2_1:u_WD_MUX_2_1 ;
+------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value                            ; Type                                                                                                ;
+------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------+
; S_Write_data_bus_width ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                     ;
; S_Write_data_bytes_num ; 00000000000000000000000000000100 ; Unsigned Binary                                                                                     ;
+------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|WD_MUX_2_1:u_WD_MUX_2_1_2 ;
+------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value                            ; Type                                                                                                  ;
+------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------+
; S_Write_data_bus_width ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                       ;
; S_Write_data_bytes_num ; 00000000000000000000000000000100 ; Unsigned Binary                                                                                       ;
+------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Slaves_Num      ; 2     ; Signed Integer                                                                                                ;
; Slaves_ID_Size  ; 1     ; Signed Integer                                                                                                ;
; AXI4_Aw_len     ; 8     ; Signed Integer                                                                                                ;
; Resp_ID_width   ; 2     ; Signed Integer                                                                                                ;
; Num_Of_Masters  ; 2     ; Signed Integer                                                                                                ;
; Num_Of_Slaves   ; 4     ; Signed Integer                                                                                                ;
; Master_ID_Width ; 1     ; Signed Integer                                                                                                ;
; M1_ID           ; 0     ; Signed Integer                                                                                                ;
; M2_ID           ; 1     ; Signed Integer                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Num_Of_Masters  ; 2     ; Signed Integer                                                                                                                                                ;
; Masters_Id_Size ; 1     ; Signed Integer                                                                                                                                                ;
; Num_Of_Slaves   ; 4     ; Signed Integer                                                                                                                                                ;
; Slaves_Id_Size  ; 2     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Demux_1_2:u_Demux_1_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Data_Width     ; 1     ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec ;
+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value                            ; Type                                                                                                                               ;
+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Num_Of_Masters  ; 2                                ; Signed Integer                                                                                                                     ;
; Master_ID_Width ; 1                                ; Signed Integer                                                                                                                     ;
; M1_ID           ; 0                                ; Signed Integer                                                                                                                     ;
; M2_ID           ; 1                                ; Signed Integer                                                                                                                     ;
; M3_ID           ; 00000000000000000000000000000010 ; Unsigned Binary                                                                                                                    ;
; M4_ID           ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                    ;
+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Masters_Num    ; 2     ; Signed Integer                                                                                                 ;
; Slaves_ID_Size ; 1     ; Signed Integer                                                                                                 ;
; Address_width  ; 32    ; Signed Integer                                                                                                 ;
; S00_AR_len     ; 8     ; Signed Integer                                                                                                 ;
; S01_AR_len     ; 8     ; Signed Integer                                                                                                 ;
; M00_AR_len     ; 8     ; Signed Integer                                                                                                 ;
; M01_AR_len     ; 8     ; Signed Integer                                                                                                 ;
; M02_AR_len     ; 8     ; Signed Integer                                                                                                 ;
; M03_AR_len     ; 8     ; Signed Integer                                                                                                 ;
; AXI4_AR_len    ; 8     ; Signed Integer                                                                                                 ;
; Num_Of_Slaves  ; 4     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Masters_Num     ; 2     ; Signed Integer                                                                                                                            ;
; Masters_ID_Size ; 1     ; Signed Integer                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:araddr_mux ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 31    ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arlen_mux ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 7     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arsize_mux ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arburst_mux ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arlock_mux ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arcache_mux ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arprot_mux ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arqos_mux ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arregion_mux ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arvalid_mux ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 0     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Num_OF_Masters  ; 2     ; Signed Integer                                                                                                                                              ;
; Masters_ID_Size ; 1     ; Signed Integer                                                                                                                                              ;
; Address_width   ; 32    ; Signed Integer                                                                                                                                              ;
; AXI4_AR_len     ; 8     ; Signed Integer                                                                                                                                              ;
; Num_Of_Slaves   ; 4     ; Signed Integer                                                                                                                                              ;
; Base_Addr_Width ; 2     ; Signed Integer                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Demux_1_2:u_Demux_Address_Read_Ready ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                     ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Data_Width     ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                          ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_2x1:mux_m_addr ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 31    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Demux_1x4:rready_demux_M0 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 0     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Demux_1x4:rready_demux_M1 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 0     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_2x1:rready_mux_M00 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_2x1:rready_mux_M01 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_2x1:rready_mux_M02 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_2x1:rready_mux_M03 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_4x1:rvalid_mux_M0 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 0     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_4x1:rvalid_mux_M1 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 0     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_4x1:rdata_mux_M0 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 31    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_4x1:rdata_mux_M1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 31    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_4x1:rlast_mux_M0 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 0     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_4x1:rlast_mux_M1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 0     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_4x1:rresp_mux_M0 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect_Full:u_interconnect|Mux_4x1:rresp_mux_M1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Simple_Memory_Slave:u_slave0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; ADDR_WIDTH     ; 32    ; Signed Integer                                   ;
; DATA_WIDTH     ; 32    ; Signed Integer                                   ;
; MEM_SIZE       ; 256   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Simple_Memory_Slave:u_slave1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; ADDR_WIDTH     ; 32    ; Signed Integer                                   ;
; DATA_WIDTH     ; 32    ; Signed Integer                                   ;
; MEM_SIZE       ; 256   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Simple_Memory_Slave:u_slave2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; ADDR_WIDTH     ; 32    ; Signed Integer                                   ;
; DATA_WIDTH     ; 32    ; Signed Integer                                   ;
; MEM_SIZE       ; 256   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Simple_Memory_Slave:u_slave3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; ADDR_WIDTH     ; 32    ; Signed Integer                                   ;
; DATA_WIDTH     ; 32    ; Signed Integer                                   ;
; MEM_SIZE       ; 256   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0          ;
+------------------------------------+----------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                    ; Type           ;
+------------------------------------+----------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                                ; Untyped        ;
; WIDTH_A                            ; 32                                                       ; Untyped        ;
; WIDTHAD_A                          ; 8                                                        ; Untyped        ;
; NUMWORDS_A                         ; 256                                                      ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped        ;
; WIDTH_B                            ; 32                                                       ; Untyped        ;
; WIDTHAD_B                          ; 8                                                        ; Untyped        ;
; NUMWORDS_B                         ; 256                                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                                   ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 32                                                       ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped        ;
; BYTE_SIZE                          ; 8                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped        ;
; INIT_FILE                          ; db/AXI_PROJECT.ram0_Simple_Memory_Slave_c3357c4f.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_uqp1                                          ; Untyped        ;
+------------------------------------+----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 1                                                    ;
; Entity Instance                           ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 32                                                   ;
;     -- NUMWORDS_A                         ; 256                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 32                                                   ;
;     -- NUMWORDS_B                         ; 256                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                             ;
+-------------------------------------------+------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Simple_Memory_Slave:u_slave3"    ;
+----------------+--------+----------+------------------------+
; Port           ; Type   ; Severity ; Details                ;
+----------------+--------+----------+------------------------+
; S_AXI_awaddr   ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_awlen    ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_awsize   ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_awburst  ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_awlock   ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_awcache  ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_awprot   ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_awregion ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_awqos    ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_awvalid  ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_awready  ; Output ; Info     ; Explicitly unconnected ;
; S_AXI_wdata    ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_wstrb    ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_wlast    ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_wvalid   ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_wready   ; Output ; Info     ; Explicitly unconnected ;
; S_AXI_bresp    ; Output ; Info     ; Explicitly unconnected ;
; S_AXI_bvalid   ; Output ; Info     ; Explicitly unconnected ;
; S_AXI_bready   ; Input  ; Info     ; Stuck at GND           ;
+----------------+--------+----------+------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Simple_Memory_Slave:u_slave2"    ;
+----------------+--------+----------+------------------------+
; Port           ; Type   ; Severity ; Details                ;
+----------------+--------+----------+------------------------+
; S_AXI_awaddr   ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_awlen    ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_awsize   ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_awburst  ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_awlock   ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_awcache  ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_awprot   ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_awregion ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_awqos    ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_awvalid  ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_awready  ; Output ; Info     ; Explicitly unconnected ;
; S_AXI_wdata    ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_wstrb    ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_wlast    ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_wvalid   ; Input  ; Info     ; Stuck at GND           ;
; S_AXI_wready   ; Output ; Info     ; Explicitly unconnected ;
; S_AXI_bresp    ; Output ; Info     ; Explicitly unconnected ;
; S_AXI_bvalid   ; Output ; Info     ; Explicitly unconnected ;
; S_AXI_bready   ; Input  ; Info     ; Stuck at GND           ;
+----------------+--------+----------+------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "Simple_Memory_Slave:u_slave1" ;
+----------------+-------+----------+----------------------+
; Port           ; Type  ; Severity ; Details              ;
+----------------+-------+----------+----------------------+
; S_AXI_awregion ; Input ; Info     ; Stuck at GND         ;
+----------------+-------+----------+----------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "Simple_Memory_Slave:u_slave0" ;
+----------------+-------+----------+----------------------+
; Port           ; Type  ; Severity ; Details              ;
+----------------+-------+----------+----------------------+
; S_AXI_awregion ; Input ; Info     ; Stuck at GND         ;
+----------------+-------+----------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|Controller:Read_controller"                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; select_slave_address  ; Output ; Info     ; Explicitly unconnected                                                              ;
; select_master_address ; Output ; Info     ; Explicitly unconnected                                                              ;
; en_S0[1]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; en_S1[1]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; en_S2[1]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; en_S3[1]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Raising_Edge_Det:u_Raising_Edge_Det" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Raisung ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                              ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Q_Enables ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter" ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                 ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Token ; Input ; Info     ; Stuck at GND                                                                                                            ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top"       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; AR_Access_Grant    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; AR_Channel_Request ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; M00_AXI_araddr_ID  ; Output ; Info     ; Explicitly unconnected                                                              ;
; M01_AXI_araddr_ID  ; Output ; Info     ; Explicitly unconnected                                                              ;
; M02_AXI_araddr_ID  ; Output ; Info     ; Explicitly unconnected                                                              ;
; M03_AXI_araddr_ID  ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                           ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; S02_AXI_bresp  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; S02_AXI_bvalid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; S03_AXI_bresp  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; S03_AXI_bvalid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Selected_Slave[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top"             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Write_Data_Master2       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Write_Data_Finsh2        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Is_Master_Part_Of_Split2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; M02_AXI_awaddr_ID ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; M02_AXI_awaddr    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; M02_AXI_awlen     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; M02_AXI_awsize    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; M02_AXI_awburst   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; M02_AXI_awlock    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; M02_AXI_awcache   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; M02_AXI_awprot    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; M02_AXI_awqos     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; M02_AXI_awvalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; M02_AXI_awready   ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; M03_AXI_awaddr_ID ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; M03_AXI_awaddr    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; M03_AXI_awlen     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; M03_AXI_awsize    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; M03_AXI_awburst   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; M03_AXI_awlock    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; M03_AXI_awcache   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; M03_AXI_awprot    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; M03_AXI_awqos     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; M03_AXI_awvalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; M03_AXI_awready   ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|AW_HandShake_Checker:u_Address_Write_HandShake_Checker" ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                  ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Channel_Request ; Input ; Info     ; Stuck at VCC                                                                                                                             ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Raising_Edge_Det:u_Raising_Edge_Det" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Raisung ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Qos_Arbiter:u_Qos_Arbiter" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                    ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Token           ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; Channel_Request ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AXI_Interconnect_Full:u_interconnect"                                                               ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; M00_AXI_awaddr_ID    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; M01_AXI_awaddr_ID    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slave0_addr1         ; Input  ; Info     ; Stuck at GND                                                                        ;
; slave0_addr2[29..0]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slave0_addr2[31..30] ; Input  ; Info     ; Stuck at GND                                                                        ;
; slave1_addr1[29..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; slave1_addr1[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; slave1_addr1[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slave1_addr2[30..0]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slave1_addr2[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; slave2_addr1[30..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; slave2_addr1[31]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slave2_addr2[29..0]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slave2_addr2[31]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slave2_addr2[30]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; slave3_addr1[31..30] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slave3_addr1[29..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; slave3_addr2         ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_ALU_Master:u_master1"                                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; M_AXI_awregion ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_ALU_Master:u_master0"                                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; M_AXI_awregion ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 11 09:39:40 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AXI_PROJECT -c AXI_PROJECT
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/wrapper/alu_master_system.v
    Info (12023): Found entity 1: alu_master_system
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/slave_memory/simple_memory_slave.v
    Info (12023): Found entity 1: Simple_Memory_Slave
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/master_alu/alu/cpu_controller.v
    Info (12023): Found entity 1: CPU_Controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/master_alu/alu/cpu_alu_master.v
    Info (12023): Found entity 1: CPU_ALU_Master
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/master_alu/alu/alu_core.v
    Info (12023): Found entity 1: ALU_Core
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/master_alu/alu/simple_axi_master_test.v
    Info (12023): Found entity 1: Simple_AXI_Master_Test
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_state.v
    Info (12023): Found entity 1: serv_state
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_immdec.v
    Info (12023): Found entity 1: serv_immdec
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_compdec.v
    Info (12023): Found entity 1: serv_compdec
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_decode.v
    Info (12023): Found entity 1: serv_decode
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_alu.v
    Info (12023): Found entity 1: serv_alu
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_ctrl.v
    Info (12023): Found entity 1: serv_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_csr.v
    Info (12023): Found entity 1: serv_csr
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_bufreg.v
    Info (12023): Found entity 1: serv_bufreg
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_bufreg2.v
    Info (12023): Found entity 1: serv_bufreg2
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_aligner.v
    Info (12023): Found entity 1: serv_aligner
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_mem_if.v
    Info (12023): Found entity 1: serv_mem_if
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_rf_if.v
    Info (12023): Found entity 1: serv_rf_if
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_rf_ram_if.v
    Info (12023): Found entity 1: serv_rf_ram_if
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_rf_ram.v
    Info (12023): Found entity 1: serv_rf_ram
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_rf_top.v
    Info (12023): Found entity 1: serv_rf_top
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_top.v
    Info (12023): Found entity 1: serv_top
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/wrapper/wb2axi_read.v
    Info (12023): Found entity 1: wb2axi_read
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/wrapper/wb2axi_write.v
    Info (12023): Found entity 1: wb2axi_write
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/wrapper/serv_axi_wrapper.v
    Info (12023): Found entity 1: serv_axi_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/utils/faling_edge_detc.v
    Info (12023): Found entity 1: Faling_Edge_Detc
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/utils/raising_edge_det.v
    Info (12023): Found entity 1: Raising_Edge_Det
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/handshake/aw_handshake_checker.v
    Info (12023): Found entity 1: AW_HandShake_Checker
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/handshake/wd_handshake.v
    Info (12023): Found entity 1: WD_HandShake
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/handshake/wr_handshake.v
    Info (12023): Found entity 1: WR_HandShake
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/aw_mux_2_1.v
    Info (12023): Found entity 1: AW_MUX_2_1
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/bready_mux_2_1.v
    Info (12023): Found entity 1: BReady_MUX_2_1
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/mux_2x1.v
    Info (12023): Found entity 1: Mux_2x1
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/mux_2x1_en.v
    Info (12023): Found entity 1: Mux_2x1_en
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/mux_4x1.v
    Info (12023): Found entity 1: Mux_4x1
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/wd_mux_2_1.v
    Info (12023): Found entity 1: WD_MUX_2_1
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/demux/demux_1x2.v
    Info (12023): Found entity 1: Demux_1x2
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/demux/demux_1x2_en.v
    Info (12023): Found entity 1: Demux_1x2_en
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/demux/demux_1x4.v
    Info (12023): Found entity 1: Demux_1x4
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/demux/demux_1_2.v
    Info (12023): Found entity 1: Demux_1_2
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/buffers/queue.v
    Info (12023): Found entity 1: Queue
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/buffers/resp_queue.v
    Info (12023): Found entity 1: Resp_Queue
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/qos_arbiter.v
    Info (12023): Found entity 1: Qos_Arbiter
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/read_arbiter.v
    Info (12023): Found entity 1: Read_Arbiter
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/write_arbiter.v
    Info (12023): Found entity 1: Write_Arbiter
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/write_arbiter_rr.v
    Info (12023): Found entity 1: Write_Arbiter_RR
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/read_addr_channel_dec.v
    Info (12023): Found entity 1: Read_Addr_Channel_Dec
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/write_addr_channel_dec.v
    Info (12023): Found entity 1: Write_Addr_Channel_Dec
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/write_resp_channel_arb.v
    Info (12023): Found entity 1: Write_Resp_Channel_Arb
Warning (10090): Verilog HDL syntax warning at Write_Resp_Channel_Dec.v(17): extra block comment delimiter characters /* within block comment
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/write_resp_channel_dec.v
    Info (12023): Found entity 1: Write_Resp_Channel_Dec
Warning (10090): Verilog HDL syntax warning at AW_Channel_Controller_Top.v(21): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at AW_Channel_Controller_Top.v(25): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at AW_Channel_Controller_Top.v(44): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at AW_Channel_Controller_Top.v(61): extra block comment delimiter characters /* within block comment
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/aw_channel_controller_top.v
    Info (12023): Found entity 1: AW_Channel_Controller_Top
Warning (10090): Verilog HDL syntax warning at BR_Channel_Controller_Top.v(13): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at BR_Channel_Controller_Top.v(18): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at BR_Channel_Controller_Top.v(24): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at BR_Channel_Controller_Top.v(30): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at BR_Channel_Controller_Top.v(37): extra block comment delimiter characters /* within block comment
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/br_channel_controller_top.v
    Info (12023): Found entity 1: BR_Channel_Controller_Top
Warning (10090): Verilog HDL syntax warning at WD_Channel_Controller_Top.v(21): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at WD_Channel_Controller_Top.v(26): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at WD_Channel_Controller_Top.v(35): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at WD_Channel_Controller_Top.v(44): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at WD_Channel_Controller_Top.v(53): extra block comment delimiter characters /* within block comment
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/wd_channel_controller_top.v
    Info (12023): Found entity 1: WD_Channel_Controller_Top
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/ar_channel_controller_top.v
    Info (12023): Found entity 1: AR_Channel_Controller_Top
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/controller.v
    Info (12023): Found entity 1: Controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/core/axi_interconnect.v
    Info (12023): Found entity 1: AXI_Interconnect
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/core/axi_interconnect_2s_rdonly.v
    Info (12023): Found entity 1: AXI_Interconnect_2S_RDONLY
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/core/axi_interconnect_full.v
    Info (12023): Found entity 1: AXI_Interconnect_Full
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/wrapper/serv_axi_system.v
    Info (12023): Found entity 1: serv_axi_system
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/wrapper/axi_rom_slave.v
    Info (12023): Found entity 1: axi_rom_slave
Info (12021): Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/wrapper/axi_memory_slave.v
    Info (12023): Found entity 1: axi_memory_slave
Info (12127): Elaborating entity "alu_master_system" for the top level hierarchy
Info (12128): Elaborating entity "CPU_ALU_Master" for hierarchy "CPU_ALU_Master:u_master0"
Info (12128): Elaborating entity "ALU_Core" for hierarchy "CPU_ALU_Master:u_master0|ALU_Core:u_alu"
Info (12128): Elaborating entity "CPU_Controller" for hierarchy "CPU_ALU_Master:u_master0|CPU_Controller:u_controller"
Warning (10240): Verilog HDL Always Construct warning at CPU_Controller.v(112): inferring latch(es) for variable "read_addr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CPU_Controller.v(112): inferring latch(es) for variable "write_addr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CPU_Controller.v(112): inferring latch(es) for variable "write_data", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "write_data[0]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[1]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[2]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[3]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[4]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[5]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[6]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[7]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[8]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[9]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[10]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[11]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[12]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[13]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[14]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[15]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[16]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[17]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[18]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[19]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[20]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[21]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[22]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[23]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[24]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[25]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[26]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[27]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[28]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[29]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[30]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_data[31]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[0]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[1]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[2]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[3]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[4]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[5]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[6]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[7]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[8]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[9]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[10]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[11]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[12]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[13]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[14]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[15]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[16]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[17]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[18]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[19]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[20]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[21]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[22]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[23]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[24]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[25]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[26]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[27]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[28]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[29]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[30]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "write_addr[31]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[0]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[1]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[2]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[3]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[4]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[5]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[6]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[7]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[8]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[9]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[10]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[11]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[12]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[13]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[14]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[15]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[16]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[17]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[18]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[19]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[20]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[21]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[22]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[23]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[24]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[25]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[26]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[27]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[28]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[29]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[30]" at CPU_Controller.v(112)
Info (10041): Inferred latch for "read_addr[31]" at CPU_Controller.v(112)
Info (12128): Elaborating entity "AXI_Interconnect_Full" for hierarchy "AXI_Interconnect_Full:u_interconnect"
Info (12128): Elaborating entity "AW_Channel_Controller_Top" for hierarchy "AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top"
Warning (10230): Verilog HDL assignment warning at AW_Channel_Controller_Top.v(322): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at AW_Channel_Controller_Top.v(323): truncated value with size 8 to match size of target (4)
Info (12128): Elaborating entity "Qos_Arbiter" for hierarchy "AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Qos_Arbiter:u_Qos_Arbiter"
Info (12128): Elaborating entity "Faling_Edge_Detc" for hierarchy "AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Faling_Edge_Detc:u_Faling_Edge_Detc"
Info (12128): Elaborating entity "Raising_Edge_Det" for hierarchy "AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Raising_Edge_Det:u_Raising_Edge_Det"
Info (12128): Elaborating entity "AW_HandShake_Checker" for hierarchy "AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|AW_HandShake_Checker:u_Address_Write_HandShake_Checker"
Info (12128): Elaborating entity "Demux_1_2" for hierarchy "AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Demux_1_2:u_Demux_Address_Write_Ready"
Info (12128): Elaborating entity "AW_MUX_2_1" for hierarchy "AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|AW_MUX_2_1:u_AW_MUX_2_1"
Info (12128): Elaborating entity "Write_Addr_Channel_Dec" for hierarchy "AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec"
Info (12128): Elaborating entity "WD_Channel_Controller_Top" for hierarchy "AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top"
Info (12128): Elaborating entity "Queue" for hierarchy "AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue"
Warning (10240): Verilog HDL Always Construct warning at Queue.v(24): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at Queue.v(47): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at Queue.v(54): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "WD_HandShake" for hierarchy "AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|WD_HandShake:u_WD_HandShake"
Info (12128): Elaborating entity "WD_MUX_2_1" for hierarchy "AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|WD_MUX_2_1:u_WD_MUX_2_1"
Info (12128): Elaborating entity "BR_Channel_Controller_Top" for hierarchy "AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top"
Info (12128): Elaborating entity "WR_HandShake" for hierarchy "AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|WR_HandShake:u_WR_HandShake"
Info (12128): Elaborating entity "Write_Resp_Channel_Arb" for hierarchy "AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb"
Info (12128): Elaborating entity "BReady_MUX_2_1" for hierarchy "AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|BReady_MUX_2_1:u_BReady_MUX_2_1"
Info (12128): Elaborating entity "Demux_1_2" for hierarchy "AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Demux_1_2:u_Demux_1_2"
Info (12128): Elaborating entity "Write_Resp_Channel_Dec" for hierarchy "AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec"
Warning (10199): Verilog HDL Case Statement warning at Write_Resp_Channel_Dec.v(50): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at Write_Resp_Channel_Dec.v(56): case item expression never matches the case expression
Info (12128): Elaborating entity "AR_Channel_Controller_Top" for hierarchy "AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top"
Info (12128): Elaborating entity "Read_Arbiter" for hierarchy "AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter"
Info (12128): Elaborating entity "Mux_2x1" for hierarchy "AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:araddr_mux"
Info (12128): Elaborating entity "Mux_2x1" for hierarchy "AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arlen_mux"
Info (12128): Elaborating entity "Mux_2x1" for hierarchy "AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arsize_mux"
Info (12128): Elaborating entity "Mux_2x1" for hierarchy "AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arburst_mux"
Info (12128): Elaborating entity "Mux_2x1" for hierarchy "AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arcache_mux"
Info (12128): Elaborating entity "Mux_2x1" for hierarchy "AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arvalid_mux"
Info (12128): Elaborating entity "Read_Addr_Channel_Dec" for hierarchy "AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M03_AXI_araddr_ID", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M03_AXI_araddr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M03_AXI_arlen", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M03_AXI_arsize", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M03_AXI_arburst", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M03_AXI_arlock", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M03_AXI_arcache", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M03_AXI_arprot", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M03_AXI_arregion", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M03_AXI_arqos", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M02_AXI_araddr_ID", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M02_AXI_araddr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M02_AXI_arlen", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M02_AXI_arsize", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M02_AXI_arburst", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M02_AXI_arlock", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M02_AXI_arcache", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M02_AXI_arprot", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M02_AXI_arregion", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M02_AXI_arqos", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M01_AXI_araddr_ID", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M01_AXI_araddr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M01_AXI_arlen", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M01_AXI_arsize", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M01_AXI_arburst", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M01_AXI_arlock", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M01_AXI_arcache", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M01_AXI_arprot", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M01_AXI_arregion", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M01_AXI_arqos", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M00_AXI_araddr_ID", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M00_AXI_araddr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M00_AXI_arlen", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M00_AXI_arsize", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M00_AXI_arburst", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M00_AXI_arlock", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M00_AXI_arcache", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M00_AXI_arprot", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M00_AXI_arregion", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable "M00_AXI_arqos", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "M00_AXI_arqos[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arqos[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arqos[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arqos[3]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arregion[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arregion[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arregion[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arregion[3]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arprot[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arprot[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arprot[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arcache[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arcache[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arcache[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arcache[3]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arlock[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arlock[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arburst[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arburst[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arsize[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arsize[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arsize[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arlen[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arlen[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arlen[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arlen[3]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arlen[4]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arlen[5]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arlen[6]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_arlen[7]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[3]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[4]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[5]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[6]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[7]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[8]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[9]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[10]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[11]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[12]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[13]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[14]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[15]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[16]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[17]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[18]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[19]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[20]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[21]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[22]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[23]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[24]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[25]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[26]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[27]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[28]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[29]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[30]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr[31]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M00_AXI_araddr_ID[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arqos[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arqos[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arqos[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arqos[3]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arregion[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arregion[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arregion[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arregion[3]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arprot[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arprot[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arprot[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arcache[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arcache[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arcache[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arcache[3]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arlock[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arlock[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arburst[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arburst[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arsize[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arsize[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arsize[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arlen[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arlen[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arlen[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arlen[3]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arlen[4]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arlen[5]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arlen[6]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_arlen[7]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[3]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[4]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[5]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[6]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[7]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[8]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[9]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[10]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[11]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[12]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[13]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[14]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[15]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[16]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[17]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[18]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[19]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[20]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[21]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[22]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[23]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[24]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[25]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[26]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[27]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[28]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[29]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[30]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr[31]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M01_AXI_araddr_ID[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arqos[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arqos[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arqos[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arqos[3]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arregion[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arregion[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arregion[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arregion[3]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arprot[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arprot[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arprot[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arcache[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arcache[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arcache[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arcache[3]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arlock[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arlock[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arburst[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arburst[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arsize[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arsize[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arsize[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arlen[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arlen[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arlen[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arlen[3]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arlen[4]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arlen[5]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arlen[6]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_arlen[7]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[3]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[4]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[5]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[6]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[7]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[8]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[9]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[10]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[11]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[12]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[13]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[14]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[15]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[16]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[17]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[18]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[19]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[20]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[21]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[22]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[23]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[24]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[25]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[26]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[27]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[28]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[29]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[30]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr[31]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M02_AXI_araddr_ID[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arqos[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arqos[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arqos[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arqos[3]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arregion[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arregion[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arregion[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arregion[3]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arprot[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arprot[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arprot[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arcache[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arcache[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arcache[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arcache[3]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arlock[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arlock[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arburst[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arburst[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arsize[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arsize[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arsize[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arlen[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arlen[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arlen[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arlen[3]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arlen[4]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arlen[5]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arlen[6]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_arlen[7]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[0]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[1]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[2]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[3]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[4]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[5]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[6]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[7]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[8]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[9]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[10]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[11]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[12]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[13]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[14]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[15]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[16]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[17]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[18]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[19]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[20]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[21]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[22]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[23]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[24]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[25]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[26]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[27]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[28]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[29]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[30]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr[31]" at Read_Addr_Channel_Dec.v(123)
Info (10041): Inferred latch for "M03_AXI_araddr_ID[0]" at Read_Addr_Channel_Dec.v(123)
Info (12128): Elaborating entity "Controller" for hierarchy "AXI_Interconnect_Full:u_interconnect|Controller:Read_controller"
Warning (10036): Verilog HDL or VHDL warning at Controller.v(70): object "S0_busy" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Controller.v(70): object "S1_busy" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Controller.v(70): object "S2_busy" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Controller.v(70): object "S3_busy" assigned a value but never read
Info (12128): Elaborating entity "Demux_1x4" for hierarchy "AXI_Interconnect_Full:u_interconnect|Demux_1x4:rready_demux_M0"
Info (12128): Elaborating entity "Mux_4x1" for hierarchy "AXI_Interconnect_Full:u_interconnect|Mux_4x1:rvalid_mux_M0"
Info (12128): Elaborating entity "Mux_4x1" for hierarchy "AXI_Interconnect_Full:u_interconnect|Mux_4x1:rdata_mux_M0"
Info (12128): Elaborating entity "Mux_4x1" for hierarchy "AXI_Interconnect_Full:u_interconnect|Mux_4x1:rresp_mux_M0"
Info (12128): Elaborating entity "Simple_Memory_Slave" for hierarchy "Simple_Memory_Slave:u_slave0"
Warning (10036): Verilog HDL or VHDL warning at Simple_Memory_Slave.v(78): object "write_len" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Simple_Memory_Slave.v(87): object "read_len" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Simple_Memory_Slave.v(91): object "read_count" assigned a value but never read
Warning (276020): Inferred RAM node "Simple_Memory_Slave:u_slave0|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Simple_Memory_Slave:u_slave0|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter WIDTH_BYTEENA_A set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/AXI_PROJECT.ram0_Simple_Memory_Slave_c3357c4f.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/AXI_PROJECT.ram0_Simple_Memory_Slave_c3357c4f.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uqp1.tdf
    Info (12023): Found entity 1: altsyncram_uqp1
Warning (13012): Latch CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1
Warning (13012): Latch CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1
Warning (13012): Latch AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]
Warning (13012): Latch AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]
Warning (13012): Latch AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]
Warning (13012): Latch AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]
Warning (13012): Latch AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]
Warning (13012): Latch AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]
Warning (13012): Latch AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]
Warning (13012): Latch AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]
Warning (13012): Latch CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2
Warning (13012): Latch CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2
Warning (13012): Latch CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2
Warning (13012): Latch CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2
Warning (13012): Latch CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2
Warning (13012): Latch CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2
Warning (13012): Latch CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2
Warning (13012): Latch CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2
Warning (13012): Latch CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2
Warning (13012): Latch CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2
Warning (13012): Latch CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2
Warning (13012): Latch CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2
Warning (13012): Latch CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1
Warning (13012): Latch CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "master1_done" is stuck at GND
Info (17049): 216 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/output_files/AXI_PROJECT.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 745 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 705 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 123 warnings
    Info: Peak virtual memory: 4641 megabytes
    Info: Processing ended: Tue Nov 11 09:39:50 2025
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/output_files/AXI_PROJECT.map.smsg.


