#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
S_0x55e81e520070 .scope module, "cpu_tb" "cpu_tb" 2 16;
 .timescale -8 -12;
P_0x55e81e541090 .param/l "ADD_INSTR" 1 2 24, C4<0100>;
P_0x55e81e5410d0 .param/l "AND_INSTR" 1 2 22, C4<0010>;
P_0x55e81e541110 .param/l "BAUD_COUNTS_PER_BIT" 1 2 45, +C4<00000000000000000000001000001001>;
P_0x55e81e541150 .param/l "BAUD_RATE_COUNTER_BITWIDTH" 1 2 46, +C4<00000000000000000000000000001010>;
P_0x55e81e541190 .param/l "CRA_BIT_NUMB" 1 2 38, +C4<00000000000000000000000000000100>;
P_0x55e81e5411d0 .param/l "DEC_INSTR" 1 2 26, C4<0110>;
P_0x55e81e541210 .param/l "INC_INSTR" 1 2 25, C4<0101>;
P_0x55e81e541250 .param/l "IN_INSTR" 1 2 33, C4<1101>;
P_0x55e81e541290 .param/l "JC_INSTR" 1 2 30, C4<1010>;
P_0x55e81e5412d0 .param/l "JMP_INSTR" 1 2 28, C4<1000>;
P_0x55e81e541310 .param/l "JZ_INSTR" 1 2 29, C4<1001>;
P_0x55e81e541350 .param/l "LDI_INSTR" 1 2 35, C4<1111>;
P_0x55e81e541390 .param/l "LD_INSTR" 1 2 31, C4<1011>;
P_0x55e81e5413d0 .param/l "MEMORY_ADDRESS_WIDTH" 1 2 40, +C4<00000000000000000000000000000100>;
P_0x55e81e541410 .param/l "MEMORY_REGISTERS" 1 2 41, +C4<00000000000000000000000000010000>;
P_0x55e81e541450 .param/l "NOP_INSTR" 1 2 20, C4<0000>;
P_0x55e81e541490 .param/l "OPERATION_CODE_WIDTH" 1 2 37, +C4<00000000000000000000000000000011>;
P_0x55e81e5414d0 .param/l "OR_INSTR" 1 2 23, C4<0011>;
P_0x55e81e541510 .param/l "OUT_INSTR" 1 2 34, C4<1110>;
P_0x55e81e541550 .param/l "REGISTER_WIDTH" 1 2 39, +C4<00000000000000000000000000000100>;
P_0x55e81e541590 .param/l "RX_COUNTER_BITWIDTH" 1 2 44, +C4<00000000000000000000000000000011>;
P_0x55e81e5415d0 .param/l "ST_INSTR" 1 2 32, C4<1100>;
P_0x55e81e541610 .param/l "SUB_INSTR" 1 2 27, C4<0111>;
P_0x55e81e541650 .param/l "UART_DATA_LENGTH" 1 2 43, +C4<00000000000000000000000000001000>;
P_0x55e81e541690 .param/l "XOR_INSTR" 1 2 21, C4<0001>;
P_0x55e81e5416d0 .param/l "clk_pulse" 1 2 48, +C4<00000000000000000000000000001010>;
P_0x55e81e541710 .param/l "wait_one_bit" 1 2 49, +C4<0000000000000000000000000000000000000000000000000001010001011010>;
v0x55e81e566980_0 .var "clk_tb", 0 0;
v0x55e81e566a40_0 .var "current_byte", 7 0;
v0x55e81e566b20_0 .var "data_array", 63 0;
v0x55e81e566be0_0 .net "data_valid_strb_tb", 0 0, L_0x55e81e57b720;  1 drivers
v0x55e81e566cd0_0 .net "decode_tb", 0 0, L_0x55e81e57aef0;  1 drivers
v0x55e81e566e10_0 .net "execute_tb", 0 0, L_0x55e81e57b610;  1 drivers
v0x55e81e566f00_0 .net "fetch_instr_tb", 0 0, L_0x55e81e57adc0;  1 drivers
v0x55e81e566ff0_0 .net "fetch_mdr_tb", 0 0, L_0x55e81e57b1b0;  1 drivers
v0x55e81e5670e0_0 .net "fetcho_op_tb", 0 0, L_0x55e81e57b0c0;  1 drivers
v0x55e81e567180_0 .var/i "i", 31 0;
v0x55e81e567260_0 .var "in_pins_tb", 3 0;
v0x55e81e567320_0 .var/i "j", 31 0;
v0x55e81e5673e0_0 .net "next_data_strb_tb", 0 0, L_0x55e81e57ab80;  1 drivers
v0x55e81e5674d0_0 .net "out_pins_tb", 3 0, L_0x55e81e50c890;  1 drivers
v0x55e81e567590_0 .var "p_program_tb", 0 0;
v0x55e81e567680_0 .net "program_o_tb", 0 0, L_0x55e81e57ac90;  1 drivers
v0x55e81e567770_0 .var "reset_tb", 0 0;
v0x55e81e567810_0 .var "rx_tb", 0 0;
S_0x55e81e51d340 .scope module, "dut" "cpu" 2 84, 3 1 0, S_0x55e81e520070;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 4 "in_pins_i";
    .port_info 3 /OUTPUT 1 "next_data_strb_o";
    .port_info 4 /OUTPUT 4 "out_pins_o";
    .port_info 5 /OUTPUT 1 "data_valid_strb_o";
    .port_info 6 /OUTPUT 4 "instr_reg_o";
    .port_info 7 /OUTPUT 1 "program_o";
    .port_info 8 /OUTPUT 1 "fetch_instr_o";
    .port_info 9 /OUTPUT 1 "decode_o";
    .port_info 10 /OUTPUT 1 "fetcho_op_o";
    .port_info 11 /OUTPUT 1 "fetch_mdr_o";
    .port_info 12 /OUTPUT 1 "execute_o";
    .port_info 13 /INPUT 1 "p_program_i";
    .port_info 14 /INPUT 1 "rx_i";
P_0x55e81e46bec0 .param/l "BAUD_COUNTS_PER_BIT" 0 3 10, +C4<00000000000000000000001000001001>;
P_0x55e81e46bf00 .param/l "BAUD_RATE_COUNTER_BITWIDTH" 0 3 11, +C4<00000000000000000000000000001010>;
P_0x55e81e46bf40 .param/l "CRA_BIT_NUMB" 0 3 2, +C4<00000000000000000000000000000100>;
P_0x55e81e46bf80 .param/l "MEMORY_ADDRESS_WIDTH" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x55e81e46bfc0 .param/l "MEMORY_REGISTERS" 0 3 6, +C4<00000000000000000000000000010000>;
P_0x55e81e46c000 .param/l "OPERATION_CODE_WIDTH" 0 3 3, +C4<00000000000000000000000000000011>;
P_0x55e81e46c040 .param/l "REGISTER_WIDTH" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x55e81e46c080 .param/l "RX_COUNTER_BITWIDTH" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x55e81e46c0c0 .param/l "UART_DATA_LENGTH" 0 3 8, +C4<00000000000000000000000000001000>;
L_0x55e81e50c890 .functor BUFZ 4, v0x55e81e560f10_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55e81e50bc70 .functor BUFZ 4, v0x55e81e567260_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55e81e5101e0 .functor BUFZ 4, v0x55e81e55d880_0, C4<0000>, C4<0000>, C4<0000>;
v0x55e81e563ce0_0 .net "a_alu_cpu", 3 0, v0x55e81e558ae0_0;  1 drivers
v0x55e81e563dc0_0 .net "addr_mem_cpu", 3 0, v0x55e81e558ba0_0;  1 drivers
v0x55e81e563e80_0 .net "b_alu_cpu", 3 0, v0x55e81e558d40_0;  1 drivers
v0x55e81e563f70_0 .net "carry_alu_cpu", 0 0, L_0x55e81e56a5a0;  1 drivers
v0x55e81e564010_0 .net "clk_i", 0 0, v0x55e81e566980_0;  1 drivers
v0x55e81e564100_0 .net "data_a_cpu", 3 0, L_0x55e81e50b050;  1 drivers
v0x55e81e564210_0 .net "data_in_cpu", 3 0, L_0x55e81e567b90;  1 drivers
v0x55e81e564320_0 .net "data_ir_cpu", 3 0, v0x55e81e55d880_0;  1 drivers
v0x55e81e564430_0 .net "data_mdr_cpu", 3 0, L_0x55e81e50d480;  1 drivers
v0x55e81e5644f0_0 .net "data_opnd_cpu", 3 0, L_0x55e81e533b00;  1 drivers
v0x55e81e564600_0 .net "data_out_cpu", 3 0, v0x55e81e560f10_0;  1 drivers
v0x55e81e5646c0_0 .net "data_valid_strb_o", 0 0, L_0x55e81e57b720;  alias, 1 drivers
v0x55e81e564760_0 .net "decode_o", 0 0, L_0x55e81e57aef0;  alias, 1 drivers
v0x55e81e564800_0 .net "execute_o", 0 0, L_0x55e81e57b610;  alias, 1 drivers
v0x55e81e5648a0_0 .net "fetch_instr_o", 0 0, L_0x55e81e57adc0;  alias, 1 drivers
v0x55e81e564940_0 .net "fetch_mdr_o", 0 0, L_0x55e81e57b1b0;  alias, 1 drivers
v0x55e81e5649e0_0 .net "fetcho_op_o", 0 0, L_0x55e81e57b0c0;  alias, 1 drivers
v0x55e81e564b90_0 .net "in_pins_i", 3 0, v0x55e81e567260_0;  1 drivers
v0x55e81e564c30_0 .net "instr_reg_o", 3 0, L_0x55e81e5101e0;  1 drivers
v0x55e81e564cd0_0 .net "next_data_strb_o", 0 0, L_0x55e81e57ab80;  alias, 1 drivers
v0x55e81e564d70_0 .net "oc_alu_cpu", 2 0, v0x55e81e55a7e0_0;  1 drivers
v0x55e81e564e60_0 .net "out_pins_o", 3 0, L_0x55e81e50c890;  alias, 1 drivers
v0x55e81e564f00_0 .net "p_active", 0 0, L_0x55e81e56a800;  1 drivers
v0x55e81e564ff0_0 .net "p_addr", 3 0, v0x55e81e561b50_0;  1 drivers
v0x55e81e5650e0_0 .net "p_data", 3 0, v0x55e81e561cf0_0;  1 drivers
v0x55e81e5651f0_0 .net "p_enable_mem_write", 0 0, v0x55e81e561e80_0;  1 drivers
v0x55e81e5652e0_0 .net "p_program_i", 0 0, v0x55e81e567590_0;  1 drivers
v0x55e81e565380_0 .net "program_o", 0 0, L_0x55e81e57ac90;  alias, 1 drivers
v0x55e81e565420_0 .net "read_data_mem_cpu", 3 0, v0x55e81e55f8b0_0;  1 drivers
v0x55e81e565510_0 .net "read_en_mem_cpu", 0 0, v0x55e81e55b190_0;  1 drivers
v0x55e81e565600_0 .net "reset_i", 0 0, v0x55e81e567770_0;  1 drivers
v0x55e81e5656a0_0 .net "result_alu_cpu", 3 0, v0x55e81e556780_0;  1 drivers
v0x55e81e565790_0 .net "rx_data", 7 0, L_0x55e81e57b790;  1 drivers
v0x55e81e5658a0_0 .net "rx_data_valid_strb", 0 0, v0x55e81e563400_0;  1 drivers
v0x55e81e565990_0 .net "rx_i", 0 0, v0x55e81e567810_0;  1 drivers
v0x55e81e565a30_0 .net "write_data_a_cpu", 3 0, v0x55e81e55b8a0_0;  1 drivers
v0x55e81e565b20_0 .net "write_data_in_cpu", 3 0, L_0x55e81e50bc70;  1 drivers
v0x55e81e565be0_0 .net "write_data_ir_cpu", 3 0, v0x55e81e55b990_0;  1 drivers
v0x55e81e565cd0_0 .net "write_data_mdr_cpu", 3 0, v0x55e81e55ba50_0;  1 drivers
v0x55e81e565de0_0 .net "write_data_mem_cpu", 3 0, v0x55e81e55bb30_0;  1 drivers
v0x55e81e565ef0_0 .net "write_data_opnd_cpu", 3 0, v0x55e81e55bc10_0;  1 drivers
v0x55e81e566000_0 .net "write_data_out_cpu", 3 0, v0x55e81e55bcf0_0;  1 drivers
v0x55e81e566110_0 .net "write_en_a_cpu", 0 0, v0x55e81e55bdd0_0;  1 drivers
v0x55e81e566200_0 .net "write_en_in_cpu", 0 0, v0x55e81e55bea0_0;  1 drivers
v0x55e81e5662f0_0 .net "write_en_ir_cpu", 0 0, v0x55e81e55bf40_0;  1 drivers
v0x55e81e5663e0_0 .net "write_en_mdr_cpu", 0 0, v0x55e81e55c000_0;  1 drivers
v0x55e81e5664d0_0 .net "write_en_mem_cpu", 0 0, v0x55e81e55c0c0_0;  1 drivers
v0x55e81e5665c0_0 .net "write_en_opnd_cpu", 0 0, v0x55e81e55c180_0;  1 drivers
v0x55e81e5666b0_0 .net "write_en_out_cpu", 0 0, v0x55e81e55c240_0;  1 drivers
S_0x55e81e522000 .scope module, "a_reg" "my_register" 3 119, 4 1 0, S_0x55e81e51d340;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x55e81e480fb0 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x55e81e50b050 .functor BUFZ 4, v0x55e81e50d590_0, C4<0000>, C4<0000>, C4<0000>;
v0x55e81e50b260_0 .net "clk_i", 0 0, v0x55e81e566980_0;  alias, 1 drivers
v0x55e81e50a570_0 .net "in_i", 3 0, v0x55e81e55b8a0_0;  alias, 1 drivers
v0x55e81e50a670_0 .net "out_o", 3 0, L_0x55e81e50b050;  alias, 1 drivers
v0x55e81e50d590_0 .var "reg_val", 3 0;
v0x55e81e50d690_0 .net "reset_i", 0 0, v0x55e81e567770_0;  alias, 1 drivers
v0x55e81e533c10_0 .net "write_en_i", 0 0, v0x55e81e55bdd0_0;  alias, 1 drivers
E_0x55e81e471af0 .event posedge, v0x55e81e50d690_0, v0x55e81e50b260_0;
S_0x55e81e5226f0 .scope module, "alu" "alu" 3 228, 5 1 0, S_0x55e81e51d340;
 .timescale -8 -12;
    .port_info 0 /INPUT 4 "a_i";
    .port_info 1 /INPUT 4 "b_i";
    .port_info 2 /INPUT 3 "oc_i";
    .port_info 3 /OUTPUT 4 "result_o";
    .port_info 4 /OUTPUT 1 "carry_o";
P_0x55e81e540b90 .param/l "ALU_BIT_WIDTH" 0 5 2, +C4<00000000000000000000000000000100>;
P_0x55e81e540bd0 .param/l "OPERATION_CODE_WIDTH" 0 5 3, +C4<00000000000000000000000000000011>;
L_0x7f20977ec018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e81e567ce0 .functor XNOR 1, L_0x55e81e567c20, L_0x7f20977ec018, C4<0>, C4<0>;
L_0x55e81e567d50 .functor NOT 4, v0x55e81e558d40_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55e81e567f40 .functor XOR 4, v0x55e81e558ae0_0, v0x55e81e558d40_0, C4<0000>, C4<0000>;
L_0x55e81e568040 .functor AND 4, v0x55e81e558ae0_0, v0x55e81e558d40_0, C4<1111>, C4<1111>;
L_0x55e81e5680b0 .functor OR 4, v0x55e81e558ae0_0, v0x55e81e558d40_0, C4<0000>, C4<0000>;
v0x55e81e555dd0_0 .net/2u *"_ivl_2", 0 0, L_0x7f20977ec018;  1 drivers
v0x55e81e555ed0_0 .net *"_ivl_4", 0 0, L_0x55e81e567ce0;  1 drivers
v0x55e81e555f90_0 .net *"_ivl_6", 3 0, L_0x55e81e567d50;  1 drivers
v0x55e81e556050_0 .net "a_i", 3 0, v0x55e81e558ae0_0;  alias, 1 drivers
v0x55e81e556140_0 .net "add_sub", 0 0, L_0x55e81e567c20;  1 drivers
v0x55e81e556230_0 .net "and_result", 3 0, L_0x55e81e568040;  1 drivers
v0x55e81e5562d0_0 .net "b_add_sub", 3 0, L_0x55e81e567dc0;  1 drivers
v0x55e81e5563c0_0 .net "b_i", 3 0, v0x55e81e558d40_0;  alias, 1 drivers
v0x55e81e556480_0 .net "carry_o", 0 0, L_0x55e81e56a5a0;  alias, 1 drivers
v0x55e81e5565e0_0 .net "oc_i", 2 0, v0x55e81e55a7e0_0;  alias, 1 drivers
v0x55e81e5566a0_0 .net "or_result", 3 0, L_0x55e81e5680b0;  1 drivers
v0x55e81e556780_0 .var "result_o", 3 0;
v0x55e81e556860_0 .net "sum", 3 0, L_0x55e81e56a2e0;  1 drivers
v0x55e81e556950_0 .net "xor_result", 3 0, L_0x55e81e567f40;  1 drivers
E_0x55e81e471c90/0 .event anyedge, v0x55e81e5565e0_0, v0x55e81e5566a0_0, v0x55e81e556230_0, v0x55e81e556950_0;
E_0x55e81e471c90/1 .event anyedge, v0x55e81e555c50_0;
E_0x55e81e471c90 .event/or E_0x55e81e471c90/0, E_0x55e81e471c90/1;
L_0x55e81e567c20 .part v0x55e81e55a7e0_0, 1, 1;
L_0x55e81e567dc0 .functor MUXZ 4, L_0x55e81e567d50, v0x55e81e558d40_0, L_0x55e81e567ce0, C4<>;
S_0x55e81e522de0 .scope module, "cra" "carry_ripple_adder" 5 47, 6 1 0, S_0x55e81e5226f0;
 .timescale -8 -12;
    .port_info 0 /INPUT 4 "a_i";
    .port_info 1 /INPUT 4 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 4 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
P_0x55e81e54faf0 .param/l "CRA_BIT_NUMB" 0 6 2, +C4<00000000000000000000000000000100>;
L_0x55e81e56a270 .functor BUFZ 1, L_0x55e81e567c20, C4<0>, C4<0>, C4<0>;
v0x55e81e555720_0 .net *"_ivl_33", 0 0, L_0x55e81e56a270;  1 drivers
v0x55e81e555800_0 .net "a_i", 3 0, v0x55e81e558ae0_0;  alias, 1 drivers
v0x55e81e5558e0_0 .net "b_i", 3 0, L_0x55e81e567dc0;  alias, 1 drivers
v0x55e81e5559a0_0 .net "carry", 4 0, L_0x55e81e56a380;  1 drivers
v0x55e81e555a80_0 .net "carry_i", 0 0, L_0x55e81e567c20;  alias, 1 drivers
v0x55e81e555b90_0 .net "carry_o", 0 0, L_0x55e81e56a5a0;  alias, 1 drivers
v0x55e81e555c50_0 .net "sum_o", 3 0, L_0x55e81e56a2e0;  alias, 1 drivers
L_0x55e81e5684d0 .part v0x55e81e558ae0_0, 0, 1;
L_0x55e81e568600 .part L_0x55e81e567dc0, 0, 1;
L_0x55e81e568730 .part L_0x55e81e56a380, 0, 1;
L_0x55e81e568c60 .part v0x55e81e558ae0_0, 1, 1;
L_0x55e81e568ea0 .part L_0x55e81e567dc0, 1, 1;
L_0x55e81e568fd0 .part L_0x55e81e56a380, 1, 1;
L_0x55e81e5695d0 .part v0x55e81e558ae0_0, 2, 1;
L_0x55e81e569700 .part L_0x55e81e567dc0, 2, 1;
L_0x55e81e569880 .part L_0x55e81e56a380, 2, 1;
L_0x55e81e569df0 .part v0x55e81e558ae0_0, 3, 1;
L_0x55e81e569f80 .part L_0x55e81e567dc0, 3, 1;
L_0x55e81e56a0b0 .part L_0x55e81e56a380, 3, 1;
L_0x55e81e56a2e0 .concat8 [ 1 1 1 1], L_0x55e81e568250, L_0x55e81e568960, L_0x55e81e5692d0, L_0x55e81e569af0;
LS_0x55e81e56a380_0_0 .concat8 [ 1 1 1 1], L_0x55e81e56a270, L_0x55e81e568460, L_0x55e81e568bd0, L_0x55e81e569540;
LS_0x55e81e56a380_0_4 .concat8 [ 1 0 0 0], L_0x55e81e569d60;
L_0x55e81e56a380 .concat8 [ 4 1 0 0], LS_0x55e81e56a380_0_0, LS_0x55e81e56a380_0_4;
L_0x55e81e56a5a0 .part L_0x55e81e56a380, 4, 1;
S_0x55e81e5235e0 .scope generate, "adder_stage[0]" "adder_stage[0]" 6 19, 6 19 0, S_0x55e81e522de0;
 .timescale -8 -12;
P_0x55e81e54fc80 .param/l "i" 1 6 19, +C4<00>;
S_0x55e81e523de0 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x55e81e5235e0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55e81e568460 .functor OR 1, L_0x55e81e568190, L_0x55e81e5683a0, C4<0>, C4<0>;
v0x55e81e550770_0 .net "a_i", 0 0, L_0x55e81e5684d0;  1 drivers
v0x55e81e550830_0 .net "b_i", 0 0, L_0x55e81e568600;  1 drivers
v0x55e81e550900_0 .net "carry_ha_0", 0 0, L_0x55e81e568190;  1 drivers
v0x55e81e550a00_0 .net "carry_ha_1", 0 0, L_0x55e81e5683a0;  1 drivers
v0x55e81e550ad0_0 .net "carry_i", 0 0, L_0x55e81e568730;  1 drivers
v0x55e81e550bc0_0 .net "carry_o", 0 0, L_0x55e81e568460;  1 drivers
v0x55e81e550c60_0 .net "sum_ab", 0 0, L_0x55e81e568120;  1 drivers
v0x55e81e550d50_0 .net "sum_o", 0 0, L_0x55e81e568250;  1 drivers
S_0x55e81e5252f0 .scope module, "ha0" "half_adder" 7 17, 8 2 0, S_0x55e81e523de0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55e81e568120 .functor XOR 1, L_0x55e81e5684d0, L_0x55e81e568600, C4<0>, C4<0>;
L_0x55e81e568190 .functor AND 1, L_0x55e81e5684d0, L_0x55e81e568600, C4<1>, C4<1>;
v0x55e81e533cb0_0 .net "a_i", 0 0, L_0x55e81e5684d0;  alias, 1 drivers
v0x55e81e54fec0_0 .net "b_i", 0 0, L_0x55e81e568600;  alias, 1 drivers
v0x55e81e54ff80_0 .net "carry_o", 0 0, L_0x55e81e568190;  alias, 1 drivers
v0x55e81e550050_0 .net "sum_o", 0 0, L_0x55e81e568120;  alias, 1 drivers
S_0x55e81e5501c0 .scope module, "ha1" "half_adder" 7 25, 8 2 0, S_0x55e81e523de0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55e81e568250 .functor XOR 1, L_0x55e81e568120, L_0x55e81e568730, C4<0>, C4<0>;
L_0x55e81e5683a0 .functor AND 1, L_0x55e81e568120, L_0x55e81e568730, C4<1>, C4<1>;
v0x55e81e5503c0_0 .net "a_i", 0 0, L_0x55e81e568120;  alias, 1 drivers
v0x55e81e550490_0 .net "b_i", 0 0, L_0x55e81e568730;  alias, 1 drivers
v0x55e81e550530_0 .net "carry_o", 0 0, L_0x55e81e5683a0;  alias, 1 drivers
v0x55e81e550600_0 .net "sum_o", 0 0, L_0x55e81e568250;  alias, 1 drivers
S_0x55e81e550e20 .scope generate, "adder_stage[1]" "adder_stage[1]" 6 19, 6 19 0, S_0x55e81e522de0;
 .timescale -8 -12;
P_0x55e81e551020 .param/l "i" 1 6 19, +C4<01>;
S_0x55e81e5510e0 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x55e81e550e20;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55e81e568bd0 .functor OR 1, L_0x55e81e5688d0, L_0x55e81e568af0, C4<0>, C4<0>;
v0x55e81e551f30_0 .net "a_i", 0 0, L_0x55e81e568c60;  1 drivers
v0x55e81e551ff0_0 .net "b_i", 0 0, L_0x55e81e568ea0;  1 drivers
v0x55e81e5520c0_0 .net "carry_ha_0", 0 0, L_0x55e81e5688d0;  1 drivers
v0x55e81e5521c0_0 .net "carry_ha_1", 0 0, L_0x55e81e568af0;  1 drivers
v0x55e81e552290_0 .net "carry_i", 0 0, L_0x55e81e568fd0;  1 drivers
v0x55e81e552380_0 .net "carry_o", 0 0, L_0x55e81e568bd0;  1 drivers
v0x55e81e552420_0 .net "sum_ab", 0 0, L_0x55e81e568860;  1 drivers
v0x55e81e552510_0 .net "sum_o", 0 0, L_0x55e81e568960;  1 drivers
S_0x55e81e551370 .scope module, "ha0" "half_adder" 7 17, 8 2 0, S_0x55e81e5510e0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55e81e568860 .functor XOR 1, L_0x55e81e568c60, L_0x55e81e568ea0, C4<0>, C4<0>;
L_0x55e81e5688d0 .functor AND 1, L_0x55e81e568c60, L_0x55e81e568ea0, C4<1>, C4<1>;
v0x55e81e5515a0_0 .net "a_i", 0 0, L_0x55e81e568c60;  alias, 1 drivers
v0x55e81e551680_0 .net "b_i", 0 0, L_0x55e81e568ea0;  alias, 1 drivers
v0x55e81e551740_0 .net "carry_o", 0 0, L_0x55e81e5688d0;  alias, 1 drivers
v0x55e81e551810_0 .net "sum_o", 0 0, L_0x55e81e568860;  alias, 1 drivers
S_0x55e81e551980 .scope module, "ha1" "half_adder" 7 25, 8 2 0, S_0x55e81e5510e0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55e81e568960 .functor XOR 1, L_0x55e81e568860, L_0x55e81e568fd0, C4<0>, C4<0>;
L_0x55e81e568af0 .functor AND 1, L_0x55e81e568860, L_0x55e81e568fd0, C4<1>, C4<1>;
v0x55e81e551b80_0 .net "a_i", 0 0, L_0x55e81e568860;  alias, 1 drivers
v0x55e81e551c50_0 .net "b_i", 0 0, L_0x55e81e568fd0;  alias, 1 drivers
v0x55e81e551cf0_0 .net "carry_o", 0 0, L_0x55e81e568af0;  alias, 1 drivers
v0x55e81e551dc0_0 .net "sum_o", 0 0, L_0x55e81e568960;  alias, 1 drivers
S_0x55e81e5525e0 .scope generate, "adder_stage[2]" "adder_stage[2]" 6 19, 6 19 0, S_0x55e81e522de0;
 .timescale -8 -12;
P_0x55e81e5527c0 .param/l "i" 1 6 19, +C4<010>;
S_0x55e81e552880 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x55e81e5525e0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55e81e569540 .functor OR 1, L_0x55e81e5691f0, L_0x55e81e569460, C4<0>, C4<0>;
v0x55e81e553790_0 .net "a_i", 0 0, L_0x55e81e5695d0;  1 drivers
v0x55e81e553850_0 .net "b_i", 0 0, L_0x55e81e569700;  1 drivers
v0x55e81e553920_0 .net "carry_ha_0", 0 0, L_0x55e81e5691f0;  1 drivers
v0x55e81e553a20_0 .net "carry_ha_1", 0 0, L_0x55e81e569460;  1 drivers
v0x55e81e553af0_0 .net "carry_i", 0 0, L_0x55e81e569880;  1 drivers
v0x55e81e553be0_0 .net "carry_o", 0 0, L_0x55e81e569540;  1 drivers
v0x55e81e553c80_0 .net "sum_ab", 0 0, L_0x55e81e569140;  1 drivers
v0x55e81e553d70_0 .net "sum_o", 0 0, L_0x55e81e5692d0;  1 drivers
S_0x55e81e552b40 .scope module, "ha0" "half_adder" 7 17, 8 2 0, S_0x55e81e552880;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55e81e569140 .functor XOR 1, L_0x55e81e5695d0, L_0x55e81e569700, C4<0>, C4<0>;
L_0x55e81e5691f0 .functor AND 1, L_0x55e81e5695d0, L_0x55e81e569700, C4<1>, C4<1>;
v0x55e81e552d70_0 .net "a_i", 0 0, L_0x55e81e5695d0;  alias, 1 drivers
v0x55e81e552e50_0 .net "b_i", 0 0, L_0x55e81e569700;  alias, 1 drivers
v0x55e81e552f10_0 .net "carry_o", 0 0, L_0x55e81e5691f0;  alias, 1 drivers
v0x55e81e552fe0_0 .net "sum_o", 0 0, L_0x55e81e569140;  alias, 1 drivers
S_0x55e81e553150 .scope module, "ha1" "half_adder" 7 25, 8 2 0, S_0x55e81e552880;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55e81e5692d0 .functor XOR 1, L_0x55e81e569140, L_0x55e81e569880, C4<0>, C4<0>;
L_0x55e81e569460 .functor AND 1, L_0x55e81e569140, L_0x55e81e569880, C4<1>, C4<1>;
v0x55e81e5533e0_0 .net "a_i", 0 0, L_0x55e81e569140;  alias, 1 drivers
v0x55e81e5534b0_0 .net "b_i", 0 0, L_0x55e81e569880;  alias, 1 drivers
v0x55e81e553550_0 .net "carry_o", 0 0, L_0x55e81e569460;  alias, 1 drivers
v0x55e81e553620_0 .net "sum_o", 0 0, L_0x55e81e5692d0;  alias, 1 drivers
S_0x55e81e553e40 .scope generate, "adder_stage[3]" "adder_stage[3]" 6 19, 6 19 0, S_0x55e81e522de0;
 .timescale -8 -12;
P_0x55e81e554020 .param/l "i" 1 6 19, +C4<011>;
S_0x55e81e554100 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x55e81e553e40;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55e81e569d60 .functor OR 1, L_0x55e81e569a60, L_0x55e81e569c80, C4<0>, C4<0>;
v0x55e81e555070_0 .net "a_i", 0 0, L_0x55e81e569df0;  1 drivers
v0x55e81e555130_0 .net "b_i", 0 0, L_0x55e81e569f80;  1 drivers
v0x55e81e555200_0 .net "carry_ha_0", 0 0, L_0x55e81e569a60;  1 drivers
v0x55e81e555300_0 .net "carry_ha_1", 0 0, L_0x55e81e569c80;  1 drivers
v0x55e81e5553d0_0 .net "carry_i", 0 0, L_0x55e81e56a0b0;  1 drivers
v0x55e81e5554c0_0 .net "carry_o", 0 0, L_0x55e81e569d60;  1 drivers
v0x55e81e555560_0 .net "sum_ab", 0 0, L_0x55e81e5699b0;  1 drivers
v0x55e81e555650_0 .net "sum_o", 0 0, L_0x55e81e569af0;  1 drivers
S_0x55e81e554390 .scope module, "ha0" "half_adder" 7 17, 8 2 0, S_0x55e81e554100;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55e81e5699b0 .functor XOR 1, L_0x55e81e569df0, L_0x55e81e569f80, C4<0>, C4<0>;
L_0x55e81e569a60 .functor AND 1, L_0x55e81e569df0, L_0x55e81e569f80, C4<1>, C4<1>;
v0x55e81e554650_0 .net "a_i", 0 0, L_0x55e81e569df0;  alias, 1 drivers
v0x55e81e554730_0 .net "b_i", 0 0, L_0x55e81e569f80;  alias, 1 drivers
v0x55e81e5547f0_0 .net "carry_o", 0 0, L_0x55e81e569a60;  alias, 1 drivers
v0x55e81e5548c0_0 .net "sum_o", 0 0, L_0x55e81e5699b0;  alias, 1 drivers
S_0x55e81e554a30 .scope module, "ha1" "half_adder" 7 25, 8 2 0, S_0x55e81e554100;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55e81e569af0 .functor XOR 1, L_0x55e81e5699b0, L_0x55e81e56a0b0, C4<0>, C4<0>;
L_0x55e81e569c80 .functor AND 1, L_0x55e81e5699b0, L_0x55e81e56a0b0, C4<1>, C4<1>;
v0x55e81e554cc0_0 .net "a_i", 0 0, L_0x55e81e5699b0;  alias, 1 drivers
v0x55e81e554d90_0 .net "b_i", 0 0, L_0x55e81e56a0b0;  alias, 1 drivers
v0x55e81e554e30_0 .net "carry_o", 0 0, L_0x55e81e569c80;  alias, 1 drivers
v0x55e81e554f00_0 .net "sum_o", 0 0, L_0x55e81e569af0;  alias, 1 drivers
S_0x55e81e556ae0 .scope module, "cu" "control_unit" 3 248, 9 1 0, S_0x55e81e51d340;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /OUTPUT 1 "read_en_mem_o";
    .port_info 3 /OUTPUT 1 "write_en_mem_o";
    .port_info 4 /OUTPUT 4 "addr_mem_o";
    .port_info 5 /OUTPUT 4 "write_data_mem_o";
    .port_info 6 /INPUT 4 "read_data_mem_i";
    .port_info 7 /OUTPUT 1 "write_en_ir_o";
    .port_info 8 /OUTPUT 4 "write_data_ir_o";
    .port_info 9 /INPUT 4 "data_ir_i";
    .port_info 10 /OUTPUT 1 "write_en_a_o";
    .port_info 11 /OUTPUT 4 "write_data_a_o";
    .port_info 12 /INPUT 4 "data_a_i";
    .port_info 13 /OUTPUT 1 "write_en_mdr_o";
    .port_info 14 /OUTPUT 4 "write_data_mdr_o";
    .port_info 15 /INPUT 4 "data_mdr_i";
    .port_info 16 /OUTPUT 1 "write_en_opnd_o";
    .port_info 17 /OUTPUT 4 "write_data_opnd_o";
    .port_info 18 /INPUT 4 "data_opnd_i";
    .port_info 19 /OUTPUT 1 "write_en_in_o";
    .port_info 20 /INPUT 4 "data_in_i";
    .port_info 21 /OUTPUT 1 "next_data_strb_o";
    .port_info 22 /OUTPUT 1 "write_en_out_o";
    .port_info 23 /OUTPUT 4 "write_data_out_o";
    .port_info 24 /OUTPUT 1 "data_valid_strb_o";
    .port_info 25 /OUTPUT 3 "oc_o";
    .port_info 26 /OUTPUT 4 "a_o";
    .port_info 27 /OUTPUT 4 "b_o";
    .port_info 28 /INPUT 4 "result_alu_i";
    .port_info 29 /INPUT 1 "carry_alu_i";
    .port_info 30 /INPUT 1 "p_program_i";
    .port_info 31 /INPUT 4 "p_data_i";
    .port_info 32 /INPUT 4 "p_address_i";
    .port_info 33 /INPUT 1 "p_write_en_mem_i";
    .port_info 34 /OUTPUT 1 "p_active_o";
    .port_info 35 /OUTPUT 1 "program_o";
    .port_info 36 /OUTPUT 1 "fetch_instr_o";
    .port_info 37 /OUTPUT 1 "decode_o";
    .port_info 38 /OUTPUT 1 "fetcho_op_o";
    .port_info 39 /OUTPUT 1 "fetch_mdr_o";
    .port_info 40 /OUTPUT 1 "execute_o";
P_0x55e81e556c70 .param/l "CRA_BIT_NUMB" 0 9 2, +C4<00000000000000000000000000000100>;
P_0x55e81e556cb0 .param/l "MEMORY_ADDRESS_WIDTH" 0 9 5, +C4<00000000000000000000000000000100>;
P_0x55e81e556cf0 .param/l "OPERATION_CODE_WIDTH" 0 9 3, +C4<00000000000000000000000000000011>;
P_0x55e81e556d30 .param/l "REGISTER_WIDTH" 0 9 4, +C4<00000000000000000000000000000100>;
P_0x55e81e556d70 .param/l "stDECODE" 1 9 95, C4<011>;
P_0x55e81e556db0 .param/l "stEXEC" 1 9 99, C4<111>;
P_0x55e81e556df0 .param/l "stEXEC_ALU" 1 9 98, C4<110>;
P_0x55e81e556e30 .param/l "stFETCH_I" 1 9 94, C4<010>;
P_0x55e81e556e70 .param/l "stFETCH_MDR" 1 9 97, C4<101>;
P_0x55e81e556eb0 .param/l "stFETCH_O" 1 9 96, C4<100>;
P_0x55e81e556ef0 .param/l "stPROGRAM" 1 9 93, C4<001>;
P_0x55e81e556f30 .param/l "stRESET" 1 9 92, C4<000>;
L_0x55e81e56a770 .functor OR 1, v0x55e81e55a020_0, v0x55e81e558c80_0, C4<0>, C4<0>;
L_0x55e81e57ab80 .functor AND 1, L_0x55e81e56a8a0, L_0x55e81e57aa40, C4<1>, C4<1>;
L_0x55e81e57b610 .functor OR 1, L_0x55e81e57b300, L_0x55e81e57b4b0, C4<0>, C4<0>;
L_0x55e81e57b720 .functor BUFZ 1, v0x55e81e559510_0, C4<0>, C4<0>, C4<0>;
v0x55e81e557d30_0 .net *"_ivl_10", 0 0, L_0x55e81e56a8a0;  1 drivers
v0x55e81e557df0_0 .net *"_ivl_12", 31 0, L_0x55e81e56a990;  1 drivers
L_0x7f20977ec0f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e81e557ed0_0 .net *"_ivl_15", 30 0, L_0x7f20977ec0f0;  1 drivers
L_0x7f20977ec138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55e81e557f90_0 .net/2u *"_ivl_16", 31 0, L_0x7f20977ec138;  1 drivers
v0x55e81e558070_0 .net *"_ivl_18", 0 0, L_0x55e81e57aa40;  1 drivers
L_0x7f20977ec180 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55e81e558180_0 .net/2u *"_ivl_22", 2 0, L_0x7f20977ec180;  1 drivers
L_0x7f20977ec1c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55e81e558260_0 .net/2u *"_ivl_26", 2 0, L_0x7f20977ec1c8;  1 drivers
L_0x7f20977ec210 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x55e81e558340_0 .net/2u *"_ivl_30", 2 0, L_0x7f20977ec210;  1 drivers
L_0x7f20977ec258 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55e81e558420_0 .net/2u *"_ivl_34", 2 0, L_0x7f20977ec258;  1 drivers
L_0x7f20977ec2a0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x55e81e558500_0 .net/2u *"_ivl_38", 2 0, L_0x7f20977ec2a0;  1 drivers
L_0x7f20977ec060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55e81e5585e0_0 .net/2u *"_ivl_4", 2 0, L_0x7f20977ec060;  1 drivers
L_0x7f20977ec2e8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x55e81e5586c0_0 .net/2u *"_ivl_42", 2 0, L_0x7f20977ec2e8;  1 drivers
v0x55e81e5587a0_0 .net *"_ivl_44", 0 0, L_0x55e81e57b300;  1 drivers
L_0x7f20977ec330 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x55e81e558860_0 .net/2u *"_ivl_46", 2 0, L_0x7f20977ec330;  1 drivers
v0x55e81e558940_0 .net *"_ivl_48", 0 0, L_0x55e81e57b4b0;  1 drivers
L_0x7f20977ec0a8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x55e81e558a00_0 .net/2u *"_ivl_8", 2 0, L_0x7f20977ec0a8;  1 drivers
v0x55e81e558ae0_0 .var "a_o", 3 0;
v0x55e81e558ba0_0 .var "addr_mem_o", 3 0;
v0x55e81e558c80_0 .var "alu_instr", 0 0;
v0x55e81e558d40_0 .var "b_o", 3 0;
v0x55e81e558e00_0 .var "c_flag", 0 0;
v0x55e81e558ea0_0 .net "carry_alu_i", 0 0, L_0x55e81e56a5a0;  alias, 1 drivers
v0x55e81e558f90_0 .net "clk_i", 0 0, v0x55e81e566980_0;  alias, 1 drivers
v0x55e81e559030_0 .var "cu_state", 2 0;
v0x55e81e5590f0_0 .net "data_a_i", 3 0, L_0x55e81e50b050;  alias, 1 drivers
v0x55e81e5591b0_0 .net "data_in_i", 3 0, L_0x55e81e567b90;  alias, 1 drivers
v0x55e81e559270_0 .net "data_ir_i", 3 0, v0x55e81e55d880_0;  alias, 1 drivers
v0x55e81e559350_0 .net "data_mdr_i", 3 0, L_0x55e81e50d480;  alias, 1 drivers
v0x55e81e559430_0 .net "data_opnd_i", 3 0, L_0x55e81e533b00;  alias, 1 drivers
v0x55e81e559510_0 .var "data_valid_strb", 0 0;
v0x55e81e5595d0_0 .net "data_valid_strb_o", 0 0, L_0x55e81e57b720;  alias, 1 drivers
v0x55e81e559690_0 .net "decode_o", 0 0, L_0x55e81e57aef0;  alias, 1 drivers
v0x55e81e559750_0 .net "execute_o", 0 0, L_0x55e81e57b610;  alias, 1 drivers
v0x55e81e559a20_0 .net "fetch_instr_o", 0 0, L_0x55e81e57adc0;  alias, 1 drivers
v0x55e81e559ae0_0 .net "fetch_mdr_o", 0 0, L_0x55e81e57b1b0;  alias, 1 drivers
v0x55e81e559ba0_0 .net "fetcho_op_o", 0 0, L_0x55e81e57b0c0;  alias, 1 drivers
v0x55e81e559c60_0 .var "in_instr", 0 0;
v0x55e81e559d20_0 .var "inc_dec_instr", 0 0;
v0x55e81e559de0_0 .var "jc_instr", 0 0;
v0x55e81e559ea0_0 .var "jmp_instr", 0 0;
v0x55e81e559f60_0 .var "jz_instr", 0 0;
v0x55e81e55a020_0 .var "ld_instr", 0 0;
v0x55e81e55a0e0_0 .var "ldi_instr", 0 0;
v0x55e81e55a1a0_0 .net "mdr_instr", 0 0, L_0x55e81e56a770;  1 drivers
v0x55e81e55a260_0 .var "next_c_flag", 0 0;
v0x55e81e55a320_0 .var "next_cu_state", 2 0;
v0x55e81e55a400_0 .net "next_data_strb_o", 0 0, L_0x55e81e57ab80;  alias, 1 drivers
v0x55e81e55a4c0_0 .var "next_data_valid_strb", 0 0;
v0x55e81e55a580_0 .var "next_program_counter", 3 0;
v0x55e81e55a660_0 .var "next_z_flag", 0 0;
v0x55e81e55a720_0 .var "nop_instr", 0 0;
v0x55e81e55a7e0_0 .var "oc_o", 2 0;
v0x55e81e55a8d0_0 .net "opcode", 2 0, L_0x55e81e56a6d0;  1 drivers
v0x55e81e55a990_0 .var "operand_instr", 0 0;
v0x55e81e55aa50_0 .var "out_instr", 0 0;
v0x55e81e55ab10_0 .net "p_active_o", 0 0, L_0x55e81e56a800;  alias, 1 drivers
v0x55e81e55abd0_0 .net "p_address_i", 3 0, v0x55e81e561b50_0;  alias, 1 drivers
v0x55e81e55acb0_0 .net "p_data_i", 3 0, v0x55e81e561cf0_0;  alias, 1 drivers
v0x55e81e55ad90_0 .net "p_program_i", 0 0, v0x55e81e567590_0;  alias, 1 drivers
v0x55e81e55ae50_0 .net "p_write_en_mem_i", 0 0, v0x55e81e561e80_0;  alias, 1 drivers
v0x55e81e55af10_0 .var "program_counter", 3 0;
v0x55e81e55aff0_0 .net "program_o", 0 0, L_0x55e81e57ac90;  alias, 1 drivers
v0x55e81e55b0b0_0 .net "read_data_mem_i", 3 0, v0x55e81e55f8b0_0;  alias, 1 drivers
v0x55e81e55b190_0 .var "read_en_mem_o", 0 0;
v0x55e81e55b250_0 .net "reset_i", 0 0, v0x55e81e567770_0;  alias, 1 drivers
v0x55e81e55b730_0 .net "result_alu_i", 3 0, v0x55e81e556780_0;  alias, 1 drivers
v0x55e81e55b800_0 .var "st_instr", 0 0;
v0x55e81e55b8a0_0 .var "write_data_a_o", 3 0;
v0x55e81e55b990_0 .var "write_data_ir_o", 3 0;
v0x55e81e55ba50_0 .var "write_data_mdr_o", 3 0;
v0x55e81e55bb30_0 .var "write_data_mem_o", 3 0;
v0x55e81e55bc10_0 .var "write_data_opnd_o", 3 0;
v0x55e81e55bcf0_0 .var "write_data_out_o", 3 0;
v0x55e81e55bdd0_0 .var "write_en_a_o", 0 0;
v0x55e81e55bea0_0 .var "write_en_in_o", 0 0;
v0x55e81e55bf40_0 .var "write_en_ir_o", 0 0;
v0x55e81e55c000_0 .var "write_en_mdr_o", 0 0;
v0x55e81e55c0c0_0 .var "write_en_mem_o", 0 0;
v0x55e81e55c180_0 .var "write_en_opnd_o", 0 0;
v0x55e81e55c240_0 .var "write_en_out_o", 0 0;
v0x55e81e55c300_0 .var "z_flag", 0 0;
E_0x55e81e4545a0 .event anyedge, v0x55e81e55aa50_0, v0x55e81e559030_0, v0x55e81e559510_0;
E_0x55e81e5407a0 .event anyedge, v0x55e81e55c300_0, v0x55e81e559030_0, v0x55e81e556780_0;
E_0x55e81e540cc0 .event anyedge, v0x55e81e558e00_0, v0x55e81e559030_0, v0x55e81e555b90_0;
E_0x55e81e540880/0 .event anyedge, v0x55e81e55af10_0, v0x55e81e559030_0, v0x55e81e55ae50_0, v0x55e81e55abd0_0;
E_0x55e81e540880/1 .event anyedge, v0x55e81e55acb0_0, v0x55e81e55b0b0_0, v0x55e81e559d20_0, v0x55e81e559430_0;
E_0x55e81e540880/2 .event anyedge, v0x55e81e50a670_0, v0x55e81e559350_0, v0x55e81e556780_0, v0x55e81e559ea0_0;
E_0x55e81e540880/3 .event anyedge, v0x55e81e559f60_0, v0x55e81e55c300_0, v0x55e81e559de0_0, v0x55e81e558e00_0;
E_0x55e81e540880/4 .event anyedge, v0x55e81e55a020_0, v0x55e81e55b800_0, v0x55e81e559c60_0, v0x55e81e5591b0_0;
E_0x55e81e540880/5 .event anyedge, v0x55e81e55aa50_0, v0x55e81e55a0e0_0;
E_0x55e81e540880 .event/or E_0x55e81e540880/0, E_0x55e81e540880/1, E_0x55e81e540880/2, E_0x55e81e540880/3, E_0x55e81e540880/4, E_0x55e81e540880/5;
E_0x55e81e557c10/0 .event anyedge, v0x55e81e559030_0, v0x55e81e55ad90_0, v0x55e81e55a720_0, v0x55e81e55a990_0;
E_0x55e81e557c10/1 .event anyedge, v0x55e81e55a1a0_0, v0x55e81e558c80_0;
E_0x55e81e557c10 .event/or E_0x55e81e557c10/0, E_0x55e81e557c10/1;
E_0x55e81e557c90 .event anyedge, v0x55e81e559270_0, v0x55e81e55a8d0_0;
L_0x55e81e56a6d0 .part v0x55e81e55d880_0, 0, 3;
L_0x55e81e56a800 .cmp/eq 3, v0x55e81e559030_0, L_0x7f20977ec060;
L_0x55e81e56a8a0 .cmp/eq 3, v0x55e81e559030_0, L_0x7f20977ec0a8;
L_0x55e81e56a990 .concat [ 1 31 0 0], v0x55e81e559c60_0, L_0x7f20977ec0f0;
L_0x55e81e57aa40 .cmp/eq 32, L_0x55e81e56a990, L_0x7f20977ec138;
L_0x55e81e57ac90 .cmp/eq 3, v0x55e81e559030_0, L_0x7f20977ec180;
L_0x55e81e57adc0 .cmp/eq 3, v0x55e81e559030_0, L_0x7f20977ec1c8;
L_0x55e81e57aef0 .cmp/eq 3, v0x55e81e559030_0, L_0x7f20977ec210;
L_0x55e81e57b0c0 .cmp/eq 3, v0x55e81e559030_0, L_0x7f20977ec258;
L_0x55e81e57b1b0 .cmp/eq 3, v0x55e81e559030_0, L_0x7f20977ec2a0;
L_0x55e81e57b300 .cmp/eq 3, v0x55e81e559030_0, L_0x7f20977ec2e8;
L_0x55e81e57b4b0 .cmp/eq 3, v0x55e81e559030_0, L_0x7f20977ec330;
S_0x55e81e55c8e0 .scope module, "in_reg" "my_register" 3 189, 4 1 0, S_0x55e81e51d340;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x55e81e55cac0 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x55e81e567b90 .functor BUFZ 4, v0x55e81e55cf30_0, C4<0000>, C4<0000>, C4<0000>;
v0x55e81e55cc70_0 .net "clk_i", 0 0, v0x55e81e566980_0;  alias, 1 drivers
v0x55e81e55cd80_0 .net "in_i", 3 0, L_0x55e81e50bc70;  alias, 1 drivers
v0x55e81e55ce60_0 .net "out_o", 3 0, L_0x55e81e567b90;  alias, 1 drivers
v0x55e81e55cf30_0 .var "reg_val", 3 0;
v0x55e81e55cff0_0 .net "reset_i", 0 0, v0x55e81e567770_0;  alias, 1 drivers
v0x55e81e55d130_0 .net "write_en_i", 0 0, v0x55e81e55bea0_0;  alias, 1 drivers
S_0x55e81e55d250 .scope module, "ir_reg" "my_register" 3 133, 4 1 0, S_0x55e81e51d340;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x55e81e55d480 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
v0x55e81e55d5d0_0 .net "clk_i", 0 0, v0x55e81e566980_0;  alias, 1 drivers
v0x55e81e55d690_0 .net "in_i", 3 0, v0x55e81e55b990_0;  alias, 1 drivers
v0x55e81e55d780_0 .net "out_o", 3 0, v0x55e81e55d880_0;  alias, 1 drivers
v0x55e81e55d880_0 .var "reg_val", 3 0;
v0x55e81e55d920_0 .net "reset_i", 0 0, v0x55e81e567770_0;  alias, 1 drivers
v0x55e81e55da10_0 .net "write_en_i", 0 0, v0x55e81e55bf40_0;  alias, 1 drivers
S_0x55e81e55db60 .scope module, "mdr_reg" "my_register" 3 147, 4 1 0, S_0x55e81e51d340;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x55e81e55dd40 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x55e81e50d480 .functor BUFZ 4, v0x55e81e55e170_0, C4<0000>, C4<0000>, C4<0000>;
v0x55e81e55dec0_0 .net "clk_i", 0 0, v0x55e81e566980_0;  alias, 1 drivers
v0x55e81e55df80_0 .net "in_i", 3 0, v0x55e81e55ba50_0;  alias, 1 drivers
v0x55e81e55e070_0 .net "out_o", 3 0, L_0x55e81e50d480;  alias, 1 drivers
v0x55e81e55e170_0 .var "reg_val", 3 0;
v0x55e81e55e210_0 .net "reset_i", 0 0, v0x55e81e567770_0;  alias, 1 drivers
v0x55e81e55e340_0 .net "write_en_i", 0 0, v0x55e81e55c000_0;  alias, 1 drivers
S_0x55e81e55e490 .scope module, "memory" "reg_memory" 3 208, 10 1 0, S_0x55e81e51d340;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 1 "read_en_i";
    .port_info 4 /INPUT 4 "addr_i";
    .port_info 5 /INPUT 4 "data_i";
    .port_info 6 /OUTPUT 4 "data_o";
P_0x55e81e55e620 .param/l "ADD_INSTR" 1 10 23, C4<0100>;
P_0x55e81e55e660 .param/l "AND_INSTR" 1 10 21, C4<0010>;
P_0x55e81e55e6a0 .param/l "DEC_INSTR" 1 10 25, C4<0110>;
P_0x55e81e55e6e0 .param/l "INC_INSTR" 1 10 24, C4<0101>;
P_0x55e81e55e720 .param/l "IN_INSTR" 1 10 32, C4<1101>;
P_0x55e81e55e760 .param/l "JC_INSTR" 1 10 29, C4<1010>;
P_0x55e81e55e7a0 .param/l "JMP_INSTR" 1 10 27, C4<1000>;
P_0x55e81e55e7e0 .param/l "JZ_INSTR" 1 10 28, C4<1001>;
P_0x55e81e55e820 .param/l "LDI_INSTR" 1 10 34, C4<1111>;
P_0x55e81e55e860 .param/l "LD_INSTR" 1 10 30, C4<1011>;
P_0x55e81e55e8a0 .param/l "MEMORY_ADDRESS_WIDTH" 0 10 4, +C4<00000000000000000000000000000100>;
P_0x55e81e55e8e0 .param/l "MEMORY_REGISTERS" 0 10 2, +C4<00000000000000000000000000010000>;
P_0x55e81e55e920 .param/l "NOP_INSTR" 1 10 19, C4<0000>;
P_0x55e81e55e960 .param/l "OR_INSTR" 1 10 22, C4<0011>;
P_0x55e81e55e9a0 .param/l "OUT_INSTR" 1 10 33, C4<1110>;
P_0x55e81e55e9e0 .param/l "REGISTER_WIDTH" 0 10 3, +C4<00000000000000000000000000000100>;
P_0x55e81e55ea20 .param/l "ST_INSTR" 1 10 31, C4<1100>;
P_0x55e81e55ea60 .param/l "SUB_INSTR" 1 10 26, C4<0111>;
P_0x55e81e55eaa0 .param/l "XOR_INSTR" 1 10 20, C4<0001>;
v0x55e81e55f600_0 .net "addr_i", 3 0, v0x55e81e558ba0_0;  alias, 1 drivers
v0x55e81e55f710_0 .net "clk_i", 0 0, v0x55e81e566980_0;  alias, 1 drivers
v0x55e81e55f7b0_0 .net "data_i", 3 0, v0x55e81e55bb30_0;  alias, 1 drivers
v0x55e81e55f8b0_0 .var "data_o", 3 0;
v0x55e81e55f980_0 .net "read_en_i", 0 0, v0x55e81e55b190_0;  alias, 1 drivers
v0x55e81e55fa70 .array "reg_vals", 15 0, 3 0;
v0x55e81e55fcd0_0 .net "reset_i", 0 0, v0x55e81e567770_0;  alias, 1 drivers
v0x55e81e55fd70_0 .net "write_en_i", 0 0, v0x55e81e55c0c0_0;  alias, 1 drivers
v0x55e81e55fa70_0 .array/port v0x55e81e55fa70, 0;
v0x55e81e55fa70_1 .array/port v0x55e81e55fa70, 1;
E_0x55e81e55f520/0 .event anyedge, v0x55e81e55b190_0, v0x55e81e558ba0_0, v0x55e81e55fa70_0, v0x55e81e55fa70_1;
v0x55e81e55fa70_2 .array/port v0x55e81e55fa70, 2;
v0x55e81e55fa70_3 .array/port v0x55e81e55fa70, 3;
v0x55e81e55fa70_4 .array/port v0x55e81e55fa70, 4;
v0x55e81e55fa70_5 .array/port v0x55e81e55fa70, 5;
E_0x55e81e55f520/1 .event anyedge, v0x55e81e55fa70_2, v0x55e81e55fa70_3, v0x55e81e55fa70_4, v0x55e81e55fa70_5;
v0x55e81e55fa70_6 .array/port v0x55e81e55fa70, 6;
v0x55e81e55fa70_7 .array/port v0x55e81e55fa70, 7;
v0x55e81e55fa70_8 .array/port v0x55e81e55fa70, 8;
v0x55e81e55fa70_9 .array/port v0x55e81e55fa70, 9;
E_0x55e81e55f520/2 .event anyedge, v0x55e81e55fa70_6, v0x55e81e55fa70_7, v0x55e81e55fa70_8, v0x55e81e55fa70_9;
v0x55e81e55fa70_10 .array/port v0x55e81e55fa70, 10;
v0x55e81e55fa70_11 .array/port v0x55e81e55fa70, 11;
v0x55e81e55fa70_12 .array/port v0x55e81e55fa70, 12;
v0x55e81e55fa70_13 .array/port v0x55e81e55fa70, 13;
E_0x55e81e55f520/3 .event anyedge, v0x55e81e55fa70_10, v0x55e81e55fa70_11, v0x55e81e55fa70_12, v0x55e81e55fa70_13;
v0x55e81e55fa70_14 .array/port v0x55e81e55fa70, 14;
v0x55e81e55fa70_15 .array/port v0x55e81e55fa70, 15;
E_0x55e81e55f520/4 .event anyedge, v0x55e81e55fa70_14, v0x55e81e55fa70_15;
E_0x55e81e55f520 .event/or E_0x55e81e55f520/0, E_0x55e81e55f520/1, E_0x55e81e55f520/2, E_0x55e81e55f520/3, E_0x55e81e55f520/4;
S_0x55e81e55ff40 .scope module, "opnd_reg" "my_register" 3 161, 4 1 0, S_0x55e81e51d340;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x55e81e560120 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x55e81e533b00 .functor BUFZ 4, v0x55e81e560610_0, C4<0000>, C4<0000>, C4<0000>;
v0x55e81e560360_0 .net "clk_i", 0 0, v0x55e81e566980_0;  alias, 1 drivers
v0x55e81e560420_0 .net "in_i", 3 0, v0x55e81e55bc10_0;  alias, 1 drivers
v0x55e81e560510_0 .net "out_o", 3 0, L_0x55e81e533b00;  alias, 1 drivers
v0x55e81e560610_0 .var "reg_val", 3 0;
v0x55e81e5606b0_0 .net "reset_i", 0 0, v0x55e81e567770_0;  alias, 1 drivers
v0x55e81e5607a0_0 .net "write_en_i", 0 0, v0x55e81e55c180_0;  alias, 1 drivers
S_0x55e81e5608f0 .scope module, "out_reg" "my_register" 3 175, 4 1 0, S_0x55e81e51d340;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x55e81e55d430 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
v0x55e81e560c90_0 .net "clk_i", 0 0, v0x55e81e566980_0;  alias, 1 drivers
v0x55e81e560d50_0 .net "in_i", 3 0, v0x55e81e55bcf0_0;  alias, 1 drivers
v0x55e81e560e40_0 .net "out_o", 3 0, v0x55e81e560f10_0;  alias, 1 drivers
v0x55e81e560f10_0 .var "reg_val", 3 0;
v0x55e81e560ff0_0 .net "reset_i", 0 0, v0x55e81e567770_0;  alias, 1 drivers
v0x55e81e5610e0_0 .net "write_en_i", 0 0, v0x55e81e55c240_0;  alias, 1 drivers
S_0x55e81e561230 .scope module, "prog" "programmer" 3 319, 11 1 0, S_0x55e81e51d340;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "active_i";
    .port_info 3 /INPUT 8 "uart_data_i";
    .port_info 4 /INPUT 1 "data_valid_strb_i";
    .port_info 5 /OUTPUT 4 "data_o";
    .port_info 6 /OUTPUT 4 "addr_o";
    .port_info 7 /OUTPUT 1 "enable_write_memory_o";
P_0x55e81e561410 .param/l "MEMORY_ADDRESS_WIDTH" 0 11 4, +C4<00000000000000000000000000000100>;
P_0x55e81e561450 .param/l "REGISTER_WIDTH" 0 11 3, +C4<00000000000000000000000000000100>;
P_0x55e81e561490 .param/l "UART_DATA_LENGTH" 0 11 2, +C4<00000000000000000000000000001000>;
P_0x55e81e5614d0 .param/l "stFIRST" 1 11 30, C4<01>;
P_0x55e81e561510 .param/l "stIDLE" 1 11 29, C4<00>;
P_0x55e81e561550 .param/l "stSECOND" 1 11 31, C4<10>;
v0x55e81e5619a0_0 .net "active_i", 0 0, L_0x55e81e56a800;  alias, 1 drivers
v0x55e81e561a90_0 .var "addr", 3 0;
v0x55e81e561b50_0 .var "addr_o", 3 0;
v0x55e81e561c50_0 .net "clk_i", 0 0, v0x55e81e566980_0;  alias, 1 drivers
v0x55e81e561cf0_0 .var "data_o", 3 0;
v0x55e81e561de0_0 .net "data_valid_strb_i", 0 0, v0x55e81e563400_0;  alias, 1 drivers
v0x55e81e561e80_0 .var "enable_write_memory_o", 0 0;
v0x55e81e561f50_0 .var "next_addr", 3 0;
v0x55e81e562010_0 .var "next_rx_input", 7 0;
v0x55e81e5620f0_0 .var "next_state", 1 0;
v0x55e81e5621d0_0 .net "reset_i", 0 0, v0x55e81e567770_0;  alias, 1 drivers
v0x55e81e562270_0 .var "rx_input", 7 0;
v0x55e81e562350_0 .var "state", 1 0;
v0x55e81e562430_0 .net "uart_data_i", 7 0, L_0x55e81e57b790;  alias, 1 drivers
E_0x55e81e55f3f0 .event anyedge, v0x55e81e55ab10_0, v0x55e81e562350_0, v0x55e81e561a90_0;
E_0x55e81e5618d0/0 .event anyedge, v0x55e81e562430_0, v0x55e81e561a90_0, v0x55e81e55ab10_0, v0x55e81e561de0_0;
E_0x55e81e5618d0/1 .event anyedge, v0x55e81e562350_0;
E_0x55e81e5618d0 .event/or E_0x55e81e5618d0/0, E_0x55e81e5618d0/1;
E_0x55e81e561940 .event anyedge, v0x55e81e562430_0, v0x55e81e562270_0, v0x55e81e561de0_0;
S_0x55e81e562610 .scope module, "rx" "uart_rx" 3 340, 12 1 0, S_0x55e81e51d340;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "rx_i";
    .port_info 3 /OUTPUT 8 "data_o";
    .port_info 4 /OUTPUT 1 "data_valid_strb_o";
P_0x55e81e5627a0 .param/l "BAUD_COUNTS_PER_BIT" 0 12 4, +C4<00000000000000000000001000001001>;
P_0x55e81e5627e0 .param/l "BAUD_COUNTS_PER_BIT_HALF" 1 12 23, +C4<00000000000000000000000100000100>;
P_0x55e81e562820 .param/l "BAUD_RATE_COUNTER_BITWIDTH" 0 12 5, +C4<00000000000000000000000000001010>;
P_0x55e81e562860 .param/l "RX_COUNTER_BITWIDTH" 0 12 3, +C4<00000000000000000000000000000011>;
P_0x55e81e5628a0 .param/l "UART_DATA_LENGTH" 0 12 2, +C4<00000000000000000000000000001000>;
P_0x55e81e5628e0 .param/l "stIDLE" 1 12 26, C4<00>;
P_0x55e81e562920 .param/l "stRECEIVING" 1 12 28, C4<10>;
P_0x55e81e562960 .param/l "stSTARTBIT" 1 12 27, C4<01>;
P_0x55e81e5629a0 .param/l "stSTOPBIT" 1 12 29, C4<11>;
L_0x55e81e57b790 .functor BUFZ 8, v0x55e81e5639c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55e81e563160_0 .var "baud_counter_val", 9 0;
v0x55e81e563240_0 .net "clk_i", 0 0, v0x55e81e566980_0;  alias, 1 drivers
v0x55e81e563300_0 .net "data_o", 7 0, L_0x55e81e57b790;  alias, 1 drivers
v0x55e81e563400_0 .var "data_valid_strb_o", 0 0;
v0x55e81e5634d0_0 .var "next_baud_counter_val", 9 0;
v0x55e81e5635c0_0 .var "next_rx_counter_val", 2 0;
v0x55e81e563680_0 .var "next_rx_data", 7 0;
v0x55e81e563760_0 .var "next_rx_state", 1 0;
v0x55e81e563840_0 .net "reset_i", 0 0, v0x55e81e567770_0;  alias, 1 drivers
v0x55e81e5638e0_0 .var "rx_counter_val", 2 0;
v0x55e81e5639c0_0 .var "rx_data", 7 0;
v0x55e81e563aa0_0 .net "rx_i", 0 0, v0x55e81e567810_0;  alias, 1 drivers
v0x55e81e563b60_0 .var "rx_state", 1 0;
E_0x55e81e562f30 .event anyedge, v0x55e81e563760_0, v0x55e81e563b60_0;
E_0x55e81e562f90 .event anyedge, v0x55e81e5639c0_0, v0x55e81e563aa0_0, v0x55e81e563160_0, v0x55e81e563b60_0;
E_0x55e81e563000 .event anyedge, v0x55e81e563160_0, v0x55e81e563b60_0, v0x55e81e5638e0_0;
E_0x55e81e563060 .event anyedge, v0x55e81e563b60_0, v0x55e81e563160_0;
E_0x55e81e5630f0 .event anyedge, v0x55e81e563aa0_0, v0x55e81e5638e0_0, v0x55e81e563160_0, v0x55e81e563b60_0;
    .scope S_0x55e81e522000;
T_0 ;
    %wait E_0x55e81e471af0;
    %load/vec4 v0x55e81e50d690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e81e50d590_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55e81e533c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55e81e50a570_0;
    %assign/vec4 v0x55e81e50d590_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55e81e55d250;
T_1 ;
    %wait E_0x55e81e471af0;
    %load/vec4 v0x55e81e55d920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e81e55d880_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55e81e55da10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55e81e55d690_0;
    %assign/vec4 v0x55e81e55d880_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55e81e55db60;
T_2 ;
    %wait E_0x55e81e471af0;
    %load/vec4 v0x55e81e55e210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e81e55e170_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55e81e55e340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55e81e55df80_0;
    %assign/vec4 v0x55e81e55e170_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55e81e55ff40;
T_3 ;
    %wait E_0x55e81e471af0;
    %load/vec4 v0x55e81e5606b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e81e560610_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55e81e5607a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55e81e560420_0;
    %assign/vec4 v0x55e81e560610_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55e81e5608f0;
T_4 ;
    %wait E_0x55e81e471af0;
    %load/vec4 v0x55e81e560ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e81e560f10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55e81e5610e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55e81e560d50_0;
    %assign/vec4 v0x55e81e560f10_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55e81e55c8e0;
T_5 ;
    %wait E_0x55e81e471af0;
    %load/vec4 v0x55e81e55cff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e81e55cf30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55e81e55d130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55e81e55cd80_0;
    %assign/vec4 v0x55e81e55cf30_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55e81e55e490;
T_6 ;
    %wait E_0x55e81e471af0;
    %load/vec4 v0x55e81e55fcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 14, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e81e55fa70, 0, 4;
    %pushi/vec4 5, 0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e81e55fa70, 0, 4;
    %pushi/vec4 8, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e81e55fa70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e81e55fa70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e81e55fa70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e81e55fa70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e81e55fa70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e81e55fa70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e81e55fa70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e81e55fa70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e81e55fa70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e81e55fa70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e81e55fa70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e81e55fa70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e81e55fa70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e81e55fa70, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55e81e55fd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55e81e55f7b0_0;
    %load/vec4 v0x55e81e55f600_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e81e55fa70, 0, 4;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55e81e55e490;
T_7 ;
    %wait E_0x55e81e55f520;
    %load/vec4 v0x55e81e55f980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55e81e55f600_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55e81e55fa70, 4;
    %store/vec4 v0x55e81e55f8b0_0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e81e55f8b0_0, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55e81e5226f0;
T_8 ;
    %wait E_0x55e81e471c90;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e81e556780_0, 0, 4;
    %load/vec4 v0x55e81e5565e0_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x55e81e556860_0;
    %store/vec4 v0x55e81e556780_0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55e81e5565e0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e81e556780_0, 0, 4;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x55e81e556950_0;
    %store/vec4 v0x55e81e556780_0, 0, 4;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x55e81e556230_0;
    %store/vec4 v0x55e81e556780_0, 0, 4;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x55e81e5566a0_0;
    %store/vec4 v0x55e81e556780_0, 0, 4;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55e81e556ae0;
T_9 ;
    %wait E_0x55e81e557c90;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e81e55a7e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e55a720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e55a990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e558c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e559d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e559ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e559f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e559de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e55a020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e55b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e559c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e55aa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e55a0e0_0, 0, 1;
    %load/vec4 v0x55e81e559270_0;
    %parti/s 3, 0, 2;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_9.2, 4;
    %load/vec4 v0x55e81e559270_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_9.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e55a990_0, 0, 1;
T_9.0 ;
    %load/vec4 v0x55e81e559270_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.3, 4;
    %load/vec4 v0x55e81e559270_0;
    %parti/s 3, 0, 2;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.5, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e55a720_0, 0, 1;
    %jmp T_9.6;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e558c80_0, 0, 1;
    %load/vec4 v0x55e81e559270_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x55e81e55a7e0_0, 0, 3;
    %load/vec4 v0x55e81e559270_0;
    %parti/s 3, 0, 2;
    %cmpi/e 6, 0, 3;
    %jmp/1 T_9.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55e81e559270_0;
    %parti/s 3, 0, 2;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
T_9.9;
    %jmp/0xz  T_9.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e559d20_0, 0, 1;
T_9.7 ;
T_9.6 ;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x55e81e55a8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %jmp T_9.19;
T_9.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e559ea0_0, 0, 1;
    %jmp T_9.19;
T_9.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e559f60_0, 0, 1;
    %jmp T_9.19;
T_9.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e559de0_0, 0, 1;
    %jmp T_9.19;
T_9.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e55a020_0, 0, 1;
    %jmp T_9.19;
T_9.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e55b800_0, 0, 1;
    %jmp T_9.19;
T_9.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e559c60_0, 0, 1;
    %jmp T_9.19;
T_9.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e55aa50_0, 0, 1;
    %jmp T_9.19;
T_9.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e55a0e0_0, 0, 1;
    %jmp T_9.19;
T_9.19 ;
    %pop/vec4 1;
T_9.4 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55e81e556ae0;
T_10 ;
    %wait E_0x55e81e557c10;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e81e55a320_0, 0, 3;
    %load/vec4 v0x55e81e559030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e81e55a320_0, 0, 3;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v0x55e81e55ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55e81e55a320_0, 0, 3;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55e81e55a320_0, 0, 3;
T_10.11 ;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v0x55e81e55ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55e81e55a320_0, 0, 3;
    %jmp T_10.13;
T_10.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55e81e55a320_0, 0, 3;
T_10.13 ;
    %jmp T_10.9;
T_10.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55e81e55a320_0, 0, 3;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0x55e81e55a720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55e81e55a320_0, 0, 3;
    %jmp T_10.15;
T_10.14 ;
    %load/vec4 v0x55e81e55a990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55e81e55a320_0, 0, 3;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0x55e81e55a1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55e81e55a320_0, 0, 3;
    %jmp T_10.19;
T_10.18 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55e81e55a320_0, 0, 3;
T_10.19 ;
T_10.17 ;
T_10.15 ;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x55e81e55a1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55e81e55a320_0, 0, 3;
    %jmp T_10.21;
T_10.20 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55e81e55a320_0, 0, 3;
T_10.21 ;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x55e81e558c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55e81e55a320_0, 0, 3;
    %jmp T_10.23;
T_10.22 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55e81e55a320_0, 0, 3;
T_10.23 ;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x55e81e55ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.24, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55e81e55a320_0, 0, 3;
    %jmp T_10.25;
T_10.24 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55e81e55a320_0, 0, 3;
T_10.25 ;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x55e81e55ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.26, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55e81e55a320_0, 0, 3;
    %jmp T_10.27;
T_10.26 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55e81e55a320_0, 0, 3;
T_10.27 ;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55e81e556ae0;
T_11 ;
    %wait E_0x55e81e540880;
    %load/vec4 v0x55e81e55af10_0;
    %store/vec4 v0x55e81e55a580_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e55b190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e55c0c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e81e558ba0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e81e55bb30_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e55bea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e55c240_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e81e55bcf0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e55c180_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e81e55bc10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e55c000_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e81e55ba50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e55bf40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e81e55b990_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e55bdd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e81e55b8a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e81e558ae0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e81e558d40_0, 0, 4;
    %load/vec4 v0x55e81e559030_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_11.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55e81e559030_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_11.2;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x55e81e55af10_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55e81e55a580_0, 0, 4;
T_11.0 ;
    %load/vec4 v0x55e81e559030_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %jmp T_11.10;
T_11.3 ;
    %load/vec4 v0x55e81e55ae50_0;
    %store/vec4 v0x55e81e55c0c0_0, 0, 1;
    %load/vec4 v0x55e81e55abd0_0;
    %store/vec4 v0x55e81e558ba0_0, 0, 4;
    %load/vec4 v0x55e81e55acb0_0;
    %store/vec4 v0x55e81e55bb30_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e81e55a580_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e55bdd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e81e55b8a0_0, 0, 4;
    %jmp T_11.10;
T_11.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e55b190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e55bf40_0, 0, 1;
    %load/vec4 v0x55e81e55af10_0;
    %store/vec4 v0x55e81e558ba0_0, 0, 4;
    %load/vec4 v0x55e81e55b0b0_0;
    %store/vec4 v0x55e81e55b990_0, 0, 4;
    %jmp T_11.10;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e55b190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e55c180_0, 0, 1;
    %load/vec4 v0x55e81e55af10_0;
    %store/vec4 v0x55e81e558ba0_0, 0, 4;
    %load/vec4 v0x55e81e55b0b0_0;
    %store/vec4 v0x55e81e55bc10_0, 0, 4;
    %jmp T_11.10;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e55c000_0, 0, 1;
    %load/vec4 v0x55e81e559d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55e81e55ba50_0, 0, 4;
    %jmp T_11.12;
T_11.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e55b190_0, 0, 1;
    %load/vec4 v0x55e81e559430_0;
    %store/vec4 v0x55e81e558ba0_0, 0, 4;
    %load/vec4 v0x55e81e55b0b0_0;
    %store/vec4 v0x55e81e55ba50_0, 0, 4;
T_11.12 ;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x55e81e5590f0_0;
    %store/vec4 v0x55e81e558ae0_0, 0, 4;
    %load/vec4 v0x55e81e559350_0;
    %store/vec4 v0x55e81e558d40_0, 0, 4;
    %load/vec4 v0x55e81e55b730_0;
    %store/vec4 v0x55e81e55b8a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e55bdd0_0, 0, 1;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0x55e81e559ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.13, 8;
    %load/vec4 v0x55e81e559430_0;
    %store/vec4 v0x55e81e55a580_0, 0, 4;
    %jmp T_11.14;
T_11.13 ;
    %load/vec4 v0x55e81e559f60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.17, 9;
    %load/vec4 v0x55e81e55c300_0;
    %and;
T_11.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.15, 8;
    %load/vec4 v0x55e81e559430_0;
    %store/vec4 v0x55e81e55a580_0, 0, 4;
    %jmp T_11.16;
T_11.15 ;
    %load/vec4 v0x55e81e559de0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.20, 9;
    %load/vec4 v0x55e81e558e00_0;
    %and;
T_11.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %load/vec4 v0x55e81e559430_0;
    %store/vec4 v0x55e81e55a580_0, 0, 4;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x55e81e55a020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.21, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e55bdd0_0, 0, 1;
    %load/vec4 v0x55e81e559350_0;
    %store/vec4 v0x55e81e55b8a0_0, 0, 4;
    %jmp T_11.22;
T_11.21 ;
    %load/vec4 v0x55e81e55b800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e55c0c0_0, 0, 1;
    %load/vec4 v0x55e81e559430_0;
    %store/vec4 v0x55e81e558ba0_0, 0, 4;
    %load/vec4 v0x55e81e5590f0_0;
    %store/vec4 v0x55e81e55bb30_0, 0, 4;
    %jmp T_11.24;
T_11.23 ;
    %load/vec4 v0x55e81e559c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.25, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e55bdd0_0, 0, 1;
    %load/vec4 v0x55e81e5591b0_0;
    %store/vec4 v0x55e81e55b8a0_0, 0, 4;
    %jmp T_11.26;
T_11.25 ;
    %load/vec4 v0x55e81e55aa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.27, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e55c240_0, 0, 1;
    %load/vec4 v0x55e81e5590f0_0;
    %store/vec4 v0x55e81e55bcf0_0, 0, 4;
    %jmp T_11.28;
T_11.27 ;
    %load/vec4 v0x55e81e55a0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.29, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e55bdd0_0, 0, 1;
    %load/vec4 v0x55e81e559430_0;
    %store/vec4 v0x55e81e55b8a0_0, 0, 4;
T_11.29 ;
T_11.28 ;
T_11.26 ;
T_11.24 ;
T_11.22 ;
T_11.19 ;
T_11.16 ;
T_11.14 ;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55e81e556ae0;
T_12 ;
    %wait E_0x55e81e540cc0;
    %load/vec4 v0x55e81e558e00_0;
    %store/vec4 v0x55e81e55a260_0, 0, 1;
    %load/vec4 v0x55e81e559030_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x55e81e558ea0_0;
    %store/vec4 v0x55e81e55a260_0, 0, 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55e81e556ae0;
T_13 ;
    %wait E_0x55e81e5407a0;
    %load/vec4 v0x55e81e55c300_0;
    %store/vec4 v0x55e81e55a660_0, 0, 1;
    %load/vec4 v0x55e81e559030_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x55e81e55b730_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e55a660_0, 0, 1;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e55a660_0, 0, 1;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55e81e556ae0;
T_14 ;
    %wait E_0x55e81e4545a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e55a4c0_0, 0, 1;
    %load/vec4 v0x55e81e559030_0;
    %cmpi/e 7, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_14.2, 4;
    %load/vec4 v0x55e81e55aa50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e55a4c0_0, 0, 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55e81e556ae0;
T_15 ;
    %wait E_0x55e81e471af0;
    %load/vec4 v0x55e81e55b250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e81e558e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e81e55c300_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e81e55af10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55e81e559030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e81e559510_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55e81e55a260_0;
    %assign/vec4 v0x55e81e558e00_0, 0;
    %load/vec4 v0x55e81e55a660_0;
    %assign/vec4 v0x55e81e55c300_0, 0;
    %load/vec4 v0x55e81e55a580_0;
    %assign/vec4 v0x55e81e55af10_0, 0;
    %load/vec4 v0x55e81e55a320_0;
    %assign/vec4 v0x55e81e559030_0, 0;
    %load/vec4 v0x55e81e55a4c0_0;
    %assign/vec4 v0x55e81e559510_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55e81e561230;
T_16 ;
    %wait E_0x55e81e561940;
    %load/vec4 v0x55e81e562270_0;
    %store/vec4 v0x55e81e562010_0, 0, 8;
    %load/vec4 v0x55e81e561de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55e81e562430_0;
    %store/vec4 v0x55e81e562010_0, 0, 8;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55e81e561230;
T_17 ;
    %wait E_0x55e81e5618d0;
    %load/vec4 v0x55e81e562350_0;
    %store/vec4 v0x55e81e5620f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e81e561cf0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e81e561b50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e561e80_0, 0, 1;
    %load/vec4 v0x55e81e562350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55e81e5620f0_0, 0, 2;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0x55e81e561de0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.7, 9;
    %load/vec4 v0x55e81e5619a0_0;
    %and;
T_17.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55e81e5620f0_0, 0, 2;
T_17.5 ;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v0x55e81e562430_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x55e81e561cf0_0, 0, 4;
    %load/vec4 v0x55e81e561a90_0;
    %store/vec4 v0x55e81e561b50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e561e80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55e81e5620f0_0, 0, 2;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x55e81e562430_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x55e81e561cf0_0, 0, 4;
    %load/vec4 v0x55e81e561a90_0;
    %store/vec4 v0x55e81e561b50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e561e80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55e81e5620f0_0, 0, 2;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55e81e561230;
T_18 ;
    %wait E_0x55e81e55f3f0;
    %load/vec4 v0x55e81e561a90_0;
    %store/vec4 v0x55e81e561f50_0, 0, 4;
    %load/vec4 v0x55e81e5619a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e81e561f50_0, 0, 4;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55e81e562350_0;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_18.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55e81e562350_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_18.4;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x55e81e561a90_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55e81e561f50_0, 0, 4;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55e81e561230;
T_19 ;
    %wait E_0x55e81e471af0;
    %load/vec4 v0x55e81e5621d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e81e562270_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e81e561a90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55e81e562350_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55e81e562010_0;
    %assign/vec4 v0x55e81e562270_0, 0;
    %load/vec4 v0x55e81e561f50_0;
    %assign/vec4 v0x55e81e561a90_0, 0;
    %load/vec4 v0x55e81e5620f0_0;
    %assign/vec4 v0x55e81e562350_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55e81e562610;
T_20 ;
    %wait E_0x55e81e5630f0;
    %load/vec4 v0x55e81e563b60_0;
    %store/vec4 v0x55e81e563760_0, 0, 2;
    %load/vec4 v0x55e81e563b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v0x55e81e563aa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.5, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55e81e563760_0, 0, 2;
T_20.5 ;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0x55e81e563160_0;
    %pad/u 32;
    %cmpi/e 521, 0, 32;
    %jmp/0xz  T_20.7, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55e81e563760_0, 0, 2;
T_20.7 ;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v0x55e81e5638e0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.11, 4;
    %load/vec4 v0x55e81e563160_0;
    %pad/u 32;
    %pushi/vec4 521, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.9, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55e81e563760_0, 0, 2;
T_20.9 ;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v0x55e81e563160_0;
    %pad/u 32;
    %cmpi/e 260, 0, 32;
    %jmp/0xz  T_20.12, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55e81e563760_0, 0, 2;
T_20.12 ;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55e81e562610;
T_21 ;
    %wait E_0x55e81e563060;
    %load/vec4 v0x55e81e563160_0;
    %store/vec4 v0x55e81e5634d0_0, 0, 10;
    %load/vec4 v0x55e81e563b60_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_21.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55e81e563160_0;
    %pad/u 32;
    %cmpi/u 521, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_21.2;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55e81e5634d0_0, 0, 10;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55e81e563160_0;
    %addi 1, 0, 10;
    %store/vec4 v0x55e81e5634d0_0, 0, 10;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55e81e562610;
T_22 ;
    %wait E_0x55e81e563000;
    %load/vec4 v0x55e81e5638e0_0;
    %store/vec4 v0x55e81e5635c0_0, 0, 3;
    %load/vec4 v0x55e81e563b60_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0x55e81e563160_0;
    %pad/u 32;
    %cmpi/e 521, 0, 32;
    %jmp/0xz  T_22.2, 4;
    %load/vec4 v0x55e81e5638e0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55e81e5635c0_0, 0, 3;
T_22.2 ;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e81e5635c0_0, 0, 3;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55e81e562610;
T_23 ;
    %wait E_0x55e81e562f90;
    %load/vec4 v0x55e81e5639c0_0;
    %store/vec4 v0x55e81e563680_0, 0, 8;
    %load/vec4 v0x55e81e563b60_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x55e81e563160_0;
    %pad/u 32;
    %cmpi/e 260, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v0x55e81e563aa0_0;
    %load/vec4 v0x55e81e5639c0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e81e563680_0, 0, 8;
T_23.2 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55e81e562610;
T_24 ;
    %wait E_0x55e81e562f30;
    %load/vec4 v0x55e81e563b60_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_24.2, 4;
    %load/vec4 v0x55e81e563760_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e563400_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e563400_0, 0, 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x55e81e562610;
T_25 ;
    %wait E_0x55e81e471af0;
    %load/vec4 v0x55e81e563840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55e81e5638e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55e81e563160_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55e81e563b60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e81e5639c0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55e81e5635c0_0;
    %assign/vec4 v0x55e81e5638e0_0, 0;
    %load/vec4 v0x55e81e5634d0_0;
    %assign/vec4 v0x55e81e563160_0, 0;
    %load/vec4 v0x55e81e563760_0;
    %assign/vec4 v0x55e81e563b60_0, 0;
    %load/vec4 v0x55e81e563680_0;
    %assign/vec4 v0x55e81e5639c0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55e81e520070;
T_26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e567770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e566980_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55e81e567260_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e567590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e567810_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x55e81e520070;
T_27 ;
T_27.0 ;
    %delay 50000, 0;
    %load/vec4 v0x55e81e566980_0;
    %inv;
    %store/vec4 v0x55e81e566980_0, 0, 1;
    %jmp T_27.0;
T_27.1 ;
    %end;
    .thread T_27;
    .scope S_0x55e81e520070;
T_28 ;
    %vpi_call 2 112 "$dumpfile", "sim/cpu_tb.vcd" {0 0 0};
    %vpi_call 2 113 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e81e567180_0, 0, 32;
T_28.0 ; Top of for-loop
    %load/vec4 v0x55e81e567180_0;
    %cmpi/s 16, 0, 32;
	  %jmp/0xz T_28.1, 5;
    %vpi_call 2 116 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x55e81e55fa70, v0x55e81e567180_0 > {0 0 0};
T_28.2 ; for-loop step statement
    %load/vec4 v0x55e81e567180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e81e567180_0, 0, 32;
    %jmp T_28.0;
T_28.1 ; for-loop exit label
    %pushi/vec4 3738128298, 0, 32;
    %concati/vec4 2170032129, 0, 32;
    %store/vec4 v0x55e81e566b20_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e567770_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e567770_0, 0, 1;
    %delay 1000000, 0;
    %delay 100000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e567590_0, 0, 1;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55e81e567180_0, 0, 32;
T_28.3 ; Top of for-loop
    %load/vec4 v0x55e81e567180_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
	  %jmp/0xz T_28.4, 5;
    %load/vec4 v0x55e81e566b20_0;
    %load/vec4 v0x55e81e567180_0;
    %muli 8, 0, 32;
    %part/s 8;
    %store/vec4 v0x55e81e566a40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e567810_0, 0, 1;
    %delay 52100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e81e567320_0, 0, 32;
T_28.6 ; Top of for-loop
    %load/vec4 v0x55e81e567320_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_28.7, 5;
    %load/vec4 v0x55e81e566a40_0;
    %load/vec4 v0x55e81e567320_0;
    %part/s 1;
    %store/vec4 v0x55e81e567810_0, 0, 1;
    %delay 52100000, 0;
T_28.8 ; for-loop step statement
    %load/vec4 v0x55e81e567320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e81e567320_0, 0, 32;
    %jmp T_28.6;
T_28.7 ; for-loop exit label
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e567810_0, 0, 1;
    %delay 52100000, 0;
T_28.5 ; for-loop step statement
    %load/vec4 v0x55e81e567180_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55e81e567180_0, 0, 32;
    %jmp T_28.3;
T_28.4 ; for-loop exit label
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e81e567810_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e81e567590_0, 0, 1;
    %delay 100000000, 0;
    %vpi_call 2 168 "$finish" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb/cpu_tb.v";
    "./src/cpu.v";
    "./src/my_register.v";
    "./src/alu.v";
    "./src/carry_ripple_adder.v";
    "./src/full_adder.v";
    "./src/half_adder.v";
    "./src/control_unit.v";
    "./src/reg_memory.v";
    "./src/programmer.v";
    "./src/uart_rx.v";
