

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Fri Nov  5 09:40:30 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.362 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                   |                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                              Instance                             |                         Module                        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_conv_2d_resource_cl_ap_fixed_ap_fixed_config2_s_fu_160         |conv_2d_resource_cl_ap_fixed_ap_fixed_config2_s        |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_166   |dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config4_s  |        1|        1|  5.000 ns |  5.000 ns |    1|    1| function |
        |call_ret1_relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config3_s_fu_298  |relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config3_s       |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |grp_softmax_latency_ap_fixed_ap_fixed_softmax_config5_s_fu_430     |softmax_latency_ap_fixed_ap_fixed_softmax_config5_s    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        +-------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        6|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        6|   1938|    27275|  3795002|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|     3243|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        6|   1938|    30518|  3795044|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |     63|        3|      878|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |     15|    ~0   |      219|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+-------------------------------------------------------+---------+-------+-------+---------+-----+
    |                              Instance                             |                         Module                        | BRAM_18K| DSP48E|   FF  |   LUT   | URAM|
    +-------------------------------------------------------------------+-------------------------------------------------------+---------+-------+-------+---------+-----+
    |grp_conv_2d_resource_cl_ap_fixed_ap_fixed_config2_s_fu_160         |conv_2d_resource_cl_ap_fixed_ap_fixed_config2_s        |        0|    960|  20289|  3762624|    0|
    |grp_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_166   |dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config4_s  |        0|    968|   6803|    28626|    0|
    |call_ret1_relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config3_s_fu_298  |relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config3_s       |        0|      0|      0|     3584|    0|
    |grp_softmax_latency_ap_fixed_ap_fixed_softmax_config5_s_fu_430     |softmax_latency_ap_fixed_ap_fixed_softmax_config5_s    |        6|     10|    183|      168|    0|
    +-------------------------------------------------------------------+-------------------------------------------------------+---------+-------+-------+---------+-----+
    |Total                                                              |                                                       |        6|   1938|  27275|  3795002|    0|
    +-------------------------------------------------------------------+-------------------------------------------------------+---------+-------+-------+---------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           4|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+------+-----------+
    |              Name              | LUT| Input Size| Bits | Total Bits|
    +--------------------------------+----+-----------+------+-----------+
    |conv2d_1_input_V_ap_vld_in_sig  |   9|          2|     1|          2|
    |conv2d_1_input_V_ap_vld_preg    |   9|          2|     1|          2|
    |conv2d_1_input_V_blk_n          |   9|          2|     1|          2|
    |conv2d_1_input_V_in_sig         |   9|          2|  1024|       2048|
    +--------------------------------+----+-----------+------+-----------+
    |Total                           |  36|          8|  1027|       2054|
    +--------------------------------+----+-----------+------+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+------+----+------+-----------+
    |                                     Name                                    |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                                                    |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                                                      |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2                                                      |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3                                                      |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter4                                                      |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter5                                                      |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter6                                                      |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter7                                                      |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter8                                                      |     1|   0|     1|          0|
    |conv2d_1_input_V_ap_vld_preg                                                 |     1|   0|     1|          0|
    |conv2d_1_input_V_preg                                                        |  1024|   0|  1024|          0|
    |grp_softmax_latency_ap_fixed_ap_fixed_softmax_config5_s_fu_430_ap_start_reg  |     1|   0|     1|          0|
    |layer3_out_0_V_reg_1695                                                      |    16|   0|    16|          0|
    |layer3_out_100_V_reg_2195                                                    |    16|   0|    16|          0|
    |layer3_out_101_V_reg_2200                                                    |    16|   0|    16|          0|
    |layer3_out_102_V_reg_2205                                                    |    16|   0|    16|          0|
    |layer3_out_103_V_reg_2210                                                    |    16|   0|    16|          0|
    |layer3_out_104_V_reg_2215                                                    |    16|   0|    16|          0|
    |layer3_out_105_V_reg_2220                                                    |    16|   0|    16|          0|
    |layer3_out_106_V_reg_2225                                                    |    16|   0|    16|          0|
    |layer3_out_107_V_reg_2230                                                    |    16|   0|    16|          0|
    |layer3_out_108_V_reg_2235                                                    |    16|   0|    16|          0|
    |layer3_out_109_V_reg_2240                                                    |    16|   0|    16|          0|
    |layer3_out_10_V_reg_1745                                                     |    16|   0|    16|          0|
    |layer3_out_110_V_reg_2245                                                    |    16|   0|    16|          0|
    |layer3_out_111_V_reg_2250                                                    |    16|   0|    16|          0|
    |layer3_out_112_V_reg_2255                                                    |    16|   0|    16|          0|
    |layer3_out_113_V_reg_2260                                                    |    16|   0|    16|          0|
    |layer3_out_114_V_reg_2265                                                    |    16|   0|    16|          0|
    |layer3_out_115_V_reg_2270                                                    |    16|   0|    16|          0|
    |layer3_out_116_V_reg_2275                                                    |    16|   0|    16|          0|
    |layer3_out_117_V_reg_2280                                                    |    16|   0|    16|          0|
    |layer3_out_118_V_reg_2285                                                    |    16|   0|    16|          0|
    |layer3_out_119_V_reg_2290                                                    |    16|   0|    16|          0|
    |layer3_out_11_V_reg_1750                                                     |    16|   0|    16|          0|
    |layer3_out_120_V_reg_2295                                                    |    16|   0|    16|          0|
    |layer3_out_121_V_reg_2300                                                    |    16|   0|    16|          0|
    |layer3_out_122_V_reg_2305                                                    |    16|   0|    16|          0|
    |layer3_out_123_V_reg_2310                                                    |    16|   0|    16|          0|
    |layer3_out_124_V_reg_2315                                                    |    16|   0|    16|          0|
    |layer3_out_125_V_reg_2320                                                    |    16|   0|    16|          0|
    |layer3_out_126_V_reg_2325                                                    |    16|   0|    16|          0|
    |layer3_out_127_V_reg_2330                                                    |    16|   0|    16|          0|
    |layer3_out_12_V_reg_1755                                                     |    16|   0|    16|          0|
    |layer3_out_13_V_reg_1760                                                     |    16|   0|    16|          0|
    |layer3_out_14_V_reg_1765                                                     |    16|   0|    16|          0|
    |layer3_out_15_V_reg_1770                                                     |    16|   0|    16|          0|
    |layer3_out_16_V_reg_1775                                                     |    16|   0|    16|          0|
    |layer3_out_17_V_reg_1780                                                     |    16|   0|    16|          0|
    |layer3_out_18_V_reg_1785                                                     |    16|   0|    16|          0|
    |layer3_out_19_V_reg_1790                                                     |    16|   0|    16|          0|
    |layer3_out_1_V_reg_1700                                                      |    16|   0|    16|          0|
    |layer3_out_20_V_reg_1795                                                     |    16|   0|    16|          0|
    |layer3_out_21_V_reg_1800                                                     |    16|   0|    16|          0|
    |layer3_out_22_V_reg_1805                                                     |    16|   0|    16|          0|
    |layer3_out_23_V_reg_1810                                                     |    16|   0|    16|          0|
    |layer3_out_24_V_reg_1815                                                     |    16|   0|    16|          0|
    |layer3_out_25_V_reg_1820                                                     |    16|   0|    16|          0|
    |layer3_out_26_V_reg_1825                                                     |    16|   0|    16|          0|
    |layer3_out_27_V_reg_1830                                                     |    16|   0|    16|          0|
    |layer3_out_28_V_reg_1835                                                     |    16|   0|    16|          0|
    |layer3_out_29_V_reg_1840                                                     |    16|   0|    16|          0|
    |layer3_out_2_V_reg_1705                                                      |    16|   0|    16|          0|
    |layer3_out_30_V_reg_1845                                                     |    16|   0|    16|          0|
    |layer3_out_31_V_reg_1850                                                     |    16|   0|    16|          0|
    |layer3_out_32_V_reg_1855                                                     |    16|   0|    16|          0|
    |layer3_out_33_V_reg_1860                                                     |    16|   0|    16|          0|
    |layer3_out_34_V_reg_1865                                                     |    16|   0|    16|          0|
    |layer3_out_35_V_reg_1870                                                     |    16|   0|    16|          0|
    |layer3_out_36_V_reg_1875                                                     |    16|   0|    16|          0|
    |layer3_out_37_V_reg_1880                                                     |    16|   0|    16|          0|
    |layer3_out_38_V_reg_1885                                                     |    16|   0|    16|          0|
    |layer3_out_39_V_reg_1890                                                     |    16|   0|    16|          0|
    |layer3_out_3_V_reg_1710                                                      |    16|   0|    16|          0|
    |layer3_out_40_V_reg_1895                                                     |    16|   0|    16|          0|
    |layer3_out_41_V_reg_1900                                                     |    16|   0|    16|          0|
    |layer3_out_42_V_reg_1905                                                     |    16|   0|    16|          0|
    |layer3_out_43_V_reg_1910                                                     |    16|   0|    16|          0|
    |layer3_out_44_V_reg_1915                                                     |    16|   0|    16|          0|
    |layer3_out_45_V_reg_1920                                                     |    16|   0|    16|          0|
    |layer3_out_46_V_reg_1925                                                     |    16|   0|    16|          0|
    |layer3_out_47_V_reg_1930                                                     |    16|   0|    16|          0|
    |layer3_out_48_V_reg_1935                                                     |    16|   0|    16|          0|
    |layer3_out_49_V_reg_1940                                                     |    16|   0|    16|          0|
    |layer3_out_4_V_reg_1715                                                      |    16|   0|    16|          0|
    |layer3_out_50_V_reg_1945                                                     |    16|   0|    16|          0|
    |layer3_out_51_V_reg_1950                                                     |    16|   0|    16|          0|
    |layer3_out_52_V_reg_1955                                                     |    16|   0|    16|          0|
    |layer3_out_53_V_reg_1960                                                     |    16|   0|    16|          0|
    |layer3_out_54_V_reg_1965                                                     |    16|   0|    16|          0|
    |layer3_out_55_V_reg_1970                                                     |    16|   0|    16|          0|
    |layer3_out_56_V_reg_1975                                                     |    16|   0|    16|          0|
    |layer3_out_57_V_reg_1980                                                     |    16|   0|    16|          0|
    |layer3_out_58_V_reg_1985                                                     |    16|   0|    16|          0|
    |layer3_out_59_V_reg_1990                                                     |    16|   0|    16|          0|
    |layer3_out_5_V_reg_1720                                                      |    16|   0|    16|          0|
    |layer3_out_60_V_reg_1995                                                     |    16|   0|    16|          0|
    |layer3_out_61_V_reg_2000                                                     |    16|   0|    16|          0|
    |layer3_out_62_V_reg_2005                                                     |    16|   0|    16|          0|
    |layer3_out_63_V_reg_2010                                                     |    16|   0|    16|          0|
    |layer3_out_64_V_reg_2015                                                     |    16|   0|    16|          0|
    |layer3_out_65_V_reg_2020                                                     |    16|   0|    16|          0|
    |layer3_out_66_V_reg_2025                                                     |    16|   0|    16|          0|
    |layer3_out_67_V_reg_2030                                                     |    16|   0|    16|          0|
    |layer3_out_68_V_reg_2035                                                     |    16|   0|    16|          0|
    |layer3_out_69_V_reg_2040                                                     |    16|   0|    16|          0|
    |layer3_out_6_V_reg_1725                                                      |    16|   0|    16|          0|
    |layer3_out_70_V_reg_2045                                                     |    16|   0|    16|          0|
    |layer3_out_71_V_reg_2050                                                     |    16|   0|    16|          0|
    |layer3_out_72_V_reg_2055                                                     |    16|   0|    16|          0|
    |layer3_out_73_V_reg_2060                                                     |    16|   0|    16|          0|
    |layer3_out_74_V_reg_2065                                                     |    16|   0|    16|          0|
    |layer3_out_75_V_reg_2070                                                     |    16|   0|    16|          0|
    |layer3_out_76_V_reg_2075                                                     |    16|   0|    16|          0|
    |layer3_out_77_V_reg_2080                                                     |    16|   0|    16|          0|
    |layer3_out_78_V_reg_2085                                                     |    16|   0|    16|          0|
    |layer3_out_79_V_reg_2090                                                     |    16|   0|    16|          0|
    |layer3_out_7_V_reg_1730                                                      |    16|   0|    16|          0|
    |layer3_out_80_V_reg_2095                                                     |    16|   0|    16|          0|
    |layer3_out_81_V_reg_2100                                                     |    16|   0|    16|          0|
    |layer3_out_82_V_reg_2105                                                     |    16|   0|    16|          0|
    |layer3_out_83_V_reg_2110                                                     |    16|   0|    16|          0|
    |layer3_out_84_V_reg_2115                                                     |    16|   0|    16|          0|
    |layer3_out_85_V_reg_2120                                                     |    16|   0|    16|          0|
    |layer3_out_86_V_reg_2125                                                     |    16|   0|    16|          0|
    |layer3_out_87_V_reg_2130                                                     |    16|   0|    16|          0|
    |layer3_out_88_V_reg_2135                                                     |    16|   0|    16|          0|
    |layer3_out_89_V_reg_2140                                                     |    16|   0|    16|          0|
    |layer3_out_8_V_reg_1735                                                      |    16|   0|    16|          0|
    |layer3_out_90_V_reg_2145                                                     |    16|   0|    16|          0|
    |layer3_out_91_V_reg_2150                                                     |    16|   0|    16|          0|
    |layer3_out_92_V_reg_2155                                                     |    16|   0|    16|          0|
    |layer3_out_93_V_reg_2160                                                     |    16|   0|    16|          0|
    |layer3_out_94_V_reg_2165                                                     |    16|   0|    16|          0|
    |layer3_out_95_V_reg_2170                                                     |    16|   0|    16|          0|
    |layer3_out_96_V_reg_2175                                                     |    16|   0|    16|          0|
    |layer3_out_97_V_reg_2180                                                     |    16|   0|    16|          0|
    |layer3_out_98_V_reg_2185                                                     |    16|   0|    16|          0|
    |layer3_out_99_V_reg_2190                                                     |    16|   0|    16|          0|
    |layer3_out_9_V_reg_1740                                                      |    16|   0|    16|          0|
    |layer4_out_0_V_reg_2335                                                      |    16|   0|    16|          0|
    |layer4_out_1_V_reg_2340                                                      |    16|   0|    16|          0|
    |layer4_out_2_V_reg_2345                                                      |    16|   0|    16|          0|
    |layer4_out_3_V_reg_2350                                                      |    16|   0|    16|          0|
    |layer4_out_4_V_reg_2355                                                      |    16|   0|    16|          0|
    |layer4_out_5_V_reg_2360                                                      |    16|   0|    16|          0|
    |layer4_out_6_V_reg_2365                                                      |    16|   0|    16|          0|
    |layer4_out_7_V_reg_2370                                                      |    16|   0|    16|          0|
    |layer4_out_8_V_reg_2375                                                      |    16|   0|    16|          0|
    |layer4_out_9_V_reg_2380                                                      |    16|   0|    16|          0|
    +-----------------------------------------------------------------------------+------+----+------+-----------+
    |Total                                                                        |  3243|   0|  3243|          0|
    +-----------------------------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+------+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits |  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+------+------------+------------------+--------------+
|ap_clk                   |  in |     1| ap_ctrl_hs |     myproject    | return value |
|ap_rst                   |  in |     1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |     1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |     1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |     1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |     1| ap_ctrl_hs |     myproject    | return value |
|conv2d_1_input_V_ap_vld  |  in |     1|   ap_vld   | conv2d_1_input_V |    pointer   |
|conv2d_1_input_V         |  in |  1024|   ap_vld   | conv2d_1_input_V |    pointer   |
|layer5_out_0_V           | out |    16|   ap_vld   |  layer5_out_0_V  |    pointer   |
|layer5_out_0_V_ap_vld    | out |     1|   ap_vld   |  layer5_out_0_V  |    pointer   |
|layer5_out_1_V           | out |    16|   ap_vld   |  layer5_out_1_V  |    pointer   |
|layer5_out_1_V_ap_vld    | out |     1|   ap_vld   |  layer5_out_1_V  |    pointer   |
|layer5_out_2_V           | out |    16|   ap_vld   |  layer5_out_2_V  |    pointer   |
|layer5_out_2_V_ap_vld    | out |     1|   ap_vld   |  layer5_out_2_V  |    pointer   |
|layer5_out_3_V           | out |    16|   ap_vld   |  layer5_out_3_V  |    pointer   |
|layer5_out_3_V_ap_vld    | out |     1|   ap_vld   |  layer5_out_3_V  |    pointer   |
|layer5_out_4_V           | out |    16|   ap_vld   |  layer5_out_4_V  |    pointer   |
|layer5_out_4_V_ap_vld    | out |     1|   ap_vld   |  layer5_out_4_V  |    pointer   |
|layer5_out_5_V           | out |    16|   ap_vld   |  layer5_out_5_V  |    pointer   |
|layer5_out_5_V_ap_vld    | out |     1|   ap_vld   |  layer5_out_5_V  |    pointer   |
|layer5_out_6_V           | out |    16|   ap_vld   |  layer5_out_6_V  |    pointer   |
|layer5_out_6_V_ap_vld    | out |     1|   ap_vld   |  layer5_out_6_V  |    pointer   |
|layer5_out_7_V           | out |    16|   ap_vld   |  layer5_out_7_V  |    pointer   |
|layer5_out_7_V_ap_vld    | out |     1|   ap_vld   |  layer5_out_7_V  |    pointer   |
|layer5_out_8_V           | out |    16|   ap_vld   |  layer5_out_8_V  |    pointer   |
|layer5_out_8_V_ap_vld    | out |     1|   ap_vld   |  layer5_out_8_V  |    pointer   |
|layer5_out_9_V           | out |    16|   ap_vld   |  layer5_out_9_V  |    pointer   |
|layer5_out_9_V_ap_vld    | out |     1|   ap_vld   |  layer5_out_9_V  |    pointer   |
|const_size_in_1          | out |    16|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_in_1_ap_vld   | out |     1|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_out_1         | out |    16|   ap_vld   | const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld  | out |     1|   ap_vld   | const_size_out_1 |    pointer   |
+-------------------------+-----+------+------------+------------------+--------------+

