Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/main_system.qsys --block-symbol-file --output-directory=/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/main_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/main_system.qsys
Progress: Reading input file
Progress: Adding SDRAM_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM_controller
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_1
Progress: Adding mailbox_simple_0 [altera_avalon_mailbox_simple 18.1]
Progress: Parameterizing module mailbox_simple_0
Progress: Adding mutex_SDRAM [altera_avalon_mutex 18.1]
Progress: Parameterizing module mutex_SDRAM
Progress: Adding nios2_FFT [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_FFT
Progress: Adding nios2_sound_acquisition [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_sound_acquisition
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding onchip_memory_nios2_FFT [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory_nios2_FFT
Progress: Adding pio_LEDS [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_LEDS
Progress: Adding pio_buttons [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_buttons
Progress: Adding pio_switches [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_switches
Progress: Adding pll [altera_pll 18.1]
Progress: Parameterizing module pll
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: main_system.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: main_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: main_system.jtag_uart_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: main_system.mutex_SDRAM: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: main_system.pio_buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: main_system.pio_switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: main_system.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: main_system.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: main_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: main_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: main_system.pio_switches: Interrupt sender pio_switches.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/main_system.qsys --synthesis=VERILOG --output-directory=/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/main_system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/main_system.qsys
Progress: Reading input file
Progress: Adding SDRAM_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM_controller
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_1
Progress: Adding mailbox_simple_0 [altera_avalon_mailbox_simple 18.1]
Progress: Parameterizing module mailbox_simple_0
Progress: Adding mutex_SDRAM [altera_avalon_mutex 18.1]
Progress: Parameterizing module mutex_SDRAM
Progress: Adding nios2_FFT [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_FFT
Progress: Adding nios2_sound_acquisition [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_sound_acquisition
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding onchip_memory_nios2_FFT [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory_nios2_FFT
Progress: Adding pio_LEDS [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_LEDS
Progress: Adding pio_buttons [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_buttons
Progress: Adding pio_switches [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_switches
Progress: Adding pll [altera_pll 18.1]
Progress: Parameterizing module pll
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: main_system.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: main_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: main_system.jtag_uart_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: main_system.mutex_SDRAM: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: main_system.pio_buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: main_system.pio_switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: main_system.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: main_system.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: main_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: main_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: main_system.pio_switches: Interrupt sender pio_switches.irq is not connected to an interrupt receiver
Info: main_system: Generating main_system "main_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_demux_003.src2 and cmd_mux_007.sink1
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: Inserting clock-crossing logic between rsp_demux_007.src1 and rsp_mux_003.sink2
Info: SDRAM_controller: Starting RTL generation for module 'main_system_SDRAM_controller'
Info: SDRAM_controller:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=main_system_SDRAM_controller --dir=/tmp/alt8424_2900690681026558243.dir/0002_SDRAM_controller_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8424_2900690681026558243.dir/0002_SDRAM_controller_gen//main_system_SDRAM_controller_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM_controller: Done RTL generation for module 'main_system_SDRAM_controller'
Info: SDRAM_controller: "main_system" instantiated altera_avalon_new_sdram_controller "SDRAM_controller"
Info: audio_0: Starting Generation of Audio Controller
Info: audio_0: "main_system" instantiated altera_up_avalon_audio "audio_0"
Info: audio_and_video_config_0: Starting Generation of Audio and Video Config
Info: audio_and_video_config_0: "main_system" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info: jtag_uart_0: Starting RTL generation for module 'main_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=main_system_jtag_uart_0 --dir=/tmp/alt8424_2900690681026558243.dir/0005_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8424_2900690681026558243.dir/0005_jtag_uart_0_gen//main_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'main_system_jtag_uart_0'
Info: jtag_uart_0: "main_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: mailbox_simple_0: "main_system" instantiated altera_avalon_mailbox_simple "mailbox_simple_0"
Info: mutex_SDRAM: Starting RTL generation for module 'main_system_mutex_SDRAM'
Info: mutex_SDRAM:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=main_system_mutex_SDRAM --dir=/tmp/alt8424_2900690681026558243.dir/0007_mutex_SDRAM_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8424_2900690681026558243.dir/0007_mutex_SDRAM_gen//main_system_mutex_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: mutex_SDRAM: Done RTL generation for module 'main_system_mutex_SDRAM'
Info: mutex_SDRAM: "main_system" instantiated altera_avalon_mutex "mutex_SDRAM"
Info: nios2_FFT: "main_system" instantiated altera_nios2_gen2 "nios2_FFT"
Info: nios2_sound_acquisition: "main_system" instantiated altera_nios2_gen2 "nios2_sound_acquisition"
Info: onchip_memory: Starting RTL generation for module 'main_system_onchip_memory'
Info: onchip_memory:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=main_system_onchip_memory --dir=/tmp/alt8424_2900690681026558243.dir/0008_onchip_memory_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8424_2900690681026558243.dir/0008_onchip_memory_gen//main_system_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'main_system_onchip_memory'
Info: onchip_memory: "main_system" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: onchip_memory_nios2_FFT: Starting RTL generation for module 'main_system_onchip_memory_nios2_FFT'
Info: onchip_memory_nios2_FFT:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=main_system_onchip_memory_nios2_FFT --dir=/tmp/alt8424_2900690681026558243.dir/0009_onchip_memory_nios2_FFT_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8424_2900690681026558243.dir/0009_onchip_memory_nios2_FFT_gen//main_system_onchip_memory_nios2_FFT_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory_nios2_FFT: Done RTL generation for module 'main_system_onchip_memory_nios2_FFT'
Info: onchip_memory_nios2_FFT: "main_system" instantiated altera_avalon_onchip_memory2 "onchip_memory_nios2_FFT"
Info: pio_LEDS: Starting RTL generation for module 'main_system_pio_LEDS'
Info: pio_LEDS:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=main_system_pio_LEDS --dir=/tmp/alt8424_2900690681026558243.dir/0010_pio_LEDS_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8424_2900690681026558243.dir/0010_pio_LEDS_gen//main_system_pio_LEDS_component_configuration.pl  --do_build_sim=0  ]
Info: pio_LEDS: Done RTL generation for module 'main_system_pio_LEDS'
Info: pio_LEDS: "main_system" instantiated altera_avalon_pio "pio_LEDS"
Info: pio_buttons: Starting RTL generation for module 'main_system_pio_buttons'
Info: pio_buttons:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=main_system_pio_buttons --dir=/tmp/alt8424_2900690681026558243.dir/0011_pio_buttons_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8424_2900690681026558243.dir/0011_pio_buttons_gen//main_system_pio_buttons_component_configuration.pl  --do_build_sim=0  ]
Info: pio_buttons: Done RTL generation for module 'main_system_pio_buttons'
Info: pio_buttons: "main_system" instantiated altera_avalon_pio "pio_buttons"
Info: pio_switches: Starting RTL generation for module 'main_system_pio_switches'
Info: pio_switches:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=main_system_pio_switches --dir=/tmp/alt8424_2900690681026558243.dir/0012_pio_switches_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8424_2900690681026558243.dir/0012_pio_switches_gen//main_system_pio_switches_component_configuration.pl  --do_build_sim=0  ]
Info: pio_switches: Done RTL generation for module 'main_system_pio_switches'
Info: pio_switches: "main_system" instantiated altera_avalon_pio "pio_switches"
Info: pll: "main_system" instantiated altera_pll "pll"
Info: sysid_qsys_0: "main_system" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: uart_0: Starting RTL generation for module 'main_system_uart_0'
Info: uart_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=main_system_uart_0 --dir=/tmp/alt8424_2900690681026558243.dir/0015_uart_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8424_2900690681026558243.dir/0015_uart_0_gen//main_system_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'main_system_uart_0'
Info: uart_0: "main_system" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "main_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "main_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "main_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'main_system_nios2_FFT_cpu'
Info: cpu:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=main_system_nios2_FFT_cpu --dir=/tmp/alt8424_2900690681026558243.dir/0018_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8424_2900690681026558243.dir/0018_cpu_gen//main_system_nios2_FFT_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.06.11 16:12:19 (*) Starting Nios II generation
Info: cpu: # 2020.06.11 16:12:19 (*)   Checking for plaintext license.
Info: cpu: # 2020.06.11 16:12:38 (*)   Plaintext license not found.
Info: cpu: # 2020.06.11 16:12:38 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.06.11 16:12:58 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2020.06.11 16:12:58 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.06.11 16:12:58 (*)   Creating all objects for CPU
Info: cpu: # 2020.06.11 16:12:58 (*)     Testbench
Info: cpu: # 2020.06.11 16:12:59 (*)     Instruction decoding
Info: cpu: # 2020.06.11 16:12:59 (*)       Instruction fields
Info: cpu: # 2020.06.11 16:13:00 (*)       Instruction decodes
Info: cpu: # 2020.06.11 16:13:02 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.06.11 16:13:02 (*)       Instruction controls
Info: cpu: # 2020.06.11 16:13:02 (*)     Pipeline frontend
Info: cpu: # 2020.06.11 16:13:02 (*)     Pipeline backend
Info: cpu: # 2020.06.11 16:13:06 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.06.11 16:13:08 (*)   Creating encrypted RTL
Info: cpu: # 2020.06.11 16:13:10 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'main_system_nios2_FFT_cpu'
Info: cpu: "nios2_FFT" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'main_system_nios2_sound_acquisition_cpu'
Info: cpu:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=main_system_nios2_sound_acquisition_cpu --dir=/tmp/alt8424_2900690681026558243.dir/0019_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8424_2900690681026558243.dir/0019_cpu_gen//main_system_nios2_sound_acquisition_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.06.11 16:13:10 (*) Starting Nios II generation
Info: cpu: # 2020.06.11 16:13:10 (*)   Checking for plaintext license.
Info: cpu: # 2020.06.11 16:13:29 (*)   Plaintext license not found.
Info: cpu: # 2020.06.11 16:13:29 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.06.11 16:13:48 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2020.06.11 16:13:48 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.06.11 16:13:48 (*)   Creating all objects for CPU
Info: cpu: # 2020.06.11 16:13:48 (*)     Testbench
Info: cpu: # 2020.06.11 16:13:49 (*)     Instruction decoding
Info: cpu: # 2020.06.11 16:13:49 (*)       Instruction fields
Info: cpu: # 2020.06.11 16:13:49 (*)       Instruction decodes
Info: cpu: # 2020.06.11 16:13:50 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.06.11 16:13:50 (*)       Instruction controls
Info: cpu: # 2020.06.11 16:13:50 (*)     Pipeline frontend
Info: cpu: # 2020.06.11 16:13:50 (*)     Pipeline backend
Info: cpu: # 2020.06.11 16:13:57 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.06.11 16:14:04 (*)   Creating encrypted RTL
Info: cpu: # 2020.06.11 16:14:07 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'main_system_nios2_sound_acquisition_cpu'
Info: cpu: "nios2_sound_acquisition" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_sound_acquisition_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_sound_acquisition_data_master_translator"
Info: audio_0_avalon_audio_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "audio_0_avalon_audio_slave_translator"
Info: nios2_sound_acquisition_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_sound_acquisition_data_master_agent"
Info: audio_0_avalon_audio_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "audio_0_avalon_audio_slave_agent"
Info: audio_0_avalon_audio_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "audio_0_avalon_audio_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info: router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info: router_015: "mm_interconnect_0" instantiated altera_merlin_router "router_015"
Info: router_016: "mm_interconnect_0" instantiated altera_merlin_router "router_016"
Info: nios2_sound_acquisition_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_sound_acquisition_data_master_limiter"
Info: Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/main_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: SDRAM_controller_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_controller_s1_burst_adapter"
Info: Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/main_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/main_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/main_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/main_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/main_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: SDRAM_controller_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SDRAM_controller_s1_rsp_width_adapter"
Info: Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/main_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/main_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/main_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_007: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_007"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_007" instantiated error_adapter "error_adapter_0"
Info: main_system: Done "main_system" with 56 modules, 121 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
