{"vcs1":{"timestamp_begin":1684315757.719336891, "rt":1.55, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684315759.356880705, "rt":1.20, "ut":0.43, "st":0.17}}
{"link":{"timestamp_begin":1684315760.626343242, "rt":0.44, "ut":0.20, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684315757.063680393}
{"VCS_COMP_START_TIME": 1684315757.063680393}
{"VCS_COMP_END_TIME": 1684315762.776126692}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330636}}
{"stitch_vcselab": {"peak_mem": 211948}}
