// Seed: 1978472659
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout tri1 id_1;
  assign id_3 = id_3;
  logic id_5;
  logic id_6;
  ;
  assign id_1 = -1'b0;
  assign module_1.id_56 = 0;
endmodule
module module_1 #(
    parameter id_56 = 32'd97
) (
    input tri id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wire id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wand id_6,
    output tri id_7,
    output supply0 id_8,
    output tri1 id_9,
    output uwire id_10,
    input tri1 id_11,
    output tri0 id_12,
    input supply0 id_13,
    input tri id_14,
    output wand id_15,
    input wand id_16,
    output wor id_17,
    input uwire id_18,
    input supply0 id_19,
    input tri0 id_20,
    input supply0 id_21,
    input supply1 id_22,
    input tri0 id_23,
    inout wand id_24,
    output wire id_25,
    input tri id_26,
    output supply0 id_27,
    input wor id_28,
    input wand id_29,
    output supply1 id_30,
    input tri0 id_31,
    output logic id_32,
    output uwire id_33,
    output wand id_34,
    output supply0 id_35,
    input tri id_36,
    output tri1 id_37,
    output wor id_38,
    input wor id_39,
    input supply1 id_40,
    input tri id_41,
    output tri1 id_42,
    input supply1 id_43,
    input wire id_44,
    input tri1 id_45,
    output uwire id_46,
    input wire id_47,
    output wire id_48,
    output wand id_49,
    input uwire id_50,
    output wire id_51
);
  tri1 id_53 = 1;
  wire id_54 = id_50;
  if (1)
    id_55 :
    assert property (@(negedge id_45) id_44) id_32 = "";
    else begin : LABEL_0
      parameter id_56 = 1;
      assign id_55[id_56] = id_21.product;
      assign id_24 = id_13;
    end
  module_0 modCall_1 (
      id_53,
      id_53,
      id_53,
      id_54
  );
endmodule
