
7_5_icm20602_dc_bias_remove.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000923c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000610  080093d0  080093d0  000193d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099e0  080099e0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080099e0  080099e0  000199e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080099e8  080099e8  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099e8  080099e8  000199e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080099ec  080099ec  000199ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080099f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000029c  200001dc  08009bcc  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000478  08009bcc  00020478  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001617c  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003a74  00000000  00000000  00036388  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000013c0  00000000  00000000  00039e00  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001220  00000000  00000000  0003b1c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000795c  00000000  00000000  0003c3e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011f92  00000000  00000000  00043d3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d0e88  00000000  00000000  00055cce  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00126b56  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e10  00000000  00000000  00126bd4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080093b4 	.word	0x080093b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	080093b4 	.word	0x080093b4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bbc:	f000 b972 	b.w	8000ea4 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	4688      	mov	r8, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14b      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4615      	mov	r5, r2
 8000bea:	d967      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0720 	rsb	r7, r2, #32
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000bfe:	4095      	lsls	r5, r2
 8000c00:	ea47 0803 	orr.w	r8, r7, r3
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c10:	fa1f fc85 	uxth.w	ip, r5
 8000c14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18eb      	adds	r3, r5, r3
 8000c26:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000c2a:	f080 811b 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8118 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c34:	3f02      	subs	r7, #2
 8000c36:	442b      	add	r3, r5
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4c:	45a4      	cmp	ip, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	192c      	adds	r4, r5, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c56:	f080 8107 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	f240 8104 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c60:	3802      	subs	r0, #2
 8000c62:	442c      	add	r4, r5
 8000c64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c68:	eba4 040c 	sub.w	r4, r4, ip
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	b11e      	cbz	r6, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c6 4300 	strd	r4, r3, [r6]
 8000c78:	4639      	mov	r1, r7
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0xbe>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80eb 	beq.w	8000e5e <__udivmoddi4+0x286>
 8000c88:	2700      	movs	r7, #0
 8000c8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c8e:	4638      	mov	r0, r7
 8000c90:	4639      	mov	r1, r7
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f783 	clz	r7, r3
 8000c9a:	2f00      	cmp	r7, #0
 8000c9c:	d147      	bne.n	8000d2e <__udivmoddi4+0x156>
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xd0>
 8000ca2:	4282      	cmp	r2, r0
 8000ca4:	f200 80fa 	bhi.w	8000e9c <__udivmoddi4+0x2c4>
 8000ca8:	1a84      	subs	r4, r0, r2
 8000caa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	4698      	mov	r8, r3
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d0e0      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000cb6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cba:	e7dd      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000cbc:	b902      	cbnz	r2, 8000cc0 <__udivmoddi4+0xe8>
 8000cbe:	deff      	udf	#255	; 0xff
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f040 808f 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cca:	1b49      	subs	r1, r1, r5
 8000ccc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd0:	fa1f f885 	uxth.w	r8, r5
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce4:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce8:	4299      	cmp	r1, r3
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cec:	18eb      	adds	r3, r5, r3
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4299      	cmp	r1, r3
 8000cf6:	f200 80cd 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x14c>
 8000d14:	192c      	adds	r4, r5, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x14a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80b6 	bhi.w	8000e8e <__udivmoddi4+0x2b6>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e79f      	b.n	8000c6e <__udivmoddi4+0x96>
 8000d2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d32:	40bb      	lsls	r3, r7
 8000d34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d4c:	4325      	orrs	r5, r4
 8000d4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d52:	0c2c      	lsrs	r4, r5, #16
 8000d54:	fb08 3319 	mls	r3, r8, r9, r3
 8000d58:	fa1f fa8e 	uxth.w	sl, lr
 8000d5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d60:	fb09 f40a 	mul.w	r4, r9, sl
 8000d64:	429c      	cmp	r4, r3
 8000d66:	fa02 f207 	lsl.w	r2, r2, r7
 8000d6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1e 0303 	adds.w	r3, lr, r3
 8000d74:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000d78:	f080 8087 	bcs.w	8000e8a <__udivmoddi4+0x2b2>
 8000d7c:	429c      	cmp	r4, r3
 8000d7e:	f240 8084 	bls.w	8000e8a <__udivmoddi4+0x2b2>
 8000d82:	f1a9 0902 	sub.w	r9, r9, #2
 8000d86:	4473      	add	r3, lr
 8000d88:	1b1b      	subs	r3, r3, r4
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1e 0404 	adds.w	r4, lr, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000da8:	d26b      	bcs.n	8000e82 <__udivmoddi4+0x2aa>
 8000daa:	45a2      	cmp	sl, r4
 8000dac:	d969      	bls.n	8000e82 <__udivmoddi4+0x2aa>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4474      	add	r4, lr
 8000db2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000db6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dba:	eba4 040a 	sub.w	r4, r4, sl
 8000dbe:	454c      	cmp	r4, r9
 8000dc0:	46c2      	mov	sl, r8
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	d354      	bcc.n	8000e70 <__udivmoddi4+0x298>
 8000dc6:	d051      	beq.n	8000e6c <__udivmoddi4+0x294>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d069      	beq.n	8000ea0 <__udivmoddi4+0x2c8>
 8000dcc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dd4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	40fc      	lsrs	r4, r7
 8000ddc:	ea4c 0505 	orr.w	r5, ip, r5
 8000de0:	e9c6 5400 	strd	r5, r4, [r6]
 8000de4:	2700      	movs	r7, #0
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f703 	lsr.w	r7, r0, r3
 8000df0:	4095      	lsls	r5, r2
 8000df2:	fa01 f002 	lsl.w	r0, r1, r2
 8000df6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dfa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dfe:	4338      	orrs	r0, r7
 8000e00:	0c01      	lsrs	r1, r0, #16
 8000e02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e06:	fa1f f885 	uxth.w	r8, r5
 8000e0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e12:	fb07 f308 	mul.w	r3, r7, r8
 8000e16:	428b      	cmp	r3, r1
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x256>
 8000e1e:	1869      	adds	r1, r5, r1
 8000e20:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000e24:	d22f      	bcs.n	8000e86 <__udivmoddi4+0x2ae>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d92d      	bls.n	8000e86 <__udivmoddi4+0x2ae>
 8000e2a:	3f02      	subs	r7, #2
 8000e2c:	4429      	add	r1, r5
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	b281      	uxth	r1, r0
 8000e32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3e:	fb00 f308 	mul.w	r3, r0, r8
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x27e>
 8000e46:	1869      	adds	r1, r5, r1
 8000e48:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e4c:	d217      	bcs.n	8000e7e <__udivmoddi4+0x2a6>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d915      	bls.n	8000e7e <__udivmoddi4+0x2a6>
 8000e52:	3802      	subs	r0, #2
 8000e54:	4429      	add	r1, r5
 8000e56:	1ac9      	subs	r1, r1, r3
 8000e58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e5c:	e73b      	b.n	8000cd6 <__udivmoddi4+0xfe>
 8000e5e:	4637      	mov	r7, r6
 8000e60:	4630      	mov	r0, r6
 8000e62:	e709      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e64:	4607      	mov	r7, r0
 8000e66:	e6e7      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e68:	4618      	mov	r0, r3
 8000e6a:	e6fb      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e6c:	4541      	cmp	r1, r8
 8000e6e:	d2ab      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e74:	eb69 020e 	sbc.w	r2, r9, lr
 8000e78:	3801      	subs	r0, #1
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	e7a4      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e7e:	4660      	mov	r0, ip
 8000e80:	e7e9      	b.n	8000e56 <__udivmoddi4+0x27e>
 8000e82:	4618      	mov	r0, r3
 8000e84:	e795      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e86:	4667      	mov	r7, ip
 8000e88:	e7d1      	b.n	8000e2e <__udivmoddi4+0x256>
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	e77c      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	442c      	add	r4, r5
 8000e92:	e747      	b.n	8000d24 <__udivmoddi4+0x14c>
 8000e94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e98:	442b      	add	r3, r5
 8000e9a:	e72f      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	e708      	b.n	8000cb2 <__udivmoddi4+0xda>
 8000ea0:	4637      	mov	r7, r6
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0xa0>

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	601a      	str	r2, [r3, #0]
}
 8000ebc:	bf00      	nop
 8000ebe:	370c      	adds	r7, #12
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr

08000ec8 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
 8000ed0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	f023 0210 	bic.w	r2, r3, #16
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	431a      	orrs	r2, r3
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	605a      	str	r2, [r3, #4]
}
 8000ee2:	bf00      	nop
 8000ee4:	370c      	adds	r7, #12
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr

08000eee <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8000eee:	b480      	push	{r7}
 8000ef0:	b083      	sub	sp, #12
 8000ef2:	af00      	add	r7, sp, #0
 8000ef4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	689b      	ldr	r3, [r3, #8]
 8000efa:	f003 0301 	and.w	r3, r3, #1
 8000efe:	2b01      	cmp	r3, #1
 8000f00:	d101      	bne.n	8000f06 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8000f02:	2301      	movs	r3, #1
 8000f04:	e000      	b.n	8000f08 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8000f06:	2300      	movs	r3, #0
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	370c      	adds	r7, #12
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr

08000f14 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	689b      	ldr	r3, [r3, #8]
 8000f20:	f003 0302 	and.w	r3, r3, #2
 8000f24:	2b02      	cmp	r3, #2
 8000f26:	d101      	bne.n	8000f2c <LL_SPI_IsActiveFlag_TXE+0x18>
 8000f28:	2301      	movs	r3, #1
 8000f2a:	e000      	b.n	8000f2e <LL_SPI_IsActiveFlag_TXE+0x1a>
 8000f2c:	2300      	movs	r3, #0
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	370c      	adds	r7, #12
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr

08000f3a <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8000f3a:	b480      	push	{r7}
 8000f3c:	b083      	sub	sp, #12
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	68db      	ldr	r3, [r3, #12]
 8000f46:	b2db      	uxtb	r3, r3
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	370c      	adds	r7, #12
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr

08000f54 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b085      	sub	sp, #20
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	460b      	mov	r3, r1
 8000f5e:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	330c      	adds	r3, #12
 8000f64:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	78fa      	ldrb	r2, [r7, #3]
 8000f6a:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8000f6c:	bf00      	nop
 8000f6e:	3714      	adds	r7, #20
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr

08000f78 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	691a      	ldr	r2, [r3, #16]
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	4013      	ands	r3, r2
 8000f8a:	683a      	ldr	r2, [r7, #0]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	bf0c      	ite	eq
 8000f90:	2301      	moveq	r3, #1
 8000f92:	2300      	movne	r3, #0
 8000f94:	b2db      	uxtb	r3, r3
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	370c      	adds	r7, #12
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr

08000fa2 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	b083      	sub	sp, #12
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	6078      	str	r0, [r7, #4]
 8000faa:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	683a      	ldr	r2, [r7, #0]
 8000fb0:	619a      	str	r2, [r3, #24]
}
 8000fb2:	bf00      	nop
 8000fb4:	370c      	adds	r7, #12
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr

08000fbe <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000fbe:	b480      	push	{r7}
 8000fc0:	b083      	sub	sp, #12
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	6078      	str	r0, [r7, #4]
 8000fc6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	041a      	lsls	r2, r3, #16
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	619a      	str	r2, [r3, #24]
}
 8000fd0:	bf00      	nop
 8000fd2:	370c      	adds	r7, #12
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr

08000fdc <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b085      	sub	sp, #20
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000fe4:	4b08      	ldr	r3, [pc, #32]	; (8001008 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000fe6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000fe8:	4907      	ldr	r1, [pc, #28]	; (8001008 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4313      	orrs	r3, r2
 8000fee:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000ff0:	4b05      	ldr	r3, [pc, #20]	; (8001008 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000ff2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
}
 8000ffc:	bf00      	nop
 8000ffe:	3714      	adds	r7, #20
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr
 8001008:	40023800 	.word	0x40023800

0800100c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800100c:	b480      	push	{r7}
 800100e:	b085      	sub	sp, #20
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001014:	4b08      	ldr	r3, [pc, #32]	; (8001038 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001016:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001018:	4907      	ldr	r1, [pc, #28]	; (8001038 <LL_APB1_GRP1_EnableClock+0x2c>)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4313      	orrs	r3, r2
 800101e:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001020:	4b05      	ldr	r3, [pc, #20]	; (8001038 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001022:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	4013      	ands	r3, r2
 8001028:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800102a:	68fb      	ldr	r3, [r7, #12]
}
 800102c:	bf00      	nop
 800102e:	3714      	adds	r7, #20
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr
 8001038:	40023800 	.word	0x40023800

0800103c <BNO080_GPIO_SPI_Initialization>:
int16_t gyro_Q1 = 9;
int16_t magnetometer_Q1 = 4;


void BNO080_GPIO_SPI_Initialization(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b090      	sub	sp, #64	; 0x40
 8001040:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001042:	f107 0318 	add.w	r3, r7, #24
 8001046:	2228      	movs	r2, #40	; 0x28
 8001048:	2100      	movs	r1, #0
 800104a:	4618      	mov	r0, r3
 800104c:	f005 fe1e 	bl	8006c8c <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001050:	463b      	mov	r3, r7
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	605a      	str	r2, [r3, #4]
 8001058:	609a      	str	r2, [r3, #8]
 800105a:	60da      	str	r2, [r3, #12]
 800105c:	611a      	str	r2, [r3, #16]
 800105e:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001060:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001064:	f7ff ffd2 	bl	800100c <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001068:	2002      	movs	r0, #2
 800106a:	f7ff ffb7 	bl	8000fdc <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800106e:	2004      	movs	r0, #4
 8001070:	f7ff ffb4 	bl	8000fdc <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001074:	2001      	movs	r0, #1
 8001076:	f7ff ffb1 	bl	8000fdc <LL_AHB1_GRP1_EnableClock>
	/**SPI2 GPIO Configuration
	PB13   ------> SPI2_SCK
	PB14   ------> SPI2_MISO
	PB15   ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 800107a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800107e:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001080:	2302      	movs	r3, #2
 8001082:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001084:	2303      	movs	r3, #3
 8001086:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001088:	2300      	movs	r3, #0
 800108a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800108c:	2300      	movs	r3, #0
 800108e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001090:	2305      	movs	r3, #5
 8001092:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001094:	463b      	mov	r3, r7
 8001096:	4619      	mov	r1, r3
 8001098:	4841      	ldr	r0, [pc, #260]	; (80011a0 <BNO080_GPIO_SPI_Initialization+0x164>)
 800109a:	f004 fe62 	bl	8005d62 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800109e:	2300      	movs	r3, #0
 80010a0:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80010a2:	f44f 7382 	mov.w	r3, #260	; 0x104
 80010a6:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80010a8:	2300      	movs	r3, #0
 80010aa:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80010ac:	2302      	movs	r3, #2
 80010ae:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80010b0:	2301      	movs	r3, #1
 80010b2:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80010b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010b8:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80010ba:	2318      	movs	r3, #24
 80010bc:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80010be:	2300      	movs	r3, #0
 80010c0:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80010c2:	2300      	movs	r3, #0
 80010c4:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 80010c6:	230a      	movs	r3, #10
 80010c8:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(BNO080_SPI_CHANNEL, &SPI_InitStruct);
 80010ca:	f107 0318 	add.w	r3, r7, #24
 80010ce:	4619      	mov	r1, r3
 80010d0:	4834      	ldr	r0, [pc, #208]	; (80011a4 <BNO080_GPIO_SPI_Initialization+0x168>)
 80010d2:	f005 f814 	bl	80060fe <LL_SPI_Init>
	LL_SPI_SetStandard(BNO080_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 80010d6:	2100      	movs	r1, #0
 80010d8:	4832      	ldr	r0, [pc, #200]	; (80011a4 <BNO080_GPIO_SPI_Initialization+0x168>)
 80010da:	f7ff fef5 	bl	8000ec8 <LL_SPI_SetStandard>
	 * PA8  ------> BNO080_PS0/WAKE (output)
	 * PC9  ------> BNO080_RST (output)
	 * PC8  ------> BNO080_INT (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(BNO080_RST_PORT, BNO080_RST_PIN);
 80010de:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010e2:	4831      	ldr	r0, [pc, #196]	; (80011a8 <BNO080_GPIO_SPI_Initialization+0x16c>)
 80010e4:	f7ff ff6b 	bl	8000fbe <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_SPI_CS_PORT, BNO080_SPI_CS_PIN);
 80010e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010ec:	482c      	ldr	r0, [pc, #176]	; (80011a0 <BNO080_GPIO_SPI_Initialization+0x164>)
 80010ee:	f7ff ff66 	bl	8000fbe <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_PS0_WAKE_PORT, BNO080_PS0_WAKE_PIN);
 80010f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010f6:	482d      	ldr	r0, [pc, #180]	; (80011ac <BNO080_GPIO_SPI_Initialization+0x170>)
 80010f8:	f7ff ff61 	bl	8000fbe <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_SPI_CS_PIN;
 80010fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001100:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001102:	2301      	movs	r3, #1
 8001104:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001106:	2303      	movs	r3, #3
 8001108:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800110a:	2300      	movs	r3, #0
 800110c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800110e:	2300      	movs	r3, #0
 8001110:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_SPI_CS_PORT, &GPIO_InitStruct);
 8001112:	463b      	mov	r3, r7
 8001114:	4619      	mov	r1, r3
 8001116:	4822      	ldr	r0, [pc, #136]	; (80011a0 <BNO080_GPIO_SPI_Initialization+0x164>)
 8001118:	f004 fe23 	bl	8005d62 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_RST_PIN;
 800111c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001120:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001122:	2301      	movs	r3, #1
 8001124:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001126:	2303      	movs	r3, #3
 8001128:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800112a:	2300      	movs	r3, #0
 800112c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800112e:	2300      	movs	r3, #0
 8001130:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_RST_PORT, &GPIO_InitStruct);
 8001132:	463b      	mov	r3, r7
 8001134:	4619      	mov	r1, r3
 8001136:	481c      	ldr	r0, [pc, #112]	; (80011a8 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001138:	f004 fe13 	bl	8005d62 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_PS0_WAKE_PIN;
 800113c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001140:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001142:	2301      	movs	r3, #1
 8001144:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001146:	2303      	movs	r3, #3
 8001148:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800114a:	2300      	movs	r3, #0
 800114c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800114e:	2300      	movs	r3, #0
 8001150:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_PS0_WAKE_PORT, &GPIO_InitStruct);
 8001152:	463b      	mov	r3, r7
 8001154:	4619      	mov	r1, r3
 8001156:	4815      	ldr	r0, [pc, #84]	; (80011ac <BNO080_GPIO_SPI_Initialization+0x170>)
 8001158:	f004 fe03 	bl	8005d62 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_INT_PIN;
 800115c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001160:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001162:	2300      	movs	r3, #0
 8001164:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001166:	2301      	movs	r3, #1
 8001168:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_INT_PORT, &GPIO_InitStruct);
 800116a:	463b      	mov	r3, r7
 800116c:	4619      	mov	r1, r3
 800116e:	480e      	ldr	r0, [pc, #56]	; (80011a8 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001170:	f004 fdf7 	bl	8005d62 <LL_GPIO_Init>

	LL_SPI_Enable(BNO080_SPI_CHANNEL);
 8001174:	480b      	ldr	r0, [pc, #44]	; (80011a4 <BNO080_GPIO_SPI_Initialization+0x168>)
 8001176:	f7ff fe97 	bl	8000ea8 <LL_SPI_Enable>

	CHIP_DESELECT(BNO080);
 800117a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800117e:	4808      	ldr	r0, [pc, #32]	; (80011a0 <BNO080_GPIO_SPI_Initialization+0x164>)
 8001180:	f7ff ff0f 	bl	8000fa2 <LL_GPIO_SetOutputPin>
	WAKE_HIGH();
 8001184:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001188:	4808      	ldr	r0, [pc, #32]	; (80011ac <BNO080_GPIO_SPI_Initialization+0x170>)
 800118a:	f7ff ff0a 	bl	8000fa2 <LL_GPIO_SetOutputPin>
	RESET_HIGH();
 800118e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001192:	4805      	ldr	r0, [pc, #20]	; (80011a8 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001194:	f7ff ff05 	bl	8000fa2 <LL_GPIO_SetOutputPin>
}
 8001198:	bf00      	nop
 800119a:	3740      	adds	r7, #64	; 0x40
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	40020400 	.word	0x40020400
 80011a4:	40003800 	.word	0x40003800
 80011a8:	40020800 	.word	0x40020800
 80011ac:	40020000 	.word	0x40020000

080011b0 <BNO080_Initialization>:

int BNO080_Initialization(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af02      	add	r7, sp, #8
	BNO080_GPIO_SPI_Initialization();
 80011b6:	f7ff ff41 	bl	800103c <BNO080_GPIO_SPI_Initialization>
	
	printf("Checking BNO080...");
 80011ba:	482e      	ldr	r0, [pc, #184]	; (8001274 <BNO080_Initialization+0xc4>)
 80011bc:	f006 f9ca 	bl	8007554 <iprintf>
	
	CHIP_DESELECT(BNO080);
 80011c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011c4:	482c      	ldr	r0, [pc, #176]	; (8001278 <BNO080_Initialization+0xc8>)
 80011c6:	f7ff feec 	bl	8000fa2 <LL_GPIO_SetOutputPin>
	
	//Configure the BNO080 for SPI communication
	WAKE_HIGH();	//Before boot up the PS0/WAK pin must be high to enter SPI mode
 80011ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011ce:	482b      	ldr	r0, [pc, #172]	; (800127c <BNO080_Initialization+0xcc>)
 80011d0:	f7ff fee7 	bl	8000fa2 <LL_GPIO_SetOutputPin>
	RESET_LOW();	//Reset BNO080
 80011d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011d8:	4829      	ldr	r0, [pc, #164]	; (8001280 <BNO080_Initialization+0xd0>)
 80011da:	f7ff fef0 	bl	8000fbe <LL_GPIO_ResetOutputPin>
	HAL_Delay(200);	//Min length not specified in datasheet?
 80011de:	20c8      	movs	r0, #200	; 0xc8
 80011e0:	f002 fd04 	bl	8003bec <HAL_Delay>
	RESET_HIGH();	//Bring out of reset
 80011e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011e8:	4825      	ldr	r0, [pc, #148]	; (8001280 <BNO080_Initialization+0xd0>)
 80011ea:	f7ff feda 	bl	8000fa2 <LL_GPIO_SetOutputPin>
	
	BNO080_waitForSPI(); //Wait until INT pin goes low.
 80011ee:	f000 f8d7 	bl	80013a0 <BNO080_waitForSPI>
	
	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When BNO080 first boots it broadcasts big startup packet
	//Read it and dump it
	BNO080_waitForSPI(); //Wait for assertion of INT before reading advert message.
 80011f2:	f000 f8d5 	bl	80013a0 <BNO080_waitForSPI>
	BNO080_receivePacket();
 80011f6:	f000 f8f7 	bl	80013e8 <BNO080_receivePacket>
	
	//The BNO080 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	BNO080_waitForSPI();  //Wait for assertion of INT before reading Init response
 80011fa:	f000 f8d1 	bl	80013a0 <BNO080_waitForSPI>
	BNO080_receivePacket();
 80011fe:	f000 f8f3 	bl	80013e8 <BNO080_receivePacket>
	
	//Check communication with device
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 8001202:	4b20      	ldr	r3, [pc, #128]	; (8001284 <BNO080_Initialization+0xd4>)
 8001204:	22f9      	movs	r2, #249	; 0xf9
 8001206:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;						 //Reserved
 8001208:	4b1e      	ldr	r3, [pc, #120]	; (8001284 <BNO080_Initialization+0xd4>)
 800120a:	2200      	movs	r2, #0
 800120c:	705a      	strb	r2, [r3, #1]
	
	//Transmit packet on channel 2, 2 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 2);
 800120e:	2102      	movs	r1, #2
 8001210:	2002      	movs	r0, #2
 8001212:	f000 f959 	bl	80014c8 <BNO080_sendPacket>
	
	//Now we wait for response
	BNO080_waitForSPI();
 8001216:	f000 f8c3 	bl	80013a0 <BNO080_waitForSPI>
	if (BNO080_receivePacket() == 1)
 800121a:	f000 f8e5 	bl	80013e8 <BNO080_receivePacket>
 800121e:	4603      	mov	r3, r0
 8001220:	2b01      	cmp	r3, #1
 8001222:	d11b      	bne.n	800125c <BNO080_Initialization+0xac>
	{
		printf("header: %d %d %d %d\n", shtpHeader[0], shtpHeader[1], shtpHeader[2], shtpHeader[3]);
 8001224:	4b18      	ldr	r3, [pc, #96]	; (8001288 <BNO080_Initialization+0xd8>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	4b17      	ldr	r3, [pc, #92]	; (8001288 <BNO080_Initialization+0xd8>)
 800122c:	785b      	ldrb	r3, [r3, #1]
 800122e:	461a      	mov	r2, r3
 8001230:	4b15      	ldr	r3, [pc, #84]	; (8001288 <BNO080_Initialization+0xd8>)
 8001232:	789b      	ldrb	r3, [r3, #2]
 8001234:	4618      	mov	r0, r3
 8001236:	4b14      	ldr	r3, [pc, #80]	; (8001288 <BNO080_Initialization+0xd8>)
 8001238:	78db      	ldrb	r3, [r3, #3]
 800123a:	9300      	str	r3, [sp, #0]
 800123c:	4603      	mov	r3, r0
 800123e:	4813      	ldr	r0, [pc, #76]	; (800128c <BNO080_Initialization+0xdc>)
 8001240:	f006 f988 	bl	8007554 <iprintf>
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 8001244:	4b0f      	ldr	r3, [pc, #60]	; (8001284 <BNO080_Initialization+0xd4>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	2bf8      	cmp	r3, #248	; 0xf8
 800124a:	d107      	bne.n	800125c <BNO080_Initialization+0xac>
		{
			printf("BNO080 who_am_i = 0x%02x...ok\n\n", shtpData[0]);
 800124c:	4b0d      	ldr	r3, [pc, #52]	; (8001284 <BNO080_Initialization+0xd4>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	4619      	mov	r1, r3
 8001252:	480f      	ldr	r0, [pc, #60]	; (8001290 <BNO080_Initialization+0xe0>)
 8001254:	f006 f97e 	bl	8007554 <iprintf>
			return (0);
 8001258:	2300      	movs	r3, #0
 800125a:	e007      	b.n	800126c <BNO080_Initialization+0xbc>
		}// Sensor OK
	}
	
	printf("BNO080 Not OK: 0x%02x Should be 0x%02x\n", shtpData[0], SHTP_REPORT_PRODUCT_ID_RESPONSE);
 800125c:	4b09      	ldr	r3, [pc, #36]	; (8001284 <BNO080_Initialization+0xd4>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	22f8      	movs	r2, #248	; 0xf8
 8001262:	4619      	mov	r1, r3
 8001264:	480b      	ldr	r0, [pc, #44]	; (8001294 <BNO080_Initialization+0xe4>)
 8001266:	f006 f975 	bl	8007554 <iprintf>
	return (1); //Something went wrong
 800126a:	2301      	movs	r3, #1
}
 800126c:	4618      	mov	r0, r3
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	080093d0 	.word	0x080093d0
 8001278:	40020400 	.word	0x40020400
 800127c:	40020000 	.word	0x40020000
 8001280:	40020800 	.word	0x40020800
 8001284:	2000026c 	.word	0x2000026c
 8001288:	20000218 	.word	0x20000218
 800128c:	080093e4 	.word	0x080093e4
 8001290:	080093fc 	.word	0x080093fc
 8001294:	0800941c 	.word	0x0800941c

08001298 <SPI2_SendByte>:

unsigned char SPI2_SendByte(unsigned char data)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(BNO080_SPI_CHANNEL)==RESET);
 80012a2:	bf00      	nop
 80012a4:	480c      	ldr	r0, [pc, #48]	; (80012d8 <SPI2_SendByte+0x40>)
 80012a6:	f7ff fe35 	bl	8000f14 <LL_SPI_IsActiveFlag_TXE>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d0f9      	beq.n	80012a4 <SPI2_SendByte+0xc>
	LL_SPI_TransmitData8(BNO080_SPI_CHANNEL, data);
 80012b0:	79fb      	ldrb	r3, [r7, #7]
 80012b2:	4619      	mov	r1, r3
 80012b4:	4808      	ldr	r0, [pc, #32]	; (80012d8 <SPI2_SendByte+0x40>)
 80012b6:	f7ff fe4d 	bl	8000f54 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(BNO080_SPI_CHANNEL)==RESET);
 80012ba:	bf00      	nop
 80012bc:	4806      	ldr	r0, [pc, #24]	; (80012d8 <SPI2_SendByte+0x40>)
 80012be:	f7ff fe16 	bl	8000eee <LL_SPI_IsActiveFlag_RXNE>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d0f9      	beq.n	80012bc <SPI2_SendByte+0x24>
	return LL_SPI_ReceiveData8(BNO080_SPI_CHANNEL);
 80012c8:	4803      	ldr	r0, [pc, #12]	; (80012d8 <SPI2_SendByte+0x40>)
 80012ca:	f7ff fe36 	bl	8000f3a <LL_SPI_ReceiveData8>
 80012ce:	4603      	mov	r3, r0
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3708      	adds	r7, #8
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	40003800 	.word	0x40003800

080012dc <BNO080_enableRotationVector>:
	return fixedPointValue * powf(2, qPoint * -1);
}

//Sends the packet to enable the rotation vector
void BNO080_enableRotationVector(uint16_t timeBetweenReports)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports, 0);
 80012e6:	88fb      	ldrh	r3, [r7, #6]
 80012e8:	2200      	movs	r2, #0
 80012ea:	4619      	mov	r1, r3
 80012ec:	2005      	movs	r0, #5
 80012ee:	f000 f805 	bl	80012fc <BNO080_setFeatureCommand>
}
 80012f2:	bf00      	nop
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
	...

080012fc <BNO080_setFeatureCommand>:
}

//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void BNO080_setFeatureCommand(uint8_t reportID, uint32_t microsBetweenReports, uint32_t specificConfig)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	60b9      	str	r1, [r7, #8]
 8001306:	607a      	str	r2, [r7, #4]
 8001308:	73fb      	strb	r3, [r7, #15]
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 800130a:	4b24      	ldr	r3, [pc, #144]	; (800139c <BNO080_setFeatureCommand+0xa0>)
 800130c:	22fd      	movs	r2, #253	; 0xfd
 800130e:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;						 //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 8001310:	4a22      	ldr	r2, [pc, #136]	; (800139c <BNO080_setFeatureCommand+0xa0>)
 8001312:	7bfb      	ldrb	r3, [r7, #15]
 8001314:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;							 //Feature flags
 8001316:	4b21      	ldr	r3, [pc, #132]	; (800139c <BNO080_setFeatureCommand+0xa0>)
 8001318:	2200      	movs	r2, #0
 800131a:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;							 //Change sensitivity (LSB)
 800131c:	4b1f      	ldr	r3, [pc, #124]	; (800139c <BNO080_setFeatureCommand+0xa0>)
 800131e:	2200      	movs	r2, #0
 8001320:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;							 //Change sensitivity (MSB)
 8001322:	4b1e      	ldr	r3, [pc, #120]	; (800139c <BNO080_setFeatureCommand+0xa0>)
 8001324:	2200      	movs	r2, #0
 8001326:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 8001328:	68bb      	ldr	r3, [r7, #8]
 800132a:	b2da      	uxtb	r2, r3
 800132c:	4b1b      	ldr	r3, [pc, #108]	; (800139c <BNO080_setFeatureCommand+0xa0>)
 800132e:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	0a1b      	lsrs	r3, r3, #8
 8001334:	b2da      	uxtb	r2, r3
 8001336:	4b19      	ldr	r3, [pc, #100]	; (800139c <BNO080_setFeatureCommand+0xa0>)
 8001338:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	0c1b      	lsrs	r3, r3, #16
 800133e:	b2da      	uxtb	r2, r3
 8001340:	4b16      	ldr	r3, [pc, #88]	; (800139c <BNO080_setFeatureCommand+0xa0>)
 8001342:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	0e1b      	lsrs	r3, r3, #24
 8001348:	b2da      	uxtb	r2, r3
 800134a:	4b14      	ldr	r3, [pc, #80]	; (800139c <BNO080_setFeatureCommand+0xa0>)
 800134c:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;							 //Batch Interval (LSB)
 800134e:	4b13      	ldr	r3, [pc, #76]	; (800139c <BNO080_setFeatureCommand+0xa0>)
 8001350:	2200      	movs	r2, #0
 8001352:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;							 //Batch Interval
 8001354:	4b11      	ldr	r3, [pc, #68]	; (800139c <BNO080_setFeatureCommand+0xa0>)
 8001356:	2200      	movs	r2, #0
 8001358:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;							 //Batch Interval
 800135a:	4b10      	ldr	r3, [pc, #64]	; (800139c <BNO080_setFeatureCommand+0xa0>)
 800135c:	2200      	movs	r2, #0
 800135e:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;							 //Batch Interval (MSB)
 8001360:	4b0e      	ldr	r3, [pc, #56]	; (800139c <BNO080_setFeatureCommand+0xa0>)
 8001362:	2200      	movs	r2, #0
 8001364:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   	 //Sensor-specific config (LSB)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	b2da      	uxtb	r2, r3
 800136a:	4b0c      	ldr	r3, [pc, #48]	; (800139c <BNO080_setFeatureCommand+0xa0>)
 800136c:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   	 //Sensor-specific config
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	0a1b      	lsrs	r3, r3, #8
 8001372:	b2da      	uxtb	r2, r3
 8001374:	4b09      	ldr	r3, [pc, #36]	; (800139c <BNO080_setFeatureCommand+0xa0>)
 8001376:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	 //Sensor-specific config
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	0c1b      	lsrs	r3, r3, #16
 800137c:	b2da      	uxtb	r2, r3
 800137e:	4b07      	ldr	r3, [pc, #28]	; (800139c <BNO080_setFeatureCommand+0xa0>)
 8001380:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	 //Sensor-specific config (MSB)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	0e1b      	lsrs	r3, r3, #24
 8001386:	b2da      	uxtb	r2, r3
 8001388:	4b04      	ldr	r3, [pc, #16]	; (800139c <BNO080_setFeatureCommand+0xa0>)
 800138a:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 17);
 800138c:	2111      	movs	r1, #17
 800138e:	2002      	movs	r0, #2
 8001390:	f000 f89a 	bl	80014c8 <BNO080_sendPacket>
}
 8001394:	bf00      	nop
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	2000026c 	.word	0x2000026c

080013a0 <BNO080_waitForSPI>:

//Blocking wait for BNO080 to assert (pull low) the INT pin
//indicating it's ready for comm. Can take more than 104ms
//after a hardware reset
int BNO080_waitForSPI(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 80013a6:	2300      	movs	r3, #0
 80013a8:	607b      	str	r3, [r7, #4]
 80013aa:	e00c      	b.n	80013c6 <BNO080_waitForSPI+0x26>
	{
		if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 0)
 80013ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013b0:	480b      	ldr	r0, [pc, #44]	; (80013e0 <BNO080_waitForSPI+0x40>)
 80013b2:	f7ff fde1 	bl	8000f78 <LL_GPIO_IsInputPinSet>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d101      	bne.n	80013c0 <BNO080_waitForSPI+0x20>
		{
			//printf("\nData available\n");
			return (1);
 80013bc:	2301      	movs	r3, #1
 80013be:	e00a      	b.n	80013d6 <BNO080_waitForSPI+0x36>
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	3301      	adds	r3, #1
 80013c4:	607b      	str	r3, [r7, #4]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80013cc:	d1ee      	bne.n	80013ac <BNO080_waitForSPI+0xc>
		}
		//printf("SPI Wait %d\n", counter);
	}
	printf("\nData not available\n");
 80013ce:	4805      	ldr	r0, [pc, #20]	; (80013e4 <BNO080_waitForSPI+0x44>)
 80013d0:	f006 f934 	bl	800763c <puts>
	return (0);
 80013d4:	2300      	movs	r3, #0
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3708      	adds	r7, #8
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	40020800 	.word	0x40020800
 80013e4:	08009468 	.word	0x08009468

080013e8 <BNO080_receivePacket>:


//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
int BNO080_receivePacket(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b084      	sub	sp, #16
 80013ec:	af00      	add	r7, sp, #0
	uint8_t incoming;

	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 80013ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013f2:	4831      	ldr	r0, [pc, #196]	; (80014b8 <BNO080_receivePacket+0xd0>)
 80013f4:	f7ff fdc0 	bl	8000f78 <LL_GPIO_IsInputPinSet>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b01      	cmp	r3, #1
 80013fc:	d101      	bne.n	8001402 <BNO080_receivePacket+0x1a>
		return (0); //Data is not available
 80013fe:	2300      	movs	r3, #0
 8001400:	e056      	b.n	80014b0 <BNO080_receivePacket+0xc8>

	//Old way: if (BNO080_waitForSPI() == 0) return (0); //Something went wrong

	//Get first four bytes to find out how much data we need to read

	CHIP_SELECT(BNO080);
 8001402:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001406:	482d      	ldr	r0, [pc, #180]	; (80014bc <BNO080_receivePacket+0xd4>)
 8001408:	f7ff fdd9 	bl	8000fbe <LL_GPIO_ResetOutputPin>

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = SPI2_SendByte(0);
 800140c:	2000      	movs	r0, #0
 800140e:	f7ff ff43 	bl	8001298 <SPI2_SendByte>
 8001412:	4603      	mov	r3, r0
 8001414:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = SPI2_SendByte(0);
 8001416:	2000      	movs	r0, #0
 8001418:	f7ff ff3e 	bl	8001298 <SPI2_SendByte>
 800141c:	4603      	mov	r3, r0
 800141e:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = SPI2_SendByte(0);
 8001420:	2000      	movs	r0, #0
 8001422:	f7ff ff39 	bl	8001298 <SPI2_SendByte>
 8001426:	4603      	mov	r3, r0
 8001428:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = SPI2_SendByte(0); //Not sure if we need to store this or not
 800142a:	2000      	movs	r0, #0
 800142c:	f7ff ff34 	bl	8001298 <SPI2_SendByte>
 8001430:	4603      	mov	r3, r0
 8001432:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 8001434:	4a22      	ldr	r2, [pc, #136]	; (80014c0 <BNO080_receivePacket+0xd8>)
 8001436:	7b7b      	ldrb	r3, [r7, #13]
 8001438:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 800143a:	4a21      	ldr	r2, [pc, #132]	; (80014c0 <BNO080_receivePacket+0xd8>)
 800143c:	7b3b      	ldrb	r3, [r7, #12]
 800143e:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 8001440:	4a1f      	ldr	r2, [pc, #124]	; (80014c0 <BNO080_receivePacket+0xd8>)
 8001442:	7afb      	ldrb	r3, [r7, #11]
 8001444:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 8001446:	4a1e      	ldr	r2, [pc, #120]	; (80014c0 <BNO080_receivePacket+0xd8>)
 8001448:	7abb      	ldrb	r3, [r7, #10]
 800144a:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 800144c:	7b3b      	ldrb	r3, [r7, #12]
 800144e:	021b      	lsls	r3, r3, #8
 8001450:	b21a      	sxth	r2, r3
 8001452:	7b7b      	ldrb	r3, [r7, #13]
 8001454:	b21b      	sxth	r3, r3
 8001456:	4313      	orrs	r3, r2
 8001458:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 800145a:	893b      	ldrh	r3, [r7, #8]
 800145c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001460:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 8001462:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d101      	bne.n	800146e <BNO080_receivePacket+0x86>
	{
		//Packet is empty
		return (0); //All done
 800146a:	2300      	movs	r3, #0
 800146c:	e020      	b.n	80014b0 <BNO080_receivePacket+0xc8>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 800146e:	893b      	ldrh	r3, [r7, #8]
 8001470:	3b04      	subs	r3, #4
 8001472:	b29b      	uxth	r3, r3
 8001474:	813b      	strh	r3, [r7, #8]

	//printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001476:	2300      	movs	r3, #0
 8001478:	81fb      	strh	r3, [r7, #14]
 800147a:	e00e      	b.n	800149a <BNO080_receivePacket+0xb2>
	{
		incoming = SPI2_SendByte(0xFF);
 800147c:	20ff      	movs	r0, #255	; 0xff
 800147e:	f7ff ff0b 	bl	8001298 <SPI2_SendByte>
 8001482:	4603      	mov	r3, r0
 8001484:	71fb      	strb	r3, [r7, #7]
		//printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 8001486:	89fb      	ldrh	r3, [r7, #14]
 8001488:	2b7f      	cmp	r3, #127	; 0x7f
 800148a:	d803      	bhi.n	8001494 <BNO080_receivePacket+0xac>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 800148c:	89fb      	ldrh	r3, [r7, #14]
 800148e:	490d      	ldr	r1, [pc, #52]	; (80014c4 <BNO080_receivePacket+0xdc>)
 8001490:	79fa      	ldrb	r2, [r7, #7]
 8001492:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001494:	89fb      	ldrh	r3, [r7, #14]
 8001496:	3301      	adds	r3, #1
 8001498:	81fb      	strh	r3, [r7, #14]
 800149a:	89fa      	ldrh	r2, [r7, #14]
 800149c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80014a0:	429a      	cmp	r2, r3
 80014a2:	dbeb      	blt.n	800147c <BNO080_receivePacket+0x94>
	}
	//printf("\n");

	CHIP_DESELECT(BNO080); //Release BNO080
 80014a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014a8:	4804      	ldr	r0, [pc, #16]	; (80014bc <BNO080_receivePacket+0xd4>)
 80014aa:	f7ff fd7a 	bl	8000fa2 <LL_GPIO_SetOutputPin>
	return (1); //We're done!
 80014ae:	2301      	movs	r3, #1
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3710      	adds	r7, #16
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	40020800 	.word	0x40020800
 80014bc:	40020400 	.word	0x40020400
 80014c0:	20000218 	.word	0x20000218
 80014c4:	2000026c 	.word	0x2000026c

080014c8 <BNO080_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
//TODO - Arduino has a max 32 byte send. Break sending into multi packets if needed.
int BNO080_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	4603      	mov	r3, r0
 80014d0:	460a      	mov	r2, r1
 80014d2:	71fb      	strb	r3, [r7, #7]
 80014d4:	4613      	mov	r3, r2
 80014d6:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 80014d8:	79bb      	ldrb	r3, [r7, #6]
 80014da:	3304      	adds	r3, #4
 80014dc:	73bb      	strb	r3, [r7, #14]

	//Wait for BNO080 to indicate it is available for communication
	if (BNO080_waitForSPI() == 0)
 80014de:	f7ff ff5f 	bl	80013a0 <BNO080_waitForSPI>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d101      	bne.n	80014ec <BNO080_sendPacket+0x24>
		return (0); //Data is not available
 80014e8:	2300      	movs	r3, #0
 80014ea:	e032      	b.n	8001552 <BNO080_sendPacket+0x8a>

	//BNO080 has max CLK of 3MHz, MSB first,
	//The BNO080 uses CPOL = 1 and CPHA = 1. This is mode3
	CHIP_SELECT(BNO080);
 80014ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014f0:	481a      	ldr	r0, [pc, #104]	; (800155c <BNO080_sendPacket+0x94>)
 80014f2:	f7ff fd64 	bl	8000fbe <LL_GPIO_ResetOutputPin>

	//Send the 4 byte packet header
	SPI2_SendByte(packetLength & 0xFF);			//Packet length LSB
 80014f6:	7bbb      	ldrb	r3, [r7, #14]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff fecd 	bl	8001298 <SPI2_SendByte>
	SPI2_SendByte(packetLength >> 8);				//Packet length MSB
 80014fe:	7bbb      	ldrb	r3, [r7, #14]
 8001500:	121b      	asrs	r3, r3, #8
 8001502:	b2db      	uxtb	r3, r3
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff fec7 	bl	8001298 <SPI2_SendByte>
	SPI2_SendByte(channelNumber);					//Channel number
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff fec3 	bl	8001298 <SPI2_SendByte>
	SPI2_SendByte(sequenceNumber[channelNumber]++); 	//Send the sequence number, increments with each packet sent, different counter for each channel
 8001512:	79fb      	ldrb	r3, [r7, #7]
 8001514:	4a12      	ldr	r2, [pc, #72]	; (8001560 <BNO080_sendPacket+0x98>)
 8001516:	5cd2      	ldrb	r2, [r2, r3]
 8001518:	1c51      	adds	r1, r2, #1
 800151a:	b2c8      	uxtb	r0, r1
 800151c:	4910      	ldr	r1, [pc, #64]	; (8001560 <BNO080_sendPacket+0x98>)
 800151e:	54c8      	strb	r0, [r1, r3]
 8001520:	4610      	mov	r0, r2
 8001522:	f7ff feb9 	bl	8001298 <SPI2_SendByte>

	//Send the user's data packet
	for (uint8_t i = 0; i < dataLength; i++)
 8001526:	2300      	movs	r3, #0
 8001528:	73fb      	strb	r3, [r7, #15]
 800152a:	e008      	b.n	800153e <BNO080_sendPacket+0x76>
	{
		SPI2_SendByte(shtpData[i]);
 800152c:	7bfb      	ldrb	r3, [r7, #15]
 800152e:	4a0d      	ldr	r2, [pc, #52]	; (8001564 <BNO080_sendPacket+0x9c>)
 8001530:	5cd3      	ldrb	r3, [r2, r3]
 8001532:	4618      	mov	r0, r3
 8001534:	f7ff feb0 	bl	8001298 <SPI2_SendByte>
	for (uint8_t i = 0; i < dataLength; i++)
 8001538:	7bfb      	ldrb	r3, [r7, #15]
 800153a:	3301      	adds	r3, #1
 800153c:	73fb      	strb	r3, [r7, #15]
 800153e:	7bfa      	ldrb	r2, [r7, #15]
 8001540:	79bb      	ldrb	r3, [r7, #6]
 8001542:	429a      	cmp	r2, r3
 8001544:	d3f2      	bcc.n	800152c <BNO080_sendPacket+0x64>
	}

	CHIP_DESELECT(BNO080);
 8001546:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800154a:	4804      	ldr	r0, [pc, #16]	; (800155c <BNO080_sendPacket+0x94>)
 800154c:	f7ff fd29 	bl	8000fa2 <LL_GPIO_SetOutputPin>

	return (1);
 8001550:	2301      	movs	r3, #1
}
 8001552:	4618      	mov	r0, r3
 8001554:	3710      	adds	r7, #16
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	40020400 	.word	0x40020400
 8001560:	200001f8 	.word	0x200001f8
 8001564:	2000026c 	.word	0x2000026c

08001568 <LL_SPI_Enable>:
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	601a      	str	r2, [r3, #0]
}
 800157c:	bf00      	nop
 800157e:	370c      	adds	r7, #12
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr

08001588 <LL_SPI_SetStandard>:
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	f023 0210 	bic.w	r2, r3, #16
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	431a      	orrs	r2, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	605a      	str	r2, [r3, #4]
}
 80015a2:	bf00      	nop
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr

080015ae <LL_SPI_IsActiveFlag_RXNE>:
{
 80015ae:	b480      	push	{r7}
 80015b0:	b083      	sub	sp, #12
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	689b      	ldr	r3, [r3, #8]
 80015ba:	f003 0301 	and.w	r3, r3, #1
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d101      	bne.n	80015c6 <LL_SPI_IsActiveFlag_RXNE+0x18>
 80015c2:	2301      	movs	r3, #1
 80015c4:	e000      	b.n	80015c8 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 80015c6:	2300      	movs	r3, #0
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <LL_SPI_IsActiveFlag_TXE>:
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	f003 0302 	and.w	r3, r3, #2
 80015e4:	2b02      	cmp	r3, #2
 80015e6:	d101      	bne.n	80015ec <LL_SPI_IsActiveFlag_TXE+0x18>
 80015e8:	2301      	movs	r3, #1
 80015ea:	e000      	b.n	80015ee <LL_SPI_IsActiveFlag_TXE+0x1a>
 80015ec:	2300      	movs	r3, #0
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	370c      	adds	r7, #12
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr

080015fa <LL_SPI_ReceiveData8>:
{
 80015fa:	b480      	push	{r7}
 80015fc:	b083      	sub	sp, #12
 80015fe:	af00      	add	r7, sp, #0
 8001600:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	68db      	ldr	r3, [r3, #12]
 8001606:	b2db      	uxtb	r3, r3
}
 8001608:	4618      	mov	r0, r3
 800160a:	370c      	adds	r7, #12
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr

08001614 <LL_SPI_TransmitData8>:
{
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
 800161c:	460b      	mov	r3, r1
 800161e:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	330c      	adds	r3, #12
 8001624:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	78fa      	ldrb	r2, [r7, #3]
 800162a:	701a      	strb	r2, [r3, #0]
}
 800162c:	bf00      	nop
 800162e:	3714      	adds	r7, #20
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr

08001638 <LL_GPIO_IsInputPinSet>:
{
 8001638:	b480      	push	{r7}
 800163a:	b083      	sub	sp, #12
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	691a      	ldr	r2, [r3, #16]
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	4013      	ands	r3, r2
 800164a:	683a      	ldr	r2, [r7, #0]
 800164c:	429a      	cmp	r2, r3
 800164e:	bf0c      	ite	eq
 8001650:	2301      	moveq	r3, #1
 8001652:	2300      	movne	r3, #0
 8001654:	b2db      	uxtb	r3, r3
}
 8001656:	4618      	mov	r0, r3
 8001658:	370c      	adds	r7, #12
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr

08001662 <LL_GPIO_SetOutputPin>:
{
 8001662:	b480      	push	{r7}
 8001664:	b083      	sub	sp, #12
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]
 800166a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	683a      	ldr	r2, [r7, #0]
 8001670:	619a      	str	r2, [r3, #24]
}
 8001672:	bf00      	nop
 8001674:	370c      	adds	r7, #12
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr

0800167e <LL_GPIO_ResetOutputPin>:
{
 800167e:	b480      	push	{r7}
 8001680:	b083      	sub	sp, #12
 8001682:	af00      	add	r7, sp, #0
 8001684:	6078      	str	r0, [r7, #4]
 8001686:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	041a      	lsls	r2, r3, #16
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	619a      	str	r2, [r3, #24]
}
 8001690:	bf00      	nop
 8001692:	370c      	adds	r7, #12
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr

0800169c <LL_AHB1_GRP1_EnableClock>:
{
 800169c:	b480      	push	{r7}
 800169e:	b085      	sub	sp, #20
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80016a4:	4b08      	ldr	r3, [pc, #32]	; (80016c8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80016a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016a8:	4907      	ldr	r1, [pc, #28]	; (80016c8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4313      	orrs	r3, r2
 80016ae:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80016b0:	4b05      	ldr	r3, [pc, #20]	; (80016c8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80016b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	4013      	ands	r3, r2
 80016b8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80016ba:	68fb      	ldr	r3, [r7, #12]
}
 80016bc:	bf00      	nop
 80016be:	3714      	adds	r7, #20
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr
 80016c8:	40023800 	.word	0x40023800

080016cc <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b085      	sub	sp, #20
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80016d4:	4b08      	ldr	r3, [pc, #32]	; (80016f8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80016d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80016d8:	4907      	ldr	r1, [pc, #28]	; (80016f8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4313      	orrs	r3, r2
 80016de:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80016e0:	4b05      	ldr	r3, [pc, #20]	; (80016f8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80016e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	4013      	ands	r3, r2
 80016e8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80016ea:	68fb      	ldr	r3, [r7, #12]
}
 80016ec:	bf00      	nop
 80016ee:	3714      	adds	r7, #20
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr
 80016f8:	40023800 	.word	0x40023800

080016fc <ICM20602_GPIO_SPI_Initialization>:
Struct_ICM20602 ICM20602;
int32_t gyro_x_offset, gyro_y_offset, gyro_z_offset; // To remove offset


void ICM20602_GPIO_SPI_Initialization(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b090      	sub	sp, #64	; 0x40
 8001700:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001702:	f107 0318 	add.w	r3, r7, #24
 8001706:	2228      	movs	r2, #40	; 0x28
 8001708:	2100      	movs	r1, #0
 800170a:	4618      	mov	r0, r3
 800170c:	f005 fabe 	bl	8006c8c <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001710:	463b      	mov	r3, r7
 8001712:	2200      	movs	r2, #0
 8001714:	601a      	str	r2, [r3, #0]
 8001716:	605a      	str	r2, [r3, #4]
 8001718:	609a      	str	r2, [r3, #8]
 800171a:	60da      	str	r2, [r3, #12]
 800171c:	611a      	str	r2, [r3, #16]
 800171e:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8001720:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001724:	f7ff ffd2 	bl	80016cc <LL_APB2_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001728:	2001      	movs	r0, #1
 800172a:	f7ff ffb7 	bl	800169c <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800172e:	2004      	movs	r0, #4
 8001730:	f7ff ffb4 	bl	800169c <LL_AHB1_GRP1_EnableClock>
	/**SPI1 GPIO Configuration
	PA5   ------> SPI1_SCK
	PA6   ------> SPI1_MISO
	PA7   ------> SPI1_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8001734:	23e0      	movs	r3, #224	; 0xe0
 8001736:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001738:	2302      	movs	r3, #2
 800173a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800173c:	2303      	movs	r3, #3
 800173e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001740:	2300      	movs	r3, #0
 8001742:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001744:	2300      	movs	r3, #0
 8001746:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001748:	2305      	movs	r3, #5
 800174a:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174c:	463b      	mov	r3, r7
 800174e:	4619      	mov	r1, r3
 8001750:	4825      	ldr	r0, [pc, #148]	; (80017e8 <ICM20602_GPIO_SPI_Initialization+0xec>)
 8001752:	f004 fb06 	bl	8005d62 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001756:	2300      	movs	r3, #0
 8001758:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800175a:	f44f 7382 	mov.w	r3, #260	; 0x104
 800175e:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001760:	2300      	movs	r3, #0
 8001762:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8001764:	2302      	movs	r3, #2
 8001766:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001768:	2301      	movs	r3, #1
 800176a:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800176c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001770:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8; //ICM-20602 MAX SPI CLK is 10MHz. But DIV2(42MHz) is available.
 8001772:	2310      	movs	r3, #16
 8001774:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001776:	2300      	movs	r3, #0
 8001778:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800177a:	2300      	movs	r3, #0
 800177c:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 800177e:	230a      	movs	r3, #10
 8001780:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(ICM20602_SPI_CHANNEL, &SPI_InitStruct);
 8001782:	f107 0318 	add.w	r3, r7, #24
 8001786:	4619      	mov	r1, r3
 8001788:	4818      	ldr	r0, [pc, #96]	; (80017ec <ICM20602_GPIO_SPI_Initialization+0xf0>)
 800178a:	f004 fcb8 	bl	80060fe <LL_SPI_Init>
	LL_SPI_SetStandard(ICM20602_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 800178e:	2100      	movs	r1, #0
 8001790:	4816      	ldr	r0, [pc, #88]	; (80017ec <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8001792:	f7ff fef9 	bl	8001588 <LL_SPI_SetStandard>
	/**ICM20602 GPIO Control Configuration
	 * PC4  ------> ICM20602_SPI_CS_PIN (output)
	 * PC5  ------> ICM20602_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(ICM20602_SPI_CS_PORT, ICM20602_SPI_CS_PIN);
 8001796:	2110      	movs	r1, #16
 8001798:	4815      	ldr	r0, [pc, #84]	; (80017f0 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 800179a:	f7ff ff70 	bl	800167e <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_SPI_CS_PIN;
 800179e:	2310      	movs	r3, #16
 80017a0:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80017a2:	2301      	movs	r3, #1
 80017a4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80017a6:	2303      	movs	r3, #3
 80017a8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80017aa:	2300      	movs	r3, #0
 80017ac:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80017ae:	2300      	movs	r3, #0
 80017b0:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_SPI_CS_PORT, &GPIO_InitStruct);
 80017b2:	463b      	mov	r3, r7
 80017b4:	4619      	mov	r1, r3
 80017b6:	480e      	ldr	r0, [pc, #56]	; (80017f0 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 80017b8:	f004 fad3 	bl	8005d62 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_INT_PIN;
 80017bc:	2320      	movs	r3, #32
 80017be:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80017c0:	2300      	movs	r3, #0
 80017c2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80017c4:	2301      	movs	r3, #1
 80017c6:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_INT_PORT, &GPIO_InitStruct);
 80017c8:	463b      	mov	r3, r7
 80017ca:	4619      	mov	r1, r3
 80017cc:	4808      	ldr	r0, [pc, #32]	; (80017f0 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 80017ce:	f004 fac8 	bl	8005d62 <LL_GPIO_Init>

	LL_SPI_Enable(ICM20602_SPI_CHANNEL);
 80017d2:	4806      	ldr	r0, [pc, #24]	; (80017ec <ICM20602_GPIO_SPI_Initialization+0xf0>)
 80017d4:	f7ff fec8 	bl	8001568 <LL_SPI_Enable>

	CHIP_DESELECT(ICM20602);
 80017d8:	2110      	movs	r1, #16
 80017da:	4805      	ldr	r0, [pc, #20]	; (80017f0 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 80017dc:	f7ff ff41 	bl	8001662 <LL_GPIO_SetOutputPin>
}
 80017e0:	bf00      	nop
 80017e2:	3740      	adds	r7, #64	; 0x40
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	40020000 	.word	0x40020000
 80017ec:	40013000 	.word	0x40013000
 80017f0:	40020800 	.word	0x40020800

080017f4 <SPI1_SendByte>:


unsigned char SPI1_SendByte(unsigned char data)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	4603      	mov	r3, r0
 80017fc:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(ICM20602_SPI_CHANNEL)==RESET);
 80017fe:	bf00      	nop
 8001800:	480c      	ldr	r0, [pc, #48]	; (8001834 <SPI1_SendByte+0x40>)
 8001802:	f7ff fee7 	bl	80015d4 <LL_SPI_IsActiveFlag_TXE>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d0f9      	beq.n	8001800 <SPI1_SendByte+0xc>
	LL_SPI_TransmitData8(ICM20602_SPI_CHANNEL, data);
 800180c:	79fb      	ldrb	r3, [r7, #7]
 800180e:	4619      	mov	r1, r3
 8001810:	4808      	ldr	r0, [pc, #32]	; (8001834 <SPI1_SendByte+0x40>)
 8001812:	f7ff feff 	bl	8001614 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(ICM20602_SPI_CHANNEL)==RESET);
 8001816:	bf00      	nop
 8001818:	4806      	ldr	r0, [pc, #24]	; (8001834 <SPI1_SendByte+0x40>)
 800181a:	f7ff fec8 	bl	80015ae <LL_SPI_IsActiveFlag_RXNE>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d0f9      	beq.n	8001818 <SPI1_SendByte+0x24>
	return LL_SPI_ReceiveData8(ICM20602_SPI_CHANNEL);
 8001824:	4803      	ldr	r0, [pc, #12]	; (8001834 <SPI1_SendByte+0x40>)
 8001826:	f7ff fee8 	bl	80015fa <LL_SPI_ReceiveData8>
 800182a:	4603      	mov	r3, r0
}
 800182c:	4618      	mov	r0, r3
 800182e:	3708      	adds	r7, #8
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	40013000 	.word	0x40013000

08001838 <ICM20602_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t ICM20602_Readbyte(uint8_t reg_addr)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(ICM20602);
 8001842:	2110      	movs	r1, #16
 8001844:	480b      	ldr	r0, [pc, #44]	; (8001874 <ICM20602_Readbyte+0x3c>)
 8001846:	f7ff ff1a 	bl	800167e <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001850:	b2db      	uxtb	r3, r3
 8001852:	4618      	mov	r0, r3
 8001854:	f7ff ffce 	bl	80017f4 <SPI1_SendByte>
	val = SPI1_SendByte(0x00); //Send DUMMY to read data
 8001858:	2000      	movs	r0, #0
 800185a:	f7ff ffcb 	bl	80017f4 <SPI1_SendByte>
 800185e:	4603      	mov	r3, r0
 8001860:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(ICM20602);
 8001862:	2110      	movs	r1, #16
 8001864:	4803      	ldr	r0, [pc, #12]	; (8001874 <ICM20602_Readbyte+0x3c>)
 8001866:	f7ff fefc 	bl	8001662 <LL_GPIO_SetOutputPin>
	
	return val;
 800186a:	7bfb      	ldrb	r3, [r7, #15]
}
 800186c:	4618      	mov	r0, r3
 800186e:	3710      	adds	r7, #16
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	40020800 	.word	0x40020800

08001878 <ICM20602_Readbytes>:

void ICM20602_Readbytes(unsigned char reg_addr, unsigned char len, unsigned char* data)
{
 8001878:	b590      	push	{r4, r7, lr}
 800187a:	b085      	sub	sp, #20
 800187c:	af00      	add	r7, sp, #0
 800187e:	4603      	mov	r3, r0
 8001880:	603a      	str	r2, [r7, #0]
 8001882:	71fb      	strb	r3, [r7, #7]
 8001884:	460b      	mov	r3, r1
 8001886:	71bb      	strb	r3, [r7, #6]
	unsigned int i = 0;
 8001888:	2300      	movs	r3, #0
 800188a:	60fb      	str	r3, [r7, #12]

	CHIP_SELECT(ICM20602);
 800188c:	2110      	movs	r1, #16
 800188e:	4810      	ldr	r0, [pc, #64]	; (80018d0 <ICM20602_Readbytes+0x58>)
 8001890:	f7ff fef5 	bl	800167e <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 8001894:	79fb      	ldrb	r3, [r7, #7]
 8001896:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800189a:	b2db      	uxtb	r3, r3
 800189c:	4618      	mov	r0, r3
 800189e:	f7ff ffa9 	bl	80017f4 <SPI1_SendByte>
	while(i < len)
 80018a2:	e009      	b.n	80018b8 <ICM20602_Readbytes+0x40>
	{
		data[i++] = SPI1_SendByte(0x00); //Send DUMMY to read data
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	1c5a      	adds	r2, r3, #1
 80018a8:	60fa      	str	r2, [r7, #12]
 80018aa:	683a      	ldr	r2, [r7, #0]
 80018ac:	18d4      	adds	r4, r2, r3
 80018ae:	2000      	movs	r0, #0
 80018b0:	f7ff ffa0 	bl	80017f4 <SPI1_SendByte>
 80018b4:	4603      	mov	r3, r0
 80018b6:	7023      	strb	r3, [r4, #0]
	while(i < len)
 80018b8:	79bb      	ldrb	r3, [r7, #6]
 80018ba:	68fa      	ldr	r2, [r7, #12]
 80018bc:	429a      	cmp	r2, r3
 80018be:	d3f1      	bcc.n	80018a4 <ICM20602_Readbytes+0x2c>
	}
	CHIP_DESELECT(ICM20602);
 80018c0:	2110      	movs	r1, #16
 80018c2:	4803      	ldr	r0, [pc, #12]	; (80018d0 <ICM20602_Readbytes+0x58>)
 80018c4:	f7ff fecd 	bl	8001662 <LL_GPIO_SetOutputPin>
}
 80018c8:	bf00      	nop
 80018ca:	3714      	adds	r7, #20
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd90      	pop	{r4, r7, pc}
 80018d0:	40020800 	.word	0x40020800

080018d4 <ICM20602_Writebyte>:

void ICM20602_Writebyte(uint8_t reg_addr, uint8_t val)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4603      	mov	r3, r0
 80018dc:	460a      	mov	r2, r1
 80018de:	71fb      	strb	r3, [r7, #7]
 80018e0:	4613      	mov	r3, r2
 80018e2:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(ICM20602);
 80018e4:	2110      	movs	r1, #16
 80018e6:	480b      	ldr	r0, [pc, #44]	; (8001914 <ICM20602_Writebyte+0x40>)
 80018e8:	f7ff fec9 	bl	800167e <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 80018ec:	79fb      	ldrb	r3, [r7, #7]
 80018ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff ff7d 	bl	80017f4 <SPI1_SendByte>
	SPI1_SendByte(val); //Send Data to write
 80018fa:	79bb      	ldrb	r3, [r7, #6]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff ff79 	bl	80017f4 <SPI1_SendByte>
	CHIP_DESELECT(ICM20602);
 8001902:	2110      	movs	r1, #16
 8001904:	4803      	ldr	r0, [pc, #12]	; (8001914 <ICM20602_Writebyte+0x40>)
 8001906:	f7ff feac 	bl	8001662 <LL_GPIO_SetOutputPin>
}
 800190a:	bf00      	nop
 800190c:	3708      	adds	r7, #8
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	40020800 	.word	0x40020800

08001918 <ICM20602_Initialization>:
	CHIP_DESELECT(ICM20602);
}


int ICM20602_Initialization(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b084      	sub	sp, #16
 800191c:	af00      	add	r7, sp, #0

	uint8_t who_am_i = 0;
 800191e:	2300      	movs	r3, #0
 8001920:	73fb      	strb	r3, [r7, #15]
	int16_t accel_raw_data[3] = {0};  // To remove offset
 8001922:	f107 0308 	add.w	r3, r7, #8
 8001926:	2200      	movs	r2, #0
 8001928:	601a      	str	r2, [r3, #0]
 800192a:	809a      	strh	r2, [r3, #4]
	int16_t gyro_raw_data[3] = {0};   // To remove offset
 800192c:	463b      	mov	r3, r7
 800192e:	2200      	movs	r2, #0
 8001930:	601a      	str	r2, [r3, #0]
 8001932:	809a      	strh	r2, [r3, #4]
	
	ICM20602_GPIO_SPI_Initialization();
 8001934:	f7ff fee2 	bl	80016fc <ICM20602_GPIO_SPI_Initialization>
	
	printf("Checking ICM20602...");
 8001938:	4833      	ldr	r0, [pc, #204]	; (8001a08 <ICM20602_Initialization+0xf0>)
 800193a:	f005 fe0b 	bl	8007554 <iprintf>
	
	// check WHO_AM_I (0x75)
	who_am_i = ICM20602_Readbyte(WHO_AM_I); 
 800193e:	2075      	movs	r0, #117	; 0x75
 8001940:	f7ff ff7a 	bl	8001838 <ICM20602_Readbyte>
 8001944:	4603      	mov	r3, r0
 8001946:	73fb      	strb	r3, [r7, #15]

	// who am i = 0x12
	if(who_am_i == 0x12)
 8001948:	7bfb      	ldrb	r3, [r7, #15]
 800194a:	2b12      	cmp	r3, #18
 800194c:	d105      	bne.n	800195a <ICM20602_Initialization+0x42>
	{
		printf("\nICM20602 who_am_i = 0x%02x...OK\n\n", who_am_i);
 800194e:	7bfb      	ldrb	r3, [r7, #15]
 8001950:	4619      	mov	r1, r3
 8001952:	482e      	ldr	r0, [pc, #184]	; (8001a0c <ICM20602_Initialization+0xf4>)
 8001954:	f005 fdfe 	bl	8007554 <iprintf>
 8001958:	e012      	b.n	8001980 <ICM20602_Initialization+0x68>
	}
	// recheck
	else if(who_am_i != 0x12)
 800195a:	7bfb      	ldrb	r3, [r7, #15]
 800195c:	2b12      	cmp	r3, #18
 800195e:	d00f      	beq.n	8001980 <ICM20602_Initialization+0x68>
	{
		who_am_i = ICM20602_Readbyte(WHO_AM_I); // check again WHO_AM_I (0x75)
 8001960:	2075      	movs	r0, #117	; 0x75
 8001962:	f7ff ff69 	bl	8001838 <ICM20602_Readbyte>
 8001966:	4603      	mov	r3, r0
 8001968:	73fb      	strb	r3, [r7, #15]

		if (who_am_i != 0x12){
 800196a:	7bfb      	ldrb	r3, [r7, #15]
 800196c:	2b12      	cmp	r3, #18
 800196e:	d007      	beq.n	8001980 <ICM20602_Initialization+0x68>
			printf( "ICM20602 Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0x12);
 8001970:	7bfb      	ldrb	r3, [r7, #15]
 8001972:	2212      	movs	r2, #18
 8001974:	4619      	mov	r1, r3
 8001976:	4826      	ldr	r0, [pc, #152]	; (8001a10 <ICM20602_Initialization+0xf8>)
 8001978:	f005 fdec 	bl	8007554 <iprintf>
			return 1; //ERROR
 800197c:	2301      	movs	r3, #1
 800197e:	e03f      	b.n	8001a00 <ICM20602_Initialization+0xe8>
		}
	}
	
	// Reset ICM20602
	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x80); //Reset ICM20602
 8001980:	2180      	movs	r1, #128	; 0x80
 8001982:	206b      	movs	r0, #107	; 0x6b
 8001984:	f7ff ffa6 	bl	80018d4 <ICM20602_Writebyte>
	HAL_Delay(50);
 8001988:	2032      	movs	r0, #50	; 0x32
 800198a:	f002 f92f 	bl	8003bec <HAL_Delay>

	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x01); // Enable Temperature sensor(bit4-0), Use PLL(bit2:0-01)
 800198e:	2101      	movs	r1, #1
 8001990:	206b      	movs	r0, #107	; 0x6b
 8001992:	f7ff ff9f 	bl	80018d4 <ICM20602_Writebyte>
									//      
	HAL_Delay(50);
 8001996:	2032      	movs	r0, #50	; 0x32
 8001998:	f002 f928 	bl	8003bec <HAL_Delay>

	// PWR_MGMT_2 0x6C
	ICM20602_Writebyte(PWR_MGMT_2, 0x38); // Disable Acc(bit5:3-111), Enable Gyro(bit2:0-000)
 800199c:	2138      	movs	r1, #56	; 0x38
 800199e:	206c      	movs	r0, #108	; 0x6c
 80019a0:	f7ff ff98 	bl	80018d4 <ICM20602_Writebyte>
	//ICM20602_Writebyte( PWR_MGMT_2, 0x00 ); // Enable Acc(bit5:3-000), Enable Gyro(bit2:0-000)
	HAL_Delay(50);
 80019a4:	2032      	movs	r0, #50	; 0x32
 80019a6:	f002 f921 	bl	8003bec <HAL_Delay>
	
	// set sample rate to 1000Hz and apply a software filter
	ICM20602_Writebyte(SMPLRT_DIV, 0x00);
 80019aa:	2100      	movs	r1, #0
 80019ac:	2019      	movs	r0, #25
 80019ae:	f7ff ff91 	bl	80018d4 <ICM20602_Writebyte>
	HAL_Delay(50);
 80019b2:	2032      	movs	r0, #50	; 0x32
 80019b4:	f002 f91a 	bl	8003bec <HAL_Delay>
	
	// Gyro DLPF Config
	//ICM20602_Writebyte(CONFIG, 0x00); // Gyro LPF fc 250Hz(bit2:0-000)
	ICM20602_Writebyte(CONFIG, 0x05); // Gyro LPF fc 20Hz(bit2:0-100) at 1kHz sample rate
 80019b8:	2105      	movs	r1, #5
 80019ba:	201a      	movs	r0, #26
 80019bc:	f7ff ff8a 	bl	80018d4 <ICM20602_Writebyte>
	HAL_Delay(50);
 80019c0:	2032      	movs	r0, #50	; 0x32
 80019c2:	f002 f913 	bl	8003bec <HAL_Delay>

	// GYRO_CONFIG 0x1B
	ICM20602_Writebyte(GYRO_CONFIG, 0x18); // Gyro sensitivity 2000 dps(bit4:3-11), FCHOICE (bit1:0-00)
 80019c6:	2118      	movs	r1, #24
 80019c8:	201b      	movs	r0, #27
 80019ca:	f7ff ff83 	bl	80018d4 <ICM20602_Writebyte>
	HAL_Delay(50);
 80019ce:	2032      	movs	r0, #50	; 0x32
 80019d0:	f002 f90c 	bl	8003bec <HAL_Delay>

	// ACCEL_CONFIG 0x1C
	ICM20602_Writebyte(ACCEL_CONFIG, 0x18); // Acc sensitivity 16g
 80019d4:	2118      	movs	r1, #24
 80019d6:	201c      	movs	r0, #28
 80019d8:	f7ff ff7c 	bl	80018d4 <ICM20602_Writebyte>
	HAL_Delay(50);
 80019dc:	2032      	movs	r0, #50	; 0x32
 80019de:	f002 f905 	bl	8003bec <HAL_Delay>
	
	// ACCEL_CONFIG2 0x1D
	ICM20602_Writebyte(ACCEL_CONFIG2, 0x03); // Acc FCHOICE 1kHz(bit3-0), DLPF fc 44.8Hz(bit2:0-011)
 80019e2:	2103      	movs	r1, #3
 80019e4:	201d      	movs	r0, #29
 80019e6:	f7ff ff75 	bl	80018d4 <ICM20602_Writebyte>
	HAL_Delay(50);
 80019ea:	2032      	movs	r0, #50	; 0x32
 80019ec:	f002 f8fe 	bl	8003bec <HAL_Delay>
	
	// Enable Interrupts when data is ready
	ICM20602_Writebyte(INT_ENABLE, 0x01); // Enable DRDY Interrupt
 80019f0:	2101      	movs	r1, #1
 80019f2:	2038      	movs	r0, #56	; 0x38
 80019f4:	f7ff ff6e 	bl	80018d4 <ICM20602_Writebyte>
	HAL_Delay(50);
 80019f8:	2032      	movs	r0, #50	; 0x32
 80019fa:	f002 f8f7 	bl	8003bec <HAL_Delay>
//	
//	// Remove Gyro Z offset
//	ICM20602_Writebyte( ZG_OFFS_USRH, offset_z>>8 );	// gyro z offset high byte
//	ICM20602_Writebyte( ZG_OFFS_USRL, offset_z );	// gyro z offset low byte

	return 0; //OK
 80019fe:	2300      	movs	r3, #0
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	3710      	adds	r7, #16
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	0800947c 	.word	0x0800947c
 8001a0c:	08009494 	.word	0x08009494
 8001a10:	080094b8 	.word	0x080094b8

08001a14 <ICM20602_Get3AxisGyroRawData>:
	gyro[1] = ((data[10] << 8) | data[11]);
	gyro[2] = ((data[12] << 8) | data[13]);
}

void ICM20602_Get3AxisGyroRawData(short* gyro)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b084      	sub	sp, #16
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
	unsigned char data[6];
	ICM20602_Readbytes(GYRO_XOUT_H, 6, data);
 8001a1c:	f107 0308 	add.w	r3, r7, #8
 8001a20:	461a      	mov	r2, r3
 8001a22:	2106      	movs	r1, #6
 8001a24:	2043      	movs	r0, #67	; 0x43
 8001a26:	f7ff ff27 	bl	8001878 <ICM20602_Readbytes>
	
	gyro[0] = ((data[0] << 8) | data[1]);
 8001a2a:	7a3b      	ldrb	r3, [r7, #8]
 8001a2c:	021b      	lsls	r3, r3, #8
 8001a2e:	b21a      	sxth	r2, r3
 8001a30:	7a7b      	ldrb	r3, [r7, #9]
 8001a32:	b21b      	sxth	r3, r3
 8001a34:	4313      	orrs	r3, r2
 8001a36:	b21a      	sxth	r2, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	801a      	strh	r2, [r3, #0]
	gyro[1] = ((data[2] << 8) | data[3]);
 8001a3c:	7abb      	ldrb	r3, [r7, #10]
 8001a3e:	021b      	lsls	r3, r3, #8
 8001a40:	b219      	sxth	r1, r3
 8001a42:	7afb      	ldrb	r3, [r7, #11]
 8001a44:	b21a      	sxth	r2, r3
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	3302      	adds	r3, #2
 8001a4a:	430a      	orrs	r2, r1
 8001a4c:	b212      	sxth	r2, r2
 8001a4e:	801a      	strh	r2, [r3, #0]
	gyro[2] = ((data[4] << 8) | data[5]);
 8001a50:	7b3b      	ldrb	r3, [r7, #12]
 8001a52:	021b      	lsls	r3, r3, #8
 8001a54:	b219      	sxth	r1, r3
 8001a56:	7b7b      	ldrb	r3, [r7, #13]
 8001a58:	b21a      	sxth	r2, r3
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	3304      	adds	r3, #4
 8001a5e:	430a      	orrs	r2, r1
 8001a60:	b212      	sxth	r2, r2
 8001a62:	801a      	strh	r2, [r3, #0]
}
 8001a64:	bf00      	nop
 8001a66:	3710      	adds	r7, #16
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}

08001a6c <ICM20602_DataReady>:
	accel[1] = ((data[2] << 8) | data[3]);
	accel[2] = ((data[4] << 8) | data[5]);
}

int ICM20602_DataReady(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(ICM20602_INT_PORT, ICM20602_INT_PIN);
 8001a70:	2120      	movs	r1, #32
 8001a72:	4803      	ldr	r0, [pc, #12]	; (8001a80 <ICM20602_DataReady+0x14>)
 8001a74:	f7ff fde0 	bl	8001638 <LL_GPIO_IsInputPinSet>
 8001a78:	4603      	mov	r3, r0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	40020800 	.word	0x40020800

08001a84 <LL_SPI_Enable>:
{
 8001a84:	b480      	push	{r7}
 8001a86:	b083      	sub	sp, #12
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	601a      	str	r2, [r3, #0]
}
 8001a98:	bf00      	nop
 8001a9a:	370c      	adds	r7, #12
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr

08001aa4 <LL_SPI_SetStandard>:
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	f023 0210 	bic.w	r2, r3, #16
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	431a      	orrs	r2, r3
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	605a      	str	r2, [r3, #4]
}
 8001abe:	bf00      	nop
 8001ac0:	370c      	adds	r7, #12
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr

08001aca <LL_SPI_IsActiveFlag_RXNE>:
{
 8001aca:	b480      	push	{r7}
 8001acc:	b083      	sub	sp, #12
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	689b      	ldr	r3, [r3, #8]
 8001ad6:	f003 0301 	and.w	r3, r3, #1
 8001ada:	2b01      	cmp	r3, #1
 8001adc:	d101      	bne.n	8001ae2 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e000      	b.n	8001ae4 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8001ae2:	2300      	movs	r3, #0
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <LL_SPI_IsActiveFlag_TXE>:
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	f003 0302 	and.w	r3, r3, #2
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	d101      	bne.n	8001b08 <LL_SPI_IsActiveFlag_TXE+0x18>
 8001b04:	2301      	movs	r3, #1
 8001b06:	e000      	b.n	8001b0a <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001b08:	2300      	movs	r3, #0
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	370c      	adds	r7, #12
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr

08001b16 <LL_SPI_ReceiveData8>:
{
 8001b16:	b480      	push	{r7}
 8001b18:	b083      	sub	sp, #12
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	68db      	ldr	r3, [r3, #12]
 8001b22:	b2db      	uxtb	r3, r3
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	370c      	adds	r7, #12
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <LL_SPI_TransmitData8>:
{
 8001b30:	b480      	push	{r7}
 8001b32:	b085      	sub	sp, #20
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	460b      	mov	r3, r1
 8001b3a:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	330c      	adds	r3, #12
 8001b40:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	78fa      	ldrb	r2, [r7, #3]
 8001b46:	701a      	strb	r2, [r3, #0]
}
 8001b48:	bf00      	nop
 8001b4a:	3714      	adds	r7, #20
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <LL_GPIO_SetOutputPin>:
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	683a      	ldr	r2, [r7, #0]
 8001b62:	619a      	str	r2, [r3, #24]
}
 8001b64:	bf00      	nop
 8001b66:	370c      	adds	r7, #12
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr

08001b70 <LL_GPIO_ResetOutputPin>:
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	041a      	lsls	r2, r3, #16
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	619a      	str	r2, [r3, #24]
}
 8001b82:	bf00      	nop
 8001b84:	370c      	adds	r7, #12
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr
	...

08001b90 <LL_AHB1_GRP1_EnableClock>:
{
 8001b90:	b480      	push	{r7}
 8001b92:	b085      	sub	sp, #20
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001b98:	4b08      	ldr	r3, [pc, #32]	; (8001bbc <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001b9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b9c:	4907      	ldr	r1, [pc, #28]	; (8001bbc <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001ba4:	4b05      	ldr	r3, [pc, #20]	; (8001bbc <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001ba6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	4013      	ands	r3, r2
 8001bac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bae:	68fb      	ldr	r3, [r7, #12]
}
 8001bb0:	bf00      	nop
 8001bb2:	3714      	adds	r7, #20
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr
 8001bbc:	40023800 	.word	0x40023800

08001bc0 <LL_APB1_GRP1_EnableClock>:
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b085      	sub	sp, #20
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001bc8:	4b08      	ldr	r3, [pc, #32]	; (8001bec <LL_APB1_GRP1_EnableClock+0x2c>)
 8001bca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001bcc:	4907      	ldr	r1, [pc, #28]	; (8001bec <LL_APB1_GRP1_EnableClock+0x2c>)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001bd4:	4b05      	ldr	r3, [pc, #20]	; (8001bec <LL_APB1_GRP1_EnableClock+0x2c>)
 8001bd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	4013      	ands	r3, r2
 8001bdc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bde:	68fb      	ldr	r3, [r7, #12]
}
 8001be0:	bf00      	nop
 8001be2:	3714      	adds	r7, #20
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr
 8001bec:	40023800 	.word	0x40023800

08001bf0 <LPS22HH_GPIO_SPI_Initialization>:

Struct_LPS22HH LPS22HH;


void LPS22HH_GPIO_SPI_Initialization(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b090      	sub	sp, #64	; 0x40
 8001bf4:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001bf6:	f107 0318 	add.w	r3, r7, #24
 8001bfa:	2228      	movs	r2, #40	; 0x28
 8001bfc:	2100      	movs	r1, #0
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f005 f844 	bl	8006c8c <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c04:	463b      	mov	r3, r7
 8001c06:	2200      	movs	r2, #0
 8001c08:	601a      	str	r2, [r3, #0]
 8001c0a:	605a      	str	r2, [r3, #4]
 8001c0c:	609a      	str	r2, [r3, #8]
 8001c0e:	60da      	str	r2, [r3, #12]
 8001c10:	611a      	str	r2, [r3, #16]
 8001c12:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8001c14:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001c18:	f7ff ffd2 	bl	8001bc0 <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001c1c:	2002      	movs	r0, #2
 8001c1e:	f7ff ffb7 	bl	8001b90 <LL_AHB1_GRP1_EnableClock>
	/**SPI3 GPIO Configuration
	PB3   ------> SPI3_SCK
	PB4   ------> SPI3_MISO
	PB5   ------> SPI3_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8001c22:	2338      	movs	r3, #56	; 0x38
 8001c24:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001c26:	2302      	movs	r3, #2
 8001c28:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001c32:	2300      	movs	r3, #0
 8001c34:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8001c36:	2306      	movs	r3, #6
 8001c38:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c3a:	463b      	mov	r3, r7
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4826      	ldr	r0, [pc, #152]	; (8001cd8 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8001c40:	f004 f88f 	bl	8005d62 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001c44:	2300      	movs	r3, #0
 8001c46:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001c48:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001c4c:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8001c52:	2302      	movs	r3, #2
 8001c54:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001c56:	2301      	movs	r3, #1
 8001c58:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001c5a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 8001c60:	2308      	movs	r3, #8
 8001c62:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001c64:	2300      	movs	r3, #0
 8001c66:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 8001c6c:	230a      	movs	r3, #10
 8001c6e:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(LPS22HH_SPI_CHANNEL, &SPI_InitStruct);
 8001c70:	f107 0318 	add.w	r3, r7, #24
 8001c74:	4619      	mov	r1, r3
 8001c76:	4819      	ldr	r0, [pc, #100]	; (8001cdc <LPS22HH_GPIO_SPI_Initialization+0xec>)
 8001c78:	f004 fa41 	bl	80060fe <LL_SPI_Init>
	LL_SPI_SetStandard(LPS22HH_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	4817      	ldr	r0, [pc, #92]	; (8001cdc <LPS22HH_GPIO_SPI_Initialization+0xec>)
 8001c80:	f7ff ff10 	bl	8001aa4 <LL_SPI_SetStandard>
	/**LPS22HH GPIO Control Configuration
	 * PB6  ------> LPS22HH_SPI_CS_PIN (output)
	 * PB7  ------> LPS22HH_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(LPS22HH_SPI_CS_PORT, LPS22HH_SPI_CS_PIN);
 8001c84:	2140      	movs	r1, #64	; 0x40
 8001c86:	4814      	ldr	r0, [pc, #80]	; (8001cd8 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8001c88:	f7ff ff72 	bl	8001b70 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = LPS22HH_SPI_CS_PIN;
 8001c8c:	2340      	movs	r3, #64	; 0x40
 8001c8e:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001c90:	2301      	movs	r3, #1
 8001c92:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001c94:	2303      	movs	r3, #3
 8001c96:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LPS22HH_SPI_CS_PORT, &GPIO_InitStruct);
 8001ca0:	463b      	mov	r3, r7
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	480c      	ldr	r0, [pc, #48]	; (8001cd8 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8001ca6:	f004 f85c 	bl	8005d62 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = LPS22HH_INT_PIN;
 8001caa:	2380      	movs	r3, #128	; 0x80
 8001cac:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LPS22HH_INT_PORT, &GPIO_InitStruct);
 8001cb6:	463b      	mov	r3, r7
 8001cb8:	4619      	mov	r1, r3
 8001cba:	4807      	ldr	r0, [pc, #28]	; (8001cd8 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8001cbc:	f004 f851 	bl	8005d62 <LL_GPIO_Init>
	
	LL_SPI_Enable(LPS22HH_SPI_CHANNEL);
 8001cc0:	4806      	ldr	r0, [pc, #24]	; (8001cdc <LPS22HH_GPIO_SPI_Initialization+0xec>)
 8001cc2:	f7ff fedf 	bl	8001a84 <LL_SPI_Enable>
	
	CHIP_DESELECT(LPS22HH);
 8001cc6:	2140      	movs	r1, #64	; 0x40
 8001cc8:	4803      	ldr	r0, [pc, #12]	; (8001cd8 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8001cca:	f7ff ff43 	bl	8001b54 <LL_GPIO_SetOutputPin>
}
 8001cce:	bf00      	nop
 8001cd0:	3740      	adds	r7, #64	; 0x40
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	40020400 	.word	0x40020400
 8001cdc:	40003c00 	.word	0x40003c00

08001ce0 <SPI3_SendByte>:


unsigned char SPI3_SendByte(unsigned char data)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(LPS22HH_SPI_CHANNEL)==RESET);
 8001cea:	bf00      	nop
 8001cec:	480c      	ldr	r0, [pc, #48]	; (8001d20 <SPI3_SendByte+0x40>)
 8001cee:	f7ff feff 	bl	8001af0 <LL_SPI_IsActiveFlag_TXE>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d0f9      	beq.n	8001cec <SPI3_SendByte+0xc>
	LL_SPI_TransmitData8(LPS22HH_SPI_CHANNEL, data);
 8001cf8:	79fb      	ldrb	r3, [r7, #7]
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	4808      	ldr	r0, [pc, #32]	; (8001d20 <SPI3_SendByte+0x40>)
 8001cfe:	f7ff ff17 	bl	8001b30 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(LPS22HH_SPI_CHANNEL)==RESET);
 8001d02:	bf00      	nop
 8001d04:	4806      	ldr	r0, [pc, #24]	; (8001d20 <SPI3_SendByte+0x40>)
 8001d06:	f7ff fee0 	bl	8001aca <LL_SPI_IsActiveFlag_RXNE>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d0f9      	beq.n	8001d04 <SPI3_SendByte+0x24>
	return LL_SPI_ReceiveData8(LPS22HH_SPI_CHANNEL);
 8001d10:	4803      	ldr	r0, [pc, #12]	; (8001d20 <SPI3_SendByte+0x40>)
 8001d12:	f7ff ff00 	bl	8001b16 <LL_SPI_ReceiveData8>
 8001d16:	4603      	mov	r3, r0
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3708      	adds	r7, #8
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	40003c00 	.word	0x40003c00

08001d24 <LPS22HH_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t LPS22HH_Readbyte(uint8_t reg_addr)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(LPS22HH);
 8001d2e:	2140      	movs	r1, #64	; 0x40
 8001d30:	480b      	ldr	r0, [pc, #44]	; (8001d60 <LPS22HH_Readbyte+0x3c>)
 8001d32:	f7ff ff1d 	bl	8001b70 <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 8001d36:	79fb      	ldrb	r3, [r7, #7]
 8001d38:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7ff ffce 	bl	8001ce0 <SPI3_SendByte>
	val = SPI3_SendByte(0x00); //Send DUMMY
 8001d44:	2000      	movs	r0, #0
 8001d46:	f7ff ffcb 	bl	8001ce0 <SPI3_SendByte>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(LPS22HH);
 8001d4e:	2140      	movs	r1, #64	; 0x40
 8001d50:	4803      	ldr	r0, [pc, #12]	; (8001d60 <LPS22HH_Readbyte+0x3c>)
 8001d52:	f7ff feff 	bl	8001b54 <LL_GPIO_SetOutputPin>
	
	return val;
 8001d56:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3710      	adds	r7, #16
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	40020400 	.word	0x40020400

08001d64 <LPS22HH_Writebyte>:
	}
	CHIP_DESELECT(LPS22HH);
}

void LPS22HH_Writebyte(uint8_t reg_addr, uint8_t val)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	460a      	mov	r2, r1
 8001d6e:	71fb      	strb	r3, [r7, #7]
 8001d70:	4613      	mov	r3, r2
 8001d72:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(LPS22HH);
 8001d74:	2140      	movs	r1, #64	; 0x40
 8001d76:	480b      	ldr	r0, [pc, #44]	; (8001da4 <LPS22HH_Writebyte+0x40>)
 8001d78:	f7ff fefa 	bl	8001b70 <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 8001d7c:	79fb      	ldrb	r3, [r7, #7]
 8001d7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001d82:	b2db      	uxtb	r3, r3
 8001d84:	4618      	mov	r0, r3
 8001d86:	f7ff ffab 	bl	8001ce0 <SPI3_SendByte>
	SPI3_SendByte(val); //Data
 8001d8a:	79bb      	ldrb	r3, [r7, #6]
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7ff ffa7 	bl	8001ce0 <SPI3_SendByte>
	CHIP_DESELECT(LPS22HH);
 8001d92:	2140      	movs	r1, #64	; 0x40
 8001d94:	4803      	ldr	r0, [pc, #12]	; (8001da4 <LPS22HH_Writebyte+0x40>)
 8001d96:	f7ff fedd 	bl	8001b54 <LL_GPIO_SetOutputPin>
}
 8001d9a:	bf00      	nop
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	40020400 	.word	0x40020400

08001da8 <LPS22HH_Initialization>:




int LPS22HH_Initialization(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b082      	sub	sp, #8
 8001dac:	af00      	add	r7, sp, #0
	uint8_t temp_reg;
	uint8_t who_am_i = 0;
 8001dae:	2300      	movs	r3, #0
 8001db0:	71fb      	strb	r3, [r7, #7]
	
	LPS22HH_GPIO_SPI_Initialization();
 8001db2:	f7ff ff1d 	bl	8001bf0 <LPS22HH_GPIO_SPI_Initialization>
	
	printf("Checking LPS22HH...");
 8001db6:	4841      	ldr	r0, [pc, #260]	; (8001ebc <LPS22HH_Initialization+0x114>)
 8001db8:	f005 fbcc 	bl	8007554 <iprintf>
	
	// check WHO_AM_I (0x0F)
	who_am_i = LPS22HH_Readbyte(0x0F); 
 8001dbc:	200f      	movs	r0, #15
 8001dbe:	f7ff ffb1 	bl	8001d24 <LPS22HH_Readbyte>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	71fb      	strb	r3, [r7, #7]

	// who am i = 0xb3
	if( who_am_i == 0xb3)
 8001dc6:	79fb      	ldrb	r3, [r7, #7]
 8001dc8:	2bb3      	cmp	r3, #179	; 0xb3
 8001dca:	d105      	bne.n	8001dd8 <LPS22HH_Initialization+0x30>
	{
		printf("\nLPS22HH who_am_i = 0x%02x...OK\n\n", who_am_i );
 8001dcc:	79fb      	ldrb	r3, [r7, #7]
 8001dce:	4619      	mov	r1, r3
 8001dd0:	483b      	ldr	r0, [pc, #236]	; (8001ec0 <LPS22HH_Initialization+0x118>)
 8001dd2:	f005 fbbf 	bl	8007554 <iprintf>
 8001dd6:	e012      	b.n	8001dfe <LPS22HH_Initialization+0x56>
	}
	// recheck
	else if( who_am_i != 0xb3)
 8001dd8:	79fb      	ldrb	r3, [r7, #7]
 8001dda:	2bb3      	cmp	r3, #179	; 0xb3
 8001ddc:	d00f      	beq.n	8001dfe <LPS22HH_Initialization+0x56>
	{
		who_am_i = LPS22HH_Readbyte(0x0F); // check WHO_AM_I (0x0F)
 8001dde:	200f      	movs	r0, #15
 8001de0:	f7ff ffa0 	bl	8001d24 <LPS22HH_Readbyte>
 8001de4:	4603      	mov	r3, r0
 8001de6:	71fb      	strb	r3, [r7, #7]

		if ( who_am_i != 0xb3 ){
 8001de8:	79fb      	ldrb	r3, [r7, #7]
 8001dea:	2bb3      	cmp	r3, #179	; 0xb3
 8001dec:	d007      	beq.n	8001dfe <LPS22HH_Initialization+0x56>
			printf( "nLPS22HH Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0xb3);
 8001dee:	79fb      	ldrb	r3, [r7, #7]
 8001df0:	22b3      	movs	r2, #179	; 0xb3
 8001df2:	4619      	mov	r1, r3
 8001df4:	4833      	ldr	r0, [pc, #204]	; (8001ec4 <LPS22HH_Initialization+0x11c>)
 8001df6:	f005 fbad 	bl	8007554 <iprintf>
			return 1; //ERROR
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e059      	b.n	8001eb2 <LPS22HH_Initialization+0x10a>
		}
	}
	
	// Reset LPS22HH
	// CTRL_REG2 0x11
	LPS22HH_Writebyte(CTRL_REG2, 0x04);
 8001dfe:	2104      	movs	r1, #4
 8001e00:	2011      	movs	r0, #17
 8001e02:	f7ff ffaf 	bl	8001d64 <LPS22HH_Writebyte>
	//printf("LPS22HH Reset");
	do{
		//printf(".");
	}
	while((LPS22HH_Readbyte(CTRL_REG2) & 0x04) != 0x00);
 8001e06:	2011      	movs	r0, #17
 8001e08:	f7ff ff8c 	bl	8001d24 <LPS22HH_Readbyte>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	f003 0304 	and.w	r3, r3, #4
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d1f7      	bne.n	8001e06 <LPS22HH_Initialization+0x5e>
	
	// Set Output Data Rate
	//0x00: One Shot
	//0x10: 1Hz	0x20: 10Hz	0x30: 25Hz	0x40: 50Hz
	//0x50: 75Hz	0x60: 100Hz	0x70: 200Hz
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8001e16:	2010      	movs	r0, #16
 8001e18:	f7ff ff84 	bl	8001d24 <LPS22HH_Readbyte>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x40;
 8001e20:	79bb      	ldrb	r3, [r7, #6]
 8001e22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e26:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8001e28:	79bb      	ldrb	r3, [r7, #6]
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	2010      	movs	r0, #16
 8001e2e:	f7ff ff99 	bl	8001d64 <LPS22HH_Writebyte>
	temp_reg = 0;
 8001e32:	2300      	movs	r3, #0
 8001e34:	71bb      	strb	r3, [r7, #6]
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8001e36:	2010      	movs	r0, #16
 8001e38:	f7ff ff74 	bl	8001d24 <LPS22HH_Readbyte>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	71bb      	strb	r3, [r7, #6]
	//printf("%x\n", temp_reg);
	
	// Enable LPF, Cut-off frequency
	//0x08: ODR/9	0x0c: ODR/20
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8001e40:	2010      	movs	r0, #16
 8001e42:	f7ff ff6f 	bl	8001d24 <LPS22HH_Readbyte>
 8001e46:	4603      	mov	r3, r0
 8001e48:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x0c;
 8001e4a:	79bb      	ldrb	r3, [r7, #6]
 8001e4c:	f043 030c 	orr.w	r3, r3, #12
 8001e50:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8001e52:	79bb      	ldrb	r3, [r7, #6]
 8001e54:	4619      	mov	r1, r3
 8001e56:	2010      	movs	r0, #16
 8001e58:	f7ff ff84 	bl	8001d64 <LPS22HH_Writebyte>
	
	// Enable Block Data Update
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8001e5c:	2010      	movs	r0, #16
 8001e5e:	f7ff ff61 	bl	8001d24 <LPS22HH_Readbyte>
 8001e62:	4603      	mov	r3, r0
 8001e64:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x02;
 8001e66:	79bb      	ldrb	r3, [r7, #6]
 8001e68:	f043 0302 	orr.w	r3, r3, #2
 8001e6c:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8001e6e:	79bb      	ldrb	r3, [r7, #6]
 8001e70:	4619      	mov	r1, r3
 8001e72:	2010      	movs	r0, #16
 8001e74:	f7ff ff76 	bl	8001d64 <LPS22HH_Writebyte>
	
	// Enable Low Noise Mode (ODR should be lower than 100Hz. This is igonored when ODR = 100Hz or 200Hz)
	temp_reg = LPS22HH_Readbyte(CTRL_REG2);
 8001e78:	2011      	movs	r0, #17
 8001e7a:	f7ff ff53 	bl	8001d24 <LPS22HH_Readbyte>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x02;
 8001e82:	79bb      	ldrb	r3, [r7, #6]
 8001e84:	f043 0302 	orr.w	r3, r3, #2
 8001e88:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG2, temp_reg);
 8001e8a:	79bb      	ldrb	r3, [r7, #6]
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	2011      	movs	r0, #17
 8001e90:	f7ff ff68 	bl	8001d64 <LPS22HH_Writebyte>
	
	// Enable Data-ready signal on INT-DRDY pin
	temp_reg = LPS22HH_Readbyte(CTRL_REG3);
 8001e94:	2012      	movs	r0, #18
 8001e96:	f7ff ff45 	bl	8001d24 <LPS22HH_Readbyte>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x04;
 8001e9e:	79bb      	ldrb	r3, [r7, #6]
 8001ea0:	f043 0304 	orr.w	r3, r3, #4
 8001ea4:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG3, temp_reg);
 8001ea6:	79bb      	ldrb	r3, [r7, #6]
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	2012      	movs	r0, #18
 8001eac:	f7ff ff5a 	bl	8001d64 <LPS22HH_Writebyte>
	
	return 0; //OK
 8001eb0:	2300      	movs	r3, #0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	080094e4 	.word	0x080094e4
 8001ec0:	080094f8 	.word	0x080094f8
 8001ec4:	0800951c 	.word	0x0800951c

08001ec8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ecc:	4b04      	ldr	r3, [pc, #16]	; (8001ee0 <__NVIC_GetPriorityGrouping+0x18>)
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	0a1b      	lsrs	r3, r3, #8
 8001ed2:	f003 0307 	and.w	r3, r3, #7
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr
 8001ee0:	e000ed00 	.word	0xe000ed00

08001ee4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	4603      	mov	r3, r0
 8001eec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	db0b      	blt.n	8001f0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ef6:	79fb      	ldrb	r3, [r7, #7]
 8001ef8:	f003 021f 	and.w	r2, r3, #31
 8001efc:	4907      	ldr	r1, [pc, #28]	; (8001f1c <__NVIC_EnableIRQ+0x38>)
 8001efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f02:	095b      	lsrs	r3, r3, #5
 8001f04:	2001      	movs	r0, #1
 8001f06:	fa00 f202 	lsl.w	r2, r0, r2
 8001f0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f0e:	bf00      	nop
 8001f10:	370c      	adds	r7, #12
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	e000e100 	.word	0xe000e100

08001f20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	4603      	mov	r3, r0
 8001f28:	6039      	str	r1, [r7, #0]
 8001f2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	db0a      	blt.n	8001f4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	b2da      	uxtb	r2, r3
 8001f38:	490c      	ldr	r1, [pc, #48]	; (8001f6c <__NVIC_SetPriority+0x4c>)
 8001f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f3e:	0112      	lsls	r2, r2, #4
 8001f40:	b2d2      	uxtb	r2, r2
 8001f42:	440b      	add	r3, r1
 8001f44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f48:	e00a      	b.n	8001f60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	b2da      	uxtb	r2, r3
 8001f4e:	4908      	ldr	r1, [pc, #32]	; (8001f70 <__NVIC_SetPriority+0x50>)
 8001f50:	79fb      	ldrb	r3, [r7, #7]
 8001f52:	f003 030f 	and.w	r3, r3, #15
 8001f56:	3b04      	subs	r3, #4
 8001f58:	0112      	lsls	r2, r2, #4
 8001f5a:	b2d2      	uxtb	r2, r2
 8001f5c:	440b      	add	r3, r1
 8001f5e:	761a      	strb	r2, [r3, #24]
}
 8001f60:	bf00      	nop
 8001f62:	370c      	adds	r7, #12
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr
 8001f6c:	e000e100 	.word	0xe000e100
 8001f70:	e000ed00 	.word	0xe000ed00

08001f74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b089      	sub	sp, #36	; 0x24
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	60f8      	str	r0, [r7, #12]
 8001f7c:	60b9      	str	r1, [r7, #8]
 8001f7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	f003 0307 	and.w	r3, r3, #7
 8001f86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	f1c3 0307 	rsb	r3, r3, #7
 8001f8e:	2b04      	cmp	r3, #4
 8001f90:	bf28      	it	cs
 8001f92:	2304      	movcs	r3, #4
 8001f94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	3304      	adds	r3, #4
 8001f9a:	2b06      	cmp	r3, #6
 8001f9c:	d902      	bls.n	8001fa4 <NVIC_EncodePriority+0x30>
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	3b03      	subs	r3, #3
 8001fa2:	e000      	b.n	8001fa6 <NVIC_EncodePriority+0x32>
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fa8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb2:	43da      	mvns	r2, r3
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	401a      	ands	r2, r3
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fbc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fc6:	43d9      	mvns	r1, r3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fcc:	4313      	orrs	r3, r2
         );
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3724      	adds	r7, #36	; 0x24
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr

08001fda <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	b083      	sub	sp, #12
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	68db      	ldr	r3, [r3, #12]
 8001fe6:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	60da      	str	r2, [r3, #12]
}
 8001fee:	bf00      	nop
 8001ff0:	370c      	adds	r7, #12
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr

08001ffa <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	b083      	sub	sp, #12
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	691b      	ldr	r3, [r3, #16]
 8002006:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	695b      	ldr	r3, [r3, #20]
 8002012:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	615a      	str	r2, [r3, #20]
}
 800201a:	bf00      	nop
 800201c:	370c      	adds	r7, #12
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr

08002026 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8002026:	b480      	push	{r7}
 8002028:	b083      	sub	sp, #12
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002036:	2b80      	cmp	r3, #128	; 0x80
 8002038:	bf0c      	ite	eq
 800203a:	2301      	moveq	r3, #1
 800203c:	2300      	movne	r3, #0
 800203e:	b2db      	uxtb	r3, r3
}
 8002040:	4618      	mov	r0, r3
 8002042:	370c      	adds	r7, #12
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	460b      	mov	r3, r1
 8002056:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8002058:	78fa      	ldrb	r2, [r7, #3]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	605a      	str	r2, [r3, #4]
}
 800205e:	bf00      	nop
 8002060:	370c      	adds	r7, #12
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
	...

0800206c <LL_AHB1_GRP1_EnableClock>:
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002074:	4b08      	ldr	r3, [pc, #32]	; (8002098 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002076:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002078:	4907      	ldr	r1, [pc, #28]	; (8002098 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	4313      	orrs	r3, r2
 800207e:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002080:	4b05      	ldr	r3, [pc, #20]	; (8002098 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002082:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4013      	ands	r3, r2
 8002088:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800208a:	68fb      	ldr	r3, [r7, #12]
}
 800208c:	bf00      	nop
 800208e:	3714      	adds	r7, #20
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr
 8002098:	40023800 	.word	0x40023800

0800209c <LL_APB1_GRP1_EnableClock>:
{
 800209c:	b480      	push	{r7}
 800209e:	b085      	sub	sp, #20
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80020a4:	4b08      	ldr	r3, [pc, #32]	; (80020c8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80020a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020a8:	4907      	ldr	r1, [pc, #28]	; (80020c8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80020b0:	4b05      	ldr	r3, [pc, #20]	; (80020c8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80020b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	4013      	ands	r3, r2
 80020b8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80020ba:	68fb      	ldr	r3, [r7, #12]
}
 80020bc:	bf00      	nop
 80020be:	3714      	adds	r7, #20
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr
 80020c8:	40023800 	.word	0x40023800

080020cc <M8N_TransmitData>:
		0xB5, 0x62, 0x06, 0x09, 0x0D, 0x00, 0x00, 0x00, 0x00, 0x00,
		0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x17, 0x31,
		0xBF
};

void M8N_TransmitData(unsigned char *data, unsigned char len) {
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
 80020d4:	460b      	mov	r3, r1
 80020d6:	70fb      	strb	r3, [r7, #3]
	for (int i = 0; i < len; i++) {
 80020d8:	2300      	movs	r3, #0
 80020da:	60fb      	str	r3, [r7, #12]
 80020dc:	e011      	b.n	8002102 <M8N_TransmitData+0x36>
		while(!LL_USART_IsActiveFlag_TXE(UART4));
 80020de:	bf00      	nop
 80020e0:	480c      	ldr	r0, [pc, #48]	; (8002114 <M8N_TransmitData+0x48>)
 80020e2:	f7ff ffa0 	bl	8002026 <LL_USART_IsActiveFlag_TXE>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d0f9      	beq.n	80020e0 <M8N_TransmitData+0x14>
		LL_USART_TransmitData8(UART4, *(data + i));
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	4413      	add	r3, r2
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	4619      	mov	r1, r3
 80020f6:	4807      	ldr	r0, [pc, #28]	; (8002114 <M8N_TransmitData+0x48>)
 80020f8:	f7ff ffa8 	bl	800204c <LL_USART_TransmitData8>
	for (int i = 0; i < len; i++) {
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	3301      	adds	r3, #1
 8002100:	60fb      	str	r3, [r7, #12]
 8002102:	78fb      	ldrb	r3, [r7, #3]
 8002104:	68fa      	ldr	r2, [r7, #12]
 8002106:	429a      	cmp	r2, r3
 8002108:	dbe9      	blt.n	80020de <M8N_TransmitData+0x12>
	}
}
 800210a:	bf00      	nop
 800210c:	3710      	adds	r7, #16
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	40004c00 	.word	0x40004c00

08002118 <M8N_UART4_Initialization>:

void M8N_UART4_Initialization(void) {
 8002118:	b580      	push	{r7, lr}
 800211a:	b08e      	sub	sp, #56	; 0x38
 800211c:	af00      	add	r7, sp, #0
	  LL_USART_InitTypeDef USART_InitStruct = {0};
 800211e:	f107 031c 	add.w	r3, r7, #28
 8002122:	2200      	movs	r2, #0
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	605a      	str	r2, [r3, #4]
 8002128:	609a      	str	r2, [r3, #8]
 800212a:	60da      	str	r2, [r3, #12]
 800212c:	611a      	str	r2, [r3, #16]
 800212e:	615a      	str	r2, [r3, #20]
 8002130:	619a      	str	r2, [r3, #24]

	  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002132:	1d3b      	adds	r3, r7, #4
 8002134:	2200      	movs	r2, #0
 8002136:	601a      	str	r2, [r3, #0]
 8002138:	605a      	str	r2, [r3, #4]
 800213a:	609a      	str	r2, [r3, #8]
 800213c:	60da      	str	r2, [r3, #12]
 800213e:	611a      	str	r2, [r3, #16]
 8002140:	615a      	str	r2, [r3, #20]

	  /* Peripheral clock enable */
	  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 8002142:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002146:	f7ff ffa9 	bl	800209c <LL_APB1_GRP1_EnableClock>

	  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800214a:	2004      	movs	r0, #4
 800214c:	f7ff ff8e 	bl	800206c <LL_AHB1_GRP1_EnableClock>
	  /**UART4 GPIO Configuration
	  PC10   ------> UART4_TX
	  PC11   ------> UART4_RX
	  */
	  GPIO_InitStruct.Pin = M8N_TX4_Pin|M8N_RX4_Pin;
 8002150:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002154:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002156:	2302      	movs	r3, #2
 8002158:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800215a:	2303      	movs	r3, #3
 800215c:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800215e:	2300      	movs	r3, #0
 8002160:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002162:	2301      	movs	r3, #1
 8002164:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8002166:	2308      	movs	r3, #8
 8002168:	61bb      	str	r3, [r7, #24]
	  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800216a:	1d3b      	adds	r3, r7, #4
 800216c:	4619      	mov	r1, r3
 800216e:	4819      	ldr	r0, [pc, #100]	; (80021d4 <M8N_UART4_Initialization+0xbc>)
 8002170:	f003 fdf7 	bl	8005d62 <LL_GPIO_Init>

	  /* UART4 interrupt Init */
	  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002174:	f7ff fea8 	bl	8001ec8 <__NVIC_GetPriorityGrouping>
 8002178:	4603      	mov	r3, r0
 800217a:	2200      	movs	r2, #0
 800217c:	2100      	movs	r1, #0
 800217e:	4618      	mov	r0, r3
 8002180:	f7ff fef8 	bl	8001f74 <NVIC_EncodePriority>
 8002184:	4603      	mov	r3, r0
 8002186:	4619      	mov	r1, r3
 8002188:	2034      	movs	r0, #52	; 0x34
 800218a:	f7ff fec9 	bl	8001f20 <__NVIC_SetPriority>
	  NVIC_EnableIRQ(UART4_IRQn);
 800218e:	2034      	movs	r0, #52	; 0x34
 8002190:	f7ff fea8 	bl	8001ee4 <__NVIC_EnableIRQ>

	  USART_InitStruct.BaudRate = 9600;
 8002194:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8002198:	61fb      	str	r3, [r7, #28]
	  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800219a:	2300      	movs	r3, #0
 800219c:	623b      	str	r3, [r7, #32]
	  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800219e:	2300      	movs	r3, #0
 80021a0:	627b      	str	r3, [r7, #36]	; 0x24
	  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80021a2:	2300      	movs	r3, #0
 80021a4:	62bb      	str	r3, [r7, #40]	; 0x28
	  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80021a6:	230c      	movs	r3, #12
 80021a8:	62fb      	str	r3, [r7, #44]	; 0x2c
	  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80021aa:	2300      	movs	r3, #0
 80021ac:	633b      	str	r3, [r7, #48]	; 0x30
	  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80021ae:	2300      	movs	r3, #0
 80021b0:	637b      	str	r3, [r7, #52]	; 0x34
	  LL_USART_Init(UART4, &USART_InitStruct);
 80021b2:	f107 031c 	add.w	r3, r7, #28
 80021b6:	4619      	mov	r1, r3
 80021b8:	4807      	ldr	r0, [pc, #28]	; (80021d8 <M8N_UART4_Initialization+0xc0>)
 80021ba:	f004 fcbd 	bl	8006b38 <LL_USART_Init>
	  LL_USART_ConfigAsyncMode(UART4);
 80021be:	4806      	ldr	r0, [pc, #24]	; (80021d8 <M8N_UART4_Initialization+0xc0>)
 80021c0:	f7ff ff1b 	bl	8001ffa <LL_USART_ConfigAsyncMode>
	  LL_USART_Enable(UART4);
 80021c4:	4804      	ldr	r0, [pc, #16]	; (80021d8 <M8N_UART4_Initialization+0xc0>)
 80021c6:	f7ff ff08 	bl	8001fda <LL_USART_Enable>
}
 80021ca:	bf00      	nop
 80021cc:	3738      	adds	r7, #56	; 0x38
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40020800 	.word	0x40020800
 80021d8:	40004c00 	.word	0x40004c00

080021dc <M8N_Initialization>:

void M8N_Initialization(void) {
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
	M8N_UART4_Initialization();
 80021e0:	f7ff ff9a 	bl	8002118 <M8N_UART4_Initialization>

	M8N_TransmitData(&UBX_CFG_PRT[0], sizeof(UBX_CFG_PRT));
 80021e4:	211c      	movs	r1, #28
 80021e6:	480d      	ldr	r0, [pc, #52]	; (800221c <M8N_Initialization+0x40>)
 80021e8:	f7ff ff70 	bl	80020cc <M8N_TransmitData>
	HAL_Delay(100);
 80021ec:	2064      	movs	r0, #100	; 0x64
 80021ee:	f001 fcfd 	bl	8003bec <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_MSG[0], sizeof(UBX_CFG_MSG));
 80021f2:	2110      	movs	r1, #16
 80021f4:	480a      	ldr	r0, [pc, #40]	; (8002220 <M8N_Initialization+0x44>)
 80021f6:	f7ff ff69 	bl	80020cc <M8N_TransmitData>
	HAL_Delay(100);
 80021fa:	2064      	movs	r0, #100	; 0x64
 80021fc:	f001 fcf6 	bl	8003bec <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_RATE[0], sizeof(UBX_CFG_RATE));
 8002200:	210e      	movs	r1, #14
 8002202:	4808      	ldr	r0, [pc, #32]	; (8002224 <M8N_Initialization+0x48>)
 8002204:	f7ff ff62 	bl	80020cc <M8N_TransmitData>
	HAL_Delay(100);
 8002208:	2064      	movs	r0, #100	; 0x64
 800220a:	f001 fcef 	bl	8003bec <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_CFG[0], sizeof(UBX_CFG_CFG));
 800220e:	2115      	movs	r1, #21
 8002210:	4805      	ldr	r0, [pc, #20]	; (8002228 <M8N_Initialization+0x4c>)
 8002212:	f7ff ff5b 	bl	80020cc <M8N_TransmitData>
}
 8002216:	bf00      	nop
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	0800969c 	.word	0x0800969c
 8002220:	080096b8 	.word	0x080096b8
 8002224:	080096c8 	.word	0x080096c8
 8002228:	080096d8 	.word	0x080096d8

0800222c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b084      	sub	sp, #16
 8002230:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8002232:	463b      	mov	r3, r7
 8002234:	2200      	movs	r2, #0
 8002236:	601a      	str	r2, [r3, #0]
 8002238:	605a      	str	r2, [r3, #4]
 800223a:	609a      	str	r2, [r3, #8]
 800223c:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800223e:	4b21      	ldr	r3, [pc, #132]	; (80022c4 <MX_ADC1_Init+0x98>)
 8002240:	4a21      	ldr	r2, [pc, #132]	; (80022c8 <MX_ADC1_Init+0x9c>)
 8002242:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8002244:	4b1f      	ldr	r3, [pc, #124]	; (80022c4 <MX_ADC1_Init+0x98>)
 8002246:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800224a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800224c:	4b1d      	ldr	r3, [pc, #116]	; (80022c4 <MX_ADC1_Init+0x98>)
 800224e:	2200      	movs	r2, #0
 8002250:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002252:	4b1c      	ldr	r3, [pc, #112]	; (80022c4 <MX_ADC1_Init+0x98>)
 8002254:	2200      	movs	r2, #0
 8002256:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002258:	4b1a      	ldr	r3, [pc, #104]	; (80022c4 <MX_ADC1_Init+0x98>)
 800225a:	2201      	movs	r2, #1
 800225c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800225e:	4b19      	ldr	r3, [pc, #100]	; (80022c4 <MX_ADC1_Init+0x98>)
 8002260:	2200      	movs	r2, #0
 8002262:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002266:	4b17      	ldr	r3, [pc, #92]	; (80022c4 <MX_ADC1_Init+0x98>)
 8002268:	2200      	movs	r2, #0
 800226a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800226c:	4b15      	ldr	r3, [pc, #84]	; (80022c4 <MX_ADC1_Init+0x98>)
 800226e:	4a17      	ldr	r2, [pc, #92]	; (80022cc <MX_ADC1_Init+0xa0>)
 8002270:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002272:	4b14      	ldr	r3, [pc, #80]	; (80022c4 <MX_ADC1_Init+0x98>)
 8002274:	2200      	movs	r2, #0
 8002276:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002278:	4b12      	ldr	r3, [pc, #72]	; (80022c4 <MX_ADC1_Init+0x98>)
 800227a:	2201      	movs	r2, #1
 800227c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800227e:	4b11      	ldr	r3, [pc, #68]	; (80022c4 <MX_ADC1_Init+0x98>)
 8002280:	2201      	movs	r2, #1
 8002282:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002286:	4b0f      	ldr	r3, [pc, #60]	; (80022c4 <MX_ADC1_Init+0x98>)
 8002288:	2201      	movs	r2, #1
 800228a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800228c:	480d      	ldr	r0, [pc, #52]	; (80022c4 <MX_ADC1_Init+0x98>)
 800228e:	f001 fccf 	bl	8003c30 <HAL_ADC_Init>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d001      	beq.n	800229c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002298:	f000 fc44 	bl	8002b24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800229c:	2308      	movs	r3, #8
 800229e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80022a0:	2301      	movs	r3, #1
 80022a2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80022a4:	2307      	movs	r3, #7
 80022a6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80022a8:	463b      	mov	r3, r7
 80022aa:	4619      	mov	r1, r3
 80022ac:	4805      	ldr	r0, [pc, #20]	; (80022c4 <MX_ADC1_Init+0x98>)
 80022ae:	f001 fe13 	bl	8003ed8 <HAL_ADC_ConfigChannel>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d001      	beq.n	80022bc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80022b8:	f000 fc34 	bl	8002b24 <Error_Handler>
  }

}
 80022bc:	bf00      	nop
 80022be:	3710      	adds	r7, #16
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	20000330 	.word	0x20000330
 80022c8:	40012000 	.word	0x40012000
 80022cc:	0f000001 	.word	0x0f000001

080022d0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b08a      	sub	sp, #40	; 0x28
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d8:	f107 0314 	add.w	r3, r7, #20
 80022dc:	2200      	movs	r2, #0
 80022de:	601a      	str	r2, [r3, #0]
 80022e0:	605a      	str	r2, [r3, #4]
 80022e2:	609a      	str	r2, [r3, #8]
 80022e4:	60da      	str	r2, [r3, #12]
 80022e6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a2e      	ldr	r2, [pc, #184]	; (80023a8 <HAL_ADC_MspInit+0xd8>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d156      	bne.n	80023a0 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80022f2:	2300      	movs	r3, #0
 80022f4:	613b      	str	r3, [r7, #16]
 80022f6:	4b2d      	ldr	r3, [pc, #180]	; (80023ac <HAL_ADC_MspInit+0xdc>)
 80022f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022fa:	4a2c      	ldr	r2, [pc, #176]	; (80023ac <HAL_ADC_MspInit+0xdc>)
 80022fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002300:	6453      	str	r3, [r2, #68]	; 0x44
 8002302:	4b2a      	ldr	r3, [pc, #168]	; (80023ac <HAL_ADC_MspInit+0xdc>)
 8002304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002306:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800230a:	613b      	str	r3, [r7, #16]
 800230c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800230e:	2300      	movs	r3, #0
 8002310:	60fb      	str	r3, [r7, #12]
 8002312:	4b26      	ldr	r3, [pc, #152]	; (80023ac <HAL_ADC_MspInit+0xdc>)
 8002314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002316:	4a25      	ldr	r2, [pc, #148]	; (80023ac <HAL_ADC_MspInit+0xdc>)
 8002318:	f043 0302 	orr.w	r3, r3, #2
 800231c:	6313      	str	r3, [r2, #48]	; 0x30
 800231e:	4b23      	ldr	r3, [pc, #140]	; (80023ac <HAL_ADC_MspInit+0xdc>)
 8002320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002322:	f003 0302 	and.w	r3, r3, #2
 8002326:	60fb      	str	r3, [r7, #12]
 8002328:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PB0     ------> ADC1_IN8 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800232a:	2301      	movs	r3, #1
 800232c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800232e:	2303      	movs	r3, #3
 8002330:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002332:	2300      	movs	r3, #0
 8002334:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002336:	f107 0314 	add.w	r3, r7, #20
 800233a:	4619      	mov	r1, r3
 800233c:	481c      	ldr	r0, [pc, #112]	; (80023b0 <HAL_ADC_MspInit+0xe0>)
 800233e:	f002 fceb 	bl	8004d18 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002342:	4b1c      	ldr	r3, [pc, #112]	; (80023b4 <HAL_ADC_MspInit+0xe4>)
 8002344:	4a1c      	ldr	r2, [pc, #112]	; (80023b8 <HAL_ADC_MspInit+0xe8>)
 8002346:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002348:	4b1a      	ldr	r3, [pc, #104]	; (80023b4 <HAL_ADC_MspInit+0xe4>)
 800234a:	2200      	movs	r2, #0
 800234c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800234e:	4b19      	ldr	r3, [pc, #100]	; (80023b4 <HAL_ADC_MspInit+0xe4>)
 8002350:	2200      	movs	r2, #0
 8002352:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002354:	4b17      	ldr	r3, [pc, #92]	; (80023b4 <HAL_ADC_MspInit+0xe4>)
 8002356:	2200      	movs	r2, #0
 8002358:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_DISABLE;
 800235a:	4b16      	ldr	r3, [pc, #88]	; (80023b4 <HAL_ADC_MspInit+0xe4>)
 800235c:	2200      	movs	r2, #0
 800235e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002360:	4b14      	ldr	r3, [pc, #80]	; (80023b4 <HAL_ADC_MspInit+0xe4>)
 8002362:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002366:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002368:	4b12      	ldr	r3, [pc, #72]	; (80023b4 <HAL_ADC_MspInit+0xe4>)
 800236a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800236e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002370:	4b10      	ldr	r3, [pc, #64]	; (80023b4 <HAL_ADC_MspInit+0xe4>)
 8002372:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002376:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002378:	4b0e      	ldr	r3, [pc, #56]	; (80023b4 <HAL_ADC_MspInit+0xe4>)
 800237a:	2200      	movs	r2, #0
 800237c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800237e:	4b0d      	ldr	r3, [pc, #52]	; (80023b4 <HAL_ADC_MspInit+0xe4>)
 8002380:	2200      	movs	r2, #0
 8002382:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002384:	480b      	ldr	r0, [pc, #44]	; (80023b4 <HAL_ADC_MspInit+0xe4>)
 8002386:	f002 f959 	bl	800463c <HAL_DMA_Init>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d001      	beq.n	8002394 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8002390:	f000 fbc8 	bl	8002b24 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	4a07      	ldr	r2, [pc, #28]	; (80023b4 <HAL_ADC_MspInit+0xe4>)
 8002398:	639a      	str	r2, [r3, #56]	; 0x38
 800239a:	4a06      	ldr	r2, [pc, #24]	; (80023b4 <HAL_ADC_MspInit+0xe4>)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80023a0:	bf00      	nop
 80023a2:	3728      	adds	r7, #40	; 0x28
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	40012000 	.word	0x40012000
 80023ac:	40023800 	.word	0x40023800
 80023b0:	40020400 	.word	0x40020400
 80023b4:	20000378 	.word	0x20000378
 80023b8:	40026410 	.word	0x40026410

080023bc <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80023c2:	2300      	movs	r3, #0
 80023c4:	607b      	str	r3, [r7, #4]
 80023c6:	4b0c      	ldr	r3, [pc, #48]	; (80023f8 <MX_DMA_Init+0x3c>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	4a0b      	ldr	r2, [pc, #44]	; (80023f8 <MX_DMA_Init+0x3c>)
 80023cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80023d0:	6313      	str	r3, [r2, #48]	; 0x30
 80023d2:	4b09      	ldr	r3, [pc, #36]	; (80023f8 <MX_DMA_Init+0x3c>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023da:	607b      	str	r3, [r7, #4]
 80023dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80023de:	2200      	movs	r2, #0
 80023e0:	2100      	movs	r1, #0
 80023e2:	2038      	movs	r0, #56	; 0x38
 80023e4:	f002 f8f3 	bl	80045ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80023e8:	2038      	movs	r0, #56	; 0x38
 80023ea:	f002 f90c 	bl	8004606 <HAL_NVIC_EnableIRQ>

}
 80023ee:	bf00      	nop
 80023f0:	3708      	adds	r7, #8
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	40023800 	.word	0x40023800

080023fc <LL_GPIO_SetOutputPin>:
{
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	683a      	ldr	r2, [r7, #0]
 800240a:	619a      	str	r2, [r3, #24]
}
 800240c:	bf00      	nop
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr

08002418 <LL_GPIO_ResetOutputPin>:
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	041a      	lsls	r2, r3, #16
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	619a      	str	r2, [r3, #24]
}
 800242a:	bf00      	nop
 800242c:	370c      	adds	r7, #12
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr
	...

08002438 <LL_AHB1_GRP1_EnableClock>:
{
 8002438:	b480      	push	{r7}
 800243a:	b085      	sub	sp, #20
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002440:	4b08      	ldr	r3, [pc, #32]	; (8002464 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002442:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002444:	4907      	ldr	r1, [pc, #28]	; (8002464 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4313      	orrs	r3, r2
 800244a:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800244c:	4b05      	ldr	r3, [pc, #20]	; (8002464 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800244e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	4013      	ands	r3, r2
 8002454:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002456:	68fb      	ldr	r3, [r7, #12]
}
 8002458:	bf00      	nop
 800245a:	3714      	adds	r7, #20
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr
 8002464:	40023800 	.word	0x40023800

08002468 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b086      	sub	sp, #24
 800246c:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800246e:	463b      	mov	r3, r7
 8002470:	2200      	movs	r2, #0
 8002472:	601a      	str	r2, [r3, #0]
 8002474:	605a      	str	r2, [r3, #4]
 8002476:	609a      	str	r2, [r3, #8]
 8002478:	60da      	str	r2, [r3, #12]
 800247a:	611a      	str	r2, [r3, #16]
 800247c:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800247e:	2004      	movs	r0, #4
 8002480:	f7ff ffda 	bl	8002438 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8002484:	2080      	movs	r0, #128	; 0x80
 8002486:	f7ff ffd7 	bl	8002438 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800248a:	2001      	movs	r0, #1
 800248c:	f7ff ffd4 	bl	8002438 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002490:	2002      	movs	r0, #2
 8002492:	f7ff ffd1 	bl	8002438 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8002496:	2008      	movs	r0, #8
 8002498:	f7ff ffce 	bl	8002438 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_13);
 800249c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80024a0:	482e      	ldr	r0, [pc, #184]	; (800255c <MX_GPIO_Init+0xf4>)
 80024a2:	f7ff ffab 	bl	80023fc <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_4 
 80024a6:	f240 2117 	movw	r1, #535	; 0x217
 80024aa:	482c      	ldr	r0, [pc, #176]	; (800255c <MX_GPIO_Init+0xf4>)
 80024ac:	f7ff ffb4 	bl	8002418 <LL_GPIO_ResetOutputPin>
                          |LL_GPIO_PIN_9);

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_12|LL_GPIO_PIN_6);
 80024b0:	f44f 5182 	mov.w	r1, #4160	; 0x1040
 80024b4:	482a      	ldr	r0, [pc, #168]	; (8002560 <MX_GPIO_Init+0xf8>)
 80024b6:	f7ff ffaf 	bl	8002418 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_8);
 80024ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024be:	4829      	ldr	r0, [pc, #164]	; (8002564 <MX_GPIO_Init+0xfc>)
 80024c0:	f7ff ffaa 	bl	8002418 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2 
 80024c4:	f242 2317 	movw	r3, #8727	; 0x2217
 80024c8:	603b      	str	r3, [r7, #0]
                          |LL_GPIO_PIN_4|LL_GPIO_PIN_9;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80024ca:	2301      	movs	r3, #1
 80024cc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80024ce:	2300      	movs	r3, #0
 80024d0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80024d2:	2300      	movs	r3, #0
 80024d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80024d6:	2300      	movs	r3, #0
 80024d8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024da:	463b      	mov	r3, r7
 80024dc:	4619      	mov	r1, r3
 80024de:	481f      	ldr	r0, [pc, #124]	; (800255c <MX_GPIO_Init+0xf4>)
 80024e0:	f003 fc3f 	bl	8005d62 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_8;
 80024e4:	f44f 7390 	mov.w	r3, #288	; 0x120
 80024e8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80024ea:	2300      	movs	r3, #0
 80024ec:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80024ee:	2300      	movs	r3, #0
 80024f0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024f2:	463b      	mov	r3, r7
 80024f4:	4619      	mov	r1, r3
 80024f6:	4819      	ldr	r0, [pc, #100]	; (800255c <MX_GPIO_Init+0xf4>)
 80024f8:	f003 fc33 	bl	8005d62 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12|LL_GPIO_PIN_6;
 80024fc:	f44f 5382 	mov.w	r3, #4160	; 0x1040
 8002500:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002502:	2301      	movs	r3, #1
 8002504:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002506:	2300      	movs	r3, #0
 8002508:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800250a:	2300      	movs	r3, #0
 800250c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800250e:	2300      	movs	r3, #0
 8002510:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002512:	463b      	mov	r3, r7
 8002514:	4619      	mov	r1, r3
 8002516:	4812      	ldr	r0, [pc, #72]	; (8002560 <MX_GPIO_Init+0xf8>)
 8002518:	f003 fc23 	bl	8005d62 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 800251c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002520:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002522:	2301      	movs	r3, #1
 8002524:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002526:	2300      	movs	r3, #0
 8002528:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800252a:	2300      	movs	r3, #0
 800252c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800252e:	2300      	movs	r3, #0
 8002530:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002532:	463b      	mov	r3, r7
 8002534:	4619      	mov	r1, r3
 8002536:	480b      	ldr	r0, [pc, #44]	; (8002564 <MX_GPIO_Init+0xfc>)
 8002538:	f003 fc13 	bl	8005d62 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 800253c:	2380      	movs	r3, #128	; 0x80
 800253e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002540:	2300      	movs	r3, #0
 8002542:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002544:	2300      	movs	r3, #0
 8002546:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002548:	463b      	mov	r3, r7
 800254a:	4619      	mov	r1, r3
 800254c:	4804      	ldr	r0, [pc, #16]	; (8002560 <MX_GPIO_Init+0xf8>)
 800254e:	f003 fc08 	bl	8005d62 <LL_GPIO_Init>

}
 8002552:	bf00      	nop
 8002554:	3718      	adds	r7, #24
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	40020800 	.word	0x40020800
 8002560:	40020400 	.word	0x40020400
 8002564:	40020000 	.word	0x40020000

08002568 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 800256c:	4b12      	ldr	r3, [pc, #72]	; (80025b8 <MX_I2C1_Init+0x50>)
 800256e:	4a13      	ldr	r2, [pc, #76]	; (80025bc <MX_I2C1_Init+0x54>)
 8002570:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002572:	4b11      	ldr	r3, [pc, #68]	; (80025b8 <MX_I2C1_Init+0x50>)
 8002574:	4a12      	ldr	r2, [pc, #72]	; (80025c0 <MX_I2C1_Init+0x58>)
 8002576:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002578:	4b0f      	ldr	r3, [pc, #60]	; (80025b8 <MX_I2C1_Init+0x50>)
 800257a:	2200      	movs	r2, #0
 800257c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800257e:	4b0e      	ldr	r3, [pc, #56]	; (80025b8 <MX_I2C1_Init+0x50>)
 8002580:	2200      	movs	r2, #0
 8002582:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002584:	4b0c      	ldr	r3, [pc, #48]	; (80025b8 <MX_I2C1_Init+0x50>)
 8002586:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800258a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800258c:	4b0a      	ldr	r3, [pc, #40]	; (80025b8 <MX_I2C1_Init+0x50>)
 800258e:	2200      	movs	r2, #0
 8002590:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002592:	4b09      	ldr	r3, [pc, #36]	; (80025b8 <MX_I2C1_Init+0x50>)
 8002594:	2200      	movs	r2, #0
 8002596:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002598:	4b07      	ldr	r3, [pc, #28]	; (80025b8 <MX_I2C1_Init+0x50>)
 800259a:	2200      	movs	r2, #0
 800259c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800259e:	4b06      	ldr	r3, [pc, #24]	; (80025b8 <MX_I2C1_Init+0x50>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80025a4:	4804      	ldr	r0, [pc, #16]	; (80025b8 <MX_I2C1_Init+0x50>)
 80025a6:	f002 fd51 	bl	800504c <HAL_I2C_Init>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d001      	beq.n	80025b4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80025b0:	f000 fab8 	bl	8002b24 <Error_Handler>
  }

}
 80025b4:	bf00      	nop
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	200003d8 	.word	0x200003d8
 80025bc:	40005400 	.word	0x40005400
 80025c0:	00061a80 	.word	0x00061a80

080025c4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b08a      	sub	sp, #40	; 0x28
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025cc:	f107 0314 	add.w	r3, r7, #20
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]
 80025d4:	605a      	str	r2, [r3, #4]
 80025d6:	609a      	str	r2, [r3, #8]
 80025d8:	60da      	str	r2, [r3, #12]
 80025da:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a19      	ldr	r2, [pc, #100]	; (8002648 <HAL_I2C_MspInit+0x84>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d12c      	bne.n	8002640 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025e6:	2300      	movs	r3, #0
 80025e8:	613b      	str	r3, [r7, #16]
 80025ea:	4b18      	ldr	r3, [pc, #96]	; (800264c <HAL_I2C_MspInit+0x88>)
 80025ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ee:	4a17      	ldr	r2, [pc, #92]	; (800264c <HAL_I2C_MspInit+0x88>)
 80025f0:	f043 0302 	orr.w	r3, r3, #2
 80025f4:	6313      	str	r3, [r2, #48]	; 0x30
 80025f6:	4b15      	ldr	r3, [pc, #84]	; (800264c <HAL_I2C_MspInit+0x88>)
 80025f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fa:	f003 0302 	and.w	r3, r3, #2
 80025fe:	613b      	str	r3, [r7, #16]
 8002600:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002602:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002606:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002608:	2312      	movs	r3, #18
 800260a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800260c:	2301      	movs	r3, #1
 800260e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002610:	2303      	movs	r3, #3
 8002612:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002614:	2304      	movs	r3, #4
 8002616:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002618:	f107 0314 	add.w	r3, r7, #20
 800261c:	4619      	mov	r1, r3
 800261e:	480c      	ldr	r0, [pc, #48]	; (8002650 <HAL_I2C_MspInit+0x8c>)
 8002620:	f002 fb7a 	bl	8004d18 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002624:	2300      	movs	r3, #0
 8002626:	60fb      	str	r3, [r7, #12]
 8002628:	4b08      	ldr	r3, [pc, #32]	; (800264c <HAL_I2C_MspInit+0x88>)
 800262a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262c:	4a07      	ldr	r2, [pc, #28]	; (800264c <HAL_I2C_MspInit+0x88>)
 800262e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002632:	6413      	str	r3, [r2, #64]	; 0x40
 8002634:	4b05      	ldr	r3, [pc, #20]	; (800264c <HAL_I2C_MspInit+0x88>)
 8002636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002638:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800263c:	60fb      	str	r3, [r7, #12]
 800263e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002640:	bf00      	nop
 8002642:	3728      	adds	r7, #40	; 0x28
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	40005400 	.word	0x40005400
 800264c:	40023800 	.word	0x40023800
 8002650:	40020400 	.word	0x40020400

08002654 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f043 0201 	orr.w	r2, r3, #1
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	601a      	str	r2, [r3, #0]
}
 8002668:	bf00      	nop
 800266a:	370c      	adds	r7, #12
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr

08002674 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
 800267c:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6a1a      	ldr	r2, [r3, #32]
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	431a      	orrs	r2, r3
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	621a      	str	r2, [r3, #32]
}
 800268a:	bf00      	nop
 800268c:	370c      	adds	r7, #12
 800268e:	46bd      	mov	sp, r7
 8002690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002694:	4770      	bx	lr

08002696 <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8002696:	b480      	push	{r7}
 8002698:	b083      	sub	sp, #12
 800269a:	af00      	add	r7, sp, #0
 800269c:	6078      	str	r0, [r7, #4]
 800269e:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6a1a      	ldr	r2, [r3, #32]
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	43db      	mvns	r3, r3
 80026a8:	401a      	ands	r2, r3
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	621a      	str	r2, [r3, #32]
}
 80026ae:	bf00      	nop
 80026b0:	370c      	adds	r7, #12
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr

080026ba <LL_USART_IsActiveFlag_TXE>:
{
 80026ba:	b480      	push	{r7}
 80026bc:	b083      	sub	sp, #12
 80026be:	af00      	add	r7, sp, #0
 80026c0:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026ca:	2b80      	cmp	r3, #128	; 0x80
 80026cc:	bf0c      	ite	eq
 80026ce:	2301      	moveq	r3, #1
 80026d0:	2300      	movne	r3, #0
 80026d2:	b2db      	uxtb	r3, r3
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr

080026e0 <LL_USART_EnableIT_RXNE>:
{
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	f043 0220 	orr.w	r2, r3, #32
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	60da      	str	r2, [r3, #12]
}
 80026f4:	bf00      	nop
 80026f6:	370c      	adds	r7, #12
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr

08002700 <LL_USART_TransmitData8>:
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
 8002708:	460b      	mov	r3, r1
 800270a:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 800270c:	78fa      	ldrb	r2, [r7, #3]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	605a      	str	r2, [r3, #4]
}
 8002712:	bf00      	nop
 8002714:	370c      	adds	r7, #12
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr

0800271e <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800271e:	b480      	push	{r7}
 8002720:	b083      	sub	sp, #12
 8002722:	af00      	add	r7, sp, #0
 8002724:	6078      	str	r0, [r7, #4]
 8002726:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->ODR, READ_REG(GPIOx->ODR) ^ PinMask);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	695a      	ldr	r2, [r3, #20]
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	405a      	eors	r2, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	615a      	str	r2, [r3, #20]
}
 8002734:	bf00      	nop
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr

08002740 <_write>:

/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char *p, int len) {
 8002740:	b580      	push	{r7, lr}
 8002742:	b086      	sub	sp, #24
 8002744:	af00      	add	r7, sp, #0
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	60b9      	str	r1, [r7, #8]
 800274a:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len; i++) {
 800274c:	2300      	movs	r3, #0
 800274e:	617b      	str	r3, [r7, #20]
 8002750:	e011      	b.n	8002776 <_write+0x36>
		while (!LL_USART_IsActiveFlag_TXE(USART6))
 8002752:	bf00      	nop
 8002754:	480c      	ldr	r0, [pc, #48]	; (8002788 <_write+0x48>)
 8002756:	f7ff ffb0 	bl	80026ba <LL_USART_IsActiveFlag_TXE>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d0f9      	beq.n	8002754 <_write+0x14>
			;
		LL_USART_TransmitData8(USART6, *(p + i));
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	68ba      	ldr	r2, [r7, #8]
 8002764:	4413      	add	r3, r2
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	4619      	mov	r1, r3
 800276a:	4807      	ldr	r0, [pc, #28]	; (8002788 <_write+0x48>)
 800276c:	f7ff ffc8 	bl	8002700 <LL_USART_TransmitData8>
	for (int i = 0; i < len; i++) {
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	3301      	adds	r3, #1
 8002774:	617b      	str	r3, [r7, #20]
 8002776:	697a      	ldr	r2, [r7, #20]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	429a      	cmp	r2, r3
 800277c:	dbe9      	blt.n	8002752 <_write+0x12>
	}
	return len;
 800277e:	687b      	ldr	r3, [r7, #4]
}
 8002780:	4618      	mov	r0, r3
 8002782:	3718      	adds	r7, #24
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	40011400 	.word	0x40011400

0800278c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800278c:	b590      	push	{r4, r7, lr}
 800278e:	b091      	sub	sp, #68	; 0x44
 8002790:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	float q[4];
	float quatRadianAccuracy;
	unsigned char buf_read[16] = {1};
 8002792:	f107 0314 	add.w	r3, r7, #20
 8002796:	2200      	movs	r2, #0
 8002798:	601a      	str	r2, [r3, #0]
 800279a:	605a      	str	r2, [r3, #4]
 800279c:	609a      	str	r2, [r3, #8]
 800279e:	60da      	str	r2, [r3, #12]
 80027a0:	2301      	movs	r3, #1
 80027a2:	753b      	strb	r3, [r7, #20]
	unsigned char buf_write[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 80027a4:	4b9b      	ldr	r3, [pc, #620]	; (8002a14 <main+0x288>)
 80027a6:	1d3c      	adds	r4, r7, #4
 80027a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80027aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	unsigned short adcVal;
	float batteryVolt;
	short gyro_x_offset = 8;
 80027ae:	2308      	movs	r3, #8
 80027b0:	87fb      	strh	r3, [r7, #62]	; 0x3e
	short gyro_y_offset = -23;
 80027b2:	f64f 73e9 	movw	r3, #65513	; 0xffe9
 80027b6:	87bb      	strh	r3, [r7, #60]	; 0x3c
	short gyro_z_offset = -2;
 80027b8:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80027bc:	877b      	strh	r3, [r7, #58]	; 0x3a
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80027be:	f001 f9a3 	bl	8003b08 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80027c2:	f000 f945 	bl	8002a50 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80027c6:	f7ff fe4f 	bl	8002468 <MX_GPIO_Init>
	MX_DMA_Init();
 80027ca:	f7ff fdf7 	bl	80023bc <MX_DMA_Init>
	MX_TIM3_Init();
 80027ce:	f000 fe23 	bl	8003418 <MX_TIM3_Init>
	MX_USART6_UART_Init();
 80027d2:	f001 f90f 	bl	80039f4 <MX_USART6_UART_Init>
	MX_SPI2_Init();
 80027d6:	f000 fa59 	bl	8002c8c <MX_SPI2_Init>
	MX_SPI1_Init();
 80027da:	f000 fa05 	bl	8002be8 <MX_SPI1_Init>
	MX_SPI3_Init();
 80027de:	f000 faa9 	bl	8002d34 <MX_SPI3_Init>
	MX_UART4_Init();
 80027e2:	f001 f82d 	bl	8003840 <MX_UART4_Init>
	MX_UART5_Init();
 80027e6:	f001 f88d 	bl	8003904 <MX_UART5_Init>
	MX_TIM5_Init();
 80027ea:	f000 fe83 	bl	80034f4 <MX_TIM5_Init>
	MX_I2C1_Init();
 80027ee:	f7ff febb 	bl	8002568 <MX_I2C1_Init>
	MX_ADC1_Init();
 80027f2:	f7ff fd1b 	bl	800222c <MX_ADC1_Init>
	/* USER CODE BEGIN 2 */
	LL_TIM_EnableCounter(TIM3);
 80027f6:	4888      	ldr	r0, [pc, #544]	; (8002a18 <main+0x28c>)
 80027f8:	f7ff ff2c 	bl	8002654 <LL_TIM_EnableCounter>

	LL_USART_EnableIT_RXNE(USART6);
 80027fc:	4887      	ldr	r0, [pc, #540]	; (8002a1c <main+0x290>)
 80027fe:	f7ff ff6f 	bl	80026e0 <LL_USART_EnableIT_RXNE>
	LL_USART_EnableIT_RXNE(UART4);
 8002802:	4887      	ldr	r0, [pc, #540]	; (8002a20 <main+0x294>)
 8002804:	f7ff ff6c 	bl	80026e0 <LL_USART_EnableIT_RXNE>
	LL_USART_EnableIT_RXNE(UART5);
 8002808:	4886      	ldr	r0, [pc, #536]	; (8002a24 <main+0x298>)
 800280a:	f7ff ff69 	bl	80026e0 <LL_USART_EnableIT_RXNE>

	BNO080_Initialization();
 800280e:	f7fe fccf 	bl	80011b0 <BNO080_Initialization>
	BNO080_enableRotationVector(2500); //400Hz, maximum value describing in datasheet
 8002812:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8002816:	f7fe fd61 	bl	80012dc <BNO080_enableRotationVector>

	ICM20602_Initialization();
 800281a:	f7ff f87d 	bl	8001918 <ICM20602_Initialization>
	LPS22HH_Initialization();
 800281e:	f7ff fac3 	bl	8001da8 <LPS22HH_Initialization>
	M8N_Initialization();
 8002822:	f7ff fcdb 	bl	80021dc <M8N_Initialization>

	//TIM5 Initialization
	LL_TIM_EnableCounter(TIM5);
 8002826:	4880      	ldr	r0, [pc, #512]	; (8002a28 <main+0x29c>)
 8002828:	f7ff ff14 	bl	8002654 <LL_TIM_EnableCounter>
	LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH1);
 800282c:	2101      	movs	r1, #1
 800282e:	487e      	ldr	r0, [pc, #504]	; (8002a28 <main+0x29c>)
 8002830:	f7ff ff20 	bl	8002674 <LL_TIM_CC_EnableChannel>
	LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH2);
 8002834:	2110      	movs	r1, #16
 8002836:	487c      	ldr	r0, [pc, #496]	; (8002a28 <main+0x29c>)
 8002838:	f7ff ff1c 	bl	8002674 <LL_TIM_CC_EnableChannel>
	LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH3);
 800283c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002840:	4879      	ldr	r0, [pc, #484]	; (8002a28 <main+0x29c>)
 8002842:	f7ff ff17 	bl	8002674 <LL_TIM_CC_EnableChannel>
	LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH4);
 8002846:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800284a:	4877      	ldr	r0, [pc, #476]	; (8002a28 <main+0x29c>)
 800284c:	f7ff ff12 	bl	8002674 <LL_TIM_CC_EnableChannel>

	HAL_ADC_Start_DMA(&hadc1, &adcVal, 1);
 8002850:	1cbb      	adds	r3, r7, #2
 8002852:	2201      	movs	r2, #1
 8002854:	4619      	mov	r1, r3
 8002856:	4875      	ldr	r0, [pc, #468]	; (8002a2c <main+0x2a0>)
 8002858:	f001 fa2e 	bl	8003cb8 <HAL_ADC_Start_DMA>

	//ICM20602 DC BIAS OFFSET CALIBRATION
	ICM20602_Writebyte(0x13, (gyro_x_offset * -2) >> 8);
 800285c:	f9b7 203e 	ldrsh.w	r2, [r7, #62]	; 0x3e
 8002860:	4613      	mov	r3, r2
 8002862:	07db      	lsls	r3, r3, #31
 8002864:	1a9b      	subs	r3, r3, r2
 8002866:	005b      	lsls	r3, r3, #1
 8002868:	121b      	asrs	r3, r3, #8
 800286a:	4619      	mov	r1, r3
 800286c:	2013      	movs	r0, #19
 800286e:	f7ff f831 	bl	80018d4 <ICM20602_Writebyte>
	ICM20602_Writebyte(0x14, (gyro_x_offset * -2));
 8002872:	f9b7 203e 	ldrsh.w	r2, [r7, #62]	; 0x3e
 8002876:	4613      	mov	r3, r2
 8002878:	07db      	lsls	r3, r3, #31
 800287a:	1a9b      	subs	r3, r3, r2
 800287c:	005b      	lsls	r3, r3, #1
 800287e:	4619      	mov	r1, r3
 8002880:	2014      	movs	r0, #20
 8002882:	f7ff f827 	bl	80018d4 <ICM20602_Writebyte>

	ICM20602_Writebyte(0x15, (gyro_y_offset * -2) >> 8);
 8002886:	f9b7 203c 	ldrsh.w	r2, [r7, #60]	; 0x3c
 800288a:	4613      	mov	r3, r2
 800288c:	07db      	lsls	r3, r3, #31
 800288e:	1a9b      	subs	r3, r3, r2
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	121b      	asrs	r3, r3, #8
 8002894:	4619      	mov	r1, r3
 8002896:	2015      	movs	r0, #21
 8002898:	f7ff f81c 	bl	80018d4 <ICM20602_Writebyte>
	ICM20602_Writebyte(0x16, (gyro_y_offset * -2));
 800289c:	f9b7 203c 	ldrsh.w	r2, [r7, #60]	; 0x3c
 80028a0:	4613      	mov	r3, r2
 80028a2:	07db      	lsls	r3, r3, #31
 80028a4:	1a9b      	subs	r3, r3, r2
 80028a6:	005b      	lsls	r3, r3, #1
 80028a8:	4619      	mov	r1, r3
 80028aa:	2016      	movs	r0, #22
 80028ac:	f7ff f812 	bl	80018d4 <ICM20602_Writebyte>

	ICM20602_Writebyte(0x17, (gyro_z_offset * -2) >> 8);
 80028b0:	f9b7 203a 	ldrsh.w	r2, [r7, #58]	; 0x3a
 80028b4:	4613      	mov	r3, r2
 80028b6:	07db      	lsls	r3, r3, #31
 80028b8:	1a9b      	subs	r3, r3, r2
 80028ba:	005b      	lsls	r3, r3, #1
 80028bc:	121b      	asrs	r3, r3, #8
 80028be:	4619      	mov	r1, r3
 80028c0:	2017      	movs	r0, #23
 80028c2:	f7ff f807 	bl	80018d4 <ICM20602_Writebyte>
	ICM20602_Writebyte(0x18, (gyro_z_offset * -2));
 80028c6:	f9b7 203a 	ldrsh.w	r2, [r7, #58]	; 0x3a
 80028ca:	4613      	mov	r3, r2
 80028cc:	07db      	lsls	r3, r3, #31
 80028ce:	1a9b      	subs	r3, r3, r2
 80028d0:	005b      	lsls	r3, r3, #1
 80028d2:	4619      	mov	r1, r3
 80028d4:	2018      	movs	r0, #24
 80028d6:	f7fe fffd 	bl	80018d4 <ICM20602_Writebyte>
	//
	//	//EEPROM Read
	//	EP_PIDGain_Read(0, &p, &i, &d);
	//	printf("%f %f %f", p, i, d);

	LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80028da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028de:	484e      	ldr	r0, [pc, #312]	; (8002a18 <main+0x28c>)
 80028e0:	f7ff fec8 	bl	8002674 <LL_TIM_CC_EnableChannel>
	TIM3->PSC = 6000;
 80028e4:	4b4c      	ldr	r3, [pc, #304]	; (8002a18 <main+0x28c>)
 80028e6:	f241 7270 	movw	r2, #6000	; 0x1770
 80028ea:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(200);
 80028ec:	20c8      	movs	r0, #200	; 0xc8
 80028ee:	f001 f97d 	bl	8003bec <HAL_Delay>
	TIM3->PSC = 4000;
 80028f2:	4b49      	ldr	r3, [pc, #292]	; (8002a18 <main+0x28c>)
 80028f4:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80028f8:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(100);
 80028fa:	2064      	movs	r0, #100	; 0x64
 80028fc:	f001 f976 	bl	8003bec <HAL_Delay>
	TIM3->PSC = 4000;
 8002900:	4b45      	ldr	r3, [pc, #276]	; (8002a18 <main+0x28c>)
 8002902:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8002906:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(100);
 8002908:	2064      	movs	r0, #100	; 0x64
 800290a:	f001 f96f 	bl	8003bec <HAL_Delay>
	TIM3->PSC = 6000;
 800290e:	4b42      	ldr	r3, [pc, #264]	; (8002a18 <main+0x28c>)
 8002910:	f241 7270 	movw	r2, #6000	; 0x1770
 8002914:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(200);
 8002916:	20c8      	movs	r0, #200	; 0xc8
 8002918:	f001 f968 	bl	8003bec <HAL_Delay>
	//  TIM3 -> CCR4 = TIM3 -> ARR / 2;
	LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800291c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002920:	483d      	ldr	r0, [pc, #244]	; (8002a18 <main+0x28c>)
 8002922:	f7ff feb8 	bl	8002696 <LL_TIM_CC_DisableChannel>

	printf("Starts\n");
 8002926:	4842      	ldr	r0, [pc, #264]	; (8002a30 <main+0x2a4>)
 8002928:	f004 fe88 	bl	800763c <puts>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		batteryVolt = adcVal * 0.003619f;
 800292c:	887b      	ldrh	r3, [r7, #2]
 800292e:	ee07 3a90 	vmov	s15, r3
 8002932:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002936:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8002a34 <main+0x2a8>
 800293a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800293e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		//		printf("%d\t%.2f\n", adcVal, batteryVolt);
		if (batteryVolt < 10.0f) {
 8002942:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002946:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800294a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800294e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002952:	d509      	bpl.n	8002968 <main+0x1dc>
			LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8002954:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002958:	482f      	ldr	r0, [pc, #188]	; (8002a18 <main+0x28c>)
 800295a:	f7ff fe8b 	bl	8002674 <LL_TIM_CC_EnableChannel>
			TIM3->PSC = 1500;
 800295e:	4b2e      	ldr	r3, [pc, #184]	; (8002a18 <main+0x28c>)
 8002960:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002964:	629a      	str	r2, [r3, #40]	; 0x28
 8002966:	e004      	b.n	8002972 <main+0x1e6>
		}
		else {
			LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8002968:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800296c:	482a      	ldr	r0, [pc, #168]	; (8002a18 <main+0x28c>)
 800296e:	f7ff fe92 	bl	8002696 <LL_TIM_CC_DisableChannel>
		////			printf("%.2f\t%.2f\n", BNO080_Roll, BNO080_Pitch);
		//			printf("%.2f\n", BNO080_Yaw);
		//		}


		if (ICM20602_DataReady() == 1) {
 8002972:	f7ff f87b 	bl	8001a6c <ICM20602_DataReady>
 8002976:	4603      	mov	r3, r0
 8002978:	2b01      	cmp	r3, #1
 800297a:	d1d7      	bne.n	800292c <main+0x1a0>
			LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_1);
 800297c:	2102      	movs	r1, #2
 800297e:	482e      	ldr	r0, [pc, #184]	; (8002a38 <main+0x2ac>)
 8002980:	f7ff fecd 	bl	800271e <LL_GPIO_TogglePin>
			ICM20602_Get3AxisGyroRawData(&ICM20602.gyro_x_raw);
 8002984:	482d      	ldr	r0, [pc, #180]	; (8002a3c <main+0x2b0>)
 8002986:	f7ff f845 	bl	8001a14 <ICM20602_Get3AxisGyroRawData>
			ICM20602.gyro_x = ICM20602.gyro_x_raw * 2000.f / 32768.f;
 800298a:	4b2d      	ldr	r3, [pc, #180]	; (8002a40 <main+0x2b4>)
 800298c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002990:	ee07 3a90 	vmov	s15, r3
 8002994:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002998:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8002a44 <main+0x2b8>
 800299c:	ee27 7a87 	vmul.f32	s14, s15, s14
 80029a0:	eddf 6a29 	vldr	s13, [pc, #164]	; 8002a48 <main+0x2bc>
 80029a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029a8:	4b25      	ldr	r3, [pc, #148]	; (8002a40 <main+0x2b4>)
 80029aa:	edc3 7a07 	vstr	s15, [r3, #28]
			ICM20602.gyro_y = ICM20602.gyro_y_raw * 2000.f / 32768.f;
 80029ae:	4b24      	ldr	r3, [pc, #144]	; (8002a40 <main+0x2b4>)
 80029b0:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80029b4:	ee07 3a90 	vmov	s15, r3
 80029b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029bc:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8002a44 <main+0x2b8>
 80029c0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80029c4:	eddf 6a20 	vldr	s13, [pc, #128]	; 8002a48 <main+0x2bc>
 80029c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029cc:	4b1c      	ldr	r3, [pc, #112]	; (8002a40 <main+0x2b4>)
 80029ce:	edc3 7a08 	vstr	s15, [r3, #32]
			ICM20602.gyro_z = ICM20602.gyro_z_raw * 2000.f / 32768.f;
 80029d2:	4b1b      	ldr	r3, [pc, #108]	; (8002a40 <main+0x2b4>)
 80029d4:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80029d8:	ee07 3a90 	vmov	s15, r3
 80029dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029e0:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8002a44 <main+0x2b8>
 80029e4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80029e8:	eddf 6a17 	vldr	s13, [pc, #92]	; 8002a48 <main+0x2bc>
 80029ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029f0:	4b13      	ldr	r3, [pc, #76]	; (8002a40 <main+0x2b4>)
 80029f2:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			printf("%d,%d,%d\n", ICM20602.gyro_x_raw ,ICM20602.gyro_y_raw, ICM20602.gyro_z_raw);
 80029f6:	4b12      	ldr	r3, [pc, #72]	; (8002a40 <main+0x2b4>)
 80029f8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80029fc:	4619      	mov	r1, r3
 80029fe:	4b10      	ldr	r3, [pc, #64]	; (8002a40 <main+0x2b4>)
 8002a00:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002a04:	461a      	mov	r2, r3
 8002a06:	4b0e      	ldr	r3, [pc, #56]	; (8002a40 <main+0x2b4>)
 8002a08:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002a0c:	480f      	ldr	r0, [pc, #60]	; (8002a4c <main+0x2c0>)
 8002a0e:	f004 fda1 	bl	8007554 <iprintf>
		batteryVolt = adcVal * 0.003619f;
 8002a12:	e78b      	b.n	800292c <main+0x1a0>
 8002a14:	0800955c 	.word	0x0800955c
 8002a18:	40000400 	.word	0x40000400
 8002a1c:	40011400 	.word	0x40011400
 8002a20:	40004c00 	.word	0x40004c00
 8002a24:	40005000 	.word	0x40005000
 8002a28:	40000c00 	.word	0x40000c00
 8002a2c:	20000330 	.word	0x20000330
 8002a30:	08009548 	.word	0x08009548
 8002a34:	3b6d2cbf 	.word	0x3b6d2cbf
 8002a38:	40020800 	.word	0x40020800
 8002a3c:	20000310 	.word	0x20000310
 8002a40:	20000308 	.word	0x20000308
 8002a44:	44fa0000 	.word	0x44fa0000
 8002a48:	47000000 	.word	0x47000000
 8002a4c:	08009550 	.word	0x08009550

08002a50 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b094      	sub	sp, #80	; 0x50
 8002a54:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a56:	f107 0320 	add.w	r3, r7, #32
 8002a5a:	2230      	movs	r2, #48	; 0x30
 8002a5c:	2100      	movs	r1, #0
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f004 f914 	bl	8006c8c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a64:	f107 030c 	add.w	r3, r7, #12
 8002a68:	2200      	movs	r2, #0
 8002a6a:	601a      	str	r2, [r3, #0]
 8002a6c:	605a      	str	r2, [r3, #4]
 8002a6e:	609a      	str	r2, [r3, #8]
 8002a70:	60da      	str	r2, [r3, #12]
 8002a72:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8002a74:	2300      	movs	r3, #0
 8002a76:	60bb      	str	r3, [r7, #8]
 8002a78:	4b28      	ldr	r3, [pc, #160]	; (8002b1c <SystemClock_Config+0xcc>)
 8002a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7c:	4a27      	ldr	r2, [pc, #156]	; (8002b1c <SystemClock_Config+0xcc>)
 8002a7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a82:	6413      	str	r3, [r2, #64]	; 0x40
 8002a84:	4b25      	ldr	r3, [pc, #148]	; (8002b1c <SystemClock_Config+0xcc>)
 8002a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a8c:	60bb      	str	r3, [r7, #8]
 8002a8e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a90:	2300      	movs	r3, #0
 8002a92:	607b      	str	r3, [r7, #4]
 8002a94:	4b22      	ldr	r3, [pc, #136]	; (8002b20 <SystemClock_Config+0xd0>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a21      	ldr	r2, [pc, #132]	; (8002b20 <SystemClock_Config+0xd0>)
 8002a9a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a9e:	6013      	str	r3, [r2, #0]
 8002aa0:	4b1f      	ldr	r3, [pc, #124]	; (8002b20 <SystemClock_Config+0xd0>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002aa8:	607b      	str	r3, [r7, #4]
 8002aaa:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002aac:	2301      	movs	r3, #1
 8002aae:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002ab0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ab4:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ab6:	2302      	movs	r3, #2
 8002ab8:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002aba:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002abe:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8002ac0:	2304      	movs	r3, #4
 8002ac2:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8002ac4:	23a8      	movs	r3, #168	; 0xa8
 8002ac6:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002ac8:	2302      	movs	r3, #2
 8002aca:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8002acc:	2304      	movs	r3, #4
 8002ace:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ad0:	f107 0320 	add.w	r3, r7, #32
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f002 fbf1 	bl	80052bc <HAL_RCC_OscConfig>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d001      	beq.n	8002ae4 <SystemClock_Config+0x94>
	{
		Error_Handler();
 8002ae0:	f000 f820 	bl	8002b24 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ae4:	230f      	movs	r3, #15
 8002ae6:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002ae8:	2302      	movs	r3, #2
 8002aea:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002aec:	2300      	movs	r3, #0
 8002aee:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002af0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002af4:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002af6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002afa:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002afc:	f107 030c 	add.w	r3, r7, #12
 8002b00:	2105      	movs	r1, #5
 8002b02:	4618      	mov	r0, r3
 8002b04:	f002 fe4a 	bl	800579c <HAL_RCC_ClockConfig>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <SystemClock_Config+0xc2>
	{
		Error_Handler();
 8002b0e:	f000 f809 	bl	8002b24 <Error_Handler>
	}
}
 8002b12:	bf00      	nop
 8002b14:	3750      	adds	r7, #80	; 0x50
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop
 8002b1c:	40023800 	.word	0x40023800
 8002b20:	40007000 	.word	0x40007000

08002b24 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002b24:	b480      	push	{r7}
 8002b26:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8002b28:	bf00      	nop
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr

08002b32 <LL_SPI_SetStandard>:
{
 8002b32:	b480      	push	{r7}
 8002b34:	b083      	sub	sp, #12
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	6078      	str	r0, [r7, #4]
 8002b3a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f023 0210 	bic.w	r2, r3, #16
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	431a      	orrs	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	605a      	str	r2, [r3, #4]
}
 8002b4c:	bf00      	nop
 8002b4e:	370c      	adds	r7, #12
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <LL_AHB1_GRP1_EnableClock>:
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b085      	sub	sp, #20
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002b60:	4b08      	ldr	r3, [pc, #32]	; (8002b84 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002b62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b64:	4907      	ldr	r1, [pc, #28]	; (8002b84 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002b6c:	4b05      	ldr	r3, [pc, #20]	; (8002b84 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002b6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	4013      	ands	r3, r2
 8002b74:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002b76:	68fb      	ldr	r3, [r7, #12]
}
 8002b78:	bf00      	nop
 8002b7a:	3714      	adds	r7, #20
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr
 8002b84:	40023800 	.word	0x40023800

08002b88 <LL_APB1_GRP1_EnableClock>:
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b085      	sub	sp, #20
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002b90:	4b08      	ldr	r3, [pc, #32]	; (8002bb4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002b92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b94:	4907      	ldr	r1, [pc, #28]	; (8002bb4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002b9c:	4b05      	ldr	r3, [pc, #20]	; (8002bb4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002b9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
}
 8002ba8:	bf00      	nop
 8002baa:	3714      	adds	r7, #20
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr
 8002bb4:	40023800 	.word	0x40023800

08002bb8 <LL_APB2_GRP1_EnableClock>:
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b085      	sub	sp, #20
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002bc0:	4b08      	ldr	r3, [pc, #32]	; (8002be4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002bc2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002bc4:	4907      	ldr	r1, [pc, #28]	; (8002be4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002bcc:	4b05      	ldr	r3, [pc, #20]	; (8002be4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002bce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
}
 8002bd8:	bf00      	nop
 8002bda:	3714      	adds	r7, #20
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr
 8002be4:	40023800 	.word	0x40023800

08002be8 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b090      	sub	sp, #64	; 0x40
 8002bec:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002bee:	f107 0318 	add.w	r3, r7, #24
 8002bf2:	2228      	movs	r2, #40	; 0x28
 8002bf4:	2100      	movs	r1, #0
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f004 f848 	bl	8006c8c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bfc:	463b      	mov	r3, r7
 8002bfe:	2200      	movs	r2, #0
 8002c00:	601a      	str	r2, [r3, #0]
 8002c02:	605a      	str	r2, [r3, #4]
 8002c04:	609a      	str	r2, [r3, #8]
 8002c06:	60da      	str	r2, [r3, #12]
 8002c08:	611a      	str	r2, [r3, #16]
 8002c0a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8002c0c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002c10:	f7ff ffd2 	bl	8002bb8 <LL_APB2_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002c14:	2001      	movs	r0, #1
 8002c16:	f7ff ff9f 	bl	8002b58 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration  
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002c1a:	23e0      	movs	r3, #224	; 0xe0
 8002c1c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002c1e:	2302      	movs	r3, #2
 8002c20:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002c22:	2303      	movs	r3, #3
 8002c24:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002c26:	2300      	movs	r3, #0
 8002c28:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002c2e:	2305      	movs	r3, #5
 8002c30:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c32:	463b      	mov	r3, r7
 8002c34:	4619      	mov	r1, r3
 8002c36:	4813      	ldr	r0, [pc, #76]	; (8002c84 <MX_SPI1_Init+0x9c>)
 8002c38:	f003 f893 	bl	8005d62 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002c40:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002c44:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002c46:	2300      	movs	r3, #0
 8002c48:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002c4a:	2302      	movs	r3, #2
 8002c4c:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002c52:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c56:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 8002c58:	2310      	movs	r3, #16
 8002c5a:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002c60:	2300      	movs	r3, #0
 8002c62:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8002c64:	230a      	movs	r3, #10
 8002c66:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8002c68:	f107 0318 	add.w	r3, r7, #24
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	4806      	ldr	r0, [pc, #24]	; (8002c88 <MX_SPI1_Init+0xa0>)
 8002c70:	f003 fa45 	bl	80060fe <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8002c74:	2100      	movs	r1, #0
 8002c76:	4804      	ldr	r0, [pc, #16]	; (8002c88 <MX_SPI1_Init+0xa0>)
 8002c78:	f7ff ff5b 	bl	8002b32 <LL_SPI_SetStandard>

}
 8002c7c:	bf00      	nop
 8002c7e:	3740      	adds	r7, #64	; 0x40
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	40020000 	.word	0x40020000
 8002c88:	40013000 	.word	0x40013000

08002c8c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b090      	sub	sp, #64	; 0x40
 8002c90:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002c92:	f107 0318 	add.w	r3, r7, #24
 8002c96:	2228      	movs	r2, #40	; 0x28
 8002c98:	2100      	movs	r1, #0
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f003 fff6 	bl	8006c8c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca0:	463b      	mov	r3, r7
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	601a      	str	r2, [r3, #0]
 8002ca6:	605a      	str	r2, [r3, #4]
 8002ca8:	609a      	str	r2, [r3, #8]
 8002caa:	60da      	str	r2, [r3, #12]
 8002cac:	611a      	str	r2, [r3, #16]
 8002cae:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8002cb0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002cb4:	f7ff ff68 	bl	8002b88 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002cb8:	2002      	movs	r0, #2
 8002cba:	f7ff ff4d 	bl	8002b58 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration  
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8002cbe:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002cc2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002cc4:	2302      	movs	r3, #2
 8002cc6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002cc8:	2303      	movs	r3, #3
 8002cca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002cd4:	2305      	movs	r3, #5
 8002cd6:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cd8:	463b      	mov	r3, r7
 8002cda:	4619      	mov	r1, r3
 8002cdc:	4813      	ldr	r0, [pc, #76]	; (8002d2c <MX_SPI2_Init+0xa0>)
 8002cde:	f003 f840 	bl	8005d62 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002ce6:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002cea:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002cec:	2300      	movs	r3, #0
 8002cee:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002cf0:	2302      	movs	r3, #2
 8002cf2:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002cf8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8002cfe:	2318      	movs	r3, #24
 8002d00:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002d02:	2300      	movs	r3, #0
 8002d04:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002d06:	2300      	movs	r3, #0
 8002d08:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8002d0a:	230a      	movs	r3, #10
 8002d0c:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8002d0e:	f107 0318 	add.w	r3, r7, #24
 8002d12:	4619      	mov	r1, r3
 8002d14:	4806      	ldr	r0, [pc, #24]	; (8002d30 <MX_SPI2_Init+0xa4>)
 8002d16:	f003 f9f2 	bl	80060fe <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8002d1a:	2100      	movs	r1, #0
 8002d1c:	4804      	ldr	r0, [pc, #16]	; (8002d30 <MX_SPI2_Init+0xa4>)
 8002d1e:	f7ff ff08 	bl	8002b32 <LL_SPI_SetStandard>

}
 8002d22:	bf00      	nop
 8002d24:	3740      	adds	r7, #64	; 0x40
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	40020400 	.word	0x40020400
 8002d30:	40003800 	.word	0x40003800

08002d34 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b090      	sub	sp, #64	; 0x40
 8002d38:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002d3a:	f107 0318 	add.w	r3, r7, #24
 8002d3e:	2228      	movs	r2, #40	; 0x28
 8002d40:	2100      	movs	r1, #0
 8002d42:	4618      	mov	r0, r3
 8002d44:	f003 ffa2 	bl	8006c8c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d48:	463b      	mov	r3, r7
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	601a      	str	r2, [r3, #0]
 8002d4e:	605a      	str	r2, [r3, #4]
 8002d50:	609a      	str	r2, [r3, #8]
 8002d52:	60da      	str	r2, [r3, #12]
 8002d54:	611a      	str	r2, [r3, #16]
 8002d56:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8002d58:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002d5c:	f7ff ff14 	bl	8002b88 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002d60:	2002      	movs	r0, #2
 8002d62:	f7ff fef9 	bl	8002b58 <LL_AHB1_GRP1_EnableClock>
  /**SPI3 GPIO Configuration  
  PB3   ------> SPI3_SCK
  PB4   ------> SPI3_MISO
  PB5   ------> SPI3_MOSI 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8002d66:	2338      	movs	r3, #56	; 0x38
 8002d68:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002d6a:	2302      	movs	r3, #2
 8002d6c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002d72:	2300      	movs	r3, #0
 8002d74:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002d76:	2300      	movs	r3, #0
 8002d78:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8002d7a:	2306      	movs	r3, #6
 8002d7c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d7e:	463b      	mov	r3, r7
 8002d80:	4619      	mov	r1, r3
 8002d82:	4813      	ldr	r0, [pc, #76]	; (8002dd0 <MX_SPI3_Init+0x9c>)
 8002d84:	f002 ffed 	bl	8005d62 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002d8c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002d90:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002d92:	2300      	movs	r3, #0
 8002d94:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002d96:	2302      	movs	r3, #2
 8002d98:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002d9e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002da2:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 8002da4:	2308      	movs	r3, #8
 8002da6:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002da8:	2300      	movs	r3, #0
 8002daa:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002dac:	2300      	movs	r3, #0
 8002dae:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8002db0:	230a      	movs	r3, #10
 8002db2:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 8002db4:	f107 0318 	add.w	r3, r7, #24
 8002db8:	4619      	mov	r1, r3
 8002dba:	4806      	ldr	r0, [pc, #24]	; (8002dd4 <MX_SPI3_Init+0xa0>)
 8002dbc:	f003 f99f 	bl	80060fe <LL_SPI_Init>
  LL_SPI_SetStandard(SPI3, LL_SPI_PROTOCOL_MOTOROLA);
 8002dc0:	2100      	movs	r1, #0
 8002dc2:	4804      	ldr	r0, [pc, #16]	; (8002dd4 <MX_SPI3_Init+0xa0>)
 8002dc4:	f7ff feb5 	bl	8002b32 <LL_SPI_SetStandard>

}
 8002dc8:	bf00      	nop
 8002dca:	3740      	adds	r7, #64	; 0x40
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	40020400 	.word	0x40020400
 8002dd4:	40003c00 	.word	0x40003c00

08002dd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dde:	2300      	movs	r3, #0
 8002de0:	607b      	str	r3, [r7, #4]
 8002de2:	4b10      	ldr	r3, [pc, #64]	; (8002e24 <HAL_MspInit+0x4c>)
 8002de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002de6:	4a0f      	ldr	r2, [pc, #60]	; (8002e24 <HAL_MspInit+0x4c>)
 8002de8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002dec:	6453      	str	r3, [r2, #68]	; 0x44
 8002dee:	4b0d      	ldr	r3, [pc, #52]	; (8002e24 <HAL_MspInit+0x4c>)
 8002df0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002df2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002df6:	607b      	str	r3, [r7, #4]
 8002df8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	603b      	str	r3, [r7, #0]
 8002dfe:	4b09      	ldr	r3, [pc, #36]	; (8002e24 <HAL_MspInit+0x4c>)
 8002e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e02:	4a08      	ldr	r2, [pc, #32]	; (8002e24 <HAL_MspInit+0x4c>)
 8002e04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e08:	6413      	str	r3, [r2, #64]	; 0x40
 8002e0a:	4b06      	ldr	r3, [pc, #24]	; (8002e24 <HAL_MspInit+0x4c>)
 8002e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e12:	603b      	str	r3, [r7, #0]
 8002e14:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e16:	bf00      	nop
 8002e18:	370c      	adds	r7, #12
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
 8002e24:	40023800 	.word	0x40023800

08002e28 <LL_USART_IsActiveFlag_RXNE>:
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b083      	sub	sp, #12
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 0320 	and.w	r3, r3, #32
 8002e38:	2b20      	cmp	r3, #32
 8002e3a:	bf0c      	ite	eq
 8002e3c:	2301      	moveq	r3, #1
 8002e3e:	2300      	movne	r3, #0
 8002e40:	b2db      	uxtb	r3, r3
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	370c      	adds	r7, #12
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr

08002e4e <LL_USART_ClearFlag_RXNE>:
{
 8002e4e:	b480      	push	{r7}
 8002e50:	b083      	sub	sp, #12
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	f06f 0220 	mvn.w	r2, #32
 8002e5c:	601a      	str	r2, [r3, #0]
}
 8002e5e:	bf00      	nop
 8002e60:	370c      	adds	r7, #12
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr

08002e6a <LL_USART_ReceiveData8>:
{
 8002e6a:	b480      	push	{r7}
 8002e6c:	b083      	sub	sp, #12
 8002e6e:	af00      	add	r7, sp, #0
 8002e70:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	b2db      	uxtb	r3, r3
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	370c      	adds	r7, #12
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr

08002e84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e84:	b480      	push	{r7}
 8002e86:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002e88:	bf00      	nop
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr

08002e92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e92:	b480      	push	{r7}
 8002e94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e96:	e7fe      	b.n	8002e96 <HardFault_Handler+0x4>

08002e98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e9c:	e7fe      	b.n	8002e9c <MemManage_Handler+0x4>

08002e9e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e9e:	b480      	push	{r7}
 8002ea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ea2:	e7fe      	b.n	8002ea2 <BusFault_Handler+0x4>

08002ea4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ea8:	e7fe      	b.n	8002ea8 <UsageFault_Handler+0x4>

08002eaa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002eaa:	b480      	push	{r7}
 8002eac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002eae:	bf00      	nop
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr

08002eb8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ebc:	bf00      	nop
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr

08002ec6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ec6:	b480      	push	{r7}
 8002ec8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002eca:	bf00      	nop
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr

08002ed4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ed8:	f000 fe68 	bl	8003bac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002edc:	bf00      	nop
 8002ede:	bd80      	pop	{r7, pc}

08002ee0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	static unsigned char cnt = 0;

	if (LL_USART_IsActiveFlag_RXNE(UART4)) {
 8002ee4:	4831      	ldr	r0, [pc, #196]	; (8002fac <UART4_IRQHandler+0xcc>)
 8002ee6:	f7ff ff9f 	bl	8002e28 <LL_USART_IsActiveFlag_RXNE>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d058      	beq.n	8002fa2 <UART4_IRQHandler+0xc2>
		LL_USART_ClearFlag_RXNE(UART4);
 8002ef0:	482e      	ldr	r0, [pc, #184]	; (8002fac <UART4_IRQHandler+0xcc>)
 8002ef2:	f7ff ffac 	bl	8002e4e <LL_USART_ClearFlag_RXNE>
		uart4_rx_data = LL_USART_ReceiveData8(UART4);
 8002ef6:	482d      	ldr	r0, [pc, #180]	; (8002fac <UART4_IRQHandler+0xcc>)
 8002ef8:	f7ff ffb7 	bl	8002e6a <LL_USART_ReceiveData8>
 8002efc:	4603      	mov	r3, r0
 8002efe:	461a      	mov	r2, r3
 8002f00:	4b2b      	ldr	r3, [pc, #172]	; (8002fb0 <UART4_IRQHandler+0xd0>)
 8002f02:	701a      	strb	r2, [r3, #0]
		uart4_rx_flag = 1;
 8002f04:	4b2b      	ldr	r3, [pc, #172]	; (8002fb4 <UART4_IRQHandler+0xd4>)
 8002f06:	2201      	movs	r2, #1
 8002f08:	701a      	strb	r2, [r3, #0]
//		if (cnt == 35) {
//			m8n_rx_cplt_flag = 1;
//			cnt = 0;
//		}

		switch (cnt) {
 8002f0a:	4b2b      	ldr	r3, [pc, #172]	; (8002fb8 <UART4_IRQHandler+0xd8>)
 8002f0c:	781b      	ldrb	r3, [r3, #0]
 8002f0e:	2b01      	cmp	r3, #1
 8002f10:	d015      	beq.n	8002f3e <UART4_IRQHandler+0x5e>
 8002f12:	2b23      	cmp	r3, #35	; 0x23
 8002f14:	d029      	beq.n	8002f6a <UART4_IRQHandler+0x8a>
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d135      	bne.n	8002f86 <UART4_IRQHandler+0xa6>
		case 0:
			if (uart4_rx_data == 0xb5) {
 8002f1a:	4b25      	ldr	r3, [pc, #148]	; (8002fb0 <UART4_IRQHandler+0xd0>)
 8002f1c:	781b      	ldrb	r3, [r3, #0]
 8002f1e:	2bb5      	cmp	r3, #181	; 0xb5
 8002f20:	d141      	bne.n	8002fa6 <UART4_IRQHandler+0xc6>
				m8n_rx_buf[cnt] = uart4_rx_data;
 8002f22:	4b25      	ldr	r3, [pc, #148]	; (8002fb8 <UART4_IRQHandler+0xd8>)
 8002f24:	781b      	ldrb	r3, [r3, #0]
 8002f26:	461a      	mov	r2, r3
 8002f28:	4b21      	ldr	r3, [pc, #132]	; (8002fb0 <UART4_IRQHandler+0xd0>)
 8002f2a:	7819      	ldrb	r1, [r3, #0]
 8002f2c:	4b23      	ldr	r3, [pc, #140]	; (8002fbc <UART4_IRQHandler+0xdc>)
 8002f2e:	5499      	strb	r1, [r3, r2]
				cnt++;
 8002f30:	4b21      	ldr	r3, [pc, #132]	; (8002fb8 <UART4_IRQHandler+0xd8>)
 8002f32:	781b      	ldrb	r3, [r3, #0]
 8002f34:	3301      	adds	r3, #1
 8002f36:	b2da      	uxtb	r2, r3
 8002f38:	4b1f      	ldr	r3, [pc, #124]	; (8002fb8 <UART4_IRQHandler+0xd8>)
 8002f3a:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002f3c:	e033      	b.n	8002fa6 <UART4_IRQHandler+0xc6>
		case 1:
			if (uart4_rx_data == 0x62) {
 8002f3e:	4b1c      	ldr	r3, [pc, #112]	; (8002fb0 <UART4_IRQHandler+0xd0>)
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	2b62      	cmp	r3, #98	; 0x62
 8002f44:	d10d      	bne.n	8002f62 <UART4_IRQHandler+0x82>
				m8n_rx_buf[cnt] = uart4_rx_data;
 8002f46:	4b1c      	ldr	r3, [pc, #112]	; (8002fb8 <UART4_IRQHandler+0xd8>)
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	4b18      	ldr	r3, [pc, #96]	; (8002fb0 <UART4_IRQHandler+0xd0>)
 8002f4e:	7819      	ldrb	r1, [r3, #0]
 8002f50:	4b1a      	ldr	r3, [pc, #104]	; (8002fbc <UART4_IRQHandler+0xdc>)
 8002f52:	5499      	strb	r1, [r3, r2]
				cnt++;
 8002f54:	4b18      	ldr	r3, [pc, #96]	; (8002fb8 <UART4_IRQHandler+0xd8>)
 8002f56:	781b      	ldrb	r3, [r3, #0]
 8002f58:	3301      	adds	r3, #1
 8002f5a:	b2da      	uxtb	r2, r3
 8002f5c:	4b16      	ldr	r3, [pc, #88]	; (8002fb8 <UART4_IRQHandler+0xd8>)
 8002f5e:	701a      	strb	r2, [r3, #0]
			} else {
				cnt = 0;
			}
			break;
 8002f60:	e022      	b.n	8002fa8 <UART4_IRQHandler+0xc8>
				cnt = 0;
 8002f62:	4b15      	ldr	r3, [pc, #84]	; (8002fb8 <UART4_IRQHandler+0xd8>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	701a      	strb	r2, [r3, #0]
			break;
 8002f68:	e01e      	b.n	8002fa8 <UART4_IRQHandler+0xc8>
		case 35:
			m8n_rx_buf[cnt] = uart4_rx_data;
 8002f6a:	4b13      	ldr	r3, [pc, #76]	; (8002fb8 <UART4_IRQHandler+0xd8>)
 8002f6c:	781b      	ldrb	r3, [r3, #0]
 8002f6e:	461a      	mov	r2, r3
 8002f70:	4b0f      	ldr	r3, [pc, #60]	; (8002fb0 <UART4_IRQHandler+0xd0>)
 8002f72:	7819      	ldrb	r1, [r3, #0]
 8002f74:	4b11      	ldr	r3, [pc, #68]	; (8002fbc <UART4_IRQHandler+0xdc>)
 8002f76:	5499      	strb	r1, [r3, r2]
			cnt = 0;
 8002f78:	4b0f      	ldr	r3, [pc, #60]	; (8002fb8 <UART4_IRQHandler+0xd8>)
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	701a      	strb	r2, [r3, #0]
			m8n_rx_cplt_flag = 1;
 8002f7e:	4b10      	ldr	r3, [pc, #64]	; (8002fc0 <UART4_IRQHandler+0xe0>)
 8002f80:	2201      	movs	r2, #1
 8002f82:	701a      	strb	r2, [r3, #0]
			break;
 8002f84:	e010      	b.n	8002fa8 <UART4_IRQHandler+0xc8>
		default:
			m8n_rx_buf[cnt] = uart4_rx_data;
 8002f86:	4b0c      	ldr	r3, [pc, #48]	; (8002fb8 <UART4_IRQHandler+0xd8>)
 8002f88:	781b      	ldrb	r3, [r3, #0]
 8002f8a:	461a      	mov	r2, r3
 8002f8c:	4b08      	ldr	r3, [pc, #32]	; (8002fb0 <UART4_IRQHandler+0xd0>)
 8002f8e:	7819      	ldrb	r1, [r3, #0]
 8002f90:	4b0a      	ldr	r3, [pc, #40]	; (8002fbc <UART4_IRQHandler+0xdc>)
 8002f92:	5499      	strb	r1, [r3, r2]
			cnt++;
 8002f94:	4b08      	ldr	r3, [pc, #32]	; (8002fb8 <UART4_IRQHandler+0xd8>)
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	3301      	adds	r3, #1
 8002f9a:	b2da      	uxtb	r2, r3
 8002f9c:	4b06      	ldr	r3, [pc, #24]	; (8002fb8 <UART4_IRQHandler+0xd8>)
 8002f9e:	701a      	strb	r2, [r3, #0]
			break;
 8002fa0:	e002      	b.n	8002fa8 <UART4_IRQHandler+0xc8>
		}
	}
 8002fa2:	bf00      	nop
 8002fa4:	e000      	b.n	8002fa8 <UART4_IRQHandler+0xc8>
			break;
 8002fa6:	bf00      	nop

  /* USER CODE END UART4_IRQn 0 */
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002fa8:	bf00      	nop
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	40004c00 	.word	0x40004c00
 8002fb0:	20000203 	.word	0x20000203
 8002fb4:	20000202 	.word	0x20000202
 8002fb8:	20000206 	.word	0x20000206
 8002fbc:	2000044c 	.word	0x2000044c
 8002fc0:	20000204 	.word	0x20000204

08002fc4 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */
	static unsigned char cnt = 0;

	if (LL_USART_IsActiveFlag_RXNE(UART5)) {
 8002fc8:	4831      	ldr	r0, [pc, #196]	; (8003090 <UART5_IRQHandler+0xcc>)
 8002fca:	f7ff ff2d 	bl	8002e28 <LL_USART_IsActiveFlag_RXNE>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d058      	beq.n	8003086 <UART5_IRQHandler+0xc2>
		LL_USART_ClearFlag_RXNE(UART5);
 8002fd4:	482e      	ldr	r0, [pc, #184]	; (8003090 <UART5_IRQHandler+0xcc>)
 8002fd6:	f7ff ff3a 	bl	8002e4e <LL_USART_ClearFlag_RXNE>
		uart5_rx_data = LL_USART_ReceiveData8(UART5);
 8002fda:	482d      	ldr	r0, [pc, #180]	; (8003090 <UART5_IRQHandler+0xcc>)
 8002fdc:	f7ff ff45 	bl	8002e6a <LL_USART_ReceiveData8>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	4b2b      	ldr	r3, [pc, #172]	; (8003094 <UART5_IRQHandler+0xd0>)
 8002fe6:	701a      	strb	r2, [r3, #0]
		uart5_rx_flag = 1;
 8002fe8:	4b2b      	ldr	r3, [pc, #172]	; (8003098 <UART5_IRQHandler+0xd4>)
 8002fea:	2201      	movs	r2, #1
 8002fec:	701a      	strb	r2, [r3, #0]

		switch (cnt) {
 8002fee:	4b2b      	ldr	r3, [pc, #172]	; (800309c <UART5_IRQHandler+0xd8>)
 8002ff0:	781b      	ldrb	r3, [r3, #0]
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	d015      	beq.n	8003022 <UART5_IRQHandler+0x5e>
 8002ff6:	2b1f      	cmp	r3, #31
 8002ff8:	d029      	beq.n	800304e <UART5_IRQHandler+0x8a>
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d135      	bne.n	800306a <UART5_IRQHandler+0xa6>
		case 0:
			if (uart5_rx_data == 0x20) {
 8002ffe:	4b25      	ldr	r3, [pc, #148]	; (8003094 <UART5_IRQHandler+0xd0>)
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	2b20      	cmp	r3, #32
 8003004:	d141      	bne.n	800308a <UART5_IRQHandler+0xc6>
				ibus_rx_buf[cnt] = uart5_rx_data;
 8003006:	4b25      	ldr	r3, [pc, #148]	; (800309c <UART5_IRQHandler+0xd8>)
 8003008:	781b      	ldrb	r3, [r3, #0]
 800300a:	461a      	mov	r2, r3
 800300c:	4b21      	ldr	r3, [pc, #132]	; (8003094 <UART5_IRQHandler+0xd0>)
 800300e:	7819      	ldrb	r1, [r3, #0]
 8003010:	4b23      	ldr	r3, [pc, #140]	; (80030a0 <UART5_IRQHandler+0xdc>)
 8003012:	5499      	strb	r1, [r3, r2]
				cnt++;
 8003014:	4b21      	ldr	r3, [pc, #132]	; (800309c <UART5_IRQHandler+0xd8>)
 8003016:	781b      	ldrb	r3, [r3, #0]
 8003018:	3301      	adds	r3, #1
 800301a:	b2da      	uxtb	r2, r3
 800301c:	4b1f      	ldr	r3, [pc, #124]	; (800309c <UART5_IRQHandler+0xd8>)
 800301e:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003020:	e033      	b.n	800308a <UART5_IRQHandler+0xc6>
		case 1:
			if (uart5_rx_data == 0x40) {
 8003022:	4b1c      	ldr	r3, [pc, #112]	; (8003094 <UART5_IRQHandler+0xd0>)
 8003024:	781b      	ldrb	r3, [r3, #0]
 8003026:	2b40      	cmp	r3, #64	; 0x40
 8003028:	d10d      	bne.n	8003046 <UART5_IRQHandler+0x82>
				ibus_rx_buf[cnt] = uart5_rx_data;
 800302a:	4b1c      	ldr	r3, [pc, #112]	; (800309c <UART5_IRQHandler+0xd8>)
 800302c:	781b      	ldrb	r3, [r3, #0]
 800302e:	461a      	mov	r2, r3
 8003030:	4b18      	ldr	r3, [pc, #96]	; (8003094 <UART5_IRQHandler+0xd0>)
 8003032:	7819      	ldrb	r1, [r3, #0]
 8003034:	4b1a      	ldr	r3, [pc, #104]	; (80030a0 <UART5_IRQHandler+0xdc>)
 8003036:	5499      	strb	r1, [r3, r2]
				cnt++;
 8003038:	4b18      	ldr	r3, [pc, #96]	; (800309c <UART5_IRQHandler+0xd8>)
 800303a:	781b      	ldrb	r3, [r3, #0]
 800303c:	3301      	adds	r3, #1
 800303e:	b2da      	uxtb	r2, r3
 8003040:	4b16      	ldr	r3, [pc, #88]	; (800309c <UART5_IRQHandler+0xd8>)
 8003042:	701a      	strb	r2, [r3, #0]
			} else {
				cnt = 0;
			}
			break;
 8003044:	e022      	b.n	800308c <UART5_IRQHandler+0xc8>
				cnt = 0;
 8003046:	4b15      	ldr	r3, [pc, #84]	; (800309c <UART5_IRQHandler+0xd8>)
 8003048:	2200      	movs	r2, #0
 800304a:	701a      	strb	r2, [r3, #0]
			break;
 800304c:	e01e      	b.n	800308c <UART5_IRQHandler+0xc8>
		case 31:
			ibus_rx_buf[cnt] = uart5_rx_data;
 800304e:	4b13      	ldr	r3, [pc, #76]	; (800309c <UART5_IRQHandler+0xd8>)
 8003050:	781b      	ldrb	r3, [r3, #0]
 8003052:	461a      	mov	r2, r3
 8003054:	4b0f      	ldr	r3, [pc, #60]	; (8003094 <UART5_IRQHandler+0xd0>)
 8003056:	7819      	ldrb	r1, [r3, #0]
 8003058:	4b11      	ldr	r3, [pc, #68]	; (80030a0 <UART5_IRQHandler+0xdc>)
 800305a:	5499      	strb	r1, [r3, r2]
			cnt = 0;
 800305c:	4b0f      	ldr	r3, [pc, #60]	; (800309c <UART5_IRQHandler+0xd8>)
 800305e:	2200      	movs	r2, #0
 8003060:	701a      	strb	r2, [r3, #0]
			ibus_rx_cplt_flag = 1;
 8003062:	4b10      	ldr	r3, [pc, #64]	; (80030a4 <UART5_IRQHandler+0xe0>)
 8003064:	2201      	movs	r2, #1
 8003066:	701a      	strb	r2, [r3, #0]
			break;
 8003068:	e010      	b.n	800308c <UART5_IRQHandler+0xc8>
		default:
			ibus_rx_buf[cnt] = uart5_rx_data;
 800306a:	4b0c      	ldr	r3, [pc, #48]	; (800309c <UART5_IRQHandler+0xd8>)
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	461a      	mov	r2, r3
 8003070:	4b08      	ldr	r3, [pc, #32]	; (8003094 <UART5_IRQHandler+0xd0>)
 8003072:	7819      	ldrb	r1, [r3, #0]
 8003074:	4b0a      	ldr	r3, [pc, #40]	; (80030a0 <UART5_IRQHandler+0xdc>)
 8003076:	5499      	strb	r1, [r3, r2]
			cnt++;
 8003078:	4b08      	ldr	r3, [pc, #32]	; (800309c <UART5_IRQHandler+0xd8>)
 800307a:	781b      	ldrb	r3, [r3, #0]
 800307c:	3301      	adds	r3, #1
 800307e:	b2da      	uxtb	r2, r3
 8003080:	4b06      	ldr	r3, [pc, #24]	; (800309c <UART5_IRQHandler+0xd8>)
 8003082:	701a      	strb	r2, [r3, #0]
			break;
 8003084:	e002      	b.n	800308c <UART5_IRQHandler+0xc8>
		}

//		while(!LL_USART_IsActiveFlag_TXE(USART6));
//		LL_USART_TransmitData8(USART6, uart5_rx_data);
	}
 8003086:	bf00      	nop
 8003088:	e000      	b.n	800308c <UART5_IRQHandler+0xc8>
			break;
 800308a:	bf00      	nop
  /* USER CODE END UART5_IRQn 0 */
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 800308c:	bf00      	nop
 800308e:	bd80      	pop	{r7, pc}
 8003090:	40005000 	.word	0x40005000
 8003094:	20000201 	.word	0x20000201
 8003098:	20000200 	.word	0x20000200
 800309c:	20000207 	.word	0x20000207
 80030a0:	2000042c 	.word	0x2000042c
 80030a4:	20000205 	.word	0x20000205

080030a8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80030ac:	4802      	ldr	r0, [pc, #8]	; (80030b8 <DMA2_Stream0_IRQHandler+0x10>)
 80030ae:	f001 fbcb 	bl	8004848 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80030b2:	bf00      	nop
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	20000378 	.word	0x20000378

080030bc <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	if (LL_USART_IsActiveFlag_RXNE(USART6)) {
 80030c0:	480a      	ldr	r0, [pc, #40]	; (80030ec <USART6_IRQHandler+0x30>)
 80030c2:	f7ff feb1 	bl	8002e28 <LL_USART_IsActiveFlag_RXNE>
 80030c6:	4603      	mov	r3, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d00c      	beq.n	80030e6 <USART6_IRQHandler+0x2a>
		LL_USART_ClearFlag_RXNE(USART6);
 80030cc:	4807      	ldr	r0, [pc, #28]	; (80030ec <USART6_IRQHandler+0x30>)
 80030ce:	f7ff febe 	bl	8002e4e <LL_USART_ClearFlag_RXNE>
		uart6_rx_data = LL_USART_ReceiveData8(USART6);
 80030d2:	4806      	ldr	r0, [pc, #24]	; (80030ec <USART6_IRQHandler+0x30>)
 80030d4:	f7ff fec9 	bl	8002e6a <LL_USART_ReceiveData8>
 80030d8:	4603      	mov	r3, r0
 80030da:	461a      	mov	r2, r3
 80030dc:	4b04      	ldr	r3, [pc, #16]	; (80030f0 <USART6_IRQHandler+0x34>)
 80030de:	701a      	strb	r2, [r3, #0]
		uart6_rx_flag = 1;
 80030e0:	4b04      	ldr	r3, [pc, #16]	; (80030f4 <USART6_IRQHandler+0x38>)
 80030e2:	2201      	movs	r2, #1
 80030e4:	701a      	strb	r2, [r3, #0]

  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80030e6:	bf00      	nop
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	bf00      	nop
 80030ec:	40011400 	.word	0x40011400
 80030f0:	200001ff 	.word	0x200001ff
 80030f4:	200001fe 	.word	0x200001fe

080030f8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b086      	sub	sp, #24
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	60f8      	str	r0, [r7, #12]
 8003100:	60b9      	str	r1, [r7, #8]
 8003102:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003104:	2300      	movs	r3, #0
 8003106:	617b      	str	r3, [r7, #20]
 8003108:	e00a      	b.n	8003120 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800310a:	f3af 8000 	nop.w
 800310e:	4601      	mov	r1, r0
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	1c5a      	adds	r2, r3, #1
 8003114:	60ba      	str	r2, [r7, #8]
 8003116:	b2ca      	uxtb	r2, r1
 8003118:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	3301      	adds	r3, #1
 800311e:	617b      	str	r3, [r7, #20]
 8003120:	697a      	ldr	r2, [r7, #20]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	429a      	cmp	r2, r3
 8003126:	dbf0      	blt.n	800310a <_read+0x12>
	}

return len;
 8003128:	687b      	ldr	r3, [r7, #4]
}
 800312a:	4618      	mov	r0, r3
 800312c:	3718      	adds	r7, #24
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <_close>:
	}
	return len;
}

int _close(int file)
{
 8003132:	b480      	push	{r7}
 8003134:	b083      	sub	sp, #12
 8003136:	af00      	add	r7, sp, #0
 8003138:	6078      	str	r0, [r7, #4]
	return -1;
 800313a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800313e:	4618      	mov	r0, r3
 8003140:	370c      	adds	r7, #12
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr

0800314a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800314a:	b480      	push	{r7}
 800314c:	b083      	sub	sp, #12
 800314e:	af00      	add	r7, sp, #0
 8003150:	6078      	str	r0, [r7, #4]
 8003152:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800315a:	605a      	str	r2, [r3, #4]
	return 0;
 800315c:	2300      	movs	r3, #0
}
 800315e:	4618      	mov	r0, r3
 8003160:	370c      	adds	r7, #12
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr

0800316a <_isatty>:

int _isatty(int file)
{
 800316a:	b480      	push	{r7}
 800316c:	b083      	sub	sp, #12
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
	return 1;
 8003172:	2301      	movs	r3, #1
}
 8003174:	4618      	mov	r0, r3
 8003176:	370c      	adds	r7, #12
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr

08003180 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003180:	b480      	push	{r7}
 8003182:	b085      	sub	sp, #20
 8003184:	af00      	add	r7, sp, #0
 8003186:	60f8      	str	r0, [r7, #12]
 8003188:	60b9      	str	r1, [r7, #8]
 800318a:	607a      	str	r2, [r7, #4]
	return 0;
 800318c:	2300      	movs	r3, #0
}
 800318e:	4618      	mov	r0, r3
 8003190:	3714      	adds	r7, #20
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr
	...

0800319c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b084      	sub	sp, #16
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80031a4:	4b11      	ldr	r3, [pc, #68]	; (80031ec <_sbrk+0x50>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d102      	bne.n	80031b2 <_sbrk+0x16>
		heap_end = &end;
 80031ac:	4b0f      	ldr	r3, [pc, #60]	; (80031ec <_sbrk+0x50>)
 80031ae:	4a10      	ldr	r2, [pc, #64]	; (80031f0 <_sbrk+0x54>)
 80031b0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80031b2:	4b0e      	ldr	r3, [pc, #56]	; (80031ec <_sbrk+0x50>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80031b8:	4b0c      	ldr	r3, [pc, #48]	; (80031ec <_sbrk+0x50>)
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	4413      	add	r3, r2
 80031c0:	466a      	mov	r2, sp
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d907      	bls.n	80031d6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80031c6:	f003 fd37 	bl	8006c38 <__errno>
 80031ca:	4602      	mov	r2, r0
 80031cc:	230c      	movs	r3, #12
 80031ce:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80031d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80031d4:	e006      	b.n	80031e4 <_sbrk+0x48>
	}

	heap_end += incr;
 80031d6:	4b05      	ldr	r3, [pc, #20]	; (80031ec <_sbrk+0x50>)
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4413      	add	r3, r2
 80031de:	4a03      	ldr	r2, [pc, #12]	; (80031ec <_sbrk+0x50>)
 80031e0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80031e2:	68fb      	ldr	r3, [r7, #12]
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3710      	adds	r7, #16
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	20000208 	.word	0x20000208
 80031f0:	20000478 	.word	0x20000478

080031f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031f4:	b480      	push	{r7}
 80031f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80031f8:	4b08      	ldr	r3, [pc, #32]	; (800321c <SystemInit+0x28>)
 80031fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031fe:	4a07      	ldr	r2, [pc, #28]	; (800321c <SystemInit+0x28>)
 8003200:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003204:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003208:	4b04      	ldr	r3, [pc, #16]	; (800321c <SystemInit+0x28>)
 800320a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800320e:	609a      	str	r2, [r3, #8]
#endif
}
 8003210:	bf00      	nop
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr
 800321a:	bf00      	nop
 800321c:	e000ed00 	.word	0xe000ed00

08003220 <LL_TIM_EnableARRPreload>:
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	601a      	str	r2, [r3, #0]
}
 8003234:	bf00      	nop
 8003236:	370c      	adds	r7, #12
 8003238:	46bd      	mov	sp, r7
 800323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323e:	4770      	bx	lr

08003240 <LL_TIM_OC_EnableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8003240:	b4b0      	push	{r4, r5, r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	2b01      	cmp	r3, #1
 800324e:	d01c      	beq.n	800328a <LL_TIM_OC_EnableFast+0x4a>
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	2b04      	cmp	r3, #4
 8003254:	d017      	beq.n	8003286 <LL_TIM_OC_EnableFast+0x46>
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	2b10      	cmp	r3, #16
 800325a:	d012      	beq.n	8003282 <LL_TIM_OC_EnableFast+0x42>
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	2b40      	cmp	r3, #64	; 0x40
 8003260:	d00d      	beq.n	800327e <LL_TIM_OC_EnableFast+0x3e>
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003268:	d007      	beq.n	800327a <LL_TIM_OC_EnableFast+0x3a>
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003270:	d101      	bne.n	8003276 <LL_TIM_OC_EnableFast+0x36>
 8003272:	2305      	movs	r3, #5
 8003274:	e00a      	b.n	800328c <LL_TIM_OC_EnableFast+0x4c>
 8003276:	2306      	movs	r3, #6
 8003278:	e008      	b.n	800328c <LL_TIM_OC_EnableFast+0x4c>
 800327a:	2304      	movs	r3, #4
 800327c:	e006      	b.n	800328c <LL_TIM_OC_EnableFast+0x4c>
 800327e:	2303      	movs	r3, #3
 8003280:	e004      	b.n	800328c <LL_TIM_OC_EnableFast+0x4c>
 8003282:	2302      	movs	r3, #2
 8003284:	e002      	b.n	800328c <LL_TIM_OC_EnableFast+0x4c>
 8003286:	2301      	movs	r3, #1
 8003288:	e000      	b.n	800328c <LL_TIM_OC_EnableFast+0x4c>
 800328a:	2300      	movs	r3, #0
 800328c:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	3318      	adds	r3, #24
 8003292:	461a      	mov	r2, r3
 8003294:	4629      	mov	r1, r5
 8003296:	4b09      	ldr	r3, [pc, #36]	; (80032bc <LL_TIM_OC_EnableFast+0x7c>)
 8003298:	5c5b      	ldrb	r3, [r3, r1]
 800329a:	4413      	add	r3, r2
 800329c:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 800329e:	6822      	ldr	r2, [r4, #0]
 80032a0:	4629      	mov	r1, r5
 80032a2:	4b07      	ldr	r3, [pc, #28]	; (80032c0 <LL_TIM_OC_EnableFast+0x80>)
 80032a4:	5c5b      	ldrb	r3, [r3, r1]
 80032a6:	4619      	mov	r1, r3
 80032a8:	2304      	movs	r3, #4
 80032aa:	408b      	lsls	r3, r1
 80032ac:	4313      	orrs	r3, r2
 80032ae:	6023      	str	r3, [r4, #0]

}
 80032b0:	bf00      	nop
 80032b2:	370c      	adds	r7, #12
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bcb0      	pop	{r4, r5, r7}
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	08009708 	.word	0x08009708
 80032c0:	08009710 	.word	0x08009710

080032c4 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80032c4:	b4b0      	push	{r4, r5, r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d01c      	beq.n	800330e <LL_TIM_OC_EnablePreload+0x4a>
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	2b04      	cmp	r3, #4
 80032d8:	d017      	beq.n	800330a <LL_TIM_OC_EnablePreload+0x46>
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	2b10      	cmp	r3, #16
 80032de:	d012      	beq.n	8003306 <LL_TIM_OC_EnablePreload+0x42>
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	2b40      	cmp	r3, #64	; 0x40
 80032e4:	d00d      	beq.n	8003302 <LL_TIM_OC_EnablePreload+0x3e>
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032ec:	d007      	beq.n	80032fe <LL_TIM_OC_EnablePreload+0x3a>
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032f4:	d101      	bne.n	80032fa <LL_TIM_OC_EnablePreload+0x36>
 80032f6:	2305      	movs	r3, #5
 80032f8:	e00a      	b.n	8003310 <LL_TIM_OC_EnablePreload+0x4c>
 80032fa:	2306      	movs	r3, #6
 80032fc:	e008      	b.n	8003310 <LL_TIM_OC_EnablePreload+0x4c>
 80032fe:	2304      	movs	r3, #4
 8003300:	e006      	b.n	8003310 <LL_TIM_OC_EnablePreload+0x4c>
 8003302:	2303      	movs	r3, #3
 8003304:	e004      	b.n	8003310 <LL_TIM_OC_EnablePreload+0x4c>
 8003306:	2302      	movs	r3, #2
 8003308:	e002      	b.n	8003310 <LL_TIM_OC_EnablePreload+0x4c>
 800330a:	2301      	movs	r3, #1
 800330c:	e000      	b.n	8003310 <LL_TIM_OC_EnablePreload+0x4c>
 800330e:	2300      	movs	r3, #0
 8003310:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	3318      	adds	r3, #24
 8003316:	461a      	mov	r2, r3
 8003318:	4629      	mov	r1, r5
 800331a:	4b09      	ldr	r3, [pc, #36]	; (8003340 <LL_TIM_OC_EnablePreload+0x7c>)
 800331c:	5c5b      	ldrb	r3, [r3, r1]
 800331e:	4413      	add	r3, r2
 8003320:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8003322:	6822      	ldr	r2, [r4, #0]
 8003324:	4629      	mov	r1, r5
 8003326:	4b07      	ldr	r3, [pc, #28]	; (8003344 <LL_TIM_OC_EnablePreload+0x80>)
 8003328:	5c5b      	ldrb	r3, [r3, r1]
 800332a:	4619      	mov	r1, r3
 800332c:	2308      	movs	r3, #8
 800332e:	408b      	lsls	r3, r1
 8003330:	4313      	orrs	r3, r2
 8003332:	6023      	str	r3, [r4, #0]
}
 8003334:	bf00      	nop
 8003336:	370c      	adds	r7, #12
 8003338:	46bd      	mov	sp, r7
 800333a:	bcb0      	pop	{r4, r5, r7}
 800333c:	4770      	bx	lr
 800333e:	bf00      	nop
 8003340:	08009708 	.word	0x08009708
 8003344:	08009710 	.word	0x08009710

08003348 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800335a:	f023 0307 	bic.w	r3, r3, #7
 800335e:	683a      	ldr	r2, [r7, #0]
 8003360:	431a      	orrs	r2, r3
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	609a      	str	r2, [r3, #8]
}
 8003366:	bf00      	nop
 8003368:	370c      	adds	r7, #12
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr

08003372 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8003372:	b480      	push	{r7}
 8003374:	b083      	sub	sp, #12
 8003376:	af00      	add	r7, sp, #0
 8003378:	6078      	str	r0, [r7, #4]
 800337a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	431a      	orrs	r2, r3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	605a      	str	r2, [r3, #4]
}
 800338c:	bf00      	nop
 800338e:	370c      	adds	r7, #12
 8003390:	46bd      	mov	sp, r7
 8003392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003396:	4770      	bx	lr

08003398 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	609a      	str	r2, [r3, #8]
}
 80033ac:	bf00      	nop
 80033ae:	370c      	adds	r7, #12
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr

080033b8 <LL_AHB1_GRP1_EnableClock>:
{
 80033b8:	b480      	push	{r7}
 80033ba:	b085      	sub	sp, #20
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80033c0:	4b08      	ldr	r3, [pc, #32]	; (80033e4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80033c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033c4:	4907      	ldr	r1, [pc, #28]	; (80033e4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4313      	orrs	r3, r2
 80033ca:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80033cc:	4b05      	ldr	r3, [pc, #20]	; (80033e4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80033ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	4013      	ands	r3, r2
 80033d4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80033d6:	68fb      	ldr	r3, [r7, #12]
}
 80033d8:	bf00      	nop
 80033da:	3714      	adds	r7, #20
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr
 80033e4:	40023800 	.word	0x40023800

080033e8 <LL_APB1_GRP1_EnableClock>:
{
 80033e8:	b480      	push	{r7}
 80033ea:	b085      	sub	sp, #20
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80033f0:	4b08      	ldr	r3, [pc, #32]	; (8003414 <LL_APB1_GRP1_EnableClock+0x2c>)
 80033f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033f4:	4907      	ldr	r1, [pc, #28]	; (8003414 <LL_APB1_GRP1_EnableClock+0x2c>)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4313      	orrs	r3, r2
 80033fa:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80033fc:	4b05      	ldr	r3, [pc, #20]	; (8003414 <LL_APB1_GRP1_EnableClock+0x2c>)
 80033fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	4013      	ands	r3, r2
 8003404:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003406:	68fb      	ldr	r3, [r7, #12]
}
 8003408:	bf00      	nop
 800340a:	3714      	adds	r7, #20
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr
 8003414:	40023800 	.word	0x40023800

08003418 <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b094      	sub	sp, #80	; 0x50
 800341c:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800341e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003422:	2200      	movs	r2, #0
 8003424:	601a      	str	r2, [r3, #0]
 8003426:	605a      	str	r2, [r3, #4]
 8003428:	609a      	str	r2, [r3, #8]
 800342a:	60da      	str	r2, [r3, #12]
 800342c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800342e:	f107 031c 	add.w	r3, r7, #28
 8003432:	2220      	movs	r2, #32
 8003434:	2100      	movs	r1, #0
 8003436:	4618      	mov	r0, r3
 8003438:	f003 fc28 	bl	8006c8c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800343c:	1d3b      	adds	r3, r7, #4
 800343e:	2200      	movs	r2, #0
 8003440:	601a      	str	r2, [r3, #0]
 8003442:	605a      	str	r2, [r3, #4]
 8003444:	609a      	str	r2, [r3, #8]
 8003446:	60da      	str	r2, [r3, #12]
 8003448:	611a      	str	r2, [r3, #16]
 800344a:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 800344c:	2002      	movs	r0, #2
 800344e:	f7ff ffcb 	bl	80033e8 <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 999;
 8003452:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003456:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003458:	2300      	movs	r3, #0
 800345a:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 20;
 800345c:	2314      	movs	r3, #20
 800345e:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8003460:	2300      	movs	r3, #0
 8003462:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8003464:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003468:	4619      	mov	r1, r3
 800346a:	4820      	ldr	r0, [pc, #128]	; (80034ec <MX_TIM3_Init+0xd4>)
 800346c:	f002 ff0c 	bl	8006288 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 8003470:	481e      	ldr	r0, [pc, #120]	; (80034ec <MX_TIM3_Init+0xd4>)
 8003472:	f7ff fed5 	bl	8003220 <LL_TIM_EnableARRPreload>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 8003476:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800347a:	481c      	ldr	r0, [pc, #112]	; (80034ec <MX_TIM3_Init+0xd4>)
 800347c:	f7ff ff22 	bl	80032c4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8003480:	2360      	movs	r3, #96	; 0x60
 8003482:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8003484:	2300      	movs	r3, #0
 8003486:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8003488:	2300      	movs	r3, #0
 800348a:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 10;
 800348c:	230a      	movs	r3, #10
 800348e:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003490:	2300      	movs	r3, #0
 8003492:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8003494:	f107 031c 	add.w	r3, r7, #28
 8003498:	461a      	mov	r2, r3
 800349a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800349e:	4813      	ldr	r0, [pc, #76]	; (80034ec <MX_TIM3_Init+0xd4>)
 80034a0:	f002 ff8c 	bl	80063bc <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM3, LL_TIM_CHANNEL_CH4);
 80034a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80034a8:	4810      	ldr	r0, [pc, #64]	; (80034ec <MX_TIM3_Init+0xd4>)
 80034aa:	f7ff fec9 	bl	8003240 <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 80034ae:	2100      	movs	r1, #0
 80034b0:	480e      	ldr	r0, [pc, #56]	; (80034ec <MX_TIM3_Init+0xd4>)
 80034b2:	f7ff ff5e 	bl	8003372 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 80034b6:	480d      	ldr	r0, [pc, #52]	; (80034ec <MX_TIM3_Init+0xd4>)
 80034b8:	f7ff ff6e 	bl	8003398 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80034bc:	2002      	movs	r0, #2
 80034be:	f7ff ff7b 	bl	80033b8 <LL_AHB1_GRP1_EnableClock>
    /**TIM3 GPIO Configuration    
    PB1     ------> TIM3_CH4 
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 80034c2:	2302      	movs	r3, #2
 80034c4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80034c6:	2302      	movs	r3, #2
 80034c8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80034ca:	2300      	movs	r3, #0
 80034cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80034ce:	2300      	movs	r3, #0
 80034d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80034d2:	2300      	movs	r3, #0
 80034d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 80034d6:	2302      	movs	r3, #2
 80034d8:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034da:	1d3b      	adds	r3, r7, #4
 80034dc:	4619      	mov	r1, r3
 80034de:	4804      	ldr	r0, [pc, #16]	; (80034f0 <MX_TIM3_Init+0xd8>)
 80034e0:	f002 fc3f 	bl	8005d62 <LL_GPIO_Init>

}
 80034e4:	bf00      	nop
 80034e6:	3750      	adds	r7, #80	; 0x50
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	40000400 	.word	0x40000400
 80034f0:	40020400 	.word	0x40020400

080034f4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b094      	sub	sp, #80	; 0x50
 80034f8:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80034fa:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80034fe:	2200      	movs	r2, #0
 8003500:	601a      	str	r2, [r3, #0]
 8003502:	605a      	str	r2, [r3, #4]
 8003504:	609a      	str	r2, [r3, #8]
 8003506:	60da      	str	r2, [r3, #12]
 8003508:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800350a:	f107 031c 	add.w	r3, r7, #28
 800350e:	2220      	movs	r2, #32
 8003510:	2100      	movs	r1, #0
 8003512:	4618      	mov	r0, r3
 8003514:	f003 fbba 	bl	8006c8c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003518:	1d3b      	adds	r3, r7, #4
 800351a:	2200      	movs	r2, #0
 800351c:	601a      	str	r2, [r3, #0]
 800351e:	605a      	str	r2, [r3, #4]
 8003520:	609a      	str	r2, [r3, #8]
 8003522:	60da      	str	r2, [r3, #12]
 8003524:	611a      	str	r2, [r3, #16]
 8003526:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 8003528:	2008      	movs	r0, #8
 800352a:	f7ff ff5d 	bl	80033e8 <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 0;
 800352e:	2300      	movs	r3, #0
 8003530:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003532:	2300      	movs	r3, #0
 8003534:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 41999;
 8003536:	f24a 430f 	movw	r3, #41999	; 0xa40f
 800353a:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800353c:	2300      	movs	r3, #0
 800353e:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 8003540:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003544:	4619      	mov	r1, r3
 8003546:	4840      	ldr	r0, [pc, #256]	; (8003648 <MX_TIM5_Init+0x154>)
 8003548:	f002 fe9e 	bl	8006288 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM5);
 800354c:	483e      	ldr	r0, [pc, #248]	; (8003648 <MX_TIM5_Init+0x154>)
 800354e:	f7ff fe67 	bl	8003220 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 8003552:	2100      	movs	r1, #0
 8003554:	483c      	ldr	r0, [pc, #240]	; (8003648 <MX_TIM5_Init+0x154>)
 8003556:	f7ff fef7 	bl	8003348 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH1);
 800355a:	2101      	movs	r1, #1
 800355c:	483a      	ldr	r0, [pc, #232]	; (8003648 <MX_TIM5_Init+0x154>)
 800355e:	f7ff feb1 	bl	80032c4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8003562:	2360      	movs	r3, #96	; 0x60
 8003564:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8003566:	2300      	movs	r3, #0
 8003568:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800356a:	2300      	movs	r3, #0
 800356c:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 800356e:	2300      	movs	r3, #0
 8003570:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003572:	2300      	movs	r3, #0
 8003574:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8003576:	f107 031c 	add.w	r3, r7, #28
 800357a:	461a      	mov	r2, r3
 800357c:	2101      	movs	r1, #1
 800357e:	4832      	ldr	r0, [pc, #200]	; (8003648 <MX_TIM5_Init+0x154>)
 8003580:	f002 ff1c 	bl	80063bc <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH1);
 8003584:	2101      	movs	r1, #1
 8003586:	4830      	ldr	r0, [pc, #192]	; (8003648 <MX_TIM5_Init+0x154>)
 8003588:	f7ff fe5a 	bl	8003240 <LL_TIM_OC_EnableFast>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH2);
 800358c:	2110      	movs	r1, #16
 800358e:	482e      	ldr	r0, [pc, #184]	; (8003648 <MX_TIM5_Init+0x154>)
 8003590:	f7ff fe98 	bl	80032c4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8003594:	2300      	movs	r3, #0
 8003596:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8003598:	2300      	movs	r3, #0
 800359a:	627b      	str	r3, [r7, #36]	; 0x24
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 800359c:	f107 031c 	add.w	r3, r7, #28
 80035a0:	461a      	mov	r2, r3
 80035a2:	2110      	movs	r1, #16
 80035a4:	4828      	ldr	r0, [pc, #160]	; (8003648 <MX_TIM5_Init+0x154>)
 80035a6:	f002 ff09 	bl	80063bc <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH2);
 80035aa:	2110      	movs	r1, #16
 80035ac:	4826      	ldr	r0, [pc, #152]	; (8003648 <MX_TIM5_Init+0x154>)
 80035ae:	f7ff fe47 	bl	8003240 <LL_TIM_OC_EnableFast>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH3);
 80035b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80035b6:	4824      	ldr	r0, [pc, #144]	; (8003648 <MX_TIM5_Init+0x154>)
 80035b8:	f7ff fe84 	bl	80032c4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80035bc:	2300      	movs	r3, #0
 80035be:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80035c0:	2300      	movs	r3, #0
 80035c2:	627b      	str	r3, [r7, #36]	; 0x24
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 80035c4:	f107 031c 	add.w	r3, r7, #28
 80035c8:	461a      	mov	r2, r3
 80035ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80035ce:	481e      	ldr	r0, [pc, #120]	; (8003648 <MX_TIM5_Init+0x154>)
 80035d0:	f002 fef4 	bl	80063bc <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH3);
 80035d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80035d8:	481b      	ldr	r0, [pc, #108]	; (8003648 <MX_TIM5_Init+0x154>)
 80035da:	f7ff fe31 	bl	8003240 <LL_TIM_OC_EnableFast>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH4);
 80035de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80035e2:	4819      	ldr	r0, [pc, #100]	; (8003648 <MX_TIM5_Init+0x154>)
 80035e4:	f7ff fe6e 	bl	80032c4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80035e8:	2300      	movs	r3, #0
 80035ea:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80035ec:	2300      	movs	r3, #0
 80035ee:	627b      	str	r3, [r7, #36]	; 0x24
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 80035f0:	f107 031c 	add.w	r3, r7, #28
 80035f4:	461a      	mov	r2, r3
 80035f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80035fa:	4813      	ldr	r0, [pc, #76]	; (8003648 <MX_TIM5_Init+0x154>)
 80035fc:	f002 fede 	bl	80063bc <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH4);
 8003600:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003604:	4810      	ldr	r0, [pc, #64]	; (8003648 <MX_TIM5_Init+0x154>)
 8003606:	f7ff fe1b 	bl	8003240 <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 800360a:	2100      	movs	r1, #0
 800360c:	480e      	ldr	r0, [pc, #56]	; (8003648 <MX_TIM5_Init+0x154>)
 800360e:	f7ff feb0 	bl	8003372 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 8003612:	480d      	ldr	r0, [pc, #52]	; (8003648 <MX_TIM5_Init+0x154>)
 8003614:	f7ff fec0 	bl	8003398 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8003618:	2001      	movs	r0, #1
 800361a:	f7ff fecd 	bl	80033b8 <LL_AHB1_GRP1_EnableClock>
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4 
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 800361e:	230f      	movs	r3, #15
 8003620:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003622:	2302      	movs	r3, #2
 8003624:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003626:	2300      	movs	r3, #0
 8003628:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800362a:	2300      	movs	r3, #0
 800362c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800362e:	2300      	movs	r3, #0
 8003630:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8003632:	2302      	movs	r3, #2
 8003634:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003636:	1d3b      	adds	r3, r7, #4
 8003638:	4619      	mov	r1, r3
 800363a:	4804      	ldr	r0, [pc, #16]	; (800364c <MX_TIM5_Init+0x158>)
 800363c:	f002 fb91 	bl	8005d62 <LL_GPIO_Init>

}
 8003640:	bf00      	nop
 8003642:	3750      	adds	r7, #80	; 0x50
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}
 8003648:	40000c00 	.word	0x40000c00
 800364c:	40020000 	.word	0x40020000

08003650 <__NVIC_GetPriorityGrouping>:
{
 8003650:	b480      	push	{r7}
 8003652:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003654:	4b04      	ldr	r3, [pc, #16]	; (8003668 <__NVIC_GetPriorityGrouping+0x18>)
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	0a1b      	lsrs	r3, r3, #8
 800365a:	f003 0307 	and.w	r3, r3, #7
}
 800365e:	4618      	mov	r0, r3
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr
 8003668:	e000ed00 	.word	0xe000ed00

0800366c <__NVIC_EnableIRQ>:
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	4603      	mov	r3, r0
 8003674:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800367a:	2b00      	cmp	r3, #0
 800367c:	db0b      	blt.n	8003696 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800367e:	79fb      	ldrb	r3, [r7, #7]
 8003680:	f003 021f 	and.w	r2, r3, #31
 8003684:	4907      	ldr	r1, [pc, #28]	; (80036a4 <__NVIC_EnableIRQ+0x38>)
 8003686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368a:	095b      	lsrs	r3, r3, #5
 800368c:	2001      	movs	r0, #1
 800368e:	fa00 f202 	lsl.w	r2, r0, r2
 8003692:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003696:	bf00      	nop
 8003698:	370c      	adds	r7, #12
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr
 80036a2:	bf00      	nop
 80036a4:	e000e100 	.word	0xe000e100

080036a8 <__NVIC_SetPriority>:
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	4603      	mov	r3, r0
 80036b0:	6039      	str	r1, [r7, #0]
 80036b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	db0a      	blt.n	80036d2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	b2da      	uxtb	r2, r3
 80036c0:	490c      	ldr	r1, [pc, #48]	; (80036f4 <__NVIC_SetPriority+0x4c>)
 80036c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036c6:	0112      	lsls	r2, r2, #4
 80036c8:	b2d2      	uxtb	r2, r2
 80036ca:	440b      	add	r3, r1
 80036cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80036d0:	e00a      	b.n	80036e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	b2da      	uxtb	r2, r3
 80036d6:	4908      	ldr	r1, [pc, #32]	; (80036f8 <__NVIC_SetPriority+0x50>)
 80036d8:	79fb      	ldrb	r3, [r7, #7]
 80036da:	f003 030f 	and.w	r3, r3, #15
 80036de:	3b04      	subs	r3, #4
 80036e0:	0112      	lsls	r2, r2, #4
 80036e2:	b2d2      	uxtb	r2, r2
 80036e4:	440b      	add	r3, r1
 80036e6:	761a      	strb	r2, [r3, #24]
}
 80036e8:	bf00      	nop
 80036ea:	370c      	adds	r7, #12
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr
 80036f4:	e000e100 	.word	0xe000e100
 80036f8:	e000ed00 	.word	0xe000ed00

080036fc <NVIC_EncodePriority>:
{
 80036fc:	b480      	push	{r7}
 80036fe:	b089      	sub	sp, #36	; 0x24
 8003700:	af00      	add	r7, sp, #0
 8003702:	60f8      	str	r0, [r7, #12]
 8003704:	60b9      	str	r1, [r7, #8]
 8003706:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f003 0307 	and.w	r3, r3, #7
 800370e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003710:	69fb      	ldr	r3, [r7, #28]
 8003712:	f1c3 0307 	rsb	r3, r3, #7
 8003716:	2b04      	cmp	r3, #4
 8003718:	bf28      	it	cs
 800371a:	2304      	movcs	r3, #4
 800371c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800371e:	69fb      	ldr	r3, [r7, #28]
 8003720:	3304      	adds	r3, #4
 8003722:	2b06      	cmp	r3, #6
 8003724:	d902      	bls.n	800372c <NVIC_EncodePriority+0x30>
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	3b03      	subs	r3, #3
 800372a:	e000      	b.n	800372e <NVIC_EncodePriority+0x32>
 800372c:	2300      	movs	r3, #0
 800372e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003730:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003734:	69bb      	ldr	r3, [r7, #24]
 8003736:	fa02 f303 	lsl.w	r3, r2, r3
 800373a:	43da      	mvns	r2, r3
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	401a      	ands	r2, r3
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003744:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	fa01 f303 	lsl.w	r3, r1, r3
 800374e:	43d9      	mvns	r1, r3
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003754:	4313      	orrs	r3, r2
}
 8003756:	4618      	mov	r0, r3
 8003758:	3724      	adds	r7, #36	; 0x24
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr

08003762 <LL_USART_Enable>:
{
 8003762:	b480      	push	{r7}
 8003764:	b083      	sub	sp, #12
 8003766:	af00      	add	r7, sp, #0
 8003768:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	68db      	ldr	r3, [r3, #12]
 800376e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	60da      	str	r2, [r3, #12]
}
 8003776:	bf00      	nop
 8003778:	370c      	adds	r7, #12
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr

08003782 <LL_USART_ConfigAsyncMode>:
{
 8003782:	b480      	push	{r7}
 8003784:	b083      	sub	sp, #12
 8003786:	af00      	add	r7, sp, #0
 8003788:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	691b      	ldr	r3, [r3, #16]
 800378e:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	695b      	ldr	r3, [r3, #20]
 800379a:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	615a      	str	r2, [r3, #20]
}
 80037a2:	bf00      	nop
 80037a4:	370c      	adds	r7, #12
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr
	...

080037b0 <LL_AHB1_GRP1_EnableClock>:
{
 80037b0:	b480      	push	{r7}
 80037b2:	b085      	sub	sp, #20
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80037b8:	4b08      	ldr	r3, [pc, #32]	; (80037dc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80037ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037bc:	4907      	ldr	r1, [pc, #28]	; (80037dc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80037c4:	4b05      	ldr	r3, [pc, #20]	; (80037dc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80037c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	4013      	ands	r3, r2
 80037cc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80037ce:	68fb      	ldr	r3, [r7, #12]
}
 80037d0:	bf00      	nop
 80037d2:	3714      	adds	r7, #20
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr
 80037dc:	40023800 	.word	0x40023800

080037e0 <LL_APB1_GRP1_EnableClock>:
{
 80037e0:	b480      	push	{r7}
 80037e2:	b085      	sub	sp, #20
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80037e8:	4b08      	ldr	r3, [pc, #32]	; (800380c <LL_APB1_GRP1_EnableClock+0x2c>)
 80037ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037ec:	4907      	ldr	r1, [pc, #28]	; (800380c <LL_APB1_GRP1_EnableClock+0x2c>)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80037f4:	4b05      	ldr	r3, [pc, #20]	; (800380c <LL_APB1_GRP1_EnableClock+0x2c>)
 80037f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	4013      	ands	r3, r2
 80037fc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80037fe:	68fb      	ldr	r3, [r7, #12]
}
 8003800:	bf00      	nop
 8003802:	3714      	adds	r7, #20
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr
 800380c:	40023800 	.word	0x40023800

08003810 <LL_APB2_GRP1_EnableClock>:
{
 8003810:	b480      	push	{r7}
 8003812:	b085      	sub	sp, #20
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8003818:	4b08      	ldr	r3, [pc, #32]	; (800383c <LL_APB2_GRP1_EnableClock+0x2c>)
 800381a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800381c:	4907      	ldr	r1, [pc, #28]	; (800383c <LL_APB2_GRP1_EnableClock+0x2c>)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	4313      	orrs	r3, r2
 8003822:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003824:	4b05      	ldr	r3, [pc, #20]	; (800383c <LL_APB2_GRP1_EnableClock+0x2c>)
 8003826:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	4013      	ands	r3, r2
 800382c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800382e:	68fb      	ldr	r3, [r7, #12]
}
 8003830:	bf00      	nop
 8003832:	3714      	adds	r7, #20
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr
 800383c:	40023800 	.word	0x40023800

08003840 <MX_UART4_Init>:

/* USER CODE END 0 */

/* UART4 init function */
void MX_UART4_Init(void)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b08e      	sub	sp, #56	; 0x38
 8003844:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8003846:	f107 031c 	add.w	r3, r7, #28
 800384a:	2200      	movs	r2, #0
 800384c:	601a      	str	r2, [r3, #0]
 800384e:	605a      	str	r2, [r3, #4]
 8003850:	609a      	str	r2, [r3, #8]
 8003852:	60da      	str	r2, [r3, #12]
 8003854:	611a      	str	r2, [r3, #16]
 8003856:	615a      	str	r2, [r3, #20]
 8003858:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800385a:	1d3b      	adds	r3, r7, #4
 800385c:	2200      	movs	r2, #0
 800385e:	601a      	str	r2, [r3, #0]
 8003860:	605a      	str	r2, [r3, #4]
 8003862:	609a      	str	r2, [r3, #8]
 8003864:	60da      	str	r2, [r3, #12]
 8003866:	611a      	str	r2, [r3, #16]
 8003868:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 800386a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800386e:	f7ff ffb7 	bl	80037e0 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8003872:	2004      	movs	r0, #4
 8003874:	f7ff ff9c 	bl	80037b0 <LL_AHB1_GRP1_EnableClock>
  /**UART4 GPIO Configuration  
  PC10   ------> UART4_TX
  PC11   ------> UART4_RX 
  */
  GPIO_InitStruct.Pin = M8N_TX4_Pin|M8N_RX4_Pin;
 8003878:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800387c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800387e:	2302      	movs	r3, #2
 8003880:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003882:	2303      	movs	r3, #3
 8003884:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003886:	2300      	movs	r3, #0
 8003888:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800388a:	2301      	movs	r3, #1
 800388c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800388e:	2308      	movs	r3, #8
 8003890:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003892:	1d3b      	adds	r3, r7, #4
 8003894:	4619      	mov	r1, r3
 8003896:	4819      	ldr	r0, [pc, #100]	; (80038fc <MX_UART4_Init+0xbc>)
 8003898:	f002 fa63 	bl	8005d62 <LL_GPIO_Init>

  /* UART4 interrupt Init */
  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800389c:	f7ff fed8 	bl	8003650 <__NVIC_GetPriorityGrouping>
 80038a0:	4603      	mov	r3, r0
 80038a2:	2200      	movs	r2, #0
 80038a4:	2100      	movs	r1, #0
 80038a6:	4618      	mov	r0, r3
 80038a8:	f7ff ff28 	bl	80036fc <NVIC_EncodePriority>
 80038ac:	4603      	mov	r3, r0
 80038ae:	4619      	mov	r1, r3
 80038b0:	2034      	movs	r0, #52	; 0x34
 80038b2:	f7ff fef9 	bl	80036a8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART4_IRQn);
 80038b6:	2034      	movs	r0, #52	; 0x34
 80038b8:	f7ff fed8 	bl	800366c <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 9600;
 80038bc:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80038c0:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80038c2:	2300      	movs	r3, #0
 80038c4:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80038c6:	2300      	movs	r3, #0
 80038c8:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80038ca:	2300      	movs	r3, #0
 80038cc:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80038ce:	230c      	movs	r3, #12
 80038d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80038d2:	2300      	movs	r3, #0
 80038d4:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80038d6:	2300      	movs	r3, #0
 80038d8:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART4, &USART_InitStruct);
 80038da:	f107 031c 	add.w	r3, r7, #28
 80038de:	4619      	mov	r1, r3
 80038e0:	4807      	ldr	r0, [pc, #28]	; (8003900 <MX_UART4_Init+0xc0>)
 80038e2:	f003 f929 	bl	8006b38 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART4);
 80038e6:	4806      	ldr	r0, [pc, #24]	; (8003900 <MX_UART4_Init+0xc0>)
 80038e8:	f7ff ff4b 	bl	8003782 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART4);
 80038ec:	4804      	ldr	r0, [pc, #16]	; (8003900 <MX_UART4_Init+0xc0>)
 80038ee:	f7ff ff38 	bl	8003762 <LL_USART_Enable>

}
 80038f2:	bf00      	nop
 80038f4:	3738      	adds	r7, #56	; 0x38
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	40020800 	.word	0x40020800
 8003900:	40004c00 	.word	0x40004c00

08003904 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b08e      	sub	sp, #56	; 0x38
 8003908:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 800390a:	f107 031c 	add.w	r3, r7, #28
 800390e:	2200      	movs	r2, #0
 8003910:	601a      	str	r2, [r3, #0]
 8003912:	605a      	str	r2, [r3, #4]
 8003914:	609a      	str	r2, [r3, #8]
 8003916:	60da      	str	r2, [r3, #12]
 8003918:	611a      	str	r2, [r3, #16]
 800391a:	615a      	str	r2, [r3, #20]
 800391c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800391e:	1d3b      	adds	r3, r7, #4
 8003920:	2200      	movs	r2, #0
 8003922:	601a      	str	r2, [r3, #0]
 8003924:	605a      	str	r2, [r3, #4]
 8003926:	609a      	str	r2, [r3, #8]
 8003928:	60da      	str	r2, [r3, #12]
 800392a:	611a      	str	r2, [r3, #16]
 800392c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART5);
 800392e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003932:	f7ff ff55 	bl	80037e0 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8003936:	2004      	movs	r0, #4
 8003938:	f7ff ff3a 	bl	80037b0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 800393c:	2008      	movs	r0, #8
 800393e:	f7ff ff37 	bl	80037b0 <LL_AHB1_GRP1_EnableClock>
  /**UART5 GPIO Configuration  
  PC12   ------> UART5_TX
  PD2   ------> UART5_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 8003942:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003946:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003948:	2302      	movs	r3, #2
 800394a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800394c:	2303      	movs	r3, #3
 800394e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003950:	2300      	movs	r3, #0
 8003952:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8003954:	2301      	movs	r3, #1
 8003956:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8003958:	2308      	movs	r3, #8
 800395a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800395c:	1d3b      	adds	r3, r7, #4
 800395e:	4619      	mov	r1, r3
 8003960:	4821      	ldr	r0, [pc, #132]	; (80039e8 <MX_UART5_Init+0xe4>)
 8003962:	f002 f9fe 	bl	8005d62 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8003966:	2304      	movs	r3, #4
 8003968:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800396a:	2302      	movs	r3, #2
 800396c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800396e:	2303      	movs	r3, #3
 8003970:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003972:	2300      	movs	r3, #0
 8003974:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8003976:	2301      	movs	r3, #1
 8003978:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800397a:	2308      	movs	r3, #8
 800397c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800397e:	1d3b      	adds	r3, r7, #4
 8003980:	4619      	mov	r1, r3
 8003982:	481a      	ldr	r0, [pc, #104]	; (80039ec <MX_UART5_Init+0xe8>)
 8003984:	f002 f9ed 	bl	8005d62 <LL_GPIO_Init>

  /* UART5 interrupt Init */
  NVIC_SetPriority(UART5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003988:	f7ff fe62 	bl	8003650 <__NVIC_GetPriorityGrouping>
 800398c:	4603      	mov	r3, r0
 800398e:	2200      	movs	r2, #0
 8003990:	2100      	movs	r1, #0
 8003992:	4618      	mov	r0, r3
 8003994:	f7ff feb2 	bl	80036fc <NVIC_EncodePriority>
 8003998:	4603      	mov	r3, r0
 800399a:	4619      	mov	r1, r3
 800399c:	2035      	movs	r0, #53	; 0x35
 800399e:	f7ff fe83 	bl	80036a8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART5_IRQn);
 80039a2:	2035      	movs	r0, #53	; 0x35
 80039a4:	f7ff fe62 	bl	800366c <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 80039a8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80039ac:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80039ae:	2300      	movs	r3, #0
 80039b0:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80039b2:	2300      	movs	r3, #0
 80039b4:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80039b6:	2300      	movs	r3, #0
 80039b8:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_RX;
 80039ba:	2304      	movs	r3, #4
 80039bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80039be:	2300      	movs	r3, #0
 80039c0:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80039c2:	2300      	movs	r3, #0
 80039c4:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART5, &USART_InitStruct);
 80039c6:	f107 031c 	add.w	r3, r7, #28
 80039ca:	4619      	mov	r1, r3
 80039cc:	4808      	ldr	r0, [pc, #32]	; (80039f0 <MX_UART5_Init+0xec>)
 80039ce:	f003 f8b3 	bl	8006b38 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART5);
 80039d2:	4807      	ldr	r0, [pc, #28]	; (80039f0 <MX_UART5_Init+0xec>)
 80039d4:	f7ff fed5 	bl	8003782 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART5);
 80039d8:	4805      	ldr	r0, [pc, #20]	; (80039f0 <MX_UART5_Init+0xec>)
 80039da:	f7ff fec2 	bl	8003762 <LL_USART_Enable>

}
 80039de:	bf00      	nop
 80039e0:	3738      	adds	r7, #56	; 0x38
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}
 80039e6:	bf00      	nop
 80039e8:	40020800 	.word	0x40020800
 80039ec:	40020c00 	.word	0x40020c00
 80039f0:	40005000 	.word	0x40005000

080039f4 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b08e      	sub	sp, #56	; 0x38
 80039f8:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 80039fa:	f107 031c 	add.w	r3, r7, #28
 80039fe:	2200      	movs	r2, #0
 8003a00:	601a      	str	r2, [r3, #0]
 8003a02:	605a      	str	r2, [r3, #4]
 8003a04:	609a      	str	r2, [r3, #8]
 8003a06:	60da      	str	r2, [r3, #12]
 8003a08:	611a      	str	r2, [r3, #16]
 8003a0a:	615a      	str	r2, [r3, #20]
 8003a0c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a0e:	1d3b      	adds	r3, r7, #4
 8003a10:	2200      	movs	r2, #0
 8003a12:	601a      	str	r2, [r3, #0]
 8003a14:	605a      	str	r2, [r3, #4]
 8003a16:	609a      	str	r2, [r3, #8]
 8003a18:	60da      	str	r2, [r3, #12]
 8003a1a:	611a      	str	r2, [r3, #16]
 8003a1c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 8003a1e:	2020      	movs	r0, #32
 8003a20:	f7ff fef6 	bl	8003810 <LL_APB2_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8003a24:	2004      	movs	r0, #4
 8003a26:	f7ff fec3 	bl	80037b0 <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration  
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8003a2a:	23c0      	movs	r3, #192	; 0xc0
 8003a2c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003a2e:	2302      	movs	r3, #2
 8003a30:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003a32:	2303      	movs	r3, #3
 8003a34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003a36:	2300      	movs	r3, #0
 8003a38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8003a3e:	2308      	movs	r3, #8
 8003a40:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a42:	1d3b      	adds	r3, r7, #4
 8003a44:	4619      	mov	r1, r3
 8003a46:	4819      	ldr	r0, [pc, #100]	; (8003aac <MX_USART6_UART_Init+0xb8>)
 8003a48:	f002 f98b 	bl	8005d62 <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003a4c:	f7ff fe00 	bl	8003650 <__NVIC_GetPriorityGrouping>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2200      	movs	r2, #0
 8003a54:	2100      	movs	r1, #0
 8003a56:	4618      	mov	r0, r3
 8003a58:	f7ff fe50 	bl	80036fc <NVIC_EncodePriority>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	4619      	mov	r1, r3
 8003a60:	2047      	movs	r0, #71	; 0x47
 8003a62:	f7ff fe21 	bl	80036a8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 8003a66:	2047      	movs	r0, #71	; 0x47
 8003a68:	f7ff fe00 	bl	800366c <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 8003a6c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8003a70:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8003a72:	2300      	movs	r3, #0
 8003a74:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8003a76:	2300      	movs	r3, #0
 8003a78:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8003a7e:	230c      	movs	r3, #12
 8003a80:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8003a82:	2300      	movs	r3, #0
 8003a84:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8003a86:	2300      	movs	r3, #0
 8003a88:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 8003a8a:	f107 031c 	add.w	r3, r7, #28
 8003a8e:	4619      	mov	r1, r3
 8003a90:	4807      	ldr	r0, [pc, #28]	; (8003ab0 <MX_USART6_UART_Init+0xbc>)
 8003a92:	f003 f851 	bl	8006b38 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 8003a96:	4806      	ldr	r0, [pc, #24]	; (8003ab0 <MX_USART6_UART_Init+0xbc>)
 8003a98:	f7ff fe73 	bl	8003782 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 8003a9c:	4804      	ldr	r0, [pc, #16]	; (8003ab0 <MX_USART6_UART_Init+0xbc>)
 8003a9e:	f7ff fe60 	bl	8003762 <LL_USART_Enable>

}
 8003aa2:	bf00      	nop
 8003aa4:	3738      	adds	r7, #56	; 0x38
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	40020800 	.word	0x40020800
 8003ab0:	40011400 	.word	0x40011400

08003ab4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003ab4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003aec <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003ab8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003aba:	e003      	b.n	8003ac4 <LoopCopyDataInit>

08003abc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003abc:	4b0c      	ldr	r3, [pc, #48]	; (8003af0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003abe:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003ac0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003ac2:	3104      	adds	r1, #4

08003ac4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003ac4:	480b      	ldr	r0, [pc, #44]	; (8003af4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003ac6:	4b0c      	ldr	r3, [pc, #48]	; (8003af8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003ac8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003aca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003acc:	d3f6      	bcc.n	8003abc <CopyDataInit>
  ldr  r2, =_sbss
 8003ace:	4a0b      	ldr	r2, [pc, #44]	; (8003afc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003ad0:	e002      	b.n	8003ad8 <LoopFillZerobss>

08003ad2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003ad2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003ad4:	f842 3b04 	str.w	r3, [r2], #4

08003ad8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003ad8:	4b09      	ldr	r3, [pc, #36]	; (8003b00 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003ada:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003adc:	d3f9      	bcc.n	8003ad2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003ade:	f7ff fb89 	bl	80031f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003ae2:	f003 f8af 	bl	8006c44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003ae6:	f7fe fe51 	bl	800278c <main>
  bx  lr    
 8003aea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003aec:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003af0:	080099f0 	.word	0x080099f0
  ldr  r0, =_sdata
 8003af4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003af8:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8003afc:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8003b00:	20000478 	.word	0x20000478

08003b04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003b04:	e7fe      	b.n	8003b04 <ADC_IRQHandler>
	...

08003b08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003b0c:	4b0e      	ldr	r3, [pc, #56]	; (8003b48 <HAL_Init+0x40>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a0d      	ldr	r2, [pc, #52]	; (8003b48 <HAL_Init+0x40>)
 8003b12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003b18:	4b0b      	ldr	r3, [pc, #44]	; (8003b48 <HAL_Init+0x40>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a0a      	ldr	r2, [pc, #40]	; (8003b48 <HAL_Init+0x40>)
 8003b1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b24:	4b08      	ldr	r3, [pc, #32]	; (8003b48 <HAL_Init+0x40>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a07      	ldr	r2, [pc, #28]	; (8003b48 <HAL_Init+0x40>)
 8003b2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b30:	2003      	movs	r0, #3
 8003b32:	f000 fd41 	bl	80045b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b36:	2000      	movs	r0, #0
 8003b38:	f000 f808 	bl	8003b4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003b3c:	f7ff f94c 	bl	8002dd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b40:	2300      	movs	r3, #0
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	40023c00 	.word	0x40023c00

08003b4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b082      	sub	sp, #8
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b54:	4b12      	ldr	r3, [pc, #72]	; (8003ba0 <HAL_InitTick+0x54>)
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	4b12      	ldr	r3, [pc, #72]	; (8003ba4 <HAL_InitTick+0x58>)
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b62:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b66:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f000 fd59 	bl	8004622 <HAL_SYSTICK_Config>
 8003b70:	4603      	mov	r3, r0
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d001      	beq.n	8003b7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e00e      	b.n	8003b98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2b0f      	cmp	r3, #15
 8003b7e:	d80a      	bhi.n	8003b96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b80:	2200      	movs	r2, #0
 8003b82:	6879      	ldr	r1, [r7, #4]
 8003b84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003b88:	f000 fd21 	bl	80045ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b8c:	4a06      	ldr	r2, [pc, #24]	; (8003ba8 <HAL_InitTick+0x5c>)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003b92:	2300      	movs	r3, #0
 8003b94:	e000      	b.n	8003b98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3708      	adds	r7, #8
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}
 8003ba0:	20000000 	.word	0x20000000
 8003ba4:	20000008 	.word	0x20000008
 8003ba8:	20000004 	.word	0x20000004

08003bac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003bac:	b480      	push	{r7}
 8003bae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003bb0:	4b06      	ldr	r3, [pc, #24]	; (8003bcc <HAL_IncTick+0x20>)
 8003bb2:	781b      	ldrb	r3, [r3, #0]
 8003bb4:	461a      	mov	r2, r3
 8003bb6:	4b06      	ldr	r3, [pc, #24]	; (8003bd0 <HAL_IncTick+0x24>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4413      	add	r3, r2
 8003bbc:	4a04      	ldr	r2, [pc, #16]	; (8003bd0 <HAL_IncTick+0x24>)
 8003bbe:	6013      	str	r3, [r2, #0]
}
 8003bc0:	bf00      	nop
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr
 8003bca:	bf00      	nop
 8003bcc:	20000008 	.word	0x20000008
 8003bd0:	20000470 	.word	0x20000470

08003bd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	af00      	add	r7, sp, #0
  return uwTick;
 8003bd8:	4b03      	ldr	r3, [pc, #12]	; (8003be8 <HAL_GetTick+0x14>)
 8003bda:	681b      	ldr	r3, [r3, #0]
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop
 8003be8:	20000470 	.word	0x20000470

08003bec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003bf4:	f7ff ffee 	bl	8003bd4 <HAL_GetTick>
 8003bf8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c04:	d005      	beq.n	8003c12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c06:	4b09      	ldr	r3, [pc, #36]	; (8003c2c <HAL_Delay+0x40>)
 8003c08:	781b      	ldrb	r3, [r3, #0]
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	4413      	add	r3, r2
 8003c10:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003c12:	bf00      	nop
 8003c14:	f7ff ffde 	bl	8003bd4 <HAL_GetTick>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	68fa      	ldr	r2, [r7, #12]
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d8f7      	bhi.n	8003c14 <HAL_Delay+0x28>
  {
  }
}
 8003c24:	bf00      	nop
 8003c26:	3710      	adds	r7, #16
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}
 8003c2c:	20000008 	.word	0x20000008

08003c30 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d101      	bne.n	8003c46 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e033      	b.n	8003cae <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d109      	bne.n	8003c62 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f7fe fb3e 	bl	80022d0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c66:	f003 0310 	and.w	r3, r3, #16
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d118      	bne.n	8003ca0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c72:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003c76:	f023 0302 	bic.w	r3, r3, #2
 8003c7a:	f043 0202 	orr.w	r2, r3, #2
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f000 fa4a 	bl	800411c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c92:	f023 0303 	bic.w	r3, r3, #3
 8003c96:	f043 0201 	orr.w	r2, r3, #1
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	641a      	str	r2, [r3, #64]	; 0x40
 8003c9e:	e001      	b.n	8003ca4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003cac:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	3710      	adds	r7, #16
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
	...

08003cb8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b086      	sub	sp, #24
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	60f8      	str	r0, [r7, #12]
 8003cc0:	60b9      	str	r1, [r7, #8]
 8003cc2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d101      	bne.n	8003cd6 <HAL_ADC_Start_DMA+0x1e>
 8003cd2:	2302      	movs	r3, #2
 8003cd4:	e0cc      	b.n	8003e70 <HAL_ADC_Start_DMA+0x1b8>
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2201      	movs	r2, #1
 8003cda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	f003 0301 	and.w	r3, r3, #1
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d018      	beq.n	8003d1e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	689a      	ldr	r2, [r3, #8]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f042 0201 	orr.w	r2, r2, #1
 8003cfa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003cfc:	4b5e      	ldr	r3, [pc, #376]	; (8003e78 <HAL_ADC_Start_DMA+0x1c0>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a5e      	ldr	r2, [pc, #376]	; (8003e7c <HAL_ADC_Start_DMA+0x1c4>)
 8003d02:	fba2 2303 	umull	r2, r3, r2, r3
 8003d06:	0c9a      	lsrs	r2, r3, #18
 8003d08:	4613      	mov	r3, r2
 8003d0a:	005b      	lsls	r3, r3, #1
 8003d0c:	4413      	add	r3, r2
 8003d0e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003d10:	e002      	b.n	8003d18 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	3b01      	subs	r3, #1
 8003d16:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d1f9      	bne.n	8003d12 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	f003 0301 	and.w	r3, r3, #1
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	f040 80a0 	bne.w	8003e6e <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d32:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003d36:	f023 0301 	bic.w	r3, r3, #1
 8003d3a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d007      	beq.n	8003d60 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d54:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003d58:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d6c:	d106      	bne.n	8003d7c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d72:	f023 0206 	bic.w	r2, r3, #6
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	645a      	str	r2, [r3, #68]	; 0x44
 8003d7a:	e002      	b.n	8003d82 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2200      	movs	r2, #0
 8003d86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d8a:	4b3d      	ldr	r3, [pc, #244]	; (8003e80 <HAL_ADC_Start_DMA+0x1c8>)
 8003d8c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d92:	4a3c      	ldr	r2, [pc, #240]	; (8003e84 <HAL_ADC_Start_DMA+0x1cc>)
 8003d94:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d9a:	4a3b      	ldr	r2, [pc, #236]	; (8003e88 <HAL_ADC_Start_DMA+0x1d0>)
 8003d9c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003da2:	4a3a      	ldr	r2, [pc, #232]	; (8003e8c <HAL_ADC_Start_DMA+0x1d4>)
 8003da4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003dae:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	685a      	ldr	r2, [r3, #4]
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003dbe:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	689a      	ldr	r2, [r3, #8]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003dce:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	334c      	adds	r3, #76	; 0x4c
 8003dda:	4619      	mov	r1, r3
 8003ddc:	68ba      	ldr	r2, [r7, #8]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f000 fcda 	bl	8004798 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	f003 031f 	and.w	r3, r3, #31
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d12a      	bne.n	8003e46 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a26      	ldr	r2, [pc, #152]	; (8003e90 <HAL_ADC_Start_DMA+0x1d8>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d015      	beq.n	8003e26 <HAL_ADC_Start_DMA+0x16e>
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a25      	ldr	r2, [pc, #148]	; (8003e94 <HAL_ADC_Start_DMA+0x1dc>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d105      	bne.n	8003e10 <HAL_ADC_Start_DMA+0x158>
 8003e04:	4b1e      	ldr	r3, [pc, #120]	; (8003e80 <HAL_ADC_Start_DMA+0x1c8>)
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	f003 031f 	and.w	r3, r3, #31
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d00a      	beq.n	8003e26 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a20      	ldr	r2, [pc, #128]	; (8003e98 <HAL_ADC_Start_DMA+0x1e0>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d129      	bne.n	8003e6e <HAL_ADC_Start_DMA+0x1b6>
 8003e1a:	4b19      	ldr	r3, [pc, #100]	; (8003e80 <HAL_ADC_Start_DMA+0x1c8>)
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	f003 031f 	and.w	r3, r3, #31
 8003e22:	2b0f      	cmp	r3, #15
 8003e24:	d823      	bhi.n	8003e6e <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d11c      	bne.n	8003e6e <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	689a      	ldr	r2, [r3, #8]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003e42:	609a      	str	r2, [r3, #8]
 8003e44:	e013      	b.n	8003e6e <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a11      	ldr	r2, [pc, #68]	; (8003e90 <HAL_ADC_Start_DMA+0x1d8>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d10e      	bne.n	8003e6e <HAL_ADC_Start_DMA+0x1b6>
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d107      	bne.n	8003e6e <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	689a      	ldr	r2, [r3, #8]
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003e6c:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8003e6e:	2300      	movs	r3, #0
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3718      	adds	r7, #24
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	20000000 	.word	0x20000000
 8003e7c:	431bde83 	.word	0x431bde83
 8003e80:	40012300 	.word	0x40012300
 8003e84:	08004315 	.word	0x08004315
 8003e88:	080043cf 	.word	0x080043cf
 8003e8c:	080043eb 	.word	0x080043eb
 8003e90:	40012000 	.word	0x40012000
 8003e94:	40012100 	.word	0x40012100
 8003e98:	40012200 	.word	0x40012200

08003e9c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b083      	sub	sp, #12
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003ea4:	bf00      	nop
 8003ea6:	370c      	adds	r7, #12
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eae:	4770      	bx	lr

08003eb0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b083      	sub	sp, #12
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003eb8:	bf00      	nop
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr

08003ec4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003ecc:	bf00      	nop
 8003ece:	370c      	adds	r7, #12
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed6:	4770      	bx	lr

08003ed8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b085      	sub	sp, #20
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	d101      	bne.n	8003ef4 <HAL_ADC_ConfigChannel+0x1c>
 8003ef0:	2302      	movs	r3, #2
 8003ef2:	e105      	b.n	8004100 <HAL_ADC_ConfigChannel+0x228>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	2b09      	cmp	r3, #9
 8003f02:	d925      	bls.n	8003f50 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	68d9      	ldr	r1, [r3, #12]
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	b29b      	uxth	r3, r3
 8003f10:	461a      	mov	r2, r3
 8003f12:	4613      	mov	r3, r2
 8003f14:	005b      	lsls	r3, r3, #1
 8003f16:	4413      	add	r3, r2
 8003f18:	3b1e      	subs	r3, #30
 8003f1a:	2207      	movs	r2, #7
 8003f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f20:	43da      	mvns	r2, r3
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	400a      	ands	r2, r1
 8003f28:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	68d9      	ldr	r1, [r3, #12]
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	689a      	ldr	r2, [r3, #8]
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	005b      	lsls	r3, r3, #1
 8003f40:	4403      	add	r3, r0
 8003f42:	3b1e      	subs	r3, #30
 8003f44:	409a      	lsls	r2, r3
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	430a      	orrs	r2, r1
 8003f4c:	60da      	str	r2, [r3, #12]
 8003f4e:	e022      	b.n	8003f96 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	6919      	ldr	r1, [r3, #16]
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	4613      	mov	r3, r2
 8003f60:	005b      	lsls	r3, r3, #1
 8003f62:	4413      	add	r3, r2
 8003f64:	2207      	movs	r2, #7
 8003f66:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6a:	43da      	mvns	r2, r3
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	400a      	ands	r2, r1
 8003f72:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	6919      	ldr	r1, [r3, #16]
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	689a      	ldr	r2, [r3, #8]
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	b29b      	uxth	r3, r3
 8003f84:	4618      	mov	r0, r3
 8003f86:	4603      	mov	r3, r0
 8003f88:	005b      	lsls	r3, r3, #1
 8003f8a:	4403      	add	r3, r0
 8003f8c:	409a      	lsls	r2, r3
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	430a      	orrs	r2, r1
 8003f94:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	2b06      	cmp	r3, #6
 8003f9c:	d824      	bhi.n	8003fe8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	685a      	ldr	r2, [r3, #4]
 8003fa8:	4613      	mov	r3, r2
 8003faa:	009b      	lsls	r3, r3, #2
 8003fac:	4413      	add	r3, r2
 8003fae:	3b05      	subs	r3, #5
 8003fb0:	221f      	movs	r2, #31
 8003fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb6:	43da      	mvns	r2, r3
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	400a      	ands	r2, r1
 8003fbe:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	4618      	mov	r0, r3
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	685a      	ldr	r2, [r3, #4]
 8003fd2:	4613      	mov	r3, r2
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	4413      	add	r3, r2
 8003fd8:	3b05      	subs	r3, #5
 8003fda:	fa00 f203 	lsl.w	r2, r0, r3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	430a      	orrs	r2, r1
 8003fe4:	635a      	str	r2, [r3, #52]	; 0x34
 8003fe6:	e04c      	b.n	8004082 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	2b0c      	cmp	r3, #12
 8003fee:	d824      	bhi.n	800403a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	685a      	ldr	r2, [r3, #4]
 8003ffa:	4613      	mov	r3, r2
 8003ffc:	009b      	lsls	r3, r3, #2
 8003ffe:	4413      	add	r3, r2
 8004000:	3b23      	subs	r3, #35	; 0x23
 8004002:	221f      	movs	r2, #31
 8004004:	fa02 f303 	lsl.w	r3, r2, r3
 8004008:	43da      	mvns	r2, r3
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	400a      	ands	r2, r1
 8004010:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	b29b      	uxth	r3, r3
 800401e:	4618      	mov	r0, r3
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	685a      	ldr	r2, [r3, #4]
 8004024:	4613      	mov	r3, r2
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	4413      	add	r3, r2
 800402a:	3b23      	subs	r3, #35	; 0x23
 800402c:	fa00 f203 	lsl.w	r2, r0, r3
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	430a      	orrs	r2, r1
 8004036:	631a      	str	r2, [r3, #48]	; 0x30
 8004038:	e023      	b.n	8004082 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	685a      	ldr	r2, [r3, #4]
 8004044:	4613      	mov	r3, r2
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	4413      	add	r3, r2
 800404a:	3b41      	subs	r3, #65	; 0x41
 800404c:	221f      	movs	r2, #31
 800404e:	fa02 f303 	lsl.w	r3, r2, r3
 8004052:	43da      	mvns	r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	400a      	ands	r2, r1
 800405a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	b29b      	uxth	r3, r3
 8004068:	4618      	mov	r0, r3
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	685a      	ldr	r2, [r3, #4]
 800406e:	4613      	mov	r3, r2
 8004070:	009b      	lsls	r3, r3, #2
 8004072:	4413      	add	r3, r2
 8004074:	3b41      	subs	r3, #65	; 0x41
 8004076:	fa00 f203 	lsl.w	r2, r0, r3
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	430a      	orrs	r2, r1
 8004080:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004082:	4b22      	ldr	r3, [pc, #136]	; (800410c <HAL_ADC_ConfigChannel+0x234>)
 8004084:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a21      	ldr	r2, [pc, #132]	; (8004110 <HAL_ADC_ConfigChannel+0x238>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d109      	bne.n	80040a4 <HAL_ADC_ConfigChannel+0x1cc>
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2b12      	cmp	r3, #18
 8004096:	d105      	bne.n	80040a4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a19      	ldr	r2, [pc, #100]	; (8004110 <HAL_ADC_ConfigChannel+0x238>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d123      	bne.n	80040f6 <HAL_ADC_ConfigChannel+0x21e>
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	2b10      	cmp	r3, #16
 80040b4:	d003      	beq.n	80040be <HAL_ADC_ConfigChannel+0x1e6>
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	2b11      	cmp	r3, #17
 80040bc:	d11b      	bne.n	80040f6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	2b10      	cmp	r3, #16
 80040d0:	d111      	bne.n	80040f6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80040d2:	4b10      	ldr	r3, [pc, #64]	; (8004114 <HAL_ADC_ConfigChannel+0x23c>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a10      	ldr	r2, [pc, #64]	; (8004118 <HAL_ADC_ConfigChannel+0x240>)
 80040d8:	fba2 2303 	umull	r2, r3, r2, r3
 80040dc:	0c9a      	lsrs	r2, r3, #18
 80040de:	4613      	mov	r3, r2
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	4413      	add	r3, r2
 80040e4:	005b      	lsls	r3, r3, #1
 80040e6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80040e8:	e002      	b.n	80040f0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	3b01      	subs	r3, #1
 80040ee:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d1f9      	bne.n	80040ea <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2200      	movs	r2, #0
 80040fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80040fe:	2300      	movs	r3, #0
}
 8004100:	4618      	mov	r0, r3
 8004102:	3714      	adds	r7, #20
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr
 800410c:	40012300 	.word	0x40012300
 8004110:	40012000 	.word	0x40012000
 8004114:	20000000 	.word	0x20000000
 8004118:	431bde83 	.word	0x431bde83

0800411c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800411c:	b480      	push	{r7}
 800411e:	b085      	sub	sp, #20
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004124:	4b79      	ldr	r3, [pc, #484]	; (800430c <ADC_Init+0x1f0>)
 8004126:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	685a      	ldr	r2, [r3, #4]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	431a      	orrs	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	685a      	ldr	r2, [r3, #4]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004150:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	6859      	ldr	r1, [r3, #4]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	691b      	ldr	r3, [r3, #16]
 800415c:	021a      	lsls	r2, r3, #8
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	430a      	orrs	r2, r1
 8004164:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	685a      	ldr	r2, [r3, #4]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004174:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	6859      	ldr	r1, [r3, #4]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	689a      	ldr	r2, [r3, #8]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	430a      	orrs	r2, r1
 8004186:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	689a      	ldr	r2, [r3, #8]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004196:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	6899      	ldr	r1, [r3, #8]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	68da      	ldr	r2, [r3, #12]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	430a      	orrs	r2, r1
 80041a8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ae:	4a58      	ldr	r2, [pc, #352]	; (8004310 <ADC_Init+0x1f4>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d022      	beq.n	80041fa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	689a      	ldr	r2, [r3, #8]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80041c2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	6899      	ldr	r1, [r3, #8]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	430a      	orrs	r2, r1
 80041d4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	689a      	ldr	r2, [r3, #8]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80041e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	6899      	ldr	r1, [r3, #8]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	430a      	orrs	r2, r1
 80041f6:	609a      	str	r2, [r3, #8]
 80041f8:	e00f      	b.n	800421a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	689a      	ldr	r2, [r3, #8]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004208:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	689a      	ldr	r2, [r3, #8]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004218:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	689a      	ldr	r2, [r3, #8]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f022 0202 	bic.w	r2, r2, #2
 8004228:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	6899      	ldr	r1, [r3, #8]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	7e1b      	ldrb	r3, [r3, #24]
 8004234:	005a      	lsls	r2, r3, #1
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	430a      	orrs	r2, r1
 800423c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d01b      	beq.n	8004280 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	685a      	ldr	r2, [r3, #4]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004256:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	685a      	ldr	r2, [r3, #4]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004266:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	6859      	ldr	r1, [r3, #4]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004272:	3b01      	subs	r3, #1
 8004274:	035a      	lsls	r2, r3, #13
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	430a      	orrs	r2, r1
 800427c:	605a      	str	r2, [r3, #4]
 800427e:	e007      	b.n	8004290 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	685a      	ldr	r2, [r3, #4]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800428e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800429e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	69db      	ldr	r3, [r3, #28]
 80042aa:	3b01      	subs	r3, #1
 80042ac:	051a      	lsls	r2, r3, #20
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	430a      	orrs	r2, r1
 80042b4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	689a      	ldr	r2, [r3, #8]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80042c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	6899      	ldr	r1, [r3, #8]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80042d2:	025a      	lsls	r2, r3, #9
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	430a      	orrs	r2, r1
 80042da:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	689a      	ldr	r2, [r3, #8]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	6899      	ldr	r1, [r3, #8]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	695b      	ldr	r3, [r3, #20]
 80042f6:	029a      	lsls	r2, r3, #10
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	430a      	orrs	r2, r1
 80042fe:	609a      	str	r2, [r3, #8]
}
 8004300:	bf00      	nop
 8004302:	3714      	adds	r7, #20
 8004304:	46bd      	mov	sp, r7
 8004306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430a:	4770      	bx	lr
 800430c:	40012300 	.word	0x40012300
 8004310:	0f000001 	.word	0x0f000001

08004314 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004320:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004326:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800432a:	2b00      	cmp	r3, #0
 800432c:	d13c      	bne.n	80043a8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004332:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004344:	2b00      	cmp	r3, #0
 8004346:	d12b      	bne.n	80043a0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800434c:	2b00      	cmp	r3, #0
 800434e:	d127      	bne.n	80043a0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004356:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800435a:	2b00      	cmp	r3, #0
 800435c:	d006      	beq.n	800436c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004368:	2b00      	cmp	r3, #0
 800436a:	d119      	bne.n	80043a0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	685a      	ldr	r2, [r3, #4]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f022 0220 	bic.w	r2, r2, #32
 800437a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004380:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800438c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004390:	2b00      	cmp	r3, #0
 8004392:	d105      	bne.n	80043a0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004398:	f043 0201 	orr.w	r2, r3, #1
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80043a0:	68f8      	ldr	r0, [r7, #12]
 80043a2:	f7ff fd7b 	bl	8003e9c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80043a6:	e00e      	b.n	80043c6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ac:	f003 0310 	and.w	r3, r3, #16
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d003      	beq.n	80043bc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80043b4:	68f8      	ldr	r0, [r7, #12]
 80043b6:	f7ff fd85 	bl	8003ec4 <HAL_ADC_ErrorCallback>
}
 80043ba:	e004      	b.n	80043c6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	4798      	blx	r3
}
 80043c6:	bf00      	nop
 80043c8:	3710      	adds	r7, #16
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}

080043ce <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80043ce:	b580      	push	{r7, lr}
 80043d0:	b084      	sub	sp, #16
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043da:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80043dc:	68f8      	ldr	r0, [r7, #12]
 80043de:	f7ff fd67 	bl	8003eb0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80043e2:	bf00      	nop
 80043e4:	3710      	adds	r7, #16
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}

080043ea <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80043ea:	b580      	push	{r7, lr}
 80043ec:	b084      	sub	sp, #16
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043f6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2240      	movs	r2, #64	; 0x40
 80043fc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004402:	f043 0204 	orr.w	r2, r3, #4
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800440a:	68f8      	ldr	r0, [r7, #12]
 800440c:	f7ff fd5a 	bl	8003ec4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004410:	bf00      	nop
 8004412:	3710      	adds	r7, #16
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}

08004418 <__NVIC_SetPriorityGrouping>:
{
 8004418:	b480      	push	{r7}
 800441a:	b085      	sub	sp, #20
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	f003 0307 	and.w	r3, r3, #7
 8004426:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004428:	4b0c      	ldr	r3, [pc, #48]	; (800445c <__NVIC_SetPriorityGrouping+0x44>)
 800442a:	68db      	ldr	r3, [r3, #12]
 800442c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800442e:	68ba      	ldr	r2, [r7, #8]
 8004430:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004434:	4013      	ands	r3, r2
 8004436:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004440:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004444:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004448:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800444a:	4a04      	ldr	r2, [pc, #16]	; (800445c <__NVIC_SetPriorityGrouping+0x44>)
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	60d3      	str	r3, [r2, #12]
}
 8004450:	bf00      	nop
 8004452:	3714      	adds	r7, #20
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr
 800445c:	e000ed00 	.word	0xe000ed00

08004460 <__NVIC_GetPriorityGrouping>:
{
 8004460:	b480      	push	{r7}
 8004462:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004464:	4b04      	ldr	r3, [pc, #16]	; (8004478 <__NVIC_GetPriorityGrouping+0x18>)
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	0a1b      	lsrs	r3, r3, #8
 800446a:	f003 0307 	and.w	r3, r3, #7
}
 800446e:	4618      	mov	r0, r3
 8004470:	46bd      	mov	sp, r7
 8004472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004476:	4770      	bx	lr
 8004478:	e000ed00 	.word	0xe000ed00

0800447c <__NVIC_EnableIRQ>:
{
 800447c:	b480      	push	{r7}
 800447e:	b083      	sub	sp, #12
 8004480:	af00      	add	r7, sp, #0
 8004482:	4603      	mov	r3, r0
 8004484:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800448a:	2b00      	cmp	r3, #0
 800448c:	db0b      	blt.n	80044a6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800448e:	79fb      	ldrb	r3, [r7, #7]
 8004490:	f003 021f 	and.w	r2, r3, #31
 8004494:	4907      	ldr	r1, [pc, #28]	; (80044b4 <__NVIC_EnableIRQ+0x38>)
 8004496:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800449a:	095b      	lsrs	r3, r3, #5
 800449c:	2001      	movs	r0, #1
 800449e:	fa00 f202 	lsl.w	r2, r0, r2
 80044a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80044a6:	bf00      	nop
 80044a8:	370c      	adds	r7, #12
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr
 80044b2:	bf00      	nop
 80044b4:	e000e100 	.word	0xe000e100

080044b8 <__NVIC_SetPriority>:
{
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 80044be:	4603      	mov	r3, r0
 80044c0:	6039      	str	r1, [r7, #0]
 80044c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	db0a      	blt.n	80044e2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	b2da      	uxtb	r2, r3
 80044d0:	490c      	ldr	r1, [pc, #48]	; (8004504 <__NVIC_SetPriority+0x4c>)
 80044d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044d6:	0112      	lsls	r2, r2, #4
 80044d8:	b2d2      	uxtb	r2, r2
 80044da:	440b      	add	r3, r1
 80044dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80044e0:	e00a      	b.n	80044f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	b2da      	uxtb	r2, r3
 80044e6:	4908      	ldr	r1, [pc, #32]	; (8004508 <__NVIC_SetPriority+0x50>)
 80044e8:	79fb      	ldrb	r3, [r7, #7]
 80044ea:	f003 030f 	and.w	r3, r3, #15
 80044ee:	3b04      	subs	r3, #4
 80044f0:	0112      	lsls	r2, r2, #4
 80044f2:	b2d2      	uxtb	r2, r2
 80044f4:	440b      	add	r3, r1
 80044f6:	761a      	strb	r2, [r3, #24]
}
 80044f8:	bf00      	nop
 80044fa:	370c      	adds	r7, #12
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr
 8004504:	e000e100 	.word	0xe000e100
 8004508:	e000ed00 	.word	0xe000ed00

0800450c <NVIC_EncodePriority>:
{
 800450c:	b480      	push	{r7}
 800450e:	b089      	sub	sp, #36	; 0x24
 8004510:	af00      	add	r7, sp, #0
 8004512:	60f8      	str	r0, [r7, #12]
 8004514:	60b9      	str	r1, [r7, #8]
 8004516:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f003 0307 	and.w	r3, r3, #7
 800451e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004520:	69fb      	ldr	r3, [r7, #28]
 8004522:	f1c3 0307 	rsb	r3, r3, #7
 8004526:	2b04      	cmp	r3, #4
 8004528:	bf28      	it	cs
 800452a:	2304      	movcs	r3, #4
 800452c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800452e:	69fb      	ldr	r3, [r7, #28]
 8004530:	3304      	adds	r3, #4
 8004532:	2b06      	cmp	r3, #6
 8004534:	d902      	bls.n	800453c <NVIC_EncodePriority+0x30>
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	3b03      	subs	r3, #3
 800453a:	e000      	b.n	800453e <NVIC_EncodePriority+0x32>
 800453c:	2300      	movs	r3, #0
 800453e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004540:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004544:	69bb      	ldr	r3, [r7, #24]
 8004546:	fa02 f303 	lsl.w	r3, r2, r3
 800454a:	43da      	mvns	r2, r3
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	401a      	ands	r2, r3
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004554:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	fa01 f303 	lsl.w	r3, r1, r3
 800455e:	43d9      	mvns	r1, r3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004564:	4313      	orrs	r3, r2
}
 8004566:	4618      	mov	r0, r3
 8004568:	3724      	adds	r7, #36	; 0x24
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
	...

08004574 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b082      	sub	sp, #8
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	3b01      	subs	r3, #1
 8004580:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004584:	d301      	bcc.n	800458a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004586:	2301      	movs	r3, #1
 8004588:	e00f      	b.n	80045aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800458a:	4a0a      	ldr	r2, [pc, #40]	; (80045b4 <SysTick_Config+0x40>)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	3b01      	subs	r3, #1
 8004590:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004592:	210f      	movs	r1, #15
 8004594:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004598:	f7ff ff8e 	bl	80044b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800459c:	4b05      	ldr	r3, [pc, #20]	; (80045b4 <SysTick_Config+0x40>)
 800459e:	2200      	movs	r2, #0
 80045a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80045a2:	4b04      	ldr	r3, [pc, #16]	; (80045b4 <SysTick_Config+0x40>)
 80045a4:	2207      	movs	r2, #7
 80045a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80045a8:	2300      	movs	r3, #0
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3708      	adds	r7, #8
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	e000e010 	.word	0xe000e010

080045b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b082      	sub	sp, #8
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f7ff ff29 	bl	8004418 <__NVIC_SetPriorityGrouping>
}
 80045c6:	bf00      	nop
 80045c8:	3708      	adds	r7, #8
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}

080045ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80045ce:	b580      	push	{r7, lr}
 80045d0:	b086      	sub	sp, #24
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	4603      	mov	r3, r0
 80045d6:	60b9      	str	r1, [r7, #8]
 80045d8:	607a      	str	r2, [r7, #4]
 80045da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80045dc:	2300      	movs	r3, #0
 80045de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80045e0:	f7ff ff3e 	bl	8004460 <__NVIC_GetPriorityGrouping>
 80045e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80045e6:	687a      	ldr	r2, [r7, #4]
 80045e8:	68b9      	ldr	r1, [r7, #8]
 80045ea:	6978      	ldr	r0, [r7, #20]
 80045ec:	f7ff ff8e 	bl	800450c <NVIC_EncodePriority>
 80045f0:	4602      	mov	r2, r0
 80045f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045f6:	4611      	mov	r1, r2
 80045f8:	4618      	mov	r0, r3
 80045fa:	f7ff ff5d 	bl	80044b8 <__NVIC_SetPriority>
}
 80045fe:	bf00      	nop
 8004600:	3718      	adds	r7, #24
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}

08004606 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004606:	b580      	push	{r7, lr}
 8004608:	b082      	sub	sp, #8
 800460a:	af00      	add	r7, sp, #0
 800460c:	4603      	mov	r3, r0
 800460e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004610:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004614:	4618      	mov	r0, r3
 8004616:	f7ff ff31 	bl	800447c <__NVIC_EnableIRQ>
}
 800461a:	bf00      	nop
 800461c:	3708      	adds	r7, #8
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}

08004622 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004622:	b580      	push	{r7, lr}
 8004624:	b082      	sub	sp, #8
 8004626:	af00      	add	r7, sp, #0
 8004628:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f7ff ffa2 	bl	8004574 <SysTick_Config>
 8004630:	4603      	mov	r3, r0
}
 8004632:	4618      	mov	r0, r3
 8004634:	3708      	adds	r7, #8
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
	...

0800463c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b086      	sub	sp, #24
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004644:	2300      	movs	r3, #0
 8004646:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004648:	f7ff fac4 	bl	8003bd4 <HAL_GetTick>
 800464c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d101      	bne.n	8004658 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	e099      	b.n	800478c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2200      	movs	r2, #0
 800465c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2202      	movs	r2, #2
 8004664:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f022 0201 	bic.w	r2, r2, #1
 8004676:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004678:	e00f      	b.n	800469a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800467a:	f7ff faab 	bl	8003bd4 <HAL_GetTick>
 800467e:	4602      	mov	r2, r0
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	1ad3      	subs	r3, r2, r3
 8004684:	2b05      	cmp	r3, #5
 8004686:	d908      	bls.n	800469a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2220      	movs	r2, #32
 800468c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2203      	movs	r2, #3
 8004692:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004696:	2303      	movs	r3, #3
 8004698:	e078      	b.n	800478c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0301 	and.w	r3, r3, #1
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d1e8      	bne.n	800467a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80046b0:	697a      	ldr	r2, [r7, #20]
 80046b2:	4b38      	ldr	r3, [pc, #224]	; (8004794 <HAL_DMA_Init+0x158>)
 80046b4:	4013      	ands	r3, r2
 80046b6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685a      	ldr	r2, [r3, #4]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80046c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	691b      	ldr	r3, [r3, #16]
 80046cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	699b      	ldr	r3, [r3, #24]
 80046d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6a1b      	ldr	r3, [r3, #32]
 80046e4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80046e6:	697a      	ldr	r2, [r7, #20]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f0:	2b04      	cmp	r3, #4
 80046f2:	d107      	bne.n	8004704 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046fc:	4313      	orrs	r3, r2
 80046fe:	697a      	ldr	r2, [r7, #20]
 8004700:	4313      	orrs	r3, r2
 8004702:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	697a      	ldr	r2, [r7, #20]
 800470a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	695b      	ldr	r3, [r3, #20]
 8004712:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	f023 0307 	bic.w	r3, r3, #7
 800471a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004720:	697a      	ldr	r2, [r7, #20]
 8004722:	4313      	orrs	r3, r2
 8004724:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800472a:	2b04      	cmp	r3, #4
 800472c:	d117      	bne.n	800475e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004732:	697a      	ldr	r2, [r7, #20]
 8004734:	4313      	orrs	r3, r2
 8004736:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800473c:	2b00      	cmp	r3, #0
 800473e:	d00e      	beq.n	800475e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004740:	6878      	ldr	r0, [r7, #4]
 8004742:	f000 fa6f 	bl	8004c24 <DMA_CheckFifoParam>
 8004746:	4603      	mov	r3, r0
 8004748:	2b00      	cmp	r3, #0
 800474a:	d008      	beq.n	800475e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2240      	movs	r2, #64	; 0x40
 8004750:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2201      	movs	r2, #1
 8004756:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800475a:	2301      	movs	r3, #1
 800475c:	e016      	b.n	800478c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	697a      	ldr	r2, [r7, #20]
 8004764:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f000 fa26 	bl	8004bb8 <DMA_CalcBaseAndBitshift>
 800476c:	4603      	mov	r3, r0
 800476e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004774:	223f      	movs	r2, #63	; 0x3f
 8004776:	409a      	lsls	r2, r3
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2201      	movs	r2, #1
 8004786:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800478a:	2300      	movs	r3, #0
}
 800478c:	4618      	mov	r0, r3
 800478e:	3718      	adds	r7, #24
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}
 8004794:	f010803f 	.word	0xf010803f

08004798 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b086      	sub	sp, #24
 800479c:	af00      	add	r7, sp, #0
 800479e:	60f8      	str	r0, [r7, #12]
 80047a0:	60b9      	str	r1, [r7, #8]
 80047a2:	607a      	str	r2, [r7, #4]
 80047a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047a6:	2300      	movs	r3, #0
 80047a8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047ae:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d101      	bne.n	80047be <HAL_DMA_Start_IT+0x26>
 80047ba:	2302      	movs	r3, #2
 80047bc:	e040      	b.n	8004840 <HAL_DMA_Start_IT+0xa8>
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2201      	movs	r2, #1
 80047c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	d12f      	bne.n	8004832 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2202      	movs	r2, #2
 80047d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2200      	movs	r2, #0
 80047de:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	68b9      	ldr	r1, [r7, #8]
 80047e6:	68f8      	ldr	r0, [r7, #12]
 80047e8:	f000 f9b8 	bl	8004b5c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047f0:	223f      	movs	r2, #63	; 0x3f
 80047f2:	409a      	lsls	r2, r3
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f042 0216 	orr.w	r2, r2, #22
 8004806:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480c:	2b00      	cmp	r3, #0
 800480e:	d007      	beq.n	8004820 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f042 0208 	orr.w	r2, r2, #8
 800481e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f042 0201 	orr.w	r2, r2, #1
 800482e:	601a      	str	r2, [r3, #0]
 8004830:	e005      	b.n	800483e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2200      	movs	r2, #0
 8004836:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800483a:	2302      	movs	r3, #2
 800483c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800483e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004840:	4618      	mov	r0, r3
 8004842:	3718      	adds	r7, #24
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}

08004848 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b086      	sub	sp, #24
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004850:	2300      	movs	r3, #0
 8004852:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004854:	4b92      	ldr	r3, [pc, #584]	; (8004aa0 <HAL_DMA_IRQHandler+0x258>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a92      	ldr	r2, [pc, #584]	; (8004aa4 <HAL_DMA_IRQHandler+0x25c>)
 800485a:	fba2 2303 	umull	r2, r3, r2, r3
 800485e:	0a9b      	lsrs	r3, r3, #10
 8004860:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004866:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004872:	2208      	movs	r2, #8
 8004874:	409a      	lsls	r2, r3
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	4013      	ands	r3, r2
 800487a:	2b00      	cmp	r3, #0
 800487c:	d01a      	beq.n	80048b4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 0304 	and.w	r3, r3, #4
 8004888:	2b00      	cmp	r3, #0
 800488a:	d013      	beq.n	80048b4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f022 0204 	bic.w	r2, r2, #4
 800489a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048a0:	2208      	movs	r2, #8
 80048a2:	409a      	lsls	r2, r3
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048ac:	f043 0201 	orr.w	r2, r3, #1
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048b8:	2201      	movs	r2, #1
 80048ba:	409a      	lsls	r2, r3
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	4013      	ands	r3, r2
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d012      	beq.n	80048ea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	695b      	ldr	r3, [r3, #20]
 80048ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d00b      	beq.n	80048ea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048d6:	2201      	movs	r2, #1
 80048d8:	409a      	lsls	r2, r3
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048e2:	f043 0202 	orr.w	r2, r3, #2
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048ee:	2204      	movs	r2, #4
 80048f0:	409a      	lsls	r2, r3
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	4013      	ands	r3, r2
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d012      	beq.n	8004920 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 0302 	and.w	r3, r3, #2
 8004904:	2b00      	cmp	r3, #0
 8004906:	d00b      	beq.n	8004920 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800490c:	2204      	movs	r2, #4
 800490e:	409a      	lsls	r2, r3
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004918:	f043 0204 	orr.w	r2, r3, #4
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004924:	2210      	movs	r2, #16
 8004926:	409a      	lsls	r2, r3
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	4013      	ands	r3, r2
 800492c:	2b00      	cmp	r3, #0
 800492e:	d043      	beq.n	80049b8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0308 	and.w	r3, r3, #8
 800493a:	2b00      	cmp	r3, #0
 800493c:	d03c      	beq.n	80049b8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004942:	2210      	movs	r2, #16
 8004944:	409a      	lsls	r2, r3
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004954:	2b00      	cmp	r3, #0
 8004956:	d018      	beq.n	800498a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d108      	bne.n	8004978 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800496a:	2b00      	cmp	r3, #0
 800496c:	d024      	beq.n	80049b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	4798      	blx	r3
 8004976:	e01f      	b.n	80049b8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800497c:	2b00      	cmp	r3, #0
 800497e:	d01b      	beq.n	80049b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004984:	6878      	ldr	r0, [r7, #4]
 8004986:	4798      	blx	r3
 8004988:	e016      	b.n	80049b8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004994:	2b00      	cmp	r3, #0
 8004996:	d107      	bne.n	80049a8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f022 0208 	bic.w	r2, r2, #8
 80049a6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d003      	beq.n	80049b8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b4:	6878      	ldr	r0, [r7, #4]
 80049b6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049bc:	2220      	movs	r2, #32
 80049be:	409a      	lsls	r2, r3
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	4013      	ands	r3, r2
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	f000 808e 	beq.w	8004ae6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 0310 	and.w	r3, r3, #16
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	f000 8086 	beq.w	8004ae6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049de:	2220      	movs	r2, #32
 80049e0:	409a      	lsls	r2, r3
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	2b05      	cmp	r3, #5
 80049f0:	d136      	bne.n	8004a60 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f022 0216 	bic.w	r2, r2, #22
 8004a00:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	695a      	ldr	r2, [r3, #20]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a10:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d103      	bne.n	8004a22 <HAL_DMA_IRQHandler+0x1da>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d007      	beq.n	8004a32 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f022 0208 	bic.w	r2, r2, #8
 8004a30:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a36:	223f      	movs	r2, #63	; 0x3f
 8004a38:	409a      	lsls	r2, r3
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2200      	movs	r2, #0
 8004a42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2201      	movs	r2, #1
 8004a4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d07d      	beq.n	8004b52 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	4798      	blx	r3
        }
        return;
 8004a5e:	e078      	b.n	8004b52 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d01c      	beq.n	8004aa8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d108      	bne.n	8004a8e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d030      	beq.n	8004ae6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a88:	6878      	ldr	r0, [r7, #4]
 8004a8a:	4798      	blx	r3
 8004a8c:	e02b      	b.n	8004ae6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d027      	beq.n	8004ae6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	4798      	blx	r3
 8004a9e:	e022      	b.n	8004ae6 <HAL_DMA_IRQHandler+0x29e>
 8004aa0:	20000000 	.word	0x20000000
 8004aa4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d10f      	bne.n	8004ad6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f022 0210 	bic.w	r2, r2, #16
 8004ac4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d003      	beq.n	8004ae6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d032      	beq.n	8004b54 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004af2:	f003 0301 	and.w	r3, r3, #1
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d022      	beq.n	8004b40 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2205      	movs	r2, #5
 8004afe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	681a      	ldr	r2, [r3, #0]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f022 0201 	bic.w	r2, r2, #1
 8004b10:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	3301      	adds	r3, #1
 8004b16:	60bb      	str	r3, [r7, #8]
 8004b18:	697a      	ldr	r2, [r7, #20]
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d307      	bcc.n	8004b2e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 0301 	and.w	r3, r3, #1
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d1f2      	bne.n	8004b12 <HAL_DMA_IRQHandler+0x2ca>
 8004b2c:	e000      	b.n	8004b30 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004b2e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d005      	beq.n	8004b54 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	4798      	blx	r3
 8004b50:	e000      	b.n	8004b54 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004b52:	bf00      	nop
    }
  }
}
 8004b54:	3718      	adds	r7, #24
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}
 8004b5a:	bf00      	nop

08004b5c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b085      	sub	sp, #20
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	60f8      	str	r0, [r7, #12]
 8004b64:	60b9      	str	r1, [r7, #8]
 8004b66:	607a      	str	r2, [r7, #4]
 8004b68:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004b78:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	683a      	ldr	r2, [r7, #0]
 8004b80:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	2b40      	cmp	r3, #64	; 0x40
 8004b88:	d108      	bne.n	8004b9c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	68ba      	ldr	r2, [r7, #8]
 8004b98:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004b9a:	e007      	b.n	8004bac <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	68ba      	ldr	r2, [r7, #8]
 8004ba2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	60da      	str	r2, [r3, #12]
}
 8004bac:	bf00      	nop
 8004bae:	3714      	adds	r7, #20
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb6:	4770      	bx	lr

08004bb8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b085      	sub	sp, #20
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	3b10      	subs	r3, #16
 8004bc8:	4a14      	ldr	r2, [pc, #80]	; (8004c1c <DMA_CalcBaseAndBitshift+0x64>)
 8004bca:	fba2 2303 	umull	r2, r3, r2, r3
 8004bce:	091b      	lsrs	r3, r3, #4
 8004bd0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004bd2:	4a13      	ldr	r2, [pc, #76]	; (8004c20 <DMA_CalcBaseAndBitshift+0x68>)
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	4413      	add	r3, r2
 8004bd8:	781b      	ldrb	r3, [r3, #0]
 8004bda:	461a      	mov	r2, r3
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2b03      	cmp	r3, #3
 8004be4:	d909      	bls.n	8004bfa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004bee:	f023 0303 	bic.w	r3, r3, #3
 8004bf2:	1d1a      	adds	r2, r3, #4
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	659a      	str	r2, [r3, #88]	; 0x58
 8004bf8:	e007      	b.n	8004c0a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004c02:	f023 0303 	bic.w	r3, r3, #3
 8004c06:	687a      	ldr	r2, [r7, #4]
 8004c08:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3714      	adds	r7, #20
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr
 8004c1a:	bf00      	nop
 8004c1c:	aaaaaaab 	.word	0xaaaaaaab
 8004c20:	08009718 	.word	0x08009718

08004c24 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b085      	sub	sp, #20
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c34:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	699b      	ldr	r3, [r3, #24]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d11f      	bne.n	8004c7e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	2b03      	cmp	r3, #3
 8004c42:	d855      	bhi.n	8004cf0 <DMA_CheckFifoParam+0xcc>
 8004c44:	a201      	add	r2, pc, #4	; (adr r2, 8004c4c <DMA_CheckFifoParam+0x28>)
 8004c46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c4a:	bf00      	nop
 8004c4c:	08004c5d 	.word	0x08004c5d
 8004c50:	08004c6f 	.word	0x08004c6f
 8004c54:	08004c5d 	.word	0x08004c5d
 8004c58:	08004cf1 	.word	0x08004cf1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d045      	beq.n	8004cf4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c6c:	e042      	b.n	8004cf4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c72:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004c76:	d13f      	bne.n	8004cf8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c7c:	e03c      	b.n	8004cf8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	699b      	ldr	r3, [r3, #24]
 8004c82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c86:	d121      	bne.n	8004ccc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	2b03      	cmp	r3, #3
 8004c8c:	d836      	bhi.n	8004cfc <DMA_CheckFifoParam+0xd8>
 8004c8e:	a201      	add	r2, pc, #4	; (adr r2, 8004c94 <DMA_CheckFifoParam+0x70>)
 8004c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c94:	08004ca5 	.word	0x08004ca5
 8004c98:	08004cab 	.word	0x08004cab
 8004c9c:	08004ca5 	.word	0x08004ca5
 8004ca0:	08004cbd 	.word	0x08004cbd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	73fb      	strb	r3, [r7, #15]
      break;
 8004ca8:	e02f      	b.n	8004d0a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d024      	beq.n	8004d00 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cba:	e021      	b.n	8004d00 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cc0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004cc4:	d11e      	bne.n	8004d04 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004cca:	e01b      	b.n	8004d04 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	2b02      	cmp	r3, #2
 8004cd0:	d902      	bls.n	8004cd8 <DMA_CheckFifoParam+0xb4>
 8004cd2:	2b03      	cmp	r3, #3
 8004cd4:	d003      	beq.n	8004cde <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004cd6:	e018      	b.n	8004d0a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	73fb      	strb	r3, [r7, #15]
      break;
 8004cdc:	e015      	b.n	8004d0a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ce2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d00e      	beq.n	8004d08 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	73fb      	strb	r3, [r7, #15]
      break;
 8004cee:	e00b      	b.n	8004d08 <DMA_CheckFifoParam+0xe4>
      break;
 8004cf0:	bf00      	nop
 8004cf2:	e00a      	b.n	8004d0a <DMA_CheckFifoParam+0xe6>
      break;
 8004cf4:	bf00      	nop
 8004cf6:	e008      	b.n	8004d0a <DMA_CheckFifoParam+0xe6>
      break;
 8004cf8:	bf00      	nop
 8004cfa:	e006      	b.n	8004d0a <DMA_CheckFifoParam+0xe6>
      break;
 8004cfc:	bf00      	nop
 8004cfe:	e004      	b.n	8004d0a <DMA_CheckFifoParam+0xe6>
      break;
 8004d00:	bf00      	nop
 8004d02:	e002      	b.n	8004d0a <DMA_CheckFifoParam+0xe6>
      break;   
 8004d04:	bf00      	nop
 8004d06:	e000      	b.n	8004d0a <DMA_CheckFifoParam+0xe6>
      break;
 8004d08:	bf00      	nop
    }
  } 
  
  return status; 
 8004d0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3714      	adds	r7, #20
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr

08004d18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b089      	sub	sp, #36	; 0x24
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004d22:	2300      	movs	r3, #0
 8004d24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004d26:	2300      	movs	r3, #0
 8004d28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004d2e:	2300      	movs	r3, #0
 8004d30:	61fb      	str	r3, [r7, #28]
 8004d32:	e16b      	b.n	800500c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004d34:	2201      	movs	r2, #1
 8004d36:	69fb      	ldr	r3, [r7, #28]
 8004d38:	fa02 f303 	lsl.w	r3, r2, r3
 8004d3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	697a      	ldr	r2, [r7, #20]
 8004d44:	4013      	ands	r3, r2
 8004d46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004d48:	693a      	ldr	r2, [r7, #16]
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	f040 815a 	bne.w	8005006 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d00b      	beq.n	8004d72 <HAL_GPIO_Init+0x5a>
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	2b02      	cmp	r3, #2
 8004d60:	d007      	beq.n	8004d72 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004d66:	2b11      	cmp	r3, #17
 8004d68:	d003      	beq.n	8004d72 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	2b12      	cmp	r3, #18
 8004d70:	d130      	bne.n	8004dd4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004d78:	69fb      	ldr	r3, [r7, #28]
 8004d7a:	005b      	lsls	r3, r3, #1
 8004d7c:	2203      	movs	r2, #3
 8004d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d82:	43db      	mvns	r3, r3
 8004d84:	69ba      	ldr	r2, [r7, #24]
 8004d86:	4013      	ands	r3, r2
 8004d88:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	68da      	ldr	r2, [r3, #12]
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	005b      	lsls	r3, r3, #1
 8004d92:	fa02 f303 	lsl.w	r3, r2, r3
 8004d96:	69ba      	ldr	r2, [r7, #24]
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	69ba      	ldr	r2, [r7, #24]
 8004da0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004da8:	2201      	movs	r2, #1
 8004daa:	69fb      	ldr	r3, [r7, #28]
 8004dac:	fa02 f303 	lsl.w	r3, r2, r3
 8004db0:	43db      	mvns	r3, r3
 8004db2:	69ba      	ldr	r2, [r7, #24]
 8004db4:	4013      	ands	r3, r2
 8004db6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	091b      	lsrs	r3, r3, #4
 8004dbe:	f003 0201 	and.w	r2, r3, #1
 8004dc2:	69fb      	ldr	r3, [r7, #28]
 8004dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc8:	69ba      	ldr	r2, [r7, #24]
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	69ba      	ldr	r2, [r7, #24]
 8004dd2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	68db      	ldr	r3, [r3, #12]
 8004dd8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	005b      	lsls	r3, r3, #1
 8004dde:	2203      	movs	r2, #3
 8004de0:	fa02 f303 	lsl.w	r3, r2, r3
 8004de4:	43db      	mvns	r3, r3
 8004de6:	69ba      	ldr	r2, [r7, #24]
 8004de8:	4013      	ands	r3, r2
 8004dea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	689a      	ldr	r2, [r3, #8]
 8004df0:	69fb      	ldr	r3, [r7, #28]
 8004df2:	005b      	lsls	r3, r3, #1
 8004df4:	fa02 f303 	lsl.w	r3, r2, r3
 8004df8:	69ba      	ldr	r2, [r7, #24]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	69ba      	ldr	r2, [r7, #24]
 8004e02:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	2b02      	cmp	r3, #2
 8004e0a:	d003      	beq.n	8004e14 <HAL_GPIO_Init+0xfc>
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	2b12      	cmp	r3, #18
 8004e12:	d123      	bne.n	8004e5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004e14:	69fb      	ldr	r3, [r7, #28]
 8004e16:	08da      	lsrs	r2, r3, #3
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	3208      	adds	r2, #8
 8004e1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	f003 0307 	and.w	r3, r3, #7
 8004e28:	009b      	lsls	r3, r3, #2
 8004e2a:	220f      	movs	r2, #15
 8004e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e30:	43db      	mvns	r3, r3
 8004e32:	69ba      	ldr	r2, [r7, #24]
 8004e34:	4013      	ands	r3, r2
 8004e36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	691a      	ldr	r2, [r3, #16]
 8004e3c:	69fb      	ldr	r3, [r7, #28]
 8004e3e:	f003 0307 	and.w	r3, r3, #7
 8004e42:	009b      	lsls	r3, r3, #2
 8004e44:	fa02 f303 	lsl.w	r3, r2, r3
 8004e48:	69ba      	ldr	r2, [r7, #24]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004e4e:	69fb      	ldr	r3, [r7, #28]
 8004e50:	08da      	lsrs	r2, r3, #3
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	3208      	adds	r2, #8
 8004e56:	69b9      	ldr	r1, [r7, #24]
 8004e58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004e62:	69fb      	ldr	r3, [r7, #28]
 8004e64:	005b      	lsls	r3, r3, #1
 8004e66:	2203      	movs	r2, #3
 8004e68:	fa02 f303 	lsl.w	r3, r2, r3
 8004e6c:	43db      	mvns	r3, r3
 8004e6e:	69ba      	ldr	r2, [r7, #24]
 8004e70:	4013      	ands	r3, r2
 8004e72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	f003 0203 	and.w	r2, r3, #3
 8004e7c:	69fb      	ldr	r3, [r7, #28]
 8004e7e:	005b      	lsls	r3, r3, #1
 8004e80:	fa02 f303 	lsl.w	r3, r2, r3
 8004e84:	69ba      	ldr	r2, [r7, #24]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	69ba      	ldr	r2, [r7, #24]
 8004e8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	f000 80b4 	beq.w	8005006 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	60fb      	str	r3, [r7, #12]
 8004ea2:	4b5f      	ldr	r3, [pc, #380]	; (8005020 <HAL_GPIO_Init+0x308>)
 8004ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ea6:	4a5e      	ldr	r2, [pc, #376]	; (8005020 <HAL_GPIO_Init+0x308>)
 8004ea8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004eac:	6453      	str	r3, [r2, #68]	; 0x44
 8004eae:	4b5c      	ldr	r3, [pc, #368]	; (8005020 <HAL_GPIO_Init+0x308>)
 8004eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004eb6:	60fb      	str	r3, [r7, #12]
 8004eb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004eba:	4a5a      	ldr	r2, [pc, #360]	; (8005024 <HAL_GPIO_Init+0x30c>)
 8004ebc:	69fb      	ldr	r3, [r7, #28]
 8004ebe:	089b      	lsrs	r3, r3, #2
 8004ec0:	3302      	adds	r3, #2
 8004ec2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004ec8:	69fb      	ldr	r3, [r7, #28]
 8004eca:	f003 0303 	and.w	r3, r3, #3
 8004ece:	009b      	lsls	r3, r3, #2
 8004ed0:	220f      	movs	r2, #15
 8004ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ed6:	43db      	mvns	r3, r3
 8004ed8:	69ba      	ldr	r2, [r7, #24]
 8004eda:	4013      	ands	r3, r2
 8004edc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a51      	ldr	r2, [pc, #324]	; (8005028 <HAL_GPIO_Init+0x310>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d02b      	beq.n	8004f3e <HAL_GPIO_Init+0x226>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	4a50      	ldr	r2, [pc, #320]	; (800502c <HAL_GPIO_Init+0x314>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d025      	beq.n	8004f3a <HAL_GPIO_Init+0x222>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a4f      	ldr	r2, [pc, #316]	; (8005030 <HAL_GPIO_Init+0x318>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d01f      	beq.n	8004f36 <HAL_GPIO_Init+0x21e>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a4e      	ldr	r2, [pc, #312]	; (8005034 <HAL_GPIO_Init+0x31c>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d019      	beq.n	8004f32 <HAL_GPIO_Init+0x21a>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a4d      	ldr	r2, [pc, #308]	; (8005038 <HAL_GPIO_Init+0x320>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d013      	beq.n	8004f2e <HAL_GPIO_Init+0x216>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4a4c      	ldr	r2, [pc, #304]	; (800503c <HAL_GPIO_Init+0x324>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d00d      	beq.n	8004f2a <HAL_GPIO_Init+0x212>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4a4b      	ldr	r2, [pc, #300]	; (8005040 <HAL_GPIO_Init+0x328>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d007      	beq.n	8004f26 <HAL_GPIO_Init+0x20e>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	4a4a      	ldr	r2, [pc, #296]	; (8005044 <HAL_GPIO_Init+0x32c>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d101      	bne.n	8004f22 <HAL_GPIO_Init+0x20a>
 8004f1e:	2307      	movs	r3, #7
 8004f20:	e00e      	b.n	8004f40 <HAL_GPIO_Init+0x228>
 8004f22:	2308      	movs	r3, #8
 8004f24:	e00c      	b.n	8004f40 <HAL_GPIO_Init+0x228>
 8004f26:	2306      	movs	r3, #6
 8004f28:	e00a      	b.n	8004f40 <HAL_GPIO_Init+0x228>
 8004f2a:	2305      	movs	r3, #5
 8004f2c:	e008      	b.n	8004f40 <HAL_GPIO_Init+0x228>
 8004f2e:	2304      	movs	r3, #4
 8004f30:	e006      	b.n	8004f40 <HAL_GPIO_Init+0x228>
 8004f32:	2303      	movs	r3, #3
 8004f34:	e004      	b.n	8004f40 <HAL_GPIO_Init+0x228>
 8004f36:	2302      	movs	r3, #2
 8004f38:	e002      	b.n	8004f40 <HAL_GPIO_Init+0x228>
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e000      	b.n	8004f40 <HAL_GPIO_Init+0x228>
 8004f3e:	2300      	movs	r3, #0
 8004f40:	69fa      	ldr	r2, [r7, #28]
 8004f42:	f002 0203 	and.w	r2, r2, #3
 8004f46:	0092      	lsls	r2, r2, #2
 8004f48:	4093      	lsls	r3, r2
 8004f4a:	69ba      	ldr	r2, [r7, #24]
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004f50:	4934      	ldr	r1, [pc, #208]	; (8005024 <HAL_GPIO_Init+0x30c>)
 8004f52:	69fb      	ldr	r3, [r7, #28]
 8004f54:	089b      	lsrs	r3, r3, #2
 8004f56:	3302      	adds	r3, #2
 8004f58:	69ba      	ldr	r2, [r7, #24]
 8004f5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004f5e:	4b3a      	ldr	r3, [pc, #232]	; (8005048 <HAL_GPIO_Init+0x330>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	43db      	mvns	r3, r3
 8004f68:	69ba      	ldr	r2, [r7, #24]
 8004f6a:	4013      	ands	r3, r2
 8004f6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d003      	beq.n	8004f82 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004f7a:	69ba      	ldr	r2, [r7, #24]
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004f82:	4a31      	ldr	r2, [pc, #196]	; (8005048 <HAL_GPIO_Init+0x330>)
 8004f84:	69bb      	ldr	r3, [r7, #24]
 8004f86:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004f88:	4b2f      	ldr	r3, [pc, #188]	; (8005048 <HAL_GPIO_Init+0x330>)
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	43db      	mvns	r3, r3
 8004f92:	69ba      	ldr	r2, [r7, #24]
 8004f94:	4013      	ands	r3, r2
 8004f96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d003      	beq.n	8004fac <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004fa4:	69ba      	ldr	r2, [r7, #24]
 8004fa6:	693b      	ldr	r3, [r7, #16]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004fac:	4a26      	ldr	r2, [pc, #152]	; (8005048 <HAL_GPIO_Init+0x330>)
 8004fae:	69bb      	ldr	r3, [r7, #24]
 8004fb0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004fb2:	4b25      	ldr	r3, [pc, #148]	; (8005048 <HAL_GPIO_Init+0x330>)
 8004fb4:	689b      	ldr	r3, [r3, #8]
 8004fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	43db      	mvns	r3, r3
 8004fbc:	69ba      	ldr	r2, [r7, #24]
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d003      	beq.n	8004fd6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004fce:	69ba      	ldr	r2, [r7, #24]
 8004fd0:	693b      	ldr	r3, [r7, #16]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004fd6:	4a1c      	ldr	r2, [pc, #112]	; (8005048 <HAL_GPIO_Init+0x330>)
 8004fd8:	69bb      	ldr	r3, [r7, #24]
 8004fda:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004fdc:	4b1a      	ldr	r3, [pc, #104]	; (8005048 <HAL_GPIO_Init+0x330>)
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	43db      	mvns	r3, r3
 8004fe6:	69ba      	ldr	r2, [r7, #24]
 8004fe8:	4013      	ands	r3, r2
 8004fea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d003      	beq.n	8005000 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004ff8:	69ba      	ldr	r2, [r7, #24]
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005000:	4a11      	ldr	r2, [pc, #68]	; (8005048 <HAL_GPIO_Init+0x330>)
 8005002:	69bb      	ldr	r3, [r7, #24]
 8005004:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005006:	69fb      	ldr	r3, [r7, #28]
 8005008:	3301      	adds	r3, #1
 800500a:	61fb      	str	r3, [r7, #28]
 800500c:	69fb      	ldr	r3, [r7, #28]
 800500e:	2b0f      	cmp	r3, #15
 8005010:	f67f ae90 	bls.w	8004d34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005014:	bf00      	nop
 8005016:	3724      	adds	r7, #36	; 0x24
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr
 8005020:	40023800 	.word	0x40023800
 8005024:	40013800 	.word	0x40013800
 8005028:	40020000 	.word	0x40020000
 800502c:	40020400 	.word	0x40020400
 8005030:	40020800 	.word	0x40020800
 8005034:	40020c00 	.word	0x40020c00
 8005038:	40021000 	.word	0x40021000
 800503c:	40021400 	.word	0x40021400
 8005040:	40021800 	.word	0x40021800
 8005044:	40021c00 	.word	0x40021c00
 8005048:	40013c00 	.word	0x40013c00

0800504c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b084      	sub	sp, #16
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d101      	bne.n	800505e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	e11f      	b.n	800529e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005064:	b2db      	uxtb	r3, r3
 8005066:	2b00      	cmp	r3, #0
 8005068:	d106      	bne.n	8005078 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f7fd faa6 	bl	80025c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2224      	movs	r2, #36	; 0x24
 800507c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f022 0201 	bic.w	r2, r2, #1
 800508e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	681a      	ldr	r2, [r3, #0]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800509e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80050ae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80050b0:	f000 fd3e 	bl	8005b30 <HAL_RCC_GetPCLK1Freq>
 80050b4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	4a7b      	ldr	r2, [pc, #492]	; (80052a8 <HAL_I2C_Init+0x25c>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d807      	bhi.n	80050d0 <HAL_I2C_Init+0x84>
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	4a7a      	ldr	r2, [pc, #488]	; (80052ac <HAL_I2C_Init+0x260>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	bf94      	ite	ls
 80050c8:	2301      	movls	r3, #1
 80050ca:	2300      	movhi	r3, #0
 80050cc:	b2db      	uxtb	r3, r3
 80050ce:	e006      	b.n	80050de <HAL_I2C_Init+0x92>
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	4a77      	ldr	r2, [pc, #476]	; (80052b0 <HAL_I2C_Init+0x264>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	bf94      	ite	ls
 80050d8:	2301      	movls	r3, #1
 80050da:	2300      	movhi	r3, #0
 80050dc:	b2db      	uxtb	r3, r3
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d001      	beq.n	80050e6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e0db      	b.n	800529e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	4a72      	ldr	r2, [pc, #456]	; (80052b4 <HAL_I2C_Init+0x268>)
 80050ea:	fba2 2303 	umull	r2, r3, r2, r3
 80050ee:	0c9b      	lsrs	r3, r3, #18
 80050f0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	68ba      	ldr	r2, [r7, #8]
 8005102:	430a      	orrs	r2, r1
 8005104:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	6a1b      	ldr	r3, [r3, #32]
 800510c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	4a64      	ldr	r2, [pc, #400]	; (80052a8 <HAL_I2C_Init+0x25c>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d802      	bhi.n	8005120 <HAL_I2C_Init+0xd4>
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	3301      	adds	r3, #1
 800511e:	e009      	b.n	8005134 <HAL_I2C_Init+0xe8>
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005126:	fb02 f303 	mul.w	r3, r2, r3
 800512a:	4a63      	ldr	r2, [pc, #396]	; (80052b8 <HAL_I2C_Init+0x26c>)
 800512c:	fba2 2303 	umull	r2, r3, r2, r3
 8005130:	099b      	lsrs	r3, r3, #6
 8005132:	3301      	adds	r3, #1
 8005134:	687a      	ldr	r2, [r7, #4]
 8005136:	6812      	ldr	r2, [r2, #0]
 8005138:	430b      	orrs	r3, r1
 800513a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	69db      	ldr	r3, [r3, #28]
 8005142:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005146:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	4956      	ldr	r1, [pc, #344]	; (80052a8 <HAL_I2C_Init+0x25c>)
 8005150:	428b      	cmp	r3, r1
 8005152:	d80d      	bhi.n	8005170 <HAL_I2C_Init+0x124>
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	1e59      	subs	r1, r3, #1
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	005b      	lsls	r3, r3, #1
 800515e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005162:	3301      	adds	r3, #1
 8005164:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005168:	2b04      	cmp	r3, #4
 800516a:	bf38      	it	cc
 800516c:	2304      	movcc	r3, #4
 800516e:	e04f      	b.n	8005210 <HAL_I2C_Init+0x1c4>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d111      	bne.n	800519c <HAL_I2C_Init+0x150>
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	1e58      	subs	r0, r3, #1
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6859      	ldr	r1, [r3, #4]
 8005180:	460b      	mov	r3, r1
 8005182:	005b      	lsls	r3, r3, #1
 8005184:	440b      	add	r3, r1
 8005186:	fbb0 f3f3 	udiv	r3, r0, r3
 800518a:	3301      	adds	r3, #1
 800518c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005190:	2b00      	cmp	r3, #0
 8005192:	bf0c      	ite	eq
 8005194:	2301      	moveq	r3, #1
 8005196:	2300      	movne	r3, #0
 8005198:	b2db      	uxtb	r3, r3
 800519a:	e012      	b.n	80051c2 <HAL_I2C_Init+0x176>
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	1e58      	subs	r0, r3, #1
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6859      	ldr	r1, [r3, #4]
 80051a4:	460b      	mov	r3, r1
 80051a6:	009b      	lsls	r3, r3, #2
 80051a8:	440b      	add	r3, r1
 80051aa:	0099      	lsls	r1, r3, #2
 80051ac:	440b      	add	r3, r1
 80051ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80051b2:	3301      	adds	r3, #1
 80051b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	bf0c      	ite	eq
 80051bc:	2301      	moveq	r3, #1
 80051be:	2300      	movne	r3, #0
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d001      	beq.n	80051ca <HAL_I2C_Init+0x17e>
 80051c6:	2301      	movs	r3, #1
 80051c8:	e022      	b.n	8005210 <HAL_I2C_Init+0x1c4>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d10e      	bne.n	80051f0 <HAL_I2C_Init+0x1a4>
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	1e58      	subs	r0, r3, #1
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6859      	ldr	r1, [r3, #4]
 80051da:	460b      	mov	r3, r1
 80051dc:	005b      	lsls	r3, r3, #1
 80051de:	440b      	add	r3, r1
 80051e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80051e4:	3301      	adds	r3, #1
 80051e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80051ee:	e00f      	b.n	8005210 <HAL_I2C_Init+0x1c4>
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	1e58      	subs	r0, r3, #1
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6859      	ldr	r1, [r3, #4]
 80051f8:	460b      	mov	r3, r1
 80051fa:	009b      	lsls	r3, r3, #2
 80051fc:	440b      	add	r3, r1
 80051fe:	0099      	lsls	r1, r3, #2
 8005200:	440b      	add	r3, r1
 8005202:	fbb0 f3f3 	udiv	r3, r0, r3
 8005206:	3301      	adds	r3, #1
 8005208:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800520c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005210:	6879      	ldr	r1, [r7, #4]
 8005212:	6809      	ldr	r1, [r1, #0]
 8005214:	4313      	orrs	r3, r2
 8005216:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	69da      	ldr	r2, [r3, #28]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a1b      	ldr	r3, [r3, #32]
 800522a:	431a      	orrs	r2, r3
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	430a      	orrs	r2, r1
 8005232:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800523e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005242:	687a      	ldr	r2, [r7, #4]
 8005244:	6911      	ldr	r1, [r2, #16]
 8005246:	687a      	ldr	r2, [r7, #4]
 8005248:	68d2      	ldr	r2, [r2, #12]
 800524a:	4311      	orrs	r1, r2
 800524c:	687a      	ldr	r2, [r7, #4]
 800524e:	6812      	ldr	r2, [r2, #0]
 8005250:	430b      	orrs	r3, r1
 8005252:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	68db      	ldr	r3, [r3, #12]
 800525a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	695a      	ldr	r2, [r3, #20]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	699b      	ldr	r3, [r3, #24]
 8005266:	431a      	orrs	r2, r3
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	430a      	orrs	r2, r1
 800526e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f042 0201 	orr.w	r2, r2, #1
 800527e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2220      	movs	r2, #32
 800528a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2200      	movs	r2, #0
 8005292:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2200      	movs	r2, #0
 8005298:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800529c:	2300      	movs	r3, #0
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3710      	adds	r7, #16
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}
 80052a6:	bf00      	nop
 80052a8:	000186a0 	.word	0x000186a0
 80052ac:	001e847f 	.word	0x001e847f
 80052b0:	003d08ff 	.word	0x003d08ff
 80052b4:	431bde83 	.word	0x431bde83
 80052b8:	10624dd3 	.word	0x10624dd3

080052bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b086      	sub	sp, #24
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d101      	bne.n	80052ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	e25b      	b.n	8005786 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f003 0301 	and.w	r3, r3, #1
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d075      	beq.n	80053c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80052da:	4ba3      	ldr	r3, [pc, #652]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	f003 030c 	and.w	r3, r3, #12
 80052e2:	2b04      	cmp	r3, #4
 80052e4:	d00c      	beq.n	8005300 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052e6:	4ba0      	ldr	r3, [pc, #640]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80052ee:	2b08      	cmp	r3, #8
 80052f0:	d112      	bne.n	8005318 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052f2:	4b9d      	ldr	r3, [pc, #628]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052fe:	d10b      	bne.n	8005318 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005300:	4b99      	ldr	r3, [pc, #612]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005308:	2b00      	cmp	r3, #0
 800530a:	d05b      	beq.n	80053c4 <HAL_RCC_OscConfig+0x108>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d157      	bne.n	80053c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	e236      	b.n	8005786 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005320:	d106      	bne.n	8005330 <HAL_RCC_OscConfig+0x74>
 8005322:	4b91      	ldr	r3, [pc, #580]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a90      	ldr	r2, [pc, #576]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 8005328:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800532c:	6013      	str	r3, [r2, #0]
 800532e:	e01d      	b.n	800536c <HAL_RCC_OscConfig+0xb0>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005338:	d10c      	bne.n	8005354 <HAL_RCC_OscConfig+0x98>
 800533a:	4b8b      	ldr	r3, [pc, #556]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a8a      	ldr	r2, [pc, #552]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 8005340:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005344:	6013      	str	r3, [r2, #0]
 8005346:	4b88      	ldr	r3, [pc, #544]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a87      	ldr	r2, [pc, #540]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 800534c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005350:	6013      	str	r3, [r2, #0]
 8005352:	e00b      	b.n	800536c <HAL_RCC_OscConfig+0xb0>
 8005354:	4b84      	ldr	r3, [pc, #528]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a83      	ldr	r2, [pc, #524]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 800535a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800535e:	6013      	str	r3, [r2, #0]
 8005360:	4b81      	ldr	r3, [pc, #516]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a80      	ldr	r2, [pc, #512]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 8005366:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800536a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d013      	beq.n	800539c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005374:	f7fe fc2e 	bl	8003bd4 <HAL_GetTick>
 8005378:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800537a:	e008      	b.n	800538e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800537c:	f7fe fc2a 	bl	8003bd4 <HAL_GetTick>
 8005380:	4602      	mov	r2, r0
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	1ad3      	subs	r3, r2, r3
 8005386:	2b64      	cmp	r3, #100	; 0x64
 8005388:	d901      	bls.n	800538e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800538a:	2303      	movs	r3, #3
 800538c:	e1fb      	b.n	8005786 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800538e:	4b76      	ldr	r3, [pc, #472]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005396:	2b00      	cmp	r3, #0
 8005398:	d0f0      	beq.n	800537c <HAL_RCC_OscConfig+0xc0>
 800539a:	e014      	b.n	80053c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800539c:	f7fe fc1a 	bl	8003bd4 <HAL_GetTick>
 80053a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053a2:	e008      	b.n	80053b6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80053a4:	f7fe fc16 	bl	8003bd4 <HAL_GetTick>
 80053a8:	4602      	mov	r2, r0
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	1ad3      	subs	r3, r2, r3
 80053ae:	2b64      	cmp	r3, #100	; 0x64
 80053b0:	d901      	bls.n	80053b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80053b2:	2303      	movs	r3, #3
 80053b4:	e1e7      	b.n	8005786 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053b6:	4b6c      	ldr	r3, [pc, #432]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d1f0      	bne.n	80053a4 <HAL_RCC_OscConfig+0xe8>
 80053c2:	e000      	b.n	80053c6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f003 0302 	and.w	r3, r3, #2
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d063      	beq.n	800549a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80053d2:	4b65      	ldr	r3, [pc, #404]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	f003 030c 	and.w	r3, r3, #12
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d00b      	beq.n	80053f6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053de:	4b62      	ldr	r3, [pc, #392]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80053e6:	2b08      	cmp	r3, #8
 80053e8:	d11c      	bne.n	8005424 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053ea:	4b5f      	ldr	r3, [pc, #380]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d116      	bne.n	8005424 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053f6:	4b5c      	ldr	r3, [pc, #368]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f003 0302 	and.w	r3, r3, #2
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d005      	beq.n	800540e <HAL_RCC_OscConfig+0x152>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	68db      	ldr	r3, [r3, #12]
 8005406:	2b01      	cmp	r3, #1
 8005408:	d001      	beq.n	800540e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e1bb      	b.n	8005786 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800540e:	4b56      	ldr	r3, [pc, #344]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	691b      	ldr	r3, [r3, #16]
 800541a:	00db      	lsls	r3, r3, #3
 800541c:	4952      	ldr	r1, [pc, #328]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 800541e:	4313      	orrs	r3, r2
 8005420:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005422:	e03a      	b.n	800549a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d020      	beq.n	800546e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800542c:	4b4f      	ldr	r3, [pc, #316]	; (800556c <HAL_RCC_OscConfig+0x2b0>)
 800542e:	2201      	movs	r2, #1
 8005430:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005432:	f7fe fbcf 	bl	8003bd4 <HAL_GetTick>
 8005436:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005438:	e008      	b.n	800544c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800543a:	f7fe fbcb 	bl	8003bd4 <HAL_GetTick>
 800543e:	4602      	mov	r2, r0
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	1ad3      	subs	r3, r2, r3
 8005444:	2b02      	cmp	r3, #2
 8005446:	d901      	bls.n	800544c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005448:	2303      	movs	r3, #3
 800544a:	e19c      	b.n	8005786 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800544c:	4b46      	ldr	r3, [pc, #280]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f003 0302 	and.w	r3, r3, #2
 8005454:	2b00      	cmp	r3, #0
 8005456:	d0f0      	beq.n	800543a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005458:	4b43      	ldr	r3, [pc, #268]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	691b      	ldr	r3, [r3, #16]
 8005464:	00db      	lsls	r3, r3, #3
 8005466:	4940      	ldr	r1, [pc, #256]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 8005468:	4313      	orrs	r3, r2
 800546a:	600b      	str	r3, [r1, #0]
 800546c:	e015      	b.n	800549a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800546e:	4b3f      	ldr	r3, [pc, #252]	; (800556c <HAL_RCC_OscConfig+0x2b0>)
 8005470:	2200      	movs	r2, #0
 8005472:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005474:	f7fe fbae 	bl	8003bd4 <HAL_GetTick>
 8005478:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800547a:	e008      	b.n	800548e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800547c:	f7fe fbaa 	bl	8003bd4 <HAL_GetTick>
 8005480:	4602      	mov	r2, r0
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	2b02      	cmp	r3, #2
 8005488:	d901      	bls.n	800548e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800548a:	2303      	movs	r3, #3
 800548c:	e17b      	b.n	8005786 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800548e:	4b36      	ldr	r3, [pc, #216]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 0302 	and.w	r3, r3, #2
 8005496:	2b00      	cmp	r3, #0
 8005498:	d1f0      	bne.n	800547c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f003 0308 	and.w	r3, r3, #8
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d030      	beq.n	8005508 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	695b      	ldr	r3, [r3, #20]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d016      	beq.n	80054dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80054ae:	4b30      	ldr	r3, [pc, #192]	; (8005570 <HAL_RCC_OscConfig+0x2b4>)
 80054b0:	2201      	movs	r2, #1
 80054b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054b4:	f7fe fb8e 	bl	8003bd4 <HAL_GetTick>
 80054b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054ba:	e008      	b.n	80054ce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80054bc:	f7fe fb8a 	bl	8003bd4 <HAL_GetTick>
 80054c0:	4602      	mov	r2, r0
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	1ad3      	subs	r3, r2, r3
 80054c6:	2b02      	cmp	r3, #2
 80054c8:	d901      	bls.n	80054ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80054ca:	2303      	movs	r3, #3
 80054cc:	e15b      	b.n	8005786 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054ce:	4b26      	ldr	r3, [pc, #152]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 80054d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054d2:	f003 0302 	and.w	r3, r3, #2
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d0f0      	beq.n	80054bc <HAL_RCC_OscConfig+0x200>
 80054da:	e015      	b.n	8005508 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054dc:	4b24      	ldr	r3, [pc, #144]	; (8005570 <HAL_RCC_OscConfig+0x2b4>)
 80054de:	2200      	movs	r2, #0
 80054e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054e2:	f7fe fb77 	bl	8003bd4 <HAL_GetTick>
 80054e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054e8:	e008      	b.n	80054fc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80054ea:	f7fe fb73 	bl	8003bd4 <HAL_GetTick>
 80054ee:	4602      	mov	r2, r0
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	1ad3      	subs	r3, r2, r3
 80054f4:	2b02      	cmp	r3, #2
 80054f6:	d901      	bls.n	80054fc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80054f8:	2303      	movs	r3, #3
 80054fa:	e144      	b.n	8005786 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054fc:	4b1a      	ldr	r3, [pc, #104]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 80054fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005500:	f003 0302 	and.w	r3, r3, #2
 8005504:	2b00      	cmp	r3, #0
 8005506:	d1f0      	bne.n	80054ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f003 0304 	and.w	r3, r3, #4
 8005510:	2b00      	cmp	r3, #0
 8005512:	f000 80a0 	beq.w	8005656 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005516:	2300      	movs	r3, #0
 8005518:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800551a:	4b13      	ldr	r3, [pc, #76]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 800551c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800551e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005522:	2b00      	cmp	r3, #0
 8005524:	d10f      	bne.n	8005546 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005526:	2300      	movs	r3, #0
 8005528:	60bb      	str	r3, [r7, #8]
 800552a:	4b0f      	ldr	r3, [pc, #60]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 800552c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800552e:	4a0e      	ldr	r2, [pc, #56]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 8005530:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005534:	6413      	str	r3, [r2, #64]	; 0x40
 8005536:	4b0c      	ldr	r3, [pc, #48]	; (8005568 <HAL_RCC_OscConfig+0x2ac>)
 8005538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800553a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800553e:	60bb      	str	r3, [r7, #8]
 8005540:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005542:	2301      	movs	r3, #1
 8005544:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005546:	4b0b      	ldr	r3, [pc, #44]	; (8005574 <HAL_RCC_OscConfig+0x2b8>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800554e:	2b00      	cmp	r3, #0
 8005550:	d121      	bne.n	8005596 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005552:	4b08      	ldr	r3, [pc, #32]	; (8005574 <HAL_RCC_OscConfig+0x2b8>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4a07      	ldr	r2, [pc, #28]	; (8005574 <HAL_RCC_OscConfig+0x2b8>)
 8005558:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800555c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800555e:	f7fe fb39 	bl	8003bd4 <HAL_GetTick>
 8005562:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005564:	e011      	b.n	800558a <HAL_RCC_OscConfig+0x2ce>
 8005566:	bf00      	nop
 8005568:	40023800 	.word	0x40023800
 800556c:	42470000 	.word	0x42470000
 8005570:	42470e80 	.word	0x42470e80
 8005574:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005578:	f7fe fb2c 	bl	8003bd4 <HAL_GetTick>
 800557c:	4602      	mov	r2, r0
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	1ad3      	subs	r3, r2, r3
 8005582:	2b02      	cmp	r3, #2
 8005584:	d901      	bls.n	800558a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005586:	2303      	movs	r3, #3
 8005588:	e0fd      	b.n	8005786 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800558a:	4b81      	ldr	r3, [pc, #516]	; (8005790 <HAL_RCC_OscConfig+0x4d4>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005592:	2b00      	cmp	r3, #0
 8005594:	d0f0      	beq.n	8005578 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	2b01      	cmp	r3, #1
 800559c:	d106      	bne.n	80055ac <HAL_RCC_OscConfig+0x2f0>
 800559e:	4b7d      	ldr	r3, [pc, #500]	; (8005794 <HAL_RCC_OscConfig+0x4d8>)
 80055a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055a2:	4a7c      	ldr	r2, [pc, #496]	; (8005794 <HAL_RCC_OscConfig+0x4d8>)
 80055a4:	f043 0301 	orr.w	r3, r3, #1
 80055a8:	6713      	str	r3, [r2, #112]	; 0x70
 80055aa:	e01c      	b.n	80055e6 <HAL_RCC_OscConfig+0x32a>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	2b05      	cmp	r3, #5
 80055b2:	d10c      	bne.n	80055ce <HAL_RCC_OscConfig+0x312>
 80055b4:	4b77      	ldr	r3, [pc, #476]	; (8005794 <HAL_RCC_OscConfig+0x4d8>)
 80055b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055b8:	4a76      	ldr	r2, [pc, #472]	; (8005794 <HAL_RCC_OscConfig+0x4d8>)
 80055ba:	f043 0304 	orr.w	r3, r3, #4
 80055be:	6713      	str	r3, [r2, #112]	; 0x70
 80055c0:	4b74      	ldr	r3, [pc, #464]	; (8005794 <HAL_RCC_OscConfig+0x4d8>)
 80055c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055c4:	4a73      	ldr	r2, [pc, #460]	; (8005794 <HAL_RCC_OscConfig+0x4d8>)
 80055c6:	f043 0301 	orr.w	r3, r3, #1
 80055ca:	6713      	str	r3, [r2, #112]	; 0x70
 80055cc:	e00b      	b.n	80055e6 <HAL_RCC_OscConfig+0x32a>
 80055ce:	4b71      	ldr	r3, [pc, #452]	; (8005794 <HAL_RCC_OscConfig+0x4d8>)
 80055d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055d2:	4a70      	ldr	r2, [pc, #448]	; (8005794 <HAL_RCC_OscConfig+0x4d8>)
 80055d4:	f023 0301 	bic.w	r3, r3, #1
 80055d8:	6713      	str	r3, [r2, #112]	; 0x70
 80055da:	4b6e      	ldr	r3, [pc, #440]	; (8005794 <HAL_RCC_OscConfig+0x4d8>)
 80055dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055de:	4a6d      	ldr	r2, [pc, #436]	; (8005794 <HAL_RCC_OscConfig+0x4d8>)
 80055e0:	f023 0304 	bic.w	r3, r3, #4
 80055e4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	689b      	ldr	r3, [r3, #8]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d015      	beq.n	800561a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055ee:	f7fe faf1 	bl	8003bd4 <HAL_GetTick>
 80055f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055f4:	e00a      	b.n	800560c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055f6:	f7fe faed 	bl	8003bd4 <HAL_GetTick>
 80055fa:	4602      	mov	r2, r0
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	1ad3      	subs	r3, r2, r3
 8005600:	f241 3288 	movw	r2, #5000	; 0x1388
 8005604:	4293      	cmp	r3, r2
 8005606:	d901      	bls.n	800560c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005608:	2303      	movs	r3, #3
 800560a:	e0bc      	b.n	8005786 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800560c:	4b61      	ldr	r3, [pc, #388]	; (8005794 <HAL_RCC_OscConfig+0x4d8>)
 800560e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005610:	f003 0302 	and.w	r3, r3, #2
 8005614:	2b00      	cmp	r3, #0
 8005616:	d0ee      	beq.n	80055f6 <HAL_RCC_OscConfig+0x33a>
 8005618:	e014      	b.n	8005644 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800561a:	f7fe fadb 	bl	8003bd4 <HAL_GetTick>
 800561e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005620:	e00a      	b.n	8005638 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005622:	f7fe fad7 	bl	8003bd4 <HAL_GetTick>
 8005626:	4602      	mov	r2, r0
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	1ad3      	subs	r3, r2, r3
 800562c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005630:	4293      	cmp	r3, r2
 8005632:	d901      	bls.n	8005638 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005634:	2303      	movs	r3, #3
 8005636:	e0a6      	b.n	8005786 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005638:	4b56      	ldr	r3, [pc, #344]	; (8005794 <HAL_RCC_OscConfig+0x4d8>)
 800563a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800563c:	f003 0302 	and.w	r3, r3, #2
 8005640:	2b00      	cmp	r3, #0
 8005642:	d1ee      	bne.n	8005622 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005644:	7dfb      	ldrb	r3, [r7, #23]
 8005646:	2b01      	cmp	r3, #1
 8005648:	d105      	bne.n	8005656 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800564a:	4b52      	ldr	r3, [pc, #328]	; (8005794 <HAL_RCC_OscConfig+0x4d8>)
 800564c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800564e:	4a51      	ldr	r2, [pc, #324]	; (8005794 <HAL_RCC_OscConfig+0x4d8>)
 8005650:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005654:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	699b      	ldr	r3, [r3, #24]
 800565a:	2b00      	cmp	r3, #0
 800565c:	f000 8092 	beq.w	8005784 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005660:	4b4c      	ldr	r3, [pc, #304]	; (8005794 <HAL_RCC_OscConfig+0x4d8>)
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	f003 030c 	and.w	r3, r3, #12
 8005668:	2b08      	cmp	r3, #8
 800566a:	d05c      	beq.n	8005726 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	699b      	ldr	r3, [r3, #24]
 8005670:	2b02      	cmp	r3, #2
 8005672:	d141      	bne.n	80056f8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005674:	4b48      	ldr	r3, [pc, #288]	; (8005798 <HAL_RCC_OscConfig+0x4dc>)
 8005676:	2200      	movs	r2, #0
 8005678:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800567a:	f7fe faab 	bl	8003bd4 <HAL_GetTick>
 800567e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005680:	e008      	b.n	8005694 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005682:	f7fe faa7 	bl	8003bd4 <HAL_GetTick>
 8005686:	4602      	mov	r2, r0
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	1ad3      	subs	r3, r2, r3
 800568c:	2b02      	cmp	r3, #2
 800568e:	d901      	bls.n	8005694 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005690:	2303      	movs	r3, #3
 8005692:	e078      	b.n	8005786 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005694:	4b3f      	ldr	r3, [pc, #252]	; (8005794 <HAL_RCC_OscConfig+0x4d8>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800569c:	2b00      	cmp	r3, #0
 800569e:	d1f0      	bne.n	8005682 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	69da      	ldr	r2, [r3, #28]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6a1b      	ldr	r3, [r3, #32]
 80056a8:	431a      	orrs	r2, r3
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ae:	019b      	lsls	r3, r3, #6
 80056b0:	431a      	orrs	r2, r3
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056b6:	085b      	lsrs	r3, r3, #1
 80056b8:	3b01      	subs	r3, #1
 80056ba:	041b      	lsls	r3, r3, #16
 80056bc:	431a      	orrs	r2, r3
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056c2:	061b      	lsls	r3, r3, #24
 80056c4:	4933      	ldr	r1, [pc, #204]	; (8005794 <HAL_RCC_OscConfig+0x4d8>)
 80056c6:	4313      	orrs	r3, r2
 80056c8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80056ca:	4b33      	ldr	r3, [pc, #204]	; (8005798 <HAL_RCC_OscConfig+0x4dc>)
 80056cc:	2201      	movs	r2, #1
 80056ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056d0:	f7fe fa80 	bl	8003bd4 <HAL_GetTick>
 80056d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056d6:	e008      	b.n	80056ea <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056d8:	f7fe fa7c 	bl	8003bd4 <HAL_GetTick>
 80056dc:	4602      	mov	r2, r0
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	2b02      	cmp	r3, #2
 80056e4:	d901      	bls.n	80056ea <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80056e6:	2303      	movs	r3, #3
 80056e8:	e04d      	b.n	8005786 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056ea:	4b2a      	ldr	r3, [pc, #168]	; (8005794 <HAL_RCC_OscConfig+0x4d8>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d0f0      	beq.n	80056d8 <HAL_RCC_OscConfig+0x41c>
 80056f6:	e045      	b.n	8005784 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056f8:	4b27      	ldr	r3, [pc, #156]	; (8005798 <HAL_RCC_OscConfig+0x4dc>)
 80056fa:	2200      	movs	r2, #0
 80056fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056fe:	f7fe fa69 	bl	8003bd4 <HAL_GetTick>
 8005702:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005704:	e008      	b.n	8005718 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005706:	f7fe fa65 	bl	8003bd4 <HAL_GetTick>
 800570a:	4602      	mov	r2, r0
 800570c:	693b      	ldr	r3, [r7, #16]
 800570e:	1ad3      	subs	r3, r2, r3
 8005710:	2b02      	cmp	r3, #2
 8005712:	d901      	bls.n	8005718 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005714:	2303      	movs	r3, #3
 8005716:	e036      	b.n	8005786 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005718:	4b1e      	ldr	r3, [pc, #120]	; (8005794 <HAL_RCC_OscConfig+0x4d8>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005720:	2b00      	cmp	r3, #0
 8005722:	d1f0      	bne.n	8005706 <HAL_RCC_OscConfig+0x44a>
 8005724:	e02e      	b.n	8005784 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	699b      	ldr	r3, [r3, #24]
 800572a:	2b01      	cmp	r3, #1
 800572c:	d101      	bne.n	8005732 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800572e:	2301      	movs	r3, #1
 8005730:	e029      	b.n	8005786 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005732:	4b18      	ldr	r3, [pc, #96]	; (8005794 <HAL_RCC_OscConfig+0x4d8>)
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	69db      	ldr	r3, [r3, #28]
 8005742:	429a      	cmp	r2, r3
 8005744:	d11c      	bne.n	8005780 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005750:	429a      	cmp	r2, r3
 8005752:	d115      	bne.n	8005780 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005754:	68fa      	ldr	r2, [r7, #12]
 8005756:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800575a:	4013      	ands	r3, r2
 800575c:	687a      	ldr	r2, [r7, #4]
 800575e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005760:	4293      	cmp	r3, r2
 8005762:	d10d      	bne.n	8005780 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800576e:	429a      	cmp	r2, r3
 8005770:	d106      	bne.n	8005780 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800577c:	429a      	cmp	r2, r3
 800577e:	d001      	beq.n	8005784 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	e000      	b.n	8005786 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8005784:	2300      	movs	r3, #0
}
 8005786:	4618      	mov	r0, r3
 8005788:	3718      	adds	r7, #24
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
 800578e:	bf00      	nop
 8005790:	40007000 	.word	0x40007000
 8005794:	40023800 	.word	0x40023800
 8005798:	42470060 	.word	0x42470060

0800579c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b084      	sub	sp, #16
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
 80057a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d101      	bne.n	80057b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	e0cc      	b.n	800594a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80057b0:	4b68      	ldr	r3, [pc, #416]	; (8005954 <HAL_RCC_ClockConfig+0x1b8>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f003 030f 	and.w	r3, r3, #15
 80057b8:	683a      	ldr	r2, [r7, #0]
 80057ba:	429a      	cmp	r2, r3
 80057bc:	d90c      	bls.n	80057d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057be:	4b65      	ldr	r3, [pc, #404]	; (8005954 <HAL_RCC_ClockConfig+0x1b8>)
 80057c0:	683a      	ldr	r2, [r7, #0]
 80057c2:	b2d2      	uxtb	r2, r2
 80057c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057c6:	4b63      	ldr	r3, [pc, #396]	; (8005954 <HAL_RCC_ClockConfig+0x1b8>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f003 030f 	and.w	r3, r3, #15
 80057ce:	683a      	ldr	r2, [r7, #0]
 80057d0:	429a      	cmp	r2, r3
 80057d2:	d001      	beq.n	80057d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	e0b8      	b.n	800594a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f003 0302 	and.w	r3, r3, #2
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d020      	beq.n	8005826 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f003 0304 	and.w	r3, r3, #4
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d005      	beq.n	80057fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80057f0:	4b59      	ldr	r3, [pc, #356]	; (8005958 <HAL_RCC_ClockConfig+0x1bc>)
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	4a58      	ldr	r2, [pc, #352]	; (8005958 <HAL_RCC_ClockConfig+0x1bc>)
 80057f6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80057fa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f003 0308 	and.w	r3, r3, #8
 8005804:	2b00      	cmp	r3, #0
 8005806:	d005      	beq.n	8005814 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005808:	4b53      	ldr	r3, [pc, #332]	; (8005958 <HAL_RCC_ClockConfig+0x1bc>)
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	4a52      	ldr	r2, [pc, #328]	; (8005958 <HAL_RCC_ClockConfig+0x1bc>)
 800580e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005812:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005814:	4b50      	ldr	r3, [pc, #320]	; (8005958 <HAL_RCC_ClockConfig+0x1bc>)
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	494d      	ldr	r1, [pc, #308]	; (8005958 <HAL_RCC_ClockConfig+0x1bc>)
 8005822:	4313      	orrs	r3, r2
 8005824:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f003 0301 	and.w	r3, r3, #1
 800582e:	2b00      	cmp	r3, #0
 8005830:	d044      	beq.n	80058bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	2b01      	cmp	r3, #1
 8005838:	d107      	bne.n	800584a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800583a:	4b47      	ldr	r3, [pc, #284]	; (8005958 <HAL_RCC_ClockConfig+0x1bc>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005842:	2b00      	cmp	r3, #0
 8005844:	d119      	bne.n	800587a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	e07f      	b.n	800594a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	2b02      	cmp	r3, #2
 8005850:	d003      	beq.n	800585a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005856:	2b03      	cmp	r3, #3
 8005858:	d107      	bne.n	800586a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800585a:	4b3f      	ldr	r3, [pc, #252]	; (8005958 <HAL_RCC_ClockConfig+0x1bc>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005862:	2b00      	cmp	r3, #0
 8005864:	d109      	bne.n	800587a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005866:	2301      	movs	r3, #1
 8005868:	e06f      	b.n	800594a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800586a:	4b3b      	ldr	r3, [pc, #236]	; (8005958 <HAL_RCC_ClockConfig+0x1bc>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f003 0302 	and.w	r3, r3, #2
 8005872:	2b00      	cmp	r3, #0
 8005874:	d101      	bne.n	800587a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	e067      	b.n	800594a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800587a:	4b37      	ldr	r3, [pc, #220]	; (8005958 <HAL_RCC_ClockConfig+0x1bc>)
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	f023 0203 	bic.w	r2, r3, #3
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	4934      	ldr	r1, [pc, #208]	; (8005958 <HAL_RCC_ClockConfig+0x1bc>)
 8005888:	4313      	orrs	r3, r2
 800588a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800588c:	f7fe f9a2 	bl	8003bd4 <HAL_GetTick>
 8005890:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005892:	e00a      	b.n	80058aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005894:	f7fe f99e 	bl	8003bd4 <HAL_GetTick>
 8005898:	4602      	mov	r2, r0
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	1ad3      	subs	r3, r2, r3
 800589e:	f241 3288 	movw	r2, #5000	; 0x1388
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d901      	bls.n	80058aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80058a6:	2303      	movs	r3, #3
 80058a8:	e04f      	b.n	800594a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058aa:	4b2b      	ldr	r3, [pc, #172]	; (8005958 <HAL_RCC_ClockConfig+0x1bc>)
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	f003 020c 	and.w	r2, r3, #12
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	685b      	ldr	r3, [r3, #4]
 80058b6:	009b      	lsls	r3, r3, #2
 80058b8:	429a      	cmp	r2, r3
 80058ba:	d1eb      	bne.n	8005894 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80058bc:	4b25      	ldr	r3, [pc, #148]	; (8005954 <HAL_RCC_ClockConfig+0x1b8>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f003 030f 	and.w	r3, r3, #15
 80058c4:	683a      	ldr	r2, [r7, #0]
 80058c6:	429a      	cmp	r2, r3
 80058c8:	d20c      	bcs.n	80058e4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058ca:	4b22      	ldr	r3, [pc, #136]	; (8005954 <HAL_RCC_ClockConfig+0x1b8>)
 80058cc:	683a      	ldr	r2, [r7, #0]
 80058ce:	b2d2      	uxtb	r2, r2
 80058d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80058d2:	4b20      	ldr	r3, [pc, #128]	; (8005954 <HAL_RCC_ClockConfig+0x1b8>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 030f 	and.w	r3, r3, #15
 80058da:	683a      	ldr	r2, [r7, #0]
 80058dc:	429a      	cmp	r2, r3
 80058de:	d001      	beq.n	80058e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80058e0:	2301      	movs	r3, #1
 80058e2:	e032      	b.n	800594a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f003 0304 	and.w	r3, r3, #4
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d008      	beq.n	8005902 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058f0:	4b19      	ldr	r3, [pc, #100]	; (8005958 <HAL_RCC_ClockConfig+0x1bc>)
 80058f2:	689b      	ldr	r3, [r3, #8]
 80058f4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	68db      	ldr	r3, [r3, #12]
 80058fc:	4916      	ldr	r1, [pc, #88]	; (8005958 <HAL_RCC_ClockConfig+0x1bc>)
 80058fe:	4313      	orrs	r3, r2
 8005900:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f003 0308 	and.w	r3, r3, #8
 800590a:	2b00      	cmp	r3, #0
 800590c:	d009      	beq.n	8005922 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800590e:	4b12      	ldr	r3, [pc, #72]	; (8005958 <HAL_RCC_ClockConfig+0x1bc>)
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	691b      	ldr	r3, [r3, #16]
 800591a:	00db      	lsls	r3, r3, #3
 800591c:	490e      	ldr	r1, [pc, #56]	; (8005958 <HAL_RCC_ClockConfig+0x1bc>)
 800591e:	4313      	orrs	r3, r2
 8005920:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005922:	f000 f821 	bl	8005968 <HAL_RCC_GetSysClockFreq>
 8005926:	4601      	mov	r1, r0
 8005928:	4b0b      	ldr	r3, [pc, #44]	; (8005958 <HAL_RCC_ClockConfig+0x1bc>)
 800592a:	689b      	ldr	r3, [r3, #8]
 800592c:	091b      	lsrs	r3, r3, #4
 800592e:	f003 030f 	and.w	r3, r3, #15
 8005932:	4a0a      	ldr	r2, [pc, #40]	; (800595c <HAL_RCC_ClockConfig+0x1c0>)
 8005934:	5cd3      	ldrb	r3, [r2, r3]
 8005936:	fa21 f303 	lsr.w	r3, r1, r3
 800593a:	4a09      	ldr	r2, [pc, #36]	; (8005960 <HAL_RCC_ClockConfig+0x1c4>)
 800593c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800593e:	4b09      	ldr	r3, [pc, #36]	; (8005964 <HAL_RCC_ClockConfig+0x1c8>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4618      	mov	r0, r3
 8005944:	f7fe f902 	bl	8003b4c <HAL_InitTick>

  return HAL_OK;
 8005948:	2300      	movs	r3, #0
}
 800594a:	4618      	mov	r0, r3
 800594c:	3710      	adds	r7, #16
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}
 8005952:	bf00      	nop
 8005954:	40023c00 	.word	0x40023c00
 8005958:	40023800 	.word	0x40023800
 800595c:	080096f0 	.word	0x080096f0
 8005960:	20000000 	.word	0x20000000
 8005964:	20000004 	.word	0x20000004

08005968 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005968:	b5f0      	push	{r4, r5, r6, r7, lr}
 800596a:	b085      	sub	sp, #20
 800596c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800596e:	2300      	movs	r3, #0
 8005970:	607b      	str	r3, [r7, #4]
 8005972:	2300      	movs	r3, #0
 8005974:	60fb      	str	r3, [r7, #12]
 8005976:	2300      	movs	r3, #0
 8005978:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800597a:	2300      	movs	r3, #0
 800597c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800597e:	4b63      	ldr	r3, [pc, #396]	; (8005b0c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	f003 030c 	and.w	r3, r3, #12
 8005986:	2b04      	cmp	r3, #4
 8005988:	d007      	beq.n	800599a <HAL_RCC_GetSysClockFreq+0x32>
 800598a:	2b08      	cmp	r3, #8
 800598c:	d008      	beq.n	80059a0 <HAL_RCC_GetSysClockFreq+0x38>
 800598e:	2b00      	cmp	r3, #0
 8005990:	f040 80b4 	bne.w	8005afc <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005994:	4b5e      	ldr	r3, [pc, #376]	; (8005b10 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005996:	60bb      	str	r3, [r7, #8]
       break;
 8005998:	e0b3      	b.n	8005b02 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800599a:	4b5e      	ldr	r3, [pc, #376]	; (8005b14 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800599c:	60bb      	str	r3, [r7, #8]
      break;
 800599e:	e0b0      	b.n	8005b02 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80059a0:	4b5a      	ldr	r3, [pc, #360]	; (8005b0c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80059a8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80059aa:	4b58      	ldr	r3, [pc, #352]	; (8005b0c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d04a      	beq.n	8005a4c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059b6:	4b55      	ldr	r3, [pc, #340]	; (8005b0c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	099b      	lsrs	r3, r3, #6
 80059bc:	f04f 0400 	mov.w	r4, #0
 80059c0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80059c4:	f04f 0200 	mov.w	r2, #0
 80059c8:	ea03 0501 	and.w	r5, r3, r1
 80059cc:	ea04 0602 	and.w	r6, r4, r2
 80059d0:	4629      	mov	r1, r5
 80059d2:	4632      	mov	r2, r6
 80059d4:	f04f 0300 	mov.w	r3, #0
 80059d8:	f04f 0400 	mov.w	r4, #0
 80059dc:	0154      	lsls	r4, r2, #5
 80059de:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80059e2:	014b      	lsls	r3, r1, #5
 80059e4:	4619      	mov	r1, r3
 80059e6:	4622      	mov	r2, r4
 80059e8:	1b49      	subs	r1, r1, r5
 80059ea:	eb62 0206 	sbc.w	r2, r2, r6
 80059ee:	f04f 0300 	mov.w	r3, #0
 80059f2:	f04f 0400 	mov.w	r4, #0
 80059f6:	0194      	lsls	r4, r2, #6
 80059f8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80059fc:	018b      	lsls	r3, r1, #6
 80059fe:	1a5b      	subs	r3, r3, r1
 8005a00:	eb64 0402 	sbc.w	r4, r4, r2
 8005a04:	f04f 0100 	mov.w	r1, #0
 8005a08:	f04f 0200 	mov.w	r2, #0
 8005a0c:	00e2      	lsls	r2, r4, #3
 8005a0e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005a12:	00d9      	lsls	r1, r3, #3
 8005a14:	460b      	mov	r3, r1
 8005a16:	4614      	mov	r4, r2
 8005a18:	195b      	adds	r3, r3, r5
 8005a1a:	eb44 0406 	adc.w	r4, r4, r6
 8005a1e:	f04f 0100 	mov.w	r1, #0
 8005a22:	f04f 0200 	mov.w	r2, #0
 8005a26:	0262      	lsls	r2, r4, #9
 8005a28:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005a2c:	0259      	lsls	r1, r3, #9
 8005a2e:	460b      	mov	r3, r1
 8005a30:	4614      	mov	r4, r2
 8005a32:	4618      	mov	r0, r3
 8005a34:	4621      	mov	r1, r4
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	f04f 0400 	mov.w	r4, #0
 8005a3c:	461a      	mov	r2, r3
 8005a3e:	4623      	mov	r3, r4
 8005a40:	f7fb f8b2 	bl	8000ba8 <__aeabi_uldivmod>
 8005a44:	4603      	mov	r3, r0
 8005a46:	460c      	mov	r4, r1
 8005a48:	60fb      	str	r3, [r7, #12]
 8005a4a:	e049      	b.n	8005ae0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a4c:	4b2f      	ldr	r3, [pc, #188]	; (8005b0c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	099b      	lsrs	r3, r3, #6
 8005a52:	f04f 0400 	mov.w	r4, #0
 8005a56:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005a5a:	f04f 0200 	mov.w	r2, #0
 8005a5e:	ea03 0501 	and.w	r5, r3, r1
 8005a62:	ea04 0602 	and.w	r6, r4, r2
 8005a66:	4629      	mov	r1, r5
 8005a68:	4632      	mov	r2, r6
 8005a6a:	f04f 0300 	mov.w	r3, #0
 8005a6e:	f04f 0400 	mov.w	r4, #0
 8005a72:	0154      	lsls	r4, r2, #5
 8005a74:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005a78:	014b      	lsls	r3, r1, #5
 8005a7a:	4619      	mov	r1, r3
 8005a7c:	4622      	mov	r2, r4
 8005a7e:	1b49      	subs	r1, r1, r5
 8005a80:	eb62 0206 	sbc.w	r2, r2, r6
 8005a84:	f04f 0300 	mov.w	r3, #0
 8005a88:	f04f 0400 	mov.w	r4, #0
 8005a8c:	0194      	lsls	r4, r2, #6
 8005a8e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005a92:	018b      	lsls	r3, r1, #6
 8005a94:	1a5b      	subs	r3, r3, r1
 8005a96:	eb64 0402 	sbc.w	r4, r4, r2
 8005a9a:	f04f 0100 	mov.w	r1, #0
 8005a9e:	f04f 0200 	mov.w	r2, #0
 8005aa2:	00e2      	lsls	r2, r4, #3
 8005aa4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005aa8:	00d9      	lsls	r1, r3, #3
 8005aaa:	460b      	mov	r3, r1
 8005aac:	4614      	mov	r4, r2
 8005aae:	195b      	adds	r3, r3, r5
 8005ab0:	eb44 0406 	adc.w	r4, r4, r6
 8005ab4:	f04f 0100 	mov.w	r1, #0
 8005ab8:	f04f 0200 	mov.w	r2, #0
 8005abc:	02a2      	lsls	r2, r4, #10
 8005abe:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005ac2:	0299      	lsls	r1, r3, #10
 8005ac4:	460b      	mov	r3, r1
 8005ac6:	4614      	mov	r4, r2
 8005ac8:	4618      	mov	r0, r3
 8005aca:	4621      	mov	r1, r4
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	f04f 0400 	mov.w	r4, #0
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	4623      	mov	r3, r4
 8005ad6:	f7fb f867 	bl	8000ba8 <__aeabi_uldivmod>
 8005ada:	4603      	mov	r3, r0
 8005adc:	460c      	mov	r4, r1
 8005ade:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005ae0:	4b0a      	ldr	r3, [pc, #40]	; (8005b0c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	0c1b      	lsrs	r3, r3, #16
 8005ae6:	f003 0303 	and.w	r3, r3, #3
 8005aea:	3301      	adds	r3, #1
 8005aec:	005b      	lsls	r3, r3, #1
 8005aee:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005af0:	68fa      	ldr	r2, [r7, #12]
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005af8:	60bb      	str	r3, [r7, #8]
      break;
 8005afa:	e002      	b.n	8005b02 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005afc:	4b04      	ldr	r3, [pc, #16]	; (8005b10 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005afe:	60bb      	str	r3, [r7, #8]
      break;
 8005b00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b02:	68bb      	ldr	r3, [r7, #8]
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	3714      	adds	r7, #20
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b0c:	40023800 	.word	0x40023800
 8005b10:	00f42400 	.word	0x00f42400
 8005b14:	007a1200 	.word	0x007a1200

08005b18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b1c:	4b03      	ldr	r3, [pc, #12]	; (8005b2c <HAL_RCC_GetHCLKFreq+0x14>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	46bd      	mov	sp, r7
 8005b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b28:	4770      	bx	lr
 8005b2a:	bf00      	nop
 8005b2c:	20000000 	.word	0x20000000

08005b30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005b34:	f7ff fff0 	bl	8005b18 <HAL_RCC_GetHCLKFreq>
 8005b38:	4601      	mov	r1, r0
 8005b3a:	4b05      	ldr	r3, [pc, #20]	; (8005b50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005b3c:	689b      	ldr	r3, [r3, #8]
 8005b3e:	0a9b      	lsrs	r3, r3, #10
 8005b40:	f003 0307 	and.w	r3, r3, #7
 8005b44:	4a03      	ldr	r2, [pc, #12]	; (8005b54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b46:	5cd3      	ldrb	r3, [r2, r3]
 8005b48:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	bd80      	pop	{r7, pc}
 8005b50:	40023800 	.word	0x40023800
 8005b54:	08009700 	.word	0x08009700

08005b58 <LL_GPIO_SetPinMode>:
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b089      	sub	sp, #36	; 0x24
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	60f8      	str	r0, [r7, #12]
 8005b60:	60b9      	str	r1, [r7, #8]
 8005b62:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	fa93 f3a3 	rbit	r3, r3
 8005b72:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005b74:	693b      	ldr	r3, [r7, #16]
 8005b76:	fab3 f383 	clz	r3, r3
 8005b7a:	b2db      	uxtb	r3, r3
 8005b7c:	005b      	lsls	r3, r3, #1
 8005b7e:	2103      	movs	r1, #3
 8005b80:	fa01 f303 	lsl.w	r3, r1, r3
 8005b84:	43db      	mvns	r3, r3
 8005b86:	401a      	ands	r2, r3
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b8c:	69fb      	ldr	r3, [r7, #28]
 8005b8e:	fa93 f3a3 	rbit	r3, r3
 8005b92:	61bb      	str	r3, [r7, #24]
  return result;
 8005b94:	69bb      	ldr	r3, [r7, #24]
 8005b96:	fab3 f383 	clz	r3, r3
 8005b9a:	b2db      	uxtb	r3, r3
 8005b9c:	005b      	lsls	r3, r3, #1
 8005b9e:	6879      	ldr	r1, [r7, #4]
 8005ba0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ba4:	431a      	orrs	r2, r3
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	601a      	str	r2, [r3, #0]
}
 8005baa:	bf00      	nop
 8005bac:	3724      	adds	r7, #36	; 0x24
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr

08005bb6 <LL_GPIO_SetPinOutputType>:
{
 8005bb6:	b480      	push	{r7}
 8005bb8:	b085      	sub	sp, #20
 8005bba:	af00      	add	r7, sp, #0
 8005bbc:	60f8      	str	r0, [r7, #12]
 8005bbe:	60b9      	str	r1, [r7, #8]
 8005bc0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	685a      	ldr	r2, [r3, #4]
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	43db      	mvns	r3, r3
 8005bca:	401a      	ands	r2, r3
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	6879      	ldr	r1, [r7, #4]
 8005bd0:	fb01 f303 	mul.w	r3, r1, r3
 8005bd4:	431a      	orrs	r2, r3
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	605a      	str	r2, [r3, #4]
}
 8005bda:	bf00      	nop
 8005bdc:	3714      	adds	r7, #20
 8005bde:	46bd      	mov	sp, r7
 8005be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be4:	4770      	bx	lr

08005be6 <LL_GPIO_SetPinSpeed>:
{
 8005be6:	b480      	push	{r7}
 8005be8:	b089      	sub	sp, #36	; 0x24
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	60f8      	str	r0, [r7, #12]
 8005bee:	60b9      	str	r1, [r7, #8]
 8005bf0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	689a      	ldr	r2, [r3, #8]
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	fa93 f3a3 	rbit	r3, r3
 8005c00:	613b      	str	r3, [r7, #16]
  return result;
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	fab3 f383 	clz	r3, r3
 8005c08:	b2db      	uxtb	r3, r3
 8005c0a:	005b      	lsls	r3, r3, #1
 8005c0c:	2103      	movs	r1, #3
 8005c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8005c12:	43db      	mvns	r3, r3
 8005c14:	401a      	ands	r2, r3
 8005c16:	68bb      	ldr	r3, [r7, #8]
 8005c18:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c1a:	69fb      	ldr	r3, [r7, #28]
 8005c1c:	fa93 f3a3 	rbit	r3, r3
 8005c20:	61bb      	str	r3, [r7, #24]
  return result;
 8005c22:	69bb      	ldr	r3, [r7, #24]
 8005c24:	fab3 f383 	clz	r3, r3
 8005c28:	b2db      	uxtb	r3, r3
 8005c2a:	005b      	lsls	r3, r3, #1
 8005c2c:	6879      	ldr	r1, [r7, #4]
 8005c2e:	fa01 f303 	lsl.w	r3, r1, r3
 8005c32:	431a      	orrs	r2, r3
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	609a      	str	r2, [r3, #8]
}
 8005c38:	bf00      	nop
 8005c3a:	3724      	adds	r7, #36	; 0x24
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr

08005c44 <LL_GPIO_SetPinPull>:
{
 8005c44:	b480      	push	{r7}
 8005c46:	b089      	sub	sp, #36	; 0x24
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	60f8      	str	r0, [r7, #12]
 8005c4c:	60b9      	str	r1, [r7, #8]
 8005c4e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	68da      	ldr	r2, [r3, #12]
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c58:	697b      	ldr	r3, [r7, #20]
 8005c5a:	fa93 f3a3 	rbit	r3, r3
 8005c5e:	613b      	str	r3, [r7, #16]
  return result;
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	fab3 f383 	clz	r3, r3
 8005c66:	b2db      	uxtb	r3, r3
 8005c68:	005b      	lsls	r3, r3, #1
 8005c6a:	2103      	movs	r1, #3
 8005c6c:	fa01 f303 	lsl.w	r3, r1, r3
 8005c70:	43db      	mvns	r3, r3
 8005c72:	401a      	ands	r2, r3
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c78:	69fb      	ldr	r3, [r7, #28]
 8005c7a:	fa93 f3a3 	rbit	r3, r3
 8005c7e:	61bb      	str	r3, [r7, #24]
  return result;
 8005c80:	69bb      	ldr	r3, [r7, #24]
 8005c82:	fab3 f383 	clz	r3, r3
 8005c86:	b2db      	uxtb	r3, r3
 8005c88:	005b      	lsls	r3, r3, #1
 8005c8a:	6879      	ldr	r1, [r7, #4]
 8005c8c:	fa01 f303 	lsl.w	r3, r1, r3
 8005c90:	431a      	orrs	r2, r3
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	60da      	str	r2, [r3, #12]
}
 8005c96:	bf00      	nop
 8005c98:	3724      	adds	r7, #36	; 0x24
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca0:	4770      	bx	lr

08005ca2 <LL_GPIO_SetAFPin_0_7>:
{
 8005ca2:	b480      	push	{r7}
 8005ca4:	b089      	sub	sp, #36	; 0x24
 8005ca6:	af00      	add	r7, sp, #0
 8005ca8:	60f8      	str	r0, [r7, #12]
 8005caa:	60b9      	str	r1, [r7, #8]
 8005cac:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	6a1a      	ldr	r2, [r3, #32]
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	fa93 f3a3 	rbit	r3, r3
 8005cbc:	613b      	str	r3, [r7, #16]
  return result;
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	fab3 f383 	clz	r3, r3
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	009b      	lsls	r3, r3, #2
 8005cc8:	210f      	movs	r1, #15
 8005cca:	fa01 f303 	lsl.w	r3, r1, r3
 8005cce:	43db      	mvns	r3, r3
 8005cd0:	401a      	ands	r2, r3
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cd6:	69fb      	ldr	r3, [r7, #28]
 8005cd8:	fa93 f3a3 	rbit	r3, r3
 8005cdc:	61bb      	str	r3, [r7, #24]
  return result;
 8005cde:	69bb      	ldr	r3, [r7, #24]
 8005ce0:	fab3 f383 	clz	r3, r3
 8005ce4:	b2db      	uxtb	r3, r3
 8005ce6:	009b      	lsls	r3, r3, #2
 8005ce8:	6879      	ldr	r1, [r7, #4]
 8005cea:	fa01 f303 	lsl.w	r3, r1, r3
 8005cee:	431a      	orrs	r2, r3
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	621a      	str	r2, [r3, #32]
}
 8005cf4:	bf00      	nop
 8005cf6:	3724      	adds	r7, #36	; 0x24
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr

08005d00 <LL_GPIO_SetAFPin_8_15>:
{
 8005d00:	b480      	push	{r7}
 8005d02:	b089      	sub	sp, #36	; 0x24
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	60f8      	str	r0, [r7, #12]
 8005d08:	60b9      	str	r1, [r7, #8]
 8005d0a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	0a1b      	lsrs	r3, r3, #8
 8005d14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d16:	697b      	ldr	r3, [r7, #20]
 8005d18:	fa93 f3a3 	rbit	r3, r3
 8005d1c:	613b      	str	r3, [r7, #16]
  return result;
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	fab3 f383 	clz	r3, r3
 8005d24:	b2db      	uxtb	r3, r3
 8005d26:	009b      	lsls	r3, r3, #2
 8005d28:	210f      	movs	r1, #15
 8005d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8005d2e:	43db      	mvns	r3, r3
 8005d30:	401a      	ands	r2, r3
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	0a1b      	lsrs	r3, r3, #8
 8005d36:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d38:	69fb      	ldr	r3, [r7, #28]
 8005d3a:	fa93 f3a3 	rbit	r3, r3
 8005d3e:	61bb      	str	r3, [r7, #24]
  return result;
 8005d40:	69bb      	ldr	r3, [r7, #24]
 8005d42:	fab3 f383 	clz	r3, r3
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	009b      	lsls	r3, r3, #2
 8005d4a:	6879      	ldr	r1, [r7, #4]
 8005d4c:	fa01 f303 	lsl.w	r3, r1, r3
 8005d50:	431a      	orrs	r2, r3
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	625a      	str	r2, [r3, #36]	; 0x24
}
 8005d56:	bf00      	nop
 8005d58:	3724      	adds	r7, #36	; 0x24
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d60:	4770      	bx	lr

08005d62 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8005d62:	b580      	push	{r7, lr}
 8005d64:	b088      	sub	sp, #32
 8005d66:	af00      	add	r7, sp, #0
 8005d68:	6078      	str	r0, [r7, #4]
 8005d6a:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8005d70:	2300      	movs	r3, #0
 8005d72:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	fa93 f3a3 	rbit	r3, r3
 8005d80:	613b      	str	r3, [r7, #16]
  return result;
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	fab3 f383 	clz	r3, r3
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8005d8c:	e050      	b.n	8005e30 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	2101      	movs	r1, #1
 8005d94:	69fb      	ldr	r3, [r7, #28]
 8005d96:	fa01 f303 	lsl.w	r3, r1, r3
 8005d9a:	4013      	ands	r3, r2
 8005d9c:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 8005d9e:	69bb      	ldr	r3, [r7, #24]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d042      	beq.n	8005e2a <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	2b01      	cmp	r3, #1
 8005daa:	d003      	beq.n	8005db4 <LL_GPIO_Init+0x52>
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	2b02      	cmp	r3, #2
 8005db2:	d10d      	bne.n	8005dd0 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	461a      	mov	r2, r3
 8005dba:	69b9      	ldr	r1, [r7, #24]
 8005dbc:	6878      	ldr	r0, [r7, #4]
 8005dbe:	f7ff ff12 	bl	8005be6 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	68db      	ldr	r3, [r3, #12]
 8005dc6:	461a      	mov	r2, r3
 8005dc8:	69b9      	ldr	r1, [r7, #24]
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f7ff fef3 	bl	8005bb6 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	691b      	ldr	r3, [r3, #16]
 8005dd4:	461a      	mov	r2, r3
 8005dd6:	69b9      	ldr	r1, [r7, #24]
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f7ff ff33 	bl	8005c44 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	2b02      	cmp	r3, #2
 8005de4:	d11a      	bne.n	8005e1c <LL_GPIO_Init+0xba>
 8005de6:	69bb      	ldr	r3, [r7, #24]
 8005de8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	fa93 f3a3 	rbit	r3, r3
 8005df0:	60bb      	str	r3, [r7, #8]
  return result;
 8005df2:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8005df4:	fab3 f383 	clz	r3, r3
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	2b07      	cmp	r3, #7
 8005dfc:	d807      	bhi.n	8005e0e <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	695b      	ldr	r3, [r3, #20]
 8005e02:	461a      	mov	r2, r3
 8005e04:	69b9      	ldr	r1, [r7, #24]
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f7ff ff4b 	bl	8005ca2 <LL_GPIO_SetAFPin_0_7>
 8005e0c:	e006      	b.n	8005e1c <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	695b      	ldr	r3, [r3, #20]
 8005e12:	461a      	mov	r2, r3
 8005e14:	69b9      	ldr	r1, [r7, #24]
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f7ff ff72 	bl	8005d00 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	461a      	mov	r2, r3
 8005e22:	69b9      	ldr	r1, [r7, #24]
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	f7ff fe97 	bl	8005b58 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8005e2a:	69fb      	ldr	r3, [r7, #28]
 8005e2c:	3301      	adds	r3, #1
 8005e2e:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	69fb      	ldr	r3, [r7, #28]
 8005e36:	fa22 f303 	lsr.w	r3, r2, r3
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d1a7      	bne.n	8005d8e <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8005e3e:	2300      	movs	r3, #0
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	3720      	adds	r7, #32
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}

08005e48 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005e4c:	4b04      	ldr	r3, [pc, #16]	; (8005e60 <LL_RCC_GetSysClkSource+0x18>)
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	f003 030c 	and.w	r3, r3, #12
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	46bd      	mov	sp, r7
 8005e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5c:	4770      	bx	lr
 8005e5e:	bf00      	nop
 8005e60:	40023800 	.word	0x40023800

08005e64 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8005e64:	b480      	push	{r7}
 8005e66:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005e68:	4b04      	ldr	r3, [pc, #16]	; (8005e7c <LL_RCC_GetAHBPrescaler+0x18>)
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr
 8005e7a:	bf00      	nop
 8005e7c:	40023800 	.word	0x40023800

08005e80 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8005e80:	b480      	push	{r7}
 8005e82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005e84:	4b04      	ldr	r3, [pc, #16]	; (8005e98 <LL_RCC_GetAPB1Prescaler+0x18>)
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e94:	4770      	bx	lr
 8005e96:	bf00      	nop
 8005e98:	40023800 	.word	0x40023800

08005e9c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8005ea0:	4b04      	ldr	r3, [pc, #16]	; (8005eb4 <LL_RCC_GetAPB2Prescaler+0x18>)
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb0:	4770      	bx	lr
 8005eb2:	bf00      	nop
 8005eb4:	40023800 	.word	0x40023800

08005eb8 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005ebc:	4b04      	ldr	r3, [pc, #16]	; (8005ed0 <LL_RCC_PLL_GetMainSource+0x18>)
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr
 8005ece:	bf00      	nop
 8005ed0:	40023800 	.word	0x40023800

08005ed4 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005ed8:	4b04      	ldr	r3, [pc, #16]	; (8005eec <LL_RCC_PLL_GetN+0x18>)
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	099b      	lsrs	r3, r3, #6
 8005ede:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eea:	4770      	bx	lr
 8005eec:	40023800 	.word	0x40023800

08005ef0 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8005ef4:	4b04      	ldr	r3, [pc, #16]	; (8005f08 <LL_RCC_PLL_GetP+0x18>)
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr
 8005f06:	bf00      	nop
 8005f08:	40023800 	.word	0x40023800

08005f0c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8005f10:	4b04      	ldr	r3, [pc, #16]	; (8005f24 <LL_RCC_PLL_GetDivider+0x18>)
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f20:	4770      	bx	lr
 8005f22:	bf00      	nop
 8005f24:	40023800 	.word	0x40023800

08005f28 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b082      	sub	sp, #8
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8005f30:	f000 f820 	bl	8005f74 <RCC_GetSystemClockFreq>
 8005f34:	4602      	mov	r2, r0
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f000 f83e 	bl	8005fc0 <RCC_GetHCLKClockFreq>
 8005f44:	4602      	mov	r2, r0
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	4618      	mov	r0, r3
 8005f50:	f000 f84c 	bl	8005fec <RCC_GetPCLK1ClockFreq>
 8005f54:	4602      	mov	r2, r0
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f000 f858 	bl	8006014 <RCC_GetPCLK2ClockFreq>
 8005f64:	4602      	mov	r2, r0
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	60da      	str	r2, [r3, #12]
}
 8005f6a:	bf00      	nop
 8005f6c:	3708      	adds	r7, #8
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}
	...

08005f74 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b082      	sub	sp, #8
 8005f78:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8005f7e:	f7ff ff63 	bl	8005e48 <LL_RCC_GetSysClkSource>
 8005f82:	4603      	mov	r3, r0
 8005f84:	2b04      	cmp	r3, #4
 8005f86:	d006      	beq.n	8005f96 <RCC_GetSystemClockFreq+0x22>
 8005f88:	2b08      	cmp	r3, #8
 8005f8a:	d007      	beq.n	8005f9c <RCC_GetSystemClockFreq+0x28>
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d10a      	bne.n	8005fa6 <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8005f90:	4b09      	ldr	r3, [pc, #36]	; (8005fb8 <RCC_GetSystemClockFreq+0x44>)
 8005f92:	607b      	str	r3, [r7, #4]
      break;
 8005f94:	e00a      	b.n	8005fac <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8005f96:	4b09      	ldr	r3, [pc, #36]	; (8005fbc <RCC_GetSystemClockFreq+0x48>)
 8005f98:	607b      	str	r3, [r7, #4]
      break;
 8005f9a:	e007      	b.n	8005fac <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8005f9c:	2008      	movs	r0, #8
 8005f9e:	f000 f84d 	bl	800603c <RCC_PLL_GetFreqDomain_SYS>
 8005fa2:	6078      	str	r0, [r7, #4]
      break;
 8005fa4:	e002      	b.n	8005fac <RCC_GetSystemClockFreq+0x38>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8005fa6:	4b04      	ldr	r3, [pc, #16]	; (8005fb8 <RCC_GetSystemClockFreq+0x44>)
 8005fa8:	607b      	str	r3, [r7, #4]
      break;
 8005faa:	bf00      	nop
  }

  return frequency;
 8005fac:	687b      	ldr	r3, [r7, #4]
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3708      	adds	r7, #8
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd80      	pop	{r7, pc}
 8005fb6:	bf00      	nop
 8005fb8:	00f42400 	.word	0x00f42400
 8005fbc:	007a1200 	.word	0x007a1200

08005fc0 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b082      	sub	sp, #8
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8005fc8:	f7ff ff4c 	bl	8005e64 <LL_RCC_GetAHBPrescaler>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	091b      	lsrs	r3, r3, #4
 8005fd0:	f003 030f 	and.w	r3, r3, #15
 8005fd4:	4a04      	ldr	r2, [pc, #16]	; (8005fe8 <RCC_GetHCLKClockFreq+0x28>)
 8005fd6:	5cd3      	ldrb	r3, [r2, r3]
 8005fd8:	461a      	mov	r2, r3
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	40d3      	lsrs	r3, r2
}
 8005fde:	4618      	mov	r0, r3
 8005fe0:	3708      	adds	r7, #8
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd80      	pop	{r7, pc}
 8005fe6:	bf00      	nop
 8005fe8:	080096f0 	.word	0x080096f0

08005fec <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b082      	sub	sp, #8
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8005ff4:	f7ff ff44 	bl	8005e80 <LL_RCC_GetAPB1Prescaler>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	0a9b      	lsrs	r3, r3, #10
 8005ffc:	4a04      	ldr	r2, [pc, #16]	; (8006010 <RCC_GetPCLK1ClockFreq+0x24>)
 8005ffe:	5cd3      	ldrb	r3, [r2, r3]
 8006000:	461a      	mov	r2, r3
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	40d3      	lsrs	r3, r2
}
 8006006:	4618      	mov	r0, r3
 8006008:	3708      	adds	r7, #8
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}
 800600e:	bf00      	nop
 8006010:	08009700 	.word	0x08009700

08006014 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b082      	sub	sp, #8
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800601c:	f7ff ff3e 	bl	8005e9c <LL_RCC_GetAPB2Prescaler>
 8006020:	4603      	mov	r3, r0
 8006022:	0b5b      	lsrs	r3, r3, #13
 8006024:	4a04      	ldr	r2, [pc, #16]	; (8006038 <RCC_GetPCLK2ClockFreq+0x24>)
 8006026:	5cd3      	ldrb	r3, [r2, r3]
 8006028:	461a      	mov	r2, r3
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	40d3      	lsrs	r3, r2
}
 800602e:	4618      	mov	r0, r3
 8006030:	3708      	adds	r7, #8
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}
 8006036:	bf00      	nop
 8006038:	08009700 	.word	0x08009700

0800603c <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 800603c:	b590      	push	{r4, r7, lr}
 800603e:	b087      	sub	sp, #28
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8006044:	2300      	movs	r3, #0
 8006046:	617b      	str	r3, [r7, #20]
 8006048:	2300      	movs	r3, #0
 800604a:	60fb      	str	r3, [r7, #12]
 800604c:	2300      	movs	r3, #0
 800604e:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8006050:	f7ff ff32 	bl	8005eb8 <LL_RCC_PLL_GetMainSource>
 8006054:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d003      	beq.n	8006064 <RCC_PLL_GetFreqDomain_SYS+0x28>
 800605c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006060:	d003      	beq.n	800606a <RCC_PLL_GetFreqDomain_SYS+0x2e>
 8006062:	e005      	b.n	8006070 <RCC_PLL_GetFreqDomain_SYS+0x34>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8006064:	4b12      	ldr	r3, [pc, #72]	; (80060b0 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8006066:	617b      	str	r3, [r7, #20]
      break;
 8006068:	e005      	b.n	8006076 <RCC_PLL_GetFreqDomain_SYS+0x3a>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800606a:	4b12      	ldr	r3, [pc, #72]	; (80060b4 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 800606c:	617b      	str	r3, [r7, #20]
      break;
 800606e:	e002      	b.n	8006076 <RCC_PLL_GetFreqDomain_SYS+0x3a>

    default:
      pllinputfreq = HSI_VALUE;
 8006070:	4b0f      	ldr	r3, [pc, #60]	; (80060b0 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8006072:	617b      	str	r3, [r7, #20]
      break;
 8006074:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2b08      	cmp	r3, #8
 800607a:	d113      	bne.n	80060a4 <RCC_PLL_GetFreqDomain_SYS+0x68>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800607c:	f7ff ff46 	bl	8005f0c <LL_RCC_PLL_GetDivider>
 8006080:	4602      	mov	r2, r0
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	fbb3 f4f2 	udiv	r4, r3, r2
 8006088:	f7ff ff24 	bl	8005ed4 <LL_RCC_PLL_GetN>
 800608c:	4603      	mov	r3, r0
 800608e:	fb03 f404 	mul.w	r4, r3, r4
 8006092:	f7ff ff2d 	bl	8005ef0 <LL_RCC_PLL_GetP>
 8006096:	4603      	mov	r3, r0
 8006098:	0c1b      	lsrs	r3, r3, #16
 800609a:	3301      	adds	r3, #1
 800609c:	005b      	lsls	r3, r3, #1
 800609e:	fbb4 f3f3 	udiv	r3, r4, r3
 80060a2:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 80060a4:	693b      	ldr	r3, [r7, #16]
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	371c      	adds	r7, #28
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd90      	pop	{r4, r7, pc}
 80060ae:	bf00      	nop
 80060b0:	00f42400 	.word	0x00f42400
 80060b4:	007a1200 	.word	0x007a1200

080060b8 <LL_SPI_IsEnabled>:
{
 80060b8:	b480      	push	{r7}
 80060ba:	b083      	sub	sp, #12
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060c8:	2b40      	cmp	r3, #64	; 0x40
 80060ca:	d101      	bne.n	80060d0 <LL_SPI_IsEnabled+0x18>
 80060cc:	2301      	movs	r3, #1
 80060ce:	e000      	b.n	80060d2 <LL_SPI_IsEnabled+0x1a>
 80060d0:	2300      	movs	r3, #0
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	370c      	adds	r7, #12
 80060d6:	46bd      	mov	sp, r7
 80060d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060dc:	4770      	bx	lr

080060de <LL_SPI_SetCRCPolynomial>:
{
 80060de:	b480      	push	{r7}
 80060e0:	b083      	sub	sp, #12
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	6078      	str	r0, [r7, #4]
 80060e6:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	461a      	mov	r2, r3
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	611a      	str	r2, [r3, #16]
}
 80060f2:	bf00      	nop
 80060f4:	370c      	adds	r7, #12
 80060f6:	46bd      	mov	sp, r7
 80060f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fc:	4770      	bx	lr

080060fe <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 80060fe:	b580      	push	{r7, lr}
 8006100:	b084      	sub	sp, #16
 8006102:	af00      	add	r7, sp, #0
 8006104:	6078      	str	r0, [r7, #4]
 8006106:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8006108:	2301      	movs	r3, #1
 800610a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 800610c:	6878      	ldr	r0, [r7, #4]
 800610e:	f7ff ffd3 	bl	80060b8 <LL_SPI_IsEnabled>
 8006112:	4603      	mov	r3, r0
 8006114:	2b00      	cmp	r3, #0
 8006116:	d139      	bne.n	800618c <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006120:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8006124:	683a      	ldr	r2, [r7, #0]
 8006126:	6811      	ldr	r1, [r2, #0]
 8006128:	683a      	ldr	r2, [r7, #0]
 800612a:	6852      	ldr	r2, [r2, #4]
 800612c:	4311      	orrs	r1, r2
 800612e:	683a      	ldr	r2, [r7, #0]
 8006130:	6892      	ldr	r2, [r2, #8]
 8006132:	4311      	orrs	r1, r2
 8006134:	683a      	ldr	r2, [r7, #0]
 8006136:	68d2      	ldr	r2, [r2, #12]
 8006138:	4311      	orrs	r1, r2
 800613a:	683a      	ldr	r2, [r7, #0]
 800613c:	6912      	ldr	r2, [r2, #16]
 800613e:	4311      	orrs	r1, r2
 8006140:	683a      	ldr	r2, [r7, #0]
 8006142:	6952      	ldr	r2, [r2, #20]
 8006144:	4311      	orrs	r1, r2
 8006146:	683a      	ldr	r2, [r7, #0]
 8006148:	6992      	ldr	r2, [r2, #24]
 800614a:	4311      	orrs	r1, r2
 800614c:	683a      	ldr	r2, [r7, #0]
 800614e:	69d2      	ldr	r2, [r2, #28]
 8006150:	4311      	orrs	r1, r2
 8006152:	683a      	ldr	r2, [r7, #0]
 8006154:	6a12      	ldr	r2, [r2, #32]
 8006156:	430a      	orrs	r2, r1
 8006158:	431a      	orrs	r2, r3
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	f023 0204 	bic.w	r2, r3, #4
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	695b      	ldr	r3, [r3, #20]
 800616a:	0c1b      	lsrs	r3, r3, #16
 800616c:	431a      	orrs	r2, r3
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	6a1b      	ldr	r3, [r3, #32]
 8006176:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800617a:	d105      	bne.n	8006188 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006180:	4619      	mov	r1, r3
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f7ff ffab 	bl	80060de <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8006188:	2300      	movs	r3, #0
 800618a:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	69db      	ldr	r3, [r3, #28]
 8006190:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	61da      	str	r2, [r3, #28]
  return status;
 8006198:	7bfb      	ldrb	r3, [r7, #15]
}
 800619a:	4618      	mov	r0, r3
 800619c:	3710      	adds	r7, #16
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}

080061a2 <LL_TIM_SetPrescaler>:
{
 80061a2:	b480      	push	{r7}
 80061a4:	b083      	sub	sp, #12
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	6078      	str	r0, [r7, #4]
 80061aa:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	683a      	ldr	r2, [r7, #0]
 80061b0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80061b2:	bf00      	nop
 80061b4:	370c      	adds	r7, #12
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr

080061be <LL_TIM_SetAutoReload>:
{
 80061be:	b480      	push	{r7}
 80061c0:	b083      	sub	sp, #12
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	6078      	str	r0, [r7, #4]
 80061c6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	683a      	ldr	r2, [r7, #0]
 80061cc:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80061ce:	bf00      	nop
 80061d0:	370c      	adds	r7, #12
 80061d2:	46bd      	mov	sp, r7
 80061d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d8:	4770      	bx	lr

080061da <LL_TIM_SetRepetitionCounter>:
{
 80061da:	b480      	push	{r7}
 80061dc:	b083      	sub	sp, #12
 80061de:	af00      	add	r7, sp, #0
 80061e0:	6078      	str	r0, [r7, #4]
 80061e2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	683a      	ldr	r2, [r7, #0]
 80061e8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80061ea:	bf00      	nop
 80061ec:	370c      	adds	r7, #12
 80061ee:	46bd      	mov	sp, r7
 80061f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f4:	4770      	bx	lr

080061f6 <LL_TIM_OC_SetCompareCH1>:
{
 80061f6:	b480      	push	{r7}
 80061f8:	b083      	sub	sp, #12
 80061fa:	af00      	add	r7, sp, #0
 80061fc:	6078      	str	r0, [r7, #4]
 80061fe:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	683a      	ldr	r2, [r7, #0]
 8006204:	635a      	str	r2, [r3, #52]	; 0x34
}
 8006206:	bf00      	nop
 8006208:	370c      	adds	r7, #12
 800620a:	46bd      	mov	sp, r7
 800620c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006210:	4770      	bx	lr

08006212 <LL_TIM_OC_SetCompareCH2>:
{
 8006212:	b480      	push	{r7}
 8006214:	b083      	sub	sp, #12
 8006216:	af00      	add	r7, sp, #0
 8006218:	6078      	str	r0, [r7, #4]
 800621a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	683a      	ldr	r2, [r7, #0]
 8006220:	639a      	str	r2, [r3, #56]	; 0x38
}
 8006222:	bf00      	nop
 8006224:	370c      	adds	r7, #12
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr

0800622e <LL_TIM_OC_SetCompareCH3>:
{
 800622e:	b480      	push	{r7}
 8006230:	b083      	sub	sp, #12
 8006232:	af00      	add	r7, sp, #0
 8006234:	6078      	str	r0, [r7, #4]
 8006236:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	683a      	ldr	r2, [r7, #0]
 800623c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800623e:	bf00      	nop
 8006240:	370c      	adds	r7, #12
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr

0800624a <LL_TIM_OC_SetCompareCH4>:
{
 800624a:	b480      	push	{r7}
 800624c:	b083      	sub	sp, #12
 800624e:	af00      	add	r7, sp, #0
 8006250:	6078      	str	r0, [r7, #4]
 8006252:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	683a      	ldr	r2, [r7, #0]
 8006258:	641a      	str	r2, [r3, #64]	; 0x40
}
 800625a:	bf00      	nop
 800625c:	370c      	adds	r7, #12
 800625e:	46bd      	mov	sp, r7
 8006260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006264:	4770      	bx	lr

08006266 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8006266:	b480      	push	{r7}
 8006268:	b083      	sub	sp, #12
 800626a:	af00      	add	r7, sp, #0
 800626c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	695b      	ldr	r3, [r3, #20]
 8006272:	f043 0201 	orr.w	r2, r3, #1
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	615a      	str	r2, [r3, #20]
}
 800627a:	bf00      	nop
 800627c:	370c      	adds	r7, #12
 800627e:	46bd      	mov	sp, r7
 8006280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006284:	4770      	bx	lr
	...

08006288 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b084      	sub	sp, #16
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	4a3d      	ldr	r2, [pc, #244]	; (8006390 <LL_TIM_Init+0x108>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d013      	beq.n	80062c8 <LL_TIM_Init+0x40>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062a6:	d00f      	beq.n	80062c8 <LL_TIM_Init+0x40>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	4a3a      	ldr	r2, [pc, #232]	; (8006394 <LL_TIM_Init+0x10c>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d00b      	beq.n	80062c8 <LL_TIM_Init+0x40>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	4a39      	ldr	r2, [pc, #228]	; (8006398 <LL_TIM_Init+0x110>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d007      	beq.n	80062c8 <LL_TIM_Init+0x40>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	4a38      	ldr	r2, [pc, #224]	; (800639c <LL_TIM_Init+0x114>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d003      	beq.n	80062c8 <LL_TIM_Init+0x40>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	4a37      	ldr	r2, [pc, #220]	; (80063a0 <LL_TIM_Init+0x118>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d106      	bne.n	80062d6 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	4313      	orrs	r3, r2
 80062d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	4a2d      	ldr	r2, [pc, #180]	; (8006390 <LL_TIM_Init+0x108>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d02b      	beq.n	8006336 <LL_TIM_Init+0xae>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062e4:	d027      	beq.n	8006336 <LL_TIM_Init+0xae>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	4a2a      	ldr	r2, [pc, #168]	; (8006394 <LL_TIM_Init+0x10c>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d023      	beq.n	8006336 <LL_TIM_Init+0xae>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	4a29      	ldr	r2, [pc, #164]	; (8006398 <LL_TIM_Init+0x110>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d01f      	beq.n	8006336 <LL_TIM_Init+0xae>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	4a28      	ldr	r2, [pc, #160]	; (800639c <LL_TIM_Init+0x114>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d01b      	beq.n	8006336 <LL_TIM_Init+0xae>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	4a27      	ldr	r2, [pc, #156]	; (80063a0 <LL_TIM_Init+0x118>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d017      	beq.n	8006336 <LL_TIM_Init+0xae>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	4a26      	ldr	r2, [pc, #152]	; (80063a4 <LL_TIM_Init+0x11c>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d013      	beq.n	8006336 <LL_TIM_Init+0xae>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	4a25      	ldr	r2, [pc, #148]	; (80063a8 <LL_TIM_Init+0x120>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d00f      	beq.n	8006336 <LL_TIM_Init+0xae>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	4a24      	ldr	r2, [pc, #144]	; (80063ac <LL_TIM_Init+0x124>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d00b      	beq.n	8006336 <LL_TIM_Init+0xae>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	4a23      	ldr	r2, [pc, #140]	; (80063b0 <LL_TIM_Init+0x128>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d007      	beq.n	8006336 <LL_TIM_Init+0xae>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	4a22      	ldr	r2, [pc, #136]	; (80063b4 <LL_TIM_Init+0x12c>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d003      	beq.n	8006336 <LL_TIM_Init+0xae>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	4a21      	ldr	r2, [pc, #132]	; (80063b8 <LL_TIM_Init+0x130>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d106      	bne.n	8006344 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	68db      	ldr	r3, [r3, #12]
 8006340:	4313      	orrs	r3, r2
 8006342:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	68fa      	ldr	r2, [r7, #12]
 8006348:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	689b      	ldr	r3, [r3, #8]
 800634e:	4619      	mov	r1, r3
 8006350:	6878      	ldr	r0, [r7, #4]
 8006352:	f7ff ff34 	bl	80061be <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	881b      	ldrh	r3, [r3, #0]
 800635a:	4619      	mov	r1, r3
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f7ff ff20 	bl	80061a2 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	4a0a      	ldr	r2, [pc, #40]	; (8006390 <LL_TIM_Init+0x108>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d003      	beq.n	8006372 <LL_TIM_Init+0xea>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	4a0c      	ldr	r2, [pc, #48]	; (80063a0 <LL_TIM_Init+0x118>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d105      	bne.n	800637e <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	7c1b      	ldrb	r3, [r3, #16]
 8006376:	4619      	mov	r1, r3
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f7ff ff2e 	bl	80061da <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f7ff ff71 	bl	8006266 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8006384:	2300      	movs	r3, #0
}
 8006386:	4618      	mov	r0, r3
 8006388:	3710      	adds	r7, #16
 800638a:	46bd      	mov	sp, r7
 800638c:	bd80      	pop	{r7, pc}
 800638e:	bf00      	nop
 8006390:	40010000 	.word	0x40010000
 8006394:	40000400 	.word	0x40000400
 8006398:	40000800 	.word	0x40000800
 800639c:	40000c00 	.word	0x40000c00
 80063a0:	40010400 	.word	0x40010400
 80063a4:	40014000 	.word	0x40014000
 80063a8:	40014400 	.word	0x40014400
 80063ac:	40014800 	.word	0x40014800
 80063b0:	40001800 	.word	0x40001800
 80063b4:	40001c00 	.word	0x40001c00
 80063b8:	40002000 	.word	0x40002000

080063bc <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b086      	sub	sp, #24
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	60f8      	str	r0, [r7, #12]
 80063c4:	60b9      	str	r1, [r7, #8]
 80063c6:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80063c8:	2301      	movs	r3, #1
 80063ca:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	2b10      	cmp	r3, #16
 80063d0:	d012      	beq.n	80063f8 <LL_TIM_OC_Init+0x3c>
 80063d2:	2b10      	cmp	r3, #16
 80063d4:	d802      	bhi.n	80063dc <LL_TIM_OC_Init+0x20>
 80063d6:	2b01      	cmp	r3, #1
 80063d8:	d007      	beq.n	80063ea <LL_TIM_OC_Init+0x2e>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 80063da:	e022      	b.n	8006422 <LL_TIM_OC_Init+0x66>
  switch (Channel)
 80063dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063e0:	d011      	beq.n	8006406 <LL_TIM_OC_Init+0x4a>
 80063e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063e6:	d015      	beq.n	8006414 <LL_TIM_OC_Init+0x58>
      break;
 80063e8:	e01b      	b.n	8006422 <LL_TIM_OC_Init+0x66>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 80063ea:	6879      	ldr	r1, [r7, #4]
 80063ec:	68f8      	ldr	r0, [r7, #12]
 80063ee:	f000 f81d 	bl	800642c <OC1Config>
 80063f2:	4603      	mov	r3, r0
 80063f4:	75fb      	strb	r3, [r7, #23]
      break;
 80063f6:	e014      	b.n	8006422 <LL_TIM_OC_Init+0x66>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 80063f8:	6879      	ldr	r1, [r7, #4]
 80063fa:	68f8      	ldr	r0, [r7, #12]
 80063fc:	f000 f882 	bl	8006504 <OC2Config>
 8006400:	4603      	mov	r3, r0
 8006402:	75fb      	strb	r3, [r7, #23]
      break;
 8006404:	e00d      	b.n	8006422 <LL_TIM_OC_Init+0x66>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8006406:	6879      	ldr	r1, [r7, #4]
 8006408:	68f8      	ldr	r0, [r7, #12]
 800640a:	f000 f8eb 	bl	80065e4 <OC3Config>
 800640e:	4603      	mov	r3, r0
 8006410:	75fb      	strb	r3, [r7, #23]
      break;
 8006412:	e006      	b.n	8006422 <LL_TIM_OC_Init+0x66>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8006414:	6879      	ldr	r1, [r7, #4]
 8006416:	68f8      	ldr	r0, [r7, #12]
 8006418:	f000 f954 	bl	80066c4 <OC4Config>
 800641c:	4603      	mov	r3, r0
 800641e:	75fb      	strb	r3, [r7, #23]
      break;
 8006420:	bf00      	nop
  }

  return result;
 8006422:	7dfb      	ldrb	r3, [r7, #23]
}
 8006424:	4618      	mov	r0, r3
 8006426:	3718      	adds	r7, #24
 8006428:	46bd      	mov	sp, r7
 800642a:	bd80      	pop	{r7, pc}

0800642c <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b086      	sub	sp, #24
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
 8006434:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6a1b      	ldr	r3, [r3, #32]
 800643a:	f023 0201 	bic.w	r2, r3, #1
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6a1b      	ldr	r3, [r3, #32]
 8006446:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	699b      	ldr	r3, [r3, #24]
 8006452:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f023 0303 	bic.w	r3, r3, #3
 800645a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4313      	orrs	r3, r2
 8006468:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	f023 0202 	bic.w	r2, r3, #2
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	691b      	ldr	r3, [r3, #16]
 8006474:	4313      	orrs	r3, r2
 8006476:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8006478:	697b      	ldr	r3, [r7, #20]
 800647a:	f023 0201 	bic.w	r2, r3, #1
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	4313      	orrs	r3, r2
 8006484:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	4a1c      	ldr	r2, [pc, #112]	; (80064fc <OC1Config+0xd0>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d003      	beq.n	8006496 <OC1Config+0x6a>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	4a1b      	ldr	r2, [pc, #108]	; (8006500 <OC1Config+0xd4>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d11e      	bne.n	80064d4 <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	f023 0208 	bic.w	r2, r3, #8
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	695b      	ldr	r3, [r3, #20]
 80064a0:	009b      	lsls	r3, r3, #2
 80064a2:	4313      	orrs	r3, r2
 80064a4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	f023 0204 	bic.w	r2, r3, #4
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	009b      	lsls	r3, r3, #2
 80064b2:	4313      	orrs	r3, r2
 80064b4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	699b      	ldr	r3, [r3, #24]
 80064c0:	4313      	orrs	r3, r2
 80064c2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80064c4:	693b      	ldr	r3, [r7, #16]
 80064c6:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	69db      	ldr	r3, [r3, #28]
 80064ce:	005b      	lsls	r3, r3, #1
 80064d0:	4313      	orrs	r3, r2
 80064d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	693a      	ldr	r2, [r7, #16]
 80064d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	68fa      	ldr	r2, [r7, #12]
 80064de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	68db      	ldr	r3, [r3, #12]
 80064e4:	4619      	mov	r1, r3
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f7ff fe85 	bl	80061f6 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	697a      	ldr	r2, [r7, #20]
 80064f0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80064f2:	2300      	movs	r3, #0
}
 80064f4:	4618      	mov	r0, r3
 80064f6:	3718      	adds	r7, #24
 80064f8:	46bd      	mov	sp, r7
 80064fa:	bd80      	pop	{r7, pc}
 80064fc:	40010000 	.word	0x40010000
 8006500:	40010400 	.word	0x40010400

08006504 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b086      	sub	sp, #24
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
 800650c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6a1b      	ldr	r3, [r3, #32]
 8006512:	f023 0210 	bic.w	r2, r3, #16
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6a1b      	ldr	r3, [r3, #32]
 800651e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	685b      	ldr	r3, [r3, #4]
 8006524:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	699b      	ldr	r3, [r3, #24]
 800652a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006532:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	021b      	lsls	r3, r3, #8
 8006540:	4313      	orrs	r3, r2
 8006542:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	f023 0220 	bic.w	r2, r3, #32
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	691b      	ldr	r3, [r3, #16]
 800654e:	011b      	lsls	r3, r3, #4
 8006550:	4313      	orrs	r3, r2
 8006552:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	f023 0210 	bic.w	r2, r3, #16
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	011b      	lsls	r3, r3, #4
 8006560:	4313      	orrs	r3, r2
 8006562:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	4a1d      	ldr	r2, [pc, #116]	; (80065dc <OC2Config+0xd8>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d003      	beq.n	8006574 <OC2Config+0x70>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	4a1c      	ldr	r2, [pc, #112]	; (80065e0 <OC2Config+0xdc>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d11f      	bne.n	80065b4 <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	695b      	ldr	r3, [r3, #20]
 800657e:	019b      	lsls	r3, r3, #6
 8006580:	4313      	orrs	r3, r2
 8006582:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	019b      	lsls	r3, r3, #6
 8006590:	4313      	orrs	r3, r2
 8006592:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8006594:	693b      	ldr	r3, [r7, #16]
 8006596:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	699b      	ldr	r3, [r3, #24]
 800659e:	009b      	lsls	r3, r3, #2
 80065a0:	4313      	orrs	r3, r2
 80065a2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	69db      	ldr	r3, [r3, #28]
 80065ae:	00db      	lsls	r3, r3, #3
 80065b0:	4313      	orrs	r3, r2
 80065b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	693a      	ldr	r2, [r7, #16]
 80065b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	68fa      	ldr	r2, [r7, #12]
 80065be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	68db      	ldr	r3, [r3, #12]
 80065c4:	4619      	mov	r1, r3
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f7ff fe23 	bl	8006212 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	697a      	ldr	r2, [r7, #20]
 80065d0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80065d2:	2300      	movs	r3, #0
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	3718      	adds	r7, #24
 80065d8:	46bd      	mov	sp, r7
 80065da:	bd80      	pop	{r7, pc}
 80065dc:	40010000 	.word	0x40010000
 80065e0:	40010400 	.word	0x40010400

080065e4 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b086      	sub	sp, #24
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
 80065ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6a1b      	ldr	r3, [r3, #32]
 80065f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6a1b      	ldr	r3, [r3, #32]
 80065fe:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	69db      	ldr	r3, [r3, #28]
 800660a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f023 0303 	bic.w	r3, r3, #3
 8006612:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4313      	orrs	r3, r2
 8006620:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8006622:	697b      	ldr	r3, [r7, #20]
 8006624:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	691b      	ldr	r3, [r3, #16]
 800662c:	021b      	lsls	r3, r3, #8
 800662e:	4313      	orrs	r3, r2
 8006630:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8006632:	697b      	ldr	r3, [r7, #20]
 8006634:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	021b      	lsls	r3, r3, #8
 800663e:	4313      	orrs	r3, r2
 8006640:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	4a1d      	ldr	r2, [pc, #116]	; (80066bc <OC3Config+0xd8>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d003      	beq.n	8006652 <OC3Config+0x6e>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	4a1c      	ldr	r2, [pc, #112]	; (80066c0 <OC3Config+0xdc>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d11f      	bne.n	8006692 <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	695b      	ldr	r3, [r3, #20]
 800665c:	029b      	lsls	r3, r3, #10
 800665e:	4313      	orrs	r3, r2
 8006660:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	689b      	ldr	r3, [r3, #8]
 800666c:	029b      	lsls	r3, r3, #10
 800666e:	4313      	orrs	r3, r2
 8006670:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	699b      	ldr	r3, [r3, #24]
 800667c:	011b      	lsls	r3, r3, #4
 800667e:	4313      	orrs	r3, r2
 8006680:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	69db      	ldr	r3, [r3, #28]
 800668c:	015b      	lsls	r3, r3, #5
 800668e:	4313      	orrs	r3, r2
 8006690:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	693a      	ldr	r2, [r7, #16]
 8006696:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	68fa      	ldr	r2, [r7, #12]
 800669c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	68db      	ldr	r3, [r3, #12]
 80066a2:	4619      	mov	r1, r3
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f7ff fdc2 	bl	800622e <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	697a      	ldr	r2, [r7, #20]
 80066ae:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80066b0:	2300      	movs	r3, #0
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3718      	adds	r7, #24
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}
 80066ba:	bf00      	nop
 80066bc:	40010000 	.word	0x40010000
 80066c0:	40010400 	.word	0x40010400

080066c4 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b086      	sub	sp, #24
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
 80066cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6a1b      	ldr	r3, [r3, #32]
 80066d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6a1b      	ldr	r3, [r3, #32]
 80066de:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	69db      	ldr	r3, [r3, #28]
 80066ea:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	021b      	lsls	r3, r3, #8
 8006700:	4313      	orrs	r3, r2
 8006702:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	691b      	ldr	r3, [r3, #16]
 800670e:	031b      	lsls	r3, r3, #12
 8006710:	4313      	orrs	r3, r2
 8006712:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	031b      	lsls	r3, r3, #12
 8006720:	4313      	orrs	r3, r2
 8006722:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	4a11      	ldr	r2, [pc, #68]	; (800676c <OC4Config+0xa8>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d003      	beq.n	8006734 <OC4Config+0x70>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	4a10      	ldr	r2, [pc, #64]	; (8006770 <OC4Config+0xac>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d107      	bne.n	8006744 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	699b      	ldr	r3, [r3, #24]
 800673e:	019b      	lsls	r3, r3, #6
 8006740:	4313      	orrs	r3, r2
 8006742:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	697a      	ldr	r2, [r7, #20]
 8006748:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	68fa      	ldr	r2, [r7, #12]
 800674e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	68db      	ldr	r3, [r3, #12]
 8006754:	4619      	mov	r1, r3
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f7ff fd77 	bl	800624a <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	693a      	ldr	r2, [r7, #16]
 8006760:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006762:	2300      	movs	r3, #0
}
 8006764:	4618      	mov	r0, r3
 8006766:	3718      	adds	r7, #24
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}
 800676c:	40010000 	.word	0x40010000
 8006770:	40010400 	.word	0x40010400

08006774 <LL_USART_IsEnabled>:
{
 8006774:	b480      	push	{r7}
 8006776:	b083      	sub	sp, #12
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	68db      	ldr	r3, [r3, #12]
 8006780:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006784:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006788:	bf0c      	ite	eq
 800678a:	2301      	moveq	r3, #1
 800678c:	2300      	movne	r3, #0
 800678e:	b2db      	uxtb	r3, r3
}
 8006790:	4618      	mov	r0, r3
 8006792:	370c      	adds	r7, #12
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr

0800679c <LL_USART_SetStopBitsLength>:
{
 800679c:	b480      	push	{r7}
 800679e:	b083      	sub	sp, #12
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
 80067a4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	691b      	ldr	r3, [r3, #16]
 80067aa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	431a      	orrs	r2, r3
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	611a      	str	r2, [r3, #16]
}
 80067b6:	bf00      	nop
 80067b8:	370c      	adds	r7, #12
 80067ba:	46bd      	mov	sp, r7
 80067bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c0:	4770      	bx	lr

080067c2 <LL_USART_SetHWFlowCtrl>:
{
 80067c2:	b480      	push	{r7}
 80067c4:	b083      	sub	sp, #12
 80067c6:	af00      	add	r7, sp, #0
 80067c8:	6078      	str	r0, [r7, #4]
 80067ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	695b      	ldr	r3, [r3, #20]
 80067d0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	431a      	orrs	r2, r3
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	615a      	str	r2, [r3, #20]
}
 80067dc:	bf00      	nop
 80067de:	370c      	adds	r7, #12
 80067e0:	46bd      	mov	sp, r7
 80067e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e6:	4770      	bx	lr

080067e8 <LL_USART_SetBaudRate>:
{
 80067e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067ec:	b085      	sub	sp, #20
 80067ee:	af00      	add	r7, sp, #0
 80067f0:	60f8      	str	r0, [r7, #12]
 80067f2:	60b9      	str	r1, [r7, #8]
 80067f4:	607a      	str	r2, [r7, #4]
 80067f6:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067fe:	f040 80c1 	bne.w	8006984 <LL_USART_SetBaudRate+0x19c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	461d      	mov	r5, r3
 8006806:	f04f 0600 	mov.w	r6, #0
 800680a:	46a8      	mov	r8, r5
 800680c:	46b1      	mov	r9, r6
 800680e:	eb18 0308 	adds.w	r3, r8, r8
 8006812:	eb49 0409 	adc.w	r4, r9, r9
 8006816:	4698      	mov	r8, r3
 8006818:	46a1      	mov	r9, r4
 800681a:	eb18 0805 	adds.w	r8, r8, r5
 800681e:	eb49 0906 	adc.w	r9, r9, r6
 8006822:	f04f 0100 	mov.w	r1, #0
 8006826:	f04f 0200 	mov.w	r2, #0
 800682a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800682e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006832:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006836:	4688      	mov	r8, r1
 8006838:	4691      	mov	r9, r2
 800683a:	eb18 0005 	adds.w	r0, r8, r5
 800683e:	eb49 0106 	adc.w	r1, r9, r6
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	461d      	mov	r5, r3
 8006846:	f04f 0600 	mov.w	r6, #0
 800684a:	196b      	adds	r3, r5, r5
 800684c:	eb46 0406 	adc.w	r4, r6, r6
 8006850:	461a      	mov	r2, r3
 8006852:	4623      	mov	r3, r4
 8006854:	f7fa f9a8 	bl	8000ba8 <__aeabi_uldivmod>
 8006858:	4603      	mov	r3, r0
 800685a:	460c      	mov	r4, r1
 800685c:	461a      	mov	r2, r3
 800685e:	4bb5      	ldr	r3, [pc, #724]	; (8006b34 <LL_USART_SetBaudRate+0x34c>)
 8006860:	fba3 2302 	umull	r2, r3, r3, r2
 8006864:	095b      	lsrs	r3, r3, #5
 8006866:	b29b      	uxth	r3, r3
 8006868:	011b      	lsls	r3, r3, #4
 800686a:	fa1f f883 	uxth.w	r8, r3
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	461d      	mov	r5, r3
 8006872:	f04f 0600 	mov.w	r6, #0
 8006876:	46a9      	mov	r9, r5
 8006878:	46b2      	mov	sl, r6
 800687a:	eb19 0309 	adds.w	r3, r9, r9
 800687e:	eb4a 040a 	adc.w	r4, sl, sl
 8006882:	4699      	mov	r9, r3
 8006884:	46a2      	mov	sl, r4
 8006886:	eb19 0905 	adds.w	r9, r9, r5
 800688a:	eb4a 0a06 	adc.w	sl, sl, r6
 800688e:	f04f 0100 	mov.w	r1, #0
 8006892:	f04f 0200 	mov.w	r2, #0
 8006896:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800689a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800689e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80068a2:	4689      	mov	r9, r1
 80068a4:	4692      	mov	sl, r2
 80068a6:	eb19 0005 	adds.w	r0, r9, r5
 80068aa:	eb4a 0106 	adc.w	r1, sl, r6
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	461d      	mov	r5, r3
 80068b2:	f04f 0600 	mov.w	r6, #0
 80068b6:	196b      	adds	r3, r5, r5
 80068b8:	eb46 0406 	adc.w	r4, r6, r6
 80068bc:	461a      	mov	r2, r3
 80068be:	4623      	mov	r3, r4
 80068c0:	f7fa f972 	bl	8000ba8 <__aeabi_uldivmod>
 80068c4:	4603      	mov	r3, r0
 80068c6:	460c      	mov	r4, r1
 80068c8:	461a      	mov	r2, r3
 80068ca:	4b9a      	ldr	r3, [pc, #616]	; (8006b34 <LL_USART_SetBaudRate+0x34c>)
 80068cc:	fba3 1302 	umull	r1, r3, r3, r2
 80068d0:	095b      	lsrs	r3, r3, #5
 80068d2:	2164      	movs	r1, #100	; 0x64
 80068d4:	fb01 f303 	mul.w	r3, r1, r3
 80068d8:	1ad3      	subs	r3, r2, r3
 80068da:	00db      	lsls	r3, r3, #3
 80068dc:	3332      	adds	r3, #50	; 0x32
 80068de:	4a95      	ldr	r2, [pc, #596]	; (8006b34 <LL_USART_SetBaudRate+0x34c>)
 80068e0:	fba2 2303 	umull	r2, r3, r2, r3
 80068e4:	095b      	lsrs	r3, r3, #5
 80068e6:	b29b      	uxth	r3, r3
 80068e8:	005b      	lsls	r3, r3, #1
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80068f0:	b29b      	uxth	r3, r3
 80068f2:	4443      	add	r3, r8
 80068f4:	fa1f f883 	uxth.w	r8, r3
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	461d      	mov	r5, r3
 80068fc:	f04f 0600 	mov.w	r6, #0
 8006900:	46a9      	mov	r9, r5
 8006902:	46b2      	mov	sl, r6
 8006904:	eb19 0309 	adds.w	r3, r9, r9
 8006908:	eb4a 040a 	adc.w	r4, sl, sl
 800690c:	4699      	mov	r9, r3
 800690e:	46a2      	mov	sl, r4
 8006910:	eb19 0905 	adds.w	r9, r9, r5
 8006914:	eb4a 0a06 	adc.w	sl, sl, r6
 8006918:	f04f 0100 	mov.w	r1, #0
 800691c:	f04f 0200 	mov.w	r2, #0
 8006920:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006924:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006928:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800692c:	4689      	mov	r9, r1
 800692e:	4692      	mov	sl, r2
 8006930:	eb19 0005 	adds.w	r0, r9, r5
 8006934:	eb4a 0106 	adc.w	r1, sl, r6
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	461d      	mov	r5, r3
 800693c:	f04f 0600 	mov.w	r6, #0
 8006940:	196b      	adds	r3, r5, r5
 8006942:	eb46 0406 	adc.w	r4, r6, r6
 8006946:	461a      	mov	r2, r3
 8006948:	4623      	mov	r3, r4
 800694a:	f7fa f92d 	bl	8000ba8 <__aeabi_uldivmod>
 800694e:	4603      	mov	r3, r0
 8006950:	460c      	mov	r4, r1
 8006952:	461a      	mov	r2, r3
 8006954:	4b77      	ldr	r3, [pc, #476]	; (8006b34 <LL_USART_SetBaudRate+0x34c>)
 8006956:	fba3 1302 	umull	r1, r3, r3, r2
 800695a:	095b      	lsrs	r3, r3, #5
 800695c:	2164      	movs	r1, #100	; 0x64
 800695e:	fb01 f303 	mul.w	r3, r1, r3
 8006962:	1ad3      	subs	r3, r2, r3
 8006964:	00db      	lsls	r3, r3, #3
 8006966:	3332      	adds	r3, #50	; 0x32
 8006968:	4a72      	ldr	r2, [pc, #456]	; (8006b34 <LL_USART_SetBaudRate+0x34c>)
 800696a:	fba2 2303 	umull	r2, r3, r2, r3
 800696e:	095b      	lsrs	r3, r3, #5
 8006970:	b29b      	uxth	r3, r3
 8006972:	f003 0307 	and.w	r3, r3, #7
 8006976:	b29b      	uxth	r3, r3
 8006978:	4443      	add	r3, r8
 800697a:	b29b      	uxth	r3, r3
 800697c:	461a      	mov	r2, r3
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	609a      	str	r2, [r3, #8]
}
 8006982:	e0d2      	b.n	8006b2a <LL_USART_SetBaudRate+0x342>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	469a      	mov	sl, r3
 8006988:	f04f 0b00 	mov.w	fp, #0
 800698c:	46d0      	mov	r8, sl
 800698e:	46d9      	mov	r9, fp
 8006990:	eb18 0308 	adds.w	r3, r8, r8
 8006994:	eb49 0409 	adc.w	r4, r9, r9
 8006998:	4698      	mov	r8, r3
 800699a:	46a1      	mov	r9, r4
 800699c:	eb18 080a 	adds.w	r8, r8, sl
 80069a0:	eb49 090b 	adc.w	r9, r9, fp
 80069a4:	f04f 0100 	mov.w	r1, #0
 80069a8:	f04f 0200 	mov.w	r2, #0
 80069ac:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80069b0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80069b4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80069b8:	4688      	mov	r8, r1
 80069ba:	4691      	mov	r9, r2
 80069bc:	eb1a 0508 	adds.w	r5, sl, r8
 80069c0:	eb4b 0609 	adc.w	r6, fp, r9
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	4619      	mov	r1, r3
 80069c8:	f04f 0200 	mov.w	r2, #0
 80069cc:	f04f 0300 	mov.w	r3, #0
 80069d0:	f04f 0400 	mov.w	r4, #0
 80069d4:	0094      	lsls	r4, r2, #2
 80069d6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80069da:	008b      	lsls	r3, r1, #2
 80069dc:	461a      	mov	r2, r3
 80069de:	4623      	mov	r3, r4
 80069e0:	4628      	mov	r0, r5
 80069e2:	4631      	mov	r1, r6
 80069e4:	f7fa f8e0 	bl	8000ba8 <__aeabi_uldivmod>
 80069e8:	4603      	mov	r3, r0
 80069ea:	460c      	mov	r4, r1
 80069ec:	461a      	mov	r2, r3
 80069ee:	4b51      	ldr	r3, [pc, #324]	; (8006b34 <LL_USART_SetBaudRate+0x34c>)
 80069f0:	fba3 2302 	umull	r2, r3, r3, r2
 80069f4:	095b      	lsrs	r3, r3, #5
 80069f6:	b29b      	uxth	r3, r3
 80069f8:	011b      	lsls	r3, r3, #4
 80069fa:	fa1f f883 	uxth.w	r8, r3
 80069fe:	68bb      	ldr	r3, [r7, #8]
 8006a00:	469b      	mov	fp, r3
 8006a02:	f04f 0c00 	mov.w	ip, #0
 8006a06:	46d9      	mov	r9, fp
 8006a08:	46e2      	mov	sl, ip
 8006a0a:	eb19 0309 	adds.w	r3, r9, r9
 8006a0e:	eb4a 040a 	adc.w	r4, sl, sl
 8006a12:	4699      	mov	r9, r3
 8006a14:	46a2      	mov	sl, r4
 8006a16:	eb19 090b 	adds.w	r9, r9, fp
 8006a1a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006a1e:	f04f 0100 	mov.w	r1, #0
 8006a22:	f04f 0200 	mov.w	r2, #0
 8006a26:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006a2a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006a2e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006a32:	4689      	mov	r9, r1
 8006a34:	4692      	mov	sl, r2
 8006a36:	eb1b 0509 	adds.w	r5, fp, r9
 8006a3a:	eb4c 060a 	adc.w	r6, ip, sl
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	4619      	mov	r1, r3
 8006a42:	f04f 0200 	mov.w	r2, #0
 8006a46:	f04f 0300 	mov.w	r3, #0
 8006a4a:	f04f 0400 	mov.w	r4, #0
 8006a4e:	0094      	lsls	r4, r2, #2
 8006a50:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006a54:	008b      	lsls	r3, r1, #2
 8006a56:	461a      	mov	r2, r3
 8006a58:	4623      	mov	r3, r4
 8006a5a:	4628      	mov	r0, r5
 8006a5c:	4631      	mov	r1, r6
 8006a5e:	f7fa f8a3 	bl	8000ba8 <__aeabi_uldivmod>
 8006a62:	4603      	mov	r3, r0
 8006a64:	460c      	mov	r4, r1
 8006a66:	461a      	mov	r2, r3
 8006a68:	4b32      	ldr	r3, [pc, #200]	; (8006b34 <LL_USART_SetBaudRate+0x34c>)
 8006a6a:	fba3 1302 	umull	r1, r3, r3, r2
 8006a6e:	095b      	lsrs	r3, r3, #5
 8006a70:	2164      	movs	r1, #100	; 0x64
 8006a72:	fb01 f303 	mul.w	r3, r1, r3
 8006a76:	1ad3      	subs	r3, r2, r3
 8006a78:	011b      	lsls	r3, r3, #4
 8006a7a:	3332      	adds	r3, #50	; 0x32
 8006a7c:	4a2d      	ldr	r2, [pc, #180]	; (8006b34 <LL_USART_SetBaudRate+0x34c>)
 8006a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8006a82:	095b      	lsrs	r3, r3, #5
 8006a84:	b29b      	uxth	r3, r3
 8006a86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	4443      	add	r3, r8
 8006a8e:	fa1f f883 	uxth.w	r8, r3
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	469b      	mov	fp, r3
 8006a96:	f04f 0c00 	mov.w	ip, #0
 8006a9a:	46d9      	mov	r9, fp
 8006a9c:	46e2      	mov	sl, ip
 8006a9e:	eb19 0309 	adds.w	r3, r9, r9
 8006aa2:	eb4a 040a 	adc.w	r4, sl, sl
 8006aa6:	4699      	mov	r9, r3
 8006aa8:	46a2      	mov	sl, r4
 8006aaa:	eb19 090b 	adds.w	r9, r9, fp
 8006aae:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006ab2:	f04f 0100 	mov.w	r1, #0
 8006ab6:	f04f 0200 	mov.w	r2, #0
 8006aba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006abe:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006ac2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006ac6:	4689      	mov	r9, r1
 8006ac8:	4692      	mov	sl, r2
 8006aca:	eb1b 0509 	adds.w	r5, fp, r9
 8006ace:	eb4c 060a 	adc.w	r6, ip, sl
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	4619      	mov	r1, r3
 8006ad6:	f04f 0200 	mov.w	r2, #0
 8006ada:	f04f 0300 	mov.w	r3, #0
 8006ade:	f04f 0400 	mov.w	r4, #0
 8006ae2:	0094      	lsls	r4, r2, #2
 8006ae4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006ae8:	008b      	lsls	r3, r1, #2
 8006aea:	461a      	mov	r2, r3
 8006aec:	4623      	mov	r3, r4
 8006aee:	4628      	mov	r0, r5
 8006af0:	4631      	mov	r1, r6
 8006af2:	f7fa f859 	bl	8000ba8 <__aeabi_uldivmod>
 8006af6:	4603      	mov	r3, r0
 8006af8:	460c      	mov	r4, r1
 8006afa:	461a      	mov	r2, r3
 8006afc:	4b0d      	ldr	r3, [pc, #52]	; (8006b34 <LL_USART_SetBaudRate+0x34c>)
 8006afe:	fba3 1302 	umull	r1, r3, r3, r2
 8006b02:	095b      	lsrs	r3, r3, #5
 8006b04:	2164      	movs	r1, #100	; 0x64
 8006b06:	fb01 f303 	mul.w	r3, r1, r3
 8006b0a:	1ad3      	subs	r3, r2, r3
 8006b0c:	011b      	lsls	r3, r3, #4
 8006b0e:	3332      	adds	r3, #50	; 0x32
 8006b10:	4a08      	ldr	r2, [pc, #32]	; (8006b34 <LL_USART_SetBaudRate+0x34c>)
 8006b12:	fba2 2303 	umull	r2, r3, r2, r3
 8006b16:	095b      	lsrs	r3, r3, #5
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	f003 030f 	and.w	r3, r3, #15
 8006b1e:	b29b      	uxth	r3, r3
 8006b20:	4443      	add	r3, r8
 8006b22:	b29b      	uxth	r3, r3
 8006b24:	461a      	mov	r2, r3
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	609a      	str	r2, [r3, #8]
}
 8006b2a:	bf00      	nop
 8006b2c:	3714      	adds	r7, #20
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b34:	51eb851f 	.word	0x51eb851f

08006b38 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b088      	sub	sp, #32
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
 8006b40:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8006b42:	2301      	movs	r3, #1
 8006b44:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8006b46:	2300      	movs	r3, #0
 8006b48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f7ff fe12 	bl	8006774 <LL_USART_IsEnabled>
 8006b50:	4603      	mov	r3, r0
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d15e      	bne.n	8006c14 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	68db      	ldr	r3, [r3, #12]
 8006b5a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006b5e:	f023 030c 	bic.w	r3, r3, #12
 8006b62:	683a      	ldr	r2, [r7, #0]
 8006b64:	6851      	ldr	r1, [r2, #4]
 8006b66:	683a      	ldr	r2, [r7, #0]
 8006b68:	68d2      	ldr	r2, [r2, #12]
 8006b6a:	4311      	orrs	r1, r2
 8006b6c:	683a      	ldr	r2, [r7, #0]
 8006b6e:	6912      	ldr	r2, [r2, #16]
 8006b70:	4311      	orrs	r1, r2
 8006b72:	683a      	ldr	r2, [r7, #0]
 8006b74:	6992      	ldr	r2, [r2, #24]
 8006b76:	430a      	orrs	r2, r1
 8006b78:	431a      	orrs	r2, r3
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	689b      	ldr	r3, [r3, #8]
 8006b82:	4619      	mov	r1, r3
 8006b84:	6878      	ldr	r0, [r7, #4]
 8006b86:	f7ff fe09 	bl	800679c <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	695b      	ldr	r3, [r3, #20]
 8006b8e:	4619      	mov	r1, r3
 8006b90:	6878      	ldr	r0, [r7, #4]
 8006b92:	f7ff fe16 	bl	80067c2 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8006b96:	f107 0308 	add.w	r3, r7, #8
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f7ff f9c4 	bl	8005f28 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	4a1f      	ldr	r2, [pc, #124]	; (8006c20 <LL_USART_Init+0xe8>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d102      	bne.n	8006bae <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	61bb      	str	r3, [r7, #24]
 8006bac:	e021      	b.n	8006bf2 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	4a1c      	ldr	r2, [pc, #112]	; (8006c24 <LL_USART_Init+0xec>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d102      	bne.n	8006bbc <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	61bb      	str	r3, [r7, #24]
 8006bba:	e01a      	b.n	8006bf2 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	4a1a      	ldr	r2, [pc, #104]	; (8006c28 <LL_USART_Init+0xf0>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d102      	bne.n	8006bca <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	61bb      	str	r3, [r7, #24]
 8006bc8:	e013      	b.n	8006bf2 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	4a17      	ldr	r2, [pc, #92]	; (8006c2c <LL_USART_Init+0xf4>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d102      	bne.n	8006bd8 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	61bb      	str	r3, [r7, #24]
 8006bd6:	e00c      	b.n	8006bf2 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	4a15      	ldr	r2, [pc, #84]	; (8006c30 <LL_USART_Init+0xf8>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d102      	bne.n	8006be6 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	61bb      	str	r3, [r7, #24]
 8006be4:	e005      	b.n	8006bf2 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	4a12      	ldr	r2, [pc, #72]	; (8006c34 <LL_USART_Init+0xfc>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d101      	bne.n	8006bf2 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8006bee:	693b      	ldr	r3, [r7, #16]
 8006bf0:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8006bf2:	69bb      	ldr	r3, [r7, #24]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d00d      	beq.n	8006c14 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d009      	beq.n	8006c14 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8006c00:	2300      	movs	r3, #0
 8006c02:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	699a      	ldr	r2, [r3, #24]
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	69b9      	ldr	r1, [r7, #24]
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f7ff fdea 	bl	80067e8 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8006c14:	7ffb      	ldrb	r3, [r7, #31]
}
 8006c16:	4618      	mov	r0, r3
 8006c18:	3720      	adds	r7, #32
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	bd80      	pop	{r7, pc}
 8006c1e:	bf00      	nop
 8006c20:	40011000 	.word	0x40011000
 8006c24:	40004400 	.word	0x40004400
 8006c28:	40004800 	.word	0x40004800
 8006c2c:	40011400 	.word	0x40011400
 8006c30:	40004c00 	.word	0x40004c00
 8006c34:	40005000 	.word	0x40005000

08006c38 <__errno>:
 8006c38:	4b01      	ldr	r3, [pc, #4]	; (8006c40 <__errno+0x8>)
 8006c3a:	6818      	ldr	r0, [r3, #0]
 8006c3c:	4770      	bx	lr
 8006c3e:	bf00      	nop
 8006c40:	2000000c 	.word	0x2000000c

08006c44 <__libc_init_array>:
 8006c44:	b570      	push	{r4, r5, r6, lr}
 8006c46:	4e0d      	ldr	r6, [pc, #52]	; (8006c7c <__libc_init_array+0x38>)
 8006c48:	4c0d      	ldr	r4, [pc, #52]	; (8006c80 <__libc_init_array+0x3c>)
 8006c4a:	1ba4      	subs	r4, r4, r6
 8006c4c:	10a4      	asrs	r4, r4, #2
 8006c4e:	2500      	movs	r5, #0
 8006c50:	42a5      	cmp	r5, r4
 8006c52:	d109      	bne.n	8006c68 <__libc_init_array+0x24>
 8006c54:	4e0b      	ldr	r6, [pc, #44]	; (8006c84 <__libc_init_array+0x40>)
 8006c56:	4c0c      	ldr	r4, [pc, #48]	; (8006c88 <__libc_init_array+0x44>)
 8006c58:	f002 fbac 	bl	80093b4 <_init>
 8006c5c:	1ba4      	subs	r4, r4, r6
 8006c5e:	10a4      	asrs	r4, r4, #2
 8006c60:	2500      	movs	r5, #0
 8006c62:	42a5      	cmp	r5, r4
 8006c64:	d105      	bne.n	8006c72 <__libc_init_array+0x2e>
 8006c66:	bd70      	pop	{r4, r5, r6, pc}
 8006c68:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006c6c:	4798      	blx	r3
 8006c6e:	3501      	adds	r5, #1
 8006c70:	e7ee      	b.n	8006c50 <__libc_init_array+0xc>
 8006c72:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006c76:	4798      	blx	r3
 8006c78:	3501      	adds	r5, #1
 8006c7a:	e7f2      	b.n	8006c62 <__libc_init_array+0x1e>
 8006c7c:	080099e8 	.word	0x080099e8
 8006c80:	080099e8 	.word	0x080099e8
 8006c84:	080099e8 	.word	0x080099e8
 8006c88:	080099ec 	.word	0x080099ec

08006c8c <memset>:
 8006c8c:	4402      	add	r2, r0
 8006c8e:	4603      	mov	r3, r0
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d100      	bne.n	8006c96 <memset+0xa>
 8006c94:	4770      	bx	lr
 8006c96:	f803 1b01 	strb.w	r1, [r3], #1
 8006c9a:	e7f9      	b.n	8006c90 <memset+0x4>

08006c9c <__cvt>:
 8006c9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ca0:	ec55 4b10 	vmov	r4, r5, d0
 8006ca4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8006ca6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006caa:	2d00      	cmp	r5, #0
 8006cac:	460e      	mov	r6, r1
 8006cae:	4691      	mov	r9, r2
 8006cb0:	4619      	mov	r1, r3
 8006cb2:	bfb8      	it	lt
 8006cb4:	4622      	movlt	r2, r4
 8006cb6:	462b      	mov	r3, r5
 8006cb8:	f027 0720 	bic.w	r7, r7, #32
 8006cbc:	bfbb      	ittet	lt
 8006cbe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006cc2:	461d      	movlt	r5, r3
 8006cc4:	2300      	movge	r3, #0
 8006cc6:	232d      	movlt	r3, #45	; 0x2d
 8006cc8:	bfb8      	it	lt
 8006cca:	4614      	movlt	r4, r2
 8006ccc:	2f46      	cmp	r7, #70	; 0x46
 8006cce:	700b      	strb	r3, [r1, #0]
 8006cd0:	d004      	beq.n	8006cdc <__cvt+0x40>
 8006cd2:	2f45      	cmp	r7, #69	; 0x45
 8006cd4:	d100      	bne.n	8006cd8 <__cvt+0x3c>
 8006cd6:	3601      	adds	r6, #1
 8006cd8:	2102      	movs	r1, #2
 8006cda:	e000      	b.n	8006cde <__cvt+0x42>
 8006cdc:	2103      	movs	r1, #3
 8006cde:	ab03      	add	r3, sp, #12
 8006ce0:	9301      	str	r3, [sp, #4]
 8006ce2:	ab02      	add	r3, sp, #8
 8006ce4:	9300      	str	r3, [sp, #0]
 8006ce6:	4632      	mov	r2, r6
 8006ce8:	4653      	mov	r3, sl
 8006cea:	ec45 4b10 	vmov	d0, r4, r5
 8006cee:	f000 fdfb 	bl	80078e8 <_dtoa_r>
 8006cf2:	2f47      	cmp	r7, #71	; 0x47
 8006cf4:	4680      	mov	r8, r0
 8006cf6:	d102      	bne.n	8006cfe <__cvt+0x62>
 8006cf8:	f019 0f01 	tst.w	r9, #1
 8006cfc:	d026      	beq.n	8006d4c <__cvt+0xb0>
 8006cfe:	2f46      	cmp	r7, #70	; 0x46
 8006d00:	eb08 0906 	add.w	r9, r8, r6
 8006d04:	d111      	bne.n	8006d2a <__cvt+0x8e>
 8006d06:	f898 3000 	ldrb.w	r3, [r8]
 8006d0a:	2b30      	cmp	r3, #48	; 0x30
 8006d0c:	d10a      	bne.n	8006d24 <__cvt+0x88>
 8006d0e:	2200      	movs	r2, #0
 8006d10:	2300      	movs	r3, #0
 8006d12:	4620      	mov	r0, r4
 8006d14:	4629      	mov	r1, r5
 8006d16:	f7f9 fed7 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d1a:	b918      	cbnz	r0, 8006d24 <__cvt+0x88>
 8006d1c:	f1c6 0601 	rsb	r6, r6, #1
 8006d20:	f8ca 6000 	str.w	r6, [sl]
 8006d24:	f8da 3000 	ldr.w	r3, [sl]
 8006d28:	4499      	add	r9, r3
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	4620      	mov	r0, r4
 8006d30:	4629      	mov	r1, r5
 8006d32:	f7f9 fec9 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d36:	b938      	cbnz	r0, 8006d48 <__cvt+0xac>
 8006d38:	2230      	movs	r2, #48	; 0x30
 8006d3a:	9b03      	ldr	r3, [sp, #12]
 8006d3c:	454b      	cmp	r3, r9
 8006d3e:	d205      	bcs.n	8006d4c <__cvt+0xb0>
 8006d40:	1c59      	adds	r1, r3, #1
 8006d42:	9103      	str	r1, [sp, #12]
 8006d44:	701a      	strb	r2, [r3, #0]
 8006d46:	e7f8      	b.n	8006d3a <__cvt+0x9e>
 8006d48:	f8cd 900c 	str.w	r9, [sp, #12]
 8006d4c:	9b03      	ldr	r3, [sp, #12]
 8006d4e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006d50:	eba3 0308 	sub.w	r3, r3, r8
 8006d54:	4640      	mov	r0, r8
 8006d56:	6013      	str	r3, [r2, #0]
 8006d58:	b004      	add	sp, #16
 8006d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006d5e <__exponent>:
 8006d5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d60:	2900      	cmp	r1, #0
 8006d62:	4604      	mov	r4, r0
 8006d64:	bfba      	itte	lt
 8006d66:	4249      	neglt	r1, r1
 8006d68:	232d      	movlt	r3, #45	; 0x2d
 8006d6a:	232b      	movge	r3, #43	; 0x2b
 8006d6c:	2909      	cmp	r1, #9
 8006d6e:	f804 2b02 	strb.w	r2, [r4], #2
 8006d72:	7043      	strb	r3, [r0, #1]
 8006d74:	dd20      	ble.n	8006db8 <__exponent+0x5a>
 8006d76:	f10d 0307 	add.w	r3, sp, #7
 8006d7a:	461f      	mov	r7, r3
 8006d7c:	260a      	movs	r6, #10
 8006d7e:	fb91 f5f6 	sdiv	r5, r1, r6
 8006d82:	fb06 1115 	mls	r1, r6, r5, r1
 8006d86:	3130      	adds	r1, #48	; 0x30
 8006d88:	2d09      	cmp	r5, #9
 8006d8a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006d8e:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8006d92:	4629      	mov	r1, r5
 8006d94:	dc09      	bgt.n	8006daa <__exponent+0x4c>
 8006d96:	3130      	adds	r1, #48	; 0x30
 8006d98:	3b02      	subs	r3, #2
 8006d9a:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006d9e:	42bb      	cmp	r3, r7
 8006da0:	4622      	mov	r2, r4
 8006da2:	d304      	bcc.n	8006dae <__exponent+0x50>
 8006da4:	1a10      	subs	r0, r2, r0
 8006da6:	b003      	add	sp, #12
 8006da8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006daa:	4613      	mov	r3, r2
 8006dac:	e7e7      	b.n	8006d7e <__exponent+0x20>
 8006dae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006db2:	f804 2b01 	strb.w	r2, [r4], #1
 8006db6:	e7f2      	b.n	8006d9e <__exponent+0x40>
 8006db8:	2330      	movs	r3, #48	; 0x30
 8006dba:	4419      	add	r1, r3
 8006dbc:	7083      	strb	r3, [r0, #2]
 8006dbe:	1d02      	adds	r2, r0, #4
 8006dc0:	70c1      	strb	r1, [r0, #3]
 8006dc2:	e7ef      	b.n	8006da4 <__exponent+0x46>

08006dc4 <_printf_float>:
 8006dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dc8:	b08d      	sub	sp, #52	; 0x34
 8006dca:	460c      	mov	r4, r1
 8006dcc:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006dd0:	4616      	mov	r6, r2
 8006dd2:	461f      	mov	r7, r3
 8006dd4:	4605      	mov	r5, r0
 8006dd6:	f001 fcb9 	bl	800874c <_localeconv_r>
 8006dda:	6803      	ldr	r3, [r0, #0]
 8006ddc:	9304      	str	r3, [sp, #16]
 8006dde:	4618      	mov	r0, r3
 8006de0:	f7f9 f9f6 	bl	80001d0 <strlen>
 8006de4:	2300      	movs	r3, #0
 8006de6:	930a      	str	r3, [sp, #40]	; 0x28
 8006de8:	f8d8 3000 	ldr.w	r3, [r8]
 8006dec:	9005      	str	r0, [sp, #20]
 8006dee:	3307      	adds	r3, #7
 8006df0:	f023 0307 	bic.w	r3, r3, #7
 8006df4:	f103 0208 	add.w	r2, r3, #8
 8006df8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006dfc:	f8d4 b000 	ldr.w	fp, [r4]
 8006e00:	f8c8 2000 	str.w	r2, [r8]
 8006e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e08:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006e0c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006e10:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006e14:	9307      	str	r3, [sp, #28]
 8006e16:	f8cd 8018 	str.w	r8, [sp, #24]
 8006e1a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006e1e:	4ba7      	ldr	r3, [pc, #668]	; (80070bc <_printf_float+0x2f8>)
 8006e20:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e24:	f7f9 fe82 	bl	8000b2c <__aeabi_dcmpun>
 8006e28:	bb70      	cbnz	r0, 8006e88 <_printf_float+0xc4>
 8006e2a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006e2e:	4ba3      	ldr	r3, [pc, #652]	; (80070bc <_printf_float+0x2f8>)
 8006e30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e34:	f7f9 fe5c 	bl	8000af0 <__aeabi_dcmple>
 8006e38:	bb30      	cbnz	r0, 8006e88 <_printf_float+0xc4>
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	4640      	mov	r0, r8
 8006e40:	4649      	mov	r1, r9
 8006e42:	f7f9 fe4b 	bl	8000adc <__aeabi_dcmplt>
 8006e46:	b110      	cbz	r0, 8006e4e <_printf_float+0x8a>
 8006e48:	232d      	movs	r3, #45	; 0x2d
 8006e4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e4e:	4a9c      	ldr	r2, [pc, #624]	; (80070c0 <_printf_float+0x2fc>)
 8006e50:	4b9c      	ldr	r3, [pc, #624]	; (80070c4 <_printf_float+0x300>)
 8006e52:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006e56:	bf8c      	ite	hi
 8006e58:	4690      	movhi	r8, r2
 8006e5a:	4698      	movls	r8, r3
 8006e5c:	2303      	movs	r3, #3
 8006e5e:	f02b 0204 	bic.w	r2, fp, #4
 8006e62:	6123      	str	r3, [r4, #16]
 8006e64:	6022      	str	r2, [r4, #0]
 8006e66:	f04f 0900 	mov.w	r9, #0
 8006e6a:	9700      	str	r7, [sp, #0]
 8006e6c:	4633      	mov	r3, r6
 8006e6e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006e70:	4621      	mov	r1, r4
 8006e72:	4628      	mov	r0, r5
 8006e74:	f000 f9e6 	bl	8007244 <_printf_common>
 8006e78:	3001      	adds	r0, #1
 8006e7a:	f040 808d 	bne.w	8006f98 <_printf_float+0x1d4>
 8006e7e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006e82:	b00d      	add	sp, #52	; 0x34
 8006e84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e88:	4642      	mov	r2, r8
 8006e8a:	464b      	mov	r3, r9
 8006e8c:	4640      	mov	r0, r8
 8006e8e:	4649      	mov	r1, r9
 8006e90:	f7f9 fe4c 	bl	8000b2c <__aeabi_dcmpun>
 8006e94:	b110      	cbz	r0, 8006e9c <_printf_float+0xd8>
 8006e96:	4a8c      	ldr	r2, [pc, #560]	; (80070c8 <_printf_float+0x304>)
 8006e98:	4b8c      	ldr	r3, [pc, #560]	; (80070cc <_printf_float+0x308>)
 8006e9a:	e7da      	b.n	8006e52 <_printf_float+0x8e>
 8006e9c:	6861      	ldr	r1, [r4, #4]
 8006e9e:	1c4b      	adds	r3, r1, #1
 8006ea0:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8006ea4:	a80a      	add	r0, sp, #40	; 0x28
 8006ea6:	d13e      	bne.n	8006f26 <_printf_float+0x162>
 8006ea8:	2306      	movs	r3, #6
 8006eaa:	6063      	str	r3, [r4, #4]
 8006eac:	2300      	movs	r3, #0
 8006eae:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006eb2:	ab09      	add	r3, sp, #36	; 0x24
 8006eb4:	9300      	str	r3, [sp, #0]
 8006eb6:	ec49 8b10 	vmov	d0, r8, r9
 8006eba:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006ebe:	6022      	str	r2, [r4, #0]
 8006ec0:	f8cd a004 	str.w	sl, [sp, #4]
 8006ec4:	6861      	ldr	r1, [r4, #4]
 8006ec6:	4628      	mov	r0, r5
 8006ec8:	f7ff fee8 	bl	8006c9c <__cvt>
 8006ecc:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8006ed0:	2b47      	cmp	r3, #71	; 0x47
 8006ed2:	4680      	mov	r8, r0
 8006ed4:	d109      	bne.n	8006eea <_printf_float+0x126>
 8006ed6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ed8:	1cd8      	adds	r0, r3, #3
 8006eda:	db02      	blt.n	8006ee2 <_printf_float+0x11e>
 8006edc:	6862      	ldr	r2, [r4, #4]
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	dd47      	ble.n	8006f72 <_printf_float+0x1ae>
 8006ee2:	f1aa 0a02 	sub.w	sl, sl, #2
 8006ee6:	fa5f fa8a 	uxtb.w	sl, sl
 8006eea:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006eee:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ef0:	d824      	bhi.n	8006f3c <_printf_float+0x178>
 8006ef2:	3901      	subs	r1, #1
 8006ef4:	4652      	mov	r2, sl
 8006ef6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006efa:	9109      	str	r1, [sp, #36]	; 0x24
 8006efc:	f7ff ff2f 	bl	8006d5e <__exponent>
 8006f00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f02:	1813      	adds	r3, r2, r0
 8006f04:	2a01      	cmp	r2, #1
 8006f06:	4681      	mov	r9, r0
 8006f08:	6123      	str	r3, [r4, #16]
 8006f0a:	dc02      	bgt.n	8006f12 <_printf_float+0x14e>
 8006f0c:	6822      	ldr	r2, [r4, #0]
 8006f0e:	07d1      	lsls	r1, r2, #31
 8006f10:	d501      	bpl.n	8006f16 <_printf_float+0x152>
 8006f12:	3301      	adds	r3, #1
 8006f14:	6123      	str	r3, [r4, #16]
 8006f16:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d0a5      	beq.n	8006e6a <_printf_float+0xa6>
 8006f1e:	232d      	movs	r3, #45	; 0x2d
 8006f20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f24:	e7a1      	b.n	8006e6a <_printf_float+0xa6>
 8006f26:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8006f2a:	f000 8177 	beq.w	800721c <_printf_float+0x458>
 8006f2e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006f32:	d1bb      	bne.n	8006eac <_printf_float+0xe8>
 8006f34:	2900      	cmp	r1, #0
 8006f36:	d1b9      	bne.n	8006eac <_printf_float+0xe8>
 8006f38:	2301      	movs	r3, #1
 8006f3a:	e7b6      	b.n	8006eaa <_printf_float+0xe6>
 8006f3c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8006f40:	d119      	bne.n	8006f76 <_printf_float+0x1b2>
 8006f42:	2900      	cmp	r1, #0
 8006f44:	6863      	ldr	r3, [r4, #4]
 8006f46:	dd0c      	ble.n	8006f62 <_printf_float+0x19e>
 8006f48:	6121      	str	r1, [r4, #16]
 8006f4a:	b913      	cbnz	r3, 8006f52 <_printf_float+0x18e>
 8006f4c:	6822      	ldr	r2, [r4, #0]
 8006f4e:	07d2      	lsls	r2, r2, #31
 8006f50:	d502      	bpl.n	8006f58 <_printf_float+0x194>
 8006f52:	3301      	adds	r3, #1
 8006f54:	440b      	add	r3, r1
 8006f56:	6123      	str	r3, [r4, #16]
 8006f58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f5a:	65a3      	str	r3, [r4, #88]	; 0x58
 8006f5c:	f04f 0900 	mov.w	r9, #0
 8006f60:	e7d9      	b.n	8006f16 <_printf_float+0x152>
 8006f62:	b913      	cbnz	r3, 8006f6a <_printf_float+0x1a6>
 8006f64:	6822      	ldr	r2, [r4, #0]
 8006f66:	07d0      	lsls	r0, r2, #31
 8006f68:	d501      	bpl.n	8006f6e <_printf_float+0x1aa>
 8006f6a:	3302      	adds	r3, #2
 8006f6c:	e7f3      	b.n	8006f56 <_printf_float+0x192>
 8006f6e:	2301      	movs	r3, #1
 8006f70:	e7f1      	b.n	8006f56 <_printf_float+0x192>
 8006f72:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8006f76:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	db05      	blt.n	8006f8a <_printf_float+0x1c6>
 8006f7e:	6822      	ldr	r2, [r4, #0]
 8006f80:	6123      	str	r3, [r4, #16]
 8006f82:	07d1      	lsls	r1, r2, #31
 8006f84:	d5e8      	bpl.n	8006f58 <_printf_float+0x194>
 8006f86:	3301      	adds	r3, #1
 8006f88:	e7e5      	b.n	8006f56 <_printf_float+0x192>
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	bfd4      	ite	le
 8006f8e:	f1c3 0302 	rsble	r3, r3, #2
 8006f92:	2301      	movgt	r3, #1
 8006f94:	4413      	add	r3, r2
 8006f96:	e7de      	b.n	8006f56 <_printf_float+0x192>
 8006f98:	6823      	ldr	r3, [r4, #0]
 8006f9a:	055a      	lsls	r2, r3, #21
 8006f9c:	d407      	bmi.n	8006fae <_printf_float+0x1ea>
 8006f9e:	6923      	ldr	r3, [r4, #16]
 8006fa0:	4642      	mov	r2, r8
 8006fa2:	4631      	mov	r1, r6
 8006fa4:	4628      	mov	r0, r5
 8006fa6:	47b8      	blx	r7
 8006fa8:	3001      	adds	r0, #1
 8006faa:	d12b      	bne.n	8007004 <_printf_float+0x240>
 8006fac:	e767      	b.n	8006e7e <_printf_float+0xba>
 8006fae:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006fb2:	f240 80dc 	bls.w	800716e <_printf_float+0x3aa>
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	2300      	movs	r3, #0
 8006fba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006fbe:	f7f9 fd83 	bl	8000ac8 <__aeabi_dcmpeq>
 8006fc2:	2800      	cmp	r0, #0
 8006fc4:	d033      	beq.n	800702e <_printf_float+0x26a>
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	4a41      	ldr	r2, [pc, #260]	; (80070d0 <_printf_float+0x30c>)
 8006fca:	4631      	mov	r1, r6
 8006fcc:	4628      	mov	r0, r5
 8006fce:	47b8      	blx	r7
 8006fd0:	3001      	adds	r0, #1
 8006fd2:	f43f af54 	beq.w	8006e7e <_printf_float+0xba>
 8006fd6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	db02      	blt.n	8006fe4 <_printf_float+0x220>
 8006fde:	6823      	ldr	r3, [r4, #0]
 8006fe0:	07d8      	lsls	r0, r3, #31
 8006fe2:	d50f      	bpl.n	8007004 <_printf_float+0x240>
 8006fe4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fe8:	4631      	mov	r1, r6
 8006fea:	4628      	mov	r0, r5
 8006fec:	47b8      	blx	r7
 8006fee:	3001      	adds	r0, #1
 8006ff0:	f43f af45 	beq.w	8006e7e <_printf_float+0xba>
 8006ff4:	f04f 0800 	mov.w	r8, #0
 8006ff8:	f104 091a 	add.w	r9, r4, #26
 8006ffc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ffe:	3b01      	subs	r3, #1
 8007000:	4543      	cmp	r3, r8
 8007002:	dc09      	bgt.n	8007018 <_printf_float+0x254>
 8007004:	6823      	ldr	r3, [r4, #0]
 8007006:	079b      	lsls	r3, r3, #30
 8007008:	f100 8103 	bmi.w	8007212 <_printf_float+0x44e>
 800700c:	68e0      	ldr	r0, [r4, #12]
 800700e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007010:	4298      	cmp	r0, r3
 8007012:	bfb8      	it	lt
 8007014:	4618      	movlt	r0, r3
 8007016:	e734      	b.n	8006e82 <_printf_float+0xbe>
 8007018:	2301      	movs	r3, #1
 800701a:	464a      	mov	r2, r9
 800701c:	4631      	mov	r1, r6
 800701e:	4628      	mov	r0, r5
 8007020:	47b8      	blx	r7
 8007022:	3001      	adds	r0, #1
 8007024:	f43f af2b 	beq.w	8006e7e <_printf_float+0xba>
 8007028:	f108 0801 	add.w	r8, r8, #1
 800702c:	e7e6      	b.n	8006ffc <_printf_float+0x238>
 800702e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007030:	2b00      	cmp	r3, #0
 8007032:	dc2b      	bgt.n	800708c <_printf_float+0x2c8>
 8007034:	2301      	movs	r3, #1
 8007036:	4a26      	ldr	r2, [pc, #152]	; (80070d0 <_printf_float+0x30c>)
 8007038:	4631      	mov	r1, r6
 800703a:	4628      	mov	r0, r5
 800703c:	47b8      	blx	r7
 800703e:	3001      	adds	r0, #1
 8007040:	f43f af1d 	beq.w	8006e7e <_printf_float+0xba>
 8007044:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007046:	b923      	cbnz	r3, 8007052 <_printf_float+0x28e>
 8007048:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800704a:	b913      	cbnz	r3, 8007052 <_printf_float+0x28e>
 800704c:	6823      	ldr	r3, [r4, #0]
 800704e:	07d9      	lsls	r1, r3, #31
 8007050:	d5d8      	bpl.n	8007004 <_printf_float+0x240>
 8007052:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007056:	4631      	mov	r1, r6
 8007058:	4628      	mov	r0, r5
 800705a:	47b8      	blx	r7
 800705c:	3001      	adds	r0, #1
 800705e:	f43f af0e 	beq.w	8006e7e <_printf_float+0xba>
 8007062:	f04f 0900 	mov.w	r9, #0
 8007066:	f104 0a1a 	add.w	sl, r4, #26
 800706a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800706c:	425b      	negs	r3, r3
 800706e:	454b      	cmp	r3, r9
 8007070:	dc01      	bgt.n	8007076 <_printf_float+0x2b2>
 8007072:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007074:	e794      	b.n	8006fa0 <_printf_float+0x1dc>
 8007076:	2301      	movs	r3, #1
 8007078:	4652      	mov	r2, sl
 800707a:	4631      	mov	r1, r6
 800707c:	4628      	mov	r0, r5
 800707e:	47b8      	blx	r7
 8007080:	3001      	adds	r0, #1
 8007082:	f43f aefc 	beq.w	8006e7e <_printf_float+0xba>
 8007086:	f109 0901 	add.w	r9, r9, #1
 800708a:	e7ee      	b.n	800706a <_printf_float+0x2a6>
 800708c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800708e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007090:	429a      	cmp	r2, r3
 8007092:	bfa8      	it	ge
 8007094:	461a      	movge	r2, r3
 8007096:	2a00      	cmp	r2, #0
 8007098:	4691      	mov	r9, r2
 800709a:	dd07      	ble.n	80070ac <_printf_float+0x2e8>
 800709c:	4613      	mov	r3, r2
 800709e:	4631      	mov	r1, r6
 80070a0:	4642      	mov	r2, r8
 80070a2:	4628      	mov	r0, r5
 80070a4:	47b8      	blx	r7
 80070a6:	3001      	adds	r0, #1
 80070a8:	f43f aee9 	beq.w	8006e7e <_printf_float+0xba>
 80070ac:	f104 031a 	add.w	r3, r4, #26
 80070b0:	f04f 0b00 	mov.w	fp, #0
 80070b4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80070b8:	9306      	str	r3, [sp, #24]
 80070ba:	e015      	b.n	80070e8 <_printf_float+0x324>
 80070bc:	7fefffff 	.word	0x7fefffff
 80070c0:	08009728 	.word	0x08009728
 80070c4:	08009724 	.word	0x08009724
 80070c8:	08009730 	.word	0x08009730
 80070cc:	0800972c 	.word	0x0800972c
 80070d0:	08009734 	.word	0x08009734
 80070d4:	2301      	movs	r3, #1
 80070d6:	9a06      	ldr	r2, [sp, #24]
 80070d8:	4631      	mov	r1, r6
 80070da:	4628      	mov	r0, r5
 80070dc:	47b8      	blx	r7
 80070de:	3001      	adds	r0, #1
 80070e0:	f43f aecd 	beq.w	8006e7e <_printf_float+0xba>
 80070e4:	f10b 0b01 	add.w	fp, fp, #1
 80070e8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80070ec:	ebaa 0309 	sub.w	r3, sl, r9
 80070f0:	455b      	cmp	r3, fp
 80070f2:	dcef      	bgt.n	80070d4 <_printf_float+0x310>
 80070f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80070f8:	429a      	cmp	r2, r3
 80070fa:	44d0      	add	r8, sl
 80070fc:	db15      	blt.n	800712a <_printf_float+0x366>
 80070fe:	6823      	ldr	r3, [r4, #0]
 8007100:	07da      	lsls	r2, r3, #31
 8007102:	d412      	bmi.n	800712a <_printf_float+0x366>
 8007104:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007106:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007108:	eba3 020a 	sub.w	r2, r3, sl
 800710c:	eba3 0a01 	sub.w	sl, r3, r1
 8007110:	4592      	cmp	sl, r2
 8007112:	bfa8      	it	ge
 8007114:	4692      	movge	sl, r2
 8007116:	f1ba 0f00 	cmp.w	sl, #0
 800711a:	dc0e      	bgt.n	800713a <_printf_float+0x376>
 800711c:	f04f 0800 	mov.w	r8, #0
 8007120:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007124:	f104 091a 	add.w	r9, r4, #26
 8007128:	e019      	b.n	800715e <_printf_float+0x39a>
 800712a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800712e:	4631      	mov	r1, r6
 8007130:	4628      	mov	r0, r5
 8007132:	47b8      	blx	r7
 8007134:	3001      	adds	r0, #1
 8007136:	d1e5      	bne.n	8007104 <_printf_float+0x340>
 8007138:	e6a1      	b.n	8006e7e <_printf_float+0xba>
 800713a:	4653      	mov	r3, sl
 800713c:	4642      	mov	r2, r8
 800713e:	4631      	mov	r1, r6
 8007140:	4628      	mov	r0, r5
 8007142:	47b8      	blx	r7
 8007144:	3001      	adds	r0, #1
 8007146:	d1e9      	bne.n	800711c <_printf_float+0x358>
 8007148:	e699      	b.n	8006e7e <_printf_float+0xba>
 800714a:	2301      	movs	r3, #1
 800714c:	464a      	mov	r2, r9
 800714e:	4631      	mov	r1, r6
 8007150:	4628      	mov	r0, r5
 8007152:	47b8      	blx	r7
 8007154:	3001      	adds	r0, #1
 8007156:	f43f ae92 	beq.w	8006e7e <_printf_float+0xba>
 800715a:	f108 0801 	add.w	r8, r8, #1
 800715e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007162:	1a9b      	subs	r3, r3, r2
 8007164:	eba3 030a 	sub.w	r3, r3, sl
 8007168:	4543      	cmp	r3, r8
 800716a:	dcee      	bgt.n	800714a <_printf_float+0x386>
 800716c:	e74a      	b.n	8007004 <_printf_float+0x240>
 800716e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007170:	2a01      	cmp	r2, #1
 8007172:	dc01      	bgt.n	8007178 <_printf_float+0x3b4>
 8007174:	07db      	lsls	r3, r3, #31
 8007176:	d53a      	bpl.n	80071ee <_printf_float+0x42a>
 8007178:	2301      	movs	r3, #1
 800717a:	4642      	mov	r2, r8
 800717c:	4631      	mov	r1, r6
 800717e:	4628      	mov	r0, r5
 8007180:	47b8      	blx	r7
 8007182:	3001      	adds	r0, #1
 8007184:	f43f ae7b 	beq.w	8006e7e <_printf_float+0xba>
 8007188:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800718c:	4631      	mov	r1, r6
 800718e:	4628      	mov	r0, r5
 8007190:	47b8      	blx	r7
 8007192:	3001      	adds	r0, #1
 8007194:	f108 0801 	add.w	r8, r8, #1
 8007198:	f43f ae71 	beq.w	8006e7e <_printf_float+0xba>
 800719c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800719e:	2200      	movs	r2, #0
 80071a0:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 80071a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80071a8:	2300      	movs	r3, #0
 80071aa:	f7f9 fc8d 	bl	8000ac8 <__aeabi_dcmpeq>
 80071ae:	b9c8      	cbnz	r0, 80071e4 <_printf_float+0x420>
 80071b0:	4653      	mov	r3, sl
 80071b2:	4642      	mov	r2, r8
 80071b4:	4631      	mov	r1, r6
 80071b6:	4628      	mov	r0, r5
 80071b8:	47b8      	blx	r7
 80071ba:	3001      	adds	r0, #1
 80071bc:	d10e      	bne.n	80071dc <_printf_float+0x418>
 80071be:	e65e      	b.n	8006e7e <_printf_float+0xba>
 80071c0:	2301      	movs	r3, #1
 80071c2:	4652      	mov	r2, sl
 80071c4:	4631      	mov	r1, r6
 80071c6:	4628      	mov	r0, r5
 80071c8:	47b8      	blx	r7
 80071ca:	3001      	adds	r0, #1
 80071cc:	f43f ae57 	beq.w	8006e7e <_printf_float+0xba>
 80071d0:	f108 0801 	add.w	r8, r8, #1
 80071d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071d6:	3b01      	subs	r3, #1
 80071d8:	4543      	cmp	r3, r8
 80071da:	dcf1      	bgt.n	80071c0 <_printf_float+0x3fc>
 80071dc:	464b      	mov	r3, r9
 80071de:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80071e2:	e6de      	b.n	8006fa2 <_printf_float+0x1de>
 80071e4:	f04f 0800 	mov.w	r8, #0
 80071e8:	f104 0a1a 	add.w	sl, r4, #26
 80071ec:	e7f2      	b.n	80071d4 <_printf_float+0x410>
 80071ee:	2301      	movs	r3, #1
 80071f0:	e7df      	b.n	80071b2 <_printf_float+0x3ee>
 80071f2:	2301      	movs	r3, #1
 80071f4:	464a      	mov	r2, r9
 80071f6:	4631      	mov	r1, r6
 80071f8:	4628      	mov	r0, r5
 80071fa:	47b8      	blx	r7
 80071fc:	3001      	adds	r0, #1
 80071fe:	f43f ae3e 	beq.w	8006e7e <_printf_float+0xba>
 8007202:	f108 0801 	add.w	r8, r8, #1
 8007206:	68e3      	ldr	r3, [r4, #12]
 8007208:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800720a:	1a9b      	subs	r3, r3, r2
 800720c:	4543      	cmp	r3, r8
 800720e:	dcf0      	bgt.n	80071f2 <_printf_float+0x42e>
 8007210:	e6fc      	b.n	800700c <_printf_float+0x248>
 8007212:	f04f 0800 	mov.w	r8, #0
 8007216:	f104 0919 	add.w	r9, r4, #25
 800721a:	e7f4      	b.n	8007206 <_printf_float+0x442>
 800721c:	2900      	cmp	r1, #0
 800721e:	f43f ae8b 	beq.w	8006f38 <_printf_float+0x174>
 8007222:	2300      	movs	r3, #0
 8007224:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007228:	ab09      	add	r3, sp, #36	; 0x24
 800722a:	9300      	str	r3, [sp, #0]
 800722c:	ec49 8b10 	vmov	d0, r8, r9
 8007230:	6022      	str	r2, [r4, #0]
 8007232:	f8cd a004 	str.w	sl, [sp, #4]
 8007236:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800723a:	4628      	mov	r0, r5
 800723c:	f7ff fd2e 	bl	8006c9c <__cvt>
 8007240:	4680      	mov	r8, r0
 8007242:	e648      	b.n	8006ed6 <_printf_float+0x112>

08007244 <_printf_common>:
 8007244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007248:	4691      	mov	r9, r2
 800724a:	461f      	mov	r7, r3
 800724c:	688a      	ldr	r2, [r1, #8]
 800724e:	690b      	ldr	r3, [r1, #16]
 8007250:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007254:	4293      	cmp	r3, r2
 8007256:	bfb8      	it	lt
 8007258:	4613      	movlt	r3, r2
 800725a:	f8c9 3000 	str.w	r3, [r9]
 800725e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007262:	4606      	mov	r6, r0
 8007264:	460c      	mov	r4, r1
 8007266:	b112      	cbz	r2, 800726e <_printf_common+0x2a>
 8007268:	3301      	adds	r3, #1
 800726a:	f8c9 3000 	str.w	r3, [r9]
 800726e:	6823      	ldr	r3, [r4, #0]
 8007270:	0699      	lsls	r1, r3, #26
 8007272:	bf42      	ittt	mi
 8007274:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007278:	3302      	addmi	r3, #2
 800727a:	f8c9 3000 	strmi.w	r3, [r9]
 800727e:	6825      	ldr	r5, [r4, #0]
 8007280:	f015 0506 	ands.w	r5, r5, #6
 8007284:	d107      	bne.n	8007296 <_printf_common+0x52>
 8007286:	f104 0a19 	add.w	sl, r4, #25
 800728a:	68e3      	ldr	r3, [r4, #12]
 800728c:	f8d9 2000 	ldr.w	r2, [r9]
 8007290:	1a9b      	subs	r3, r3, r2
 8007292:	42ab      	cmp	r3, r5
 8007294:	dc28      	bgt.n	80072e8 <_printf_common+0xa4>
 8007296:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800729a:	6822      	ldr	r2, [r4, #0]
 800729c:	3300      	adds	r3, #0
 800729e:	bf18      	it	ne
 80072a0:	2301      	movne	r3, #1
 80072a2:	0692      	lsls	r2, r2, #26
 80072a4:	d42d      	bmi.n	8007302 <_printf_common+0xbe>
 80072a6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80072aa:	4639      	mov	r1, r7
 80072ac:	4630      	mov	r0, r6
 80072ae:	47c0      	blx	r8
 80072b0:	3001      	adds	r0, #1
 80072b2:	d020      	beq.n	80072f6 <_printf_common+0xb2>
 80072b4:	6823      	ldr	r3, [r4, #0]
 80072b6:	68e5      	ldr	r5, [r4, #12]
 80072b8:	f8d9 2000 	ldr.w	r2, [r9]
 80072bc:	f003 0306 	and.w	r3, r3, #6
 80072c0:	2b04      	cmp	r3, #4
 80072c2:	bf08      	it	eq
 80072c4:	1aad      	subeq	r5, r5, r2
 80072c6:	68a3      	ldr	r3, [r4, #8]
 80072c8:	6922      	ldr	r2, [r4, #16]
 80072ca:	bf0c      	ite	eq
 80072cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80072d0:	2500      	movne	r5, #0
 80072d2:	4293      	cmp	r3, r2
 80072d4:	bfc4      	itt	gt
 80072d6:	1a9b      	subgt	r3, r3, r2
 80072d8:	18ed      	addgt	r5, r5, r3
 80072da:	f04f 0900 	mov.w	r9, #0
 80072de:	341a      	adds	r4, #26
 80072e0:	454d      	cmp	r5, r9
 80072e2:	d11a      	bne.n	800731a <_printf_common+0xd6>
 80072e4:	2000      	movs	r0, #0
 80072e6:	e008      	b.n	80072fa <_printf_common+0xb6>
 80072e8:	2301      	movs	r3, #1
 80072ea:	4652      	mov	r2, sl
 80072ec:	4639      	mov	r1, r7
 80072ee:	4630      	mov	r0, r6
 80072f0:	47c0      	blx	r8
 80072f2:	3001      	adds	r0, #1
 80072f4:	d103      	bne.n	80072fe <_printf_common+0xba>
 80072f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80072fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072fe:	3501      	adds	r5, #1
 8007300:	e7c3      	b.n	800728a <_printf_common+0x46>
 8007302:	18e1      	adds	r1, r4, r3
 8007304:	1c5a      	adds	r2, r3, #1
 8007306:	2030      	movs	r0, #48	; 0x30
 8007308:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800730c:	4422      	add	r2, r4
 800730e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007312:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007316:	3302      	adds	r3, #2
 8007318:	e7c5      	b.n	80072a6 <_printf_common+0x62>
 800731a:	2301      	movs	r3, #1
 800731c:	4622      	mov	r2, r4
 800731e:	4639      	mov	r1, r7
 8007320:	4630      	mov	r0, r6
 8007322:	47c0      	blx	r8
 8007324:	3001      	adds	r0, #1
 8007326:	d0e6      	beq.n	80072f6 <_printf_common+0xb2>
 8007328:	f109 0901 	add.w	r9, r9, #1
 800732c:	e7d8      	b.n	80072e0 <_printf_common+0x9c>
	...

08007330 <_printf_i>:
 8007330:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007334:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007338:	460c      	mov	r4, r1
 800733a:	7e09      	ldrb	r1, [r1, #24]
 800733c:	b085      	sub	sp, #20
 800733e:	296e      	cmp	r1, #110	; 0x6e
 8007340:	4617      	mov	r7, r2
 8007342:	4606      	mov	r6, r0
 8007344:	4698      	mov	r8, r3
 8007346:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007348:	f000 80b3 	beq.w	80074b2 <_printf_i+0x182>
 800734c:	d822      	bhi.n	8007394 <_printf_i+0x64>
 800734e:	2963      	cmp	r1, #99	; 0x63
 8007350:	d036      	beq.n	80073c0 <_printf_i+0x90>
 8007352:	d80a      	bhi.n	800736a <_printf_i+0x3a>
 8007354:	2900      	cmp	r1, #0
 8007356:	f000 80b9 	beq.w	80074cc <_printf_i+0x19c>
 800735a:	2958      	cmp	r1, #88	; 0x58
 800735c:	f000 8083 	beq.w	8007466 <_printf_i+0x136>
 8007360:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007364:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007368:	e032      	b.n	80073d0 <_printf_i+0xa0>
 800736a:	2964      	cmp	r1, #100	; 0x64
 800736c:	d001      	beq.n	8007372 <_printf_i+0x42>
 800736e:	2969      	cmp	r1, #105	; 0x69
 8007370:	d1f6      	bne.n	8007360 <_printf_i+0x30>
 8007372:	6820      	ldr	r0, [r4, #0]
 8007374:	6813      	ldr	r3, [r2, #0]
 8007376:	0605      	lsls	r5, r0, #24
 8007378:	f103 0104 	add.w	r1, r3, #4
 800737c:	d52a      	bpl.n	80073d4 <_printf_i+0xa4>
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	6011      	str	r1, [r2, #0]
 8007382:	2b00      	cmp	r3, #0
 8007384:	da03      	bge.n	800738e <_printf_i+0x5e>
 8007386:	222d      	movs	r2, #45	; 0x2d
 8007388:	425b      	negs	r3, r3
 800738a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800738e:	486f      	ldr	r0, [pc, #444]	; (800754c <_printf_i+0x21c>)
 8007390:	220a      	movs	r2, #10
 8007392:	e039      	b.n	8007408 <_printf_i+0xd8>
 8007394:	2973      	cmp	r1, #115	; 0x73
 8007396:	f000 809d 	beq.w	80074d4 <_printf_i+0x1a4>
 800739a:	d808      	bhi.n	80073ae <_printf_i+0x7e>
 800739c:	296f      	cmp	r1, #111	; 0x6f
 800739e:	d020      	beq.n	80073e2 <_printf_i+0xb2>
 80073a0:	2970      	cmp	r1, #112	; 0x70
 80073a2:	d1dd      	bne.n	8007360 <_printf_i+0x30>
 80073a4:	6823      	ldr	r3, [r4, #0]
 80073a6:	f043 0320 	orr.w	r3, r3, #32
 80073aa:	6023      	str	r3, [r4, #0]
 80073ac:	e003      	b.n	80073b6 <_printf_i+0x86>
 80073ae:	2975      	cmp	r1, #117	; 0x75
 80073b0:	d017      	beq.n	80073e2 <_printf_i+0xb2>
 80073b2:	2978      	cmp	r1, #120	; 0x78
 80073b4:	d1d4      	bne.n	8007360 <_printf_i+0x30>
 80073b6:	2378      	movs	r3, #120	; 0x78
 80073b8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80073bc:	4864      	ldr	r0, [pc, #400]	; (8007550 <_printf_i+0x220>)
 80073be:	e055      	b.n	800746c <_printf_i+0x13c>
 80073c0:	6813      	ldr	r3, [r2, #0]
 80073c2:	1d19      	adds	r1, r3, #4
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	6011      	str	r1, [r2, #0]
 80073c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80073cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80073d0:	2301      	movs	r3, #1
 80073d2:	e08c      	b.n	80074ee <_printf_i+0x1be>
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	6011      	str	r1, [r2, #0]
 80073d8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80073dc:	bf18      	it	ne
 80073de:	b21b      	sxthne	r3, r3
 80073e0:	e7cf      	b.n	8007382 <_printf_i+0x52>
 80073e2:	6813      	ldr	r3, [r2, #0]
 80073e4:	6825      	ldr	r5, [r4, #0]
 80073e6:	1d18      	adds	r0, r3, #4
 80073e8:	6010      	str	r0, [r2, #0]
 80073ea:	0628      	lsls	r0, r5, #24
 80073ec:	d501      	bpl.n	80073f2 <_printf_i+0xc2>
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	e002      	b.n	80073f8 <_printf_i+0xc8>
 80073f2:	0668      	lsls	r0, r5, #25
 80073f4:	d5fb      	bpl.n	80073ee <_printf_i+0xbe>
 80073f6:	881b      	ldrh	r3, [r3, #0]
 80073f8:	4854      	ldr	r0, [pc, #336]	; (800754c <_printf_i+0x21c>)
 80073fa:	296f      	cmp	r1, #111	; 0x6f
 80073fc:	bf14      	ite	ne
 80073fe:	220a      	movne	r2, #10
 8007400:	2208      	moveq	r2, #8
 8007402:	2100      	movs	r1, #0
 8007404:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007408:	6865      	ldr	r5, [r4, #4]
 800740a:	60a5      	str	r5, [r4, #8]
 800740c:	2d00      	cmp	r5, #0
 800740e:	f2c0 8095 	blt.w	800753c <_printf_i+0x20c>
 8007412:	6821      	ldr	r1, [r4, #0]
 8007414:	f021 0104 	bic.w	r1, r1, #4
 8007418:	6021      	str	r1, [r4, #0]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d13d      	bne.n	800749a <_printf_i+0x16a>
 800741e:	2d00      	cmp	r5, #0
 8007420:	f040 808e 	bne.w	8007540 <_printf_i+0x210>
 8007424:	4665      	mov	r5, ip
 8007426:	2a08      	cmp	r2, #8
 8007428:	d10b      	bne.n	8007442 <_printf_i+0x112>
 800742a:	6823      	ldr	r3, [r4, #0]
 800742c:	07db      	lsls	r3, r3, #31
 800742e:	d508      	bpl.n	8007442 <_printf_i+0x112>
 8007430:	6923      	ldr	r3, [r4, #16]
 8007432:	6862      	ldr	r2, [r4, #4]
 8007434:	429a      	cmp	r2, r3
 8007436:	bfde      	ittt	le
 8007438:	2330      	movle	r3, #48	; 0x30
 800743a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800743e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007442:	ebac 0305 	sub.w	r3, ip, r5
 8007446:	6123      	str	r3, [r4, #16]
 8007448:	f8cd 8000 	str.w	r8, [sp]
 800744c:	463b      	mov	r3, r7
 800744e:	aa03      	add	r2, sp, #12
 8007450:	4621      	mov	r1, r4
 8007452:	4630      	mov	r0, r6
 8007454:	f7ff fef6 	bl	8007244 <_printf_common>
 8007458:	3001      	adds	r0, #1
 800745a:	d14d      	bne.n	80074f8 <_printf_i+0x1c8>
 800745c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007460:	b005      	add	sp, #20
 8007462:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007466:	4839      	ldr	r0, [pc, #228]	; (800754c <_printf_i+0x21c>)
 8007468:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800746c:	6813      	ldr	r3, [r2, #0]
 800746e:	6821      	ldr	r1, [r4, #0]
 8007470:	1d1d      	adds	r5, r3, #4
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	6015      	str	r5, [r2, #0]
 8007476:	060a      	lsls	r2, r1, #24
 8007478:	d50b      	bpl.n	8007492 <_printf_i+0x162>
 800747a:	07ca      	lsls	r2, r1, #31
 800747c:	bf44      	itt	mi
 800747e:	f041 0120 	orrmi.w	r1, r1, #32
 8007482:	6021      	strmi	r1, [r4, #0]
 8007484:	b91b      	cbnz	r3, 800748e <_printf_i+0x15e>
 8007486:	6822      	ldr	r2, [r4, #0]
 8007488:	f022 0220 	bic.w	r2, r2, #32
 800748c:	6022      	str	r2, [r4, #0]
 800748e:	2210      	movs	r2, #16
 8007490:	e7b7      	b.n	8007402 <_printf_i+0xd2>
 8007492:	064d      	lsls	r5, r1, #25
 8007494:	bf48      	it	mi
 8007496:	b29b      	uxthmi	r3, r3
 8007498:	e7ef      	b.n	800747a <_printf_i+0x14a>
 800749a:	4665      	mov	r5, ip
 800749c:	fbb3 f1f2 	udiv	r1, r3, r2
 80074a0:	fb02 3311 	mls	r3, r2, r1, r3
 80074a4:	5cc3      	ldrb	r3, [r0, r3]
 80074a6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80074aa:	460b      	mov	r3, r1
 80074ac:	2900      	cmp	r1, #0
 80074ae:	d1f5      	bne.n	800749c <_printf_i+0x16c>
 80074b0:	e7b9      	b.n	8007426 <_printf_i+0xf6>
 80074b2:	6813      	ldr	r3, [r2, #0]
 80074b4:	6825      	ldr	r5, [r4, #0]
 80074b6:	6961      	ldr	r1, [r4, #20]
 80074b8:	1d18      	adds	r0, r3, #4
 80074ba:	6010      	str	r0, [r2, #0]
 80074bc:	0628      	lsls	r0, r5, #24
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	d501      	bpl.n	80074c6 <_printf_i+0x196>
 80074c2:	6019      	str	r1, [r3, #0]
 80074c4:	e002      	b.n	80074cc <_printf_i+0x19c>
 80074c6:	066a      	lsls	r2, r5, #25
 80074c8:	d5fb      	bpl.n	80074c2 <_printf_i+0x192>
 80074ca:	8019      	strh	r1, [r3, #0]
 80074cc:	2300      	movs	r3, #0
 80074ce:	6123      	str	r3, [r4, #16]
 80074d0:	4665      	mov	r5, ip
 80074d2:	e7b9      	b.n	8007448 <_printf_i+0x118>
 80074d4:	6813      	ldr	r3, [r2, #0]
 80074d6:	1d19      	adds	r1, r3, #4
 80074d8:	6011      	str	r1, [r2, #0]
 80074da:	681d      	ldr	r5, [r3, #0]
 80074dc:	6862      	ldr	r2, [r4, #4]
 80074de:	2100      	movs	r1, #0
 80074e0:	4628      	mov	r0, r5
 80074e2:	f7f8 fe7d 	bl	80001e0 <memchr>
 80074e6:	b108      	cbz	r0, 80074ec <_printf_i+0x1bc>
 80074e8:	1b40      	subs	r0, r0, r5
 80074ea:	6060      	str	r0, [r4, #4]
 80074ec:	6863      	ldr	r3, [r4, #4]
 80074ee:	6123      	str	r3, [r4, #16]
 80074f0:	2300      	movs	r3, #0
 80074f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80074f6:	e7a7      	b.n	8007448 <_printf_i+0x118>
 80074f8:	6923      	ldr	r3, [r4, #16]
 80074fa:	462a      	mov	r2, r5
 80074fc:	4639      	mov	r1, r7
 80074fe:	4630      	mov	r0, r6
 8007500:	47c0      	blx	r8
 8007502:	3001      	adds	r0, #1
 8007504:	d0aa      	beq.n	800745c <_printf_i+0x12c>
 8007506:	6823      	ldr	r3, [r4, #0]
 8007508:	079b      	lsls	r3, r3, #30
 800750a:	d413      	bmi.n	8007534 <_printf_i+0x204>
 800750c:	68e0      	ldr	r0, [r4, #12]
 800750e:	9b03      	ldr	r3, [sp, #12]
 8007510:	4298      	cmp	r0, r3
 8007512:	bfb8      	it	lt
 8007514:	4618      	movlt	r0, r3
 8007516:	e7a3      	b.n	8007460 <_printf_i+0x130>
 8007518:	2301      	movs	r3, #1
 800751a:	464a      	mov	r2, r9
 800751c:	4639      	mov	r1, r7
 800751e:	4630      	mov	r0, r6
 8007520:	47c0      	blx	r8
 8007522:	3001      	adds	r0, #1
 8007524:	d09a      	beq.n	800745c <_printf_i+0x12c>
 8007526:	3501      	adds	r5, #1
 8007528:	68e3      	ldr	r3, [r4, #12]
 800752a:	9a03      	ldr	r2, [sp, #12]
 800752c:	1a9b      	subs	r3, r3, r2
 800752e:	42ab      	cmp	r3, r5
 8007530:	dcf2      	bgt.n	8007518 <_printf_i+0x1e8>
 8007532:	e7eb      	b.n	800750c <_printf_i+0x1dc>
 8007534:	2500      	movs	r5, #0
 8007536:	f104 0919 	add.w	r9, r4, #25
 800753a:	e7f5      	b.n	8007528 <_printf_i+0x1f8>
 800753c:	2b00      	cmp	r3, #0
 800753e:	d1ac      	bne.n	800749a <_printf_i+0x16a>
 8007540:	7803      	ldrb	r3, [r0, #0]
 8007542:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007546:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800754a:	e76c      	b.n	8007426 <_printf_i+0xf6>
 800754c:	08009736 	.word	0x08009736
 8007550:	08009747 	.word	0x08009747

08007554 <iprintf>:
 8007554:	b40f      	push	{r0, r1, r2, r3}
 8007556:	4b0a      	ldr	r3, [pc, #40]	; (8007580 <iprintf+0x2c>)
 8007558:	b513      	push	{r0, r1, r4, lr}
 800755a:	681c      	ldr	r4, [r3, #0]
 800755c:	b124      	cbz	r4, 8007568 <iprintf+0x14>
 800755e:	69a3      	ldr	r3, [r4, #24]
 8007560:	b913      	cbnz	r3, 8007568 <iprintf+0x14>
 8007562:	4620      	mov	r0, r4
 8007564:	f001 f868 	bl	8008638 <__sinit>
 8007568:	ab05      	add	r3, sp, #20
 800756a:	9a04      	ldr	r2, [sp, #16]
 800756c:	68a1      	ldr	r1, [r4, #8]
 800756e:	9301      	str	r3, [sp, #4]
 8007570:	4620      	mov	r0, r4
 8007572:	f001 fd2b 	bl	8008fcc <_vfiprintf_r>
 8007576:	b002      	add	sp, #8
 8007578:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800757c:	b004      	add	sp, #16
 800757e:	4770      	bx	lr
 8007580:	2000000c 	.word	0x2000000c

08007584 <_puts_r>:
 8007584:	b570      	push	{r4, r5, r6, lr}
 8007586:	460e      	mov	r6, r1
 8007588:	4605      	mov	r5, r0
 800758a:	b118      	cbz	r0, 8007594 <_puts_r+0x10>
 800758c:	6983      	ldr	r3, [r0, #24]
 800758e:	b90b      	cbnz	r3, 8007594 <_puts_r+0x10>
 8007590:	f001 f852 	bl	8008638 <__sinit>
 8007594:	69ab      	ldr	r3, [r5, #24]
 8007596:	68ac      	ldr	r4, [r5, #8]
 8007598:	b913      	cbnz	r3, 80075a0 <_puts_r+0x1c>
 800759a:	4628      	mov	r0, r5
 800759c:	f001 f84c 	bl	8008638 <__sinit>
 80075a0:	4b23      	ldr	r3, [pc, #140]	; (8007630 <_puts_r+0xac>)
 80075a2:	429c      	cmp	r4, r3
 80075a4:	d117      	bne.n	80075d6 <_puts_r+0x52>
 80075a6:	686c      	ldr	r4, [r5, #4]
 80075a8:	89a3      	ldrh	r3, [r4, #12]
 80075aa:	071b      	lsls	r3, r3, #28
 80075ac:	d51d      	bpl.n	80075ea <_puts_r+0x66>
 80075ae:	6923      	ldr	r3, [r4, #16]
 80075b0:	b1db      	cbz	r3, 80075ea <_puts_r+0x66>
 80075b2:	3e01      	subs	r6, #1
 80075b4:	68a3      	ldr	r3, [r4, #8]
 80075b6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80075ba:	3b01      	subs	r3, #1
 80075bc:	60a3      	str	r3, [r4, #8]
 80075be:	b9e9      	cbnz	r1, 80075fc <_puts_r+0x78>
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	da2e      	bge.n	8007622 <_puts_r+0x9e>
 80075c4:	4622      	mov	r2, r4
 80075c6:	210a      	movs	r1, #10
 80075c8:	4628      	mov	r0, r5
 80075ca:	f000 f83f 	bl	800764c <__swbuf_r>
 80075ce:	3001      	adds	r0, #1
 80075d0:	d011      	beq.n	80075f6 <_puts_r+0x72>
 80075d2:	200a      	movs	r0, #10
 80075d4:	e011      	b.n	80075fa <_puts_r+0x76>
 80075d6:	4b17      	ldr	r3, [pc, #92]	; (8007634 <_puts_r+0xb0>)
 80075d8:	429c      	cmp	r4, r3
 80075da:	d101      	bne.n	80075e0 <_puts_r+0x5c>
 80075dc:	68ac      	ldr	r4, [r5, #8]
 80075de:	e7e3      	b.n	80075a8 <_puts_r+0x24>
 80075e0:	4b15      	ldr	r3, [pc, #84]	; (8007638 <_puts_r+0xb4>)
 80075e2:	429c      	cmp	r4, r3
 80075e4:	bf08      	it	eq
 80075e6:	68ec      	ldreq	r4, [r5, #12]
 80075e8:	e7de      	b.n	80075a8 <_puts_r+0x24>
 80075ea:	4621      	mov	r1, r4
 80075ec:	4628      	mov	r0, r5
 80075ee:	f000 f87f 	bl	80076f0 <__swsetup_r>
 80075f2:	2800      	cmp	r0, #0
 80075f4:	d0dd      	beq.n	80075b2 <_puts_r+0x2e>
 80075f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80075fa:	bd70      	pop	{r4, r5, r6, pc}
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	da04      	bge.n	800760a <_puts_r+0x86>
 8007600:	69a2      	ldr	r2, [r4, #24]
 8007602:	429a      	cmp	r2, r3
 8007604:	dc06      	bgt.n	8007614 <_puts_r+0x90>
 8007606:	290a      	cmp	r1, #10
 8007608:	d004      	beq.n	8007614 <_puts_r+0x90>
 800760a:	6823      	ldr	r3, [r4, #0]
 800760c:	1c5a      	adds	r2, r3, #1
 800760e:	6022      	str	r2, [r4, #0]
 8007610:	7019      	strb	r1, [r3, #0]
 8007612:	e7cf      	b.n	80075b4 <_puts_r+0x30>
 8007614:	4622      	mov	r2, r4
 8007616:	4628      	mov	r0, r5
 8007618:	f000 f818 	bl	800764c <__swbuf_r>
 800761c:	3001      	adds	r0, #1
 800761e:	d1c9      	bne.n	80075b4 <_puts_r+0x30>
 8007620:	e7e9      	b.n	80075f6 <_puts_r+0x72>
 8007622:	6823      	ldr	r3, [r4, #0]
 8007624:	200a      	movs	r0, #10
 8007626:	1c5a      	adds	r2, r3, #1
 8007628:	6022      	str	r2, [r4, #0]
 800762a:	7018      	strb	r0, [r3, #0]
 800762c:	e7e5      	b.n	80075fa <_puts_r+0x76>
 800762e:	bf00      	nop
 8007630:	08009788 	.word	0x08009788
 8007634:	080097a8 	.word	0x080097a8
 8007638:	08009768 	.word	0x08009768

0800763c <puts>:
 800763c:	4b02      	ldr	r3, [pc, #8]	; (8007648 <puts+0xc>)
 800763e:	4601      	mov	r1, r0
 8007640:	6818      	ldr	r0, [r3, #0]
 8007642:	f7ff bf9f 	b.w	8007584 <_puts_r>
 8007646:	bf00      	nop
 8007648:	2000000c 	.word	0x2000000c

0800764c <__swbuf_r>:
 800764c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800764e:	460e      	mov	r6, r1
 8007650:	4614      	mov	r4, r2
 8007652:	4605      	mov	r5, r0
 8007654:	b118      	cbz	r0, 800765e <__swbuf_r+0x12>
 8007656:	6983      	ldr	r3, [r0, #24]
 8007658:	b90b      	cbnz	r3, 800765e <__swbuf_r+0x12>
 800765a:	f000 ffed 	bl	8008638 <__sinit>
 800765e:	4b21      	ldr	r3, [pc, #132]	; (80076e4 <__swbuf_r+0x98>)
 8007660:	429c      	cmp	r4, r3
 8007662:	d12a      	bne.n	80076ba <__swbuf_r+0x6e>
 8007664:	686c      	ldr	r4, [r5, #4]
 8007666:	69a3      	ldr	r3, [r4, #24]
 8007668:	60a3      	str	r3, [r4, #8]
 800766a:	89a3      	ldrh	r3, [r4, #12]
 800766c:	071a      	lsls	r2, r3, #28
 800766e:	d52e      	bpl.n	80076ce <__swbuf_r+0x82>
 8007670:	6923      	ldr	r3, [r4, #16]
 8007672:	b363      	cbz	r3, 80076ce <__swbuf_r+0x82>
 8007674:	6923      	ldr	r3, [r4, #16]
 8007676:	6820      	ldr	r0, [r4, #0]
 8007678:	1ac0      	subs	r0, r0, r3
 800767a:	6963      	ldr	r3, [r4, #20]
 800767c:	b2f6      	uxtb	r6, r6
 800767e:	4283      	cmp	r3, r0
 8007680:	4637      	mov	r7, r6
 8007682:	dc04      	bgt.n	800768e <__swbuf_r+0x42>
 8007684:	4621      	mov	r1, r4
 8007686:	4628      	mov	r0, r5
 8007688:	f000 ff6c 	bl	8008564 <_fflush_r>
 800768c:	bb28      	cbnz	r0, 80076da <__swbuf_r+0x8e>
 800768e:	68a3      	ldr	r3, [r4, #8]
 8007690:	3b01      	subs	r3, #1
 8007692:	60a3      	str	r3, [r4, #8]
 8007694:	6823      	ldr	r3, [r4, #0]
 8007696:	1c5a      	adds	r2, r3, #1
 8007698:	6022      	str	r2, [r4, #0]
 800769a:	701e      	strb	r6, [r3, #0]
 800769c:	6963      	ldr	r3, [r4, #20]
 800769e:	3001      	adds	r0, #1
 80076a0:	4283      	cmp	r3, r0
 80076a2:	d004      	beq.n	80076ae <__swbuf_r+0x62>
 80076a4:	89a3      	ldrh	r3, [r4, #12]
 80076a6:	07db      	lsls	r3, r3, #31
 80076a8:	d519      	bpl.n	80076de <__swbuf_r+0x92>
 80076aa:	2e0a      	cmp	r6, #10
 80076ac:	d117      	bne.n	80076de <__swbuf_r+0x92>
 80076ae:	4621      	mov	r1, r4
 80076b0:	4628      	mov	r0, r5
 80076b2:	f000 ff57 	bl	8008564 <_fflush_r>
 80076b6:	b190      	cbz	r0, 80076de <__swbuf_r+0x92>
 80076b8:	e00f      	b.n	80076da <__swbuf_r+0x8e>
 80076ba:	4b0b      	ldr	r3, [pc, #44]	; (80076e8 <__swbuf_r+0x9c>)
 80076bc:	429c      	cmp	r4, r3
 80076be:	d101      	bne.n	80076c4 <__swbuf_r+0x78>
 80076c0:	68ac      	ldr	r4, [r5, #8]
 80076c2:	e7d0      	b.n	8007666 <__swbuf_r+0x1a>
 80076c4:	4b09      	ldr	r3, [pc, #36]	; (80076ec <__swbuf_r+0xa0>)
 80076c6:	429c      	cmp	r4, r3
 80076c8:	bf08      	it	eq
 80076ca:	68ec      	ldreq	r4, [r5, #12]
 80076cc:	e7cb      	b.n	8007666 <__swbuf_r+0x1a>
 80076ce:	4621      	mov	r1, r4
 80076d0:	4628      	mov	r0, r5
 80076d2:	f000 f80d 	bl	80076f0 <__swsetup_r>
 80076d6:	2800      	cmp	r0, #0
 80076d8:	d0cc      	beq.n	8007674 <__swbuf_r+0x28>
 80076da:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80076de:	4638      	mov	r0, r7
 80076e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076e2:	bf00      	nop
 80076e4:	08009788 	.word	0x08009788
 80076e8:	080097a8 	.word	0x080097a8
 80076ec:	08009768 	.word	0x08009768

080076f0 <__swsetup_r>:
 80076f0:	4b32      	ldr	r3, [pc, #200]	; (80077bc <__swsetup_r+0xcc>)
 80076f2:	b570      	push	{r4, r5, r6, lr}
 80076f4:	681d      	ldr	r5, [r3, #0]
 80076f6:	4606      	mov	r6, r0
 80076f8:	460c      	mov	r4, r1
 80076fa:	b125      	cbz	r5, 8007706 <__swsetup_r+0x16>
 80076fc:	69ab      	ldr	r3, [r5, #24]
 80076fe:	b913      	cbnz	r3, 8007706 <__swsetup_r+0x16>
 8007700:	4628      	mov	r0, r5
 8007702:	f000 ff99 	bl	8008638 <__sinit>
 8007706:	4b2e      	ldr	r3, [pc, #184]	; (80077c0 <__swsetup_r+0xd0>)
 8007708:	429c      	cmp	r4, r3
 800770a:	d10f      	bne.n	800772c <__swsetup_r+0x3c>
 800770c:	686c      	ldr	r4, [r5, #4]
 800770e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007712:	b29a      	uxth	r2, r3
 8007714:	0715      	lsls	r5, r2, #28
 8007716:	d42c      	bmi.n	8007772 <__swsetup_r+0x82>
 8007718:	06d0      	lsls	r0, r2, #27
 800771a:	d411      	bmi.n	8007740 <__swsetup_r+0x50>
 800771c:	2209      	movs	r2, #9
 800771e:	6032      	str	r2, [r6, #0]
 8007720:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007724:	81a3      	strh	r3, [r4, #12]
 8007726:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800772a:	e03e      	b.n	80077aa <__swsetup_r+0xba>
 800772c:	4b25      	ldr	r3, [pc, #148]	; (80077c4 <__swsetup_r+0xd4>)
 800772e:	429c      	cmp	r4, r3
 8007730:	d101      	bne.n	8007736 <__swsetup_r+0x46>
 8007732:	68ac      	ldr	r4, [r5, #8]
 8007734:	e7eb      	b.n	800770e <__swsetup_r+0x1e>
 8007736:	4b24      	ldr	r3, [pc, #144]	; (80077c8 <__swsetup_r+0xd8>)
 8007738:	429c      	cmp	r4, r3
 800773a:	bf08      	it	eq
 800773c:	68ec      	ldreq	r4, [r5, #12]
 800773e:	e7e6      	b.n	800770e <__swsetup_r+0x1e>
 8007740:	0751      	lsls	r1, r2, #29
 8007742:	d512      	bpl.n	800776a <__swsetup_r+0x7a>
 8007744:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007746:	b141      	cbz	r1, 800775a <__swsetup_r+0x6a>
 8007748:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800774c:	4299      	cmp	r1, r3
 800774e:	d002      	beq.n	8007756 <__swsetup_r+0x66>
 8007750:	4630      	mov	r0, r6
 8007752:	f001 fb69 	bl	8008e28 <_free_r>
 8007756:	2300      	movs	r3, #0
 8007758:	6363      	str	r3, [r4, #52]	; 0x34
 800775a:	89a3      	ldrh	r3, [r4, #12]
 800775c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007760:	81a3      	strh	r3, [r4, #12]
 8007762:	2300      	movs	r3, #0
 8007764:	6063      	str	r3, [r4, #4]
 8007766:	6923      	ldr	r3, [r4, #16]
 8007768:	6023      	str	r3, [r4, #0]
 800776a:	89a3      	ldrh	r3, [r4, #12]
 800776c:	f043 0308 	orr.w	r3, r3, #8
 8007770:	81a3      	strh	r3, [r4, #12]
 8007772:	6923      	ldr	r3, [r4, #16]
 8007774:	b94b      	cbnz	r3, 800778a <__swsetup_r+0x9a>
 8007776:	89a3      	ldrh	r3, [r4, #12]
 8007778:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800777c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007780:	d003      	beq.n	800778a <__swsetup_r+0x9a>
 8007782:	4621      	mov	r1, r4
 8007784:	4630      	mov	r0, r6
 8007786:	f001 f813 	bl	80087b0 <__smakebuf_r>
 800778a:	89a2      	ldrh	r2, [r4, #12]
 800778c:	f012 0301 	ands.w	r3, r2, #1
 8007790:	d00c      	beq.n	80077ac <__swsetup_r+0xbc>
 8007792:	2300      	movs	r3, #0
 8007794:	60a3      	str	r3, [r4, #8]
 8007796:	6963      	ldr	r3, [r4, #20]
 8007798:	425b      	negs	r3, r3
 800779a:	61a3      	str	r3, [r4, #24]
 800779c:	6923      	ldr	r3, [r4, #16]
 800779e:	b953      	cbnz	r3, 80077b6 <__swsetup_r+0xc6>
 80077a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077a4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80077a8:	d1ba      	bne.n	8007720 <__swsetup_r+0x30>
 80077aa:	bd70      	pop	{r4, r5, r6, pc}
 80077ac:	0792      	lsls	r2, r2, #30
 80077ae:	bf58      	it	pl
 80077b0:	6963      	ldrpl	r3, [r4, #20]
 80077b2:	60a3      	str	r3, [r4, #8]
 80077b4:	e7f2      	b.n	800779c <__swsetup_r+0xac>
 80077b6:	2000      	movs	r0, #0
 80077b8:	e7f7      	b.n	80077aa <__swsetup_r+0xba>
 80077ba:	bf00      	nop
 80077bc:	2000000c 	.word	0x2000000c
 80077c0:	08009788 	.word	0x08009788
 80077c4:	080097a8 	.word	0x080097a8
 80077c8:	08009768 	.word	0x08009768

080077cc <quorem>:
 80077cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077d0:	6903      	ldr	r3, [r0, #16]
 80077d2:	690c      	ldr	r4, [r1, #16]
 80077d4:	42a3      	cmp	r3, r4
 80077d6:	4680      	mov	r8, r0
 80077d8:	f2c0 8082 	blt.w	80078e0 <quorem+0x114>
 80077dc:	3c01      	subs	r4, #1
 80077de:	f101 0714 	add.w	r7, r1, #20
 80077e2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80077e6:	f100 0614 	add.w	r6, r0, #20
 80077ea:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80077ee:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80077f2:	eb06 030c 	add.w	r3, r6, ip
 80077f6:	3501      	adds	r5, #1
 80077f8:	eb07 090c 	add.w	r9, r7, ip
 80077fc:	9301      	str	r3, [sp, #4]
 80077fe:	fbb0 f5f5 	udiv	r5, r0, r5
 8007802:	b395      	cbz	r5, 800786a <quorem+0x9e>
 8007804:	f04f 0a00 	mov.w	sl, #0
 8007808:	4638      	mov	r0, r7
 800780a:	46b6      	mov	lr, r6
 800780c:	46d3      	mov	fp, sl
 800780e:	f850 2b04 	ldr.w	r2, [r0], #4
 8007812:	b293      	uxth	r3, r2
 8007814:	fb05 a303 	mla	r3, r5, r3, sl
 8007818:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800781c:	b29b      	uxth	r3, r3
 800781e:	ebab 0303 	sub.w	r3, fp, r3
 8007822:	0c12      	lsrs	r2, r2, #16
 8007824:	f8de b000 	ldr.w	fp, [lr]
 8007828:	fb05 a202 	mla	r2, r5, r2, sl
 800782c:	fa13 f38b 	uxtah	r3, r3, fp
 8007830:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007834:	fa1f fb82 	uxth.w	fp, r2
 8007838:	f8de 2000 	ldr.w	r2, [lr]
 800783c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007840:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007844:	b29b      	uxth	r3, r3
 8007846:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800784a:	4581      	cmp	r9, r0
 800784c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007850:	f84e 3b04 	str.w	r3, [lr], #4
 8007854:	d2db      	bcs.n	800780e <quorem+0x42>
 8007856:	f856 300c 	ldr.w	r3, [r6, ip]
 800785a:	b933      	cbnz	r3, 800786a <quorem+0x9e>
 800785c:	9b01      	ldr	r3, [sp, #4]
 800785e:	3b04      	subs	r3, #4
 8007860:	429e      	cmp	r6, r3
 8007862:	461a      	mov	r2, r3
 8007864:	d330      	bcc.n	80078c8 <quorem+0xfc>
 8007866:	f8c8 4010 	str.w	r4, [r8, #16]
 800786a:	4640      	mov	r0, r8
 800786c:	f001 fa08 	bl	8008c80 <__mcmp>
 8007870:	2800      	cmp	r0, #0
 8007872:	db25      	blt.n	80078c0 <quorem+0xf4>
 8007874:	3501      	adds	r5, #1
 8007876:	4630      	mov	r0, r6
 8007878:	f04f 0c00 	mov.w	ip, #0
 800787c:	f857 2b04 	ldr.w	r2, [r7], #4
 8007880:	f8d0 e000 	ldr.w	lr, [r0]
 8007884:	b293      	uxth	r3, r2
 8007886:	ebac 0303 	sub.w	r3, ip, r3
 800788a:	0c12      	lsrs	r2, r2, #16
 800788c:	fa13 f38e 	uxtah	r3, r3, lr
 8007890:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007894:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007898:	b29b      	uxth	r3, r3
 800789a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800789e:	45b9      	cmp	r9, r7
 80078a0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80078a4:	f840 3b04 	str.w	r3, [r0], #4
 80078a8:	d2e8      	bcs.n	800787c <quorem+0xb0>
 80078aa:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80078ae:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80078b2:	b92a      	cbnz	r2, 80078c0 <quorem+0xf4>
 80078b4:	3b04      	subs	r3, #4
 80078b6:	429e      	cmp	r6, r3
 80078b8:	461a      	mov	r2, r3
 80078ba:	d30b      	bcc.n	80078d4 <quorem+0x108>
 80078bc:	f8c8 4010 	str.w	r4, [r8, #16]
 80078c0:	4628      	mov	r0, r5
 80078c2:	b003      	add	sp, #12
 80078c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078c8:	6812      	ldr	r2, [r2, #0]
 80078ca:	3b04      	subs	r3, #4
 80078cc:	2a00      	cmp	r2, #0
 80078ce:	d1ca      	bne.n	8007866 <quorem+0x9a>
 80078d0:	3c01      	subs	r4, #1
 80078d2:	e7c5      	b.n	8007860 <quorem+0x94>
 80078d4:	6812      	ldr	r2, [r2, #0]
 80078d6:	3b04      	subs	r3, #4
 80078d8:	2a00      	cmp	r2, #0
 80078da:	d1ef      	bne.n	80078bc <quorem+0xf0>
 80078dc:	3c01      	subs	r4, #1
 80078de:	e7ea      	b.n	80078b6 <quorem+0xea>
 80078e0:	2000      	movs	r0, #0
 80078e2:	e7ee      	b.n	80078c2 <quorem+0xf6>
 80078e4:	0000      	movs	r0, r0
	...

080078e8 <_dtoa_r>:
 80078e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078ec:	ec57 6b10 	vmov	r6, r7, d0
 80078f0:	b097      	sub	sp, #92	; 0x5c
 80078f2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80078f4:	9106      	str	r1, [sp, #24]
 80078f6:	4604      	mov	r4, r0
 80078f8:	920b      	str	r2, [sp, #44]	; 0x2c
 80078fa:	9312      	str	r3, [sp, #72]	; 0x48
 80078fc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007900:	e9cd 6700 	strd	r6, r7, [sp]
 8007904:	b93d      	cbnz	r5, 8007916 <_dtoa_r+0x2e>
 8007906:	2010      	movs	r0, #16
 8007908:	f000 ff92 	bl	8008830 <malloc>
 800790c:	6260      	str	r0, [r4, #36]	; 0x24
 800790e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007912:	6005      	str	r5, [r0, #0]
 8007914:	60c5      	str	r5, [r0, #12]
 8007916:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007918:	6819      	ldr	r1, [r3, #0]
 800791a:	b151      	cbz	r1, 8007932 <_dtoa_r+0x4a>
 800791c:	685a      	ldr	r2, [r3, #4]
 800791e:	604a      	str	r2, [r1, #4]
 8007920:	2301      	movs	r3, #1
 8007922:	4093      	lsls	r3, r2
 8007924:	608b      	str	r3, [r1, #8]
 8007926:	4620      	mov	r0, r4
 8007928:	f000 ffc9 	bl	80088be <_Bfree>
 800792c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800792e:	2200      	movs	r2, #0
 8007930:	601a      	str	r2, [r3, #0]
 8007932:	1e3b      	subs	r3, r7, #0
 8007934:	bfbb      	ittet	lt
 8007936:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800793a:	9301      	strlt	r3, [sp, #4]
 800793c:	2300      	movge	r3, #0
 800793e:	2201      	movlt	r2, #1
 8007940:	bfac      	ite	ge
 8007942:	f8c8 3000 	strge.w	r3, [r8]
 8007946:	f8c8 2000 	strlt.w	r2, [r8]
 800794a:	4baf      	ldr	r3, [pc, #700]	; (8007c08 <_dtoa_r+0x320>)
 800794c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007950:	ea33 0308 	bics.w	r3, r3, r8
 8007954:	d114      	bne.n	8007980 <_dtoa_r+0x98>
 8007956:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007958:	f242 730f 	movw	r3, #9999	; 0x270f
 800795c:	6013      	str	r3, [r2, #0]
 800795e:	9b00      	ldr	r3, [sp, #0]
 8007960:	b923      	cbnz	r3, 800796c <_dtoa_r+0x84>
 8007962:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007966:	2800      	cmp	r0, #0
 8007968:	f000 8542 	beq.w	80083f0 <_dtoa_r+0xb08>
 800796c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800796e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8007c1c <_dtoa_r+0x334>
 8007972:	2b00      	cmp	r3, #0
 8007974:	f000 8544 	beq.w	8008400 <_dtoa_r+0xb18>
 8007978:	f10b 0303 	add.w	r3, fp, #3
 800797c:	f000 bd3e 	b.w	80083fc <_dtoa_r+0xb14>
 8007980:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007984:	2200      	movs	r2, #0
 8007986:	2300      	movs	r3, #0
 8007988:	4630      	mov	r0, r6
 800798a:	4639      	mov	r1, r7
 800798c:	f7f9 f89c 	bl	8000ac8 <__aeabi_dcmpeq>
 8007990:	4681      	mov	r9, r0
 8007992:	b168      	cbz	r0, 80079b0 <_dtoa_r+0xc8>
 8007994:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007996:	2301      	movs	r3, #1
 8007998:	6013      	str	r3, [r2, #0]
 800799a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800799c:	2b00      	cmp	r3, #0
 800799e:	f000 8524 	beq.w	80083ea <_dtoa_r+0xb02>
 80079a2:	4b9a      	ldr	r3, [pc, #616]	; (8007c0c <_dtoa_r+0x324>)
 80079a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80079a6:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 80079aa:	6013      	str	r3, [r2, #0]
 80079ac:	f000 bd28 	b.w	8008400 <_dtoa_r+0xb18>
 80079b0:	aa14      	add	r2, sp, #80	; 0x50
 80079b2:	a915      	add	r1, sp, #84	; 0x54
 80079b4:	ec47 6b10 	vmov	d0, r6, r7
 80079b8:	4620      	mov	r0, r4
 80079ba:	f001 f9d8 	bl	8008d6e <__d2b>
 80079be:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80079c2:	9004      	str	r0, [sp, #16]
 80079c4:	2d00      	cmp	r5, #0
 80079c6:	d07c      	beq.n	8007ac2 <_dtoa_r+0x1da>
 80079c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80079cc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80079d0:	46b2      	mov	sl, r6
 80079d2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80079d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80079da:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80079de:	2200      	movs	r2, #0
 80079e0:	4b8b      	ldr	r3, [pc, #556]	; (8007c10 <_dtoa_r+0x328>)
 80079e2:	4650      	mov	r0, sl
 80079e4:	4659      	mov	r1, fp
 80079e6:	f7f8 fc4f 	bl	8000288 <__aeabi_dsub>
 80079ea:	a381      	add	r3, pc, #516	; (adr r3, 8007bf0 <_dtoa_r+0x308>)
 80079ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079f0:	f7f8 fe02 	bl	80005f8 <__aeabi_dmul>
 80079f4:	a380      	add	r3, pc, #512	; (adr r3, 8007bf8 <_dtoa_r+0x310>)
 80079f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079fa:	f7f8 fc47 	bl	800028c <__adddf3>
 80079fe:	4606      	mov	r6, r0
 8007a00:	4628      	mov	r0, r5
 8007a02:	460f      	mov	r7, r1
 8007a04:	f7f8 fd8e 	bl	8000524 <__aeabi_i2d>
 8007a08:	a37d      	add	r3, pc, #500	; (adr r3, 8007c00 <_dtoa_r+0x318>)
 8007a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a0e:	f7f8 fdf3 	bl	80005f8 <__aeabi_dmul>
 8007a12:	4602      	mov	r2, r0
 8007a14:	460b      	mov	r3, r1
 8007a16:	4630      	mov	r0, r6
 8007a18:	4639      	mov	r1, r7
 8007a1a:	f7f8 fc37 	bl	800028c <__adddf3>
 8007a1e:	4606      	mov	r6, r0
 8007a20:	460f      	mov	r7, r1
 8007a22:	f7f9 f899 	bl	8000b58 <__aeabi_d2iz>
 8007a26:	2200      	movs	r2, #0
 8007a28:	4682      	mov	sl, r0
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	4630      	mov	r0, r6
 8007a2e:	4639      	mov	r1, r7
 8007a30:	f7f9 f854 	bl	8000adc <__aeabi_dcmplt>
 8007a34:	b148      	cbz	r0, 8007a4a <_dtoa_r+0x162>
 8007a36:	4650      	mov	r0, sl
 8007a38:	f7f8 fd74 	bl	8000524 <__aeabi_i2d>
 8007a3c:	4632      	mov	r2, r6
 8007a3e:	463b      	mov	r3, r7
 8007a40:	f7f9 f842 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a44:	b908      	cbnz	r0, 8007a4a <_dtoa_r+0x162>
 8007a46:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007a4a:	f1ba 0f16 	cmp.w	sl, #22
 8007a4e:	d859      	bhi.n	8007b04 <_dtoa_r+0x21c>
 8007a50:	4970      	ldr	r1, [pc, #448]	; (8007c14 <_dtoa_r+0x32c>)
 8007a52:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007a56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a5e:	f7f9 f85b 	bl	8000b18 <__aeabi_dcmpgt>
 8007a62:	2800      	cmp	r0, #0
 8007a64:	d050      	beq.n	8007b08 <_dtoa_r+0x220>
 8007a66:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a6e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007a70:	1b5d      	subs	r5, r3, r5
 8007a72:	f1b5 0801 	subs.w	r8, r5, #1
 8007a76:	bf49      	itett	mi
 8007a78:	f1c5 0301 	rsbmi	r3, r5, #1
 8007a7c:	2300      	movpl	r3, #0
 8007a7e:	9305      	strmi	r3, [sp, #20]
 8007a80:	f04f 0800 	movmi.w	r8, #0
 8007a84:	bf58      	it	pl
 8007a86:	9305      	strpl	r3, [sp, #20]
 8007a88:	f1ba 0f00 	cmp.w	sl, #0
 8007a8c:	db3e      	blt.n	8007b0c <_dtoa_r+0x224>
 8007a8e:	2300      	movs	r3, #0
 8007a90:	44d0      	add	r8, sl
 8007a92:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007a96:	9307      	str	r3, [sp, #28]
 8007a98:	9b06      	ldr	r3, [sp, #24]
 8007a9a:	2b09      	cmp	r3, #9
 8007a9c:	f200 8090 	bhi.w	8007bc0 <_dtoa_r+0x2d8>
 8007aa0:	2b05      	cmp	r3, #5
 8007aa2:	bfc4      	itt	gt
 8007aa4:	3b04      	subgt	r3, #4
 8007aa6:	9306      	strgt	r3, [sp, #24]
 8007aa8:	9b06      	ldr	r3, [sp, #24]
 8007aaa:	f1a3 0302 	sub.w	r3, r3, #2
 8007aae:	bfcc      	ite	gt
 8007ab0:	2500      	movgt	r5, #0
 8007ab2:	2501      	movle	r5, #1
 8007ab4:	2b03      	cmp	r3, #3
 8007ab6:	f200 808f 	bhi.w	8007bd8 <_dtoa_r+0x2f0>
 8007aba:	e8df f003 	tbb	[pc, r3]
 8007abe:	7f7d      	.short	0x7f7d
 8007ac0:	7131      	.short	0x7131
 8007ac2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8007ac6:	441d      	add	r5, r3
 8007ac8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8007acc:	2820      	cmp	r0, #32
 8007ace:	dd13      	ble.n	8007af8 <_dtoa_r+0x210>
 8007ad0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8007ad4:	9b00      	ldr	r3, [sp, #0]
 8007ad6:	fa08 f800 	lsl.w	r8, r8, r0
 8007ada:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007ade:	fa23 f000 	lsr.w	r0, r3, r0
 8007ae2:	ea48 0000 	orr.w	r0, r8, r0
 8007ae6:	f7f8 fd0d 	bl	8000504 <__aeabi_ui2d>
 8007aea:	2301      	movs	r3, #1
 8007aec:	4682      	mov	sl, r0
 8007aee:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8007af2:	3d01      	subs	r5, #1
 8007af4:	9313      	str	r3, [sp, #76]	; 0x4c
 8007af6:	e772      	b.n	80079de <_dtoa_r+0xf6>
 8007af8:	9b00      	ldr	r3, [sp, #0]
 8007afa:	f1c0 0020 	rsb	r0, r0, #32
 8007afe:	fa03 f000 	lsl.w	r0, r3, r0
 8007b02:	e7f0      	b.n	8007ae6 <_dtoa_r+0x1fe>
 8007b04:	2301      	movs	r3, #1
 8007b06:	e7b1      	b.n	8007a6c <_dtoa_r+0x184>
 8007b08:	900f      	str	r0, [sp, #60]	; 0x3c
 8007b0a:	e7b0      	b.n	8007a6e <_dtoa_r+0x186>
 8007b0c:	9b05      	ldr	r3, [sp, #20]
 8007b0e:	eba3 030a 	sub.w	r3, r3, sl
 8007b12:	9305      	str	r3, [sp, #20]
 8007b14:	f1ca 0300 	rsb	r3, sl, #0
 8007b18:	9307      	str	r3, [sp, #28]
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	930e      	str	r3, [sp, #56]	; 0x38
 8007b1e:	e7bb      	b.n	8007a98 <_dtoa_r+0x1b0>
 8007b20:	2301      	movs	r3, #1
 8007b22:	930a      	str	r3, [sp, #40]	; 0x28
 8007b24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	dd59      	ble.n	8007bde <_dtoa_r+0x2f6>
 8007b2a:	9302      	str	r3, [sp, #8]
 8007b2c:	4699      	mov	r9, r3
 8007b2e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007b30:	2200      	movs	r2, #0
 8007b32:	6072      	str	r2, [r6, #4]
 8007b34:	2204      	movs	r2, #4
 8007b36:	f102 0014 	add.w	r0, r2, #20
 8007b3a:	4298      	cmp	r0, r3
 8007b3c:	6871      	ldr	r1, [r6, #4]
 8007b3e:	d953      	bls.n	8007be8 <_dtoa_r+0x300>
 8007b40:	4620      	mov	r0, r4
 8007b42:	f000 fe88 	bl	8008856 <_Balloc>
 8007b46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b48:	6030      	str	r0, [r6, #0]
 8007b4a:	f1b9 0f0e 	cmp.w	r9, #14
 8007b4e:	f8d3 b000 	ldr.w	fp, [r3]
 8007b52:	f200 80e6 	bhi.w	8007d22 <_dtoa_r+0x43a>
 8007b56:	2d00      	cmp	r5, #0
 8007b58:	f000 80e3 	beq.w	8007d22 <_dtoa_r+0x43a>
 8007b5c:	ed9d 7b00 	vldr	d7, [sp]
 8007b60:	f1ba 0f00 	cmp.w	sl, #0
 8007b64:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007b68:	dd74      	ble.n	8007c54 <_dtoa_r+0x36c>
 8007b6a:	4a2a      	ldr	r2, [pc, #168]	; (8007c14 <_dtoa_r+0x32c>)
 8007b6c:	f00a 030f 	and.w	r3, sl, #15
 8007b70:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007b74:	ed93 7b00 	vldr	d7, [r3]
 8007b78:	ea4f 162a 	mov.w	r6, sl, asr #4
 8007b7c:	06f0      	lsls	r0, r6, #27
 8007b7e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8007b82:	d565      	bpl.n	8007c50 <_dtoa_r+0x368>
 8007b84:	4b24      	ldr	r3, [pc, #144]	; (8007c18 <_dtoa_r+0x330>)
 8007b86:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007b8a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007b8e:	f7f8 fe5d 	bl	800084c <__aeabi_ddiv>
 8007b92:	e9cd 0100 	strd	r0, r1, [sp]
 8007b96:	f006 060f 	and.w	r6, r6, #15
 8007b9a:	2503      	movs	r5, #3
 8007b9c:	4f1e      	ldr	r7, [pc, #120]	; (8007c18 <_dtoa_r+0x330>)
 8007b9e:	e04c      	b.n	8007c3a <_dtoa_r+0x352>
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	930a      	str	r3, [sp, #40]	; 0x28
 8007ba4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ba6:	4453      	add	r3, sl
 8007ba8:	f103 0901 	add.w	r9, r3, #1
 8007bac:	9302      	str	r3, [sp, #8]
 8007bae:	464b      	mov	r3, r9
 8007bb0:	2b01      	cmp	r3, #1
 8007bb2:	bfb8      	it	lt
 8007bb4:	2301      	movlt	r3, #1
 8007bb6:	e7ba      	b.n	8007b2e <_dtoa_r+0x246>
 8007bb8:	2300      	movs	r3, #0
 8007bba:	e7b2      	b.n	8007b22 <_dtoa_r+0x23a>
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	e7f0      	b.n	8007ba2 <_dtoa_r+0x2ba>
 8007bc0:	2501      	movs	r5, #1
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	9306      	str	r3, [sp, #24]
 8007bc6:	950a      	str	r5, [sp, #40]	; 0x28
 8007bc8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007bcc:	9302      	str	r3, [sp, #8]
 8007bce:	4699      	mov	r9, r3
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	2312      	movs	r3, #18
 8007bd4:	920b      	str	r2, [sp, #44]	; 0x2c
 8007bd6:	e7aa      	b.n	8007b2e <_dtoa_r+0x246>
 8007bd8:	2301      	movs	r3, #1
 8007bda:	930a      	str	r3, [sp, #40]	; 0x28
 8007bdc:	e7f4      	b.n	8007bc8 <_dtoa_r+0x2e0>
 8007bde:	2301      	movs	r3, #1
 8007be0:	9302      	str	r3, [sp, #8]
 8007be2:	4699      	mov	r9, r3
 8007be4:	461a      	mov	r2, r3
 8007be6:	e7f5      	b.n	8007bd4 <_dtoa_r+0x2ec>
 8007be8:	3101      	adds	r1, #1
 8007bea:	6071      	str	r1, [r6, #4]
 8007bec:	0052      	lsls	r2, r2, #1
 8007bee:	e7a2      	b.n	8007b36 <_dtoa_r+0x24e>
 8007bf0:	636f4361 	.word	0x636f4361
 8007bf4:	3fd287a7 	.word	0x3fd287a7
 8007bf8:	8b60c8b3 	.word	0x8b60c8b3
 8007bfc:	3fc68a28 	.word	0x3fc68a28
 8007c00:	509f79fb 	.word	0x509f79fb
 8007c04:	3fd34413 	.word	0x3fd34413
 8007c08:	7ff00000 	.word	0x7ff00000
 8007c0c:	08009735 	.word	0x08009735
 8007c10:	3ff80000 	.word	0x3ff80000
 8007c14:	080097f0 	.word	0x080097f0
 8007c18:	080097c8 	.word	0x080097c8
 8007c1c:	08009761 	.word	0x08009761
 8007c20:	07f1      	lsls	r1, r6, #31
 8007c22:	d508      	bpl.n	8007c36 <_dtoa_r+0x34e>
 8007c24:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007c28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c2c:	f7f8 fce4 	bl	80005f8 <__aeabi_dmul>
 8007c30:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007c34:	3501      	adds	r5, #1
 8007c36:	1076      	asrs	r6, r6, #1
 8007c38:	3708      	adds	r7, #8
 8007c3a:	2e00      	cmp	r6, #0
 8007c3c:	d1f0      	bne.n	8007c20 <_dtoa_r+0x338>
 8007c3e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007c42:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007c46:	f7f8 fe01 	bl	800084c <__aeabi_ddiv>
 8007c4a:	e9cd 0100 	strd	r0, r1, [sp]
 8007c4e:	e01a      	b.n	8007c86 <_dtoa_r+0x39e>
 8007c50:	2502      	movs	r5, #2
 8007c52:	e7a3      	b.n	8007b9c <_dtoa_r+0x2b4>
 8007c54:	f000 80a0 	beq.w	8007d98 <_dtoa_r+0x4b0>
 8007c58:	f1ca 0600 	rsb	r6, sl, #0
 8007c5c:	4b9f      	ldr	r3, [pc, #636]	; (8007edc <_dtoa_r+0x5f4>)
 8007c5e:	4fa0      	ldr	r7, [pc, #640]	; (8007ee0 <_dtoa_r+0x5f8>)
 8007c60:	f006 020f 	and.w	r2, r6, #15
 8007c64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c6c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007c70:	f7f8 fcc2 	bl	80005f8 <__aeabi_dmul>
 8007c74:	e9cd 0100 	strd	r0, r1, [sp]
 8007c78:	1136      	asrs	r6, r6, #4
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	2502      	movs	r5, #2
 8007c7e:	2e00      	cmp	r6, #0
 8007c80:	d17f      	bne.n	8007d82 <_dtoa_r+0x49a>
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d1e1      	bne.n	8007c4a <_dtoa_r+0x362>
 8007c86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	f000 8087 	beq.w	8007d9c <_dtoa_r+0x4b4>
 8007c8e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007c92:	2200      	movs	r2, #0
 8007c94:	4b93      	ldr	r3, [pc, #588]	; (8007ee4 <_dtoa_r+0x5fc>)
 8007c96:	4630      	mov	r0, r6
 8007c98:	4639      	mov	r1, r7
 8007c9a:	f7f8 ff1f 	bl	8000adc <__aeabi_dcmplt>
 8007c9e:	2800      	cmp	r0, #0
 8007ca0:	d07c      	beq.n	8007d9c <_dtoa_r+0x4b4>
 8007ca2:	f1b9 0f00 	cmp.w	r9, #0
 8007ca6:	d079      	beq.n	8007d9c <_dtoa_r+0x4b4>
 8007ca8:	9b02      	ldr	r3, [sp, #8]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	dd35      	ble.n	8007d1a <_dtoa_r+0x432>
 8007cae:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8007cb2:	9308      	str	r3, [sp, #32]
 8007cb4:	4639      	mov	r1, r7
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	4b8b      	ldr	r3, [pc, #556]	; (8007ee8 <_dtoa_r+0x600>)
 8007cba:	4630      	mov	r0, r6
 8007cbc:	f7f8 fc9c 	bl	80005f8 <__aeabi_dmul>
 8007cc0:	e9cd 0100 	strd	r0, r1, [sp]
 8007cc4:	9f02      	ldr	r7, [sp, #8]
 8007cc6:	3501      	adds	r5, #1
 8007cc8:	4628      	mov	r0, r5
 8007cca:	f7f8 fc2b 	bl	8000524 <__aeabi_i2d>
 8007cce:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007cd2:	f7f8 fc91 	bl	80005f8 <__aeabi_dmul>
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	4b84      	ldr	r3, [pc, #528]	; (8007eec <_dtoa_r+0x604>)
 8007cda:	f7f8 fad7 	bl	800028c <__adddf3>
 8007cde:	4605      	mov	r5, r0
 8007ce0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007ce4:	2f00      	cmp	r7, #0
 8007ce6:	d15d      	bne.n	8007da4 <_dtoa_r+0x4bc>
 8007ce8:	2200      	movs	r2, #0
 8007cea:	4b81      	ldr	r3, [pc, #516]	; (8007ef0 <_dtoa_r+0x608>)
 8007cec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007cf0:	f7f8 faca 	bl	8000288 <__aeabi_dsub>
 8007cf4:	462a      	mov	r2, r5
 8007cf6:	4633      	mov	r3, r6
 8007cf8:	e9cd 0100 	strd	r0, r1, [sp]
 8007cfc:	f7f8 ff0c 	bl	8000b18 <__aeabi_dcmpgt>
 8007d00:	2800      	cmp	r0, #0
 8007d02:	f040 8288 	bne.w	8008216 <_dtoa_r+0x92e>
 8007d06:	462a      	mov	r2, r5
 8007d08:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007d0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007d10:	f7f8 fee4 	bl	8000adc <__aeabi_dcmplt>
 8007d14:	2800      	cmp	r0, #0
 8007d16:	f040 827c 	bne.w	8008212 <_dtoa_r+0x92a>
 8007d1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007d1e:	e9cd 2300 	strd	r2, r3, [sp]
 8007d22:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	f2c0 8150 	blt.w	8007fca <_dtoa_r+0x6e2>
 8007d2a:	f1ba 0f0e 	cmp.w	sl, #14
 8007d2e:	f300 814c 	bgt.w	8007fca <_dtoa_r+0x6e2>
 8007d32:	4b6a      	ldr	r3, [pc, #424]	; (8007edc <_dtoa_r+0x5f4>)
 8007d34:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007d38:	ed93 7b00 	vldr	d7, [r3]
 8007d3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007d44:	f280 80d8 	bge.w	8007ef8 <_dtoa_r+0x610>
 8007d48:	f1b9 0f00 	cmp.w	r9, #0
 8007d4c:	f300 80d4 	bgt.w	8007ef8 <_dtoa_r+0x610>
 8007d50:	f040 825e 	bne.w	8008210 <_dtoa_r+0x928>
 8007d54:	2200      	movs	r2, #0
 8007d56:	4b66      	ldr	r3, [pc, #408]	; (8007ef0 <_dtoa_r+0x608>)
 8007d58:	ec51 0b17 	vmov	r0, r1, d7
 8007d5c:	f7f8 fc4c 	bl	80005f8 <__aeabi_dmul>
 8007d60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d64:	f7f8 fece 	bl	8000b04 <__aeabi_dcmpge>
 8007d68:	464f      	mov	r7, r9
 8007d6a:	464e      	mov	r6, r9
 8007d6c:	2800      	cmp	r0, #0
 8007d6e:	f040 8234 	bne.w	80081da <_dtoa_r+0x8f2>
 8007d72:	2331      	movs	r3, #49	; 0x31
 8007d74:	f10b 0501 	add.w	r5, fp, #1
 8007d78:	f88b 3000 	strb.w	r3, [fp]
 8007d7c:	f10a 0a01 	add.w	sl, sl, #1
 8007d80:	e22f      	b.n	80081e2 <_dtoa_r+0x8fa>
 8007d82:	07f2      	lsls	r2, r6, #31
 8007d84:	d505      	bpl.n	8007d92 <_dtoa_r+0x4aa>
 8007d86:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d8a:	f7f8 fc35 	bl	80005f8 <__aeabi_dmul>
 8007d8e:	3501      	adds	r5, #1
 8007d90:	2301      	movs	r3, #1
 8007d92:	1076      	asrs	r6, r6, #1
 8007d94:	3708      	adds	r7, #8
 8007d96:	e772      	b.n	8007c7e <_dtoa_r+0x396>
 8007d98:	2502      	movs	r5, #2
 8007d9a:	e774      	b.n	8007c86 <_dtoa_r+0x39e>
 8007d9c:	f8cd a020 	str.w	sl, [sp, #32]
 8007da0:	464f      	mov	r7, r9
 8007da2:	e791      	b.n	8007cc8 <_dtoa_r+0x3e0>
 8007da4:	4b4d      	ldr	r3, [pc, #308]	; (8007edc <_dtoa_r+0x5f4>)
 8007da6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007daa:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8007dae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d047      	beq.n	8007e44 <_dtoa_r+0x55c>
 8007db4:	4602      	mov	r2, r0
 8007db6:	460b      	mov	r3, r1
 8007db8:	2000      	movs	r0, #0
 8007dba:	494e      	ldr	r1, [pc, #312]	; (8007ef4 <_dtoa_r+0x60c>)
 8007dbc:	f7f8 fd46 	bl	800084c <__aeabi_ddiv>
 8007dc0:	462a      	mov	r2, r5
 8007dc2:	4633      	mov	r3, r6
 8007dc4:	f7f8 fa60 	bl	8000288 <__aeabi_dsub>
 8007dc8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007dcc:	465d      	mov	r5, fp
 8007dce:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007dd2:	f7f8 fec1 	bl	8000b58 <__aeabi_d2iz>
 8007dd6:	4606      	mov	r6, r0
 8007dd8:	f7f8 fba4 	bl	8000524 <__aeabi_i2d>
 8007ddc:	4602      	mov	r2, r0
 8007dde:	460b      	mov	r3, r1
 8007de0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007de4:	f7f8 fa50 	bl	8000288 <__aeabi_dsub>
 8007de8:	3630      	adds	r6, #48	; 0x30
 8007dea:	f805 6b01 	strb.w	r6, [r5], #1
 8007dee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007df2:	e9cd 0100 	strd	r0, r1, [sp]
 8007df6:	f7f8 fe71 	bl	8000adc <__aeabi_dcmplt>
 8007dfa:	2800      	cmp	r0, #0
 8007dfc:	d163      	bne.n	8007ec6 <_dtoa_r+0x5de>
 8007dfe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e02:	2000      	movs	r0, #0
 8007e04:	4937      	ldr	r1, [pc, #220]	; (8007ee4 <_dtoa_r+0x5fc>)
 8007e06:	f7f8 fa3f 	bl	8000288 <__aeabi_dsub>
 8007e0a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007e0e:	f7f8 fe65 	bl	8000adc <__aeabi_dcmplt>
 8007e12:	2800      	cmp	r0, #0
 8007e14:	f040 80b7 	bne.w	8007f86 <_dtoa_r+0x69e>
 8007e18:	eba5 030b 	sub.w	r3, r5, fp
 8007e1c:	429f      	cmp	r7, r3
 8007e1e:	f77f af7c 	ble.w	8007d1a <_dtoa_r+0x432>
 8007e22:	2200      	movs	r2, #0
 8007e24:	4b30      	ldr	r3, [pc, #192]	; (8007ee8 <_dtoa_r+0x600>)
 8007e26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007e2a:	f7f8 fbe5 	bl	80005f8 <__aeabi_dmul>
 8007e2e:	2200      	movs	r2, #0
 8007e30:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007e34:	4b2c      	ldr	r3, [pc, #176]	; (8007ee8 <_dtoa_r+0x600>)
 8007e36:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e3a:	f7f8 fbdd 	bl	80005f8 <__aeabi_dmul>
 8007e3e:	e9cd 0100 	strd	r0, r1, [sp]
 8007e42:	e7c4      	b.n	8007dce <_dtoa_r+0x4e6>
 8007e44:	462a      	mov	r2, r5
 8007e46:	4633      	mov	r3, r6
 8007e48:	f7f8 fbd6 	bl	80005f8 <__aeabi_dmul>
 8007e4c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007e50:	eb0b 0507 	add.w	r5, fp, r7
 8007e54:	465e      	mov	r6, fp
 8007e56:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e5a:	f7f8 fe7d 	bl	8000b58 <__aeabi_d2iz>
 8007e5e:	4607      	mov	r7, r0
 8007e60:	f7f8 fb60 	bl	8000524 <__aeabi_i2d>
 8007e64:	3730      	adds	r7, #48	; 0x30
 8007e66:	4602      	mov	r2, r0
 8007e68:	460b      	mov	r3, r1
 8007e6a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e6e:	f7f8 fa0b 	bl	8000288 <__aeabi_dsub>
 8007e72:	f806 7b01 	strb.w	r7, [r6], #1
 8007e76:	42ae      	cmp	r6, r5
 8007e78:	e9cd 0100 	strd	r0, r1, [sp]
 8007e7c:	f04f 0200 	mov.w	r2, #0
 8007e80:	d126      	bne.n	8007ed0 <_dtoa_r+0x5e8>
 8007e82:	4b1c      	ldr	r3, [pc, #112]	; (8007ef4 <_dtoa_r+0x60c>)
 8007e84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007e88:	f7f8 fa00 	bl	800028c <__adddf3>
 8007e8c:	4602      	mov	r2, r0
 8007e8e:	460b      	mov	r3, r1
 8007e90:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e94:	f7f8 fe40 	bl	8000b18 <__aeabi_dcmpgt>
 8007e98:	2800      	cmp	r0, #0
 8007e9a:	d174      	bne.n	8007f86 <_dtoa_r+0x69e>
 8007e9c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007ea0:	2000      	movs	r0, #0
 8007ea2:	4914      	ldr	r1, [pc, #80]	; (8007ef4 <_dtoa_r+0x60c>)
 8007ea4:	f7f8 f9f0 	bl	8000288 <__aeabi_dsub>
 8007ea8:	4602      	mov	r2, r0
 8007eaa:	460b      	mov	r3, r1
 8007eac:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007eb0:	f7f8 fe14 	bl	8000adc <__aeabi_dcmplt>
 8007eb4:	2800      	cmp	r0, #0
 8007eb6:	f43f af30 	beq.w	8007d1a <_dtoa_r+0x432>
 8007eba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007ebe:	2b30      	cmp	r3, #48	; 0x30
 8007ec0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8007ec4:	d002      	beq.n	8007ecc <_dtoa_r+0x5e4>
 8007ec6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007eca:	e04a      	b.n	8007f62 <_dtoa_r+0x67a>
 8007ecc:	4615      	mov	r5, r2
 8007ece:	e7f4      	b.n	8007eba <_dtoa_r+0x5d2>
 8007ed0:	4b05      	ldr	r3, [pc, #20]	; (8007ee8 <_dtoa_r+0x600>)
 8007ed2:	f7f8 fb91 	bl	80005f8 <__aeabi_dmul>
 8007ed6:	e9cd 0100 	strd	r0, r1, [sp]
 8007eda:	e7bc      	b.n	8007e56 <_dtoa_r+0x56e>
 8007edc:	080097f0 	.word	0x080097f0
 8007ee0:	080097c8 	.word	0x080097c8
 8007ee4:	3ff00000 	.word	0x3ff00000
 8007ee8:	40240000 	.word	0x40240000
 8007eec:	401c0000 	.word	0x401c0000
 8007ef0:	40140000 	.word	0x40140000
 8007ef4:	3fe00000 	.word	0x3fe00000
 8007ef8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007efc:	465d      	mov	r5, fp
 8007efe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f02:	4630      	mov	r0, r6
 8007f04:	4639      	mov	r1, r7
 8007f06:	f7f8 fca1 	bl	800084c <__aeabi_ddiv>
 8007f0a:	f7f8 fe25 	bl	8000b58 <__aeabi_d2iz>
 8007f0e:	4680      	mov	r8, r0
 8007f10:	f7f8 fb08 	bl	8000524 <__aeabi_i2d>
 8007f14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f18:	f7f8 fb6e 	bl	80005f8 <__aeabi_dmul>
 8007f1c:	4602      	mov	r2, r0
 8007f1e:	460b      	mov	r3, r1
 8007f20:	4630      	mov	r0, r6
 8007f22:	4639      	mov	r1, r7
 8007f24:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8007f28:	f7f8 f9ae 	bl	8000288 <__aeabi_dsub>
 8007f2c:	f805 6b01 	strb.w	r6, [r5], #1
 8007f30:	eba5 060b 	sub.w	r6, r5, fp
 8007f34:	45b1      	cmp	r9, r6
 8007f36:	4602      	mov	r2, r0
 8007f38:	460b      	mov	r3, r1
 8007f3a:	d139      	bne.n	8007fb0 <_dtoa_r+0x6c8>
 8007f3c:	f7f8 f9a6 	bl	800028c <__adddf3>
 8007f40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f44:	4606      	mov	r6, r0
 8007f46:	460f      	mov	r7, r1
 8007f48:	f7f8 fde6 	bl	8000b18 <__aeabi_dcmpgt>
 8007f4c:	b9c8      	cbnz	r0, 8007f82 <_dtoa_r+0x69a>
 8007f4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f52:	4630      	mov	r0, r6
 8007f54:	4639      	mov	r1, r7
 8007f56:	f7f8 fdb7 	bl	8000ac8 <__aeabi_dcmpeq>
 8007f5a:	b110      	cbz	r0, 8007f62 <_dtoa_r+0x67a>
 8007f5c:	f018 0f01 	tst.w	r8, #1
 8007f60:	d10f      	bne.n	8007f82 <_dtoa_r+0x69a>
 8007f62:	9904      	ldr	r1, [sp, #16]
 8007f64:	4620      	mov	r0, r4
 8007f66:	f000 fcaa 	bl	80088be <_Bfree>
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007f6e:	702b      	strb	r3, [r5, #0]
 8007f70:	f10a 0301 	add.w	r3, sl, #1
 8007f74:	6013      	str	r3, [r2, #0]
 8007f76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	f000 8241 	beq.w	8008400 <_dtoa_r+0xb18>
 8007f7e:	601d      	str	r5, [r3, #0]
 8007f80:	e23e      	b.n	8008400 <_dtoa_r+0xb18>
 8007f82:	f8cd a020 	str.w	sl, [sp, #32]
 8007f86:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007f8a:	2a39      	cmp	r2, #57	; 0x39
 8007f8c:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8007f90:	d108      	bne.n	8007fa4 <_dtoa_r+0x6bc>
 8007f92:	459b      	cmp	fp, r3
 8007f94:	d10a      	bne.n	8007fac <_dtoa_r+0x6c4>
 8007f96:	9b08      	ldr	r3, [sp, #32]
 8007f98:	3301      	adds	r3, #1
 8007f9a:	9308      	str	r3, [sp, #32]
 8007f9c:	2330      	movs	r3, #48	; 0x30
 8007f9e:	f88b 3000 	strb.w	r3, [fp]
 8007fa2:	465b      	mov	r3, fp
 8007fa4:	781a      	ldrb	r2, [r3, #0]
 8007fa6:	3201      	adds	r2, #1
 8007fa8:	701a      	strb	r2, [r3, #0]
 8007faa:	e78c      	b.n	8007ec6 <_dtoa_r+0x5de>
 8007fac:	461d      	mov	r5, r3
 8007fae:	e7ea      	b.n	8007f86 <_dtoa_r+0x69e>
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	4b9b      	ldr	r3, [pc, #620]	; (8008220 <_dtoa_r+0x938>)
 8007fb4:	f7f8 fb20 	bl	80005f8 <__aeabi_dmul>
 8007fb8:	2200      	movs	r2, #0
 8007fba:	2300      	movs	r3, #0
 8007fbc:	4606      	mov	r6, r0
 8007fbe:	460f      	mov	r7, r1
 8007fc0:	f7f8 fd82 	bl	8000ac8 <__aeabi_dcmpeq>
 8007fc4:	2800      	cmp	r0, #0
 8007fc6:	d09a      	beq.n	8007efe <_dtoa_r+0x616>
 8007fc8:	e7cb      	b.n	8007f62 <_dtoa_r+0x67a>
 8007fca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007fcc:	2a00      	cmp	r2, #0
 8007fce:	f000 808b 	beq.w	80080e8 <_dtoa_r+0x800>
 8007fd2:	9a06      	ldr	r2, [sp, #24]
 8007fd4:	2a01      	cmp	r2, #1
 8007fd6:	dc6e      	bgt.n	80080b6 <_dtoa_r+0x7ce>
 8007fd8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007fda:	2a00      	cmp	r2, #0
 8007fdc:	d067      	beq.n	80080ae <_dtoa_r+0x7c6>
 8007fde:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007fe2:	9f07      	ldr	r7, [sp, #28]
 8007fe4:	9d05      	ldr	r5, [sp, #20]
 8007fe6:	9a05      	ldr	r2, [sp, #20]
 8007fe8:	2101      	movs	r1, #1
 8007fea:	441a      	add	r2, r3
 8007fec:	4620      	mov	r0, r4
 8007fee:	9205      	str	r2, [sp, #20]
 8007ff0:	4498      	add	r8, r3
 8007ff2:	f000 fd04 	bl	80089fe <__i2b>
 8007ff6:	4606      	mov	r6, r0
 8007ff8:	2d00      	cmp	r5, #0
 8007ffa:	dd0c      	ble.n	8008016 <_dtoa_r+0x72e>
 8007ffc:	f1b8 0f00 	cmp.w	r8, #0
 8008000:	dd09      	ble.n	8008016 <_dtoa_r+0x72e>
 8008002:	4545      	cmp	r5, r8
 8008004:	9a05      	ldr	r2, [sp, #20]
 8008006:	462b      	mov	r3, r5
 8008008:	bfa8      	it	ge
 800800a:	4643      	movge	r3, r8
 800800c:	1ad2      	subs	r2, r2, r3
 800800e:	9205      	str	r2, [sp, #20]
 8008010:	1aed      	subs	r5, r5, r3
 8008012:	eba8 0803 	sub.w	r8, r8, r3
 8008016:	9b07      	ldr	r3, [sp, #28]
 8008018:	b1eb      	cbz	r3, 8008056 <_dtoa_r+0x76e>
 800801a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800801c:	2b00      	cmp	r3, #0
 800801e:	d067      	beq.n	80080f0 <_dtoa_r+0x808>
 8008020:	b18f      	cbz	r7, 8008046 <_dtoa_r+0x75e>
 8008022:	4631      	mov	r1, r6
 8008024:	463a      	mov	r2, r7
 8008026:	4620      	mov	r0, r4
 8008028:	f000 fd88 	bl	8008b3c <__pow5mult>
 800802c:	9a04      	ldr	r2, [sp, #16]
 800802e:	4601      	mov	r1, r0
 8008030:	4606      	mov	r6, r0
 8008032:	4620      	mov	r0, r4
 8008034:	f000 fcec 	bl	8008a10 <__multiply>
 8008038:	9904      	ldr	r1, [sp, #16]
 800803a:	9008      	str	r0, [sp, #32]
 800803c:	4620      	mov	r0, r4
 800803e:	f000 fc3e 	bl	80088be <_Bfree>
 8008042:	9b08      	ldr	r3, [sp, #32]
 8008044:	9304      	str	r3, [sp, #16]
 8008046:	9b07      	ldr	r3, [sp, #28]
 8008048:	1bda      	subs	r2, r3, r7
 800804a:	d004      	beq.n	8008056 <_dtoa_r+0x76e>
 800804c:	9904      	ldr	r1, [sp, #16]
 800804e:	4620      	mov	r0, r4
 8008050:	f000 fd74 	bl	8008b3c <__pow5mult>
 8008054:	9004      	str	r0, [sp, #16]
 8008056:	2101      	movs	r1, #1
 8008058:	4620      	mov	r0, r4
 800805a:	f000 fcd0 	bl	80089fe <__i2b>
 800805e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008060:	4607      	mov	r7, r0
 8008062:	2b00      	cmp	r3, #0
 8008064:	f000 81d0 	beq.w	8008408 <_dtoa_r+0xb20>
 8008068:	461a      	mov	r2, r3
 800806a:	4601      	mov	r1, r0
 800806c:	4620      	mov	r0, r4
 800806e:	f000 fd65 	bl	8008b3c <__pow5mult>
 8008072:	9b06      	ldr	r3, [sp, #24]
 8008074:	2b01      	cmp	r3, #1
 8008076:	4607      	mov	r7, r0
 8008078:	dc40      	bgt.n	80080fc <_dtoa_r+0x814>
 800807a:	9b00      	ldr	r3, [sp, #0]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d139      	bne.n	80080f4 <_dtoa_r+0x80c>
 8008080:	9b01      	ldr	r3, [sp, #4]
 8008082:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008086:	2b00      	cmp	r3, #0
 8008088:	d136      	bne.n	80080f8 <_dtoa_r+0x810>
 800808a:	9b01      	ldr	r3, [sp, #4]
 800808c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008090:	0d1b      	lsrs	r3, r3, #20
 8008092:	051b      	lsls	r3, r3, #20
 8008094:	b12b      	cbz	r3, 80080a2 <_dtoa_r+0x7ba>
 8008096:	9b05      	ldr	r3, [sp, #20]
 8008098:	3301      	adds	r3, #1
 800809a:	9305      	str	r3, [sp, #20]
 800809c:	f108 0801 	add.w	r8, r8, #1
 80080a0:	2301      	movs	r3, #1
 80080a2:	9307      	str	r3, [sp, #28]
 80080a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d12a      	bne.n	8008100 <_dtoa_r+0x818>
 80080aa:	2001      	movs	r0, #1
 80080ac:	e030      	b.n	8008110 <_dtoa_r+0x828>
 80080ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80080b0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80080b4:	e795      	b.n	8007fe2 <_dtoa_r+0x6fa>
 80080b6:	9b07      	ldr	r3, [sp, #28]
 80080b8:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 80080bc:	42bb      	cmp	r3, r7
 80080be:	bfbf      	itttt	lt
 80080c0:	9b07      	ldrlt	r3, [sp, #28]
 80080c2:	9707      	strlt	r7, [sp, #28]
 80080c4:	1afa      	sublt	r2, r7, r3
 80080c6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80080c8:	bfbb      	ittet	lt
 80080ca:	189b      	addlt	r3, r3, r2
 80080cc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80080ce:	1bdf      	subge	r7, r3, r7
 80080d0:	2700      	movlt	r7, #0
 80080d2:	f1b9 0f00 	cmp.w	r9, #0
 80080d6:	bfb5      	itete	lt
 80080d8:	9b05      	ldrlt	r3, [sp, #20]
 80080da:	9d05      	ldrge	r5, [sp, #20]
 80080dc:	eba3 0509 	sublt.w	r5, r3, r9
 80080e0:	464b      	movge	r3, r9
 80080e2:	bfb8      	it	lt
 80080e4:	2300      	movlt	r3, #0
 80080e6:	e77e      	b.n	8007fe6 <_dtoa_r+0x6fe>
 80080e8:	9f07      	ldr	r7, [sp, #28]
 80080ea:	9d05      	ldr	r5, [sp, #20]
 80080ec:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80080ee:	e783      	b.n	8007ff8 <_dtoa_r+0x710>
 80080f0:	9a07      	ldr	r2, [sp, #28]
 80080f2:	e7ab      	b.n	800804c <_dtoa_r+0x764>
 80080f4:	2300      	movs	r3, #0
 80080f6:	e7d4      	b.n	80080a2 <_dtoa_r+0x7ba>
 80080f8:	9b00      	ldr	r3, [sp, #0]
 80080fa:	e7d2      	b.n	80080a2 <_dtoa_r+0x7ba>
 80080fc:	2300      	movs	r3, #0
 80080fe:	9307      	str	r3, [sp, #28]
 8008100:	693b      	ldr	r3, [r7, #16]
 8008102:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8008106:	6918      	ldr	r0, [r3, #16]
 8008108:	f000 fc2b 	bl	8008962 <__hi0bits>
 800810c:	f1c0 0020 	rsb	r0, r0, #32
 8008110:	4440      	add	r0, r8
 8008112:	f010 001f 	ands.w	r0, r0, #31
 8008116:	d047      	beq.n	80081a8 <_dtoa_r+0x8c0>
 8008118:	f1c0 0320 	rsb	r3, r0, #32
 800811c:	2b04      	cmp	r3, #4
 800811e:	dd3b      	ble.n	8008198 <_dtoa_r+0x8b0>
 8008120:	9b05      	ldr	r3, [sp, #20]
 8008122:	f1c0 001c 	rsb	r0, r0, #28
 8008126:	4403      	add	r3, r0
 8008128:	9305      	str	r3, [sp, #20]
 800812a:	4405      	add	r5, r0
 800812c:	4480      	add	r8, r0
 800812e:	9b05      	ldr	r3, [sp, #20]
 8008130:	2b00      	cmp	r3, #0
 8008132:	dd05      	ble.n	8008140 <_dtoa_r+0x858>
 8008134:	461a      	mov	r2, r3
 8008136:	9904      	ldr	r1, [sp, #16]
 8008138:	4620      	mov	r0, r4
 800813a:	f000 fd4d 	bl	8008bd8 <__lshift>
 800813e:	9004      	str	r0, [sp, #16]
 8008140:	f1b8 0f00 	cmp.w	r8, #0
 8008144:	dd05      	ble.n	8008152 <_dtoa_r+0x86a>
 8008146:	4639      	mov	r1, r7
 8008148:	4642      	mov	r2, r8
 800814a:	4620      	mov	r0, r4
 800814c:	f000 fd44 	bl	8008bd8 <__lshift>
 8008150:	4607      	mov	r7, r0
 8008152:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008154:	b353      	cbz	r3, 80081ac <_dtoa_r+0x8c4>
 8008156:	4639      	mov	r1, r7
 8008158:	9804      	ldr	r0, [sp, #16]
 800815a:	f000 fd91 	bl	8008c80 <__mcmp>
 800815e:	2800      	cmp	r0, #0
 8008160:	da24      	bge.n	80081ac <_dtoa_r+0x8c4>
 8008162:	2300      	movs	r3, #0
 8008164:	220a      	movs	r2, #10
 8008166:	9904      	ldr	r1, [sp, #16]
 8008168:	4620      	mov	r0, r4
 800816a:	f000 fbbf 	bl	80088ec <__multadd>
 800816e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008170:	9004      	str	r0, [sp, #16]
 8008172:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008176:	2b00      	cmp	r3, #0
 8008178:	f000 814d 	beq.w	8008416 <_dtoa_r+0xb2e>
 800817c:	2300      	movs	r3, #0
 800817e:	4631      	mov	r1, r6
 8008180:	220a      	movs	r2, #10
 8008182:	4620      	mov	r0, r4
 8008184:	f000 fbb2 	bl	80088ec <__multadd>
 8008188:	9b02      	ldr	r3, [sp, #8]
 800818a:	2b00      	cmp	r3, #0
 800818c:	4606      	mov	r6, r0
 800818e:	dc4f      	bgt.n	8008230 <_dtoa_r+0x948>
 8008190:	9b06      	ldr	r3, [sp, #24]
 8008192:	2b02      	cmp	r3, #2
 8008194:	dd4c      	ble.n	8008230 <_dtoa_r+0x948>
 8008196:	e011      	b.n	80081bc <_dtoa_r+0x8d4>
 8008198:	d0c9      	beq.n	800812e <_dtoa_r+0x846>
 800819a:	9a05      	ldr	r2, [sp, #20]
 800819c:	331c      	adds	r3, #28
 800819e:	441a      	add	r2, r3
 80081a0:	9205      	str	r2, [sp, #20]
 80081a2:	441d      	add	r5, r3
 80081a4:	4498      	add	r8, r3
 80081a6:	e7c2      	b.n	800812e <_dtoa_r+0x846>
 80081a8:	4603      	mov	r3, r0
 80081aa:	e7f6      	b.n	800819a <_dtoa_r+0x8b2>
 80081ac:	f1b9 0f00 	cmp.w	r9, #0
 80081b0:	dc38      	bgt.n	8008224 <_dtoa_r+0x93c>
 80081b2:	9b06      	ldr	r3, [sp, #24]
 80081b4:	2b02      	cmp	r3, #2
 80081b6:	dd35      	ble.n	8008224 <_dtoa_r+0x93c>
 80081b8:	f8cd 9008 	str.w	r9, [sp, #8]
 80081bc:	9b02      	ldr	r3, [sp, #8]
 80081be:	b963      	cbnz	r3, 80081da <_dtoa_r+0x8f2>
 80081c0:	4639      	mov	r1, r7
 80081c2:	2205      	movs	r2, #5
 80081c4:	4620      	mov	r0, r4
 80081c6:	f000 fb91 	bl	80088ec <__multadd>
 80081ca:	4601      	mov	r1, r0
 80081cc:	4607      	mov	r7, r0
 80081ce:	9804      	ldr	r0, [sp, #16]
 80081d0:	f000 fd56 	bl	8008c80 <__mcmp>
 80081d4:	2800      	cmp	r0, #0
 80081d6:	f73f adcc 	bgt.w	8007d72 <_dtoa_r+0x48a>
 80081da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081dc:	465d      	mov	r5, fp
 80081de:	ea6f 0a03 	mvn.w	sl, r3
 80081e2:	f04f 0900 	mov.w	r9, #0
 80081e6:	4639      	mov	r1, r7
 80081e8:	4620      	mov	r0, r4
 80081ea:	f000 fb68 	bl	80088be <_Bfree>
 80081ee:	2e00      	cmp	r6, #0
 80081f0:	f43f aeb7 	beq.w	8007f62 <_dtoa_r+0x67a>
 80081f4:	f1b9 0f00 	cmp.w	r9, #0
 80081f8:	d005      	beq.n	8008206 <_dtoa_r+0x91e>
 80081fa:	45b1      	cmp	r9, r6
 80081fc:	d003      	beq.n	8008206 <_dtoa_r+0x91e>
 80081fe:	4649      	mov	r1, r9
 8008200:	4620      	mov	r0, r4
 8008202:	f000 fb5c 	bl	80088be <_Bfree>
 8008206:	4631      	mov	r1, r6
 8008208:	4620      	mov	r0, r4
 800820a:	f000 fb58 	bl	80088be <_Bfree>
 800820e:	e6a8      	b.n	8007f62 <_dtoa_r+0x67a>
 8008210:	2700      	movs	r7, #0
 8008212:	463e      	mov	r6, r7
 8008214:	e7e1      	b.n	80081da <_dtoa_r+0x8f2>
 8008216:	f8dd a020 	ldr.w	sl, [sp, #32]
 800821a:	463e      	mov	r6, r7
 800821c:	e5a9      	b.n	8007d72 <_dtoa_r+0x48a>
 800821e:	bf00      	nop
 8008220:	40240000 	.word	0x40240000
 8008224:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008226:	f8cd 9008 	str.w	r9, [sp, #8]
 800822a:	2b00      	cmp	r3, #0
 800822c:	f000 80fa 	beq.w	8008424 <_dtoa_r+0xb3c>
 8008230:	2d00      	cmp	r5, #0
 8008232:	dd05      	ble.n	8008240 <_dtoa_r+0x958>
 8008234:	4631      	mov	r1, r6
 8008236:	462a      	mov	r2, r5
 8008238:	4620      	mov	r0, r4
 800823a:	f000 fccd 	bl	8008bd8 <__lshift>
 800823e:	4606      	mov	r6, r0
 8008240:	9b07      	ldr	r3, [sp, #28]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d04c      	beq.n	80082e0 <_dtoa_r+0x9f8>
 8008246:	6871      	ldr	r1, [r6, #4]
 8008248:	4620      	mov	r0, r4
 800824a:	f000 fb04 	bl	8008856 <_Balloc>
 800824e:	6932      	ldr	r2, [r6, #16]
 8008250:	3202      	adds	r2, #2
 8008252:	4605      	mov	r5, r0
 8008254:	0092      	lsls	r2, r2, #2
 8008256:	f106 010c 	add.w	r1, r6, #12
 800825a:	300c      	adds	r0, #12
 800825c:	f000 faf0 	bl	8008840 <memcpy>
 8008260:	2201      	movs	r2, #1
 8008262:	4629      	mov	r1, r5
 8008264:	4620      	mov	r0, r4
 8008266:	f000 fcb7 	bl	8008bd8 <__lshift>
 800826a:	9b00      	ldr	r3, [sp, #0]
 800826c:	f8cd b014 	str.w	fp, [sp, #20]
 8008270:	f003 0301 	and.w	r3, r3, #1
 8008274:	46b1      	mov	r9, r6
 8008276:	9307      	str	r3, [sp, #28]
 8008278:	4606      	mov	r6, r0
 800827a:	4639      	mov	r1, r7
 800827c:	9804      	ldr	r0, [sp, #16]
 800827e:	f7ff faa5 	bl	80077cc <quorem>
 8008282:	4649      	mov	r1, r9
 8008284:	4605      	mov	r5, r0
 8008286:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800828a:	9804      	ldr	r0, [sp, #16]
 800828c:	f000 fcf8 	bl	8008c80 <__mcmp>
 8008290:	4632      	mov	r2, r6
 8008292:	9000      	str	r0, [sp, #0]
 8008294:	4639      	mov	r1, r7
 8008296:	4620      	mov	r0, r4
 8008298:	f000 fd0c 	bl	8008cb4 <__mdiff>
 800829c:	68c3      	ldr	r3, [r0, #12]
 800829e:	4602      	mov	r2, r0
 80082a0:	bb03      	cbnz	r3, 80082e4 <_dtoa_r+0x9fc>
 80082a2:	4601      	mov	r1, r0
 80082a4:	9008      	str	r0, [sp, #32]
 80082a6:	9804      	ldr	r0, [sp, #16]
 80082a8:	f000 fcea 	bl	8008c80 <__mcmp>
 80082ac:	9a08      	ldr	r2, [sp, #32]
 80082ae:	4603      	mov	r3, r0
 80082b0:	4611      	mov	r1, r2
 80082b2:	4620      	mov	r0, r4
 80082b4:	9308      	str	r3, [sp, #32]
 80082b6:	f000 fb02 	bl	80088be <_Bfree>
 80082ba:	9b08      	ldr	r3, [sp, #32]
 80082bc:	b9a3      	cbnz	r3, 80082e8 <_dtoa_r+0xa00>
 80082be:	9a06      	ldr	r2, [sp, #24]
 80082c0:	b992      	cbnz	r2, 80082e8 <_dtoa_r+0xa00>
 80082c2:	9a07      	ldr	r2, [sp, #28]
 80082c4:	b982      	cbnz	r2, 80082e8 <_dtoa_r+0xa00>
 80082c6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80082ca:	d029      	beq.n	8008320 <_dtoa_r+0xa38>
 80082cc:	9b00      	ldr	r3, [sp, #0]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	dd01      	ble.n	80082d6 <_dtoa_r+0x9ee>
 80082d2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80082d6:	9b05      	ldr	r3, [sp, #20]
 80082d8:	1c5d      	adds	r5, r3, #1
 80082da:	f883 8000 	strb.w	r8, [r3]
 80082de:	e782      	b.n	80081e6 <_dtoa_r+0x8fe>
 80082e0:	4630      	mov	r0, r6
 80082e2:	e7c2      	b.n	800826a <_dtoa_r+0x982>
 80082e4:	2301      	movs	r3, #1
 80082e6:	e7e3      	b.n	80082b0 <_dtoa_r+0x9c8>
 80082e8:	9a00      	ldr	r2, [sp, #0]
 80082ea:	2a00      	cmp	r2, #0
 80082ec:	db04      	blt.n	80082f8 <_dtoa_r+0xa10>
 80082ee:	d125      	bne.n	800833c <_dtoa_r+0xa54>
 80082f0:	9a06      	ldr	r2, [sp, #24]
 80082f2:	bb1a      	cbnz	r2, 800833c <_dtoa_r+0xa54>
 80082f4:	9a07      	ldr	r2, [sp, #28]
 80082f6:	bb0a      	cbnz	r2, 800833c <_dtoa_r+0xa54>
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	ddec      	ble.n	80082d6 <_dtoa_r+0x9ee>
 80082fc:	2201      	movs	r2, #1
 80082fe:	9904      	ldr	r1, [sp, #16]
 8008300:	4620      	mov	r0, r4
 8008302:	f000 fc69 	bl	8008bd8 <__lshift>
 8008306:	4639      	mov	r1, r7
 8008308:	9004      	str	r0, [sp, #16]
 800830a:	f000 fcb9 	bl	8008c80 <__mcmp>
 800830e:	2800      	cmp	r0, #0
 8008310:	dc03      	bgt.n	800831a <_dtoa_r+0xa32>
 8008312:	d1e0      	bne.n	80082d6 <_dtoa_r+0x9ee>
 8008314:	f018 0f01 	tst.w	r8, #1
 8008318:	d0dd      	beq.n	80082d6 <_dtoa_r+0x9ee>
 800831a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800831e:	d1d8      	bne.n	80082d2 <_dtoa_r+0x9ea>
 8008320:	9b05      	ldr	r3, [sp, #20]
 8008322:	9a05      	ldr	r2, [sp, #20]
 8008324:	1c5d      	adds	r5, r3, #1
 8008326:	2339      	movs	r3, #57	; 0x39
 8008328:	7013      	strb	r3, [r2, #0]
 800832a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800832e:	2b39      	cmp	r3, #57	; 0x39
 8008330:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8008334:	d04f      	beq.n	80083d6 <_dtoa_r+0xaee>
 8008336:	3301      	adds	r3, #1
 8008338:	7013      	strb	r3, [r2, #0]
 800833a:	e754      	b.n	80081e6 <_dtoa_r+0x8fe>
 800833c:	9a05      	ldr	r2, [sp, #20]
 800833e:	2b00      	cmp	r3, #0
 8008340:	f102 0501 	add.w	r5, r2, #1
 8008344:	dd06      	ble.n	8008354 <_dtoa_r+0xa6c>
 8008346:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800834a:	d0e9      	beq.n	8008320 <_dtoa_r+0xa38>
 800834c:	f108 0801 	add.w	r8, r8, #1
 8008350:	9b05      	ldr	r3, [sp, #20]
 8008352:	e7c2      	b.n	80082da <_dtoa_r+0x9f2>
 8008354:	9a02      	ldr	r2, [sp, #8]
 8008356:	f805 8c01 	strb.w	r8, [r5, #-1]
 800835a:	eba5 030b 	sub.w	r3, r5, fp
 800835e:	4293      	cmp	r3, r2
 8008360:	d021      	beq.n	80083a6 <_dtoa_r+0xabe>
 8008362:	2300      	movs	r3, #0
 8008364:	220a      	movs	r2, #10
 8008366:	9904      	ldr	r1, [sp, #16]
 8008368:	4620      	mov	r0, r4
 800836a:	f000 fabf 	bl	80088ec <__multadd>
 800836e:	45b1      	cmp	r9, r6
 8008370:	9004      	str	r0, [sp, #16]
 8008372:	f04f 0300 	mov.w	r3, #0
 8008376:	f04f 020a 	mov.w	r2, #10
 800837a:	4649      	mov	r1, r9
 800837c:	4620      	mov	r0, r4
 800837e:	d105      	bne.n	800838c <_dtoa_r+0xaa4>
 8008380:	f000 fab4 	bl	80088ec <__multadd>
 8008384:	4681      	mov	r9, r0
 8008386:	4606      	mov	r6, r0
 8008388:	9505      	str	r5, [sp, #20]
 800838a:	e776      	b.n	800827a <_dtoa_r+0x992>
 800838c:	f000 faae 	bl	80088ec <__multadd>
 8008390:	4631      	mov	r1, r6
 8008392:	4681      	mov	r9, r0
 8008394:	2300      	movs	r3, #0
 8008396:	220a      	movs	r2, #10
 8008398:	4620      	mov	r0, r4
 800839a:	f000 faa7 	bl	80088ec <__multadd>
 800839e:	4606      	mov	r6, r0
 80083a0:	e7f2      	b.n	8008388 <_dtoa_r+0xaa0>
 80083a2:	f04f 0900 	mov.w	r9, #0
 80083a6:	2201      	movs	r2, #1
 80083a8:	9904      	ldr	r1, [sp, #16]
 80083aa:	4620      	mov	r0, r4
 80083ac:	f000 fc14 	bl	8008bd8 <__lshift>
 80083b0:	4639      	mov	r1, r7
 80083b2:	9004      	str	r0, [sp, #16]
 80083b4:	f000 fc64 	bl	8008c80 <__mcmp>
 80083b8:	2800      	cmp	r0, #0
 80083ba:	dcb6      	bgt.n	800832a <_dtoa_r+0xa42>
 80083bc:	d102      	bne.n	80083c4 <_dtoa_r+0xadc>
 80083be:	f018 0f01 	tst.w	r8, #1
 80083c2:	d1b2      	bne.n	800832a <_dtoa_r+0xa42>
 80083c4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80083c8:	2b30      	cmp	r3, #48	; 0x30
 80083ca:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80083ce:	f47f af0a 	bne.w	80081e6 <_dtoa_r+0x8fe>
 80083d2:	4615      	mov	r5, r2
 80083d4:	e7f6      	b.n	80083c4 <_dtoa_r+0xadc>
 80083d6:	4593      	cmp	fp, r2
 80083d8:	d105      	bne.n	80083e6 <_dtoa_r+0xafe>
 80083da:	2331      	movs	r3, #49	; 0x31
 80083dc:	f10a 0a01 	add.w	sl, sl, #1
 80083e0:	f88b 3000 	strb.w	r3, [fp]
 80083e4:	e6ff      	b.n	80081e6 <_dtoa_r+0x8fe>
 80083e6:	4615      	mov	r5, r2
 80083e8:	e79f      	b.n	800832a <_dtoa_r+0xa42>
 80083ea:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008450 <_dtoa_r+0xb68>
 80083ee:	e007      	b.n	8008400 <_dtoa_r+0xb18>
 80083f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80083f2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8008454 <_dtoa_r+0xb6c>
 80083f6:	b11b      	cbz	r3, 8008400 <_dtoa_r+0xb18>
 80083f8:	f10b 0308 	add.w	r3, fp, #8
 80083fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80083fe:	6013      	str	r3, [r2, #0]
 8008400:	4658      	mov	r0, fp
 8008402:	b017      	add	sp, #92	; 0x5c
 8008404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008408:	9b06      	ldr	r3, [sp, #24]
 800840a:	2b01      	cmp	r3, #1
 800840c:	f77f ae35 	ble.w	800807a <_dtoa_r+0x792>
 8008410:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008412:	9307      	str	r3, [sp, #28]
 8008414:	e649      	b.n	80080aa <_dtoa_r+0x7c2>
 8008416:	9b02      	ldr	r3, [sp, #8]
 8008418:	2b00      	cmp	r3, #0
 800841a:	dc03      	bgt.n	8008424 <_dtoa_r+0xb3c>
 800841c:	9b06      	ldr	r3, [sp, #24]
 800841e:	2b02      	cmp	r3, #2
 8008420:	f73f aecc 	bgt.w	80081bc <_dtoa_r+0x8d4>
 8008424:	465d      	mov	r5, fp
 8008426:	4639      	mov	r1, r7
 8008428:	9804      	ldr	r0, [sp, #16]
 800842a:	f7ff f9cf 	bl	80077cc <quorem>
 800842e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008432:	f805 8b01 	strb.w	r8, [r5], #1
 8008436:	9a02      	ldr	r2, [sp, #8]
 8008438:	eba5 030b 	sub.w	r3, r5, fp
 800843c:	429a      	cmp	r2, r3
 800843e:	ddb0      	ble.n	80083a2 <_dtoa_r+0xaba>
 8008440:	2300      	movs	r3, #0
 8008442:	220a      	movs	r2, #10
 8008444:	9904      	ldr	r1, [sp, #16]
 8008446:	4620      	mov	r0, r4
 8008448:	f000 fa50 	bl	80088ec <__multadd>
 800844c:	9004      	str	r0, [sp, #16]
 800844e:	e7ea      	b.n	8008426 <_dtoa_r+0xb3e>
 8008450:	08009734 	.word	0x08009734
 8008454:	08009758 	.word	0x08009758

08008458 <__sflush_r>:
 8008458:	898a      	ldrh	r2, [r1, #12]
 800845a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800845e:	4605      	mov	r5, r0
 8008460:	0710      	lsls	r0, r2, #28
 8008462:	460c      	mov	r4, r1
 8008464:	d458      	bmi.n	8008518 <__sflush_r+0xc0>
 8008466:	684b      	ldr	r3, [r1, #4]
 8008468:	2b00      	cmp	r3, #0
 800846a:	dc05      	bgt.n	8008478 <__sflush_r+0x20>
 800846c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800846e:	2b00      	cmp	r3, #0
 8008470:	dc02      	bgt.n	8008478 <__sflush_r+0x20>
 8008472:	2000      	movs	r0, #0
 8008474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008478:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800847a:	2e00      	cmp	r6, #0
 800847c:	d0f9      	beq.n	8008472 <__sflush_r+0x1a>
 800847e:	2300      	movs	r3, #0
 8008480:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008484:	682f      	ldr	r7, [r5, #0]
 8008486:	6a21      	ldr	r1, [r4, #32]
 8008488:	602b      	str	r3, [r5, #0]
 800848a:	d032      	beq.n	80084f2 <__sflush_r+0x9a>
 800848c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800848e:	89a3      	ldrh	r3, [r4, #12]
 8008490:	075a      	lsls	r2, r3, #29
 8008492:	d505      	bpl.n	80084a0 <__sflush_r+0x48>
 8008494:	6863      	ldr	r3, [r4, #4]
 8008496:	1ac0      	subs	r0, r0, r3
 8008498:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800849a:	b10b      	cbz	r3, 80084a0 <__sflush_r+0x48>
 800849c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800849e:	1ac0      	subs	r0, r0, r3
 80084a0:	2300      	movs	r3, #0
 80084a2:	4602      	mov	r2, r0
 80084a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80084a6:	6a21      	ldr	r1, [r4, #32]
 80084a8:	4628      	mov	r0, r5
 80084aa:	47b0      	blx	r6
 80084ac:	1c43      	adds	r3, r0, #1
 80084ae:	89a3      	ldrh	r3, [r4, #12]
 80084b0:	d106      	bne.n	80084c0 <__sflush_r+0x68>
 80084b2:	6829      	ldr	r1, [r5, #0]
 80084b4:	291d      	cmp	r1, #29
 80084b6:	d848      	bhi.n	800854a <__sflush_r+0xf2>
 80084b8:	4a29      	ldr	r2, [pc, #164]	; (8008560 <__sflush_r+0x108>)
 80084ba:	40ca      	lsrs	r2, r1
 80084bc:	07d6      	lsls	r6, r2, #31
 80084be:	d544      	bpl.n	800854a <__sflush_r+0xf2>
 80084c0:	2200      	movs	r2, #0
 80084c2:	6062      	str	r2, [r4, #4]
 80084c4:	04d9      	lsls	r1, r3, #19
 80084c6:	6922      	ldr	r2, [r4, #16]
 80084c8:	6022      	str	r2, [r4, #0]
 80084ca:	d504      	bpl.n	80084d6 <__sflush_r+0x7e>
 80084cc:	1c42      	adds	r2, r0, #1
 80084ce:	d101      	bne.n	80084d4 <__sflush_r+0x7c>
 80084d0:	682b      	ldr	r3, [r5, #0]
 80084d2:	b903      	cbnz	r3, 80084d6 <__sflush_r+0x7e>
 80084d4:	6560      	str	r0, [r4, #84]	; 0x54
 80084d6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80084d8:	602f      	str	r7, [r5, #0]
 80084da:	2900      	cmp	r1, #0
 80084dc:	d0c9      	beq.n	8008472 <__sflush_r+0x1a>
 80084de:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80084e2:	4299      	cmp	r1, r3
 80084e4:	d002      	beq.n	80084ec <__sflush_r+0x94>
 80084e6:	4628      	mov	r0, r5
 80084e8:	f000 fc9e 	bl	8008e28 <_free_r>
 80084ec:	2000      	movs	r0, #0
 80084ee:	6360      	str	r0, [r4, #52]	; 0x34
 80084f0:	e7c0      	b.n	8008474 <__sflush_r+0x1c>
 80084f2:	2301      	movs	r3, #1
 80084f4:	4628      	mov	r0, r5
 80084f6:	47b0      	blx	r6
 80084f8:	1c41      	adds	r1, r0, #1
 80084fa:	d1c8      	bne.n	800848e <__sflush_r+0x36>
 80084fc:	682b      	ldr	r3, [r5, #0]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d0c5      	beq.n	800848e <__sflush_r+0x36>
 8008502:	2b1d      	cmp	r3, #29
 8008504:	d001      	beq.n	800850a <__sflush_r+0xb2>
 8008506:	2b16      	cmp	r3, #22
 8008508:	d101      	bne.n	800850e <__sflush_r+0xb6>
 800850a:	602f      	str	r7, [r5, #0]
 800850c:	e7b1      	b.n	8008472 <__sflush_r+0x1a>
 800850e:	89a3      	ldrh	r3, [r4, #12]
 8008510:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008514:	81a3      	strh	r3, [r4, #12]
 8008516:	e7ad      	b.n	8008474 <__sflush_r+0x1c>
 8008518:	690f      	ldr	r7, [r1, #16]
 800851a:	2f00      	cmp	r7, #0
 800851c:	d0a9      	beq.n	8008472 <__sflush_r+0x1a>
 800851e:	0793      	lsls	r3, r2, #30
 8008520:	680e      	ldr	r6, [r1, #0]
 8008522:	bf08      	it	eq
 8008524:	694b      	ldreq	r3, [r1, #20]
 8008526:	600f      	str	r7, [r1, #0]
 8008528:	bf18      	it	ne
 800852a:	2300      	movne	r3, #0
 800852c:	eba6 0807 	sub.w	r8, r6, r7
 8008530:	608b      	str	r3, [r1, #8]
 8008532:	f1b8 0f00 	cmp.w	r8, #0
 8008536:	dd9c      	ble.n	8008472 <__sflush_r+0x1a>
 8008538:	4643      	mov	r3, r8
 800853a:	463a      	mov	r2, r7
 800853c:	6a21      	ldr	r1, [r4, #32]
 800853e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008540:	4628      	mov	r0, r5
 8008542:	47b0      	blx	r6
 8008544:	2800      	cmp	r0, #0
 8008546:	dc06      	bgt.n	8008556 <__sflush_r+0xfe>
 8008548:	89a3      	ldrh	r3, [r4, #12]
 800854a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800854e:	81a3      	strh	r3, [r4, #12]
 8008550:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008554:	e78e      	b.n	8008474 <__sflush_r+0x1c>
 8008556:	4407      	add	r7, r0
 8008558:	eba8 0800 	sub.w	r8, r8, r0
 800855c:	e7e9      	b.n	8008532 <__sflush_r+0xda>
 800855e:	bf00      	nop
 8008560:	20400001 	.word	0x20400001

08008564 <_fflush_r>:
 8008564:	b538      	push	{r3, r4, r5, lr}
 8008566:	690b      	ldr	r3, [r1, #16]
 8008568:	4605      	mov	r5, r0
 800856a:	460c      	mov	r4, r1
 800856c:	b1db      	cbz	r3, 80085a6 <_fflush_r+0x42>
 800856e:	b118      	cbz	r0, 8008578 <_fflush_r+0x14>
 8008570:	6983      	ldr	r3, [r0, #24]
 8008572:	b90b      	cbnz	r3, 8008578 <_fflush_r+0x14>
 8008574:	f000 f860 	bl	8008638 <__sinit>
 8008578:	4b0c      	ldr	r3, [pc, #48]	; (80085ac <_fflush_r+0x48>)
 800857a:	429c      	cmp	r4, r3
 800857c:	d109      	bne.n	8008592 <_fflush_r+0x2e>
 800857e:	686c      	ldr	r4, [r5, #4]
 8008580:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008584:	b17b      	cbz	r3, 80085a6 <_fflush_r+0x42>
 8008586:	4621      	mov	r1, r4
 8008588:	4628      	mov	r0, r5
 800858a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800858e:	f7ff bf63 	b.w	8008458 <__sflush_r>
 8008592:	4b07      	ldr	r3, [pc, #28]	; (80085b0 <_fflush_r+0x4c>)
 8008594:	429c      	cmp	r4, r3
 8008596:	d101      	bne.n	800859c <_fflush_r+0x38>
 8008598:	68ac      	ldr	r4, [r5, #8]
 800859a:	e7f1      	b.n	8008580 <_fflush_r+0x1c>
 800859c:	4b05      	ldr	r3, [pc, #20]	; (80085b4 <_fflush_r+0x50>)
 800859e:	429c      	cmp	r4, r3
 80085a0:	bf08      	it	eq
 80085a2:	68ec      	ldreq	r4, [r5, #12]
 80085a4:	e7ec      	b.n	8008580 <_fflush_r+0x1c>
 80085a6:	2000      	movs	r0, #0
 80085a8:	bd38      	pop	{r3, r4, r5, pc}
 80085aa:	bf00      	nop
 80085ac:	08009788 	.word	0x08009788
 80085b0:	080097a8 	.word	0x080097a8
 80085b4:	08009768 	.word	0x08009768

080085b8 <std>:
 80085b8:	2300      	movs	r3, #0
 80085ba:	b510      	push	{r4, lr}
 80085bc:	4604      	mov	r4, r0
 80085be:	e9c0 3300 	strd	r3, r3, [r0]
 80085c2:	6083      	str	r3, [r0, #8]
 80085c4:	8181      	strh	r1, [r0, #12]
 80085c6:	6643      	str	r3, [r0, #100]	; 0x64
 80085c8:	81c2      	strh	r2, [r0, #14]
 80085ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80085ce:	6183      	str	r3, [r0, #24]
 80085d0:	4619      	mov	r1, r3
 80085d2:	2208      	movs	r2, #8
 80085d4:	305c      	adds	r0, #92	; 0x5c
 80085d6:	f7fe fb59 	bl	8006c8c <memset>
 80085da:	4b05      	ldr	r3, [pc, #20]	; (80085f0 <std+0x38>)
 80085dc:	6263      	str	r3, [r4, #36]	; 0x24
 80085de:	4b05      	ldr	r3, [pc, #20]	; (80085f4 <std+0x3c>)
 80085e0:	62a3      	str	r3, [r4, #40]	; 0x28
 80085e2:	4b05      	ldr	r3, [pc, #20]	; (80085f8 <std+0x40>)
 80085e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80085e6:	4b05      	ldr	r3, [pc, #20]	; (80085fc <std+0x44>)
 80085e8:	6224      	str	r4, [r4, #32]
 80085ea:	6323      	str	r3, [r4, #48]	; 0x30
 80085ec:	bd10      	pop	{r4, pc}
 80085ee:	bf00      	nop
 80085f0:	08009219 	.word	0x08009219
 80085f4:	0800923b 	.word	0x0800923b
 80085f8:	08009273 	.word	0x08009273
 80085fc:	08009297 	.word	0x08009297

08008600 <_cleanup_r>:
 8008600:	4901      	ldr	r1, [pc, #4]	; (8008608 <_cleanup_r+0x8>)
 8008602:	f000 b885 	b.w	8008710 <_fwalk_reent>
 8008606:	bf00      	nop
 8008608:	08008565 	.word	0x08008565

0800860c <__sfmoreglue>:
 800860c:	b570      	push	{r4, r5, r6, lr}
 800860e:	1e4a      	subs	r2, r1, #1
 8008610:	2568      	movs	r5, #104	; 0x68
 8008612:	4355      	muls	r5, r2
 8008614:	460e      	mov	r6, r1
 8008616:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800861a:	f000 fc53 	bl	8008ec4 <_malloc_r>
 800861e:	4604      	mov	r4, r0
 8008620:	b140      	cbz	r0, 8008634 <__sfmoreglue+0x28>
 8008622:	2100      	movs	r1, #0
 8008624:	e9c0 1600 	strd	r1, r6, [r0]
 8008628:	300c      	adds	r0, #12
 800862a:	60a0      	str	r0, [r4, #8]
 800862c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008630:	f7fe fb2c 	bl	8006c8c <memset>
 8008634:	4620      	mov	r0, r4
 8008636:	bd70      	pop	{r4, r5, r6, pc}

08008638 <__sinit>:
 8008638:	6983      	ldr	r3, [r0, #24]
 800863a:	b510      	push	{r4, lr}
 800863c:	4604      	mov	r4, r0
 800863e:	bb33      	cbnz	r3, 800868e <__sinit+0x56>
 8008640:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8008644:	6503      	str	r3, [r0, #80]	; 0x50
 8008646:	4b12      	ldr	r3, [pc, #72]	; (8008690 <__sinit+0x58>)
 8008648:	4a12      	ldr	r2, [pc, #72]	; (8008694 <__sinit+0x5c>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	6282      	str	r2, [r0, #40]	; 0x28
 800864e:	4298      	cmp	r0, r3
 8008650:	bf04      	itt	eq
 8008652:	2301      	moveq	r3, #1
 8008654:	6183      	streq	r3, [r0, #24]
 8008656:	f000 f81f 	bl	8008698 <__sfp>
 800865a:	6060      	str	r0, [r4, #4]
 800865c:	4620      	mov	r0, r4
 800865e:	f000 f81b 	bl	8008698 <__sfp>
 8008662:	60a0      	str	r0, [r4, #8]
 8008664:	4620      	mov	r0, r4
 8008666:	f000 f817 	bl	8008698 <__sfp>
 800866a:	2200      	movs	r2, #0
 800866c:	60e0      	str	r0, [r4, #12]
 800866e:	2104      	movs	r1, #4
 8008670:	6860      	ldr	r0, [r4, #4]
 8008672:	f7ff ffa1 	bl	80085b8 <std>
 8008676:	2201      	movs	r2, #1
 8008678:	2109      	movs	r1, #9
 800867a:	68a0      	ldr	r0, [r4, #8]
 800867c:	f7ff ff9c 	bl	80085b8 <std>
 8008680:	2202      	movs	r2, #2
 8008682:	2112      	movs	r1, #18
 8008684:	68e0      	ldr	r0, [r4, #12]
 8008686:	f7ff ff97 	bl	80085b8 <std>
 800868a:	2301      	movs	r3, #1
 800868c:	61a3      	str	r3, [r4, #24]
 800868e:	bd10      	pop	{r4, pc}
 8008690:	08009720 	.word	0x08009720
 8008694:	08008601 	.word	0x08008601

08008698 <__sfp>:
 8008698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800869a:	4b1b      	ldr	r3, [pc, #108]	; (8008708 <__sfp+0x70>)
 800869c:	681e      	ldr	r6, [r3, #0]
 800869e:	69b3      	ldr	r3, [r6, #24]
 80086a0:	4607      	mov	r7, r0
 80086a2:	b913      	cbnz	r3, 80086aa <__sfp+0x12>
 80086a4:	4630      	mov	r0, r6
 80086a6:	f7ff ffc7 	bl	8008638 <__sinit>
 80086aa:	3648      	adds	r6, #72	; 0x48
 80086ac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80086b0:	3b01      	subs	r3, #1
 80086b2:	d503      	bpl.n	80086bc <__sfp+0x24>
 80086b4:	6833      	ldr	r3, [r6, #0]
 80086b6:	b133      	cbz	r3, 80086c6 <__sfp+0x2e>
 80086b8:	6836      	ldr	r6, [r6, #0]
 80086ba:	e7f7      	b.n	80086ac <__sfp+0x14>
 80086bc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80086c0:	b16d      	cbz	r5, 80086de <__sfp+0x46>
 80086c2:	3468      	adds	r4, #104	; 0x68
 80086c4:	e7f4      	b.n	80086b0 <__sfp+0x18>
 80086c6:	2104      	movs	r1, #4
 80086c8:	4638      	mov	r0, r7
 80086ca:	f7ff ff9f 	bl	800860c <__sfmoreglue>
 80086ce:	6030      	str	r0, [r6, #0]
 80086d0:	2800      	cmp	r0, #0
 80086d2:	d1f1      	bne.n	80086b8 <__sfp+0x20>
 80086d4:	230c      	movs	r3, #12
 80086d6:	603b      	str	r3, [r7, #0]
 80086d8:	4604      	mov	r4, r0
 80086da:	4620      	mov	r0, r4
 80086dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086de:	4b0b      	ldr	r3, [pc, #44]	; (800870c <__sfp+0x74>)
 80086e0:	6665      	str	r5, [r4, #100]	; 0x64
 80086e2:	e9c4 5500 	strd	r5, r5, [r4]
 80086e6:	60a5      	str	r5, [r4, #8]
 80086e8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80086ec:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80086f0:	2208      	movs	r2, #8
 80086f2:	4629      	mov	r1, r5
 80086f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80086f8:	f7fe fac8 	bl	8006c8c <memset>
 80086fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008700:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008704:	e7e9      	b.n	80086da <__sfp+0x42>
 8008706:	bf00      	nop
 8008708:	08009720 	.word	0x08009720
 800870c:	ffff0001 	.word	0xffff0001

08008710 <_fwalk_reent>:
 8008710:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008714:	4680      	mov	r8, r0
 8008716:	4689      	mov	r9, r1
 8008718:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800871c:	2600      	movs	r6, #0
 800871e:	b914      	cbnz	r4, 8008726 <_fwalk_reent+0x16>
 8008720:	4630      	mov	r0, r6
 8008722:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008726:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800872a:	3f01      	subs	r7, #1
 800872c:	d501      	bpl.n	8008732 <_fwalk_reent+0x22>
 800872e:	6824      	ldr	r4, [r4, #0]
 8008730:	e7f5      	b.n	800871e <_fwalk_reent+0xe>
 8008732:	89ab      	ldrh	r3, [r5, #12]
 8008734:	2b01      	cmp	r3, #1
 8008736:	d907      	bls.n	8008748 <_fwalk_reent+0x38>
 8008738:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800873c:	3301      	adds	r3, #1
 800873e:	d003      	beq.n	8008748 <_fwalk_reent+0x38>
 8008740:	4629      	mov	r1, r5
 8008742:	4640      	mov	r0, r8
 8008744:	47c8      	blx	r9
 8008746:	4306      	orrs	r6, r0
 8008748:	3568      	adds	r5, #104	; 0x68
 800874a:	e7ee      	b.n	800872a <_fwalk_reent+0x1a>

0800874c <_localeconv_r>:
 800874c:	4b04      	ldr	r3, [pc, #16]	; (8008760 <_localeconv_r+0x14>)
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	6a18      	ldr	r0, [r3, #32]
 8008752:	4b04      	ldr	r3, [pc, #16]	; (8008764 <_localeconv_r+0x18>)
 8008754:	2800      	cmp	r0, #0
 8008756:	bf08      	it	eq
 8008758:	4618      	moveq	r0, r3
 800875a:	30f0      	adds	r0, #240	; 0xf0
 800875c:	4770      	bx	lr
 800875e:	bf00      	nop
 8008760:	2000000c 	.word	0x2000000c
 8008764:	20000070 	.word	0x20000070

08008768 <__swhatbuf_r>:
 8008768:	b570      	push	{r4, r5, r6, lr}
 800876a:	460e      	mov	r6, r1
 800876c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008770:	2900      	cmp	r1, #0
 8008772:	b096      	sub	sp, #88	; 0x58
 8008774:	4614      	mov	r4, r2
 8008776:	461d      	mov	r5, r3
 8008778:	da07      	bge.n	800878a <__swhatbuf_r+0x22>
 800877a:	2300      	movs	r3, #0
 800877c:	602b      	str	r3, [r5, #0]
 800877e:	89b3      	ldrh	r3, [r6, #12]
 8008780:	061a      	lsls	r2, r3, #24
 8008782:	d410      	bmi.n	80087a6 <__swhatbuf_r+0x3e>
 8008784:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008788:	e00e      	b.n	80087a8 <__swhatbuf_r+0x40>
 800878a:	466a      	mov	r2, sp
 800878c:	f000 fdaa 	bl	80092e4 <_fstat_r>
 8008790:	2800      	cmp	r0, #0
 8008792:	dbf2      	blt.n	800877a <__swhatbuf_r+0x12>
 8008794:	9a01      	ldr	r2, [sp, #4]
 8008796:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800879a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800879e:	425a      	negs	r2, r3
 80087a0:	415a      	adcs	r2, r3
 80087a2:	602a      	str	r2, [r5, #0]
 80087a4:	e7ee      	b.n	8008784 <__swhatbuf_r+0x1c>
 80087a6:	2340      	movs	r3, #64	; 0x40
 80087a8:	2000      	movs	r0, #0
 80087aa:	6023      	str	r3, [r4, #0]
 80087ac:	b016      	add	sp, #88	; 0x58
 80087ae:	bd70      	pop	{r4, r5, r6, pc}

080087b0 <__smakebuf_r>:
 80087b0:	898b      	ldrh	r3, [r1, #12]
 80087b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80087b4:	079d      	lsls	r5, r3, #30
 80087b6:	4606      	mov	r6, r0
 80087b8:	460c      	mov	r4, r1
 80087ba:	d507      	bpl.n	80087cc <__smakebuf_r+0x1c>
 80087bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80087c0:	6023      	str	r3, [r4, #0]
 80087c2:	6123      	str	r3, [r4, #16]
 80087c4:	2301      	movs	r3, #1
 80087c6:	6163      	str	r3, [r4, #20]
 80087c8:	b002      	add	sp, #8
 80087ca:	bd70      	pop	{r4, r5, r6, pc}
 80087cc:	ab01      	add	r3, sp, #4
 80087ce:	466a      	mov	r2, sp
 80087d0:	f7ff ffca 	bl	8008768 <__swhatbuf_r>
 80087d4:	9900      	ldr	r1, [sp, #0]
 80087d6:	4605      	mov	r5, r0
 80087d8:	4630      	mov	r0, r6
 80087da:	f000 fb73 	bl	8008ec4 <_malloc_r>
 80087de:	b948      	cbnz	r0, 80087f4 <__smakebuf_r+0x44>
 80087e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087e4:	059a      	lsls	r2, r3, #22
 80087e6:	d4ef      	bmi.n	80087c8 <__smakebuf_r+0x18>
 80087e8:	f023 0303 	bic.w	r3, r3, #3
 80087ec:	f043 0302 	orr.w	r3, r3, #2
 80087f0:	81a3      	strh	r3, [r4, #12]
 80087f2:	e7e3      	b.n	80087bc <__smakebuf_r+0xc>
 80087f4:	4b0d      	ldr	r3, [pc, #52]	; (800882c <__smakebuf_r+0x7c>)
 80087f6:	62b3      	str	r3, [r6, #40]	; 0x28
 80087f8:	89a3      	ldrh	r3, [r4, #12]
 80087fa:	6020      	str	r0, [r4, #0]
 80087fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008800:	81a3      	strh	r3, [r4, #12]
 8008802:	9b00      	ldr	r3, [sp, #0]
 8008804:	6163      	str	r3, [r4, #20]
 8008806:	9b01      	ldr	r3, [sp, #4]
 8008808:	6120      	str	r0, [r4, #16]
 800880a:	b15b      	cbz	r3, 8008824 <__smakebuf_r+0x74>
 800880c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008810:	4630      	mov	r0, r6
 8008812:	f000 fd79 	bl	8009308 <_isatty_r>
 8008816:	b128      	cbz	r0, 8008824 <__smakebuf_r+0x74>
 8008818:	89a3      	ldrh	r3, [r4, #12]
 800881a:	f023 0303 	bic.w	r3, r3, #3
 800881e:	f043 0301 	orr.w	r3, r3, #1
 8008822:	81a3      	strh	r3, [r4, #12]
 8008824:	89a3      	ldrh	r3, [r4, #12]
 8008826:	431d      	orrs	r5, r3
 8008828:	81a5      	strh	r5, [r4, #12]
 800882a:	e7cd      	b.n	80087c8 <__smakebuf_r+0x18>
 800882c:	08008601 	.word	0x08008601

08008830 <malloc>:
 8008830:	4b02      	ldr	r3, [pc, #8]	; (800883c <malloc+0xc>)
 8008832:	4601      	mov	r1, r0
 8008834:	6818      	ldr	r0, [r3, #0]
 8008836:	f000 bb45 	b.w	8008ec4 <_malloc_r>
 800883a:	bf00      	nop
 800883c:	2000000c 	.word	0x2000000c

08008840 <memcpy>:
 8008840:	b510      	push	{r4, lr}
 8008842:	1e43      	subs	r3, r0, #1
 8008844:	440a      	add	r2, r1
 8008846:	4291      	cmp	r1, r2
 8008848:	d100      	bne.n	800884c <memcpy+0xc>
 800884a:	bd10      	pop	{r4, pc}
 800884c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008850:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008854:	e7f7      	b.n	8008846 <memcpy+0x6>

08008856 <_Balloc>:
 8008856:	b570      	push	{r4, r5, r6, lr}
 8008858:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800885a:	4604      	mov	r4, r0
 800885c:	460e      	mov	r6, r1
 800885e:	b93d      	cbnz	r5, 8008870 <_Balloc+0x1a>
 8008860:	2010      	movs	r0, #16
 8008862:	f7ff ffe5 	bl	8008830 <malloc>
 8008866:	6260      	str	r0, [r4, #36]	; 0x24
 8008868:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800886c:	6005      	str	r5, [r0, #0]
 800886e:	60c5      	str	r5, [r0, #12]
 8008870:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008872:	68eb      	ldr	r3, [r5, #12]
 8008874:	b183      	cbz	r3, 8008898 <_Balloc+0x42>
 8008876:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008878:	68db      	ldr	r3, [r3, #12]
 800887a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800887e:	b9b8      	cbnz	r0, 80088b0 <_Balloc+0x5a>
 8008880:	2101      	movs	r1, #1
 8008882:	fa01 f506 	lsl.w	r5, r1, r6
 8008886:	1d6a      	adds	r2, r5, #5
 8008888:	0092      	lsls	r2, r2, #2
 800888a:	4620      	mov	r0, r4
 800888c:	f000 fabe 	bl	8008e0c <_calloc_r>
 8008890:	b160      	cbz	r0, 80088ac <_Balloc+0x56>
 8008892:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008896:	e00e      	b.n	80088b6 <_Balloc+0x60>
 8008898:	2221      	movs	r2, #33	; 0x21
 800889a:	2104      	movs	r1, #4
 800889c:	4620      	mov	r0, r4
 800889e:	f000 fab5 	bl	8008e0c <_calloc_r>
 80088a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80088a4:	60e8      	str	r0, [r5, #12]
 80088a6:	68db      	ldr	r3, [r3, #12]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d1e4      	bne.n	8008876 <_Balloc+0x20>
 80088ac:	2000      	movs	r0, #0
 80088ae:	bd70      	pop	{r4, r5, r6, pc}
 80088b0:	6802      	ldr	r2, [r0, #0]
 80088b2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80088b6:	2300      	movs	r3, #0
 80088b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80088bc:	e7f7      	b.n	80088ae <_Balloc+0x58>

080088be <_Bfree>:
 80088be:	b570      	push	{r4, r5, r6, lr}
 80088c0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80088c2:	4606      	mov	r6, r0
 80088c4:	460d      	mov	r5, r1
 80088c6:	b93c      	cbnz	r4, 80088d8 <_Bfree+0x1a>
 80088c8:	2010      	movs	r0, #16
 80088ca:	f7ff ffb1 	bl	8008830 <malloc>
 80088ce:	6270      	str	r0, [r6, #36]	; 0x24
 80088d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80088d4:	6004      	str	r4, [r0, #0]
 80088d6:	60c4      	str	r4, [r0, #12]
 80088d8:	b13d      	cbz	r5, 80088ea <_Bfree+0x2c>
 80088da:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80088dc:	686a      	ldr	r2, [r5, #4]
 80088de:	68db      	ldr	r3, [r3, #12]
 80088e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80088e4:	6029      	str	r1, [r5, #0]
 80088e6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80088ea:	bd70      	pop	{r4, r5, r6, pc}

080088ec <__multadd>:
 80088ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088f0:	690d      	ldr	r5, [r1, #16]
 80088f2:	461f      	mov	r7, r3
 80088f4:	4606      	mov	r6, r0
 80088f6:	460c      	mov	r4, r1
 80088f8:	f101 0c14 	add.w	ip, r1, #20
 80088fc:	2300      	movs	r3, #0
 80088fe:	f8dc 0000 	ldr.w	r0, [ip]
 8008902:	b281      	uxth	r1, r0
 8008904:	fb02 7101 	mla	r1, r2, r1, r7
 8008908:	0c0f      	lsrs	r7, r1, #16
 800890a:	0c00      	lsrs	r0, r0, #16
 800890c:	fb02 7000 	mla	r0, r2, r0, r7
 8008910:	b289      	uxth	r1, r1
 8008912:	3301      	adds	r3, #1
 8008914:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008918:	429d      	cmp	r5, r3
 800891a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800891e:	f84c 1b04 	str.w	r1, [ip], #4
 8008922:	dcec      	bgt.n	80088fe <__multadd+0x12>
 8008924:	b1d7      	cbz	r7, 800895c <__multadd+0x70>
 8008926:	68a3      	ldr	r3, [r4, #8]
 8008928:	42ab      	cmp	r3, r5
 800892a:	dc12      	bgt.n	8008952 <__multadd+0x66>
 800892c:	6861      	ldr	r1, [r4, #4]
 800892e:	4630      	mov	r0, r6
 8008930:	3101      	adds	r1, #1
 8008932:	f7ff ff90 	bl	8008856 <_Balloc>
 8008936:	6922      	ldr	r2, [r4, #16]
 8008938:	3202      	adds	r2, #2
 800893a:	f104 010c 	add.w	r1, r4, #12
 800893e:	4680      	mov	r8, r0
 8008940:	0092      	lsls	r2, r2, #2
 8008942:	300c      	adds	r0, #12
 8008944:	f7ff ff7c 	bl	8008840 <memcpy>
 8008948:	4621      	mov	r1, r4
 800894a:	4630      	mov	r0, r6
 800894c:	f7ff ffb7 	bl	80088be <_Bfree>
 8008950:	4644      	mov	r4, r8
 8008952:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008956:	3501      	adds	r5, #1
 8008958:	615f      	str	r7, [r3, #20]
 800895a:	6125      	str	r5, [r4, #16]
 800895c:	4620      	mov	r0, r4
 800895e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008962 <__hi0bits>:
 8008962:	0c02      	lsrs	r2, r0, #16
 8008964:	0412      	lsls	r2, r2, #16
 8008966:	4603      	mov	r3, r0
 8008968:	b9b2      	cbnz	r2, 8008998 <__hi0bits+0x36>
 800896a:	0403      	lsls	r3, r0, #16
 800896c:	2010      	movs	r0, #16
 800896e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008972:	bf04      	itt	eq
 8008974:	021b      	lsleq	r3, r3, #8
 8008976:	3008      	addeq	r0, #8
 8008978:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800897c:	bf04      	itt	eq
 800897e:	011b      	lsleq	r3, r3, #4
 8008980:	3004      	addeq	r0, #4
 8008982:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008986:	bf04      	itt	eq
 8008988:	009b      	lsleq	r3, r3, #2
 800898a:	3002      	addeq	r0, #2
 800898c:	2b00      	cmp	r3, #0
 800898e:	db06      	blt.n	800899e <__hi0bits+0x3c>
 8008990:	005b      	lsls	r3, r3, #1
 8008992:	d503      	bpl.n	800899c <__hi0bits+0x3a>
 8008994:	3001      	adds	r0, #1
 8008996:	4770      	bx	lr
 8008998:	2000      	movs	r0, #0
 800899a:	e7e8      	b.n	800896e <__hi0bits+0xc>
 800899c:	2020      	movs	r0, #32
 800899e:	4770      	bx	lr

080089a0 <__lo0bits>:
 80089a0:	6803      	ldr	r3, [r0, #0]
 80089a2:	f013 0207 	ands.w	r2, r3, #7
 80089a6:	4601      	mov	r1, r0
 80089a8:	d00b      	beq.n	80089c2 <__lo0bits+0x22>
 80089aa:	07da      	lsls	r2, r3, #31
 80089ac:	d423      	bmi.n	80089f6 <__lo0bits+0x56>
 80089ae:	0798      	lsls	r0, r3, #30
 80089b0:	bf49      	itett	mi
 80089b2:	085b      	lsrmi	r3, r3, #1
 80089b4:	089b      	lsrpl	r3, r3, #2
 80089b6:	2001      	movmi	r0, #1
 80089b8:	600b      	strmi	r3, [r1, #0]
 80089ba:	bf5c      	itt	pl
 80089bc:	600b      	strpl	r3, [r1, #0]
 80089be:	2002      	movpl	r0, #2
 80089c0:	4770      	bx	lr
 80089c2:	b298      	uxth	r0, r3
 80089c4:	b9a8      	cbnz	r0, 80089f2 <__lo0bits+0x52>
 80089c6:	0c1b      	lsrs	r3, r3, #16
 80089c8:	2010      	movs	r0, #16
 80089ca:	f013 0fff 	tst.w	r3, #255	; 0xff
 80089ce:	bf04      	itt	eq
 80089d0:	0a1b      	lsreq	r3, r3, #8
 80089d2:	3008      	addeq	r0, #8
 80089d4:	071a      	lsls	r2, r3, #28
 80089d6:	bf04      	itt	eq
 80089d8:	091b      	lsreq	r3, r3, #4
 80089da:	3004      	addeq	r0, #4
 80089dc:	079a      	lsls	r2, r3, #30
 80089de:	bf04      	itt	eq
 80089e0:	089b      	lsreq	r3, r3, #2
 80089e2:	3002      	addeq	r0, #2
 80089e4:	07da      	lsls	r2, r3, #31
 80089e6:	d402      	bmi.n	80089ee <__lo0bits+0x4e>
 80089e8:	085b      	lsrs	r3, r3, #1
 80089ea:	d006      	beq.n	80089fa <__lo0bits+0x5a>
 80089ec:	3001      	adds	r0, #1
 80089ee:	600b      	str	r3, [r1, #0]
 80089f0:	4770      	bx	lr
 80089f2:	4610      	mov	r0, r2
 80089f4:	e7e9      	b.n	80089ca <__lo0bits+0x2a>
 80089f6:	2000      	movs	r0, #0
 80089f8:	4770      	bx	lr
 80089fa:	2020      	movs	r0, #32
 80089fc:	4770      	bx	lr

080089fe <__i2b>:
 80089fe:	b510      	push	{r4, lr}
 8008a00:	460c      	mov	r4, r1
 8008a02:	2101      	movs	r1, #1
 8008a04:	f7ff ff27 	bl	8008856 <_Balloc>
 8008a08:	2201      	movs	r2, #1
 8008a0a:	6144      	str	r4, [r0, #20]
 8008a0c:	6102      	str	r2, [r0, #16]
 8008a0e:	bd10      	pop	{r4, pc}

08008a10 <__multiply>:
 8008a10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a14:	4614      	mov	r4, r2
 8008a16:	690a      	ldr	r2, [r1, #16]
 8008a18:	6923      	ldr	r3, [r4, #16]
 8008a1a:	429a      	cmp	r2, r3
 8008a1c:	bfb8      	it	lt
 8008a1e:	460b      	movlt	r3, r1
 8008a20:	4688      	mov	r8, r1
 8008a22:	bfbc      	itt	lt
 8008a24:	46a0      	movlt	r8, r4
 8008a26:	461c      	movlt	r4, r3
 8008a28:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008a2c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008a30:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008a34:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008a38:	eb07 0609 	add.w	r6, r7, r9
 8008a3c:	42b3      	cmp	r3, r6
 8008a3e:	bfb8      	it	lt
 8008a40:	3101      	addlt	r1, #1
 8008a42:	f7ff ff08 	bl	8008856 <_Balloc>
 8008a46:	f100 0514 	add.w	r5, r0, #20
 8008a4a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8008a4e:	462b      	mov	r3, r5
 8008a50:	2200      	movs	r2, #0
 8008a52:	4573      	cmp	r3, lr
 8008a54:	d316      	bcc.n	8008a84 <__multiply+0x74>
 8008a56:	f104 0214 	add.w	r2, r4, #20
 8008a5a:	f108 0114 	add.w	r1, r8, #20
 8008a5e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8008a62:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008a66:	9300      	str	r3, [sp, #0]
 8008a68:	9b00      	ldr	r3, [sp, #0]
 8008a6a:	9201      	str	r2, [sp, #4]
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	d80c      	bhi.n	8008a8a <__multiply+0x7a>
 8008a70:	2e00      	cmp	r6, #0
 8008a72:	dd03      	ble.n	8008a7c <__multiply+0x6c>
 8008a74:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d05d      	beq.n	8008b38 <__multiply+0x128>
 8008a7c:	6106      	str	r6, [r0, #16]
 8008a7e:	b003      	add	sp, #12
 8008a80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a84:	f843 2b04 	str.w	r2, [r3], #4
 8008a88:	e7e3      	b.n	8008a52 <__multiply+0x42>
 8008a8a:	f8b2 b000 	ldrh.w	fp, [r2]
 8008a8e:	f1bb 0f00 	cmp.w	fp, #0
 8008a92:	d023      	beq.n	8008adc <__multiply+0xcc>
 8008a94:	4689      	mov	r9, r1
 8008a96:	46ac      	mov	ip, r5
 8008a98:	f04f 0800 	mov.w	r8, #0
 8008a9c:	f859 4b04 	ldr.w	r4, [r9], #4
 8008aa0:	f8dc a000 	ldr.w	sl, [ip]
 8008aa4:	b2a3      	uxth	r3, r4
 8008aa6:	fa1f fa8a 	uxth.w	sl, sl
 8008aaa:	fb0b a303 	mla	r3, fp, r3, sl
 8008aae:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008ab2:	f8dc 4000 	ldr.w	r4, [ip]
 8008ab6:	4443      	add	r3, r8
 8008ab8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008abc:	fb0b 840a 	mla	r4, fp, sl, r8
 8008ac0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008ac4:	46e2      	mov	sl, ip
 8008ac6:	b29b      	uxth	r3, r3
 8008ac8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008acc:	454f      	cmp	r7, r9
 8008ace:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008ad2:	f84a 3b04 	str.w	r3, [sl], #4
 8008ad6:	d82b      	bhi.n	8008b30 <__multiply+0x120>
 8008ad8:	f8cc 8004 	str.w	r8, [ip, #4]
 8008adc:	9b01      	ldr	r3, [sp, #4]
 8008ade:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8008ae2:	3204      	adds	r2, #4
 8008ae4:	f1ba 0f00 	cmp.w	sl, #0
 8008ae8:	d020      	beq.n	8008b2c <__multiply+0x11c>
 8008aea:	682b      	ldr	r3, [r5, #0]
 8008aec:	4689      	mov	r9, r1
 8008aee:	46a8      	mov	r8, r5
 8008af0:	f04f 0b00 	mov.w	fp, #0
 8008af4:	f8b9 c000 	ldrh.w	ip, [r9]
 8008af8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8008afc:	fb0a 440c 	mla	r4, sl, ip, r4
 8008b00:	445c      	add	r4, fp
 8008b02:	46c4      	mov	ip, r8
 8008b04:	b29b      	uxth	r3, r3
 8008b06:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008b0a:	f84c 3b04 	str.w	r3, [ip], #4
 8008b0e:	f859 3b04 	ldr.w	r3, [r9], #4
 8008b12:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8008b16:	0c1b      	lsrs	r3, r3, #16
 8008b18:	fb0a b303 	mla	r3, sl, r3, fp
 8008b1c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008b20:	454f      	cmp	r7, r9
 8008b22:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8008b26:	d805      	bhi.n	8008b34 <__multiply+0x124>
 8008b28:	f8c8 3004 	str.w	r3, [r8, #4]
 8008b2c:	3504      	adds	r5, #4
 8008b2e:	e79b      	b.n	8008a68 <__multiply+0x58>
 8008b30:	46d4      	mov	ip, sl
 8008b32:	e7b3      	b.n	8008a9c <__multiply+0x8c>
 8008b34:	46e0      	mov	r8, ip
 8008b36:	e7dd      	b.n	8008af4 <__multiply+0xe4>
 8008b38:	3e01      	subs	r6, #1
 8008b3a:	e799      	b.n	8008a70 <__multiply+0x60>

08008b3c <__pow5mult>:
 8008b3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b40:	4615      	mov	r5, r2
 8008b42:	f012 0203 	ands.w	r2, r2, #3
 8008b46:	4606      	mov	r6, r0
 8008b48:	460f      	mov	r7, r1
 8008b4a:	d007      	beq.n	8008b5c <__pow5mult+0x20>
 8008b4c:	3a01      	subs	r2, #1
 8008b4e:	4c21      	ldr	r4, [pc, #132]	; (8008bd4 <__pow5mult+0x98>)
 8008b50:	2300      	movs	r3, #0
 8008b52:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008b56:	f7ff fec9 	bl	80088ec <__multadd>
 8008b5a:	4607      	mov	r7, r0
 8008b5c:	10ad      	asrs	r5, r5, #2
 8008b5e:	d035      	beq.n	8008bcc <__pow5mult+0x90>
 8008b60:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008b62:	b93c      	cbnz	r4, 8008b74 <__pow5mult+0x38>
 8008b64:	2010      	movs	r0, #16
 8008b66:	f7ff fe63 	bl	8008830 <malloc>
 8008b6a:	6270      	str	r0, [r6, #36]	; 0x24
 8008b6c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008b70:	6004      	str	r4, [r0, #0]
 8008b72:	60c4      	str	r4, [r0, #12]
 8008b74:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008b78:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008b7c:	b94c      	cbnz	r4, 8008b92 <__pow5mult+0x56>
 8008b7e:	f240 2171 	movw	r1, #625	; 0x271
 8008b82:	4630      	mov	r0, r6
 8008b84:	f7ff ff3b 	bl	80089fe <__i2b>
 8008b88:	2300      	movs	r3, #0
 8008b8a:	f8c8 0008 	str.w	r0, [r8, #8]
 8008b8e:	4604      	mov	r4, r0
 8008b90:	6003      	str	r3, [r0, #0]
 8008b92:	f04f 0800 	mov.w	r8, #0
 8008b96:	07eb      	lsls	r3, r5, #31
 8008b98:	d50a      	bpl.n	8008bb0 <__pow5mult+0x74>
 8008b9a:	4639      	mov	r1, r7
 8008b9c:	4622      	mov	r2, r4
 8008b9e:	4630      	mov	r0, r6
 8008ba0:	f7ff ff36 	bl	8008a10 <__multiply>
 8008ba4:	4639      	mov	r1, r7
 8008ba6:	4681      	mov	r9, r0
 8008ba8:	4630      	mov	r0, r6
 8008baa:	f7ff fe88 	bl	80088be <_Bfree>
 8008bae:	464f      	mov	r7, r9
 8008bb0:	106d      	asrs	r5, r5, #1
 8008bb2:	d00b      	beq.n	8008bcc <__pow5mult+0x90>
 8008bb4:	6820      	ldr	r0, [r4, #0]
 8008bb6:	b938      	cbnz	r0, 8008bc8 <__pow5mult+0x8c>
 8008bb8:	4622      	mov	r2, r4
 8008bba:	4621      	mov	r1, r4
 8008bbc:	4630      	mov	r0, r6
 8008bbe:	f7ff ff27 	bl	8008a10 <__multiply>
 8008bc2:	6020      	str	r0, [r4, #0]
 8008bc4:	f8c0 8000 	str.w	r8, [r0]
 8008bc8:	4604      	mov	r4, r0
 8008bca:	e7e4      	b.n	8008b96 <__pow5mult+0x5a>
 8008bcc:	4638      	mov	r0, r7
 8008bce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bd2:	bf00      	nop
 8008bd4:	080098b8 	.word	0x080098b8

08008bd8 <__lshift>:
 8008bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bdc:	460c      	mov	r4, r1
 8008bde:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008be2:	6923      	ldr	r3, [r4, #16]
 8008be4:	6849      	ldr	r1, [r1, #4]
 8008be6:	eb0a 0903 	add.w	r9, sl, r3
 8008bea:	68a3      	ldr	r3, [r4, #8]
 8008bec:	4607      	mov	r7, r0
 8008bee:	4616      	mov	r6, r2
 8008bf0:	f109 0501 	add.w	r5, r9, #1
 8008bf4:	42ab      	cmp	r3, r5
 8008bf6:	db32      	blt.n	8008c5e <__lshift+0x86>
 8008bf8:	4638      	mov	r0, r7
 8008bfa:	f7ff fe2c 	bl	8008856 <_Balloc>
 8008bfe:	2300      	movs	r3, #0
 8008c00:	4680      	mov	r8, r0
 8008c02:	f100 0114 	add.w	r1, r0, #20
 8008c06:	461a      	mov	r2, r3
 8008c08:	4553      	cmp	r3, sl
 8008c0a:	db2b      	blt.n	8008c64 <__lshift+0x8c>
 8008c0c:	6920      	ldr	r0, [r4, #16]
 8008c0e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008c12:	f104 0314 	add.w	r3, r4, #20
 8008c16:	f016 021f 	ands.w	r2, r6, #31
 8008c1a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008c1e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008c22:	d025      	beq.n	8008c70 <__lshift+0x98>
 8008c24:	f1c2 0e20 	rsb	lr, r2, #32
 8008c28:	2000      	movs	r0, #0
 8008c2a:	681e      	ldr	r6, [r3, #0]
 8008c2c:	468a      	mov	sl, r1
 8008c2e:	4096      	lsls	r6, r2
 8008c30:	4330      	orrs	r0, r6
 8008c32:	f84a 0b04 	str.w	r0, [sl], #4
 8008c36:	f853 0b04 	ldr.w	r0, [r3], #4
 8008c3a:	459c      	cmp	ip, r3
 8008c3c:	fa20 f00e 	lsr.w	r0, r0, lr
 8008c40:	d814      	bhi.n	8008c6c <__lshift+0x94>
 8008c42:	6048      	str	r0, [r1, #4]
 8008c44:	b108      	cbz	r0, 8008c4a <__lshift+0x72>
 8008c46:	f109 0502 	add.w	r5, r9, #2
 8008c4a:	3d01      	subs	r5, #1
 8008c4c:	4638      	mov	r0, r7
 8008c4e:	f8c8 5010 	str.w	r5, [r8, #16]
 8008c52:	4621      	mov	r1, r4
 8008c54:	f7ff fe33 	bl	80088be <_Bfree>
 8008c58:	4640      	mov	r0, r8
 8008c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c5e:	3101      	adds	r1, #1
 8008c60:	005b      	lsls	r3, r3, #1
 8008c62:	e7c7      	b.n	8008bf4 <__lshift+0x1c>
 8008c64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8008c68:	3301      	adds	r3, #1
 8008c6a:	e7cd      	b.n	8008c08 <__lshift+0x30>
 8008c6c:	4651      	mov	r1, sl
 8008c6e:	e7dc      	b.n	8008c2a <__lshift+0x52>
 8008c70:	3904      	subs	r1, #4
 8008c72:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c76:	f841 2f04 	str.w	r2, [r1, #4]!
 8008c7a:	459c      	cmp	ip, r3
 8008c7c:	d8f9      	bhi.n	8008c72 <__lshift+0x9a>
 8008c7e:	e7e4      	b.n	8008c4a <__lshift+0x72>

08008c80 <__mcmp>:
 8008c80:	6903      	ldr	r3, [r0, #16]
 8008c82:	690a      	ldr	r2, [r1, #16]
 8008c84:	1a9b      	subs	r3, r3, r2
 8008c86:	b530      	push	{r4, r5, lr}
 8008c88:	d10c      	bne.n	8008ca4 <__mcmp+0x24>
 8008c8a:	0092      	lsls	r2, r2, #2
 8008c8c:	3014      	adds	r0, #20
 8008c8e:	3114      	adds	r1, #20
 8008c90:	1884      	adds	r4, r0, r2
 8008c92:	4411      	add	r1, r2
 8008c94:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008c98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008c9c:	4295      	cmp	r5, r2
 8008c9e:	d003      	beq.n	8008ca8 <__mcmp+0x28>
 8008ca0:	d305      	bcc.n	8008cae <__mcmp+0x2e>
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	bd30      	pop	{r4, r5, pc}
 8008ca8:	42a0      	cmp	r0, r4
 8008caa:	d3f3      	bcc.n	8008c94 <__mcmp+0x14>
 8008cac:	e7fa      	b.n	8008ca4 <__mcmp+0x24>
 8008cae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008cb2:	e7f7      	b.n	8008ca4 <__mcmp+0x24>

08008cb4 <__mdiff>:
 8008cb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cb8:	460d      	mov	r5, r1
 8008cba:	4607      	mov	r7, r0
 8008cbc:	4611      	mov	r1, r2
 8008cbe:	4628      	mov	r0, r5
 8008cc0:	4614      	mov	r4, r2
 8008cc2:	f7ff ffdd 	bl	8008c80 <__mcmp>
 8008cc6:	1e06      	subs	r6, r0, #0
 8008cc8:	d108      	bne.n	8008cdc <__mdiff+0x28>
 8008cca:	4631      	mov	r1, r6
 8008ccc:	4638      	mov	r0, r7
 8008cce:	f7ff fdc2 	bl	8008856 <_Balloc>
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008cd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cdc:	bfa4      	itt	ge
 8008cde:	4623      	movge	r3, r4
 8008ce0:	462c      	movge	r4, r5
 8008ce2:	4638      	mov	r0, r7
 8008ce4:	6861      	ldr	r1, [r4, #4]
 8008ce6:	bfa6      	itte	ge
 8008ce8:	461d      	movge	r5, r3
 8008cea:	2600      	movge	r6, #0
 8008cec:	2601      	movlt	r6, #1
 8008cee:	f7ff fdb2 	bl	8008856 <_Balloc>
 8008cf2:	692b      	ldr	r3, [r5, #16]
 8008cf4:	60c6      	str	r6, [r0, #12]
 8008cf6:	6926      	ldr	r6, [r4, #16]
 8008cf8:	f105 0914 	add.w	r9, r5, #20
 8008cfc:	f104 0214 	add.w	r2, r4, #20
 8008d00:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008d04:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008d08:	f100 0514 	add.w	r5, r0, #20
 8008d0c:	f04f 0e00 	mov.w	lr, #0
 8008d10:	f852 ab04 	ldr.w	sl, [r2], #4
 8008d14:	f859 4b04 	ldr.w	r4, [r9], #4
 8008d18:	fa1e f18a 	uxtah	r1, lr, sl
 8008d1c:	b2a3      	uxth	r3, r4
 8008d1e:	1ac9      	subs	r1, r1, r3
 8008d20:	0c23      	lsrs	r3, r4, #16
 8008d22:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8008d26:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008d2a:	b289      	uxth	r1, r1
 8008d2c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8008d30:	45c8      	cmp	r8, r9
 8008d32:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008d36:	4694      	mov	ip, r2
 8008d38:	f845 3b04 	str.w	r3, [r5], #4
 8008d3c:	d8e8      	bhi.n	8008d10 <__mdiff+0x5c>
 8008d3e:	45bc      	cmp	ip, r7
 8008d40:	d304      	bcc.n	8008d4c <__mdiff+0x98>
 8008d42:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8008d46:	b183      	cbz	r3, 8008d6a <__mdiff+0xb6>
 8008d48:	6106      	str	r6, [r0, #16]
 8008d4a:	e7c5      	b.n	8008cd8 <__mdiff+0x24>
 8008d4c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008d50:	fa1e f381 	uxtah	r3, lr, r1
 8008d54:	141a      	asrs	r2, r3, #16
 8008d56:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008d5a:	b29b      	uxth	r3, r3
 8008d5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d60:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8008d64:	f845 3b04 	str.w	r3, [r5], #4
 8008d68:	e7e9      	b.n	8008d3e <__mdiff+0x8a>
 8008d6a:	3e01      	subs	r6, #1
 8008d6c:	e7e9      	b.n	8008d42 <__mdiff+0x8e>

08008d6e <__d2b>:
 8008d6e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008d72:	460e      	mov	r6, r1
 8008d74:	2101      	movs	r1, #1
 8008d76:	ec59 8b10 	vmov	r8, r9, d0
 8008d7a:	4615      	mov	r5, r2
 8008d7c:	f7ff fd6b 	bl	8008856 <_Balloc>
 8008d80:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008d84:	4607      	mov	r7, r0
 8008d86:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008d8a:	bb34      	cbnz	r4, 8008dda <__d2b+0x6c>
 8008d8c:	9301      	str	r3, [sp, #4]
 8008d8e:	f1b8 0300 	subs.w	r3, r8, #0
 8008d92:	d027      	beq.n	8008de4 <__d2b+0x76>
 8008d94:	a802      	add	r0, sp, #8
 8008d96:	f840 3d08 	str.w	r3, [r0, #-8]!
 8008d9a:	f7ff fe01 	bl	80089a0 <__lo0bits>
 8008d9e:	9900      	ldr	r1, [sp, #0]
 8008da0:	b1f0      	cbz	r0, 8008de0 <__d2b+0x72>
 8008da2:	9a01      	ldr	r2, [sp, #4]
 8008da4:	f1c0 0320 	rsb	r3, r0, #32
 8008da8:	fa02 f303 	lsl.w	r3, r2, r3
 8008dac:	430b      	orrs	r3, r1
 8008dae:	40c2      	lsrs	r2, r0
 8008db0:	617b      	str	r3, [r7, #20]
 8008db2:	9201      	str	r2, [sp, #4]
 8008db4:	9b01      	ldr	r3, [sp, #4]
 8008db6:	61bb      	str	r3, [r7, #24]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	bf14      	ite	ne
 8008dbc:	2102      	movne	r1, #2
 8008dbe:	2101      	moveq	r1, #1
 8008dc0:	6139      	str	r1, [r7, #16]
 8008dc2:	b1c4      	cbz	r4, 8008df6 <__d2b+0x88>
 8008dc4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008dc8:	4404      	add	r4, r0
 8008dca:	6034      	str	r4, [r6, #0]
 8008dcc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008dd0:	6028      	str	r0, [r5, #0]
 8008dd2:	4638      	mov	r0, r7
 8008dd4:	b003      	add	sp, #12
 8008dd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008dda:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008dde:	e7d5      	b.n	8008d8c <__d2b+0x1e>
 8008de0:	6179      	str	r1, [r7, #20]
 8008de2:	e7e7      	b.n	8008db4 <__d2b+0x46>
 8008de4:	a801      	add	r0, sp, #4
 8008de6:	f7ff fddb 	bl	80089a0 <__lo0bits>
 8008dea:	9b01      	ldr	r3, [sp, #4]
 8008dec:	617b      	str	r3, [r7, #20]
 8008dee:	2101      	movs	r1, #1
 8008df0:	6139      	str	r1, [r7, #16]
 8008df2:	3020      	adds	r0, #32
 8008df4:	e7e5      	b.n	8008dc2 <__d2b+0x54>
 8008df6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008dfa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008dfe:	6030      	str	r0, [r6, #0]
 8008e00:	6918      	ldr	r0, [r3, #16]
 8008e02:	f7ff fdae 	bl	8008962 <__hi0bits>
 8008e06:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008e0a:	e7e1      	b.n	8008dd0 <__d2b+0x62>

08008e0c <_calloc_r>:
 8008e0c:	b538      	push	{r3, r4, r5, lr}
 8008e0e:	fb02 f401 	mul.w	r4, r2, r1
 8008e12:	4621      	mov	r1, r4
 8008e14:	f000 f856 	bl	8008ec4 <_malloc_r>
 8008e18:	4605      	mov	r5, r0
 8008e1a:	b118      	cbz	r0, 8008e24 <_calloc_r+0x18>
 8008e1c:	4622      	mov	r2, r4
 8008e1e:	2100      	movs	r1, #0
 8008e20:	f7fd ff34 	bl	8006c8c <memset>
 8008e24:	4628      	mov	r0, r5
 8008e26:	bd38      	pop	{r3, r4, r5, pc}

08008e28 <_free_r>:
 8008e28:	b538      	push	{r3, r4, r5, lr}
 8008e2a:	4605      	mov	r5, r0
 8008e2c:	2900      	cmp	r1, #0
 8008e2e:	d045      	beq.n	8008ebc <_free_r+0x94>
 8008e30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e34:	1f0c      	subs	r4, r1, #4
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	bfb8      	it	lt
 8008e3a:	18e4      	addlt	r4, r4, r3
 8008e3c:	f000 fa98 	bl	8009370 <__malloc_lock>
 8008e40:	4a1f      	ldr	r2, [pc, #124]	; (8008ec0 <_free_r+0x98>)
 8008e42:	6813      	ldr	r3, [r2, #0]
 8008e44:	4610      	mov	r0, r2
 8008e46:	b933      	cbnz	r3, 8008e56 <_free_r+0x2e>
 8008e48:	6063      	str	r3, [r4, #4]
 8008e4a:	6014      	str	r4, [r2, #0]
 8008e4c:	4628      	mov	r0, r5
 8008e4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e52:	f000 ba8e 	b.w	8009372 <__malloc_unlock>
 8008e56:	42a3      	cmp	r3, r4
 8008e58:	d90c      	bls.n	8008e74 <_free_r+0x4c>
 8008e5a:	6821      	ldr	r1, [r4, #0]
 8008e5c:	1862      	adds	r2, r4, r1
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	bf04      	itt	eq
 8008e62:	681a      	ldreq	r2, [r3, #0]
 8008e64:	685b      	ldreq	r3, [r3, #4]
 8008e66:	6063      	str	r3, [r4, #4]
 8008e68:	bf04      	itt	eq
 8008e6a:	1852      	addeq	r2, r2, r1
 8008e6c:	6022      	streq	r2, [r4, #0]
 8008e6e:	6004      	str	r4, [r0, #0]
 8008e70:	e7ec      	b.n	8008e4c <_free_r+0x24>
 8008e72:	4613      	mov	r3, r2
 8008e74:	685a      	ldr	r2, [r3, #4]
 8008e76:	b10a      	cbz	r2, 8008e7c <_free_r+0x54>
 8008e78:	42a2      	cmp	r2, r4
 8008e7a:	d9fa      	bls.n	8008e72 <_free_r+0x4a>
 8008e7c:	6819      	ldr	r1, [r3, #0]
 8008e7e:	1858      	adds	r0, r3, r1
 8008e80:	42a0      	cmp	r0, r4
 8008e82:	d10b      	bne.n	8008e9c <_free_r+0x74>
 8008e84:	6820      	ldr	r0, [r4, #0]
 8008e86:	4401      	add	r1, r0
 8008e88:	1858      	adds	r0, r3, r1
 8008e8a:	4282      	cmp	r2, r0
 8008e8c:	6019      	str	r1, [r3, #0]
 8008e8e:	d1dd      	bne.n	8008e4c <_free_r+0x24>
 8008e90:	6810      	ldr	r0, [r2, #0]
 8008e92:	6852      	ldr	r2, [r2, #4]
 8008e94:	605a      	str	r2, [r3, #4]
 8008e96:	4401      	add	r1, r0
 8008e98:	6019      	str	r1, [r3, #0]
 8008e9a:	e7d7      	b.n	8008e4c <_free_r+0x24>
 8008e9c:	d902      	bls.n	8008ea4 <_free_r+0x7c>
 8008e9e:	230c      	movs	r3, #12
 8008ea0:	602b      	str	r3, [r5, #0]
 8008ea2:	e7d3      	b.n	8008e4c <_free_r+0x24>
 8008ea4:	6820      	ldr	r0, [r4, #0]
 8008ea6:	1821      	adds	r1, r4, r0
 8008ea8:	428a      	cmp	r2, r1
 8008eaa:	bf04      	itt	eq
 8008eac:	6811      	ldreq	r1, [r2, #0]
 8008eae:	6852      	ldreq	r2, [r2, #4]
 8008eb0:	6062      	str	r2, [r4, #4]
 8008eb2:	bf04      	itt	eq
 8008eb4:	1809      	addeq	r1, r1, r0
 8008eb6:	6021      	streq	r1, [r4, #0]
 8008eb8:	605c      	str	r4, [r3, #4]
 8008eba:	e7c7      	b.n	8008e4c <_free_r+0x24>
 8008ebc:	bd38      	pop	{r3, r4, r5, pc}
 8008ebe:	bf00      	nop
 8008ec0:	2000020c 	.word	0x2000020c

08008ec4 <_malloc_r>:
 8008ec4:	b570      	push	{r4, r5, r6, lr}
 8008ec6:	1ccd      	adds	r5, r1, #3
 8008ec8:	f025 0503 	bic.w	r5, r5, #3
 8008ecc:	3508      	adds	r5, #8
 8008ece:	2d0c      	cmp	r5, #12
 8008ed0:	bf38      	it	cc
 8008ed2:	250c      	movcc	r5, #12
 8008ed4:	2d00      	cmp	r5, #0
 8008ed6:	4606      	mov	r6, r0
 8008ed8:	db01      	blt.n	8008ede <_malloc_r+0x1a>
 8008eda:	42a9      	cmp	r1, r5
 8008edc:	d903      	bls.n	8008ee6 <_malloc_r+0x22>
 8008ede:	230c      	movs	r3, #12
 8008ee0:	6033      	str	r3, [r6, #0]
 8008ee2:	2000      	movs	r0, #0
 8008ee4:	bd70      	pop	{r4, r5, r6, pc}
 8008ee6:	f000 fa43 	bl	8009370 <__malloc_lock>
 8008eea:	4a21      	ldr	r2, [pc, #132]	; (8008f70 <_malloc_r+0xac>)
 8008eec:	6814      	ldr	r4, [r2, #0]
 8008eee:	4621      	mov	r1, r4
 8008ef0:	b991      	cbnz	r1, 8008f18 <_malloc_r+0x54>
 8008ef2:	4c20      	ldr	r4, [pc, #128]	; (8008f74 <_malloc_r+0xb0>)
 8008ef4:	6823      	ldr	r3, [r4, #0]
 8008ef6:	b91b      	cbnz	r3, 8008f00 <_malloc_r+0x3c>
 8008ef8:	4630      	mov	r0, r6
 8008efa:	f000 f97d 	bl	80091f8 <_sbrk_r>
 8008efe:	6020      	str	r0, [r4, #0]
 8008f00:	4629      	mov	r1, r5
 8008f02:	4630      	mov	r0, r6
 8008f04:	f000 f978 	bl	80091f8 <_sbrk_r>
 8008f08:	1c43      	adds	r3, r0, #1
 8008f0a:	d124      	bne.n	8008f56 <_malloc_r+0x92>
 8008f0c:	230c      	movs	r3, #12
 8008f0e:	6033      	str	r3, [r6, #0]
 8008f10:	4630      	mov	r0, r6
 8008f12:	f000 fa2e 	bl	8009372 <__malloc_unlock>
 8008f16:	e7e4      	b.n	8008ee2 <_malloc_r+0x1e>
 8008f18:	680b      	ldr	r3, [r1, #0]
 8008f1a:	1b5b      	subs	r3, r3, r5
 8008f1c:	d418      	bmi.n	8008f50 <_malloc_r+0x8c>
 8008f1e:	2b0b      	cmp	r3, #11
 8008f20:	d90f      	bls.n	8008f42 <_malloc_r+0x7e>
 8008f22:	600b      	str	r3, [r1, #0]
 8008f24:	50cd      	str	r5, [r1, r3]
 8008f26:	18cc      	adds	r4, r1, r3
 8008f28:	4630      	mov	r0, r6
 8008f2a:	f000 fa22 	bl	8009372 <__malloc_unlock>
 8008f2e:	f104 000b 	add.w	r0, r4, #11
 8008f32:	1d23      	adds	r3, r4, #4
 8008f34:	f020 0007 	bic.w	r0, r0, #7
 8008f38:	1ac3      	subs	r3, r0, r3
 8008f3a:	d0d3      	beq.n	8008ee4 <_malloc_r+0x20>
 8008f3c:	425a      	negs	r2, r3
 8008f3e:	50e2      	str	r2, [r4, r3]
 8008f40:	e7d0      	b.n	8008ee4 <_malloc_r+0x20>
 8008f42:	428c      	cmp	r4, r1
 8008f44:	684b      	ldr	r3, [r1, #4]
 8008f46:	bf16      	itet	ne
 8008f48:	6063      	strne	r3, [r4, #4]
 8008f4a:	6013      	streq	r3, [r2, #0]
 8008f4c:	460c      	movne	r4, r1
 8008f4e:	e7eb      	b.n	8008f28 <_malloc_r+0x64>
 8008f50:	460c      	mov	r4, r1
 8008f52:	6849      	ldr	r1, [r1, #4]
 8008f54:	e7cc      	b.n	8008ef0 <_malloc_r+0x2c>
 8008f56:	1cc4      	adds	r4, r0, #3
 8008f58:	f024 0403 	bic.w	r4, r4, #3
 8008f5c:	42a0      	cmp	r0, r4
 8008f5e:	d005      	beq.n	8008f6c <_malloc_r+0xa8>
 8008f60:	1a21      	subs	r1, r4, r0
 8008f62:	4630      	mov	r0, r6
 8008f64:	f000 f948 	bl	80091f8 <_sbrk_r>
 8008f68:	3001      	adds	r0, #1
 8008f6a:	d0cf      	beq.n	8008f0c <_malloc_r+0x48>
 8008f6c:	6025      	str	r5, [r4, #0]
 8008f6e:	e7db      	b.n	8008f28 <_malloc_r+0x64>
 8008f70:	2000020c 	.word	0x2000020c
 8008f74:	20000210 	.word	0x20000210

08008f78 <__sfputc_r>:
 8008f78:	6893      	ldr	r3, [r2, #8]
 8008f7a:	3b01      	subs	r3, #1
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	b410      	push	{r4}
 8008f80:	6093      	str	r3, [r2, #8]
 8008f82:	da08      	bge.n	8008f96 <__sfputc_r+0x1e>
 8008f84:	6994      	ldr	r4, [r2, #24]
 8008f86:	42a3      	cmp	r3, r4
 8008f88:	db01      	blt.n	8008f8e <__sfputc_r+0x16>
 8008f8a:	290a      	cmp	r1, #10
 8008f8c:	d103      	bne.n	8008f96 <__sfputc_r+0x1e>
 8008f8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f92:	f7fe bb5b 	b.w	800764c <__swbuf_r>
 8008f96:	6813      	ldr	r3, [r2, #0]
 8008f98:	1c58      	adds	r0, r3, #1
 8008f9a:	6010      	str	r0, [r2, #0]
 8008f9c:	7019      	strb	r1, [r3, #0]
 8008f9e:	4608      	mov	r0, r1
 8008fa0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008fa4:	4770      	bx	lr

08008fa6 <__sfputs_r>:
 8008fa6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fa8:	4606      	mov	r6, r0
 8008faa:	460f      	mov	r7, r1
 8008fac:	4614      	mov	r4, r2
 8008fae:	18d5      	adds	r5, r2, r3
 8008fb0:	42ac      	cmp	r4, r5
 8008fb2:	d101      	bne.n	8008fb8 <__sfputs_r+0x12>
 8008fb4:	2000      	movs	r0, #0
 8008fb6:	e007      	b.n	8008fc8 <__sfputs_r+0x22>
 8008fb8:	463a      	mov	r2, r7
 8008fba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fbe:	4630      	mov	r0, r6
 8008fc0:	f7ff ffda 	bl	8008f78 <__sfputc_r>
 8008fc4:	1c43      	adds	r3, r0, #1
 8008fc6:	d1f3      	bne.n	8008fb0 <__sfputs_r+0xa>
 8008fc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008fcc <_vfiprintf_r>:
 8008fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fd0:	460c      	mov	r4, r1
 8008fd2:	b09d      	sub	sp, #116	; 0x74
 8008fd4:	4617      	mov	r7, r2
 8008fd6:	461d      	mov	r5, r3
 8008fd8:	4606      	mov	r6, r0
 8008fda:	b118      	cbz	r0, 8008fe4 <_vfiprintf_r+0x18>
 8008fdc:	6983      	ldr	r3, [r0, #24]
 8008fde:	b90b      	cbnz	r3, 8008fe4 <_vfiprintf_r+0x18>
 8008fe0:	f7ff fb2a 	bl	8008638 <__sinit>
 8008fe4:	4b7c      	ldr	r3, [pc, #496]	; (80091d8 <_vfiprintf_r+0x20c>)
 8008fe6:	429c      	cmp	r4, r3
 8008fe8:	d158      	bne.n	800909c <_vfiprintf_r+0xd0>
 8008fea:	6874      	ldr	r4, [r6, #4]
 8008fec:	89a3      	ldrh	r3, [r4, #12]
 8008fee:	0718      	lsls	r0, r3, #28
 8008ff0:	d55e      	bpl.n	80090b0 <_vfiprintf_r+0xe4>
 8008ff2:	6923      	ldr	r3, [r4, #16]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d05b      	beq.n	80090b0 <_vfiprintf_r+0xe4>
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	9309      	str	r3, [sp, #36]	; 0x24
 8008ffc:	2320      	movs	r3, #32
 8008ffe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009002:	2330      	movs	r3, #48	; 0x30
 8009004:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009008:	9503      	str	r5, [sp, #12]
 800900a:	f04f 0b01 	mov.w	fp, #1
 800900e:	46b8      	mov	r8, r7
 8009010:	4645      	mov	r5, r8
 8009012:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009016:	b10b      	cbz	r3, 800901c <_vfiprintf_r+0x50>
 8009018:	2b25      	cmp	r3, #37	; 0x25
 800901a:	d154      	bne.n	80090c6 <_vfiprintf_r+0xfa>
 800901c:	ebb8 0a07 	subs.w	sl, r8, r7
 8009020:	d00b      	beq.n	800903a <_vfiprintf_r+0x6e>
 8009022:	4653      	mov	r3, sl
 8009024:	463a      	mov	r2, r7
 8009026:	4621      	mov	r1, r4
 8009028:	4630      	mov	r0, r6
 800902a:	f7ff ffbc 	bl	8008fa6 <__sfputs_r>
 800902e:	3001      	adds	r0, #1
 8009030:	f000 80c2 	beq.w	80091b8 <_vfiprintf_r+0x1ec>
 8009034:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009036:	4453      	add	r3, sl
 8009038:	9309      	str	r3, [sp, #36]	; 0x24
 800903a:	f898 3000 	ldrb.w	r3, [r8]
 800903e:	2b00      	cmp	r3, #0
 8009040:	f000 80ba 	beq.w	80091b8 <_vfiprintf_r+0x1ec>
 8009044:	2300      	movs	r3, #0
 8009046:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800904a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800904e:	9304      	str	r3, [sp, #16]
 8009050:	9307      	str	r3, [sp, #28]
 8009052:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009056:	931a      	str	r3, [sp, #104]	; 0x68
 8009058:	46a8      	mov	r8, r5
 800905a:	2205      	movs	r2, #5
 800905c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8009060:	485e      	ldr	r0, [pc, #376]	; (80091dc <_vfiprintf_r+0x210>)
 8009062:	f7f7 f8bd 	bl	80001e0 <memchr>
 8009066:	9b04      	ldr	r3, [sp, #16]
 8009068:	bb78      	cbnz	r0, 80090ca <_vfiprintf_r+0xfe>
 800906a:	06d9      	lsls	r1, r3, #27
 800906c:	bf44      	itt	mi
 800906e:	2220      	movmi	r2, #32
 8009070:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009074:	071a      	lsls	r2, r3, #28
 8009076:	bf44      	itt	mi
 8009078:	222b      	movmi	r2, #43	; 0x2b
 800907a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800907e:	782a      	ldrb	r2, [r5, #0]
 8009080:	2a2a      	cmp	r2, #42	; 0x2a
 8009082:	d02a      	beq.n	80090da <_vfiprintf_r+0x10e>
 8009084:	9a07      	ldr	r2, [sp, #28]
 8009086:	46a8      	mov	r8, r5
 8009088:	2000      	movs	r0, #0
 800908a:	250a      	movs	r5, #10
 800908c:	4641      	mov	r1, r8
 800908e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009092:	3b30      	subs	r3, #48	; 0x30
 8009094:	2b09      	cmp	r3, #9
 8009096:	d969      	bls.n	800916c <_vfiprintf_r+0x1a0>
 8009098:	b360      	cbz	r0, 80090f4 <_vfiprintf_r+0x128>
 800909a:	e024      	b.n	80090e6 <_vfiprintf_r+0x11a>
 800909c:	4b50      	ldr	r3, [pc, #320]	; (80091e0 <_vfiprintf_r+0x214>)
 800909e:	429c      	cmp	r4, r3
 80090a0:	d101      	bne.n	80090a6 <_vfiprintf_r+0xda>
 80090a2:	68b4      	ldr	r4, [r6, #8]
 80090a4:	e7a2      	b.n	8008fec <_vfiprintf_r+0x20>
 80090a6:	4b4f      	ldr	r3, [pc, #316]	; (80091e4 <_vfiprintf_r+0x218>)
 80090a8:	429c      	cmp	r4, r3
 80090aa:	bf08      	it	eq
 80090ac:	68f4      	ldreq	r4, [r6, #12]
 80090ae:	e79d      	b.n	8008fec <_vfiprintf_r+0x20>
 80090b0:	4621      	mov	r1, r4
 80090b2:	4630      	mov	r0, r6
 80090b4:	f7fe fb1c 	bl	80076f0 <__swsetup_r>
 80090b8:	2800      	cmp	r0, #0
 80090ba:	d09d      	beq.n	8008ff8 <_vfiprintf_r+0x2c>
 80090bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80090c0:	b01d      	add	sp, #116	; 0x74
 80090c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090c6:	46a8      	mov	r8, r5
 80090c8:	e7a2      	b.n	8009010 <_vfiprintf_r+0x44>
 80090ca:	4a44      	ldr	r2, [pc, #272]	; (80091dc <_vfiprintf_r+0x210>)
 80090cc:	1a80      	subs	r0, r0, r2
 80090ce:	fa0b f000 	lsl.w	r0, fp, r0
 80090d2:	4318      	orrs	r0, r3
 80090d4:	9004      	str	r0, [sp, #16]
 80090d6:	4645      	mov	r5, r8
 80090d8:	e7be      	b.n	8009058 <_vfiprintf_r+0x8c>
 80090da:	9a03      	ldr	r2, [sp, #12]
 80090dc:	1d11      	adds	r1, r2, #4
 80090de:	6812      	ldr	r2, [r2, #0]
 80090e0:	9103      	str	r1, [sp, #12]
 80090e2:	2a00      	cmp	r2, #0
 80090e4:	db01      	blt.n	80090ea <_vfiprintf_r+0x11e>
 80090e6:	9207      	str	r2, [sp, #28]
 80090e8:	e004      	b.n	80090f4 <_vfiprintf_r+0x128>
 80090ea:	4252      	negs	r2, r2
 80090ec:	f043 0302 	orr.w	r3, r3, #2
 80090f0:	9207      	str	r2, [sp, #28]
 80090f2:	9304      	str	r3, [sp, #16]
 80090f4:	f898 3000 	ldrb.w	r3, [r8]
 80090f8:	2b2e      	cmp	r3, #46	; 0x2e
 80090fa:	d10e      	bne.n	800911a <_vfiprintf_r+0x14e>
 80090fc:	f898 3001 	ldrb.w	r3, [r8, #1]
 8009100:	2b2a      	cmp	r3, #42	; 0x2a
 8009102:	d138      	bne.n	8009176 <_vfiprintf_r+0x1aa>
 8009104:	9b03      	ldr	r3, [sp, #12]
 8009106:	1d1a      	adds	r2, r3, #4
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	9203      	str	r2, [sp, #12]
 800910c:	2b00      	cmp	r3, #0
 800910e:	bfb8      	it	lt
 8009110:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009114:	f108 0802 	add.w	r8, r8, #2
 8009118:	9305      	str	r3, [sp, #20]
 800911a:	4d33      	ldr	r5, [pc, #204]	; (80091e8 <_vfiprintf_r+0x21c>)
 800911c:	f898 1000 	ldrb.w	r1, [r8]
 8009120:	2203      	movs	r2, #3
 8009122:	4628      	mov	r0, r5
 8009124:	f7f7 f85c 	bl	80001e0 <memchr>
 8009128:	b140      	cbz	r0, 800913c <_vfiprintf_r+0x170>
 800912a:	2340      	movs	r3, #64	; 0x40
 800912c:	1b40      	subs	r0, r0, r5
 800912e:	fa03 f000 	lsl.w	r0, r3, r0
 8009132:	9b04      	ldr	r3, [sp, #16]
 8009134:	4303      	orrs	r3, r0
 8009136:	f108 0801 	add.w	r8, r8, #1
 800913a:	9304      	str	r3, [sp, #16]
 800913c:	f898 1000 	ldrb.w	r1, [r8]
 8009140:	482a      	ldr	r0, [pc, #168]	; (80091ec <_vfiprintf_r+0x220>)
 8009142:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009146:	2206      	movs	r2, #6
 8009148:	f108 0701 	add.w	r7, r8, #1
 800914c:	f7f7 f848 	bl	80001e0 <memchr>
 8009150:	2800      	cmp	r0, #0
 8009152:	d037      	beq.n	80091c4 <_vfiprintf_r+0x1f8>
 8009154:	4b26      	ldr	r3, [pc, #152]	; (80091f0 <_vfiprintf_r+0x224>)
 8009156:	bb1b      	cbnz	r3, 80091a0 <_vfiprintf_r+0x1d4>
 8009158:	9b03      	ldr	r3, [sp, #12]
 800915a:	3307      	adds	r3, #7
 800915c:	f023 0307 	bic.w	r3, r3, #7
 8009160:	3308      	adds	r3, #8
 8009162:	9303      	str	r3, [sp, #12]
 8009164:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009166:	444b      	add	r3, r9
 8009168:	9309      	str	r3, [sp, #36]	; 0x24
 800916a:	e750      	b.n	800900e <_vfiprintf_r+0x42>
 800916c:	fb05 3202 	mla	r2, r5, r2, r3
 8009170:	2001      	movs	r0, #1
 8009172:	4688      	mov	r8, r1
 8009174:	e78a      	b.n	800908c <_vfiprintf_r+0xc0>
 8009176:	2300      	movs	r3, #0
 8009178:	f108 0801 	add.w	r8, r8, #1
 800917c:	9305      	str	r3, [sp, #20]
 800917e:	4619      	mov	r1, r3
 8009180:	250a      	movs	r5, #10
 8009182:	4640      	mov	r0, r8
 8009184:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009188:	3a30      	subs	r2, #48	; 0x30
 800918a:	2a09      	cmp	r2, #9
 800918c:	d903      	bls.n	8009196 <_vfiprintf_r+0x1ca>
 800918e:	2b00      	cmp	r3, #0
 8009190:	d0c3      	beq.n	800911a <_vfiprintf_r+0x14e>
 8009192:	9105      	str	r1, [sp, #20]
 8009194:	e7c1      	b.n	800911a <_vfiprintf_r+0x14e>
 8009196:	fb05 2101 	mla	r1, r5, r1, r2
 800919a:	2301      	movs	r3, #1
 800919c:	4680      	mov	r8, r0
 800919e:	e7f0      	b.n	8009182 <_vfiprintf_r+0x1b6>
 80091a0:	ab03      	add	r3, sp, #12
 80091a2:	9300      	str	r3, [sp, #0]
 80091a4:	4622      	mov	r2, r4
 80091a6:	4b13      	ldr	r3, [pc, #76]	; (80091f4 <_vfiprintf_r+0x228>)
 80091a8:	a904      	add	r1, sp, #16
 80091aa:	4630      	mov	r0, r6
 80091ac:	f7fd fe0a 	bl	8006dc4 <_printf_float>
 80091b0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80091b4:	4681      	mov	r9, r0
 80091b6:	d1d5      	bne.n	8009164 <_vfiprintf_r+0x198>
 80091b8:	89a3      	ldrh	r3, [r4, #12]
 80091ba:	065b      	lsls	r3, r3, #25
 80091bc:	f53f af7e 	bmi.w	80090bc <_vfiprintf_r+0xf0>
 80091c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80091c2:	e77d      	b.n	80090c0 <_vfiprintf_r+0xf4>
 80091c4:	ab03      	add	r3, sp, #12
 80091c6:	9300      	str	r3, [sp, #0]
 80091c8:	4622      	mov	r2, r4
 80091ca:	4b0a      	ldr	r3, [pc, #40]	; (80091f4 <_vfiprintf_r+0x228>)
 80091cc:	a904      	add	r1, sp, #16
 80091ce:	4630      	mov	r0, r6
 80091d0:	f7fe f8ae 	bl	8007330 <_printf_i>
 80091d4:	e7ec      	b.n	80091b0 <_vfiprintf_r+0x1e4>
 80091d6:	bf00      	nop
 80091d8:	08009788 	.word	0x08009788
 80091dc:	080098c4 	.word	0x080098c4
 80091e0:	080097a8 	.word	0x080097a8
 80091e4:	08009768 	.word	0x08009768
 80091e8:	080098ca 	.word	0x080098ca
 80091ec:	080098ce 	.word	0x080098ce
 80091f0:	08006dc5 	.word	0x08006dc5
 80091f4:	08008fa7 	.word	0x08008fa7

080091f8 <_sbrk_r>:
 80091f8:	b538      	push	{r3, r4, r5, lr}
 80091fa:	4c06      	ldr	r4, [pc, #24]	; (8009214 <_sbrk_r+0x1c>)
 80091fc:	2300      	movs	r3, #0
 80091fe:	4605      	mov	r5, r0
 8009200:	4608      	mov	r0, r1
 8009202:	6023      	str	r3, [r4, #0]
 8009204:	f7f9 ffca 	bl	800319c <_sbrk>
 8009208:	1c43      	adds	r3, r0, #1
 800920a:	d102      	bne.n	8009212 <_sbrk_r+0x1a>
 800920c:	6823      	ldr	r3, [r4, #0]
 800920e:	b103      	cbz	r3, 8009212 <_sbrk_r+0x1a>
 8009210:	602b      	str	r3, [r5, #0]
 8009212:	bd38      	pop	{r3, r4, r5, pc}
 8009214:	20000474 	.word	0x20000474

08009218 <__sread>:
 8009218:	b510      	push	{r4, lr}
 800921a:	460c      	mov	r4, r1
 800921c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009220:	f000 f8a8 	bl	8009374 <_read_r>
 8009224:	2800      	cmp	r0, #0
 8009226:	bfab      	itete	ge
 8009228:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800922a:	89a3      	ldrhlt	r3, [r4, #12]
 800922c:	181b      	addge	r3, r3, r0
 800922e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009232:	bfac      	ite	ge
 8009234:	6563      	strge	r3, [r4, #84]	; 0x54
 8009236:	81a3      	strhlt	r3, [r4, #12]
 8009238:	bd10      	pop	{r4, pc}

0800923a <__swrite>:
 800923a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800923e:	461f      	mov	r7, r3
 8009240:	898b      	ldrh	r3, [r1, #12]
 8009242:	05db      	lsls	r3, r3, #23
 8009244:	4605      	mov	r5, r0
 8009246:	460c      	mov	r4, r1
 8009248:	4616      	mov	r6, r2
 800924a:	d505      	bpl.n	8009258 <__swrite+0x1e>
 800924c:	2302      	movs	r3, #2
 800924e:	2200      	movs	r2, #0
 8009250:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009254:	f000 f868 	bl	8009328 <_lseek_r>
 8009258:	89a3      	ldrh	r3, [r4, #12]
 800925a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800925e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009262:	81a3      	strh	r3, [r4, #12]
 8009264:	4632      	mov	r2, r6
 8009266:	463b      	mov	r3, r7
 8009268:	4628      	mov	r0, r5
 800926a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800926e:	f000 b817 	b.w	80092a0 <_write_r>

08009272 <__sseek>:
 8009272:	b510      	push	{r4, lr}
 8009274:	460c      	mov	r4, r1
 8009276:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800927a:	f000 f855 	bl	8009328 <_lseek_r>
 800927e:	1c43      	adds	r3, r0, #1
 8009280:	89a3      	ldrh	r3, [r4, #12]
 8009282:	bf15      	itete	ne
 8009284:	6560      	strne	r0, [r4, #84]	; 0x54
 8009286:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800928a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800928e:	81a3      	strheq	r3, [r4, #12]
 8009290:	bf18      	it	ne
 8009292:	81a3      	strhne	r3, [r4, #12]
 8009294:	bd10      	pop	{r4, pc}

08009296 <__sclose>:
 8009296:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800929a:	f000 b813 	b.w	80092c4 <_close_r>
	...

080092a0 <_write_r>:
 80092a0:	b538      	push	{r3, r4, r5, lr}
 80092a2:	4c07      	ldr	r4, [pc, #28]	; (80092c0 <_write_r+0x20>)
 80092a4:	4605      	mov	r5, r0
 80092a6:	4608      	mov	r0, r1
 80092a8:	4611      	mov	r1, r2
 80092aa:	2200      	movs	r2, #0
 80092ac:	6022      	str	r2, [r4, #0]
 80092ae:	461a      	mov	r2, r3
 80092b0:	f7f9 fa46 	bl	8002740 <_write>
 80092b4:	1c43      	adds	r3, r0, #1
 80092b6:	d102      	bne.n	80092be <_write_r+0x1e>
 80092b8:	6823      	ldr	r3, [r4, #0]
 80092ba:	b103      	cbz	r3, 80092be <_write_r+0x1e>
 80092bc:	602b      	str	r3, [r5, #0]
 80092be:	bd38      	pop	{r3, r4, r5, pc}
 80092c0:	20000474 	.word	0x20000474

080092c4 <_close_r>:
 80092c4:	b538      	push	{r3, r4, r5, lr}
 80092c6:	4c06      	ldr	r4, [pc, #24]	; (80092e0 <_close_r+0x1c>)
 80092c8:	2300      	movs	r3, #0
 80092ca:	4605      	mov	r5, r0
 80092cc:	4608      	mov	r0, r1
 80092ce:	6023      	str	r3, [r4, #0]
 80092d0:	f7f9 ff2f 	bl	8003132 <_close>
 80092d4:	1c43      	adds	r3, r0, #1
 80092d6:	d102      	bne.n	80092de <_close_r+0x1a>
 80092d8:	6823      	ldr	r3, [r4, #0]
 80092da:	b103      	cbz	r3, 80092de <_close_r+0x1a>
 80092dc:	602b      	str	r3, [r5, #0]
 80092de:	bd38      	pop	{r3, r4, r5, pc}
 80092e0:	20000474 	.word	0x20000474

080092e4 <_fstat_r>:
 80092e4:	b538      	push	{r3, r4, r5, lr}
 80092e6:	4c07      	ldr	r4, [pc, #28]	; (8009304 <_fstat_r+0x20>)
 80092e8:	2300      	movs	r3, #0
 80092ea:	4605      	mov	r5, r0
 80092ec:	4608      	mov	r0, r1
 80092ee:	4611      	mov	r1, r2
 80092f0:	6023      	str	r3, [r4, #0]
 80092f2:	f7f9 ff2a 	bl	800314a <_fstat>
 80092f6:	1c43      	adds	r3, r0, #1
 80092f8:	d102      	bne.n	8009300 <_fstat_r+0x1c>
 80092fa:	6823      	ldr	r3, [r4, #0]
 80092fc:	b103      	cbz	r3, 8009300 <_fstat_r+0x1c>
 80092fe:	602b      	str	r3, [r5, #0]
 8009300:	bd38      	pop	{r3, r4, r5, pc}
 8009302:	bf00      	nop
 8009304:	20000474 	.word	0x20000474

08009308 <_isatty_r>:
 8009308:	b538      	push	{r3, r4, r5, lr}
 800930a:	4c06      	ldr	r4, [pc, #24]	; (8009324 <_isatty_r+0x1c>)
 800930c:	2300      	movs	r3, #0
 800930e:	4605      	mov	r5, r0
 8009310:	4608      	mov	r0, r1
 8009312:	6023      	str	r3, [r4, #0]
 8009314:	f7f9 ff29 	bl	800316a <_isatty>
 8009318:	1c43      	adds	r3, r0, #1
 800931a:	d102      	bne.n	8009322 <_isatty_r+0x1a>
 800931c:	6823      	ldr	r3, [r4, #0]
 800931e:	b103      	cbz	r3, 8009322 <_isatty_r+0x1a>
 8009320:	602b      	str	r3, [r5, #0]
 8009322:	bd38      	pop	{r3, r4, r5, pc}
 8009324:	20000474 	.word	0x20000474

08009328 <_lseek_r>:
 8009328:	b538      	push	{r3, r4, r5, lr}
 800932a:	4c07      	ldr	r4, [pc, #28]	; (8009348 <_lseek_r+0x20>)
 800932c:	4605      	mov	r5, r0
 800932e:	4608      	mov	r0, r1
 8009330:	4611      	mov	r1, r2
 8009332:	2200      	movs	r2, #0
 8009334:	6022      	str	r2, [r4, #0]
 8009336:	461a      	mov	r2, r3
 8009338:	f7f9 ff22 	bl	8003180 <_lseek>
 800933c:	1c43      	adds	r3, r0, #1
 800933e:	d102      	bne.n	8009346 <_lseek_r+0x1e>
 8009340:	6823      	ldr	r3, [r4, #0]
 8009342:	b103      	cbz	r3, 8009346 <_lseek_r+0x1e>
 8009344:	602b      	str	r3, [r5, #0]
 8009346:	bd38      	pop	{r3, r4, r5, pc}
 8009348:	20000474 	.word	0x20000474

0800934c <__ascii_mbtowc>:
 800934c:	b082      	sub	sp, #8
 800934e:	b901      	cbnz	r1, 8009352 <__ascii_mbtowc+0x6>
 8009350:	a901      	add	r1, sp, #4
 8009352:	b142      	cbz	r2, 8009366 <__ascii_mbtowc+0x1a>
 8009354:	b14b      	cbz	r3, 800936a <__ascii_mbtowc+0x1e>
 8009356:	7813      	ldrb	r3, [r2, #0]
 8009358:	600b      	str	r3, [r1, #0]
 800935a:	7812      	ldrb	r2, [r2, #0]
 800935c:	1c10      	adds	r0, r2, #0
 800935e:	bf18      	it	ne
 8009360:	2001      	movne	r0, #1
 8009362:	b002      	add	sp, #8
 8009364:	4770      	bx	lr
 8009366:	4610      	mov	r0, r2
 8009368:	e7fb      	b.n	8009362 <__ascii_mbtowc+0x16>
 800936a:	f06f 0001 	mvn.w	r0, #1
 800936e:	e7f8      	b.n	8009362 <__ascii_mbtowc+0x16>

08009370 <__malloc_lock>:
 8009370:	4770      	bx	lr

08009372 <__malloc_unlock>:
 8009372:	4770      	bx	lr

08009374 <_read_r>:
 8009374:	b538      	push	{r3, r4, r5, lr}
 8009376:	4c07      	ldr	r4, [pc, #28]	; (8009394 <_read_r+0x20>)
 8009378:	4605      	mov	r5, r0
 800937a:	4608      	mov	r0, r1
 800937c:	4611      	mov	r1, r2
 800937e:	2200      	movs	r2, #0
 8009380:	6022      	str	r2, [r4, #0]
 8009382:	461a      	mov	r2, r3
 8009384:	f7f9 feb8 	bl	80030f8 <_read>
 8009388:	1c43      	adds	r3, r0, #1
 800938a:	d102      	bne.n	8009392 <_read_r+0x1e>
 800938c:	6823      	ldr	r3, [r4, #0]
 800938e:	b103      	cbz	r3, 8009392 <_read_r+0x1e>
 8009390:	602b      	str	r3, [r5, #0]
 8009392:	bd38      	pop	{r3, r4, r5, pc}
 8009394:	20000474 	.word	0x20000474

08009398 <__ascii_wctomb>:
 8009398:	b149      	cbz	r1, 80093ae <__ascii_wctomb+0x16>
 800939a:	2aff      	cmp	r2, #255	; 0xff
 800939c:	bf85      	ittet	hi
 800939e:	238a      	movhi	r3, #138	; 0x8a
 80093a0:	6003      	strhi	r3, [r0, #0]
 80093a2:	700a      	strbls	r2, [r1, #0]
 80093a4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80093a8:	bf98      	it	ls
 80093aa:	2001      	movls	r0, #1
 80093ac:	4770      	bx	lr
 80093ae:	4608      	mov	r0, r1
 80093b0:	4770      	bx	lr
	...

080093b4 <_init>:
 80093b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093b6:	bf00      	nop
 80093b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093ba:	bc08      	pop	{r3}
 80093bc:	469e      	mov	lr, r3
 80093be:	4770      	bx	lr

080093c0 <_fini>:
 80093c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093c2:	bf00      	nop
 80093c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093c6:	bc08      	pop	{r3}
 80093c8:	469e      	mov	lr, r3
 80093ca:	4770      	bx	lr
