library ieee;
USE ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity mejia_jump_tb is
end mejia_jump_tb;

architecture arch_tb of mejia_jump_tb is

	component mejia_jump 
		port(
			clk, ld, clr: in std_logic;
			RIin: 		  in std_logic_vector(15 downto 0);
			PCout:        out std_logic_vector(31 downto 0));
	end component;