Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Dec  5 18:51:55 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 seven_segment_controller_inst/segment_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seven_segment_controller_inst/segment_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.856ns (21.323%)  route 3.158ns (78.677%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.614     5.122    seven_segment_controller_inst/CLK
    SLICE_X63Y69         FDRE                                         r  seven_segment_controller_inst/segment_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  seven_segment_controller_inst/segment_counter_reg[6]/Q
                         net (fo=2, routed)           1.161     6.739    seven_segment_controller_inst/segment_counter_reg[6]
    SLICE_X62Y73         LUT4 (Prop_lut4_I1_O)        0.124     6.863 f  seven_segment_controller_inst/segment_state[7]_i_8/O
                         net (fo=1, routed)           0.586     7.449    seven_segment_controller_inst/segment_state[7]_i_8_n_0
    SLICE_X62Y74         LUT5 (Prop_lut5_I4_O)        0.124     7.573 f  seven_segment_controller_inst/segment_state[7]_i_4/O
                         net (fo=2, routed)           0.674     8.247    seven_segment_controller_inst/segment_state[7]_i_4_n_0
    SLICE_X62Y74         LUT5 (Prop_lut5_I2_O)        0.152     8.399 r  seven_segment_controller_inst/segment_counter[0]_i_1/O
                         net (fo=32, routed)          0.737     9.136    seven_segment_controller_inst/segment_counter[0]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  seven_segment_controller_inst/segment_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.498    14.827    seven_segment_controller_inst/CLK
    SLICE_X63Y70         FDRE                                         r  seven_segment_controller_inst/segment_counter_reg[10]/C
                         clock pessimism              0.271    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X63Y70         FDRE (Setup_fdre_C_R)       -0.631    14.431    seven_segment_controller_inst/segment_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.431    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  5.295    




