INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:25:22 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 buffer48/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.380ns period=6.760ns})
  Destination:            buffer44/outs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.380ns period=6.760ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.760ns  (clk rise@6.760ns - clk rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 1.483ns (23.086%)  route 4.941ns (76.914%))
  Logic Levels:           19  (CARRY4=3 LUT3=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.243 - 6.760 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1361, unset)         0.508     0.508    buffer48/clk
    SLICE_X10Y169        FDRE                                         r  buffer48/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y169        FDRE (Prop_fdre_C_Q)         0.232     0.740 f  buffer48/outs_reg[0]/Q
                         net (fo=50, routed)          0.240     0.980    init0/control/buffer48_outs
    SLICE_X10Y168        LUT3 (Prop_lut3_I2_O)        0.119     1.099 f  init0/control/transmitValue_i_2__108/O
                         net (fo=89, routed)          0.494     1.594    fork2/control/generateBlocks[6].regblock/init0_outs
    SLICE_X2Y169         LUT6 (Prop_lut6_I5_O)        0.043     1.637 r  fork2/control/generateBlocks[6].regblock/transmitValue_i_3__6/O
                         net (fo=37, routed)          0.520     2.157    fork2/control/generateBlocks[6].regblock/transmitValue_reg_1
    SLICE_X3Y172         LUT6 (Prop_lut6_I1_O)        0.043     2.200 r  fork2/control/generateBlocks[6].regblock/transmitValue_i_4__6/O
                         net (fo=42, routed)          0.655     2.854    fork2/control/generateBlocks[6].regblock/transmitValue_reg_3
    SLICE_X1Y169         LUT6 (Prop_lut6_I4_O)        0.043     2.897 r  fork2/control/generateBlocks[6].regblock/Memory[1][0]_i_46__0/O
                         net (fo=1, routed)           0.209     3.107    cmpi8/Memory_reg[1][0]_i_7_1
    SLICE_X1Y170         LUT3 (Prop_lut3_I1_O)        0.043     3.150 r  cmpi8/Memory[1][0]_i_23/O
                         net (fo=1, routed)           0.000     3.150    cmpi8/Memory[1][0]_i_23_n_0
    SLICE_X1Y170         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     3.401 r  cmpi8/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.401    cmpi8/Memory_reg[1][0]_i_7_n_0
    SLICE_X1Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.450 r  cmpi8/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.450    cmpi8/Memory_reg[1][0]_i_3_n_0
    SLICE_X1Y172         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.557 r  cmpi8/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=6, routed)           0.244     3.800    buffer120/fifo/result[0]
    SLICE_X0Y174         LUT5 (Prop_lut5_I0_O)        0.123     3.923 r  buffer120/fifo/i___4_i_11/O
                         net (fo=4, routed)           0.168     4.091    buffer116/fifo/buffer120_outs
    SLICE_X1Y174         LUT6 (Prop_lut6_I0_O)        0.043     4.134 f  buffer116/fifo/i___4_i_10/O
                         net (fo=4, routed)           0.187     4.321    fork34/control/generateBlocks[0].regblock/transmitValue_i_5__1_0
    SLICE_X1Y175         LUT5 (Prop_lut5_I2_O)        0.043     4.364 f  fork34/control/generateBlocks[0].regblock/i___4_i_2/O
                         net (fo=2, routed)           0.245     4.609    fork2/control/generateBlocks[6].regblock/transmitValue_i_2__69_0
    SLICE_X2Y174         LUT6 (Prop_lut6_I2_O)        0.043     4.652 r  fork2/control/generateBlocks[6].regblock/transmitValue_i_5__1/O
                         net (fo=1, routed)           0.259     4.910    init0/control/transmitValue_reg_16
    SLICE_X6Y173         LUT5 (Prop_lut5_I1_O)        0.043     4.953 r  init0/control/transmitValue_i_2__69/O
                         net (fo=3, routed)           0.323     5.276    buffer47/control/transmitValue_reg_43
    SLICE_X13Y173        LUT6 (Prop_lut6_I2_O)        0.043     5.319 f  buffer47/control/transmitValue_i_7__4/O
                         net (fo=2, routed)           0.387     5.707    buffer47/control/outs_reg[0]_2
    SLICE_X18Y172        LUT6 (Prop_lut6_I3_O)        0.043     5.750 r  buffer47/control/transmitValue_i_2__111/O
                         net (fo=17, routed)          0.181     5.931    buffer47/control/transmitValue_i_2__111_n_0
    SLICE_X18Y171        LUT6 (Prop_lut6_I2_O)        0.043     5.974 f  buffer47/control/transmitValue_i_3__31/O
                         net (fo=4, routed)           0.254     6.228    fork45/control/generateBlocks[4].regblock/transmitValue_i_3__77_1
    SLICE_X17Y173        LUT6 (Prop_lut6_I3_O)        0.043     6.271 f  fork45/control/generateBlocks[4].regblock/transmitValue_i_6__1/O
                         net (fo=1, routed)           0.191     6.462    fork45/control/generateBlocks[8].regblock/transmitValue_reg_8
    SLICE_X16Y173        LUT6 (Prop_lut6_I3_O)        0.043     6.505 f  fork45/control/generateBlocks[8].regblock/transmitValue_i_3__77/O
                         net (fo=20, routed)          0.118     6.624    buffer47/control/outs_reg[5]
    SLICE_X16Y173        LUT6 (Prop_lut6_I1_O)        0.043     6.667 r  buffer47/control/outs[5]_i_1__1/O
                         net (fo=7, routed)           0.265     6.932    buffer44/E[0]
    SLICE_X15Y173        FDRE                                         r  buffer44/outs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.760     6.760 r  
                                                      0.000     6.760 r  clk (IN)
                         net (fo=1361, unset)         0.483     7.243    buffer44/clk
    SLICE_X15Y173        FDRE                                         r  buffer44/outs_reg[1]/C
                         clock pessimism              0.000     7.243    
                         clock uncertainty           -0.035     7.207    
    SLICE_X15Y173        FDRE (Setup_fdre_C_CE)      -0.194     7.013    buffer44/outs_reg[1]
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  0.081    




