// Seed: 758389981
macromodule module_0 ();
  always id_1 = 1'b0;
  wire id_2;
  wire id_3, id_4;
  wire id_5, id_6;
  always_latch id_5 = id_3;
  assign id_2 = id_2;
endmodule
module module_1 (
    input  wor   id_0,
    output wand  id_1,
    input  wire  id_2,
    output uwire id_3
    , id_5
);
  supply1 id_6 = 1;
  id_7(
      1'd0, 1 && 1
  );
  module_0 modCall_1 ();
  reg id_8, id_9, id_10;
  always_latch #1 id_10.id_8 <= id_6 - 1;
endmodule
