// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "11/29/2020 19:35:55"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module testa_unid_controle (
	clk,
	ALUOp,
	ALUSrc,
	n,
	z,
	SeltipoSouB,
	MemToReg,
	MemWrite,
	PCSrc,
	regWrite,
	Tipo_Branch,
	rl1,
	rl2,
	rd,
	dado,
	inst,
	ula_in2,
	imed,
	rl1out,
	rl2out,
	imed_p2muxed,
	ulares,
	memout,
	atualPC,
	novoPC,
	selSLT,
	breg_in);
input 	clk;
output 	[3:0] ALUOp;
output 	ALUSrc;
output 	n;
output 	z;
output 	SeltipoSouB;
output 	MemToReg;
output 	MemWrite;
output 	PCSrc;
output 	regWrite;
output 	[2:0] Tipo_Branch;
output 	[4:0] rl1;
output 	[4:0] rl2;
output 	[4:0] rd;
output 	[31:0] dado;
output 	[31:0] inst;
output 	[31:0] ula_in2;
output 	[31:0] imed;
output 	[31:0] rl1out;
output 	[31:0] rl2out;
output 	[31:0] imed_p2muxed;
output 	[31:0] ulares;
output 	[31:0] memout;
output 	[31:0] atualPC;
output 	[31:0] novoPC;
output 	selSLT;
output 	[31:0] breg_in;

// Design Ports Information
// ALUOp[0]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOp[1]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOp[2]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOp[3]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUSrc	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// z	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SeltipoSouB	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemToReg	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemWrite	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCSrc	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWrite	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Tipo_Branch[0]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Tipo_Branch[1]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Tipo_Branch[2]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1[0]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1[1]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1[2]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1[3]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1[4]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2[0]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2[1]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2[2]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2[3]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2[4]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[0]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[1]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[2]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[3]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[4]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[0]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[2]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[3]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[4]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[5]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[6]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[7]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[8]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[9]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[10]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[11]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[12]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[13]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[14]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[15]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[16]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[17]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[18]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[19]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[20]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[21]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[22]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[23]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[24]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[25]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[26]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[27]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[28]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[29]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[30]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dado[31]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[0]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[1]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[2]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[3]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[4]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[5]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[6]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[7]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[8]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[9]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[10]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[11]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[12]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[13]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[14]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[15]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[16]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[17]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[18]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[19]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[20]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[21]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[22]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[23]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[24]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[25]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[26]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[27]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[28]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[29]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[30]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[31]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[0]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[2]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[3]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[4]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[5]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[6]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[7]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[8]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[9]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[10]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[11]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[12]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[13]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[14]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[15]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[16]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[17]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[18]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[19]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[20]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[21]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[22]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[23]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[24]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[25]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[26]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[27]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[28]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[29]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[30]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ula_in2[31]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[0]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[1]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[2]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[3]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[4]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[5]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[6]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[7]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[8]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[9]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[10]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[11]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[12]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[13]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[14]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[15]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[16]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[17]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[18]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[19]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[20]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[21]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[22]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[23]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[24]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[25]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[26]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[27]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[28]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[29]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[30]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed[31]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[0]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[1]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[2]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[3]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[4]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[5]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[6]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[7]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[9]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[10]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[11]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[12]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[13]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[14]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[15]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[16]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[17]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[18]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[19]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[20]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[21]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[22]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[23]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[24]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[25]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[26]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[27]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[28]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[29]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[30]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl1out[31]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[0]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[2]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[4]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[7]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[8]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[9]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[10]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[11]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[12]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[13]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[14]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[15]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[16]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[17]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[18]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[19]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[20]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[21]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[22]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[23]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[24]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[25]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[26]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[27]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[28]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[29]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[30]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rl2out[31]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[0]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[1]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[2]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[5]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[6]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[7]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[8]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[9]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[10]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[11]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[12]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[13]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[14]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[15]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[16]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[17]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[18]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[19]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[20]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[21]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[22]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[23]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[24]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[25]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[26]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[27]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[28]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[29]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[30]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imed_p2muxed[31]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[0]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[1]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[2]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[3]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[4]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[5]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[6]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[7]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[8]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[9]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[10]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[11]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[12]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[13]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[14]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[15]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[16]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[17]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[18]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[19]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[20]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[21]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[22]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[23]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[24]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[25]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[26]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[27]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[28]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[29]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[30]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ulares[31]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[0]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[1]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[2]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[3]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[4]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[5]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[6]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[7]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[8]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[9]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[10]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[11]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[12]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[13]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[14]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[15]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[16]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[17]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[18]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[19]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[20]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[21]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[22]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[23]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[24]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[25]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[26]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[27]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[28]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[29]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[30]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[31]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[0]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[1]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[2]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[4]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[5]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[6]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[7]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[8]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[9]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[10]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[11]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[12]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[13]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[14]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[15]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[16]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[17]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[18]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[19]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[20]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[21]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[22]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[23]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[24]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[25]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[26]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[27]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[28]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[29]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[30]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// atualPC[31]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[0]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[1]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[2]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[3]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[4]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[5]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[6]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[7]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[8]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[9]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[10]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[11]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[12]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[13]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[14]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[15]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[16]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[17]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[18]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[19]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[20]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[21]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[22]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[23]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[24]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[25]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[26]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[27]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[28]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[29]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[30]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novoPC[31]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// selSLT	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[0]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[1]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[2]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[3]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[4]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[5]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[6]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[7]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[8]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[9]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[10]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[11]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[12]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[13]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[14]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[15]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[16]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[17]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[18]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[19]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[20]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[21]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[22]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[23]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[24]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[25]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[26]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[27]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[28]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[29]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[30]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// breg_in[31]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("RVSP_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \ALUOp[0]~output_o ;
wire \ALUOp[1]~output_o ;
wire \ALUOp[2]~output_o ;
wire \ALUOp[3]~output_o ;
wire \ALUSrc~output_o ;
wire \n~output_o ;
wire \z~output_o ;
wire \SeltipoSouB~output_o ;
wire \MemToReg~output_o ;
wire \MemWrite~output_o ;
wire \PCSrc~output_o ;
wire \regWrite~output_o ;
wire \Tipo_Branch[0]~output_o ;
wire \Tipo_Branch[1]~output_o ;
wire \Tipo_Branch[2]~output_o ;
wire \rl1[0]~output_o ;
wire \rl1[1]~output_o ;
wire \rl1[2]~output_o ;
wire \rl1[3]~output_o ;
wire \rl1[4]~output_o ;
wire \rl2[0]~output_o ;
wire \rl2[1]~output_o ;
wire \rl2[2]~output_o ;
wire \rl2[3]~output_o ;
wire \rl2[4]~output_o ;
wire \rd[0]~output_o ;
wire \rd[1]~output_o ;
wire \rd[2]~output_o ;
wire \rd[3]~output_o ;
wire \rd[4]~output_o ;
wire \dado[0]~output_o ;
wire \dado[1]~output_o ;
wire \dado[2]~output_o ;
wire \dado[3]~output_o ;
wire \dado[4]~output_o ;
wire \dado[5]~output_o ;
wire \dado[6]~output_o ;
wire \dado[7]~output_o ;
wire \dado[8]~output_o ;
wire \dado[9]~output_o ;
wire \dado[10]~output_o ;
wire \dado[11]~output_o ;
wire \dado[12]~output_o ;
wire \dado[13]~output_o ;
wire \dado[14]~output_o ;
wire \dado[15]~output_o ;
wire \dado[16]~output_o ;
wire \dado[17]~output_o ;
wire \dado[18]~output_o ;
wire \dado[19]~output_o ;
wire \dado[20]~output_o ;
wire \dado[21]~output_o ;
wire \dado[22]~output_o ;
wire \dado[23]~output_o ;
wire \dado[24]~output_o ;
wire \dado[25]~output_o ;
wire \dado[26]~output_o ;
wire \dado[27]~output_o ;
wire \dado[28]~output_o ;
wire \dado[29]~output_o ;
wire \dado[30]~output_o ;
wire \dado[31]~output_o ;
wire \inst[0]~output_o ;
wire \inst[1]~output_o ;
wire \inst[2]~output_o ;
wire \inst[3]~output_o ;
wire \inst[4]~output_o ;
wire \inst[5]~output_o ;
wire \inst[6]~output_o ;
wire \inst[7]~output_o ;
wire \inst[8]~output_o ;
wire \inst[9]~output_o ;
wire \inst[10]~output_o ;
wire \inst[11]~output_o ;
wire \inst[12]~output_o ;
wire \inst[13]~output_o ;
wire \inst[14]~output_o ;
wire \inst[15]~output_o ;
wire \inst[16]~output_o ;
wire \inst[17]~output_o ;
wire \inst[18]~output_o ;
wire \inst[19]~output_o ;
wire \inst[20]~output_o ;
wire \inst[21]~output_o ;
wire \inst[22]~output_o ;
wire \inst[23]~output_o ;
wire \inst[24]~output_o ;
wire \inst[25]~output_o ;
wire \inst[26]~output_o ;
wire \inst[27]~output_o ;
wire \inst[28]~output_o ;
wire \inst[29]~output_o ;
wire \inst[30]~output_o ;
wire \inst[31]~output_o ;
wire \ula_in2[0]~output_o ;
wire \ula_in2[1]~output_o ;
wire \ula_in2[2]~output_o ;
wire \ula_in2[3]~output_o ;
wire \ula_in2[4]~output_o ;
wire \ula_in2[5]~output_o ;
wire \ula_in2[6]~output_o ;
wire \ula_in2[7]~output_o ;
wire \ula_in2[8]~output_o ;
wire \ula_in2[9]~output_o ;
wire \ula_in2[10]~output_o ;
wire \ula_in2[11]~output_o ;
wire \ula_in2[12]~output_o ;
wire \ula_in2[13]~output_o ;
wire \ula_in2[14]~output_o ;
wire \ula_in2[15]~output_o ;
wire \ula_in2[16]~output_o ;
wire \ula_in2[17]~output_o ;
wire \ula_in2[18]~output_o ;
wire \ula_in2[19]~output_o ;
wire \ula_in2[20]~output_o ;
wire \ula_in2[21]~output_o ;
wire \ula_in2[22]~output_o ;
wire \ula_in2[23]~output_o ;
wire \ula_in2[24]~output_o ;
wire \ula_in2[25]~output_o ;
wire \ula_in2[26]~output_o ;
wire \ula_in2[27]~output_o ;
wire \ula_in2[28]~output_o ;
wire \ula_in2[29]~output_o ;
wire \ula_in2[30]~output_o ;
wire \ula_in2[31]~output_o ;
wire \imed[0]~output_o ;
wire \imed[1]~output_o ;
wire \imed[2]~output_o ;
wire \imed[3]~output_o ;
wire \imed[4]~output_o ;
wire \imed[5]~output_o ;
wire \imed[6]~output_o ;
wire \imed[7]~output_o ;
wire \imed[8]~output_o ;
wire \imed[9]~output_o ;
wire \imed[10]~output_o ;
wire \imed[11]~output_o ;
wire \imed[12]~output_o ;
wire \imed[13]~output_o ;
wire \imed[14]~output_o ;
wire \imed[15]~output_o ;
wire \imed[16]~output_o ;
wire \imed[17]~output_o ;
wire \imed[18]~output_o ;
wire \imed[19]~output_o ;
wire \imed[20]~output_o ;
wire \imed[21]~output_o ;
wire \imed[22]~output_o ;
wire \imed[23]~output_o ;
wire \imed[24]~output_o ;
wire \imed[25]~output_o ;
wire \imed[26]~output_o ;
wire \imed[27]~output_o ;
wire \imed[28]~output_o ;
wire \imed[29]~output_o ;
wire \imed[30]~output_o ;
wire \imed[31]~output_o ;
wire \rl1out[0]~output_o ;
wire \rl1out[1]~output_o ;
wire \rl1out[2]~output_o ;
wire \rl1out[3]~output_o ;
wire \rl1out[4]~output_o ;
wire \rl1out[5]~output_o ;
wire \rl1out[6]~output_o ;
wire \rl1out[7]~output_o ;
wire \rl1out[8]~output_o ;
wire \rl1out[9]~output_o ;
wire \rl1out[10]~output_o ;
wire \rl1out[11]~output_o ;
wire \rl1out[12]~output_o ;
wire \rl1out[13]~output_o ;
wire \rl1out[14]~output_o ;
wire \rl1out[15]~output_o ;
wire \rl1out[16]~output_o ;
wire \rl1out[17]~output_o ;
wire \rl1out[18]~output_o ;
wire \rl1out[19]~output_o ;
wire \rl1out[20]~output_o ;
wire \rl1out[21]~output_o ;
wire \rl1out[22]~output_o ;
wire \rl1out[23]~output_o ;
wire \rl1out[24]~output_o ;
wire \rl1out[25]~output_o ;
wire \rl1out[26]~output_o ;
wire \rl1out[27]~output_o ;
wire \rl1out[28]~output_o ;
wire \rl1out[29]~output_o ;
wire \rl1out[30]~output_o ;
wire \rl1out[31]~output_o ;
wire \rl2out[0]~output_o ;
wire \rl2out[1]~output_o ;
wire \rl2out[2]~output_o ;
wire \rl2out[3]~output_o ;
wire \rl2out[4]~output_o ;
wire \rl2out[5]~output_o ;
wire \rl2out[6]~output_o ;
wire \rl2out[7]~output_o ;
wire \rl2out[8]~output_o ;
wire \rl2out[9]~output_o ;
wire \rl2out[10]~output_o ;
wire \rl2out[11]~output_o ;
wire \rl2out[12]~output_o ;
wire \rl2out[13]~output_o ;
wire \rl2out[14]~output_o ;
wire \rl2out[15]~output_o ;
wire \rl2out[16]~output_o ;
wire \rl2out[17]~output_o ;
wire \rl2out[18]~output_o ;
wire \rl2out[19]~output_o ;
wire \rl2out[20]~output_o ;
wire \rl2out[21]~output_o ;
wire \rl2out[22]~output_o ;
wire \rl2out[23]~output_o ;
wire \rl2out[24]~output_o ;
wire \rl2out[25]~output_o ;
wire \rl2out[26]~output_o ;
wire \rl2out[27]~output_o ;
wire \rl2out[28]~output_o ;
wire \rl2out[29]~output_o ;
wire \rl2out[30]~output_o ;
wire \rl2out[31]~output_o ;
wire \imed_p2muxed[0]~output_o ;
wire \imed_p2muxed[1]~output_o ;
wire \imed_p2muxed[2]~output_o ;
wire \imed_p2muxed[3]~output_o ;
wire \imed_p2muxed[4]~output_o ;
wire \imed_p2muxed[5]~output_o ;
wire \imed_p2muxed[6]~output_o ;
wire \imed_p2muxed[7]~output_o ;
wire \imed_p2muxed[8]~output_o ;
wire \imed_p2muxed[9]~output_o ;
wire \imed_p2muxed[10]~output_o ;
wire \imed_p2muxed[11]~output_o ;
wire \imed_p2muxed[12]~output_o ;
wire \imed_p2muxed[13]~output_o ;
wire \imed_p2muxed[14]~output_o ;
wire \imed_p2muxed[15]~output_o ;
wire \imed_p2muxed[16]~output_o ;
wire \imed_p2muxed[17]~output_o ;
wire \imed_p2muxed[18]~output_o ;
wire \imed_p2muxed[19]~output_o ;
wire \imed_p2muxed[20]~output_o ;
wire \imed_p2muxed[21]~output_o ;
wire \imed_p2muxed[22]~output_o ;
wire \imed_p2muxed[23]~output_o ;
wire \imed_p2muxed[24]~output_o ;
wire \imed_p2muxed[25]~output_o ;
wire \imed_p2muxed[26]~output_o ;
wire \imed_p2muxed[27]~output_o ;
wire \imed_p2muxed[28]~output_o ;
wire \imed_p2muxed[29]~output_o ;
wire \imed_p2muxed[30]~output_o ;
wire \imed_p2muxed[31]~output_o ;
wire \ulares[0]~output_o ;
wire \ulares[1]~output_o ;
wire \ulares[2]~output_o ;
wire \ulares[3]~output_o ;
wire \ulares[4]~output_o ;
wire \ulares[5]~output_o ;
wire \ulares[6]~output_o ;
wire \ulares[7]~output_o ;
wire \ulares[8]~output_o ;
wire \ulares[9]~output_o ;
wire \ulares[10]~output_o ;
wire \ulares[11]~output_o ;
wire \ulares[12]~output_o ;
wire \ulares[13]~output_o ;
wire \ulares[14]~output_o ;
wire \ulares[15]~output_o ;
wire \ulares[16]~output_o ;
wire \ulares[17]~output_o ;
wire \ulares[18]~output_o ;
wire \ulares[19]~output_o ;
wire \ulares[20]~output_o ;
wire \ulares[21]~output_o ;
wire \ulares[22]~output_o ;
wire \ulares[23]~output_o ;
wire \ulares[24]~output_o ;
wire \ulares[25]~output_o ;
wire \ulares[26]~output_o ;
wire \ulares[27]~output_o ;
wire \ulares[28]~output_o ;
wire \ulares[29]~output_o ;
wire \ulares[30]~output_o ;
wire \ulares[31]~output_o ;
wire \memout[0]~output_o ;
wire \memout[1]~output_o ;
wire \memout[2]~output_o ;
wire \memout[3]~output_o ;
wire \memout[4]~output_o ;
wire \memout[5]~output_o ;
wire \memout[6]~output_o ;
wire \memout[7]~output_o ;
wire \memout[8]~output_o ;
wire \memout[9]~output_o ;
wire \memout[10]~output_o ;
wire \memout[11]~output_o ;
wire \memout[12]~output_o ;
wire \memout[13]~output_o ;
wire \memout[14]~output_o ;
wire \memout[15]~output_o ;
wire \memout[16]~output_o ;
wire \memout[17]~output_o ;
wire \memout[18]~output_o ;
wire \memout[19]~output_o ;
wire \memout[20]~output_o ;
wire \memout[21]~output_o ;
wire \memout[22]~output_o ;
wire \memout[23]~output_o ;
wire \memout[24]~output_o ;
wire \memout[25]~output_o ;
wire \memout[26]~output_o ;
wire \memout[27]~output_o ;
wire \memout[28]~output_o ;
wire \memout[29]~output_o ;
wire \memout[30]~output_o ;
wire \memout[31]~output_o ;
wire \atualPC[0]~output_o ;
wire \atualPC[1]~output_o ;
wire \atualPC[2]~output_o ;
wire \atualPC[3]~output_o ;
wire \atualPC[4]~output_o ;
wire \atualPC[5]~output_o ;
wire \atualPC[6]~output_o ;
wire \atualPC[7]~output_o ;
wire \atualPC[8]~output_o ;
wire \atualPC[9]~output_o ;
wire \atualPC[10]~output_o ;
wire \atualPC[11]~output_o ;
wire \atualPC[12]~output_o ;
wire \atualPC[13]~output_o ;
wire \atualPC[14]~output_o ;
wire \atualPC[15]~output_o ;
wire \atualPC[16]~output_o ;
wire \atualPC[17]~output_o ;
wire \atualPC[18]~output_o ;
wire \atualPC[19]~output_o ;
wire \atualPC[20]~output_o ;
wire \atualPC[21]~output_o ;
wire \atualPC[22]~output_o ;
wire \atualPC[23]~output_o ;
wire \atualPC[24]~output_o ;
wire \atualPC[25]~output_o ;
wire \atualPC[26]~output_o ;
wire \atualPC[27]~output_o ;
wire \atualPC[28]~output_o ;
wire \atualPC[29]~output_o ;
wire \atualPC[30]~output_o ;
wire \atualPC[31]~output_o ;
wire \novoPC[0]~output_o ;
wire \novoPC[1]~output_o ;
wire \novoPC[2]~output_o ;
wire \novoPC[3]~output_o ;
wire \novoPC[4]~output_o ;
wire \novoPC[5]~output_o ;
wire \novoPC[6]~output_o ;
wire \novoPC[7]~output_o ;
wire \novoPC[8]~output_o ;
wire \novoPC[9]~output_o ;
wire \novoPC[10]~output_o ;
wire \novoPC[11]~output_o ;
wire \novoPC[12]~output_o ;
wire \novoPC[13]~output_o ;
wire \novoPC[14]~output_o ;
wire \novoPC[15]~output_o ;
wire \novoPC[16]~output_o ;
wire \novoPC[17]~output_o ;
wire \novoPC[18]~output_o ;
wire \novoPC[19]~output_o ;
wire \novoPC[20]~output_o ;
wire \novoPC[21]~output_o ;
wire \novoPC[22]~output_o ;
wire \novoPC[23]~output_o ;
wire \novoPC[24]~output_o ;
wire \novoPC[25]~output_o ;
wire \novoPC[26]~output_o ;
wire \novoPC[27]~output_o ;
wire \novoPC[28]~output_o ;
wire \novoPC[29]~output_o ;
wire \novoPC[30]~output_o ;
wire \novoPC[31]~output_o ;
wire \selSLT~output_o ;
wire \breg_in[0]~output_o ;
wire \breg_in[1]~output_o ;
wire \breg_in[2]~output_o ;
wire \breg_in[3]~output_o ;
wire \breg_in[4]~output_o ;
wire \breg_in[5]~output_o ;
wire \breg_in[6]~output_o ;
wire \breg_in[7]~output_o ;
wire \breg_in[8]~output_o ;
wire \breg_in[9]~output_o ;
wire \breg_in[10]~output_o ;
wire \breg_in[11]~output_o ;
wire \breg_in[12]~output_o ;
wire \breg_in[13]~output_o ;
wire \breg_in[14]~output_o ;
wire \breg_in[15]~output_o ;
wire \breg_in[16]~output_o ;
wire \breg_in[17]~output_o ;
wire \breg_in[18]~output_o ;
wire \breg_in[19]~output_o ;
wire \breg_in[20]~output_o ;
wire \breg_in[21]~output_o ;
wire \breg_in[22]~output_o ;
wire \breg_in[23]~output_o ;
wire \breg_in[24]~output_o ;
wire \breg_in[25]~output_o ;
wire \breg_in[26]~output_o ;
wire \breg_in[27]~output_o ;
wire \breg_in[28]~output_o ;
wire \breg_in[29]~output_o ;
wire \breg_in[30]~output_o ;
wire \breg_in[31]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \mba|Add1~0_combout ;
wire \mba|Add1~9 ;
wire \mba|Add1~10_combout ;
wire \mi|rom~1_combout ;
wire \mba|Add0~10 ;
wire \mba|Add0~13 ;
wire \mba|Add0~15_combout ;
wire \mi|rom~10_combout ;
wire \mi|rom~11_combout ;
wire \br|x_rtl_1_bypass[6]~feeder_combout ;
wire \br|x_rtl_1_bypass[0]~1_combout ;
wire \br|x~1_combout ;
wire \mi|rom~6_combout ;
wire \mi|rom~7_combout ;
wire \br|x_rtl_1_bypass[2]~feeder_combout ;
wire \br|x_rtl_1_bypass[1]~feeder_combout ;
wire \mi|rom~8_combout ;
wire \mi|rom~9_combout ;
wire \mi|rom~20_combout ;
wire \br|x_rtl_1_bypass[3]~feeder_combout ;
wire \br|x~0_combout ;
wire \uc|Selector4~0_combout ;
wire \~GND~combout ;
wire \mi|rom~18_combout ;
wire \mi|rom~19_combout ;
wire \br|x_rtl_0_bypass[8]~feeder_combout ;
wire \mi|rom~16_combout ;
wire \mi|rom~17_combout ;
wire \br|x~5_combout ;
wire \br|x_rtl_0_bypass[0]~0_combout ;
wire \br|x_rtl_0_bypass[0]~feeder_combout ;
wire \br|x_rtl_0_bypass[3]~feeder_combout ;
wire \br|x_rtl_0_bypass[1]~feeder_combout ;
wire \mi|rom~12_combout ;
wire \mi|rom~13_combout ;
wire \mi|rom~14_combout ;
wire \mi|rom~15_combout ;
wire \br|x_rtl_0_bypass[4]~feeder_combout ;
wire \br|x~4_combout ;
wire \br|x~6_combout ;
wire \br|x_rtl_1_bypass[13]~feeder_combout ;
wire \br|x~62_combout ;
wire \br|x~2_combout ;
wire \br|x~65_combout ;
wire \br|x~73_combout ;
wire \br|x~74_combout ;
wire \br|x~75_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a26 ;
wire \br|x~16_combout ;
wire \br|x_rtl_1_bypass[38]~feeder_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a27 ;
wire \br|x~14_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a28 ;
wire \br|x~12_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a29 ;
wire \br|x~10_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a31 ;
wire \br|x~3_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a31 ;
wire \br|x_rtl_0|auto_generated|ram_block1a31 ;
wire \br|x~7_combout ;
wire \unid_log_arit|Add0~125_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a30 ;
wire \br|x~9_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a29 ;
wire \br|x~11_combout ;
wire \unid_log_arit|Add0~127_combout ;
wire \unid_log_arit|Add0~128_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a28 ;
wire \br|x~13_combout ;
wire \unid_log_arit|Add0~129_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a27 ;
wire \br|x~15_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a26 ;
wire \br|x~17_combout ;
wire \unid_log_arit|Add0~130_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a25 ;
wire \br|x~19_combout ;
wire \unid_log_arit|Add0~131_combout ;
wire \unid_log_arit|Add0~132_combout ;
wire \unid_log_arit|Add0~133_combout ;
wire \unid_log_arit|Add0~134_combout ;
wire \unid_log_arit|Add0~135_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a21 ;
wire \br|x~27_combout ;
wire \unid_log_arit|Add0~136_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a19 ;
wire \br|x~31_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a18 ;
wire \br|x~33_combout ;
wire \unid_log_arit|Add0~138_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a17 ;
wire \br|x~35_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a16 ;
wire \br|x~37_combout ;
wire \unid_log_arit|Add0~140_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a15 ;
wire \br|x~39_combout ;
wire \unid_log_arit|Add0~141_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a14 ;
wire \br|x~41_combout ;
wire \unid_log_arit|Add0~142_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a13 ;
wire \br|x~42_combout ;
wire \unid_log_arit|Add0~143_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a13 ;
wire \br|x~43_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a12 ;
wire \br|x~44_combout ;
wire \unid_log_arit|Add0~144_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a11 ;
wire \br|x~47_combout ;
wire \unid_log_arit|Add0~145_combout ;
wire \unid_log_arit|Add0~146_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a10 ;
wire \br|x_rtl_0_bypass[21]~feeder_combout ;
wire \br|x~49_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a9 ;
wire \br|x~51_combout ;
wire \unid_log_arit|Add0~148_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a8 ;
wire \br|x~53_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a7 ;
wire \br|x~55_combout ;
wire \br|x_rtl_0_bypass[17]~feeder_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a6 ;
wire \br|x~57_combout ;
wire \unid_log_arit|Add0~150_combout ;
wire \br|x_rtl_0_bypass[16]~feeder_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a5 ;
wire \br|x~59_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a4 ;
wire \br|x~60_combout ;
wire \br|x_rtl_0_bypass[14]~feeder_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a3 ;
wire \br|x~61_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a2 ;
wire \br|x~64_combout ;
wire \mgi|parte2im[1]~1_combout ;
wire \unid_log_arit|Add0~57_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \br|x~70_combout ;
wire \unid_log_arit|Add0~60_cout ;
wire \unid_log_arit|Add0~62 ;
wire \unid_log_arit|Add0~64 ;
wire \unid_log_arit|Add0~66 ;
wire \unid_log_arit|Add0~68 ;
wire \unid_log_arit|Add0~70 ;
wire \unid_log_arit|Add0~72 ;
wire \unid_log_arit|Add0~74 ;
wire \unid_log_arit|Add0~76 ;
wire \unid_log_arit|Add0~78 ;
wire \unid_log_arit|Add0~80 ;
wire \unid_log_arit|Add0~82 ;
wire \unid_log_arit|Add0~84 ;
wire \unid_log_arit|Add0~86 ;
wire \unid_log_arit|Add0~88 ;
wire \unid_log_arit|Add0~90 ;
wire \unid_log_arit|Add0~92 ;
wire \unid_log_arit|Add0~94 ;
wire \unid_log_arit|Add0~96 ;
wire \unid_log_arit|Add0~98 ;
wire \unid_log_arit|Add0~100 ;
wire \unid_log_arit|Add0~102 ;
wire \unid_log_arit|Add0~104 ;
wire \unid_log_arit|Add0~106 ;
wire \unid_log_arit|Add0~108 ;
wire \unid_log_arit|Add0~110 ;
wire \unid_log_arit|Add0~112 ;
wire \unid_log_arit|Add0~114 ;
wire \unid_log_arit|Add0~116 ;
wire \unid_log_arit|Add0~118 ;
wire \unid_log_arit|Add0~120 ;
wire \unid_log_arit|Add0~122 ;
wire \unid_log_arit|Add0~123_combout ;
wire \mmr|saida[31]~31_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a30 ;
wire \br|x~8_combout ;
wire \unid_log_arit|Add0~126_combout ;
wire \unid_log_arit|Add0~121_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a30 ;
wire \mmr|saida[30]~30_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a25 ;
wire \br|x~18_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a29 ;
wire \unid_log_arit|Add0~119_combout ;
wire \mmr|saida[29]~29_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a24 ;
wire \br|x~20_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a28 ;
wire \unid_log_arit|Add0~117_combout ;
wire \mmr|saida[28]~28_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a23 ;
wire \br|x~22_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a27 ;
wire \unid_log_arit|Add0~115_combout ;
wire \mmr|saida[27]~27_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a22 ;
wire \br|x~24_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a26 ;
wire \unid_log_arit|Add0~113_combout ;
wire \mmr|saida[26]~26_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a21 ;
wire \br|x~26_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a25 ;
wire \unid_log_arit|Add0~111_combout ;
wire \mmr|saida[25]~25_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a24 ;
wire \br|x~21_combout ;
wire \unid_log_arit|Add0~109_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a24 ;
wire \mmr|saida[24]~24_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a23 ;
wire \br|x~23_combout ;
wire \unid_log_arit|Add0~107_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a23 ;
wire \mmr|saida[23]~23_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a22 ;
wire \br|x~25_combout ;
wire \unid_log_arit|Add0~105_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a22 ;
wire \mmr|saida[22]~22_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a20 ;
wire \br|x~28_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a21 ;
wire \unid_log_arit|Add0~103_combout ;
wire \mmr|saida[21]~21_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a20 ;
wire \br|x~29_combout ;
wire \unid_log_arit|Add0~101_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a20 ;
wire \mmr|saida[20]~20_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a19 ;
wire \br|x~30_combout ;
wire \unid_log_arit|Add0~137_combout ;
wire \unid_log_arit|Add0~99_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a19 ;
wire \mmr|saida[19]~19_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a18 ;
wire \br|x~32_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a18 ;
wire \unid_log_arit|Add0~97_combout ;
wire \mmr|saida[18]~18_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a17 ;
wire \br|x~34_combout ;
wire \unid_log_arit|Add0~139_combout ;
wire \unid_log_arit|Add0~95_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a17 ;
wire \mmr|saida[17]~17_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a16 ;
wire \br|x~36_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a16 ;
wire \unid_log_arit|Add0~93_combout ;
wire \mmr|saida[16]~16_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a15 ;
wire \br|x~38_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a15 ;
wire \unid_log_arit|Add0~91_combout ;
wire \mmr|saida[15]~15_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a14 ;
wire \br|x~40_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \unid_log_arit|Add0~89_combout ;
wire \mmr|saida[14]~14_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a11 ;
wire \br|x~46_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a13 ;
wire \unid_log_arit|Add0~87_combout ;
wire \mmr|saida[13]~13_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a12 ;
wire \br|x~45_combout ;
wire \unid_log_arit|Add0~85_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a12 ;
wire \mmr|saida[12]~12_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a10 ;
wire \br|x~48_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a11 ;
wire \unid_log_arit|Add0~83_combout ;
wire \mmr|saida[11]~11_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a8 ;
wire \br|x~52_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a10 ;
wire \unid_log_arit|Add0~81_combout ;
wire \mmr|saida[10]~10_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a9 ;
wire \br|x~50_combout ;
wire \unid_log_arit|Add0~147_combout ;
wire \unid_log_arit|Add0~79_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a9 ;
wire \mmr|saida[9]~9_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a6 ;
wire \br|x~56_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a8 ;
wire \unid_log_arit|Add0~77_combout ;
wire \mmr|saida[8]~8_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a7 ;
wire \br|x~54_combout ;
wire \unid_log_arit|Add0~149_combout ;
wire \unid_log_arit|Add0~75_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \mmr|saida[7]~7_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a1 ;
wire \br|x~66_combout ;
wire \br|x~72_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \unid_log_arit|Add0~73_combout ;
wire \mmr|saida[6]~6_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a5 ;
wire \br|x~58_combout ;
wire \unid_log_arit|Add0~151_combout ;
wire \unid_log_arit|Add0~71_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \mmr|saida[5]~5_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a4 ;
wire \unid_log_arit|Add0~54_combout ;
wire \unid_log_arit|Add0~69_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \mmr|saida[4]~4_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a3 ;
wire \unid_log_arit|Add0~55_combout ;
wire \unid_log_arit|Add0~67_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \mmr|saida[3]~3_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a2 ;
wire \br|x~63_combout ;
wire \unid_log_arit|Add0~56_combout ;
wire \unid_log_arit|Add0~65_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \mmr|saida[2]~2_combout ;
wire \br|x_rtl_0|auto_generated|ram_block1a1 ;
wire \br|x~67_combout ;
wire \unid_log_arit|Add0~63_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \mmr|saida[1]~1_combout ;
wire \br|x_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \br|x~69_combout ;
wire \br|x~71_combout ;
wire \md|ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \mmr|saida[0]~0_combout ;
wire \br|x~68_combout ;
wire \unid_log_arit|Add0~58_combout ;
wire \unid_log_arit|Add0~61_combout ;
wire \unid_log_arit|Equal0~11_combout ;
wire \unid_log_arit|Equal0~1_combout ;
wire \unid_log_arit|Equal0~2_combout ;
wire \unid_log_arit|Equal0~3_combout ;
wire \unid_log_arit|Equal0~4_combout ;
wire \unid_log_arit|Equal0~12_combout ;
wire \unid_log_arit|Equal0~7_combout ;
wire \unid_log_arit|Equal0~8_combout ;
wire \unid_log_arit|Equal0~5_combout ;
wire \unid_log_arit|Equal0~6_combout ;
wire \unid_log_arit|Equal0~9_combout ;
wire \mba|novoPC[17]~0_combout ;
wire \mba|Add0~17_combout ;
wire \mi|rom~0_combout ;
wire \mi|rom~21_combout ;
wire \mi|saida[20]~feeder_combout ;
wire \mgi|parte2im[0]~2_combout ;
wire \mba|Add0~0_combout ;
wire \mba|Add0~2_combout ;
wire \mba|Add1~1 ;
wire \mba|Add1~2_combout ;
wire \mba|Add0~1 ;
wire \mba|Add0~3_combout ;
wire \mba|Add0~5_combout ;
wire \mi|rom~2_combout ;
wire \mi|rom~3_combout ;
wire \mgi|parte2im[2]~0_combout ;
wire \mba|Add0~4 ;
wire \mba|Add0~6_combout ;
wire \mba|Add1~3 ;
wire \mba|Add1~4_combout ;
wire \mba|Add0~8_combout ;
wire \mba|Add0~7 ;
wire \mba|Add0~9_combout ;
wire \mba|Add1~5 ;
wire \mba|Add1~6_combout ;
wire \mba|Add0~11_combout ;
wire \mba|Add1~7 ;
wire \mba|Add1~8_combout ;
wire \mba|Add0~12_combout ;
wire \mba|Add0~14_combout ;
wire \mi|rom~4_combout ;
wire \mi|rom~5_combout ;
wire \uc|Selector7~0_combout ;
wire \unid_log_arit|Equal0~0_combout ;
wire \unid_log_arit|Equal0~10_combout ;
wire \mi|saida[16]~feeder_combout ;
wire \mi|saida[17]~feeder_combout ;
wire \comb_19|saida[0]~54_combout ;
wire \comb_19|saida[1]~55_combout ;
wire \comb_19|saida[2]~56_combout ;
wire \comb_19|saida[3]~57_combout ;
wire \comb_19|saida[4]~58_combout ;
wire \comb_19|saida[5]~59_combout ;
wire \comb_19|saida[6]~60_combout ;
wire \comb_19|saida[7]~61_combout ;
wire \comb_19|saida[8]~62_combout ;
wire \comb_19|saida[9]~63_combout ;
wire \comb_19|saida[10]~64_combout ;
wire \comb_19|saida[11]~65_combout ;
wire \comb_19|saida[12]~66_combout ;
wire \comb_19|saida[13]~67_combout ;
wire \comb_19|saida[14]~68_combout ;
wire \comb_19|saida[15]~69_combout ;
wire \comb_19|saida[16]~70_combout ;
wire \comb_19|saida[17]~71_combout ;
wire \comb_19|saida[18]~72_combout ;
wire \comb_19|saida[19]~73_combout ;
wire \comb_19|saida[20]~74_combout ;
wire \comb_19|saida[21]~75_combout ;
wire \comb_19|saida[22]~76_combout ;
wire \comb_19|saida[23]~77_combout ;
wire \comb_19|saida[24]~78_combout ;
wire \comb_19|saida[25]~79_combout ;
wire \comb_19|saida[26]~80_combout ;
wire \comb_19|saida[27]~81_combout ;
wire \comb_19|saida[28]~82_combout ;
wire \comb_19|saida[29]~83_combout ;
wire \comb_19|saida[30]~84_combout ;
wire \comb_19|saida[31]~85_combout ;
wire \mba|Add1~11 ;
wire \mba|Add1~12_combout ;
wire \mba|Add0~16 ;
wire \mba|Add0~18_combout ;
wire \mba|Add0~20_combout ;
wire \mba|Add0~19 ;
wire \mba|Add0~21_combout ;
wire \mba|Add1~13 ;
wire \mba|Add1~14_combout ;
wire \mba|Add0~23_combout ;
wire \mba|Add0~22 ;
wire \mba|Add0~24_combout ;
wire \mba|Add1~15 ;
wire \mba|Add1~16_combout ;
wire \mba|Add0~26_combout ;
wire \mba|Add1~17 ;
wire \mba|Add1~18_combout ;
wire \mba|Add0~25 ;
wire \mba|Add0~27_combout ;
wire \mba|Add0~29_combout ;
wire \mba|Add0~28 ;
wire \mba|Add0~30_combout ;
wire \mba|Add1~19 ;
wire \mba|Add1~20_combout ;
wire \mba|Add0~32_combout ;
wire \mba|Add1~21 ;
wire \mba|Add1~22_combout ;
wire \mba|Add0~31 ;
wire \mba|Add0~33_combout ;
wire \mba|Add0~35_combout ;
wire \mba|Add1~23 ;
wire \mba|Add1~24_combout ;
wire \mba|Add0~34 ;
wire \mba|Add0~36_combout ;
wire \mba|Add0~38_combout ;
wire \mba|Add1~25 ;
wire \mba|Add1~26_combout ;
wire \mba|Add0~37 ;
wire \mba|Add0~39_combout ;
wire \mba|Add0~41_combout ;
wire \mba|Add1~27 ;
wire \mba|Add1~28_combout ;
wire \mba|Add0~40 ;
wire \mba|Add0~42_combout ;
wire \mba|Add0~44_combout ;
wire \mba|Add0~43 ;
wire \mba|Add0~45_combout ;
wire \mba|Add1~29 ;
wire \mba|Add1~30_combout ;
wire \mba|Add0~47_combout ;
wire \mba|Add0~46 ;
wire \mba|Add0~48_combout ;
wire \mba|Add1~31 ;
wire \mba|Add1~32_combout ;
wire \mba|Add0~50_combout ;
wire \mba|Add1~33 ;
wire \mba|Add1~34_combout ;
wire \mba|Add0~49 ;
wire \mba|Add0~51_combout ;
wire \mba|Add0~53_combout ;
wire \mba|Add1~35 ;
wire \mba|Add1~36_combout ;
wire \mba|Add0~52 ;
wire \mba|Add0~54_combout ;
wire \mba|Add0~56_combout ;
wire \mba|Add1~37 ;
wire \mba|Add1~38_combout ;
wire \mba|Add0~55 ;
wire \mba|Add0~57_combout ;
wire \mba|Add0~59_combout ;
wire \mba|Add0~58 ;
wire \mba|Add0~60_combout ;
wire \mba|Add1~39 ;
wire \mba|Add1~40_combout ;
wire \mba|Add0~62_combout ;
wire \mba|Add1~41 ;
wire \mba|Add1~42_combout ;
wire \mba|Add0~61 ;
wire \mba|Add0~63_combout ;
wire \mba|Add0~65_combout ;
wire \mba|Add1~43 ;
wire \mba|Add1~44_combout ;
wire \mba|Add0~64 ;
wire \mba|Add0~66_combout ;
wire \mba|Add0~68_combout ;
wire \mba|Add1~45 ;
wire \mba|Add1~46_combout ;
wire \mba|Add0~67 ;
wire \mba|Add0~69_combout ;
wire \mba|Add0~71_combout ;
wire \mba|Add1~47 ;
wire \mba|Add1~48_combout ;
wire \mba|Add0~70 ;
wire \mba|Add0~72_combout ;
wire \mba|Add0~74_combout ;
wire \mba|Add0~73 ;
wire \mba|Add0~75_combout ;
wire \mba|Add1~49 ;
wire \mba|Add1~50_combout ;
wire \mba|Add0~77_combout ;
wire \mba|Add1~51 ;
wire \mba|Add1~52_combout ;
wire \mba|Add0~76 ;
wire \mba|Add0~78_combout ;
wire \mba|Add0~80_combout ;
wire \mba|Add1~53 ;
wire \mba|Add1~54_combout ;
wire \mba|Add0~79 ;
wire \mba|Add0~81_combout ;
wire \mba|Add0~83_combout ;
wire \mba|Add1~55 ;
wire \mba|Add1~56_combout ;
wire \mba|Add0~82 ;
wire \mba|Add0~84_combout ;
wire \mba|Add0~86_combout ;
wire \mba|Add1~57 ;
wire \mba|Add1~58_combout ;
wire \mba|Add0~85 ;
wire \mba|Add0~87_combout ;
wire \mba|Add0~89_combout ;
wire \mba|Add1~59 ;
wire \mba|Add1~60_combout ;
wire \mba|Add0~88 ;
wire \mba|Add0~90_combout ;
wire \mba|Add0~92_combout ;
wire \mba|Add0~91 ;
wire \mba|Add0~93_combout ;
wire \mba|Add1~61 ;
wire \mba|Add1~62_combout ;
wire \mba|Add0~95_combout ;
wire [31:0] \gpc|proxPC ;
wire [0:42] \br|x_rtl_0_bypass ;
wire [0:42] \br|x_rtl_1_bypass ;
wire [31:0] \mi|saida ;

wire [35:0] \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \md|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \md|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;

assign \br|x_rtl_1|auto_generated|ram_block1a0~portbdataout  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \br|x_rtl_1|auto_generated|ram_block1a1  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \br|x_rtl_1|auto_generated|ram_block1a2  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \br|x_rtl_1|auto_generated|ram_block1a3  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \br|x_rtl_1|auto_generated|ram_block1a4  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \br|x_rtl_1|auto_generated|ram_block1a5  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \br|x_rtl_1|auto_generated|ram_block1a6  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \br|x_rtl_1|auto_generated|ram_block1a7  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \br|x_rtl_1|auto_generated|ram_block1a8  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \br|x_rtl_1|auto_generated|ram_block1a9  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \br|x_rtl_1|auto_generated|ram_block1a10  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \br|x_rtl_1|auto_generated|ram_block1a11  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \br|x_rtl_1|auto_generated|ram_block1a12  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \br|x_rtl_1|auto_generated|ram_block1a13  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \br|x_rtl_1|auto_generated|ram_block1a14  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \br|x_rtl_1|auto_generated|ram_block1a15  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \br|x_rtl_1|auto_generated|ram_block1a16  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \br|x_rtl_1|auto_generated|ram_block1a17  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \br|x_rtl_1|auto_generated|ram_block1a18  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \br|x_rtl_1|auto_generated|ram_block1a19  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \br|x_rtl_1|auto_generated|ram_block1a20  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \br|x_rtl_1|auto_generated|ram_block1a21  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \br|x_rtl_1|auto_generated|ram_block1a22  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \br|x_rtl_1|auto_generated|ram_block1a23  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \br|x_rtl_1|auto_generated|ram_block1a24  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \br|x_rtl_1|auto_generated|ram_block1a25  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \br|x_rtl_1|auto_generated|ram_block1a26  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \br|x_rtl_1|auto_generated|ram_block1a27  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \br|x_rtl_1|auto_generated|ram_block1a28  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \br|x_rtl_1|auto_generated|ram_block1a29  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \br|x_rtl_1|auto_generated|ram_block1a30  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \br|x_rtl_1|auto_generated|ram_block1a31  = \br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \br|x_rtl_0|auto_generated|ram_block1a0~portbdataout  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \br|x_rtl_0|auto_generated|ram_block1a1  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \br|x_rtl_0|auto_generated|ram_block1a2  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \br|x_rtl_0|auto_generated|ram_block1a3  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \br|x_rtl_0|auto_generated|ram_block1a4  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \br|x_rtl_0|auto_generated|ram_block1a5  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \br|x_rtl_0|auto_generated|ram_block1a6  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \br|x_rtl_0|auto_generated|ram_block1a7  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \br|x_rtl_0|auto_generated|ram_block1a8  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \br|x_rtl_0|auto_generated|ram_block1a9  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \br|x_rtl_0|auto_generated|ram_block1a10  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \br|x_rtl_0|auto_generated|ram_block1a11  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \br|x_rtl_0|auto_generated|ram_block1a12  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \br|x_rtl_0|auto_generated|ram_block1a13  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \br|x_rtl_0|auto_generated|ram_block1a14  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \br|x_rtl_0|auto_generated|ram_block1a15  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \br|x_rtl_0|auto_generated|ram_block1a16  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \br|x_rtl_0|auto_generated|ram_block1a17  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \br|x_rtl_0|auto_generated|ram_block1a18  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \br|x_rtl_0|auto_generated|ram_block1a19  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \br|x_rtl_0|auto_generated|ram_block1a20  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \br|x_rtl_0|auto_generated|ram_block1a21  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \br|x_rtl_0|auto_generated|ram_block1a22  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \br|x_rtl_0|auto_generated|ram_block1a23  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \br|x_rtl_0|auto_generated|ram_block1a24  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \br|x_rtl_0|auto_generated|ram_block1a25  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \br|x_rtl_0|auto_generated|ram_block1a26  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \br|x_rtl_0|auto_generated|ram_block1a27  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \br|x_rtl_0|auto_generated|ram_block1a28  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \br|x_rtl_0|auto_generated|ram_block1a29  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \br|x_rtl_0|auto_generated|ram_block1a30  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \br|x_rtl_0|auto_generated|ram_block1a31  = \br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \md|ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \md|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \md|ram_rtl_0|auto_generated|ram_block1a1  = \md|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \md|ram_rtl_0|auto_generated|ram_block1a2  = \md|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \md|ram_rtl_0|auto_generated|ram_block1a3  = \md|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \md|ram_rtl_0|auto_generated|ram_block1a4  = \md|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \md|ram_rtl_0|auto_generated|ram_block1a5  = \md|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \md|ram_rtl_0|auto_generated|ram_block1a6  = \md|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \md|ram_rtl_0|auto_generated|ram_block1a7  = \md|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \md|ram_rtl_0|auto_generated|ram_block1a8  = \md|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \md|ram_rtl_0|auto_generated|ram_block1a9  = \md|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \md|ram_rtl_0|auto_generated|ram_block1a10  = \md|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \md|ram_rtl_0|auto_generated|ram_block1a11  = \md|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \md|ram_rtl_0|auto_generated|ram_block1a12  = \md|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \md|ram_rtl_0|auto_generated|ram_block1a13  = \md|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];

assign \md|ram_rtl_0|auto_generated|ram_block1a14~portadataout  = \md|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \md|ram_rtl_0|auto_generated|ram_block1a15  = \md|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];
assign \md|ram_rtl_0|auto_generated|ram_block1a16  = \md|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [2];
assign \md|ram_rtl_0|auto_generated|ram_block1a17  = \md|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [3];
assign \md|ram_rtl_0|auto_generated|ram_block1a18  = \md|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [4];
assign \md|ram_rtl_0|auto_generated|ram_block1a19  = \md|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [5];
assign \md|ram_rtl_0|auto_generated|ram_block1a20  = \md|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [6];
assign \md|ram_rtl_0|auto_generated|ram_block1a21  = \md|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [7];
assign \md|ram_rtl_0|auto_generated|ram_block1a22  = \md|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [8];
assign \md|ram_rtl_0|auto_generated|ram_block1a23  = \md|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [9];
assign \md|ram_rtl_0|auto_generated|ram_block1a24  = \md|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [10];
assign \md|ram_rtl_0|auto_generated|ram_block1a25  = \md|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [11];
assign \md|ram_rtl_0|auto_generated|ram_block1a26  = \md|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [12];
assign \md|ram_rtl_0|auto_generated|ram_block1a27  = \md|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [13];
assign \md|ram_rtl_0|auto_generated|ram_block1a28  = \md|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [14];
assign \md|ram_rtl_0|auto_generated|ram_block1a29  = \md|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [15];
assign \md|ram_rtl_0|auto_generated|ram_block1a30  = \md|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [16];
assign \md|ram_rtl_0|auto_generated|ram_block1a31  = \md|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [17];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \ALUOp[0]~output (
	.i(\uc|Selector7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOp[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOp[0]~output .bus_hold = "false";
defparam \ALUOp[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \ALUOp[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOp[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOp[1]~output .bus_hold = "false";
defparam \ALUOp[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \ALUOp[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOp[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOp[2]~output .bus_hold = "false";
defparam \ALUOp[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \ALUOp[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOp[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOp[3]~output .bus_hold = "false";
defparam \ALUOp[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \ALUSrc~output (
	.i(!\uc|Selector7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUSrc~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUSrc~output .bus_hold = "false";
defparam \ALUSrc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \n~output (
	.i(\unid_log_arit|Add0~123_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\n~output_o ),
	.obar());
// synopsys translate_off
defparam \n~output .bus_hold = "false";
defparam \n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \z~output (
	.i(\unid_log_arit|Equal0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\z~output_o ),
	.obar());
// synopsys translate_off
defparam \z~output .bus_hold = "false";
defparam \z~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \SeltipoSouB~output (
	.i(\uc|Selector7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SeltipoSouB~output_o ),
	.obar());
// synopsys translate_off
defparam \SeltipoSouB~output .bus_hold = "false";
defparam \SeltipoSouB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \MemToReg~output (
	.i(\uc|Selector4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemToReg~output_o ),
	.obar());
// synopsys translate_off
defparam \MemToReg~output .bus_hold = "false";
defparam \MemToReg~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \MemWrite~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemWrite~output_o ),
	.obar());
// synopsys translate_off
defparam \MemWrite~output .bus_hold = "false";
defparam \MemWrite~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \PCSrc~output (
	.i(\uc|Selector7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCSrc~output_o ),
	.obar());
// synopsys translate_off
defparam \PCSrc~output .bus_hold = "false";
defparam \PCSrc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \regWrite~output (
	.i(!\uc|Selector7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regWrite~output_o ),
	.obar());
// synopsys translate_off
defparam \regWrite~output .bus_hold = "false";
defparam \regWrite~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \Tipo_Branch[0]~output (
	.i(!\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Tipo_Branch[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Tipo_Branch[0]~output .bus_hold = "false";
defparam \Tipo_Branch[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \Tipo_Branch[1]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Tipo_Branch[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Tipo_Branch[1]~output .bus_hold = "false";
defparam \Tipo_Branch[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \Tipo_Branch[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Tipo_Branch[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Tipo_Branch[2]~output .bus_hold = "false";
defparam \Tipo_Branch[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \rl1[0]~output (
	.i(\mi|saida [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1[0]~output .bus_hold = "false";
defparam \rl1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \rl1[1]~output (
	.i(\mi|saida [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1[1]~output .bus_hold = "false";
defparam \rl1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \rl1[2]~output (
	.i(\mi|saida [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1[2]~output .bus_hold = "false";
defparam \rl1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \rl1[3]~output (
	.i(\mi|saida [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1[3]~output .bus_hold = "false";
defparam \rl1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \rl1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1[4]~output .bus_hold = "false";
defparam \rl1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \rl2[0]~output (
	.i(\mi|saida [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2[0]~output .bus_hold = "false";
defparam \rl2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N2
cycloneive_io_obuf \rl2[1]~output (
	.i(\mi|saida [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2[1]~output .bus_hold = "false";
defparam \rl2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \rl2[2]~output (
	.i(\mi|saida [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2[2]~output .bus_hold = "false";
defparam \rl2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \rl2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2[3]~output .bus_hold = "false";
defparam \rl2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \rl2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2[4]~output .bus_hold = "false";
defparam \rl2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \rd[0]~output (
	.i(\mi|saida [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd[0]~output .bus_hold = "false";
defparam \rd[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N23
cycloneive_io_obuf \rd[1]~output (
	.i(\mi|saida [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd[1]~output .bus_hold = "false";
defparam \rd[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \rd[2]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd[2]~output .bus_hold = "false";
defparam \rd[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \rd[3]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd[3]~output .bus_hold = "false";
defparam \rd[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N2
cycloneive_io_obuf \rd[4]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd[4]~output .bus_hold = "false";
defparam \rd[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \dado[0]~output (
	.i(\mmr|saida[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[0]~output .bus_hold = "false";
defparam \dado[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \dado[1]~output (
	.i(\mmr|saida[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[1]~output .bus_hold = "false";
defparam \dado[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \dado[2]~output (
	.i(\mmr|saida[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[2]~output .bus_hold = "false";
defparam \dado[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \dado[3]~output (
	.i(\mmr|saida[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[3]~output .bus_hold = "false";
defparam \dado[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \dado[4]~output (
	.i(\mmr|saida[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[4]~output .bus_hold = "false";
defparam \dado[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \dado[5]~output (
	.i(\mmr|saida[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[5]~output .bus_hold = "false";
defparam \dado[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \dado[6]~output (
	.i(\mmr|saida[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[6]~output .bus_hold = "false";
defparam \dado[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \dado[7]~output (
	.i(\mmr|saida[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[7]~output .bus_hold = "false";
defparam \dado[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \dado[8]~output (
	.i(\mmr|saida[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[8]~output .bus_hold = "false";
defparam \dado[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \dado[9]~output (
	.i(\mmr|saida[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[9]~output .bus_hold = "false";
defparam \dado[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \dado[10]~output (
	.i(\mmr|saida[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[10]~output .bus_hold = "false";
defparam \dado[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \dado[11]~output (
	.i(\mmr|saida[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[11]~output .bus_hold = "false";
defparam \dado[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \dado[12]~output (
	.i(\mmr|saida[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[12]~output .bus_hold = "false";
defparam \dado[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \dado[13]~output (
	.i(\mmr|saida[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[13]~output .bus_hold = "false";
defparam \dado[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \dado[14]~output (
	.i(\mmr|saida[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[14]~output .bus_hold = "false";
defparam \dado[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \dado[15]~output (
	.i(\mmr|saida[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[15]~output .bus_hold = "false";
defparam \dado[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \dado[16]~output (
	.i(\mmr|saida[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[16]~output .bus_hold = "false";
defparam \dado[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \dado[17]~output (
	.i(\mmr|saida[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[17]~output .bus_hold = "false";
defparam \dado[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \dado[18]~output (
	.i(\mmr|saida[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[18]~output .bus_hold = "false";
defparam \dado[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \dado[19]~output (
	.i(\mmr|saida[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[19]~output .bus_hold = "false";
defparam \dado[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \dado[20]~output (
	.i(\mmr|saida[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[20]~output .bus_hold = "false";
defparam \dado[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \dado[21]~output (
	.i(\mmr|saida[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[21]~output .bus_hold = "false";
defparam \dado[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \dado[22]~output (
	.i(\mmr|saida[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[22]~output .bus_hold = "false";
defparam \dado[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N23
cycloneive_io_obuf \dado[23]~output (
	.i(\mmr|saida[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[23]~output .bus_hold = "false";
defparam \dado[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \dado[24]~output (
	.i(\mmr|saida[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[24]~output .bus_hold = "false";
defparam \dado[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \dado[25]~output (
	.i(\mmr|saida[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[25]~output .bus_hold = "false";
defparam \dado[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \dado[26]~output (
	.i(\mmr|saida[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[26]~output .bus_hold = "false";
defparam \dado[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \dado[27]~output (
	.i(\mmr|saida[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[27]~output .bus_hold = "false";
defparam \dado[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \dado[28]~output (
	.i(\mmr|saida[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[28]~output .bus_hold = "false";
defparam \dado[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \dado[29]~output (
	.i(\mmr|saida[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[29]~output .bus_hold = "false";
defparam \dado[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \dado[30]~output (
	.i(\mmr|saida[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[30]~output .bus_hold = "false";
defparam \dado[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \dado[31]~output (
	.i(\mmr|saida[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dado[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \dado[31]~output .bus_hold = "false";
defparam \dado[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \inst[0]~output (
	.i(\mi|saida [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[0]~output .bus_hold = "false";
defparam \inst[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \inst[1]~output (
	.i(\mi|saida [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[1]~output .bus_hold = "false";
defparam \inst[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \inst[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[2]~output .bus_hold = "false";
defparam \inst[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \inst[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[3]~output .bus_hold = "false";
defparam \inst[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \inst[4]~output (
	.i(\mi|saida [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[4]~output .bus_hold = "false";
defparam \inst[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \inst[5]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[5]~output .bus_hold = "false";
defparam \inst[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \inst[6]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[6]~output .bus_hold = "false";
defparam \inst[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \inst[7]~output (
	.i(\mi|saida [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[7]~output .bus_hold = "false";
defparam \inst[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \inst[8]~output (
	.i(\mi|saida [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[8]~output .bus_hold = "false";
defparam \inst[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \inst[9]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[9]~output .bus_hold = "false";
defparam \inst[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N2
cycloneive_io_obuf \inst[10]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[10]~output .bus_hold = "false";
defparam \inst[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \inst[11]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[11]~output .bus_hold = "false";
defparam \inst[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \inst[12]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[12]~output .bus_hold = "false";
defparam \inst[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \inst[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[13]~output .bus_hold = "false";
defparam \inst[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \inst[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[14]~output .bus_hold = "false";
defparam \inst[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \inst[15]~output (
	.i(\mi|saida [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[15]~output .bus_hold = "false";
defparam \inst[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \inst[16]~output (
	.i(\mi|saida [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[16]~output .bus_hold = "false";
defparam \inst[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \inst[17]~output (
	.i(\mi|saida [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[17]~output .bus_hold = "false";
defparam \inst[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \inst[18]~output (
	.i(\mi|saida [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[18]~output .bus_hold = "false";
defparam \inst[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \inst[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[19]~output .bus_hold = "false";
defparam \inst[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \inst[20]~output (
	.i(\mi|saida [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[20]~output .bus_hold = "false";
defparam \inst[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \inst[21]~output (
	.i(\mi|saida [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[21]~output .bus_hold = "false";
defparam \inst[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \inst[22]~output (
	.i(\mi|saida [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[22]~output .bus_hold = "false";
defparam \inst[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \inst[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[23]~output .bus_hold = "false";
defparam \inst[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \inst[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[24]~output .bus_hold = "false";
defparam \inst[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \inst[25]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[25]~output .bus_hold = "false";
defparam \inst[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \inst[26]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[26]~output .bus_hold = "false";
defparam \inst[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \inst[27]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[27]~output .bus_hold = "false";
defparam \inst[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \inst[28]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[28]~output .bus_hold = "false";
defparam \inst[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \inst[29]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[29]~output .bus_hold = "false";
defparam \inst[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \inst[30]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[30]~output .bus_hold = "false";
defparam \inst[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \inst[31]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \inst[31]~output .bus_hold = "false";
defparam \inst[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \ula_in2[0]~output (
	.i(\comb_19|saida[0]~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[0]~output .bus_hold = "false";
defparam \ula_in2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \ula_in2[1]~output (
	.i(\comb_19|saida[1]~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[1]~output .bus_hold = "false";
defparam \ula_in2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \ula_in2[2]~output (
	.i(\comb_19|saida[2]~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[2]~output .bus_hold = "false";
defparam \ula_in2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \ula_in2[3]~output (
	.i(\comb_19|saida[3]~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[3]~output .bus_hold = "false";
defparam \ula_in2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \ula_in2[4]~output (
	.i(\comb_19|saida[4]~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[4]~output .bus_hold = "false";
defparam \ula_in2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \ula_in2[5]~output (
	.i(\comb_19|saida[5]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[5]~output .bus_hold = "false";
defparam \ula_in2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \ula_in2[6]~output (
	.i(\comb_19|saida[6]~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[6]~output .bus_hold = "false";
defparam \ula_in2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \ula_in2[7]~output (
	.i(\comb_19|saida[7]~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[7]~output .bus_hold = "false";
defparam \ula_in2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \ula_in2[8]~output (
	.i(\comb_19|saida[8]~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[8]~output .bus_hold = "false";
defparam \ula_in2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \ula_in2[9]~output (
	.i(\comb_19|saida[9]~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[9]~output .bus_hold = "false";
defparam \ula_in2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \ula_in2[10]~output (
	.i(\comb_19|saida[10]~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[10]~output .bus_hold = "false";
defparam \ula_in2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \ula_in2[11]~output (
	.i(\comb_19|saida[11]~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[11]~output .bus_hold = "false";
defparam \ula_in2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \ula_in2[12]~output (
	.i(\comb_19|saida[12]~66_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[12]~output .bus_hold = "false";
defparam \ula_in2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \ula_in2[13]~output (
	.i(\comb_19|saida[13]~67_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[13]~output .bus_hold = "false";
defparam \ula_in2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \ula_in2[14]~output (
	.i(\comb_19|saida[14]~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[14]~output .bus_hold = "false";
defparam \ula_in2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \ula_in2[15]~output (
	.i(\comb_19|saida[15]~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[15]~output .bus_hold = "false";
defparam \ula_in2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \ula_in2[16]~output (
	.i(\comb_19|saida[16]~70_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[16]~output .bus_hold = "false";
defparam \ula_in2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \ula_in2[17]~output (
	.i(\comb_19|saida[17]~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[17]~output .bus_hold = "false";
defparam \ula_in2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \ula_in2[18]~output (
	.i(\comb_19|saida[18]~72_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[18]~output .bus_hold = "false";
defparam \ula_in2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \ula_in2[19]~output (
	.i(\comb_19|saida[19]~73_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[19]~output .bus_hold = "false";
defparam \ula_in2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \ula_in2[20]~output (
	.i(\comb_19|saida[20]~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[20]~output .bus_hold = "false";
defparam \ula_in2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \ula_in2[21]~output (
	.i(\comb_19|saida[21]~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[21]~output .bus_hold = "false";
defparam \ula_in2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \ula_in2[22]~output (
	.i(\comb_19|saida[22]~76_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[22]~output .bus_hold = "false";
defparam \ula_in2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \ula_in2[23]~output (
	.i(\comb_19|saida[23]~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[23]~output .bus_hold = "false";
defparam \ula_in2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \ula_in2[24]~output (
	.i(\comb_19|saida[24]~78_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[24]~output .bus_hold = "false";
defparam \ula_in2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \ula_in2[25]~output (
	.i(\comb_19|saida[25]~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[25]~output .bus_hold = "false";
defparam \ula_in2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \ula_in2[26]~output (
	.i(\comb_19|saida[26]~80_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[26]~output .bus_hold = "false";
defparam \ula_in2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \ula_in2[27]~output (
	.i(\comb_19|saida[27]~81_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[27]~output .bus_hold = "false";
defparam \ula_in2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \ula_in2[28]~output (
	.i(\comb_19|saida[28]~82_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[28]~output .bus_hold = "false";
defparam \ula_in2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \ula_in2[29]~output (
	.i(\comb_19|saida[29]~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[29]~output .bus_hold = "false";
defparam \ula_in2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \ula_in2[30]~output (
	.i(\comb_19|saida[30]~84_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[30]~output .bus_hold = "false";
defparam \ula_in2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \ula_in2[31]~output (
	.i(\comb_19|saida[31]~85_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_in2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_in2[31]~output .bus_hold = "false";
defparam \ula_in2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \imed[0]~output (
	.i(\mgi|parte2im[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[0]~output .bus_hold = "false";
defparam \imed[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \imed[1]~output (
	.i(\mgi|parte2im[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[1]~output .bus_hold = "false";
defparam \imed[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \imed[2]~output (
	.i(\mgi|parte2im[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[2]~output .bus_hold = "false";
defparam \imed[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \imed[3]~output (
	.i(\uc|Selector7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[3]~output .bus_hold = "false";
defparam \imed[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \imed[4]~output (
	.i(\uc|Selector7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[4]~output .bus_hold = "false";
defparam \imed[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \imed[5]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[5]~output .bus_hold = "false";
defparam \imed[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \imed[6]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[6]~output .bus_hold = "false";
defparam \imed[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \imed[7]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[7]~output .bus_hold = "false";
defparam \imed[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \imed[8]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[8]~output .bus_hold = "false";
defparam \imed[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \imed[9]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[9]~output .bus_hold = "false";
defparam \imed[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \imed[10]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[10]~output .bus_hold = "false";
defparam \imed[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \imed[11]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[11]~output .bus_hold = "false";
defparam \imed[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \imed[12]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[12]~output .bus_hold = "false";
defparam \imed[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \imed[13]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[13]~output .bus_hold = "false";
defparam \imed[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \imed[14]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[14]~output .bus_hold = "false";
defparam \imed[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \imed[15]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[15]~output .bus_hold = "false";
defparam \imed[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \imed[16]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[16]~output .bus_hold = "false";
defparam \imed[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N9
cycloneive_io_obuf \imed[17]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[17]~output .bus_hold = "false";
defparam \imed[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \imed[18]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[18]~output .bus_hold = "false";
defparam \imed[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \imed[19]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[19]~output .bus_hold = "false";
defparam \imed[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \imed[20]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[20]~output .bus_hold = "false";
defparam \imed[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \imed[21]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[21]~output .bus_hold = "false";
defparam \imed[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N9
cycloneive_io_obuf \imed[22]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[22]~output .bus_hold = "false";
defparam \imed[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \imed[23]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[23]~output .bus_hold = "false";
defparam \imed[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \imed[24]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[24]~output .bus_hold = "false";
defparam \imed[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \imed[25]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[25]~output .bus_hold = "false";
defparam \imed[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \imed[26]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[26]~output .bus_hold = "false";
defparam \imed[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \imed[27]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[27]~output .bus_hold = "false";
defparam \imed[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \imed[28]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[28]~output .bus_hold = "false";
defparam \imed[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \imed[29]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[29]~output .bus_hold = "false";
defparam \imed[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \imed[30]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[30]~output .bus_hold = "false";
defparam \imed[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \imed[31]~output (
	.i(\mi|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed[31]~output .bus_hold = "false";
defparam \imed[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \rl1out[0]~output (
	.i(\br|x~70_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[0]~output .bus_hold = "false";
defparam \rl1out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \rl1out[1]~output (
	.i(\br|x~67_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[1]~output .bus_hold = "false";
defparam \rl1out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \rl1out[2]~output (
	.i(\br|x~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[2]~output .bus_hold = "false";
defparam \rl1out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \rl1out[3]~output (
	.i(\br|x~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[3]~output .bus_hold = "false";
defparam \rl1out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \rl1out[4]~output (
	.i(\br|x~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[4]~output .bus_hold = "false";
defparam \rl1out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \rl1out[5]~output (
	.i(\br|x~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[5]~output .bus_hold = "false";
defparam \rl1out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \rl1out[6]~output (
	.i(\br|x~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[6]~output .bus_hold = "false";
defparam \rl1out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \rl1out[7]~output (
	.i(\br|x~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[7]~output .bus_hold = "false";
defparam \rl1out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \rl1out[8]~output (
	.i(\br|x~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[8]~output .bus_hold = "false";
defparam \rl1out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \rl1out[9]~output (
	.i(\br|x~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[9]~output .bus_hold = "false";
defparam \rl1out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \rl1out[10]~output (
	.i(\br|x~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[10]~output .bus_hold = "false";
defparam \rl1out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \rl1out[11]~output (
	.i(\br|x~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[11]~output .bus_hold = "false";
defparam \rl1out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \rl1out[12]~output (
	.i(\br|x~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[12]~output .bus_hold = "false";
defparam \rl1out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \rl1out[13]~output (
	.i(\br|x~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[13]~output .bus_hold = "false";
defparam \rl1out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \rl1out[14]~output (
	.i(\br|x~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[14]~output .bus_hold = "false";
defparam \rl1out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \rl1out[15]~output (
	.i(\br|x~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[15]~output .bus_hold = "false";
defparam \rl1out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \rl1out[16]~output (
	.i(\br|x~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[16]~output .bus_hold = "false";
defparam \rl1out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \rl1out[17]~output (
	.i(\br|x~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[17]~output .bus_hold = "false";
defparam \rl1out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \rl1out[18]~output (
	.i(\br|x~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[18]~output .bus_hold = "false";
defparam \rl1out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \rl1out[19]~output (
	.i(\br|x~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[19]~output .bus_hold = "false";
defparam \rl1out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \rl1out[20]~output (
	.i(\br|x~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[20]~output .bus_hold = "false";
defparam \rl1out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \rl1out[21]~output (
	.i(\br|x~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[21]~output .bus_hold = "false";
defparam \rl1out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \rl1out[22]~output (
	.i(\br|x~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[22]~output .bus_hold = "false";
defparam \rl1out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \rl1out[23]~output (
	.i(\br|x~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[23]~output .bus_hold = "false";
defparam \rl1out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \rl1out[24]~output (
	.i(\br|x~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[24]~output .bus_hold = "false";
defparam \rl1out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \rl1out[25]~output (
	.i(\br|x~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[25]~output .bus_hold = "false";
defparam \rl1out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \rl1out[26]~output (
	.i(\br|x~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[26]~output .bus_hold = "false";
defparam \rl1out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \rl1out[27]~output (
	.i(\br|x~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[27]~output .bus_hold = "false";
defparam \rl1out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \rl1out[28]~output (
	.i(\br|x~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[28]~output .bus_hold = "false";
defparam \rl1out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \rl1out[29]~output (
	.i(\br|x~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[29]~output .bus_hold = "false";
defparam \rl1out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \rl1out[30]~output (
	.i(\br|x~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[30]~output .bus_hold = "false";
defparam \rl1out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \rl1out[31]~output (
	.i(\br|x~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl1out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl1out[31]~output .bus_hold = "false";
defparam \rl1out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \rl2out[0]~output (
	.i(\br|x~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[0]~output .bus_hold = "false";
defparam \rl2out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \rl2out[1]~output (
	.i(\br|x~72_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[1]~output .bus_hold = "false";
defparam \rl2out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \rl2out[2]~output (
	.i(\br|x~73_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[2]~output .bus_hold = "false";
defparam \rl2out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \rl2out[3]~output (
	.i(\br|x~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[3]~output .bus_hold = "false";
defparam \rl2out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \rl2out[4]~output (
	.i(\br|x~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[4]~output .bus_hold = "false";
defparam \rl2out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \rl2out[5]~output (
	.i(\br|x~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[5]~output .bus_hold = "false";
defparam \rl2out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \rl2out[6]~output (
	.i(\br|x~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[6]~output .bus_hold = "false";
defparam \rl2out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \rl2out[7]~output (
	.i(\br|x~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[7]~output .bus_hold = "false";
defparam \rl2out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \rl2out[8]~output (
	.i(\br|x~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[8]~output .bus_hold = "false";
defparam \rl2out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \rl2out[9]~output (
	.i(\br|x~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[9]~output .bus_hold = "false";
defparam \rl2out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \rl2out[10]~output (
	.i(\br|x~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[10]~output .bus_hold = "false";
defparam \rl2out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \rl2out[11]~output (
	.i(\br|x~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[11]~output .bus_hold = "false";
defparam \rl2out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \rl2out[12]~output (
	.i(\br|x~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[12]~output .bus_hold = "false";
defparam \rl2out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \rl2out[13]~output (
	.i(\br|x~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[13]~output .bus_hold = "false";
defparam \rl2out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \rl2out[14]~output (
	.i(\br|x~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[14]~output .bus_hold = "false";
defparam \rl2out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \rl2out[15]~output (
	.i(\br|x~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[15]~output .bus_hold = "false";
defparam \rl2out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \rl2out[16]~output (
	.i(\br|x~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[16]~output .bus_hold = "false";
defparam \rl2out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \rl2out[17]~output (
	.i(\br|x~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[17]~output .bus_hold = "false";
defparam \rl2out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \rl2out[18]~output (
	.i(\br|x~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[18]~output .bus_hold = "false";
defparam \rl2out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \rl2out[19]~output (
	.i(\br|x~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[19]~output .bus_hold = "false";
defparam \rl2out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \rl2out[20]~output (
	.i(\br|x~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[20]~output .bus_hold = "false";
defparam \rl2out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \rl2out[21]~output (
	.i(\br|x~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[21]~output .bus_hold = "false";
defparam \rl2out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \rl2out[22]~output (
	.i(\br|x~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[22]~output .bus_hold = "false";
defparam \rl2out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \rl2out[23]~output (
	.i(\br|x~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[23]~output .bus_hold = "false";
defparam \rl2out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \rl2out[24]~output (
	.i(\br|x~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[24]~output .bus_hold = "false";
defparam \rl2out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \rl2out[25]~output (
	.i(\br|x~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[25]~output .bus_hold = "false";
defparam \rl2out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \rl2out[26]~output (
	.i(\br|x~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[26]~output .bus_hold = "false";
defparam \rl2out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \rl2out[27]~output (
	.i(\br|x~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[27]~output .bus_hold = "false";
defparam \rl2out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \rl2out[28]~output (
	.i(\br|x~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[28]~output .bus_hold = "false";
defparam \rl2out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \rl2out[29]~output (
	.i(\br|x~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[29]~output .bus_hold = "false";
defparam \rl2out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \rl2out[30]~output (
	.i(\br|x~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[30]~output .bus_hold = "false";
defparam \rl2out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \rl2out[31]~output (
	.i(\br|x~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rl2out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \rl2out[31]~output .bus_hold = "false";
defparam \rl2out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \imed_p2muxed[0]~output (
	.i(\mgi|parte2im[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[0]~output .bus_hold = "false";
defparam \imed_p2muxed[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \imed_p2muxed[1]~output (
	.i(\mgi|parte2im[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[1]~output .bus_hold = "false";
defparam \imed_p2muxed[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \imed_p2muxed[2]~output (
	.i(\mgi|parte2im[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[2]~output .bus_hold = "false";
defparam \imed_p2muxed[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \imed_p2muxed[3]~output (
	.i(\uc|Selector7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[3]~output .bus_hold = "false";
defparam \imed_p2muxed[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \imed_p2muxed[4]~output (
	.i(\uc|Selector7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[4]~output .bus_hold = "false";
defparam \imed_p2muxed[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N2
cycloneive_io_obuf \imed_p2muxed[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[5]~output .bus_hold = "false";
defparam \imed_p2muxed[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \imed_p2muxed[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[6]~output .bus_hold = "false";
defparam \imed_p2muxed[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \imed_p2muxed[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[7]~output .bus_hold = "false";
defparam \imed_p2muxed[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \imed_p2muxed[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[8]~output .bus_hold = "false";
defparam \imed_p2muxed[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \imed_p2muxed[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[9]~output .bus_hold = "false";
defparam \imed_p2muxed[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \imed_p2muxed[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[10]~output .bus_hold = "false";
defparam \imed_p2muxed[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \imed_p2muxed[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[11]~output .bus_hold = "false";
defparam \imed_p2muxed[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \imed_p2muxed[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[12]~output .bus_hold = "false";
defparam \imed_p2muxed[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \imed_p2muxed[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[13]~output .bus_hold = "false";
defparam \imed_p2muxed[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \imed_p2muxed[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[14]~output .bus_hold = "false";
defparam \imed_p2muxed[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \imed_p2muxed[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[15]~output .bus_hold = "false";
defparam \imed_p2muxed[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \imed_p2muxed[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[16]~output .bus_hold = "false";
defparam \imed_p2muxed[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \imed_p2muxed[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[17]~output .bus_hold = "false";
defparam \imed_p2muxed[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \imed_p2muxed[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[18]~output .bus_hold = "false";
defparam \imed_p2muxed[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \imed_p2muxed[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[19]~output .bus_hold = "false";
defparam \imed_p2muxed[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \imed_p2muxed[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[20]~output .bus_hold = "false";
defparam \imed_p2muxed[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \imed_p2muxed[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[21]~output .bus_hold = "false";
defparam \imed_p2muxed[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \imed_p2muxed[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[22]~output .bus_hold = "false";
defparam \imed_p2muxed[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \imed_p2muxed[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[23]~output .bus_hold = "false";
defparam \imed_p2muxed[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \imed_p2muxed[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[24]~output .bus_hold = "false";
defparam \imed_p2muxed[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \imed_p2muxed[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[25]~output .bus_hold = "false";
defparam \imed_p2muxed[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \imed_p2muxed[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[26]~output .bus_hold = "false";
defparam \imed_p2muxed[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \imed_p2muxed[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[27]~output .bus_hold = "false";
defparam \imed_p2muxed[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \imed_p2muxed[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[28]~output .bus_hold = "false";
defparam \imed_p2muxed[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \imed_p2muxed[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[29]~output .bus_hold = "false";
defparam \imed_p2muxed[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \imed_p2muxed[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[30]~output .bus_hold = "false";
defparam \imed_p2muxed[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \imed_p2muxed[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imed_p2muxed[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \imed_p2muxed[31]~output .bus_hold = "false";
defparam \imed_p2muxed[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \ulares[0]~output (
	.i(\unid_log_arit|Add0~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[0]~output .bus_hold = "false";
defparam \ulares[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \ulares[1]~output (
	.i(\unid_log_arit|Add0~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[1]~output .bus_hold = "false";
defparam \ulares[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \ulares[2]~output (
	.i(\unid_log_arit|Add0~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[2]~output .bus_hold = "false";
defparam \ulares[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \ulares[3]~output (
	.i(\unid_log_arit|Add0~67_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[3]~output .bus_hold = "false";
defparam \ulares[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \ulares[4]~output (
	.i(\unid_log_arit|Add0~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[4]~output .bus_hold = "false";
defparam \ulares[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \ulares[5]~output (
	.i(\unid_log_arit|Add0~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[5]~output .bus_hold = "false";
defparam \ulares[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \ulares[6]~output (
	.i(\unid_log_arit|Add0~73_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[6]~output .bus_hold = "false";
defparam \ulares[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \ulares[7]~output (
	.i(\unid_log_arit|Add0~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[7]~output .bus_hold = "false";
defparam \ulares[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \ulares[8]~output (
	.i(\unid_log_arit|Add0~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[8]~output .bus_hold = "false";
defparam \ulares[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \ulares[9]~output (
	.i(\unid_log_arit|Add0~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[9]~output .bus_hold = "false";
defparam \ulares[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \ulares[10]~output (
	.i(\unid_log_arit|Add0~81_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[10]~output .bus_hold = "false";
defparam \ulares[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \ulares[11]~output (
	.i(\unid_log_arit|Add0~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[11]~output .bus_hold = "false";
defparam \ulares[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \ulares[12]~output (
	.i(\unid_log_arit|Add0~85_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[12]~output .bus_hold = "false";
defparam \ulares[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \ulares[13]~output (
	.i(\unid_log_arit|Add0~87_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[13]~output .bus_hold = "false";
defparam \ulares[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \ulares[14]~output (
	.i(\unid_log_arit|Add0~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[14]~output .bus_hold = "false";
defparam \ulares[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \ulares[15]~output (
	.i(\unid_log_arit|Add0~91_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[15]~output .bus_hold = "false";
defparam \ulares[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \ulares[16]~output (
	.i(\unid_log_arit|Add0~93_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[16]~output .bus_hold = "false";
defparam \ulares[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \ulares[17]~output (
	.i(\unid_log_arit|Add0~95_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[17]~output .bus_hold = "false";
defparam \ulares[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \ulares[18]~output (
	.i(\unid_log_arit|Add0~97_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[18]~output .bus_hold = "false";
defparam \ulares[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \ulares[19]~output (
	.i(\unid_log_arit|Add0~99_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[19]~output .bus_hold = "false";
defparam \ulares[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \ulares[20]~output (
	.i(\unid_log_arit|Add0~101_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[20]~output .bus_hold = "false";
defparam \ulares[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \ulares[21]~output (
	.i(\unid_log_arit|Add0~103_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[21]~output .bus_hold = "false";
defparam \ulares[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \ulares[22]~output (
	.i(\unid_log_arit|Add0~105_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[22]~output .bus_hold = "false";
defparam \ulares[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \ulares[23]~output (
	.i(\unid_log_arit|Add0~107_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[23]~output .bus_hold = "false";
defparam \ulares[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \ulares[24]~output (
	.i(\unid_log_arit|Add0~109_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[24]~output .bus_hold = "false";
defparam \ulares[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \ulares[25]~output (
	.i(\unid_log_arit|Add0~111_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[25]~output .bus_hold = "false";
defparam \ulares[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \ulares[26]~output (
	.i(\unid_log_arit|Add0~113_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[26]~output .bus_hold = "false";
defparam \ulares[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \ulares[27]~output (
	.i(\unid_log_arit|Add0~115_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[27]~output .bus_hold = "false";
defparam \ulares[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \ulares[28]~output (
	.i(\unid_log_arit|Add0~117_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[28]~output .bus_hold = "false";
defparam \ulares[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \ulares[29]~output (
	.i(\unid_log_arit|Add0~119_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[29]~output .bus_hold = "false";
defparam \ulares[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \ulares[30]~output (
	.i(\unid_log_arit|Add0~121_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[30]~output .bus_hold = "false";
defparam \ulares[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \ulares[31]~output (
	.i(\unid_log_arit|Add0~123_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ulares[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ulares[31]~output .bus_hold = "false";
defparam \ulares[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \memout[0]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[0]~output .bus_hold = "false";
defparam \memout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \memout[1]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[1]~output .bus_hold = "false";
defparam \memout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \memout[2]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[2]~output .bus_hold = "false";
defparam \memout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \memout[3]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[3]~output .bus_hold = "false";
defparam \memout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \memout[4]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[4]~output .bus_hold = "false";
defparam \memout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N16
cycloneive_io_obuf \memout[5]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[5]~output .bus_hold = "false";
defparam \memout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \memout[6]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[6]~output .bus_hold = "false";
defparam \memout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \memout[7]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[7]~output .bus_hold = "false";
defparam \memout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \memout[8]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a8 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[8]~output .bus_hold = "false";
defparam \memout[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \memout[9]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a9 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[9]~output .bus_hold = "false";
defparam \memout[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \memout[10]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a10 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[10]~output .bus_hold = "false";
defparam \memout[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \memout[11]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a11 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[11]~output .bus_hold = "false";
defparam \memout[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \memout[12]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a12 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[12]~output .bus_hold = "false";
defparam \memout[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \memout[13]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a13 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[13]~output .bus_hold = "false";
defparam \memout[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \memout[14]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[14]~output .bus_hold = "false";
defparam \memout[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \memout[15]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a15 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[15]~output .bus_hold = "false";
defparam \memout[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \memout[16]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a16 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[16]~output .bus_hold = "false";
defparam \memout[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \memout[17]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a17 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[17]~output .bus_hold = "false";
defparam \memout[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \memout[18]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a18 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[18]~output .bus_hold = "false";
defparam \memout[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \memout[19]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a19 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[19]~output .bus_hold = "false";
defparam \memout[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \memout[20]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a20 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[20]~output .bus_hold = "false";
defparam \memout[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \memout[21]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a21 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[21]~output .bus_hold = "false";
defparam \memout[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \memout[22]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a22 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[22]~output .bus_hold = "false";
defparam \memout[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \memout[23]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a23 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[23]~output .bus_hold = "false";
defparam \memout[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \memout[24]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a24 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[24]~output .bus_hold = "false";
defparam \memout[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \memout[25]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a25 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[25]~output .bus_hold = "false";
defparam \memout[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \memout[26]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a26 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[26]~output .bus_hold = "false";
defparam \memout[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \memout[27]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a27 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[27]~output .bus_hold = "false";
defparam \memout[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \memout[28]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a28 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[28]~output .bus_hold = "false";
defparam \memout[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \memout[29]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a29 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[29]~output .bus_hold = "false";
defparam \memout[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \memout[30]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a30 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[30]~output .bus_hold = "false";
defparam \memout[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \memout[31]~output (
	.i(\md|ram_rtl_0|auto_generated|ram_block1a31 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[31]~output .bus_hold = "false";
defparam \memout[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \atualPC[0]~output (
	.i(\gpc|proxPC [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[0]~output .bus_hold = "false";
defparam \atualPC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \atualPC[1]~output (
	.i(\gpc|proxPC [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[1]~output .bus_hold = "false";
defparam \atualPC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \atualPC[2]~output (
	.i(\gpc|proxPC [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[2]~output .bus_hold = "false";
defparam \atualPC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \atualPC[3]~output (
	.i(\gpc|proxPC [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[3]~output .bus_hold = "false";
defparam \atualPC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \atualPC[4]~output (
	.i(\gpc|proxPC [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[4]~output .bus_hold = "false";
defparam \atualPC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \atualPC[5]~output (
	.i(\gpc|proxPC [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[5]~output .bus_hold = "false";
defparam \atualPC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \atualPC[6]~output (
	.i(\gpc|proxPC [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[6]~output .bus_hold = "false";
defparam \atualPC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \atualPC[7]~output (
	.i(\gpc|proxPC [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[7]~output .bus_hold = "false";
defparam \atualPC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \atualPC[8]~output (
	.i(\gpc|proxPC [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[8]~output .bus_hold = "false";
defparam \atualPC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \atualPC[9]~output (
	.i(\gpc|proxPC [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[9]~output .bus_hold = "false";
defparam \atualPC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \atualPC[10]~output (
	.i(\gpc|proxPC [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[10]~output .bus_hold = "false";
defparam \atualPC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \atualPC[11]~output (
	.i(\gpc|proxPC [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[11]~output .bus_hold = "false";
defparam \atualPC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \atualPC[12]~output (
	.i(\gpc|proxPC [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[12]~output .bus_hold = "false";
defparam \atualPC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \atualPC[13]~output (
	.i(\gpc|proxPC [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[13]~output .bus_hold = "false";
defparam \atualPC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \atualPC[14]~output (
	.i(\gpc|proxPC [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[14]~output .bus_hold = "false";
defparam \atualPC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \atualPC[15]~output (
	.i(\gpc|proxPC [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[15]~output .bus_hold = "false";
defparam \atualPC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \atualPC[16]~output (
	.i(\gpc|proxPC [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[16]~output .bus_hold = "false";
defparam \atualPC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \atualPC[17]~output (
	.i(\gpc|proxPC [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[17]~output .bus_hold = "false";
defparam \atualPC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \atualPC[18]~output (
	.i(\gpc|proxPC [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[18]~output .bus_hold = "false";
defparam \atualPC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \atualPC[19]~output (
	.i(\gpc|proxPC [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[19]~output .bus_hold = "false";
defparam \atualPC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \atualPC[20]~output (
	.i(\gpc|proxPC [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[20]~output .bus_hold = "false";
defparam \atualPC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \atualPC[21]~output (
	.i(\gpc|proxPC [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[21]~output .bus_hold = "false";
defparam \atualPC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \atualPC[22]~output (
	.i(\gpc|proxPC [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[22]~output .bus_hold = "false";
defparam \atualPC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \atualPC[23]~output (
	.i(\gpc|proxPC [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[23]~output .bus_hold = "false";
defparam \atualPC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \atualPC[24]~output (
	.i(\gpc|proxPC [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[24]~output .bus_hold = "false";
defparam \atualPC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \atualPC[25]~output (
	.i(\gpc|proxPC [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[25]~output .bus_hold = "false";
defparam \atualPC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \atualPC[26]~output (
	.i(\gpc|proxPC [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[26]~output .bus_hold = "false";
defparam \atualPC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \atualPC[27]~output (
	.i(\gpc|proxPC [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[27]~output .bus_hold = "false";
defparam \atualPC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \atualPC[28]~output (
	.i(\gpc|proxPC [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[28]~output .bus_hold = "false";
defparam \atualPC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \atualPC[29]~output (
	.i(\gpc|proxPC [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[29]~output .bus_hold = "false";
defparam \atualPC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \atualPC[30]~output (
	.i(\gpc|proxPC [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[30]~output .bus_hold = "false";
defparam \atualPC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \atualPC[31]~output (
	.i(\gpc|proxPC [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\atualPC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \atualPC[31]~output .bus_hold = "false";
defparam \atualPC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \novoPC[0]~output (
	.i(\mba|Add0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[0]~output .bus_hold = "false";
defparam \novoPC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \novoPC[1]~output (
	.i(\mba|Add0~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[1]~output .bus_hold = "false";
defparam \novoPC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \novoPC[2]~output (
	.i(\mba|Add0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[2]~output .bus_hold = "false";
defparam \novoPC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \novoPC[3]~output (
	.i(\mba|Add0~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[3]~output .bus_hold = "false";
defparam \novoPC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \novoPC[4]~output (
	.i(\mba|Add0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[4]~output .bus_hold = "false";
defparam \novoPC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \novoPC[5]~output (
	.i(\mba|Add0~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[5]~output .bus_hold = "false";
defparam \novoPC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \novoPC[6]~output (
	.i(\mba|Add0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[6]~output .bus_hold = "false";
defparam \novoPC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \novoPC[7]~output (
	.i(\mba|Add0~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[7]~output .bus_hold = "false";
defparam \novoPC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \novoPC[8]~output (
	.i(\mba|Add0~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[8]~output .bus_hold = "false";
defparam \novoPC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \novoPC[9]~output (
	.i(\mba|Add0~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[9]~output .bus_hold = "false";
defparam \novoPC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \novoPC[10]~output (
	.i(\mba|Add0~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[10]~output .bus_hold = "false";
defparam \novoPC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \novoPC[11]~output (
	.i(\mba|Add0~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[11]~output .bus_hold = "false";
defparam \novoPC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \novoPC[12]~output (
	.i(\mba|Add0~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[12]~output .bus_hold = "false";
defparam \novoPC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \novoPC[13]~output (
	.i(\mba|Add0~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[13]~output .bus_hold = "false";
defparam \novoPC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \novoPC[14]~output (
	.i(\mba|Add0~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[14]~output .bus_hold = "false";
defparam \novoPC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \novoPC[15]~output (
	.i(\mba|Add0~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[15]~output .bus_hold = "false";
defparam \novoPC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \novoPC[16]~output (
	.i(\mba|Add0~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[16]~output .bus_hold = "false";
defparam \novoPC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \novoPC[17]~output (
	.i(\mba|Add0~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[17]~output .bus_hold = "false";
defparam \novoPC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \novoPC[18]~output (
	.i(\mba|Add0~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[18]~output .bus_hold = "false";
defparam \novoPC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \novoPC[19]~output (
	.i(\mba|Add0~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[19]~output .bus_hold = "false";
defparam \novoPC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \novoPC[20]~output (
	.i(\mba|Add0~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[20]~output .bus_hold = "false";
defparam \novoPC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \novoPC[21]~output (
	.i(\mba|Add0~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[21]~output .bus_hold = "false";
defparam \novoPC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \novoPC[22]~output (
	.i(\mba|Add0~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[22]~output .bus_hold = "false";
defparam \novoPC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \novoPC[23]~output (
	.i(\mba|Add0~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[23]~output .bus_hold = "false";
defparam \novoPC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \novoPC[24]~output (
	.i(\mba|Add0~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[24]~output .bus_hold = "false";
defparam \novoPC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \novoPC[25]~output (
	.i(\mba|Add0~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[25]~output .bus_hold = "false";
defparam \novoPC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \novoPC[26]~output (
	.i(\mba|Add0~80_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[26]~output .bus_hold = "false";
defparam \novoPC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \novoPC[27]~output (
	.i(\mba|Add0~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[27]~output .bus_hold = "false";
defparam \novoPC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \novoPC[28]~output (
	.i(\mba|Add0~86_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[28]~output .bus_hold = "false";
defparam \novoPC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \novoPC[29]~output (
	.i(\mba|Add0~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[29]~output .bus_hold = "false";
defparam \novoPC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \novoPC[30]~output (
	.i(\mba|Add0~92_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[30]~output .bus_hold = "false";
defparam \novoPC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \novoPC[31]~output (
	.i(\mba|Add0~95_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novoPC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \novoPC[31]~output .bus_hold = "false";
defparam \novoPC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \selSLT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selSLT~output_o ),
	.obar());
// synopsys translate_off
defparam \selSLT~output .bus_hold = "false";
defparam \selSLT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \breg_in[0]~output (
	.i(\mmr|saida[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[0]~output .bus_hold = "false";
defparam \breg_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \breg_in[1]~output (
	.i(\mmr|saida[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[1]~output .bus_hold = "false";
defparam \breg_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \breg_in[2]~output (
	.i(\mmr|saida[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[2]~output .bus_hold = "false";
defparam \breg_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \breg_in[3]~output (
	.i(\mmr|saida[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[3]~output .bus_hold = "false";
defparam \breg_in[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \breg_in[4]~output (
	.i(\mmr|saida[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[4]~output .bus_hold = "false";
defparam \breg_in[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \breg_in[5]~output (
	.i(\mmr|saida[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[5]~output .bus_hold = "false";
defparam \breg_in[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \breg_in[6]~output (
	.i(\mmr|saida[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[6]~output .bus_hold = "false";
defparam \breg_in[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \breg_in[7]~output (
	.i(\mmr|saida[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[7]~output .bus_hold = "false";
defparam \breg_in[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \breg_in[8]~output (
	.i(\mmr|saida[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[8]~output .bus_hold = "false";
defparam \breg_in[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \breg_in[9]~output (
	.i(\mmr|saida[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[9]~output .bus_hold = "false";
defparam \breg_in[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \breg_in[10]~output (
	.i(\mmr|saida[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[10]~output .bus_hold = "false";
defparam \breg_in[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \breg_in[11]~output (
	.i(\mmr|saida[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[11]~output .bus_hold = "false";
defparam \breg_in[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N16
cycloneive_io_obuf \breg_in[12]~output (
	.i(\mmr|saida[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[12]~output .bus_hold = "false";
defparam \breg_in[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \breg_in[13]~output (
	.i(\mmr|saida[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[13]~output .bus_hold = "false";
defparam \breg_in[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \breg_in[14]~output (
	.i(\mmr|saida[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[14]~output .bus_hold = "false";
defparam \breg_in[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \breg_in[15]~output (
	.i(\mmr|saida[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[15]~output .bus_hold = "false";
defparam \breg_in[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \breg_in[16]~output (
	.i(\mmr|saida[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[16]~output .bus_hold = "false";
defparam \breg_in[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \breg_in[17]~output (
	.i(\mmr|saida[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[17]~output .bus_hold = "false";
defparam \breg_in[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \breg_in[18]~output (
	.i(\mmr|saida[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[18]~output .bus_hold = "false";
defparam \breg_in[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \breg_in[19]~output (
	.i(\mmr|saida[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[19]~output .bus_hold = "false";
defparam \breg_in[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \breg_in[20]~output (
	.i(\mmr|saida[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[20]~output .bus_hold = "false";
defparam \breg_in[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \breg_in[21]~output (
	.i(\mmr|saida[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[21]~output .bus_hold = "false";
defparam \breg_in[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \breg_in[22]~output (
	.i(\mmr|saida[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[22]~output .bus_hold = "false";
defparam \breg_in[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \breg_in[23]~output (
	.i(\mmr|saida[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[23]~output .bus_hold = "false";
defparam \breg_in[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \breg_in[24]~output (
	.i(\mmr|saida[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[24]~output .bus_hold = "false";
defparam \breg_in[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \breg_in[25]~output (
	.i(\mmr|saida[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[25]~output .bus_hold = "false";
defparam \breg_in[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \breg_in[26]~output (
	.i(\mmr|saida[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[26]~output .bus_hold = "false";
defparam \breg_in[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \breg_in[27]~output (
	.i(\mmr|saida[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[27]~output .bus_hold = "false";
defparam \breg_in[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \breg_in[28]~output (
	.i(\mmr|saida[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[28]~output .bus_hold = "false";
defparam \breg_in[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \breg_in[29]~output (
	.i(\mmr|saida[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[29]~output .bus_hold = "false";
defparam \breg_in[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \breg_in[30]~output (
	.i(\mmr|saida[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[30]~output .bus_hold = "false";
defparam \breg_in[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \breg_in[31]~output (
	.i(\mmr|saida[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\breg_in[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \breg_in[31]~output .bus_hold = "false";
defparam \breg_in[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N0
cycloneive_lcell_comb \mba|Add1~0 (
// Equation(s):
// \mba|Add1~0_combout  = \gpc|proxPC [0] $ (VCC)
// \mba|Add1~1  = CARRY(\gpc|proxPC [0])

	.dataa(\gpc|proxPC [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mba|Add1~0_combout ),
	.cout(\mba|Add1~1 ));
// synopsys translate_off
defparam \mba|Add1~0 .lut_mask = 16'h55AA;
defparam \mba|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N8
cycloneive_lcell_comb \mba|Add1~8 (
// Equation(s):
// \mba|Add1~8_combout  = (\gpc|proxPC [4] & (\mba|Add1~7  $ (GND))) # (!\gpc|proxPC [4] & (!\mba|Add1~7  & VCC))
// \mba|Add1~9  = CARRY((\gpc|proxPC [4] & !\mba|Add1~7 ))

	.dataa(gnd),
	.datab(\gpc|proxPC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~7 ),
	.combout(\mba|Add1~8_combout ),
	.cout(\mba|Add1~9 ));
// synopsys translate_off
defparam \mba|Add1~8 .lut_mask = 16'hC30C;
defparam \mba|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N10
cycloneive_lcell_comb \mba|Add1~10 (
// Equation(s):
// \mba|Add1~10_combout  = (\gpc|proxPC [5] & (!\mba|Add1~9 )) # (!\gpc|proxPC [5] & ((\mba|Add1~9 ) # (GND)))
// \mba|Add1~11  = CARRY((!\mba|Add1~9 ) # (!\gpc|proxPC [5]))

	.dataa(\gpc|proxPC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~9 ),
	.combout(\mba|Add1~10_combout ),
	.cout(\mba|Add1~11 ));
// synopsys translate_off
defparam \mba|Add1~10 .lut_mask = 16'h5A5F;
defparam \mba|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N0
cycloneive_lcell_comb \mi|rom~1 (
// Equation(s):
// \mi|rom~1_combout  = (\mi|rom~0_combout  & (\gpc|proxPC [2] & \gpc|proxPC [0]))

	.dataa(\mi|rom~0_combout ),
	.datab(\gpc|proxPC [2]),
	.datac(gnd),
	.datad(\gpc|proxPC [0]),
	.cin(gnd),
	.combout(\mi|rom~1_combout ),
	.cout());
// synopsys translate_off
defparam \mi|rom~1 .lut_mask = 16'h8800;
defparam \mi|rom~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N29
dffeas \mi|saida[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mi|rom~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mi|saida [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mi|saida[9] .is_wysiwyg = "true";
defparam \mi|saida[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N6
cycloneive_lcell_comb \mba|Add0~9 (
// Equation(s):
// \mba|Add0~9_combout  = (\gpc|proxPC [3] & ((\uc|Selector7~0_combout  & (\mba|Add0~7  & VCC)) # (!\uc|Selector7~0_combout  & (!\mba|Add0~7 )))) # (!\gpc|proxPC [3] & ((\uc|Selector7~0_combout  & (!\mba|Add0~7 )) # (!\uc|Selector7~0_combout  & ((\mba|Add0~7 
// ) # (GND)))))
// \mba|Add0~10  = CARRY((\gpc|proxPC [3] & (!\uc|Selector7~0_combout  & !\mba|Add0~7 )) # (!\gpc|proxPC [3] & ((!\mba|Add0~7 ) # (!\uc|Selector7~0_combout ))))

	.dataa(\gpc|proxPC [3]),
	.datab(\uc|Selector7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~7 ),
	.combout(\mba|Add0~9_combout ),
	.cout(\mba|Add0~10 ));
// synopsys translate_off
defparam \mba|Add0~9 .lut_mask = 16'h9617;
defparam \mba|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N8
cycloneive_lcell_comb \mba|Add0~12 (
// Equation(s):
// \mba|Add0~12_combout  = ((\gpc|proxPC [4] $ (\uc|Selector7~0_combout  $ (!\mba|Add0~10 )))) # (GND)
// \mba|Add0~13  = CARRY((\gpc|proxPC [4] & ((\uc|Selector7~0_combout ) # (!\mba|Add0~10 ))) # (!\gpc|proxPC [4] & (\uc|Selector7~0_combout  & !\mba|Add0~10 )))

	.dataa(\gpc|proxPC [4]),
	.datab(\uc|Selector7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~10 ),
	.combout(\mba|Add0~12_combout ),
	.cout(\mba|Add0~13 ));
// synopsys translate_off
defparam \mba|Add0~12 .lut_mask = 16'h698E;
defparam \mba|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N10
cycloneive_lcell_comb \mba|Add0~15 (
// Equation(s):
// \mba|Add0~15_combout  = (\mi|saida [9] & ((\gpc|proxPC [5] & (\mba|Add0~13  & VCC)) # (!\gpc|proxPC [5] & (!\mba|Add0~13 )))) # (!\mi|saida [9] & ((\gpc|proxPC [5] & (!\mba|Add0~13 )) # (!\gpc|proxPC [5] & ((\mba|Add0~13 ) # (GND)))))
// \mba|Add0~16  = CARRY((\mi|saida [9] & (!\gpc|proxPC [5] & !\mba|Add0~13 )) # (!\mi|saida [9] & ((!\mba|Add0~13 ) # (!\gpc|proxPC [5]))))

	.dataa(\mi|saida [9]),
	.datab(\gpc|proxPC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~13 ),
	.combout(\mba|Add0~15_combout ),
	.cout(\mba|Add0~16 ));
// synopsys translate_off
defparam \mba|Add0~15 .lut_mask = 16'h9617;
defparam \mba|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y40_N31
dffeas \br|x_rtl_1_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mi|saida [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N22
cycloneive_lcell_comb \mi|rom~10 (
// Equation(s):
// \mi|rom~10_combout  = (!\gpc|proxPC [4] & ((\gpc|proxPC [3] & (!\gpc|proxPC [2] & !\gpc|proxPC [1])) # (!\gpc|proxPC [3] & (\gpc|proxPC [2] & \gpc|proxPC [1]))))

	.dataa(\gpc|proxPC [3]),
	.datab(\gpc|proxPC [2]),
	.datac(\gpc|proxPC [1]),
	.datad(\gpc|proxPC [4]),
	.cin(gnd),
	.combout(\mi|rom~10_combout ),
	.cout());
// synopsys translate_off
defparam \mi|rom~10 .lut_mask = 16'h0042;
defparam \mi|rom~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N28
cycloneive_lcell_comb \mi|rom~11 (
// Equation(s):
// \mi|rom~11_combout  = (\mi|rom~10_combout  & !\gpc|proxPC [5])

	.dataa(gnd),
	.datab(\mi|rom~10_combout ),
	.datac(gnd),
	.datad(\gpc|proxPC [5]),
	.cin(gnd),
	.combout(\mi|rom~11_combout ),
	.cout());
// synopsys translate_off
defparam \mi|rom~11 .lut_mask = 16'h00CC;
defparam \mi|rom~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N0
cycloneive_lcell_comb \br|x_rtl_1_bypass[6]~feeder (
// Equation(s):
// \br|x_rtl_1_bypass[6]~feeder_combout  = \mi|rom~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mi|rom~11_combout ),
	.cin(gnd),
	.combout(\br|x_rtl_1_bypass[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \br|x_rtl_1_bypass[6]~feeder .lut_mask = 16'hFF00;
defparam \br|x_rtl_1_bypass[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y40_N1
dffeas \br|x_rtl_1_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\br|x_rtl_1_bypass[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y40_N7
dffeas \br|x_rtl_1_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mi|saida [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N28
cycloneive_lcell_comb \br|x_rtl_1_bypass[0]~1 (
// Equation(s):
// \br|x_rtl_1_bypass[0]~1_combout  = !\uc|Selector7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uc|Selector7~0_combout ),
	.cin(gnd),
	.combout(\br|x_rtl_1_bypass[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \br|x_rtl_1_bypass[0]~1 .lut_mask = 16'h00FF;
defparam \br|x_rtl_1_bypass[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y40_N29
dffeas \br|x_rtl_1_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\br|x_rtl_1_bypass[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N6
cycloneive_lcell_comb \br|x~1 (
// Equation(s):
// \br|x~1_combout  = (!\br|x_rtl_1_bypass [7] & (\br|x_rtl_1_bypass [0] & (\br|x_rtl_1_bypass [6] $ (!\br|x_rtl_1_bypass [5]))))

	.dataa(\br|x_rtl_1_bypass [7]),
	.datab(\br|x_rtl_1_bypass [6]),
	.datac(\br|x_rtl_1_bypass [5]),
	.datad(\br|x_rtl_1_bypass [0]),
	.cin(gnd),
	.combout(\br|x~1_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~1 .lut_mask = 16'h4100;
defparam \br|x~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N26
cycloneive_lcell_comb \mi|rom~6 (
// Equation(s):
// \mi|rom~6_combout  = (\gpc|proxPC [3] & (\gpc|proxPC [0] & (!\gpc|proxPC [1] & !\gpc|proxPC [2]))) # (!\gpc|proxPC [3] & (\gpc|proxPC [0] $ (\gpc|proxPC [1] $ (\gpc|proxPC [2]))))

	.dataa(\gpc|proxPC [3]),
	.datab(\gpc|proxPC [0]),
	.datac(\gpc|proxPC [1]),
	.datad(\gpc|proxPC [2]),
	.cin(gnd),
	.combout(\mi|rom~6_combout ),
	.cout());
// synopsys translate_off
defparam \mi|rom~6 .lut_mask = 16'h411C;
defparam \mi|rom~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N26
cycloneive_lcell_comb \mi|rom~7 (
// Equation(s):
// \mi|rom~7_combout  = (\mi|rom~6_combout  & (!\gpc|proxPC [4] & !\gpc|proxPC [5]))

	.dataa(\mi|rom~6_combout ),
	.datab(gnd),
	.datac(\gpc|proxPC [4]),
	.datad(\gpc|proxPC [5]),
	.cin(gnd),
	.combout(\mi|rom~7_combout ),
	.cout());
// synopsys translate_off
defparam \mi|rom~7 .lut_mask = 16'h000A;
defparam \mi|rom~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N22
cycloneive_lcell_comb \br|x_rtl_1_bypass[2]~feeder (
// Equation(s):
// \br|x_rtl_1_bypass[2]~feeder_combout  = \mi|rom~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mi|rom~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\br|x_rtl_1_bypass[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \br|x_rtl_1_bypass[2]~feeder .lut_mask = 16'hF0F0;
defparam \br|x_rtl_1_bypass[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N23
dffeas \br|x_rtl_1_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\br|x_rtl_1_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N8
cycloneive_lcell_comb \br|x_rtl_1_bypass[1]~feeder (
// Equation(s):
// \br|x_rtl_1_bypass[1]~feeder_combout  = \mi|saida [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mi|saida [7]),
	.cin(gnd),
	.combout(\br|x_rtl_1_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \br|x_rtl_1_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \br|x_rtl_1_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N9
dffeas \br|x_rtl_1_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\br|x_rtl_1_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N20
cycloneive_lcell_comb \mi|rom~8 (
// Equation(s):
// \mi|rom~8_combout  = (\gpc|proxPC [3] & (((\gpc|proxPC [1]) # (\gpc|proxPC [2])))) # (!\gpc|proxPC [3] & (\gpc|proxPC [1] & ((\gpc|proxPC [2]) # (!\gpc|proxPC [0]))))

	.dataa(\gpc|proxPC [3]),
	.datab(\gpc|proxPC [0]),
	.datac(\gpc|proxPC [1]),
	.datad(\gpc|proxPC [2]),
	.cin(gnd),
	.combout(\mi|rom~8_combout ),
	.cout());
// synopsys translate_off
defparam \mi|rom~8 .lut_mask = 16'hFAB0;
defparam \mi|rom~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N18
cycloneive_lcell_comb \mi|rom~9 (
// Equation(s):
// \mi|rom~9_combout  = (!\gpc|proxPC [4] & (!\mi|rom~8_combout  & !\gpc|proxPC [5]))

	.dataa(\gpc|proxPC [4]),
	.datab(\mi|rom~8_combout ),
	.datac(gnd),
	.datad(\gpc|proxPC [5]),
	.cin(gnd),
	.combout(\mi|rom~9_combout ),
	.cout());
// synopsys translate_off
defparam \mi|rom~9 .lut_mask = 16'h0011;
defparam \mi|rom~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N5
dffeas \br|x_rtl_1_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mi|rom~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N20
cycloneive_lcell_comb \mi|rom~20 (
// Equation(s):
// \mi|rom~20_combout  = (\mi|rom~0_combout  & \gpc|proxPC [0])

	.dataa(gnd),
	.datab(\mi|rom~0_combout ),
	.datac(gnd),
	.datad(\gpc|proxPC [0]),
	.cin(gnd),
	.combout(\mi|rom~20_combout ),
	.cout());
// synopsys translate_off
defparam \mi|rom~20 .lut_mask = 16'hCC00;
defparam \mi|rom~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N21
dffeas \mi|saida[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mi|rom~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mi|saida [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mi|saida[8] .is_wysiwyg = "true";
defparam \mi|saida[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N10
cycloneive_lcell_comb \br|x_rtl_1_bypass[3]~feeder (
// Equation(s):
// \br|x_rtl_1_bypass[3]~feeder_combout  = \mi|saida [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mi|saida [8]),
	.cin(gnd),
	.combout(\br|x_rtl_1_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \br|x_rtl_1_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \br|x_rtl_1_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N11
dffeas \br|x_rtl_1_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\br|x_rtl_1_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N4
cycloneive_lcell_comb \br|x~0 (
// Equation(s):
// \br|x~0_combout  = (\br|x_rtl_1_bypass [2] & (\br|x_rtl_1_bypass [1] & (\br|x_rtl_1_bypass [4] $ (!\br|x_rtl_1_bypass [3])))) # (!\br|x_rtl_1_bypass [2] & (!\br|x_rtl_1_bypass [1] & (\br|x_rtl_1_bypass [4] $ (!\br|x_rtl_1_bypass [3]))))

	.dataa(\br|x_rtl_1_bypass [2]),
	.datab(\br|x_rtl_1_bypass [1]),
	.datac(\br|x_rtl_1_bypass [4]),
	.datad(\br|x_rtl_1_bypass [3]),
	.cin(gnd),
	.combout(\br|x~0_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~0 .lut_mask = 16'h9009;
defparam \br|x~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N10
cycloneive_lcell_comb \uc|Selector4~0 (
// Equation(s):
// \uc|Selector4~0_combout  = (\mi|saida [0] & (!\mi|saida [4] & !\mi|saida [9]))

	.dataa(\mi|saida [0]),
	.datab(\mi|saida [4]),
	.datac(\mi|saida [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uc|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \uc|Selector4~0 .lut_mask = 16'h0202;
defparam \uc|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y40_N25
dffeas \br|x_rtl_1_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mi|saida [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N10
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N14
cycloneive_lcell_comb \mi|rom~18 (
// Equation(s):
// \mi|rom~18_combout  = (\gpc|proxPC [3] & (((!\gpc|proxPC [1] & !\gpc|proxPC [2])))) # (!\gpc|proxPC [3] & ((\gpc|proxPC [1]) # ((!\gpc|proxPC [0] & \gpc|proxPC [2]))))

	.dataa(\gpc|proxPC [3]),
	.datab(\gpc|proxPC [0]),
	.datac(\gpc|proxPC [1]),
	.datad(\gpc|proxPC [2]),
	.cin(gnd),
	.combout(\mi|rom~18_combout ),
	.cout());
// synopsys translate_off
defparam \mi|rom~18 .lut_mask = 16'h515A;
defparam \mi|rom~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N8
cycloneive_lcell_comb \mi|rom~19 (
// Equation(s):
// \mi|rom~19_combout  = (!\gpc|proxPC [4] & (!\gpc|proxPC [5] & \mi|rom~18_combout ))

	.dataa(\gpc|proxPC [4]),
	.datab(\gpc|proxPC [5]),
	.datac(gnd),
	.datad(\mi|rom~18_combout ),
	.cin(gnd),
	.combout(\mi|rom~19_combout ),
	.cout());
// synopsys translate_off
defparam \mi|rom~19 .lut_mask = 16'h1100;
defparam \mi|rom~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N12
cycloneive_lcell_comb \br|x_rtl_0_bypass[8]~feeder (
// Equation(s):
// \br|x_rtl_0_bypass[8]~feeder_combout  = \mi|rom~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mi|rom~19_combout ),
	.cin(gnd),
	.combout(\br|x_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \br|x_rtl_0_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \br|x_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N13
dffeas \br|x_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\br|x_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y40_N3
dffeas \br|x_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mi|saida [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N18
cycloneive_lcell_comb \mi|rom~16 (
// Equation(s):
// \mi|rom~16_combout  = (\gpc|proxPC [3] & (((!\gpc|proxPC [1] & !\gpc|proxPC [2])))) # (!\gpc|proxPC [3] & (\gpc|proxPC [0] & (\gpc|proxPC [1] & \gpc|proxPC [2])))

	.dataa(\gpc|proxPC [3]),
	.datab(\gpc|proxPC [0]),
	.datac(\gpc|proxPC [1]),
	.datad(\gpc|proxPC [2]),
	.cin(gnd),
	.combout(\mi|rom~16_combout ),
	.cout());
// synopsys translate_off
defparam \mi|rom~16 .lut_mask = 16'h400A;
defparam \mi|rom~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N12
cycloneive_lcell_comb \mi|rom~17 (
// Equation(s):
// \mi|rom~17_combout  = (!\gpc|proxPC [5] & (!\gpc|proxPC [4] & \mi|rom~16_combout ))

	.dataa(\gpc|proxPC [5]),
	.datab(gnd),
	.datac(\gpc|proxPC [4]),
	.datad(\mi|rom~16_combout ),
	.cin(gnd),
	.combout(\mi|rom~17_combout ),
	.cout());
// synopsys translate_off
defparam \mi|rom~17 .lut_mask = 16'h0500;
defparam \mi|rom~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N31
dffeas \br|x_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mi|rom~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y40_N1
dffeas \br|x_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mi|saida [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N30
cycloneive_lcell_comb \br|x~5 (
// Equation(s):
// \br|x~5_combout  = (\br|x_rtl_0_bypass [8] & (\br|x_rtl_0_bypass [7] & (\br|x_rtl_0_bypass [6] $ (!\br|x_rtl_0_bypass [5])))) # (!\br|x_rtl_0_bypass [8] & (!\br|x_rtl_0_bypass [7] & (\br|x_rtl_0_bypass [6] $ (!\br|x_rtl_0_bypass [5]))))

	.dataa(\br|x_rtl_0_bypass [8]),
	.datab(\br|x_rtl_0_bypass [7]),
	.datac(\br|x_rtl_0_bypass [6]),
	.datad(\br|x_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\br|x~5_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~5 .lut_mask = 16'h9009;
defparam \br|x~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N20
cycloneive_lcell_comb \br|x_rtl_0_bypass[0]~0 (
// Equation(s):
// \br|x_rtl_0_bypass[0]~0_combout  = !\uc|Selector7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uc|Selector7~0_combout ),
	.cin(gnd),
	.combout(\br|x_rtl_0_bypass[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \br|x_rtl_0_bypass[0]~0 .lut_mask = 16'h00FF;
defparam \br|x_rtl_0_bypass[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N20
cycloneive_lcell_comb \br|x_rtl_0_bypass[0]~feeder (
// Equation(s):
// \br|x_rtl_0_bypass[0]~feeder_combout  = \br|x_rtl_0_bypass[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\br|x_rtl_0_bypass[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\br|x_rtl_0_bypass[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \br|x_rtl_0_bypass[0]~feeder .lut_mask = 16'hF0F0;
defparam \br|x_rtl_0_bypass[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N21
dffeas \br|x_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\br|x_rtl_0_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y40_N15
dffeas \br|x_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mi|saida [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N26
cycloneive_lcell_comb \br|x_rtl_0_bypass[3]~feeder (
// Equation(s):
// \br|x_rtl_0_bypass[3]~feeder_combout  = \mi|saida [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mi|saida [8]),
	.cin(gnd),
	.combout(\br|x_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \br|x_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \br|x_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N27
dffeas \br|x_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\br|x_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N24
cycloneive_lcell_comb \br|x_rtl_0_bypass[1]~feeder (
// Equation(s):
// \br|x_rtl_0_bypass[1]~feeder_combout  = \mi|saida [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mi|saida [7]),
	.cin(gnd),
	.combout(\br|x_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \br|x_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \br|x_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N25
dffeas \br|x_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\br|x_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N28
cycloneive_lcell_comb \mi|rom~12 (
// Equation(s):
// \mi|rom~12_combout  = (\gpc|proxPC [3] & (!\gpc|proxPC [0] & (!\gpc|proxPC [1] & !\gpc|proxPC [2]))) # (!\gpc|proxPC [3] & ((\gpc|proxPC [0] & (\gpc|proxPC [1] $ (\gpc|proxPC [2]))) # (!\gpc|proxPC [0] & (\gpc|proxPC [1] & \gpc|proxPC [2]))))

	.dataa(\gpc|proxPC [3]),
	.datab(\gpc|proxPC [0]),
	.datac(\gpc|proxPC [1]),
	.datad(\gpc|proxPC [2]),
	.cin(gnd),
	.combout(\mi|rom~12_combout ),
	.cout());
// synopsys translate_off
defparam \mi|rom~12 .lut_mask = 16'h1442;
defparam \mi|rom~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N10
cycloneive_lcell_comb \mi|rom~13 (
// Equation(s):
// \mi|rom~13_combout  = (!\gpc|proxPC [4] & (\mi|rom~12_combout  & !\gpc|proxPC [5]))

	.dataa(\gpc|proxPC [4]),
	.datab(\mi|rom~12_combout ),
	.datac(gnd),
	.datad(\gpc|proxPC [5]),
	.cin(gnd),
	.combout(\mi|rom~13_combout ),
	.cout());
// synopsys translate_off
defparam \mi|rom~13 .lut_mask = 16'h0044;
defparam \mi|rom~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N19
dffeas \br|x_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mi|rom~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N2
cycloneive_lcell_comb \mi|rom~14 (
// Equation(s):
// \mi|rom~14_combout  = (\gpc|proxPC [3] & (\gpc|proxPC [0] & (!\gpc|proxPC [1] & !\gpc|proxPC [2]))) # (!\gpc|proxPC [3] & (!\gpc|proxPC [0] & ((\gpc|proxPC [2]))))

	.dataa(\gpc|proxPC [3]),
	.datab(\gpc|proxPC [0]),
	.datac(\gpc|proxPC [1]),
	.datad(\gpc|proxPC [2]),
	.cin(gnd),
	.combout(\mi|rom~14_combout ),
	.cout());
// synopsys translate_off
defparam \mi|rom~14 .lut_mask = 16'h1108;
defparam \mi|rom~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N4
cycloneive_lcell_comb \mi|rom~15 (
// Equation(s):
// \mi|rom~15_combout  = (!\gpc|proxPC [5] & (!\gpc|proxPC [4] & \mi|rom~14_combout ))

	.dataa(\gpc|proxPC [5]),
	.datab(gnd),
	.datac(\gpc|proxPC [4]),
	.datad(\mi|rom~14_combout ),
	.cin(gnd),
	.combout(\mi|rom~15_combout ),
	.cout());
// synopsys translate_off
defparam \mi|rom~15 .lut_mask = 16'h0500;
defparam \mi|rom~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N28
cycloneive_lcell_comb \br|x_rtl_0_bypass[4]~feeder (
// Equation(s):
// \br|x_rtl_0_bypass[4]~feeder_combout  = \mi|rom~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mi|rom~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\br|x_rtl_0_bypass[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \br|x_rtl_0_bypass[4]~feeder .lut_mask = 16'hF0F0;
defparam \br|x_rtl_0_bypass[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N29
dffeas \br|x_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\br|x_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N18
cycloneive_lcell_comb \br|x~4 (
// Equation(s):
// \br|x~4_combout  = (\br|x_rtl_0_bypass [3] & (\br|x_rtl_0_bypass [4] & (\br|x_rtl_0_bypass [1] $ (!\br|x_rtl_0_bypass [2])))) # (!\br|x_rtl_0_bypass [3] & (!\br|x_rtl_0_bypass [4] & (\br|x_rtl_0_bypass [1] $ (!\br|x_rtl_0_bypass [2]))))

	.dataa(\br|x_rtl_0_bypass [3]),
	.datab(\br|x_rtl_0_bypass [1]),
	.datac(\br|x_rtl_0_bypass [2]),
	.datad(\br|x_rtl_0_bypass [4]),
	.cin(gnd),
	.combout(\br|x~4_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~4 .lut_mask = 16'h8241;
defparam \br|x~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N14
cycloneive_lcell_comb \br|x~6 (
// Equation(s):
// \br|x~6_combout  = (\br|x~5_combout  & (\br|x_rtl_0_bypass [0] & (!\br|x_rtl_0_bypass [9] & \br|x~4_combout )))

	.dataa(\br|x~5_combout ),
	.datab(\br|x_rtl_0_bypass [0]),
	.datac(\br|x_rtl_0_bypass [9]),
	.datad(\br|x~4_combout ),
	.cin(gnd),
	.combout(\br|x~6_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~6 .lut_mask = 16'h0800;
defparam \br|x~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N12
cycloneive_lcell_comb \br|x_rtl_1_bypass[13]~feeder (
// Equation(s):
// \br|x_rtl_1_bypass[13]~feeder_combout  = \mmr|saida[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mmr|saida[2]~2_combout ),
	.cin(gnd),
	.combout(\br|x_rtl_1_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \br|x_rtl_1_bypass[13]~feeder .lut_mask = 16'hFF00;
defparam \br|x_rtl_1_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y40_N13
dffeas \br|x_rtl_1_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\br|x_rtl_1_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N26
cycloneive_lcell_comb \br|x~62 (
// Equation(s):
// \br|x~62_combout  = (\br|x_rtl_1_bypass [13] & (!\br|x_rtl_1_bypass [9] & (\br|x~0_combout  & \br|x~1_combout )))

	.dataa(\br|x_rtl_1_bypass [13]),
	.datab(\br|x_rtl_1_bypass [9]),
	.datac(\br|x~0_combout ),
	.datad(\br|x~1_combout ),
	.cin(gnd),
	.combout(\br|x~62_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~62 .lut_mask = 16'h2000;
defparam \br|x~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N18
cycloneive_lcell_comb \br|x~2 (
// Equation(s):
// \br|x~2_combout  = (!\br|x_rtl_1_bypass [9] & (\br|x~0_combout  & \br|x~1_combout ))

	.dataa(gnd),
	.datab(\br|x_rtl_1_bypass [9]),
	.datac(\br|x~0_combout ),
	.datad(\br|x~1_combout ),
	.cin(gnd),
	.combout(\br|x~2_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~2 .lut_mask = 16'h3000;
defparam \br|x~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N21
dffeas \br|x_rtl_1_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y40_N1
dffeas \br|x_rtl_1_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y42_N3
dffeas \br|x_rtl_1_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y40_N15
dffeas \br|x_rtl_1_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N14
cycloneive_lcell_comb \br|x~65 (
// Equation(s):
// \br|x~65_combout  = (\br|x~1_combout  & (\br|x~0_combout  & (\br|x_rtl_1_bypass [12] & !\br|x_rtl_1_bypass [9])))

	.dataa(\br|x~1_combout ),
	.datab(\br|x~0_combout ),
	.datac(\br|x_rtl_1_bypass [12]),
	.datad(\br|x_rtl_1_bypass [9]),
	.cin(gnd),
	.combout(\br|x~65_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~65 .lut_mask = 16'h0080;
defparam \br|x~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y39_N19
dffeas \br|x_rtl_1_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N16
cycloneive_lcell_comb \br|x~73 (
// Equation(s):
// \br|x~73_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [13])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a2 )))

	.dataa(\br|x_rtl_1_bypass [13]),
	.datab(\br|x~2_combout ),
	.datac(gnd),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\br|x~73_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~73 .lut_mask = 16'hBB88;
defparam \br|x~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N4
cycloneive_lcell_comb \br|x~74 (
// Equation(s):
// \br|x~74_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [14])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a3 )))

	.dataa(\br|x~2_combout ),
	.datab(\br|x_rtl_1_bypass [14]),
	.datac(gnd),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\br|x~74_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~74 .lut_mask = 16'hDD88;
defparam \br|x~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N2
cycloneive_lcell_comb \br|x~75 (
// Equation(s):
// \br|x~75_combout  = (\br|x~2_combout  & ((\br|x_rtl_1_bypass [15]))) # (!\br|x~2_combout  & (\br|x_rtl_1|auto_generated|ram_block1a4 ))

	.dataa(\br|x_rtl_1|auto_generated|ram_block1a4 ),
	.datab(gnd),
	.datac(\br|x~2_combout ),
	.datad(\br|x_rtl_1_bypass [15]),
	.cin(gnd),
	.combout(\br|x~75_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~75 .lut_mask = 16'hFA0A;
defparam \br|x~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N17
dffeas \br|x_rtl_1_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y38_N29
dffeas \br|x_rtl_1_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N3
dffeas \br|x_rtl_1_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y39_N3
dffeas \br|x_rtl_1_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y39_N27
dffeas \br|x_rtl_0_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y39_N19
dffeas \br|x_rtl_1_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y39_N19
dffeas \br|x_rtl_1_bypass[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N7
dffeas \br|x_rtl_1_bypass[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y42_N1
dffeas \br|x_rtl_1_bypass[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N29
dffeas \br|x_rtl_1_bypass[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y42_N11
dffeas \br|x_rtl_1_bypass[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N17
dffeas \br|x_rtl_1_bypass[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y39_N25
dffeas \br|x_rtl_0_bypass[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y39_N7
dffeas \br|x_rtl_1_bypass[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y39_N9
dffeas \br|x_rtl_0_bypass[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y38_N3
dffeas \br|x_rtl_0_bypass[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y39_N11
dffeas \br|x_rtl_1_bypass[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N21
dffeas \br|x_rtl_1_bypass[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N1
dffeas \br|x_rtl_1_bypass[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y39_N17
dffeas \br|x_rtl_1_bypass[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[41] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \br|x_rtl_1|auto_generated|ram_block1a0 (
	.portawe(!\uc|Selector7~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\mmr|saida[31]~31_combout ,\mmr|saida[30]~30_combout ,\mmr|saida[29]~29_combout ,\mmr|saida[28]~28_combout ,\mmr|saida[27]~27_combout ,\mmr|saida[26]~26_combout ,\mmr|saida[25]~25_combout ,\mmr|saida[24]~24_combout ,\mmr|saida[23]~23_combout ,
\mmr|saida[22]~22_combout ,\mmr|saida[21]~21_combout ,\mmr|saida[20]~20_combout ,\mmr|saida[19]~19_combout ,\mmr|saida[18]~18_combout ,\mmr|saida[17]~17_combout ,\mmr|saida[16]~16_combout ,\mmr|saida[15]~15_combout ,\mmr|saida[14]~14_combout ,
\mmr|saida[13]~13_combout ,\mmr|saida[12]~12_combout ,\mmr|saida[11]~11_combout ,\mmr|saida[10]~10_combout ,\mmr|saida[9]~9_combout ,\mmr|saida[8]~8_combout ,\mmr|saida[7]~7_combout ,\mmr|saida[6]~6_combout ,\mmr|saida[5]~5_combout ,\mmr|saida[4]~4_combout ,
\mmr|saida[3]~3_combout ,\mmr|saida[2]~2_combout ,\mmr|saida[1]~1_combout ,\mmr|saida[0]~0_combout }),
	.portaaddr({\mi|saida [9],\mi|saida [9],\mi|saida [9],\mi|saida [8],\mi|saida [7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout ,\~GND~combout ,\mi|rom~11_combout ,\mi|rom~9_combout ,\mi|rom~7_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\br|x_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "banco_regs:br|altsyncram:x_rtl_1|altsyncram_kcc1:auto_generated|ALTSYNCRAM";
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 31;
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 31;
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \br|x_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X38_Y38_N7
dffeas \br|x_rtl_1_bypass[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N6
cycloneive_lcell_comb \br|x~16 (
// Equation(s):
// \br|x~16_combout  = (\br|x~2_combout  & ((\br|x_rtl_1_bypass [37]))) # (!\br|x~2_combout  & (\br|x_rtl_1|auto_generated|ram_block1a26 ))

	.dataa(\br|x_rtl_1|auto_generated|ram_block1a26 ),
	.datab(gnd),
	.datac(\br|x_rtl_1_bypass [37]),
	.datad(\br|x~2_combout ),
	.cin(gnd),
	.combout(\br|x~16_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~16 .lut_mask = 16'hF0AA;
defparam \br|x~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N24
cycloneive_lcell_comb \br|x_rtl_1_bypass[38]~feeder (
// Equation(s):
// \br|x_rtl_1_bypass[38]~feeder_combout  = \mmr|saida[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mmr|saida[27]~27_combout ),
	.cin(gnd),
	.combout(\br|x_rtl_1_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \br|x_rtl_1_bypass[38]~feeder .lut_mask = 16'hFF00;
defparam \br|x_rtl_1_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y40_N25
dffeas \br|x_rtl_1_bypass[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\br|x_rtl_1_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N16
cycloneive_lcell_comb \br|x~14 (
// Equation(s):
// \br|x~14_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [38])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a27 )))

	.dataa(\br|x~2_combout ),
	.datab(\br|x_rtl_1_bypass [38]),
	.datac(gnd),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\br|x~14_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~14 .lut_mask = 16'hDD88;
defparam \br|x~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y38_N25
dffeas \br|x_rtl_1_bypass[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N24
cycloneive_lcell_comb \br|x~12 (
// Equation(s):
// \br|x~12_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [39])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a28 )))

	.dataa(gnd),
	.datab(\br|x~2_combout ),
	.datac(\br|x_rtl_1_bypass [39]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\br|x~12_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~12 .lut_mask = 16'hF3C0;
defparam \br|x~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N5
dffeas \br|x_rtl_1_bypass[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N16
cycloneive_lcell_comb \br|x~10 (
// Equation(s):
// \br|x~10_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [40])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a29 )))

	.dataa(gnd),
	.datab(\br|x~2_combout ),
	.datac(\br|x_rtl_1_bypass [40]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\br|x~10_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~10 .lut_mask = 16'hF3C0;
defparam \br|x~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N1
dffeas \br|x_rtl_1_bypass[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[42] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N0
cycloneive_lcell_comb \br|x~3 (
// Equation(s):
// \br|x~3_combout  = (\br|x~2_combout  & ((\br|x_rtl_1_bypass [42]))) # (!\br|x~2_combout  & (\br|x_rtl_1|auto_generated|ram_block1a31 ))

	.dataa(\br|x_rtl_1|auto_generated|ram_block1a31 ),
	.datab(\br|x~2_combout ),
	.datac(\br|x_rtl_1_bypass [42]),
	.datad(gnd),
	.cin(gnd),
	.combout(\br|x~3_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~3 .lut_mask = 16'hE2E2;
defparam \br|x~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \md|ram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\br|x~3_combout ,\br|x~8_combout ,\br|x~10_combout ,\br|x~12_combout ,\br|x~14_combout ,\br|x~16_combout ,\br|x~18_combout ,\br|x~20_combout ,\br|x~22_combout ,\br|x~24_combout ,\br|x~26_combout ,\br|x~28_combout ,\br|x~30_combout ,\br|x~32_combout ,\br|x~34_combout ,
\br|x~36_combout ,\br|x~38_combout ,\br|x~40_combout }),
	.portaaddr({\unid_log_arit|Add0~71_combout ,\unid_log_arit|Add0~69_combout ,\unid_log_arit|Add0~67_combout ,\unid_log_arit|Add0~65_combout ,\unid_log_arit|Add0~63_combout ,\unid_log_arit|Add0~61_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\md|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \md|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \md|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \md|ram_rtl_0|auto_generated|ram_block1a14 .init_file = "db/RVSP.ram0_data_mem_ram_f5304155.hdl.mif";
defparam \md|ram_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \md|ram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "data_mem_ram:md|altsyncram:ram_rtl_0|altsyncram_eec1:auto_generated|ALTSYNCRAM";
defparam \md|ram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \md|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \md|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 6;
defparam \md|ram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \md|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \md|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \md|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 18;
defparam \md|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \md|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \md|ram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 63;
defparam \md|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 64;
defparam \md|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \md|ram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "old_data";
defparam \md|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 6;
defparam \md|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 18;
defparam \md|ram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \md|ram_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 1152'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X36_Y39_N23
dffeas \br|x_rtl_0_bypass[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \br|x_rtl_0|auto_generated|ram_block1a0 (
	.portawe(!\uc|Selector7~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\mmr|saida[31]~31_combout ,\mmr|saida[30]~30_combout ,\mmr|saida[29]~29_combout ,\mmr|saida[28]~28_combout ,\mmr|saida[27]~27_combout ,\mmr|saida[26]~26_combout ,\mmr|saida[25]~25_combout ,\mmr|saida[24]~24_combout ,\mmr|saida[23]~23_combout ,
\mmr|saida[22]~22_combout ,\mmr|saida[21]~21_combout ,\mmr|saida[20]~20_combout ,\mmr|saida[19]~19_combout ,\mmr|saida[18]~18_combout ,\mmr|saida[17]~17_combout ,\mmr|saida[16]~16_combout ,\mmr|saida[15]~15_combout ,\mmr|saida[14]~14_combout ,
\mmr|saida[13]~13_combout ,\mmr|saida[12]~12_combout ,\mmr|saida[11]~11_combout ,\mmr|saida[10]~10_combout ,\mmr|saida[9]~9_combout ,\mmr|saida[8]~8_combout ,\mmr|saida[7]~7_combout ,\mmr|saida[6]~6_combout ,\mmr|saida[5]~5_combout ,\mmr|saida[4]~4_combout ,
\mmr|saida[3]~3_combout ,\mmr|saida[2]~2_combout ,\mmr|saida[1]~1_combout ,\mmr|saida[0]~0_combout }),
	.portaaddr({\mi|saida [9],\mi|saida [9],\mi|saida [9],\mi|saida [8],\mi|saida [7]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout ,\mi|rom~19_combout ,\mi|rom~17_combout ,\mi|rom~15_combout ,\mi|rom~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\br|x_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "banco_regs:br|altsyncram:x_rtl_0|altsyncram_kcc1:auto_generated|ALTSYNCRAM";
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 31;
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 31;
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \br|x_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N28
cycloneive_lcell_comb \br|x~7 (
// Equation(s):
// \br|x~7_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [42])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a31 )))

	.dataa(gnd),
	.datab(\br|x~6_combout ),
	.datac(\br|x_rtl_0_bypass [42]),
	.datad(\br|x_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\br|x~7_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~7 .lut_mask = 16'hF3C0;
defparam \br|x~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N4
cycloneive_lcell_comb \unid_log_arit|Add0~125 (
// Equation(s):
// \unid_log_arit|Add0~125_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((!\br|x~3_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\mi|saida [4]),
	.datac(\mi|saida [0]),
	.datad(\br|x~3_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~125_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~125 .lut_mask = 16'h8AAA;
defparam \unid_log_arit|Add0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N27
dffeas \br|x_rtl_0_bypass[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N6
cycloneive_lcell_comb \br|x~9 (
// Equation(s):
// \br|x~9_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [41])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a30 )))

	.dataa(gnd),
	.datab(\br|x_rtl_0_bypass [41]),
	.datac(\br|x~6_combout ),
	.datad(\br|x_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\br|x~9_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~9 .lut_mask = 16'hCFC0;
defparam \br|x~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N27
dffeas \br|x_rtl_0_bypass[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N24
cycloneive_lcell_comb \br|x~11 (
// Equation(s):
// \br|x~11_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [40])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a29 )))

	.dataa(gnd),
	.datab(\br|x_rtl_0_bypass [40]),
	.datac(\br|x~6_combout ),
	.datad(\br|x_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\br|x~11_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~11 .lut_mask = 16'hCFC0;
defparam \br|x~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N24
cycloneive_lcell_comb \unid_log_arit|Add0~127 (
// Equation(s):
// \unid_log_arit|Add0~127_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((!\br|x~10_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [4]),
	.datab(\mi|saida [9]),
	.datac(\mi|saida [0]),
	.datad(\br|x~10_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~127_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~127 .lut_mask = 16'h8CCC;
defparam \unid_log_arit|Add0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N12
cycloneive_lcell_comb \unid_log_arit|Add0~128 (
// Equation(s):
// \unid_log_arit|Add0~128_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((!\br|x~12_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\mi|saida [4]),
	.datac(\mi|saida [0]),
	.datad(\br|x~12_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~128_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~128 .lut_mask = 16'h8AAA;
defparam \unid_log_arit|Add0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y38_N31
dffeas \br|x_rtl_0_bypass[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N16
cycloneive_lcell_comb \br|x~13 (
// Equation(s):
// \br|x~13_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [39])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a28 )))

	.dataa(gnd),
	.datab(\br|x_rtl_0_bypass [39]),
	.datac(\br|x~6_combout ),
	.datad(\br|x_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\br|x~13_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~13 .lut_mask = 16'hCFC0;
defparam \br|x~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N22
cycloneive_lcell_comb \unid_log_arit|Add0~129 (
// Equation(s):
// \unid_log_arit|Add0~129_combout  = (\mi|saida [9] & (((\mi|saida [4]) # (!\br|x~14_combout )) # (!\mi|saida [0])))

	.dataa(\mi|saida [0]),
	.datab(\mi|saida [4]),
	.datac(\mi|saida [9]),
	.datad(\br|x~14_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~129_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~129 .lut_mask = 16'hD0F0;
defparam \unid_log_arit|Add0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y40_N31
dffeas \br|x_rtl_0_bypass[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N12
cycloneive_lcell_comb \br|x~15 (
// Equation(s):
// \br|x~15_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [38])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a27 )))

	.dataa(\br|x_rtl_0_bypass [38]),
	.datab(\br|x~6_combout ),
	.datac(\br|x_rtl_0|auto_generated|ram_block1a27 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\br|x~15_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~15 .lut_mask = 16'hB8B8;
defparam \br|x~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y38_N9
dffeas \br|x_rtl_0_bypass[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N18
cycloneive_lcell_comb \br|x~17 (
// Equation(s):
// \br|x~17_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [37])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a26 )))

	.dataa(\br|x_rtl_0_bypass [37]),
	.datab(gnd),
	.datac(\br|x~6_combout ),
	.datad(\br|x_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\br|x~17_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~17 .lut_mask = 16'hAFA0;
defparam \br|x~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N14
cycloneive_lcell_comb \unid_log_arit|Add0~130 (
// Equation(s):
// \unid_log_arit|Add0~130_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((!\br|x~16_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\mi|saida [4]),
	.datac(\mi|saida [0]),
	.datad(\br|x~16_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~130_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~130 .lut_mask = 16'h8AAA;
defparam \unid_log_arit|Add0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N23
dffeas \br|x_rtl_0_bypass[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N22
cycloneive_lcell_comb \br|x~19 (
// Equation(s):
// \br|x~19_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [36])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a25 )))

	.dataa(gnd),
	.datab(\br|x~6_combout ),
	.datac(\br|x_rtl_0_bypass [36]),
	.datad(\br|x_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\br|x~19_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~19 .lut_mask = 16'hF3C0;
defparam \br|x~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N18
cycloneive_lcell_comb \unid_log_arit|Add0~131 (
// Equation(s):
// \unid_log_arit|Add0~131_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((!\br|x~18_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\mi|saida [4]),
	.datac(\mi|saida [0]),
	.datad(\br|x~18_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~131_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~131 .lut_mask = 16'h8AAA;
defparam \unid_log_arit|Add0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N28
cycloneive_lcell_comb \unid_log_arit|Add0~132 (
// Equation(s):
// \unid_log_arit|Add0~132_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((!\br|x~20_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\mi|saida [4]),
	.datac(\mi|saida [0]),
	.datad(\br|x~20_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~132_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~132 .lut_mask = 16'h8AAA;
defparam \unid_log_arit|Add0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N8
cycloneive_lcell_comb \unid_log_arit|Add0~133 (
// Equation(s):
// \unid_log_arit|Add0~133_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((!\br|x~22_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [4]),
	.datab(\mi|saida [9]),
	.datac(\mi|saida [0]),
	.datad(\br|x~22_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~133_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~133 .lut_mask = 16'h8CCC;
defparam \unid_log_arit|Add0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N20
cycloneive_lcell_comb \unid_log_arit|Add0~134 (
// Equation(s):
// \unid_log_arit|Add0~134_combout  = (\mi|saida [9] & (((\mi|saida [4]) # (!\br|x~24_combout )) # (!\mi|saida [0])))

	.dataa(\mi|saida [0]),
	.datab(\mi|saida [4]),
	.datac(\mi|saida [9]),
	.datad(\br|x~24_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~134_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~134 .lut_mask = 16'hD0F0;
defparam \unid_log_arit|Add0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N26
cycloneive_lcell_comb \unid_log_arit|Add0~135 (
// Equation(s):
// \unid_log_arit|Add0~135_combout  = (\mi|saida [9] & (((\mi|saida [4]) # (!\br|x~26_combout )) # (!\mi|saida [0])))

	.dataa(\mi|saida [0]),
	.datab(\mi|saida [9]),
	.datac(\mi|saida [4]),
	.datad(\br|x~26_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~135_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~135 .lut_mask = 16'hC4CC;
defparam \unid_log_arit|Add0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y39_N13
dffeas \br|x_rtl_0_bypass[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N26
cycloneive_lcell_comb \br|x~27 (
// Equation(s):
// \br|x~27_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [32])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a21 )))

	.dataa(\br|x_rtl_0_bypass [32]),
	.datab(gnd),
	.datac(\br|x_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\br|x~6_combout ),
	.cin(gnd),
	.combout(\br|x~27_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~27 .lut_mask = 16'hAAF0;
defparam \br|x~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N4
cycloneive_lcell_comb \unid_log_arit|Add0~136 (
// Equation(s):
// \unid_log_arit|Add0~136_combout  = (\mi|saida [9] & (((\mi|saida [4]) # (!\br|x~28_combout )) # (!\mi|saida [0])))

	.dataa(\mi|saida [0]),
	.datab(\mi|saida [9]),
	.datac(\mi|saida [4]),
	.datad(\br|x~28_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~136_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~136 .lut_mask = 16'hC4CC;
defparam \unid_log_arit|Add0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N31
dffeas \br|x_rtl_0_bypass[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N20
cycloneive_lcell_comb \br|x~31 (
// Equation(s):
// \br|x~31_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [30])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(\br|x~6_combout ),
	.datab(gnd),
	.datac(\br|x_rtl_0_bypass [30]),
	.datad(\br|x_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\br|x~31_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~31 .lut_mask = 16'hF5A0;
defparam \br|x~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N5
dffeas \br|x_rtl_0_bypass[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N6
cycloneive_lcell_comb \br|x~33 (
// Equation(s):
// \br|x~33_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [29])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a18 )))

	.dataa(gnd),
	.datab(\br|x_rtl_0_bypass [29]),
	.datac(\br|x_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\br|x~6_combout ),
	.cin(gnd),
	.combout(\br|x~33_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~33 .lut_mask = 16'hCCF0;
defparam \br|x~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N22
cycloneive_lcell_comb \unid_log_arit|Add0~138 (
// Equation(s):
// \unid_log_arit|Add0~138_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((!\br|x~32_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [4]),
	.datab(\mi|saida [9]),
	.datac(\mi|saida [0]),
	.datad(\br|x~32_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~138_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~138 .lut_mask = 16'h8CCC;
defparam \unid_log_arit|Add0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N23
dffeas \br|x_rtl_0_bypass[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N0
cycloneive_lcell_comb \br|x~35 (
// Equation(s):
// \br|x~35_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [28])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(gnd),
	.datab(\br|x_rtl_0_bypass [28]),
	.datac(\br|x~6_combout ),
	.datad(\br|x_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\br|x~35_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~35 .lut_mask = 16'hCFC0;
defparam \br|x~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N31
dffeas \br|x_rtl_0_bypass[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N18
cycloneive_lcell_comb \br|x~37 (
// Equation(s):
// \br|x~37_combout  = (\br|x~6_combout  & ((\br|x_rtl_0_bypass [27]))) # (!\br|x~6_combout  & (\br|x_rtl_0|auto_generated|ram_block1a16 ))

	.dataa(\br|x~6_combout ),
	.datab(gnd),
	.datac(\br|x_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\br|x_rtl_0_bypass [27]),
	.cin(gnd),
	.combout(\br|x~37_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~37 .lut_mask = 16'hFA50;
defparam \br|x~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N28
cycloneive_lcell_comb \unid_log_arit|Add0~140 (
// Equation(s):
// \unid_log_arit|Add0~140_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((!\br|x~36_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [4]),
	.datab(\mi|saida [9]),
	.datac(\mi|saida [0]),
	.datad(\br|x~36_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~140_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~140 .lut_mask = 16'h8CCC;
defparam \unid_log_arit|Add0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N5
dffeas \br|x_rtl_0_bypass[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N30
cycloneive_lcell_comb \br|x~39 (
// Equation(s):
// \br|x~39_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [26])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a15 )))

	.dataa(\br|x_rtl_0_bypass [26]),
	.datab(\br|x~6_combout ),
	.datac(\br|x_rtl_0|auto_generated|ram_block1a15 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\br|x~39_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~39 .lut_mask = 16'hB8B8;
defparam \br|x~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N12
cycloneive_lcell_comb \unid_log_arit|Add0~141 (
// Equation(s):
// \unid_log_arit|Add0~141_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((!\br|x~38_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [4]),
	.datab(\mi|saida [0]),
	.datac(\mi|saida [9]),
	.datad(\br|x~38_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~141_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~141 .lut_mask = 16'hB0F0;
defparam \unid_log_arit|Add0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N9
dffeas \br|x_rtl_0_bypass[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N22
cycloneive_lcell_comb \br|x~41 (
// Equation(s):
// \br|x~41_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [25])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a14 )))

	.dataa(\br|x~6_combout ),
	.datab(\br|x_rtl_0_bypass [25]),
	.datac(gnd),
	.datad(\br|x_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\br|x~41_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~41 .lut_mask = 16'hDD88;
defparam \br|x~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N30
cycloneive_lcell_comb \unid_log_arit|Add0~142 (
// Equation(s):
// \unid_log_arit|Add0~142_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((!\br|x~40_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [4]),
	.datab(\mi|saida [9]),
	.datac(\mi|saida [0]),
	.datad(\br|x~40_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~142_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~142 .lut_mask = 16'h8CCC;
defparam \unid_log_arit|Add0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y39_N29
dffeas \br|x_rtl_1_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N28
cycloneive_lcell_comb \br|x~42 (
// Equation(s):
// \br|x~42_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [24])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a13 )))

	.dataa(gnd),
	.datab(\br|x~2_combout ),
	.datac(\br|x_rtl_1_bypass [24]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\br|x~42_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~42 .lut_mask = 16'hF3C0;
defparam \br|x~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N12
cycloneive_lcell_comb \unid_log_arit|Add0~143 (
// Equation(s):
// \unid_log_arit|Add0~143_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((!\br|x~42_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [4]),
	.datab(\mi|saida [9]),
	.datac(\mi|saida [0]),
	.datad(\br|x~42_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~143_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~143 .lut_mask = 16'h8CCC;
defparam \unid_log_arit|Add0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N29
dffeas \br|x_rtl_0_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N4
cycloneive_lcell_comb \br|x~43 (
// Equation(s):
// \br|x~43_combout  = (\br|x~6_combout  & ((\br|x_rtl_0_bypass [24]))) # (!\br|x~6_combout  & (\br|x_rtl_0|auto_generated|ram_block1a13 ))

	.dataa(\br|x~6_combout ),
	.datab(\br|x_rtl_0|auto_generated|ram_block1a13 ),
	.datac(gnd),
	.datad(\br|x_rtl_0_bypass [24]),
	.cin(gnd),
	.combout(\br|x~43_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~43 .lut_mask = 16'hEE44;
defparam \br|x~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N29
dffeas \br|x_rtl_1_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N28
cycloneive_lcell_comb \br|x~44 (
// Equation(s):
// \br|x~44_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [23])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a12 )))

	.dataa(gnd),
	.datab(\br|x~2_combout ),
	.datac(\br|x_rtl_1_bypass [23]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\br|x~44_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~44 .lut_mask = 16'hF3C0;
defparam \br|x~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N12
cycloneive_lcell_comb \unid_log_arit|Add0~144 (
// Equation(s):
// \unid_log_arit|Add0~144_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((!\br|x~44_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\mi|saida [4]),
	.datac(\mi|saida [0]),
	.datad(\br|x~44_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~144_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~144 .lut_mask = 16'h8AAA;
defparam \unid_log_arit|Add0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N9
dffeas \br|x_rtl_0_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N2
cycloneive_lcell_comb \br|x~47 (
// Equation(s):
// \br|x~47_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [22])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a11 )))

	.dataa(gnd),
	.datab(\br|x~6_combout ),
	.datac(\br|x_rtl_0_bypass [22]),
	.datad(\br|x_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\br|x~47_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~47 .lut_mask = 16'hF3C0;
defparam \br|x~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N10
cycloneive_lcell_comb \unid_log_arit|Add0~145 (
// Equation(s):
// \unid_log_arit|Add0~145_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((!\br|x~46_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\mi|saida [4]),
	.datac(\mi|saida [0]),
	.datad(\br|x~46_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~145_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~145 .lut_mask = 16'h8AAA;
defparam \unid_log_arit|Add0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N22
cycloneive_lcell_comb \unid_log_arit|Add0~146 (
// Equation(s):
// \unid_log_arit|Add0~146_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((!\br|x~48_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [4]),
	.datab(\mi|saida [9]),
	.datac(\mi|saida [0]),
	.datad(\br|x~48_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~146_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~146 .lut_mask = 16'h8CCC;
defparam \unid_log_arit|Add0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N0
cycloneive_lcell_comb \br|x_rtl_0_bypass[21]~feeder (
// Equation(s):
// \br|x_rtl_0_bypass[21]~feeder_combout  = \mmr|saida[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mmr|saida[10]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\br|x_rtl_0_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \br|x_rtl_0_bypass[21]~feeder .lut_mask = 16'hF0F0;
defparam \br|x_rtl_0_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y39_N1
dffeas \br|x_rtl_0_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\br|x_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N14
cycloneive_lcell_comb \br|x~49 (
// Equation(s):
// \br|x~49_combout  = (\br|x~6_combout  & ((\br|x_rtl_0_bypass [21]))) # (!\br|x~6_combout  & (\br|x_rtl_0|auto_generated|ram_block1a10 ))

	.dataa(\br|x~6_combout ),
	.datab(gnd),
	.datac(\br|x_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\br|x_rtl_0_bypass [21]),
	.cin(gnd),
	.combout(\br|x~49_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~49 .lut_mask = 16'hFA50;
defparam \br|x~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N17
dffeas \br|x_rtl_0_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N14
cycloneive_lcell_comb \br|x~51 (
// Equation(s):
// \br|x~51_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [20])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a9 )))

	.dataa(gnd),
	.datab(\br|x_rtl_0_bypass [20]),
	.datac(\br|x_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\br|x~6_combout ),
	.cin(gnd),
	.combout(\br|x~51_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~51 .lut_mask = 16'hCCF0;
defparam \br|x~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N18
cycloneive_lcell_comb \unid_log_arit|Add0~148 (
// Equation(s):
// \unid_log_arit|Add0~148_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((!\br|x~52_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [4]),
	.datab(\mi|saida [0]),
	.datac(\mi|saida [9]),
	.datad(\br|x~52_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~148_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~148 .lut_mask = 16'hB0F0;
defparam \unid_log_arit|Add0~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N25
dffeas \br|x_rtl_0_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N6
cycloneive_lcell_comb \br|x~53 (
// Equation(s):
// \br|x~53_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [19])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a8 )))

	.dataa(\br|x~6_combout ),
	.datab(\br|x_rtl_0_bypass [19]),
	.datac(gnd),
	.datad(\br|x_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\br|x~53_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~53 .lut_mask = 16'hDD88;
defparam \br|x~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N17
dffeas \br|x_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N30
cycloneive_lcell_comb \br|x~55 (
// Equation(s):
// \br|x~55_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [18])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(\br|x~6_combout ),
	.datab(\br|x_rtl_0_bypass [18]),
	.datac(gnd),
	.datad(\br|x_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\br|x~55_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~55 .lut_mask = 16'hDD88;
defparam \br|x~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N14
cycloneive_lcell_comb \br|x_rtl_0_bypass[17]~feeder (
// Equation(s):
// \br|x_rtl_0_bypass[17]~feeder_combout  = \mmr|saida[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mmr|saida[6]~6_combout ),
	.cin(gnd),
	.combout(\br|x_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \br|x_rtl_0_bypass[17]~feeder .lut_mask = 16'hFF00;
defparam \br|x_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y40_N15
dffeas \br|x_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\br|x_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N16
cycloneive_lcell_comb \br|x~57 (
// Equation(s):
// \br|x~57_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [17])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(gnd),
	.datab(\br|x~6_combout ),
	.datac(\br|x_rtl_0_bypass [17]),
	.datad(\br|x_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\br|x~57_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~57 .lut_mask = 16'hF3C0;
defparam \br|x~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N6
cycloneive_lcell_comb \unid_log_arit|Add0~150 (
// Equation(s):
// \unid_log_arit|Add0~150_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((!\br|x~56_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [4]),
	.datab(\mi|saida [9]),
	.datac(\mi|saida [0]),
	.datad(\br|x~56_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~150_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~150 .lut_mask = 16'h8CCC;
defparam \unid_log_arit|Add0~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N18
cycloneive_lcell_comb \br|x_rtl_0_bypass[16]~feeder (
// Equation(s):
// \br|x_rtl_0_bypass[16]~feeder_combout  = \mmr|saida[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mmr|saida[5]~5_combout ),
	.cin(gnd),
	.combout(\br|x_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \br|x_rtl_0_bypass[16]~feeder .lut_mask = 16'hFF00;
defparam \br|x_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y40_N19
dffeas \br|x_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\br|x_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N28
cycloneive_lcell_comb \br|x~59 (
// Equation(s):
// \br|x~59_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [16])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(gnd),
	.datab(\br|x_rtl_0_bypass [16]),
	.datac(\br|x_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\br|x~6_combout ),
	.cin(gnd),
	.combout(\br|x~59_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~59 .lut_mask = 16'hCCF0;
defparam \br|x~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N5
dffeas \br|x_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N18
cycloneive_lcell_comb \br|x~60 (
// Equation(s):
// \br|x~60_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [15])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(gnd),
	.datab(\br|x~6_combout ),
	.datac(\br|x_rtl_0_bypass [15]),
	.datad(\br|x_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\br|x~60_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~60 .lut_mask = 16'hF3C0;
defparam \br|x~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N16
cycloneive_lcell_comb \br|x_rtl_0_bypass[14]~feeder (
// Equation(s):
// \br|x_rtl_0_bypass[14]~feeder_combout  = \mmr|saida[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mmr|saida[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\br|x_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \br|x_rtl_0_bypass[14]~feeder .lut_mask = 16'hF0F0;
defparam \br|x_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N17
dffeas \br|x_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\br|x_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N0
cycloneive_lcell_comb \br|x~61 (
// Equation(s):
// \br|x~61_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [14])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(\br|x~6_combout ),
	.datab(gnd),
	.datac(\br|x_rtl_0_bypass [14]),
	.datad(\br|x_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\br|x~61_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~61 .lut_mask = 16'hF5A0;
defparam \br|x~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y40_N17
dffeas \br|x_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N6
cycloneive_lcell_comb \br|x~64 (
// Equation(s):
// \br|x~64_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [13])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(gnd),
	.datab(\br|x~6_combout ),
	.datac(\br|x_rtl_0_bypass [13]),
	.datad(\br|x_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\br|x~64_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~64 .lut_mask = 16'hF3C0;
defparam \br|x~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N11
dffeas \mi|saida[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mi|rom~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mi|saida [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mi|saida[21] .is_wysiwyg = "true";
defparam \mi|saida[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N16
cycloneive_lcell_comb \mgi|parte2im[1]~1 (
// Equation(s):
// \mgi|parte2im[1]~1_combout  = (\uc|Selector7~0_combout  & (\mi|saida [8])) # (!\uc|Selector7~0_combout  & ((\mi|saida [21])))

	.dataa(gnd),
	.datab(\mi|saida [8]),
	.datac(\uc|Selector7~0_combout ),
	.datad(\mi|saida [21]),
	.cin(gnd),
	.combout(\mgi|parte2im[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mgi|parte2im[1]~1 .lut_mask = 16'hCFC0;
defparam \mgi|parte2im[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N2
cycloneive_lcell_comb \unid_log_arit|Add0~57 (
// Equation(s):
// \unid_log_arit|Add0~57_combout  = (\uc|Selector7~0_combout  & (!\br|x~65_combout  & ((!\br|x~66_combout )))) # (!\uc|Selector7~0_combout  & (((\mgi|parte2im[1]~1_combout ))))

	.dataa(\br|x~65_combout ),
	.datab(\mgi|parte2im[1]~1_combout ),
	.datac(\uc|Selector7~0_combout ),
	.datad(\br|x~66_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~57_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~57 .lut_mask = 16'h0C5C;
defparam \unid_log_arit|Add0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N13
dffeas \br|x_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N10
cycloneive_lcell_comb \br|x~70 (
// Equation(s):
// \br|x~70_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [11])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\br|x_rtl_0_bypass [11]),
	.datab(gnd),
	.datac(\br|x~6_combout ),
	.datad(\br|x_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\br|x~70_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~70 .lut_mask = 16'hAFA0;
defparam \br|x~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N16
cycloneive_lcell_comb \unid_log_arit|Add0~60 (
// Equation(s):
// \unid_log_arit|Add0~60_cout  = CARRY(\uc|Selector7~0_combout )

	.dataa(\uc|Selector7~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\unid_log_arit|Add0~60_cout ));
// synopsys translate_off
defparam \unid_log_arit|Add0~60 .lut_mask = 16'h00AA;
defparam \unid_log_arit|Add0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N18
cycloneive_lcell_comb \unid_log_arit|Add0~61 (
// Equation(s):
// \unid_log_arit|Add0~61_combout  = (\unid_log_arit|Add0~58_combout  & ((\br|x~70_combout  & (\unid_log_arit|Add0~60_cout  & VCC)) # (!\br|x~70_combout  & (!\unid_log_arit|Add0~60_cout )))) # (!\unid_log_arit|Add0~58_combout  & ((\br|x~70_combout  & 
// (!\unid_log_arit|Add0~60_cout )) # (!\br|x~70_combout  & ((\unid_log_arit|Add0~60_cout ) # (GND)))))
// \unid_log_arit|Add0~62  = CARRY((\unid_log_arit|Add0~58_combout  & (!\br|x~70_combout  & !\unid_log_arit|Add0~60_cout )) # (!\unid_log_arit|Add0~58_combout  & ((!\unid_log_arit|Add0~60_cout ) # (!\br|x~70_combout ))))

	.dataa(\unid_log_arit|Add0~58_combout ),
	.datab(\br|x~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~60_cout ),
	.combout(\unid_log_arit|Add0~61_combout ),
	.cout(\unid_log_arit|Add0~62 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~61 .lut_mask = 16'h9617;
defparam \unid_log_arit|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N20
cycloneive_lcell_comb \unid_log_arit|Add0~63 (
// Equation(s):
// \unid_log_arit|Add0~63_combout  = ((\br|x~67_combout  $ (\unid_log_arit|Add0~57_combout  $ (!\unid_log_arit|Add0~62 )))) # (GND)
// \unid_log_arit|Add0~64  = CARRY((\br|x~67_combout  & ((\unid_log_arit|Add0~57_combout ) # (!\unid_log_arit|Add0~62 ))) # (!\br|x~67_combout  & (\unid_log_arit|Add0~57_combout  & !\unid_log_arit|Add0~62 )))

	.dataa(\br|x~67_combout ),
	.datab(\unid_log_arit|Add0~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~62 ),
	.combout(\unid_log_arit|Add0~63_combout ),
	.cout(\unid_log_arit|Add0~64 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~63 .lut_mask = 16'h698E;
defparam \unid_log_arit|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N22
cycloneive_lcell_comb \unid_log_arit|Add0~65 (
// Equation(s):
// \unid_log_arit|Add0~65_combout  = (\unid_log_arit|Add0~56_combout  & ((\br|x~64_combout  & (\unid_log_arit|Add0~64  & VCC)) # (!\br|x~64_combout  & (!\unid_log_arit|Add0~64 )))) # (!\unid_log_arit|Add0~56_combout  & ((\br|x~64_combout  & 
// (!\unid_log_arit|Add0~64 )) # (!\br|x~64_combout  & ((\unid_log_arit|Add0~64 ) # (GND)))))
// \unid_log_arit|Add0~66  = CARRY((\unid_log_arit|Add0~56_combout  & (!\br|x~64_combout  & !\unid_log_arit|Add0~64 )) # (!\unid_log_arit|Add0~56_combout  & ((!\unid_log_arit|Add0~64 ) # (!\br|x~64_combout ))))

	.dataa(\unid_log_arit|Add0~56_combout ),
	.datab(\br|x~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~64 ),
	.combout(\unid_log_arit|Add0~65_combout ),
	.cout(\unid_log_arit|Add0~66 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~65 .lut_mask = 16'h9617;
defparam \unid_log_arit|Add0~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N24
cycloneive_lcell_comb \unid_log_arit|Add0~67 (
// Equation(s):
// \unid_log_arit|Add0~67_combout  = ((\unid_log_arit|Add0~55_combout  $ (\br|x~61_combout  $ (!\unid_log_arit|Add0~66 )))) # (GND)
// \unid_log_arit|Add0~68  = CARRY((\unid_log_arit|Add0~55_combout  & ((\br|x~61_combout ) # (!\unid_log_arit|Add0~66 ))) # (!\unid_log_arit|Add0~55_combout  & (\br|x~61_combout  & !\unid_log_arit|Add0~66 )))

	.dataa(\unid_log_arit|Add0~55_combout ),
	.datab(\br|x~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~66 ),
	.combout(\unid_log_arit|Add0~67_combout ),
	.cout(\unid_log_arit|Add0~68 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~67 .lut_mask = 16'h698E;
defparam \unid_log_arit|Add0~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N26
cycloneive_lcell_comb \unid_log_arit|Add0~69 (
// Equation(s):
// \unid_log_arit|Add0~69_combout  = (\unid_log_arit|Add0~54_combout  & ((\br|x~60_combout  & (\unid_log_arit|Add0~68  & VCC)) # (!\br|x~60_combout  & (!\unid_log_arit|Add0~68 )))) # (!\unid_log_arit|Add0~54_combout  & ((\br|x~60_combout  & 
// (!\unid_log_arit|Add0~68 )) # (!\br|x~60_combout  & ((\unid_log_arit|Add0~68 ) # (GND)))))
// \unid_log_arit|Add0~70  = CARRY((\unid_log_arit|Add0~54_combout  & (!\br|x~60_combout  & !\unid_log_arit|Add0~68 )) # (!\unid_log_arit|Add0~54_combout  & ((!\unid_log_arit|Add0~68 ) # (!\br|x~60_combout ))))

	.dataa(\unid_log_arit|Add0~54_combout ),
	.datab(\br|x~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~68 ),
	.combout(\unid_log_arit|Add0~69_combout ),
	.cout(\unid_log_arit|Add0~70 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~69 .lut_mask = 16'h9617;
defparam \unid_log_arit|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N28
cycloneive_lcell_comb \unid_log_arit|Add0~71 (
// Equation(s):
// \unid_log_arit|Add0~71_combout  = ((\unid_log_arit|Add0~151_combout  $ (\br|x~59_combout  $ (!\unid_log_arit|Add0~70 )))) # (GND)
// \unid_log_arit|Add0~72  = CARRY((\unid_log_arit|Add0~151_combout  & ((\br|x~59_combout ) # (!\unid_log_arit|Add0~70 ))) # (!\unid_log_arit|Add0~151_combout  & (\br|x~59_combout  & !\unid_log_arit|Add0~70 )))

	.dataa(\unid_log_arit|Add0~151_combout ),
	.datab(\br|x~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~70 ),
	.combout(\unid_log_arit|Add0~71_combout ),
	.cout(\unid_log_arit|Add0~72 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~71 .lut_mask = 16'h698E;
defparam \unid_log_arit|Add0~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N30
cycloneive_lcell_comb \unid_log_arit|Add0~73 (
// Equation(s):
// \unid_log_arit|Add0~73_combout  = (\br|x~57_combout  & ((\unid_log_arit|Add0~150_combout  & (\unid_log_arit|Add0~72  & VCC)) # (!\unid_log_arit|Add0~150_combout  & (!\unid_log_arit|Add0~72 )))) # (!\br|x~57_combout  & ((\unid_log_arit|Add0~150_combout  & 
// (!\unid_log_arit|Add0~72 )) # (!\unid_log_arit|Add0~150_combout  & ((\unid_log_arit|Add0~72 ) # (GND)))))
// \unid_log_arit|Add0~74  = CARRY((\br|x~57_combout  & (!\unid_log_arit|Add0~150_combout  & !\unid_log_arit|Add0~72 )) # (!\br|x~57_combout  & ((!\unid_log_arit|Add0~72 ) # (!\unid_log_arit|Add0~150_combout ))))

	.dataa(\br|x~57_combout ),
	.datab(\unid_log_arit|Add0~150_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~72 ),
	.combout(\unid_log_arit|Add0~73_combout ),
	.cout(\unid_log_arit|Add0~74 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~73 .lut_mask = 16'h9617;
defparam \unid_log_arit|Add0~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N0
cycloneive_lcell_comb \unid_log_arit|Add0~75 (
// Equation(s):
// \unid_log_arit|Add0~75_combout  = ((\unid_log_arit|Add0~149_combout  $ (\br|x~55_combout  $ (!\unid_log_arit|Add0~74 )))) # (GND)
// \unid_log_arit|Add0~76  = CARRY((\unid_log_arit|Add0~149_combout  & ((\br|x~55_combout ) # (!\unid_log_arit|Add0~74 ))) # (!\unid_log_arit|Add0~149_combout  & (\br|x~55_combout  & !\unid_log_arit|Add0~74 )))

	.dataa(\unid_log_arit|Add0~149_combout ),
	.datab(\br|x~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~74 ),
	.combout(\unid_log_arit|Add0~75_combout ),
	.cout(\unid_log_arit|Add0~76 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~75 .lut_mask = 16'h698E;
defparam \unid_log_arit|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N2
cycloneive_lcell_comb \unid_log_arit|Add0~77 (
// Equation(s):
// \unid_log_arit|Add0~77_combout  = (\unid_log_arit|Add0~148_combout  & ((\br|x~53_combout  & (\unid_log_arit|Add0~76  & VCC)) # (!\br|x~53_combout  & (!\unid_log_arit|Add0~76 )))) # (!\unid_log_arit|Add0~148_combout  & ((\br|x~53_combout  & 
// (!\unid_log_arit|Add0~76 )) # (!\br|x~53_combout  & ((\unid_log_arit|Add0~76 ) # (GND)))))
// \unid_log_arit|Add0~78  = CARRY((\unid_log_arit|Add0~148_combout  & (!\br|x~53_combout  & !\unid_log_arit|Add0~76 )) # (!\unid_log_arit|Add0~148_combout  & ((!\unid_log_arit|Add0~76 ) # (!\br|x~53_combout ))))

	.dataa(\unid_log_arit|Add0~148_combout ),
	.datab(\br|x~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~76 ),
	.combout(\unid_log_arit|Add0~77_combout ),
	.cout(\unid_log_arit|Add0~78 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~77 .lut_mask = 16'h9617;
defparam \unid_log_arit|Add0~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N4
cycloneive_lcell_comb \unid_log_arit|Add0~79 (
// Equation(s):
// \unid_log_arit|Add0~79_combout  = ((\unid_log_arit|Add0~147_combout  $ (\br|x~51_combout  $ (!\unid_log_arit|Add0~78 )))) # (GND)
// \unid_log_arit|Add0~80  = CARRY((\unid_log_arit|Add0~147_combout  & ((\br|x~51_combout ) # (!\unid_log_arit|Add0~78 ))) # (!\unid_log_arit|Add0~147_combout  & (\br|x~51_combout  & !\unid_log_arit|Add0~78 )))

	.dataa(\unid_log_arit|Add0~147_combout ),
	.datab(\br|x~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~78 ),
	.combout(\unid_log_arit|Add0~79_combout ),
	.cout(\unid_log_arit|Add0~80 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~79 .lut_mask = 16'h698E;
defparam \unid_log_arit|Add0~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N6
cycloneive_lcell_comb \unid_log_arit|Add0~81 (
// Equation(s):
// \unid_log_arit|Add0~81_combout  = (\unid_log_arit|Add0~146_combout  & ((\br|x~49_combout  & (\unid_log_arit|Add0~80  & VCC)) # (!\br|x~49_combout  & (!\unid_log_arit|Add0~80 )))) # (!\unid_log_arit|Add0~146_combout  & ((\br|x~49_combout  & 
// (!\unid_log_arit|Add0~80 )) # (!\br|x~49_combout  & ((\unid_log_arit|Add0~80 ) # (GND)))))
// \unid_log_arit|Add0~82  = CARRY((\unid_log_arit|Add0~146_combout  & (!\br|x~49_combout  & !\unid_log_arit|Add0~80 )) # (!\unid_log_arit|Add0~146_combout  & ((!\unid_log_arit|Add0~80 ) # (!\br|x~49_combout ))))

	.dataa(\unid_log_arit|Add0~146_combout ),
	.datab(\br|x~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~80 ),
	.combout(\unid_log_arit|Add0~81_combout ),
	.cout(\unid_log_arit|Add0~82 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~81 .lut_mask = 16'h9617;
defparam \unid_log_arit|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N8
cycloneive_lcell_comb \unid_log_arit|Add0~83 (
// Equation(s):
// \unid_log_arit|Add0~83_combout  = ((\br|x~47_combout  $ (\unid_log_arit|Add0~145_combout  $ (!\unid_log_arit|Add0~82 )))) # (GND)
// \unid_log_arit|Add0~84  = CARRY((\br|x~47_combout  & ((\unid_log_arit|Add0~145_combout ) # (!\unid_log_arit|Add0~82 ))) # (!\br|x~47_combout  & (\unid_log_arit|Add0~145_combout  & !\unid_log_arit|Add0~82 )))

	.dataa(\br|x~47_combout ),
	.datab(\unid_log_arit|Add0~145_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~82 ),
	.combout(\unid_log_arit|Add0~83_combout ),
	.cout(\unid_log_arit|Add0~84 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~83 .lut_mask = 16'h698E;
defparam \unid_log_arit|Add0~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N10
cycloneive_lcell_comb \unid_log_arit|Add0~85 (
// Equation(s):
// \unid_log_arit|Add0~85_combout  = (\br|x~45_combout  & ((\unid_log_arit|Add0~144_combout  & (\unid_log_arit|Add0~84  & VCC)) # (!\unid_log_arit|Add0~144_combout  & (!\unid_log_arit|Add0~84 )))) # (!\br|x~45_combout  & ((\unid_log_arit|Add0~144_combout  & 
// (!\unid_log_arit|Add0~84 )) # (!\unid_log_arit|Add0~144_combout  & ((\unid_log_arit|Add0~84 ) # (GND)))))
// \unid_log_arit|Add0~86  = CARRY((\br|x~45_combout  & (!\unid_log_arit|Add0~144_combout  & !\unid_log_arit|Add0~84 )) # (!\br|x~45_combout  & ((!\unid_log_arit|Add0~84 ) # (!\unid_log_arit|Add0~144_combout ))))

	.dataa(\br|x~45_combout ),
	.datab(\unid_log_arit|Add0~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~84 ),
	.combout(\unid_log_arit|Add0~85_combout ),
	.cout(\unid_log_arit|Add0~86 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~85 .lut_mask = 16'h9617;
defparam \unid_log_arit|Add0~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N12
cycloneive_lcell_comb \unid_log_arit|Add0~87 (
// Equation(s):
// \unid_log_arit|Add0~87_combout  = ((\unid_log_arit|Add0~143_combout  $ (\br|x~43_combout  $ (!\unid_log_arit|Add0~86 )))) # (GND)
// \unid_log_arit|Add0~88  = CARRY((\unid_log_arit|Add0~143_combout  & ((\br|x~43_combout ) # (!\unid_log_arit|Add0~86 ))) # (!\unid_log_arit|Add0~143_combout  & (\br|x~43_combout  & !\unid_log_arit|Add0~86 )))

	.dataa(\unid_log_arit|Add0~143_combout ),
	.datab(\br|x~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~86 ),
	.combout(\unid_log_arit|Add0~87_combout ),
	.cout(\unid_log_arit|Add0~88 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~87 .lut_mask = 16'h698E;
defparam \unid_log_arit|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N14
cycloneive_lcell_comb \unid_log_arit|Add0~89 (
// Equation(s):
// \unid_log_arit|Add0~89_combout  = (\br|x~41_combout  & ((\unid_log_arit|Add0~142_combout  & (\unid_log_arit|Add0~88  & VCC)) # (!\unid_log_arit|Add0~142_combout  & (!\unid_log_arit|Add0~88 )))) # (!\br|x~41_combout  & ((\unid_log_arit|Add0~142_combout  & 
// (!\unid_log_arit|Add0~88 )) # (!\unid_log_arit|Add0~142_combout  & ((\unid_log_arit|Add0~88 ) # (GND)))))
// \unid_log_arit|Add0~90  = CARRY((\br|x~41_combout  & (!\unid_log_arit|Add0~142_combout  & !\unid_log_arit|Add0~88 )) # (!\br|x~41_combout  & ((!\unid_log_arit|Add0~88 ) # (!\unid_log_arit|Add0~142_combout ))))

	.dataa(\br|x~41_combout ),
	.datab(\unid_log_arit|Add0~142_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~88 ),
	.combout(\unid_log_arit|Add0~89_combout ),
	.cout(\unid_log_arit|Add0~90 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~89 .lut_mask = 16'h9617;
defparam \unid_log_arit|Add0~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N16
cycloneive_lcell_comb \unid_log_arit|Add0~91 (
// Equation(s):
// \unid_log_arit|Add0~91_combout  = ((\br|x~39_combout  $ (\unid_log_arit|Add0~141_combout  $ (!\unid_log_arit|Add0~90 )))) # (GND)
// \unid_log_arit|Add0~92  = CARRY((\br|x~39_combout  & ((\unid_log_arit|Add0~141_combout ) # (!\unid_log_arit|Add0~90 ))) # (!\br|x~39_combout  & (\unid_log_arit|Add0~141_combout  & !\unid_log_arit|Add0~90 )))

	.dataa(\br|x~39_combout ),
	.datab(\unid_log_arit|Add0~141_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~90 ),
	.combout(\unid_log_arit|Add0~91_combout ),
	.cout(\unid_log_arit|Add0~92 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~91 .lut_mask = 16'h698E;
defparam \unid_log_arit|Add0~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N18
cycloneive_lcell_comb \unid_log_arit|Add0~93 (
// Equation(s):
// \unid_log_arit|Add0~93_combout  = (\br|x~37_combout  & ((\unid_log_arit|Add0~140_combout  & (\unid_log_arit|Add0~92  & VCC)) # (!\unid_log_arit|Add0~140_combout  & (!\unid_log_arit|Add0~92 )))) # (!\br|x~37_combout  & ((\unid_log_arit|Add0~140_combout  & 
// (!\unid_log_arit|Add0~92 )) # (!\unid_log_arit|Add0~140_combout  & ((\unid_log_arit|Add0~92 ) # (GND)))))
// \unid_log_arit|Add0~94  = CARRY((\br|x~37_combout  & (!\unid_log_arit|Add0~140_combout  & !\unid_log_arit|Add0~92 )) # (!\br|x~37_combout  & ((!\unid_log_arit|Add0~92 ) # (!\unid_log_arit|Add0~140_combout ))))

	.dataa(\br|x~37_combout ),
	.datab(\unid_log_arit|Add0~140_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~92 ),
	.combout(\unid_log_arit|Add0~93_combout ),
	.cout(\unid_log_arit|Add0~94 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~93 .lut_mask = 16'h9617;
defparam \unid_log_arit|Add0~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N20
cycloneive_lcell_comb \unid_log_arit|Add0~95 (
// Equation(s):
// \unid_log_arit|Add0~95_combout  = ((\unid_log_arit|Add0~139_combout  $ (\br|x~35_combout  $ (!\unid_log_arit|Add0~94 )))) # (GND)
// \unid_log_arit|Add0~96  = CARRY((\unid_log_arit|Add0~139_combout  & ((\br|x~35_combout ) # (!\unid_log_arit|Add0~94 ))) # (!\unid_log_arit|Add0~139_combout  & (\br|x~35_combout  & !\unid_log_arit|Add0~94 )))

	.dataa(\unid_log_arit|Add0~139_combout ),
	.datab(\br|x~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~94 ),
	.combout(\unid_log_arit|Add0~95_combout ),
	.cout(\unid_log_arit|Add0~96 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~95 .lut_mask = 16'h698E;
defparam \unid_log_arit|Add0~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N22
cycloneive_lcell_comb \unid_log_arit|Add0~97 (
// Equation(s):
// \unid_log_arit|Add0~97_combout  = (\br|x~33_combout  & ((\unid_log_arit|Add0~138_combout  & (\unid_log_arit|Add0~96  & VCC)) # (!\unid_log_arit|Add0~138_combout  & (!\unid_log_arit|Add0~96 )))) # (!\br|x~33_combout  & ((\unid_log_arit|Add0~138_combout  & 
// (!\unid_log_arit|Add0~96 )) # (!\unid_log_arit|Add0~138_combout  & ((\unid_log_arit|Add0~96 ) # (GND)))))
// \unid_log_arit|Add0~98  = CARRY((\br|x~33_combout  & (!\unid_log_arit|Add0~138_combout  & !\unid_log_arit|Add0~96 )) # (!\br|x~33_combout  & ((!\unid_log_arit|Add0~96 ) # (!\unid_log_arit|Add0~138_combout ))))

	.dataa(\br|x~33_combout ),
	.datab(\unid_log_arit|Add0~138_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~96 ),
	.combout(\unid_log_arit|Add0~97_combout ),
	.cout(\unid_log_arit|Add0~98 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~97 .lut_mask = 16'h9617;
defparam \unid_log_arit|Add0~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N24
cycloneive_lcell_comb \unid_log_arit|Add0~99 (
// Equation(s):
// \unid_log_arit|Add0~99_combout  = ((\unid_log_arit|Add0~137_combout  $ (\br|x~31_combout  $ (!\unid_log_arit|Add0~98 )))) # (GND)
// \unid_log_arit|Add0~100  = CARRY((\unid_log_arit|Add0~137_combout  & ((\br|x~31_combout ) # (!\unid_log_arit|Add0~98 ))) # (!\unid_log_arit|Add0~137_combout  & (\br|x~31_combout  & !\unid_log_arit|Add0~98 )))

	.dataa(\unid_log_arit|Add0~137_combout ),
	.datab(\br|x~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~98 ),
	.combout(\unid_log_arit|Add0~99_combout ),
	.cout(\unid_log_arit|Add0~100 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~99 .lut_mask = 16'h698E;
defparam \unid_log_arit|Add0~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N26
cycloneive_lcell_comb \unid_log_arit|Add0~101 (
// Equation(s):
// \unid_log_arit|Add0~101_combout  = (\br|x~29_combout  & ((\unid_log_arit|Add0~136_combout  & (\unid_log_arit|Add0~100  & VCC)) # (!\unid_log_arit|Add0~136_combout  & (!\unid_log_arit|Add0~100 )))) # (!\br|x~29_combout  & ((\unid_log_arit|Add0~136_combout  
// & (!\unid_log_arit|Add0~100 )) # (!\unid_log_arit|Add0~136_combout  & ((\unid_log_arit|Add0~100 ) # (GND)))))
// \unid_log_arit|Add0~102  = CARRY((\br|x~29_combout  & (!\unid_log_arit|Add0~136_combout  & !\unid_log_arit|Add0~100 )) # (!\br|x~29_combout  & ((!\unid_log_arit|Add0~100 ) # (!\unid_log_arit|Add0~136_combout ))))

	.dataa(\br|x~29_combout ),
	.datab(\unid_log_arit|Add0~136_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~100 ),
	.combout(\unid_log_arit|Add0~101_combout ),
	.cout(\unid_log_arit|Add0~102 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~101 .lut_mask = 16'h9617;
defparam \unid_log_arit|Add0~101 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N28
cycloneive_lcell_comb \unid_log_arit|Add0~103 (
// Equation(s):
// \unid_log_arit|Add0~103_combout  = ((\unid_log_arit|Add0~135_combout  $ (\br|x~27_combout  $ (!\unid_log_arit|Add0~102 )))) # (GND)
// \unid_log_arit|Add0~104  = CARRY((\unid_log_arit|Add0~135_combout  & ((\br|x~27_combout ) # (!\unid_log_arit|Add0~102 ))) # (!\unid_log_arit|Add0~135_combout  & (\br|x~27_combout  & !\unid_log_arit|Add0~102 )))

	.dataa(\unid_log_arit|Add0~135_combout ),
	.datab(\br|x~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~102 ),
	.combout(\unid_log_arit|Add0~103_combout ),
	.cout(\unid_log_arit|Add0~104 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~103 .lut_mask = 16'h698E;
defparam \unid_log_arit|Add0~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N30
cycloneive_lcell_comb \unid_log_arit|Add0~105 (
// Equation(s):
// \unid_log_arit|Add0~105_combout  = (\br|x~25_combout  & ((\unid_log_arit|Add0~134_combout  & (\unid_log_arit|Add0~104  & VCC)) # (!\unid_log_arit|Add0~134_combout  & (!\unid_log_arit|Add0~104 )))) # (!\br|x~25_combout  & ((\unid_log_arit|Add0~134_combout  
// & (!\unid_log_arit|Add0~104 )) # (!\unid_log_arit|Add0~134_combout  & ((\unid_log_arit|Add0~104 ) # (GND)))))
// \unid_log_arit|Add0~106  = CARRY((\br|x~25_combout  & (!\unid_log_arit|Add0~134_combout  & !\unid_log_arit|Add0~104 )) # (!\br|x~25_combout  & ((!\unid_log_arit|Add0~104 ) # (!\unid_log_arit|Add0~134_combout ))))

	.dataa(\br|x~25_combout ),
	.datab(\unid_log_arit|Add0~134_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~104 ),
	.combout(\unid_log_arit|Add0~105_combout ),
	.cout(\unid_log_arit|Add0~106 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~105 .lut_mask = 16'h9617;
defparam \unid_log_arit|Add0~105 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N0
cycloneive_lcell_comb \unid_log_arit|Add0~107 (
// Equation(s):
// \unid_log_arit|Add0~107_combout  = ((\br|x~23_combout  $ (\unid_log_arit|Add0~133_combout  $ (!\unid_log_arit|Add0~106 )))) # (GND)
// \unid_log_arit|Add0~108  = CARRY((\br|x~23_combout  & ((\unid_log_arit|Add0~133_combout ) # (!\unid_log_arit|Add0~106 ))) # (!\br|x~23_combout  & (\unid_log_arit|Add0~133_combout  & !\unid_log_arit|Add0~106 )))

	.dataa(\br|x~23_combout ),
	.datab(\unid_log_arit|Add0~133_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~106 ),
	.combout(\unid_log_arit|Add0~107_combout ),
	.cout(\unid_log_arit|Add0~108 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~107 .lut_mask = 16'h698E;
defparam \unid_log_arit|Add0~107 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N2
cycloneive_lcell_comb \unid_log_arit|Add0~109 (
// Equation(s):
// \unid_log_arit|Add0~109_combout  = (\br|x~21_combout  & ((\unid_log_arit|Add0~132_combout  & (\unid_log_arit|Add0~108  & VCC)) # (!\unid_log_arit|Add0~132_combout  & (!\unid_log_arit|Add0~108 )))) # (!\br|x~21_combout  & ((\unid_log_arit|Add0~132_combout  
// & (!\unid_log_arit|Add0~108 )) # (!\unid_log_arit|Add0~132_combout  & ((\unid_log_arit|Add0~108 ) # (GND)))))
// \unid_log_arit|Add0~110  = CARRY((\br|x~21_combout  & (!\unid_log_arit|Add0~132_combout  & !\unid_log_arit|Add0~108 )) # (!\br|x~21_combout  & ((!\unid_log_arit|Add0~108 ) # (!\unid_log_arit|Add0~132_combout ))))

	.dataa(\br|x~21_combout ),
	.datab(\unid_log_arit|Add0~132_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~108 ),
	.combout(\unid_log_arit|Add0~109_combout ),
	.cout(\unid_log_arit|Add0~110 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~109 .lut_mask = 16'h9617;
defparam \unid_log_arit|Add0~109 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N4
cycloneive_lcell_comb \unid_log_arit|Add0~111 (
// Equation(s):
// \unid_log_arit|Add0~111_combout  = ((\br|x~19_combout  $ (\unid_log_arit|Add0~131_combout  $ (!\unid_log_arit|Add0~110 )))) # (GND)
// \unid_log_arit|Add0~112  = CARRY((\br|x~19_combout  & ((\unid_log_arit|Add0~131_combout ) # (!\unid_log_arit|Add0~110 ))) # (!\br|x~19_combout  & (\unid_log_arit|Add0~131_combout  & !\unid_log_arit|Add0~110 )))

	.dataa(\br|x~19_combout ),
	.datab(\unid_log_arit|Add0~131_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~110 ),
	.combout(\unid_log_arit|Add0~111_combout ),
	.cout(\unid_log_arit|Add0~112 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~111 .lut_mask = 16'h698E;
defparam \unid_log_arit|Add0~111 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N6
cycloneive_lcell_comb \unid_log_arit|Add0~113 (
// Equation(s):
// \unid_log_arit|Add0~113_combout  = (\br|x~17_combout  & ((\unid_log_arit|Add0~130_combout  & (\unid_log_arit|Add0~112  & VCC)) # (!\unid_log_arit|Add0~130_combout  & (!\unid_log_arit|Add0~112 )))) # (!\br|x~17_combout  & ((\unid_log_arit|Add0~130_combout  
// & (!\unid_log_arit|Add0~112 )) # (!\unid_log_arit|Add0~130_combout  & ((\unid_log_arit|Add0~112 ) # (GND)))))
// \unid_log_arit|Add0~114  = CARRY((\br|x~17_combout  & (!\unid_log_arit|Add0~130_combout  & !\unid_log_arit|Add0~112 )) # (!\br|x~17_combout  & ((!\unid_log_arit|Add0~112 ) # (!\unid_log_arit|Add0~130_combout ))))

	.dataa(\br|x~17_combout ),
	.datab(\unid_log_arit|Add0~130_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~112 ),
	.combout(\unid_log_arit|Add0~113_combout ),
	.cout(\unid_log_arit|Add0~114 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~113 .lut_mask = 16'h9617;
defparam \unid_log_arit|Add0~113 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N8
cycloneive_lcell_comb \unid_log_arit|Add0~115 (
// Equation(s):
// \unid_log_arit|Add0~115_combout  = ((\unid_log_arit|Add0~129_combout  $ (\br|x~15_combout  $ (!\unid_log_arit|Add0~114 )))) # (GND)
// \unid_log_arit|Add0~116  = CARRY((\unid_log_arit|Add0~129_combout  & ((\br|x~15_combout ) # (!\unid_log_arit|Add0~114 ))) # (!\unid_log_arit|Add0~129_combout  & (\br|x~15_combout  & !\unid_log_arit|Add0~114 )))

	.dataa(\unid_log_arit|Add0~129_combout ),
	.datab(\br|x~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~114 ),
	.combout(\unid_log_arit|Add0~115_combout ),
	.cout(\unid_log_arit|Add0~116 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~115 .lut_mask = 16'h698E;
defparam \unid_log_arit|Add0~115 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N10
cycloneive_lcell_comb \unid_log_arit|Add0~117 (
// Equation(s):
// \unid_log_arit|Add0~117_combout  = (\unid_log_arit|Add0~128_combout  & ((\br|x~13_combout  & (\unid_log_arit|Add0~116  & VCC)) # (!\br|x~13_combout  & (!\unid_log_arit|Add0~116 )))) # (!\unid_log_arit|Add0~128_combout  & ((\br|x~13_combout  & 
// (!\unid_log_arit|Add0~116 )) # (!\br|x~13_combout  & ((\unid_log_arit|Add0~116 ) # (GND)))))
// \unid_log_arit|Add0~118  = CARRY((\unid_log_arit|Add0~128_combout  & (!\br|x~13_combout  & !\unid_log_arit|Add0~116 )) # (!\unid_log_arit|Add0~128_combout  & ((!\unid_log_arit|Add0~116 ) # (!\br|x~13_combout ))))

	.dataa(\unid_log_arit|Add0~128_combout ),
	.datab(\br|x~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~116 ),
	.combout(\unid_log_arit|Add0~117_combout ),
	.cout(\unid_log_arit|Add0~118 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~117 .lut_mask = 16'h9617;
defparam \unid_log_arit|Add0~117 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N12
cycloneive_lcell_comb \unid_log_arit|Add0~119 (
// Equation(s):
// \unid_log_arit|Add0~119_combout  = ((\br|x~11_combout  $ (\unid_log_arit|Add0~127_combout  $ (!\unid_log_arit|Add0~118 )))) # (GND)
// \unid_log_arit|Add0~120  = CARRY((\br|x~11_combout  & ((\unid_log_arit|Add0~127_combout ) # (!\unid_log_arit|Add0~118 ))) # (!\br|x~11_combout  & (\unid_log_arit|Add0~127_combout  & !\unid_log_arit|Add0~118 )))

	.dataa(\br|x~11_combout ),
	.datab(\unid_log_arit|Add0~127_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~118 ),
	.combout(\unid_log_arit|Add0~119_combout ),
	.cout(\unid_log_arit|Add0~120 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~119 .lut_mask = 16'h698E;
defparam \unid_log_arit|Add0~119 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N14
cycloneive_lcell_comb \unid_log_arit|Add0~121 (
// Equation(s):
// \unid_log_arit|Add0~121_combout  = (\unid_log_arit|Add0~126_combout  & ((\br|x~9_combout  & (\unid_log_arit|Add0~120  & VCC)) # (!\br|x~9_combout  & (!\unid_log_arit|Add0~120 )))) # (!\unid_log_arit|Add0~126_combout  & ((\br|x~9_combout  & 
// (!\unid_log_arit|Add0~120 )) # (!\br|x~9_combout  & ((\unid_log_arit|Add0~120 ) # (GND)))))
// \unid_log_arit|Add0~122  = CARRY((\unid_log_arit|Add0~126_combout  & (!\br|x~9_combout  & !\unid_log_arit|Add0~120 )) # (!\unid_log_arit|Add0~126_combout  & ((!\unid_log_arit|Add0~120 ) # (!\br|x~9_combout ))))

	.dataa(\unid_log_arit|Add0~126_combout ),
	.datab(\br|x~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\unid_log_arit|Add0~120 ),
	.combout(\unid_log_arit|Add0~121_combout ),
	.cout(\unid_log_arit|Add0~122 ));
// synopsys translate_off
defparam \unid_log_arit|Add0~121 .lut_mask = 16'h9617;
defparam \unid_log_arit|Add0~121 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N16
cycloneive_lcell_comb \unid_log_arit|Add0~123 (
// Equation(s):
// \unid_log_arit|Add0~123_combout  = \br|x~7_combout  $ (\unid_log_arit|Add0~122  $ (!\unid_log_arit|Add0~125_combout ))

	.dataa(gnd),
	.datab(\br|x~7_combout ),
	.datac(gnd),
	.datad(\unid_log_arit|Add0~125_combout ),
	.cin(\unid_log_arit|Add0~122 ),
	.combout(\unid_log_arit|Add0~123_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~123 .lut_mask = 16'h3CC3;
defparam \unid_log_arit|Add0~123 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N22
cycloneive_lcell_comb \mmr|saida[31]~31 (
// Equation(s):
// \mmr|saida[31]~31_combout  = (\uc|Selector4~0_combout  & (\md|ram_rtl_0|auto_generated|ram_block1a31 )) # (!\uc|Selector4~0_combout  & ((\unid_log_arit|Add0~123_combout )))

	.dataa(gnd),
	.datab(\uc|Selector4~0_combout ),
	.datac(\md|ram_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\unid_log_arit|Add0~123_combout ),
	.cin(gnd),
	.combout(\mmr|saida[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[31]~31 .lut_mask = 16'hF3C0;
defparam \mmr|saida[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N16
cycloneive_lcell_comb \br|x~8 (
// Equation(s):
// \br|x~8_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [41])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a30 )))

	.dataa(gnd),
	.datab(\br|x~2_combout ),
	.datac(\br|x_rtl_1_bypass [41]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\br|x~8_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~8 .lut_mask = 16'hF3C0;
defparam \br|x~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N8
cycloneive_lcell_comb \unid_log_arit|Add0~126 (
// Equation(s):
// \unid_log_arit|Add0~126_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((!\br|x~8_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [4]),
	.datab(\mi|saida [0]),
	.datac(\mi|saida [9]),
	.datad(\br|x~8_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~126_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~126 .lut_mask = 16'hB0F0;
defparam \unid_log_arit|Add0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N26
cycloneive_lcell_comb \mmr|saida[30]~30 (
// Equation(s):
// \mmr|saida[30]~30_combout  = (\uc|Selector4~0_combout  & ((\md|ram_rtl_0|auto_generated|ram_block1a30 ))) # (!\uc|Selector4~0_combout  & (\unid_log_arit|Add0~121_combout ))

	.dataa(gnd),
	.datab(\uc|Selector4~0_combout ),
	.datac(\unid_log_arit|Add0~121_combout ),
	.datad(\md|ram_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\mmr|saida[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[30]~30 .lut_mask = 16'hFC30;
defparam \mmr|saida[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N0
cycloneive_lcell_comb \br|x~18 (
// Equation(s):
// \br|x~18_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [36])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a25 )))

	.dataa(\br|x~2_combout ),
	.datab(gnd),
	.datac(\br|x_rtl_1_bypass [36]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\br|x~18_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~18 .lut_mask = 16'hF5A0;
defparam \br|x~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N26
cycloneive_lcell_comb \mmr|saida[29]~29 (
// Equation(s):
// \mmr|saida[29]~29_combout  = (\uc|Selector4~0_combout  & (\md|ram_rtl_0|auto_generated|ram_block1a29 )) # (!\uc|Selector4~0_combout  & ((\unid_log_arit|Add0~119_combout )))

	.dataa(gnd),
	.datab(\md|ram_rtl_0|auto_generated|ram_block1a29 ),
	.datac(\uc|Selector4~0_combout ),
	.datad(\unid_log_arit|Add0~119_combout ),
	.cin(gnd),
	.combout(\mmr|saida[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[29]~29 .lut_mask = 16'hCFC0;
defparam \mmr|saida[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N20
cycloneive_lcell_comb \br|x~20 (
// Equation(s):
// \br|x~20_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [35])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a24 )))

	.dataa(\br|x~2_combout ),
	.datab(gnd),
	.datac(\br|x_rtl_1_bypass [35]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\br|x~20_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~20 .lut_mask = 16'hF5A0;
defparam \br|x~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N30
cycloneive_lcell_comb \mmr|saida[28]~28 (
// Equation(s):
// \mmr|saida[28]~28_combout  = (\uc|Selector4~0_combout  & (\md|ram_rtl_0|auto_generated|ram_block1a28 )) # (!\uc|Selector4~0_combout  & ((\unid_log_arit|Add0~117_combout )))

	.dataa(\uc|Selector4~0_combout ),
	.datab(gnd),
	.datac(\md|ram_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\unid_log_arit|Add0~117_combout ),
	.cin(gnd),
	.combout(\mmr|saida[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[28]~28 .lut_mask = 16'hF5A0;
defparam \mmr|saida[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y42_N21
dffeas \br|x_rtl_1_bypass[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N20
cycloneive_lcell_comb \br|x~22 (
// Equation(s):
// \br|x~22_combout  = (\br|x~2_combout  & ((\br|x_rtl_1_bypass [34]))) # (!\br|x~2_combout  & (\br|x_rtl_1|auto_generated|ram_block1a23 ))

	.dataa(\br|x_rtl_1|auto_generated|ram_block1a23 ),
	.datab(gnd),
	.datac(\br|x_rtl_1_bypass [34]),
	.datad(\br|x~2_combout ),
	.cin(gnd),
	.combout(\br|x~22_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~22 .lut_mask = 16'hF0AA;
defparam \br|x~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N30
cycloneive_lcell_comb \mmr|saida[27]~27 (
// Equation(s):
// \mmr|saida[27]~27_combout  = (\uc|Selector4~0_combout  & (\md|ram_rtl_0|auto_generated|ram_block1a27 )) # (!\uc|Selector4~0_combout  & ((\unid_log_arit|Add0~115_combout )))

	.dataa(gnd),
	.datab(\md|ram_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\unid_log_arit|Add0~115_combout ),
	.datad(\uc|Selector4~0_combout ),
	.cin(gnd),
	.combout(\mmr|saida[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[27]~27 .lut_mask = 16'hCCF0;
defparam \mmr|saida[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y39_N3
dffeas \br|x_rtl_1_bypass[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N2
cycloneive_lcell_comb \br|x~24 (
// Equation(s):
// \br|x~24_combout  = (\br|x~2_combout  & ((\br|x_rtl_1_bypass [33]))) # (!\br|x~2_combout  & (\br|x_rtl_1|auto_generated|ram_block1a22 ))

	.dataa(gnd),
	.datab(\br|x_rtl_1|auto_generated|ram_block1a22 ),
	.datac(\br|x_rtl_1_bypass [33]),
	.datad(\br|x~2_combout ),
	.cin(gnd),
	.combout(\br|x~24_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~24 .lut_mask = 16'hF0CC;
defparam \br|x~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N8
cycloneive_lcell_comb \mmr|saida[26]~26 (
// Equation(s):
// \mmr|saida[26]~26_combout  = (\uc|Selector4~0_combout  & (\md|ram_rtl_0|auto_generated|ram_block1a26 )) # (!\uc|Selector4~0_combout  & ((\unid_log_arit|Add0~113_combout )))

	.dataa(\uc|Selector4~0_combout ),
	.datab(gnd),
	.datac(\md|ram_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\unid_log_arit|Add0~113_combout ),
	.cin(gnd),
	.combout(\mmr|saida[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[26]~26 .lut_mask = 16'hF5A0;
defparam \mmr|saida[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N10
cycloneive_lcell_comb \br|x~26 (
// Equation(s):
// \br|x~26_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [32])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a21 )))

	.dataa(\br|x~2_combout ),
	.datab(gnd),
	.datac(\br|x_rtl_1_bypass [32]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\br|x~26_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~26 .lut_mask = 16'hF5A0;
defparam \br|x~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N22
cycloneive_lcell_comb \mmr|saida[25]~25 (
// Equation(s):
// \mmr|saida[25]~25_combout  = (\uc|Selector4~0_combout  & (\md|ram_rtl_0|auto_generated|ram_block1a25 )) # (!\uc|Selector4~0_combout  & ((\unid_log_arit|Add0~111_combout )))

	.dataa(gnd),
	.datab(\uc|Selector4~0_combout ),
	.datac(\md|ram_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\unid_log_arit|Add0~111_combout ),
	.cin(gnd),
	.combout(\mmr|saida[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[25]~25 .lut_mask = 16'hF3C0;
defparam \mmr|saida[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N15
dffeas \br|x_rtl_0_bypass[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mmr|saida[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N20
cycloneive_lcell_comb \br|x~21 (
// Equation(s):
// \br|x~21_combout  = (\br|x~6_combout  & ((\br|x_rtl_0_bypass [35]))) # (!\br|x~6_combout  & (\br|x_rtl_0|auto_generated|ram_block1a24 ))

	.dataa(gnd),
	.datab(\br|x~6_combout ),
	.datac(\br|x_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\br|x_rtl_0_bypass [35]),
	.cin(gnd),
	.combout(\br|x~21_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~21 .lut_mask = 16'hFC30;
defparam \br|x~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N14
cycloneive_lcell_comb \mmr|saida[24]~24 (
// Equation(s):
// \mmr|saida[24]~24_combout  = (\uc|Selector4~0_combout  & ((\md|ram_rtl_0|auto_generated|ram_block1a24 ))) # (!\uc|Selector4~0_combout  & (\unid_log_arit|Add0~109_combout ))

	.dataa(gnd),
	.datab(\uc|Selector4~0_combout ),
	.datac(\unid_log_arit|Add0~109_combout ),
	.datad(\md|ram_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\mmr|saida[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[24]~24 .lut_mask = 16'hFC30;
defparam \mmr|saida[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N4
cycloneive_lcell_comb \br|x~23 (
// Equation(s):
// \br|x~23_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [34])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a23 )))

	.dataa(gnd),
	.datab(\br|x_rtl_0_bypass [34]),
	.datac(\br|x_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\br|x~6_combout ),
	.cin(gnd),
	.combout(\br|x~23_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~23 .lut_mask = 16'hCCF0;
defparam \br|x~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N2
cycloneive_lcell_comb \mmr|saida[23]~23 (
// Equation(s):
// \mmr|saida[23]~23_combout  = (\uc|Selector4~0_combout  & ((\md|ram_rtl_0|auto_generated|ram_block1a23 ))) # (!\uc|Selector4~0_combout  & (\unid_log_arit|Add0~107_combout ))

	.dataa(\uc|Selector4~0_combout ),
	.datab(gnd),
	.datac(\unid_log_arit|Add0~107_combout ),
	.datad(\md|ram_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\mmr|saida[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[23]~23 .lut_mask = 16'hFA50;
defparam \mmr|saida[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N4
cycloneive_lcell_comb \br|x~25 (
// Equation(s):
// \br|x~25_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [33])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a22 )))

	.dataa(gnd),
	.datab(\br|x_rtl_0_bypass [33]),
	.datac(\br|x_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\br|x~6_combout ),
	.cin(gnd),
	.combout(\br|x~25_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~25 .lut_mask = 16'hCCF0;
defparam \br|x~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N8
cycloneive_lcell_comb \mmr|saida[22]~22 (
// Equation(s):
// \mmr|saida[22]~22_combout  = (\uc|Selector4~0_combout  & ((\md|ram_rtl_0|auto_generated|ram_block1a22 ))) # (!\uc|Selector4~0_combout  & (\unid_log_arit|Add0~105_combout ))

	.dataa(\uc|Selector4~0_combout ),
	.datab(gnd),
	.datac(\unid_log_arit|Add0~105_combout ),
	.datad(\md|ram_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\mmr|saida[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[22]~22 .lut_mask = 16'hFA50;
defparam \mmr|saida[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N6
cycloneive_lcell_comb \br|x~28 (
// Equation(s):
// \br|x~28_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [31])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a20 )))

	.dataa(\br|x~2_combout ),
	.datab(gnd),
	.datac(\br|x_rtl_1_bypass [31]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\br|x~28_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~28 .lut_mask = 16'hF5A0;
defparam \br|x~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N12
cycloneive_lcell_comb \mmr|saida[21]~21 (
// Equation(s):
// \mmr|saida[21]~21_combout  = (\uc|Selector4~0_combout  & (\md|ram_rtl_0|auto_generated|ram_block1a21 )) # (!\uc|Selector4~0_combout  & ((\unid_log_arit|Add0~103_combout )))

	.dataa(\uc|Selector4~0_combout ),
	.datab(\md|ram_rtl_0|auto_generated|ram_block1a21 ),
	.datac(gnd),
	.datad(\unid_log_arit|Add0~103_combout ),
	.cin(gnd),
	.combout(\mmr|saida[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[21]~21 .lut_mask = 16'hDD88;
defparam \mmr|saida[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N8
cycloneive_lcell_comb \br|x~29 (
// Equation(s):
// \br|x~29_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [31])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a20 )))

	.dataa(gnd),
	.datab(\br|x_rtl_0_bypass [31]),
	.datac(\br|x~6_combout ),
	.datad(\br|x_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\br|x~29_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~29 .lut_mask = 16'hCFC0;
defparam \br|x~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N24
cycloneive_lcell_comb \mmr|saida[20]~20 (
// Equation(s):
// \mmr|saida[20]~20_combout  = (\uc|Selector4~0_combout  & ((\md|ram_rtl_0|auto_generated|ram_block1a20 ))) # (!\uc|Selector4~0_combout  & (\unid_log_arit|Add0~101_combout ))

	.dataa(\uc|Selector4~0_combout ),
	.datab(gnd),
	.datac(\unid_log_arit|Add0~101_combout ),
	.datad(\md|ram_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\mmr|saida[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[20]~20 .lut_mask = 16'hFA50;
defparam \mmr|saida[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N16
cycloneive_lcell_comb \br|x~30 (
// Equation(s):
// \br|x~30_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [30])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a19 )))

	.dataa(\br|x~2_combout ),
	.datab(gnd),
	.datac(\br|x_rtl_1_bypass [30]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\br|x~30_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~30 .lut_mask = 16'hF5A0;
defparam \br|x~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N6
cycloneive_lcell_comb \unid_log_arit|Add0~137 (
// Equation(s):
// \unid_log_arit|Add0~137_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((!\br|x~30_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\mi|saida [4]),
	.datac(\mi|saida [0]),
	.datad(\br|x~30_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~137_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~137 .lut_mask = 16'h8AAA;
defparam \unid_log_arit|Add0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N30
cycloneive_lcell_comb \mmr|saida[19]~19 (
// Equation(s):
// \mmr|saida[19]~19_combout  = (\uc|Selector4~0_combout  & ((\md|ram_rtl_0|auto_generated|ram_block1a19 ))) # (!\uc|Selector4~0_combout  & (\unid_log_arit|Add0~99_combout ))

	.dataa(gnd),
	.datab(\uc|Selector4~0_combout ),
	.datac(\unid_log_arit|Add0~99_combout ),
	.datad(\md|ram_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mmr|saida[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[19]~19 .lut_mask = 16'hFC30;
defparam \mmr|saida[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N10
cycloneive_lcell_comb \br|x~32 (
// Equation(s):
// \br|x~32_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [29])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a18 )))

	.dataa(\br|x~2_combout ),
	.datab(gnd),
	.datac(\br|x_rtl_1_bypass [29]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\br|x~32_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~32 .lut_mask = 16'hF5A0;
defparam \br|x~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N4
cycloneive_lcell_comb \mmr|saida[18]~18 (
// Equation(s):
// \mmr|saida[18]~18_combout  = (\uc|Selector4~0_combout  & (\md|ram_rtl_0|auto_generated|ram_block1a18 )) # (!\uc|Selector4~0_combout  & ((\unid_log_arit|Add0~97_combout )))

	.dataa(\md|ram_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\uc|Selector4~0_combout ),
	.datac(gnd),
	.datad(\unid_log_arit|Add0~97_combout ),
	.cin(gnd),
	.combout(\mmr|saida[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[18]~18 .lut_mask = 16'hBB88;
defparam \mmr|saida[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N28
cycloneive_lcell_comb \br|x~34 (
// Equation(s):
// \br|x~34_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [28])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a17 )))

	.dataa(gnd),
	.datab(\br|x~2_combout ),
	.datac(\br|x_rtl_1_bypass [28]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\br|x~34_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~34 .lut_mask = 16'hF3C0;
defparam \br|x~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N10
cycloneive_lcell_comb \unid_log_arit|Add0~139 (
// Equation(s):
// \unid_log_arit|Add0~139_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((!\br|x~34_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [4]),
	.datab(\mi|saida [0]),
	.datac(\mi|saida [9]),
	.datad(\br|x~34_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~139_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~139 .lut_mask = 16'hB0F0;
defparam \unid_log_arit|Add0~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N22
cycloneive_lcell_comb \mmr|saida[17]~17 (
// Equation(s):
// \mmr|saida[17]~17_combout  = (\uc|Selector4~0_combout  & ((\md|ram_rtl_0|auto_generated|ram_block1a17 ))) # (!\uc|Selector4~0_combout  & (\unid_log_arit|Add0~95_combout ))

	.dataa(\unid_log_arit|Add0~95_combout ),
	.datab(\uc|Selector4~0_combout ),
	.datac(\md|ram_rtl_0|auto_generated|ram_block1a17 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mmr|saida[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[17]~17 .lut_mask = 16'hE2E2;
defparam \mmr|saida[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N0
cycloneive_lcell_comb \br|x~36 (
// Equation(s):
// \br|x~36_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [27])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a16 )))

	.dataa(\br|x~2_combout ),
	.datab(gnd),
	.datac(\br|x_rtl_1_bypass [27]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\br|x~36_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~36 .lut_mask = 16'hF5A0;
defparam \br|x~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N30
cycloneive_lcell_comb \mmr|saida[16]~16 (
// Equation(s):
// \mmr|saida[16]~16_combout  = (\uc|Selector4~0_combout  & (\md|ram_rtl_0|auto_generated|ram_block1a16 )) # (!\uc|Selector4~0_combout  & ((\unid_log_arit|Add0~93_combout )))

	.dataa(gnd),
	.datab(\md|ram_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\uc|Selector4~0_combout ),
	.datad(\unid_log_arit|Add0~93_combout ),
	.cin(gnd),
	.combout(\mmr|saida[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[16]~16 .lut_mask = 16'hCFC0;
defparam \mmr|saida[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N6
cycloneive_lcell_comb \br|x~38 (
// Equation(s):
// \br|x~38_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [26])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a15 )))

	.dataa(gnd),
	.datab(\br|x~2_combout ),
	.datac(\br|x_rtl_1_bypass [26]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\br|x~38_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~38 .lut_mask = 16'hF3C0;
defparam \br|x~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N4
cycloneive_lcell_comb \mmr|saida[15]~15 (
// Equation(s):
// \mmr|saida[15]~15_combout  = (\uc|Selector4~0_combout  & (\md|ram_rtl_0|auto_generated|ram_block1a15 )) # (!\uc|Selector4~0_combout  & ((\unid_log_arit|Add0~91_combout )))

	.dataa(gnd),
	.datab(\md|ram_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\uc|Selector4~0_combout ),
	.datad(\unid_log_arit|Add0~91_combout ),
	.cin(gnd),
	.combout(\mmr|saida[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[15]~15 .lut_mask = 16'hCFC0;
defparam \mmr|saida[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N18
cycloneive_lcell_comb \br|x~40 (
// Equation(s):
// \br|x~40_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [25])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a14 )))

	.dataa(gnd),
	.datab(\br|x~2_combout ),
	.datac(\br|x_rtl_1_bypass [25]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\br|x~40_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~40 .lut_mask = 16'hF3C0;
defparam \br|x~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N8
cycloneive_lcell_comb \mmr|saida[14]~14 (
// Equation(s):
// \mmr|saida[14]~14_combout  = (\uc|Selector4~0_combout  & (\md|ram_rtl_0|auto_generated|ram_block1a14~portadataout )) # (!\uc|Selector4~0_combout  & ((\unid_log_arit|Add0~89_combout )))

	.dataa(\md|ram_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datab(gnd),
	.datac(\uc|Selector4~0_combout ),
	.datad(\unid_log_arit|Add0~89_combout ),
	.cin(gnd),
	.combout(\mmr|saida[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[14]~14 .lut_mask = 16'hAFA0;
defparam \mmr|saida[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N18
cycloneive_lcell_comb \br|x~46 (
// Equation(s):
// \br|x~46_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [22])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a11 )))

	.dataa(gnd),
	.datab(\br|x~2_combout ),
	.datac(\br|x_rtl_1_bypass [22]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\br|x~46_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~46 .lut_mask = 16'hF3C0;
defparam \br|x~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \md|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\br|x~42_combout ,\br|x~44_combout ,\br|x~46_combout ,\br|x~48_combout ,\br|x~50_combout ,\br|x~52_combout ,\br|x~54_combout ,\br|x~56_combout ,\br|x~58_combout ,\br|x~75_combout ,\br|x~74_combout ,\br|x~73_combout ,\br|x~72_combout ,\br|x~71_combout }),
	.portaaddr({\unid_log_arit|Add0~71_combout ,\unid_log_arit|Add0~69_combout ,\unid_log_arit|Add0~67_combout ,\unid_log_arit|Add0~65_combout ,\unid_log_arit|Add0~63_combout ,\unid_log_arit|Add0~61_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\md|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \md|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \md|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \md|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/RVSP.ram0_data_mem_ram_f5304155.hdl.mif";
defparam \md|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \md|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_mem_ram:md|altsyncram:ram_rtl_0|altsyncram_eec1:auto_generated|ALTSYNCRAM";
defparam \md|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \md|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \md|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \md|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \md|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \md|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \md|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \md|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \md|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \md|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \md|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \md|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \md|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \md|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \md|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \md|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \md|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1152'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N28
cycloneive_lcell_comb \mmr|saida[13]~13 (
// Equation(s):
// \mmr|saida[13]~13_combout  = (\uc|Selector4~0_combout  & (\md|ram_rtl_0|auto_generated|ram_block1a13 )) # (!\uc|Selector4~0_combout  & ((\unid_log_arit|Add0~87_combout )))

	.dataa(\md|ram_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\uc|Selector4~0_combout ),
	.datac(\unid_log_arit|Add0~87_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mmr|saida[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[13]~13 .lut_mask = 16'hB8B8;
defparam \mmr|saida[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N20
cycloneive_lcell_comb \br|x~45 (
// Equation(s):
// \br|x~45_combout  = (\br|x~6_combout  & (\br|x_rtl_0_bypass [23])) # (!\br|x~6_combout  & ((\br|x_rtl_0|auto_generated|ram_block1a12 )))

	.dataa(gnd),
	.datab(\br|x~6_combout ),
	.datac(\br|x_rtl_0_bypass [23]),
	.datad(\br|x_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\br|x~45_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~45 .lut_mask = 16'hF3C0;
defparam \br|x~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N26
cycloneive_lcell_comb \mmr|saida[12]~12 (
// Equation(s):
// \mmr|saida[12]~12_combout  = (\uc|Selector4~0_combout  & ((\md|ram_rtl_0|auto_generated|ram_block1a12 ))) # (!\uc|Selector4~0_combout  & (\unid_log_arit|Add0~85_combout ))

	.dataa(\unid_log_arit|Add0~85_combout ),
	.datab(\md|ram_rtl_0|auto_generated|ram_block1a12 ),
	.datac(gnd),
	.datad(\uc|Selector4~0_combout ),
	.cin(gnd),
	.combout(\mmr|saida[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[12]~12 .lut_mask = 16'hCCAA;
defparam \mmr|saida[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N2
cycloneive_lcell_comb \br|x~48 (
// Equation(s):
// \br|x~48_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [21])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a10 )))

	.dataa(gnd),
	.datab(\br|x~2_combout ),
	.datac(\br|x_rtl_1_bypass [21]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\br|x~48_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~48 .lut_mask = 16'hF3C0;
defparam \br|x~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N8
cycloneive_lcell_comb \mmr|saida[11]~11 (
// Equation(s):
// \mmr|saida[11]~11_combout  = (\uc|Selector4~0_combout  & (\md|ram_rtl_0|auto_generated|ram_block1a11 )) # (!\uc|Selector4~0_combout  & ((\unid_log_arit|Add0~83_combout )))

	.dataa(\md|ram_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\uc|Selector4~0_combout ),
	.datac(gnd),
	.datad(\unid_log_arit|Add0~83_combout ),
	.cin(gnd),
	.combout(\mmr|saida[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[11]~11 .lut_mask = 16'hBB88;
defparam \mmr|saida[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N2
cycloneive_lcell_comb \br|x~52 (
// Equation(s):
// \br|x~52_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [19])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a8 )))

	.dataa(gnd),
	.datab(\br|x~2_combout ),
	.datac(\br|x_rtl_1_bypass [19]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\br|x~52_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~52 .lut_mask = 16'hF3C0;
defparam \br|x~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N14
cycloneive_lcell_comb \mmr|saida[10]~10 (
// Equation(s):
// \mmr|saida[10]~10_combout  = (\uc|Selector4~0_combout  & (\md|ram_rtl_0|auto_generated|ram_block1a10 )) # (!\uc|Selector4~0_combout  & ((\unid_log_arit|Add0~81_combout )))

	.dataa(\uc|Selector4~0_combout ),
	.datab(gnd),
	.datac(\md|ram_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\unid_log_arit|Add0~81_combout ),
	.cin(gnd),
	.combout(\mmr|saida[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[10]~10 .lut_mask = 16'hF5A0;
defparam \mmr|saida[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N28
cycloneive_lcell_comb \br|x~50 (
// Equation(s):
// \br|x~50_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [20])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a9 )))

	.dataa(gnd),
	.datab(\br|x~2_combout ),
	.datac(\br|x_rtl_1_bypass [20]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\br|x~50_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~50 .lut_mask = 16'hF3C0;
defparam \br|x~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N0
cycloneive_lcell_comb \unid_log_arit|Add0~147 (
// Equation(s):
// \unid_log_arit|Add0~147_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((!\br|x~50_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\mi|saida [4]),
	.datac(\mi|saida [0]),
	.datad(\br|x~50_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~147_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~147 .lut_mask = 16'h8AAA;
defparam \unid_log_arit|Add0~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N16
cycloneive_lcell_comb \mmr|saida[9]~9 (
// Equation(s):
// \mmr|saida[9]~9_combout  = (\uc|Selector4~0_combout  & ((\md|ram_rtl_0|auto_generated|ram_block1a9 ))) # (!\uc|Selector4~0_combout  & (\unid_log_arit|Add0~79_combout ))

	.dataa(gnd),
	.datab(\uc|Selector4~0_combout ),
	.datac(\unid_log_arit|Add0~79_combout ),
	.datad(\md|ram_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\mmr|saida[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[9]~9 .lut_mask = 16'hFC30;
defparam \mmr|saida[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N16
cycloneive_lcell_comb \br|x~56 (
// Equation(s):
// \br|x~56_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [17])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a6 )))

	.dataa(\br|x~2_combout ),
	.datab(gnd),
	.datac(\br|x_rtl_1_bypass [17]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\br|x~56_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~56 .lut_mask = 16'hF5A0;
defparam \br|x~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N24
cycloneive_lcell_comb \mmr|saida[8]~8 (
// Equation(s):
// \mmr|saida[8]~8_combout  = (\uc|Selector4~0_combout  & (\md|ram_rtl_0|auto_generated|ram_block1a8 )) # (!\uc|Selector4~0_combout  & ((\unid_log_arit|Add0~77_combout )))

	.dataa(\md|ram_rtl_0|auto_generated|ram_block1a8 ),
	.datab(gnd),
	.datac(\uc|Selector4~0_combout ),
	.datad(\unid_log_arit|Add0~77_combout ),
	.cin(gnd),
	.combout(\mmr|saida[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[8]~8 .lut_mask = 16'hAFA0;
defparam \mmr|saida[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N18
cycloneive_lcell_comb \br|x~54 (
// Equation(s):
// \br|x~54_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [18])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a7 )))

	.dataa(\br|x~2_combout ),
	.datab(gnd),
	.datac(\br|x_rtl_1_bypass [18]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\br|x~54_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~54 .lut_mask = 16'hF5A0;
defparam \br|x~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N14
cycloneive_lcell_comb \unid_log_arit|Add0~149 (
// Equation(s):
// \unid_log_arit|Add0~149_combout  = (\mi|saida [9] & (((\mi|saida [4]) # (!\br|x~54_combout )) # (!\mi|saida [0])))

	.dataa(\mi|saida [0]),
	.datab(\mi|saida [9]),
	.datac(\mi|saida [4]),
	.datad(\br|x~54_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~149_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~149 .lut_mask = 16'hC4CC;
defparam \unid_log_arit|Add0~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N16
cycloneive_lcell_comb \mmr|saida[7]~7 (
// Equation(s):
// \mmr|saida[7]~7_combout  = (\uc|Selector4~0_combout  & ((\md|ram_rtl_0|auto_generated|ram_block1a7 ))) # (!\uc|Selector4~0_combout  & (\unid_log_arit|Add0~75_combout ))

	.dataa(gnd),
	.datab(\uc|Selector4~0_combout ),
	.datac(\unid_log_arit|Add0~75_combout ),
	.datad(\md|ram_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\mmr|saida[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[7]~7 .lut_mask = 16'hFC30;
defparam \mmr|saida[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N12
cycloneive_lcell_comb \br|x~66 (
// Equation(s):
// \br|x~66_combout  = (\br|x_rtl_1|auto_generated|ram_block1a1  & (((\br|x_rtl_1_bypass [9]) # (!\br|x~1_combout )) # (!\br|x~0_combout )))

	.dataa(\br|x~0_combout ),
	.datab(\br|x_rtl_1_bypass [9]),
	.datac(\br|x~1_combout ),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\br|x~66_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~66 .lut_mask = 16'hDF00;
defparam \br|x~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N10
cycloneive_lcell_comb \br|x~72 (
// Equation(s):
// \br|x~72_combout  = (\br|x~65_combout ) # (\br|x~66_combout )

	.dataa(gnd),
	.datab(\br|x~65_combout ),
	.datac(\br|x~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\br|x~72_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~72 .lut_mask = 16'hFCFC;
defparam \br|x~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N10
cycloneive_lcell_comb \mmr|saida[6]~6 (
// Equation(s):
// \mmr|saida[6]~6_combout  = (\uc|Selector4~0_combout  & (\md|ram_rtl_0|auto_generated|ram_block1a6 )) # (!\uc|Selector4~0_combout  & ((\unid_log_arit|Add0~73_combout )))

	.dataa(\md|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datab(gnd),
	.datac(\unid_log_arit|Add0~73_combout ),
	.datad(\uc|Selector4~0_combout ),
	.cin(gnd),
	.combout(\mmr|saida[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[6]~6 .lut_mask = 16'hAAF0;
defparam \mmr|saida[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N2
cycloneive_lcell_comb \br|x~58 (
// Equation(s):
// \br|x~58_combout  = (\br|x~2_combout  & (\br|x_rtl_1_bypass [16])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a5 )))

	.dataa(\br|x~2_combout ),
	.datab(gnd),
	.datac(\br|x_rtl_1_bypass [16]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\br|x~58_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~58 .lut_mask = 16'hF5A0;
defparam \br|x~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N4
cycloneive_lcell_comb \unid_log_arit|Add0~151 (
// Equation(s):
// \unid_log_arit|Add0~151_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((!\br|x~58_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [4]),
	.datab(\mi|saida [9]),
	.datac(\mi|saida [0]),
	.datad(\br|x~58_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~151_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~151 .lut_mask = 16'h8CCC;
defparam \unid_log_arit|Add0~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N20
cycloneive_lcell_comb \mmr|saida[5]~5 (
// Equation(s):
// \mmr|saida[5]~5_combout  = (\uc|Selector4~0_combout  & (\md|ram_rtl_0|auto_generated|ram_block1a5 )) # (!\uc|Selector4~0_combout  & ((\unid_log_arit|Add0~71_combout )))

	.dataa(\uc|Selector4~0_combout ),
	.datab(\md|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datac(gnd),
	.datad(\unid_log_arit|Add0~71_combout ),
	.cin(gnd),
	.combout(\mmr|saida[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[5]~5 .lut_mask = 16'hDD88;
defparam \mmr|saida[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N26
cycloneive_lcell_comb \unid_log_arit|Add0~54 (
// Equation(s):
// \unid_log_arit|Add0~54_combout  = (\uc|Selector7~0_combout  & ((\br|x~2_combout  & (!\br|x_rtl_1_bypass [15])) # (!\br|x~2_combout  & ((!\br|x_rtl_1|auto_generated|ram_block1a4 )))))

	.dataa(\br|x~2_combout ),
	.datab(\br|x_rtl_1_bypass [15]),
	.datac(\uc|Selector7~0_combout ),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~54 .lut_mask = 16'h2070;
defparam \unid_log_arit|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N12
cycloneive_lcell_comb \mmr|saida[4]~4 (
// Equation(s):
// \mmr|saida[4]~4_combout  = (\uc|Selector4~0_combout  & (\md|ram_rtl_0|auto_generated|ram_block1a4 )) # (!\uc|Selector4~0_combout  & ((\unid_log_arit|Add0~69_combout )))

	.dataa(\md|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datab(gnd),
	.datac(\unid_log_arit|Add0~69_combout ),
	.datad(\uc|Selector4~0_combout ),
	.cin(gnd),
	.combout(\mmr|saida[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[4]~4 .lut_mask = 16'hAAF0;
defparam \mmr|saida[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N22
cycloneive_lcell_comb \unid_log_arit|Add0~55 (
// Equation(s):
// \unid_log_arit|Add0~55_combout  = (\uc|Selector7~0_combout  & ((\br|x~2_combout  & (!\br|x_rtl_1_bypass [14])) # (!\br|x~2_combout  & ((!\br|x_rtl_1|auto_generated|ram_block1a3 )))))

	.dataa(\br|x~2_combout ),
	.datab(\br|x_rtl_1_bypass [14]),
	.datac(\uc|Selector7~0_combout ),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~55_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~55 .lut_mask = 16'h2070;
defparam \unid_log_arit|Add0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N14
cycloneive_lcell_comb \mmr|saida[3]~3 (
// Equation(s):
// \mmr|saida[3]~3_combout  = (\uc|Selector4~0_combout  & (\md|ram_rtl_0|auto_generated|ram_block1a3 )) # (!\uc|Selector4~0_combout  & ((\unid_log_arit|Add0~67_combout )))

	.dataa(\uc|Selector4~0_combout ),
	.datab(gnd),
	.datac(\md|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\unid_log_arit|Add0~67_combout ),
	.cin(gnd),
	.combout(\mmr|saida[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[3]~3 .lut_mask = 16'hF5A0;
defparam \mmr|saida[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N8
cycloneive_lcell_comb \br|x~63 (
// Equation(s):
// \br|x~63_combout  = (\br|x_rtl_1|auto_generated|ram_block1a2  & (((\br|x_rtl_1_bypass [9]) # (!\br|x~1_combout )) # (!\br|x~0_combout )))

	.dataa(\br|x~0_combout ),
	.datab(\br|x_rtl_1_bypass [9]),
	.datac(\br|x_rtl_1|auto_generated|ram_block1a2 ),
	.datad(\br|x~1_combout ),
	.cin(gnd),
	.combout(\br|x~63_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~63 .lut_mask = 16'hD0F0;
defparam \br|x~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N10
cycloneive_lcell_comb \unid_log_arit|Add0~56 (
// Equation(s):
// \unid_log_arit|Add0~56_combout  = (\uc|Selector7~0_combout  & (!\br|x~62_combout  & ((!\br|x~63_combout )))) # (!\uc|Selector7~0_combout  & (((\mgi|parte2im[2]~0_combout ))))

	.dataa(\br|x~62_combout ),
	.datab(\mgi|parte2im[2]~0_combout ),
	.datac(\br|x~63_combout ),
	.datad(\uc|Selector7~0_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~56 .lut_mask = 16'h05CC;
defparam \unid_log_arit|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N2
cycloneive_lcell_comb \mmr|saida[2]~2 (
// Equation(s):
// \mmr|saida[2]~2_combout  = (\uc|Selector4~0_combout  & (\md|ram_rtl_0|auto_generated|ram_block1a2 )) # (!\uc|Selector4~0_combout  & ((\unid_log_arit|Add0~65_combout )))

	.dataa(\uc|Selector4~0_combout ),
	.datab(gnd),
	.datac(\md|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\unid_log_arit|Add0~65_combout ),
	.cin(gnd),
	.combout(\mmr|saida[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[2]~2 .lut_mask = 16'hF5A0;
defparam \mmr|saida[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y40_N21
dffeas \br|x_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \br|x_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N2
cycloneive_lcell_comb \br|x~67 (
// Equation(s):
// \br|x~67_combout  = (\br|x~6_combout  & ((\br|x_rtl_0_bypass [12]))) # (!\br|x~6_combout  & (\br|x_rtl_0|auto_generated|ram_block1a1 ))

	.dataa(\br|x~6_combout ),
	.datab(gnd),
	.datac(\br|x_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\br|x_rtl_0_bypass [12]),
	.cin(gnd),
	.combout(\br|x~67_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~67 .lut_mask = 16'hFA50;
defparam \br|x~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N4
cycloneive_lcell_comb \mmr|saida[1]~1 (
// Equation(s):
// \mmr|saida[1]~1_combout  = (\uc|Selector4~0_combout  & ((\md|ram_rtl_0|auto_generated|ram_block1a1 ))) # (!\uc|Selector4~0_combout  & (\unid_log_arit|Add0~63_combout ))

	.dataa(\uc|Selector4~0_combout ),
	.datab(gnd),
	.datac(\unid_log_arit|Add0~63_combout ),
	.datad(\md|ram_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\mmr|saida[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[1]~1 .lut_mask = 16'hFA50;
defparam \mmr|saida[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N0
cycloneive_lcell_comb \br|x~69 (
// Equation(s):
// \br|x~69_combout  = (\br|x_rtl_1|auto_generated|ram_block1a0~portbdataout  & (((\br|x_rtl_1_bypass [9]) # (!\br|x~1_combout )) # (!\br|x~0_combout )))

	.dataa(\br|x~0_combout ),
	.datab(\br|x_rtl_1_bypass [9]),
	.datac(\br|x~1_combout ),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\br|x~69_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~69 .lut_mask = 16'hDF00;
defparam \br|x~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y40_N0
cycloneive_lcell_comb \br|x~71 (
// Equation(s):
// \br|x~71_combout  = (\br|x~69_combout ) # (\br|x~68_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\br|x~69_combout ),
	.datad(\br|x~68_combout ),
	.cin(gnd),
	.combout(\br|x~71_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~71 .lut_mask = 16'hFFF0;
defparam \br|x~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N12
cycloneive_lcell_comb \mmr|saida[0]~0 (
// Equation(s):
// \mmr|saida[0]~0_combout  = (\uc|Selector4~0_combout  & (\md|ram_rtl_0|auto_generated|ram_block1a0~portadataout )) # (!\uc|Selector4~0_combout  & ((\unid_log_arit|Add0~61_combout )))

	.dataa(gnd),
	.datab(\uc|Selector4~0_combout ),
	.datac(\md|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\unid_log_arit|Add0~61_combout ),
	.cin(gnd),
	.combout(\mmr|saida[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mmr|saida[0]~0 .lut_mask = 16'hF3C0;
defparam \mmr|saida[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y40_N23
dffeas \br|x_rtl_1_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mmr|saida[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br|x_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \br|x_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \br|x_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N22
cycloneive_lcell_comb \br|x~68 (
// Equation(s):
// \br|x~68_combout  = (\br|x~1_combout  & (\br|x~0_combout  & (\br|x_rtl_1_bypass [11] & !\br|x_rtl_1_bypass [9])))

	.dataa(\br|x~1_combout ),
	.datab(\br|x~0_combout ),
	.datac(\br|x_rtl_1_bypass [11]),
	.datad(\br|x_rtl_1_bypass [9]),
	.cin(gnd),
	.combout(\br|x~68_combout ),
	.cout());
// synopsys translate_off
defparam \br|x~68 .lut_mask = 16'h0080;
defparam \br|x~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N6
cycloneive_lcell_comb \unid_log_arit|Add0~58 (
// Equation(s):
// \unid_log_arit|Add0~58_combout  = (\uc|Selector7~0_combout  & (((!\br|x~68_combout  & !\br|x~69_combout )))) # (!\uc|Selector7~0_combout  & (\mgi|parte2im[0]~2_combout ))

	.dataa(\uc|Selector7~0_combout ),
	.datab(\mgi|parte2im[0]~2_combout ),
	.datac(\br|x~68_combout ),
	.datad(\br|x~69_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Add0~58 .lut_mask = 16'h444E;
defparam \unid_log_arit|Add0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N14
cycloneive_lcell_comb \unid_log_arit|Equal0~11 (
// Equation(s):
// \unid_log_arit|Equal0~11_combout  = (!\unid_log_arit|Add0~61_combout  & (!\unid_log_arit|Add0~65_combout  & !\unid_log_arit|Add0~63_combout ))

	.dataa(gnd),
	.datab(\unid_log_arit|Add0~61_combout ),
	.datac(\unid_log_arit|Add0~65_combout ),
	.datad(\unid_log_arit|Add0~63_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Equal0~11 .lut_mask = 16'h0003;
defparam \unid_log_arit|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N4
cycloneive_lcell_comb \unid_log_arit|Equal0~1 (
// Equation(s):
// \unid_log_arit|Equal0~1_combout  = (!\unid_log_arit|Add0~69_combout  & (!\unid_log_arit|Add0~71_combout  & (!\unid_log_arit|Add0~73_combout  & !\unid_log_arit|Add0~67_combout )))

	.dataa(\unid_log_arit|Add0~69_combout ),
	.datab(\unid_log_arit|Add0~71_combout ),
	.datac(\unid_log_arit|Add0~73_combout ),
	.datad(\unid_log_arit|Add0~67_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Equal0~1 .lut_mask = 16'h0001;
defparam \unid_log_arit|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N22
cycloneive_lcell_comb \unid_log_arit|Equal0~2 (
// Equation(s):
// \unid_log_arit|Equal0~2_combout  = (!\unid_log_arit|Add0~75_combout  & (!\unid_log_arit|Add0~77_combout  & (!\unid_log_arit|Add0~79_combout  & !\unid_log_arit|Add0~81_combout )))

	.dataa(\unid_log_arit|Add0~75_combout ),
	.datab(\unid_log_arit|Add0~77_combout ),
	.datac(\unid_log_arit|Add0~79_combout ),
	.datad(\unid_log_arit|Add0~81_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Equal0~2 .lut_mask = 16'h0001;
defparam \unid_log_arit|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N24
cycloneive_lcell_comb \unid_log_arit|Equal0~3 (
// Equation(s):
// \unid_log_arit|Equal0~3_combout  = (!\unid_log_arit|Add0~83_combout  & !\unid_log_arit|Add0~85_combout )

	.dataa(\unid_log_arit|Add0~83_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\unid_log_arit|Add0~85_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Equal0~3 .lut_mask = 16'h0055;
defparam \unid_log_arit|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N20
cycloneive_lcell_comb \unid_log_arit|Equal0~4 (
// Equation(s):
// \unid_log_arit|Equal0~4_combout  = (!\unid_log_arit|Add0~87_combout  & (!\unid_log_arit|Add0~89_combout  & (\unid_log_arit|Equal0~2_combout  & \unid_log_arit|Equal0~3_combout )))

	.dataa(\unid_log_arit|Add0~87_combout ),
	.datab(\unid_log_arit|Add0~89_combout ),
	.datac(\unid_log_arit|Equal0~2_combout ),
	.datad(\unid_log_arit|Equal0~3_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Equal0~4 .lut_mask = 16'h1000;
defparam \unid_log_arit|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N24
cycloneive_lcell_comb \unid_log_arit|Equal0~12 (
// Equation(s):
// \unid_log_arit|Equal0~12_combout  = (\unid_log_arit|Equal0~11_combout  & (!\unid_log_arit|Add0~123_combout  & (\unid_log_arit|Equal0~1_combout  & \unid_log_arit|Equal0~4_combout )))

	.dataa(\unid_log_arit|Equal0~11_combout ),
	.datab(\unid_log_arit|Add0~123_combout ),
	.datac(\unid_log_arit|Equal0~1_combout ),
	.datad(\unid_log_arit|Equal0~4_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Equal0~12 .lut_mask = 16'h2000;
defparam \unid_log_arit|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N30
cycloneive_lcell_comb \unid_log_arit|Equal0~7 (
// Equation(s):
// \unid_log_arit|Equal0~7_combout  = (!\unid_log_arit|Add0~113_combout  & (!\unid_log_arit|Add0~107_combout  & (!\unid_log_arit|Add0~111_combout  & !\unid_log_arit|Add0~109_combout )))

	.dataa(\unid_log_arit|Add0~113_combout ),
	.datab(\unid_log_arit|Add0~107_combout ),
	.datac(\unid_log_arit|Add0~111_combout ),
	.datad(\unid_log_arit|Add0~109_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Equal0~7 .lut_mask = 16'h0001;
defparam \unid_log_arit|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N28
cycloneive_lcell_comb \unid_log_arit|Equal0~8 (
// Equation(s):
// \unid_log_arit|Equal0~8_combout  = (!\unid_log_arit|Add0~119_combout  & (!\unid_log_arit|Add0~115_combout  & (!\unid_log_arit|Add0~121_combout  & !\unid_log_arit|Add0~117_combout )))

	.dataa(\unid_log_arit|Add0~119_combout ),
	.datab(\unid_log_arit|Add0~115_combout ),
	.datac(\unid_log_arit|Add0~121_combout ),
	.datad(\unid_log_arit|Add0~117_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Equal0~8 .lut_mask = 16'h0001;
defparam \unid_log_arit|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N30
cycloneive_lcell_comb \unid_log_arit|Equal0~5 (
// Equation(s):
// \unid_log_arit|Equal0~5_combout  = (!\unid_log_arit|Add0~91_combout  & (!\unid_log_arit|Add0~93_combout  & (!\unid_log_arit|Add0~95_combout  & !\unid_log_arit|Add0~97_combout )))

	.dataa(\unid_log_arit|Add0~91_combout ),
	.datab(\unid_log_arit|Add0~93_combout ),
	.datac(\unid_log_arit|Add0~95_combout ),
	.datad(\unid_log_arit|Add0~97_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Equal0~5 .lut_mask = 16'h0001;
defparam \unid_log_arit|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N28
cycloneive_lcell_comb \unid_log_arit|Equal0~6 (
// Equation(s):
// \unid_log_arit|Equal0~6_combout  = (!\unid_log_arit|Add0~99_combout  & (!\unid_log_arit|Add0~101_combout  & (!\unid_log_arit|Add0~105_combout  & !\unid_log_arit|Add0~103_combout )))

	.dataa(\unid_log_arit|Add0~99_combout ),
	.datab(\unid_log_arit|Add0~101_combout ),
	.datac(\unid_log_arit|Add0~105_combout ),
	.datad(\unid_log_arit|Add0~103_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Equal0~6 .lut_mask = 16'h0001;
defparam \unid_log_arit|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N18
cycloneive_lcell_comb \unid_log_arit|Equal0~9 (
// Equation(s):
// \unid_log_arit|Equal0~9_combout  = (\unid_log_arit|Equal0~7_combout  & (\unid_log_arit|Equal0~8_combout  & (\unid_log_arit|Equal0~5_combout  & \unid_log_arit|Equal0~6_combout )))

	.dataa(\unid_log_arit|Equal0~7_combout ),
	.datab(\unid_log_arit|Equal0~8_combout ),
	.datac(\unid_log_arit|Equal0~5_combout ),
	.datad(\unid_log_arit|Equal0~6_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Equal0~9 .lut_mask = 16'h8000;
defparam \unid_log_arit|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N26
cycloneive_lcell_comb \mba|novoPC[17]~0 (
// Equation(s):
// \mba|novoPC[17]~0_combout  = (\mi|saida [9] $ (((!\unid_log_arit|Equal0~9_combout ) # (!\unid_log_arit|Equal0~12_combout )))) # (!\uc|Selector7~0_combout )

	.dataa(\mi|saida [9]),
	.datab(\unid_log_arit|Equal0~12_combout ),
	.datac(\uc|Selector7~0_combout ),
	.datad(\unid_log_arit|Equal0~9_combout ),
	.cin(gnd),
	.combout(\mba|novoPC[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mba|novoPC[17]~0 .lut_mask = 16'h9F5F;
defparam \mba|novoPC[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N24
cycloneive_lcell_comb \mba|Add0~17 (
// Equation(s):
// \mba|Add0~17_combout  = (\mba|novoPC[17]~0_combout  & (\mba|Add1~10_combout )) # (!\mba|novoPC[17]~0_combout  & ((\mba|Add0~15_combout )))

	.dataa(\mba|Add1~10_combout ),
	.datab(gnd),
	.datac(\mba|Add0~15_combout ),
	.datad(\mba|novoPC[17]~0_combout ),
	.cin(gnd),
	.combout(\mba|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~17 .lut_mask = 16'hAAF0;
defparam \mba|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N25
dffeas \gpc|proxPC[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[5] .is_wysiwyg = "true";
defparam \gpc|proxPC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N30
cycloneive_lcell_comb \mi|rom~0 (
// Equation(s):
// \mi|rom~0_combout  = (!\gpc|proxPC [5] & (!\gpc|proxPC [4] & (!\gpc|proxPC [1] & !\gpc|proxPC [3])))

	.dataa(\gpc|proxPC [5]),
	.datab(\gpc|proxPC [4]),
	.datac(\gpc|proxPC [1]),
	.datad(\gpc|proxPC [3]),
	.cin(gnd),
	.combout(\mi|rom~0_combout ),
	.cout());
// synopsys translate_off
defparam \mi|rom~0 .lut_mask = 16'h0001;
defparam \mi|rom~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N16
cycloneive_lcell_comb \mi|rom~21 (
// Equation(s):
// \mi|rom~21_combout  = (\mi|rom~0_combout  & (!\gpc|proxPC [2] & !\gpc|proxPC [0]))

	.dataa(\mi|rom~0_combout ),
	.datab(\gpc|proxPC [2]),
	.datac(gnd),
	.datad(\gpc|proxPC [0]),
	.cin(gnd),
	.combout(\mi|rom~21_combout ),
	.cout());
// synopsys translate_off
defparam \mi|rom~21 .lut_mask = 16'h0022;
defparam \mi|rom~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N19
dffeas \mi|saida[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mi|rom~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mi|saida [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mi|saida[7] .is_wysiwyg = "true";
defparam \mi|saida[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N0
cycloneive_lcell_comb \mi|saida[20]~feeder (
// Equation(s):
// \mi|saida[20]~feeder_combout  = \mi|rom~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mi|rom~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mi|saida[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mi|saida[20]~feeder .lut_mask = 16'hF0F0;
defparam \mi|saida[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N1
dffeas \mi|saida[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mi|saida[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mi|saida [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mi|saida[20] .is_wysiwyg = "true";
defparam \mi|saida[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N6
cycloneive_lcell_comb \mgi|parte2im[0]~2 (
// Equation(s):
// \mgi|parte2im[0]~2_combout  = (\uc|Selector7~0_combout  & (\mi|saida [7])) # (!\uc|Selector7~0_combout  & ((\mi|saida [20])))

	.dataa(\uc|Selector7~0_combout ),
	.datab(\mi|saida [7]),
	.datac(gnd),
	.datad(\mi|saida [20]),
	.cin(gnd),
	.combout(\mgi|parte2im[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mgi|parte2im[0]~2 .lut_mask = 16'hDD88;
defparam \mgi|parte2im[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N0
cycloneive_lcell_comb \mba|Add0~0 (
// Equation(s):
// \mba|Add0~0_combout  = (\gpc|proxPC [0] & (\mgi|parte2im[0]~2_combout  $ (VCC))) # (!\gpc|proxPC [0] & (\mgi|parte2im[0]~2_combout  & VCC))
// \mba|Add0~1  = CARRY((\gpc|proxPC [0] & \mgi|parte2im[0]~2_combout ))

	.dataa(\gpc|proxPC [0]),
	.datab(\mgi|parte2im[0]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mba|Add0~0_combout ),
	.cout(\mba|Add0~1 ));
// synopsys translate_off
defparam \mba|Add0~0 .lut_mask = 16'h6688;
defparam \mba|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N4
cycloneive_lcell_comb \mba|Add0~2 (
// Equation(s):
// \mba|Add0~2_combout  = (\mba|novoPC[17]~0_combout  & (\mba|Add1~0_combout )) # (!\mba|novoPC[17]~0_combout  & ((\mba|Add0~0_combout )))

	.dataa(\mba|Add1~0_combout ),
	.datab(\mba|Add0~0_combout ),
	.datac(gnd),
	.datad(\mba|novoPC[17]~0_combout ),
	.cin(gnd),
	.combout(\mba|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~2 .lut_mask = 16'hAACC;
defparam \mba|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N7
dffeas \gpc|proxPC[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mba|Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[0] .is_wysiwyg = "true";
defparam \gpc|proxPC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N2
cycloneive_lcell_comb \mba|Add1~2 (
// Equation(s):
// \mba|Add1~2_combout  = (\gpc|proxPC [1] & (!\mba|Add1~1 )) # (!\gpc|proxPC [1] & ((\mba|Add1~1 ) # (GND)))
// \mba|Add1~3  = CARRY((!\mba|Add1~1 ) # (!\gpc|proxPC [1]))

	.dataa(\gpc|proxPC [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~1 ),
	.combout(\mba|Add1~2_combout ),
	.cout(\mba|Add1~3 ));
// synopsys translate_off
defparam \mba|Add1~2 .lut_mask = 16'h5A5F;
defparam \mba|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N2
cycloneive_lcell_comb \mba|Add0~3 (
// Equation(s):
// \mba|Add0~3_combout  = (\mgi|parte2im[1]~1_combout  & ((\gpc|proxPC [1] & (\mba|Add0~1  & VCC)) # (!\gpc|proxPC [1] & (!\mba|Add0~1 )))) # (!\mgi|parte2im[1]~1_combout  & ((\gpc|proxPC [1] & (!\mba|Add0~1 )) # (!\gpc|proxPC [1] & ((\mba|Add0~1 ) # 
// (GND)))))
// \mba|Add0~4  = CARRY((\mgi|parte2im[1]~1_combout  & (!\gpc|proxPC [1] & !\mba|Add0~1 )) # (!\mgi|parte2im[1]~1_combout  & ((!\mba|Add0~1 ) # (!\gpc|proxPC [1]))))

	.dataa(\mgi|parte2im[1]~1_combout ),
	.datab(\gpc|proxPC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~1 ),
	.combout(\mba|Add0~3_combout ),
	.cout(\mba|Add0~4 ));
// synopsys translate_off
defparam \mba|Add0~3 .lut_mask = 16'h9617;
defparam \mba|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N26
cycloneive_lcell_comb \mba|Add0~5 (
// Equation(s):
// \mba|Add0~5_combout  = (\mba|novoPC[17]~0_combout  & (\mba|Add1~2_combout )) # (!\mba|novoPC[17]~0_combout  & ((\mba|Add0~3_combout )))

	.dataa(gnd),
	.datab(\mba|Add1~2_combout ),
	.datac(\mba|novoPC[17]~0_combout ),
	.datad(\mba|Add0~3_combout ),
	.cin(gnd),
	.combout(\mba|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~5 .lut_mask = 16'hCFC0;
defparam \mba|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N27
dffeas \gpc|proxPC[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[1] .is_wysiwyg = "true";
defparam \gpc|proxPC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N10
cycloneive_lcell_comb \mi|rom~2 (
// Equation(s):
// \mi|rom~2_combout  = (\gpc|proxPC [4]) # ((\gpc|proxPC [3] & ((\gpc|proxPC [2]) # (\gpc|proxPC [1]))))

	.dataa(\gpc|proxPC [3]),
	.datab(\gpc|proxPC [2]),
	.datac(\gpc|proxPC [1]),
	.datad(\gpc|proxPC [4]),
	.cin(gnd),
	.combout(\mi|rom~2_combout ),
	.cout());
// synopsys translate_off
defparam \mi|rom~2 .lut_mask = 16'hFFA8;
defparam \mi|rom~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N2
cycloneive_lcell_comb \mi|rom~3 (
// Equation(s):
// \mi|rom~3_combout  = (!\mi|rom~2_combout  & !\gpc|proxPC [5])

	.dataa(\mi|rom~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\gpc|proxPC [5]),
	.cin(gnd),
	.combout(\mi|rom~3_combout ),
	.cout());
// synopsys translate_off
defparam \mi|rom~3 .lut_mask = 16'h0055;
defparam \mi|rom~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N3
dffeas \mi|saida[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mi|rom~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mi|saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mi|saida[0] .is_wysiwyg = "true";
defparam \mi|saida[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y38_N9
dffeas \mi|saida[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mi|rom~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mi|saida [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mi|saida[22] .is_wysiwyg = "true";
defparam \mi|saida[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N14
cycloneive_lcell_comb \mgi|parte2im[2]~0 (
// Equation(s):
// \mgi|parte2im[2]~0_combout  = (\mi|saida [22]) # ((!\mi|saida [4] & (\mi|saida [0] & \mi|saida [9])))

	.dataa(\mi|saida [4]),
	.datab(\mi|saida [0]),
	.datac(\mi|saida [22]),
	.datad(\mi|saida [9]),
	.cin(gnd),
	.combout(\mgi|parte2im[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mgi|parte2im[2]~0 .lut_mask = 16'hF4F0;
defparam \mgi|parte2im[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N4
cycloneive_lcell_comb \mba|Add0~6 (
// Equation(s):
// \mba|Add0~6_combout  = ((\gpc|proxPC [2] $ (\mgi|parte2im[2]~0_combout  $ (!\mba|Add0~4 )))) # (GND)
// \mba|Add0~7  = CARRY((\gpc|proxPC [2] & ((\mgi|parte2im[2]~0_combout ) # (!\mba|Add0~4 ))) # (!\gpc|proxPC [2] & (\mgi|parte2im[2]~0_combout  & !\mba|Add0~4 )))

	.dataa(\gpc|proxPC [2]),
	.datab(\mgi|parte2im[2]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~4 ),
	.combout(\mba|Add0~6_combout ),
	.cout(\mba|Add0~7 ));
// synopsys translate_off
defparam \mba|Add0~6 .lut_mask = 16'h698E;
defparam \mba|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N4
cycloneive_lcell_comb \mba|Add1~4 (
// Equation(s):
// \mba|Add1~4_combout  = (\gpc|proxPC [2] & (\mba|Add1~3  $ (GND))) # (!\gpc|proxPC [2] & (!\mba|Add1~3  & VCC))
// \mba|Add1~5  = CARRY((\gpc|proxPC [2] & !\mba|Add1~3 ))

	.dataa(gnd),
	.datab(\gpc|proxPC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~3 ),
	.combout(\mba|Add1~4_combout ),
	.cout(\mba|Add1~5 ));
// synopsys translate_off
defparam \mba|Add1~4 .lut_mask = 16'hC30C;
defparam \mba|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N20
cycloneive_lcell_comb \mba|Add0~8 (
// Equation(s):
// \mba|Add0~8_combout  = (\mba|novoPC[17]~0_combout  & ((\mba|Add1~4_combout ))) # (!\mba|novoPC[17]~0_combout  & (\mba|Add0~6_combout ))

	.dataa(gnd),
	.datab(\mba|Add0~6_combout ),
	.datac(\mba|Add1~4_combout ),
	.datad(\mba|novoPC[17]~0_combout ),
	.cin(gnd),
	.combout(\mba|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~8 .lut_mask = 16'hF0CC;
defparam \mba|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y38_N21
dffeas \gpc|proxPC[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[2] .is_wysiwyg = "true";
defparam \gpc|proxPC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N6
cycloneive_lcell_comb \mba|Add1~6 (
// Equation(s):
// \mba|Add1~6_combout  = (\gpc|proxPC [3] & (!\mba|Add1~5 )) # (!\gpc|proxPC [3] & ((\mba|Add1~5 ) # (GND)))
// \mba|Add1~7  = CARRY((!\mba|Add1~5 ) # (!\gpc|proxPC [3]))

	.dataa(gnd),
	.datab(\gpc|proxPC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~5 ),
	.combout(\mba|Add1~6_combout ),
	.cout(\mba|Add1~7 ));
// synopsys translate_off
defparam \mba|Add1~6 .lut_mask = 16'h3C3F;
defparam \mba|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N6
cycloneive_lcell_comb \mba|Add0~11 (
// Equation(s):
// \mba|Add0~11_combout  = (\mba|novoPC[17]~0_combout  & ((\mba|Add1~6_combout ))) # (!\mba|novoPC[17]~0_combout  & (\mba|Add0~9_combout ))

	.dataa(gnd),
	.datab(\mba|Add0~9_combout ),
	.datac(\mba|Add1~6_combout ),
	.datad(\mba|novoPC[17]~0_combout ),
	.cin(gnd),
	.combout(\mba|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~11 .lut_mask = 16'hF0CC;
defparam \mba|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y38_N7
dffeas \gpc|proxPC[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[3] .is_wysiwyg = "true";
defparam \gpc|proxPC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N30
cycloneive_lcell_comb \mba|Add0~14 (
// Equation(s):
// \mba|Add0~14_combout  = (\mba|novoPC[17]~0_combout  & (\mba|Add1~8_combout )) # (!\mba|novoPC[17]~0_combout  & ((\mba|Add0~12_combout )))

	.dataa(gnd),
	.datab(\mba|Add1~8_combout ),
	.datac(\mba|Add0~12_combout ),
	.datad(\mba|novoPC[17]~0_combout ),
	.cin(gnd),
	.combout(\mba|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~14 .lut_mask = 16'hCCF0;
defparam \mba|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N31
dffeas \gpc|proxPC[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[4] .is_wysiwyg = "true";
defparam \gpc|proxPC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N8
cycloneive_lcell_comb \mi|rom~4 (
// Equation(s):
// \mi|rom~4_combout  = (\gpc|proxPC [1] & (\gpc|proxPC [3])) # (!\gpc|proxPC [1] & (\gpc|proxPC [2] & ((\gpc|proxPC [3]) # (\gpc|proxPC [0]))))

	.dataa(\gpc|proxPC [3]),
	.datab(\gpc|proxPC [0]),
	.datac(\gpc|proxPC [1]),
	.datad(\gpc|proxPC [2]),
	.cin(gnd),
	.combout(\mi|rom~4_combout ),
	.cout());
// synopsys translate_off
defparam \mi|rom~4 .lut_mask = 16'hAEA0;
defparam \mi|rom~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N12
cycloneive_lcell_comb \mi|rom~5 (
// Equation(s):
// \mi|rom~5_combout  = (!\gpc|proxPC [4] & (!\gpc|proxPC [5] & !\mi|rom~4_combout ))

	.dataa(\gpc|proxPC [4]),
	.datab(\gpc|proxPC [5]),
	.datac(gnd),
	.datad(\mi|rom~4_combout ),
	.cin(gnd),
	.combout(\mi|rom~5_combout ),
	.cout());
// synopsys translate_off
defparam \mi|rom~5 .lut_mask = 16'h0011;
defparam \mi|rom~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N13
dffeas \mi|saida[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mi|rom~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mi|saida [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mi|saida[4] .is_wysiwyg = "true";
defparam \mi|saida[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N22
cycloneive_lcell_comb \uc|Selector7~0 (
// Equation(s):
// \uc|Selector7~0_combout  = (!\mi|saida [4] & (\mi|saida [9] & \mi|saida [0]))

	.dataa(\mi|saida [4]),
	.datab(\mi|saida [9]),
	.datac(gnd),
	.datad(\mi|saida [0]),
	.cin(gnd),
	.combout(\uc|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \uc|Selector7~0 .lut_mask = 16'h4400;
defparam \uc|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N28
cycloneive_lcell_comb \unid_log_arit|Equal0~0 (
// Equation(s):
// \unid_log_arit|Equal0~0_combout  = (!\unid_log_arit|Add0~123_combout  & (!\unid_log_arit|Add0~63_combout  & (!\unid_log_arit|Add0~65_combout  & !\unid_log_arit|Add0~61_combout )))

	.dataa(\unid_log_arit|Add0~123_combout ),
	.datab(\unid_log_arit|Add0~63_combout ),
	.datac(\unid_log_arit|Add0~65_combout ),
	.datad(\unid_log_arit|Add0~61_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Equal0~0 .lut_mask = 16'h0001;
defparam \unid_log_arit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N2
cycloneive_lcell_comb \unid_log_arit|Equal0~10 (
// Equation(s):
// \unid_log_arit|Equal0~10_combout  = (\unid_log_arit|Equal0~9_combout  & (\unid_log_arit|Equal0~4_combout  & (\unid_log_arit|Equal0~1_combout  & \unid_log_arit|Equal0~0_combout )))

	.dataa(\unid_log_arit|Equal0~9_combout ),
	.datab(\unid_log_arit|Equal0~4_combout ),
	.datac(\unid_log_arit|Equal0~1_combout ),
	.datad(\unid_log_arit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\unid_log_arit|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \unid_log_arit|Equal0~10 .lut_mask = 16'h8000;
defparam \unid_log_arit|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N5
dffeas \mi|saida[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mi|rom~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mi|saida [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mi|saida[15] .is_wysiwyg = "true";
defparam \mi|saida[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N24
cycloneive_lcell_comb \mi|saida[16]~feeder (
// Equation(s):
// \mi|saida[16]~feeder_combout  = \mi|rom~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mi|rom~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mi|saida[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mi|saida[16]~feeder .lut_mask = 16'hF0F0;
defparam \mi|saida[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y38_N25
dffeas \mi|saida[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mi|saida[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mi|saida [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mi|saida[16] .is_wysiwyg = "true";
defparam \mi|saida[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N16
cycloneive_lcell_comb \mi|saida[17]~feeder (
// Equation(s):
// \mi|saida[17]~feeder_combout  = \mi|rom~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mi|rom~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mi|saida[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mi|saida[17]~feeder .lut_mask = 16'hF0F0;
defparam \mi|saida[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y40_N17
dffeas \mi|saida[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mi|saida[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mi|saida [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mi|saida[17] .is_wysiwyg = "true";
defparam \mi|saida[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y38_N23
dffeas \mi|saida[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mi|rom~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mi|saida [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mi|saida[18] .is_wysiwyg = "true";
defparam \mi|saida[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y40_N8
cycloneive_lcell_comb \comb_19|saida[0]~54 (
// Equation(s):
// \comb_19|saida[0]~54_combout  = (\uc|Selector7~0_combout  & (((\br|x~69_combout ) # (\br|x~68_combout )))) # (!\uc|Selector7~0_combout  & (\mgi|parte2im[0]~2_combout ))

	.dataa(\uc|Selector7~0_combout ),
	.datab(\mgi|parte2im[0]~2_combout ),
	.datac(\br|x~69_combout ),
	.datad(\br|x~68_combout ),
	.cin(gnd),
	.combout(\comb_19|saida[0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[0]~54 .lut_mask = 16'hEEE4;
defparam \comb_19|saida[0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N8
cycloneive_lcell_comb \comb_19|saida[1]~55 (
// Equation(s):
// \comb_19|saida[1]~55_combout  = (\uc|Selector7~0_combout  & (((\br|x~66_combout ) # (\br|x~65_combout )))) # (!\uc|Selector7~0_combout  & (\mgi|parte2im[1]~1_combout ))

	.dataa(\mgi|parte2im[1]~1_combout ),
	.datab(\br|x~66_combout ),
	.datac(\br|x~65_combout ),
	.datad(\uc|Selector7~0_combout ),
	.cin(gnd),
	.combout(\comb_19|saida[1]~55_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[1]~55 .lut_mask = 16'hFCAA;
defparam \comb_19|saida[1]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y40_N2
cycloneive_lcell_comb \comb_19|saida[2]~56 (
// Equation(s):
// \comb_19|saida[2]~56_combout  = (\uc|Selector7~0_combout  & (((\br|x~63_combout ) # (\br|x~62_combout )))) # (!\uc|Selector7~0_combout  & (\mgi|parte2im[2]~0_combout ))

	.dataa(\uc|Selector7~0_combout ),
	.datab(\mgi|parte2im[2]~0_combout ),
	.datac(\br|x~63_combout ),
	.datad(\br|x~62_combout ),
	.cin(gnd),
	.combout(\comb_19|saida[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[2]~56 .lut_mask = 16'hEEE4;
defparam \comb_19|saida[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N20
cycloneive_lcell_comb \comb_19|saida[3]~57 (
// Equation(s):
// \comb_19|saida[3]~57_combout  = (\uc|Selector7~0_combout  & ((\br|x~2_combout  & (\br|x_rtl_1_bypass [14])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a3 )))))

	.dataa(\br|x~2_combout ),
	.datab(\uc|Selector7~0_combout ),
	.datac(\br|x_rtl_1_bypass [14]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\comb_19|saida[3]~57_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[3]~57 .lut_mask = 16'hC480;
defparam \comb_19|saida[3]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N0
cycloneive_lcell_comb \comb_19|saida[4]~58 (
// Equation(s):
// \comb_19|saida[4]~58_combout  = (\uc|Selector7~0_combout  & ((\br|x~2_combout  & (\br|x_rtl_1_bypass [15])) # (!\br|x~2_combout  & ((\br|x_rtl_1|auto_generated|ram_block1a4 )))))

	.dataa(\br|x~2_combout ),
	.datab(\uc|Selector7~0_combout ),
	.datac(\br|x_rtl_1_bypass [15]),
	.datad(\br|x_rtl_1|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\comb_19|saida[4]~58_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[4]~58 .lut_mask = 16'hC480;
defparam \comb_19|saida[4]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N14
cycloneive_lcell_comb \comb_19|saida[5]~59 (
// Equation(s):
// \comb_19|saida[5]~59_combout  = (\mi|saida [9] & ((\br|x~58_combout ) # ((\mi|saida [4]) # (!\mi|saida [0]))))

	.dataa(\br|x~58_combout ),
	.datab(\mi|saida [9]),
	.datac(\mi|saida [0]),
	.datad(\mi|saida [4]),
	.cin(gnd),
	.combout(\comb_19|saida[5]~59_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[5]~59 .lut_mask = 16'hCC8C;
defparam \comb_19|saida[5]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N12
cycloneive_lcell_comb \comb_19|saida[6]~60 (
// Equation(s):
// \comb_19|saida[6]~60_combout  = (\mi|saida [9] & (((\br|x~56_combout ) # (\mi|saida [4])) # (!\mi|saida [0])))

	.dataa(\mi|saida [0]),
	.datab(\mi|saida [9]),
	.datac(\br|x~56_combout ),
	.datad(\mi|saida [4]),
	.cin(gnd),
	.combout(\comb_19|saida[6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[6]~60 .lut_mask = 16'hCCC4;
defparam \comb_19|saida[6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N0
cycloneive_lcell_comb \comb_19|saida[7]~61 (
// Equation(s):
// \comb_19|saida[7]~61_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((\br|x~54_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\mi|saida [4]),
	.datac(\br|x~54_combout ),
	.datad(\mi|saida [0]),
	.cin(gnd),
	.combout(\comb_19|saida[7]~61_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[7]~61 .lut_mask = 16'hA8AA;
defparam \comb_19|saida[7]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N24
cycloneive_lcell_comb \comb_19|saida[8]~62 (
// Equation(s):
// \comb_19|saida[8]~62_combout  = (\mi|saida [9] & (((\br|x~52_combout ) # (\mi|saida [4])) # (!\mi|saida [0])))

	.dataa(\mi|saida [9]),
	.datab(\mi|saida [0]),
	.datac(\br|x~52_combout ),
	.datad(\mi|saida [4]),
	.cin(gnd),
	.combout(\comb_19|saida[8]~62_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[8]~62 .lut_mask = 16'hAAA2;
defparam \comb_19|saida[8]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N22
cycloneive_lcell_comb \comb_19|saida[9]~63 (
// Equation(s):
// \comb_19|saida[9]~63_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((\br|x~50_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\mi|saida [4]),
	.datac(\mi|saida [0]),
	.datad(\br|x~50_combout ),
	.cin(gnd),
	.combout(\comb_19|saida[9]~63_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[9]~63 .lut_mask = 16'hAA8A;
defparam \comb_19|saida[9]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N8
cycloneive_lcell_comb \comb_19|saida[10]~64 (
// Equation(s):
// \comb_19|saida[10]~64_combout  = (\mi|saida [9] & ((\br|x~48_combout ) # ((\mi|saida [4]) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\br|x~48_combout ),
	.datac(\mi|saida [0]),
	.datad(\mi|saida [4]),
	.cin(gnd),
	.combout(\comb_19|saida[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[10]~64 .lut_mask = 16'hAA8A;
defparam \comb_19|saida[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N8
cycloneive_lcell_comb \comb_19|saida[11]~65 (
// Equation(s):
// \comb_19|saida[11]~65_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((\br|x~46_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\mi|saida [4]),
	.datac(\mi|saida [0]),
	.datad(\br|x~46_combout ),
	.cin(gnd),
	.combout(\comb_19|saida[11]~65_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[11]~65 .lut_mask = 16'hAA8A;
defparam \comb_19|saida[11]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N2
cycloneive_lcell_comb \comb_19|saida[12]~66 (
// Equation(s):
// \comb_19|saida[12]~66_combout  = (\mi|saida [9] & ((\br|x~44_combout ) # ((\mi|saida [4]) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\br|x~44_combout ),
	.datac(\mi|saida [0]),
	.datad(\mi|saida [4]),
	.cin(gnd),
	.combout(\comb_19|saida[12]~66_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[12]~66 .lut_mask = 16'hAA8A;
defparam \comb_19|saida[12]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N6
cycloneive_lcell_comb \comb_19|saida[13]~67 (
// Equation(s):
// \comb_19|saida[13]~67_combout  = (\mi|saida [9] & ((\br|x~42_combout ) # ((\mi|saida [4]) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\br|x~42_combout ),
	.datac(\mi|saida [0]),
	.datad(\mi|saida [4]),
	.cin(gnd),
	.combout(\comb_19|saida[13]~67_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[13]~67 .lut_mask = 16'hAA8A;
defparam \comb_19|saida[13]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N4
cycloneive_lcell_comb \comb_19|saida[14]~68 (
// Equation(s):
// \comb_19|saida[14]~68_combout  = (\mi|saida [9] & ((\br|x~40_combout ) # ((\mi|saida [4]) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\br|x~40_combout ),
	.datac(\mi|saida [0]),
	.datad(\mi|saida [4]),
	.cin(gnd),
	.combout(\comb_19|saida[14]~68_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[14]~68 .lut_mask = 16'hAA8A;
defparam \comb_19|saida[14]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N14
cycloneive_lcell_comb \comb_19|saida[15]~69 (
// Equation(s):
// \comb_19|saida[15]~69_combout  = (\mi|saida [9] & ((\br|x~38_combout ) # ((\mi|saida [4]) # (!\mi|saida [0]))))

	.dataa(\br|x~38_combout ),
	.datab(\mi|saida [0]),
	.datac(\mi|saida [9]),
	.datad(\mi|saida [4]),
	.cin(gnd),
	.combout(\comb_19|saida[15]~69_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[15]~69 .lut_mask = 16'hF0B0;
defparam \comb_19|saida[15]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N26
cycloneive_lcell_comb \comb_19|saida[16]~70 (
// Equation(s):
// \comb_19|saida[16]~70_combout  = (\mi|saida [9] & ((\br|x~36_combout ) # ((\mi|saida [4]) # (!\mi|saida [0]))))

	.dataa(\br|x~36_combout ),
	.datab(\mi|saida [9]),
	.datac(\mi|saida [0]),
	.datad(\mi|saida [4]),
	.cin(gnd),
	.combout(\comb_19|saida[16]~70_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[16]~70 .lut_mask = 16'hCC8C;
defparam \comb_19|saida[16]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N20
cycloneive_lcell_comb \comb_19|saida[17]~71 (
// Equation(s):
// \comb_19|saida[17]~71_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((\br|x~34_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [4]),
	.datab(\br|x~34_combout ),
	.datac(\mi|saida [9]),
	.datad(\mi|saida [0]),
	.cin(gnd),
	.combout(\comb_19|saida[17]~71_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[17]~71 .lut_mask = 16'hE0F0;
defparam \comb_19|saida[17]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N24
cycloneive_lcell_comb \comb_19|saida[18]~72 (
// Equation(s):
// \comb_19|saida[18]~72_combout  = (\mi|saida [9] & ((\br|x~32_combout ) # ((\mi|saida [4]) # (!\mi|saida [0]))))

	.dataa(\br|x~32_combout ),
	.datab(\mi|saida [9]),
	.datac(\mi|saida [0]),
	.datad(\mi|saida [4]),
	.cin(gnd),
	.combout(\comb_19|saida[18]~72_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[18]~72 .lut_mask = 16'hCC8C;
defparam \comb_19|saida[18]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N24
cycloneive_lcell_comb \comb_19|saida[19]~73 (
// Equation(s):
// \comb_19|saida[19]~73_combout  = (\mi|saida [9] & ((\br|x~30_combout ) # ((\mi|saida [4]) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\br|x~30_combout ),
	.datac(\mi|saida [0]),
	.datad(\mi|saida [4]),
	.cin(gnd),
	.combout(\comb_19|saida[19]~73_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[19]~73 .lut_mask = 16'hAA8A;
defparam \comb_19|saida[19]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N26
cycloneive_lcell_comb \comb_19|saida[20]~74 (
// Equation(s):
// \comb_19|saida[20]~74_combout  = (\mi|saida [9] & ((\br|x~28_combout ) # ((\mi|saida [4]) # (!\mi|saida [0]))))

	.dataa(\br|x~28_combout ),
	.datab(\mi|saida [9]),
	.datac(\mi|saida [0]),
	.datad(\mi|saida [4]),
	.cin(gnd),
	.combout(\comb_19|saida[20]~74_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[20]~74 .lut_mask = 16'hCC8C;
defparam \comb_19|saida[20]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N30
cycloneive_lcell_comb \comb_19|saida[21]~75 (
// Equation(s):
// \comb_19|saida[21]~75_combout  = (\mi|saida [9] & ((\br|x~26_combout ) # ((\mi|saida [4]) # (!\mi|saida [0]))))

	.dataa(\br|x~26_combout ),
	.datab(\mi|saida [9]),
	.datac(\mi|saida [4]),
	.datad(\mi|saida [0]),
	.cin(gnd),
	.combout(\comb_19|saida[21]~75_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[21]~75 .lut_mask = 16'hC8CC;
defparam \comb_19|saida[21]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N20
cycloneive_lcell_comb \comb_19|saida[22]~76 (
// Equation(s):
// \comb_19|saida[22]~76_combout  = (\mi|saida [9] & ((\br|x~24_combout ) # ((\mi|saida [4]) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\br|x~24_combout ),
	.datac(\mi|saida [0]),
	.datad(\mi|saida [4]),
	.cin(gnd),
	.combout(\comb_19|saida[22]~76_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[22]~76 .lut_mask = 16'hAA8A;
defparam \comb_19|saida[22]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N18
cycloneive_lcell_comb \comb_19|saida[23]~77 (
// Equation(s):
// \comb_19|saida[23]~77_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((\br|x~22_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [4]),
	.datab(\mi|saida [9]),
	.datac(\mi|saida [0]),
	.datad(\br|x~22_combout ),
	.cin(gnd),
	.combout(\comb_19|saida[23]~77_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[23]~77 .lut_mask = 16'hCC8C;
defparam \comb_19|saida[23]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N26
cycloneive_lcell_comb \comb_19|saida[24]~78 (
// Equation(s):
// \comb_19|saida[24]~78_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((\br|x~20_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\mi|saida [4]),
	.datac(\mi|saida [0]),
	.datad(\br|x~20_combout ),
	.cin(gnd),
	.combout(\comb_19|saida[24]~78_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[24]~78 .lut_mask = 16'hAA8A;
defparam \comb_19|saida[24]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N12
cycloneive_lcell_comb \comb_19|saida[25]~79 (
// Equation(s):
// \comb_19|saida[25]~79_combout  = (\mi|saida [9] & ((\br|x~18_combout ) # ((\mi|saida [4]) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\br|x~18_combout ),
	.datac(\mi|saida [0]),
	.datad(\mi|saida [4]),
	.cin(gnd),
	.combout(\comb_19|saida[25]~79_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[25]~79 .lut_mask = 16'hAA8A;
defparam \comb_19|saida[25]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N20
cycloneive_lcell_comb \comb_19|saida[26]~80 (
// Equation(s):
// \comb_19|saida[26]~80_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((\br|x~16_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\mi|saida [4]),
	.datac(\mi|saida [0]),
	.datad(\br|x~16_combout ),
	.cin(gnd),
	.combout(\comb_19|saida[26]~80_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[26]~80 .lut_mask = 16'hAA8A;
defparam \comb_19|saida[26]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N8
cycloneive_lcell_comb \comb_19|saida[27]~81 (
// Equation(s):
// \comb_19|saida[27]~81_combout  = (\mi|saida [9] & (((\br|x~14_combout ) # (\mi|saida [4])) # (!\mi|saida [0])))

	.dataa(\mi|saida [0]),
	.datab(\br|x~14_combout ),
	.datac(\mi|saida [4]),
	.datad(\mi|saida [9]),
	.cin(gnd),
	.combout(\comb_19|saida[27]~81_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[27]~81 .lut_mask = 16'hFD00;
defparam \comb_19|saida[27]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N26
cycloneive_lcell_comb \comb_19|saida[28]~82 (
// Equation(s):
// \comb_19|saida[28]~82_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((\br|x~12_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\mi|saida [4]),
	.datac(\mi|saida [0]),
	.datad(\br|x~12_combout ),
	.cin(gnd),
	.combout(\comb_19|saida[28]~82_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[28]~82 .lut_mask = 16'hAA8A;
defparam \comb_19|saida[28]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N10
cycloneive_lcell_comb \comb_19|saida[29]~83 (
// Equation(s):
// \comb_19|saida[29]~83_combout  = (\mi|saida [9] & ((\br|x~10_combout ) # ((\mi|saida [4]) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\br|x~10_combout ),
	.datac(\mi|saida [0]),
	.datad(\mi|saida [4]),
	.cin(gnd),
	.combout(\comb_19|saida[29]~83_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[29]~83 .lut_mask = 16'hAA8A;
defparam \comb_19|saida[29]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N30
cycloneive_lcell_comb \comb_19|saida[30]~84 (
// Equation(s):
// \comb_19|saida[30]~84_combout  = (\mi|saida [9] & ((\mi|saida [4]) # ((\br|x~8_combout ) # (!\mi|saida [0]))))

	.dataa(\mi|saida [4]),
	.datab(\br|x~8_combout ),
	.datac(\mi|saida [0]),
	.datad(\mi|saida [9]),
	.cin(gnd),
	.combout(\comb_19|saida[30]~84_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[30]~84 .lut_mask = 16'hEF00;
defparam \comb_19|saida[30]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N10
cycloneive_lcell_comb \comb_19|saida[31]~85 (
// Equation(s):
// \comb_19|saida[31]~85_combout  = (\mi|saida [9] & ((\br|x~3_combout ) # ((\mi|saida [4]) # (!\mi|saida [0]))))

	.dataa(\mi|saida [9]),
	.datab(\br|x~3_combout ),
	.datac(\mi|saida [0]),
	.datad(\mi|saida [4]),
	.cin(gnd),
	.combout(\comb_19|saida[31]~85_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|saida[31]~85 .lut_mask = 16'hAA8A;
defparam \comb_19|saida[31]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N12
cycloneive_lcell_comb \mba|Add1~12 (
// Equation(s):
// \mba|Add1~12_combout  = (\gpc|proxPC [6] & (\mba|Add1~11  $ (GND))) # (!\gpc|proxPC [6] & (!\mba|Add1~11  & VCC))
// \mba|Add1~13  = CARRY((\gpc|proxPC [6] & !\mba|Add1~11 ))

	.dataa(\gpc|proxPC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~11 ),
	.combout(\mba|Add1~12_combout ),
	.cout(\mba|Add1~13 ));
// synopsys translate_off
defparam \mba|Add1~12 .lut_mask = 16'hA50A;
defparam \mba|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N12
cycloneive_lcell_comb \mba|Add0~18 (
// Equation(s):
// \mba|Add0~18_combout  = ((\mi|saida [9] $ (\gpc|proxPC [6] $ (!\mba|Add0~16 )))) # (GND)
// \mba|Add0~19  = CARRY((\mi|saida [9] & ((\gpc|proxPC [6]) # (!\mba|Add0~16 ))) # (!\mi|saida [9] & (\gpc|proxPC [6] & !\mba|Add0~16 )))

	.dataa(\mi|saida [9]),
	.datab(\gpc|proxPC [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~16 ),
	.combout(\mba|Add0~18_combout ),
	.cout(\mba|Add0~19 ));
// synopsys translate_off
defparam \mba|Add0~18 .lut_mask = 16'h698E;
defparam \mba|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N4
cycloneive_lcell_comb \mba|Add0~20 (
// Equation(s):
// \mba|Add0~20_combout  = (\mba|novoPC[17]~0_combout  & (\mba|Add1~12_combout )) # (!\mba|novoPC[17]~0_combout  & ((\mba|Add0~18_combout )))

	.dataa(\mba|Add1~12_combout ),
	.datab(gnd),
	.datac(\mba|Add0~18_combout ),
	.datad(\mba|novoPC[17]~0_combout ),
	.cin(gnd),
	.combout(\mba|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~20 .lut_mask = 16'hAAF0;
defparam \mba|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y38_N5
dffeas \gpc|proxPC[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[6] .is_wysiwyg = "true";
defparam \gpc|proxPC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N14
cycloneive_lcell_comb \mba|Add0~21 (
// Equation(s):
// \mba|Add0~21_combout  = (\mi|saida [9] & ((\gpc|proxPC [7] & (\mba|Add0~19  & VCC)) # (!\gpc|proxPC [7] & (!\mba|Add0~19 )))) # (!\mi|saida [9] & ((\gpc|proxPC [7] & (!\mba|Add0~19 )) # (!\gpc|proxPC [7] & ((\mba|Add0~19 ) # (GND)))))
// \mba|Add0~22  = CARRY((\mi|saida [9] & (!\gpc|proxPC [7] & !\mba|Add0~19 )) # (!\mi|saida [9] & ((!\mba|Add0~19 ) # (!\gpc|proxPC [7]))))

	.dataa(\mi|saida [9]),
	.datab(\gpc|proxPC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~19 ),
	.combout(\mba|Add0~21_combout ),
	.cout(\mba|Add0~22 ));
// synopsys translate_off
defparam \mba|Add0~21 .lut_mask = 16'h9617;
defparam \mba|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N14
cycloneive_lcell_comb \mba|Add1~14 (
// Equation(s):
// \mba|Add1~14_combout  = (\gpc|proxPC [7] & (!\mba|Add1~13 )) # (!\gpc|proxPC [7] & ((\mba|Add1~13 ) # (GND)))
// \mba|Add1~15  = CARRY((!\mba|Add1~13 ) # (!\gpc|proxPC [7]))

	.dataa(\gpc|proxPC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~13 ),
	.combout(\mba|Add1~14_combout ),
	.cout(\mba|Add1~15 ));
// synopsys translate_off
defparam \mba|Add1~14 .lut_mask = 16'h5A5F;
defparam \mba|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N12
cycloneive_lcell_comb \mba|Add0~23 (
// Equation(s):
// \mba|Add0~23_combout  = (\mba|novoPC[17]~0_combout  & ((\mba|Add1~14_combout ))) # (!\mba|novoPC[17]~0_combout  & (\mba|Add0~21_combout ))

	.dataa(\mba|Add0~21_combout ),
	.datab(\mba|Add1~14_combout ),
	.datac(\mba|novoPC[17]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mba|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~23 .lut_mask = 16'hCACA;
defparam \mba|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N13
dffeas \gpc|proxPC[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[7] .is_wysiwyg = "true";
defparam \gpc|proxPC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N16
cycloneive_lcell_comb \mba|Add0~24 (
// Equation(s):
// \mba|Add0~24_combout  = ((\mi|saida [9] $ (\gpc|proxPC [8] $ (!\mba|Add0~22 )))) # (GND)
// \mba|Add0~25  = CARRY((\mi|saida [9] & ((\gpc|proxPC [8]) # (!\mba|Add0~22 ))) # (!\mi|saida [9] & (\gpc|proxPC [8] & !\mba|Add0~22 )))

	.dataa(\mi|saida [9]),
	.datab(\gpc|proxPC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~22 ),
	.combout(\mba|Add0~24_combout ),
	.cout(\mba|Add0~25 ));
// synopsys translate_off
defparam \mba|Add0~24 .lut_mask = 16'h698E;
defparam \mba|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N16
cycloneive_lcell_comb \mba|Add1~16 (
// Equation(s):
// \mba|Add1~16_combout  = (\gpc|proxPC [8] & (\mba|Add1~15  $ (GND))) # (!\gpc|proxPC [8] & (!\mba|Add1~15  & VCC))
// \mba|Add1~17  = CARRY((\gpc|proxPC [8] & !\mba|Add1~15 ))

	.dataa(gnd),
	.datab(\gpc|proxPC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~15 ),
	.combout(\mba|Add1~16_combout ),
	.cout(\mba|Add1~17 ));
// synopsys translate_off
defparam \mba|Add1~16 .lut_mask = 16'hC30C;
defparam \mba|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N2
cycloneive_lcell_comb \mba|Add0~26 (
// Equation(s):
// \mba|Add0~26_combout  = (\mba|novoPC[17]~0_combout  & ((\mba|Add1~16_combout ))) # (!\mba|novoPC[17]~0_combout  & (\mba|Add0~24_combout ))

	.dataa(gnd),
	.datab(\mba|Add0~24_combout ),
	.datac(\mba|Add1~16_combout ),
	.datad(\mba|novoPC[17]~0_combout ),
	.cin(gnd),
	.combout(\mba|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~26 .lut_mask = 16'hF0CC;
defparam \mba|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y38_N3
dffeas \gpc|proxPC[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[8] .is_wysiwyg = "true";
defparam \gpc|proxPC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N18
cycloneive_lcell_comb \mba|Add1~18 (
// Equation(s):
// \mba|Add1~18_combout  = (\gpc|proxPC [9] & (!\mba|Add1~17 )) # (!\gpc|proxPC [9] & ((\mba|Add1~17 ) # (GND)))
// \mba|Add1~19  = CARRY((!\mba|Add1~17 ) # (!\gpc|proxPC [9]))

	.dataa(\gpc|proxPC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~17 ),
	.combout(\mba|Add1~18_combout ),
	.cout(\mba|Add1~19 ));
// synopsys translate_off
defparam \mba|Add1~18 .lut_mask = 16'h5A5F;
defparam \mba|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N18
cycloneive_lcell_comb \mba|Add0~27 (
// Equation(s):
// \mba|Add0~27_combout  = (\mi|saida [9] & ((\gpc|proxPC [9] & (\mba|Add0~25  & VCC)) # (!\gpc|proxPC [9] & (!\mba|Add0~25 )))) # (!\mi|saida [9] & ((\gpc|proxPC [9] & (!\mba|Add0~25 )) # (!\gpc|proxPC [9] & ((\mba|Add0~25 ) # (GND)))))
// \mba|Add0~28  = CARRY((\mi|saida [9] & (!\gpc|proxPC [9] & !\mba|Add0~25 )) # (!\mi|saida [9] & ((!\mba|Add0~25 ) # (!\gpc|proxPC [9]))))

	.dataa(\mi|saida [9]),
	.datab(\gpc|proxPC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~25 ),
	.combout(\mba|Add0~27_combout ),
	.cout(\mba|Add0~28 ));
// synopsys translate_off
defparam \mba|Add0~27 .lut_mask = 16'h9617;
defparam \mba|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N8
cycloneive_lcell_comb \mba|Add0~29 (
// Equation(s):
// \mba|Add0~29_combout  = (\mba|novoPC[17]~0_combout  & (\mba|Add1~18_combout )) # (!\mba|novoPC[17]~0_combout  & ((\mba|Add0~27_combout )))

	.dataa(gnd),
	.datab(\mba|Add1~18_combout ),
	.datac(\mba|Add0~27_combout ),
	.datad(\mba|novoPC[17]~0_combout ),
	.cin(gnd),
	.combout(\mba|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~29 .lut_mask = 16'hCCF0;
defparam \mba|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y38_N9
dffeas \gpc|proxPC[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[9] .is_wysiwyg = "true";
defparam \gpc|proxPC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N20
cycloneive_lcell_comb \mba|Add0~30 (
// Equation(s):
// \mba|Add0~30_combout  = ((\mi|saida [9] $ (\gpc|proxPC [10] $ (!\mba|Add0~28 )))) # (GND)
// \mba|Add0~31  = CARRY((\mi|saida [9] & ((\gpc|proxPC [10]) # (!\mba|Add0~28 ))) # (!\mi|saida [9] & (\gpc|proxPC [10] & !\mba|Add0~28 )))

	.dataa(\mi|saida [9]),
	.datab(\gpc|proxPC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~28 ),
	.combout(\mba|Add0~30_combout ),
	.cout(\mba|Add0~31 ));
// synopsys translate_off
defparam \mba|Add0~30 .lut_mask = 16'h698E;
defparam \mba|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N20
cycloneive_lcell_comb \mba|Add1~20 (
// Equation(s):
// \mba|Add1~20_combout  = (\gpc|proxPC [10] & (\mba|Add1~19  $ (GND))) # (!\gpc|proxPC [10] & (!\mba|Add1~19  & VCC))
// \mba|Add1~21  = CARRY((\gpc|proxPC [10] & !\mba|Add1~19 ))

	.dataa(\gpc|proxPC [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~19 ),
	.combout(\mba|Add1~20_combout ),
	.cout(\mba|Add1~21 ));
// synopsys translate_off
defparam \mba|Add1~20 .lut_mask = 16'hA50A;
defparam \mba|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N18
cycloneive_lcell_comb \mba|Add0~32 (
// Equation(s):
// \mba|Add0~32_combout  = (\mba|novoPC[17]~0_combout  & ((\mba|Add1~20_combout ))) # (!\mba|novoPC[17]~0_combout  & (\mba|Add0~30_combout ))

	.dataa(\mba|Add0~30_combout ),
	.datab(\mba|Add1~20_combout ),
	.datac(gnd),
	.datad(\mba|novoPC[17]~0_combout ),
	.cin(gnd),
	.combout(\mba|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~32 .lut_mask = 16'hCCAA;
defparam \mba|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y38_N19
dffeas \gpc|proxPC[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[10] .is_wysiwyg = "true";
defparam \gpc|proxPC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N22
cycloneive_lcell_comb \mba|Add1~22 (
// Equation(s):
// \mba|Add1~22_combout  = (\gpc|proxPC [11] & (!\mba|Add1~21 )) # (!\gpc|proxPC [11] & ((\mba|Add1~21 ) # (GND)))
// \mba|Add1~23  = CARRY((!\mba|Add1~21 ) # (!\gpc|proxPC [11]))

	.dataa(gnd),
	.datab(\gpc|proxPC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~21 ),
	.combout(\mba|Add1~22_combout ),
	.cout(\mba|Add1~23 ));
// synopsys translate_off
defparam \mba|Add1~22 .lut_mask = 16'h3C3F;
defparam \mba|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N22
cycloneive_lcell_comb \mba|Add0~33 (
// Equation(s):
// \mba|Add0~33_combout  = (\gpc|proxPC [11] & ((\mi|saida [9] & (\mba|Add0~31  & VCC)) # (!\mi|saida [9] & (!\mba|Add0~31 )))) # (!\gpc|proxPC [11] & ((\mi|saida [9] & (!\mba|Add0~31 )) # (!\mi|saida [9] & ((\mba|Add0~31 ) # (GND)))))
// \mba|Add0~34  = CARRY((\gpc|proxPC [11] & (!\mi|saida [9] & !\mba|Add0~31 )) # (!\gpc|proxPC [11] & ((!\mba|Add0~31 ) # (!\mi|saida [9]))))

	.dataa(\gpc|proxPC [11]),
	.datab(\mi|saida [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~31 ),
	.combout(\mba|Add0~33_combout ),
	.cout(\mba|Add0~34 ));
// synopsys translate_off
defparam \mba|Add0~33 .lut_mask = 16'h9617;
defparam \mba|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N0
cycloneive_lcell_comb \mba|Add0~35 (
// Equation(s):
// \mba|Add0~35_combout  = (\mba|novoPC[17]~0_combout  & (\mba|Add1~22_combout )) # (!\mba|novoPC[17]~0_combout  & ((\mba|Add0~33_combout )))

	.dataa(gnd),
	.datab(\mba|Add1~22_combout ),
	.datac(\mba|Add0~33_combout ),
	.datad(\mba|novoPC[17]~0_combout ),
	.cin(gnd),
	.combout(\mba|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~35 .lut_mask = 16'hCCF0;
defparam \mba|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y38_N1
dffeas \gpc|proxPC[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[11] .is_wysiwyg = "true";
defparam \gpc|proxPC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N24
cycloneive_lcell_comb \mba|Add1~24 (
// Equation(s):
// \mba|Add1~24_combout  = (\gpc|proxPC [12] & (\mba|Add1~23  $ (GND))) # (!\gpc|proxPC [12] & (!\mba|Add1~23  & VCC))
// \mba|Add1~25  = CARRY((\gpc|proxPC [12] & !\mba|Add1~23 ))

	.dataa(gnd),
	.datab(\gpc|proxPC [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~23 ),
	.combout(\mba|Add1~24_combout ),
	.cout(\mba|Add1~25 ));
// synopsys translate_off
defparam \mba|Add1~24 .lut_mask = 16'hC30C;
defparam \mba|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N24
cycloneive_lcell_comb \mba|Add0~36 (
// Equation(s):
// \mba|Add0~36_combout  = ((\mi|saida [9] $ (\gpc|proxPC [12] $ (!\mba|Add0~34 )))) # (GND)
// \mba|Add0~37  = CARRY((\mi|saida [9] & ((\gpc|proxPC [12]) # (!\mba|Add0~34 ))) # (!\mi|saida [9] & (\gpc|proxPC [12] & !\mba|Add0~34 )))

	.dataa(\mi|saida [9]),
	.datab(\gpc|proxPC [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~34 ),
	.combout(\mba|Add0~36_combout ),
	.cout(\mba|Add0~37 ));
// synopsys translate_off
defparam \mba|Add0~36 .lut_mask = 16'h698E;
defparam \mba|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N14
cycloneive_lcell_comb \mba|Add0~38 (
// Equation(s):
// \mba|Add0~38_combout  = (\mba|novoPC[17]~0_combout  & (\mba|Add1~24_combout )) # (!\mba|novoPC[17]~0_combout  & ((\mba|Add0~36_combout )))

	.dataa(gnd),
	.datab(\mba|Add1~24_combout ),
	.datac(\mba|Add0~36_combout ),
	.datad(\mba|novoPC[17]~0_combout ),
	.cin(gnd),
	.combout(\mba|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~38 .lut_mask = 16'hCCF0;
defparam \mba|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y38_N15
dffeas \gpc|proxPC[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[12] .is_wysiwyg = "true";
defparam \gpc|proxPC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N26
cycloneive_lcell_comb \mba|Add1~26 (
// Equation(s):
// \mba|Add1~26_combout  = (\gpc|proxPC [13] & (!\mba|Add1~25 )) # (!\gpc|proxPC [13] & ((\mba|Add1~25 ) # (GND)))
// \mba|Add1~27  = CARRY((!\mba|Add1~25 ) # (!\gpc|proxPC [13]))

	.dataa(gnd),
	.datab(\gpc|proxPC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~25 ),
	.combout(\mba|Add1~26_combout ),
	.cout(\mba|Add1~27 ));
// synopsys translate_off
defparam \mba|Add1~26 .lut_mask = 16'h3C3F;
defparam \mba|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N26
cycloneive_lcell_comb \mba|Add0~39 (
// Equation(s):
// \mba|Add0~39_combout  = (\mi|saida [9] & ((\gpc|proxPC [13] & (\mba|Add0~37  & VCC)) # (!\gpc|proxPC [13] & (!\mba|Add0~37 )))) # (!\mi|saida [9] & ((\gpc|proxPC [13] & (!\mba|Add0~37 )) # (!\gpc|proxPC [13] & ((\mba|Add0~37 ) # (GND)))))
// \mba|Add0~40  = CARRY((\mi|saida [9] & (!\gpc|proxPC [13] & !\mba|Add0~37 )) # (!\mi|saida [9] & ((!\mba|Add0~37 ) # (!\gpc|proxPC [13]))))

	.dataa(\mi|saida [9]),
	.datab(\gpc|proxPC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~37 ),
	.combout(\mba|Add0~39_combout ),
	.cout(\mba|Add0~40 ));
// synopsys translate_off
defparam \mba|Add0~39 .lut_mask = 16'h9617;
defparam \mba|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N6
cycloneive_lcell_comb \mba|Add0~41 (
// Equation(s):
// \mba|Add0~41_combout  = (\mba|novoPC[17]~0_combout  & (\mba|Add1~26_combout )) # (!\mba|novoPC[17]~0_combout  & ((\mba|Add0~39_combout )))

	.dataa(\mba|Add1~26_combout ),
	.datab(\mba|Add0~39_combout ),
	.datac(\mba|novoPC[17]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mba|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~41 .lut_mask = 16'hACAC;
defparam \mba|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N7
dffeas \gpc|proxPC[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[13] .is_wysiwyg = "true";
defparam \gpc|proxPC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N28
cycloneive_lcell_comb \mba|Add1~28 (
// Equation(s):
// \mba|Add1~28_combout  = (\gpc|proxPC [14] & (\mba|Add1~27  $ (GND))) # (!\gpc|proxPC [14] & (!\mba|Add1~27  & VCC))
// \mba|Add1~29  = CARRY((\gpc|proxPC [14] & !\mba|Add1~27 ))

	.dataa(gnd),
	.datab(\gpc|proxPC [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~27 ),
	.combout(\mba|Add1~28_combout ),
	.cout(\mba|Add1~29 ));
// synopsys translate_off
defparam \mba|Add1~28 .lut_mask = 16'hC30C;
defparam \mba|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N28
cycloneive_lcell_comb \mba|Add0~42 (
// Equation(s):
// \mba|Add0~42_combout  = ((\mi|saida [9] $ (\gpc|proxPC [14] $ (!\mba|Add0~40 )))) # (GND)
// \mba|Add0~43  = CARRY((\mi|saida [9] & ((\gpc|proxPC [14]) # (!\mba|Add0~40 ))) # (!\mi|saida [9] & (\gpc|proxPC [14] & !\mba|Add0~40 )))

	.dataa(\mi|saida [9]),
	.datab(\gpc|proxPC [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~40 ),
	.combout(\mba|Add0~42_combout ),
	.cout(\mba|Add0~43 ));
// synopsys translate_off
defparam \mba|Add0~42 .lut_mask = 16'h698E;
defparam \mba|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N24
cycloneive_lcell_comb \mba|Add0~44 (
// Equation(s):
// \mba|Add0~44_combout  = (\mba|novoPC[17]~0_combout  & (\mba|Add1~28_combout )) # (!\mba|novoPC[17]~0_combout  & ((\mba|Add0~42_combout )))

	.dataa(gnd),
	.datab(\mba|Add1~28_combout ),
	.datac(\mba|Add0~42_combout ),
	.datad(\mba|novoPC[17]~0_combout ),
	.cin(gnd),
	.combout(\mba|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~44 .lut_mask = 16'hCCF0;
defparam \mba|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y38_N25
dffeas \gpc|proxPC[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[14] .is_wysiwyg = "true";
defparam \gpc|proxPC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N30
cycloneive_lcell_comb \mba|Add0~45 (
// Equation(s):
// \mba|Add0~45_combout  = (\gpc|proxPC [15] & ((\mi|saida [9] & (\mba|Add0~43  & VCC)) # (!\mi|saida [9] & (!\mba|Add0~43 )))) # (!\gpc|proxPC [15] & ((\mi|saida [9] & (!\mba|Add0~43 )) # (!\mi|saida [9] & ((\mba|Add0~43 ) # (GND)))))
// \mba|Add0~46  = CARRY((\gpc|proxPC [15] & (!\mi|saida [9] & !\mba|Add0~43 )) # (!\gpc|proxPC [15] & ((!\mba|Add0~43 ) # (!\mi|saida [9]))))

	.dataa(\gpc|proxPC [15]),
	.datab(\mi|saida [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~43 ),
	.combout(\mba|Add0~45_combout ),
	.cout(\mba|Add0~46 ));
// synopsys translate_off
defparam \mba|Add0~45 .lut_mask = 16'h9617;
defparam \mba|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N30
cycloneive_lcell_comb \mba|Add1~30 (
// Equation(s):
// \mba|Add1~30_combout  = (\gpc|proxPC [15] & (!\mba|Add1~29 )) # (!\gpc|proxPC [15] & ((\mba|Add1~29 ) # (GND)))
// \mba|Add1~31  = CARRY((!\mba|Add1~29 ) # (!\gpc|proxPC [15]))

	.dataa(\gpc|proxPC [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~29 ),
	.combout(\mba|Add1~30_combout ),
	.cout(\mba|Add1~31 ));
// synopsys translate_off
defparam \mba|Add1~30 .lut_mask = 16'h5A5F;
defparam \mba|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N22
cycloneive_lcell_comb \mba|Add0~47 (
// Equation(s):
// \mba|Add0~47_combout  = (\mba|novoPC[17]~0_combout  & ((\mba|Add1~30_combout ))) # (!\mba|novoPC[17]~0_combout  & (\mba|Add0~45_combout ))

	.dataa(\mba|Add0~45_combout ),
	.datab(\mba|Add1~30_combout ),
	.datac(gnd),
	.datad(\mba|novoPC[17]~0_combout ),
	.cin(gnd),
	.combout(\mba|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~47 .lut_mask = 16'hCCAA;
defparam \mba|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y38_N23
dffeas \gpc|proxPC[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[15] .is_wysiwyg = "true";
defparam \gpc|proxPC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N0
cycloneive_lcell_comb \mba|Add0~48 (
// Equation(s):
// \mba|Add0~48_combout  = ((\mi|saida [9] $ (\gpc|proxPC [16] $ (!\mba|Add0~46 )))) # (GND)
// \mba|Add0~49  = CARRY((\mi|saida [9] & ((\gpc|proxPC [16]) # (!\mba|Add0~46 ))) # (!\mi|saida [9] & (\gpc|proxPC [16] & !\mba|Add0~46 )))

	.dataa(\mi|saida [9]),
	.datab(\gpc|proxPC [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~46 ),
	.combout(\mba|Add0~48_combout ),
	.cout(\mba|Add0~49 ));
// synopsys translate_off
defparam \mba|Add0~48 .lut_mask = 16'h698E;
defparam \mba|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N0
cycloneive_lcell_comb \mba|Add1~32 (
// Equation(s):
// \mba|Add1~32_combout  = (\gpc|proxPC [16] & (\mba|Add1~31  $ (GND))) # (!\gpc|proxPC [16] & (!\mba|Add1~31  & VCC))
// \mba|Add1~33  = CARRY((\gpc|proxPC [16] & !\mba|Add1~31 ))

	.dataa(gnd),
	.datab(\gpc|proxPC [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~31 ),
	.combout(\mba|Add1~32_combout ),
	.cout(\mba|Add1~33 ));
// synopsys translate_off
defparam \mba|Add1~32 .lut_mask = 16'hC30C;
defparam \mba|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N0
cycloneive_lcell_comb \mba|Add0~50 (
// Equation(s):
// \mba|Add0~50_combout  = (\mba|novoPC[17]~0_combout  & ((\mba|Add1~32_combout ))) # (!\mba|novoPC[17]~0_combout  & (\mba|Add0~48_combout ))

	.dataa(\mba|Add0~48_combout ),
	.datab(gnd),
	.datac(\mba|novoPC[17]~0_combout ),
	.datad(\mba|Add1~32_combout ),
	.cin(gnd),
	.combout(\mba|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~50 .lut_mask = 16'hFA0A;
defparam \mba|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N1
dffeas \gpc|proxPC[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[16] .is_wysiwyg = "true";
defparam \gpc|proxPC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N2
cycloneive_lcell_comb \mba|Add1~34 (
// Equation(s):
// \mba|Add1~34_combout  = (\gpc|proxPC [17] & (!\mba|Add1~33 )) # (!\gpc|proxPC [17] & ((\mba|Add1~33 ) # (GND)))
// \mba|Add1~35  = CARRY((!\mba|Add1~33 ) # (!\gpc|proxPC [17]))

	.dataa(gnd),
	.datab(\gpc|proxPC [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~33 ),
	.combout(\mba|Add1~34_combout ),
	.cout(\mba|Add1~35 ));
// synopsys translate_off
defparam \mba|Add1~34 .lut_mask = 16'h3C3F;
defparam \mba|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N2
cycloneive_lcell_comb \mba|Add0~51 (
// Equation(s):
// \mba|Add0~51_combout  = (\gpc|proxPC [17] & ((\mi|saida [9] & (\mba|Add0~49  & VCC)) # (!\mi|saida [9] & (!\mba|Add0~49 )))) # (!\gpc|proxPC [17] & ((\mi|saida [9] & (!\mba|Add0~49 )) # (!\mi|saida [9] & ((\mba|Add0~49 ) # (GND)))))
// \mba|Add0~52  = CARRY((\gpc|proxPC [17] & (!\mi|saida [9] & !\mba|Add0~49 )) # (!\gpc|proxPC [17] & ((!\mba|Add0~49 ) # (!\mi|saida [9]))))

	.dataa(\gpc|proxPC [17]),
	.datab(\mi|saida [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~49 ),
	.combout(\mba|Add0~51_combout ),
	.cout(\mba|Add0~52 ));
// synopsys translate_off
defparam \mba|Add0~51 .lut_mask = 16'h9617;
defparam \mba|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N10
cycloneive_lcell_comb \mba|Add0~53 (
// Equation(s):
// \mba|Add0~53_combout  = (\mba|novoPC[17]~0_combout  & (\mba|Add1~34_combout )) # (!\mba|novoPC[17]~0_combout  & ((\mba|Add0~51_combout )))

	.dataa(gnd),
	.datab(\mba|Add1~34_combout ),
	.datac(\mba|novoPC[17]~0_combout ),
	.datad(\mba|Add0~51_combout ),
	.cin(gnd),
	.combout(\mba|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~53 .lut_mask = 16'hCFC0;
defparam \mba|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N11
dffeas \gpc|proxPC[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[17] .is_wysiwyg = "true";
defparam \gpc|proxPC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N4
cycloneive_lcell_comb \mba|Add1~36 (
// Equation(s):
// \mba|Add1~36_combout  = (\gpc|proxPC [18] & (\mba|Add1~35  $ (GND))) # (!\gpc|proxPC [18] & (!\mba|Add1~35  & VCC))
// \mba|Add1~37  = CARRY((\gpc|proxPC [18] & !\mba|Add1~35 ))

	.dataa(gnd),
	.datab(\gpc|proxPC [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~35 ),
	.combout(\mba|Add1~36_combout ),
	.cout(\mba|Add1~37 ));
// synopsys translate_off
defparam \mba|Add1~36 .lut_mask = 16'hC30C;
defparam \mba|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N4
cycloneive_lcell_comb \mba|Add0~54 (
// Equation(s):
// \mba|Add0~54_combout  = ((\mi|saida [9] $ (\gpc|proxPC [18] $ (!\mba|Add0~52 )))) # (GND)
// \mba|Add0~55  = CARRY((\mi|saida [9] & ((\gpc|proxPC [18]) # (!\mba|Add0~52 ))) # (!\mi|saida [9] & (\gpc|proxPC [18] & !\mba|Add0~52 )))

	.dataa(\mi|saida [9]),
	.datab(\gpc|proxPC [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~52 ),
	.combout(\mba|Add0~54_combout ),
	.cout(\mba|Add0~55 ));
// synopsys translate_off
defparam \mba|Add0~54 .lut_mask = 16'h698E;
defparam \mba|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N28
cycloneive_lcell_comb \mba|Add0~56 (
// Equation(s):
// \mba|Add0~56_combout  = (\mba|novoPC[17]~0_combout  & (\mba|Add1~36_combout )) # (!\mba|novoPC[17]~0_combout  & ((\mba|Add0~54_combout )))

	.dataa(\mba|Add1~36_combout ),
	.datab(gnd),
	.datac(\mba|Add0~54_combout ),
	.datad(\mba|novoPC[17]~0_combout ),
	.cin(gnd),
	.combout(\mba|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~56 .lut_mask = 16'hAAF0;
defparam \mba|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y38_N29
dffeas \gpc|proxPC[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[18] .is_wysiwyg = "true";
defparam \gpc|proxPC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N6
cycloneive_lcell_comb \mba|Add1~38 (
// Equation(s):
// \mba|Add1~38_combout  = (\gpc|proxPC [19] & (!\mba|Add1~37 )) # (!\gpc|proxPC [19] & ((\mba|Add1~37 ) # (GND)))
// \mba|Add1~39  = CARRY((!\mba|Add1~37 ) # (!\gpc|proxPC [19]))

	.dataa(gnd),
	.datab(\gpc|proxPC [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~37 ),
	.combout(\mba|Add1~38_combout ),
	.cout(\mba|Add1~39 ));
// synopsys translate_off
defparam \mba|Add1~38 .lut_mask = 16'h3C3F;
defparam \mba|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N6
cycloneive_lcell_comb \mba|Add0~57 (
// Equation(s):
// \mba|Add0~57_combout  = (\mi|saida [9] & ((\gpc|proxPC [19] & (\mba|Add0~55  & VCC)) # (!\gpc|proxPC [19] & (!\mba|Add0~55 )))) # (!\mi|saida [9] & ((\gpc|proxPC [19] & (!\mba|Add0~55 )) # (!\gpc|proxPC [19] & ((\mba|Add0~55 ) # (GND)))))
// \mba|Add0~58  = CARRY((\mi|saida [9] & (!\gpc|proxPC [19] & !\mba|Add0~55 )) # (!\mi|saida [9] & ((!\mba|Add0~55 ) # (!\gpc|proxPC [19]))))

	.dataa(\mi|saida [9]),
	.datab(\gpc|proxPC [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~55 ),
	.combout(\mba|Add0~57_combout ),
	.cout(\mba|Add0~58 ));
// synopsys translate_off
defparam \mba|Add0~57 .lut_mask = 16'h9617;
defparam \mba|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N16
cycloneive_lcell_comb \mba|Add0~59 (
// Equation(s):
// \mba|Add0~59_combout  = (\mba|novoPC[17]~0_combout  & (\mba|Add1~38_combout )) # (!\mba|novoPC[17]~0_combout  & ((\mba|Add0~57_combout )))

	.dataa(\mba|Add1~38_combout ),
	.datab(\mba|Add0~57_combout ),
	.datac(\mba|novoPC[17]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mba|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~59 .lut_mask = 16'hACAC;
defparam \mba|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N17
dffeas \gpc|proxPC[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[19] .is_wysiwyg = "true";
defparam \gpc|proxPC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N8
cycloneive_lcell_comb \mba|Add0~60 (
// Equation(s):
// \mba|Add0~60_combout  = ((\mi|saida [9] $ (\gpc|proxPC [20] $ (!\mba|Add0~58 )))) # (GND)
// \mba|Add0~61  = CARRY((\mi|saida [9] & ((\gpc|proxPC [20]) # (!\mba|Add0~58 ))) # (!\mi|saida [9] & (\gpc|proxPC [20] & !\mba|Add0~58 )))

	.dataa(\mi|saida [9]),
	.datab(\gpc|proxPC [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~58 ),
	.combout(\mba|Add0~60_combout ),
	.cout(\mba|Add0~61 ));
// synopsys translate_off
defparam \mba|Add0~60 .lut_mask = 16'h698E;
defparam \mba|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N8
cycloneive_lcell_comb \mba|Add1~40 (
// Equation(s):
// \mba|Add1~40_combout  = (\gpc|proxPC [20] & (\mba|Add1~39  $ (GND))) # (!\gpc|proxPC [20] & (!\mba|Add1~39  & VCC))
// \mba|Add1~41  = CARRY((\gpc|proxPC [20] & !\mba|Add1~39 ))

	.dataa(\gpc|proxPC [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~39 ),
	.combout(\mba|Add1~40_combout ),
	.cout(\mba|Add1~41 ));
// synopsys translate_off
defparam \mba|Add1~40 .lut_mask = 16'hA50A;
defparam \mba|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N30
cycloneive_lcell_comb \mba|Add0~62 (
// Equation(s):
// \mba|Add0~62_combout  = (\mba|novoPC[17]~0_combout  & ((\mba|Add1~40_combout ))) # (!\mba|novoPC[17]~0_combout  & (\mba|Add0~60_combout ))

	.dataa(\mba|Add0~60_combout ),
	.datab(\mba|Add1~40_combout ),
	.datac(\mba|novoPC[17]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mba|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~62 .lut_mask = 16'hCACA;
defparam \mba|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N31
dffeas \gpc|proxPC[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[20] .is_wysiwyg = "true";
defparam \gpc|proxPC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N10
cycloneive_lcell_comb \mba|Add1~42 (
// Equation(s):
// \mba|Add1~42_combout  = (\gpc|proxPC [21] & (!\mba|Add1~41 )) # (!\gpc|proxPC [21] & ((\mba|Add1~41 ) # (GND)))
// \mba|Add1~43  = CARRY((!\mba|Add1~41 ) # (!\gpc|proxPC [21]))

	.dataa(\gpc|proxPC [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~41 ),
	.combout(\mba|Add1~42_combout ),
	.cout(\mba|Add1~43 ));
// synopsys translate_off
defparam \mba|Add1~42 .lut_mask = 16'h5A5F;
defparam \mba|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N10
cycloneive_lcell_comb \mba|Add0~63 (
// Equation(s):
// \mba|Add0~63_combout  = (\mi|saida [9] & ((\gpc|proxPC [21] & (\mba|Add0~61  & VCC)) # (!\gpc|proxPC [21] & (!\mba|Add0~61 )))) # (!\mi|saida [9] & ((\gpc|proxPC [21] & (!\mba|Add0~61 )) # (!\gpc|proxPC [21] & ((\mba|Add0~61 ) # (GND)))))
// \mba|Add0~64  = CARRY((\mi|saida [9] & (!\gpc|proxPC [21] & !\mba|Add0~61 )) # (!\mi|saida [9] & ((!\mba|Add0~61 ) # (!\gpc|proxPC [21]))))

	.dataa(\mi|saida [9]),
	.datab(\gpc|proxPC [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~61 ),
	.combout(\mba|Add0~63_combout ),
	.cout(\mba|Add0~64 ));
// synopsys translate_off
defparam \mba|Add0~63 .lut_mask = 16'h9617;
defparam \mba|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N24
cycloneive_lcell_comb \mba|Add0~65 (
// Equation(s):
// \mba|Add0~65_combout  = (\mba|novoPC[17]~0_combout  & (\mba|Add1~42_combout )) # (!\mba|novoPC[17]~0_combout  & ((\mba|Add0~63_combout )))

	.dataa(gnd),
	.datab(\mba|Add1~42_combout ),
	.datac(\mba|novoPC[17]~0_combout ),
	.datad(\mba|Add0~63_combout ),
	.cin(gnd),
	.combout(\mba|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~65 .lut_mask = 16'hCFC0;
defparam \mba|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N25
dffeas \gpc|proxPC[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[21] .is_wysiwyg = "true";
defparam \gpc|proxPC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N12
cycloneive_lcell_comb \mba|Add1~44 (
// Equation(s):
// \mba|Add1~44_combout  = (\gpc|proxPC [22] & (\mba|Add1~43  $ (GND))) # (!\gpc|proxPC [22] & (!\mba|Add1~43  & VCC))
// \mba|Add1~45  = CARRY((\gpc|proxPC [22] & !\mba|Add1~43 ))

	.dataa(gnd),
	.datab(\gpc|proxPC [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~43 ),
	.combout(\mba|Add1~44_combout ),
	.cout(\mba|Add1~45 ));
// synopsys translate_off
defparam \mba|Add1~44 .lut_mask = 16'hC30C;
defparam \mba|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N12
cycloneive_lcell_comb \mba|Add0~66 (
// Equation(s):
// \mba|Add0~66_combout  = ((\mi|saida [9] $ (\gpc|proxPC [22] $ (!\mba|Add0~64 )))) # (GND)
// \mba|Add0~67  = CARRY((\mi|saida [9] & ((\gpc|proxPC [22]) # (!\mba|Add0~64 ))) # (!\mi|saida [9] & (\gpc|proxPC [22] & !\mba|Add0~64 )))

	.dataa(\mi|saida [9]),
	.datab(\gpc|proxPC [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~64 ),
	.combout(\mba|Add0~66_combout ),
	.cout(\mba|Add0~67 ));
// synopsys translate_off
defparam \mba|Add0~66 .lut_mask = 16'h698E;
defparam \mba|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N30
cycloneive_lcell_comb \mba|Add0~68 (
// Equation(s):
// \mba|Add0~68_combout  = (\mba|novoPC[17]~0_combout  & (\mba|Add1~44_combout )) # (!\mba|novoPC[17]~0_combout  & ((\mba|Add0~66_combout )))

	.dataa(\mba|Add1~44_combout ),
	.datab(gnd),
	.datac(\mba|Add0~66_combout ),
	.datad(\mba|novoPC[17]~0_combout ),
	.cin(gnd),
	.combout(\mba|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~68 .lut_mask = 16'hAAF0;
defparam \mba|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y38_N31
dffeas \gpc|proxPC[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[22] .is_wysiwyg = "true";
defparam \gpc|proxPC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N14
cycloneive_lcell_comb \mba|Add1~46 (
// Equation(s):
// \mba|Add1~46_combout  = (\gpc|proxPC [23] & (!\mba|Add1~45 )) # (!\gpc|proxPC [23] & ((\mba|Add1~45 ) # (GND)))
// \mba|Add1~47  = CARRY((!\mba|Add1~45 ) # (!\gpc|proxPC [23]))

	.dataa(gnd),
	.datab(\gpc|proxPC [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~45 ),
	.combout(\mba|Add1~46_combout ),
	.cout(\mba|Add1~47 ));
// synopsys translate_off
defparam \mba|Add1~46 .lut_mask = 16'h3C3F;
defparam \mba|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N14
cycloneive_lcell_comb \mba|Add0~69 (
// Equation(s):
// \mba|Add0~69_combout  = (\mi|saida [9] & ((\gpc|proxPC [23] & (\mba|Add0~67  & VCC)) # (!\gpc|proxPC [23] & (!\mba|Add0~67 )))) # (!\mi|saida [9] & ((\gpc|proxPC [23] & (!\mba|Add0~67 )) # (!\gpc|proxPC [23] & ((\mba|Add0~67 ) # (GND)))))
// \mba|Add0~70  = CARRY((\mi|saida [9] & (!\gpc|proxPC [23] & !\mba|Add0~67 )) # (!\mi|saida [9] & ((!\mba|Add0~67 ) # (!\gpc|proxPC [23]))))

	.dataa(\mi|saida [9]),
	.datab(\gpc|proxPC [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~67 ),
	.combout(\mba|Add0~69_combout ),
	.cout(\mba|Add0~70 ));
// synopsys translate_off
defparam \mba|Add0~69 .lut_mask = 16'h9617;
defparam \mba|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N14
cycloneive_lcell_comb \mba|Add0~71 (
// Equation(s):
// \mba|Add0~71_combout  = (\mba|novoPC[17]~0_combout  & (\mba|Add1~46_combout )) # (!\mba|novoPC[17]~0_combout  & ((\mba|Add0~69_combout )))

	.dataa(\mba|Add1~46_combout ),
	.datab(\mba|Add0~69_combout ),
	.datac(\mba|novoPC[17]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mba|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~71 .lut_mask = 16'hACAC;
defparam \mba|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N15
dffeas \gpc|proxPC[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[23] .is_wysiwyg = "true";
defparam \gpc|proxPC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N16
cycloneive_lcell_comb \mba|Add1~48 (
// Equation(s):
// \mba|Add1~48_combout  = (\gpc|proxPC [24] & (\mba|Add1~47  $ (GND))) # (!\gpc|proxPC [24] & (!\mba|Add1~47  & VCC))
// \mba|Add1~49  = CARRY((\gpc|proxPC [24] & !\mba|Add1~47 ))

	.dataa(\gpc|proxPC [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~47 ),
	.combout(\mba|Add1~48_combout ),
	.cout(\mba|Add1~49 ));
// synopsys translate_off
defparam \mba|Add1~48 .lut_mask = 16'hA50A;
defparam \mba|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N16
cycloneive_lcell_comb \mba|Add0~72 (
// Equation(s):
// \mba|Add0~72_combout  = ((\gpc|proxPC [24] $ (\mi|saida [9] $ (!\mba|Add0~70 )))) # (GND)
// \mba|Add0~73  = CARRY((\gpc|proxPC [24] & ((\mi|saida [9]) # (!\mba|Add0~70 ))) # (!\gpc|proxPC [24] & (\mi|saida [9] & !\mba|Add0~70 )))

	.dataa(\gpc|proxPC [24]),
	.datab(\mi|saida [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~70 ),
	.combout(\mba|Add0~72_combout ),
	.cout(\mba|Add0~73 ));
// synopsys translate_off
defparam \mba|Add0~72 .lut_mask = 16'h698E;
defparam \mba|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N28
cycloneive_lcell_comb \mba|Add0~74 (
// Equation(s):
// \mba|Add0~74_combout  = (\mba|novoPC[17]~0_combout  & (\mba|Add1~48_combout )) # (!\mba|novoPC[17]~0_combout  & ((\mba|Add0~72_combout )))

	.dataa(\mba|Add1~48_combout ),
	.datab(\mba|Add0~72_combout ),
	.datac(\mba|novoPC[17]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mba|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~74 .lut_mask = 16'hACAC;
defparam \mba|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N29
dffeas \gpc|proxPC[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[24] .is_wysiwyg = "true";
defparam \gpc|proxPC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N18
cycloneive_lcell_comb \mba|Add0~75 (
// Equation(s):
// \mba|Add0~75_combout  = (\gpc|proxPC [25] & ((\mi|saida [9] & (\mba|Add0~73  & VCC)) # (!\mi|saida [9] & (!\mba|Add0~73 )))) # (!\gpc|proxPC [25] & ((\mi|saida [9] & (!\mba|Add0~73 )) # (!\mi|saida [9] & ((\mba|Add0~73 ) # (GND)))))
// \mba|Add0~76  = CARRY((\gpc|proxPC [25] & (!\mi|saida [9] & !\mba|Add0~73 )) # (!\gpc|proxPC [25] & ((!\mba|Add0~73 ) # (!\mi|saida [9]))))

	.dataa(\gpc|proxPC [25]),
	.datab(\mi|saida [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~73 ),
	.combout(\mba|Add0~75_combout ),
	.cout(\mba|Add0~76 ));
// synopsys translate_off
defparam \mba|Add0~75 .lut_mask = 16'h9617;
defparam \mba|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N18
cycloneive_lcell_comb \mba|Add1~50 (
// Equation(s):
// \mba|Add1~50_combout  = (\gpc|proxPC [25] & (!\mba|Add1~49 )) # (!\gpc|proxPC [25] & ((\mba|Add1~49 ) # (GND)))
// \mba|Add1~51  = CARRY((!\mba|Add1~49 ) # (!\gpc|proxPC [25]))

	.dataa(gnd),
	.datab(\gpc|proxPC [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~49 ),
	.combout(\mba|Add1~50_combout ),
	.cout(\mba|Add1~51 ));
// synopsys translate_off
defparam \mba|Add1~50 .lut_mask = 16'h3C3F;
defparam \mba|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N18
cycloneive_lcell_comb \mba|Add0~77 (
// Equation(s):
// \mba|Add0~77_combout  = (\mba|novoPC[17]~0_combout  & ((\mba|Add1~50_combout ))) # (!\mba|novoPC[17]~0_combout  & (\mba|Add0~75_combout ))

	.dataa(\mba|Add0~75_combout ),
	.datab(\mba|Add1~50_combout ),
	.datac(\mba|novoPC[17]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mba|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~77 .lut_mask = 16'hCACA;
defparam \mba|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N19
dffeas \gpc|proxPC[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[25] .is_wysiwyg = "true";
defparam \gpc|proxPC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N20
cycloneive_lcell_comb \mba|Add1~52 (
// Equation(s):
// \mba|Add1~52_combout  = (\gpc|proxPC [26] & (\mba|Add1~51  $ (GND))) # (!\gpc|proxPC [26] & (!\mba|Add1~51  & VCC))
// \mba|Add1~53  = CARRY((\gpc|proxPC [26] & !\mba|Add1~51 ))

	.dataa(\gpc|proxPC [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~51 ),
	.combout(\mba|Add1~52_combout ),
	.cout(\mba|Add1~53 ));
// synopsys translate_off
defparam \mba|Add1~52 .lut_mask = 16'hA50A;
defparam \mba|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N20
cycloneive_lcell_comb \mba|Add0~78 (
// Equation(s):
// \mba|Add0~78_combout  = ((\gpc|proxPC [26] $ (\mi|saida [9] $ (!\mba|Add0~76 )))) # (GND)
// \mba|Add0~79  = CARRY((\gpc|proxPC [26] & ((\mi|saida [9]) # (!\mba|Add0~76 ))) # (!\gpc|proxPC [26] & (\mi|saida [9] & !\mba|Add0~76 )))

	.dataa(\gpc|proxPC [26]),
	.datab(\mi|saida [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~76 ),
	.combout(\mba|Add0~78_combout ),
	.cout(\mba|Add0~79 ));
// synopsys translate_off
defparam \mba|Add0~78 .lut_mask = 16'h698E;
defparam \mba|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N16
cycloneive_lcell_comb \mba|Add0~80 (
// Equation(s):
// \mba|Add0~80_combout  = (\mba|novoPC[17]~0_combout  & (\mba|Add1~52_combout )) # (!\mba|novoPC[17]~0_combout  & ((\mba|Add0~78_combout )))

	.dataa(\mba|Add1~52_combout ),
	.datab(gnd),
	.datac(\mba|Add0~78_combout ),
	.datad(\mba|novoPC[17]~0_combout ),
	.cin(gnd),
	.combout(\mba|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~80 .lut_mask = 16'hAAF0;
defparam \mba|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y38_N17
dffeas \gpc|proxPC[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[26] .is_wysiwyg = "true";
defparam \gpc|proxPC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N22
cycloneive_lcell_comb \mba|Add1~54 (
// Equation(s):
// \mba|Add1~54_combout  = (\gpc|proxPC [27] & (!\mba|Add1~53 )) # (!\gpc|proxPC [27] & ((\mba|Add1~53 ) # (GND)))
// \mba|Add1~55  = CARRY((!\mba|Add1~53 ) # (!\gpc|proxPC [27]))

	.dataa(\gpc|proxPC [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~53 ),
	.combout(\mba|Add1~54_combout ),
	.cout(\mba|Add1~55 ));
// synopsys translate_off
defparam \mba|Add1~54 .lut_mask = 16'h5A5F;
defparam \mba|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N22
cycloneive_lcell_comb \mba|Add0~81 (
// Equation(s):
// \mba|Add0~81_combout  = (\gpc|proxPC [27] & ((\mi|saida [9] & (\mba|Add0~79  & VCC)) # (!\mi|saida [9] & (!\mba|Add0~79 )))) # (!\gpc|proxPC [27] & ((\mi|saida [9] & (!\mba|Add0~79 )) # (!\mi|saida [9] & ((\mba|Add0~79 ) # (GND)))))
// \mba|Add0~82  = CARRY((\gpc|proxPC [27] & (!\mi|saida [9] & !\mba|Add0~79 )) # (!\gpc|proxPC [27] & ((!\mba|Add0~79 ) # (!\mi|saida [9]))))

	.dataa(\gpc|proxPC [27]),
	.datab(\mi|saida [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~79 ),
	.combout(\mba|Add0~81_combout ),
	.cout(\mba|Add0~82 ));
// synopsys translate_off
defparam \mba|Add0~81 .lut_mask = 16'h9617;
defparam \mba|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N26
cycloneive_lcell_comb \mba|Add0~83 (
// Equation(s):
// \mba|Add0~83_combout  = (\mba|novoPC[17]~0_combout  & (\mba|Add1~54_combout )) # (!\mba|novoPC[17]~0_combout  & ((\mba|Add0~81_combout )))

	.dataa(gnd),
	.datab(\mba|Add1~54_combout ),
	.datac(\mba|Add0~81_combout ),
	.datad(\mba|novoPC[17]~0_combout ),
	.cin(gnd),
	.combout(\mba|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~83 .lut_mask = 16'hCCF0;
defparam \mba|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y38_N27
dffeas \gpc|proxPC[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[27] .is_wysiwyg = "true";
defparam \gpc|proxPC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N24
cycloneive_lcell_comb \mba|Add1~56 (
// Equation(s):
// \mba|Add1~56_combout  = (\gpc|proxPC [28] & (\mba|Add1~55  $ (GND))) # (!\gpc|proxPC [28] & (!\mba|Add1~55  & VCC))
// \mba|Add1~57  = CARRY((\gpc|proxPC [28] & !\mba|Add1~55 ))

	.dataa(gnd),
	.datab(\gpc|proxPC [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~55 ),
	.combout(\mba|Add1~56_combout ),
	.cout(\mba|Add1~57 ));
// synopsys translate_off
defparam \mba|Add1~56 .lut_mask = 16'hC30C;
defparam \mba|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N24
cycloneive_lcell_comb \mba|Add0~84 (
// Equation(s):
// \mba|Add0~84_combout  = ((\mi|saida [9] $ (\gpc|proxPC [28] $ (!\mba|Add0~82 )))) # (GND)
// \mba|Add0~85  = CARRY((\mi|saida [9] & ((\gpc|proxPC [28]) # (!\mba|Add0~82 ))) # (!\mi|saida [9] & (\gpc|proxPC [28] & !\mba|Add0~82 )))

	.dataa(\mi|saida [9]),
	.datab(\gpc|proxPC [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~82 ),
	.combout(\mba|Add0~84_combout ),
	.cout(\mba|Add0~85 ));
// synopsys translate_off
defparam \mba|Add0~84 .lut_mask = 16'h698E;
defparam \mba|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N12
cycloneive_lcell_comb \mba|Add0~86 (
// Equation(s):
// \mba|Add0~86_combout  = (\mba|novoPC[17]~0_combout  & (\mba|Add1~56_combout )) # (!\mba|novoPC[17]~0_combout  & ((\mba|Add0~84_combout )))

	.dataa(\mba|Add1~56_combout ),
	.datab(gnd),
	.datac(\mba|Add0~84_combout ),
	.datad(\mba|novoPC[17]~0_combout ),
	.cin(gnd),
	.combout(\mba|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~86 .lut_mask = 16'hAAF0;
defparam \mba|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y38_N13
dffeas \gpc|proxPC[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[28] .is_wysiwyg = "true";
defparam \gpc|proxPC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N26
cycloneive_lcell_comb \mba|Add1~58 (
// Equation(s):
// \mba|Add1~58_combout  = (\gpc|proxPC [29] & (!\mba|Add1~57 )) # (!\gpc|proxPC [29] & ((\mba|Add1~57 ) # (GND)))
// \mba|Add1~59  = CARRY((!\mba|Add1~57 ) # (!\gpc|proxPC [29]))

	.dataa(\gpc|proxPC [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~57 ),
	.combout(\mba|Add1~58_combout ),
	.cout(\mba|Add1~59 ));
// synopsys translate_off
defparam \mba|Add1~58 .lut_mask = 16'h5A5F;
defparam \mba|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N26
cycloneive_lcell_comb \mba|Add0~87 (
// Equation(s):
// \mba|Add0~87_combout  = (\gpc|proxPC [29] & ((\mi|saida [9] & (\mba|Add0~85  & VCC)) # (!\mi|saida [9] & (!\mba|Add0~85 )))) # (!\gpc|proxPC [29] & ((\mi|saida [9] & (!\mba|Add0~85 )) # (!\mi|saida [9] & ((\mba|Add0~85 ) # (GND)))))
// \mba|Add0~88  = CARRY((\gpc|proxPC [29] & (!\mi|saida [9] & !\mba|Add0~85 )) # (!\gpc|proxPC [29] & ((!\mba|Add0~85 ) # (!\mi|saida [9]))))

	.dataa(\gpc|proxPC [29]),
	.datab(\mi|saida [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~85 ),
	.combout(\mba|Add0~87_combout ),
	.cout(\mba|Add0~88 ));
// synopsys translate_off
defparam \mba|Add0~87 .lut_mask = 16'h9617;
defparam \mba|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N10
cycloneive_lcell_comb \mba|Add0~89 (
// Equation(s):
// \mba|Add0~89_combout  = (\mba|novoPC[17]~0_combout  & (\mba|Add1~58_combout )) # (!\mba|novoPC[17]~0_combout  & ((\mba|Add0~87_combout )))

	.dataa(\mba|Add1~58_combout ),
	.datab(gnd),
	.datac(\mba|Add0~87_combout ),
	.datad(\mba|novoPC[17]~0_combout ),
	.cin(gnd),
	.combout(\mba|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~89 .lut_mask = 16'hAAF0;
defparam \mba|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y38_N11
dffeas \gpc|proxPC[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[29] .is_wysiwyg = "true";
defparam \gpc|proxPC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N28
cycloneive_lcell_comb \mba|Add1~60 (
// Equation(s):
// \mba|Add1~60_combout  = (\gpc|proxPC [30] & (\mba|Add1~59  $ (GND))) # (!\gpc|proxPC [30] & (!\mba|Add1~59  & VCC))
// \mba|Add1~61  = CARRY((\gpc|proxPC [30] & !\mba|Add1~59 ))

	.dataa(gnd),
	.datab(\gpc|proxPC [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add1~59 ),
	.combout(\mba|Add1~60_combout ),
	.cout(\mba|Add1~61 ));
// synopsys translate_off
defparam \mba|Add1~60 .lut_mask = 16'hC30C;
defparam \mba|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N28
cycloneive_lcell_comb \mba|Add0~90 (
// Equation(s):
// \mba|Add0~90_combout  = ((\gpc|proxPC [30] $ (\mi|saida [9] $ (!\mba|Add0~88 )))) # (GND)
// \mba|Add0~91  = CARRY((\gpc|proxPC [30] & ((\mi|saida [9]) # (!\mba|Add0~88 ))) # (!\gpc|proxPC [30] & (\mi|saida [9] & !\mba|Add0~88 )))

	.dataa(\gpc|proxPC [30]),
	.datab(\mi|saida [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mba|Add0~88 ),
	.combout(\mba|Add0~90_combout ),
	.cout(\mba|Add0~91 ));
// synopsys translate_off
defparam \mba|Add0~90 .lut_mask = 16'h698E;
defparam \mba|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N8
cycloneive_lcell_comb \mba|Add0~92 (
// Equation(s):
// \mba|Add0~92_combout  = (\mba|novoPC[17]~0_combout  & (\mba|Add1~60_combout )) # (!\mba|novoPC[17]~0_combout  & ((\mba|Add0~90_combout )))

	.dataa(\mba|Add1~60_combout ),
	.datab(\mba|Add0~90_combout ),
	.datac(\mba|novoPC[17]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mba|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~92 .lut_mask = 16'hACAC;
defparam \mba|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N9
dffeas \gpc|proxPC[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[30] .is_wysiwyg = "true";
defparam \gpc|proxPC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N30
cycloneive_lcell_comb \mba|Add0~93 (
// Equation(s):
// \mba|Add0~93_combout  = \mi|saida [9] $ (\mba|Add0~91  $ (\gpc|proxPC [31]))

	.dataa(\mi|saida [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\gpc|proxPC [31]),
	.cin(\mba|Add0~91 ),
	.combout(\mba|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~93 .lut_mask = 16'hA55A;
defparam \mba|Add0~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N30
cycloneive_lcell_comb \mba|Add1~62 (
// Equation(s):
// \mba|Add1~62_combout  = \gpc|proxPC [31] $ (\mba|Add1~61 )

	.dataa(gnd),
	.datab(\gpc|proxPC [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\mba|Add1~61 ),
	.combout(\mba|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add1~62 .lut_mask = 16'h3C3C;
defparam \mba|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N22
cycloneive_lcell_comb \mba|Add0~95 (
// Equation(s):
// \mba|Add0~95_combout  = (\mba|novoPC[17]~0_combout  & ((\mba|Add1~62_combout ))) # (!\mba|novoPC[17]~0_combout  & (\mba|Add0~93_combout ))

	.dataa(\mba|Add0~93_combout ),
	.datab(\mba|Add1~62_combout ),
	.datac(\mba|novoPC[17]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mba|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \mba|Add0~95 .lut_mask = 16'hCACA;
defparam \mba|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N23
dffeas \gpc|proxPC[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mba|Add0~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpc|proxPC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \gpc|proxPC[31] .is_wysiwyg = "true";
defparam \gpc|proxPC[31] .power_up = "low";
// synopsys translate_on

assign ALUOp[0] = \ALUOp[0]~output_o ;

assign ALUOp[1] = \ALUOp[1]~output_o ;

assign ALUOp[2] = \ALUOp[2]~output_o ;

assign ALUOp[3] = \ALUOp[3]~output_o ;

assign ALUSrc = \ALUSrc~output_o ;

assign n = \n~output_o ;

assign z = \z~output_o ;

assign SeltipoSouB = \SeltipoSouB~output_o ;

assign MemToReg = \MemToReg~output_o ;

assign MemWrite = \MemWrite~output_o ;

assign PCSrc = \PCSrc~output_o ;

assign regWrite = \regWrite~output_o ;

assign Tipo_Branch[0] = \Tipo_Branch[0]~output_o ;

assign Tipo_Branch[1] = \Tipo_Branch[1]~output_o ;

assign Tipo_Branch[2] = \Tipo_Branch[2]~output_o ;

assign rl1[0] = \rl1[0]~output_o ;

assign rl1[1] = \rl1[1]~output_o ;

assign rl1[2] = \rl1[2]~output_o ;

assign rl1[3] = \rl1[3]~output_o ;

assign rl1[4] = \rl1[4]~output_o ;

assign rl2[0] = \rl2[0]~output_o ;

assign rl2[1] = \rl2[1]~output_o ;

assign rl2[2] = \rl2[2]~output_o ;

assign rl2[3] = \rl2[3]~output_o ;

assign rl2[4] = \rl2[4]~output_o ;

assign rd[0] = \rd[0]~output_o ;

assign rd[1] = \rd[1]~output_o ;

assign rd[2] = \rd[2]~output_o ;

assign rd[3] = \rd[3]~output_o ;

assign rd[4] = \rd[4]~output_o ;

assign dado[0] = \dado[0]~output_o ;

assign dado[1] = \dado[1]~output_o ;

assign dado[2] = \dado[2]~output_o ;

assign dado[3] = \dado[3]~output_o ;

assign dado[4] = \dado[4]~output_o ;

assign dado[5] = \dado[5]~output_o ;

assign dado[6] = \dado[6]~output_o ;

assign dado[7] = \dado[7]~output_o ;

assign dado[8] = \dado[8]~output_o ;

assign dado[9] = \dado[9]~output_o ;

assign dado[10] = \dado[10]~output_o ;

assign dado[11] = \dado[11]~output_o ;

assign dado[12] = \dado[12]~output_o ;

assign dado[13] = \dado[13]~output_o ;

assign dado[14] = \dado[14]~output_o ;

assign dado[15] = \dado[15]~output_o ;

assign dado[16] = \dado[16]~output_o ;

assign dado[17] = \dado[17]~output_o ;

assign dado[18] = \dado[18]~output_o ;

assign dado[19] = \dado[19]~output_o ;

assign dado[20] = \dado[20]~output_o ;

assign dado[21] = \dado[21]~output_o ;

assign dado[22] = \dado[22]~output_o ;

assign dado[23] = \dado[23]~output_o ;

assign dado[24] = \dado[24]~output_o ;

assign dado[25] = \dado[25]~output_o ;

assign dado[26] = \dado[26]~output_o ;

assign dado[27] = \dado[27]~output_o ;

assign dado[28] = \dado[28]~output_o ;

assign dado[29] = \dado[29]~output_o ;

assign dado[30] = \dado[30]~output_o ;

assign dado[31] = \dado[31]~output_o ;

assign inst[0] = \inst[0]~output_o ;

assign inst[1] = \inst[1]~output_o ;

assign inst[2] = \inst[2]~output_o ;

assign inst[3] = \inst[3]~output_o ;

assign inst[4] = \inst[4]~output_o ;

assign inst[5] = \inst[5]~output_o ;

assign inst[6] = \inst[6]~output_o ;

assign inst[7] = \inst[7]~output_o ;

assign inst[8] = \inst[8]~output_o ;

assign inst[9] = \inst[9]~output_o ;

assign inst[10] = \inst[10]~output_o ;

assign inst[11] = \inst[11]~output_o ;

assign inst[12] = \inst[12]~output_o ;

assign inst[13] = \inst[13]~output_o ;

assign inst[14] = \inst[14]~output_o ;

assign inst[15] = \inst[15]~output_o ;

assign inst[16] = \inst[16]~output_o ;

assign inst[17] = \inst[17]~output_o ;

assign inst[18] = \inst[18]~output_o ;

assign inst[19] = \inst[19]~output_o ;

assign inst[20] = \inst[20]~output_o ;

assign inst[21] = \inst[21]~output_o ;

assign inst[22] = \inst[22]~output_o ;

assign inst[23] = \inst[23]~output_o ;

assign inst[24] = \inst[24]~output_o ;

assign inst[25] = \inst[25]~output_o ;

assign inst[26] = \inst[26]~output_o ;

assign inst[27] = \inst[27]~output_o ;

assign inst[28] = \inst[28]~output_o ;

assign inst[29] = \inst[29]~output_o ;

assign inst[30] = \inst[30]~output_o ;

assign inst[31] = \inst[31]~output_o ;

assign ula_in2[0] = \ula_in2[0]~output_o ;

assign ula_in2[1] = \ula_in2[1]~output_o ;

assign ula_in2[2] = \ula_in2[2]~output_o ;

assign ula_in2[3] = \ula_in2[3]~output_o ;

assign ula_in2[4] = \ula_in2[4]~output_o ;

assign ula_in2[5] = \ula_in2[5]~output_o ;

assign ula_in2[6] = \ula_in2[6]~output_o ;

assign ula_in2[7] = \ula_in2[7]~output_o ;

assign ula_in2[8] = \ula_in2[8]~output_o ;

assign ula_in2[9] = \ula_in2[9]~output_o ;

assign ula_in2[10] = \ula_in2[10]~output_o ;

assign ula_in2[11] = \ula_in2[11]~output_o ;

assign ula_in2[12] = \ula_in2[12]~output_o ;

assign ula_in2[13] = \ula_in2[13]~output_o ;

assign ula_in2[14] = \ula_in2[14]~output_o ;

assign ula_in2[15] = \ula_in2[15]~output_o ;

assign ula_in2[16] = \ula_in2[16]~output_o ;

assign ula_in2[17] = \ula_in2[17]~output_o ;

assign ula_in2[18] = \ula_in2[18]~output_o ;

assign ula_in2[19] = \ula_in2[19]~output_o ;

assign ula_in2[20] = \ula_in2[20]~output_o ;

assign ula_in2[21] = \ula_in2[21]~output_o ;

assign ula_in2[22] = \ula_in2[22]~output_o ;

assign ula_in2[23] = \ula_in2[23]~output_o ;

assign ula_in2[24] = \ula_in2[24]~output_o ;

assign ula_in2[25] = \ula_in2[25]~output_o ;

assign ula_in2[26] = \ula_in2[26]~output_o ;

assign ula_in2[27] = \ula_in2[27]~output_o ;

assign ula_in2[28] = \ula_in2[28]~output_o ;

assign ula_in2[29] = \ula_in2[29]~output_o ;

assign ula_in2[30] = \ula_in2[30]~output_o ;

assign ula_in2[31] = \ula_in2[31]~output_o ;

assign imed[0] = \imed[0]~output_o ;

assign imed[1] = \imed[1]~output_o ;

assign imed[2] = \imed[2]~output_o ;

assign imed[3] = \imed[3]~output_o ;

assign imed[4] = \imed[4]~output_o ;

assign imed[5] = \imed[5]~output_o ;

assign imed[6] = \imed[6]~output_o ;

assign imed[7] = \imed[7]~output_o ;

assign imed[8] = \imed[8]~output_o ;

assign imed[9] = \imed[9]~output_o ;

assign imed[10] = \imed[10]~output_o ;

assign imed[11] = \imed[11]~output_o ;

assign imed[12] = \imed[12]~output_o ;

assign imed[13] = \imed[13]~output_o ;

assign imed[14] = \imed[14]~output_o ;

assign imed[15] = \imed[15]~output_o ;

assign imed[16] = \imed[16]~output_o ;

assign imed[17] = \imed[17]~output_o ;

assign imed[18] = \imed[18]~output_o ;

assign imed[19] = \imed[19]~output_o ;

assign imed[20] = \imed[20]~output_o ;

assign imed[21] = \imed[21]~output_o ;

assign imed[22] = \imed[22]~output_o ;

assign imed[23] = \imed[23]~output_o ;

assign imed[24] = \imed[24]~output_o ;

assign imed[25] = \imed[25]~output_o ;

assign imed[26] = \imed[26]~output_o ;

assign imed[27] = \imed[27]~output_o ;

assign imed[28] = \imed[28]~output_o ;

assign imed[29] = \imed[29]~output_o ;

assign imed[30] = \imed[30]~output_o ;

assign imed[31] = \imed[31]~output_o ;

assign rl1out[0] = \rl1out[0]~output_o ;

assign rl1out[1] = \rl1out[1]~output_o ;

assign rl1out[2] = \rl1out[2]~output_o ;

assign rl1out[3] = \rl1out[3]~output_o ;

assign rl1out[4] = \rl1out[4]~output_o ;

assign rl1out[5] = \rl1out[5]~output_o ;

assign rl1out[6] = \rl1out[6]~output_o ;

assign rl1out[7] = \rl1out[7]~output_o ;

assign rl1out[8] = \rl1out[8]~output_o ;

assign rl1out[9] = \rl1out[9]~output_o ;

assign rl1out[10] = \rl1out[10]~output_o ;

assign rl1out[11] = \rl1out[11]~output_o ;

assign rl1out[12] = \rl1out[12]~output_o ;

assign rl1out[13] = \rl1out[13]~output_o ;

assign rl1out[14] = \rl1out[14]~output_o ;

assign rl1out[15] = \rl1out[15]~output_o ;

assign rl1out[16] = \rl1out[16]~output_o ;

assign rl1out[17] = \rl1out[17]~output_o ;

assign rl1out[18] = \rl1out[18]~output_o ;

assign rl1out[19] = \rl1out[19]~output_o ;

assign rl1out[20] = \rl1out[20]~output_o ;

assign rl1out[21] = \rl1out[21]~output_o ;

assign rl1out[22] = \rl1out[22]~output_o ;

assign rl1out[23] = \rl1out[23]~output_o ;

assign rl1out[24] = \rl1out[24]~output_o ;

assign rl1out[25] = \rl1out[25]~output_o ;

assign rl1out[26] = \rl1out[26]~output_o ;

assign rl1out[27] = \rl1out[27]~output_o ;

assign rl1out[28] = \rl1out[28]~output_o ;

assign rl1out[29] = \rl1out[29]~output_o ;

assign rl1out[30] = \rl1out[30]~output_o ;

assign rl1out[31] = \rl1out[31]~output_o ;

assign rl2out[0] = \rl2out[0]~output_o ;

assign rl2out[1] = \rl2out[1]~output_o ;

assign rl2out[2] = \rl2out[2]~output_o ;

assign rl2out[3] = \rl2out[3]~output_o ;

assign rl2out[4] = \rl2out[4]~output_o ;

assign rl2out[5] = \rl2out[5]~output_o ;

assign rl2out[6] = \rl2out[6]~output_o ;

assign rl2out[7] = \rl2out[7]~output_o ;

assign rl2out[8] = \rl2out[8]~output_o ;

assign rl2out[9] = \rl2out[9]~output_o ;

assign rl2out[10] = \rl2out[10]~output_o ;

assign rl2out[11] = \rl2out[11]~output_o ;

assign rl2out[12] = \rl2out[12]~output_o ;

assign rl2out[13] = \rl2out[13]~output_o ;

assign rl2out[14] = \rl2out[14]~output_o ;

assign rl2out[15] = \rl2out[15]~output_o ;

assign rl2out[16] = \rl2out[16]~output_o ;

assign rl2out[17] = \rl2out[17]~output_o ;

assign rl2out[18] = \rl2out[18]~output_o ;

assign rl2out[19] = \rl2out[19]~output_o ;

assign rl2out[20] = \rl2out[20]~output_o ;

assign rl2out[21] = \rl2out[21]~output_o ;

assign rl2out[22] = \rl2out[22]~output_o ;

assign rl2out[23] = \rl2out[23]~output_o ;

assign rl2out[24] = \rl2out[24]~output_o ;

assign rl2out[25] = \rl2out[25]~output_o ;

assign rl2out[26] = \rl2out[26]~output_o ;

assign rl2out[27] = \rl2out[27]~output_o ;

assign rl2out[28] = \rl2out[28]~output_o ;

assign rl2out[29] = \rl2out[29]~output_o ;

assign rl2out[30] = \rl2out[30]~output_o ;

assign rl2out[31] = \rl2out[31]~output_o ;

assign imed_p2muxed[0] = \imed_p2muxed[0]~output_o ;

assign imed_p2muxed[1] = \imed_p2muxed[1]~output_o ;

assign imed_p2muxed[2] = \imed_p2muxed[2]~output_o ;

assign imed_p2muxed[3] = \imed_p2muxed[3]~output_o ;

assign imed_p2muxed[4] = \imed_p2muxed[4]~output_o ;

assign imed_p2muxed[5] = \imed_p2muxed[5]~output_o ;

assign imed_p2muxed[6] = \imed_p2muxed[6]~output_o ;

assign imed_p2muxed[7] = \imed_p2muxed[7]~output_o ;

assign imed_p2muxed[8] = \imed_p2muxed[8]~output_o ;

assign imed_p2muxed[9] = \imed_p2muxed[9]~output_o ;

assign imed_p2muxed[10] = \imed_p2muxed[10]~output_o ;

assign imed_p2muxed[11] = \imed_p2muxed[11]~output_o ;

assign imed_p2muxed[12] = \imed_p2muxed[12]~output_o ;

assign imed_p2muxed[13] = \imed_p2muxed[13]~output_o ;

assign imed_p2muxed[14] = \imed_p2muxed[14]~output_o ;

assign imed_p2muxed[15] = \imed_p2muxed[15]~output_o ;

assign imed_p2muxed[16] = \imed_p2muxed[16]~output_o ;

assign imed_p2muxed[17] = \imed_p2muxed[17]~output_o ;

assign imed_p2muxed[18] = \imed_p2muxed[18]~output_o ;

assign imed_p2muxed[19] = \imed_p2muxed[19]~output_o ;

assign imed_p2muxed[20] = \imed_p2muxed[20]~output_o ;

assign imed_p2muxed[21] = \imed_p2muxed[21]~output_o ;

assign imed_p2muxed[22] = \imed_p2muxed[22]~output_o ;

assign imed_p2muxed[23] = \imed_p2muxed[23]~output_o ;

assign imed_p2muxed[24] = \imed_p2muxed[24]~output_o ;

assign imed_p2muxed[25] = \imed_p2muxed[25]~output_o ;

assign imed_p2muxed[26] = \imed_p2muxed[26]~output_o ;

assign imed_p2muxed[27] = \imed_p2muxed[27]~output_o ;

assign imed_p2muxed[28] = \imed_p2muxed[28]~output_o ;

assign imed_p2muxed[29] = \imed_p2muxed[29]~output_o ;

assign imed_p2muxed[30] = \imed_p2muxed[30]~output_o ;

assign imed_p2muxed[31] = \imed_p2muxed[31]~output_o ;

assign ulares[0] = \ulares[0]~output_o ;

assign ulares[1] = \ulares[1]~output_o ;

assign ulares[2] = \ulares[2]~output_o ;

assign ulares[3] = \ulares[3]~output_o ;

assign ulares[4] = \ulares[4]~output_o ;

assign ulares[5] = \ulares[5]~output_o ;

assign ulares[6] = \ulares[6]~output_o ;

assign ulares[7] = \ulares[7]~output_o ;

assign ulares[8] = \ulares[8]~output_o ;

assign ulares[9] = \ulares[9]~output_o ;

assign ulares[10] = \ulares[10]~output_o ;

assign ulares[11] = \ulares[11]~output_o ;

assign ulares[12] = \ulares[12]~output_o ;

assign ulares[13] = \ulares[13]~output_o ;

assign ulares[14] = \ulares[14]~output_o ;

assign ulares[15] = \ulares[15]~output_o ;

assign ulares[16] = \ulares[16]~output_o ;

assign ulares[17] = \ulares[17]~output_o ;

assign ulares[18] = \ulares[18]~output_o ;

assign ulares[19] = \ulares[19]~output_o ;

assign ulares[20] = \ulares[20]~output_o ;

assign ulares[21] = \ulares[21]~output_o ;

assign ulares[22] = \ulares[22]~output_o ;

assign ulares[23] = \ulares[23]~output_o ;

assign ulares[24] = \ulares[24]~output_o ;

assign ulares[25] = \ulares[25]~output_o ;

assign ulares[26] = \ulares[26]~output_o ;

assign ulares[27] = \ulares[27]~output_o ;

assign ulares[28] = \ulares[28]~output_o ;

assign ulares[29] = \ulares[29]~output_o ;

assign ulares[30] = \ulares[30]~output_o ;

assign ulares[31] = \ulares[31]~output_o ;

assign memout[0] = \memout[0]~output_o ;

assign memout[1] = \memout[1]~output_o ;

assign memout[2] = \memout[2]~output_o ;

assign memout[3] = \memout[3]~output_o ;

assign memout[4] = \memout[4]~output_o ;

assign memout[5] = \memout[5]~output_o ;

assign memout[6] = \memout[6]~output_o ;

assign memout[7] = \memout[7]~output_o ;

assign memout[8] = \memout[8]~output_o ;

assign memout[9] = \memout[9]~output_o ;

assign memout[10] = \memout[10]~output_o ;

assign memout[11] = \memout[11]~output_o ;

assign memout[12] = \memout[12]~output_o ;

assign memout[13] = \memout[13]~output_o ;

assign memout[14] = \memout[14]~output_o ;

assign memout[15] = \memout[15]~output_o ;

assign memout[16] = \memout[16]~output_o ;

assign memout[17] = \memout[17]~output_o ;

assign memout[18] = \memout[18]~output_o ;

assign memout[19] = \memout[19]~output_o ;

assign memout[20] = \memout[20]~output_o ;

assign memout[21] = \memout[21]~output_o ;

assign memout[22] = \memout[22]~output_o ;

assign memout[23] = \memout[23]~output_o ;

assign memout[24] = \memout[24]~output_o ;

assign memout[25] = \memout[25]~output_o ;

assign memout[26] = \memout[26]~output_o ;

assign memout[27] = \memout[27]~output_o ;

assign memout[28] = \memout[28]~output_o ;

assign memout[29] = \memout[29]~output_o ;

assign memout[30] = \memout[30]~output_o ;

assign memout[31] = \memout[31]~output_o ;

assign atualPC[0] = \atualPC[0]~output_o ;

assign atualPC[1] = \atualPC[1]~output_o ;

assign atualPC[2] = \atualPC[2]~output_o ;

assign atualPC[3] = \atualPC[3]~output_o ;

assign atualPC[4] = \atualPC[4]~output_o ;

assign atualPC[5] = \atualPC[5]~output_o ;

assign atualPC[6] = \atualPC[6]~output_o ;

assign atualPC[7] = \atualPC[7]~output_o ;

assign atualPC[8] = \atualPC[8]~output_o ;

assign atualPC[9] = \atualPC[9]~output_o ;

assign atualPC[10] = \atualPC[10]~output_o ;

assign atualPC[11] = \atualPC[11]~output_o ;

assign atualPC[12] = \atualPC[12]~output_o ;

assign atualPC[13] = \atualPC[13]~output_o ;

assign atualPC[14] = \atualPC[14]~output_o ;

assign atualPC[15] = \atualPC[15]~output_o ;

assign atualPC[16] = \atualPC[16]~output_o ;

assign atualPC[17] = \atualPC[17]~output_o ;

assign atualPC[18] = \atualPC[18]~output_o ;

assign atualPC[19] = \atualPC[19]~output_o ;

assign atualPC[20] = \atualPC[20]~output_o ;

assign atualPC[21] = \atualPC[21]~output_o ;

assign atualPC[22] = \atualPC[22]~output_o ;

assign atualPC[23] = \atualPC[23]~output_o ;

assign atualPC[24] = \atualPC[24]~output_o ;

assign atualPC[25] = \atualPC[25]~output_o ;

assign atualPC[26] = \atualPC[26]~output_o ;

assign atualPC[27] = \atualPC[27]~output_o ;

assign atualPC[28] = \atualPC[28]~output_o ;

assign atualPC[29] = \atualPC[29]~output_o ;

assign atualPC[30] = \atualPC[30]~output_o ;

assign atualPC[31] = \atualPC[31]~output_o ;

assign novoPC[0] = \novoPC[0]~output_o ;

assign novoPC[1] = \novoPC[1]~output_o ;

assign novoPC[2] = \novoPC[2]~output_o ;

assign novoPC[3] = \novoPC[3]~output_o ;

assign novoPC[4] = \novoPC[4]~output_o ;

assign novoPC[5] = \novoPC[5]~output_o ;

assign novoPC[6] = \novoPC[6]~output_o ;

assign novoPC[7] = \novoPC[7]~output_o ;

assign novoPC[8] = \novoPC[8]~output_o ;

assign novoPC[9] = \novoPC[9]~output_o ;

assign novoPC[10] = \novoPC[10]~output_o ;

assign novoPC[11] = \novoPC[11]~output_o ;

assign novoPC[12] = \novoPC[12]~output_o ;

assign novoPC[13] = \novoPC[13]~output_o ;

assign novoPC[14] = \novoPC[14]~output_o ;

assign novoPC[15] = \novoPC[15]~output_o ;

assign novoPC[16] = \novoPC[16]~output_o ;

assign novoPC[17] = \novoPC[17]~output_o ;

assign novoPC[18] = \novoPC[18]~output_o ;

assign novoPC[19] = \novoPC[19]~output_o ;

assign novoPC[20] = \novoPC[20]~output_o ;

assign novoPC[21] = \novoPC[21]~output_o ;

assign novoPC[22] = \novoPC[22]~output_o ;

assign novoPC[23] = \novoPC[23]~output_o ;

assign novoPC[24] = \novoPC[24]~output_o ;

assign novoPC[25] = \novoPC[25]~output_o ;

assign novoPC[26] = \novoPC[26]~output_o ;

assign novoPC[27] = \novoPC[27]~output_o ;

assign novoPC[28] = \novoPC[28]~output_o ;

assign novoPC[29] = \novoPC[29]~output_o ;

assign novoPC[30] = \novoPC[30]~output_o ;

assign novoPC[31] = \novoPC[31]~output_o ;

assign selSLT = \selSLT~output_o ;

assign breg_in[0] = \breg_in[0]~output_o ;

assign breg_in[1] = \breg_in[1]~output_o ;

assign breg_in[2] = \breg_in[2]~output_o ;

assign breg_in[3] = \breg_in[3]~output_o ;

assign breg_in[4] = \breg_in[4]~output_o ;

assign breg_in[5] = \breg_in[5]~output_o ;

assign breg_in[6] = \breg_in[6]~output_o ;

assign breg_in[7] = \breg_in[7]~output_o ;

assign breg_in[8] = \breg_in[8]~output_o ;

assign breg_in[9] = \breg_in[9]~output_o ;

assign breg_in[10] = \breg_in[10]~output_o ;

assign breg_in[11] = \breg_in[11]~output_o ;

assign breg_in[12] = \breg_in[12]~output_o ;

assign breg_in[13] = \breg_in[13]~output_o ;

assign breg_in[14] = \breg_in[14]~output_o ;

assign breg_in[15] = \breg_in[15]~output_o ;

assign breg_in[16] = \breg_in[16]~output_o ;

assign breg_in[17] = \breg_in[17]~output_o ;

assign breg_in[18] = \breg_in[18]~output_o ;

assign breg_in[19] = \breg_in[19]~output_o ;

assign breg_in[20] = \breg_in[20]~output_o ;

assign breg_in[21] = \breg_in[21]~output_o ;

assign breg_in[22] = \breg_in[22]~output_o ;

assign breg_in[23] = \breg_in[23]~output_o ;

assign breg_in[24] = \breg_in[24]~output_o ;

assign breg_in[25] = \breg_in[25]~output_o ;

assign breg_in[26] = \breg_in[26]~output_o ;

assign breg_in[27] = \breg_in[27]~output_o ;

assign breg_in[28] = \breg_in[28]~output_o ;

assign breg_in[29] = \breg_in[29]~output_o ;

assign breg_in[30] = \breg_in[30]~output_o ;

assign breg_in[31] = \breg_in[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
