// Seed: 309077294
module module_0 (
    output tri1 id_0,
    output wor  id_1,
    input  tri0 id_2,
    input  tri1 id_3
);
  assign id_1 = 1;
  wire id_5;
  wire id_6, id_7;
  wire id_8, id_9;
  wire id_10;
endmodule
module module_1 (
    inout uwire id_0,
    output wor id_1,
    input wand id_2,
    input supply1 id_3
    , id_10,
    output wire id_4,
    input wire id_5,
    output wand id_6,
    output uwire id_7,
    output wire id_8
);
  wire id_11, id_12, id_13;
  always id_6 = 1;
  assign id_7 = 1;
  id_14(
      id_3
  );
  module_0 modCall_1 (
      id_7,
      id_7,
      id_5,
      id_2
  );
  wire id_15, id_16, id_17;
endmodule
