m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4
vcontroller
!s110 1736895598
!i10b 1
!s100 NO66ZS2Z]Y_RKcK9VH6YN1
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IWH6:`@oonOa9bob>59@gn3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1736893162
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/controller.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/controller.v
!i122 702
L0 1 44
Z3 OV;L;2020.1;71
r1
!s85 0
31
!s108 1736895598.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/controller.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/controller.v|
!i113 1
Z4 o-work CA4
Z5 tCvgOpt 0
vcontroller_tb
!s110 1736857475
!i10b 1
!s100 gW?34C8TKC@BC4<OR^<840
R1
IhM;HKPZ^A@cegUgmNY2Sk2
R2
R0
w1736855412
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/controller_tb.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/controller_tb.v
!i122 309
L0 3 76
R3
r1
!s85 0
31
!s108 1736857475.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/controller_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/controller_tb.v|
!i113 1
Z6 o-work work
R5
vcounter_2bit
Z7 !s110 1736895599
!i10b 1
!s100 4Be7XHk@j5OD<:P=HVc2l3
R1
ImmgeC]nnHQTV^zM4^8iYZ3
R2
R0
w1736892057
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/counter_2bit.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/counter_2bit.v
!i122 703
Z8 L0 1 22
R3
r1
!s85 0
31
Z9 !s108 1736895599.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/counter_2bit.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/counter_2bit.v|
!i113 1
R4
R5
vcounter_4bit
R7
!i10b 1
!s100 ;VHj]=iClZQ`D>BLb:[UZ1
R1
ILW@96P778QOJdWcAH>@PM1
R2
R0
w1736895544
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/counter_4bit.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/counter_4bit.v
!i122 704
R8
R3
r1
!s85 0
31
R9
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/counter_4bit.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/counter_4bit.v|
!i113 1
R4
R5
vdatapath
R7
!i10b 1
!s100 1BoUAhSLJ3`F3h6n4:W>h3
R1
ICYMZ5d^=^P8keFWgX@[Hd1
R2
R0
w1736895390
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/datapath.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/datapath.v
!i122 705
L0 1 121
R3
r1
!s85 0
31
R9
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/datapath.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/datapath.v|
!i113 1
R4
R5
vdatapath_tb
!s110 1736761654
!i10b 1
!s100 mIDjJj^Wk<b`aWTkDf2NC3
R1
I`LcHmZMA[@V:m:AfAmSb=2
R2
R0
w1736710233
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/datapath_tb.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/datapath_tb.v
!i122 194
L0 2 74
R3
r1
!s85 0
31
!s108 1736761653.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/datapath_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/datapath_tb.v|
!i113 1
R6
R5
vdecoder_1to2
R7
!i10b 1
!s100 =>;VLG[EdP8K;4edNgU2i2
R1
Ia>1[m6l<N1V[zl`3NZZS`2
R2
R0
w1736603906
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/decoder_1to2.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/decoder_1to2.v
!i122 706
L0 1 20
R3
r1
!s85 0
31
R9
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/decoder_1to2.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/decoder_1to2.v|
!i113 1
R4
R5
vdecoder_2to4
Z10 !s110 1736895600
!i10b 1
!s100 CW@=0RKJ_IN8FNFS=8B_c2
R1
IjLm^Q^baRiGS=O<gCbFMR1
R2
R0
w1736484944
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/decoder_2to4.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/decoder_2to4.v
!i122 707
L0 1 28
R3
r1
!s85 0
31
R9
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/decoder_2to4.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/decoder_2to4.v|
!i113 1
R4
R5
vdeterminant_cal2
Z11 !s110 1736857635
!i10b 1
!s100 kIYGKSc`Fnc0b0?<hBk7;0
R1
I^n@<gMaj=c[aJGezf[@VI1
R2
R0
w1736854521
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_cal2.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_cal2.v
!i122 346
L0 1 25
R3
r1
!s85 0
31
Z12 !s108 1736857635.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_cal2.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_cal2.v|
!i113 1
R6
R5
vdeterminant_cal2_tb
R11
!i10b 1
!s100 fYh]i`LC3anCgb=]AcdSi0
R1
Ii9FC3PdbRnJlk`X0AL1JR1
R2
R0
w1736854383
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_cal2_tb.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_cal2_tb.v
!i122 347
L0 3 46
R3
r1
!s85 0
31
R12
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_cal2_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_cal2_tb.v|
!i113 1
R6
R5
vdeterminant_calculator
R10
!i10b 1
!s100 aoYWNKUBZ6zWD0KiQJ>X@1
R1
IV26IzPB4X0V7]Dfn8CM830
R2
R0
w1736895523
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_calculator.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_calculator.v
!i122 708
L0 1 37
R3
r1
!s85 0
31
Z13 !s108 1736895600.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_calculator.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_calculator.v|
!i113 1
R4
R5
vdeterminant_calculator_tb
!s110 1736894886
!i10b 1
!s100 VZ924FeEf2S;=8f3B?VQm3
R1
IM_H5[BIamH0i[ePPF0oC31
R2
R0
w1736893475
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_calculator_tb.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_calculator_tb.v
!i122 681
L0 3 43
R3
r1
!s85 0
31
!s108 1736894886.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_calculator_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_calculator_tb.v|
!i113 1
R6
R5
vmain_module
R10
!i10b 1
!s100 6ZA6cV?nib>;8Y<NXEJBO1
R1
I;RFXPfEoJ:Q]miXYm?H8L3
R2
R0
w1736893373
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/main_module.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/main_module.v
!i122 709
L0 1 30
R3
r1
!s85 0
31
R13
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/main_module.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/main_module.v|
!i113 1
R4
R5
vmain_module_tb
R10
!i10b 1
!s100 U;3UlB@K;WY>ViPEOCABU2
R1
IFAcCIneTcNUJn4bcW5`c^2
R2
R0
w1736895082
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/main_module_tb.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/main_module_tb.v
!i122 710
L0 2 45
R3
r1
!s85 0
31
R13
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/main_module_tb.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/main_module_tb.v|
!i113 1
R4
R5
vmultiplier
Z14 !s110 1736895601
!i10b 1
!s100 R@^W?GLDMVT__T9W;90I63
R1
ImiL5[6<XMhV:5FK36fO2n2
R2
R0
w1736462150
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/multiplier.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/multiplier.v
!i122 711
Z15 L0 1 9
R3
r1
!s85 0
31
R13
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/multiplier.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/multiplier.v|
!i113 1
R4
R5
vmux_2to1
R14
!i10b 1
!s100 =gJhYhi>eDdGjdIH5jJ^h1
R1
I[PbmR=f2lh8FXAif:m7Q71
R2
R0
w1736483474
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/mux_2to1.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/mux_2to1.v
!i122 712
L0 1 27
R3
r1
!s85 0
31
!s108 1736895601.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/mux_2to1.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/mux_2to1.v|
!i113 1
R4
R5
vregister_16bit
!s110 1736895608
!i10b 1
!s100 GkOTLoXGodHb4:a^1fI=_2
R1
IHaSE<zPJ:[GC45QMK3UgU3
R2
R0
w1736456137
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/register_16bit.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/register_16bit.v
!i122 714
Z16 L0 1 13
R3
r1
!s85 0
31
!s108 1736895608.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/register_16bit.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/register_16bit.v|
!i113 1
R4
R5
vregister_8bit
!s110 1736895602
!i10b 1
!s100 5=MElHk5o6Ao^E??onDW23
R1
INS]VabLCCCW5:1L:e@kzm1
R2
R0
w1736454833
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/register_8bit.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/register_8bit.v
!i122 713
R16
R3
r1
!s85 0
31
!s108 1736895602.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/register_8bit.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/register_8bit.v|
!i113 1
R4
R5
vROM
Z17 !s110 1736895611
!i10b 1
!s100 o^`M1O;J8W=en1f]>=N0W0
R1
ICP`>J5DkfkEoPfYY=SF^b0
R2
R0
w1735899309
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/ROM.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/ROM.v
!i122 716
L0 2 23
R3
r1
!s85 0
31
Z18 !s108 1736895611.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/ROM.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/ROM.v|
!i113 1
R6
R5
n@r@o@m
vROM_TB
R17
!i10b 1
!s100 fWD2G[L2ZAC1J:Y;mcfLS0
R1
IOFfD07OJOi[S^n_JdecCF1
R2
R0
w1735899275
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/ROM_tb.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/ROM_tb.v
!i122 717
L0 2 20
R3
r1
!s85 0
31
R18
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/ROM_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/ROM_tb.v|
!i113 1
R6
R5
n@r@o@m_@t@b
vsubtractor
R17
!i10b 1
!s100 [B91McdhE9iKHh=jaKC1Q1
R1
ILWaB5_@BCIkFEjOa^SiWk3
R2
R0
w1736461839
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/subtractor.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/subtractor.v
!i122 715
R15
R3
r1
!s85 0
31
R18
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/subtractor.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/subtractor.v|
!i113 1
R4
R5
