Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne04.ecn.purdue.edu, pid 6027
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/facesim/dbl_bfly_x_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec facesim -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/facesim --router_map_file configs/topologies/paper_solutions/dbl_bfly_x_noci.map --flat_vn_map_file configs/topologies/vn_maps/dbl_bfly_x_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/dbl_bfly_x_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 2.7GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe28549f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2854a8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2854b0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2854ba710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2854c2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe28544d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe285455710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe28545e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe285467710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe285470710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe28547a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe285482710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe28540c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe285414710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe28541e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe285426710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe285430710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe285439710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe285441710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2853cb710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2853d3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2853dd710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2853e5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2853f0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2853f8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe285402710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe28538b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe285394710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe28539d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2853a6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2853b0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2853b8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2853c2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe28534a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe285353710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe28535c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe285365710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe28536f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe285378710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe285381710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe285309710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe285314710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe28531c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe285326710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe28532f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe285338710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe285341710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2852ca710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2852d3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2852dc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2852e4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2852ee710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2852f7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe285301710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe28528a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe285293710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe28529c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2852a5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2852ae710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2852b6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2852c0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe2852c8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe285251710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fe28525a710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285263400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285263e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe28526e8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285276358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285276da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe28527f828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2852882b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285288cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285211780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285219208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285219c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2852226d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe28522b160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe28522bba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285234630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe28523e0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe28523eb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285247588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285247fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2851d0a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2851d84e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2851d8f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2851e19b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2851ea438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2851eae80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2851f3908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2851fc390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2851fcdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285206860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe28518f2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe28518fd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2851987b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2851a1240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2851a1c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2851aa710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2851b3198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2851b3be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2851bb668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2851c50f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2851c5b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe28514e5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285158048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285158a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285161518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285161f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2851699e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285172470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285172eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe28517b940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2851843c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285184e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe28510d898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285115320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285115d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe28511f7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285128278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285128cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285130748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2861e70f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2861e7ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe285140630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2850ca0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2850cab00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fe2850d2588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fe2850d2eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe2850da128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe2850da358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe2850da588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe2850da7b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe2850da9e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe2850dac18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe2850dae48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe2850e70b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe2850e72e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe2850e7518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe2850e7748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe2850e7978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe2850e7ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe2850e7dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fe2850f2048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fe285099f28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fe2850a2588>]
others(0)=[]
ingesting configs/topologies/nr_list/dbl_bfly_x_noci_naive.nrl
ingesting configs/topologies/vn_maps/dbl_bfly_x_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/dbl_bfly_x_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: rounding error > tolerance
    370.370370 rounded to 370
build/X86/sim/simulate.cc:194: info: Entering event queue @ 40826279412000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 41201140006500 because a thread reached the max instruction count
