$date
	Sun Oct 23 04:07:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#936189
b1 !
1"
#936190
b1 &
b1 %
1$
#936191
0"
#936194
1#
#936198
b0 &
0#
b0 %
0$
#1845298
b10111 &
b10111 %
1$
b10111 !
1"
#1845299
0"
#1845302
b1000110 &
b1000110 %
#1845306
b100011 &
b100011 %
#1845310
b1101010 &
b1101010 %
#1845314
b110101 &
b110101 %
#1845318
b10100000 &
b10100000 %
#1845322
b1010000 &
b1010000 %
#1845326
b101000 &
b101000 %
#1845330
b10100 &
b10100 %
#1845334
b1010 &
b1010 %
#1845338
b101 &
b101 %
#1845342
b10000 &
b10000 %
#1845346
b1000 &
b1000 %
#1845350
b100 &
b100 %
#1845354
b10 &
b10 %
#1845358
b1 &
1#
b1 %
#1845362
b0 &
b0 %
0#
0$
#2888444
b1000 !
1"
#2888446
b1000 &
b1000 %
1$
#2888447
0"
#2888450
b100 &
b100 %
#2888454
b10 &
b10 %
#2888458
b1 &
b1 %
1#
#2888462
b0 &
0#
b0 %
0$
#4500012
