#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Mar 25 15:50:33 2017
# Process ID: 9436
# Current directory: D:/xilinx/Zhe/ECE532_integration/ECE532_integration.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/xilinx/Zhe/ECE532_integration/ECE532_integration.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/xilinx/Zhe/ECE532_integration/ECE532_integration.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx/Zhe/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2016.2/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 387.430 ; gain = 163.055
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15624 
WARNING: [Synth 8-2507] parameter declaration becomes local in Graphics_IP_v1_0_M00_AXI with formal parameter declaration list [d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ipshared/user/graphics_ip_v1_0/hdl/Graphics_IP_v1_0_M00_AXI.v:196]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 501.820 ; gain = 295.641
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_Graphics_IP_0_0' [d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_Graphics_IP_0_0/synth/design_1_Graphics_IP_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'Graphics_IP_v1_0' [d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ipshared/user/graphics_ip_v1_0/hdl/Graphics_IP_v1_0.v:4]
INFO: [Synth 8-638] synthesizing module 'Graphics_IP_v1_0_S00_AXI' [d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ipshared/user/graphics_ip_v1_0/hdl/Graphics_IP_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ipshared/user/graphics_ip_v1_0/hdl/Graphics_IP_v1_0_S00_AXI.v:226]
INFO: [Synth 8-226] default block is never used [d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ipshared/user/graphics_ip_v1_0/hdl/Graphics_IP_v1_0_S00_AXI.v:367]
INFO: [Synth 8-256] done synthesizing module 'Graphics_IP_v1_0_S00_AXI' (1#1) [d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ipshared/user/graphics_ip_v1_0/hdl/Graphics_IP_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'Graphics_IP_v1_0_M00_AXI' [d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ipshared/user/graphics_ip_v1_0/hdl/Graphics_IP_v1_0_M00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ipshared/user/graphics_ip_v1_0/hdl/Graphics_IP_v1_0_M00_AXI.v:769]
INFO: [Synth 8-226] default block is never used [d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ipshared/user/graphics_ip_v1_0/hdl/Graphics_IP_v1_0_M00_AXI.v:1136]
INFO: [Synth 8-638] synthesizing module 'gfx_blk_mem_gen_0' [d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_Graphics_IP_0_0/src/gfx_blk_mem_gen_0/synth/gfx_blk_mem_gen_0.vhd:69]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_3' declared at 'd:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:71' bound to instance 'U0' of component 'blk_mem_gen_v8_3_3' [d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_Graphics_IP_0_0/src/gfx_blk_mem_gen_0/synth/gfx_blk_mem_gen_0.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'gfx_blk_mem_gen_0' (10#1) [d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_Graphics_IP_0_0/src/gfx_blk_mem_gen_0/synth/gfx_blk_mem_gen_0.vhd:69]
INFO: [Synth 8-638] synthesizing module 'gfx_blk_mem_gen_1' [d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_Graphics_IP_0_0/src/gfx_blk_mem_gen_1/synth/gfx_blk_mem_gen_1.vhd:69]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_3' declared at 'd:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:71' bound to instance 'U0' of component 'blk_mem_gen_v8_3_3' [d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_Graphics_IP_0_0/src/gfx_blk_mem_gen_1/synth/gfx_blk_mem_gen_1.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'gfx_blk_mem_gen_1' (11#1) [d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_Graphics_IP_0_0/src/gfx_blk_mem_gen_1/synth/gfx_blk_mem_gen_1.vhd:69]
INFO: [Synth 8-638] synthesizing module 'gfx_blk_mem_gen_2' [d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_Graphics_IP_0_0/src/gfx_blk_mem_gen_2/synth/gfx_blk_mem_gen_2.vhd:69]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_3' declared at 'd:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:71' bound to instance 'U0' of component 'blk_mem_gen_v8_3_3' [d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_Graphics_IP_0_0/src/gfx_blk_mem_gen_2/synth/gfx_blk_mem_gen_2.vhd:230]
