/*
 * This file is from cray-gni-1.0-1.0400.4123.8.8.gem.src.rpm
 * 
 * > rpm -qpi cray-gni-1.0-1.0400.4123.8.8.gem.src.rpm
 * Name        : cray-gni                     Relocations: (not relocatable)
 * Version     : 1.0                               Vendor: Cray, Inc.
 * Release     : 1.0400.4123.8.8.gem           Build Date: Tue 15 Nov 2011 10:15:01 PM MST
 * Install Date: (not installed)               Build Host: relbld10
 * Group       : System/Kernel                 Source RPM: (none)
 * Size        : 456769                           License: GPLv2
 * Signature   : (none)
 * URL         : http://svn.us.cray.com/svn/baker/packages/gni/branches/RB-4.0UP02
 * Summary     : GNI kernel modules
 * Description :
 * Gemini Network Interface (GNI) kernel modules.
 */

/**
 *  The Gemini Performance Counter driver.A
 *    Userspace interface library
 * 
 *  Copyright (C) 2009 Cray Inc. All Rights Reserved.
 *  Written by Andrew Barry <abarry@cray.com>
 *
 */

#ifndef	__KERNEL__
#include <stdio.h>
#include <unistd.h>
#include <stdint.h>
#include <stdlib.h>
#endif
#include "gpcd_pub.h"

#define GM_AMO_BASE		0x5c00000
#define GM_FMA_BASE		0x5400000
#define GM_HARB_BASE	0x5900000
#define GM_NAT_BASE		0x4400000
#define GM_TARB_BASE	0x5800000
#define GM_SSID_BASE	0x5600000
#define GM_RAT_BASE		0x5980000
#define GM_ORB_BASE		0x5000000
#define GM_NPT_BASE		0x5e00000
#define GM_NL_BASE		0x2100000
#define GM_RMT_BASE		0x4c00000


typedef struct gpcd_mmr_desc {
	uint64_t	addr;
	char*		name;
} gpcd_mmr_desc_t;

typedef struct gpcd_mmr_list {
	struct gpcd_mmr_desc	*item;
	struct gpcd_mmr_list 	*next;
	uint64_t				 value;
} gpcd_mmr_list_t ;

typedef struct gpcd_context {
	gpcd_mmr_list_t	*list;
	int	count;
	uint32_t	nic_addr;
} gpcd_context_t;

typedef struct gpcd_filterreg_setup{
	uint64_t	reserved 	:9;
	uint64_t	valid 		:1;
	uint64_t	phit_pntr 	:6;
	uint64_t	pattern		:24;
	uint64_t	mask		:24;
} gpcd_filterreg_setup_t;

#define GPC_FILTER_MASK_VC 		0xc00000
#define GPC_FILTER_MASK_DEST 	0x3fffc0
#define GPC_FILTER_MASK_ADDRL	0xffffc0
#define GPC_FILTER_MASK_PTAG	0xff0000
#define GPC_FILTER_MASK_ADDRU	0x00ffff
#define GPC_FILTER_MASK_SRC		0xffff00
#define GPC_FILTER_MASK_SSID	0x3fc000
#define GPC_FILTER_PHIT_VC		0
#define GPC_FILTER_PHIT_DEST	0
#define GPC_FILTER_PHIT_ADDRL	1
#define GPC_FILTER_PHIT_ADDRU	2
#define GPC_FILTER_PHIT_PTAG	2
#define GPC_FILTER_PHIT_SRC		3
#define GPC_FILTER_PHIT_SSID	6

typedef struct gpcd_filter_setup{
	gpcd_filterreg_setup_t counter0;
	gpcd_filterreg_setup_t counter1;
	gpcd_filterreg_setup_t counter2;
	gpcd_filterreg_setup_t counter3;
} gpcd_filter_setup_t;


#define GM_AMO_PERF_COUNTER_EN					(GM_AMO_BASE+0x0000000100ull)
#define GM_AMO_PERF_CQ_FLIT_CNTR				(GM_AMO_BASE+0x0000000120ull)
#define GM_AMO_PERF_CQ_PKT_CNTR					(GM_AMO_BASE+0x0000000128ull)
#define GM_AMO_PERF_CQ_STALLED_CNTR				(GM_AMO_BASE+0x0000000130ull)
#define GM_AMO_PERF_CQ_BLOCKED_CNTR				(GM_AMO_BASE+0x0000000138ull)
#define GM_AMO_PERF_RMT_FLIT_CNTR				(GM_AMO_BASE+0x0000000140ull)
#define GM_AMO_PERF_RMT_PKT_CNTR				(GM_AMO_BASE+0x0000000148ull)
#define GM_AMO_PERF_RMT_STALLED_CNTR			(GM_AMO_BASE+0x0000000150ull)
#define GM_AMO_PERF_RMT_BLOCKED_CNTR			(GM_AMO_BASE+0x0000000158ull)
#define GM_AMO_PERF_ERROR_HEADER_CNTR			(GM_AMO_BASE+0x0000000160ull)
#define GM_AMO_PERF_AMO_HEADER_CNTR				(GM_AMO_BASE+0x0000000168ull)
#define GM_AMO_PERF_GET_HEADER_CNTR				(GM_AMO_BASE+0x0000000170ull)
#define GM_AMO_PERF_PUT_HEADER_CNTR				(GM_AMO_BASE+0x0000000178ull)
#define GM_AMO_PERF_MSGCOMP_HEADER_CNTR			(GM_AMO_BASE+0x0000000180ull)
#define GM_AMO_PERF_FLUSH_HEADER_CNTR			(GM_AMO_BASE+0x0000000188ull)
#define GM_AMO_PERF_TAG_HIT_CNTR				(GM_AMO_BASE+0x0000000190ull)
#define GM_AMO_PERF_TAG_MISS_CNTR				(GM_AMO_BASE+0x0000000198ull)
#define GM_AMO_PERF_TAG_STALL_CNTR				(GM_AMO_BASE+0x00000001a0ull)
#define GM_AMO_PERF_REQLIST_FULL_STALL_CNTR		(GM_AMO_BASE+0x00000001a8ull)
#define GM_AMO_PERF_ACP_STALL_CNTR				(GM_AMO_BASE+0x00000001b0ull)
#define GM_AMO_PERF_ACP_MEM_UPDATE_CNTR			(GM_AMO_BASE+0x00000001b8ull)
#define GM_AMO_PERF_ACP_COMP_CNTR				(GM_AMO_BASE+0x00000001c0ull)
#define GM_AMO_PERF_FULL_INV_CNTR				(GM_AMO_BASE+0x00000001c8ull)
#define GM_AMO_PERF_DONE_INV_CNTR				(GM_AMO_BASE+0x00000001d0ull)
#define GM_FMA_PERF_TARB_PKT_CNT				(GM_FMA_BASE+0x0000080000ull)
#define GM_FMA_PERF_TARB_FLIT_CNT				(GM_FMA_BASE+0x0000080008ull)
#define GM_FMA_PERF_TARB_STALLED_CNT			(GM_FMA_BASE+0x0000080010ull)
#define GM_FMA_PERF_HT_NP_REQ_FLIT_CNT			(GM_FMA_BASE+0x0000080018ull)
#define GM_FMA_PERF_HT_NP_REQ_PKT_CNT			(GM_FMA_BASE+0x0000080020ull)
#define GM_FMA_PERF_HT_P_REQ_FLIT_CNT			(GM_FMA_BASE+0x0000080028ull)
#define GM_FMA_PERF_HT_P_REQ_PKT_CNT			(GM_FMA_BASE+0x0000080030ull)
#define GM_FMA_PERF_CQ_PKT_CNT					(GM_FMA_BASE+0x0000080038ull)
#define GM_FMA_PERF_CQ_STALLED_CNT				(GM_FMA_BASE+0x0000080040ull)
#define GM_FMA_PERF_HT_RSP_PKT_CNT				(GM_FMA_BASE+0x0000080048ull)
#define GM_FMA_PERF_HT_RSP_STALLED_CNT			(GM_FMA_BASE+0x0000080050ull)
#define GM_HARB_PERF_COUNTER_EN					(GM_HARB_BASE+0x0000000100ull)
#define GM_HARB_PERF_IREQ_NP_FLITS				(GM_HARB_BASE+0x0000000200ull)
#define GM_HARB_PERF_IREQ_NP_PKTS				(GM_HARB_BASE+0x0000000208ull)
#define GM_HARB_PERF_IREQ_NP_STALLED			(GM_HARB_BASE+0x0000000210ull)
#define GM_HARB_PERF_IREQ_P_FLITS				(GM_HARB_BASE+0x0000000220ull)
#define GM_HARB_PERF_IREQ_P_PKTS				(GM_HARB_BASE+0x0000000228ull)
#define GM_HARB_PERF_IREQ_P_STALLED				(GM_HARB_BASE+0x0000000230ull)
#define GM_HARB_PERF_AMO_NP_FLITS				(GM_HARB_BASE+0x0000000240ull)
#define GM_HARB_PERF_AMO_NP_PKTS				(GM_HARB_BASE+0x0000000248ull)
#define GM_HARB_PERF_AMO_NP_STALLED				(GM_HARB_BASE+0x0000000250ull)
#define GM_HARB_PERF_AMO_NP_BLOCKED				(GM_HARB_BASE+0x0000000258ull)
#define GM_HARB_PERF_AMO_P_NRP_FLITS			(GM_HARB_BASE+0x0000000260ull)
#define GM_HARB_PERF_AMO_P_NRP_PKTS				(GM_HARB_BASE+0x0000000268ull)
#define GM_HARB_PERF_AMO_P_NRP_STALLED			(GM_HARB_BASE+0x0000000270ull)
#define GM_HARB_PERF_AMO_P_NRP_BLOCKED			(GM_HARB_BASE+0x0000000278ull)
#define GM_HARB_PERF_AMO_P_ACP_FLITS			(GM_HARB_BASE+0x0000000280ull)
#define GM_HARB_PERF_AMO_P_ACP_PKTS				(GM_HARB_BASE+0x0000000288ull)
#define GM_HARB_PERF_AMO_P_ACP_STALLED			(GM_HARB_BASE+0x0000000290ull)
#define GM_HARB_PERF_AMO_P_ACP_BLOCKED			(GM_HARB_BASE+0x0000000298ull)
#define GM_HARB_PERF_BTE_NP_FLITS				(GM_HARB_BASE+0x00000002a0ull)
#define GM_HARB_PERF_BTE_NP_PKTS				(GM_HARB_BASE+0x00000002a8ull)
#define GM_HARB_PERF_BTE_NP_STALLED				(GM_HARB_BASE+0x00000002b0ull)
#define GM_HARB_PERF_BTE_NP_BLOCKED				(GM_HARB_BASE+0x00000002b8ull)
#define GM_HARB_PERF_BTE_P_FLITS				(GM_HARB_BASE+0x00000002c0ull)
#define GM_HARB_PERF_BTE_P_PKTS					(GM_HARB_BASE+0x00000002c8ull)
#define GM_HARB_PERF_BTE_P_STALLED				(GM_HARB_BASE+0x00000002d0ull)
#define GM_HARB_PERF_BTE_P_BLOCKED				(GM_HARB_BASE+0x00000002d8ull)
#define GM_HARB_PERF_RAT_P_FLITS				(GM_HARB_BASE+0x00000002e0ull)
#define GM_HARB_PERF_RAT_P_PKTS					(GM_HARB_BASE+0x00000002e8ull)
#define GM_HARB_PERF_RAT_P_STALLED				(GM_HARB_BASE+0x00000002f0ull)
#define GM_HARB_PERF_RAT_P_BLOCKED				(GM_HARB_BASE+0x00000002f8ull)
#define GM_NAT_PERF_COUNTER_EN					(GM_NAT_BASE+0x0000020500ull)
#define GM_NAT_PERF_BTE_TRANSLATIONS			(GM_NAT_BASE+0x0000020510ull)
#define GM_NAT_PERF_REQ_TRANSLATIONS			(GM_NAT_BASE+0x0000020518ull)
#define GM_NAT_PERF_RSP_TRANSLATIONS			(GM_NAT_BASE+0x0000020520ull)
#define GM_NAT_PERF_BTE_STALLED					(GM_NAT_BASE+0x0000020528ull)
#define GM_NAT_PERF_REQ_STALLED					(GM_NAT_BASE+0x0000020530ull)
#define GM_NAT_PERF_RSP_STALLED					(GM_NAT_BASE+0x0000020538ull)
#define GM_NAT_PERF_BTE_BLOCKED					(GM_NAT_BASE+0x0000020540ull)
#define GM_NAT_PERF_REQ_BLOCKED					(GM_NAT_BASE+0x0000020548ull)
#define GM_NAT_PERF_RSP_BLOCKED					(GM_NAT_BASE+0x0000020550ull)
#define GM_NAT_PERF_TRANS_ERROR0				(GM_NAT_BASE+0x0000020558ull)
#define GM_NAT_PERF_TRANS_ERROR1				(GM_NAT_BASE+0x0000020560ull)
#define GM_NAT_PERF_TRANS_ERROR2				(GM_NAT_BASE+0x0000020568ull)
#define GM_NAT_PERF_TRANS_ERROR3				(GM_NAT_BASE+0x0000020570ull)
#define GM_NAT_PERF_TRANS_ERROR4				(GM_NAT_BASE+0x0000020578ull)
#define GM_NAT_PERF_TRANS_ERROR5				(GM_NAT_BASE+0x0000020580ull)
#define GM_NL_PERF_CNTRL						(GM_NL_BASE+0x0000040800ull)
#define GM_NPT_PERF_COUNTER_EN					(GM_NPT_BASE+0x0000000100ull)
#define GM_NPT_PERF_LB_FLIT_CNTR				(GM_NPT_BASE+0x0000000120ull)
#define GM_NPT_PERF_LB_PKT_CNTR					(GM_NPT_BASE+0x0000000128ull)
#define GM_NPT_PERF_LB_STALLED_CNTR				(GM_NPT_BASE+0x0000000130ull)
#define GM_NPT_PERF_LB_BLOCKED_CNTR				(GM_NPT_BASE+0x0000000138ull)
#define GM_NPT_PERF_ACP_FLIT_CNTR				(GM_NPT_BASE+0x0000000140ull)
#define GM_NPT_PERF_ACP_PKT_CNTR				(GM_NPT_BASE+0x0000000148ull)
#define GM_NPT_PERF_ACP_STALLED_CNTR			(GM_NPT_BASE+0x0000000150ull)
#define GM_NPT_PERF_ACP_BLOCKED_CNTR			(GM_NPT_BASE+0x0000000158ull)
#define GM_NPT_PERF_NRP_FLIT_CNTR				(GM_NPT_BASE+0x0000000160ull)
#define GM_NPT_PERF_NRP_PKT_CNTR				(GM_NPT_BASE+0x0000000168ull)
#define GM_NPT_PERF_NRP_STALLED_CNTR			(GM_NPT_BASE+0x0000000170ull)
#define GM_NPT_PERF_NRP_BLOCKED_CNTR			(GM_NPT_BASE+0x0000000178ull)
#define GM_NPT_PERF_NPT_FLIT_CNTR				(GM_NPT_BASE+0x0000000180ull)
#define GM_NPT_PERF_NPT_PKT_CNTR				(GM_NPT_BASE+0x0000000188ull)
#define GM_NPT_PERF_NPT_STALLED_CNTR			(GM_NPT_BASE+0x0000000190ull)
#define GM_NPT_PERF_NPT_BLOCKED_CNTR			(GM_NPT_BASE+0x0000000198ull)
#define GM_NPT_PERF_HTIRSP_FLIT_CNTR			(GM_NPT_BASE+0x00000001a0ull)
#define GM_NPT_PERF_HTIRSP_PKT_CNTR				(GM_NPT_BASE+0x00000001a8ull)
#define GM_NPT_PERF_HTIRSP_ERR_CNTR				(GM_NPT_BASE+0x00000001b0ull)
#define GM_NPT_PERF_FILL_RSP_PKT_CNTR			(GM_NPT_BASE+0x00000001b8ull)
#define GM_NPT_PERF_NL_RSP_PKT_CNTR				(GM_NPT_BASE+0x00000001c0ull)
#define GM_NPT_PERF_BTE_RSP_PKT_CNTR			(GM_NPT_BASE+0x00000001c8ull)
#define GM_ORB_PERF_VC1_STALLED					(GM_ORB_BASE+0x0000018000ull)
#define GM_ORB_PERF_VC1_BLOCKED					(GM_ORB_BASE+0x0000018008ull)
#define GM_ORB_PERF_VC1_BLOCKED_PKT_GEN			(GM_ORB_BASE+0x0000018010ull)
#define GM_ORB_PERF_VC1_PKTS					(GM_ORB_BASE+0x0000018018ull)
#define GM_ORB_PERF_VC1_FLITS					(GM_ORB_BASE+0x0000018020ull)
#define GM_ORB_PERF_VC0_STALLED					(GM_ORB_BASE+0x0000018028ull)
#define GM_ORB_PERF_VC0_PKTS					(GM_ORB_BASE+0x0000018038ull)
#define GM_ORB_PERF_VC0_FLITS					(GM_ORB_BASE+0x0000018040ull)
#define GM_RAT_PERF_COUNTER_EN					(GM_RAT_BASE+0x0000000100ull)
#define GM_RAT_PERF_HEADER_FLITS_VC0			(GM_RAT_BASE+0x0000000110ull)
#define GM_RAT_PERF_DATA_FLITS_VC0				(GM_RAT_BASE+0x0000000118ull)
#define GM_RAT_PERF_TRANSLATIONS_VC0			(GM_RAT_BASE+0x0000000120ull)
#define GM_RAT_PERF_TRANSLATION_ERRORS_VC0		(GM_RAT_BASE+0x0000000128ull)
#define GM_RAT_PERF_STALLED_CREDITS_VC0			(GM_RAT_BASE+0x0000000130ull)
#define GM_RAT_PERF_STALLED_TRANSLATION_VC0		(GM_RAT_BASE+0x0000000138ull)
#define GM_RAT_PERF_HEADER_FLITS_VC1			(GM_RAT_BASE+0x0000000140ull)
#define GM_RAT_PERF_DATA_FLITS_VC1				(GM_RAT_BASE+0x0000000148ull)
#define GM_RAT_PERF_TRANSLATIONS_VC1			(GM_RAT_BASE+0x0000000150ull)
#define GM_RAT_PERF_TRANSLATION_ERRORS_VC1		(GM_RAT_BASE+0x0000000158ull)
#define GM_RAT_PERF_STALLED_CREDITS_VC1			(GM_RAT_BASE+0x0000000160ull)
#define GM_RAT_PERF_STALLED_TRANSLATION_VC1		(GM_RAT_BASE+0x0000000168ull)
#define GM_RMT_PUT_PERFORMANCE_COUNTERS			(GM_RMT_BASE+0x0000002020ull)
#define GM_RMT_PUT_PERFORMANCE_COUNTERS0		(GM_RMT_BASE+0x0000002020ull)
#define GM_RMT_PUT_PERFORMANCE_COUNTERS1		(GM_RMT_BASE+0x0000002028ull)
#define GM_RMT_PUT_PERFORMANCE_COUNTERS2		(GM_RMT_BASE+0x000000202cull)
#define GM_RMT_PUT_PERFORMANCE_COUNTERS3		(GM_RMT_BASE+0x000000202eull)
#define GM_RMT_PUT_PERFORMANCE_COUNTERS4		(GM_RMT_BASE+0x0000002030ull)
#define GM_RMT_PUT_PERFORMANCE_COUNTERS5		(GM_RMT_BASE+0x0000002034ull)
#define GM_RMT_PUT_PERFORMANCE_COUNTERS6		(GM_RMT_BASE+0x0000002038ull)
#define GM_RMT_PUT_PERFORMANCE_COUNTERS7		(GM_RMT_BASE+0x000000203cull)
#define GM_RMT_SEND_PERFORMANCE_COUNTERS		(GM_RMT_BASE+0x0000002060ull)
#define GM_RMT_SEND_PERFORMANCE_COUNTERS0		(GM_RMT_BASE+0x0000002060ull)
#define GM_RMT_SEND_PERFORMANCE_COUNTERS1		(GM_RMT_BASE+0x0000002068ull)
#define GM_RMT_SEND_PERFORMANCE_COUNTERS2		(GM_RMT_BASE+0x000000206cull)
#define GM_RMT_SEND_PERFORMANCE_COUNTERS3		(GM_RMT_BASE+0x000000206eull)
#define GM_RMT_SEND_PERFORMANCE_COUNTERS4		(GM_RMT_BASE+0x0000002070ull)
#define GM_RMT_SEND_PERFORMANCE_COUNTERS5		(GM_RMT_BASE+0x0000002074ull)
#define GM_RMT_SEND_PERFORMANCE_COUNTERS6		(GM_RMT_BASE+0x0000002078ull)
#define GM_RMT_SEND_PERFORMANCE_COUNTERS7		(GM_RMT_BASE+0x000000207cull)
#define GM_SSID_PERF_SSID_ALLOCATE_COUNT		(GM_SSID_BASE+0x00000001a0ull)
#define GM_SSID_PERF_SSIDS_IN_USE				(GM_SSID_BASE+0x00000001a8ull)
#define GM_SSID_PERF_OUTOFSSIDS_COUNT			(GM_SSID_BASE+0x00000001b0ull)
#define GM_SSID_PERF_OUTOFSSIDS_DURATION		(GM_SSID_BASE+0x00000001b8ull)
#define GM_SSID_PERF_OUT_STALLED_DURATION		(GM_SSID_BASE+0x00000001c0ull)
#define GM_SSID_PERF_COMPLETION_COUNT_SELECTOR 	(GM_SSID_BASE+0x00000001c8ull)
#define GM_SSID_PERF_COMPLETION_COUNT_1			(GM_SSID_BASE+0x00000001d0ull)
#define GM_SSID_PERF_COMPLETION_COUNT_2			(GM_SSID_BASE+0x00000001d8ull)
#define GM_TARB_PERF_OUT_FLITS					(GM_TARB_BASE+0x0000000200ull)
#define GM_TARB_PERF_OUT_PKTS					(GM_TARB_BASE+0x0000000208ull)
#define GM_TARB_PERF_OUT_STALLED				(GM_TARB_BASE+0x0000000210ull)
#define GM_TARB_PERF_BTE_FLITS					(GM_TARB_BASE+0x0000000220ull)
#define GM_TARB_PERF_BTE_PKTS					(GM_TARB_BASE+0x0000000228ull)
#define GM_TARB_PERF_BTE_STALLED				(GM_TARB_BASE+0x0000000230ull)
#define GM_TARB_PERF_BTE_BLOCKED				(GM_TARB_BASE+0x0000000238ull)
#define GM_TARB_PERF_FMA_FLITS					(GM_TARB_BASE+0x0000000240ull)
#define GM_TARB_PERF_FMA_PKTS					(GM_TARB_BASE+0x0000000248ull)
#define GM_TARB_PERF_FMA_STALLED				(GM_TARB_BASE+0x0000000250ull)
#define GM_TARB_PERF_FMA_BLOCKED				(GM_TARB_BASE+0x0000000258ull)
#define GM_TARB_PERF_LB_FLITS					(GM_TARB_BASE+0x0000000260ull)
#define GM_TARB_PERF_LB_PKTS					(GM_TARB_BASE+0x0000000268ull)
#define GM_TARB_PERF_LB_STALLED					(GM_TARB_BASE+0x0000000270ull)
#define GM_TARB_PERF_LB_BLOCKED					(GM_TARB_BASE+0x0000000278ull)
#define GM_NL_PERF_COUNTER_0					(GM_NL_BASE+0x0000040000ull)
#define GM_NL_PERF_COUNTER_1					(GM_NL_BASE+0x0000040008ull)
#define GM_NL_PERF_COUNTER_2					(GM_NL_BASE+0x0000040010ull)
#define GM_NL_PERF_COUNTER_3					(GM_NL_BASE+0x0000040018ull)
#define GM_NL_PERF_COUNTER_4					(GM_NL_BASE+0x0000040020ull)
#define GM_NL_PERF_COUNTER_5					(GM_NL_BASE+0x0000040028ull)
#define GM_NL_PERF_COUNTER_6					(GM_NL_BASE+0x0000040030ull)
#define GM_NL_PERF_COUNTER_7					(GM_NL_BASE+0x0000040038ull)
#define GM_NL_PERF_COUNTER_8					(GM_NL_BASE+0x0000040040ull)
#define GM_NL_PERF_COUNTER_9					(GM_NL_BASE+0x0000040048ull)
#define GM_NL_PERF_COUNTER_10					(GM_NL_BASE+0x0000040050ull)
#define GM_NL_PERF_COUNTER_11					(GM_NL_BASE+0x0000040058ull)
#define GM_NL_PERF_COUNTER_12					(GM_NL_BASE+0x0000040060ull)
#define GM_NL_PERF_COUNTER_13					(GM_NL_BASE+0x0000040068ull)
#define GM_NL_PERF_COUNTER_14					(GM_NL_BASE+0x0000040070ull)
#define GM_NL_PERF_COUNTER_15					(GM_NL_BASE+0x0000040078ull)
#define GM_NL_PERF_COUNTER_16					(GM_NL_BASE+0x0000040080ull)
#define GM_NL_PERF_COUNTER_17					(GM_NL_BASE+0x0000040088ull)
#define GM_NL_PERF_COUNTER_18					(GM_NL_BASE+0x0000040090ull)
#define GM_NL_PERF_COUNTER_19					(GM_NL_BASE+0x0000040098ull)
#define GM_NL_PERF_COUNTER_20					(GM_NL_BASE+0x00000400a0ull)
#define GM_NL_PERF_COUNTER_21					(GM_NL_BASE+0x00000400a8ull)
#define GM_NL_PERF_COUNTER_22					(GM_NL_BASE+0x00000400b0ull)
#define GM_NL_PERF_COUNTER_23					(GM_NL_BASE+0x00000400b8ull)
#define GM_NL_PERF_COUNTER_24					(GM_NL_BASE+0x00000400c0ull)
#define GM_NL_PERF_COUNTER_25					(GM_NL_BASE+0x00000400c8ull)
#define GM_NL_PERF_COUNTER_26					(GM_NL_BASE+0x00000400d0ull)
#define GM_NL_PERF_COUNTER_27					(GM_NL_BASE+0x00000400d8ull)
#define GM_NL_PERF_COUNTER_28					(GM_NL_BASE+0x00000400e0ull)
#define GM_NL_PERF_COUNTER_29					(GM_NL_BASE+0x00000400e8ull)
#define GM_NL_PERF_COUNTER_30					(GM_NL_BASE+0x00000400f0ull)
#define GM_NL_PERF_COUNTER_31					(GM_NL_BASE+0x00000400f8ull)
#define GM_NL_PERF_COUNTER_32					(GM_NL_BASE+0x0000040100ull)
#define GM_NL_PERF_COUNTER_33					(GM_NL_BASE+0x0000040108ull)
#define GM_NL_PERF_COUNTER_34					(GM_NL_BASE+0x0000040110ull)
#define GM_NL_PERF_COUNTER_35					(GM_NL_BASE+0x0000040118ull)
#define GM_NL_PERF_COUNTER_36					(GM_NL_BASE+0x0000040120ull)
#define GM_NL_PERF_COUNTER_37					(GM_NL_BASE+0x0000040128ull)
#define GM_NL_PERF_COUNTER_38					(GM_NL_BASE+0x0000040130ull)
#define GM_NL_PERF_COUNTER_39					(GM_NL_BASE+0x0000040138ull)
#define GM_NL_PERF_COUNTER_40					(GM_NL_BASE+0x0000040140ull)
#define GM_NL_PERF_COUNTER_41					(GM_NL_BASE+0x0000040148ull)
#define GM_NL_PERF_COUNTER_42					(GM_NL_BASE+0x0000040150ull)
#define GM_NL_PERF_COUNTER_43					(GM_NL_BASE+0x0000040158ull)
#define GM_NL_PERF_COUNTER_44					(GM_NL_BASE+0x0000040160ull)
#define GM_NL_PERF_COUNTER_45					(GM_NL_BASE+0x0000040168ull)
#define GM_NL_PERF_COUNTER_46					(GM_NL_BASE+0x0000040170ull)
#define GM_NL_PERF_COUNTER_47					(GM_NL_BASE+0x0000040178ull)
#define GM_NL_PERF_COUNTER_48					(GM_NL_BASE+0x0000040180ull)
#define GM_NL_PERF_COUNTER_49					(GM_NL_BASE+0x0000040188ull)
#define GM_NL_PERF_COUNTER_50					(GM_NL_BASE+0x0000040190ull)
#define GM_NL_PERF_COUNTER_51					(GM_NL_BASE+0x0000040198ull)
#define GM_NL_PERF_COUNTER_52					(GM_NL_BASE+0x00000401a0ull)
#define GM_NL_PERF_COUNTER_53					(GM_NL_BASE+0x00000401a8ull)
#define GM_NL_PERF_COUNTER_54					(GM_NL_BASE+0x00000401b0ull)
#define GM_NL_PERF_COUNTER_55					(GM_NL_BASE+0x00000401b8ull)
#define GM_NL_PERF_COUNTER_56					(GM_NL_BASE+0x00000401c0ull)
#define GM_NL_PERF_COUNTER_57					(GM_NL_BASE+0x00000401c8ull)
#define GM_NL_PERF_COUNTER_58					(GM_NL_BASE+0x00000401d0ull)
#define GM_NL_PERF_COUNTER_59					(GM_NL_BASE+0x00000401d8ull)
#define GM_NL_PERF_COUNTER_60					(GM_NL_BASE+0x00000401e0ull)
#define GM_NL_PERF_COUNTER_61					(GM_NL_BASE+0x00000401e8ull)
#define GM_NL_PERF_COUNTER_62					(GM_NL_BASE+0x00000401f0ull)
#define GM_NL_PERF_COUNTER_63					(GM_NL_BASE+0x00000401f8ull)
#define GM_NL_PERF_COUNTER_64					(GM_NL_BASE+0x0000040200ull)
#define GM_NL_PERF_COUNTER_65					(GM_NL_BASE+0x0000040208ull)
#define GM_NL_PERF_COUNTER_66					(GM_NL_BASE+0x0000040210ull)
#define GM_NL_PERF_COUNTER_67					(GM_NL_BASE+0x0000040218ull)
#define GM_NL_PERF_COUNTER_68					(GM_NL_BASE+0x0000040220ull)
#define GM_NL_PERF_COUNTER_69					(GM_NL_BASE+0x0000040228ull)
#define GM_NL_PERF_COUNTER_70					(GM_NL_BASE+0x0000040230ull)
#define GM_NL_PERF_COUNTER_71					(GM_NL_BASE+0x0000040238ull)
#define GM_NL_PERF_COUNTER_72					(GM_NL_BASE+0x0000040240ull)
#define GM_NL_PERF_COUNTER_73					(GM_NL_BASE+0x0000040248ull)
#define GM_NL_PERF_COUNTER_74					(GM_NL_BASE+0x0000040250ull)
#define GM_NL_PERF_COUNTER_75					(GM_NL_BASE+0x0000040258ull)
#define GM_NL_PERF_COUNTER_76					(GM_NL_BASE+0x0000040260ull)
#define GM_NL_PERF_COUNTER_77					(GM_NL_BASE+0x0000040268ull)
#define GM_NL_PERF_COUNTER_78					(GM_NL_BASE+0x0000040270ull)
#define GM_NL_PERF_COUNTER_79					(GM_NL_BASE+0x0000040278ull)
#define GM_NL_PERF_COUNTER_80					(GM_NL_BASE+0x0000040280ull)
#define GM_NL_PERF_COUNTER_81					(GM_NL_BASE+0x0000040288ull)
#define GM_NL_PERF_COUNTER_82					(GM_NL_BASE+0x0000040290ull)
#define GM_NL_PERF_COUNTER_83					(GM_NL_BASE+0x0000040298ull)
#define GM_NL_PERF_COUNTER_84					(GM_NL_BASE+0x00000402a0ull)
#define GM_NL_PERF_COUNTER_85					(GM_NL_BASE+0x00000402a8ull)
#define GM_NL_PERF_COUNTER_86					(GM_NL_BASE+0x00000402b0ull)
#define GM_NL_PERF_COUNTER_87					(GM_NL_BASE+0x00000402b8ull)
#define GM_NL_PERF_COUNTER_88					(GM_NL_BASE+0x00000402c0ull)
#define GM_NL_PERF_COUNTER_89					(GM_NL_BASE+0x00000402c8ull)
#define GM_NL_PERF_COUNTER_90					(GM_NL_BASE+0x00000402d0ull)
#define GM_NL_PERF_COUNTER_91					(GM_NL_BASE+0x00000402d8ull)
#define GM_NL_PERF_COUNTER_92					(GM_NL_BASE+0x00000402e0ull)
#define GM_NL_PERF_COUNTER_93					(GM_NL_BASE+0x00000402e8ull)
#define GM_NL_PERF_COUNTER_94					(GM_NL_BASE+0x00000402f0ull)
#define GM_NL_PERF_COUNTER_95					(GM_NL_BASE+0x00000402f8ull)
#define GM_NL_PERF_COUNTER_96					(GM_NL_BASE+0x0000040300ull)
#define GM_NL_PERF_COUNTER_97					(GM_NL_BASE+0x0000040308ull)
#define GM_NL_PERF_COUNTER_98					(GM_NL_BASE+0x0000040310ull)
#define GM_NL_PERF_COUNTER_99					(GM_NL_BASE+0x0000040318ull)
#define GM_NL_PERF_COUNTER_100					(GM_NL_BASE+0x0000040320ull)
#define GM_NL_PERF_COUNTER_101					(GM_NL_BASE+0x0000040328ull)
#define GM_NL_PERF_COUNTER_102					(GM_NL_BASE+0x0000040330ull)
#define GM_NL_PERF_COUNTER_103					(GM_NL_BASE+0x0000040338ull)
#define GM_NL_PERF_COUNTER_104					(GM_NL_BASE+0x0000040340ull)
#define GM_NL_PERF_COUNTER_105					(GM_NL_BASE+0x0000040348ull)
#define GM_NL_PERF_COUNTER_106					(GM_NL_BASE+0x0000040350ull)
#define GM_NL_PERF_COUNTER_107					(GM_NL_BASE+0x0000040358ull)
#define GM_NL_PERF_COUNTER_108					(GM_NL_BASE+0x0000040360ull)
#define GM_NL_PERF_COUNTER_109					(GM_NL_BASE+0x0000040368ull)
#define GM_NL_PERF_COUNTER_110					(GM_NL_BASE+0x0000040370ull)
#define GM_NL_PERF_COUNTER_111					(GM_NL_BASE+0x0000040378ull)
#define GM_NL_PERF_COUNTER_112					(GM_NL_BASE+0x0000040380ull)
#define GM_NL_PERF_COUNTER_113					(GM_NL_BASE+0x0000040388ull)
#define GM_NL_PERF_COUNTER_114					(GM_NL_BASE+0x0000040390ull)
#define GM_NL_PERF_COUNTER_115					(GM_NL_BASE+0x0000040398ull)
#define GM_NL_PERF_COUNTER_116					(GM_NL_BASE+0x00000403a0ull)
#define GM_NL_PERF_COUNTER_117					(GM_NL_BASE+0x00000403a8ull)
#define GM_NL_PERF_COUNTER_118					(GM_NL_BASE+0x00000403b0ull)
#define GM_NL_PERF_COUNTER_119					(GM_NL_BASE+0x00000403b8ull)
#define GM_NL_PERF_COUNTER_120					(GM_NL_BASE+0x00000403c0ull)
#define GM_NL_PERF_COUNTER_121					(GM_NL_BASE+0x00000403c8ull)
#define GM_NL_PERF_COUNTER_122					(GM_NL_BASE+0x00000403d0ull)
#define GM_NL_PERF_COUNTER_123					(GM_NL_BASE+0x00000403d8ull)
#define GM_NL_PERF_COUNTER_124					(GM_NL_BASE+0x00000403e0ull)
#define GM_NL_PERF_COUNTER_125					(GM_NL_BASE+0x00000403e8ull)
#define GM_NL_PERF_COUNTER_126					(GM_NL_BASE+0x00000403f0ull)
#define GM_NL_PERF_COUNTER_127					(GM_NL_BASE+0x00000403f8ull)
#define GM_NL_PERF_COUNTER_128					(GM_NL_BASE+0x0000040430ull)
#define GM_NL_PERF_COUNTER_129					(GM_NL_BASE+0x0000040438ull)
#define GM_NL_PERF_COUNTER_130					(GM_NL_BASE+0x0000040470ull)
#define GM_NL_PERF_COUNTER_131					(GM_NL_BASE+0x0000040478ull)
#define GM_NL_PERF_COUNTER_132					(GM_NL_BASE+0x0000040400ull)
#define GM_NL_PERF_COUNTER_133					(GM_NL_BASE+0x0000040408ull)
#define GM_NL_PERF_COUNTER_134					(GM_NL_BASE+0x0000040410ull)
#define GM_NL_PERF_COUNTER_135					(GM_NL_BASE+0x0000040418ull)
#define GM_NL_PERF_COUNTER_136					(GM_NL_BASE+0x0000040420ull)
#define GM_NL_PERF_COUNTER_137					(GM_NL_BASE+0x0000040428ull)
#define GM_NL_PERF_COUNTER_138					(GM_NL_BASE+0x0000040440ull)
#define GM_NL_PERF_COUNTER_139					(GM_NL_BASE+0x0000040448ull)
#define GM_NL_PERF_COUNTER_140					(GM_NL_BASE+0x0000040450ull)
#define GM_NL_PERF_COUNTER_141					(GM_NL_BASE+0x0000040458ull)
#define GM_NL_PERF_COUNTER_142					(GM_NL_BASE+0x0000040460ull)
#define GM_NL_PERF_COUNTER_143					(GM_NL_BASE+0x0000040468ull)
#define GM_NL_PERF_COUNTER_144					(GM_NL_BASE+0x0000040480ull)
#define GM_NL_PERF_COUNTER_145					(GM_NL_BASE+0x0000040488ull)
#define GM_NL_PERF_COUNTER_146					(GM_NL_BASE+0x0000040490ull)
#define GM_NL_PERF_COUNTER_147					(GM_NL_BASE+0x0000040498ull)
#define GM_NL_PERF_COUNTER_148					(GM_NL_BASE+0x00000404a0ull)
#define GM_NL_PERF_COUNTER_149					(GM_NL_BASE+0x00000404a8ull)
#define GM_NL_PERF_COUNTER_150					(GM_NL_BASE+0x00000404c0ull)
#define GM_NL_PERF_COUNTER_151					(GM_NL_BASE+0x00000404c8ull)
#define GM_NL_PERF_COUNTER_152					(GM_NL_BASE+0x00000404d0ull)
#define GM_NL_PERF_COUNTER_153					(GM_NL_BASE+0x00000404d8ull)
#define GM_NL_PERF_COUNTER_154					(GM_NL_BASE+0x00000404e0ull)
#define GM_NL_PERF_COUNTER_155					(GM_NL_BASE+0x00000404e8ull)
#define GM_NL_PERF_COUNTER_156					(GM_NL_BASE+0x0000040500ull)
#define GM_NL_PERF_COUNTER_157					(GM_NL_BASE+0x0000040508ull)
#define GM_NL_PERF_COUNTER_158					(GM_NL_BASE+0x0000040510ull)
#define GM_NL_PERF_COUNTER_159					(GM_NL_BASE+0x0000040518ull)
#define GM_NL_PERF_COUNTER_160					(GM_NL_BASE+0x0000040520ull)
#define GM_NL_PERF_COUNTER_161					(GM_NL_BASE+0x0000040528ull)
#define GM_NL_PERF_COUNTER_162					(GM_NL_BASE+0x0000040540ull)
#define GM_NL_PERF_COUNTER_163					(GM_NL_BASE+0x0000040548ull)
#define GM_NL_PERF_COUNTER_164					(GM_NL_BASE+0x0000040550ull)
#define GM_NL_PERF_COUNTER_165					(GM_NL_BASE+0x0000040558ull)
#define GM_NL_PERF_COUNTER_166					(GM_NL_BASE+0x0000040560ull)
#define GM_NL_PERF_COUNTER_167					(GM_NL_BASE+0x0000040568ull)
#define GM_NL_PERF_COUNTER_168					(GM_NL_BASE+0x0000040580ull)
#define GM_NL_PERF_COUNTER_169					(GM_NL_BASE+0x0000040588ull)
#define GM_NL_PERF_COUNTER_170					(GM_NL_BASE+0x0000040590ull)
#define GM_NL_PERF_COUNTER_171					(GM_NL_BASE+0x0000040598ull)
#define GM_NL_PERF_COUNTER_172					(GM_NL_BASE+0x00000405a0ull)
#define GM_NL_PERF_COUNTER_173					(GM_NL_BASE+0x00000405a8ull)
#define GM_NL_PERF_COUNTER_174					(GM_NL_BASE+0x00000405c0ull)
#define GM_NL_PERF_COUNTER_175					(GM_NL_BASE+0x00000405c8ull)
#define GM_NL_PERF_COUNTER_176					(GM_NL_BASE+0x00000405d0ull)
#define GM_NL_PERF_COUNTER_177					(GM_NL_BASE+0x00000405d8ull)
#define GM_NL_PERF_COUNTER_178					(GM_NL_BASE+0x00000405e0ull)
#define GM_NL_PERF_COUNTER_179					(GM_NL_BASE+0x00000405e8ull)
#define GM_NL_PERF_COUNTER_180					(GM_NL_BASE+0x0000040600ull)
#define GM_NL_PERF_COUNTER_181					(GM_NL_BASE+0x0000040608ull)
#define GM_NL_PERF_COUNTER_182					(GM_NL_BASE+0x0000040610ull)
#define GM_NL_PERF_COUNTER_183					(GM_NL_BASE+0x0000040618ull)
#define GM_NL_PERF_COUNTER_184					(GM_NL_BASE+0x0000040620ull)
#define GM_NL_PERF_COUNTER_185					(GM_NL_BASE+0x0000040628ull)
#define GM_NL_PERF_COUNTER_186					(GM_NL_BASE+0x0000040640ull)
#define GM_NL_PERF_COUNTER_187					(GM_NL_BASE+0x0000040648ull)
#define GM_NL_PERF_COUNTER_188					(GM_NL_BASE+0x0000040650ull)
#define GM_NL_PERF_COUNTER_189					(GM_NL_BASE+0x0000040658ull)
#define GM_NL_PERF_COUNTER_190					(GM_NL_BASE+0x0000040660ull)
#define GM_NL_PERF_COUNTER_191					(GM_NL_BASE+0x0000040668ull)
#define GM_NL_PERF_COUNTER_192					(GM_NL_BASE+0x0000040680ull)
#define GM_NL_PERF_COUNTER_193					(GM_NL_BASE+0x0000040688ull)
#define GM_NL_PERF_COUNTER_194					(GM_NL_BASE+0x0000040690ull)
#define GM_NL_PERF_COUNTER_195					(GM_NL_BASE+0x0000040698ull)
#define GM_NL_PERF_COUNTER_196					(GM_NL_BASE+0x00000406a0ull)
#define GM_NL_PERF_COUNTER_197					(GM_NL_BASE+0x00000406a8ull)
#define GM_NL_PERF_COUNTER_198					(GM_NL_BASE+0x00000406c0ull)
#define GM_NL_PERF_COUNTER_199					(GM_NL_BASE+0x00000406c8ull)
#define GM_NL_PERF_COUNTER_200					(GM_NL_BASE+0x00000406d0ull)
#define GM_NL_PERF_COUNTER_201					(GM_NL_BASE+0x00000406d8ull)
#define GM_NL_PERF_COUNTER_202					(GM_NL_BASE+0x00000406e0ull)
#define GM_NL_PERF_COUNTER_203					(GM_NL_BASE+0x00000406e8ull)
#define GM_NL_PERF_COUNTER_204					(GM_NL_BASE+0x0000040700ull)
#define GM_NL_PERF_COUNTER_205					(GM_NL_BASE+0x0000040708ull)
#define GM_NL_PERF_COUNTER_206					(GM_NL_BASE+0x0000040710ull)
#define GM_NL_PERF_COUNTER_207					(GM_NL_BASE+0x0000040718ull)
#define GM_NL_PERF_COUNTER_208					(GM_NL_BASE+0x0000040720ull)
#define GM_NL_PERF_COUNTER_209					(GM_NL_BASE+0x0000040728ull)
#define GM_NL_PERF_COUNTER_210					(GM_NL_BASE+0x0000040740ull)
#define GM_NL_PERF_COUNTER_211					(GM_NL_BASE+0x0000040748ull)
#define GM_NL_PERF_COUNTER_212					(GM_NL_BASE+0x0000040750ull)
#define GM_NL_PERF_COUNTER_213					(GM_NL_BASE+0x0000040758ull)
#define GM_NL_PERF_COUNTER_214					(GM_NL_BASE+0x0000040760ull)
#define GM_NL_PERF_COUNTER_215					(GM_NL_BASE+0x0000040768ull)
#define GM_NL_PERF_COUNTER_216					(GM_NL_BASE+0x0000040780ull)
#define GM_NL_PERF_COUNTER_217					(GM_NL_BASE+0x0000040788ull)
#define GM_NL_PERF_COUNTER_218					(GM_NL_BASE+0x0000040790ull)
#define GM_NL_PERF_COUNTER_219					(GM_NL_BASE+0x0000040798ull)
#define GM_NL_PERF_COUNTER_220					(GM_NL_BASE+0x00000407a0ull)
#define GM_NL_PERF_COUNTER_221					(GM_NL_BASE+0x00000407a8ull)
#define GM_NL_PERF_COUNTER_222					(GM_NL_BASE+0x00000407c0ull)
#define GM_NL_PERF_COUNTER_223					(GM_NL_BASE+0x00000407c8ull)
#define GM_NL_PERF_COUNTER_224					(GM_NL_BASE+0x00000407d0ull)
#define GM_NL_PERF_COUNTER_225					(GM_NL_BASE+0x00000407d8ull)
#define GM_NL_PERF_COUNTER_226					(GM_NL_BASE+0x00000407e0ull)
#define GM_NL_PERF_COUNTER_227					(GM_NL_BASE+0x00000407e8ull)
#define GM_NL_PERF_COUNTER_228					(GM_NL_BASE+0x00000404b0ull)
#define GM_NL_PERF_COUNTER_229					(GM_NL_BASE+0x00000404b8ull)
#define GM_NL_PERF_COUNTER_230					(GM_NL_BASE+0x00000404f0ull)
#define GM_NL_PERF_COUNTER_231					(GM_NL_BASE+0x00000404f8ull)

static const gpcd_mmr_desc_t valid_mmrs[] =
{
	{GM_AMO_PERF_COUNTER_EN, "GM_AMO_PERF_COUNTER_EN"},
	{GM_AMO_PERF_CQ_FLIT_CNTR, "GM_AMO_PERF_CQ_FLIT_CNTR"},
	{GM_AMO_PERF_CQ_PKT_CNTR, "GM_AMO_PERF_CQ_PKT_CNTR"},
	{GM_AMO_PERF_CQ_STALLED_CNTR, "GM_AMO_PERF_CQ_STALLED_CNTR"},
	{GM_AMO_PERF_CQ_BLOCKED_CNTR, "GM_AMO_PERF_CQ_BLOCKED_CNTR"},
	{GM_AMO_PERF_RMT_FLIT_CNTR, "GM_AMO_PERF_RMT_FLIT_CNTR"},
	{GM_AMO_PERF_RMT_PKT_CNTR, "GM_AMO_PERF_RMT_PKT_CNTR"},
	{GM_AMO_PERF_RMT_STALLED_CNTR, "GM_AMO_PERF_RMT_STALLED_CNTR"},
	{GM_AMO_PERF_RMT_BLOCKED_CNTR, "GM_AMO_PERF_RMT_BLOCKED_CNTR"},
	{GM_AMO_PERF_ERROR_HEADER_CNTR, "GM_AMO_PERF_ERROR_HEADER_CNTR"},
	{GM_AMO_PERF_AMO_HEADER_CNTR, "GM_AMO_PERF_AMO_HEADER_CNTR"},
	{GM_AMO_PERF_GET_HEADER_CNTR, "GM_AMO_PERF_GET_HEADER_CNTR"},
	{GM_AMO_PERF_PUT_HEADER_CNTR, "GM_AMO_PERF_PUT_HEADER_CNTR"},
	{GM_AMO_PERF_MSGCOMP_HEADER_CNTR, "GM_AMO_PERF_MSGCOMP_HEADER_CNTR"},
	{GM_AMO_PERF_FLUSH_HEADER_CNTR, "GM_AMO_PERF_FLUSH_HEADER_CNTR"},
	{GM_AMO_PERF_TAG_HIT_CNTR, "GM_AMO_PERF_TAG_HIT_CNTR"},
	{GM_AMO_PERF_TAG_MISS_CNTR, "GM_AMO_PERF_TAG_MISS_CNTR"},
	{GM_AMO_PERF_TAG_STALL_CNTR, "GM_AMO_PERF_TAG_STALL_CNTR"},
	{GM_AMO_PERF_REQLIST_FULL_STALL_CNTR, "GM_AMO_PERF_REQLIST_FULL_STALL_CNTR"},
	{GM_AMO_PERF_ACP_STALL_CNTR, "GM_AMO_PERF_ACP_STALL_CNTR"},
	{GM_AMO_PERF_ACP_MEM_UPDATE_CNTR, "GM_AMO_PERF_ACP_MEM_UPDATE_CNTR"},
	{GM_AMO_PERF_ACP_COMP_CNTR, "GM_AMO_PERF_ACP_COMP_CNTR"},
	{GM_AMO_PERF_FULL_INV_CNTR, "GM_AMO_PERF_FULL_INV_CNTR"},
	{GM_AMO_PERF_DONE_INV_CNTR, "GM_AMO_PERF_DONE_INV_CNTR"},
	{GM_FMA_PERF_TARB_PKT_CNT, "GM_FMA_PERF_TARB_PKT_CNT"},
	{GM_FMA_PERF_TARB_FLIT_CNT, "GM_FMA_PERF_TARB_FLIT_CNT"},
	{GM_FMA_PERF_TARB_STALLED_CNT, "GM_FMA_PERF_TARB_STALLED_CNT"},
	{GM_FMA_PERF_HT_NP_REQ_FLIT_CNT, "GM_FMA_PERF_HT_NP_REQ_FLIT_CNT"},
	{GM_FMA_PERF_HT_NP_REQ_PKT_CNT, "GM_FMA_PERF_HT_NP_REQ_PKT_CNT"},
	{GM_FMA_PERF_HT_P_REQ_FLIT_CNT, "GM_FMA_PERF_HT_P_REQ_FLIT_CNT"},
	{GM_FMA_PERF_HT_P_REQ_PKT_CNT, "GM_FMA_PERF_HT_P_REQ_PKT_CNT"},
	{GM_FMA_PERF_CQ_PKT_CNT, "GM_FMA_PERF_CQ_PKT_CNT"},
	{GM_FMA_PERF_CQ_STALLED_CNT, "GM_FMA_PERF_CQ_STALLED_CNT"},
	{GM_FMA_PERF_HT_RSP_PKT_CNT, "GM_FMA_PERF_HT_RSP_PKT_CNT"},
	{GM_FMA_PERF_HT_RSP_STALLED_CNT, "GM_FMA_PERF_HT_RSP_STALLED_CNT"},
	{GM_HARB_PERF_COUNTER_EN, "GM_HARB_PERF_COUNTER_EN"},
	{GM_HARB_PERF_IREQ_NP_FLITS, "GM_HARB_PERF_IREQ_NP_FLITS"},
	{GM_HARB_PERF_IREQ_NP_PKTS, "GM_HARB_PERF_IREQ_NP_PKTS"},
	{GM_HARB_PERF_IREQ_NP_STALLED, "GM_HARB_PERF_IREQ_NP_STALLED"},
	{GM_HARB_PERF_IREQ_P_FLITS, "GM_HARB_PERF_IREQ_P_FLITS"},
	{GM_HARB_PERF_IREQ_P_PKTS, "GM_HARB_PERF_IREQ_P_PKTS"},
	{GM_HARB_PERF_IREQ_P_STALLED, "GM_HARB_PERF_IREQ_P_STALLED"},
	{GM_HARB_PERF_AMO_NP_FLITS, "GM_HARB_PERF_AMO_NP_FLITS"},
	{GM_HARB_PERF_AMO_NP_PKTS, "GM_HARB_PERF_AMO_NP_PKTS"},
	{GM_HARB_PERF_AMO_NP_STALLED, "GM_HARB_PERF_AMO_NP_STALLED"},
	{GM_HARB_PERF_AMO_NP_BLOCKED, "GM_HARB_PERF_AMO_NP_BLOCKED"},
	{GM_HARB_PERF_AMO_P_NRP_FLITS, "GM_HARB_PERF_AMO_P_NRP_FLITS"},
	{GM_HARB_PERF_AMO_P_NRP_PKTS, "GM_HARB_PERF_AMO_P_NRP_PKTS"},
	{GM_HARB_PERF_AMO_P_NRP_STALLED, "GM_HARB_PERF_AMO_P_NRP_STALLED"},
	{GM_HARB_PERF_AMO_P_NRP_BLOCKED, "GM_HARB_PERF_AMO_P_NRP_BLOCKED"},
	{GM_HARB_PERF_AMO_P_ACP_FLITS, "GM_HARB_PERF_AMO_P_ACP_FLITS"},
	{GM_HARB_PERF_AMO_P_ACP_PKTS, "GM_HARB_PERF_AMO_P_ACP_PKTS"},
	{GM_HARB_PERF_AMO_P_ACP_STALLED, "GM_HARB_PERF_AMO_P_ACP_STALLED"},
	{GM_HARB_PERF_AMO_P_ACP_BLOCKED, "GM_HARB_PERF_AMO_P_ACP_BLOCKED"},
	{GM_HARB_PERF_BTE_NP_FLITS, "GM_HARB_PERF_BTE_NP_FLITS"},
	{GM_HARB_PERF_BTE_NP_PKTS, "GM_HARB_PERF_BTE_NP_PKTS"},
	{GM_HARB_PERF_BTE_NP_STALLED, "GM_HARB_PERF_BTE_NP_STALLED"},
	{GM_HARB_PERF_BTE_NP_BLOCKED, "GM_HARB_PERF_BTE_NP_BLOCKED"},
	{GM_HARB_PERF_BTE_P_FLITS, "GM_HARB_PERF_BTE_P_FLITS"},
	{GM_HARB_PERF_BTE_P_PKTS, "GM_HARB_PERF_BTE_P_PKTS"},
	{GM_HARB_PERF_BTE_P_STALLED, "GM_HARB_PERF_BTE_P_STALLED"},
	{GM_HARB_PERF_BTE_P_BLOCKED, "GM_HARB_PERF_BTE_P_BLOCKED"},
	{GM_HARB_PERF_RAT_P_FLITS, "GM_HARB_PERF_RAT_P_FLITS"},
	{GM_HARB_PERF_RAT_P_PKTS, "GM_HARB_PERF_RAT_P_PKTS"},
	{GM_HARB_PERF_RAT_P_STALLED, "GM_HARB_PERF_RAT_P_STALLED"},
	{GM_HARB_PERF_RAT_P_BLOCKED, "GM_HARB_PERF_RAT_P_BLOCKED"},
	{GM_NAT_PERF_COUNTER_EN, "GM_NAT_PERF_COUNTER_EN"},
	{GM_NAT_PERF_BTE_TRANSLATIONS, "GM_NAT_PERF_BTE_TRANSLATIONS"},
	{GM_NAT_PERF_REQ_TRANSLATIONS, "GM_NAT_PERF_REQ_TRANSLATIONS"},
	{GM_NAT_PERF_RSP_TRANSLATIONS, "GM_NAT_PERF_RSP_TRANSLATIONS"},
	{GM_NAT_PERF_BTE_STALLED, "GM_NAT_PERF_BTE_STALLED"},
	{GM_NAT_PERF_REQ_STALLED, "GM_NAT_PERF_REQ_STALLED"},
	{GM_NAT_PERF_RSP_STALLED, "GM_NAT_PERF_RSP_STALLED"},
	{GM_NAT_PERF_BTE_BLOCKED, "GM_NAT_PERF_BTE_BLOCKED"},
	{GM_NAT_PERF_REQ_BLOCKED, "GM_NAT_PERF_REQ_BLOCKED"},
	{GM_NAT_PERF_RSP_BLOCKED, "GM_NAT_PERF_RSP_BLOCKED"},
	{GM_NAT_PERF_TRANS_ERROR0, "GM_NAT_PERF_TRANS_ERROR0"},
	{GM_NAT_PERF_TRANS_ERROR1, "GM_NAT_PERF_TRANS_ERROR1"},
	{GM_NAT_PERF_TRANS_ERROR2, "GM_NAT_PERF_TRANS_ERROR2"},
	{GM_NAT_PERF_TRANS_ERROR3, "GM_NAT_PERF_TRANS_ERROR3"},
	{GM_NAT_PERF_TRANS_ERROR4, "GM_NAT_PERF_TRANS_ERROR4"},
	{GM_NAT_PERF_TRANS_ERROR5, "GM_NAT_PERF_TRANS_ERROR5"},
	{GM_NL_PERF_CNTRL, "GM_NL_PERF_CNTRL"},
	{GM_NPT_PERF_COUNTER_EN, "GM_NPT_PERF_COUNTER_EN"},
	{GM_NPT_PERF_LB_FLIT_CNTR, "GM_NPT_PERF_LB_FLIT_CNTR"},
	{GM_NPT_PERF_LB_PKT_CNTR, "GM_NPT_PERF_LB_PKT_CNTR"},
	{GM_NPT_PERF_LB_STALLED_CNTR, "GM_NPT_PERF_LB_STALLED_CNTR"},
	{GM_NPT_PERF_LB_BLOCKED_CNTR, "GM_NPT_PERF_LB_BLOCKED_CNTR"},
	{GM_NPT_PERF_ACP_FLIT_CNTR, "GM_NPT_PERF_ACP_FLIT_CNTR"},
	{GM_NPT_PERF_ACP_PKT_CNTR, "GM_NPT_PERF_ACP_PKT_CNTR"},
	{GM_NPT_PERF_ACP_STALLED_CNTR, "GM_NPT_PERF_ACP_STALLED_CNTR"},
	{GM_NPT_PERF_ACP_BLOCKED_CNTR, "GM_NPT_PERF_ACP_BLOCKED_CNTR"},
	{GM_NPT_PERF_NRP_FLIT_CNTR, "GM_NPT_PERF_NRP_FLIT_CNTR"},
	{GM_NPT_PERF_NRP_PKT_CNTR, "GM_NPT_PERF_NRP_PKT_CNTR"},
	{GM_NPT_PERF_NRP_STALLED_CNTR, "GM_NPT_PERF_NRP_STALLED_CNTR"},
	{GM_NPT_PERF_NRP_BLOCKED_CNTR, "GM_NPT_PERF_NRP_BLOCKED_CNTR"},
	{GM_NPT_PERF_NPT_FLIT_CNTR, "GM_NPT_PERF_NPT_FLIT_CNTR"},
	{GM_NPT_PERF_NPT_PKT_CNTR, "GM_NPT_PERF_NPT_PKT_CNTR"},
	{GM_NPT_PERF_NPT_STALLED_CNTR, "GM_NPT_PERF_NPT_STALLED_CNTR"},
	{GM_NPT_PERF_NPT_BLOCKED_CNTR, "GM_NPT_PERF_NPT_BLOCKED_CNTR"},
	{GM_NPT_PERF_HTIRSP_FLIT_CNTR, "GM_NPT_PERF_HTIRSP_FLIT_CNTR"},
	{GM_NPT_PERF_HTIRSP_PKT_CNTR, "GM_NPT_PERF_HTIRSP_PKT_CNTR"},
	{GM_NPT_PERF_HTIRSP_ERR_CNTR, "GM_NPT_PERF_HTIRSP_ERR_CNTR"},
	{GM_NPT_PERF_FILL_RSP_PKT_CNTR, "GM_NPT_PERF_FILL_RSP_PKT_CNTR"},
	{GM_NPT_PERF_NL_RSP_PKT_CNTR, "GM_NPT_PERF_NL_RSP_PKT_CNTR"},
	{GM_NPT_PERF_BTE_RSP_PKT_CNTR, "GM_NPT_PERF_BTE_RSP_PKT_CNTR"},
	{GM_ORB_PERF_VC1_STALLED, "GM_ORB_PERF_VC1_STALLED"},
	{GM_ORB_PERF_VC1_BLOCKED, "GM_ORB_PERF_VC1_BLOCKED"},
	{GM_ORB_PERF_VC1_BLOCKED_PKT_GEN, "GM_ORB_PERF_VC1_BLOCKED_PKT_GEN"},
	{GM_ORB_PERF_VC1_PKTS, "GM_ORB_PERF_VC1_PKTS"},
	{GM_ORB_PERF_VC1_FLITS, "GM_ORB_PERF_VC1_FLITS"},
	{GM_ORB_PERF_VC0_STALLED, "GM_ORB_PERF_VC0_STALLED"},
	{GM_ORB_PERF_VC0_PKTS, "GM_ORB_PERF_VC0_PKTS"},
	{GM_ORB_PERF_VC0_FLITS, "GM_ORB_PERF_VC0_FLITS"},
	{GM_RAT_PERF_COUNTER_EN, "GM_RAT_PERF_COUNTER_EN"},
	{GM_RAT_PERF_HEADER_FLITS_VC0, "GM_RAT_PERF_HEADER_FLITS_VC0"},
	{GM_RAT_PERF_DATA_FLITS_VC0, "GM_RAT_PERF_DATA_FLITS_VC0"},
	{GM_RAT_PERF_TRANSLATIONS_VC0, "GM_RAT_PERF_TRANSLATIONS_VC0"},
	{GM_RAT_PERF_TRANSLATION_ERRORS_VC0, "GM_RAT_PERF_TRANSLATION_ERRORS_VC0"},
	{GM_RAT_PERF_STALLED_CREDITS_VC0, "GM_RAT_PERF_STALLED_CREDITS_VC0"},
	{GM_RAT_PERF_STALLED_TRANSLATION_VC0, "GM_RAT_PERF_STALLED_TRANSLATION_VC0"},
	{GM_RAT_PERF_HEADER_FLITS_VC1, "GM_RAT_PERF_HEADER_FLITS_VC1"},
	{GM_RAT_PERF_DATA_FLITS_VC1, "GM_RAT_PERF_DATA_FLITS_VC1"},
	{GM_RAT_PERF_TRANSLATIONS_VC1, "GM_RAT_PERF_TRANSLATIONS_VC1"},
	{GM_RAT_PERF_TRANSLATION_ERRORS_VC1, "GM_RAT_PERF_TRANSLATION_ERRORS_VC1"},
	{GM_RAT_PERF_STALLED_CREDITS_VC1, "GM_RAT_PERF_STALLED_CREDITS_VC1"},
	{GM_RAT_PERF_STALLED_TRANSLATION_VC1, "GM_RAT_PERF_STALLED_TRANSLATION_VC1"},
	{GM_RMT_PUT_PERFORMANCE_COUNTERS, "GM_RMT_PUT_PERFORMANCE_COUNTERS"},
	{GM_RMT_PUT_PERFORMANCE_COUNTERS0, "GM_RMT_PUT_PERFORMANCE_COUNTERS0"},
	{GM_RMT_PUT_PERFORMANCE_COUNTERS1, "GM_RMT_PUT_PERFORMANCE_COUNTERS1"},
	{GM_RMT_PUT_PERFORMANCE_COUNTERS2, "GM_RMT_PUT_PERFORMANCE_COUNTERS2"},
	{GM_RMT_PUT_PERFORMANCE_COUNTERS3, "GM_RMT_PUT_PERFORMANCE_COUNTERS3"},
	{GM_RMT_PUT_PERFORMANCE_COUNTERS4, "GM_RMT_PUT_PERFORMANCE_COUNTERS4"},
	{GM_RMT_PUT_PERFORMANCE_COUNTERS5, "GM_RMT_PUT_PERFORMANCE_COUNTERS5"},
	{GM_RMT_PUT_PERFORMANCE_COUNTERS6, "GM_RMT_PUT_PERFORMANCE_COUNTERS6"},
	{GM_RMT_PUT_PERFORMANCE_COUNTERS7, "GM_RMT_PUT_PERFORMANCE_COUNTERS7"},
	{GM_RMT_SEND_PERFORMANCE_COUNTERS, "GM_RMT_SEND_PERFORMANCE_COUNTERS"},
	{GM_RMT_SEND_PERFORMANCE_COUNTERS0, "GM_RMT_SEND_PERFORMANCE_COUNTERS0"},
	{GM_RMT_SEND_PERFORMANCE_COUNTERS1, "GM_RMT_SEND_PERFORMANCE_COUNTERS1"},
	{GM_RMT_SEND_PERFORMANCE_COUNTERS2, "GM_RMT_SEND_PERFORMANCE_COUNTERS2"},
	{GM_RMT_SEND_PERFORMANCE_COUNTERS3, "GM_RMT_SEND_PERFORMANCE_COUNTERS3"},
	{GM_RMT_SEND_PERFORMANCE_COUNTERS4, "GM_RMT_SEND_PERFORMANCE_COUNTERS4"},
	{GM_RMT_SEND_PERFORMANCE_COUNTERS5, "GM_RMT_SEND_PERFORMANCE_COUNTERS5"},
	{GM_RMT_SEND_PERFORMANCE_COUNTERS6, "GM_RMT_SEND_PERFORMANCE_COUNTERS6"},
	{GM_RMT_SEND_PERFORMANCE_COUNTERS7, "GM_RMT_SEND_PERFORMANCE_COUNTERS7"},
	{GM_SSID_PERF_SSID_ALLOCATE_COUNT, "GM_SSID_PERF_SSID_ALLOCATE_COUNT"},
	{GM_SSID_PERF_SSIDS_IN_USE, "GM_SSID_PERF_SSIDS_IN_USE"},
	{GM_SSID_PERF_OUTOFSSIDS_COUNT, "GM_SSID_PERF_OUTOFSSIDS_COUNT"},
	{GM_SSID_PERF_OUTOFSSIDS_DURATION, "GM_SSID_PERF_OUTOFSSIDS_DURATION"},
	{GM_SSID_PERF_OUT_STALLED_DURATION, "GM_SSID_PERF_OUT_STALLED_DURATION"},
	{GM_SSID_PERF_COMPLETION_COUNT_SELECTOR, "GM_SSID_PERF_COMPLETION_COUNT_SELECTOR"},
	{GM_SSID_PERF_COMPLETION_COUNT_1, "GM_SSID_PERF_COMPLETION_COUNT_1"},
	{GM_SSID_PERF_COMPLETION_COUNT_2, "GM_SSID_PERF_COMPLETION_COUNT_2"},
	{GM_TARB_PERF_OUT_FLITS, "GM_TARB_PERF_OUT_FLITS"},
	{GM_TARB_PERF_OUT_PKTS, "GM_TARB_PERF_OUT_PKTS"},
	{GM_TARB_PERF_OUT_STALLED, "GM_TARB_PERF_OUT_STALLED"},
	{GM_TARB_PERF_BTE_FLITS, "GM_TARB_PERF_BTE_FLITS"},
	{GM_TARB_PERF_BTE_PKTS, "GM_TARB_PERF_BTE_PKTS"},
	{GM_TARB_PERF_BTE_STALLED, "GM_TARB_PERF_BTE_STALLED"},
	{GM_TARB_PERF_BTE_BLOCKED, "GM_TARB_PERF_BTE_BLOCKED"},
	{GM_TARB_PERF_FMA_FLITS, "GM_TARB_PERF_FMA_FLITS"},
	{GM_TARB_PERF_FMA_PKTS, "GM_TARB_PERF_FMA_PKTS"},
	{GM_TARB_PERF_FMA_STALLED, "GM_TARB_PERF_FMA_STALLED"},
	{GM_TARB_PERF_FMA_BLOCKED, "GM_TARB_PERF_FMA_BLOCKED"},
	{GM_TARB_PERF_LB_FLITS, "GM_TARB_PERF_LB_FLITS"},
	{GM_TARB_PERF_LB_PKTS, "GM_TARB_PERF_LB_PKTS"},
	{GM_TARB_PERF_LB_STALLED, "GM_TARB_PERF_LB_STALLED"},
	{GM_TARB_PERF_LB_BLOCKED, "GM_TARB_PERF_LB_BLOCKED"},
	{GM_NL_PERF_COUNTER_0, "GM_NL_PERF_COUNTER_0"},
	{GM_NL_PERF_COUNTER_1, "GM_NL_PERF_COUNTER_1"},
	{GM_NL_PERF_COUNTER_2, "GM_NL_PERF_COUNTER_2"},
	{GM_NL_PERF_COUNTER_3, "GM_NL_PERF_COUNTER_3"},
	{GM_NL_PERF_COUNTER_4, "GM_NL_PERF_COUNTER_4"},
	{GM_NL_PERF_COUNTER_5, "GM_NL_PERF_COUNTER_5"},
	{GM_NL_PERF_COUNTER_6, "GM_NL_PERF_COUNTER_6"},
	{GM_NL_PERF_COUNTER_7, "GM_NL_PERF_COUNTER_7"},
	{GM_NL_PERF_COUNTER_8, "GM_NL_PERF_COUNTER_8"},
	{GM_NL_PERF_COUNTER_9, "GM_NL_PERF_COUNTER_9"},
	{GM_NL_PERF_COUNTER_10, "GM_NL_PERF_COUNTER_10"},
	{GM_NL_PERF_COUNTER_11, "GM_NL_PERF_COUNTER_11"},
	{GM_NL_PERF_COUNTER_12, "GM_NL_PERF_COUNTER_12"},
	{GM_NL_PERF_COUNTER_13, "GM_NL_PERF_COUNTER_13"},
	{GM_NL_PERF_COUNTER_14, "GM_NL_PERF_COUNTER_14"},
	{GM_NL_PERF_COUNTER_15, "GM_NL_PERF_COUNTER_15"},
	{GM_NL_PERF_COUNTER_16, "GM_NL_PERF_COUNTER_16"},
	{GM_NL_PERF_COUNTER_17, "GM_NL_PERF_COUNTER_17"},
	{GM_NL_PERF_COUNTER_18, "GM_NL_PERF_COUNTER_18"},
	{GM_NL_PERF_COUNTER_19, "GM_NL_PERF_COUNTER_19"},
	{GM_NL_PERF_COUNTER_20, "GM_NL_PERF_COUNTER_20"},
	{GM_NL_PERF_COUNTER_21, "GM_NL_PERF_COUNTER_21"},
	{GM_NL_PERF_COUNTER_22, "GM_NL_PERF_COUNTER_22"},
	{GM_NL_PERF_COUNTER_23, "GM_NL_PERF_COUNTER_23"},
	{GM_NL_PERF_COUNTER_24, "GM_NL_PERF_COUNTER_24"},
	{GM_NL_PERF_COUNTER_25, "GM_NL_PERF_COUNTER_25"},
	{GM_NL_PERF_COUNTER_26, "GM_NL_PERF_COUNTER_26"},
	{GM_NL_PERF_COUNTER_27, "GM_NL_PERF_COUNTER_27"},
	{GM_NL_PERF_COUNTER_28, "GM_NL_PERF_COUNTER_28"},
	{GM_NL_PERF_COUNTER_29, "GM_NL_PERF_COUNTER_29"},
	{GM_NL_PERF_COUNTER_30, "GM_NL_PERF_COUNTER_30"},
	{GM_NL_PERF_COUNTER_31, "GM_NL_PERF_COUNTER_31"},
	{GM_NL_PERF_COUNTER_32, "GM_NL_PERF_COUNTER_32"},
	{GM_NL_PERF_COUNTER_33, "GM_NL_PERF_COUNTER_33"},
	{GM_NL_PERF_COUNTER_34, "GM_NL_PERF_COUNTER_34"},
	{GM_NL_PERF_COUNTER_35, "GM_NL_PERF_COUNTER_35"},
	{GM_NL_PERF_COUNTER_36, "GM_NL_PERF_COUNTER_36"},
	{GM_NL_PERF_COUNTER_37, "GM_NL_PERF_COUNTER_37"},
	{GM_NL_PERF_COUNTER_38, "GM_NL_PERF_COUNTER_38"},
	{GM_NL_PERF_COUNTER_39, "GM_NL_PERF_COUNTER_39"},
	{GM_NL_PERF_COUNTER_40, "GM_NL_PERF_COUNTER_40"},
	{GM_NL_PERF_COUNTER_41, "GM_NL_PERF_COUNTER_41"},
	{GM_NL_PERF_COUNTER_42, "GM_NL_PERF_COUNTER_42"},
	{GM_NL_PERF_COUNTER_43, "GM_NL_PERF_COUNTER_43"},
	{GM_NL_PERF_COUNTER_44, "GM_NL_PERF_COUNTER_44"},
	{GM_NL_PERF_COUNTER_45, "GM_NL_PERF_COUNTER_45"},
	{GM_NL_PERF_COUNTER_46, "GM_NL_PERF_COUNTER_46"},
	{GM_NL_PERF_COUNTER_47, "GM_NL_PERF_COUNTER_47"},
	{GM_NL_PERF_COUNTER_48, "GM_NL_PERF_COUNTER_48"},
	{GM_NL_PERF_COUNTER_49, "GM_NL_PERF_COUNTER_49"},
	{GM_NL_PERF_COUNTER_50, "GM_NL_PERF_COUNTER_50"},
	{GM_NL_PERF_COUNTER_51, "GM_NL_PERF_COUNTER_51"},
	{GM_NL_PERF_COUNTER_52, "GM_NL_PERF_COUNTER_52"},
	{GM_NL_PERF_COUNTER_53, "GM_NL_PERF_COUNTER_53"},
	{GM_NL_PERF_COUNTER_54, "GM_NL_PERF_COUNTER_54"},
	{GM_NL_PERF_COUNTER_55, "GM_NL_PERF_COUNTER_55"},
	{GM_NL_PERF_COUNTER_56, "GM_NL_PERF_COUNTER_56"},
	{GM_NL_PERF_COUNTER_57, "GM_NL_PERF_COUNTER_57"},
	{GM_NL_PERF_COUNTER_58, "GM_NL_PERF_COUNTER_58"},
	{GM_NL_PERF_COUNTER_59, "GM_NL_PERF_COUNTER_59"},
	{GM_NL_PERF_COUNTER_60, "GM_NL_PERF_COUNTER_60"},
	{GM_NL_PERF_COUNTER_61, "GM_NL_PERF_COUNTER_61"},
	{GM_NL_PERF_COUNTER_62, "GM_NL_PERF_COUNTER_62"},
	{GM_NL_PERF_COUNTER_63, "GM_NL_PERF_COUNTER_63"},
	{GM_NL_PERF_COUNTER_64, "GM_NL_PERF_COUNTER_64"},
	{GM_NL_PERF_COUNTER_65, "GM_NL_PERF_COUNTER_65"},
	{GM_NL_PERF_COUNTER_66, "GM_NL_PERF_COUNTER_66"},
	{GM_NL_PERF_COUNTER_67, "GM_NL_PERF_COUNTER_67"},
	{GM_NL_PERF_COUNTER_68, "GM_NL_PERF_COUNTER_68"},
	{GM_NL_PERF_COUNTER_69, "GM_NL_PERF_COUNTER_69"},
	{GM_NL_PERF_COUNTER_70, "GM_NL_PERF_COUNTER_70"},
	{GM_NL_PERF_COUNTER_71, "GM_NL_PERF_COUNTER_71"},
	{GM_NL_PERF_COUNTER_72, "GM_NL_PERF_COUNTER_72"},
	{GM_NL_PERF_COUNTER_73, "GM_NL_PERF_COUNTER_73"},
	{GM_NL_PERF_COUNTER_74, "GM_NL_PERF_COUNTER_74"},
	{GM_NL_PERF_COUNTER_75, "GM_NL_PERF_COUNTER_75"},
	{GM_NL_PERF_COUNTER_76, "GM_NL_PERF_COUNTER_76"},
	{GM_NL_PERF_COUNTER_77, "GM_NL_PERF_COUNTER_77"},
	{GM_NL_PERF_COUNTER_78, "GM_NL_PERF_COUNTER_78"},
	{GM_NL_PERF_COUNTER_79, "GM_NL_PERF_COUNTER_79"},
	{GM_NL_PERF_COUNTER_80, "GM_NL_PERF_COUNTER_80"},
	{GM_NL_PERF_COUNTER_81, "GM_NL_PERF_COUNTER_81"},
	{GM_NL_PERF_COUNTER_82, "GM_NL_PERF_COUNTER_82"},
	{GM_NL_PERF_COUNTER_83, "GM_NL_PERF_COUNTER_83"},
	{GM_NL_PERF_COUNTER_84, "GM_NL_PERF_COUNTER_84"},
	{GM_NL_PERF_COUNTER_85, "GM_NL_PERF_COUNTER_85"},
	{GM_NL_PERF_COUNTER_86, "GM_NL_PERF_COUNTER_86"},
	{GM_NL_PERF_COUNTER_87, "GM_NL_PERF_COUNTER_87"},
	{GM_NL_PERF_COUNTER_88, "GM_NL_PERF_COUNTER_88"},
	{GM_NL_PERF_COUNTER_89, "GM_NL_PERF_COUNTER_89"},
	{GM_NL_PERF_COUNTER_90, "GM_NL_PERF_COUNTER_90"},
	{GM_NL_PERF_COUNTER_91, "GM_NL_PERF_COUNTER_91"},
	{GM_NL_PERF_COUNTER_92, "GM_NL_PERF_COUNTER_92"},
	{GM_NL_PERF_COUNTER_93, "GM_NL_PERF_COUNTER_93"},
	{GM_NL_PERF_COUNTER_94, "GM_NL_PERF_COUNTER_94"},
	{GM_NL_PERF_COUNTER_95, "GM_NL_PERF_COUNTER_95"},
	{GM_NL_PERF_COUNTER_96, "GM_NL_PERF_COUNTER_96"},
	{GM_NL_PERF_COUNTER_97, "GM_NL_PERF_COUNTER_97"},
	{GM_NL_PERF_COUNTER_98, "GM_NL_PERF_COUNTER_98"},
	{GM_NL_PERF_COUNTER_99, "GM_NL_PERF_COUNTER_99"},
	{GM_NL_PERF_COUNTER_100, "GM_NL_PERF_COUNTER_100"},
	{GM_NL_PERF_COUNTER_101, "GM_NL_PERF_COUNTER_101"},
	{GM_NL_PERF_COUNTER_102, "GM_NL_PERF_COUNTER_102"},
	{GM_NL_PERF_COUNTER_103, "GM_NL_PERF_COUNTER_103"},
	{GM_NL_PERF_COUNTER_104, "GM_NL_PERF_COUNTER_104"},
	{GM_NL_PERF_COUNTER_105, "GM_NL_PERF_COUNTER_105"},
	{GM_NL_PERF_COUNTER_106, "GM_NL_PERF_COUNTER_106"},
	{GM_NL_PERF_COUNTER_107, "GM_NL_PERF_COUNTER_107"},
	{GM_NL_PERF_COUNTER_108, "GM_NL_PERF_COUNTER_108"},
	{GM_NL_PERF_COUNTER_109, "GM_NL_PERF_COUNTER_109"},
	{GM_NL_PERF_COUNTER_110, "GM_NL_PERF_COUNTER_110"},
	{GM_NL_PERF_COUNTER_111, "GM_NL_PERF_COUNTER_111"},
	{GM_NL_PERF_COUNTER_112, "GM_NL_PERF_COUNTER_112"},
	{GM_NL_PERF_COUNTER_113, "GM_NL_PERF_COUNTER_113"},
	{GM_NL_PERF_COUNTER_114, "GM_NL_PERF_COUNTER_114"},
	{GM_NL_PERF_COUNTER_115, "GM_NL_PERF_COUNTER_115"},
	{GM_NL_PERF_COUNTER_116, "GM_NL_PERF_COUNTER_116"},
	{GM_NL_PERF_COUNTER_117, "GM_NL_PERF_COUNTER_117"},
	{GM_NL_PERF_COUNTER_118, "GM_NL_PERF_COUNTER_118"},
	{GM_NL_PERF_COUNTER_119, "GM_NL_PERF_COUNTER_119"},
	{GM_NL_PERF_COUNTER_120, "GM_NL_PERF_COUNTER_120"},
	{GM_NL_PERF_COUNTER_121, "GM_NL_PERF_COUNTER_121"},
	{GM_NL_PERF_COUNTER_122, "GM_NL_PERF_COUNTER_122"},
	{GM_NL_PERF_COUNTER_123, "GM_NL_PERF_COUNTER_123"},
	{GM_NL_PERF_COUNTER_124, "GM_NL_PERF_COUNTER_124"},
	{GM_NL_PERF_COUNTER_125, "GM_NL_PERF_COUNTER_125"},
	{GM_NL_PERF_COUNTER_126, "GM_NL_PERF_COUNTER_126"},
	{GM_NL_PERF_COUNTER_127, "GM_NL_PERF_COUNTER_127"},
	{GM_NL_PERF_COUNTER_128, "GM_NL_PERF_COUNTER_128"},
	{GM_NL_PERF_COUNTER_129, "GM_NL_PERF_COUNTER_129"},
	{GM_NL_PERF_COUNTER_130, "GM_NL_PERF_COUNTER_130"},
	{GM_NL_PERF_COUNTER_131, "GM_NL_PERF_COUNTER_131"},
	{GM_NL_PERF_COUNTER_132, "GM_NL_PERF_COUNTER_132"},
	{GM_NL_PERF_COUNTER_133, "GM_NL_PERF_COUNTER_133"},
	{GM_NL_PERF_COUNTER_134, "GM_NL_PERF_COUNTER_134"},
	{GM_NL_PERF_COUNTER_135, "GM_NL_PERF_COUNTER_135"},
	{GM_NL_PERF_COUNTER_136, "GM_NL_PERF_COUNTER_136"},
	{GM_NL_PERF_COUNTER_137, "GM_NL_PERF_COUNTER_137"},
	{GM_NL_PERF_COUNTER_138, "GM_NL_PERF_COUNTER_138"},
	{GM_NL_PERF_COUNTER_139, "GM_NL_PERF_COUNTER_139"},
	{GM_NL_PERF_COUNTER_140, "GM_NL_PERF_COUNTER_140"},
	{GM_NL_PERF_COUNTER_141, "GM_NL_PERF_COUNTER_141"},
	{GM_NL_PERF_COUNTER_142, "GM_NL_PERF_COUNTER_142"},
	{GM_NL_PERF_COUNTER_143, "GM_NL_PERF_COUNTER_143"},
	{GM_NL_PERF_COUNTER_144, "GM_NL_PERF_COUNTER_144"},
	{GM_NL_PERF_COUNTER_145, "GM_NL_PERF_COUNTER_145"},
	{GM_NL_PERF_COUNTER_146, "GM_NL_PERF_COUNTER_146"},
	{GM_NL_PERF_COUNTER_147, "GM_NL_PERF_COUNTER_147"},
	{GM_NL_PERF_COUNTER_148, "GM_NL_PERF_COUNTER_148"},
	{GM_NL_PERF_COUNTER_149, "GM_NL_PERF_COUNTER_149"},
	{GM_NL_PERF_COUNTER_150, "GM_NL_PERF_COUNTER_150"},
	{GM_NL_PERF_COUNTER_151, "GM_NL_PERF_COUNTER_151"},
	{GM_NL_PERF_COUNTER_152, "GM_NL_PERF_COUNTER_152"},
	{GM_NL_PERF_COUNTER_153, "GM_NL_PERF_COUNTER_153"},
	{GM_NL_PERF_COUNTER_154, "GM_NL_PERF_COUNTER_154"},
	{GM_NL_PERF_COUNTER_155, "GM_NL_PERF_COUNTER_155"},
	{GM_NL_PERF_COUNTER_156, "GM_NL_PERF_COUNTER_156"},
	{GM_NL_PERF_COUNTER_157, "GM_NL_PERF_COUNTER_157"},
	{GM_NL_PERF_COUNTER_158, "GM_NL_PERF_COUNTER_158"},
	{GM_NL_PERF_COUNTER_159, "GM_NL_PERF_COUNTER_159"},
	{GM_NL_PERF_COUNTER_160, "GM_NL_PERF_COUNTER_160"},
	{GM_NL_PERF_COUNTER_161, "GM_NL_PERF_COUNTER_161"},
	{GM_NL_PERF_COUNTER_162, "GM_NL_PERF_COUNTER_162"},
	{GM_NL_PERF_COUNTER_163, "GM_NL_PERF_COUNTER_163"},
	{GM_NL_PERF_COUNTER_164, "GM_NL_PERF_COUNTER_164"},
	{GM_NL_PERF_COUNTER_165, "GM_NL_PERF_COUNTER_165"},
	{GM_NL_PERF_COUNTER_166, "GM_NL_PERF_COUNTER_166"},
	{GM_NL_PERF_COUNTER_167, "GM_NL_PERF_COUNTER_167"},
	{GM_NL_PERF_COUNTER_168, "GM_NL_PERF_COUNTER_168"},
	{GM_NL_PERF_COUNTER_169, "GM_NL_PERF_COUNTER_169"},
	{GM_NL_PERF_COUNTER_170, "GM_NL_PERF_COUNTER_170"},
	{GM_NL_PERF_COUNTER_171, "GM_NL_PERF_COUNTER_171"},
	{GM_NL_PERF_COUNTER_172, "GM_NL_PERF_COUNTER_172"},
	{GM_NL_PERF_COUNTER_173, "GM_NL_PERF_COUNTER_173"},
	{GM_NL_PERF_COUNTER_174, "GM_NL_PERF_COUNTER_174"},
	{GM_NL_PERF_COUNTER_175, "GM_NL_PERF_COUNTER_175"},
	{GM_NL_PERF_COUNTER_176, "GM_NL_PERF_COUNTER_176"},
	{GM_NL_PERF_COUNTER_177, "GM_NL_PERF_COUNTER_177"},
	{GM_NL_PERF_COUNTER_178, "GM_NL_PERF_COUNTER_178"},
	{GM_NL_PERF_COUNTER_179, "GM_NL_PERF_COUNTER_179"},
	{GM_NL_PERF_COUNTER_180, "GM_NL_PERF_COUNTER_180"},
	{GM_NL_PERF_COUNTER_181, "GM_NL_PERF_COUNTER_181"},
	{GM_NL_PERF_COUNTER_182, "GM_NL_PERF_COUNTER_182"},
	{GM_NL_PERF_COUNTER_183, "GM_NL_PERF_COUNTER_183"},
	{GM_NL_PERF_COUNTER_184, "GM_NL_PERF_COUNTER_184"},
	{GM_NL_PERF_COUNTER_185, "GM_NL_PERF_COUNTER_185"},
	{GM_NL_PERF_COUNTER_186, "GM_NL_PERF_COUNTER_186"},
	{GM_NL_PERF_COUNTER_187, "GM_NL_PERF_COUNTER_187"},
	{GM_NL_PERF_COUNTER_188, "GM_NL_PERF_COUNTER_188"},
	{GM_NL_PERF_COUNTER_189, "GM_NL_PERF_COUNTER_189"},
	{GM_NL_PERF_COUNTER_190, "GM_NL_PERF_COUNTER_190"},
	{GM_NL_PERF_COUNTER_191, "GM_NL_PERF_COUNTER_191"},
	{GM_NL_PERF_COUNTER_192, "GM_NL_PERF_COUNTER_192"},
	{GM_NL_PERF_COUNTER_193, "GM_NL_PERF_COUNTER_193"},
	{GM_NL_PERF_COUNTER_194, "GM_NL_PERF_COUNTER_194"},
	{GM_NL_PERF_COUNTER_195, "GM_NL_PERF_COUNTER_195"},
	{GM_NL_PERF_COUNTER_196, "GM_NL_PERF_COUNTER_196"},
	{GM_NL_PERF_COUNTER_197, "GM_NL_PERF_COUNTER_197"},
	{GM_NL_PERF_COUNTER_198, "GM_NL_PERF_COUNTER_198"},
	{GM_NL_PERF_COUNTER_199, "GM_NL_PERF_COUNTER_199"},
	{GM_NL_PERF_COUNTER_200, "GM_NL_PERF_COUNTER_200"},
	{GM_NL_PERF_COUNTER_201, "GM_NL_PERF_COUNTER_201"},
	{GM_NL_PERF_COUNTER_202, "GM_NL_PERF_COUNTER_202"},
	{GM_NL_PERF_COUNTER_203, "GM_NL_PERF_COUNTER_203"},
	{GM_NL_PERF_COUNTER_204, "GM_NL_PERF_COUNTER_204"},
	{GM_NL_PERF_COUNTER_205, "GM_NL_PERF_COUNTER_205"},
	{GM_NL_PERF_COUNTER_206, "GM_NL_PERF_COUNTER_206"},
	{GM_NL_PERF_COUNTER_207, "GM_NL_PERF_COUNTER_207"},
	{GM_NL_PERF_COUNTER_208, "GM_NL_PERF_COUNTER_208"},
	{GM_NL_PERF_COUNTER_209, "GM_NL_PERF_COUNTER_209"},
	{GM_NL_PERF_COUNTER_210, "GM_NL_PERF_COUNTER_210"},
	{GM_NL_PERF_COUNTER_211, "GM_NL_PERF_COUNTER_211"},
	{GM_NL_PERF_COUNTER_212, "GM_NL_PERF_COUNTER_212"},
	{GM_NL_PERF_COUNTER_213, "GM_NL_PERF_COUNTER_213"},
	{GM_NL_PERF_COUNTER_214, "GM_NL_PERF_COUNTER_214"},
	{GM_NL_PERF_COUNTER_215, "GM_NL_PERF_COUNTER_215"},
	{GM_NL_PERF_COUNTER_216, "GM_NL_PERF_COUNTER_216"},
	{GM_NL_PERF_COUNTER_217, "GM_NL_PERF_COUNTER_217"},
	{GM_NL_PERF_COUNTER_218, "GM_NL_PERF_COUNTER_218"},
	{GM_NL_PERF_COUNTER_219, "GM_NL_PERF_COUNTER_219"},
	{GM_NL_PERF_COUNTER_220, "GM_NL_PERF_COUNTER_220"},
	{GM_NL_PERF_COUNTER_221, "GM_NL_PERF_COUNTER_221"},
	{GM_NL_PERF_COUNTER_222, "GM_NL_PERF_COUNTER_222"},
	{GM_NL_PERF_COUNTER_223, "GM_NL_PERF_COUNTER_223"},
	{GM_NL_PERF_COUNTER_224, "GM_NL_PERF_COUNTER_224"},
	{GM_NL_PERF_COUNTER_225, "GM_NL_PERF_COUNTER_225"},
	{GM_NL_PERF_COUNTER_226, "GM_NL_PERF_COUNTER_226"},
	{GM_NL_PERF_COUNTER_227, "GM_NL_PERF_COUNTER_227"},
	{GM_NL_PERF_COUNTER_228, "GM_NL_PERF_COUNTER_228"},
	{GM_NL_PERF_COUNTER_229, "GM_NL_PERF_COUNTER_229"},
	{GM_NL_PERF_COUNTER_230, "GM_NL_PERF_COUNTER_230"},
	{GM_NL_PERF_COUNTER_231, "GM_NL_PERF_COUNTER_231"},
	{0, "--------"}
};

static const gpcd_mmr_desc_t valid_tile_fpc_mmrs[] =
{   /* yes, there are 480 of these */
	{GPC_TILE_FPC(0, 0, 0, 0), GPC_STR_TILE_RCVX(0,0,0,0)},
	{GPC_TILE_FPC(0, 0, 0, 1), GPC_STR_TILE_RCVX(0,0,0,1)},
	{GPC_TILE_FPC(0, 0, 0, 2), GPC_STR_TILE_RCVX(0,0,0,2)},
	{GPC_TILE_FPC(0, 0, 0, 3), GPC_STR_TILE_RCVX(0,0,0,3)},
	{GPC_TILE_FPC(0, 0, 0, 4), GPC_STR_TILE_RCVX(0,0,0,ALL)},
	{GPC_TILE_FPC(0, 0, 1, 0), GPC_STR_TILE_RCVX(0,0,1,0)},
	{GPC_TILE_FPC(0, 0, 1, 1), GPC_STR_TILE_RCVX(0,0,1,1)},
	{GPC_TILE_FPC(0, 0, 1, 2), GPC_STR_TILE_RCVX(0,0,1,2)},
	{GPC_TILE_FPC(0, 0, 1, 3), GPC_STR_TILE_RCVX(0,0,1,3)},
	{GPC_TILE_FPC(0, 0, 1, 4), GPC_STR_TILE_RCVX(0,0,1,ALL)},
	{GPC_TILE_FPC(0, 1, 0, 0), GPC_STR_TILE_RCVX(0,1,0,0)},
	{GPC_TILE_FPC(0, 1, 0, 1), GPC_STR_TILE_RCVX(0,1,0,1)},
	{GPC_TILE_FPC(0, 1, 0, 2), GPC_STR_TILE_RCVX(0,1,0,2)},
	{GPC_TILE_FPC(0, 1, 0, 3), GPC_STR_TILE_RCVX(0,1,0,3)},
	{GPC_TILE_FPC(0, 1, 0, 4), GPC_STR_TILE_RCVX(0,1,0,ALL)},
	{GPC_TILE_FPC(0, 1, 1, 0), GPC_STR_TILE_RCVX(0,1,1,0)},
	{GPC_TILE_FPC(0, 1, 1, 1), GPC_STR_TILE_RCVX(0,1,1,1)},
	{GPC_TILE_FPC(0, 1, 1, 2), GPC_STR_TILE_RCVX(0,1,1,2)},
	{GPC_TILE_FPC(0, 1, 1, 3), GPC_STR_TILE_RCVX(0,1,1,3)},
	{GPC_TILE_FPC(0, 1, 1, 4), GPC_STR_TILE_RCVX(0,1,1,ALL)},
	{GPC_TILE_FPC(0, 2, 0, 0), GPC_STR_TILE_RCVX(0,2,0,0)},
	{GPC_TILE_FPC(0, 2, 0, 1), GPC_STR_TILE_RCVX(0,2,0,1)},
	{GPC_TILE_FPC(0, 2, 0, 2), GPC_STR_TILE_RCVX(0,2,0,2)},
	{GPC_TILE_FPC(0, 2, 0, 3), GPC_STR_TILE_RCVX(0,2,0,3)},
	{GPC_TILE_FPC(0, 2, 0, 4), GPC_STR_TILE_RCVX(0,2,0,ALL)},
	{GPC_TILE_FPC(0, 2, 1, 0), GPC_STR_TILE_RCVX(0,2,1,0)},
	{GPC_TILE_FPC(0, 2, 1, 1), GPC_STR_TILE_RCVX(0,2,1,1)},
	{GPC_TILE_FPC(0, 2, 1, 2), GPC_STR_TILE_RCVX(0,2,1,2)},
	{GPC_TILE_FPC(0, 2, 1, 3), GPC_STR_TILE_RCVX(0,2,1,3)},
	{GPC_TILE_FPC(0, 2, 1, 4), GPC_STR_TILE_RCVX(0,2,1,ALL)},
	{GPC_TILE_FPC(0, 3, 0, 0), GPC_STR_TILE_RCVX(0,3,0,0)},
	{GPC_TILE_FPC(0, 3, 0, 1), GPC_STR_TILE_RCVX(0,3,0,1)},
	{GPC_TILE_FPC(0, 3, 0, 2), GPC_STR_TILE_RCVX(0,3,0,2)},
	{GPC_TILE_FPC(0, 3, 0, 3), GPC_STR_TILE_RCVX(0,3,0,3)},
	{GPC_TILE_FPC(0, 3, 0, 4), GPC_STR_TILE_RCVX(0,3,0,ALL)},
	{GPC_TILE_FPC(0, 3, 1, 0), GPC_STR_TILE_RCVX(0,3,1,0)},
	{GPC_TILE_FPC(0, 3, 1, 1), GPC_STR_TILE_RCVX(0,3,1,1)},
	{GPC_TILE_FPC(0, 3, 1, 2), GPC_STR_TILE_RCVX(0,3,1,2)},
	{GPC_TILE_FPC(0, 3, 1, 3), GPC_STR_TILE_RCVX(0,3,1,3)},
	{GPC_TILE_FPC(0, 3, 1, 4), GPC_STR_TILE_RCVX(0,3,1,ALL)},
	{GPC_TILE_FPC(0, 4, 0, 0), GPC_STR_TILE_RCVX(0,4,0,0)},
	{GPC_TILE_FPC(0, 4, 0, 1), GPC_STR_TILE_RCVX(0,4,0,1)},
	{GPC_TILE_FPC(0, 4, 0, 2), GPC_STR_TILE_RCVX(0,4,0,2)},
	{GPC_TILE_FPC(0, 4, 0, 3), GPC_STR_TILE_RCVX(0,4,0,3)},
	{GPC_TILE_FPC(0, 4, 0, 4), GPC_STR_TILE_RCVX(0,4,0,ALL)},
	{GPC_TILE_FPC(0, 4, 1, 0), GPC_STR_TILE_RCVX(0,4,1,0)},
	{GPC_TILE_FPC(0, 4, 1, 1), GPC_STR_TILE_RCVX(0,4,1,1)},
	{GPC_TILE_FPC(0, 4, 1, 2), GPC_STR_TILE_RCVX(0,4,1,2)},
	{GPC_TILE_FPC(0, 4, 1, 3), GPC_STR_TILE_RCVX(0,4,1,3)},
	{GPC_TILE_FPC(0, 4, 1, 4), GPC_STR_TILE_RCVX(0,4,1,ALL)},
	{GPC_TILE_FPC(0, 5, 0, 0), GPC_STR_TILE_RCVX(0,5,0,0)},
	{GPC_TILE_FPC(0, 5, 0, 1), GPC_STR_TILE_RCVX(0,5,0,1)},
	{GPC_TILE_FPC(0, 5, 0, 2), GPC_STR_TILE_RCVX(0,5,0,2)},
	{GPC_TILE_FPC(0, 5, 0, 3), GPC_STR_TILE_RCVX(0,5,0,3)},
	{GPC_TILE_FPC(0, 5, 0, 4), GPC_STR_TILE_RCVX(0,5,0,ALL)},
	{GPC_TILE_FPC(0, 5, 1, 0), GPC_STR_TILE_RCVX(0,5,1,0)},
	{GPC_TILE_FPC(0, 5, 1, 1), GPC_STR_TILE_RCVX(0,5,1,1)},
	{GPC_TILE_FPC(0, 5, 1, 2), GPC_STR_TILE_RCVX(0,5,1,2)},
	{GPC_TILE_FPC(0, 5, 1, 3), GPC_STR_TILE_RCVX(0,5,1,3)},
	{GPC_TILE_FPC(0, 5, 1, 4), GPC_STR_TILE_RCVX(0,5,1,ALL)},
	{GPC_TILE_FPC(0, 6, 0, 0), GPC_STR_TILE_RCVX(0,6,0,0)},
	{GPC_TILE_FPC(0, 6, 0, 1), GPC_STR_TILE_RCVX(0,6,0,1)},
	{GPC_TILE_FPC(0, 6, 0, 2), GPC_STR_TILE_RCVX(0,6,0,2)},
	{GPC_TILE_FPC(0, 6, 0, 3), GPC_STR_TILE_RCVX(0,6,0,3)},
	{GPC_TILE_FPC(0, 6, 0, 4), GPC_STR_TILE_RCVX(0,6,0,ALL)},
	{GPC_TILE_FPC(0, 6, 1, 0), GPC_STR_TILE_RCVX(0,6,1,0)},
	{GPC_TILE_FPC(0, 6, 1, 1), GPC_STR_TILE_RCVX(0,6,1,1)},
	{GPC_TILE_FPC(0, 6, 1, 2), GPC_STR_TILE_RCVX(0,6,1,2)},
	{GPC_TILE_FPC(0, 6, 1, 3), GPC_STR_TILE_RCVX(0,6,1,3)},
	{GPC_TILE_FPC(0, 6, 1, 4), GPC_STR_TILE_RCVX(0,6,1,ALL)},
	{GPC_TILE_FPC(0, 7, 0, 0), GPC_STR_TILE_RCVX(0,7,0,0)},
	{GPC_TILE_FPC(0, 7, 0, 1), GPC_STR_TILE_RCVX(0,7,0,1)},
	{GPC_TILE_FPC(0, 7, 0, 2), GPC_STR_TILE_RCVX(0,7,0,2)},
	{GPC_TILE_FPC(0, 7, 0, 3), GPC_STR_TILE_RCVX(0,7,0,3)},
	{GPC_TILE_FPC(0, 7, 0, 4), GPC_STR_TILE_RCVX(0,7,0,ALL)},
	{GPC_TILE_FPC(0, 7, 1, 0), GPC_STR_TILE_RCVX(0,7,1,0)},
	{GPC_TILE_FPC(0, 7, 1, 1), GPC_STR_TILE_RCVX(0,7,1,1)},
	{GPC_TILE_FPC(0, 7, 1, 2), GPC_STR_TILE_RCVX(0,7,1,2)},
	{GPC_TILE_FPC(0, 7, 1, 3), GPC_STR_TILE_RCVX(0,7,1,3)},
	{GPC_TILE_FPC(0, 7, 1, 4), GPC_STR_TILE_RCVX(0,7,1,ALL)},
	{GPC_TILE_FPC(1, 0, 0, 0), GPC_STR_TILE_RCVX(1,0,0,0)},
	{GPC_TILE_FPC(1, 0, 0, 1), GPC_STR_TILE_RCVX(1,0,0,1)},
	{GPC_TILE_FPC(1, 0, 0, 2), GPC_STR_TILE_RCVX(1,0,0,2)},
	{GPC_TILE_FPC(1, 0, 0, 3), GPC_STR_TILE_RCVX(1,0,0,3)},
	{GPC_TILE_FPC(1, 0, 0, 4), GPC_STR_TILE_RCVX(1,0,0,ALL)},
	{GPC_TILE_FPC(1, 0, 1, 0), GPC_STR_TILE_RCVX(1,0,1,0)},
	{GPC_TILE_FPC(1, 0, 1, 1), GPC_STR_TILE_RCVX(1,0,1,1)},
	{GPC_TILE_FPC(1, 0, 1, 2), GPC_STR_TILE_RCVX(1,0,1,2)},
	{GPC_TILE_FPC(1, 0, 1, 3), GPC_STR_TILE_RCVX(1,0,1,3)},
	{GPC_TILE_FPC(1, 0, 1, 4), GPC_STR_TILE_RCVX(1,0,1,ALL)},
	{GPC_TILE_FPC(1, 1, 0, 0), GPC_STR_TILE_RCVX(1,1,0,0)},
	{GPC_TILE_FPC(1, 1, 0, 1), GPC_STR_TILE_RCVX(1,1,0,1)},
	{GPC_TILE_FPC(1, 1, 0, 2), GPC_STR_TILE_RCVX(1,1,0,2)},
	{GPC_TILE_FPC(1, 1, 0, 3), GPC_STR_TILE_RCVX(1,1,0,3)},
	{GPC_TILE_FPC(1, 1, 0, 4), GPC_STR_TILE_RCVX(1,1,0,ALL)},
	{GPC_TILE_FPC(1, 1, 1, 0), GPC_STR_TILE_RCVX(1,1,1,0)},
	{GPC_TILE_FPC(1, 1, 1, 1), GPC_STR_TILE_RCVX(1,1,1,1)},
	{GPC_TILE_FPC(1, 1, 1, 2), GPC_STR_TILE_RCVX(1,1,1,2)},
	{GPC_TILE_FPC(1, 1, 1, 3), GPC_STR_TILE_RCVX(1,1,1,3)},
	{GPC_TILE_FPC(1, 1, 1, 4), GPC_STR_TILE_RCVX(1,1,1,ALL)},
	{GPC_TILE_FPC(1, 2, 0, 0), GPC_STR_TILE_RCVX(1,2,0,0)},
	{GPC_TILE_FPC(1, 2, 0, 1), GPC_STR_TILE_RCVX(1,2,0,1)},
	{GPC_TILE_FPC(1, 2, 0, 2), GPC_STR_TILE_RCVX(1,2,0,2)},
	{GPC_TILE_FPC(1, 2, 0, 3), GPC_STR_TILE_RCVX(1,2,0,3)},
	{GPC_TILE_FPC(1, 2, 0, 4), GPC_STR_TILE_RCVX(1,2,0,ALL)},
	{GPC_TILE_FPC(1, 2, 1, 0), GPC_STR_TILE_RCVX(1,2,1,0)},
	{GPC_TILE_FPC(1, 2, 1, 1), GPC_STR_TILE_RCVX(1,2,1,1)},
	{GPC_TILE_FPC(1, 2, 1, 2), GPC_STR_TILE_RCVX(1,2,1,2)},
	{GPC_TILE_FPC(1, 2, 1, 3), GPC_STR_TILE_RCVX(1,2,1,3)},
	{GPC_TILE_FPC(1, 2, 1, 4), GPC_STR_TILE_RCVX(1,2,1,ALL)},
	{GPC_TILE_FPC(1, 3, 0, 0), GPC_STR_TILE_RCVX(1,3,0,0)},
	{GPC_TILE_FPC(1, 3, 0, 1), GPC_STR_TILE_RCVX(1,3,0,1)},
	{GPC_TILE_FPC(1, 3, 0, 2), GPC_STR_TILE_RCVX(1,3,0,2)},
	{GPC_TILE_FPC(1, 3, 0, 3), GPC_STR_TILE_RCVX(1,3,0,3)},
	{GPC_TILE_FPC(1, 3, 0, 4), GPC_STR_TILE_RCVX(1,3,0,ALL)},
	{GPC_TILE_FPC(1, 3, 1, 0), GPC_STR_TILE_RCVX(1,3,1,0)},
	{GPC_TILE_FPC(1, 3, 1, 1), GPC_STR_TILE_RCVX(1,3,1,1)},
	{GPC_TILE_FPC(1, 3, 1, 2), GPC_STR_TILE_RCVX(1,3,1,2)},
	{GPC_TILE_FPC(1, 3, 1, 3), GPC_STR_TILE_RCVX(1,3,1,3)},
	{GPC_TILE_FPC(1, 3, 1, 4), GPC_STR_TILE_RCVX(1,3,1,ALL)},
	{GPC_TILE_FPC(1, 4, 0, 0), GPC_STR_TILE_RCVX(1,4,0,0)},
	{GPC_TILE_FPC(1, 4, 0, 1), GPC_STR_TILE_RCVX(1,4,0,1)},
	{GPC_TILE_FPC(1, 4, 0, 2), GPC_STR_TILE_RCVX(1,4,0,2)},
	{GPC_TILE_FPC(1, 4, 0, 3), GPC_STR_TILE_RCVX(1,4,0,3)},
	{GPC_TILE_FPC(1, 4, 0, 4), GPC_STR_TILE_RCVX(1,4,0,ALL)},
	{GPC_TILE_FPC(1, 4, 1, 0), GPC_STR_TILE_RCVX(1,4,1,0)},
	{GPC_TILE_FPC(1, 4, 1, 1), GPC_STR_TILE_RCVX(1,4,1,1)},
	{GPC_TILE_FPC(1, 4, 1, 2), GPC_STR_TILE_RCVX(1,4,1,2)},
	{GPC_TILE_FPC(1, 4, 1, 3), GPC_STR_TILE_RCVX(1,4,1,3)},
	{GPC_TILE_FPC(1, 4, 1, 4), GPC_STR_TILE_RCVX(1,4,1,ALL)},
	{GPC_TILE_FPC(1, 5, 0, 0), GPC_STR_TILE_RCVX(1,5,0,0)},
	{GPC_TILE_FPC(1, 5, 0, 1), GPC_STR_TILE_RCVX(1,5,0,1)},
	{GPC_TILE_FPC(1, 5, 0, 2), GPC_STR_TILE_RCVX(1,5,0,2)},
	{GPC_TILE_FPC(1, 5, 0, 3), GPC_STR_TILE_RCVX(1,5,0,3)},
	{GPC_TILE_FPC(1, 5, 0, 4), GPC_STR_TILE_RCVX(1,5,0,ALL)},
	{GPC_TILE_FPC(1, 5, 1, 0), GPC_STR_TILE_RCVX(1,5,1,0)},
	{GPC_TILE_FPC(1, 5, 1, 1), GPC_STR_TILE_RCVX(1,5,1,1)},
	{GPC_TILE_FPC(1, 5, 1, 2), GPC_STR_TILE_RCVX(1,5,1,2)},
	{GPC_TILE_FPC(1, 5, 1, 3), GPC_STR_TILE_RCVX(1,5,1,3)},
	{GPC_TILE_FPC(1, 5, 1, 4), GPC_STR_TILE_RCVX(1,5,1,ALL)},
	{GPC_TILE_FPC(1, 6, 0, 0), GPC_STR_TILE_RCVX(1,6,0,0)},
	{GPC_TILE_FPC(1, 6, 0, 1), GPC_STR_TILE_RCVX(1,6,0,1)},
	{GPC_TILE_FPC(1, 6, 0, 2), GPC_STR_TILE_RCVX(1,6,0,2)},
	{GPC_TILE_FPC(1, 6, 0, 3), GPC_STR_TILE_RCVX(1,6,0,3)},
	{GPC_TILE_FPC(1, 6, 0, 4), GPC_STR_TILE_RCVX(1,6,0,ALL)},
	{GPC_TILE_FPC(1, 6, 1, 0), GPC_STR_TILE_RCVX(1,6,1,0)},
	{GPC_TILE_FPC(1, 6, 1, 1), GPC_STR_TILE_RCVX(1,6,1,1)},
	{GPC_TILE_FPC(1, 6, 1, 2), GPC_STR_TILE_RCVX(1,6,1,2)},
	{GPC_TILE_FPC(1, 6, 1, 3), GPC_STR_TILE_RCVX(1,6,1,3)},
	{GPC_TILE_FPC(1, 6, 1, 4), GPC_STR_TILE_RCVX(1,6,1,ALL)},
	{GPC_TILE_FPC(1, 7, 0, 0), GPC_STR_TILE_RCVX(1,7,0,0)},
	{GPC_TILE_FPC(1, 7, 0, 1), GPC_STR_TILE_RCVX(1,7,0,1)},
	{GPC_TILE_FPC(1, 7, 0, 2), GPC_STR_TILE_RCVX(1,7,0,2)},
	{GPC_TILE_FPC(1, 7, 0, 3), GPC_STR_TILE_RCVX(1,7,0,3)},
	{GPC_TILE_FPC(1, 7, 0, 4), GPC_STR_TILE_RCVX(1,7,0,ALL)},
	{GPC_TILE_FPC(1, 7, 1, 0), GPC_STR_TILE_RCVX(1,7,1,0)},
	{GPC_TILE_FPC(1, 7, 1, 1), GPC_STR_TILE_RCVX(1,7,1,1)},
	{GPC_TILE_FPC(1, 7, 1, 2), GPC_STR_TILE_RCVX(1,7,1,2)},
	{GPC_TILE_FPC(1, 7, 1, 3), GPC_STR_TILE_RCVX(1,7,1,3)},
	{GPC_TILE_FPC(1, 7, 1, 4), GPC_STR_TILE_RCVX(1,7,1,ALL)},
	{GPC_TILE_FPC(2, 0, 0, 0), GPC_STR_TILE_RCVX(2,0,0,0)},
	{GPC_TILE_FPC(2, 0, 0, 1), GPC_STR_TILE_RCVX(2,0,0,1)},
	{GPC_TILE_FPC(2, 0, 0, 2), GPC_STR_TILE_RCVX(2,0,0,2)},
	{GPC_TILE_FPC(2, 0, 0, 3), GPC_STR_TILE_RCVX(2,0,0,3)},
	{GPC_TILE_FPC(2, 0, 0, 4), GPC_STR_TILE_RCVX(2,0,0,ALL)},
	{GPC_TILE_FPC(2, 0, 1, 0), GPC_STR_TILE_RCVX(2,0,1,0)},
	{GPC_TILE_FPC(2, 0, 1, 1), GPC_STR_TILE_RCVX(2,0,1,1)},
	{GPC_TILE_FPC(2, 0, 1, 2), GPC_STR_TILE_RCVX(2,0,1,2)},
	{GPC_TILE_FPC(2, 0, 1, 3), GPC_STR_TILE_RCVX(2,0,1,3)},
	{GPC_TILE_FPC(2, 0, 1, 4), GPC_STR_TILE_RCVX(2,0,1,ALL)},
	{GPC_TILE_FPC(2, 1, 0, 0), GPC_STR_TILE_RCVX(2,1,0,0)},
	{GPC_TILE_FPC(2, 1, 0, 1), GPC_STR_TILE_RCVX(2,1,0,1)},
	{GPC_TILE_FPC(2, 1, 0, 2), GPC_STR_TILE_RCVX(2,1,0,2)},
	{GPC_TILE_FPC(2, 1, 0, 3), GPC_STR_TILE_RCVX(2,1,0,3)},
	{GPC_TILE_FPC(2, 1, 0, 4), GPC_STR_TILE_RCVX(2,1,0,ALL)},
	{GPC_TILE_FPC(2, 1, 1, 0), GPC_STR_TILE_RCVX(2,1,1,0)},
	{GPC_TILE_FPC(2, 1, 1, 1), GPC_STR_TILE_RCVX(2,1,1,1)},
	{GPC_TILE_FPC(2, 1, 1, 2), GPC_STR_TILE_RCVX(2,1,1,2)},
	{GPC_TILE_FPC(2, 1, 1, 3), GPC_STR_TILE_RCVX(2,1,1,3)},
	{GPC_TILE_FPC(2, 1, 1, 4), GPC_STR_TILE_RCVX(2,1,1,ALL)},
	{GPC_TILE_FPC(2, 2, 0, 0), GPC_STR_TILE_RCVX(2,2,0,0)},
	{GPC_TILE_FPC(2, 2, 0, 1), GPC_STR_TILE_RCVX(2,2,0,1)},
	{GPC_TILE_FPC(2, 2, 0, 2), GPC_STR_TILE_RCVX(2,2,0,2)},
	{GPC_TILE_FPC(2, 2, 0, 3), GPC_STR_TILE_RCVX(2,2,0,3)},
	{GPC_TILE_FPC(2, 2, 0, 4), GPC_STR_TILE_RCVX(2,2,0,ALL)},
	{GPC_TILE_FPC(2, 2, 1, 0), GPC_STR_TILE_RCVX(2,2,1,0)},
	{GPC_TILE_FPC(2, 2, 1, 1), GPC_STR_TILE_RCVX(2,2,1,1)},
	{GPC_TILE_FPC(2, 2, 1, 2), GPC_STR_TILE_RCVX(2,2,1,2)},
	{GPC_TILE_FPC(2, 2, 1, 3), GPC_STR_TILE_RCVX(2,2,1,3)},
	{GPC_TILE_FPC(2, 2, 1, 4), GPC_STR_TILE_RCVX(2,2,1,ALL)},
	{GPC_TILE_FPC(2, 3, 0, 0), GPC_STR_TILE_RCVX(2,3,0,0)},
	{GPC_TILE_FPC(2, 3, 0, 1), GPC_STR_TILE_RCVX(2,3,0,1)},
	{GPC_TILE_FPC(2, 3, 0, 2), GPC_STR_TILE_RCVX(2,3,0,2)},
	{GPC_TILE_FPC(2, 3, 0, 3), GPC_STR_TILE_RCVX(2,3,0,3)},
	{GPC_TILE_FPC(2, 3, 0, 4), GPC_STR_TILE_RCVX(2,3,0,ALL)},
	{GPC_TILE_FPC(2, 3, 1, 0), GPC_STR_TILE_RCVX(2,3,1,0)},
	{GPC_TILE_FPC(2, 3, 1, 1), GPC_STR_TILE_RCVX(2,3,1,1)},
	{GPC_TILE_FPC(2, 3, 1, 2), GPC_STR_TILE_RCVX(2,3,1,2)},
	{GPC_TILE_FPC(2, 3, 1, 3), GPC_STR_TILE_RCVX(2,3,1,3)},
	{GPC_TILE_FPC(2, 3, 1, 4), GPC_STR_TILE_RCVX(2,3,1,ALL)},
	{GPC_TILE_FPC(2, 4, 0, 0), GPC_STR_TILE_RCVX(2,4,0,0)},
	{GPC_TILE_FPC(2, 4, 0, 1), GPC_STR_TILE_RCVX(2,4,0,1)},
	{GPC_TILE_FPC(2, 4, 0, 2), GPC_STR_TILE_RCVX(2,4,0,2)},
	{GPC_TILE_FPC(2, 4, 0, 3), GPC_STR_TILE_RCVX(2,4,0,3)},
	{GPC_TILE_FPC(2, 4, 0, 4), GPC_STR_TILE_RCVX(2,4,0,ALL)},
	{GPC_TILE_FPC(2, 4, 1, 0), GPC_STR_TILE_RCVX(2,4,1,0)},
	{GPC_TILE_FPC(2, 4, 1, 1), GPC_STR_TILE_RCVX(2,4,1,1)},
	{GPC_TILE_FPC(2, 4, 1, 2), GPC_STR_TILE_RCVX(2,4,1,2)},
	{GPC_TILE_FPC(2, 4, 1, 3), GPC_STR_TILE_RCVX(2,4,1,3)},
	{GPC_TILE_FPC(2, 4, 1, 4), GPC_STR_TILE_RCVX(2,4,1,ALL)},
	{GPC_TILE_FPC(2, 5, 0, 0), GPC_STR_TILE_RCVX(2,5,0,0)},
	{GPC_TILE_FPC(2, 5, 0, 1), GPC_STR_TILE_RCVX(2,5,0,1)},
	{GPC_TILE_FPC(2, 5, 0, 2), GPC_STR_TILE_RCVX(2,5,0,2)},
	{GPC_TILE_FPC(2, 5, 0, 3), GPC_STR_TILE_RCVX(2,5,0,3)},
	{GPC_TILE_FPC(2, 5, 0, 4), GPC_STR_TILE_RCVX(2,5,0,ALL)},
	{GPC_TILE_FPC(2, 5, 1, 0), GPC_STR_TILE_RCVX(2,5,1,0)},
	{GPC_TILE_FPC(2, 5, 1, 1), GPC_STR_TILE_RCVX(2,5,1,1)},
	{GPC_TILE_FPC(2, 5, 1, 2), GPC_STR_TILE_RCVX(2,5,1,2)},
	{GPC_TILE_FPC(2, 5, 1, 3), GPC_STR_TILE_RCVX(2,5,1,3)},
	{GPC_TILE_FPC(2, 5, 1, 4), GPC_STR_TILE_RCVX(2,5,1,ALL)},
	{GPC_TILE_FPC(2, 6, 0, 0), GPC_STR_TILE_RCVX(2,6,0,0)},
	{GPC_TILE_FPC(2, 6, 0, 1), GPC_STR_TILE_RCVX(2,6,0,1)},
	{GPC_TILE_FPC(2, 6, 0, 2), GPC_STR_TILE_RCVX(2,6,0,2)},
	{GPC_TILE_FPC(2, 6, 0, 3), GPC_STR_TILE_RCVX(2,6,0,3)},
	{GPC_TILE_FPC(2, 6, 0, 4), GPC_STR_TILE_RCVX(2,6,0,ALL)},
	{GPC_TILE_FPC(2, 6, 1, 0), GPC_STR_TILE_RCVX(2,6,1,0)},
	{GPC_TILE_FPC(2, 6, 1, 1), GPC_STR_TILE_RCVX(2,6,1,1)},
	{GPC_TILE_FPC(2, 6, 1, 2), GPC_STR_TILE_RCVX(2,6,1,2)},
	{GPC_TILE_FPC(2, 6, 1, 3), GPC_STR_TILE_RCVX(2,6,1,3)},
	{GPC_TILE_FPC(2, 6, 1, 4), GPC_STR_TILE_RCVX(2,6,1,ALL)},
	{GPC_TILE_FPC(2, 7, 0, 0), GPC_STR_TILE_RCVX(2,7,0,0)},
	{GPC_TILE_FPC(2, 7, 0, 1), GPC_STR_TILE_RCVX(2,7,0,1)},
	{GPC_TILE_FPC(2, 7, 0, 2), GPC_STR_TILE_RCVX(2,7,0,2)},
	{GPC_TILE_FPC(2, 7, 0, 3), GPC_STR_TILE_RCVX(2,7,0,3)},
	{GPC_TILE_FPC(2, 7, 0, 4), GPC_STR_TILE_RCVX(2,7,0,ALL)},
	{GPC_TILE_FPC(2, 7, 1, 0), GPC_STR_TILE_RCVX(2,7,1,0)},
	{GPC_TILE_FPC(2, 7, 1, 1), GPC_STR_TILE_RCVX(2,7,1,1)},
	{GPC_TILE_FPC(2, 7, 1, 2), GPC_STR_TILE_RCVX(2,7,1,2)},
	{GPC_TILE_FPC(2, 7, 1, 3), GPC_STR_TILE_RCVX(2,7,1,3)},
	{GPC_TILE_FPC(2, 7, 1, 4), GPC_STR_TILE_RCVX(2,7,1,ALL)},
	{GPC_TILE_FPC(3, 0, 0, 0), GPC_STR_TILE_RCVX(3,0,0,0)},
	{GPC_TILE_FPC(3, 0, 0, 1), GPC_STR_TILE_RCVX(3,0,0,1)},
	{GPC_TILE_FPC(3, 0, 0, 2), GPC_STR_TILE_RCVX(3,0,0,2)},
	{GPC_TILE_FPC(3, 0, 0, 3), GPC_STR_TILE_RCVX(3,0,0,3)},
	{GPC_TILE_FPC(3, 0, 0, 4), GPC_STR_TILE_RCVX(3,0,0,ALL)},
	{GPC_TILE_FPC(3, 0, 1, 0), GPC_STR_TILE_RCVX(3,0,1,0)},
	{GPC_TILE_FPC(3, 0, 1, 1), GPC_STR_TILE_RCVX(3,0,1,1)},
	{GPC_TILE_FPC(3, 0, 1, 2), GPC_STR_TILE_RCVX(3,0,1,2)},
	{GPC_TILE_FPC(3, 0, 1, 3), GPC_STR_TILE_RCVX(3,0,1,3)},
	{GPC_TILE_FPC(3, 0, 1, 4), GPC_STR_TILE_RCVX(3,0,1,ALL)},
	{GPC_TILE_FPC(3, 1, 0, 0), GPC_STR_TILE_RCVX(3,1,0,0)},
	{GPC_TILE_FPC(3, 1, 0, 1), GPC_STR_TILE_RCVX(3,1,0,1)},
	{GPC_TILE_FPC(3, 1, 0, 2), GPC_STR_TILE_RCVX(3,1,0,2)},
	{GPC_TILE_FPC(3, 1, 0, 3), GPC_STR_TILE_RCVX(3,1,0,3)},
	{GPC_TILE_FPC(3, 1, 0, 4), GPC_STR_TILE_RCVX(3,1,0,ALL)},
	{GPC_TILE_FPC(3, 1, 1, 0), GPC_STR_TILE_RCVX(3,1,1,0)},
	{GPC_TILE_FPC(3, 1, 1, 1), GPC_STR_TILE_RCVX(3,1,1,1)},
	{GPC_TILE_FPC(3, 1, 1, 2), GPC_STR_TILE_RCVX(3,1,1,2)},
	{GPC_TILE_FPC(3, 1, 1, 3), GPC_STR_TILE_RCVX(3,1,1,3)},
	{GPC_TILE_FPC(3, 1, 1, 4), GPC_STR_TILE_RCVX(3,1,1,ALL)},
	{GPC_TILE_FPC(3, 2, 0, 0), GPC_STR_TILE_RCVX(3,2,0,0)},
	{GPC_TILE_FPC(3, 2, 0, 1), GPC_STR_TILE_RCVX(3,2,0,1)},
	{GPC_TILE_FPC(3, 2, 0, 2), GPC_STR_TILE_RCVX(3,2,0,2)},
	{GPC_TILE_FPC(3, 2, 0, 3), GPC_STR_TILE_RCVX(3,2,0,3)},
	{GPC_TILE_FPC(3, 2, 0, 4), GPC_STR_TILE_RCVX(3,2,0,ALL)},
	{GPC_TILE_FPC(3, 2, 1, 0), GPC_STR_TILE_RCVX(3,2,1,0)},
	{GPC_TILE_FPC(3, 2, 1, 1), GPC_STR_TILE_RCVX(3,2,1,1)},
	{GPC_TILE_FPC(3, 2, 1, 2), GPC_STR_TILE_RCVX(3,2,1,2)},
	{GPC_TILE_FPC(3, 2, 1, 3), GPC_STR_TILE_RCVX(3,2,1,3)},
	{GPC_TILE_FPC(3, 2, 1, 4), GPC_STR_TILE_RCVX(3,2,1,ALL)},
	{GPC_TILE_FPC(3, 3, 0, 0), GPC_STR_TILE_RCVX(3,3,0,0)},
	{GPC_TILE_FPC(3, 3, 0, 1), GPC_STR_TILE_RCVX(3,3,0,1)},
	{GPC_TILE_FPC(3, 3, 0, 2), GPC_STR_TILE_RCVX(3,3,0,2)},
	{GPC_TILE_FPC(3, 3, 0, 3), GPC_STR_TILE_RCVX(3,3,0,3)},
	{GPC_TILE_FPC(3, 3, 0, 4), GPC_STR_TILE_RCVX(3,3,0,ALL)},
	{GPC_TILE_FPC(3, 3, 1, 0), GPC_STR_TILE_RCVX(3,3,1,0)},
	{GPC_TILE_FPC(3, 3, 1, 1), GPC_STR_TILE_RCVX(3,3,1,1)},
	{GPC_TILE_FPC(3, 3, 1, 2), GPC_STR_TILE_RCVX(3,3,1,2)},
	{GPC_TILE_FPC(3, 3, 1, 3), GPC_STR_TILE_RCVX(3,3,1,3)},
	{GPC_TILE_FPC(3, 3, 1, 4), GPC_STR_TILE_RCVX(3,3,1,ALL)},
	{GPC_TILE_FPC(3, 4, 0, 0), GPC_STR_TILE_RCVX(3,4,0,0)},
	{GPC_TILE_FPC(3, 4, 0, 1), GPC_STR_TILE_RCVX(3,4,0,1)},
	{GPC_TILE_FPC(3, 4, 0, 2), GPC_STR_TILE_RCVX(3,4,0,2)},
	{GPC_TILE_FPC(3, 4, 0, 3), GPC_STR_TILE_RCVX(3,4,0,3)},
	{GPC_TILE_FPC(3, 4, 0, 4), GPC_STR_TILE_RCVX(3,4,0,ALL)},
	{GPC_TILE_FPC(3, 4, 1, 0), GPC_STR_TILE_RCVX(3,4,1,0)},
	{GPC_TILE_FPC(3, 4, 1, 1), GPC_STR_TILE_RCVX(3,4,1,1)},
	{GPC_TILE_FPC(3, 4, 1, 2), GPC_STR_TILE_RCVX(3,4,1,2)},
	{GPC_TILE_FPC(3, 4, 1, 3), GPC_STR_TILE_RCVX(3,4,1,3)},
	{GPC_TILE_FPC(3, 4, 1, 4), GPC_STR_TILE_RCVX(3,4,1,ALL)},
	{GPC_TILE_FPC(3, 5, 0, 0), GPC_STR_TILE_RCVX(3,5,0,0)},
	{GPC_TILE_FPC(3, 5, 0, 1), GPC_STR_TILE_RCVX(3,5,0,1)},
	{GPC_TILE_FPC(3, 5, 0, 2), GPC_STR_TILE_RCVX(3,5,0,2)},
	{GPC_TILE_FPC(3, 5, 0, 3), GPC_STR_TILE_RCVX(3,5,0,3)},
	{GPC_TILE_FPC(3, 5, 0, 4), GPC_STR_TILE_RCVX(3,5,0,ALL)},
	{GPC_TILE_FPC(3, 5, 1, 0), GPC_STR_TILE_RCVX(3,5,1,0)},
	{GPC_TILE_FPC(3, 5, 1, 1), GPC_STR_TILE_RCVX(3,5,1,1)},
	{GPC_TILE_FPC(3, 5, 1, 2), GPC_STR_TILE_RCVX(3,5,1,2)},
	{GPC_TILE_FPC(3, 5, 1, 3), GPC_STR_TILE_RCVX(3,5,1,3)},
	{GPC_TILE_FPC(3, 5, 1, 4), GPC_STR_TILE_RCVX(3,5,1,ALL)},
	{GPC_TILE_FPC(3, 6, 0, 0), GPC_STR_TILE_RCVX(3,6,0,0)},
	{GPC_TILE_FPC(3, 6, 0, 1), GPC_STR_TILE_RCVX(3,6,0,1)},
	{GPC_TILE_FPC(3, 6, 0, 2), GPC_STR_TILE_RCVX(3,6,0,2)},
	{GPC_TILE_FPC(3, 6, 0, 3), GPC_STR_TILE_RCVX(3,6,0,3)},
	{GPC_TILE_FPC(3, 6, 0, 4), GPC_STR_TILE_RCVX(3,6,0,ALL)},
	{GPC_TILE_FPC(3, 6, 1, 0), GPC_STR_TILE_RCVX(3,6,1,0)},
	{GPC_TILE_FPC(3, 6, 1, 1), GPC_STR_TILE_RCVX(3,6,1,1)},
	{GPC_TILE_FPC(3, 6, 1, 2), GPC_STR_TILE_RCVX(3,6,1,2)},
	{GPC_TILE_FPC(3, 6, 1, 3), GPC_STR_TILE_RCVX(3,6,1,3)},
	{GPC_TILE_FPC(3, 6, 1, 4), GPC_STR_TILE_RCVX(3,6,1,ALL)},
	{GPC_TILE_FPC(3, 7, 0, 0), GPC_STR_TILE_RCVX(3,7,0,0)},
	{GPC_TILE_FPC(3, 7, 0, 1), GPC_STR_TILE_RCVX(3,7,0,1)},
	{GPC_TILE_FPC(3, 7, 0, 2), GPC_STR_TILE_RCVX(3,7,0,2)},
	{GPC_TILE_FPC(3, 7, 0, 3), GPC_STR_TILE_RCVX(3,7,0,3)},
	{GPC_TILE_FPC(3, 7, 0, 4), GPC_STR_TILE_RCVX(3,7,0,ALL)},
	{GPC_TILE_FPC(3, 7, 1, 0), GPC_STR_TILE_RCVX(3,7,1,0)},
	{GPC_TILE_FPC(3, 7, 1, 1), GPC_STR_TILE_RCVX(3,7,1,1)},
	{GPC_TILE_FPC(3, 7, 1, 2), GPC_STR_TILE_RCVX(3,7,1,2)},
	{GPC_TILE_FPC(3, 7, 1, 3), GPC_STR_TILE_RCVX(3,7,1,3)},
	{GPC_TILE_FPC(3, 7, 1, 4), GPC_STR_TILE_RCVX(3,7,1,ALL)},
	{GPC_TILE_FPC(4, 0, 0, 0), GPC_STR_TILE_RCVX(4,0,0,0)},
	{GPC_TILE_FPC(4, 0, 0, 1), GPC_STR_TILE_RCVX(4,0,0,1)},
	{GPC_TILE_FPC(4, 0, 0, 2), GPC_STR_TILE_RCVX(4,0,0,2)},
	{GPC_TILE_FPC(4, 0, 0, 3), GPC_STR_TILE_RCVX(4,0,0,3)},
	{GPC_TILE_FPC(4, 0, 0, 4), GPC_STR_TILE_RCVX(4,0,0,ALL)},
	{GPC_TILE_FPC(4, 0, 1, 0), GPC_STR_TILE_RCVX(4,0,1,0)},
	{GPC_TILE_FPC(4, 0, 1, 1), GPC_STR_TILE_RCVX(4,0,1,1)},
	{GPC_TILE_FPC(4, 0, 1, 2), GPC_STR_TILE_RCVX(4,0,1,2)},
	{GPC_TILE_FPC(4, 0, 1, 3), GPC_STR_TILE_RCVX(4,0,1,3)},
	{GPC_TILE_FPC(4, 0, 1, 4), GPC_STR_TILE_RCVX(4,0,1,ALL)},
	{GPC_TILE_FPC(4, 1, 0, 0), GPC_STR_TILE_RCVX(4,1,0,0)},
	{GPC_TILE_FPC(4, 1, 0, 1), GPC_STR_TILE_RCVX(4,1,0,1)},
	{GPC_TILE_FPC(4, 1, 0, 2), GPC_STR_TILE_RCVX(4,1,0,2)},
	{GPC_TILE_FPC(4, 1, 0, 3), GPC_STR_TILE_RCVX(4,1,0,3)},
	{GPC_TILE_FPC(4, 1, 0, 4), GPC_STR_TILE_RCVX(4,1,0,ALL)},
	{GPC_TILE_FPC(4, 1, 1, 0), GPC_STR_TILE_RCVX(4,1,1,0)},
	{GPC_TILE_FPC(4, 1, 1, 1), GPC_STR_TILE_RCVX(4,1,1,1)},
	{GPC_TILE_FPC(4, 1, 1, 2), GPC_STR_TILE_RCVX(4,1,1,2)},
	{GPC_TILE_FPC(4, 1, 1, 3), GPC_STR_TILE_RCVX(4,1,1,3)},
	{GPC_TILE_FPC(4, 1, 1, 4), GPC_STR_TILE_RCVX(4,1,1,ALL)},
	{GPC_TILE_FPC(4, 2, 0, 0), GPC_STR_TILE_RCVX(4,2,0,0)},
	{GPC_TILE_FPC(4, 2, 0, 1), GPC_STR_TILE_RCVX(4,2,0,1)},
	{GPC_TILE_FPC(4, 2, 0, 2), GPC_STR_TILE_RCVX(4,2,0,2)},
	{GPC_TILE_FPC(4, 2, 0, 3), GPC_STR_TILE_RCVX(4,2,0,3)},
	{GPC_TILE_FPC(4, 2, 0, 4), GPC_STR_TILE_RCVX(4,2,0,ALL)},
	{GPC_TILE_FPC(4, 2, 1, 0), GPC_STR_TILE_RCVX(4,2,1,0)},
	{GPC_TILE_FPC(4, 2, 1, 1), GPC_STR_TILE_RCVX(4,2,1,1)},
	{GPC_TILE_FPC(4, 2, 1, 2), GPC_STR_TILE_RCVX(4,2,1,2)},
	{GPC_TILE_FPC(4, 2, 1, 3), GPC_STR_TILE_RCVX(4,2,1,3)},
	{GPC_TILE_FPC(4, 2, 1, 4), GPC_STR_TILE_RCVX(4,2,1,ALL)},
	{GPC_TILE_FPC(4, 3, 0, 0), GPC_STR_TILE_RCVX(4,3,0,0)},
	{GPC_TILE_FPC(4, 3, 0, 1), GPC_STR_TILE_RCVX(4,3,0,1)},
	{GPC_TILE_FPC(4, 3, 0, 2), GPC_STR_TILE_RCVX(4,3,0,2)},
	{GPC_TILE_FPC(4, 3, 0, 3), GPC_STR_TILE_RCVX(4,3,0,3)},
	{GPC_TILE_FPC(4, 3, 0, 4), GPC_STR_TILE_RCVX(4,3,0,ALL)},
	{GPC_TILE_FPC(4, 3, 1, 0), GPC_STR_TILE_RCVX(4,3,1,0)},
	{GPC_TILE_FPC(4, 3, 1, 1), GPC_STR_TILE_RCVX(4,3,1,1)},
	{GPC_TILE_FPC(4, 3, 1, 2), GPC_STR_TILE_RCVX(4,3,1,2)},
	{GPC_TILE_FPC(4, 3, 1, 3), GPC_STR_TILE_RCVX(4,3,1,3)},
	{GPC_TILE_FPC(4, 3, 1, 4), GPC_STR_TILE_RCVX(4,3,1,ALL)},
	{GPC_TILE_FPC(4, 4, 0, 0), GPC_STR_TILE_RCVX(4,4,0,0)},
	{GPC_TILE_FPC(4, 4, 0, 1), GPC_STR_TILE_RCVX(4,4,0,1)},
	{GPC_TILE_FPC(4, 4, 0, 2), GPC_STR_TILE_RCVX(4,4,0,2)},
	{GPC_TILE_FPC(4, 4, 0, 3), GPC_STR_TILE_RCVX(4,4,0,3)},
	{GPC_TILE_FPC(4, 4, 0, 4), GPC_STR_TILE_RCVX(4,4,0,ALL)},
	{GPC_TILE_FPC(4, 4, 1, 0), GPC_STR_TILE_RCVX(4,4,1,0)},
	{GPC_TILE_FPC(4, 4, 1, 1), GPC_STR_TILE_RCVX(4,4,1,1)},
	{GPC_TILE_FPC(4, 4, 1, 2), GPC_STR_TILE_RCVX(4,4,1,2)},
	{GPC_TILE_FPC(4, 4, 1, 3), GPC_STR_TILE_RCVX(4,4,1,3)},
	{GPC_TILE_FPC(4, 4, 1, 4), GPC_STR_TILE_RCVX(4,4,1,ALL)},
	{GPC_TILE_FPC(4, 5, 0, 0), GPC_STR_TILE_RCVX(4,5,0,0)},
	{GPC_TILE_FPC(4, 5, 0, 1), GPC_STR_TILE_RCVX(4,5,0,1)},
	{GPC_TILE_FPC(4, 5, 0, 2), GPC_STR_TILE_RCVX(4,5,0,2)},
	{GPC_TILE_FPC(4, 5, 0, 3), GPC_STR_TILE_RCVX(4,5,0,3)},
	{GPC_TILE_FPC(4, 5, 0, 4), GPC_STR_TILE_RCVX(4,5,0,ALL)},
	{GPC_TILE_FPC(4, 5, 1, 0), GPC_STR_TILE_RCVX(4,5,1,0)},
	{GPC_TILE_FPC(4, 5, 1, 1), GPC_STR_TILE_RCVX(4,5,1,1)},
	{GPC_TILE_FPC(4, 5, 1, 2), GPC_STR_TILE_RCVX(4,5,1,2)},
	{GPC_TILE_FPC(4, 5, 1, 3), GPC_STR_TILE_RCVX(4,5,1,3)},
	{GPC_TILE_FPC(4, 5, 1, 4), GPC_STR_TILE_RCVX(4,5,1,ALL)},
	{GPC_TILE_FPC(4, 6, 0, 0), GPC_STR_TILE_RCVX(4,6,0,0)},
	{GPC_TILE_FPC(4, 6, 0, 1), GPC_STR_TILE_RCVX(4,6,0,1)},
	{GPC_TILE_FPC(4, 6, 0, 2), GPC_STR_TILE_RCVX(4,6,0,2)},
	{GPC_TILE_FPC(4, 6, 0, 3), GPC_STR_TILE_RCVX(4,6,0,3)},
	{GPC_TILE_FPC(4, 6, 0, 4), GPC_STR_TILE_RCVX(4,6,0,ALL)},
	{GPC_TILE_FPC(4, 6, 1, 0), GPC_STR_TILE_RCVX(4,6,1,0)},
	{GPC_TILE_FPC(4, 6, 1, 1), GPC_STR_TILE_RCVX(4,6,1,1)},
	{GPC_TILE_FPC(4, 6, 1, 2), GPC_STR_TILE_RCVX(4,6,1,2)},
	{GPC_TILE_FPC(4, 6, 1, 3), GPC_STR_TILE_RCVX(4,6,1,3)},
	{GPC_TILE_FPC(4, 6, 1, 4), GPC_STR_TILE_RCVX(4,6,1,ALL)},
	{GPC_TILE_FPC(4, 7, 0, 0), GPC_STR_TILE_RCVX(4,7,0,0)},
	{GPC_TILE_FPC(4, 7, 0, 1), GPC_STR_TILE_RCVX(4,7,0,1)},
	{GPC_TILE_FPC(4, 7, 0, 2), GPC_STR_TILE_RCVX(4,7,0,2)},
	{GPC_TILE_FPC(4, 7, 0, 3), GPC_STR_TILE_RCVX(4,7,0,3)},
	{GPC_TILE_FPC(4, 7, 0, 4), GPC_STR_TILE_RCVX(4,7,0,ALL)},
	{GPC_TILE_FPC(4, 7, 1, 0), GPC_STR_TILE_RCVX(4,7,1,0)},
	{GPC_TILE_FPC(4, 7, 1, 1), GPC_STR_TILE_RCVX(4,7,1,1)},
	{GPC_TILE_FPC(4, 7, 1, 2), GPC_STR_TILE_RCVX(4,7,1,2)},
	{GPC_TILE_FPC(4, 7, 1, 3), GPC_STR_TILE_RCVX(4,7,1,3)},
	{GPC_TILE_FPC(4, 7, 1, 4), GPC_STR_TILE_RCVX(4,7,1,ALL)},
	{GPC_TILE_FPC(5, 0, 0, 0), GPC_STR_TILE_RCVX(5,0,0,0)},
	{GPC_TILE_FPC(5, 0, 0, 1), GPC_STR_TILE_RCVX(5,0,0,1)},
	{GPC_TILE_FPC(5, 0, 0, 2), GPC_STR_TILE_RCVX(5,0,0,2)},
	{GPC_TILE_FPC(5, 0, 0, 3), GPC_STR_TILE_RCVX(5,0,0,3)},
	{GPC_TILE_FPC(5, 0, 0, 4), GPC_STR_TILE_RCVX(5,0,0,ALL)},
	{GPC_TILE_FPC(5, 0, 1, 0), GPC_STR_TILE_RCVX(5,0,1,0)},
	{GPC_TILE_FPC(5, 0, 1, 1), GPC_STR_TILE_RCVX(5,0,1,1)},
	{GPC_TILE_FPC(5, 0, 1, 2), GPC_STR_TILE_RCVX(5,0,1,2)},
	{GPC_TILE_FPC(5, 0, 1, 3), GPC_STR_TILE_RCVX(5,0,1,3)},
	{GPC_TILE_FPC(5, 0, 1, 4), GPC_STR_TILE_RCVX(5,0,1,ALL)},
	{GPC_TILE_FPC(5, 1, 0, 0), GPC_STR_TILE_RCVX(5,1,0,0)},
	{GPC_TILE_FPC(5, 1, 0, 1), GPC_STR_TILE_RCVX(5,1,0,1)},
	{GPC_TILE_FPC(5, 1, 0, 2), GPC_STR_TILE_RCVX(5,1,0,2)},
	{GPC_TILE_FPC(5, 1, 0, 3), GPC_STR_TILE_RCVX(5,1,0,3)},
	{GPC_TILE_FPC(5, 1, 0, 4), GPC_STR_TILE_RCVX(5,1,0,ALL)},
	{GPC_TILE_FPC(5, 1, 1, 0), GPC_STR_TILE_RCVX(5,1,1,0)},
	{GPC_TILE_FPC(5, 1, 1, 1), GPC_STR_TILE_RCVX(5,1,1,1)},
	{GPC_TILE_FPC(5, 1, 1, 2), GPC_STR_TILE_RCVX(5,1,1,2)},
	{GPC_TILE_FPC(5, 1, 1, 3), GPC_STR_TILE_RCVX(5,1,1,3)},
	{GPC_TILE_FPC(5, 1, 1, 4), GPC_STR_TILE_RCVX(5,1,1,ALL)},
	{GPC_TILE_FPC(5, 2, 0, 0), GPC_STR_TILE_RCVX(5,2,0,0)},
	{GPC_TILE_FPC(5, 2, 0, 1), GPC_STR_TILE_RCVX(5,2,0,1)},
	{GPC_TILE_FPC(5, 2, 0, 2), GPC_STR_TILE_RCVX(5,2,0,2)},
	{GPC_TILE_FPC(5, 2, 0, 3), GPC_STR_TILE_RCVX(5,2,0,3)},
	{GPC_TILE_FPC(5, 2, 0, 4), GPC_STR_TILE_RCVX(5,2,0,ALL)},
	{GPC_TILE_FPC(5, 2, 1, 0), GPC_STR_TILE_RCVX(5,2,1,0)},
	{GPC_TILE_FPC(5, 2, 1, 1), GPC_STR_TILE_RCVX(5,2,1,1)},
	{GPC_TILE_FPC(5, 2, 1, 2), GPC_STR_TILE_RCVX(5,2,1,2)},
	{GPC_TILE_FPC(5, 2, 1, 3), GPC_STR_TILE_RCVX(5,2,1,3)},
	{GPC_TILE_FPC(5, 2, 1, 4), GPC_STR_TILE_RCVX(5,2,1,ALL)},
	{GPC_TILE_FPC(5, 3, 0, 0), GPC_STR_TILE_RCVX(5,3,0,0)},
	{GPC_TILE_FPC(5, 3, 0, 1), GPC_STR_TILE_RCVX(5,3,0,1)},
	{GPC_TILE_FPC(5, 3, 0, 2), GPC_STR_TILE_RCVX(5,3,0,2)},
	{GPC_TILE_FPC(5, 3, 0, 3), GPC_STR_TILE_RCVX(5,3,0,3)},
	{GPC_TILE_FPC(5, 3, 0, 4), GPC_STR_TILE_RCVX(5,3,0,ALL)},
	{GPC_TILE_FPC(5, 3, 1, 0), GPC_STR_TILE_RCVX(5,3,1,0)},
	{GPC_TILE_FPC(5, 3, 1, 1), GPC_STR_TILE_RCVX(5,3,1,1)},
	{GPC_TILE_FPC(5, 3, 1, 2), GPC_STR_TILE_RCVX(5,3,1,2)},
	{GPC_TILE_FPC(5, 3, 1, 3), GPC_STR_TILE_RCVX(5,3,1,3)},
	{GPC_TILE_FPC(5, 3, 1, 4), GPC_STR_TILE_RCVX(5,3,1,ALL)},
	{GPC_TILE_FPC(5, 4, 0, 0), GPC_STR_TILE_RCVX(5,4,0,0)},
	{GPC_TILE_FPC(5, 4, 0, 1), GPC_STR_TILE_RCVX(5,4,0,1)},
	{GPC_TILE_FPC(5, 4, 0, 2), GPC_STR_TILE_RCVX(5,4,0,2)},
	{GPC_TILE_FPC(5, 4, 0, 3), GPC_STR_TILE_RCVX(5,4,0,3)},
	{GPC_TILE_FPC(5, 4, 0, 4), GPC_STR_TILE_RCVX(5,4,0,ALL)},
	{GPC_TILE_FPC(5, 4, 1, 0), GPC_STR_TILE_RCVX(5,4,1,0)},
	{GPC_TILE_FPC(5, 4, 1, 1), GPC_STR_TILE_RCVX(5,4,1,1)},
	{GPC_TILE_FPC(5, 4, 1, 2), GPC_STR_TILE_RCVX(5,4,1,2)},
	{GPC_TILE_FPC(5, 4, 1, 3), GPC_STR_TILE_RCVX(5,4,1,3)},
	{GPC_TILE_FPC(5, 4, 1, 4), GPC_STR_TILE_RCVX(5,4,1,ALL)},
	{GPC_TILE_FPC(5, 5, 0, 0), GPC_STR_TILE_RCVX(5,5,0,0)},
	{GPC_TILE_FPC(5, 5, 0, 1), GPC_STR_TILE_RCVX(5,5,0,1)},
	{GPC_TILE_FPC(5, 5, 0, 2), GPC_STR_TILE_RCVX(5,5,0,2)},
	{GPC_TILE_FPC(5, 5, 0, 3), GPC_STR_TILE_RCVX(5,5,0,3)},
	{GPC_TILE_FPC(5, 5, 0, 4), GPC_STR_TILE_RCVX(5,5,0,ALL)},
	{GPC_TILE_FPC(5, 5, 1, 0), GPC_STR_TILE_RCVX(5,5,1,0)},
	{GPC_TILE_FPC(5, 5, 1, 1), GPC_STR_TILE_RCVX(5,5,1,1)},
	{GPC_TILE_FPC(5, 5, 1, 2), GPC_STR_TILE_RCVX(5,5,1,2)},
	{GPC_TILE_FPC(5, 5, 1, 3), GPC_STR_TILE_RCVX(5,5,1,3)},
	{GPC_TILE_FPC(5, 5, 1, 4), GPC_STR_TILE_RCVX(5,5,1,ALL)},
	{GPC_TILE_FPC(5, 6, 0, 0), GPC_STR_TILE_RCVX(5,6,0,0)},
	{GPC_TILE_FPC(5, 6, 0, 1), GPC_STR_TILE_RCVX(5,6,0,1)},
	{GPC_TILE_FPC(5, 6, 0, 2), GPC_STR_TILE_RCVX(5,6,0,2)},
	{GPC_TILE_FPC(5, 6, 0, 3), GPC_STR_TILE_RCVX(5,6,0,3)},
	{GPC_TILE_FPC(5, 6, 0, 4), GPC_STR_TILE_RCVX(5,6,0,ALL)},
	{GPC_TILE_FPC(5, 6, 1, 0), GPC_STR_TILE_RCVX(5,6,1,0)},
	{GPC_TILE_FPC(5, 6, 1, 1), GPC_STR_TILE_RCVX(5,6,1,1)},
	{GPC_TILE_FPC(5, 6, 1, 2), GPC_STR_TILE_RCVX(5,6,1,2)},
	{GPC_TILE_FPC(5, 6, 1, 3), GPC_STR_TILE_RCVX(5,6,1,3)},
	{GPC_TILE_FPC(5, 6, 1, 4), GPC_STR_TILE_RCVX(5,6,1,ALL)},
	{GPC_TILE_FPC(5, 7, 0, 0), GPC_STR_TILE_RCVX(5,7,0,0)},
	{GPC_TILE_FPC(5, 7, 0, 1), GPC_STR_TILE_RCVX(5,7,0,1)},
	{GPC_TILE_FPC(5, 7, 0, 2), GPC_STR_TILE_RCVX(5,7,0,2)},
	{GPC_TILE_FPC(5, 7, 0, 3), GPC_STR_TILE_RCVX(5,7,0,3)},
	{GPC_TILE_FPC(5, 7, 0, 4), GPC_STR_TILE_RCVX(5,7,0,ALL)},
	{GPC_TILE_FPC(5, 7, 1, 0), GPC_STR_TILE_RCVX(5,7,1,0)},
	{GPC_TILE_FPC(5, 7, 1, 1), GPC_STR_TILE_RCVX(5,7,1,1)},
	{GPC_TILE_FPC(5, 7, 1, 2), GPC_STR_TILE_RCVX(5,7,1,2)},
	{GPC_TILE_FPC(5, 7, 1, 3), GPC_STR_TILE_RCVX(5,7,1,3)},
	{GPC_TILE_FPC(5, 7, 1, 4), GPC_STR_TILE_RCVX(5,7,1,ALL)},
	{0, "--------"}
};


static const gpcd_mmr_desc_t valid_tile_spc_mmrs[] =
{
	{GPC_TILE_SPC(0, 0, 0), GPC_STR_TILE_S_RCX(0,0,0)},
	{GPC_TILE_SPC(0, 0, 1), GPC_STR_TILE_S_RCX(0,0,1)},
	{GPC_TILE_SPC(0, 0, 2), GPC_STR_TILE_S_RCX(0,0,2)},
	{GPC_TILE_SPC(0, 0, 3), GPC_STR_TILE_S_RCX(0,0,3)},
	{GPC_TILE_SPC(0, 0, 4), GPC_STR_TILE_S_RCX(0,0,4)},
	{GPC_TILE_SPC(0, 0, 5), GPC_STR_TILE_S_RCX(0,0,5)},
	{GPC_TILE_SPC(0, 1, 0), GPC_STR_TILE_S_RCX(0,1,0)},
	{GPC_TILE_SPC(0, 1, 1), GPC_STR_TILE_S_RCX(0,1,1)},
	{GPC_TILE_SPC(0, 1, 2), GPC_STR_TILE_S_RCX(0,1,2)},
	{GPC_TILE_SPC(0, 1, 3), GPC_STR_TILE_S_RCX(0,1,3)},
	{GPC_TILE_SPC(0, 1, 4), GPC_STR_TILE_S_RCX(0,1,4)},
	{GPC_TILE_SPC(0, 1, 5), GPC_STR_TILE_S_RCX(0,1,5)},
	{GPC_TILE_SPC(0, 2, 0), GPC_STR_TILE_S_RCX(0,2,0)},
	{GPC_TILE_SPC(0, 2, 1), GPC_STR_TILE_S_RCX(0,2,1)},
	{GPC_TILE_SPC(0, 2, 2), GPC_STR_TILE_S_RCX(0,2,2)},
	{GPC_TILE_SPC(0, 2, 3), GPC_STR_TILE_S_RCX(0,2,3)},
	{GPC_TILE_SPC(0, 2, 4), GPC_STR_TILE_S_RCX(0,2,4)},
	{GPC_TILE_SPC(0, 2, 5), GPC_STR_TILE_S_RCX(0,2,5)},
	{GPC_TILE_SPC(0, 3, 0), GPC_STR_TILE_S_RCX(0,3,0)},
	{GPC_TILE_SPC(0, 3, 1), GPC_STR_TILE_S_RCX(0,3,1)},
	{GPC_TILE_SPC(0, 3, 2), GPC_STR_TILE_S_RCX(0,3,2)},
	{GPC_TILE_SPC(0, 3, 3), GPC_STR_TILE_S_RCX(0,3,3)},
	{GPC_TILE_SPC(0, 3, 4), GPC_STR_TILE_S_RCX(0,3,4)},
	{GPC_TILE_SPC(0, 3, 5), GPC_STR_TILE_S_RCX(0,3,5)},
	{GPC_TILE_SPC(0, 4, 0), GPC_STR_TILE_S_RCX(0,4,0)},
	{GPC_TILE_SPC(0, 4, 1), GPC_STR_TILE_S_RCX(0,4,1)},
	{GPC_TILE_SPC(0, 4, 2), GPC_STR_TILE_S_RCX(0,4,2)},
	{GPC_TILE_SPC(0, 4, 3), GPC_STR_TILE_S_RCX(0,4,3)},
	{GPC_TILE_SPC(0, 4, 4), GPC_STR_TILE_S_RCX(0,4,4)},
	{GPC_TILE_SPC(0, 4, 5), GPC_STR_TILE_S_RCX(0,4,5)},
	{GPC_TILE_SPC(0, 5, 0), GPC_STR_TILE_S_RCX(0,5,0)},
	{GPC_TILE_SPC(0, 5, 1), GPC_STR_TILE_S_RCX(0,5,1)},
	{GPC_TILE_SPC(0, 5, 2), GPC_STR_TILE_S_RCX(0,5,2)},
	{GPC_TILE_SPC(0, 5, 3), GPC_STR_TILE_S_RCX(0,5,3)},
	{GPC_TILE_SPC(0, 5, 4), GPC_STR_TILE_S_RCX(0,5,4)},
	{GPC_TILE_SPC(0, 5, 5), GPC_STR_TILE_S_RCX(0,5,5)},
	{GPC_TILE_SPC(0, 6, 0), GPC_STR_TILE_S_RCX(0,6,0)},
	{GPC_TILE_SPC(0, 6, 1), GPC_STR_TILE_S_RCX(0,6,1)},
	{GPC_TILE_SPC(0, 6, 2), GPC_STR_TILE_S_RCX(0,6,2)},
	{GPC_TILE_SPC(0, 6, 3), GPC_STR_TILE_S_RCX(0,6,3)},
	{GPC_TILE_SPC(0, 6, 4), GPC_STR_TILE_S_RCX(0,6,4)},
	{GPC_TILE_SPC(0, 6, 5), GPC_STR_TILE_S_RCX(0,6,5)},
	{GPC_TILE_SPC(0, 7, 0), GPC_STR_TILE_S_RCX(0,7,0)},
	{GPC_TILE_SPC(0, 7, 1), GPC_STR_TILE_S_RCX(0,7,1)},
	{GPC_TILE_SPC(0, 7, 2), GPC_STR_TILE_S_RCX(0,7,2)},
	{GPC_TILE_SPC(0, 7, 3), GPC_STR_TILE_S_RCX(0,7,3)},
	{GPC_TILE_SPC(0, 7, 4), GPC_STR_TILE_S_RCX(0,7,4)},
	{GPC_TILE_SPC(0, 7, 5), GPC_STR_TILE_S_RCX(0,7,5)},
	{GPC_TILE_SPC(1, 0, 0), GPC_STR_TILE_S_RCX(1,0,0)},
	{GPC_TILE_SPC(1, 0, 1), GPC_STR_TILE_S_RCX(1,0,1)},
	{GPC_TILE_SPC(1, 0, 2), GPC_STR_TILE_S_RCX(1,0,2)},
	{GPC_TILE_SPC(1, 0, 3), GPC_STR_TILE_S_RCX(1,0,3)},
	{GPC_TILE_SPC(1, 0, 4), GPC_STR_TILE_S_RCX(1,0,4)},
	{GPC_TILE_SPC(1, 0, 5), GPC_STR_TILE_S_RCX(1,0,5)},
	{GPC_TILE_SPC(1, 1, 0), GPC_STR_TILE_S_RCX(1,1,0)},
	{GPC_TILE_SPC(1, 1, 1), GPC_STR_TILE_S_RCX(1,1,1)},
	{GPC_TILE_SPC(1, 1, 2), GPC_STR_TILE_S_RCX(1,1,2)},
	{GPC_TILE_SPC(1, 1, 3), GPC_STR_TILE_S_RCX(1,1,3)},
	{GPC_TILE_SPC(1, 1, 4), GPC_STR_TILE_S_RCX(1,1,4)},
	{GPC_TILE_SPC(1, 1, 5), GPC_STR_TILE_S_RCX(1,1,5)},
	{GPC_TILE_SPC(1, 2, 0), GPC_STR_TILE_S_RCX(1,2,0)},
	{GPC_TILE_SPC(1, 2, 1), GPC_STR_TILE_S_RCX(1,2,1)},
	{GPC_TILE_SPC(1, 2, 2), GPC_STR_TILE_S_RCX(1,2,2)},
	{GPC_TILE_SPC(1, 2, 3), GPC_STR_TILE_S_RCX(1,2,3)},
	{GPC_TILE_SPC(1, 2, 4), GPC_STR_TILE_S_RCX(1,2,4)},
	{GPC_TILE_SPC(1, 2, 5), GPC_STR_TILE_S_RCX(1,2,5)},
	{GPC_TILE_SPC(1, 3, 0), GPC_STR_TILE_S_RCX(1,3,0)},
	{GPC_TILE_SPC(1, 3, 1), GPC_STR_TILE_S_RCX(1,3,1)},
	{GPC_TILE_SPC(1, 3, 2), GPC_STR_TILE_S_RCX(1,3,2)},
	{GPC_TILE_SPC(1, 3, 3), GPC_STR_TILE_S_RCX(1,3,3)},
	{GPC_TILE_SPC(1, 3, 4), GPC_STR_TILE_S_RCX(1,3,4)},
	{GPC_TILE_SPC(1, 3, 5), GPC_STR_TILE_S_RCX(1,3,5)},
	{GPC_TILE_SPC(1, 4, 0), GPC_STR_TILE_S_RCX(1,4,0)},
	{GPC_TILE_SPC(1, 4, 1), GPC_STR_TILE_S_RCX(1,4,1)},
	{GPC_TILE_SPC(1, 4, 2), GPC_STR_TILE_S_RCX(1,4,2)},
	{GPC_TILE_SPC(1, 4, 3), GPC_STR_TILE_S_RCX(1,4,3)},
	{GPC_TILE_SPC(1, 4, 4), GPC_STR_TILE_S_RCX(1,4,4)},
	{GPC_TILE_SPC(1, 4, 5), GPC_STR_TILE_S_RCX(1,4,5)},
	{GPC_TILE_SPC(1, 5, 0), GPC_STR_TILE_S_RCX(1,5,0)},
	{GPC_TILE_SPC(1, 5, 1), GPC_STR_TILE_S_RCX(1,5,1)},
	{GPC_TILE_SPC(1, 5, 2), GPC_STR_TILE_S_RCX(1,5,2)},
	{GPC_TILE_SPC(1, 5, 3), GPC_STR_TILE_S_RCX(1,5,3)},
	{GPC_TILE_SPC(1, 5, 4), GPC_STR_TILE_S_RCX(1,5,4)},
	{GPC_TILE_SPC(1, 5, 5), GPC_STR_TILE_S_RCX(1,5,5)},
	{GPC_TILE_SPC(1, 6, 0), GPC_STR_TILE_S_RCX(1,6,0)},
	{GPC_TILE_SPC(1, 6, 1), GPC_STR_TILE_S_RCX(1,6,1)},
	{GPC_TILE_SPC(1, 6, 2), GPC_STR_TILE_S_RCX(1,6,2)},
	{GPC_TILE_SPC(1, 6, 3), GPC_STR_TILE_S_RCX(1,6,3)},
	{GPC_TILE_SPC(1, 6, 4), GPC_STR_TILE_S_RCX(1,6,4)},
	{GPC_TILE_SPC(1, 6, 5), GPC_STR_TILE_S_RCX(1,6,5)},
	{GPC_TILE_SPC(1, 7, 0), GPC_STR_TILE_S_RCX(1,7,0)},
	{GPC_TILE_SPC(1, 7, 1), GPC_STR_TILE_S_RCX(1,7,1)},
	{GPC_TILE_SPC(1, 7, 2), GPC_STR_TILE_S_RCX(1,7,2)},
	{GPC_TILE_SPC(1, 7, 3), GPC_STR_TILE_S_RCX(1,7,3)},
	{GPC_TILE_SPC(1, 7, 4), GPC_STR_TILE_S_RCX(1,7,4)},
	{GPC_TILE_SPC(1, 7, 5), GPC_STR_TILE_S_RCX(1,7,5)},
	{GPC_TILE_SPC(2, 0, 0), GPC_STR_TILE_S_RCX(2,0,0)},
	{GPC_TILE_SPC(2, 0, 1), GPC_STR_TILE_S_RCX(2,0,1)},
	{GPC_TILE_SPC(2, 0, 2), GPC_STR_TILE_S_RCX(2,0,2)},
	{GPC_TILE_SPC(2, 0, 3), GPC_STR_TILE_S_RCX(2,0,3)},
	{GPC_TILE_SPC(2, 0, 4), GPC_STR_TILE_S_RCX(2,0,4)},
	{GPC_TILE_SPC(2, 0, 5), GPC_STR_TILE_S_RCX(2,0,5)},
	{GPC_TILE_SPC(2, 1, 0), GPC_STR_TILE_S_RCX(2,1,0)},
	{GPC_TILE_SPC(2, 1, 1), GPC_STR_TILE_S_RCX(2,1,1)},
	{GPC_TILE_SPC(2, 1, 2), GPC_STR_TILE_S_RCX(2,1,2)},
	{GPC_TILE_SPC(2, 1, 3), GPC_STR_TILE_S_RCX(2,1,3)},
	{GPC_TILE_SPC(2, 1, 4), GPC_STR_TILE_S_RCX(2,1,4)},
	{GPC_TILE_SPC(2, 1, 5), GPC_STR_TILE_S_RCX(2,1,5)},
	{GPC_TILE_SPC(2, 2, 0), GPC_STR_TILE_S_RCX(2,2,0)},
	{GPC_TILE_SPC(2, 2, 1), GPC_STR_TILE_S_RCX(2,2,1)},
	{GPC_TILE_SPC(2, 2, 2), GPC_STR_TILE_S_RCX(2,2,2)},
	{GPC_TILE_SPC(2, 2, 3), GPC_STR_TILE_S_RCX(2,2,3)},
	{GPC_TILE_SPC(2, 2, 4), GPC_STR_TILE_S_RCX(2,2,4)},
	{GPC_TILE_SPC(2, 2, 5), GPC_STR_TILE_S_RCX(2,2,5)},
	{GPC_TILE_SPC(2, 3, 0), GPC_STR_TILE_S_RCX(2,3,0)},
	{GPC_TILE_SPC(2, 3, 1), GPC_STR_TILE_S_RCX(2,3,1)},
	{GPC_TILE_SPC(2, 3, 2), GPC_STR_TILE_S_RCX(2,3,2)},
	{GPC_TILE_SPC(2, 3, 3), GPC_STR_TILE_S_RCX(2,3,3)},
	{GPC_TILE_SPC(2, 3, 4), GPC_STR_TILE_S_RCX(2,3,4)},
	{GPC_TILE_SPC(2, 3, 5), GPC_STR_TILE_S_RCX(2,3,5)},
	{GPC_TILE_SPC(2, 4, 0), GPC_STR_TILE_S_RCX(2,4,0)},
	{GPC_TILE_SPC(2, 4, 1), GPC_STR_TILE_S_RCX(2,4,1)},
	{GPC_TILE_SPC(2, 4, 2), GPC_STR_TILE_S_RCX(2,4,2)},
	{GPC_TILE_SPC(2, 4, 3), GPC_STR_TILE_S_RCX(2,4,3)},
	{GPC_TILE_SPC(2, 4, 4), GPC_STR_TILE_S_RCX(2,4,4)},
	{GPC_TILE_SPC(2, 4, 5), GPC_STR_TILE_S_RCX(2,4,5)},
	{GPC_TILE_SPC(2, 5, 0), GPC_STR_TILE_S_RCX(2,5,0)},
	{GPC_TILE_SPC(2, 5, 1), GPC_STR_TILE_S_RCX(2,5,1)},
	{GPC_TILE_SPC(2, 5, 2), GPC_STR_TILE_S_RCX(2,5,2)},
	{GPC_TILE_SPC(2, 5, 3), GPC_STR_TILE_S_RCX(2,5,3)},
	{GPC_TILE_SPC(2, 5, 4), GPC_STR_TILE_S_RCX(2,5,4)},
	{GPC_TILE_SPC(2, 5, 5), GPC_STR_TILE_S_RCX(2,5,5)},
	{GPC_TILE_SPC(2, 6, 0), GPC_STR_TILE_S_RCX(2,6,0)},
	{GPC_TILE_SPC(2, 6, 1), GPC_STR_TILE_S_RCX(2,6,1)},
	{GPC_TILE_SPC(2, 6, 2), GPC_STR_TILE_S_RCX(2,6,2)},
	{GPC_TILE_SPC(2, 6, 3), GPC_STR_TILE_S_RCX(2,6,3)},
	{GPC_TILE_SPC(2, 6, 4), GPC_STR_TILE_S_RCX(2,6,4)},
	{GPC_TILE_SPC(2, 6, 5), GPC_STR_TILE_S_RCX(2,6,5)},
	{GPC_TILE_SPC(2, 7, 0), GPC_STR_TILE_S_RCX(2,7,0)},
	{GPC_TILE_SPC(2, 7, 1), GPC_STR_TILE_S_RCX(2,7,1)},
	{GPC_TILE_SPC(2, 7, 2), GPC_STR_TILE_S_RCX(2,7,2)},
	{GPC_TILE_SPC(2, 7, 3), GPC_STR_TILE_S_RCX(2,7,3)},
	{GPC_TILE_SPC(2, 7, 4), GPC_STR_TILE_S_RCX(2,7,4)},
	{GPC_TILE_SPC(2, 7, 5), GPC_STR_TILE_S_RCX(2,7,5)},
	{GPC_TILE_SPC(3, 0, 0), GPC_STR_TILE_S_RCX(3,0,0)},
	{GPC_TILE_SPC(3, 0, 1), GPC_STR_TILE_S_RCX(3,0,1)},
	{GPC_TILE_SPC(3, 0, 2), GPC_STR_TILE_S_RCX(3,0,2)},
	{GPC_TILE_SPC(3, 0, 3), GPC_STR_TILE_S_RCX(3,0,3)},
	{GPC_TILE_SPC(3, 0, 4), GPC_STR_TILE_S_RCX(3,0,4)},
	{GPC_TILE_SPC(3, 0, 5), GPC_STR_TILE_S_RCX(3,0,5)},
	{GPC_TILE_SPC(3, 1, 0), GPC_STR_TILE_S_RCX(3,1,0)},
	{GPC_TILE_SPC(3, 1, 1), GPC_STR_TILE_S_RCX(3,1,1)},
	{GPC_TILE_SPC(3, 1, 2), GPC_STR_TILE_S_RCX(3,1,2)},
	{GPC_TILE_SPC(3, 1, 3), GPC_STR_TILE_S_RCX(3,1,3)},
	{GPC_TILE_SPC(3, 1, 4), GPC_STR_TILE_S_RCX(3,1,4)},
	{GPC_TILE_SPC(3, 1, 5), GPC_STR_TILE_S_RCX(3,1,5)},
	{GPC_TILE_SPC(3, 2, 0), GPC_STR_TILE_S_RCX(3,2,0)},
	{GPC_TILE_SPC(3, 2, 1), GPC_STR_TILE_S_RCX(3,2,1)},
	{GPC_TILE_SPC(3, 2, 2), GPC_STR_TILE_S_RCX(3,2,2)},
	{GPC_TILE_SPC(3, 2, 3), GPC_STR_TILE_S_RCX(3,2,3)},
	{GPC_TILE_SPC(3, 2, 4), GPC_STR_TILE_S_RCX(3,2,4)},
	{GPC_TILE_SPC(3, 2, 5), GPC_STR_TILE_S_RCX(3,2,5)},
	{GPC_TILE_SPC(3, 3, 0), GPC_STR_TILE_S_RCX(3,3,0)},
	{GPC_TILE_SPC(3, 3, 1), GPC_STR_TILE_S_RCX(3,3,1)},
	{GPC_TILE_SPC(3, 3, 2), GPC_STR_TILE_S_RCX(3,3,2)},
	{GPC_TILE_SPC(3, 3, 3), GPC_STR_TILE_S_RCX(3,3,3)},
	{GPC_TILE_SPC(3, 3, 4), GPC_STR_TILE_S_RCX(3,3,4)},
	{GPC_TILE_SPC(3, 3, 5), GPC_STR_TILE_S_RCX(3,3,5)},
	{GPC_TILE_SPC(3, 4, 0), GPC_STR_TILE_S_RCX(3,4,0)},
	{GPC_TILE_SPC(3, 4, 1), GPC_STR_TILE_S_RCX(3,4,1)},
	{GPC_TILE_SPC(3, 4, 2), GPC_STR_TILE_S_RCX(3,4,2)},
	{GPC_TILE_SPC(3, 4, 3), GPC_STR_TILE_S_RCX(3,4,3)},
	{GPC_TILE_SPC(3, 4, 4), GPC_STR_TILE_S_RCX(3,4,4)},
	{GPC_TILE_SPC(3, 4, 5), GPC_STR_TILE_S_RCX(3,4,5)},
	{GPC_TILE_SPC(3, 5, 0), GPC_STR_TILE_S_RCX(3,5,0)},
	{GPC_TILE_SPC(3, 5, 1), GPC_STR_TILE_S_RCX(3,5,1)},
	{GPC_TILE_SPC(3, 5, 2), GPC_STR_TILE_S_RCX(3,5,2)},
	{GPC_TILE_SPC(3, 5, 3), GPC_STR_TILE_S_RCX(3,5,3)},
	{GPC_TILE_SPC(3, 5, 4), GPC_STR_TILE_S_RCX(3,5,4)},
	{GPC_TILE_SPC(3, 5, 5), GPC_STR_TILE_S_RCX(3,5,5)},
	{GPC_TILE_SPC(3, 6, 0), GPC_STR_TILE_S_RCX(3,6,0)},
	{GPC_TILE_SPC(3, 6, 1), GPC_STR_TILE_S_RCX(3,6,1)},
	{GPC_TILE_SPC(3, 6, 2), GPC_STR_TILE_S_RCX(3,6,2)},
	{GPC_TILE_SPC(3, 6, 3), GPC_STR_TILE_S_RCX(3,6,3)},
	{GPC_TILE_SPC(3, 6, 4), GPC_STR_TILE_S_RCX(3,6,4)},
	{GPC_TILE_SPC(3, 6, 5), GPC_STR_TILE_S_RCX(3,6,5)},
	{GPC_TILE_SPC(3, 7, 0), GPC_STR_TILE_S_RCX(3,7,0)},
	{GPC_TILE_SPC(3, 7, 1), GPC_STR_TILE_S_RCX(3,7,1)},
	{GPC_TILE_SPC(3, 7, 2), GPC_STR_TILE_S_RCX(3,7,2)},
	{GPC_TILE_SPC(3, 7, 3), GPC_STR_TILE_S_RCX(3,7,3)},
	{GPC_TILE_SPC(3, 7, 4), GPC_STR_TILE_S_RCX(3,7,4)},
	{GPC_TILE_SPC(3, 7, 5), GPC_STR_TILE_S_RCX(3,7,5)},
	{GPC_TILE_SPC(4, 0, 0), GPC_STR_TILE_S_RCX(4,0,0)},
	{GPC_TILE_SPC(4, 0, 1), GPC_STR_TILE_S_RCX(4,0,1)},
	{GPC_TILE_SPC(4, 0, 2), GPC_STR_TILE_S_RCX(4,0,2)},
	{GPC_TILE_SPC(4, 0, 3), GPC_STR_TILE_S_RCX(4,0,3)},
	{GPC_TILE_SPC(4, 0, 4), GPC_STR_TILE_S_RCX(4,0,4)},
	{GPC_TILE_SPC(4, 0, 5), GPC_STR_TILE_S_RCX(4,0,5)},
	{GPC_TILE_SPC(4, 1, 0), GPC_STR_TILE_S_RCX(4,1,0)},
	{GPC_TILE_SPC(4, 1, 1), GPC_STR_TILE_S_RCX(4,1,1)},
	{GPC_TILE_SPC(4, 1, 2), GPC_STR_TILE_S_RCX(4,1,2)},
	{GPC_TILE_SPC(4, 1, 3), GPC_STR_TILE_S_RCX(4,1,3)},
	{GPC_TILE_SPC(4, 1, 4), GPC_STR_TILE_S_RCX(4,1,4)},
	{GPC_TILE_SPC(4, 1, 5), GPC_STR_TILE_S_RCX(4,1,5)},
	{GPC_TILE_SPC(4, 2, 0), GPC_STR_TILE_S_RCX(4,2,0)},
	{GPC_TILE_SPC(4, 2, 1), GPC_STR_TILE_S_RCX(4,2,1)},
	{GPC_TILE_SPC(4, 2, 2), GPC_STR_TILE_S_RCX(4,2,2)},
	{GPC_TILE_SPC(4, 2, 3), GPC_STR_TILE_S_RCX(4,2,3)},
	{GPC_TILE_SPC(4, 2, 4), GPC_STR_TILE_S_RCX(4,2,4)},
	{GPC_TILE_SPC(4, 2, 5), GPC_STR_TILE_S_RCX(4,2,5)},
	{GPC_TILE_SPC(4, 3, 0), GPC_STR_TILE_S_RCX(4,3,0)},
	{GPC_TILE_SPC(4, 3, 1), GPC_STR_TILE_S_RCX(4,3,1)},
	{GPC_TILE_SPC(4, 3, 2), GPC_STR_TILE_S_RCX(4,3,2)},
	{GPC_TILE_SPC(4, 3, 3), GPC_STR_TILE_S_RCX(4,3,3)},
	{GPC_TILE_SPC(4, 3, 4), GPC_STR_TILE_S_RCX(4,3,4)},
	{GPC_TILE_SPC(4, 3, 5), GPC_STR_TILE_S_RCX(4,3,5)},
	{GPC_TILE_SPC(4, 4, 0), GPC_STR_TILE_S_RCX(4,4,0)},
	{GPC_TILE_SPC(4, 4, 1), GPC_STR_TILE_S_RCX(4,4,1)},
	{GPC_TILE_SPC(4, 4, 2), GPC_STR_TILE_S_RCX(4,4,2)},
	{GPC_TILE_SPC(4, 4, 3), GPC_STR_TILE_S_RCX(4,4,3)},
	{GPC_TILE_SPC(4, 4, 4), GPC_STR_TILE_S_RCX(4,4,4)},
	{GPC_TILE_SPC(4, 4, 5), GPC_STR_TILE_S_RCX(4,4,5)},
	{GPC_TILE_SPC(4, 5, 0), GPC_STR_TILE_S_RCX(4,5,0)},
	{GPC_TILE_SPC(4, 5, 1), GPC_STR_TILE_S_RCX(4,5,1)},
	{GPC_TILE_SPC(4, 5, 2), GPC_STR_TILE_S_RCX(4,5,2)},
	{GPC_TILE_SPC(4, 5, 3), GPC_STR_TILE_S_RCX(4,5,3)},
	{GPC_TILE_SPC(4, 5, 4), GPC_STR_TILE_S_RCX(4,5,4)},
	{GPC_TILE_SPC(4, 5, 5), GPC_STR_TILE_S_RCX(4,5,5)},
	{GPC_TILE_SPC(4, 6, 0), GPC_STR_TILE_S_RCX(4,6,0)},
	{GPC_TILE_SPC(4, 6, 1), GPC_STR_TILE_S_RCX(4,6,1)},
	{GPC_TILE_SPC(4, 6, 2), GPC_STR_TILE_S_RCX(4,6,2)},
	{GPC_TILE_SPC(4, 6, 3), GPC_STR_TILE_S_RCX(4,6,3)},
	{GPC_TILE_SPC(4, 6, 4), GPC_STR_TILE_S_RCX(4,6,4)},
	{GPC_TILE_SPC(4, 6, 5), GPC_STR_TILE_S_RCX(4,6,5)},
	{GPC_TILE_SPC(4, 7, 0), GPC_STR_TILE_S_RCX(4,7,0)},
	{GPC_TILE_SPC(4, 7, 1), GPC_STR_TILE_S_RCX(4,7,1)},
	{GPC_TILE_SPC(4, 7, 2), GPC_STR_TILE_S_RCX(4,7,2)},
	{GPC_TILE_SPC(4, 7, 3), GPC_STR_TILE_S_RCX(4,7,3)},
	{GPC_TILE_SPC(4, 7, 4), GPC_STR_TILE_S_RCX(4,7,4)},
	{GPC_TILE_SPC(4, 7, 5), GPC_STR_TILE_S_RCX(4,7,5)},
	{GPC_TILE_SPC(5, 0, 0), GPC_STR_TILE_S_RCX(5,0,0)},
	{GPC_TILE_SPC(5, 0, 1), GPC_STR_TILE_S_RCX(5,0,1)},
	{GPC_TILE_SPC(5, 0, 2), GPC_STR_TILE_S_RCX(5,0,2)},
	{GPC_TILE_SPC(5, 0, 3), GPC_STR_TILE_S_RCX(5,0,3)},
	{GPC_TILE_SPC(5, 0, 4), GPC_STR_TILE_S_RCX(5,0,4)},
	{GPC_TILE_SPC(5, 0, 5), GPC_STR_TILE_S_RCX(5,0,5)},
	{GPC_TILE_SPC(5, 1, 0), GPC_STR_TILE_S_RCX(5,1,0)},
	{GPC_TILE_SPC(5, 1, 1), GPC_STR_TILE_S_RCX(5,1,1)},
	{GPC_TILE_SPC(5, 1, 2), GPC_STR_TILE_S_RCX(5,1,2)},
	{GPC_TILE_SPC(5, 1, 3), GPC_STR_TILE_S_RCX(5,1,3)},
	{GPC_TILE_SPC(5, 1, 4), GPC_STR_TILE_S_RCX(5,1,4)},
	{GPC_TILE_SPC(5, 1, 5), GPC_STR_TILE_S_RCX(5,1,5)},
	{GPC_TILE_SPC(5, 2, 0), GPC_STR_TILE_S_RCX(5,2,0)},
	{GPC_TILE_SPC(5, 2, 1), GPC_STR_TILE_S_RCX(5,2,1)},
	{GPC_TILE_SPC(5, 2, 2), GPC_STR_TILE_S_RCX(5,2,2)},
	{GPC_TILE_SPC(5, 2, 3), GPC_STR_TILE_S_RCX(5,2,3)},
	{GPC_TILE_SPC(5, 2, 4), GPC_STR_TILE_S_RCX(5,2,4)},
	{GPC_TILE_SPC(5, 2, 5), GPC_STR_TILE_S_RCX(5,2,5)},
	{GPC_TILE_SPC(5, 3, 0), GPC_STR_TILE_S_RCX(5,3,0)},
	{GPC_TILE_SPC(5, 3, 1), GPC_STR_TILE_S_RCX(5,3,1)},
	{GPC_TILE_SPC(5, 3, 2), GPC_STR_TILE_S_RCX(5,3,2)},
	{GPC_TILE_SPC(5, 3, 3), GPC_STR_TILE_S_RCX(5,3,3)},
	{GPC_TILE_SPC(5, 3, 4), GPC_STR_TILE_S_RCX(5,3,4)},
	{GPC_TILE_SPC(5, 3, 5), GPC_STR_TILE_S_RCX(5,3,5)},
	{GPC_TILE_SPC(5, 4, 0), GPC_STR_TILE_S_RCX(5,4,0)},
	{GPC_TILE_SPC(5, 4, 1), GPC_STR_TILE_S_RCX(5,4,1)},
	{GPC_TILE_SPC(5, 4, 2), GPC_STR_TILE_S_RCX(5,4,2)},
	{GPC_TILE_SPC(5, 4, 3), GPC_STR_TILE_S_RCX(5,4,3)},
	{GPC_TILE_SPC(5, 4, 4), GPC_STR_TILE_S_RCX(5,4,4)},
	{GPC_TILE_SPC(5, 4, 5), GPC_STR_TILE_S_RCX(5,4,5)},
	{GPC_TILE_SPC(5, 5, 0), GPC_STR_TILE_S_RCX(5,5,0)},
	{GPC_TILE_SPC(5, 5, 1), GPC_STR_TILE_S_RCX(5,5,1)},
	{GPC_TILE_SPC(5, 5, 2), GPC_STR_TILE_S_RCX(5,5,2)},
	{GPC_TILE_SPC(5, 5, 3), GPC_STR_TILE_S_RCX(5,5,3)},
	{GPC_TILE_SPC(5, 5, 4), GPC_STR_TILE_S_RCX(5,5,4)},
	{GPC_TILE_SPC(5, 5, 5), GPC_STR_TILE_S_RCX(5,5,5)},
	{GPC_TILE_SPC(5, 6, 0), GPC_STR_TILE_S_RCX(5,6,0)},
	{GPC_TILE_SPC(5, 6, 1), GPC_STR_TILE_S_RCX(5,6,1)},
	{GPC_TILE_SPC(5, 6, 2), GPC_STR_TILE_S_RCX(5,6,2)},
	{GPC_TILE_SPC(5, 6, 3), GPC_STR_TILE_S_RCX(5,6,3)},
	{GPC_TILE_SPC(5, 6, 4), GPC_STR_TILE_S_RCX(5,6,4)},
	{GPC_TILE_SPC(5, 6, 5), GPC_STR_TILE_S_RCX(5,6,5)},
	{GPC_TILE_SPC(5, 7, 0), GPC_STR_TILE_S_RCX(5,7,0)},
	{GPC_TILE_SPC(5, 7, 1), GPC_STR_TILE_S_RCX(5,7,1)},
	{GPC_TILE_SPC(5, 7, 2), GPC_STR_TILE_S_RCX(5,7,2)},
	{GPC_TILE_SPC(5, 7, 3), GPC_STR_TILE_S_RCX(5,7,3)},
	{GPC_TILE_SPC(5, 7, 4), GPC_STR_TILE_S_RCX(5,7,4)},
	{GPC_TILE_SPC(5, 7, 5), GPC_STR_TILE_S_RCX(5,7,5)},
	{0, "--------"}
};


static const gpcd_mmr_desc_t valid_tile_fpc_setup_mmrs[] =
{
	{GPC_TILE_FPC_SETUP(0, 0, 0, 0), GPC_STR_TILE_SETUP_RCVX(0,0,0,0)},
	{GPC_TILE_FPC_SETUP(0, 0, 0, 1), GPC_STR_TILE_SETUP_RCVX(0,0,0,1)},
	{GPC_TILE_FPC_SETUP(0, 0, 0, 2), GPC_STR_TILE_SETUP_RCVX(0,0,0,2)},
	{GPC_TILE_FPC_SETUP(0, 0, 0, 3), GPC_STR_TILE_SETUP_RCVX(0,0,0,3)},
	{GPC_TILE_FPC_SETUP(0, 0, 1, 0), GPC_STR_TILE_SETUP_RCVX(0,0,1,0)},
	{GPC_TILE_FPC_SETUP(0, 0, 1, 1), GPC_STR_TILE_SETUP_RCVX(0,0,1,1)},
	{GPC_TILE_FPC_SETUP(0, 0, 1, 2), GPC_STR_TILE_SETUP_RCVX(0,0,1,2)},
	{GPC_TILE_FPC_SETUP(0, 0, 1, 3), GPC_STR_TILE_SETUP_RCVX(0,0,1,3)},
	{GPC_TILE_FPC_SETUP(0, 1, 0, 0), GPC_STR_TILE_SETUP_RCVX(0,1,0,0)},
	{GPC_TILE_FPC_SETUP(0, 1, 0, 1), GPC_STR_TILE_SETUP_RCVX(0,1,0,1)},
	{GPC_TILE_FPC_SETUP(0, 1, 0, 2), GPC_STR_TILE_SETUP_RCVX(0,1,0,2)},
	{GPC_TILE_FPC_SETUP(0, 1, 0, 3), GPC_STR_TILE_SETUP_RCVX(0,1,0,3)},
	{GPC_TILE_FPC_SETUP(0, 1, 1, 0), GPC_STR_TILE_SETUP_RCVX(0,1,1,0)},
	{GPC_TILE_FPC_SETUP(0, 1, 1, 1), GPC_STR_TILE_SETUP_RCVX(0,1,1,1)},
	{GPC_TILE_FPC_SETUP(0, 1, 1, 2), GPC_STR_TILE_SETUP_RCVX(0,1,1,2)},
	{GPC_TILE_FPC_SETUP(0, 1, 1, 3), GPC_STR_TILE_SETUP_RCVX(0,1,1,3)},
	{GPC_TILE_FPC_SETUP(0, 2, 0, 0), GPC_STR_TILE_SETUP_RCVX(0,2,0,0)},
	{GPC_TILE_FPC_SETUP(0, 2, 0, 1), GPC_STR_TILE_SETUP_RCVX(0,2,0,1)},
	{GPC_TILE_FPC_SETUP(0, 2, 0, 2), GPC_STR_TILE_SETUP_RCVX(0,2,0,2)},
	{GPC_TILE_FPC_SETUP(0, 2, 0, 3), GPC_STR_TILE_SETUP_RCVX(0,2,0,3)},
	{GPC_TILE_FPC_SETUP(0, 2, 1, 0), GPC_STR_TILE_SETUP_RCVX(0,2,1,0)},
	{GPC_TILE_FPC_SETUP(0, 2, 1, 1), GPC_STR_TILE_SETUP_RCVX(0,2,1,1)},
	{GPC_TILE_FPC_SETUP(0, 2, 1, 2), GPC_STR_TILE_SETUP_RCVX(0,2,1,2)},
	{GPC_TILE_FPC_SETUP(0, 2, 1, 3), GPC_STR_TILE_SETUP_RCVX(0,2,1,3)},
	{GPC_TILE_FPC_SETUP(0, 3, 0, 0), GPC_STR_TILE_SETUP_RCVX(0,3,0,0)},
	{GPC_TILE_FPC_SETUP(0, 3, 0, 1), GPC_STR_TILE_SETUP_RCVX(0,3,0,1)},
	{GPC_TILE_FPC_SETUP(0, 3, 0, 2), GPC_STR_TILE_SETUP_RCVX(0,3,0,2)},
	{GPC_TILE_FPC_SETUP(0, 3, 0, 3), GPC_STR_TILE_SETUP_RCVX(0,3,0,3)},
	{GPC_TILE_FPC_SETUP(0, 3, 1, 0), GPC_STR_TILE_SETUP_RCVX(0,3,1,0)},
	{GPC_TILE_FPC_SETUP(0, 3, 1, 1), GPC_STR_TILE_SETUP_RCVX(0,3,1,1)},
	{GPC_TILE_FPC_SETUP(0, 3, 1, 2), GPC_STR_TILE_SETUP_RCVX(0,3,1,2)},
	{GPC_TILE_FPC_SETUP(0, 3, 1, 3), GPC_STR_TILE_SETUP_RCVX(0,3,1,3)},
	{GPC_TILE_FPC_SETUP(0, 4, 0, 0), GPC_STR_TILE_SETUP_RCVX(0,4,0,0)},
	{GPC_TILE_FPC_SETUP(0, 4, 0, 1), GPC_STR_TILE_SETUP_RCVX(0,4,0,1)},
	{GPC_TILE_FPC_SETUP(0, 4, 0, 2), GPC_STR_TILE_SETUP_RCVX(0,4,0,2)},
	{GPC_TILE_FPC_SETUP(0, 4, 0, 3), GPC_STR_TILE_SETUP_RCVX(0,4,0,3)},
	{GPC_TILE_FPC_SETUP(0, 4, 1, 0), GPC_STR_TILE_SETUP_RCVX(0,4,1,0)},
	{GPC_TILE_FPC_SETUP(0, 4, 1, 1), GPC_STR_TILE_SETUP_RCVX(0,4,1,1)},
	{GPC_TILE_FPC_SETUP(0, 4, 1, 2), GPC_STR_TILE_SETUP_RCVX(0,4,1,2)},
	{GPC_TILE_FPC_SETUP(0, 4, 1, 3), GPC_STR_TILE_SETUP_RCVX(0,4,1,3)},
	{GPC_TILE_FPC_SETUP(0, 5, 0, 0), GPC_STR_TILE_SETUP_RCVX(0,5,0,0)},
	{GPC_TILE_FPC_SETUP(0, 5, 0, 1), GPC_STR_TILE_SETUP_RCVX(0,5,0,1)},
	{GPC_TILE_FPC_SETUP(0, 5, 0, 2), GPC_STR_TILE_SETUP_RCVX(0,5,0,2)},
	{GPC_TILE_FPC_SETUP(0, 5, 0, 3), GPC_STR_TILE_SETUP_RCVX(0,5,0,3)},
	{GPC_TILE_FPC_SETUP(0, 5, 1, 0), GPC_STR_TILE_SETUP_RCVX(0,5,1,0)},
	{GPC_TILE_FPC_SETUP(0, 5, 1, 1), GPC_STR_TILE_SETUP_RCVX(0,5,1,1)},
	{GPC_TILE_FPC_SETUP(0, 5, 1, 2), GPC_STR_TILE_SETUP_RCVX(0,5,1,2)},
	{GPC_TILE_FPC_SETUP(0, 5, 1, 3), GPC_STR_TILE_SETUP_RCVX(0,5,1,3)},
	{GPC_TILE_FPC_SETUP(0, 6, 0, 0), GPC_STR_TILE_SETUP_RCVX(0,6,0,0)},
	{GPC_TILE_FPC_SETUP(0, 6, 0, 1), GPC_STR_TILE_SETUP_RCVX(0,6,0,1)},
	{GPC_TILE_FPC_SETUP(0, 6, 0, 2), GPC_STR_TILE_SETUP_RCVX(0,6,0,2)},
	{GPC_TILE_FPC_SETUP(0, 6, 0, 3), GPC_STR_TILE_SETUP_RCVX(0,6,0,3)},
	{GPC_TILE_FPC_SETUP(0, 6, 1, 0), GPC_STR_TILE_SETUP_RCVX(0,6,1,0)},
	{GPC_TILE_FPC_SETUP(0, 6, 1, 1), GPC_STR_TILE_SETUP_RCVX(0,6,1,1)},
	{GPC_TILE_FPC_SETUP(0, 6, 1, 2), GPC_STR_TILE_SETUP_RCVX(0,6,1,2)},
	{GPC_TILE_FPC_SETUP(0, 6, 1, 3), GPC_STR_TILE_SETUP_RCVX(0,6,1,3)},
	{GPC_TILE_FPC_SETUP(0, 7, 0, 0), GPC_STR_TILE_SETUP_RCVX(0,7,0,0)},
	{GPC_TILE_FPC_SETUP(0, 7, 0, 1), GPC_STR_TILE_SETUP_RCVX(0,7,0,1)},
	{GPC_TILE_FPC_SETUP(0, 7, 0, 2), GPC_STR_TILE_SETUP_RCVX(0,7,0,2)},
	{GPC_TILE_FPC_SETUP(0, 7, 0, 3), GPC_STR_TILE_SETUP_RCVX(0,7,0,3)},
	{GPC_TILE_FPC_SETUP(0, 7, 1, 0), GPC_STR_TILE_SETUP_RCVX(0,7,1,0)},
	{GPC_TILE_FPC_SETUP(0, 7, 1, 1), GPC_STR_TILE_SETUP_RCVX(0,7,1,1)},
	{GPC_TILE_FPC_SETUP(0, 7, 1, 2), GPC_STR_TILE_SETUP_RCVX(0,7,1,2)},
	{GPC_TILE_FPC_SETUP(0, 7, 1, 3), GPC_STR_TILE_SETUP_RCVX(0,7,1,3)},
	{GPC_TILE_FPC_SETUP(1, 0, 0, 0), GPC_STR_TILE_SETUP_RCVX(1,0,0,0)},
	{GPC_TILE_FPC_SETUP(1, 0, 0, 1), GPC_STR_TILE_SETUP_RCVX(1,0,0,1)},
	{GPC_TILE_FPC_SETUP(1, 0, 0, 2), GPC_STR_TILE_SETUP_RCVX(1,0,0,2)},
	{GPC_TILE_FPC_SETUP(1, 0, 0, 3), GPC_STR_TILE_SETUP_RCVX(1,0,0,3)},
	{GPC_TILE_FPC_SETUP(1, 0, 1, 0), GPC_STR_TILE_SETUP_RCVX(1,0,1,0)},
	{GPC_TILE_FPC_SETUP(1, 0, 1, 1), GPC_STR_TILE_SETUP_RCVX(1,0,1,1)},
	{GPC_TILE_FPC_SETUP(1, 0, 1, 2), GPC_STR_TILE_SETUP_RCVX(1,0,1,2)},
	{GPC_TILE_FPC_SETUP(1, 0, 1, 3), GPC_STR_TILE_SETUP_RCVX(1,0,1,3)},
	{GPC_TILE_FPC_SETUP(1, 1, 0, 0), GPC_STR_TILE_SETUP_RCVX(1,1,0,0)},
	{GPC_TILE_FPC_SETUP(1, 1, 0, 1), GPC_STR_TILE_SETUP_RCVX(1,1,0,1)},
	{GPC_TILE_FPC_SETUP(1, 1, 0, 2), GPC_STR_TILE_SETUP_RCVX(1,1,0,2)},
	{GPC_TILE_FPC_SETUP(1, 1, 0, 3), GPC_STR_TILE_SETUP_RCVX(1,1,0,3)},
	{GPC_TILE_FPC_SETUP(1, 1, 1, 0), GPC_STR_TILE_SETUP_RCVX(1,1,1,0)},
	{GPC_TILE_FPC_SETUP(1, 1, 1, 1), GPC_STR_TILE_SETUP_RCVX(1,1,1,1)},
	{GPC_TILE_FPC_SETUP(1, 1, 1, 2), GPC_STR_TILE_SETUP_RCVX(1,1,1,2)},
	{GPC_TILE_FPC_SETUP(1, 1, 1, 3), GPC_STR_TILE_SETUP_RCVX(1,1,1,3)},
	{GPC_TILE_FPC_SETUP(1, 2, 0, 0), GPC_STR_TILE_SETUP_RCVX(1,2,0,0)},
	{GPC_TILE_FPC_SETUP(1, 2, 0, 1), GPC_STR_TILE_SETUP_RCVX(1,2,0,1)},
	{GPC_TILE_FPC_SETUP(1, 2, 0, 2), GPC_STR_TILE_SETUP_RCVX(1,2,0,2)},
	{GPC_TILE_FPC_SETUP(1, 2, 0, 3), GPC_STR_TILE_SETUP_RCVX(1,2,0,3)},
	{GPC_TILE_FPC_SETUP(1, 2, 1, 0), GPC_STR_TILE_SETUP_RCVX(1,2,1,0)},
	{GPC_TILE_FPC_SETUP(1, 2, 1, 1), GPC_STR_TILE_SETUP_RCVX(1,2,1,1)},
	{GPC_TILE_FPC_SETUP(1, 2, 1, 2), GPC_STR_TILE_SETUP_RCVX(1,2,1,2)},
	{GPC_TILE_FPC_SETUP(1, 2, 1, 3), GPC_STR_TILE_SETUP_RCVX(1,2,1,3)},
	{GPC_TILE_FPC_SETUP(1, 3, 0, 0), GPC_STR_TILE_SETUP_RCVX(1,3,0,0)},
	{GPC_TILE_FPC_SETUP(1, 3, 0, 1), GPC_STR_TILE_SETUP_RCVX(1,3,0,1)},
	{GPC_TILE_FPC_SETUP(1, 3, 0, 2), GPC_STR_TILE_SETUP_RCVX(1,3,0,2)},
	{GPC_TILE_FPC_SETUP(1, 3, 0, 3), GPC_STR_TILE_SETUP_RCVX(1,3,0,3)},
	{GPC_TILE_FPC_SETUP(1, 3, 1, 0), GPC_STR_TILE_SETUP_RCVX(1,3,1,0)},
	{GPC_TILE_FPC_SETUP(1, 3, 1, 1), GPC_STR_TILE_SETUP_RCVX(1,3,1,1)},
	{GPC_TILE_FPC_SETUP(1, 3, 1, 2), GPC_STR_TILE_SETUP_RCVX(1,3,1,2)},
	{GPC_TILE_FPC_SETUP(1, 3, 1, 3), GPC_STR_TILE_SETUP_RCVX(1,3,1,3)},
	{GPC_TILE_FPC_SETUP(1, 4, 0, 0), GPC_STR_TILE_SETUP_RCVX(1,4,0,0)},
	{GPC_TILE_FPC_SETUP(1, 4, 0, 1), GPC_STR_TILE_SETUP_RCVX(1,4,0,1)},
	{GPC_TILE_FPC_SETUP(1, 4, 0, 2), GPC_STR_TILE_SETUP_RCVX(1,4,0,2)},
	{GPC_TILE_FPC_SETUP(1, 4, 0, 3), GPC_STR_TILE_SETUP_RCVX(1,4,0,3)},
	{GPC_TILE_FPC_SETUP(1, 4, 1, 0), GPC_STR_TILE_SETUP_RCVX(1,4,1,0)},
	{GPC_TILE_FPC_SETUP(1, 4, 1, 1), GPC_STR_TILE_SETUP_RCVX(1,4,1,1)},
	{GPC_TILE_FPC_SETUP(1, 4, 1, 2), GPC_STR_TILE_SETUP_RCVX(1,4,1,2)},
	{GPC_TILE_FPC_SETUP(1, 4, 1, 3), GPC_STR_TILE_SETUP_RCVX(1,4,1,3)},
	{GPC_TILE_FPC_SETUP(1, 5, 0, 0), GPC_STR_TILE_SETUP_RCVX(1,5,0,0)},
	{GPC_TILE_FPC_SETUP(1, 5, 0, 1), GPC_STR_TILE_SETUP_RCVX(1,5,0,1)},
	{GPC_TILE_FPC_SETUP(1, 5, 0, 2), GPC_STR_TILE_SETUP_RCVX(1,5,0,2)},
	{GPC_TILE_FPC_SETUP(1, 5, 0, 3), GPC_STR_TILE_SETUP_RCVX(1,5,0,3)},
	{GPC_TILE_FPC_SETUP(1, 5, 1, 0), GPC_STR_TILE_SETUP_RCVX(1,5,1,0)},
	{GPC_TILE_FPC_SETUP(1, 5, 1, 1), GPC_STR_TILE_SETUP_RCVX(1,5,1,1)},
	{GPC_TILE_FPC_SETUP(1, 5, 1, 2), GPC_STR_TILE_SETUP_RCVX(1,5,1,2)},
	{GPC_TILE_FPC_SETUP(1, 5, 1, 3), GPC_STR_TILE_SETUP_RCVX(1,5,1,3)},
	{GPC_TILE_FPC_SETUP(1, 6, 0, 0), GPC_STR_TILE_SETUP_RCVX(1,6,0,0)},
	{GPC_TILE_FPC_SETUP(1, 6, 0, 1), GPC_STR_TILE_SETUP_RCVX(1,6,0,1)},
	{GPC_TILE_FPC_SETUP(1, 6, 0, 2), GPC_STR_TILE_SETUP_RCVX(1,6,0,2)},
	{GPC_TILE_FPC_SETUP(1, 6, 0, 3), GPC_STR_TILE_SETUP_RCVX(1,6,0,3)},
	{GPC_TILE_FPC_SETUP(1, 6, 1, 0), GPC_STR_TILE_SETUP_RCVX(1,6,1,0)},
	{GPC_TILE_FPC_SETUP(1, 6, 1, 1), GPC_STR_TILE_SETUP_RCVX(1,6,1,1)},
	{GPC_TILE_FPC_SETUP(1, 6, 1, 2), GPC_STR_TILE_SETUP_RCVX(1,6,1,2)},
	{GPC_TILE_FPC_SETUP(1, 6, 1, 3), GPC_STR_TILE_SETUP_RCVX(1,6,1,3)},
	{GPC_TILE_FPC_SETUP(1, 7, 0, 0), GPC_STR_TILE_SETUP_RCVX(1,7,0,0)},
	{GPC_TILE_FPC_SETUP(1, 7, 0, 1), GPC_STR_TILE_SETUP_RCVX(1,7,0,1)},
	{GPC_TILE_FPC_SETUP(1, 7, 0, 2), GPC_STR_TILE_SETUP_RCVX(1,7,0,2)},
	{GPC_TILE_FPC_SETUP(1, 7, 0, 3), GPC_STR_TILE_SETUP_RCVX(1,7,0,3)},
	{GPC_TILE_FPC_SETUP(1, 7, 1, 0), GPC_STR_TILE_SETUP_RCVX(1,7,1,0)},
	{GPC_TILE_FPC_SETUP(1, 7, 1, 1), GPC_STR_TILE_SETUP_RCVX(1,7,1,1)},
	{GPC_TILE_FPC_SETUP(1, 7, 1, 2), GPC_STR_TILE_SETUP_RCVX(1,7,1,2)},
	{GPC_TILE_FPC_SETUP(1, 7, 1, 3), GPC_STR_TILE_SETUP_RCVX(1,7,1,3)},
	{GPC_TILE_FPC_SETUP(2, 0, 0, 0), GPC_STR_TILE_SETUP_RCVX(2,0,0,0)},
	{GPC_TILE_FPC_SETUP(2, 0, 0, 1), GPC_STR_TILE_SETUP_RCVX(2,0,0,1)},
	{GPC_TILE_FPC_SETUP(2, 0, 0, 2), GPC_STR_TILE_SETUP_RCVX(2,0,0,2)},
	{GPC_TILE_FPC_SETUP(2, 0, 0, 3), GPC_STR_TILE_SETUP_RCVX(2,0,0,3)},
	{GPC_TILE_FPC_SETUP(2, 0, 1, 0), GPC_STR_TILE_SETUP_RCVX(2,0,1,0)},
	{GPC_TILE_FPC_SETUP(2, 0, 1, 1), GPC_STR_TILE_SETUP_RCVX(2,0,1,1)},
	{GPC_TILE_FPC_SETUP(2, 0, 1, 2), GPC_STR_TILE_SETUP_RCVX(2,0,1,2)},
	{GPC_TILE_FPC_SETUP(2, 0, 1, 3), GPC_STR_TILE_SETUP_RCVX(2,0,1,3)},
	{GPC_TILE_FPC_SETUP(2, 1, 0, 0), GPC_STR_TILE_SETUP_RCVX(2,1,0,0)},
	{GPC_TILE_FPC_SETUP(2, 1, 0, 1), GPC_STR_TILE_SETUP_RCVX(2,1,0,1)},
	{GPC_TILE_FPC_SETUP(2, 1, 0, 2), GPC_STR_TILE_SETUP_RCVX(2,1,0,2)},
	{GPC_TILE_FPC_SETUP(2, 1, 0, 3), GPC_STR_TILE_SETUP_RCVX(2,1,0,3)},
	{GPC_TILE_FPC_SETUP(2, 1, 1, 0), GPC_STR_TILE_SETUP_RCVX(2,1,1,0)},
	{GPC_TILE_FPC_SETUP(2, 1, 1, 1), GPC_STR_TILE_SETUP_RCVX(2,1,1,1)},
	{GPC_TILE_FPC_SETUP(2, 1, 1, 2), GPC_STR_TILE_SETUP_RCVX(2,1,1,2)},
	{GPC_TILE_FPC_SETUP(2, 1, 1, 3), GPC_STR_TILE_SETUP_RCVX(2,1,1,3)},
	{GPC_TILE_FPC_SETUP(2, 2, 0, 0), GPC_STR_TILE_SETUP_RCVX(2,2,0,0)},
	{GPC_TILE_FPC_SETUP(2, 2, 0, 1), GPC_STR_TILE_SETUP_RCVX(2,2,0,1)},
	{GPC_TILE_FPC_SETUP(2, 2, 0, 2), GPC_STR_TILE_SETUP_RCVX(2,2,0,2)},
	{GPC_TILE_FPC_SETUP(2, 2, 0, 3), GPC_STR_TILE_SETUP_RCVX(2,2,0,3)},
	{GPC_TILE_FPC_SETUP(2, 2, 1, 0), GPC_STR_TILE_SETUP_RCVX(2,2,1,0)},
	{GPC_TILE_FPC_SETUP(2, 2, 1, 1), GPC_STR_TILE_SETUP_RCVX(2,2,1,1)},
	{GPC_TILE_FPC_SETUP(2, 2, 1, 2), GPC_STR_TILE_SETUP_RCVX(2,2,1,2)},
	{GPC_TILE_FPC_SETUP(2, 2, 1, 3), GPC_STR_TILE_SETUP_RCVX(2,2,1,3)},
	{GPC_TILE_FPC_SETUP(2, 3, 0, 0), GPC_STR_TILE_SETUP_RCVX(2,3,0,0)},
	{GPC_TILE_FPC_SETUP(2, 3, 0, 1), GPC_STR_TILE_SETUP_RCVX(2,3,0,1)},
	{GPC_TILE_FPC_SETUP(2, 3, 0, 2), GPC_STR_TILE_SETUP_RCVX(2,3,0,2)},
	{GPC_TILE_FPC_SETUP(2, 3, 0, 3), GPC_STR_TILE_SETUP_RCVX(2,3,0,3)},
	{GPC_TILE_FPC_SETUP(2, 3, 1, 0), GPC_STR_TILE_SETUP_RCVX(2,3,1,0)},
	{GPC_TILE_FPC_SETUP(2, 3, 1, 1), GPC_STR_TILE_SETUP_RCVX(2,3,1,1)},
	{GPC_TILE_FPC_SETUP(2, 3, 1, 2), GPC_STR_TILE_SETUP_RCVX(2,3,1,2)},
	{GPC_TILE_FPC_SETUP(2, 3, 1, 3), GPC_STR_TILE_SETUP_RCVX(2,3,1,3)},
	{GPC_TILE_FPC_SETUP(2, 4, 0, 0), GPC_STR_TILE_SETUP_RCVX(2,4,0,0)},
	{GPC_TILE_FPC_SETUP(2, 4, 0, 1), GPC_STR_TILE_SETUP_RCVX(2,4,0,1)},
	{GPC_TILE_FPC_SETUP(2, 4, 0, 2), GPC_STR_TILE_SETUP_RCVX(2,4,0,2)},
	{GPC_TILE_FPC_SETUP(2, 4, 0, 3), GPC_STR_TILE_SETUP_RCVX(2,4,0,3)},
	{GPC_TILE_FPC_SETUP(2, 4, 1, 0), GPC_STR_TILE_SETUP_RCVX(2,4,1,0)},
	{GPC_TILE_FPC_SETUP(2, 4, 1, 1), GPC_STR_TILE_SETUP_RCVX(2,4,1,1)},
	{GPC_TILE_FPC_SETUP(2, 4, 1, 2), GPC_STR_TILE_SETUP_RCVX(2,4,1,2)},
	{GPC_TILE_FPC_SETUP(2, 4, 1, 3), GPC_STR_TILE_SETUP_RCVX(2,4,1,3)},
	{GPC_TILE_FPC_SETUP(2, 5, 0, 0), GPC_STR_TILE_SETUP_RCVX(2,5,0,0)},
	{GPC_TILE_FPC_SETUP(2, 5, 0, 1), GPC_STR_TILE_SETUP_RCVX(2,5,0,1)},
	{GPC_TILE_FPC_SETUP(2, 5, 0, 2), GPC_STR_TILE_SETUP_RCVX(2,5,0,2)},
	{GPC_TILE_FPC_SETUP(2, 5, 0, 3), GPC_STR_TILE_SETUP_RCVX(2,5,0,3)},
	{GPC_TILE_FPC_SETUP(2, 5, 1, 0), GPC_STR_TILE_SETUP_RCVX(2,5,1,0)},
	{GPC_TILE_FPC_SETUP(2, 5, 1, 1), GPC_STR_TILE_SETUP_RCVX(2,5,1,1)},
	{GPC_TILE_FPC_SETUP(2, 5, 1, 2), GPC_STR_TILE_SETUP_RCVX(2,5,1,2)},
	{GPC_TILE_FPC_SETUP(2, 5, 1, 3), GPC_STR_TILE_SETUP_RCVX(2,5,1,3)},
	{GPC_TILE_FPC_SETUP(2, 6, 0, 0), GPC_STR_TILE_SETUP_RCVX(2,6,0,0)},
	{GPC_TILE_FPC_SETUP(2, 6, 0, 1), GPC_STR_TILE_SETUP_RCVX(2,6,0,1)},
	{GPC_TILE_FPC_SETUP(2, 6, 0, 2), GPC_STR_TILE_SETUP_RCVX(2,6,0,2)},
	{GPC_TILE_FPC_SETUP(2, 6, 0, 3), GPC_STR_TILE_SETUP_RCVX(2,6,0,3)},
	{GPC_TILE_FPC_SETUP(2, 6, 1, 0), GPC_STR_TILE_SETUP_RCVX(2,6,1,0)},
	{GPC_TILE_FPC_SETUP(2, 6, 1, 1), GPC_STR_TILE_SETUP_RCVX(2,6,1,1)},
	{GPC_TILE_FPC_SETUP(2, 6, 1, 2), GPC_STR_TILE_SETUP_RCVX(2,6,1,2)},
	{GPC_TILE_FPC_SETUP(2, 6, 1, 3), GPC_STR_TILE_SETUP_RCVX(2,6,1,3)},
	{GPC_TILE_FPC_SETUP(2, 7, 0, 0), GPC_STR_TILE_SETUP_RCVX(2,7,0,0)},
	{GPC_TILE_FPC_SETUP(2, 7, 0, 1), GPC_STR_TILE_SETUP_RCVX(2,7,0,1)},
	{GPC_TILE_FPC_SETUP(2, 7, 0, 2), GPC_STR_TILE_SETUP_RCVX(2,7,0,2)},
	{GPC_TILE_FPC_SETUP(2, 7, 0, 3), GPC_STR_TILE_SETUP_RCVX(2,7,0,3)},
	{GPC_TILE_FPC_SETUP(2, 7, 1, 0), GPC_STR_TILE_SETUP_RCVX(2,7,1,0)},
	{GPC_TILE_FPC_SETUP(2, 7, 1, 1), GPC_STR_TILE_SETUP_RCVX(2,7,1,1)},
	{GPC_TILE_FPC_SETUP(2, 7, 1, 2), GPC_STR_TILE_SETUP_RCVX(2,7,1,2)},
	{GPC_TILE_FPC_SETUP(2, 7, 1, 3), GPC_STR_TILE_SETUP_RCVX(2,7,1,3)},
	{GPC_TILE_FPC_SETUP(3, 0, 0, 0), GPC_STR_TILE_SETUP_RCVX(3,0,0,0)},
	{GPC_TILE_FPC_SETUP(3, 0, 0, 1), GPC_STR_TILE_SETUP_RCVX(3,0,0,1)},
	{GPC_TILE_FPC_SETUP(3, 0, 0, 2), GPC_STR_TILE_SETUP_RCVX(3,0,0,2)},
	{GPC_TILE_FPC_SETUP(3, 0, 0, 3), GPC_STR_TILE_SETUP_RCVX(3,0,0,3)},
	{GPC_TILE_FPC_SETUP(3, 0, 1, 0), GPC_STR_TILE_SETUP_RCVX(3,0,1,0)},
	{GPC_TILE_FPC_SETUP(3, 0, 1, 1), GPC_STR_TILE_SETUP_RCVX(3,0,1,1)},
	{GPC_TILE_FPC_SETUP(3, 0, 1, 2), GPC_STR_TILE_SETUP_RCVX(3,0,1,2)},
	{GPC_TILE_FPC_SETUP(3, 0, 1, 3), GPC_STR_TILE_SETUP_RCVX(3,0,1,3)},
	{GPC_TILE_FPC_SETUP(3, 1, 0, 0), GPC_STR_TILE_SETUP_RCVX(3,1,0,0)},
	{GPC_TILE_FPC_SETUP(3, 1, 0, 1), GPC_STR_TILE_SETUP_RCVX(3,1,0,1)},
	{GPC_TILE_FPC_SETUP(3, 1, 0, 2), GPC_STR_TILE_SETUP_RCVX(3,1,0,2)},
	{GPC_TILE_FPC_SETUP(3, 1, 0, 3), GPC_STR_TILE_SETUP_RCVX(3,1,0,3)},
	{GPC_TILE_FPC_SETUP(3, 1, 1, 0), GPC_STR_TILE_SETUP_RCVX(3,1,1,0)},
	{GPC_TILE_FPC_SETUP(3, 1, 1, 1), GPC_STR_TILE_SETUP_RCVX(3,1,1,1)},
	{GPC_TILE_FPC_SETUP(3, 1, 1, 2), GPC_STR_TILE_SETUP_RCVX(3,1,1,2)},
	{GPC_TILE_FPC_SETUP(3, 1, 1, 3), GPC_STR_TILE_SETUP_RCVX(3,1,1,3)},
	{GPC_TILE_FPC_SETUP(3, 2, 0, 0), GPC_STR_TILE_SETUP_RCVX(3,2,0,0)},
	{GPC_TILE_FPC_SETUP(3, 2, 0, 1), GPC_STR_TILE_SETUP_RCVX(3,2,0,1)},
	{GPC_TILE_FPC_SETUP(3, 2, 0, 2), GPC_STR_TILE_SETUP_RCVX(3,2,0,2)},
	{GPC_TILE_FPC_SETUP(3, 2, 0, 3), GPC_STR_TILE_SETUP_RCVX(3,2,0,3)},
	{GPC_TILE_FPC_SETUP(3, 2, 1, 0), GPC_STR_TILE_SETUP_RCVX(3,2,1,0)},
	{GPC_TILE_FPC_SETUP(3, 2, 1, 1), GPC_STR_TILE_SETUP_RCVX(3,2,1,1)},
	{GPC_TILE_FPC_SETUP(3, 2, 1, 2), GPC_STR_TILE_SETUP_RCVX(3,2,1,2)},
	{GPC_TILE_FPC_SETUP(3, 2, 1, 3), GPC_STR_TILE_SETUP_RCVX(3,2,1,3)},
	{GPC_TILE_FPC_SETUP(3, 3, 0, 0), GPC_STR_TILE_SETUP_RCVX(3,3,0,0)},
	{GPC_TILE_FPC_SETUP(3, 3, 0, 1), GPC_STR_TILE_SETUP_RCVX(3,3,0,1)},
	{GPC_TILE_FPC_SETUP(3, 3, 0, 2), GPC_STR_TILE_SETUP_RCVX(3,3,0,2)},
	{GPC_TILE_FPC_SETUP(3, 3, 0, 3), GPC_STR_TILE_SETUP_RCVX(3,3,0,3)},
	{GPC_TILE_FPC_SETUP(3, 3, 1, 0), GPC_STR_TILE_SETUP_RCVX(3,3,1,0)},
	{GPC_TILE_FPC_SETUP(3, 3, 1, 1), GPC_STR_TILE_SETUP_RCVX(3,3,1,1)},
	{GPC_TILE_FPC_SETUP(3, 3, 1, 2), GPC_STR_TILE_SETUP_RCVX(3,3,1,2)},
	{GPC_TILE_FPC_SETUP(3, 3, 1, 3), GPC_STR_TILE_SETUP_RCVX(3,3,1,3)},
	{GPC_TILE_FPC_SETUP(3, 4, 0, 0), GPC_STR_TILE_SETUP_RCVX(3,4,0,0)},
	{GPC_TILE_FPC_SETUP(3, 4, 0, 1), GPC_STR_TILE_SETUP_RCVX(3,4,0,1)},
	{GPC_TILE_FPC_SETUP(3, 4, 0, 2), GPC_STR_TILE_SETUP_RCVX(3,4,0,2)},
	{GPC_TILE_FPC_SETUP(3, 4, 0, 3), GPC_STR_TILE_SETUP_RCVX(3,4,0,3)},
	{GPC_TILE_FPC_SETUP(3, 4, 1, 0), GPC_STR_TILE_SETUP_RCVX(3,4,1,0)},
	{GPC_TILE_FPC_SETUP(3, 4, 1, 1), GPC_STR_TILE_SETUP_RCVX(3,4,1,1)},
	{GPC_TILE_FPC_SETUP(3, 4, 1, 2), GPC_STR_TILE_SETUP_RCVX(3,4,1,2)},
	{GPC_TILE_FPC_SETUP(3, 4, 1, 3), GPC_STR_TILE_SETUP_RCVX(3,4,1,3)},
	{GPC_TILE_FPC_SETUP(3, 5, 0, 0), GPC_STR_TILE_SETUP_RCVX(3,5,0,0)},
	{GPC_TILE_FPC_SETUP(3, 5, 0, 1), GPC_STR_TILE_SETUP_RCVX(3,5,0,1)},
	{GPC_TILE_FPC_SETUP(3, 5, 0, 2), GPC_STR_TILE_SETUP_RCVX(3,5,0,2)},
	{GPC_TILE_FPC_SETUP(3, 5, 0, 3), GPC_STR_TILE_SETUP_RCVX(3,5,0,3)},
	{GPC_TILE_FPC_SETUP(3, 5, 1, 0), GPC_STR_TILE_SETUP_RCVX(3,5,1,0)},
	{GPC_TILE_FPC_SETUP(3, 5, 1, 1), GPC_STR_TILE_SETUP_RCVX(3,5,1,1)},
	{GPC_TILE_FPC_SETUP(3, 5, 1, 2), GPC_STR_TILE_SETUP_RCVX(3,5,1,2)},
	{GPC_TILE_FPC_SETUP(3, 5, 1, 3), GPC_STR_TILE_SETUP_RCVX(3,5,1,3)},
	{GPC_TILE_FPC_SETUP(3, 6, 0, 0), GPC_STR_TILE_SETUP_RCVX(3,6,0,0)},
	{GPC_TILE_FPC_SETUP(3, 6, 0, 1), GPC_STR_TILE_SETUP_RCVX(3,6,0,1)},
	{GPC_TILE_FPC_SETUP(3, 6, 0, 2), GPC_STR_TILE_SETUP_RCVX(3,6,0,2)},
	{GPC_TILE_FPC_SETUP(3, 6, 0, 3), GPC_STR_TILE_SETUP_RCVX(3,6,0,3)},
	{GPC_TILE_FPC_SETUP(3, 6, 1, 0), GPC_STR_TILE_SETUP_RCVX(3,6,1,0)},
	{GPC_TILE_FPC_SETUP(3, 6, 1, 1), GPC_STR_TILE_SETUP_RCVX(3,6,1,1)},
	{GPC_TILE_FPC_SETUP(3, 6, 1, 2), GPC_STR_TILE_SETUP_RCVX(3,6,1,2)},
	{GPC_TILE_FPC_SETUP(3, 6, 1, 3), GPC_STR_TILE_SETUP_RCVX(3,6,1,3)},
	{GPC_TILE_FPC_SETUP(3, 7, 0, 0), GPC_STR_TILE_SETUP_RCVX(3,7,0,0)},
	{GPC_TILE_FPC_SETUP(3, 7, 0, 1), GPC_STR_TILE_SETUP_RCVX(3,7,0,1)},
	{GPC_TILE_FPC_SETUP(3, 7, 0, 2), GPC_STR_TILE_SETUP_RCVX(3,7,0,2)},
	{GPC_TILE_FPC_SETUP(3, 7, 0, 3), GPC_STR_TILE_SETUP_RCVX(3,7,0,3)},
	{GPC_TILE_FPC_SETUP(3, 7, 1, 0), GPC_STR_TILE_SETUP_RCVX(3,7,1,0)},
	{GPC_TILE_FPC_SETUP(3, 7, 1, 1), GPC_STR_TILE_SETUP_RCVX(3,7,1,1)},
	{GPC_TILE_FPC_SETUP(3, 7, 1, 2), GPC_STR_TILE_SETUP_RCVX(3,7,1,2)},
	{GPC_TILE_FPC_SETUP(3, 7, 1, 3), GPC_STR_TILE_SETUP_RCVX(3,7,1,3)},
	{GPC_TILE_FPC_SETUP(4, 0, 0, 0), GPC_STR_TILE_SETUP_RCVX(4,0,0,0)},
	{GPC_TILE_FPC_SETUP(4, 0, 0, 1), GPC_STR_TILE_SETUP_RCVX(4,0,0,1)},
	{GPC_TILE_FPC_SETUP(4, 0, 0, 2), GPC_STR_TILE_SETUP_RCVX(4,0,0,2)},
	{GPC_TILE_FPC_SETUP(4, 0, 0, 3), GPC_STR_TILE_SETUP_RCVX(4,0,0,3)},
	{GPC_TILE_FPC_SETUP(4, 0, 1, 0), GPC_STR_TILE_SETUP_RCVX(4,0,1,0)},
	{GPC_TILE_FPC_SETUP(4, 0, 1, 1), GPC_STR_TILE_SETUP_RCVX(4,0,1,1)},
	{GPC_TILE_FPC_SETUP(4, 0, 1, 2), GPC_STR_TILE_SETUP_RCVX(4,0,1,2)},
	{GPC_TILE_FPC_SETUP(4, 0, 1, 3), GPC_STR_TILE_SETUP_RCVX(4,0,1,3)},
	{GPC_TILE_FPC_SETUP(4, 1, 0, 0), GPC_STR_TILE_SETUP_RCVX(4,1,0,0)},
	{GPC_TILE_FPC_SETUP(4, 1, 0, 1), GPC_STR_TILE_SETUP_RCVX(4,1,0,1)},
	{GPC_TILE_FPC_SETUP(4, 1, 0, 2), GPC_STR_TILE_SETUP_RCVX(4,1,0,2)},
	{GPC_TILE_FPC_SETUP(4, 1, 0, 3), GPC_STR_TILE_SETUP_RCVX(4,1,0,3)},
	{GPC_TILE_FPC_SETUP(4, 1, 1, 0), GPC_STR_TILE_SETUP_RCVX(4,1,1,0)},
	{GPC_TILE_FPC_SETUP(4, 1, 1, 1), GPC_STR_TILE_SETUP_RCVX(4,1,1,1)},
	{GPC_TILE_FPC_SETUP(4, 1, 1, 2), GPC_STR_TILE_SETUP_RCVX(4,1,1,2)},
	{GPC_TILE_FPC_SETUP(4, 1, 1, 3), GPC_STR_TILE_SETUP_RCVX(4,1,1,3)},
	{GPC_TILE_FPC_SETUP(4, 2, 0, 0), GPC_STR_TILE_SETUP_RCVX(4,2,0,0)},
	{GPC_TILE_FPC_SETUP(4, 2, 0, 1), GPC_STR_TILE_SETUP_RCVX(4,2,0,1)},
	{GPC_TILE_FPC_SETUP(4, 2, 0, 2), GPC_STR_TILE_SETUP_RCVX(4,2,0,2)},
	{GPC_TILE_FPC_SETUP(4, 2, 0, 3), GPC_STR_TILE_SETUP_RCVX(4,2,0,3)},
	{GPC_TILE_FPC_SETUP(4, 2, 1, 0), GPC_STR_TILE_SETUP_RCVX(4,2,1,0)},
	{GPC_TILE_FPC_SETUP(4, 2, 1, 1), GPC_STR_TILE_SETUP_RCVX(4,2,1,1)},
	{GPC_TILE_FPC_SETUP(4, 2, 1, 2), GPC_STR_TILE_SETUP_RCVX(4,2,1,2)},
	{GPC_TILE_FPC_SETUP(4, 2, 1, 3), GPC_STR_TILE_SETUP_RCVX(4,2,1,3)},
	{GPC_TILE_FPC_SETUP(4, 3, 0, 0), GPC_STR_TILE_SETUP_RCVX(4,3,0,0)},
	{GPC_TILE_FPC_SETUP(4, 3, 0, 1), GPC_STR_TILE_SETUP_RCVX(4,3,0,1)},
	{GPC_TILE_FPC_SETUP(4, 3, 0, 2), GPC_STR_TILE_SETUP_RCVX(4,3,0,2)},
	{GPC_TILE_FPC_SETUP(4, 3, 0, 3), GPC_STR_TILE_SETUP_RCVX(4,3,0,3)},
	{GPC_TILE_FPC_SETUP(4, 3, 1, 0), GPC_STR_TILE_SETUP_RCVX(4,3,1,0)},
	{GPC_TILE_FPC_SETUP(4, 3, 1, 1), GPC_STR_TILE_SETUP_RCVX(4,3,1,1)},
	{GPC_TILE_FPC_SETUP(4, 3, 1, 2), GPC_STR_TILE_SETUP_RCVX(4,3,1,2)},
	{GPC_TILE_FPC_SETUP(4, 3, 1, 3), GPC_STR_TILE_SETUP_RCVX(4,3,1,3)},
	{GPC_TILE_FPC_SETUP(4, 4, 0, 0), GPC_STR_TILE_SETUP_RCVX(4,4,0,0)},
	{GPC_TILE_FPC_SETUP(4, 4, 0, 1), GPC_STR_TILE_SETUP_RCVX(4,4,0,1)},
	{GPC_TILE_FPC_SETUP(4, 4, 0, 2), GPC_STR_TILE_SETUP_RCVX(4,4,0,2)},
	{GPC_TILE_FPC_SETUP(4, 4, 0, 3), GPC_STR_TILE_SETUP_RCVX(4,4,0,3)},
	{GPC_TILE_FPC_SETUP(4, 4, 1, 0), GPC_STR_TILE_SETUP_RCVX(4,4,1,0)},
	{GPC_TILE_FPC_SETUP(4, 4, 1, 1), GPC_STR_TILE_SETUP_RCVX(4,4,1,1)},
	{GPC_TILE_FPC_SETUP(4, 4, 1, 2), GPC_STR_TILE_SETUP_RCVX(4,4,1,2)},
	{GPC_TILE_FPC_SETUP(4, 4, 1, 3), GPC_STR_TILE_SETUP_RCVX(4,4,1,3)},
	{GPC_TILE_FPC_SETUP(4, 5, 0, 0), GPC_STR_TILE_SETUP_RCVX(4,5,0,0)},
	{GPC_TILE_FPC_SETUP(4, 5, 0, 1), GPC_STR_TILE_SETUP_RCVX(4,5,0,1)},
	{GPC_TILE_FPC_SETUP(4, 5, 0, 2), GPC_STR_TILE_SETUP_RCVX(4,5,0,2)},
	{GPC_TILE_FPC_SETUP(4, 5, 0, 3), GPC_STR_TILE_SETUP_RCVX(4,5,0,3)},
	{GPC_TILE_FPC_SETUP(4, 5, 1, 0), GPC_STR_TILE_SETUP_RCVX(4,5,1,0)},
	{GPC_TILE_FPC_SETUP(4, 5, 1, 1), GPC_STR_TILE_SETUP_RCVX(4,5,1,1)},
	{GPC_TILE_FPC_SETUP(4, 5, 1, 2), GPC_STR_TILE_SETUP_RCVX(4,5,1,2)},
	{GPC_TILE_FPC_SETUP(4, 5, 1, 3), GPC_STR_TILE_SETUP_RCVX(4,5,1,3)},
	{GPC_TILE_FPC_SETUP(4, 6, 0, 0), GPC_STR_TILE_SETUP_RCVX(4,6,0,0)},
	{GPC_TILE_FPC_SETUP(4, 6, 0, 1), GPC_STR_TILE_SETUP_RCVX(4,6,0,1)},
	{GPC_TILE_FPC_SETUP(4, 6, 0, 2), GPC_STR_TILE_SETUP_RCVX(4,6,0,2)},
	{GPC_TILE_FPC_SETUP(4, 6, 0, 3), GPC_STR_TILE_SETUP_RCVX(4,6,0,3)},
	{GPC_TILE_FPC_SETUP(4, 6, 1, 0), GPC_STR_TILE_SETUP_RCVX(4,6,1,0)},
	{GPC_TILE_FPC_SETUP(4, 6, 1, 1), GPC_STR_TILE_SETUP_RCVX(4,6,1,1)},
	{GPC_TILE_FPC_SETUP(4, 6, 1, 2), GPC_STR_TILE_SETUP_RCVX(4,6,1,2)},
	{GPC_TILE_FPC_SETUP(4, 6, 1, 3), GPC_STR_TILE_SETUP_RCVX(4,6,1,3)},
	{GPC_TILE_FPC_SETUP(4, 7, 0, 0), GPC_STR_TILE_SETUP_RCVX(4,7,0,0)},
	{GPC_TILE_FPC_SETUP(4, 7, 0, 1), GPC_STR_TILE_SETUP_RCVX(4,7,0,1)},
	{GPC_TILE_FPC_SETUP(4, 7, 0, 2), GPC_STR_TILE_SETUP_RCVX(4,7,0,2)},
	{GPC_TILE_FPC_SETUP(4, 7, 0, 3), GPC_STR_TILE_SETUP_RCVX(4,7,0,3)},
	{GPC_TILE_FPC_SETUP(4, 7, 1, 0), GPC_STR_TILE_SETUP_RCVX(4,7,1,0)},
	{GPC_TILE_FPC_SETUP(4, 7, 1, 1), GPC_STR_TILE_SETUP_RCVX(4,7,1,1)},
	{GPC_TILE_FPC_SETUP(4, 7, 1, 2), GPC_STR_TILE_SETUP_RCVX(4,7,1,2)},
	{GPC_TILE_FPC_SETUP(4, 7, 1, 3), GPC_STR_TILE_SETUP_RCVX(4,7,1,3)},
	{GPC_TILE_FPC_SETUP(5, 0, 0, 0), GPC_STR_TILE_SETUP_RCVX(5,0,0,0)},
	{GPC_TILE_FPC_SETUP(5, 0, 0, 1), GPC_STR_TILE_SETUP_RCVX(5,0,0,1)},
	{GPC_TILE_FPC_SETUP(5, 0, 0, 2), GPC_STR_TILE_SETUP_RCVX(5,0,0,2)},
	{GPC_TILE_FPC_SETUP(5, 0, 0, 3), GPC_STR_TILE_SETUP_RCVX(5,0,0,3)},
	{GPC_TILE_FPC_SETUP(5, 0, 1, 0), GPC_STR_TILE_SETUP_RCVX(5,0,1,0)},
	{GPC_TILE_FPC_SETUP(5, 0, 1, 1), GPC_STR_TILE_SETUP_RCVX(5,0,1,1)},
	{GPC_TILE_FPC_SETUP(5, 0, 1, 2), GPC_STR_TILE_SETUP_RCVX(5,0,1,2)},
	{GPC_TILE_FPC_SETUP(5, 0, 1, 3), GPC_STR_TILE_SETUP_RCVX(5,0,1,3)},
	{GPC_TILE_FPC_SETUP(5, 1, 0, 0), GPC_STR_TILE_SETUP_RCVX(5,1,0,0)},
	{GPC_TILE_FPC_SETUP(5, 1, 0, 1), GPC_STR_TILE_SETUP_RCVX(5,1,0,1)},
	{GPC_TILE_FPC_SETUP(5, 1, 0, 2), GPC_STR_TILE_SETUP_RCVX(5,1,0,2)},
	{GPC_TILE_FPC_SETUP(5, 1, 0, 3), GPC_STR_TILE_SETUP_RCVX(5,1,0,3)},
	{GPC_TILE_FPC_SETUP(5, 1, 1, 0), GPC_STR_TILE_SETUP_RCVX(5,1,1,0)},
	{GPC_TILE_FPC_SETUP(5, 1, 1, 1), GPC_STR_TILE_SETUP_RCVX(5,1,1,1)},
	{GPC_TILE_FPC_SETUP(5, 1, 1, 2), GPC_STR_TILE_SETUP_RCVX(5,1,1,2)},
	{GPC_TILE_FPC_SETUP(5, 1, 1, 3), GPC_STR_TILE_SETUP_RCVX(5,1,1,3)},
	{GPC_TILE_FPC_SETUP(5, 2, 0, 0), GPC_STR_TILE_SETUP_RCVX(5,2,0,0)},
	{GPC_TILE_FPC_SETUP(5, 2, 0, 1), GPC_STR_TILE_SETUP_RCVX(5,2,0,1)},
	{GPC_TILE_FPC_SETUP(5, 2, 0, 2), GPC_STR_TILE_SETUP_RCVX(5,2,0,2)},
	{GPC_TILE_FPC_SETUP(5, 2, 0, 3), GPC_STR_TILE_SETUP_RCVX(5,2,0,3)},
	{GPC_TILE_FPC_SETUP(5, 2, 1, 0), GPC_STR_TILE_SETUP_RCVX(5,2,1,0)},
	{GPC_TILE_FPC_SETUP(5, 2, 1, 1), GPC_STR_TILE_SETUP_RCVX(5,2,1,1)},
	{GPC_TILE_FPC_SETUP(5, 2, 1, 2), GPC_STR_TILE_SETUP_RCVX(5,2,1,2)},
	{GPC_TILE_FPC_SETUP(5, 2, 1, 3), GPC_STR_TILE_SETUP_RCVX(5,2,1,3)},
	{GPC_TILE_FPC_SETUP(5, 3, 0, 0), GPC_STR_TILE_SETUP_RCVX(5,3,0,0)},
	{GPC_TILE_FPC_SETUP(5, 3, 0, 1), GPC_STR_TILE_SETUP_RCVX(5,3,0,1)},
	{GPC_TILE_FPC_SETUP(5, 3, 0, 2), GPC_STR_TILE_SETUP_RCVX(5,3,0,2)},
	{GPC_TILE_FPC_SETUP(5, 3, 0, 3), GPC_STR_TILE_SETUP_RCVX(5,3,0,3)},
	{GPC_TILE_FPC_SETUP(5, 3, 1, 0), GPC_STR_TILE_SETUP_RCVX(5,3,1,0)},
	{GPC_TILE_FPC_SETUP(5, 3, 1, 1), GPC_STR_TILE_SETUP_RCVX(5,3,1,1)},
	{GPC_TILE_FPC_SETUP(5, 3, 1, 2), GPC_STR_TILE_SETUP_RCVX(5,3,1,2)},
	{GPC_TILE_FPC_SETUP(5, 3, 1, 3), GPC_STR_TILE_SETUP_RCVX(5,3,1,3)},
	{GPC_TILE_FPC_SETUP(5, 4, 0, 0), GPC_STR_TILE_SETUP_RCVX(5,4,0,0)},
	{GPC_TILE_FPC_SETUP(5, 4, 0, 1), GPC_STR_TILE_SETUP_RCVX(5,4,0,1)},
	{GPC_TILE_FPC_SETUP(5, 4, 0, 2), GPC_STR_TILE_SETUP_RCVX(5,4,0,2)},
	{GPC_TILE_FPC_SETUP(5, 4, 0, 3), GPC_STR_TILE_SETUP_RCVX(5,4,0,3)},
	{GPC_TILE_FPC_SETUP(5, 4, 1, 0), GPC_STR_TILE_SETUP_RCVX(5,4,1,0)},
	{GPC_TILE_FPC_SETUP(5, 4, 1, 1), GPC_STR_TILE_SETUP_RCVX(5,4,1,1)},
	{GPC_TILE_FPC_SETUP(5, 4, 1, 2), GPC_STR_TILE_SETUP_RCVX(5,4,1,2)},
	{GPC_TILE_FPC_SETUP(5, 4, 1, 3), GPC_STR_TILE_SETUP_RCVX(5,4,1,3)},
	{GPC_TILE_FPC_SETUP(5, 5, 0, 0), GPC_STR_TILE_SETUP_RCVX(5,5,0,0)},
	{GPC_TILE_FPC_SETUP(5, 5, 0, 1), GPC_STR_TILE_SETUP_RCVX(5,5,0,1)},
	{GPC_TILE_FPC_SETUP(5, 5, 0, 2), GPC_STR_TILE_SETUP_RCVX(5,5,0,2)},
	{GPC_TILE_FPC_SETUP(5, 5, 0, 3), GPC_STR_TILE_SETUP_RCVX(5,5,0,3)},
	{GPC_TILE_FPC_SETUP(5, 5, 1, 0), GPC_STR_TILE_SETUP_RCVX(5,5,1,0)},
	{GPC_TILE_FPC_SETUP(5, 5, 1, 1), GPC_STR_TILE_SETUP_RCVX(5,5,1,1)},
	{GPC_TILE_FPC_SETUP(5, 5, 1, 2), GPC_STR_TILE_SETUP_RCVX(5,5,1,2)},
	{GPC_TILE_FPC_SETUP(5, 5, 1, 3), GPC_STR_TILE_SETUP_RCVX(5,5,1,3)},
	{GPC_TILE_FPC_SETUP(5, 6, 0, 0), GPC_STR_TILE_SETUP_RCVX(5,6,0,0)},
	{GPC_TILE_FPC_SETUP(5, 6, 0, 1), GPC_STR_TILE_SETUP_RCVX(5,6,0,1)},
	{GPC_TILE_FPC_SETUP(5, 6, 0, 2), GPC_STR_TILE_SETUP_RCVX(5,6,0,2)},
	{GPC_TILE_FPC_SETUP(5, 6, 0, 3), GPC_STR_TILE_SETUP_RCVX(5,6,0,3)},
	{GPC_TILE_FPC_SETUP(5, 6, 1, 0), GPC_STR_TILE_SETUP_RCVX(5,6,1,0)},
	{GPC_TILE_FPC_SETUP(5, 6, 1, 1), GPC_STR_TILE_SETUP_RCVX(5,6,1,1)},
	{GPC_TILE_FPC_SETUP(5, 6, 1, 2), GPC_STR_TILE_SETUP_RCVX(5,6,1,2)},
	{GPC_TILE_FPC_SETUP(5, 6, 1, 3), GPC_STR_TILE_SETUP_RCVX(5,6,1,3)},
	{GPC_TILE_FPC_SETUP(5, 7, 0, 0), GPC_STR_TILE_SETUP_RCVX(5,7,0,0)},
	{GPC_TILE_FPC_SETUP(5, 7, 0, 1), GPC_STR_TILE_SETUP_RCVX(5,7,0,1)},
	{GPC_TILE_FPC_SETUP(5, 7, 0, 2), GPC_STR_TILE_SETUP_RCVX(5,7,0,2)},
	{GPC_TILE_FPC_SETUP(5, 7, 0, 3), GPC_STR_TILE_SETUP_RCVX(5,7,0,3)},
	{GPC_TILE_FPC_SETUP(5, 7, 1, 0), GPC_STR_TILE_SETUP_RCVX(5,7,1,0)},
	{GPC_TILE_FPC_SETUP(5, 7, 1, 1), GPC_STR_TILE_SETUP_RCVX(5,7,1,1)},
	{GPC_TILE_FPC_SETUP(5, 7, 1, 2), GPC_STR_TILE_SETUP_RCVX(5,7,1,2)},
	{GPC_TILE_FPC_SETUP(5, 7, 1, 3), GPC_STR_TILE_SETUP_RCVX(5,7,1,3)},
	{0, "--------"}
};


int 		gpcd_print_valid_tile_mmrs(void);
int 		gpcd_print_valid_nic_mmrs(void);
int 		gpcd_print_valid_tile_filtering_mmrs(void);
int			gpcd_print_valid_tile_static_mmrs(void);
int			gpcd_read_mmr_val_byname(char *mmr_name, uint64_t *val, 
				uint32_t nic_addr);
int 		gpcd_read_mmr_val(const gpcd_mmr_desc_t   *mmrd, 
				uint64_t *val, uint32_t nic_addr);
int 		gpcd_write_mmr_val_byname(char* mmr_name, uint64_t *val, 
				uint32_t nic_addr);
int gpcd_write_mmr_val(const gpcd_mmr_desc_t *mmrd, uint64_t *val, 
				uint32_t nic_addr);
int gpcd_disable_perms(void);
int gpcd_add_perms_entry(uint64_t job_id, uint64_t perms);
const gpcd_mmr_desc_t* gpcd_lookup_mmr_byname(char *mmr_name);
gpcd_context_t* gpcd_create_context(void);
int 		gpcd_remove_context(gpcd_context_t *context);
int 		gpcd_context_add_mmr(gpcd_context_t *context, 
				gpcd_mmr_desc_t *item);
int 		gpcd_context_remove_mmr(gpcd_context_t *context, 
					gpcd_mmr_desc_t *item);
int			gpcd_context_read_mmr_vals(gpcd_context_t *context);
int			gpcd_context_write_mmr_vals(gpcd_context_t *context);
int			gpcd_context_print(gpcd_context_t *context);
int			gpcd_clone_context(gpcd_context_t *in, gpcd_context_t *out);
void 		gpcd_context_set_nic_addr(gpcd_context_t *cp, uint32_t nic_addr);
gpcd_mmr_list_t* gpcd_context_find_list_byname(
    gpcd_context_t *context, char* mmr_name);
int			gpcd_verbose_debug(int state);
#define 	gpcd_set_verbose_debug() gpcd_verbose_debug(1)
#define		gpcd_clear_verbose_debug() gpcd_verbose_debug(-1)

