#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue May 21 18:40:37 2024
# Process ID: 40028
# Current directory: D:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.runs/impl_1
# Command line: vivado.exe -log fpgadrv_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fpgadrv_wrapper.tcl -notrace
# Log file: D:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.runs/impl_1/fpgadrv_wrapper.vdi
# Journal file: D:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.runs/impl_1\vivado.jou
# Running On: Tony-VPI4CJD, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 34140 MB
#-----------------------------------------------------------
source fpgadrv_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.641 ; gain = 10.414
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1294.641 ; gain = 0.000
Command: link_design -top fpgadrv_wrapper -part xc7vx485tffg1761-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_emc_0_0/fpgadrv_axi_emc_0_0.dcp' for cell 'fpgadrv_i/axi_emc_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_pcie_0_0/fpgadrv_axi_pcie_0_0.dcp' for cell 'fpgadrv_i/axi_pcie_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_smc_0/fpgadrv_axi_smc_0.dcp' for cell 'fpgadrv_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_timer_0_0/fpgadrv_axi_timer_0_0.dcp' for cell 'fpgadrv_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_uart16550_0_0/fpgadrv_axi_uart16550_0_0.dcp' for cell 'fpgadrv_i/axi_uart16550_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_iic_main_0/fpgadrv_iic_main_0.dcp' for cell 'fpgadrv_i/iic_main'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_mdm_1_0/fpgadrv_mdm_1_0.dcp' for cell 'fpgadrv_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_microblaze_0_0/fpgadrv_microblaze_0_0.dcp' for cell 'fpgadrv_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_microblaze_0_axi_intc_0/fpgadrv_microblaze_0_axi_intc_0.dcp' for cell 'fpgadrv_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_mig_0_0/fpgadrv_mig_0_0.dcp' for cell 'fpgadrv_i/mig_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_ref_clk_buf_0_0/fpgadrv_ref_clk_buf_0_0.dcp' for cell 'fpgadrv_i/ref_clk_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_reset_gpio_0/fpgadrv_reset_gpio_0.dcp' for cell 'fpgadrv_i/reset_gpio'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_reset_invert_0/fpgadrv_reset_invert_0.dcp' for cell 'fpgadrv_i/reset_invert'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_rst_axi_pcie_0_125M_0/fpgadrv_rst_axi_pcie_0_125M_0.dcp' for cell 'fpgadrv_i/rst_axi_pcie_0_125M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_rst_mig_0_100M_0/fpgadrv_rst_mig_0_100M_0.dcp' for cell 'fpgadrv_i/rst_mig_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_rst_mig_0_200M_0/fpgadrv_rst_mig_0_200M_0.dcp' for cell 'fpgadrv_i/rst_mig_0_200M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_rst_pcie_axi_ctl_aclk_0_0/fpgadrv_rst_pcie_axi_ctl_aclk_0_0.dcp' for cell 'fpgadrv_i/rst_pcie_axi_ctl_aclk_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_xbar_0/fpgadrv_xbar_0.dcp' for cell 'fpgadrv_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_ds_0/fpgadrv_auto_ds_0.dcp' for cell 'fpgadrv_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_cc_0/fpgadrv_auto_cc_0.dcp' for cell 'fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_pc_0/fpgadrv_auto_pc_0.dcp' for cell 'fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_us_0/fpgadrv_auto_us_0.dcp' for cell 'fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_cc_1/fpgadrv_auto_cc_1.dcp' for cell 'fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_ds_1/fpgadrv_auto_ds_1.dcp' for cell 'fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_ds_2/fpgadrv_auto_ds_2.dcp' for cell 'fpgadrv_i/microblaze_0_axi_periph/m03_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_ds_3/fpgadrv_auto_ds_3.dcp' for cell 'fpgadrv_i/microblaze_0_axi_periph/m04_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_ds_4/fpgadrv_auto_ds_4.dcp' for cell 'fpgadrv_i/microblaze_0_axi_periph/m05_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_ds_5/fpgadrv_auto_ds_5.dcp' for cell 'fpgadrv_i/microblaze_0_axi_periph/m06_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_ds_6/fpgadrv_auto_ds_6.dcp' for cell 'fpgadrv_i/microblaze_0_axi_periph/m07_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_pc_1/fpgadrv_auto_pc_1.dcp' for cell 'fpgadrv_i/microblaze_0_axi_periph/m07_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_us_1/fpgadrv_auto_us_1.dcp' for cell 'fpgadrv_i/microblaze_0_axi_periph/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_dlmb_bram_if_cntlr_0/fpgadrv_dlmb_bram_if_cntlr_0.dcp' for cell 'fpgadrv_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_dlmb_v10_0/fpgadrv_dlmb_v10_0.dcp' for cell 'fpgadrv_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_ilmb_bram_if_cntlr_0/fpgadrv_ilmb_bram_if_cntlr_0.dcp' for cell 'fpgadrv_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_ilmb_v10_0/fpgadrv_ilmb_v10_0.dcp' for cell 'fpgadrv_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_lmb_bram_0/fpgadrv_lmb_bram_0.dcp' for cell 'fpgadrv_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1372.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4310 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: fpgadrv_i/ref_clk_buf_0/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_mig_0_0/fpgadrv_mig_0_0/user_design/constraints/fpgadrv_mig_0_0.xdc] for cell 'fpgadrv_i/mig_0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_mig_0_0/fpgadrv_mig_0_0/user_design/constraints/fpgadrv_mig_0_0.xdc] for cell 'fpgadrv_i/mig_0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_mig_0_0/fpgadrv_mig_0_0_board.xdc] for cell 'fpgadrv_i/mig_0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_mig_0_0/fpgadrv_mig_0_0_board.xdc] for cell 'fpgadrv_i/mig_0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_microblaze_0_0/fpgadrv_microblaze_0_0.xdc] for cell 'fpgadrv_i/microblaze_0/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_microblaze_0_0/fpgadrv_microblaze_0_0.xdc] for cell 'fpgadrv_i/microblaze_0/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_microblaze_0_axi_intc_0/fpgadrv_microblaze_0_axi_intc_0.xdc] for cell 'fpgadrv_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_microblaze_0_axi_intc_0/fpgadrv_microblaze_0_axi_intc_0.xdc] for cell 'fpgadrv_i/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_rst_mig_0_100M_0/fpgadrv_rst_mig_0_100M_0_board.xdc] for cell 'fpgadrv_i/rst_mig_0_100M/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_rst_mig_0_100M_0/fpgadrv_rst_mig_0_100M_0_board.xdc] for cell 'fpgadrv_i/rst_mig_0_100M/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_rst_mig_0_100M_0/fpgadrv_rst_mig_0_100M_0.xdc] for cell 'fpgadrv_i/rst_mig_0_100M/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_rst_mig_0_100M_0/fpgadrv_rst_mig_0_100M_0.xdc] for cell 'fpgadrv_i/rst_mig_0_100M/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_smc_0/bd_0/ip/ip_1/bd_509f_psr0_0_board.xdc] for cell 'fpgadrv_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_smc_0/bd_0/ip/ip_1/bd_509f_psr0_0_board.xdc] for cell 'fpgadrv_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_smc_0/bd_0/ip/ip_1/bd_509f_psr0_0.xdc] for cell 'fpgadrv_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_smc_0/bd_0/ip/ip_1/bd_509f_psr0_0.xdc] for cell 'fpgadrv_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_smc_0/bd_0/ip/ip_2/bd_509f_psr_aclk_0_board.xdc] for cell 'fpgadrv_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_smc_0/bd_0/ip/ip_2/bd_509f_psr_aclk_0_board.xdc] for cell 'fpgadrv_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_smc_0/bd_0/ip/ip_2/bd_509f_psr_aclk_0.xdc] for cell 'fpgadrv_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_smc_0/bd_0/ip/ip_2/bd_509f_psr_aclk_0.xdc] for cell 'fpgadrv_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_smc_0/bd_0/ip/ip_3/bd_509f_psr_aclk1_0_board.xdc] for cell 'fpgadrv_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_smc_0/bd_0/ip/ip_3/bd_509f_psr_aclk1_0_board.xdc] for cell 'fpgadrv_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_smc_0/bd_0/ip/ip_3/bd_509f_psr_aclk1_0.xdc] for cell 'fpgadrv_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_smc_0/bd_0/ip/ip_3/bd_509f_psr_aclk1_0.xdc] for cell 'fpgadrv_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_smc_0/bd_0/ip/ip_4/bd_509f_psr_aclk2_0_board.xdc] for cell 'fpgadrv_i/axi_smc/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_smc_0/bd_0/ip/ip_4/bd_509f_psr_aclk2_0_board.xdc] for cell 'fpgadrv_i/axi_smc/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_smc_0/bd_0/ip/ip_4/bd_509f_psr_aclk2_0.xdc] for cell 'fpgadrv_i/axi_smc/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_smc_0/bd_0/ip/ip_4/bd_509f_psr_aclk2_0.xdc] for cell 'fpgadrv_i/axi_smc/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_rst_mig_0_200M_0/fpgadrv_rst_mig_0_200M_0_board.xdc] for cell 'fpgadrv_i/rst_mig_0_200M/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_rst_mig_0_200M_0/fpgadrv_rst_mig_0_200M_0_board.xdc] for cell 'fpgadrv_i/rst_mig_0_200M/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_rst_mig_0_200M_0/fpgadrv_rst_mig_0_200M_0.xdc] for cell 'fpgadrv_i/rst_mig_0_200M/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_rst_mig_0_200M_0/fpgadrv_rst_mig_0_200M_0.xdc] for cell 'fpgadrv_i/rst_mig_0_200M/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_pcie_0_0/fpgadrv_axi_pcie_0_0/source/axi_pcie_X1Y0.xdc] for cell 'fpgadrv_i/axi_pcie_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_pcie_0_0/fpgadrv_axi_pcie_0_0/source/axi_pcie_X1Y0.xdc:120]
INFO: [Timing 38-2] Deriving generated clocks [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_pcie_0_0/fpgadrv_axi_pcie_0_0/source/axi_pcie_X1Y0.xdc:120]
get_clocks: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2503.547 ; gain = 679.270
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_pcie_0_0/fpgadrv_axi_pcie_0_0/source/axi_pcie_X1Y0.xdc] for cell 'fpgadrv_i/axi_pcie_0/inst'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_rst_axi_pcie_0_125M_0/fpgadrv_rst_axi_pcie_0_125M_0_board.xdc] for cell 'fpgadrv_i/rst_axi_pcie_0_125M/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_rst_axi_pcie_0_125M_0/fpgadrv_rst_axi_pcie_0_125M_0_board.xdc] for cell 'fpgadrv_i/rst_axi_pcie_0_125M/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_rst_axi_pcie_0_125M_0/fpgadrv_rst_axi_pcie_0_125M_0.xdc] for cell 'fpgadrv_i/rst_axi_pcie_0_125M/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_rst_axi_pcie_0_125M_0/fpgadrv_rst_axi_pcie_0_125M_0.xdc] for cell 'fpgadrv_i/rst_axi_pcie_0_125M/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_ref_clk_buf_0_0/fpgadrv_ref_clk_buf_0_0_board.xdc] for cell 'fpgadrv_i/ref_clk_buf_0/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_ref_clk_buf_0_0/fpgadrv_ref_clk_buf_0_0_board.xdc] for cell 'fpgadrv_i/ref_clk_buf_0/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_rst_pcie_axi_ctl_aclk_0_0/fpgadrv_rst_pcie_axi_ctl_aclk_0_0_board.xdc] for cell 'fpgadrv_i/rst_pcie_axi_ctl_aclk_0/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_rst_pcie_axi_ctl_aclk_0_0/fpgadrv_rst_pcie_axi_ctl_aclk_0_0_board.xdc] for cell 'fpgadrv_i/rst_pcie_axi_ctl_aclk_0/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_rst_pcie_axi_ctl_aclk_0_0/fpgadrv_rst_pcie_axi_ctl_aclk_0_0.xdc] for cell 'fpgadrv_i/rst_pcie_axi_ctl_aclk_0/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_rst_pcie_axi_ctl_aclk_0_0/fpgadrv_rst_pcie_axi_ctl_aclk_0_0.xdc] for cell 'fpgadrv_i/rst_pcie_axi_ctl_aclk_0/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_uart16550_0_0/fpgadrv_axi_uart16550_0_0_board.xdc] for cell 'fpgadrv_i/axi_uart16550_0/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_uart16550_0_0/fpgadrv_axi_uart16550_0_0_board.xdc] for cell 'fpgadrv_i/axi_uart16550_0/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_uart16550_0_0/fpgadrv_axi_uart16550_0_0.xdc] for cell 'fpgadrv_i/axi_uart16550_0/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_uart16550_0_0/fpgadrv_axi_uart16550_0_0.xdc] for cell 'fpgadrv_i/axi_uart16550_0/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_timer_0_0/fpgadrv_axi_timer_0_0.xdc] for cell 'fpgadrv_i/axi_timer_0/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_timer_0_0/fpgadrv_axi_timer_0_0.xdc] for cell 'fpgadrv_i/axi_timer_0/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_iic_main_0/fpgadrv_iic_main_0_board.xdc] for cell 'fpgadrv_i/iic_main/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_iic_main_0/fpgadrv_iic_main_0_board.xdc] for cell 'fpgadrv_i/iic_main/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_reset_gpio_0/fpgadrv_reset_gpio_0_board.xdc] for cell 'fpgadrv_i/reset_gpio/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_reset_gpio_0/fpgadrv_reset_gpio_0_board.xdc] for cell 'fpgadrv_i/reset_gpio/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_reset_gpio_0/fpgadrv_reset_gpio_0.xdc] for cell 'fpgadrv_i/reset_gpio/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_reset_gpio_0/fpgadrv_reset_gpio_0.xdc] for cell 'fpgadrv_i/reset_gpio/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_emc_0_0/fpgadrv_axi_emc_0_0_board.xdc] for cell 'fpgadrv_i/axi_emc_0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_emc_0_0/fpgadrv_axi_emc_0_0_board.xdc] for cell 'fpgadrv_i/axi_emc_0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_emc_0_0/fpgadrv_axi_emc_0_0.xdc] for cell 'fpgadrv_i/axi_emc_0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_emc_0_0/fpgadrv_axi_emc_0_0.xdc] for cell 'fpgadrv_i/axi_emc_0'
Parsing XDC File [D:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.srcs/constrs_1/vc707_hpc1.xdc]
Finished Parsing XDC File [D:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.srcs/constrs_1/vc707_hpc1.xdc]
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_us_1/fpgadrv_auto_us_1_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_us_1/fpgadrv_auto_us_1_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_ds_0/fpgadrv_auto_ds_0_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_ds_0/fpgadrv_auto_ds_0_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_us_0/fpgadrv_auto_us_0_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_us_0/fpgadrv_auto_us_0_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_cc_0/fpgadrv_auto_cc_0_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_cc_0/fpgadrv_auto_cc_0_clocks.xdc:16]
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_cc_0/fpgadrv_auto_cc_0_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_cc_1/fpgadrv_auto_cc_1_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_cc_1/fpgadrv_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_cc_1/fpgadrv_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_cc_1/fpgadrv_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_cc_1/fpgadrv_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_cc_1/fpgadrv_auto_cc_1_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_ds_1/fpgadrv_auto_ds_1_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_ds_1/fpgadrv_auto_ds_1_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_ds_2/fpgadrv_auto_ds_2_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_ds_2/fpgadrv_auto_ds_2_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_ds_3/fpgadrv_auto_ds_3_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_ds_3/fpgadrv_auto_ds_3_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_ds_4/fpgadrv_auto_ds_4_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_ds_4/fpgadrv_auto_ds_4_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_ds_5/fpgadrv_auto_ds_5_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_ds_5/fpgadrv_auto_ds_5_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_ds_6/fpgadrv_auto_ds_6_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_auto_ds_6/fpgadrv_auto_ds_6_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_microblaze_0_axi_intc_0/fpgadrv_microblaze_0_axi_intc_0_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_microblaze_0_axi_intc_0/fpgadrv_microblaze_0_axi_intc_0_clocks.xdc] for cell 'fpgadrv_i/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_mdm_1_0/fpgadrv_mdm_1_0.xdc] for cell 'fpgadrv_i/mdm_1/U0'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_mdm_1_0/fpgadrv_mdm_1_0.xdc] for cell 'fpgadrv_i/mdm_1/U0'
Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_pcie_0_0/synth/fpgadrv_axi_pcie_0_0_late.xdc] for cell 'fpgadrv_i/axi_pcie_0/inst'
Finished Parsing XDC File [d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_pcie_0_0/synth/fpgadrv_axi_pcie_0_0_late.xdc] for cell 'fpgadrv_i/axi_pcie_0/inst'
INFO: [Project 1-1714] 150 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_ben_reg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_ben_reg_reg[1] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_ce_reg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_qwen_reg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_qwen_reg_reg[1] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_rnw_reg_reg has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_rpn_reg_reg has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance fpgadrv_i/axi_emc_0/U0/mem_a_int_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance fpgadrv_i/axi_emc_0/U0/mem_a_int_reg[27] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance fpgadrv_i/axi_emc_0/U0/mem_a_int_reg[28] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance fpgadrv_i/axi_emc_0/U0/mem_a_int_reg[29] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance fpgadrv_i/axi_emc_0/U0/mem_a_int_reg[30] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance fpgadrv_i/axi_emc_0/U0/mem_a_int_reg[31] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'fpgadrv_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2508.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1648 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 18 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT(x2), INV, OBUFTDS_DCIEN(x2)): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 108 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 102 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1255 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 81 instances
  RAM64M => RAM64M (RAMD64E(x4)): 11 instances

52 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:28 ; elapsed = 00:02:04 . Memory (MB): peak = 2508.426 ; gain = 1213.785
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2024.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2508.426 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11b460e35

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2545.871 ; gain = 37.445

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/PERBIT_GEN[7].MULT_AND_i1_i_1 into driver instance fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/FSM_sequential_emc_addr_ps[1]_i_3, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/rnw_reg_i_1 into driver instance fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/derived_size_reg[1]_i_3, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/read_break_reg_d1_i_1 into driver instance fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_ce_reg[0]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_gen_sink_inst/root_port.timer_value[31]_i_2 into driver instance fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_gen_sink_inst/root_port.timer_value[31]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_destraddler_inst/trn_reof_prev_i_1 into driver instance fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_destraddler_inst/trn_reof_prev_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_pipeline_inst/reg_tstrb[3]_i_1 into driver instance fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser[21]_i_4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/data_width_128.m_axis_cc_tdata_h[30]_i_1 into driver instance fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/data_width_128.cpltlpsmsig[2]_i_2, which resulted in an inversion of 85 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/length_bytes_reg[11]_i_3 into driver instance fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/length_bytes_reg[11]_i_11, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq[7]_i_1 into driver instance fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state[2]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_fill_mask[8]_i_1 into driver instance fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_fill_mask[11]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance fpgadrv_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/ex_branch_with_delayslot_i_1 into driver instance fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/ex_atomic_Instruction_Pair_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_MMU_MEM_Read.mem_Sel_SPR_TLBLO_I_i_1 into driver instance fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_MMU_MEM_Read.mem_Sel_SPR_TLBLO_I_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_i_1 into driver instance fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native_i_28__0 into driver instance fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native_i_29__0, which resulted in an inversion of 29 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.M_AXI_ARADDR_I[31]_i_1__0 into driver instance fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.M_AXI_ARADDR_I[31]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.r_fifo_mem_reg[15][10]_srl16_i_1 into driver instance fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.M_AXI_ARADDR_I[31]_i_4, which resulted in an inversion of 41 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Using_FPGA.Native_i_1__0 into driver instance fpgadrv_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/Sl_Ready_INST_0, which resulted in an inversion of 33 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1 into driver instance fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/USE_RTL_FIFO.data_srl_reg[31][15]_srl32_i_1__0 into driver instance fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[3]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][15]_srl32_i_1 into driver instance fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[3]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/complex_victim_inc_i_1 into driver instance fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/samples_cnt_r[11]_i_3, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_7, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_wrdata_en_i_1 into driver instance fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[1]_i_2, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1 into driver instance fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 30 inverter(s) to 540 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e7cf060b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2896.254 ; gain = 3.910
INFO: [Opt 31-389] Phase Retarget created 810 cells and removed 1425 cells
INFO: [Opt 31-1021] In phase Retarget, 153 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 16 inverter(s) to 87 load pin(s).
Phase 2 Constant propagation | Checksum: 1afd00e7c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2896.254 ; gain = 3.910
INFO: [Opt 31-389] Phase Constant propagation created 796 cells and removed 2830 cells
INFO: [Opt 31-1021] In phase Constant propagation, 92 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 115a07e3c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2896.254 ; gain = 3.910
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 2194 cells
INFO: [Opt 31-1021] In phase Sweep, 236 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 115a07e3c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2896.254 ; gain = 3.910
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 115a07e3c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2896.254 ; gain = 3.910
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_i_1 into driver instance fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF_i_1, which resulted in an inversion of 19 pins
Phase 6 Post Processing Netlist | Checksum: 1bd68d7af

Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2896.254 ; gain = 3.910
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 85 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             810  |            1425  |                                            153  |
|  Constant propagation         |             796  |            2830  |                                             92  |
|  Sweep                        |               3  |            2194  |                                            236  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                             85  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.267 . Memory (MB): peak = 2896.254 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ee665039

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 2896.254 ; gain = 3.910

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 6 BRAM(s) out of a total of 63 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 9 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 15 Total Ports: 126
Ending PowerOpt Patch Enables Task | Checksum: 2178f6823

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3607.625 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2178f6823

Time (s): cpu = 00:00:59 ; elapsed = 00:00:50 . Memory (MB): peak = 3607.625 ; gain = 711.371

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 177a294ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3607.625 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 177a294ba

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3607.625 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 3607.625 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 177a294ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 3607.625 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:55 ; elapsed = 00:01:55 . Memory (MB): peak = 3607.625 ; gain = 1099.199
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.288 . Memory (MB): peak = 3607.625 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.runs/impl_1/fpgadrv_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 3607.625 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file fpgadrv_wrapper_drc_opted.rpt -pb fpgadrv_wrapper_drc_opted.pb -rpx fpgadrv_wrapper_drc_opted.rpx
Command: report_drc -file fpgadrv_wrapper_drc_opted.rpt -pb fpgadrv_wrapper_drc_opted.pb -rpx fpgadrv_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.runs/impl_1/fpgadrv_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 3607.625 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2024.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 3607.625 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 106433638

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 3607.625 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 3607.625 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Place 30-1907] fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_iodelay_ctrl/idelayctrl_gen_1.u_idelayctrl_300_400_REPLICATED_0 replication was created for fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_iodelay_ctrl/idelayctrl_gen_1.u_idelayctrl_300_400 IDELAYCTRL
WARNING: [Place 30-575] Sub-optimal placement for a clock-capable IO pin and MMCM pair. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk (IBUFDS.O) is locked to IOB_X1Y276
	fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_iodelay_ctrl/clk_ref_mmcm_gen.mmcm_i (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X0Y6
Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The MMCM is placed in the same clock region as the CCIO pin. If the IOB is driving multiple MMCMs, all MMCMs must be placed in the same clock region, one clock region above or one clock region below the IOB. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ec445566

Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3607.625 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19794a4fc

Time (s): cpu = 00:00:49 ; elapsed = 00:01:03 . Memory (MB): peak = 3621.301 ; gain = 13.676

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19794a4fc

Time (s): cpu = 00:00:50 ; elapsed = 00:01:03 . Memory (MB): peak = 3621.301 ; gain = 13.676
Phase 1 Placer Initialization | Checksum: 19794a4fc

Time (s): cpu = 00:00:50 ; elapsed = 00:01:04 . Memory (MB): peak = 3621.301 ; gain = 13.676

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15d644ac2

Time (s): cpu = 00:00:54 ; elapsed = 00:01:15 . Memory (MB): peak = 3621.301 ; gain = 13.676

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 161783d3c

Time (s): cpu = 00:00:56 ; elapsed = 00:01:24 . Memory (MB): peak = 3621.301 ; gain = 13.676

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 161783d3c

Time (s): cpu = 00:00:56 ; elapsed = 00:01:24 . Memory (MB): peak = 3621.301 ; gain = 13.676

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 4760 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2147 nets or LUTs. Breaked 0 LUT, combined 2147 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3. Replicated 3 times.
INFO: [Physopt 32-81] Processed net fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy. Replicated 6 times.
INFO: [Physopt 32-81] Processed net fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 16 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 3633.953 ; gain = 0.000
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 3633.953 ; gain = 0.000
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 3633.953 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           2147  |                  2147  |           0  |           1  |  00:00:05  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           16  |              0  |                     3  |           0  |           1  |  00:00:03  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                                            |           16  |           2147  |                  2150  |           0  |           4  |  00:00:08  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 7789417d

Time (s): cpu = 00:02:20 ; elapsed = 00:03:15 . Memory (MB): peak = 3633.953 ; gain = 26.328
Phase 2.4 Global Placement Core | Checksum: 61a42d3c

Time (s): cpu = 00:02:24 ; elapsed = 00:03:21 . Memory (MB): peak = 3633.953 ; gain = 26.328
Phase 2 Global Placement | Checksum: 61a42d3c

Time (s): cpu = 00:02:24 ; elapsed = 00:03:21 . Memory (MB): peak = 3633.953 ; gain = 26.328

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 5744f241

Time (s): cpu = 00:02:29 ; elapsed = 00:03:34 . Memory (MB): peak = 3633.953 ; gain = 26.328

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14b6f0bed

Time (s): cpu = 00:02:42 ; elapsed = 00:04:05 . Memory (MB): peak = 3633.953 ; gain = 26.328

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e210208b

Time (s): cpu = 00:02:43 ; elapsed = 00:04:06 . Memory (MB): peak = 3633.953 ; gain = 26.328

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: cd354683

Time (s): cpu = 00:02:43 ; elapsed = 00:04:07 . Memory (MB): peak = 3633.953 ; gain = 26.328

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: fd1fd23d

Time (s): cpu = 00:03:06 ; elapsed = 00:05:14 . Memory (MB): peak = 3633.953 ; gain = 26.328

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f112ff1d

Time (s): cpu = 00:03:14 ; elapsed = 00:05:28 . Memory (MB): peak = 3633.953 ; gain = 26.328

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11c557c6f

Time (s): cpu = 00:03:14 ; elapsed = 00:05:29 . Memory (MB): peak = 3633.953 ; gain = 26.328
Phase 3 Detail Placement | Checksum: 11c557c6f

Time (s): cpu = 00:03:15 ; elapsed = 00:05:30 . Memory (MB): peak = 3633.953 ; gain = 26.328

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 153ce5e7a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.201 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 140c855c7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3666.793 ; gain = 0.000
INFO: [Place 46-33] Processed net fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 17a7cfe1b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3666.793 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 153ce5e7a

Time (s): cpu = 00:03:53 ; elapsed = 00:06:22 . Memory (MB): peak = 3666.793 ; gain = 59.168

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.201. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d479c6b8

Time (s): cpu = 00:04:30 ; elapsed = 00:07:01 . Memory (MB): peak = 3667.070 ; gain = 59.445

Time (s): cpu = 00:04:30 ; elapsed = 00:07:01 . Memory (MB): peak = 3667.070 ; gain = 59.445
Phase 4.1 Post Commit Optimization | Checksum: 1d479c6b8

Time (s): cpu = 00:04:30 ; elapsed = 00:07:01 . Memory (MB): peak = 3667.070 ; gain = 59.445

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d479c6b8

Time (s): cpu = 00:04:31 ; elapsed = 00:07:03 . Memory (MB): peak = 3667.070 ; gain = 59.445

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                2x2|
|___________|___________________|___________________|
|       East|                2x2|                2x2|
|___________|___________________|___________________|
|       West|                2x2|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d479c6b8

Time (s): cpu = 00:04:32 ; elapsed = 00:07:03 . Memory (MB): peak = 3667.070 ; gain = 59.445
Phase 4.3 Placer Reporting | Checksum: 1d479c6b8

Time (s): cpu = 00:04:32 ; elapsed = 00:07:04 . Memory (MB): peak = 3667.070 ; gain = 59.445

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 3667.070 ; gain = 0.000

Time (s): cpu = 00:04:32 ; elapsed = 00:07:04 . Memory (MB): peak = 3667.070 ; gain = 59.445
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 243904fea

Time (s): cpu = 00:04:33 ; elapsed = 00:07:04 . Memory (MB): peak = 3667.070 ; gain = 59.445
Ending Placer Task | Checksum: 150cab239

Time (s): cpu = 00:04:33 ; elapsed = 00:07:05 . Memory (MB): peak = 3667.070 ; gain = 59.445
INFO: [Common 17-83] Releasing license: Implementation
149 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:44 ; elapsed = 00:07:13 . Memory (MB): peak = 3667.070 ; gain = 59.445
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 3667.070 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3667.070 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.runs/impl_1/fpgadrv_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 3667.070 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file fpgadrv_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.612 . Memory (MB): peak = 3667.070 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file fpgadrv_wrapper_utilization_placed.rpt -pb fpgadrv_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fpgadrv_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.600 . Memory (MB): peak = 3667.070 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2024.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
159 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3667.070 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 3667.070 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.runs/impl_1/fpgadrv_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 3667.070 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2024.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: abceddc7 ConstDB: 0 ShapeSum: a4fbd472 RouteDB: 0
Post Restoration Checksum: NetGraph: 413b02f0 NumContArr: ef2362f1 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1305e65e1

Time (s): cpu = 00:01:41 ; elapsed = 00:01:20 . Memory (MB): peak = 3959.543 ; gain = 243.145

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1305e65e1

Time (s): cpu = 00:01:42 ; elapsed = 00:01:21 . Memory (MB): peak = 3964.719 ; gain = 248.320

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1305e65e1

Time (s): cpu = 00:01:42 ; elapsed = 00:01:22 . Memory (MB): peak = 3964.719 ; gain = 248.320
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 10f072103

Time (s): cpu = 00:02:36 ; elapsed = 00:02:12 . Memory (MB): peak = 4084.766 ; gain = 368.367
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.119  | TNS=0.000  | WHS=-0.782 | THS=-5403.940|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: ebbbd7be

Time (s): cpu = 00:03:04 ; elapsed = 00:02:42 . Memory (MB): peak = 4172.648 ; gain = 456.250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.119  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: bdacd9c2

Time (s): cpu = 00:03:05 ; elapsed = 00:02:43 . Memory (MB): peak = 4172.648 ; gain = 456.250

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00456389 %
  Global Horizontal Routing Utilization  = 0.00326797 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 85773
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 85771
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 25310a073

Time (s): cpu = 00:03:07 ; elapsed = 00:02:44 . Memory (MB): peak = 4190.520 ; gain = 474.121

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 25310a073

Time (s): cpu = 00:03:07 ; elapsed = 00:02:44 . Memory (MB): peak = 4190.520 ; gain = 474.121
Phase 3 Initial Routing | Checksum: 20bc1d79e

Time (s): cpu = 00:03:59 ; elapsed = 00:03:22 . Memory (MB): peak = 4203.918 ; gain = 487.520
INFO: [Route 35-580] Design has 98 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===================================================================================================================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                                                                                                                               |
+====================+===================+===================================================================================================================================================================================================================================================+
| oserdes_clk_8      | oserdes_clk_8     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST |
| oserdes_clk_1      | oserdes_clk_1     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST |
| oserdes_clk_5      | oserdes_clk_5     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST |
| oserdes_clk_2      | oserdes_clk_2     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST |
| oserdes_clk_9      | oserdes_clk_9     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST |
+--------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7715
 Number of Nodes with overlaps = 237
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.101  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a9e37cc3

Time (s): cpu = 00:05:03 ; elapsed = 00:04:35 . Memory (MB): peak = 4237.031 ; gain = 520.633
Phase 4 Rip-up And Reroute | Checksum: 1a9e37cc3

Time (s): cpu = 00:05:03 ; elapsed = 00:04:35 . Memory (MB): peak = 4237.031 ; gain = 520.633

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a9e37cc3

Time (s): cpu = 00:05:04 ; elapsed = 00:04:36 . Memory (MB): peak = 4237.031 ; gain = 520.633

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a9e37cc3

Time (s): cpu = 00:05:04 ; elapsed = 00:04:36 . Memory (MB): peak = 4237.031 ; gain = 520.633
Phase 5 Delay and Skew Optimization | Checksum: 1a9e37cc3

Time (s): cpu = 00:05:04 ; elapsed = 00:04:36 . Memory (MB): peak = 4237.031 ; gain = 520.633

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 136db709c

Time (s): cpu = 00:05:11 ; elapsed = 00:04:47 . Memory (MB): peak = 4237.031 ; gain = 520.633
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.114  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1846b77d0

Time (s): cpu = 00:05:12 ; elapsed = 00:04:48 . Memory (MB): peak = 4237.031 ; gain = 520.633
Phase 6 Post Hold Fix | Checksum: 1846b77d0

Time (s): cpu = 00:05:12 ; elapsed = 00:04:48 . Memory (MB): peak = 4237.031 ; gain = 520.633

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.34911 %
  Global Horizontal Routing Utilization  = 5.18662 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14c0cfef9

Time (s): cpu = 00:05:13 ; elapsed = 00:04:49 . Memory (MB): peak = 4237.031 ; gain = 520.633

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14c0cfef9

Time (s): cpu = 00:05:13 ; elapsed = 00:04:49 . Memory (MB): peak = 4237.031 ; gain = 520.633

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 167239b38

Time (s): cpu = 00:05:21 ; elapsed = 00:05:02 . Memory (MB): peak = 4237.031 ; gain = 520.633

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.114  | TNS=0.000  | WHS=0.008  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 167239b38

Time (s): cpu = 00:05:26 ; elapsed = 00:05:11 . Memory (MB): peak = 4237.031 ; gain = 520.633
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:26 ; elapsed = 00:05:11 . Memory (MB): peak = 4237.031 ; gain = 520.633

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
176 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:11 ; elapsed = 00:05:50 . Memory (MB): peak = 4237.031 ; gain = 569.961
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 4237.031 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 4237.031 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.runs/impl_1/fpgadrv_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 4237.031 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file fpgadrv_wrapper_drc_routed.rpt -pb fpgadrv_wrapper_drc_routed.pb -rpx fpgadrv_wrapper_drc_routed.rpx
Command: report_drc -file fpgadrv_wrapper_drc_routed.rpt -pb fpgadrv_wrapper_drc_routed.pb -rpx fpgadrv_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.runs/impl_1/fpgadrv_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 4237.031 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file fpgadrv_wrapper_methodology_drc_routed.rpt -pb fpgadrv_wrapper_methodology_drc_routed.pb -rpx fpgadrv_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file fpgadrv_wrapper_methodology_drc_routed.rpt -pb fpgadrv_wrapper_methodology_drc_routed.pb -rpx fpgadrv_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Tony/Downloads/PCIe/fpga-drive-aximm-pcie/fmc -- pcie/vc707/2_vc707_fmc_rc/Vivado/vc707_hpc1/vc707_hpc1.runs/impl_1/fpgadrv_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 4237.031 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file fpgadrv_wrapper_power_routed.rpt -pb fpgadrv_wrapper_power_summary_routed.pb -rpx fpgadrv_wrapper_power_routed.rpx
Command: report_power -file fpgadrv_wrapper_power_routed.rpt -pb fpgadrv_wrapper_power_summary_routed.pb -rpx fpgadrv_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
188 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 4258.785 ; gain = 21.754
INFO: [runtcl-4] Executing : report_route_status -file fpgadrv_wrapper_route_status.rpt -pb fpgadrv_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file fpgadrv_wrapper_timing_summary_routed.rpt -pb fpgadrv_wrapper_timing_summary_routed.pb -rpx fpgadrv_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4262.742 ; gain = 3.957
INFO: [runtcl-4] Executing : report_incremental_reuse -file fpgadrv_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fpgadrv_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4270.527 ; gain = 7.785
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fpgadrv_wrapper_bus_skew_routed.rpt -pb fpgadrv_wrapper_bus_skew_routed.pb -rpx fpgadrv_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo2/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <fpgadrv_i/axi_pcie_0/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <fpgadrv_i/axi_pcie_0/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <fpgadrv_i/axi_pcie_0/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_read_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <fpgadrv_i/axi_pcie_0/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force fpgadrv_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2024.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/pll_clk3_out on the fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb) which is driven by a register (fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb) which is driven by a register (fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/enb) which is driven by a register (fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/enb) which is driven by a register (fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 45 net(s) have no routable loads. The problem bus(es) and/or net(s) are fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0]... and (the first 15 of 25 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo2/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo2/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings, 6 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 108938304 bits.
Writing bitstream ./fpgadrv_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:11 ; elapsed = 00:02:50 . Memory (MB): peak = 5068.508 ; gain = 797.980
INFO: [Common 17-206] Exiting Vivado at Tue May 21 19:07:06 2024...
