EARLY_POWER_ESTIMATOR_FILE_FORMAT_VERSION,6
QUARTUS_II_VERSION,18.1.0 Build 625 09/12/2018 SJ Lite Edition
PROJECT,"CANDY_AVB"
REVISION,"CANDY_AVB"
PROJECT_FILE,"C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/CANDY_AVB.qpf"
TIME,"Fri Apr 26 10:49:18 2019"
TIME_SECONDS,"1556243358"
FAMILY,"MAX 10"
DEVICE,"10M16SA"
PACKAGE,"UFBGA"
PART,"10M16SAU169C8G"
POWER_USE_DEVICE_CHARACTERISTICS,"TYPICAL"
POWER_AUTO_COMPUTE_TJ,"ON"
POWER_TJ_VALUE,"25"
POWER_USE_CUSTOM_COOLING_SOLUTION,"OFF"
MIN_JUNCTION_TEMPERATURE,"0"
MAX_JUNCTION_TEMPERATURE,"85"
POWER_PRESET_COOLING_SOLUTION,"23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
POWER_BOARD_THERMAL_MODEL,"NONE (CONSERVATIVE)"
POWER_USE_TA_VALUE,"25.00"
POWER_BOARD_TEMPERATURE,"-1.00"
POWER_OJC_VALUE,"8.60"
POWER_OCS_VALUE,"0.10"
POWER_OSA_VALUE,"8.20"
POWER_OJB_VALUE,"-1.00"
VCCIO,,1A,2.50,1B,2.50,2,3.30,3,3.30,4,0.00,5,3.30,6,3.30,7,0.00,8,3.30,
RAIL_VOLTAGES,,VCCA,3.000,VCC_ONE,3.000,


BLOCK,PLL,count,1,pll_type,"FAST",pll_is_lvds,"0",pll_dpa_buses,"0",pll_output_max_freq,"100.01",pll_nominal_vco_freq,"599.88"
BLOCK,M9K,count,4,ram_mode,"Single Port",ram_read_during_write,"new",ram_porta_fmax,"100.01",ram_porta_data_width,"9",ram_porta_addr_width,"10",ram_porta_depth,"1024",ram_porta_ena_static_prob,"0.015625",ram_porta_write_ena_static_prob,"0.125000",ram_porta_read_ena_static_prob,"0.875000",avg_ram_porta_output_toggle_ratio,"0.062500",ram_portb_fmax,"0",ram_portb_data_width,"0",ram_portb_addr_width,"0",ram_portb_ena_static_prob,"0.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.000000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,M9K,count,2,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"100.01",ram_porta_data_width,"36",ram_porta_addr_width,"5",ram_porta_depth,"32",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.625000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"100.01",ram_portb_data_width,"36",ram_portb_addr_width,"5",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.031319"
BLOCK,M9K,count,1,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"0",ram_porta_data_width,"36",ram_porta_addr_width,"8",ram_porta_depth,"256",ram_porta_ena_static_prob,"0.000000",ram_porta_write_ena_static_prob,"0.000000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"25.0006",ram_portb_data_width,"36",ram_portb_addr_width,"8",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.062500"
BLOCK,M9K,count,4,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"100.01",ram_porta_data_width,"36",ram_porta_addr_width,"6",ram_porta_depth,"64",ram_porta_ena_static_prob,"0.687500",ram_porta_write_ena_static_prob,"0.459717",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"100.01",ram_portb_data_width,"36",ram_portb_addr_width,"6",ram_portb_ena_static_prob,"0.546875",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.750000",avg_ram_portb_output_toggle_ratio,"0.077985"
BLOCK,M9K,count,7,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"25.0006",ram_porta_data_width,"36",ram_porta_addr_width,"8",ram_porta_depth,"256",ram_porta_ena_static_prob,"0.320872",ram_porta_write_ena_static_prob,"0.320872",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"25.0006",ram_portb_data_width,"36",ram_portb_addr_width,"8",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.125000"
BLOCK,M9K,count,12,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"25.0006",ram_porta_data_width,"18",ram_porta_addr_width,"9",ram_porta_depth,"512",ram_porta_ena_static_prob,"0.500000",ram_porta_write_ena_static_prob,"0.500000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"25.0006",ram_portb_data_width,"18",ram_portb_addr_width,"9",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.125000"
BLOCK,M9K,count,4,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"100.01",ram_porta_data_width,"9",ram_porta_addr_width,"10",ram_porta_depth,"1024",ram_porta_ena_static_prob,"0.500000",ram_porta_write_ena_static_prob,"0.500000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"100.01",ram_portb_data_width,"9",ram_portb_addr_width,"10",ram_portb_ena_static_prob,"0.850647",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.701294",avg_ram_portb_output_toggle_ratio,"0.048447"
BLOCK,M9K,count,4,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"0",ram_porta_data_width,"9",ram_porta_addr_width,"10",ram_porta_depth,"1024",ram_porta_ena_static_prob,"0.000000",ram_porta_write_ena_static_prob,"0.000000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"25.0006",ram_portb_data_width,"9",ram_portb_addr_width,"10",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.062500"
BLOCK,M9K,count,2,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"25.0006",ram_porta_data_width,"36",ram_porta_addr_width,"4",ram_porta_depth,"16",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.375000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"25.0006",ram_portb_data_width,"36",ram_portb_addr_width,"4",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,M9K,count,2,ram_mode,"Single Port",ram_read_during_write,"new",ram_porta_fmax,"100.01",ram_porta_data_width,"18",ram_porta_addr_width,"8",ram_porta_depth,"256",ram_porta_ena_static_prob,"0.507813",ram_porta_write_ena_static_prob,"0.312500",ram_porta_read_ena_static_prob,"0.687500",avg_ram_porta_output_toggle_ratio,"0.062500",ram_portb_fmax,"0",ram_portb_data_width,"0",ram_portb_addr_width,"0",ram_portb_ena_static_prob,"0.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.000000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,M9K,count,1,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"100.01",ram_porta_data_width,"36",ram_porta_addr_width,"8",ram_porta_depth,"256",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.250000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"100.01",ram_portb_data_width,"36",ram_portb_addr_width,"8",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.701294",avg_ram_portb_output_toggle_ratio,"0.125000"
BLOCK,M9K,count,2,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"100.01",ram_porta_data_width,"18",ram_porta_addr_width,"9",ram_porta_depth,"512",ram_porta_ena_static_prob,"0.361328",ram_porta_write_ena_static_prob,"0.361328",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"100.01",ram_portb_data_width,"18",ram_portb_addr_width,"9",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.057007"
BLOCK,M9K,count,4,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"100.01",ram_porta_data_width,"4",ram_porta_addr_width,"11",ram_porta_depth,"2048",ram_porta_ena_static_prob,"0.500000",ram_porta_write_ena_static_prob,"0.500000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"10",ram_portb_data_width,"4",ram_portb_addr_width,"11",ram_portb_ena_static_prob,"0.500000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.062500"
BLOCK,M9K,count,1,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"100.01",ram_porta_data_width,"36",ram_porta_addr_width,"3",ram_porta_depth,"8",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.500000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"100.01",ram_portb_data_width,"36",ram_portb_addr_width,"3",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.814478",avg_ram_portb_output_toggle_ratio,"0.062500"
BLOCK,M9K,count,1,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"100.01",ram_porta_data_width,"36",ram_porta_addr_width,"7",ram_porta_depth,"128",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.750000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"100.01",ram_portb_data_width,"36",ram_portb_addr_width,"7",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.701294",avg_ram_portb_output_toggle_ratio,"0.048447"
BLOCK,Embedded multiplier output,count,3,avg_toggle_rate,"12501250.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"1.000000",fmax,"100.01",mac_mode,"Simple Multiplier",num_multipliers,"1",mac_width,"18",input_reg_used,"0",pipe_reg_used,"0",second_adder_reg_used,"0",output_reg_used,"1"
BLOCK,Combinational cell,count,321,avg_toggle_rate,"3479965.601284",avg_toggle_rate_ratio,"0.000000",avg_fanout,"2.454829",fmax,"0"
BLOCK,Combinational cell,count,2,avg_toggle_rate,"687500.687500",avg_toggle_rate_ratio,"0.125000",avg_fanout,"1.000000",fmax,"5.50001"
BLOCK,Combinational cell,count,6515,avg_toggle_rate,"9847213.735282",avg_toggle_rate_ratio,"0.098462",avg_fanout,"2.230852",fmax,"100.01"
BLOCK,Combinational cell,count,2518,avg_toggle_rate,"2730927.182068",avg_toggle_rate_ratio,"0.109234",avg_fanout,"2.435266",fmax,"25.0006"
BLOCK,Combinational cell,count,474,avg_toggle_rate,"1029502.344759",avg_toggle_rate_ratio,"0.102950",avg_fanout,"2.386076",fmax,"10"
BLOCK,Combinational cell,count,34,avg_toggle_rate,"2932144.971708",avg_toggle_rate_ratio,"0.061085",avg_fanout,"1.676471",fmax,"48.0008"
BLOCK,Clock control block,count,1,avg_toggle_rate,"48000768.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"1.000000",fmax,"24.0004",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Other",num_raw_fanout,"1",num_lc_comb_fanout,"0",num_lc_ff_fanout,"0",sum_lc_ff_clkena_static_prob,"0",avg_lc_ff_clk_ena_static_prob,"0",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"1"
BLOCK,Clock control block,count,1,avg_toggle_rate,"96001536.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"41.000000",fmax,"48.0008",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"41",num_lc_comb_fanout,"0",num_lc_ff_fanout,"41",sum_lc_ff_clkena_static_prob,"37.8828",avg_lc_ff_clk_ena_static_prob,"0.923971",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"11000011.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"2.000000",fmax,"5.50001",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"2",num_lc_comb_fanout,"0",num_lc_ff_fanout,"2",sum_lc_ff_clkena_static_prob,"2",avg_lc_ff_clk_ena_static_prob,"1",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"50001248.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"2811.000000",fmax,"25.0006",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"2811",num_lc_comb_fanout,"0",num_lc_ff_fanout,"2766",sum_lc_ff_clkena_static_prob,"1692.98",avg_lc_ff_clk_ena_static_prob,"0.612066",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"45",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"200020000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"5694.000000",fmax,"100.01",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"5694",num_lc_comb_fanout,"2",num_lc_ff_fanout,"5652",sum_lc_ff_clkena_static_prob,"3402.42",avg_lc_ff_clk_ena_static_prob,"0.601985",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"33",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"3",num_dsp9x9_fanout,"6",num_misc_fanout,"1"
BLOCK,Clock control block,count,1,avg_toggle_rate,"20000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"429.000000",fmax,"10",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"429",num_lc_comb_fanout,"0",num_lc_ff_fanout,"425",sum_lc_ff_clkena_static_prob,"191.232",avg_lc_ff_clk_ena_static_prob,"0.449957",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"4",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"200020000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"1.000000",fmax,"100.01",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Other",num_raw_fanout,"1",num_lc_comb_fanout,"0",num_lc_ff_fanout,"0",sum_lc_ff_clkena_static_prob,"0",avg_lc_ff_clk_ena_static_prob,"0",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"1"
BLOCK,User Flash Memory,count,1,ufm_read_static_prob,"0",ufm_osc_enable_static_prob,"1"
BLOCK,Register cell,count,217,avg_toggle_rate,"48008.491532",avg_toggle_rate_ratio,"0.000000",avg_fanout,"2.308756",fmax,"0"
BLOCK,Register cell,count,2,avg_toggle_rate,"687500.687500",avg_toggle_rate_ratio,"0.125000",avg_fanout,"2.000000",fmax,"5.50001"
BLOCK,Register cell,count,5586,avg_toggle_rate,"12337738.977623",avg_toggle_rate_ratio,"0.123365",avg_fanout,"3.012173",fmax,"100.01"
BLOCK,Register cell,count,2786,avg_toggle_rate,"2870450.323762",avg_toggle_rate_ratio,"0.114815",avg_fanout,"2.430366",fmax,"25.0006"
BLOCK,Register cell,count,425,avg_toggle_rate,"1250000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"3.442353",fmax,"10"
BLOCK,Register cell,count,41,avg_toggle_rate,"4975689.365854",avg_toggle_rate_ratio,"0.103659",avg_fanout,"3.243902",fmax,"48.0008"
BLOCK,I/O pad,count,8,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",io_mode,"INPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0",nsleep_static_prob,"1",vod,"-1",slew_rate,"-1"
BLOCK,I/O pad,count,11,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",io_mode,"BIDIR_PIN",output_load,"0",io_standard,"LVTTL",drive_strength,"8MA",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"1",nsleep_static_prob,"1",vod,"-1",slew_rate,"2"
BLOCK,I/O pad,count,1,avg_toggle_rate,"96001536.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"1.000000",fmax,"48.0008",io_mode,"INPUT_PIN",output_load,"0",io_standard,"LVCMOS",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0",nsleep_static_prob,"1",vod,"-1",slew_rate,"-1"
BLOCK,I/O pad,count,8,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",io_mode,"INPUT_PIN",output_load,"0",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0",nsleep_static_prob,"1",vod,"-1",slew_rate,"-1"
BLOCK,I/O pad,count,26,avg_toggle_rate,"19713509.615385",avg_toggle_rate_ratio,"0.197115",avg_fanout,"0.000000",fmax,"100.01",io_mode,"OUTPUT_PIN",output_load,"0",io_standard,"LVTTL",drive_strength,"8MA",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"1",nsleep_static_prob,"0",vod,"-1",slew_rate,"2"
BLOCK,I/O pad,count,5,avg_toggle_rate,"10001000.200000",avg_toggle_rate_ratio,"0.100000",avg_fanout,"1.000000",fmax,"100.01",io_mode,"INPUT_PIN",output_load,"0",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0",nsleep_static_prob,"1",vod,"-1",slew_rate,"-1"
BLOCK,I/O pad,count,2,avg_toggle_rate,"50000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"1.000000",fmax,"25",io_mode,"INPUT_PIN",output_load,"0",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0",nsleep_static_prob,"1",vod,"-1",slew_rate,"-1"
BLOCK,I/O pad,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",io_mode,"BIDIR_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"SERIES_50_OHMS_WITHOUT_CALIBRATION",output_termination_sp,"0",output_ena_static_prob,"1",nsleep_static_prob,"1",vod,"-1",slew_rate,"2"
BLOCK,I/O pad,count,1,avg_toggle_rate,"48000768.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"0.000000",fmax,"24.0004",io_mode,"OUTPUT_PIN",output_load,"0",io_standard,"LVCMOS",drive_strength,"2MA",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"1",nsleep_static_prob,"0",vod,"-1",slew_rate,"2"
BLOCK,I/O pad,count,4,avg_toggle_rate,"12501250.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"1.000000",fmax,"100.01",io_mode,"BIDIR_PIN",output_load,"0",io_standard,"LVTTL",drive_strength,"8MA",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"1",nsleep_static_prob,"1",vod,"-1",slew_rate,"2"
BLOCK,I/O pad,count,10,avg_toggle_rate,"2500250.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"OUTPUT_PIN",output_load,"0",io_standard,"LVTTL",drive_strength,"8MA",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"1",nsleep_static_prob,"0",vod,"-1",slew_rate,"2"
BLOCK,I/O pad,count,1,avg_toggle_rate,"200020000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"0.000000",fmax,"100.01",io_mode,"OUTPUT_PIN",output_load,"0",io_standard,"LVCMOS",drive_strength,"2MA",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"1",nsleep_static_prob,"0",vod,"-1",slew_rate,"2"
BLOCK,I/O pad,count,16,avg_toggle_rate,"12501250.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"1.000000",fmax,"100.01",io_mode,"BIDIR_PIN",output_load,"0",io_standard,"LVTTL",drive_strength,"8MA",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0.5",nsleep_static_prob,"1",vod,"-1",slew_rate,"2"
