Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:07:12 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B/post_route_timing.rpt
| Design       : mkDelayWorker32B
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
mesgRF_rRdPtr_reg[3]/C         wsiM_reqFifo_q_0_reg[281]/D    2.641         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[130]/CE      2.690         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[132]/CE      2.690         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[106]/CE      2.770         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[110]/CE      2.770         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[112]/CE      2.770         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[94]/CE       2.770         
mesgRF_rRdPtr_reg[3]/C         wsiM_reqFifo_q_0_reg[267]/D    2.798         
mesgRF_rRdPtr_reg[3]/C         wsiM_reqFifo_q_0_reg[273]/D    2.812         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[140]/CE      2.843         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[142]/CE      2.843         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[104]/CE      2.844         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[108]/CE      2.844         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[88]/CE       2.844         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[90]/CE       2.844         
mesgRF_rRdPtr_reg[3]/C         wsiM_reqFifo_q_0_reg[255]/D    2.849         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[122]/CE      2.876         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[98]/CE       2.876         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_1_reg[104]/CE      2.890         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_1_reg[108]/CE      2.890         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_1_reg[88]/CE       2.890         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_1_reg[90]/CE       2.890         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[97]/CE       2.896         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_1_reg[97]/CE       2.901         
mesgRF_rRdPtr_reg[3]/C         wsiM_reqFifo_q_0_reg[143]/D    2.902         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               dlyHoldoffCycles_reg[4]/CE     2.905         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_1_reg[106]/CE      2.910         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_1_reg[110]/CE      2.910         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_1_reg[94]/CE       2.910         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[100]/CE      2.927         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[115]/CE      2.927         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[116]/CE      2.927         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               dlyHoldoffCycles_reg[0]/CE     2.933         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               dlyHoldoffCycles_reg[14]/CE    2.933         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               dlyHoldoffCycles_reg[2]/CE     2.933         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               dlyHoldoffCycles_reg[6]/CE     2.933         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               dlyHoldoffCycles_reg[7]/CE     2.933         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[125]/CE      2.939         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[129]/CE      2.939         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[137]/CE      2.939         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[143]/CE      2.939         
mesgRF_rRdPtr_reg[3]/C         wsiM_reqFifo_q_0_reg[117]/D    2.954         
mesgRF_rRdPtr_reg[3]/C         wsiM_reqFifo_q_0_reg[265]/D    3.009         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_1_reg[122]/CE      3.009         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_1_reg[98]/CE       3.009         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               dlyHoldoffCycles_reg[15]/CE    3.011         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_1_reg[112]/CE      3.027         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[113]/CE      3.028         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[117]/CE      3.028         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[99]/CE       3.028         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               dlyHoldoffCycles_reg[1]/CE     3.028         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_1_reg[113]/CE      3.033         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_1_reg[117]/CE      3.033         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_1_reg[99]/CE       3.033         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[96]/CE       3.038         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_1_reg[133]/CE      3.042         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_1_reg[135]/CE      3.042         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_1_reg[28]/CE       3.042         
mesgRF_rRdPtr_reg[3]/C         wsiM_reqFifo_q_0_reg[113]/D    3.048         
mesgRF_rRdPtr_reg[3]/C         wsiM_reqFifo_q_0_reg[271]/D    3.064         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_1_reg[132]/D       3.066         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               dlyHoldoffCycles_reg[10]/CE    3.078         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               dlyHoldoffCycles_reg[3]/CE     3.078         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               dlyHoldoffCycles_reg[5]/CE     3.078         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               dlyHoldoffCycles_reg[8]/CE     3.078         
mesgRF_rRdPtr_reg[3]/C         wsiM_reqFifo_q_0_reg[125]/D    3.085         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[118]/CE      3.103         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[120]/CE      3.103         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[92]/CE       3.103         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[131]/CE      3.109         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[139]/CE      3.109         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[22]/CE       3.109         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[32]/CE       3.109         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[43]/CE       3.109         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               mesgRdCount_reg[4]/R           3.118         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               mesgRdCount_reg[5]/R           3.118         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               mesgRdCount_reg[6]/R           3.118         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               mesgRdCount_reg[7]/R           3.118         
mesgRF_rRdPtr_reg[3]/C         wsiM_reqFifo_q_0_reg[227]/D    3.118         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               mesgWtCount_reg[24]/R          3.121         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               mesgWtCount_reg[25]/R          3.121         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               mesgWtCount_reg[26]/R          3.121         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               mesgWtCount_reg[27]/R          3.121         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_1_reg[48]/CE       3.126         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               dlyHoldoffCycles_reg[12]/CE    3.131         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               mesgWtCount_reg[10]/R          3.139         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               mesgWtCount_reg[11]/R          3.139         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               mesgWtCount_reg[8]/R           3.139         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               mesgWtCount_reg[9]/R           3.139         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               dlyHoldoffCycles_reg[11]/CE    3.143         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               dlyHoldoffCycles_reg[13]/CE    3.143         
sizefifo1/fifo_1/ram1/ram_reg_0/CLKARDCLK
                               dlyHoldoffCycles_reg[9]/CE     3.143         
wsiM_reqFifo_c_r_reg[0]/C      wsiM_reqFifo_q_0_reg[219]/D    3.144         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[133]/CE      3.146         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[135]/CE      3.146         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_0_reg[28]/CE       3.146         
mesgRF_rRdPtr_reg[3]/C         wsiM_reqFifo_q_0_reg[169]/D    3.148         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_1_reg[125]/CE      3.149         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_1_reg[129]/CE      3.149         
wmemi_dhF_c_r_reg[1]/C         wmemi_dhF_q_1_reg[137]/CE      3.149         



