                                              // Instructions:    226
                                              // Expected cycles: 184
                                              // Expected IPC:    1.23
                                              //
                                              // Cycle bound:     184.0
                                              // IPC bound:       1.23
                                              //
                                              // Wall time:     17.47s
                                              // User time:     17.47s
                                              //
                                              // ---------------------------------------------------------------------------------- cycle (expected) ----------------------------------------------------------------------------------->
                                              // 0                        25                       50                       75                       100                      125                      150                      175
                                              // |------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|--------
        ldr q19, [x4, #16]                    // *.......................................................................................................................................................................................
        ldp x11, x12, [x2]                    // *.......................................................................................................................................................................................
        movi v31.2D, #0xffffffff              // *.......................................................................................................................................................................................
        movz x5, #51739                       // .*......................................................................................................................................................................................
        ldr q30, [x4, #0]                     // .*......................................................................................................................................................................................
        movk x5, #10347, lsl #16              // ..*.....................................................................................................................................................................................
        ldp x10, x4, [x0]                     // ..*.....................................................................................................................................................................................
        sshr v26.2D, v31.2D, #2               // ...*....................................................................................................................................................................................
        ins v4.d[0], x11                      // ....*...................................................................................................................................................................................
        dup v24.4S, w5                        // ....*...................................................................................................................................................................................
        ins v25.d[0], x12                     // ....*...................................................................................................................................................................................
        sshr v22.2D, v30.2D, #30              // .....*..................................................................................................................................................................................
        ins v28.d[0], x4                      // ......*.................................................................................................................................................................................
        ldp x11, x4, [x3]                     // ......*.................................................................................................................................................................................
        ins v21.d[0], x10                     // ......*.................................................................................................................................................................................
        and v18.16B, v30.16B, v26.16B         // .......*................................................................................................................................................................................
        and v17.16B, v19.16B, v26.16B         // .......*................................................................................................................................................................................
        sshr v20.2D, v19.2D, #30              // ........*...............................................................................................................................................................................
        ldp x16, x10, [x1]                    // ........*...............................................................................................................................................................................
        ins v4.d[1], x11                      // ..........*.............................................................................................................................................................................
        ldp x11, x9, [x2, #16]                // ..........*.............................................................................................................................................................................
        ins v25.d[1], x4                      // ..........*.............................................................................................................................................................................
        trn1 v7.4S, v18.4S, v17.4S            // ...........*............................................................................................................................................................................
        trn1 v2.4S, v22.4S, v20.4S            // ...........*............................................................................................................................................................................
        mov x4, #19                           // ...........*............................................................................................................................................................................
        ins v28.d[1], x10                     // ............*...........................................................................................................................................................................
        ins v21.d[1], x16                     // ............*...........................................................................................................................................................................
        ldr w14, [x1, #32]                    // ............*...........................................................................................................................................................................
        dup v16.4S, w4                        // .............*..........................................................................................................................................................................
        ins v6.d[0], x11                      // ..............*.........................................................................................................................................................................
        ldp x10, x4, [x0, #16]                // ..............*.........................................................................................................................................................................
        smull v17.2D, v7.2S, v4.S[0]          // ................*.......................................................................................................................................................................
        ldp x11, x6, [x1, #16]                // ................*.......................................................................................................................................................................
        smlal2 v17.2D, v7.4S, v4.S[2]         // .................*......................................................................................................................................................................
        smull v18.2D, v7.2S, v21.S[0]         // ..................*.....................................................................................................................................................................
        smlal2 v18.2D, v7.4S, v21.S[2]        // ...................*....................................................................................................................................................................
        mul v22.4S, v17.4S, v24.4S            // .....................*..................................................................................................................................................................
        sshr v30.2D, v18.2D, #30              // .......................*................................................................................................................................................................
        and v22.16B, v22.16B, v26.16B         // ..........................*.............................................................................................................................................................
        smlal v30.2D, v7.2S, v21.S[1]         // ..........................*.............................................................................................................................................................
        smlal2 v30.2D, v7.4S, v21.S[3]        // ...........................*............................................................................................................................................................
        smlal v30.2D, v2.2S, v21.S[0]         // ............................*...........................................................................................................................................................
        uzp1 v22.4S, v22.4S, v22.4S           // .............................*..........................................................................................................................................................
        smlal2 v30.2D, v2.4S, v21.S[2]        // .............................*..........................................................................................................................................................
        smlsl v17.2D, v22.2S, v16.2S          // ................................*.......................................................................................................................................................
        sshll v18.2D, v22.2S, #15             // ................................*.......................................................................................................................................................
        sshr v20.2D, v30.2D, #30              // .................................*......................................................................................................................................................
        sshr v30.2D, v17.2D, #30              // ....................................*...................................................................................................................................................
        smlal v20.2D, v7.2S, v28.S[0]         // ....................................*...................................................................................................................................................
        smlal2 v20.2D, v7.4S, v28.S[2]        // .....................................*..................................................................................................................................................
        smlal v20.2D, v2.2S, v21.S[1]         // ......................................*.................................................................................................................................................
        smlal v30.2D, v7.2S, v4.S[1]          // .......................................*................................................................................................................................................
        smlal2 v30.2D, v7.4S, v4.S[3]         // ........................................*...............................................................................................................................................
        smlal v30.2D, v2.2S, v4.S[0]          // .........................................*..............................................................................................................................................
        smlal2 v30.2D, v2.4S, v4.S[2]         // ..........................................*.............................................................................................................................................
        smlal2 v20.2D, v2.4S, v21.S[3]        // ...........................................*............................................................................................................................................
        mul v27.4S, v30.4S, v24.4S            // ..............................................*.........................................................................................................................................
        and v22.16B, v20.16B, v26.16B         // ...............................................*........................................................................................................................................
        mov v22.16B, v22.16B                  // ..................................................*.....................................................................................................................................
        and v1.16B, v27.16B, v26.16B          // ...................................................*....................................................................................................................................
        uzp1 v23.4S, v1.4S, v1.4S             // ......................................................*.................................................................................................................................
        smlsl v30.2D, v23.2S, v16.2S          // .........................................................*..............................................................................................................................
        sshr v0.2D, v30.2D, #30               // .............................................................*..........................................................................................................................
        sshr v30.2D, v20.2D, #30              // ..............................................................*.........................................................................................................................
        smlal v0.2D, v7.2S, v25.S[0]          // ................................................................*.......................................................................................................................
        smlal2 v0.2D, v7.4S, v25.S[2]         // .................................................................*......................................................................................................................
        smlal v0.2D, v2.2S, v4.S[1]           // ..................................................................*.....................................................................................................................
        smlal2 v0.2D, v2.4S, v4.S[3]          // ...................................................................*....................................................................................................................
        ins v4.d[0], x10                      // ...................................................................*....................................................................................................................
        smlal v30.2D, v7.2S, v28.S[1]         // ....................................................................*...................................................................................................................
        smlal2 v30.2D, v7.4S, v28.S[3]        // .....................................................................*..................................................................................................................
        smlal v30.2D, v2.2S, v28.S[0]         // ......................................................................*.................................................................................................................
        smlal2 v30.2D, v2.4S, v28.S[2]        // .......................................................................*................................................................................................................
        sshr v5.2D, v0.2D, #30                // .......................................................................*................................................................................................................
        ins v4.d[1], x11                      // .........................................................................*..............................................................................................................
        ldp x10, x11, [x3, #16]               // .........................................................................*..............................................................................................................
        smlal v5.2D, v7.2S, v25.S[1]          // ..........................................................................*.............................................................................................................
        smlal2 v5.2D, v7.4S, v25.S[3]         // ...........................................................................*............................................................................................................
        sshr v20.2D, v30.2D, #30              // ...........................................................................*............................................................................................................
        and v24.16B, v30.16B, v26.16B         // ............................................................................*...........................................................................................................
        smlal v5.2D, v2.2S, v25.S[0]          // ............................................................................*...........................................................................................................
        ins v6.d[1], x10                      // .............................................................................*..........................................................................................................
        smlal2 v5.2D, v2.4S, v25.S[2]         // .............................................................................*..........................................................................................................
        smlal v20.2D, v7.2S, v4.S[0]          // ...............................................................................*........................................................................................................
        shl v21.2D, v24.2D, #32               // ...............................................................................*........................................................................................................
        smlal2 v20.2D, v7.4S, v4.S[2]         // ................................................................................*.......................................................................................................
        smlal v20.2D, v2.2S, v28.S[1]         // .................................................................................*......................................................................................................
        sshr v3.2D, v5.2D, #30                // .................................................................................*......................................................................................................
        smlal2 v20.2D, v2.4S, v28.S[3]        // ..................................................................................*.....................................................................................................
        ins v28.d[0], x4                      // ..................................................................................*.....................................................................................................
        ldr w4, [x0, #32]                     // ..................................................................................*.....................................................................................................
        and v30.16B, v5.16B, v26.16B          // ...................................................................................*....................................................................................................
        orr v24.16B, v22.16B, v21.16B         // ....................................................................................*...................................................................................................
        smlal v3.2D, v7.2S, v6.S[0]           // ....................................................................................*...................................................................................................
        and v22.16B, v0.16B, v26.16B          // .....................................................................................*..................................................................................................
        smlal2 v3.2D, v7.4S, v6.S[2]          // .....................................................................................*..................................................................................................
        smlal v3.2D, v2.2S, v25.S[1]          // ......................................................................................*.................................................................................................
        sshr v0.2D, v20.2D, #30               // ......................................................................................*.................................................................................................
        smlal2 v3.2D, v2.4S, v25.S[3]         // .......................................................................................*................................................................................................
        ins v25.d[0], x9                      // .......................................................................................*................................................................................................
        ldr w9, [x2, #32]                     // .......................................................................................*................................................................................................
        ins v28.d[1], x6                      // ........................................................................................*...............................................................................................
        shl v30.2D, v30.2D, #32               // ........................................................................................*...............................................................................................
        smlal v0.2D, v7.2S, v4.S[1]           // .........................................................................................*..............................................................................................
        smlal2 v0.2D, v7.4S, v4.S[3]          // ..........................................................................................*.............................................................................................
        sshr v19.2D, v3.2D, #30               // ...........................................................................................*............................................................................................
        smlal v0.2D, v2.2S, v4.S[0]           // ...........................................................................................*............................................................................................
        orr v30.16B, v22.16B, v30.16B         // ............................................................................................*...........................................................................................
        smlal2 v0.2D, v2.4S, v4.S[2]          // ............................................................................................*...........................................................................................
        ins v25.d[1], x11                     // .............................................................................................*..........................................................................................
        ldr w11, [x3, #32]                    // .............................................................................................*..........................................................................................
        and v22.16B, v20.16B, v26.16B         // .............................................................................................*..........................................................................................
        smlal v19.2D, v7.2S, v6.S[1]          // ..............................................................................................*.........................................................................................
        smlal2 v19.2D, v7.4S, v6.S[3]         // ...............................................................................................*........................................................................................
        smlal v19.2D, v2.2S, v6.S[0]          // ................................................................................................*.......................................................................................
        sshr v5.2D, v0.2D, #30                // ................................................................................................*.......................................................................................
        smlal2 v19.2D, v2.4S, v6.S[2]         // .................................................................................................*......................................................................................
        mov v22.16B, v22.16B                  // .................................................................................................*......................................................................................
        and v20.16B, v0.16B, v26.16B          // ..................................................................................................*.....................................................................................
        smlal v5.2D, v7.2S, v28.S[0]          // ...................................................................................................*....................................................................................
        smlal2 v5.2D, v7.4S, v28.S[2]         // ....................................................................................................*...................................................................................
        sshr v29.2D, v19.2D, #30              // .....................................................................................................*..................................................................................
        smlal v5.2D, v2.2S, v4.S[1]           // .....................................................................................................*..................................................................................
        smlal2 v5.2D, v2.4S, v4.S[3]          // ......................................................................................................*.................................................................................
        shl v20.2D, v20.2D, #32               // ......................................................................................................*.................................................................................
        ins v21.d[0], x4                      // .......................................................................................................*................................................................................
        smlal v29.2D, v7.2S, v25.S[0]         // ........................................................................................................*...............................................................................
        ins v4.d[0], x9                       // ........................................................................................................*...............................................................................
        smlal2 v29.2D, v7.4S, v25.S[2]        // .........................................................................................................*..............................................................................
        orr v17.16B, v22.16B, v20.16B         // .........................................................................................................*..............................................................................
        smlal v29.2D, v2.2S, v6.S[1]          // ..........................................................................................................*.............................................................................
        sshr v0.2D, v5.2D, #30                // ..........................................................................................................*.............................................................................
        smlal2 v29.2D, v2.4S, v6.S[3]         // ...........................................................................................................*............................................................................
        smlal v0.2D, v7.2S, v28.S[1]          // .............................................................................................................*..........................................................................
        ins v4.d[1], x11                      // ..............................................................................................................*.........................................................................
        smlal2 v0.2D, v7.4S, v28.S[3]         // ..............................................................................................................*.........................................................................
        smlal v0.2D, v2.2S, v28.S[0]          // ...............................................................................................................*........................................................................
        sshr v1.2D, v29.2D, #30               // ...............................................................................................................*........................................................................
        smlal2 v0.2D, v2.4S, v28.S[2]         // ................................................................................................................*.......................................................................
        ins v21.d[1], x14                     // .................................................................................................................*......................................................................
        smlal v1.2D, v7.2S, v25.S[1]          // ..................................................................................................................*.....................................................................
        smlal2 v1.2D, v7.4S, v25.S[3]         // ...................................................................................................................*....................................................................
        smlal v1.2D, v2.2S, v25.S[0]          // ....................................................................................................................*...................................................................
        sshr v27.2D, v0.2D, #30               // ....................................................................................................................*...................................................................
        and v22.16B, v19.16B, v26.16B         // .....................................................................................................................*..................................................................
        smlal2 v1.2D, v2.4S, v25.S[2]         // .....................................................................................................................*..................................................................
        smlal v27.2D, v7.2S, v21.S[0]         // .......................................................................................................................*................................................................
        shl v19.2D, v22.2D, #32               // ........................................................................................................................*...............................................................
        smlal2 v27.2D, v7.4S, v21.S[2]        // ........................................................................................................................*...............................................................
        sshr v6.2D, v1.2D, #30                // .........................................................................................................................*..............................................................
        smlal v27.2D, v2.2S, v28.S[1]         // .........................................................................................................................*..............................................................
        and v1.16B, v1.16B, v26.16B           // ..........................................................................................................................*.............................................................
        smlal2 v27.2D, v2.4S, v28.S[3]        // ..........................................................................................................................*.............................................................
        zip2 v22.2D, v24.2D, v17.2D           // ...........................................................................................................................*............................................................
        smlal v6.2D, v7.2S, v4.S[0]           // ............................................................................................................................*...........................................................
        smlal2 v6.2D, v7.4S, v4.S[2]          // .............................................................................................................................*..........................................................
        str q22, [x1]                         // ..............................................................................................................................*.........................................................
        zip1 v22.2D, v24.2D, v17.2D           // ..............................................................................................................................*.........................................................
        smlal v6.2D, v2.2S, v25.S[1]          // ..............................................................................................................................*.........................................................
        smlal2 v6.2D, v2.4S, v25.S[3]         // ...............................................................................................................................*........................................................
        sshr v7.2D, v27.2D, #30               // ...............................................................................................................................*........................................................
        and v24.16B, v29.16B, v26.16B         // ................................................................................................................................*.......................................................
        str q22, [x0]                         // .................................................................................................................................*......................................................
        and v22.16B, v0.16B, v26.16B          // .................................................................................................................................*......................................................
        smlal v7.2D, v2.2S, v21.S[0]          // ..................................................................................................................................*.....................................................
        add v25.2D, v6.2D, v18.2D             // ...................................................................................................................................*....................................................
        smlal2 v7.2D, v2.4S, v21.S[2]         // ...................................................................................................................................*....................................................
        shl v20.2D, v22.2D, #32               // ....................................................................................................................................*...................................................
        and v22.16B, v5.16B, v26.16B          // .....................................................................................................................................*..................................................
        sshr v21.2D, v25.2D, #30              // ......................................................................................................................................*.................................................
        sshr v18.2D, v7.2D, #30               // .......................................................................................................................................*................................................
        mov v17.16B, v22.16B                  // ........................................................................................................................................*...............................................
        shl v22.2D, v1.2D, #32                // ........................................................................................................................................*...............................................
        smlal v21.2D, v2.2S, v4.S[0]          // .........................................................................................................................................*..............................................
        and v7.16B, v7.16B, v26.16B           // .........................................................................................................................................*..............................................
        smlal2 v21.2D, v2.4S, v4.S[2]         // ..........................................................................................................................................*.............................................
        mov v28.16B, v18.16B                  // ..........................................................................................................................................*.............................................
        sshll v18.2D, v23.2S, #15             // ...........................................................................................................................................*............................................
        orr v1.16B, v24.16B, v22.16B          // ............................................................................................................................................*...........................................
        and v6.16B, v27.16B, v26.16B          // .............................................................................................................................................*..........................................
        add v22.2D, v21.2D, v18.2D            // ..............................................................................................................................................*.........................................
        umov x11, v28.d[0]                    // ..............................................................................................................................................*.........................................
        shl v18.2D, v7.2D, #32                // ...............................................................................................................................................*........................................
        umov x10, v28.d[1]                    // ...............................................................................................................................................*........................................
        mov v28.16B, v6.16B                   // ................................................................................................................................................*.......................................
        sshr v4.2D, v22.2D, #30               // .................................................................................................................................................*......................................
        and v29.16B, v22.16B, v26.16B         // ..................................................................................................................................................*.....................................
        orr v22.16B, v17.16B, v20.16B         // ..................................................................................................................................................*.....................................
        str w11, [x0, #32]                    // ..................................................................................................................................................*.....................................
        orr v28.16B, v28.16B, v18.16B         // ...................................................................................................................................................*....................................
        str w10, [x1, #32]                    // ...................................................................................................................................................*....................................
        sshr v6.2D, v4.2D, #15                // ....................................................................................................................................................*...................................
        shl v29.2D, v29.2D, #32               // .....................................................................................................................................................*..................................
        zip2 v18.2D, v22.2D, v28.2D           // ......................................................................................................................................................*.................................
        zip1 v7.2D, v22.2D, v28.2D            // ......................................................................................................................................................*.................................
        mul v22.4S, v16.4S, v6.4S             // .......................................................................................................................................................*................................
        str q18, [x1, #16]                    // .........................................................................................................................................................*..............................
        str q7, [x0, #16]                     // .........................................................................................................................................................*..............................
        and v16.16B, v22.16B, v31.16B         // ............................................................................................................................................................*...........................
        and v22.16B, v25.16B, v26.16B         // ............................................................................................................................................................*...........................
        sshr v25.2D, v26.2D, #15              // .............................................................................................................................................................*..........................
        orr v0.16B, v22.16B, v29.16B          // ...............................................................................................................................................................*........................
        add v22.4S, v30.4S, v16.4S            // ...............................................................................................................................................................*........................
        sshr v29.4S, v22.4S, #30              // ..................................................................................................................................................................*.....................
        zip1 v16.2D, v1.2D, v0.2D             // ...................................................................................................................................................................*....................
        zip2 v1.2D, v1.2D, v0.2D              // ....................................................................................................................................................................*...................
        shl v30.2D, v29.2D, #32               // .....................................................................................................................................................................*..................
        str q16, [x2, #16]                    // ......................................................................................................................................................................*.................
        str q1, [x3, #16]                     // .......................................................................................................................................................................*................
        add v1.4S, v22.4S, v30.4S             // ........................................................................................................................................................................*...............
        and v22.16B, v4.16B, v25.16B          // ........................................................................................................................................................................*...............
        and v18.16B, v3.16B, v26.16B          // .........................................................................................................................................................................*..............
        uzp1 v30.4S, v26.4S, v26.4S           // ..........................................................................................................................................................................*.............
        sshr v23.4S, v1.4S, #30               // ...........................................................................................................................................................................*............
        umov x16, v22.d[0]                    // ...........................................................................................................................................................................*............
        umov x11, v22.d[1]                    // ...........................................................................................................................................................................*............
        orr v22.16B, v18.16B, v19.16B         // ............................................................................................................................................................................*...........
        and v21.16B, v1.16B, v30.16B          // .............................................................................................................................................................................*..........
        ushr v18.2D, v23.2D, #32              // ..............................................................................................................................................................................*.........
        str w16, [x2, #32]                    // ...............................................................................................................................................................................*........
        str w11, [x3, #32]                    // ...............................................................................................................................................................................*........
        add v0.4S, v22.4S, v18.4S             // .................................................................................................................................................................................*......
        zip2 v19.2D, v21.2D, v0.2D            // ....................................................................................................................................................................................*...
        zip1 v3.2D, v21.2D, v0.2D             // ....................................................................................................................................................................................*...
        str q19, [x3]                         // .......................................................................................................................................................................................*
        str q3, [x2]                          // .......................................................................................................................................................................................*

                                              // ---------------------------------------------------------------------------------- cycle (expected) ----------------------------------------------------------------------------------->
                                              // 0                        25                       50                       75                       100                      125                      150                      175
                                              // |------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|--------
        // movi v0.2d, #0xffffffff            // *.......................................................................................................................................................................................
        // sshr v1.2d, v0.2d, #2              // ...*....................................................................................................................................................................................
        // sshr v2.2d, v1.2d, #15             // .............................................................................................................................................................*..........................
        // movz x5, #51739                    // .*......................................................................................................................................................................................
        // movk x5, #10347,lsl #16            // ..*.....................................................................................................................................................................................
        // dup v3.4s, w5                      // ....*...................................................................................................................................................................................
        // mov x5, #19                        // ...........*............................................................................................................................................................................
        // dup v4.4s, w5                      // .............*..........................................................................................................................................................................
        // ldr q5,[x4,#0]                     // .*......................................................................................................................................................................................
        // ldr q6,[x4,#16]                    // *.......................................................................................................................................................................................
        // and v7.16b, v5.16b, v1.16b         // .......*................................................................................................................................................................................
        // and v16.16b, v6.16b, v1.16b        // .......*................................................................................................................................................................................
        // trn1 v7.4s,v7.4s,v16.4s            // ...........*............................................................................................................................................................................
        // sshr v16.2d, v5.2d, #30            // .....*..................................................................................................................................................................................
        // sshr v5.2d, v6.2d, #30             // ........*...............................................................................................................................................................................
        // trn1 v5.4s,v16.4s,v5.4s            // ...........*............................................................................................................................................................................
        // ldp x4, x5, [x0]                   // ..*.....................................................................................................................................................................................
        // ldp x6, x7, [x0, #16]              // ..............*.........................................................................................................................................................................
        // ldr w8, [x0, #32]                  // ..................................................................................*.....................................................................................................
        // ldp x9, x10, [x1]                  // ........*...............................................................................................................................................................................
        // ldp x11, x12, [x1, #16]            // ................*.......................................................................................................................................................................
        // ldr w13, [x1, #32]                 // ............*...........................................................................................................................................................................
        // ins v6.d[0], x4                    // ......*.................................................................................................................................................................................
        // ins v6.d[1], x9                    // ............*...........................................................................................................................................................................
        // ins v16.d[0], x5                   // ......*.................................................................................................................................................................................
        // ins v16.d[1], x10                  // ............*...........................................................................................................................................................................
        // ins v17.d[0], x6                   // ...................................................................*....................................................................................................................
        // ins v17.d[1], x11                  // .........................................................................*..............................................................................................................
        // ins v18.d[0], x7                   // ..................................................................................*.....................................................................................................
        // ins v18.d[1], x12                  // ........................................................................................*...............................................................................................
        // ins v19.d[0], x8                   // .......................................................................................................*................................................................................
        // ins v19.d[1], x13                  // .................................................................................................................*......................................................................
        // ldp x4, x5, [x2]                   // *.......................................................................................................................................................................................
        // ldp x6, x7, [x2, #16]              // ..........*.............................................................................................................................................................................
        // ldr w8, [x2, #32]                  // .......................................................................................*................................................................................................
        // ldp x9, x10, [x3]                  // ......*.................................................................................................................................................................................
        // ldp x11, x12, [x3, #16]            // .........................................................................*..............................................................................................................
        // ldr w13, [x3, #32]                 // .............................................................................................*..........................................................................................
        // ins v20.d[0], x4                   // ....*...................................................................................................................................................................................
        // ins v20.d[1], x9                   // ..........*.............................................................................................................................................................................
        // ins v21.d[0], x5                   // ....*...................................................................................................................................................................................
        // ins v21.d[1], x10                  // ..........*.............................................................................................................................................................................
        // ins v22.d[0], x6                   // ..............*.........................................................................................................................................................................
        // ins v22.d[1], x11                  // .............................................................................*..........................................................................................................
        // ins v23.d[0], x7                   // .......................................................................................*................................................................................................
        // ins v23.d[1], x12                  // .............................................................................................*..........................................................................................
        // ins v24.d[0], x8                   // ........................................................................................................*...............................................................................
        // ins v24.d[1], x13                  // ..............................................................................................................*.........................................................................
        // smull v25.2d,v7.2s,v6.s[0]         // ..................*.....................................................................................................................................................................
        // smlal2 v25.2d,v7.4s,v6.s[2]        // ...................*....................................................................................................................................................................
        // sshr v25.2d, v25.2d, #30           // .......................*................................................................................................................................................................
        // smlal v25.2d,v7.2s,v6.s[1]         // ..........................*.............................................................................................................................................................
        // smlal2 v25.2d,v7.4s,v6.s[3]        // ...........................*............................................................................................................................................................
        // smlal v25.2d,v5.2s,v6.s[0]         // ............................*...........................................................................................................................................................
        // smlal2 v25.2d,v5.4s,v6.s[2]        // .............................*..........................................................................................................................................................
        // sshr v25.2d, v25.2d, #30           // .................................*......................................................................................................................................................
        // smlal v25.2d,v7.2s,v16.s[0]        // ....................................*...................................................................................................................................................
        // smlal2 v25.2d,v7.4s,v16.s[2]       // .....................................*..................................................................................................................................................
        // smlal v25.2d,v5.2s,v6.s[1]         // ......................................*.................................................................................................................................................
        // smlal2 v25.2d,v5.4s,v6.s[3]        // ...........................................*............................................................................................................................................
        // and v6.16b, v25.16b, v1.16b        // ...............................................*........................................................................................................................................
        // sshr v25.2d, v25.2d, #30           // ..............................................................*.........................................................................................................................
        // mov v6.16b, v6.16b                 // ..................................................*.....................................................................................................................................
        // smlal v25.2d,v7.2s,v16.s[1]        // ....................................................................*...................................................................................................................
        // smlal2 v25.2d,v7.4s,v16.s[3]       // .....................................................................*..................................................................................................................
        // smlal v25.2d,v5.2s,v16.s[0]        // ......................................................................*.................................................................................................................
        // smlal2 v25.2d,v5.4s,v16.s[2]       // .......................................................................*................................................................................................................
        // and v26.16b, v25.16b, v1.16b       // ............................................................................*...........................................................................................................
        // sshr v25.2d, v25.2d, #30           // ...........................................................................*............................................................................................................
        // shl v26.2d, v26.2d, #32            // ...............................................................................*........................................................................................................
        // orr v6.16b, v6.16b, v26.16b        // ....................................................................................*...................................................................................................
        // smlal v25.2d,v7.2s,v17.s[0]        // ...............................................................................*........................................................................................................
        // smlal2 v25.2d,v7.4s,v17.s[2]       // ................................................................................*.......................................................................................................
        // smlal v25.2d,v5.2s,v16.s[1]        // .................................................................................*......................................................................................................
        // smlal2 v25.2d,v5.4s,v16.s[3]       // ..................................................................................*.....................................................................................................
        // and v16.16b, v25.16b, v1.16b       // .............................................................................................*..........................................................................................
        // sshr v25.2d, v25.2d, #30           // ......................................................................................*.................................................................................................
        // mov v16.16b, v16.16b               // .................................................................................................*......................................................................................
        // smlal v25.2d,v7.2s,v17.s[1]        // .........................................................................................*..............................................................................................
        // smlal2 v25.2d,v7.4s,v17.s[3]       // ..........................................................................................*.............................................................................................
        // smlal v25.2d,v5.2s,v17.s[0]        // ...........................................................................................*............................................................................................
        // smlal2 v25.2d,v5.4s,v17.s[2]       // ............................................................................................*...........................................................................................
        // and v26.16b, v25.16b, v1.16b       // ..................................................................................................*.....................................................................................
        // sshr v25.2d, v25.2d, #30           // ................................................................................................*.......................................................................................
        // shl v26.2d, v26.2d, #32            // ......................................................................................................*.................................................................................
        // orr v16.16b, v16.16b, v26.16b      // .........................................................................................................*..............................................................................
        // smlal v25.2d,v7.2s,v18.s[0]        // ...................................................................................................*....................................................................................
        // smlal2 v25.2d,v7.4s,v18.s[2]       // ....................................................................................................*...................................................................................
        // smlal v25.2d,v5.2s,v17.s[1]        // .....................................................................................................*..................................................................................
        // smlal2 v25.2d,v5.4s,v17.s[3]       // ......................................................................................................*.................................................................................
        // and v17.16b, v25.16b, v1.16b       // .....................................................................................................................................*..................................................
        // sshr v25.2d, v25.2d, #30           // ..........................................................................................................*.............................................................................
        // mov v17.16b, v17.16b               // ........................................................................................................................................*...............................................
        // smlal v25.2d,v7.2s,v18.s[1]        // .............................................................................................................*..........................................................................
        // smlal2 v25.2d,v7.4s,v18.s[3]       // ..............................................................................................................*.........................................................................
        // smlal v25.2d,v5.2s,v18.s[0]        // ...............................................................................................................*........................................................................
        // smlal2 v25.2d,v5.4s,v18.s[2]       // ................................................................................................................*.......................................................................
        // and v26.16b, v25.16b, v1.16b       // .................................................................................................................................*......................................................
        // sshr v25.2d, v25.2d, #30           // ....................................................................................................................*...................................................................
        // shl v26.2d, v26.2d, #32            // ....................................................................................................................................*...................................................
        // orr v17.16b, v17.16b, v26.16b      // ..................................................................................................................................................*.....................................
        // smlal v25.2d,v7.2s,v19.s[0]        // .......................................................................................................................*................................................................
        // smlal2 v25.2d,v7.4s,v19.s[2]       // ........................................................................................................................*...............................................................
        // smlal v25.2d,v5.2s,v18.s[1]        // .........................................................................................................................*..............................................................
        // smlal2 v25.2d,v5.4s,v18.s[3]       // ..........................................................................................................................*.............................................................
        // and v18.16b, v25.16b, v1.16b       // .............................................................................................................................................*..........................................
        // sshr v25.2d, v25.2d, #30           // ...............................................................................................................................*........................................................
        // mov v18.16b, v18.16b               // ................................................................................................................................................*.......................................
        // smlal v25.2d,v5.2s,v19.s[0]        // ..................................................................................................................................*.....................................................
        // smlal2 v25.2d,v5.4s,v19.s[2]       // ...................................................................................................................................*....................................................
        // and v19.16b, v25.16b, v1.16b       // .........................................................................................................................................*..............................................
        // sshr v25.2d, v25.2d, #30           // .......................................................................................................................................*................................................
        // shl v19.2d, v19.2d, #32            // ...............................................................................................................................................*........................................
        // orr v18.16b, v18.16b, v19.16b      // ...................................................................................................................................................*....................................
        // mov v19.16b, v25.16b               // ..........................................................................................................................................*.............................................
        // smull v25.2d,v7.2s,v20.s[0]        // ................*.......................................................................................................................................................................
        // smlal2 v25.2d,v7.4s,v20.s[2]       // .................*......................................................................................................................................................................
        // mul v26.4s,v25.4s,v3.4s            // .....................*..................................................................................................................................................................
        // and v26.16b, v26.16b, v1.16b       // ..........................*.............................................................................................................................................................
        // uzp1 v26.4s, v26.4s, v26.4s        // .............................*..........................................................................................................................................................
        // smlsl v25.2d,v26.2s,v4.2s          // ................................*.......................................................................................................................................................
        // sshll v26.2d,v26.2s,#15            // ................................*.......................................................................................................................................................
        // sshr v25.2d, v25.2d, #30           // ....................................*...................................................................................................................................................
        // smlal v25.2d,v7.2s,v20.s[1]        // .......................................*................................................................................................................................................
        // smlal2 v25.2d,v7.4s,v20.s[3]       // ........................................*...............................................................................................................................................
        // smlal v25.2d,v5.2s,v20.s[0]        // .........................................*..............................................................................................................................................
        // smlal2 v25.2d,v5.4s,v20.s[2]       // ..........................................*.............................................................................................................................................
        // mul v3.4s,v25.4s,v3.4s             // ..............................................*.........................................................................................................................................
        // and v3.16b, v3.16b, v1.16b         // ...................................................*....................................................................................................................................
        // uzp1 v3.4s, v3.4s, v3.4s           // ......................................................*.................................................................................................................................
        // smlsl v25.2d,v3.2s,v4.2s           // .........................................................*..............................................................................................................................
        // sshll v3.2d,v3.2s,#15              // ...........................................................................................................................................*............................................
        // sshr v25.2d, v25.2d, #30           // .............................................................*..........................................................................................................................
        // smlal v25.2d,v7.2s,v21.s[0]        // ................................................................*.......................................................................................................................
        // smlal2 v25.2d,v7.4s,v21.s[2]       // .................................................................*......................................................................................................................
        // smlal v25.2d,v5.2s,v20.s[1]        // ..................................................................*.....................................................................................................................
        // smlal2 v25.2d,v5.4s,v20.s[3]       // ...................................................................*....................................................................................................................
        // and v20.16b, v25.16b, v1.16b       // .....................................................................................*..................................................................................................
        // sshr v25.2d, v25.2d, #30           // .......................................................................*................................................................................................................
        // smlal v25.2d,v7.2s,v21.s[1]        // ..........................................................................*.............................................................................................................
        // smlal2 v25.2d,v7.4s,v21.s[3]       // ...........................................................................*............................................................................................................
        // smlal v25.2d,v5.2s,v21.s[0]        // ............................................................................*...........................................................................................................
        // smlal2 v25.2d,v5.4s,v21.s[2]       // .............................................................................*..........................................................................................................
        // and v27.16b, v25.16b, v1.16b       // ...................................................................................*....................................................................................................
        // sshr v25.2d, v25.2d, #30           // .................................................................................*......................................................................................................
        // shl v27.2d, v27.2d, #32            // ........................................................................................*...............................................................................................
        // orr v20.16b, v20.16b, v27.16b      // ............................................................................................*...........................................................................................
        // smlal v25.2d,v7.2s,v22.s[0]        // ....................................................................................*...................................................................................................
        // smlal2 v25.2d,v7.4s,v22.s[2]       // .....................................................................................*..................................................................................................
        // smlal v25.2d,v5.2s,v21.s[1]        // ......................................................................................*.................................................................................................
        // smlal2 v25.2d,v5.4s,v21.s[3]       // .......................................................................................*................................................................................................
        // and v21.16b, v25.16b, v1.16b       // .........................................................................................................................................................................*..............
        // sshr v25.2d, v25.2d, #30           // ...........................................................................................*............................................................................................
        // smlal v25.2d,v7.2s,v22.s[1]        // ..............................................................................................*.........................................................................................
        // smlal2 v25.2d,v7.4s,v22.s[3]       // ...............................................................................................*........................................................................................
        // smlal v25.2d,v5.2s,v22.s[0]        // ................................................................................................*.......................................................................................
        // smlal2 v25.2d,v5.4s,v22.s[2]       // .................................................................................................*......................................................................................
        // and v27.16b, v25.16b, v1.16b       // .....................................................................................................................*..................................................................
        // sshr v25.2d, v25.2d, #30           // .....................................................................................................*..................................................................................
        // shl v27.2d, v27.2d, #32            // ........................................................................................................................*...............................................................
        // orr v21.16b, v21.16b, v27.16b      // ............................................................................................................................................................................*...........
        // smlal v25.2d,v7.2s,v23.s[0]        // ........................................................................................................*...............................................................................
        // smlal2 v25.2d,v7.4s,v23.s[2]       // .........................................................................................................*..............................................................................
        // smlal v25.2d,v5.2s,v22.s[1]        // ..........................................................................................................*.............................................................................
        // smlal2 v25.2d,v5.4s,v22.s[3]       // ...........................................................................................................*............................................................................
        // and v22.16b, v25.16b, v1.16b       // ................................................................................................................................*.......................................................
        // sshr v25.2d, v25.2d, #30           // ...............................................................................................................*........................................................................
        // smlal v25.2d,v7.2s,v23.s[1]        // ..................................................................................................................*.....................................................................
        // smlal2 v25.2d,v7.4s,v23.s[3]       // ...................................................................................................................*....................................................................
        // smlal v25.2d,v5.2s,v23.s[0]        // ....................................................................................................................*...................................................................
        // smlal2 v25.2d,v5.4s,v23.s[2]       // .....................................................................................................................*..................................................................
        // and v27.16b, v25.16b, v1.16b       // ..........................................................................................................................*.............................................................
        // sshr v25.2d, v25.2d, #30           // .........................................................................................................................*..............................................................
        // shl v27.2d, v27.2d, #32            // ........................................................................................................................................*...............................................
        // orr v22.16b, v22.16b, v27.16b      // ............................................................................................................................................*...........................................
        // smlal v25.2d,v7.2s,v24.s[0]        // ............................................................................................................................*...........................................................
        // smlal2 v25.2d,v7.4s,v24.s[2]       // .............................................................................................................................*..........................................................
        // smlal v25.2d,v5.2s,v23.s[1]        // ..............................................................................................................................*.........................................................
        // smlal2 v25.2d,v5.4s,v23.s[3]       // ...............................................................................................................................*........................................................
        // add v25.2d, v25.2d, v26.2d         // ...................................................................................................................................*....................................................
        // and v7.16b, v25.16b, v1.16b        // ............................................................................................................................................................*...........................
        // sshr v23.2d, v25.2d, #30           // ......................................................................................................................................*.................................................
        // smlal v23.2d,v5.2s,v24.s[0]        // .........................................................................................................................................*..............................................
        // smlal2 v23.2d,v5.4s,v24.s[2]       // ..........................................................................................................................................*.............................................
        // add v23.2d, v23.2d, v3.2d          // ..............................................................................................................................................*.........................................
        // and v3.16b, v23.16b, v1.16b        // ..................................................................................................................................................*.....................................
        // shl v3.2d, v3.2d, #32              // .....................................................................................................................................................*..................................
        // orr v7.16b, v7.16b, v3.16b         // ...............................................................................................................................................................*........................
        // sshr v3.2d, v23.2d, #30            // .................................................................................................................................................*......................................
        // sshr v5.2d, v3.2d, #15             // ....................................................................................................................................................*...................................
        // and v2.16b, v3.16b, v2.16b         // ........................................................................................................................................................................*...............
        // mul v3.4s,v4.4s,v5.4s              // .......................................................................................................................................................*................................
        // and v3.16b, v3.16b, v0.16b         // ............................................................................................................................................................*...........................
        // add v20.4s, v20.4s, v3.4s          // ...............................................................................................................................................................*........................
        // uzp1 v0.4s, v1.4s, v1.4s           // ..........................................................................................................................................................................*.............
        // sshr v5.4s, v20.4s, #30            // ..................................................................................................................................................................*.....................
        // shl v1.2d, v5.2d, #32              // .....................................................................................................................................................................*..................
        // add v20.4s, v20.4s, v1.4s          // ........................................................................................................................................................................*...............
        // sshr v1.4s, v20.4s, #30            // ...........................................................................................................................................................................*............
        // ushr v1.2d, v1.2d, #32             // ..............................................................................................................................................................................*.........
        // and v20.16b, v20.16b, v0.16b       // .............................................................................................................................................................................*..........
        // add v21.4s, v21.4s, v1.4s          // .................................................................................................................................................................................*......
        // zip1 v0.2d, v6.2d, v16.2d          // ..............................................................................................................................*.........................................................
        // zip2 v1.2d, v6.2d, v16.2d          // ...........................................................................................................................*............................................................
        // zip1 v3.2d, v17.2d, v18.2d         // ......................................................................................................................................................*.................................
        // zip2 v4.2d, v17.2d, v18.2d         // ......................................................................................................................................................*.................................
        // str q0, [x0]                       // .................................................................................................................................*......................................................
        // str q3, [x0, #16]                  // .........................................................................................................................................................*..............................
        // str q1, [x1]                       // ..............................................................................................................................*.........................................................
        // str q4, [x1, #16]                  // .........................................................................................................................................................*..............................
        // umov x4, v19.d[0]                  // ..............................................................................................................................................*.........................................
        // str w4, [x0, #32]                  // ..................................................................................................................................................*.....................................
        // umov x0, v19.d[1]                  // ...............................................................................................................................................*........................................
        // str w0, [x1, #32]                  // ...................................................................................................................................................*....................................
        // zip1 v0.2d, v20.2d, v21.2d         // ....................................................................................................................................................................................*...
        // zip2 v1.2d, v20.2d, v21.2d         // ....................................................................................................................................................................................*...
        // zip1 v3.2d, v22.2d, v7.2d          // ...................................................................................................................................................................*....................
        // zip2 v4.2d, v22.2d, v7.2d          // ....................................................................................................................................................................*...................
        // str q0, [x2]                       // .......................................................................................................................................................................................*
        // str q3, [x2, #16]                  // ......................................................................................................................................................................*.................
        // str q1, [x3]                       // .......................................................................................................................................................................................*
        // str q4, [x3, #16]                  // .......................................................................................................................................................................*................
        // umov x0, v2.d[0]                   // ...........................................................................................................................................................................*............
        // str w0, [x2, #32]                  // ...............................................................................................................................................................................*........
        // umov x0, v2.d[1]                   // ...........................................................................................................................................................................*............
        // str w0, [x3, #32]                  // ...............................................................................................................................................................................*........
