
Insudose.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001ba78  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007dc  0801bbb8  0801bbb8  0001cbb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801c394  0801c394  0001d394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801c39c  0801c39c  0001d39c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801c3a0  0801c3a0  0001d3a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000308  20000008  0801c3a4  0001e008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000035  20000310  0801c6ac  0001e310  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  20000348  0801c6e1  0001e348  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000114d0  2000035c  0801c6f2  0001e35c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001182c  0801c6f2  0001e82c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001fa67  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00020000  2**2
                  ALLOC
 13 MB_MEM1       000001bb  20030028  20030028  00020000  2**2
                  ALLOC
 14 .MB_MEM2      00000883  200301e4  0801c6f2  0001f1e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   00042d6c  00000000  00000000  0001fa97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 0000a30a  00000000  00000000  00062803  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000039c0  00000000  00000000  0006cb10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002bc1  00000000  00000000  000704d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  000391dd  00000000  00000000  00073091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0004eef0  00000000  00000000  000ac26e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0011228c  00000000  00000000  000fb15e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  0020d3ea  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000ff94  00000000  00000000  0020d430  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000070  00000000  00000000  0021d3c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	2000035c 	.word	0x2000035c
 800015c:	00000000 	.word	0x00000000
 8000160:	0801bba0 	.word	0x0801bba0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000360 	.word	0x20000360
 800017c:	0801bba0 	.word	0x0801bba0

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b085      	sub	sp, #20
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b64:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b66:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b74:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4013      	ands	r3, r2
 8000b7a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b7c:	68fb      	ldr	r3, [r7, #12]
}
 8000b7e:	bf00      	nop
 8000b80:	3714      	adds	r7, #20
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
	...

08000b8c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b086      	sub	sp, #24
 8000b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b92:	463b      	mov	r3, r7
 8000b94:	2200      	movs	r2, #0
 8000b96:	601a      	str	r2, [r3, #0]
 8000b98:	605a      	str	r2, [r3, #4]
 8000b9a:	609a      	str	r2, [r3, #8]
 8000b9c:	60da      	str	r2, [r3, #12]
 8000b9e:	611a      	str	r2, [r3, #16]
 8000ba0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ba2:	4b29      	ldr	r3, [pc, #164]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000ba4:	4a29      	ldr	r2, [pc, #164]	@ (8000c4c <MX_ADC1_Init+0xc0>)
 8000ba6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000ba8:	4b27      	ldr	r3, [pc, #156]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000bae:	4b26      	ldr	r3, [pc, #152]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bb4:	4b24      	ldr	r3, [pc, #144]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000bba:	4b23      	ldr	r3, [pc, #140]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000bc0:	4b21      	ldr	r3, [pc, #132]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bc2:	2204      	movs	r2, #4
 8000bc4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = ENABLE;
 8000bc6:	4b20      	ldr	r3, [pc, #128]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bc8:	2201      	movs	r2, #1
 8000bca:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000bcc:	4b1e      	ldr	r3, [pc, #120]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000bd2:	4b1d      	ldr	r3, [pc, #116]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bd8:	4b1b      	ldr	r3, [pc, #108]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000be0:	4b19      	ldr	r3, [pc, #100]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000be6:	4b18      	ldr	r3, [pc, #96]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000bec:	4b16      	ldr	r3, [pc, #88]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000bf4:	4b14      	ldr	r3, [pc, #80]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000bfa:	4b13      	ldr	r3, [pc, #76]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c02:	4811      	ldr	r0, [pc, #68]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000c04:	f003 fa8e 	bl	8004124 <HAL_ADC_Init>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000c0e:	f001 ff03 	bl	8002a18 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000c12:	4b0f      	ldr	r3, [pc, #60]	@ (8000c50 <MX_ADC1_Init+0xc4>)
 8000c14:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c16:	2306      	movs	r3, #6
 8000c18:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c1e:	237f      	movs	r3, #127	@ 0x7f
 8000c20:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c22:	2304      	movs	r3, #4
 8000c24:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000c26:	2300      	movs	r3, #0
 8000c28:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c2a:	463b      	mov	r3, r7
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4806      	ldr	r0, [pc, #24]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000c30:	f003 fd9e 	bl	8004770 <HAL_ADC_ConfigChannel>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000c3a:	f001 feed 	bl	8002a18 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c3e:	bf00      	nop
 8000c40:	3718      	adds	r7, #24
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	20000378 	.word	0x20000378
 8000c4c:	50040000 	.word	0x50040000
 8000c50:	19200040 	.word	0x19200040

08000c54 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b088      	sub	sp, #32
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5c:	f107 030c 	add.w	r3, r7, #12
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	60da      	str	r2, [r3, #12]
 8000c6a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a0d      	ldr	r2, [pc, #52]	@ (8000ca8 <HAL_ADC_MspInit+0x54>)
 8000c72:	4293      	cmp	r3, r2
 8000c74:	d113      	bne.n	8000c9e <HAL_ADC_MspInit+0x4a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000c76:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000c7a:	f7ff ff6d 	bl	8000b58 <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c7e:	2001      	movs	r0, #1
 8000c80:	f7ff ff6a 	bl	8000b58 <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = BATT_Pin;
 8000c84:	2302      	movs	r3, #2
 8000c86:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c88:	2303      	movs	r3, #3
 8000c8a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(BATT_GPIO_Port, &GPIO_InitStruct);
 8000c90:	f107 030c 	add.w	r3, r7, #12
 8000c94:	4619      	mov	r1, r3
 8000c96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c9a:	f004 fe6b 	bl	8005974 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000c9e:	bf00      	nop
 8000ca0:	3720      	adds	r7, #32
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	50040000 	.word	0x50040000

08000cac <APPD_EnableCPU2>:
/* USER CODE END APPD_Init */
  return;
}

void APPD_EnableCPU2( void )
{
 8000cac:	b5b0      	push	{r4, r5, r7, lr}
 8000cae:	b088      	sub	sp, #32
 8000cb0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce0 <APPD_EnableCPU2+0x34>)
 8000cb4:	1d3c      	adds	r4, r7, #4
 8000cb6:	461d      	mov	r5, r3
 8000cb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cbc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cc0:	c403      	stmia	r4!, {r0, r1}
 8000cc2:	8022      	strh	r2, [r4, #0]
 8000cc4:	3402      	adds	r4, #2
 8000cc6:	0c13      	lsrs	r3, r2, #16
 8000cc8:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8000cca:	f013 f853 	bl	8013d74 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8000cce:	1d3b      	adds	r3, r7, #4
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f012 fae0 	bl	8013296 <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000cd6:	bf00      	nop
}
 8000cd8:	3720      	adds	r7, #32
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bdb0      	pop	{r4, r5, r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	0801bbb8 	.word	0x0801bbb8

08000ce4 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8000cec:	4b07      	ldr	r3, [pc, #28]	@ (8000d0c <LL_C2_PWR_SetPowerMode+0x28>)
 8000cee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000cf2:	f023 0207 	bic.w	r2, r3, #7
 8000cf6:	4905      	ldr	r1, [pc, #20]	@ (8000d0c <LL_C2_PWR_SetPowerMode+0x28>)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	4313      	orrs	r3, r2
 8000cfc:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8000d00:	bf00      	nop
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr
 8000d0c:	58000400 	.word	0x58000400

08000d10 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000d18:	4b06      	ldr	r3, [pc, #24]	@ (8000d34 <LL_EXTI_EnableIT_32_63+0x24>)
 8000d1a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000d1e:	4905      	ldr	r1, [pc, #20]	@ (8000d34 <LL_EXTI_EnableIT_32_63+0x24>)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	4313      	orrs	r3, r2
 8000d24:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000d28:	bf00      	nop
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr
 8000d34:	58000800 	.word	0x58000800

08000d38 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b083      	sub	sp, #12
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8000d40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d44:	4a0a      	ldr	r2, [pc, #40]	@ (8000d70 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8000d46:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 8000d4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d4e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000d52:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	021b      	lsls	r3, r3, #8
 8000d5a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8000d64:	bf00      	nop
 8000d66:	370c      	adds	r7, #12
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr
 8000d70:	cafecafe 	.word	0xcafecafe

08000d74 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000d7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d80:	689b      	ldr	r3, [r3, #8]
 8000d82:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000d86:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	608b      	str	r3, [r1, #8]
}
 8000d90:	bf00      	nop
 8000d92:	370c      	adds	r7, #12
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr

08000d9c <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8000da0:	4b04      	ldr	r3, [pc, #16]	@ (8000db4 <LL_DBGMCU_GetDeviceID+0x18>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	e0042000 	.word	0xe0042000

08000db8 <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 8000dbc:	4b04      	ldr	r3, [pc, #16]	@ (8000dd0 <LL_DBGMCU_GetRevisionID+0x18>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	0c1b      	lsrs	r3, r3, #16
 8000dc2:	b29b      	uxth	r3, r3
}
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	e0042000 	.word	0xe0042000

08000dd4 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8000dd8:	4b05      	ldr	r3, [pc, #20]	@ (8000df0 <LL_LPM_EnableSleep+0x1c>)
 8000dda:	691b      	ldr	r3, [r3, #16]
 8000ddc:	4a04      	ldr	r2, [pc, #16]	@ (8000df0 <LL_LPM_EnableSleep+0x1c>)
 8000dde:	f023 0304 	bic.w	r3, r3, #4
 8000de2:	6113      	str	r3, [r2, #16]
}
 8000de4:	bf00      	nop
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	e000ed00 	.word	0xe000ed00

08000df4 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b083      	sub	sp, #12
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	22ff      	movs	r2, #255	@ 0xff
 8000e00:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000e02:	bf00      	nop
 8000e04:	370c      	adds	r7, #12
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr

08000e0e <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8000e0e:	b480      	push	{r7}
 8000e10:	b083      	sub	sp, #12
 8000e12:	af00      	add	r7, sp, #0
 8000e14:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	22ca      	movs	r2, #202	@ 0xca
 8000e1a:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	2253      	movs	r2, #83	@ 0x53
 8000e20:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000e22:	bf00      	nop
 8000e24:	370c      	adds	r7, #12
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr

08000e2e <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 8000e2e:	b480      	push	{r7}
 8000e30:	b083      	sub	sp, #12
 8000e32:	af00      	add	r7, sp, #0
 8000e34:	6078      	str	r0, [r7, #4]
 8000e36:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	689b      	ldr	r3, [r3, #8]
 8000e3c:	f023 0207 	bic.w	r2, r3, #7
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	431a      	orrs	r2, r3
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	609a      	str	r2, [r3, #8]
}
 8000e48:	bf00      	nop
 8000e4a:	370c      	adds	r7, #12
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr

08000e54 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8000e58:	4b04      	ldr	r3, [pc, #16]	@ (8000e6c <MX_APPE_Config+0x18>)
 8000e5a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000e5e:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8000e60:	f000 f824 	bl	8000eac <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8000e64:	f000 f829 	bl	8000eba <Config_HSE>

  return;
 8000e68:	bf00      	nop
}
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	58004000 	.word	0x58004000

08000e70 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8000e74:	f000 f835 	bl	8000ee2 <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8000e78:	f000 f84e 	bl	8000f18 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8000e7c:	4903      	ldr	r1, [pc, #12]	@ (8000e8c <MX_APPE_Init+0x1c>)
 8000e7e:	2000      	movs	r0, #0
 8000e80:	f000 fe34 	bl	8001aec <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8000e84:	f000 f856 	bl	8000f34 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8000e88:	bf00      	nop
}
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	20000588 	.word	0x20000588

08000e90 <Init_Smps>:

void Init_Smps(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8000e94:	bf00      	nop
}
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr

08000e9e <Init_Exti>:

void Init_Exti(void)
{
 8000e9e:	b580      	push	{r7, lr}
 8000ea0:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 8000ea2:	2050      	movs	r0, #80	@ 0x50
 8000ea4:	f7ff ff34 	bl	8000d10 <LL_EXTI_EnableIT_32_63>

  return;
 8000ea8:	bf00      	nop
}
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8000eb0:	bf00      	nop
}
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr

08000eba <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8000eba:	b580      	push	{r7, lr}
 8000ebc:	b082      	sub	sp, #8
 8000ebe:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8000ec0:	2000      	movs	r0, #0
 8000ec2:	f012 ffeb 	bl	8013e9c <OTP_Read>
 8000ec6:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d005      	beq.n	8000eda <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	799b      	ldrb	r3, [r3, #6]
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f7ff ff30 	bl	8000d38 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8000ed8:	bf00      	nop
 8000eda:	bf00      	nop
}
 8000edc:	3708      	adds	r7, #8
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}

08000ee2 <System_Init>:

static void System_Init(void)
{
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	af00      	add	r7, sp, #0
  Init_Smps();
 8000ee6:	f7ff ffd3 	bl	8000e90 <Init_Smps>

  Init_Exti();
 8000eea:	f7ff ffd8 	bl	8000e9e <Init_Exti>

  Init_Rtc();
 8000eee:	f000 f803 	bl	8000ef8 <Init_Rtc>

  return;
 8000ef2:	bf00      	nop
}
 8000ef4:	bd80      	pop	{r7, pc}
	...

08000ef8 <Init_Rtc>:

static void Init_Rtc(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8000efc:	4805      	ldr	r0, [pc, #20]	@ (8000f14 <Init_Rtc+0x1c>)
 8000efe:	f7ff ff86 	bl	8000e0e <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8000f02:	2100      	movs	r1, #0
 8000f04:	4803      	ldr	r0, [pc, #12]	@ (8000f14 <Init_Rtc+0x1c>)
 8000f06:	f7ff ff92 	bl	8000e2e <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8000f0a:	4802      	ldr	r0, [pc, #8]	@ (8000f14 <Init_Rtc+0x1c>)
 8000f0c:	f7ff ff72 	bl	8000df4 <LL_RTC_EnableWriteProtection>

  return;
 8000f10:	bf00      	nop
}
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	40002800 	.word	0x40002800

08000f18 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8000f1c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8000f20:	f7ff ff28 	bl	8000d74 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8000f24:	f017 fccc 	bl	80188c0 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8000f28:	2004      	movs	r0, #4
 8000f2a:	f7ff fedb 	bl	8000ce4 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 8000f2e:	bf00      	nop
}
 8000f30:	bd80      	pop	{r7, pc}
	...

08000f34 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b088      	sub	sp, #32
 8000f38:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 8000f3a:	f012 fd61 	bl	8013a00 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 8000f3e:	4a11      	ldr	r2, [pc, #68]	@ (8000f84 <appe_Tl_Init+0x50>)
 8000f40:	2100      	movs	r1, #0
 8000f42:	2004      	movs	r0, #4
 8000f44:	f017 fe80 	bl	8018c48 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8000f48:	4b0f      	ldr	r3, [pc, #60]	@ (8000f88 <appe_Tl_Init+0x54>)
 8000f4a:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8000f4c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f8c <appe_Tl_Init+0x58>)
 8000f4e:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8000f50:	463b      	mov	r3, r7
 8000f52:	4619      	mov	r1, r3
 8000f54:	480e      	ldr	r0, [pc, #56]	@ (8000f90 <appe_Tl_Init+0x5c>)
 8000f56:	f012 fc15 	bl	8013784 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 8000f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f94 <appe_Tl_Init+0x60>)
 8000f5c:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8000f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000f98 <appe_Tl_Init+0x64>)
 8000f60:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8000f62:	4b0e      	ldr	r3, [pc, #56]	@ (8000f9c <appe_Tl_Init+0x68>)
 8000f64:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8000f66:	f240 533c 	movw	r3, #1340	@ 0x53c
 8000f6a:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8000f6c:	f107 0308 	add.w	r3, r7, #8
 8000f70:	4618      	mov	r0, r3
 8000f72:	f012 fe8b 	bl	8013c8c <TL_MM_Init>

  TL_Enable();
 8000f76:	f012 fd3d 	bl	80139f4 <TL_Enable>

  return;
 8000f7a:	bf00      	nop
}
 8000f7c:	3720      	adds	r7, #32
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	080137bd 	.word	0x080137bd
 8000f88:	20030734 	.word	0x20030734
 8000f8c:	08000fa1 	.word	0x08000fa1
 8000f90:	08000fb9 	.word	0x08000fb9
 8000f94:	2003094c 	.word	0x2003094c
 8000f98:	20030840 	.word	0x20030840
 8000f9c:	200301f8 	.word	0x200301f8

08000fa0 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8000faa:	bf00      	nop
}
 8000fac:	370c      	adds	r7, #12
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr
	...

08000fb8 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b088      	sub	sp, #32
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	330b      	adds	r3, #11
 8000fc6:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	881b      	ldrh	r3, [r3, #0]
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 8000fd2:	2b07      	cmp	r3, #7
 8000fd4:	d81f      	bhi.n	8001016 <APPE_SysUserEvtRx+0x5e>
 8000fd6:	a201      	add	r2, pc, #4	@ (adr r2, 8000fdc <APPE_SysUserEvtRx+0x24>)
 8000fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fdc:	08000ffd 	.word	0x08000ffd
 8000fe0:	0800100f 	.word	0x0800100f
 8000fe4:	08001017 	.word	0x08001017
 8000fe8:	08001017 	.word	0x08001017
 8000fec:	08001017 	.word	0x08001017
 8000ff0:	08001017 	.word	0x08001017
 8000ff4:	08001017 	.word	0x08001017
 8000ff8:	08001017 	.word	0x08001017
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 8000ffc:	f107 030c 	add.w	r3, r7, #12
 8001000:	4618      	mov	r0, r3
 8001002:	f012 f975 	bl	80132f0 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
    APPE_SysEvtReadyProcessing(pPayload);
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f000 f81b 	bl	8001042 <APPE_SysEvtReadyProcessing>
    break;
 800100c:	e004      	b.n	8001018 <APPE_SysUserEvtRx+0x60>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
    APPE_SysEvtError(pPayload);
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f000 f806 	bl	8001020 <APPE_SysEvtError>
    break;
 8001014:	e000      	b.n	8001018 <APPE_SysUserEvtRx+0x60>
  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
    break;

  default:
    break;
 8001016:	bf00      	nop
  }

  return;
 8001018:	bf00      	nop
}
 800101a:	3720      	adds	r7, #32
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}

08001020 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	330b      	adds	r3, #11
 800102e:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	3302      	adds	r3, #2
 8001034:	60bb      	str	r3, [r7, #8]
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 8001036:	bf00      	nop
}
 8001038:	3714      	adds	r7, #20
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr

08001042 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 8001042:	b580      	push	{r7, lr}
 8001044:	b08a      	sub	sp, #40	@ 0x28
 8001046:	af00      	add	r7, sp, #0
 8001048:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 800104a:	f107 0308 	add.w	r3, r7, #8
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	605a      	str	r2, [r3, #4]
 8001054:	609a      	str	r2, [r3, #8]
 8001056:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 8001058:	2300      	movs	r3, #0
 800105a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 800105c:	2300      	movs	r3, #0
 800105e:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	330b      	adds	r3, #11
 8001066:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 8001068:	69fb      	ldr	r3, [r7, #28]
 800106a:	3302      	adds	r3, #2
 800106c:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 800106e:	69bb      	ldr	r3, [r7, #24]
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d11d      	bne.n	80010b2 <APPE_SysEvtReadyProcessing+0x70>
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");

    /* Traces channel initialization */
    APPD_EnableCPU2();
 8001076:	f7ff fe19 	bl	8000cac <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 800107a:	230f      	movs	r3, #15
 800107c:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 800107e:	237f      	movs	r3, #127	@ 0x7f
 8001080:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 8001082:	f7ff fe99 	bl	8000db8 <LL_DBGMCU_GetRevisionID>
 8001086:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);

    config_param.RevisionID = (uint16_t)RevisionID;
 8001088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800108a:	b29b      	uxth	r3, r3
 800108c:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 800108e:	f7ff fe85 	bl	8000d9c <LL_DBGMCU_GetDeviceID>
 8001092:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
    config_param.DeviceID = (uint16_t)DeviceID;
 8001094:	6a3b      	ldr	r3, [r7, #32]
 8001096:	b29b      	uxth	r3, r3
 8001098:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 800109a:	f107 0308 	add.w	r3, r7, #8
 800109e:	4618      	mov	r0, r3
 80010a0:	f012 f910 	bl	80132c4 <SHCI_C2_Config>

    APP_BLE_Init();
 80010a4:	f015 fff0 	bl	8017088 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 80010a8:	2100      	movs	r1, #0
 80010aa:	2001      	movs	r0, #1
 80010ac:	f017 fc1a 	bl	80188e4 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 80010b0:	e007      	b.n	80010c2 <APPE_SysEvtReadyProcessing+0x80>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 80010b2:	69bb      	ldr	r3, [r7, #24]
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d103      	bne.n	80010c2 <APPE_SysEvtReadyProcessing+0x80>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2200      	movs	r2, #0
 80010be:	701a      	strb	r2, [r3, #0]
  return;
 80010c0:	bf00      	nop
 80010c2:	bf00      	nop
}
 80010c4:	3728      	adds	r7, #40	@ 0x28
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 80010ca:	b580      	push	{r7, lr}
 80010cc:	b084      	sub	sp, #16
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010d2:	f002 fd15 	bl	8003b00 <HAL_GetTick>
 80010d6:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010e2:	d00a      	beq.n	80010fa <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 80010e4:	f002 fd24 	bl	8003b30 <HAL_GetTickFreq>
 80010e8:	4603      	mov	r3, r0
 80010ea:	461a      	mov	r2, r3
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	4413      	add	r3, r2
 80010f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010f2:	e002      	b.n	80010fa <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 80010f4:	f7ff fe6e 	bl	8000dd4 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 80010f8:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 80010fa:	f002 fd01 	bl	8003b00 <HAL_GetTick>
 80010fe:	4602      	mov	r2, r0
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	1ad3      	subs	r3, r2, r3
 8001104:	68fa      	ldr	r2, [r7, #12]
 8001106:	429a      	cmp	r2, r3
 8001108:	d8f4      	bhi.n	80010f4 <HAL_Delay+0x2a>
  }
}
 800110a:	bf00      	nop
 800110c:	bf00      	nop
 800110e:	3710      	adds	r7, #16
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8001118:	f04f 30ff 	mov.w	r0, #4294967295
 800111c:	f017 fc12 	bl	8018944 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 8001120:	bf00      	nop
 8001122:	bd80      	pop	{r7, pc}

08001124 <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 8001128:	bf00      	nop
}
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr

08001132 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 8001132:	b580      	push	{r7, lr}
 8001134:	b082      	sub	sp, #8
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800113a:	2100      	movs	r1, #0
 800113c:	2004      	movs	r0, #4
 800113e:	f017 fda5 	bl	8018c8c <UTIL_SEQ_SetTask>
  return;
 8001142:	bf00      	nop
}
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 800114a:	b580      	push	{r7, lr}
 800114c:	b082      	sub	sp, #8
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001152:	2002      	movs	r0, #2
 8001154:	f017 fe06 	bl	8018d64 <UTIL_SEQ_SetEvt>
  return;
 8001158:	bf00      	nop
}
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}

08001160 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001168:	2002      	movs	r0, #2
 800116a:	f017 fe1b 	bl	8018da4 <UTIL_SEQ_WaitEvt>
  return;
 800116e:	bf00      	nop
}
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}

08001176 <LL_AHB2_GRP1_EnableClock>:
{
 8001176:	b480      	push	{r7}
 8001178:	b085      	sub	sp, #20
 800117a:	af00      	add	r7, sp, #0
 800117c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800117e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001182:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001184:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	4313      	orrs	r3, r2
 800118c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800118e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001192:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	4013      	ands	r3, r2
 8001198:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800119a:	68fb      	ldr	r3, [r7, #12]
}
 800119c:	bf00      	nop
 800119e:	3714      	adds	r7, #20
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr

080011a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ae:	1d3b      	adds	r3, r7, #4
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
 80011b4:	605a      	str	r2, [r3, #4]
 80011b6:	609a      	str	r2, [r3, #8]
 80011b8:	60da      	str	r2, [r3, #12]
 80011ba:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011bc:	2004      	movs	r0, #4
 80011be:	f7ff ffda 	bl	8001176 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c2:	2002      	movs	r0, #2
 80011c4:	f7ff ffd7 	bl	8001176 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c8:	2001      	movs	r0, #1
 80011ca:	f7ff ffd4 	bl	8001176 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011ce:	2010      	movs	r0, #16
 80011d0:	f7ff ffd1 	bl	8001176 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PW_TMP_Pin|PW_MIC_Pin|D_CS_Pin, GPIO_PIN_RESET);
 80011d4:	2200      	movs	r2, #0
 80011d6:	f248 0190 	movw	r1, #32912	@ 0x8090
 80011da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011de:	f004 fe2f 	bl	8005e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CEN_Pin|D_SCLK_Pin|D_DC_Pin|D_MOSI_Pin
 80011e2:	2200      	movs	r2, #0
 80011e4:	2179      	movs	r1, #121	@ 0x79
 80011e6:	4835      	ldr	r0, [pc, #212]	@ (80012bc <MX_GPIO_Init+0x114>)
 80011e8:	f004 fe2a 	bl	8005e40 <HAL_GPIO_WritePin>
                          |D_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : ENT_Pin DOSE_Pin */
  GPIO_InitStruct.Pin = ENT_Pin|DOSE_Pin;
 80011ec:	2305      	movs	r3, #5
 80011ee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011f0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80011f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011f6:	2301      	movs	r3, #1
 80011f8:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011fa:	1d3b      	adds	r3, r7, #4
 80011fc:	4619      	mov	r1, r3
 80011fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001202:	f004 fbb7 	bl	8005974 <HAL_GPIO_Init>

  /*Configure GPIO pins : PW_TMP_Pin PW_MIC_Pin D_CS_Pin */
  GPIO_InitStruct.Pin = PW_TMP_Pin|PW_MIC_Pin|D_CS_Pin;
 8001206:	f248 0390 	movw	r3, #32912	@ 0x8090
 800120a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800120c:	2301      	movs	r3, #1
 800120e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001210:	2300      	movs	r3, #0
 8001212:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001214:	2300      	movs	r3, #0
 8001216:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001218:	1d3b      	adds	r3, r7, #4
 800121a:	4619      	mov	r1, r3
 800121c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001220:	f004 fba8 	bl	8005974 <HAL_GPIO_Init>

  /*Configure GPIO pins : ESC_Pin LIST_Pin */
  GPIO_InitStruct.Pin = ESC_Pin|LIST_Pin;
 8001224:	2360      	movs	r3, #96	@ 0x60
 8001226:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001228:	2300      	movs	r3, #0
 800122a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800122c:	2301      	movs	r3, #1
 800122e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001230:	1d3b      	adds	r3, r7, #4
 8001232:	4619      	mov	r1, r3
 8001234:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001238:	f004 fb9c 	bl	8005974 <HAL_GPIO_Init>

  /*Configure GPIO pins : CEN_Pin D_SCLK_Pin D_DC_Pin D_MOSI_Pin
                           D_RST_Pin */
  GPIO_InitStruct.Pin = CEN_Pin|D_SCLK_Pin|D_DC_Pin|D_MOSI_Pin
 800123c:	2379      	movs	r3, #121	@ 0x79
 800123e:	607b      	str	r3, [r7, #4]
                          |D_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001240:	2301      	movs	r3, #1
 8001242:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001244:	2300      	movs	r3, #0
 8001246:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001248:	2300      	movs	r3, #0
 800124a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800124c:	1d3b      	adds	r3, r7, #4
 800124e:	4619      	mov	r1, r3
 8001250:	481a      	ldr	r0, [pc, #104]	@ (80012bc <MX_GPIO_Init+0x114>)
 8001252:	f004 fb8f 	bl	8005974 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_I_Pin */
  GPIO_InitStruct.Pin = USB_I_Pin;
 8001256:	2310      	movs	r3, #16
 8001258:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800125a:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800125e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(USB_I_GPIO_Port, &GPIO_InitStruct);
 8001264:	1d3b      	adds	r3, r7, #4
 8001266:	4619      	mov	r1, r3
 8001268:	4815      	ldr	r0, [pc, #84]	@ (80012c0 <MX_GPIO_Init+0x118>)
 800126a:	f004 fb83 	bl	8005974 <HAL_GPIO_Init>

  /*Configure GPIO pin : D_BUSY_Pin */
  GPIO_InitStruct.Pin = D_BUSY_Pin;
 800126e:	2380      	movs	r3, #128	@ 0x80
 8001270:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001272:	2300      	movs	r3, #0
 8001274:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001276:	2300      	movs	r3, #0
 8001278:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(D_BUSY_GPIO_Port, &GPIO_InitStruct);
 800127a:	1d3b      	adds	r3, r7, #4
 800127c:	4619      	mov	r1, r3
 800127e:	480f      	ldr	r0, [pc, #60]	@ (80012bc <MX_GPIO_Init+0x114>)
 8001280:	f004 fb78 	bl	8005974 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001284:	2200      	movs	r2, #0
 8001286:	2100      	movs	r1, #0
 8001288:	2006      	movs	r0, #6
 800128a:	f004 fb14 	bl	80058b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800128e:	2006      	movs	r0, #6
 8001290:	f004 fb2b 	bl	80058ea <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001294:	2200      	movs	r2, #0
 8001296:	2100      	movs	r1, #0
 8001298:	2008      	movs	r0, #8
 800129a:	f004 fb0c 	bl	80058b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800129e:	2008      	movs	r0, #8
 80012a0:	f004 fb23 	bl	80058ea <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80012a4:	2200      	movs	r2, #0
 80012a6:	2100      	movs	r1, #0
 80012a8:	200a      	movs	r0, #10
 80012aa:	f004 fb04 	bl	80058b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80012ae:	200a      	movs	r0, #10
 80012b0:	f004 fb1b 	bl	80058ea <HAL_NVIC_EnableIRQ>

}
 80012b4:	bf00      	nop
 80012b6:	3718      	adds	r7, #24
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	48000400 	.word	0x48000400
 80012c0:	48001000 	.word	0x48001000

080012c4 <LL_EXTI_EnableIT_0_31>:
{
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80012cc:	4b06      	ldr	r3, [pc, #24]	@ (80012e8 <LL_EXTI_EnableIT_0_31+0x24>)
 80012ce:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80012d2:	4905      	ldr	r1, [pc, #20]	@ (80012e8 <LL_EXTI_EnableIT_0_31+0x24>)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	4313      	orrs	r3, r2
 80012d8:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 80012dc:	bf00      	nop
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr
 80012e8:	58000800 	.word	0x58000800

080012ec <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80012f4:	4b05      	ldr	r3, [pc, #20]	@ (800130c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	4904      	ldr	r1, [pc, #16]	@ (800130c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4313      	orrs	r3, r2
 80012fe:	600b      	str	r3, [r1, #0]

}
 8001300:	bf00      	nop
 8001302:	370c      	adds	r7, #12
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr
 800130c:	58000800 	.word	0x58000800

08001310 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001316:	4b0d      	ldr	r3, [pc, #52]	@ (800134c <ReadRtcSsrValue+0x3c>)
 8001318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800131a:	b29b      	uxth	r3, r3
 800131c:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800131e:	4b0b      	ldr	r3, [pc, #44]	@ (800134c <ReadRtcSsrValue+0x3c>)
 8001320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001322:	b29b      	uxth	r3, r3
 8001324:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 8001326:	e005      	b.n	8001334 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800132c:	4b07      	ldr	r3, [pc, #28]	@ (800134c <ReadRtcSsrValue+0x3c>)
 800132e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001330:	b29b      	uxth	r3, r3
 8001332:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8001334:	687a      	ldr	r2, [r7, #4]
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	429a      	cmp	r2, r3
 800133a:	d1f5      	bne.n	8001328 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 800133c:	683b      	ldr	r3, [r7, #0]
}
 800133e:	4618      	mov	r0, r3
 8001340:	370c      	adds	r7, #12
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	40002800 	.word	0x40002800

08001350 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8001350:	b480      	push	{r7}
 8001352:	b085      	sub	sp, #20
 8001354:	af00      	add	r7, sp, #0
 8001356:	4603      	mov	r3, r0
 8001358:	460a      	mov	r2, r1
 800135a:	71fb      	strb	r3, [r7, #7]
 800135c:	4613      	mov	r3, r2
 800135e:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8001360:	79ba      	ldrb	r2, [r7, #6]
 8001362:	491d      	ldr	r1, [pc, #116]	@ (80013d8 <LinkTimerAfter+0x88>)
 8001364:	4613      	mov	r3, r2
 8001366:	005b      	lsls	r3, r3, #1
 8001368:	4413      	add	r3, r2
 800136a:	00db      	lsls	r3, r3, #3
 800136c:	440b      	add	r3, r1
 800136e:	3315      	adds	r3, #21
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001374:	7bfb      	ldrb	r3, [r7, #15]
 8001376:	2b06      	cmp	r3, #6
 8001378:	d009      	beq.n	800138e <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 800137a:	7bfa      	ldrb	r2, [r7, #15]
 800137c:	4916      	ldr	r1, [pc, #88]	@ (80013d8 <LinkTimerAfter+0x88>)
 800137e:	4613      	mov	r3, r2
 8001380:	005b      	lsls	r3, r3, #1
 8001382:	4413      	add	r3, r2
 8001384:	00db      	lsls	r3, r3, #3
 8001386:	440b      	add	r3, r1
 8001388:	3314      	adds	r3, #20
 800138a:	79fa      	ldrb	r2, [r7, #7]
 800138c:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 800138e:	79fa      	ldrb	r2, [r7, #7]
 8001390:	4911      	ldr	r1, [pc, #68]	@ (80013d8 <LinkTimerAfter+0x88>)
 8001392:	4613      	mov	r3, r2
 8001394:	005b      	lsls	r3, r3, #1
 8001396:	4413      	add	r3, r2
 8001398:	00db      	lsls	r3, r3, #3
 800139a:	440b      	add	r3, r1
 800139c:	3315      	adds	r3, #21
 800139e:	7bfa      	ldrb	r2, [r7, #15]
 80013a0:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 80013a2:	79fa      	ldrb	r2, [r7, #7]
 80013a4:	490c      	ldr	r1, [pc, #48]	@ (80013d8 <LinkTimerAfter+0x88>)
 80013a6:	4613      	mov	r3, r2
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	4413      	add	r3, r2
 80013ac:	00db      	lsls	r3, r3, #3
 80013ae:	440b      	add	r3, r1
 80013b0:	3314      	adds	r3, #20
 80013b2:	79ba      	ldrb	r2, [r7, #6]
 80013b4:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 80013b6:	79ba      	ldrb	r2, [r7, #6]
 80013b8:	4907      	ldr	r1, [pc, #28]	@ (80013d8 <LinkTimerAfter+0x88>)
 80013ba:	4613      	mov	r3, r2
 80013bc:	005b      	lsls	r3, r3, #1
 80013be:	4413      	add	r3, r2
 80013c0:	00db      	lsls	r3, r3, #3
 80013c2:	440b      	add	r3, r1
 80013c4:	3315      	adds	r3, #21
 80013c6:	79fa      	ldrb	r2, [r7, #7]
 80013c8:	701a      	strb	r2, [r3, #0]

  return;
 80013ca:	bf00      	nop
}
 80013cc:	3714      	adds	r7, #20
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop
 80013d8:	200003dc 	.word	0x200003dc

080013dc <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 80013dc:	b480      	push	{r7}
 80013de:	b085      	sub	sp, #20
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	460a      	mov	r2, r1
 80013e6:	71fb      	strb	r3, [r7, #7]
 80013e8:	4613      	mov	r3, r2
 80013ea:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 80013ec:	4b29      	ldr	r3, [pc, #164]	@ (8001494 <LinkTimerBefore+0xb8>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	79ba      	ldrb	r2, [r7, #6]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d032      	beq.n	800145e <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 80013f8:	79ba      	ldrb	r2, [r7, #6]
 80013fa:	4927      	ldr	r1, [pc, #156]	@ (8001498 <LinkTimerBefore+0xbc>)
 80013fc:	4613      	mov	r3, r2
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	4413      	add	r3, r2
 8001402:	00db      	lsls	r3, r3, #3
 8001404:	440b      	add	r3, r1
 8001406:	3314      	adds	r3, #20
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 800140c:	7bfa      	ldrb	r2, [r7, #15]
 800140e:	4922      	ldr	r1, [pc, #136]	@ (8001498 <LinkTimerBefore+0xbc>)
 8001410:	4613      	mov	r3, r2
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	4413      	add	r3, r2
 8001416:	00db      	lsls	r3, r3, #3
 8001418:	440b      	add	r3, r1
 800141a:	3315      	adds	r3, #21
 800141c:	79fa      	ldrb	r2, [r7, #7]
 800141e:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8001420:	79fa      	ldrb	r2, [r7, #7]
 8001422:	491d      	ldr	r1, [pc, #116]	@ (8001498 <LinkTimerBefore+0xbc>)
 8001424:	4613      	mov	r3, r2
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	4413      	add	r3, r2
 800142a:	00db      	lsls	r3, r3, #3
 800142c:	440b      	add	r3, r1
 800142e:	3315      	adds	r3, #21
 8001430:	79ba      	ldrb	r2, [r7, #6]
 8001432:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8001434:	79fa      	ldrb	r2, [r7, #7]
 8001436:	4918      	ldr	r1, [pc, #96]	@ (8001498 <LinkTimerBefore+0xbc>)
 8001438:	4613      	mov	r3, r2
 800143a:	005b      	lsls	r3, r3, #1
 800143c:	4413      	add	r3, r2
 800143e:	00db      	lsls	r3, r3, #3
 8001440:	440b      	add	r3, r1
 8001442:	3314      	adds	r3, #20
 8001444:	7bfa      	ldrb	r2, [r7, #15]
 8001446:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001448:	79ba      	ldrb	r2, [r7, #6]
 800144a:	4913      	ldr	r1, [pc, #76]	@ (8001498 <LinkTimerBefore+0xbc>)
 800144c:	4613      	mov	r3, r2
 800144e:	005b      	lsls	r3, r3, #1
 8001450:	4413      	add	r3, r2
 8001452:	00db      	lsls	r3, r3, #3
 8001454:	440b      	add	r3, r1
 8001456:	3314      	adds	r3, #20
 8001458:	79fa      	ldrb	r2, [r7, #7]
 800145a:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 800145c:	e014      	b.n	8001488 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 800145e:	79fa      	ldrb	r2, [r7, #7]
 8001460:	490d      	ldr	r1, [pc, #52]	@ (8001498 <LinkTimerBefore+0xbc>)
 8001462:	4613      	mov	r3, r2
 8001464:	005b      	lsls	r3, r3, #1
 8001466:	4413      	add	r3, r2
 8001468:	00db      	lsls	r3, r3, #3
 800146a:	440b      	add	r3, r1
 800146c:	3315      	adds	r3, #21
 800146e:	79ba      	ldrb	r2, [r7, #6]
 8001470:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001472:	79ba      	ldrb	r2, [r7, #6]
 8001474:	4908      	ldr	r1, [pc, #32]	@ (8001498 <LinkTimerBefore+0xbc>)
 8001476:	4613      	mov	r3, r2
 8001478:	005b      	lsls	r3, r3, #1
 800147a:	4413      	add	r3, r2
 800147c:	00db      	lsls	r3, r3, #3
 800147e:	440b      	add	r3, r1
 8001480:	3314      	adds	r3, #20
 8001482:	79fa      	ldrb	r2, [r7, #7]
 8001484:	701a      	strb	r2, [r3, #0]
  return;
 8001486:	bf00      	nop
}
 8001488:	3714      	adds	r7, #20
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	2000046c 	.word	0x2000046c
 8001498:	200003dc 	.word	0x200003dc

0800149c <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	4603      	mov	r3, r0
 80014a4:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80014a6:	4b4e      	ldr	r3, [pc, #312]	@ (80015e0 <linkTimer+0x144>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b06      	cmp	r3, #6
 80014ae:	d118      	bne.n	80014e2 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 80014b0:	4b4b      	ldr	r3, [pc, #300]	@ (80015e0 <linkTimer+0x144>)
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	b2da      	uxtb	r2, r3
 80014b6:	4b4b      	ldr	r3, [pc, #300]	@ (80015e4 <linkTimer+0x148>)
 80014b8:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 80014ba:	4a49      	ldr	r2, [pc, #292]	@ (80015e0 <linkTimer+0x144>)
 80014bc:	79fb      	ldrb	r3, [r7, #7]
 80014be:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 80014c0:	79fa      	ldrb	r2, [r7, #7]
 80014c2:	4949      	ldr	r1, [pc, #292]	@ (80015e8 <linkTimer+0x14c>)
 80014c4:	4613      	mov	r3, r2
 80014c6:	005b      	lsls	r3, r3, #1
 80014c8:	4413      	add	r3, r2
 80014ca:	00db      	lsls	r3, r3, #3
 80014cc:	440b      	add	r3, r1
 80014ce:	3315      	adds	r3, #21
 80014d0:	2206      	movs	r2, #6
 80014d2:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80014d4:	4b45      	ldr	r3, [pc, #276]	@ (80015ec <linkTimer+0x150>)
 80014d6:	f04f 32ff 	mov.w	r2, #4294967295
 80014da:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 80014dc:	2300      	movs	r3, #0
 80014de:	81fb      	strh	r3, [r7, #14]
 80014e0:	e078      	b.n	80015d4 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 80014e2:	f000 f909 	bl	80016f8 <ReturnTimeElapsed>
 80014e6:	4603      	mov	r3, r0
 80014e8:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 80014ea:	79fa      	ldrb	r2, [r7, #7]
 80014ec:	493e      	ldr	r1, [pc, #248]	@ (80015e8 <linkTimer+0x14c>)
 80014ee:	4613      	mov	r3, r2
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	4413      	add	r3, r2
 80014f4:	00db      	lsls	r3, r3, #3
 80014f6:	440b      	add	r3, r1
 80014f8:	3308      	adds	r3, #8
 80014fa:	6819      	ldr	r1, [r3, #0]
 80014fc:	89fb      	ldrh	r3, [r7, #14]
 80014fe:	79fa      	ldrb	r2, [r7, #7]
 8001500:	4419      	add	r1, r3
 8001502:	4839      	ldr	r0, [pc, #228]	@ (80015e8 <linkTimer+0x14c>)
 8001504:	4613      	mov	r3, r2
 8001506:	005b      	lsls	r3, r3, #1
 8001508:	4413      	add	r3, r2
 800150a:	00db      	lsls	r3, r3, #3
 800150c:	4403      	add	r3, r0
 800150e:	3308      	adds	r3, #8
 8001510:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8001512:	79fa      	ldrb	r2, [r7, #7]
 8001514:	4934      	ldr	r1, [pc, #208]	@ (80015e8 <linkTimer+0x14c>)
 8001516:	4613      	mov	r3, r2
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	4413      	add	r3, r2
 800151c:	00db      	lsls	r3, r3, #3
 800151e:	440b      	add	r3, r1
 8001520:	3308      	adds	r3, #8
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8001526:	4b2e      	ldr	r3, [pc, #184]	@ (80015e0 <linkTimer+0x144>)
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	b2db      	uxtb	r3, r3
 800152c:	4619      	mov	r1, r3
 800152e:	4a2e      	ldr	r2, [pc, #184]	@ (80015e8 <linkTimer+0x14c>)
 8001530:	460b      	mov	r3, r1
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	440b      	add	r3, r1
 8001536:	00db      	lsls	r3, r3, #3
 8001538:	4413      	add	r3, r2
 800153a:	3308      	adds	r3, #8
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	68ba      	ldr	r2, [r7, #8]
 8001540:	429a      	cmp	r2, r3
 8001542:	d337      	bcc.n	80015b4 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8001544:	4b26      	ldr	r3, [pc, #152]	@ (80015e0 <linkTimer+0x144>)
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 800154a:	7b7a      	ldrb	r2, [r7, #13]
 800154c:	4926      	ldr	r1, [pc, #152]	@ (80015e8 <linkTimer+0x14c>)
 800154e:	4613      	mov	r3, r2
 8001550:	005b      	lsls	r3, r3, #1
 8001552:	4413      	add	r3, r2
 8001554:	00db      	lsls	r3, r3, #3
 8001556:	440b      	add	r3, r1
 8001558:	3315      	adds	r3, #21
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 800155e:	e013      	b.n	8001588 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001560:	7b7a      	ldrb	r2, [r7, #13]
 8001562:	4921      	ldr	r1, [pc, #132]	@ (80015e8 <linkTimer+0x14c>)
 8001564:	4613      	mov	r3, r2
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	4413      	add	r3, r2
 800156a:	00db      	lsls	r3, r3, #3
 800156c:	440b      	add	r3, r1
 800156e:	3315      	adds	r3, #21
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8001574:	7b7a      	ldrb	r2, [r7, #13]
 8001576:	491c      	ldr	r1, [pc, #112]	@ (80015e8 <linkTimer+0x14c>)
 8001578:	4613      	mov	r3, r2
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	4413      	add	r3, r2
 800157e:	00db      	lsls	r3, r3, #3
 8001580:	440b      	add	r3, r1
 8001582:	3315      	adds	r3, #21
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001588:	7b3b      	ldrb	r3, [r7, #12]
 800158a:	2b06      	cmp	r3, #6
 800158c:	d00b      	beq.n	80015a6 <linkTimer+0x10a>
 800158e:	7b3a      	ldrb	r2, [r7, #12]
 8001590:	4915      	ldr	r1, [pc, #84]	@ (80015e8 <linkTimer+0x14c>)
 8001592:	4613      	mov	r3, r2
 8001594:	005b      	lsls	r3, r3, #1
 8001596:	4413      	add	r3, r2
 8001598:	00db      	lsls	r3, r3, #3
 800159a:	440b      	add	r3, r1
 800159c:	3308      	adds	r3, #8
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	68ba      	ldr	r2, [r7, #8]
 80015a2:	429a      	cmp	r2, r3
 80015a4:	d2dc      	bcs.n	8001560 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 80015a6:	7b7a      	ldrb	r2, [r7, #13]
 80015a8:	79fb      	ldrb	r3, [r7, #7]
 80015aa:	4611      	mov	r1, r2
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7ff fecf 	bl	8001350 <LinkTimerAfter>
 80015b2:	e00f      	b.n	80015d4 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 80015b4:	4b0a      	ldr	r3, [pc, #40]	@ (80015e0 <linkTimer+0x144>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	b2da      	uxtb	r2, r3
 80015ba:	79fb      	ldrb	r3, [r7, #7]
 80015bc:	4611      	mov	r1, r2
 80015be:	4618      	mov	r0, r3
 80015c0:	f7ff ff0c 	bl	80013dc <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 80015c4:	4b06      	ldr	r3, [pc, #24]	@ (80015e0 <linkTimer+0x144>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	b2da      	uxtb	r2, r3
 80015ca:	4b06      	ldr	r3, [pc, #24]	@ (80015e4 <linkTimer+0x148>)
 80015cc:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 80015ce:	4a04      	ldr	r2, [pc, #16]	@ (80015e0 <linkTimer+0x144>)
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 80015d4:	89fb      	ldrh	r3, [r7, #14]
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3710      	adds	r7, #16
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	2000046c 	.word	0x2000046c
 80015e4:	2000046d 	.word	0x2000046d
 80015e8:	200003dc 	.word	0x200003dc
 80015ec:	20000470 	.word	0x20000470

080015f0 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b085      	sub	sp, #20
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	4603      	mov	r3, r0
 80015f8:	460a      	mov	r2, r1
 80015fa:	71fb      	strb	r3, [r7, #7]
 80015fc:	4613      	mov	r3, r2
 80015fe:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8001600:	4b39      	ldr	r3, [pc, #228]	@ (80016e8 <UnlinkTimer+0xf8>)
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	b2db      	uxtb	r3, r3
 8001606:	79fa      	ldrb	r2, [r7, #7]
 8001608:	429a      	cmp	r2, r3
 800160a:	d111      	bne.n	8001630 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 800160c:	4b36      	ldr	r3, [pc, #216]	@ (80016e8 <UnlinkTimer+0xf8>)
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	b2da      	uxtb	r2, r3
 8001612:	4b36      	ldr	r3, [pc, #216]	@ (80016ec <UnlinkTimer+0xfc>)
 8001614:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8001616:	79fa      	ldrb	r2, [r7, #7]
 8001618:	4935      	ldr	r1, [pc, #212]	@ (80016f0 <UnlinkTimer+0x100>)
 800161a:	4613      	mov	r3, r2
 800161c:	005b      	lsls	r3, r3, #1
 800161e:	4413      	add	r3, r2
 8001620:	00db      	lsls	r3, r3, #3
 8001622:	440b      	add	r3, r1
 8001624:	3315      	adds	r3, #21
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	b2da      	uxtb	r2, r3
 800162a:	4b2f      	ldr	r3, [pc, #188]	@ (80016e8 <UnlinkTimer+0xf8>)
 800162c:	701a      	strb	r2, [r3, #0]
 800162e:	e03e      	b.n	80016ae <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001630:	79fa      	ldrb	r2, [r7, #7]
 8001632:	492f      	ldr	r1, [pc, #188]	@ (80016f0 <UnlinkTimer+0x100>)
 8001634:	4613      	mov	r3, r2
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	4413      	add	r3, r2
 800163a:	00db      	lsls	r3, r3, #3
 800163c:	440b      	add	r3, r1
 800163e:	3314      	adds	r3, #20
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8001644:	79fa      	ldrb	r2, [r7, #7]
 8001646:	492a      	ldr	r1, [pc, #168]	@ (80016f0 <UnlinkTimer+0x100>)
 8001648:	4613      	mov	r3, r2
 800164a:	005b      	lsls	r3, r3, #1
 800164c:	4413      	add	r3, r2
 800164e:	00db      	lsls	r3, r3, #3
 8001650:	440b      	add	r3, r1
 8001652:	3315      	adds	r3, #21
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8001658:	79f9      	ldrb	r1, [r7, #7]
 800165a:	7bfa      	ldrb	r2, [r7, #15]
 800165c:	4824      	ldr	r0, [pc, #144]	@ (80016f0 <UnlinkTimer+0x100>)
 800165e:	460b      	mov	r3, r1
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	440b      	add	r3, r1
 8001664:	00db      	lsls	r3, r3, #3
 8001666:	4403      	add	r3, r0
 8001668:	3315      	adds	r3, #21
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	b2d8      	uxtb	r0, r3
 800166e:	4920      	ldr	r1, [pc, #128]	@ (80016f0 <UnlinkTimer+0x100>)
 8001670:	4613      	mov	r3, r2
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	4413      	add	r3, r2
 8001676:	00db      	lsls	r3, r3, #3
 8001678:	440b      	add	r3, r1
 800167a:	3315      	adds	r3, #21
 800167c:	4602      	mov	r2, r0
 800167e:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001680:	7bbb      	ldrb	r3, [r7, #14]
 8001682:	2b06      	cmp	r3, #6
 8001684:	d013      	beq.n	80016ae <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8001686:	79f9      	ldrb	r1, [r7, #7]
 8001688:	7bba      	ldrb	r2, [r7, #14]
 800168a:	4819      	ldr	r0, [pc, #100]	@ (80016f0 <UnlinkTimer+0x100>)
 800168c:	460b      	mov	r3, r1
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	440b      	add	r3, r1
 8001692:	00db      	lsls	r3, r3, #3
 8001694:	4403      	add	r3, r0
 8001696:	3314      	adds	r3, #20
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	b2d8      	uxtb	r0, r3
 800169c:	4914      	ldr	r1, [pc, #80]	@ (80016f0 <UnlinkTimer+0x100>)
 800169e:	4613      	mov	r3, r2
 80016a0:	005b      	lsls	r3, r3, #1
 80016a2:	4413      	add	r3, r2
 80016a4:	00db      	lsls	r3, r3, #3
 80016a6:	440b      	add	r3, r1
 80016a8:	3314      	adds	r3, #20
 80016aa:	4602      	mov	r2, r0
 80016ac:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 80016ae:	79fa      	ldrb	r2, [r7, #7]
 80016b0:	490f      	ldr	r1, [pc, #60]	@ (80016f0 <UnlinkTimer+0x100>)
 80016b2:	4613      	mov	r3, r2
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	4413      	add	r3, r2
 80016b8:	00db      	lsls	r3, r3, #3
 80016ba:	440b      	add	r3, r1
 80016bc:	330c      	adds	r3, #12
 80016be:	2201      	movs	r2, #1
 80016c0:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 80016c2:	4b09      	ldr	r3, [pc, #36]	@ (80016e8 <UnlinkTimer+0xf8>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	b2db      	uxtb	r3, r3
 80016c8:	2b06      	cmp	r3, #6
 80016ca:	d107      	bne.n	80016dc <UnlinkTimer+0xec>
 80016cc:	79bb      	ldrb	r3, [r7, #6]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d104      	bne.n	80016dc <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80016d2:	4b08      	ldr	r3, [pc, #32]	@ (80016f4 <UnlinkTimer+0x104>)
 80016d4:	f04f 32ff 	mov.w	r2, #4294967295
 80016d8:	601a      	str	r2, [r3, #0]
  }

  return;
 80016da:	bf00      	nop
 80016dc:	bf00      	nop
}
 80016de:	3714      	adds	r7, #20
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr
 80016e8:	2000046c 	.word	0x2000046c
 80016ec:	2000046d 	.word	0x2000046d
 80016f0:	200003dc 	.word	0x200003dc
 80016f4:	20000470 	.word	0x20000470

080016f8 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 80016fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001768 <ReturnTimeElapsed+0x70>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001706:	d026      	beq.n	8001756 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001708:	f7ff fe02 	bl	8001310 <ReadRtcSsrValue>
 800170c:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 800170e:	4b16      	ldr	r3, [pc, #88]	@ (8001768 <ReturnTimeElapsed+0x70>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	429a      	cmp	r2, r3
 8001716:	d805      	bhi.n	8001724 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8001718:	4b13      	ldr	r3, [pc, #76]	@ (8001768 <ReturnTimeElapsed+0x70>)
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	1ad3      	subs	r3, r2, r3
 8001720:	607b      	str	r3, [r7, #4]
 8001722:	e00a      	b.n	800173a <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8001724:	4b11      	ldr	r3, [pc, #68]	@ (800176c <ReturnTimeElapsed+0x74>)
 8001726:	881b      	ldrh	r3, [r3, #0]
 8001728:	461a      	mov	r2, r3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001730:	4b0d      	ldr	r3, [pc, #52]	@ (8001768 <ReturnTimeElapsed+0x70>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	683a      	ldr	r2, [r7, #0]
 8001736:	4413      	add	r3, r2
 8001738:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 800173a:	4b0d      	ldr	r3, [pc, #52]	@ (8001770 <ReturnTimeElapsed+0x78>)
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	461a      	mov	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	fb02 f303 	mul.w	r3, r2, r3
 8001746:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8001748:	4b0a      	ldr	r3, [pc, #40]	@ (8001774 <ReturnTimeElapsed+0x7c>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	461a      	mov	r2, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	40d3      	lsrs	r3, r2
 8001752:	607b      	str	r3, [r7, #4]
 8001754:	e001      	b.n	800175a <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8001756:	2300      	movs	r3, #0
 8001758:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	b29b      	uxth	r3, r3
}
 800175e:	4618      	mov	r0, r3
 8001760:	3708      	adds	r7, #8
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	20000470 	.word	0x20000470
 800176c:	20000478 	.word	0x20000478
 8001770:	20000476 	.word	0x20000476
 8001774:	20000475 	.word	0x20000475

08001778 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	4603      	mov	r3, r0
 8001780:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8001782:	88fb      	ldrh	r3, [r7, #6]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d108      	bne.n	800179a <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001788:	f7ff fdc2 	bl	8001310 <ReadRtcSsrValue>
 800178c:	4603      	mov	r3, r0
 800178e:	4a21      	ldr	r2, [pc, #132]	@ (8001814 <RestartWakeupCounter+0x9c>)
 8001790:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001792:	2003      	movs	r0, #3
 8001794:	f004 f8d1 	bl	800593a <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8001798:	e039      	b.n	800180e <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 800179a:	88fb      	ldrh	r3, [r7, #6]
 800179c:	2b01      	cmp	r3, #1
 800179e:	d803      	bhi.n	80017a8 <RestartWakeupCounter+0x30>
 80017a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001818 <RestartWakeupCounter+0xa0>)
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d002      	beq.n	80017ae <RestartWakeupCounter+0x36>
      Value -= 1;
 80017a8:	88fb      	ldrh	r3, [r7, #6]
 80017aa:	3b01      	subs	r3, #1
 80017ac:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 80017ae:	bf00      	nop
 80017b0:	4b1a      	ldr	r3, [pc, #104]	@ (800181c <RestartWakeupCounter+0xa4>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	68db      	ldr	r3, [r3, #12]
 80017b6:	f003 0304 	and.w	r3, r3, #4
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d0f8      	beq.n	80017b0 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 80017be:	4b17      	ldr	r3, [pc, #92]	@ (800181c <RestartWakeupCounter+0xa4>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	68db      	ldr	r3, [r3, #12]
 80017c4:	b2da      	uxtb	r2, r3
 80017c6:	4b15      	ldr	r3, [pc, #84]	@ (800181c <RestartWakeupCounter+0xa4>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80017ce:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80017d0:	4b13      	ldr	r3, [pc, #76]	@ (8001820 <RestartWakeupCounter+0xa8>)
 80017d2:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80017d6:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 80017d8:	2003      	movs	r0, #3
 80017da:	f004 f8bc 	bl	8005956 <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 80017de:	4b11      	ldr	r3, [pc, #68]	@ (8001824 <RestartWakeupCounter+0xac>)
 80017e0:	695b      	ldr	r3, [r3, #20]
 80017e2:	0c1b      	lsrs	r3, r3, #16
 80017e4:	041b      	lsls	r3, r3, #16
 80017e6:	88fa      	ldrh	r2, [r7, #6]
 80017e8:	490e      	ldr	r1, [pc, #56]	@ (8001824 <RestartWakeupCounter+0xac>)
 80017ea:	4313      	orrs	r3, r2
 80017ec:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 80017ee:	f7ff fd8f 	bl	8001310 <ReadRtcSsrValue>
 80017f2:	4603      	mov	r3, r0
 80017f4:	4a07      	ldr	r2, [pc, #28]	@ (8001814 <RestartWakeupCounter+0x9c>)
 80017f6:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 80017f8:	4b08      	ldr	r3, [pc, #32]	@ (800181c <RestartWakeupCounter+0xa4>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	689a      	ldr	r2, [r3, #8]
 80017fe:	4b07      	ldr	r3, [pc, #28]	@ (800181c <RestartWakeupCounter+0xa4>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001806:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8001808:	f3af 8000 	nop.w
  return ;
 800180c:	bf00      	nop
}
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20000470 	.word	0x20000470
 8001818:	20000475 	.word	0x20000475
 800181c:	20000588 	.word	0x20000588
 8001820:	58000800 	.word	0x58000800
 8001824:	40002800 	.word	0x40002800

08001828 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 800182e:	4b45      	ldr	r3, [pc, #276]	@ (8001944 <RescheduleTimerList+0x11c>)
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001836:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800183a:	d107      	bne.n	800184c <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 800183c:	bf00      	nop
 800183e:	4b42      	ldr	r3, [pc, #264]	@ (8001948 <RescheduleTimerList+0x120>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	f003 0304 	and.w	r3, r3, #4
 8001848:	2b00      	cmp	r3, #0
 800184a:	d1f8      	bne.n	800183e <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 800184c:	4b3e      	ldr	r3, [pc, #248]	@ (8001948 <RescheduleTimerList+0x120>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	689a      	ldr	r2, [r3, #8]
 8001852:	4b3d      	ldr	r3, [pc, #244]	@ (8001948 <RescheduleTimerList+0x120>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800185a:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 800185c:	4b3b      	ldr	r3, [pc, #236]	@ (800194c <RescheduleTimerList+0x124>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8001862:	7bfa      	ldrb	r2, [r7, #15]
 8001864:	493a      	ldr	r1, [pc, #232]	@ (8001950 <RescheduleTimerList+0x128>)
 8001866:	4613      	mov	r3, r2
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	4413      	add	r3, r2
 800186c:	00db      	lsls	r3, r3, #3
 800186e:	440b      	add	r3, r1
 8001870:	3308      	adds	r3, #8
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8001876:	f7ff ff3f 	bl	80016f8 <ReturnTimeElapsed>
 800187a:	4603      	mov	r3, r0
 800187c:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 800187e:	88fb      	ldrh	r3, [r7, #6]
 8001880:	68ba      	ldr	r2, [r7, #8]
 8001882:	429a      	cmp	r2, r3
 8001884:	d205      	bcs.n	8001892 <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8001886:	2300      	movs	r3, #0
 8001888:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800188a:	4b32      	ldr	r3, [pc, #200]	@ (8001954 <RescheduleTimerList+0x12c>)
 800188c:	2201      	movs	r2, #1
 800188e:	701a      	strb	r2, [r3, #0]
 8001890:	e04d      	b.n	800192e <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8001892:	88fb      	ldrh	r3, [r7, #6]
 8001894:	4a30      	ldr	r2, [pc, #192]	@ (8001958 <RescheduleTimerList+0x130>)
 8001896:	8812      	ldrh	r2, [r2, #0]
 8001898:	b292      	uxth	r2, r2
 800189a:	4413      	add	r3, r2
 800189c:	461a      	mov	r2, r3
 800189e:	68bb      	ldr	r3, [r7, #8]
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d906      	bls.n	80018b2 <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 80018a4:	4b2c      	ldr	r3, [pc, #176]	@ (8001958 <RescheduleTimerList+0x130>)
 80018a6:	881b      	ldrh	r3, [r3, #0]
 80018a8:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 80018aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001954 <RescheduleTimerList+0x12c>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	701a      	strb	r2, [r3, #0]
 80018b0:	e03d      	b.n	800192e <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 80018b2:	68bb      	ldr	r3, [r7, #8]
 80018b4:	b29a      	uxth	r2, r3
 80018b6:	88fb      	ldrh	r3, [r7, #6]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80018bc:	4b25      	ldr	r3, [pc, #148]	@ (8001954 <RescheduleTimerList+0x12c>)
 80018be:	2201      	movs	r2, #1
 80018c0:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80018c2:	e034      	b.n	800192e <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 80018c4:	7bfa      	ldrb	r2, [r7, #15]
 80018c6:	4922      	ldr	r1, [pc, #136]	@ (8001950 <RescheduleTimerList+0x128>)
 80018c8:	4613      	mov	r3, r2
 80018ca:	005b      	lsls	r3, r3, #1
 80018cc:	4413      	add	r3, r2
 80018ce:	00db      	lsls	r3, r3, #3
 80018d0:	440b      	add	r3, r1
 80018d2:	3308      	adds	r3, #8
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	88fb      	ldrh	r3, [r7, #6]
 80018d8:	429a      	cmp	r2, r3
 80018da:	d20a      	bcs.n	80018f2 <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 80018dc:	7bfa      	ldrb	r2, [r7, #15]
 80018de:	491c      	ldr	r1, [pc, #112]	@ (8001950 <RescheduleTimerList+0x128>)
 80018e0:	4613      	mov	r3, r2
 80018e2:	005b      	lsls	r3, r3, #1
 80018e4:	4413      	add	r3, r2
 80018e6:	00db      	lsls	r3, r3, #3
 80018e8:	440b      	add	r3, r1
 80018ea:	3308      	adds	r3, #8
 80018ec:	2200      	movs	r2, #0
 80018ee:	601a      	str	r2, [r3, #0]
 80018f0:	e013      	b.n	800191a <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 80018f2:	7bfa      	ldrb	r2, [r7, #15]
 80018f4:	4916      	ldr	r1, [pc, #88]	@ (8001950 <RescheduleTimerList+0x128>)
 80018f6:	4613      	mov	r3, r2
 80018f8:	005b      	lsls	r3, r3, #1
 80018fa:	4413      	add	r3, r2
 80018fc:	00db      	lsls	r3, r3, #3
 80018fe:	440b      	add	r3, r1
 8001900:	3308      	adds	r3, #8
 8001902:	6819      	ldr	r1, [r3, #0]
 8001904:	88fb      	ldrh	r3, [r7, #6]
 8001906:	7bfa      	ldrb	r2, [r7, #15]
 8001908:	1ac9      	subs	r1, r1, r3
 800190a:	4811      	ldr	r0, [pc, #68]	@ (8001950 <RescheduleTimerList+0x128>)
 800190c:	4613      	mov	r3, r2
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	4413      	add	r3, r2
 8001912:	00db      	lsls	r3, r3, #3
 8001914:	4403      	add	r3, r0
 8001916:	3308      	adds	r3, #8
 8001918:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 800191a:	7bfa      	ldrb	r2, [r7, #15]
 800191c:	490c      	ldr	r1, [pc, #48]	@ (8001950 <RescheduleTimerList+0x128>)
 800191e:	4613      	mov	r3, r2
 8001920:	005b      	lsls	r3, r3, #1
 8001922:	4413      	add	r3, r2
 8001924:	00db      	lsls	r3, r3, #3
 8001926:	440b      	add	r3, r1
 8001928:	3315      	adds	r3, #21
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800192e:	7bfb      	ldrb	r3, [r7, #15]
 8001930:	2b06      	cmp	r3, #6
 8001932:	d1c7      	bne.n	80018c4 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8001934:	89bb      	ldrh	r3, [r7, #12]
 8001936:	4618      	mov	r0, r3
 8001938:	f7ff ff1e 	bl	8001778 <RestartWakeupCounter>

  return ;
 800193c:	bf00      	nop
}
 800193e:	3710      	adds	r7, #16
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40002800 	.word	0x40002800
 8001948:	20000588 	.word	0x20000588
 800194c:	2000046c 	.word	0x2000046c
 8001950:	200003dc 	.word	0x200003dc
 8001954:	20000474 	.word	0x20000474
 8001958:	2000047a 	.word	0x2000047a

0800195c <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b08a      	sub	sp, #40	@ 0x28
 8001960:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001962:	f3ef 8310 	mrs	r3, PRIMASK
 8001966:	617b      	str	r3, [r7, #20]
  return(result);
 8001968:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800196a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800196c:	b672      	cpsid	i
}
 800196e:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001970:	4b59      	ldr	r3, [pc, #356]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	22ca      	movs	r2, #202	@ 0xca
 8001976:	625a      	str	r2, [r3, #36]	@ 0x24
 8001978:	4b57      	ldr	r3, [pc, #348]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	2253      	movs	r2, #83	@ 0x53
 800197e:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8001980:	4b55      	ldr	r3, [pc, #340]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	689a      	ldr	r2, [r3, #8]
 8001986:	4b54      	ldr	r3, [pc, #336]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800198e:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8001990:	4b52      	ldr	r3, [pc, #328]	@ (8001adc <HW_TS_RTC_Wakeup_Handler+0x180>)
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8001998:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800199c:	4950      	ldr	r1, [pc, #320]	@ (8001ae0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 800199e:	4613      	mov	r3, r2
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	4413      	add	r3, r2
 80019a4:	00db      	lsls	r3, r3, #3
 80019a6:	440b      	add	r3, r1
 80019a8:	330c      	adds	r3, #12
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d16e      	bne.n	8001a90 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 80019b2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80019b6:	494a      	ldr	r1, [pc, #296]	@ (8001ae0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80019b8:	4613      	mov	r3, r2
 80019ba:	005b      	lsls	r3, r3, #1
 80019bc:	4413      	add	r3, r2
 80019be:	00db      	lsls	r3, r3, #3
 80019c0:	440b      	add	r3, r1
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 80019c6:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80019ca:	4945      	ldr	r1, [pc, #276]	@ (8001ae0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80019cc:	4613      	mov	r3, r2
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	4413      	add	r3, r2
 80019d2:	00db      	lsls	r3, r3, #3
 80019d4:	440b      	add	r3, r1
 80019d6:	3310      	adds	r3, #16
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 80019dc:	4b41      	ldr	r3, [pc, #260]	@ (8001ae4 <HW_TS_RTC_Wakeup_Handler+0x188>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d04c      	beq.n	8001a80 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 80019e6:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80019ea:	493d      	ldr	r1, [pc, #244]	@ (8001ae0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80019ec:	4613      	mov	r3, r2
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	4413      	add	r3, r2
 80019f2:	00db      	lsls	r3, r3, #3
 80019f4:	440b      	add	r3, r1
 80019f6:	330d      	adds	r3, #13
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d124      	bne.n	8001a4a <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8001a00:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001a04:	2101      	movs	r1, #1
 8001a06:	4618      	mov	r0, r3
 8001a08:	f7ff fdf2 	bl	80015f0 <UnlinkTimer>
 8001a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a0e:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	f383 8810 	msr	PRIMASK, r3
}
 8001a16:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8001a18:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001a1c:	4930      	ldr	r1, [pc, #192]	@ (8001ae0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001a1e:	4613      	mov	r3, r2
 8001a20:	005b      	lsls	r3, r3, #1
 8001a22:	4413      	add	r3, r2
 8001a24:	00db      	lsls	r3, r3, #3
 8001a26:	440b      	add	r3, r1
 8001a28:	3304      	adds	r3, #4
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001a30:	4611      	mov	r1, r2
 8001a32:	4618      	mov	r0, r3
 8001a34:	f000 f9b8 	bl	8001da8 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001a38:	4b27      	ldr	r3, [pc, #156]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	22ca      	movs	r2, #202	@ 0xca
 8001a3e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001a40:	4b25      	ldr	r3, [pc, #148]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2253      	movs	r2, #83	@ 0x53
 8001a46:	625a      	str	r2, [r3, #36]	@ 0x24
 8001a48:	e012      	b.n	8001a70 <HW_TS_RTC_Wakeup_Handler+0x114>
 8001a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a4c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	f383 8810 	msr	PRIMASK, r3
}
 8001a54:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 8001a56:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f000 f920 	bl	8001ca0 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001a60:	4b1d      	ldr	r3, [pc, #116]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	22ca      	movs	r2, #202	@ 0xca
 8001a66:	625a      	str	r2, [r3, #36]	@ 0x24
 8001a68:	4b1b      	ldr	r3, [pc, #108]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2253      	movs	r2, #83	@ 0x53
 8001a6e:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8001a70:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001a74:	69fa      	ldr	r2, [r7, #28]
 8001a76:	4619      	mov	r1, r3
 8001a78:	69b8      	ldr	r0, [r7, #24]
 8001a7a:	f000 fa1b 	bl	8001eb4 <HW_TS_RTC_Int_AppNot>
 8001a7e:	e022      	b.n	8001ac6 <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 8001a80:	f7ff fed2 	bl	8001828 <RescheduleTimerList>
 8001a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a86:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	f383 8810 	msr	PRIMASK, r3
}
 8001a8e:	e01a      	b.n	8001ac6 <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001a90:	bf00      	nop
 8001a92:	4b11      	ldr	r3, [pc, #68]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	f003 0304 	and.w	r3, r3, #4
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d0f8      	beq.n	8001a92 <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001aa0:	4b0d      	ldr	r3, [pc, #52]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	68db      	ldr	r3, [r3, #12]
 8001aa6:	b2da      	uxtb	r2, r3
 8001aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001ab0:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ae8 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8001ab4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001ab8:	60da      	str	r2, [r3, #12]
 8001aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001abc:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	f383 8810 	msr	PRIMASK, r3
}
 8001ac4:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001ac6:	4b04      	ldr	r3, [pc, #16]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	22ff      	movs	r2, #255	@ 0xff
 8001acc:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 8001ace:	bf00      	nop
}
 8001ad0:	3728      	adds	r7, #40	@ 0x28
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	20000588 	.word	0x20000588
 8001adc:	2000046c 	.word	0x2000046c
 8001ae0:	200003dc 	.word	0x200003dc
 8001ae4:	20000474 	.word	0x20000474
 8001ae8:	58000800 	.word	0x58000800

08001aec <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b088      	sub	sp, #32
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	4603      	mov	r3, r0
 8001af4:	6039      	str	r1, [r7, #0]
 8001af6:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001af8:	4b5e      	ldr	r3, [pc, #376]	@ (8001c74 <HW_TS_Init+0x188>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	22ca      	movs	r2, #202	@ 0xca
 8001afe:	625a      	str	r2, [r3, #36]	@ 0x24
 8001b00:	4b5c      	ldr	r3, [pc, #368]	@ (8001c74 <HW_TS_Init+0x188>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2253      	movs	r2, #83	@ 0x53
 8001b06:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8001b08:	4b5b      	ldr	r3, [pc, #364]	@ (8001c78 <HW_TS_Init+0x18c>)
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	4a5a      	ldr	r2, [pc, #360]	@ (8001c78 <HW_TS_Init+0x18c>)
 8001b0e:	f043 0320 	orr.w	r3, r3, #32
 8001b12:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8001b14:	4b58      	ldr	r3, [pc, #352]	@ (8001c78 <HW_TS_Init+0x18c>)
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	f003 0307 	and.w	r3, r3, #7
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	f1c3 0304 	rsb	r3, r3, #4
 8001b24:	b2da      	uxtb	r2, r3
 8001b26:	4b55      	ldr	r3, [pc, #340]	@ (8001c7c <HW_TS_Init+0x190>)
 8001b28:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8001b2a:	4b53      	ldr	r3, [pc, #332]	@ (8001c78 <HW_TS_Init+0x18c>)
 8001b2c:	691b      	ldr	r3, [r3, #16]
 8001b2e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001b32:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 8001b36:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b38:	693a      	ldr	r2, [r7, #16]
 8001b3a:	fa92 f2a2 	rbit	r2, r2
 8001b3e:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001b40:	68fa      	ldr	r2, [r7, #12]
 8001b42:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001b44:	697a      	ldr	r2, [r7, #20]
 8001b46:	2a00      	cmp	r2, #0
 8001b48:	d101      	bne.n	8001b4e <HW_TS_Init+0x62>
  {
    return 32U;
 8001b4a:	2220      	movs	r2, #32
 8001b4c:	e003      	b.n	8001b56 <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 8001b4e:	697a      	ldr	r2, [r7, #20]
 8001b50:	fab2 f282 	clz	r2, r2
 8001b54:	b2d2      	uxtb	r2, r2
 8001b56:	40d3      	lsrs	r3, r2
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	b2da      	uxtb	r2, r3
 8001b5e:	4b48      	ldr	r3, [pc, #288]	@ (8001c80 <HW_TS_Init+0x194>)
 8001b60:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8001b62:	4b45      	ldr	r3, [pc, #276]	@ (8001c78 <HW_TS_Init+0x18c>)
 8001b64:	691b      	ldr	r3, [r3, #16]
 8001b66:	b29b      	uxth	r3, r3
 8001b68:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	3301      	adds	r3, #1
 8001b70:	b29a      	uxth	r2, r3
 8001b72:	4b44      	ldr	r3, [pc, #272]	@ (8001c84 <HW_TS_Init+0x198>)
 8001b74:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8001b76:	4b43      	ldr	r3, [pc, #268]	@ (8001c84 <HW_TS_Init+0x198>)
 8001b78:	881b      	ldrh	r3, [r3, #0]
 8001b7a:	3b01      	subs	r3, #1
 8001b7c:	4a40      	ldr	r2, [pc, #256]	@ (8001c80 <HW_TS_Init+0x194>)
 8001b7e:	7812      	ldrb	r2, [r2, #0]
 8001b80:	fb02 f303 	mul.w	r3, r2, r3
 8001b84:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001b88:	4a3c      	ldr	r2, [pc, #240]	@ (8001c7c <HW_TS_Init+0x190>)
 8001b8a:	7812      	ldrb	r2, [r2, #0]
 8001b8c:	40d3      	lsrs	r3, r2
 8001b8e:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8001b90:	69bb      	ldr	r3, [r7, #24]
 8001b92:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d904      	bls.n	8001ba4 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8001b9a:	4b3b      	ldr	r3, [pc, #236]	@ (8001c88 <HW_TS_Init+0x19c>)
 8001b9c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ba0:	801a      	strh	r2, [r3, #0]
 8001ba2:	e003      	b.n	8001bac <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8001ba4:	69bb      	ldr	r3, [r7, #24]
 8001ba6:	b29a      	uxth	r2, r3
 8001ba8:	4b37      	ldr	r3, [pc, #220]	@ (8001c88 <HW_TS_Init+0x19c>)
 8001baa:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8001bac:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001bb0:	f7ff fb9c 	bl	80012ec <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8001bb4:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001bb8:	f7ff fb84 	bl	80012c4 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8001bbc:	79fb      	ldrb	r3, [r7, #7]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d13d      	bne.n	8001c3e <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001bc2:	4b32      	ldr	r3, [pc, #200]	@ (8001c8c <HW_TS_Init+0x1a0>)
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001bc8:	4b31      	ldr	r3, [pc, #196]	@ (8001c90 <HW_TS_Init+0x1a4>)
 8001bca:	f04f 32ff 	mov.w	r2, #4294967295
 8001bce:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	77fb      	strb	r3, [r7, #31]
 8001bd4:	e00c      	b.n	8001bf0 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8001bd6:	7ffa      	ldrb	r2, [r7, #31]
 8001bd8:	492e      	ldr	r1, [pc, #184]	@ (8001c94 <HW_TS_Init+0x1a8>)
 8001bda:	4613      	mov	r3, r2
 8001bdc:	005b      	lsls	r3, r3, #1
 8001bde:	4413      	add	r3, r2
 8001be0:	00db      	lsls	r3, r3, #3
 8001be2:	440b      	add	r3, r1
 8001be4:	330c      	adds	r3, #12
 8001be6:	2200      	movs	r2, #0
 8001be8:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001bea:	7ffb      	ldrb	r3, [r7, #31]
 8001bec:	3301      	adds	r3, #1
 8001bee:	77fb      	strb	r3, [r7, #31]
 8001bf0:	7ffb      	ldrb	r3, [r7, #31]
 8001bf2:	2b05      	cmp	r3, #5
 8001bf4:	d9ef      	bls.n	8001bd6 <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8001bf6:	4b28      	ldr	r3, [pc, #160]	@ (8001c98 <HW_TS_Init+0x1ac>)
 8001bf8:	2206      	movs	r2, #6
 8001bfa:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8001bfc:	4b1d      	ldr	r3, [pc, #116]	@ (8001c74 <HW_TS_Init+0x188>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	689a      	ldr	r2, [r3, #8]
 8001c02:	4b1c      	ldr	r3, [pc, #112]	@ (8001c74 <HW_TS_Init+0x188>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c0a:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8001c0c:	4b19      	ldr	r3, [pc, #100]	@ (8001c74 <HW_TS_Init+0x188>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	68db      	ldr	r3, [r3, #12]
 8001c12:	b2da      	uxtb	r2, r3
 8001c14:	4b17      	ldr	r3, [pc, #92]	@ (8001c74 <HW_TS_Init+0x188>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001c1c:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8001c1e:	4b1f      	ldr	r3, [pc, #124]	@ (8001c9c <HW_TS_Init+0x1b0>)
 8001c20:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001c24:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8001c26:	2003      	movs	r0, #3
 8001c28:	f003 fe95 	bl	8005956 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8001c2c:	4b11      	ldr	r3, [pc, #68]	@ (8001c74 <HW_TS_Init+0x188>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	689a      	ldr	r2, [r3, #8]
 8001c32:	4b10      	ldr	r3, [pc, #64]	@ (8001c74 <HW_TS_Init+0x188>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001c3a:	609a      	str	r2, [r3, #8]
 8001c3c:	e009      	b.n	8001c52 <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 8001c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8001c74 <HW_TS_Init+0x188>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d002      	beq.n	8001c52 <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001c4c:	2003      	movs	r0, #3
 8001c4e:	f003 fe74 	bl	800593a <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001c52:	4b08      	ldr	r3, [pc, #32]	@ (8001c74 <HW_TS_Init+0x188>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	22ff      	movs	r2, #255	@ 0xff
 8001c58:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	2103      	movs	r1, #3
 8001c5e:	2003      	movs	r0, #3
 8001c60:	f003 fe29 	bl	80058b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001c64:	2003      	movs	r0, #3
 8001c66:	f003 fe40 	bl	80058ea <HAL_NVIC_EnableIRQ>

  return;
 8001c6a:	bf00      	nop
}
 8001c6c:	3720      	adds	r7, #32
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	20000588 	.word	0x20000588
 8001c78:	40002800 	.word	0x40002800
 8001c7c:	20000475 	.word	0x20000475
 8001c80:	20000476 	.word	0x20000476
 8001c84:	20000478 	.word	0x20000478
 8001c88:	2000047a 	.word	0x2000047a
 8001c8c:	20000474 	.word	0x20000474
 8001c90:	20000470 	.word	0x20000470
 8001c94:	200003dc 	.word	0x200003dc
 8001c98:	2000046c 	.word	0x2000046c
 8001c9c:	58000800 	.word	0x58000800

08001ca0 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001caa:	f3ef 8310 	mrs	r3, PRIMASK
 8001cae:	60fb      	str	r3, [r7, #12]
  return(result);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001cb2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001cb4:	b672      	cpsid	i
}
 8001cb6:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8001cb8:	2003      	movs	r0, #3
 8001cba:	f003 fe24 	bl	8005906 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001cbe:	4b34      	ldr	r3, [pc, #208]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	22ca      	movs	r2, #202	@ 0xca
 8001cc4:	625a      	str	r2, [r3, #36]	@ 0x24
 8001cc6:	4b32      	ldr	r3, [pc, #200]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	2253      	movs	r2, #83	@ 0x53
 8001ccc:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001cce:	79fa      	ldrb	r2, [r7, #7]
 8001cd0:	4930      	ldr	r1, [pc, #192]	@ (8001d94 <HW_TS_Stop+0xf4>)
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	005b      	lsls	r3, r3, #1
 8001cd6:	4413      	add	r3, r2
 8001cd8:	00db      	lsls	r3, r3, #3
 8001cda:	440b      	add	r3, r1
 8001cdc:	330c      	adds	r3, #12
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	d142      	bne.n	8001d6c <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 8001ce6:	79fb      	ldrb	r3, [r7, #7]
 8001ce8:	2100      	movs	r1, #0
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7ff fc80 	bl	80015f0 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8001cf0:	4b29      	ldr	r3, [pc, #164]	@ (8001d98 <HW_TS_Stop+0xf8>)
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001cf6:	7cfb      	ldrb	r3, [r7, #19]
 8001cf8:	2b06      	cmp	r3, #6
 8001cfa:	d12f      	bne.n	8001d5c <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001cfc:	4b27      	ldr	r3, [pc, #156]	@ (8001d9c <HW_TS_Stop+0xfc>)
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d08:	d107      	bne.n	8001d1a <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001d0a:	bf00      	nop
 8001d0c:	4b20      	ldr	r3, [pc, #128]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	68db      	ldr	r3, [r3, #12]
 8001d12:	f003 0304 	and.w	r3, r3, #4
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d1f8      	bne.n	8001d0c <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001d1a:	4b1d      	ldr	r3, [pc, #116]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	689a      	ldr	r2, [r3, #8]
 8001d20:	4b1b      	ldr	r3, [pc, #108]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001d28:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001d2a:	bf00      	nop
 8001d2c:	4b18      	ldr	r3, [pc, #96]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	68db      	ldr	r3, [r3, #12]
 8001d32:	f003 0304 	and.w	r3, r3, #4
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d0f8      	beq.n	8001d2c <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001d3a:	4b15      	ldr	r3, [pc, #84]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	b2da      	uxtb	r2, r3
 8001d42:	4b13      	ldr	r3, [pc, #76]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001d4a:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001d4c:	4b14      	ldr	r3, [pc, #80]	@ (8001da0 <HW_TS_Stop+0x100>)
 8001d4e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001d52:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001d54:	2003      	movs	r0, #3
 8001d56:	f003 fdfe 	bl	8005956 <HAL_NVIC_ClearPendingIRQ>
 8001d5a:	e007      	b.n	8001d6c <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001d5c:	4b11      	ldr	r3, [pc, #68]	@ (8001da4 <HW_TS_Stop+0x104>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	7cfa      	ldrb	r2, [r7, #19]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d001      	beq.n	8001d6c <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 8001d68:	f7ff fd5e 	bl	8001828 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001d6c:	4b08      	ldr	r3, [pc, #32]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	22ff      	movs	r2, #255	@ 0xff
 8001d72:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001d74:	2003      	movs	r0, #3
 8001d76:	f003 fdb8 	bl	80058ea <HAL_NVIC_EnableIRQ>
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	f383 8810 	msr	PRIMASK, r3
}
 8001d84:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8001d86:	bf00      	nop
}
 8001d88:	3718      	adds	r7, #24
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	20000588 	.word	0x20000588
 8001d94:	200003dc 	.word	0x200003dc
 8001d98:	2000046c 	.word	0x2000046c
 8001d9c:	40002800 	.word	0x40002800
 8001da0:	58000800 	.word	0x58000800
 8001da4:	2000046d 	.word	0x2000046d

08001da8 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	4603      	mov	r3, r0
 8001db0:	6039      	str	r1, [r7, #0]
 8001db2:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001db4:	79fa      	ldrb	r2, [r7, #7]
 8001db6:	493b      	ldr	r1, [pc, #236]	@ (8001ea4 <HW_TS_Start+0xfc>)
 8001db8:	4613      	mov	r3, r2
 8001dba:	005b      	lsls	r3, r3, #1
 8001dbc:	4413      	add	r3, r2
 8001dbe:	00db      	lsls	r3, r3, #3
 8001dc0:	440b      	add	r3, r1
 8001dc2:	330c      	adds	r3, #12
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	b2db      	uxtb	r3, r3
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d103      	bne.n	8001dd4 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8001dcc:	79fb      	ldrb	r3, [r7, #7]
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7ff ff66 	bl	8001ca0 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001dd4:	f3ef 8310 	mrs	r3, PRIMASK
 8001dd8:	60fb      	str	r3, [r7, #12]
  return(result);
 8001dda:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001ddc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001dde:	b672      	cpsid	i
}
 8001de0:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8001de2:	2003      	movs	r0, #3
 8001de4:	f003 fd8f 	bl	8005906 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001de8:	4b2f      	ldr	r3, [pc, #188]	@ (8001ea8 <HW_TS_Start+0x100>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	22ca      	movs	r2, #202	@ 0xca
 8001dee:	625a      	str	r2, [r3, #36]	@ 0x24
 8001df0:	4b2d      	ldr	r3, [pc, #180]	@ (8001ea8 <HW_TS_Start+0x100>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2253      	movs	r2, #83	@ 0x53
 8001df6:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8001df8:	79fa      	ldrb	r2, [r7, #7]
 8001dfa:	492a      	ldr	r1, [pc, #168]	@ (8001ea4 <HW_TS_Start+0xfc>)
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	4413      	add	r3, r2
 8001e02:	00db      	lsls	r3, r3, #3
 8001e04:	440b      	add	r3, r1
 8001e06:	330c      	adds	r3, #12
 8001e08:	2202      	movs	r2, #2
 8001e0a:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8001e0c:	79fa      	ldrb	r2, [r7, #7]
 8001e0e:	4925      	ldr	r1, [pc, #148]	@ (8001ea4 <HW_TS_Start+0xfc>)
 8001e10:	4613      	mov	r3, r2
 8001e12:	005b      	lsls	r3, r3, #1
 8001e14:	4413      	add	r3, r2
 8001e16:	00db      	lsls	r3, r3, #3
 8001e18:	440b      	add	r3, r1
 8001e1a:	3308      	adds	r3, #8
 8001e1c:	683a      	ldr	r2, [r7, #0]
 8001e1e:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8001e20:	79fa      	ldrb	r2, [r7, #7]
 8001e22:	4920      	ldr	r1, [pc, #128]	@ (8001ea4 <HW_TS_Start+0xfc>)
 8001e24:	4613      	mov	r3, r2
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	4413      	add	r3, r2
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	440b      	add	r3, r1
 8001e2e:	3304      	adds	r3, #4
 8001e30:	683a      	ldr	r2, [r7, #0]
 8001e32:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8001e34:	79fb      	ldrb	r3, [r7, #7]
 8001e36:	4618      	mov	r0, r3
 8001e38:	f7ff fb30 	bl	800149c <linkTimer>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8001e40:	4b1a      	ldr	r3, [pc, #104]	@ (8001eac <HW_TS_Start+0x104>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001e46:	4b1a      	ldr	r3, [pc, #104]	@ (8001eb0 <HW_TS_Start+0x108>)
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	7c7a      	ldrb	r2, [r7, #17]
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d002      	beq.n	8001e58 <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 8001e52:	f7ff fce9 	bl	8001828 <RescheduleTimerList>
 8001e56:	e013      	b.n	8001e80 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8001e58:	79fa      	ldrb	r2, [r7, #7]
 8001e5a:	4912      	ldr	r1, [pc, #72]	@ (8001ea4 <HW_TS_Start+0xfc>)
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	4413      	add	r3, r2
 8001e62:	00db      	lsls	r3, r3, #3
 8001e64:	440b      	add	r3, r1
 8001e66:	3308      	adds	r3, #8
 8001e68:	6819      	ldr	r1, [r3, #0]
 8001e6a:	8a7b      	ldrh	r3, [r7, #18]
 8001e6c:	79fa      	ldrb	r2, [r7, #7]
 8001e6e:	1ac9      	subs	r1, r1, r3
 8001e70:	480c      	ldr	r0, [pc, #48]	@ (8001ea4 <HW_TS_Start+0xfc>)
 8001e72:	4613      	mov	r3, r2
 8001e74:	005b      	lsls	r3, r3, #1
 8001e76:	4413      	add	r3, r2
 8001e78:	00db      	lsls	r3, r3, #3
 8001e7a:	4403      	add	r3, r0
 8001e7c:	3308      	adds	r3, #8
 8001e7e:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001e80:	4b09      	ldr	r3, [pc, #36]	@ (8001ea8 <HW_TS_Start+0x100>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	22ff      	movs	r2, #255	@ 0xff
 8001e86:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001e88:	2003      	movs	r0, #3
 8001e8a:	f003 fd2e 	bl	80058ea <HAL_NVIC_EnableIRQ>
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	f383 8810 	msr	PRIMASK, r3
}
 8001e98:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8001e9a:	bf00      	nop
}
 8001e9c:	3718      	adds	r7, #24
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	200003dc 	.word	0x200003dc
 8001ea8:	20000588 	.word	0x20000588
 8001eac:	2000046c 	.word	0x2000046c
 8001eb0:	2000046d 	.word	0x2000046d

08001eb4 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	460b      	mov	r3, r1
 8001ebe:	607a      	str	r2, [r7, #4]
 8001ec0:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4798      	blx	r3

  return;
 8001ec6:	bf00      	nop
}
 8001ec8:	3710      	adds	r7, #16
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}

08001ece <LL_AHB2_GRP1_EnableClock>:
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b085      	sub	sp, #20
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001ed6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001eda:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001edc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001ee6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001eea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	4013      	ands	r3, r2
 8001ef0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
}
 8001ef4:	bf00      	nop
 8001ef6:	3714      	adds	r7, #20
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001f08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f0c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001f0e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4313      	orrs	r3, r2
 8001f16:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001f18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f1c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4013      	ands	r3, r2
 8001f22:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f24:	68fb      	ldr	r3, [r7, #12]
}
 8001f26:	bf00      	nop
 8001f28:	3714      	adds	r7, #20
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
	...

08001f34 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f38:	4b1b      	ldr	r3, [pc, #108]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f3a:	4a1c      	ldr	r2, [pc, #112]	@ (8001fac <MX_I2C1_Init+0x78>)
 8001f3c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00100D14;
 8001f3e:	4b1a      	ldr	r3, [pc, #104]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f40:	4a1b      	ldr	r2, [pc, #108]	@ (8001fb0 <MX_I2C1_Init+0x7c>)
 8001f42:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001f44:	4b18      	ldr	r3, [pc, #96]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f4a:	4b17      	ldr	r3, [pc, #92]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f50:	4b15      	ldr	r3, [pc, #84]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001f56:	4b14      	ldr	r3, [pc, #80]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001f5c:	4b12      	ldr	r3, [pc, #72]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f62:	4b11      	ldr	r3, [pc, #68]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f68:	4b0f      	ldr	r3, [pc, #60]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f6e:	480e      	ldr	r0, [pc, #56]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f70:	f003 ffba 	bl	8005ee8 <HAL_I2C_Init>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001f7a:	f000 fd4d 	bl	8002a18 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001f7e:	2100      	movs	r1, #0
 8001f80:	4809      	ldr	r0, [pc, #36]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f82:	f004 fd01 	bl	8006988 <HAL_I2CEx_ConfigAnalogFilter>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001f8c:	f000 fd44 	bl	8002a18 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001f90:	2100      	movs	r1, #0
 8001f92:	4805      	ldr	r0, [pc, #20]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f94:	f004 fd43 	bl	8006a1e <HAL_I2CEx_ConfigDigitalFilter>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001f9e:	f000 fd3b 	bl	8002a18 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001fa2:	bf00      	nop
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	2000047c 	.word	0x2000047c
 8001fac:	40005400 	.word	0x40005400
 8001fb0:	00100d14 	.word	0x00100d14

08001fb4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b09c      	sub	sp, #112	@ 0x70
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fbc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	601a      	str	r2, [r3, #0]
 8001fc4:	605a      	str	r2, [r3, #4]
 8001fc6:	609a      	str	r2, [r3, #8]
 8001fc8:	60da      	str	r2, [r3, #12]
 8001fca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fcc:	f107 030c 	add.w	r3, r7, #12
 8001fd0:	2250      	movs	r2, #80	@ 0x50
 8001fd2:	2100      	movs	r1, #0
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f017 fd12 	bl	80199fe <memset>
  if(i2cHandle->Instance==I2C1)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a1f      	ldr	r2, [pc, #124]	@ (800205c <HAL_I2C_MspInit+0xa8>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d137      	bne.n	8002054 <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001fe4:	2304      	movs	r3, #4
 8001fe6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001fe8:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8001fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fee:	f107 030c 	add.w	r3, r7, #12
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f008 fd4d 	bl	800aa92 <HAL_RCCEx_PeriphCLKConfig>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001ffe:	f000 fd0b 	bl	8002a18 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002002:	2002      	movs	r0, #2
 8002004:	f7ff ff63 	bl	8001ece <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002008:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800200c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800200e:	2312      	movs	r3, #18
 8002010:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002012:	2301      	movs	r3, #1
 8002014:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002016:	2300      	movs	r3, #0
 8002018:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800201a:	2304      	movs	r3, #4
 800201c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800201e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002022:	4619      	mov	r1, r3
 8002024:	480e      	ldr	r0, [pc, #56]	@ (8002060 <HAL_I2C_MspInit+0xac>)
 8002026:	f003 fca5 	bl	8005974 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800202a:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800202e:	f7ff ff67 	bl	8001f00 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_MspInit 1 */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002032:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002036:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002038:	2312      	movs	r3, #18
 800203a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800203c:	2301      	movs	r3, #1
 800203e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002040:	2300      	movs	r3, #0
 8002042:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002044:	2304      	movs	r3, #4
 8002046:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002048:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800204c:	4619      	mov	r1, r3
 800204e:	4804      	ldr	r0, [pc, #16]	@ (8002060 <HAL_I2C_MspInit+0xac>)
 8002050:	f003 fc90 	bl	8005974 <HAL_GPIO_Init>

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002054:	bf00      	nop
 8002056:	3770      	adds	r7, #112	@ 0x70
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	40005400 	.word	0x40005400
 8002060:	48000400 	.word	0x48000400

08002064 <LL_AHB3_GRP1_EnableClock>:
{
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800206c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002070:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002072:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4313      	orrs	r3, r2
 800207a:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800207c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002080:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4013      	ands	r3, r2
 8002086:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002088:	68fb      	ldr	r3, [r7, #12]
}
 800208a:	bf00      	nop
 800208c:	3714      	adds	r7, #20
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
	...

08002098 <MX_IPCC_Init>:

IPCC_HandleTypeDef hipcc;

/* IPCC init function */
void MX_IPCC_Init(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 800209c:	4b06      	ldr	r3, [pc, #24]	@ (80020b8 <MX_IPCC_Init+0x20>)
 800209e:	4a07      	ldr	r2, [pc, #28]	@ (80020bc <MX_IPCC_Init+0x24>)
 80020a0:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 80020a2:	4805      	ldr	r0, [pc, #20]	@ (80020b8 <MX_IPCC_Init+0x20>)
 80020a4:	f004 fd08 	bl	8006ab8 <HAL_IPCC_Init>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 80020ae:	f000 fcb3 	bl	8002a18 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 80020b2:	bf00      	nop
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	200004d0 	.word	0x200004d0
 80020bc:	58000c00 	.word	0x58000c00

080020c0 <HAL_IPCC_MspInit>:

void HAL_IPCC_MspInit(IPCC_HandleTypeDef* ipccHandle)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]

  if(ipccHandle->Instance==IPCC)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002104 <HAL_IPCC_MspInit+0x44>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d113      	bne.n	80020fa <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* IPCC clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 80020d2:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80020d6:	f7ff ffc5 	bl	8002064 <LL_AHB3_GRP1_EnableClock>

    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 80020da:	2200      	movs	r2, #0
 80020dc:	2100      	movs	r1, #0
 80020de:	202c      	movs	r0, #44	@ 0x2c
 80020e0:	f003 fbe9 	bl	80058b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 80020e4:	202c      	movs	r0, #44	@ 0x2c
 80020e6:	f003 fc00 	bl	80058ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 80020ea:	2200      	movs	r2, #0
 80020ec:	2100      	movs	r1, #0
 80020ee:	202d      	movs	r0, #45	@ 0x2d
 80020f0:	f003 fbe1 	bl	80058b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 80020f4:	202d      	movs	r0, #45	@ 0x2d
 80020f6:	f003 fbf8 	bl	80058ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }
}
 80020fa:	bf00      	nop
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	58000c00 	.word	0x58000c00

08002108 <LL_AHB2_GRP1_EnableClock>:
{
 8002108:	b480      	push	{r7}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002110:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002114:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002116:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4313      	orrs	r3, r2
 800211e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002120:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002124:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4013      	ands	r3, r2
 800212a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800212c:	68fb      	ldr	r3, [r7, #12]
}
 800212e:	bf00      	nop
 8002130:	3714      	adds	r7, #20
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr

0800213a <LL_APB1_GRP1_EnableClock>:
{
 800213a:	b480      	push	{r7}
 800213c:	b085      	sub	sp, #20
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002142:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002146:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002148:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	4313      	orrs	r3, r2
 8002150:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002152:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002156:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	4013      	ands	r3, r2
 800215c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800215e:	68fb      	ldr	r3, [r7, #12]
}
 8002160:	bf00      	nop
 8002162:	3714      	adds	r7, #20
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 800216c:	b480      	push	{r7}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8002174:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002178:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800217a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4313      	orrs	r3, r2
 8002182:	65cb      	str	r3, [r1, #92]	@ 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8002184:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002188:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4013      	ands	r3, r2
 800218e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002190:	68fb      	ldr	r3, [r7, #12]
}
 8002192:	bf00      	nop
 8002194:	3714      	adds	r7, #20
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr

0800219e <LL_APB1_GRP1_DisableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
 800219e:	b480      	push	{r7}
 80021a0:	b083      	sub	sp, #12
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 80021a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021aa:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	43db      	mvns	r3, r3
 80021b0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80021b4:	4013      	ands	r3, r2
 80021b6:	658b      	str	r3, [r1, #88]	@ 0x58
}
 80021b8:	bf00      	nop
 80021ba:	370c      	adds	r7, #12
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <LL_APB1_GRP2_DisableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 80021cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021d0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	43db      	mvns	r3, r3
 80021d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80021da:	4013      	ands	r3, r2
 80021dc:	65cb      	str	r3, [r1, #92]	@ 0x5c
}
 80021de:	bf00      	nop
 80021e0:	370c      	adds	r7, #12
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr
	...

080021ec <MX_LPTIM1_Init>:
LPTIM_HandleTypeDef hlptim1;
LPTIM_HandleTypeDef hlptim2;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 80021f0:	4b12      	ldr	r3, [pc, #72]	@ (800223c <MX_LPTIM1_Init+0x50>)
 80021f2:	4a13      	ldr	r2, [pc, #76]	@ (8002240 <MX_LPTIM1_Init+0x54>)
 80021f4:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80021f6:	4b11      	ldr	r3, [pc, #68]	@ (800223c <MX_LPTIM1_Init+0x50>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80021fc:	4b0f      	ldr	r3, [pc, #60]	@ (800223c <MX_LPTIM1_Init+0x50>)
 80021fe:	2200      	movs	r2, #0
 8002200:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8002202:	4b0e      	ldr	r3, [pc, #56]	@ (800223c <MX_LPTIM1_Init+0x50>)
 8002204:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002208:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800220a:	4b0c      	ldr	r3, [pc, #48]	@ (800223c <MX_LPTIM1_Init+0x50>)
 800220c:	2200      	movs	r2, #0
 800220e:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8002210:	4b0a      	ldr	r3, [pc, #40]	@ (800223c <MX_LPTIM1_Init+0x50>)
 8002212:	2200      	movs	r2, #0
 8002214:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8002216:	4b09      	ldr	r3, [pc, #36]	@ (800223c <MX_LPTIM1_Init+0x50>)
 8002218:	2200      	movs	r2, #0
 800221a:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800221c:	4b07      	ldr	r3, [pc, #28]	@ (800223c <MX_LPTIM1_Init+0x50>)
 800221e:	2200      	movs	r2, #0
 8002220:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8002222:	4b06      	ldr	r3, [pc, #24]	@ (800223c <MX_LPTIM1_Init+0x50>)
 8002224:	2200      	movs	r2, #0
 8002226:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8002228:	4804      	ldr	r0, [pc, #16]	@ (800223c <MX_LPTIM1_Init+0x50>)
 800222a:	f004 fd15 	bl	8006c58 <HAL_LPTIM_Init>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <MX_LPTIM1_Init+0x4c>
  {
    Error_Handler();
 8002234:	f000 fbf0 	bl	8002a18 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8002238:	bf00      	nop
 800223a:	bd80      	pop	{r7, pc}
 800223c:	2000050c 	.word	0x2000050c
 8002240:	40007c00 	.word	0x40007c00

08002244 <MX_LPTIM2_Init>:
/* LPTIM2 init function */
void MX_LPTIM2_Init(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM2_Init 0 */

  /* USER CODE BEGIN LPTIM2_Init 1 */

  /* USER CODE END LPTIM2_Init 1 */
  hlptim2.Instance = LPTIM2;
 8002248:	4b12      	ldr	r3, [pc, #72]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 800224a:	4a13      	ldr	r2, [pc, #76]	@ (8002298 <MX_LPTIM2_Init+0x54>)
 800224c:	601a      	str	r2, [r3, #0]
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800224e:	4b11      	ldr	r3, [pc, #68]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 8002250:	2200      	movs	r2, #0
 8002252:	605a      	str	r2, [r3, #4]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8002254:	4b0f      	ldr	r3, [pc, #60]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 8002256:	2200      	movs	r2, #0
 8002258:	609a      	str	r2, [r3, #8]
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800225a:	4b0e      	ldr	r3, [pc, #56]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 800225c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002260:	615a      	str	r2, [r3, #20]
  hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8002262:	4b0c      	ldr	r3, [pc, #48]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 8002264:	2200      	movs	r2, #0
 8002266:	621a      	str	r2, [r3, #32]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8002268:	4b0a      	ldr	r3, [pc, #40]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 800226a:	2200      	movs	r2, #0
 800226c:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800226e:	4b09      	ldr	r3, [pc, #36]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 8002270:	2200      	movs	r2, #0
 8002272:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim2.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8002274:	4b07      	ldr	r3, [pc, #28]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 8002276:	2200      	movs	r2, #0
 8002278:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800227a:	4b06      	ldr	r3, [pc, #24]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 800227c:	2200      	movs	r2, #0
 800227e:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 8002280:	4804      	ldr	r0, [pc, #16]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 8002282:	f004 fce9 	bl	8006c58 <HAL_LPTIM_Init>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <MX_LPTIM2_Init+0x4c>
  {
    Error_Handler();
 800228c:	f000 fbc4 	bl	8002a18 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM2_Init 2 */

  /* USER CODE END LPTIM2_Init 2 */

}
 8002290:	bf00      	nop
 8002292:	bd80      	pop	{r7, pc}
 8002294:	20000544 	.word	0x20000544
 8002298:	40009400 	.word	0x40009400

0800229c <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b09c      	sub	sp, #112	@ 0x70
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	605a      	str	r2, [r3, #4]
 80022ae:	609a      	str	r2, [r3, #8]
 80022b0:	60da      	str	r2, [r3, #12]
 80022b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022b4:	f107 030c 	add.w	r3, r7, #12
 80022b8:	2250      	movs	r2, #80	@ 0x50
 80022ba:	2100      	movs	r1, #0
 80022bc:	4618      	mov	r0, r3
 80022be:	f017 fb9e 	bl	80199fe <memset>
  if(lptimHandle->Instance==LPTIM1)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a26      	ldr	r2, [pc, #152]	@ (8002360 <HAL_LPTIM_MspInit+0xc4>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d126      	bne.n	800231a <HAL_LPTIM_MspInit+0x7e>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 80022cc:	2310      	movs	r3, #16
 80022ce:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK1;
 80022d0:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 80022d4:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022d6:	f107 030c 	add.w	r3, r7, #12
 80022da:	4618      	mov	r0, r3
 80022dc:	f008 fbd9 	bl	800aa92 <HAL_RCCEx_PeriphCLKConfig>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 80022e6:	f000 fb97 	bl	8002a18 <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 80022ea:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80022ee:	f7ff ff24 	bl	800213a <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022f2:	2002      	movs	r0, #2
 80022f4:	f7ff ff08 	bl	8002108 <LL_AHB2_GRP1_EnableClock>
    /**LPTIM1 GPIO Configuration
    PB2     ------> LPTIM1_OUT
    */
    GPIO_InitStruct.Pin = BUZZ_Pin;
 80022f8:	2304      	movs	r3, #4
 80022fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fc:	2302      	movs	r3, #2
 80022fe:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002300:	2300      	movs	r3, #0
 8002302:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002304:	2300      	movs	r3, #0
 8002306:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 8002308:	2301      	movs	r3, #1
 800230a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(BUZZ_GPIO_Port, &GPIO_InitStruct);
 800230c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002310:	4619      	mov	r1, r3
 8002312:	4814      	ldr	r0, [pc, #80]	@ (8002364 <HAL_LPTIM_MspInit+0xc8>)
 8002314:	f003 fb2e 	bl	8005974 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(LPTIM2_IRQn);
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }
}
 8002318:	e01e      	b.n	8002358 <HAL_LPTIM_MspInit+0xbc>
  else if(lptimHandle->Instance==LPTIM2)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a12      	ldr	r2, [pc, #72]	@ (8002368 <HAL_LPTIM_MspInit+0xcc>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d119      	bne.n	8002358 <HAL_LPTIM_MspInit+0xbc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM2;
 8002324:	2320      	movs	r3, #32
 8002326:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_LSE;
 8002328:	f04f 1330 	mov.w	r3, #3145776	@ 0x300030
 800232c:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800232e:	f107 030c 	add.w	r3, r7, #12
 8002332:	4618      	mov	r0, r3
 8002334:	f008 fbad 	bl	800aa92 <HAL_RCCEx_PeriphCLKConfig>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <HAL_LPTIM_MspInit+0xa6>
      Error_Handler();
 800233e:	f000 fb6b 	bl	8002a18 <Error_Handler>
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8002342:	2020      	movs	r0, #32
 8002344:	f7ff ff12 	bl	800216c <LL_APB1_GRP2_EnableClock>
    HAL_NVIC_SetPriority(LPTIM2_IRQn, 2, 0);
 8002348:	2200      	movs	r2, #0
 800234a:	2102      	movs	r1, #2
 800234c:	2030      	movs	r0, #48	@ 0x30
 800234e:	f003 fab2 	bl	80058b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM2_IRQn);
 8002352:	2030      	movs	r0, #48	@ 0x30
 8002354:	f003 fac9 	bl	80058ea <HAL_NVIC_EnableIRQ>
}
 8002358:	bf00      	nop
 800235a:	3770      	adds	r7, #112	@ 0x70
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	40007c00 	.word	0x40007c00
 8002364:	48000400 	.word	0x48000400
 8002368:	40009400 	.word	0x40009400

0800236c <HAL_LPTIM_MspDeInit>:

void HAL_LPTIM_MspDeInit(LPTIM_HandleTypeDef* lptimHandle)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]

  if(lptimHandle->Instance==LPTIM1)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a0d      	ldr	r2, [pc, #52]	@ (80023b0 <HAL_LPTIM_MspDeInit+0x44>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d108      	bne.n	8002390 <HAL_LPTIM_MspDeInit+0x24>
  {
  /* USER CODE BEGIN LPTIM1_MspDeInit 0 */

  /* USER CODE END LPTIM1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPTIM1_CLK_DISABLE();
 800237e:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8002382:	f7ff ff0c 	bl	800219e <LL_APB1_GRP1_DisableClock>

    /**LPTIM1 GPIO Configuration
    PB2     ------> LPTIM1_OUT
    */
    HAL_GPIO_DeInit(BUZZ_GPIO_Port, BUZZ_Pin);
 8002386:	2104      	movs	r1, #4
 8002388:	480a      	ldr	r0, [pc, #40]	@ (80023b4 <HAL_LPTIM_MspDeInit+0x48>)
 800238a:	f003 fc63 	bl	8005c54 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(LPTIM2_IRQn);
  /* USER CODE BEGIN LPTIM2_MspDeInit 1 */

  /* USER CODE END LPTIM2_MspDeInit 1 */
  }
}
 800238e:	e00a      	b.n	80023a6 <HAL_LPTIM_MspDeInit+0x3a>
  else if(lptimHandle->Instance==LPTIM2)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a08      	ldr	r2, [pc, #32]	@ (80023b8 <HAL_LPTIM_MspDeInit+0x4c>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d105      	bne.n	80023a6 <HAL_LPTIM_MspDeInit+0x3a>
    __HAL_RCC_LPTIM2_CLK_DISABLE();
 800239a:	2020      	movs	r0, #32
 800239c:	f7ff ff12 	bl	80021c4 <LL_APB1_GRP2_DisableClock>
    HAL_NVIC_DisableIRQ(LPTIM2_IRQn);
 80023a0:	2030      	movs	r0, #48	@ 0x30
 80023a2:	f003 fab0 	bl	8005906 <HAL_NVIC_DisableIRQ>
}
 80023a6:	bf00      	nop
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	40007c00 	.word	0x40007c00
 80023b4:	48000400 	.word	0x48000400
 80023b8:	40009400 	.word	0x40009400

080023bc <LL_RCC_LSE_SetDriveCapability>:
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80023c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023cc:	f023 0218 	bic.w	r2, r3, #24
 80023d0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	4313      	orrs	r3, r2
 80023d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80023dc:	bf00      	nop
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <LL_AHB2_GRP1_DisableClock>:
{
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 80023f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023f4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	43db      	mvns	r3, r3
 80023fa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80023fe:	4013      	ands	r3, r2
 8002400:	64cb      	str	r3, [r1, #76]	@ 0x4c
}
 8002402:	bf00      	nop
 8002404:	370c      	adds	r7, #12
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr

0800240e <debounce_update>:
  uint32_t debounce_ms;     // threshold
  uint8_t active_low;       // invert logic
} DebounceCtx;

static uint8_t debounce_update(DebounceCtx *ctx, uint8_t raw_level, uint32_t now_ms)
{
 800240e:	b480      	push	{r7}
 8002410:	b087      	sub	sp, #28
 8002412:	af00      	add	r7, sp, #0
 8002414:	60f8      	str	r0, [r7, #12]
 8002416:	460b      	mov	r3, r1
 8002418:	607a      	str	r2, [r7, #4]
 800241a:	72fb      	strb	r3, [r7, #11]
  uint8_t event = 0; // 1=pressed, 2=released
 800241c:	2300      	movs	r3, #0
 800241e:	75fb      	strb	r3, [r7, #23]
  if (raw_level != ctx->stable_level) {
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	7afa      	ldrb	r2, [r7, #11]
 8002426:	429a      	cmp	r2, r3
 8002428:	d031      	beq.n	800248e <debounce_update+0x80>
    if ((now_ms - ctx->last_toggle_ms) >= ctx->debounce_ms) {
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	1ad2      	subs	r2, r2, r3
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	429a      	cmp	r2, r3
 8002438:	d32c      	bcc.n	8002494 <debounce_update+0x86>
      // accept new stable level
      ctx->stable_level = raw_level;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	7afa      	ldrb	r2, [r7, #11]
 800243e:	701a      	strb	r2, [r3, #0]
      ctx->last_toggle_ms = now_ms;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	687a      	ldr	r2, [r7, #4]
 8002444:	605a      	str	r2, [r3, #4]
      uint8_t logical = ctx->active_low ? (ctx->stable_level == 0) : (ctx->stable_level == 1);
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	7b1b      	ldrb	r3, [r3, #12]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d007      	beq.n	800245e <debounce_update+0x50>
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	781b      	ldrb	r3, [r3, #0]
 8002452:	2b00      	cmp	r3, #0
 8002454:	bf0c      	ite	eq
 8002456:	2301      	moveq	r3, #1
 8002458:	2300      	movne	r3, #0
 800245a:	b2db      	uxtb	r3, r3
 800245c:	e006      	b.n	800246c <debounce_update+0x5e>
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	781b      	ldrb	r3, [r3, #0]
 8002462:	2b01      	cmp	r3, #1
 8002464:	bf0c      	ite	eq
 8002466:	2301      	moveq	r3, #1
 8002468:	2300      	movne	r3, #0
 800246a:	b2db      	uxtb	r3, r3
 800246c:	75bb      	strb	r3, [r7, #22]
      if (logical != ctx->debounced_state) {
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	785b      	ldrb	r3, [r3, #1]
 8002472:	7dba      	ldrb	r2, [r7, #22]
 8002474:	429a      	cmp	r2, r3
 8002476:	d00d      	beq.n	8002494 <debounce_update+0x86>
        ctx->debounced_state = logical;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	7dba      	ldrb	r2, [r7, #22]
 800247c:	705a      	strb	r2, [r3, #1]
        event = logical ? 1 : 2;
 800247e:	7dbb      	ldrb	r3, [r7, #22]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d001      	beq.n	8002488 <debounce_update+0x7a>
 8002484:	2301      	movs	r3, #1
 8002486:	e000      	b.n	800248a <debounce_update+0x7c>
 8002488:	2302      	movs	r3, #2
 800248a:	75fb      	strb	r3, [r7, #23]
 800248c:	e002      	b.n	8002494 <debounce_update+0x86>
      }
    }
  } else {
    // no change; refresh timer baseline
    ctx->last_toggle_ms = now_ms;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	605a      	str	r2, [r3, #4]
  }
  return event;
 8002494:	7dfb      	ldrb	r3, [r7, #23]
}
 8002496:	4618      	mov	r0, r3
 8002498:	371c      	adds	r7, #28
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
	...

080024a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024a4:	b590      	push	{r4, r7, lr}
 80024a6:	b093      	sub	sp, #76	@ 0x4c
 80024a8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024aa:	f001 fabb 	bl	8003a24 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 80024ae:	f7fe fcd1 	bl	8000e54 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024b2:	f000 f975 	bl	80027a0 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80024b6:	f000 f9e7 	bl	8002888 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 80024ba:	f7ff fded 	bl	8002098 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024be:	f7fe fe73 	bl	80011a8 <MX_GPIO_Init>
  MX_LPTIM1_Init();
 80024c2:	f7ff fe93 	bl	80021ec <MX_LPTIM1_Init>
  MX_RTC_Init();
 80024c6:	f000 fadf 	bl	8002a88 <MX_RTC_Init>
  MX_I2C1_Init();
 80024ca:	f7ff fd33 	bl	8001f34 <MX_I2C1_Init>
  MX_LPTIM2_Init();
 80024ce:	f7ff feb9 	bl	8002244 <MX_LPTIM2_Init>
  MX_ADC1_Init();
 80024d2:	f7fe fb5b 	bl	8000b8c <MX_ADC1_Init>
  MX_SAI1_Init();
 80024d6:	f000 fb8f 	bl	8002bf8 <MX_SAI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80024da:	f00c f853 	bl	800e584 <MX_FATFS_Init>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d001      	beq.n	80024e8 <main+0x44>
    Error_Handler();
 80024e4:	f000 fa98 	bl	8002a18 <Error_Handler>
  }
  // Remove eager USB init; start based on PE4 (VBUS)
  // MX_USB_Device_Init();
  MX_RF_Init();
 80024e8:	f000 fa9c 	bl	8002a24 <MX_RF_Init>
#if ENABLE_EPD
  EPD_GPIO_Init();
  EPD_HW_Init();
  epd_inited = 1;
#endif
  HAL_GPIO_WritePin(PW_TMP_GPIO_Port, PW_TMP_Pin, GPIO_PIN_SET); // power temperature sensor
 80024ec:	2201      	movs	r2, #1
 80024ee:	2110      	movs	r1, #16
 80024f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024f4:	f003 fca4 	bl	8005e40 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 80024f8:	2005      	movs	r0, #5
 80024fa:	f7fe fde6 	bl	80010ca <HAL_Delay>
  TMP102_Init(&hi2c1);
 80024fe:	489f      	ldr	r0, [pc, #636]	@ (800277c <main+0x2d8>)
 8002500:	f00b ffd8 	bl	800e4b4 <TMP102_Init>
  init_ramdisk();
 8002504:	f001 f8b6 	bl	8003674 <init_ramdisk>

  // Charger config for CR2032: disable charging, set low-battery thresholds
  charger_set_enabled(false);
 8002508:	2000      	movs	r0, #0
 800250a:	f000 fe4d 	bl	80031a8 <charger_set_enabled>
  charger_batt_watchdog_config(2700, 200, 100); // sleep=2.7V, hyst=0.2V, watchdog band=0.1V
 800250e:	2264      	movs	r2, #100	@ 0x64
 8002510:	21c8      	movs	r1, #200	@ 0xc8
 8002512:	f640 208c 	movw	r0, #2700	@ 0xa8c
 8002516:	f000 ffed 	bl	80034f4 <charger_batt_watchdog_config>

  // Initial USB state according to PE4
  usb_connected = (HAL_GPIO_ReadPin(USB_I_GPIO_Port, USB_I_Pin) == GPIO_PIN_SET);
 800251a:	2110      	movs	r1, #16
 800251c:	4898      	ldr	r0, [pc, #608]	@ (8002780 <main+0x2dc>)
 800251e:	f003 fc77 	bl	8005e10 <HAL_GPIO_ReadPin>
 8002522:	4603      	mov	r3, r0
 8002524:	2b01      	cmp	r3, #1
 8002526:	bf0c      	ite	eq
 8002528:	2301      	moveq	r3, #1
 800252a:	2300      	movne	r3, #0
 800252c:	b2db      	uxtb	r3, r3
 800252e:	461a      	mov	r2, r3
 8002530:	4b94      	ldr	r3, [pc, #592]	@ (8002784 <main+0x2e0>)
 8002532:	701a      	strb	r2, [r3, #0]
  if (usb_connected && !usb_started) {
 8002534:	4b93      	ldr	r3, [pc, #588]	@ (8002784 <main+0x2e0>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d01c      	beq.n	8002576 <main+0xd2>
 800253c:	4b92      	ldr	r3, [pc, #584]	@ (8002788 <main+0x2e4>)
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d118      	bne.n	8002576 <main+0xd2>
    if (HAL_GPIO_ReadPin(ENT_GPIO_Port, ENT_Pin) == GPIO_PIN_RESET) { // ENTER pressed
 8002544:	2101      	movs	r1, #1
 8002546:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800254a:	f003 fc61 	bl	8005e10 <HAL_GPIO_ReadPin>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d10b      	bne.n	800256c <main+0xc8>
      usb_boot_check_active = 1;
 8002554:	4b8d      	ldr	r3, [pc, #564]	@ (800278c <main+0x2e8>)
 8002556:	2201      	movs	r2, #1
 8002558:	701a      	strb	r2, [r3, #0]
      usb_boot_deadline_ms = HAL_GetTick() + 5000u; // 5s window
 800255a:	f001 fad1 	bl	8003b00 <HAL_GetTick>
 800255e:	4603      	mov	r3, r0
 8002560:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8002564:	3308      	adds	r3, #8
 8002566:	4a8a      	ldr	r2, [pc, #552]	@ (8002790 <main+0x2ec>)
 8002568:	6013      	str	r3, [r2, #0]
 800256a:	e004      	b.n	8002576 <main+0xd2>
    } else {
      USB_Device_Start();
 800256c:	f015 fc78 	bl	8017e60 <USB_Device_Start>
      usb_started = 1;
 8002570:	4b85      	ldr	r3, [pc, #532]	@ (8002788 <main+0x2e4>)
 8002572:	2201      	movs	r2, #1
 8002574:	701a      	strb	r2, [r3, #0]
    }
  }
  logger_set_usb_active(usb_connected);
 8002576:	4b83      	ldr	r3, [pc, #524]	@ (8002784 <main+0x2e0>)
 8002578:	781b      	ldrb	r3, [r3, #0]
 800257a:	2b00      	cmp	r3, #0
 800257c:	bf14      	ite	ne
 800257e:	2301      	movne	r3, #1
 8002580:	2300      	moveq	r3, #0
 8002582:	b2db      	uxtb	r3, r3
 8002584:	4618      	mov	r0, r3
 8002586:	f001 f865 	bl	8003654 <logger_set_usb_active>
  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 800258a:	f7fe fc71 	bl	8000e70 <MX_APPE_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    MX_APPE_Process();
 800258e:	f7fe fdc1 	bl	8001114 <MX_APPE_Process>
    /* USER CODE BEGIN WHILE */
    // removed old dose_event_pending handler; DOSE is handled by debounce below
    if (usb_event_pending) {
 8002592:	4b80      	ldr	r3, [pc, #512]	@ (8002794 <main+0x2f0>)
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	b2db      	uxtb	r3, r3
 8002598:	2b00      	cmp	r3, #0
 800259a:	d04e      	beq.n	800263a <main+0x196>
      usb_event_pending = 0;
 800259c:	4b7d      	ldr	r3, [pc, #500]	@ (8002794 <main+0x2f0>)
 800259e:	2200      	movs	r2, #0
 80025a0:	701a      	strb	r2, [r3, #0]
      uint8_t vbus_now = (HAL_GPIO_ReadPin(USB_I_GPIO_Port, USB_I_Pin) == GPIO_PIN_SET);
 80025a2:	2110      	movs	r1, #16
 80025a4:	4876      	ldr	r0, [pc, #472]	@ (8002780 <main+0x2dc>)
 80025a6:	f003 fc33 	bl	8005e10 <HAL_GPIO_ReadPin>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	bf0c      	ite	eq
 80025b0:	2301      	moveq	r3, #1
 80025b2:	2300      	movne	r3, #0
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
      if (vbus_now && !usb_started) {
 80025ba:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d01d      	beq.n	80025fe <main+0x15a>
 80025c2:	4b71      	ldr	r3, [pc, #452]	@ (8002788 <main+0x2e4>)
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d119      	bne.n	80025fe <main+0x15a>
        if (HAL_GPIO_ReadPin(ENT_GPIO_Port, ENT_Pin) == GPIO_PIN_RESET) {
 80025ca:	2101      	movs	r1, #1
 80025cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025d0:	f003 fc1e 	bl	8005e10 <HAL_GPIO_ReadPin>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d10b      	bne.n	80025f2 <main+0x14e>
          usb_boot_check_active = 1;
 80025da:	4b6c      	ldr	r3, [pc, #432]	@ (800278c <main+0x2e8>)
 80025dc:	2201      	movs	r2, #1
 80025de:	701a      	strb	r2, [r3, #0]
          usb_boot_deadline_ms = HAL_GetTick() + 5000u;
 80025e0:	f001 fa8e 	bl	8003b00 <HAL_GetTick>
 80025e4:	4603      	mov	r3, r0
 80025e6:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 80025ea:	3308      	adds	r3, #8
 80025ec:	4a68      	ldr	r2, [pc, #416]	@ (8002790 <main+0x2ec>)
 80025ee:	6013      	str	r3, [r2, #0]
        if (HAL_GPIO_ReadPin(ENT_GPIO_Port, ENT_Pin) == GPIO_PIN_RESET) {
 80025f0:	e015      	b.n	800261e <main+0x17a>
        } else {
          USB_Device_Start();
 80025f2:	f015 fc35 	bl	8017e60 <USB_Device_Start>
          usb_started = 1;
 80025f6:	4b64      	ldr	r3, [pc, #400]	@ (8002788 <main+0x2e4>)
 80025f8:	2201      	movs	r2, #1
 80025fa:	701a      	strb	r2, [r3, #0]
        if (HAL_GPIO_ReadPin(ENT_GPIO_Port, ENT_Pin) == GPIO_PIN_RESET) {
 80025fc:	e00f      	b.n	800261e <main+0x17a>
        }
      } else if (!vbus_now && usb_started) {
 80025fe:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002602:	2b00      	cmp	r3, #0
 8002604:	d10b      	bne.n	800261e <main+0x17a>
 8002606:	4b60      	ldr	r3, [pc, #384]	@ (8002788 <main+0x2e4>)
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d007      	beq.n	800261e <main+0x17a>
        USB_Device_Stop();
 800260e:	f015 fc39 	bl	8017e84 <USB_Device_Stop>
        usb_started = 0;
 8002612:	4b5d      	ldr	r3, [pc, #372]	@ (8002788 <main+0x2e4>)
 8002614:	2200      	movs	r2, #0
 8002616:	701a      	strb	r2, [r3, #0]
        usb_boot_check_active = 0;
 8002618:	4b5c      	ldr	r3, [pc, #368]	@ (800278c <main+0x2e8>)
 800261a:	2200      	movs	r2, #0
 800261c:	701a      	strb	r2, [r3, #0]
      }
      usb_connected = vbus_now;
 800261e:	4a59      	ldr	r2, [pc, #356]	@ (8002784 <main+0x2e0>)
 8002620:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002624:	7013      	strb	r3, [r2, #0]
      logger_set_usb_active(usb_connected);
 8002626:	4b57      	ldr	r3, [pc, #348]	@ (8002784 <main+0x2e0>)
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	2b00      	cmp	r3, #0
 800262c:	bf14      	ite	ne
 800262e:	2301      	movne	r3, #1
 8002630:	2300      	moveq	r3, #0
 8002632:	b2db      	uxtb	r3, r3
 8002634:	4618      	mov	r0, r3
 8002636:	f001 f80d 	bl	8003654 <logger_set_usb_active>
    }

    // Handle deferred bootloader decision
    if (usb_boot_check_active) {
 800263a:	4b54      	ldr	r3, [pc, #336]	@ (800278c <main+0x2e8>)
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d01d      	beq.n	800267e <main+0x1da>
      // If ENTER released early -> start USB normally
      if (HAL_GPIO_ReadPin(ENT_GPIO_Port, ENT_Pin) != GPIO_PIN_RESET) {
 8002642:	2101      	movs	r1, #1
 8002644:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002648:	f003 fbe2 	bl	8005e10 <HAL_GPIO_ReadPin>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d008      	beq.n	8002664 <main+0x1c0>
        USB_Device_Start();
 8002652:	f015 fc05 	bl	8017e60 <USB_Device_Start>
        usb_started = 1;
 8002656:	4b4c      	ldr	r3, [pc, #304]	@ (8002788 <main+0x2e4>)
 8002658:	2201      	movs	r2, #1
 800265a:	701a      	strb	r2, [r3, #0]
        usb_boot_check_active = 0;
 800265c:	4b4b      	ldr	r3, [pc, #300]	@ (800278c <main+0x2e8>)
 800265e:	2200      	movs	r2, #0
 8002660:	701a      	strb	r2, [r3, #0]
 8002662:	e00c      	b.n	800267e <main+0x1da>
      } else if ((int32_t)(HAL_GetTick() - usb_boot_deadline_ms) >= 0) {
 8002664:	f001 fa4c 	bl	8003b00 <HAL_GetTick>
 8002668:	4602      	mov	r2, r0
 800266a:	4b49      	ldr	r3, [pc, #292]	@ (8002790 <main+0x2ec>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	1ad3      	subs	r3, r2, r3
 8002670:	2b00      	cmp	r3, #0
 8002672:	db04      	blt.n	800267e <main+0x1da>
        // Still holding after 5s -> jump to bootloader
        JumpToBootloader();
 8002674:	f000 f958 	bl	8002928 <JumpToBootloader>
        usb_boot_check_active = 0; // in case jump returns (should not)
 8002678:	4b44      	ldr	r3, [pc, #272]	@ (800278c <main+0x2e8>)
 800267a:	2200      	movs	r2, #0
 800267c:	701a      	strb	r2, [r3, #0]
      }
    }

    // Debounce DOSE and act on PRESS event
    uint8_t dose_event = debounce_update(&s_db_dose, (HAL_GPIO_ReadPin(DOSE_GPIO_Port, DOSE_Pin) == GPIO_PIN_SET) ? 1 : 0, HAL_GetTick());
 800267e:	2104      	movs	r1, #4
 8002680:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002684:	f003 fbc4 	bl	8005e10 <HAL_GPIO_ReadPin>
 8002688:	4603      	mov	r3, r0
 800268a:	2b01      	cmp	r3, #1
 800268c:	bf0c      	ite	eq
 800268e:	2301      	moveq	r3, #1
 8002690:	2300      	movne	r3, #0
 8002692:	b2db      	uxtb	r3, r3
 8002694:	461c      	mov	r4, r3
 8002696:	f001 fa33 	bl	8003b00 <HAL_GetTick>
 800269a:	4603      	mov	r3, r0
 800269c:	461a      	mov	r2, r3
 800269e:	4621      	mov	r1, r4
 80026a0:	483d      	ldr	r0, [pc, #244]	@ (8002798 <main+0x2f4>)
 80026a2:	f7ff feb4 	bl	800240e <debounce_update>
 80026a6:	4603      	mov	r3, r0
 80026a8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    if (dose_event == 1) { // pressed
 80026ac:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d161      	bne.n	8002778 <main+0x2d4>
      RTC_TimeTypeDef sTime; RTC_DateTypeDef sDate;
      HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80026b4:	f107 0318 	add.w	r3, r7, #24
 80026b8:	2200      	movs	r2, #0
 80026ba:	4619      	mov	r1, r3
 80026bc:	4837      	ldr	r0, [pc, #220]	@ (800279c <main+0x2f8>)
 80026be:	f009 fb5a 	bl	800bd76 <HAL_RTC_GetTime>
      HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80026c2:	f107 0314 	add.w	r3, r7, #20
 80026c6:	2200      	movs	r2, #0
 80026c8:	4619      	mov	r1, r3
 80026ca:	4834      	ldr	r0, [pc, #208]	@ (800279c <main+0x2f8>)
 80026cc:	f009 fc3a 	bl	800bf44 <HAL_RTC_GetDate>
      uint16_t yearFull = 2000u + sDate.Year;
 80026d0:	7dfb      	ldrb	r3, [r7, #23]
 80026d2:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80026d6:	867b      	strh	r3, [r7, #50]	@ 0x32
      uint8_t mon = sDate.Month;
 80026d8:	7d7b      	ldrb	r3, [r7, #21]
 80026da:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
      uint8_t day = sDate.Date;
 80026de:	7dbb      	ldrb	r3, [r7, #22]
 80026e0:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
      uint8_t hour = sTime.Hours;
 80026e4:	7e3b      	ldrb	r3, [r7, #24]
 80026e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      uint8_t min = sTime.Minutes;
 80026ea:	7e7b      	ldrb	r3, [r7, #25]
 80026ec:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
      float temp_f = 0.0f;
 80026f0:	f04f 0300 	mov.w	r3, #0
 80026f4:	613b      	str	r3, [r7, #16]
      int8_t temp_i = LOG_NO_TEMP;
 80026f6:	2380      	movs	r3, #128	@ 0x80
 80026f8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      if (TMP102_ReadTemperature(&hi2c1, &temp_f) == HAL_OK) {
 80026fc:	f107 0310 	add.w	r3, r7, #16
 8002700:	4619      	mov	r1, r3
 8002702:	481e      	ldr	r0, [pc, #120]	@ (800277c <main+0x2d8>)
 8002704:	f00b feec 	bl	800e4e0 <TMP102_ReadTemperature>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d116      	bne.n	800273c <main+0x298>
        temp_i = (int8_t)(temp_f + (temp_f >= 0 ? 0.5f : -0.5f));
 800270e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002712:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800271a:	db02      	blt.n	8002722 <main+0x27e>
 800271c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002720:	e001      	b.n	8002726 <main+0x282>
 8002722:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8002726:	edd7 7a04 	vldr	s15, [r7, #16]
 800272a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800272e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002732:	edc7 7a01 	vstr	s15, [r7, #4]
 8002736:	793b      	ldrb	r3, [r7, #4]
 8002738:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }
      uint8_t dose_units = 1; // fixed per request
 800273c:	2301      	movs	r3, #1
 800273e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
      append_log_rotating(yearFull, mon, day, hour, min, dose_units, temp_i);
 8002742:	f897 402f 	ldrb.w	r4, [r7, #47]	@ 0x2f
 8002746:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800274a:	f897 1031 	ldrb.w	r1, [r7, #49]	@ 0x31
 800274e:	8e78      	ldrh	r0, [r7, #50]	@ 0x32
 8002750:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8002754:	9302      	str	r3, [sp, #8]
 8002756:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800275a:	9301      	str	r3, [sp, #4]
 800275c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002760:	9300      	str	r3, [sp, #0]
 8002762:	4623      	mov	r3, r4
 8002764:	f000 ffbc 	bl	80036e0 <append_log_rotating>
      CHARGER_Fast fast = charger_get_fast();
 8002768:	f107 0308 	add.w	r3, r7, #8
 800276c:	4618      	mov	r0, r3
 800276e:	f000 fdd9 	bl	8003324 <charger_get_fast>
      Paint_DrawString_EN(5, 60, tempStr, &Font16, WHITE, BLACK);
      Paint_DrawString_EN(5, 80, battStr, &Font16, WHITE, BLACK);
      Paint_DrawString_EN(5, 100, chgStr, &Font16, WHITE, BLACK);
      EPD_Display(BlackImage);
#endif
      PlayBeep(100);
 8002772:	2064      	movs	r0, #100	@ 0x64
 8002774:	f000 f8bc 	bl	80028f0 <PlayBeep>
    }
    __WFI(); // inline idle sleep
 8002778:	bf30      	wfi
  {
 800277a:	e708      	b.n	800258e <main+0xea>
 800277c:	2000047c 	.word	0x2000047c
 8002780:	48001000 	.word	0x48001000
 8002784:	2000057e 	.word	0x2000057e
 8002788:	2000057f 	.word	0x2000057f
 800278c:	20000580 	.word	0x20000580
 8002790:	20000584 	.word	0x20000584
 8002794:	2000057d 	.word	0x2000057d
 8002798:	20000008 	.word	0x20000008
 800279c:	20000588 	.word	0x20000588

080027a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b09a      	sub	sp, #104	@ 0x68
 80027a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80027a6:	f107 0320 	add.w	r3, r7, #32
 80027aa:	2248      	movs	r2, #72	@ 0x48
 80027ac:	2100      	movs	r1, #0
 80027ae:	4618      	mov	r0, r3
 80027b0:	f017 f925 	bl	80199fe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80027b4:	1d3b      	adds	r3, r7, #4
 80027b6:	2200      	movs	r2, #0
 80027b8:	601a      	str	r2, [r3, #0]
 80027ba:	605a      	str	r2, [r3, #4]
 80027bc:	609a      	str	r2, [r3, #8]
 80027be:	60da      	str	r2, [r3, #12]
 80027c0:	611a      	str	r2, [r3, #16]
 80027c2:	615a      	str	r2, [r3, #20]
 80027c4:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80027c6:	f006 fb57 	bl	8008e78 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 80027ca:	2010      	movs	r0, #16
 80027cc:	f7ff fdf6 	bl	80023bc <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80027d0:	4b2c      	ldr	r3, [pc, #176]	@ (8002884 <SystemClock_Config+0xe4>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80027d8:	4a2a      	ldr	r2, [pc, #168]	@ (8002884 <SystemClock_Config+0xe4>)
 80027da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027de:	6013      	str	r3, [r2, #0]
 80027e0:	4b28      	ldr	r3, [pc, #160]	@ (8002884 <SystemClock_Config+0xe4>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80027e8:	603b      	str	r3, [r7, #0]
 80027ea:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 80027ec:	2367      	movs	r3, #103	@ 0x67
 80027ee:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80027f0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80027f4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80027f6:	2301      	movs	r3, #1
 80027f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80027fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002800:	2301      	movs	r3, #1
 8002802:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002804:	2301      	movs	r3, #1
 8002806:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSICalibrationValue = 0;
 8002808:	2300      	movs	r3, #0
 800280a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800280c:	2300      	movs	r3, #0
 800280e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002810:	2360      	movs	r3, #96	@ 0x60
 8002812:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002814:	2302      	movs	r3, #2
 8002816:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002818:	2301      	movs	r3, #1
 800281a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800281c:	2300      	movs	r3, #0
 800281e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLN = 32;
 8002820:	2320      	movs	r3, #32
 8002822:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002824:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002828:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800282a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800282e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV3;
 8002830:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002834:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002836:	f107 0320 	add.w	r3, r7, #32
 800283a:	4618      	mov	r0, r3
 800283c:	f006 ffb6 	bl	80097ac <HAL_RCC_OscConfig>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d001      	beq.n	800284a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8002846:	f000 f8e7 	bl	8002a18 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 800284a:	236f      	movs	r3, #111	@ 0x6f
 800284c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800284e:	2303      	movs	r3, #3
 8002850:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8002852:	2380      	movs	r3, #128	@ 0x80
 8002854:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8002856:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800285a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800285c:	2300      	movs	r3, #0
 800285e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 8002860:	2380      	movs	r3, #128	@ 0x80
 8002862:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8002864:	2300      	movs	r3, #0
 8002866:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002868:	1d3b      	adds	r3, r7, #4
 800286a:	2103      	movs	r1, #3
 800286c:	4618      	mov	r0, r3
 800286e:	f007 fb11 	bl	8009e94 <HAL_RCC_ClockConfig>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d001      	beq.n	800287c <SystemClock_Config+0xdc>
  {
    Error_Handler();
 8002878:	f000 f8ce 	bl	8002a18 <Error_Handler>
  }
}
 800287c:	bf00      	nop
 800287e:	3768      	adds	r7, #104	@ 0x68
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	58000400 	.word	0x58000400

08002888 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b094      	sub	sp, #80	@ 0x50
 800288c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800288e:	463b      	mov	r3, r7
 8002890:	2250      	movs	r2, #80	@ 0x50
 8002892:	2100      	movs	r1, #0
 8002894:	4618      	mov	r0, r3
 8002896:	f017 f8b2 	bl	80199fe <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP
 800289a:	f44f 5351 	mov.w	r3, #13376	@ 0x3440
 800289e:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_ADC;
  PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 80028a0:	2318      	movs	r3, #24
 80028a2:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 80028a4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80028a8:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 80028aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028ae:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 80028b0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80028b4:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_ADCCLK;
 80028b6:	4b0d      	ldr	r3, [pc, #52]	@ (80028ec <PeriphCommonClock_Config+0x64>)
 80028b8:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 80028ba:	2300      	movs	r3, #0
 80028bc:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80028be:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80028c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 80028c4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80028c8:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 80028ca:	2300      	movs	r3, #0
 80028cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 80028ce:	2310      	movs	r3, #16
 80028d0:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80028d2:	463b      	mov	r3, r7
 80028d4:	4618      	mov	r0, r3
 80028d6:	f008 f8dc 	bl	800aa92 <HAL_RCCEx_PeriphCLKConfig>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d001      	beq.n	80028e4 <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 80028e0:	f000 f89a 	bl	8002a18 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 80028e4:	bf00      	nop
 80028e6:	3750      	adds	r7, #80	@ 0x50
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	10010000 	.word	0x10010000

080028f0 <PlayBeep>:

/* USER CODE BEGIN 4 */
/////////////////this function generates acoustic signal on mcu GPIO pin via LPTIM//////////////////////
void PlayBeep(uint32_t duration_ms) {
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
	uint32_t period = 999;  // 1 kHz (f=clk 4MHz/999)
 80028f8:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80028fc:	60fb      	str	r3, [r7, #12]
	uint32_t pulse = 500;   // 50% duty cycle (D=pulse/period)
 80028fe:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002902:	60bb      	str	r3, [r7, #8]
	// Spusti asova na generovanie PWM
    HAL_LPTIM_PWM_Start(&hlptim1, period, pulse);
 8002904:	68ba      	ldr	r2, [r7, #8]
 8002906:	68f9      	ldr	r1, [r7, #12]
 8002908:	4806      	ldr	r0, [pc, #24]	@ (8002924 <PlayBeep+0x34>)
 800290a:	f004 fa6f 	bl	8006dec <HAL_LPTIM_PWM_Start>

    // akaj, km uplynie trvanie zvuku
    HAL_Delay(duration_ms);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f7fe fbdb 	bl	80010ca <HAL_Delay>

    // Zastav asova
    HAL_LPTIM_PWM_Stop(&hlptim1);
 8002914:	4803      	ldr	r0, [pc, #12]	@ (8002924 <PlayBeep+0x34>)
 8002916:	f004 fab6 	bl	8006e86 <HAL_LPTIM_PWM_Stop>
}
 800291a:	bf00      	nop
 800291c:	3710      	adds	r7, #16
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	2000050c 	.word	0x2000050c

08002928 <JumpToBootloader>:

////////////////////this function releases all peripherials and jumps into bootloader/////////////////////////
void JumpToBootloader(void) {
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800292e:	b672      	cpsid	i
}
 8002930:	bf00      	nop

    // Interupt disable
    __disable_irq();

    // Reset USB
    USB->CNTR = 0x0003;
 8002932:	4b24      	ldr	r3, [pc, #144]	@ (80029c4 <JumpToBootloader+0x9c>)
 8002934:	2203      	movs	r2, #3
 8002936:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    // Pheripherial reset
    __HAL_RCC_GPIOC_CLK_DISABLE();
 800293a:	2004      	movs	r0, #4
 800293c:	f7ff fd54 	bl	80023e8 <LL_AHB2_GRP1_DisableClock>
    __HAL_RCC_GPIOB_CLK_DISABLE();
 8002940:	2002      	movs	r0, #2
 8002942:	f7ff fd51 	bl	80023e8 <LL_AHB2_GRP1_DisableClock>
    __HAL_RCC_GPIOA_CLK_DISABLE();
 8002946:	2001      	movs	r0, #1
 8002948:	f7ff fd4e 	bl	80023e8 <LL_AHB2_GRP1_DisableClock>

    HAL_LPTIM_DeInit(&hlptim1);
 800294c:	481e      	ldr	r0, [pc, #120]	@ (80029c8 <JumpToBootloader+0xa0>)
 800294e:	f004 fa25 	bl	8006d9c <HAL_LPTIM_DeInit>
    HAL_RCC_DeInit();
 8002952:	f006 fe8f 	bl	8009674 <HAL_RCC_DeInit>

    // systick reset
    SysTick->CTRL = 0;
 8002956:	4b1d      	ldr	r3, [pc, #116]	@ (80029cc <JumpToBootloader+0xa4>)
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 800295c:	4b1b      	ldr	r3, [pc, #108]	@ (80029cc <JumpToBootloader+0xa4>)
 800295e:	2200      	movs	r2, #0
 8002960:	605a      	str	r2, [r3, #4]
    SysTick->VAL = 0;
 8002962:	4b1a      	ldr	r3, [pc, #104]	@ (80029cc <JumpToBootloader+0xa4>)
 8002964:	2200      	movs	r2, #0
 8002966:	609a      	str	r2, [r3, #8]
    // Clear all interrupt bits
      for (uint8_t i = 0; i < sizeof(NVIC->ICER) / sizeof(NVIC->ICER[0]); i++)
 8002968:	2300      	movs	r3, #0
 800296a:	73fb      	strb	r3, [r7, #15]
 800296c:	e010      	b.n	8002990 <JumpToBootloader+0x68>
      {
        NVIC->ICER[i] = 0xFFFFFFFF;
 800296e:	4a18      	ldr	r2, [pc, #96]	@ (80029d0 <JumpToBootloader+0xa8>)
 8002970:	7bfb      	ldrb	r3, [r7, #15]
 8002972:	3320      	adds	r3, #32
 8002974:	f04f 31ff 	mov.w	r1, #4294967295
 8002978:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 800297c:	4a14      	ldr	r2, [pc, #80]	@ (80029d0 <JumpToBootloader+0xa8>)
 800297e:	7bfb      	ldrb	r3, [r7, #15]
 8002980:	3360      	adds	r3, #96	@ 0x60
 8002982:	f04f 31ff 	mov.w	r1, #4294967295
 8002986:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint8_t i = 0; i < sizeof(NVIC->ICER) / sizeof(NVIC->ICER[0]); i++)
 800298a:	7bfb      	ldrb	r3, [r7, #15]
 800298c:	3301      	adds	r3, #1
 800298e:	73fb      	strb	r3, [r7, #15]
 8002990:	7bfb      	ldrb	r3, [r7, #15]
 8002992:	2b07      	cmp	r3, #7
 8002994:	d9eb      	bls.n	800296e <JumpToBootloader+0x46>
  __ASM volatile ("cpsie i" : : : "memory");
 8002996:	b662      	cpsie	i
}
 8002998:	bf00      	nop

      /* Re-enable all interrupts */
      __enable_irq();

      /* Set up the jump to boot loader address + 4 */
      uint32_t jump_address = *(__IO uint32_t *)(BOOT_ADD + 4);
 800299a:	4b0e      	ldr	r3, [pc, #56]	@ (80029d4 <JumpToBootloader+0xac>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	60bb      	str	r3, [r7, #8]

      /* Set the main stack pointer to the boot loader stack */
      __set_MSP(*(uint32_t *)BOOT_ADD);
 80029a0:	4b0d      	ldr	r3, [pc, #52]	@ (80029d8 <JumpToBootloader+0xb0>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	f383 8808 	msr	MSP, r3
}
 80029ac:	bf00      	nop

      /* Call the function to jump to boot loader location */
      void (*boot_load)(void) = (void (*)(void))(jump_address);
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	607b      	str	r3, [r7, #4]

      //remap memory
      SYSCFG->MEMRMP = 0x01;
 80029b2:	4b0a      	ldr	r3, [pc, #40]	@ (80029dc <JumpToBootloader+0xb4>)
 80029b4:	2201      	movs	r2, #1
 80029b6:	601a      	str	r2, [r3, #0]

      // Now jump to the boot loader
      boot_load();
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	4798      	blx	r3
      /* Jump is done successfully */
}
 80029bc:	bf00      	nop
 80029be:	3710      	adds	r7, #16
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	40006800 	.word	0x40006800
 80029c8:	2000050c 	.word	0x2000050c
 80029cc:	e000e010 	.word	0xe000e010
 80029d0:	e000e100 	.word	0xe000e100
 80029d4:	1fff0004 	.word	0x1fff0004
 80029d8:	1fff0000 	.word	0x1fff0000
 80029dc:	40010000 	.word	0x40010000

080029e0 <HAL_GPIO_EXTI_Callback>:
}
*/
/////////////////////////////end of datalogger function//////////////////////

// EXTI events: mark pending flags for main loop processing
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	4603      	mov	r3, r0
 80029e8:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == DOSE_Pin) {
 80029ea:	88fb      	ldrh	r3, [r7, #6]
 80029ec:	2b04      	cmp	r3, #4
 80029ee:	d103      	bne.n	80029f8 <HAL_GPIO_EXTI_Callback+0x18>
    dose_event_pending = 1;
 80029f0:	4b07      	ldr	r3, [pc, #28]	@ (8002a10 <HAL_GPIO_EXTI_Callback+0x30>)
 80029f2:	2201      	movs	r2, #1
 80029f4:	701a      	strb	r2, [r3, #0]
  } else if (GPIO_Pin == USB_I_Pin) {
    usb_event_pending = 1;
  }
}
 80029f6:	e005      	b.n	8002a04 <HAL_GPIO_EXTI_Callback+0x24>
  } else if (GPIO_Pin == USB_I_Pin) {
 80029f8:	88fb      	ldrh	r3, [r7, #6]
 80029fa:	2b10      	cmp	r3, #16
 80029fc:	d102      	bne.n	8002a04 <HAL_GPIO_EXTI_Callback+0x24>
    usb_event_pending = 1;
 80029fe:	4b05      	ldr	r3, [pc, #20]	@ (8002a14 <HAL_GPIO_EXTI_Callback+0x34>)
 8002a00:	2201      	movs	r2, #1
 8002a02:	701a      	strb	r2, [r3, #0]
}
 8002a04:	bf00      	nop
 8002a06:	370c      	adds	r7, #12
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr
 8002a10:	2000057c 	.word	0x2000057c
 8002a14:	2000057d 	.word	0x2000057d

08002a18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002a1c:	b672      	cpsid	i
}
 8002a1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a20:	bf00      	nop
 8002a22:	e7fd      	b.n	8002a20 <Error_Handler+0x8>

08002a24 <MX_RF_Init>:

/* USER CODE END 0 */

/* RF init function */
void MX_RF_Init(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8002a28:	bf00      	nop
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr

08002a32 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8002a32:	b480      	push	{r7}
 8002a34:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8002a36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a3e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002a42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a46:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002a4a:	bf00      	nop
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr

08002a54 <LL_APB1_GRP1_EnableClock>:
{
 8002a54:	b480      	push	{r7}
 8002a56:	b085      	sub	sp, #20
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002a5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a60:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002a62:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002a6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a70:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4013      	ands	r3, r2
 8002a76:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002a78:	68fb      	ldr	r3, [r7, #12]
}
 8002a7a:	bf00      	nop
 8002a7c:	3714      	adds	r7, #20
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr
	...

08002a88 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b086      	sub	sp, #24
 8002a8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002a8e:	1d3b      	adds	r3, r7, #4
 8002a90:	2200      	movs	r2, #0
 8002a92:	601a      	str	r2, [r3, #0]
 8002a94:	605a      	str	r2, [r3, #4]
 8002a96:	609a      	str	r2, [r3, #8]
 8002a98:	60da      	str	r2, [r3, #12]
 8002a9a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002aa0:	4b2c      	ldr	r3, [pc, #176]	@ (8002b54 <MX_RTC_Init+0xcc>)
 8002aa2:	4a2d      	ldr	r2, [pc, #180]	@ (8002b58 <MX_RTC_Init+0xd0>)
 8002aa4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002aa6:	4b2b      	ldr	r3, [pc, #172]	@ (8002b54 <MX_RTC_Init+0xcc>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8002aac:	4b29      	ldr	r3, [pc, #164]	@ (8002b54 <MX_RTC_Init+0xcc>)
 8002aae:	220f      	movs	r2, #15
 8002ab0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8002ab2:	4b28      	ldr	r3, [pc, #160]	@ (8002b54 <MX_RTC_Init+0xcc>)
 8002ab4:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8002ab8:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002aba:	4b26      	ldr	r3, [pc, #152]	@ (8002b54 <MX_RTC_Init+0xcc>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002ac0:	4b24      	ldr	r3, [pc, #144]	@ (8002b54 <MX_RTC_Init+0xcc>)
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002ac6:	4b23      	ldr	r3, [pc, #140]	@ (8002b54 <MX_RTC_Init+0xcc>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002acc:	4b21      	ldr	r3, [pc, #132]	@ (8002b54 <MX_RTC_Init+0xcc>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002ad2:	4820      	ldr	r0, [pc, #128]	@ (8002b54 <MX_RTC_Init+0xcc>)
 8002ad4:	f009 f828 	bl	800bb28 <HAL_RTC_Init>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 8002ade:	f7ff ff9b 	bl	8002a18 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8002aea:	2300      	movs	r3, #0
 8002aec:	71bb      	strb	r3, [r7, #6]
  sTime.SubSeconds = 0x0;
 8002aee:	2300      	movs	r3, #0
 8002af0:	60bb      	str	r3, [r7, #8]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002af2:	2300      	movs	r3, #0
 8002af4:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002af6:	2300      	movs	r3, #0
 8002af8:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002afa:	1d3b      	adds	r3, r7, #4
 8002afc:	2201      	movs	r2, #1
 8002afe:	4619      	mov	r1, r3
 8002b00:	4814      	ldr	r0, [pc, #80]	@ (8002b54 <MX_RTC_Init+0xcc>)
 8002b02:	f009 f899 	bl	800bc38 <HAL_RTC_SetTime>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d001      	beq.n	8002b10 <MX_RTC_Init+0x88>
  {
    Error_Handler();
 8002b0c:	f7ff ff84 	bl	8002a18 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002b10:	2301      	movs	r3, #1
 8002b12:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002b14:	2301      	movs	r3, #1
 8002b16:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002b20:	463b      	mov	r3, r7
 8002b22:	2201      	movs	r2, #1
 8002b24:	4619      	mov	r1, r3
 8002b26:	480b      	ldr	r0, [pc, #44]	@ (8002b54 <MX_RTC_Init+0xcc>)
 8002b28:	f009 f983 	bl	800be32 <HAL_RTC_SetDate>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d001      	beq.n	8002b36 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8002b32:	f7ff ff71 	bl	8002a18 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8002b36:	2200      	movs	r2, #0
 8002b38:	2100      	movs	r1, #0
 8002b3a:	4806      	ldr	r0, [pc, #24]	@ (8002b54 <MX_RTC_Init+0xcc>)
 8002b3c:	f009 fb12 	bl	800c164 <HAL_RTCEx_SetWakeUpTimer_IT>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8002b46:	f7ff ff67 	bl	8002a18 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002b4a:	bf00      	nop
 8002b4c:	3718      	adds	r7, #24
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	20000588 	.word	0x20000588
 8002b58:	40002800 	.word	0x40002800

08002b5c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b096      	sub	sp, #88	@ 0x58
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b64:	f107 0308 	add.w	r3, r7, #8
 8002b68:	2250      	movs	r2, #80	@ 0x50
 8002b6a:	2100      	movs	r1, #0
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f016 ff46 	bl	80199fe <memset>
  if(rtcHandle->Instance==RTC)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a12      	ldr	r2, [pc, #72]	@ (8002bc0 <HAL_RTC_MspInit+0x64>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d11d      	bne.n	8002bb8 <HAL_RTC_MspInit+0x5c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002b7c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002b80:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002b82:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b86:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b88:	f107 0308 	add.w	r3, r7, #8
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f007 ff80 	bl	800aa92 <HAL_RCCEx_PeriphCLKConfig>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d001      	beq.n	8002b9c <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8002b98:	f7ff ff3e 	bl	8002a18 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002b9c:	f7ff ff49 	bl	8002a32 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8002ba0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002ba4:	f7ff ff56 	bl	8002a54 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8002ba8:	2200      	movs	r2, #0
 8002baa:	2100      	movs	r1, #0
 8002bac:	2003      	movs	r0, #3
 8002bae:	f002 fe82 	bl	80058b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8002bb2:	2003      	movs	r0, #3
 8002bb4:	f002 fe99 	bl	80058ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002bb8:	bf00      	nop
 8002bba:	3758      	adds	r7, #88	@ 0x58
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	40002800 	.word	0x40002800

08002bc4 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b085      	sub	sp, #20
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002bcc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002bd0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002bd2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002bdc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002be0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	4013      	ands	r3, r2
 8002be6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002be8:	68fb      	ldr	r3, [r7, #12]
}
 8002bea:	bf00      	nop
 8002bec:	3714      	adds	r7, #20
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr
	...

08002bf8 <MX_SAI1_Init>:

SAI_HandleTypeDef hsai_BlockA1;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 8002bfc:	4b2d      	ldr	r3, [pc, #180]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002bfe:	4a2e      	ldr	r2, [pc, #184]	@ (8002cb8 <MX_SAI1_Init+0xc0>)
 8002c00:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8002c02:	4b2c      	ldr	r3, [pc, #176]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_RX;
 8002c08:	4b2a      	ldr	r3, [pc, #168]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_16;
 8002c0e:	4b29      	ldr	r3, [pc, #164]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c10:	2280      	movs	r2, #128	@ 0x80
 8002c12:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8002c14:	4b27      	ldr	r3, [pc, #156]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8002c1a:	4b26      	ldr	r3, [pc, #152]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8002c20:	4b24      	ldr	r3, [pc, #144]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8002c26:	4b23      	ldr	r3, [pc, #140]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8002c2c:	4b21      	ldr	r3, [pc, #132]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8002c32:	4b20      	ldr	r3, [pc, #128]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8002c38:	4b1e      	ldr	r3, [pc, #120]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8002c3e:	4b1d      	ldr	r3, [pc, #116]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c40:	4a1e      	ldr	r2, [pc, #120]	@ (8002cbc <MX_SAI1_Init+0xc4>)
 8002c42:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.MonoStereoMode = SAI_MONOMODE;
 8002c44:	4b1b      	ldr	r3, [pc, #108]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c46:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002c4a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8002c4c:	4b19      	ldr	r3, [pc, #100]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.PdmInit.Activation = ENABLE;
 8002c52:	4b18      	ldr	r3, [pc, #96]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c54:	2201      	movs	r2, #1
 8002c56:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 2;
 8002c5a:	4b16      	ldr	r3, [pc, #88]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c5c:	2202      	movs	r2, #2
 8002c5e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE | SAI_PDM_CLOCK2_ENABLE;
 8002c60:	4b14      	ldr	r3, [pc, #80]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c62:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002c66:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.FrameLength = 32;
 8002c68:	4b12      	ldr	r3, [pc, #72]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c6a:	2220      	movs	r2, #32
 8002c6c:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8002c6e:	4b11      	ldr	r3, [pc, #68]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c70:	2201      	movs	r2, #1
 8002c72:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8002c74:	4b0f      	ldr	r3, [pc, #60]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8002c7a:	4b0e      	ldr	r3, [pc, #56]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8002c80:	4b0c      	ldr	r3, [pc, #48]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8002c86:	4b0b      	ldr	r3, [pc, #44]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8002c8c:	4b09      	ldr	r3, [pc, #36]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 2;
 8002c92:	4b08      	ldr	r3, [pc, #32]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c94:	2202      	movs	r2, #2
 8002c96:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x00000003;
 8002c98:	4b06      	ldr	r3, [pc, #24]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002c9a:	2203      	movs	r2, #3
 8002c9c:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8002c9e:	4805      	ldr	r0, [pc, #20]	@ (8002cb4 <MX_SAI1_Init+0xbc>)
 8002ca0:	f009 fb2c 	bl	800c2fc <HAL_SAI_Init>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d001      	beq.n	8002cae <MX_SAI1_Init+0xb6>
  {
    Error_Handler();
 8002caa:	f7ff feb5 	bl	8002a18 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8002cae:	bf00      	nop
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	200005ac 	.word	0x200005ac
 8002cb8:	40015404 	.word	0x40015404
 8002cbc:	0002ee00 	.word	0x0002ee00

08002cc0 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b088      	sub	sp, #32
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a16      	ldr	r2, [pc, #88]	@ (8002d28 <HAL_SAI_MspInit+0x68>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d126      	bne.n	8002d20 <HAL_SAI_MspInit+0x60>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 8002cd2:	4b16      	ldr	r3, [pc, #88]	@ (8002d2c <HAL_SAI_MspInit+0x6c>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d10b      	bne.n	8002cf2 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8002cda:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8002cde:	f7ff ff71 	bl	8002bc4 <LL_APB2_GRP1_EnableClock>

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 0, 0);
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	2100      	movs	r1, #0
 8002ce6:	2026      	movs	r0, #38	@ 0x26
 8002ce8:	f002 fde5 	bl	80058b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8002cec:	2026      	movs	r0, #38	@ 0x26
 8002cee:	f002 fdfc 	bl	80058ea <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 8002cf2:	4b0e      	ldr	r3, [pc, #56]	@ (8002d2c <HAL_SAI_MspInit+0x6c>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	3301      	adds	r3, #1
 8002cf8:	4a0c      	ldr	r2, [pc, #48]	@ (8002d2c <HAL_SAI_MspInit+0x6c>)
 8002cfa:	6013      	str	r3, [r2, #0]
    PA3     ------> SAI1_CK1
    PA8     ------> SAI1_CK2
    PA9     ------> SAI1_D2
    PA10     ------> SAI1_D1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002cfc:	f44f 63e1 	mov.w	r3, #1800	@ 0x708
 8002d00:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d02:	2302      	movs	r3, #2
 8002d04:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d06:	2300      	movs	r3, #0
 8002d08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_SAI1;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d12:	f107 030c 	add.w	r3, r7, #12
 8002d16:	4619      	mov	r1, r3
 8002d18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d1c:	f002 fe2a 	bl	8005974 <HAL_GPIO_Init>

    }
}
 8002d20:	bf00      	nop
 8002d22:	3720      	adds	r7, #32
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	40015404 	.word	0x40015404
 8002d2c:	20000644 	.word	0x20000644

08002d30 <LL_AHB3_GRP1_EnableClock>:
{
 8002d30:	b480      	push	{r7}
 8002d32:	b085      	sub	sp, #20
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8002d38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d3c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002d3e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8002d48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d4c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	4013      	ands	r3, r2
 8002d52:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002d54:	68fb      	ldr	r3, [r7, #12]
}
 8002d56:	bf00      	nop
 8002d58:	3714      	adds	r7, #20
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr

08002d62 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d62:	b580      	push	{r7, lr}
 8002d64:	b082      	sub	sp, #8
 8002d66:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */
  PWR_PVDTypeDef sConfigPVD = {0};
 8002d68:	463b      	mov	r3, r7
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	601a      	str	r2, [r3, #0]
 8002d6e:	605a      	str	r2, [r3, #4]

  __HAL_RCC_HSEM_CLK_ENABLE();
 8002d70:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002d74:	f7ff ffdc 	bl	8002d30 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 2, 0);
 8002d78:	2200      	movs	r2, #0
 8002d7a:	2102      	movs	r1, #2
 8002d7c:	f06f 0001 	mvn.w	r0, #1
 8002d80:	f002 fd99 	bl	80058b6 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 2, 0);
 8002d84:	2200      	movs	r2, #0
 8002d86:	2102      	movs	r1, #2
 8002d88:	2005      	movs	r0, #5
 8002d8a:	f002 fd94 	bl	80058b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002d8e:	2005      	movs	r0, #5
 8002d90:	f002 fdab 	bl	80058ea <HAL_NVIC_EnableIRQ>
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8002d94:	2200      	movs	r2, #0
 8002d96:	2100      	movs	r1, #0
 8002d98:	202e      	movs	r0, #46	@ 0x2e
 8002d9a:	f002 fd8c 	bl	80058b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8002d9e:	202e      	movs	r0, #46	@ 0x2e
 8002da0:	f002 fda3 	bl	80058ea <HAL_NVIC_EnableIRQ>

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_0;
 8002da4:	2300      	movs	r3, #0
 8002da6:	603b      	str	r3, [r7, #0]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
 8002da8:	2300      	movs	r3, #0
 8002daa:	607b      	str	r3, [r7, #4]
  HAL_PWR_ConfigPVD(&sConfigPVD);
 8002dac:	463b      	mov	r3, r7
 8002dae:	4618      	mov	r0, r3
 8002db0:	f006 f872 	bl	8008e98 <HAL_PWR_ConfigPVD>

  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
 8002db4:	f006 f8b2 	bl	8008f1c <HAL_PWR_EnablePVD>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002db8:	bf00      	nop
 8002dba:	3708      	adds	r7, #8
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}

08002dc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002dc4:	bf00      	nop
 8002dc6:	e7fd      	b.n	8002dc4 <NMI_Handler+0x4>

08002dc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002dcc:	bf00      	nop
 8002dce:	e7fd      	b.n	8002dcc <HardFault_Handler+0x4>

08002dd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002dd4:	bf00      	nop
 8002dd6:	e7fd      	b.n	8002dd4 <MemManage_Handler+0x4>

08002dd8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ddc:	bf00      	nop
 8002dde:	e7fd      	b.n	8002ddc <BusFault_Handler+0x4>

08002de0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002de0:	b480      	push	{r7}
 8002de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002de4:	bf00      	nop
 8002de6:	e7fd      	b.n	8002de4 <UsageFault_Handler+0x4>

08002de8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002dec:	bf00      	nop
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr

08002df6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002df6:	b480      	push	{r7}
 8002df8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002dfa:	bf00      	nop
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr

08002e04 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e08:	bf00      	nop
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr

08002e12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e12:	b580      	push	{r7, lr}
 8002e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e16:	f000 fe5f 	bl	8003ad8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e1a:	bf00      	nop
 8002e1c:	bd80      	pop	{r7, pc}

08002e1e <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8002e1e:	b580      	push	{r7, lr}
 8002e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8002e22:	f7fe fd9b 	bl	800195c <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8002e26:	bf00      	nop
 8002e28:	bd80      	pop	{r7, pc}

08002e2a <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002e2a:	b480      	push	{r7}
 8002e2c:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002e2e:	bf00      	nop
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr

08002e38 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENT_Pin);
 8002e3c:	2001      	movs	r0, #1
 8002e3e:	f003 f817 	bl	8005e70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002e42:	bf00      	nop
 8002e44:	bd80      	pop	{r7, pc}

08002e46 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002e46:	b580      	push	{r7, lr}
 8002e48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DOSE_Pin);
 8002e4a:	2004      	movs	r0, #4
 8002e4c:	f003 f810 	bl	8005e70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002e50:	bf00      	nop
 8002e52:	bd80      	pop	{r7, pc}

08002e54 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USB_I_Pin);
 8002e58:	2010      	movs	r0, #16
 8002e5a:	f003 f809 	bl	8005e70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002e5e:	bf00      	nop
 8002e60:	bd80      	pop	{r7, pc}
	...

08002e64 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt, USB wake-up interrupt through EXTI line 28.
  */
void USB_LP_IRQHandler(void)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002e68:	4802      	ldr	r0, [pc, #8]	@ (8002e74 <USB_LP_IRQHandler+0x10>)
 8002e6a:	f004 faf9 	bl	8007460 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8002e6e:	bf00      	nop
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	200110d8 	.word	0x200110d8

08002e78 <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	af00      	add	r7, sp, #0

  /* USER CODE END SAI1_IRQn 0 */
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 8002e7c:	bf00      	nop
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr

08002e86 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8002e86:	b580      	push	{r7, lr}
 8002e88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8002e8a:	f014 fdf9 	bl	8017a80 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8002e8e:	bf00      	nop
 8002e90:	bd80      	pop	{r7, pc}

08002e92 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8002e92:	b580      	push	{r7, lr}
 8002e94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8002e96:	f014 fe29 	bl	8017aec <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8002e9a:	bf00      	nop
 8002e9c:	bd80      	pop	{r7, pc}

08002e9e <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8002e9e:	b580      	push	{r7, lr}
 8002ea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8002ea2:	f002 fffd 	bl	8005ea0 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8002ea6:	bf00      	nop
 8002ea8:	bd80      	pop	{r7, pc}
	...

08002eac <LPTIM2_IRQHandler>:

/**
  * @brief This function handles LPTIM2 global interrupt.
  */
void LPTIM2_IRQHandler(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM2_IRQn 0 */

  /* USER CODE END LPTIM2_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim2);
 8002eb0:	4802      	ldr	r0, [pc, #8]	@ (8002ebc <LPTIM2_IRQHandler+0x10>)
 8002eb2:	f004 f804 	bl	8006ebe <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM2_IRQn 1 */

  /* USER CODE END LPTIM2_IRQn 1 */
}
 8002eb6:	bf00      	nop
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	20000544 	.word	0x20000544

08002ec0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	af00      	add	r7, sp, #0
  return 1;
 8002ec4:	2301      	movs	r3, #1
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ece:	4770      	bx	lr

08002ed0 <_kill>:

int _kill(int pid, int sig)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002eda:	f016 fde3 	bl	8019aa4 <__errno>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2216      	movs	r2, #22
 8002ee2:	601a      	str	r2, [r3, #0]
  return -1;
 8002ee4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3708      	adds	r7, #8
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}

08002ef0 <_exit>:

void _exit (int status)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002ef8:	f04f 31ff 	mov.w	r1, #4294967295
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	f7ff ffe7 	bl	8002ed0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002f02:	bf00      	nop
 8002f04:	e7fd      	b.n	8002f02 <_exit+0x12>

08002f06 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f06:	b580      	push	{r7, lr}
 8002f08:	b086      	sub	sp, #24
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	60f8      	str	r0, [r7, #12]
 8002f0e:	60b9      	str	r1, [r7, #8]
 8002f10:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f12:	2300      	movs	r3, #0
 8002f14:	617b      	str	r3, [r7, #20]
 8002f16:	e00a      	b.n	8002f2e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002f18:	f3af 8000 	nop.w
 8002f1c:	4601      	mov	r1, r0
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	1c5a      	adds	r2, r3, #1
 8002f22:	60ba      	str	r2, [r7, #8]
 8002f24:	b2ca      	uxtb	r2, r1
 8002f26:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	3301      	adds	r3, #1
 8002f2c:	617b      	str	r3, [r7, #20]
 8002f2e:	697a      	ldr	r2, [r7, #20]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	429a      	cmp	r2, r3
 8002f34:	dbf0      	blt.n	8002f18 <_read+0x12>
  }

  return len;
 8002f36:	687b      	ldr	r3, [r7, #4]
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3718      	adds	r7, #24
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}

08002f40 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b086      	sub	sp, #24
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	60f8      	str	r0, [r7, #12]
 8002f48:	60b9      	str	r1, [r7, #8]
 8002f4a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	617b      	str	r3, [r7, #20]
 8002f50:	e009      	b.n	8002f66 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	1c5a      	adds	r2, r3, #1
 8002f56:	60ba      	str	r2, [r7, #8]
 8002f58:	781b      	ldrb	r3, [r3, #0]
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f60:	697b      	ldr	r3, [r7, #20]
 8002f62:	3301      	adds	r3, #1
 8002f64:	617b      	str	r3, [r7, #20]
 8002f66:	697a      	ldr	r2, [r7, #20]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	dbf1      	blt.n	8002f52 <_write+0x12>
  }
  return len;
 8002f6e:	687b      	ldr	r3, [r7, #4]
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3718      	adds	r7, #24
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <_close>:

int _close(int file)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002f80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	370c      	adds	r7, #12
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr

08002f90 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002fa0:	605a      	str	r2, [r3, #4]
  return 0;
 8002fa2:	2300      	movs	r3, #0
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	370c      	adds	r7, #12
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr

08002fb0 <_isatty>:

int _isatty(int file)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002fb8:	2301      	movs	r3, #1
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	370c      	adds	r7, #12
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr

08002fc6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002fc6:	b480      	push	{r7}
 8002fc8:	b085      	sub	sp, #20
 8002fca:	af00      	add	r7, sp, #0
 8002fcc:	60f8      	str	r0, [r7, #12]
 8002fce:	60b9      	str	r1, [r7, #8]
 8002fd0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002fd2:	2300      	movs	r3, #0
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3714      	adds	r7, #20
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr

08002fe0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b086      	sub	sp, #24
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002fe8:	4a14      	ldr	r2, [pc, #80]	@ (800303c <_sbrk+0x5c>)
 8002fea:	4b15      	ldr	r3, [pc, #84]	@ (8003040 <_sbrk+0x60>)
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ff4:	4b13      	ldr	r3, [pc, #76]	@ (8003044 <_sbrk+0x64>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d102      	bne.n	8003002 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ffc:	4b11      	ldr	r3, [pc, #68]	@ (8003044 <_sbrk+0x64>)
 8002ffe:	4a12      	ldr	r2, [pc, #72]	@ (8003048 <_sbrk+0x68>)
 8003000:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003002:	4b10      	ldr	r3, [pc, #64]	@ (8003044 <_sbrk+0x64>)
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4413      	add	r3, r2
 800300a:	693a      	ldr	r2, [r7, #16]
 800300c:	429a      	cmp	r2, r3
 800300e:	d207      	bcs.n	8003020 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003010:	f016 fd48 	bl	8019aa4 <__errno>
 8003014:	4603      	mov	r3, r0
 8003016:	220c      	movs	r2, #12
 8003018:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800301a:	f04f 33ff 	mov.w	r3, #4294967295
 800301e:	e009      	b.n	8003034 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003020:	4b08      	ldr	r3, [pc, #32]	@ (8003044 <_sbrk+0x64>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003026:	4b07      	ldr	r3, [pc, #28]	@ (8003044 <_sbrk+0x64>)
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	4413      	add	r3, r2
 800302e:	4a05      	ldr	r2, [pc, #20]	@ (8003044 <_sbrk+0x64>)
 8003030:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003032:	68fb      	ldr	r3, [r7, #12]
}
 8003034:	4618      	mov	r0, r3
 8003036:	3718      	adds	r7, #24
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}
 800303c:	20030000 	.word	0x20030000
 8003040:	00000400 	.word	0x00000400
 8003044:	20000648 	.word	0x20000648
 8003048:	20011830 	.word	0x20011830

0800304c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800304c:	b480      	push	{r7}
 800304e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8003050:	4b24      	ldr	r3, [pc, #144]	@ (80030e4 <SystemInit+0x98>)
 8003052:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003056:	4a23      	ldr	r2, [pc, #140]	@ (80030e4 <SystemInit+0x98>)
 8003058:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800305c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003060:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800306a:	f043 0301 	orr.w	r3, r3, #1
 800306e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8003070:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003074:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8003078:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 800307a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003084:	4b18      	ldr	r3, [pc, #96]	@ (80030e8 <SystemInit+0x9c>)
 8003086:	4013      	ands	r3, r2
 8003088:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 800308a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800308e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003092:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003096:	f023 0305 	bic.w	r3, r3, #5
 800309a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800309e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80030aa:	f023 0301 	bic.w	r3, r3, #1
 80030ae:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80030b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030b6:	4a0d      	ldr	r2, [pc, #52]	@ (80030ec <SystemInit+0xa0>)
 80030b8:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80030ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030be:	4a0b      	ldr	r2, [pc, #44]	@ (80030ec <SystemInit+0xa0>)
 80030c0:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80030c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80030cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80030d0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80030d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030d6:	2200      	movs	r2, #0
 80030d8:	619a      	str	r2, [r3, #24]
}
 80030da:	bf00      	nop
 80030dc:	46bd      	mov	sp, r7
 80030de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e2:	4770      	bx	lr
 80030e4:	e000ed00 	.word	0xe000ed00
 80030e8:	faf6fefb 	.word	0xfaf6fefb
 80030ec:	22041000 	.word	0x22041000

080030f0 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 80030f0:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030f2:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030f4:	3304      	adds	r3, #4

080030f6 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030f6:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030f8:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80030fa:	d3f9      	bcc.n	80030f0 <CopyDataInit>
  bx lr
 80030fc:	4770      	bx	lr

080030fe <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80030fe:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8003100:	3004      	adds	r0, #4

08003102 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8003102:	4288      	cmp	r0, r1
  bcc FillZerobss
 8003104:	d3fb      	bcc.n	80030fe <FillZerobss>
  bx lr
 8003106:	4770      	bx	lr

08003108 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003108:	480c      	ldr	r0, [pc, #48]	@ (800313c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800310a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800310c:	f7ff ff9e 	bl	800304c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8003110:	480b      	ldr	r0, [pc, #44]	@ (8003140 <LoopForever+0x6>)
 8003112:	490c      	ldr	r1, [pc, #48]	@ (8003144 <LoopForever+0xa>)
 8003114:	4a0c      	ldr	r2, [pc, #48]	@ (8003148 <LoopForever+0xe>)
 8003116:	2300      	movs	r3, #0
 8003118:	f7ff ffed 	bl	80030f6 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800311c:	480b      	ldr	r0, [pc, #44]	@ (800314c <LoopForever+0x12>)
 800311e:	490c      	ldr	r1, [pc, #48]	@ (8003150 <LoopForever+0x16>)
 8003120:	4a0c      	ldr	r2, [pc, #48]	@ (8003154 <LoopForever+0x1a>)
 8003122:	2300      	movs	r3, #0
 8003124:	f7ff ffe7 	bl	80030f6 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8003128:	480b      	ldr	r0, [pc, #44]	@ (8003158 <LoopForever+0x1e>)
 800312a:	490c      	ldr	r1, [pc, #48]	@ (800315c <LoopForever+0x22>)
 800312c:	2300      	movs	r3, #0
 800312e:	f7ff ffe8 	bl	8003102 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003132:	f016 fcbd 	bl	8019ab0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003136:	f7ff f9b5 	bl	80024a4 <main>

0800313a <LoopForever>:

LoopForever:
  b LoopForever
 800313a:	e7fe      	b.n	800313a <LoopForever>
  ldr   r0, =_estack
 800313c:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8003140:	20000008 	.word	0x20000008
 8003144:	20000310 	.word	0x20000310
 8003148:	0801c3a4 	.word	0x0801c3a4
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800314c:	200301e4 	.word	0x200301e4
 8003150:	20030a67 	.word	0x20030a67
 8003154:	0801c6f2 	.word	0x0801c6f2
  INIT_BSS _sbss, _ebss
 8003158:	2000035c 	.word	0x2000035c
 800315c:	2001182c 	.word	0x2001182c

08003160 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003160:	e7fe      	b.n	8003160 <ADC1_IRQHandler>

08003162 <chg_pin_is_low>:
#endif

/* ======= Charger GPIO (CEN/CHG) ======= */

static inline uint8_t chg_pin_is_low(void)
{
 8003162:	b580      	push	{r7, lr}
 8003164:	af00      	add	r7, sp, #0
#if CHARGER_CHG_ACTIVE_LOW
    return (HAL_GPIO_ReadPin(CHARGER_CHG_GPIO_Port, CHARGER_CHG_Pin) == GPIO_PIN_RESET);
 8003166:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800316a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800316e:	f002 fe4f 	bl	8005e10 <HAL_GPIO_ReadPin>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	bf0c      	ite	eq
 8003178:	2301      	moveq	r3, #1
 800317a:	2300      	movne	r3, #0
 800317c:	b2db      	uxtb	r3, r3
#else
    return (HAL_GPIO_ReadPin(CHARGER_CHG_GPIO_Port, CHARGER_CHG_Pin) == GPIO_PIN_SET);
#endif
}
 800317e:	4618      	mov	r0, r3
 8003180:	bd80      	pop	{r7, pc}
	...

08003184 <cen_write>:

static inline void cen_write(bool enable)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	4603      	mov	r3, r0
 800318c:	71fb      	strb	r3, [r7, #7]
#if CHARGER_CEN_ACTIVE_HIGH
    HAL_GPIO_WritePin(CHARGER_CEN_GPIO_Port, CHARGER_CEN_Pin,
 800318e:	79fb      	ldrb	r3, [r7, #7]
 8003190:	461a      	mov	r2, r3
 8003192:	2101      	movs	r1, #1
 8003194:	4803      	ldr	r0, [pc, #12]	@ (80031a4 <cen_write+0x20>)
 8003196:	f002 fe53 	bl	8005e40 <HAL_GPIO_WritePin>
                      enable ? GPIO_PIN_SET : GPIO_PIN_RESET);
#else
    HAL_GPIO_WritePin(CHARGER_CEN_GPIO_Port, CHARGER_CEN_Pin,
                      enable ? GPIO_PIN_RESET : GPIO_PIN_SET);
#endif
}
 800319a:	bf00      	nop
 800319c:	3708      	adds	r7, #8
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	48000400 	.word	0x48000400

080031a8 <charger_set_enabled>:

void charger_set_enabled(bool enable)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b082      	sub	sp, #8
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	4603      	mov	r3, r0
 80031b0:	71fb      	strb	r3, [r7, #7]
    cen_write(enable);
 80031b2:	79fb      	ldrb	r3, [r7, #7]
 80031b4:	4618      	mov	r0, r3
 80031b6:	f7ff ffe5 	bl	8003184 <cen_write>
}
 80031ba:	bf00      	nop
 80031bc:	3708      	adds	r7, #8
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
	...

080031c4 <read_vdda_mv_once>:
/* ======= FAST status a VBAT meranie ======= */

#if CHARGER_USE_ADC
/* Jednorazovo zmeraj VDDA cez VREFINT (presny prepoet mV) */
static uint32_t read_vdda_mv_once(void)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b088      	sub	sp, #32
 80031c8:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef s = {0};
 80031ca:	1d3b      	adds	r3, r7, #4
 80031cc:	2200      	movs	r2, #0
 80031ce:	601a      	str	r2, [r3, #0]
 80031d0:	605a      	str	r2, [r3, #4]
 80031d2:	609a      	str	r2, [r3, #8]
 80031d4:	60da      	str	r2, [r3, #12]
 80031d6:	611a      	str	r2, [r3, #16]
 80031d8:	615a      	str	r2, [r3, #20]
    s.Channel      = ADC_CHANNEL_VREFINT;
 80031da:	4b1e      	ldr	r3, [pc, #120]	@ (8003254 <read_vdda_mv_once+0x90>)
 80031dc:	607b      	str	r3, [r7, #4]
    s.Rank         = ADC_REGULAR_RANK_1;
 80031de:	2306      	movs	r3, #6
 80031e0:	60bb      	str	r3, [r7, #8]
    s.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80031e2:	2307      	movs	r3, #7
 80031e4:	60fb      	str	r3, [r7, #12]

    if (HAL_ADC_ConfigChannel(&hadc1, &s) != HAL_OK) return 3000;
 80031e6:	1d3b      	adds	r3, r7, #4
 80031e8:	4619      	mov	r1, r3
 80031ea:	481b      	ldr	r0, [pc, #108]	@ (8003258 <read_vdda_mv_once+0x94>)
 80031ec:	f001 fac0 	bl	8004770 <HAL_ADC_ConfigChannel>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d002      	beq.n	80031fc <read_vdda_mv_once+0x38>
 80031f6:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80031fa:	e027      	b.n	800324c <read_vdda_mv_once+0x88>
    if (HAL_ADC_Start(&hadc1) != HAL_OK)            return 3000;
 80031fc:	4816      	ldr	r0, [pc, #88]	@ (8003258 <read_vdda_mv_once+0x94>)
 80031fe:	f001 f8dd 	bl	80043bc <HAL_ADC_Start>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d002      	beq.n	800320e <read_vdda_mv_once+0x4a>
 8003208:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800320c:	e01e      	b.n	800324c <read_vdda_mv_once+0x88>
    if (HAL_ADC_PollForConversion(&hadc1, 5) != HAL_OK) { HAL_ADC_Stop(&hadc1); return 3000; }
 800320e:	2105      	movs	r1, #5
 8003210:	4811      	ldr	r0, [pc, #68]	@ (8003258 <read_vdda_mv_once+0x94>)
 8003212:	f001 f95a 	bl	80044ca <HAL_ADC_PollForConversion>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d005      	beq.n	8003228 <read_vdda_mv_once+0x64>
 800321c:	480e      	ldr	r0, [pc, #56]	@ (8003258 <read_vdda_mv_once+0x94>)
 800321e:	f001 f921 	bl	8004464 <HAL_ADC_Stop>
 8003222:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8003226:	e011      	b.n	800324c <read_vdda_mv_once+0x88>
    uint16_t raw = (uint16_t)HAL_ADC_GetValue(&hadc1);
 8003228:	480b      	ldr	r0, [pc, #44]	@ (8003258 <read_vdda_mv_once+0x94>)
 800322a:	f001 fa93 	bl	8004754 <HAL_ADC_GetValue>
 800322e:	4603      	mov	r3, r0
 8003230:	83fb      	strh	r3, [r7, #30]
    HAL_ADC_Stop(&hadc1);
 8003232:	4809      	ldr	r0, [pc, #36]	@ (8003258 <read_vdda_mv_once+0x94>)
 8003234:	f001 f916 	bl	8004464 <HAL_ADC_Stop>

    return __HAL_ADC_CALC_VREFANALOG_VOLTAGE(raw, ADC_RESOLUTION_12B);
 8003238:	4b08      	ldr	r3, [pc, #32]	@ (800325c <read_vdda_mv_once+0x98>)
 800323a:	881b      	ldrh	r3, [r3, #0]
 800323c:	461a      	mov	r2, r3
 800323e:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8003242:	fb03 f202 	mul.w	r2, r3, r2
 8003246:	8bfb      	ldrh	r3, [r7, #30]
 8003248:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800324c:	4618      	mov	r0, r3
 800324e:	3720      	adds	r7, #32
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	80000001 	.word	0x80000001
 8003258:	20000378 	.word	0x20000378
 800325c:	1fff75aa 	.word	0x1fff75aa

08003260 <read_vbat_mv_once>:

/* Jednorazovo zmeraj VBAT v mV cez deli */
static int32_t read_vbat_mv_once(uint32_t vdda_mv)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b08c      	sub	sp, #48	@ 0x30
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef s = {0};
 8003268:	f107 030c 	add.w	r3, r7, #12
 800326c:	2200      	movs	r2, #0
 800326e:	601a      	str	r2, [r3, #0]
 8003270:	605a      	str	r2, [r3, #4]
 8003272:	609a      	str	r2, [r3, #8]
 8003274:	60da      	str	r2, [r3, #12]
 8003276:	611a      	str	r2, [r3, #16]
 8003278:	615a      	str	r2, [r3, #20]
    s.Channel      = CHARGER_ADC_CHANNEL;
 800327a:	4b25      	ldr	r3, [pc, #148]	@ (8003310 <read_vbat_mv_once+0xb0>)
 800327c:	60fb      	str	r3, [r7, #12]
    s.Rank         = ADC_REGULAR_RANK_1;
 800327e:	2306      	movs	r3, #6
 8003280:	613b      	str	r3, [r7, #16]
    s.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8003282:	2307      	movs	r3, #7
 8003284:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(&hadc1, &s) != HAL_OK) return -1;
 8003286:	f107 030c 	add.w	r3, r7, #12
 800328a:	4619      	mov	r1, r3
 800328c:	4821      	ldr	r0, [pc, #132]	@ (8003314 <read_vbat_mv_once+0xb4>)
 800328e:	f001 fa6f 	bl	8004770 <HAL_ADC_ConfigChannel>
 8003292:	4603      	mov	r3, r0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d002      	beq.n	800329e <read_vbat_mv_once+0x3e>
 8003298:	f04f 33ff 	mov.w	r3, #4294967295
 800329c:	e033      	b.n	8003306 <read_vbat_mv_once+0xa6>
    if (HAL_ADC_Start(&hadc1) != HAL_OK)            return -1;
 800329e:	481d      	ldr	r0, [pc, #116]	@ (8003314 <read_vbat_mv_once+0xb4>)
 80032a0:	f001 f88c 	bl	80043bc <HAL_ADC_Start>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d002      	beq.n	80032b0 <read_vbat_mv_once+0x50>
 80032aa:	f04f 33ff 	mov.w	r3, #4294967295
 80032ae:	e02a      	b.n	8003306 <read_vbat_mv_once+0xa6>
    if (HAL_ADC_PollForConversion(&hadc1, 5) != HAL_OK) { HAL_ADC_Stop(&hadc1); return -1; }
 80032b0:	2105      	movs	r1, #5
 80032b2:	4818      	ldr	r0, [pc, #96]	@ (8003314 <read_vbat_mv_once+0xb4>)
 80032b4:	f001 f909 	bl	80044ca <HAL_ADC_PollForConversion>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d005      	beq.n	80032ca <read_vbat_mv_once+0x6a>
 80032be:	4815      	ldr	r0, [pc, #84]	@ (8003314 <read_vbat_mv_once+0xb4>)
 80032c0:	f001 f8d0 	bl	8004464 <HAL_ADC_Stop>
 80032c4:	f04f 33ff 	mov.w	r3, #4294967295
 80032c8:	e01d      	b.n	8003306 <read_vbat_mv_once+0xa6>
    uint16_t raw_vbat = (uint16_t)HAL_ADC_GetValue(&hadc1);
 80032ca:	4812      	ldr	r0, [pc, #72]	@ (8003314 <read_vbat_mv_once+0xb4>)
 80032cc:	f001 fa42 	bl	8004754 <HAL_ADC_GetValue>
 80032d0:	4603      	mov	r3, r0
 80032d2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    HAL_ADC_Stop(&hadc1);
 80032d4:	480f      	ldr	r0, [pc, #60]	@ (8003314 <read_vbat_mv_once+0xb4>)
 80032d6:	f001 f8c5 	bl	8004464 <HAL_ADC_Stop>

    /* Prepoet raw -> mV na ADC pine -> mV na batrii */
    uint32_t mv_adc = ((uint32_t)raw_vbat * vdda_mv) / 4095u;
 80032da:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80032dc:	687a      	ldr	r2, [r7, #4]
 80032de:	fb03 f202 	mul.w	r2, r3, r2
 80032e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003318 <read_vbat_mv_once+0xb8>)
 80032e4:	fba3 1302 	umull	r1, r3, r3, r2
 80032e8:	1ad2      	subs	r2, r2, r3
 80032ea:	0852      	lsrs	r2, r2, #1
 80032ec:	4413      	add	r3, r2
 80032ee:	0adb      	lsrs	r3, r3, #11
 80032f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t mv_bat = (mv_adc * (uint32_t)(CHARGER_RTOP_OHM + CHARGER_RBOT_OHM)) / (uint32_t)CHARGER_RBOT_OHM;
 80032f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032f4:	4a09      	ldr	r2, [pc, #36]	@ (800331c <read_vbat_mv_once+0xbc>)
 80032f6:	fb02 f303 	mul.w	r3, r2, r3
 80032fa:	4a09      	ldr	r2, [pc, #36]	@ (8003320 <read_vbat_mv_once+0xc0>)
 80032fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003300:	0b9b      	lsrs	r3, r3, #14
 8003302:	627b      	str	r3, [r7, #36]	@ 0x24
    return (int32_t)mv_bat;
 8003304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003306:	4618      	mov	r0, r3
 8003308:	3730      	adds	r7, #48	@ 0x30
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	19200040 	.word	0x19200040
 8003314:	20000378 	.word	0x20000378
 8003318:	00100101 	.word	0x00100101
 800331c:	0007e388 	.word	0x0007e388
 8003320:	593d921b 	.word	0x593d921b

08003324 <charger_get_fast>:
#endif /* CHARGER_USE_ADC */

CHARGER_Fast charger_get_fast(void)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b086      	sub	sp, #24
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
    CHARGER_Fast out;
    out.status = chg_pin_is_low() ? CHARGER_STATUS_CHARGING : CHARGER_STATUS_IDLE;
 800332c:	f7ff ff19 	bl	8003162 <chg_pin_is_low>
 8003330:	4603      	mov	r3, r0
 8003332:	2b00      	cmp	r3, #0
 8003334:	bf14      	ite	ne
 8003336:	2301      	movne	r3, #1
 8003338:	2300      	moveq	r3, #0
 800333a:	b2db      	uxtb	r3, r3
 800333c:	743b      	strb	r3, [r7, #16]

#if CHARGER_USE_ADC
    uint32_t vdda = read_vdda_mv_once();
 800333e:	f7ff ff41 	bl	80031c4 <read_vdda_mv_once>
 8003342:	6178      	str	r0, [r7, #20]
    out.batt_mv   = read_vbat_mv_once(vdda);
 8003344:	6978      	ldr	r0, [r7, #20]
 8003346:	f7ff ff8b 	bl	8003260 <read_vbat_mv_once>
 800334a:	4603      	mov	r3, r0
 800334c:	60fb      	str	r3, [r7, #12]

    /* Vyhodnotenie politiky + (dis)arm watchdog sa riei v helperi niie. */
    /* Ak ADC nepouzivas, helper ticho nerobi nic. */
    extern void charger__policy_eval_and_arm(int32_t last_batt_mv, uint32_t last_vdda_mv);
#if CHARGER_USE_ADC
    charger__policy_eval_and_arm(out.batt_mv, vdda);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	6979      	ldr	r1, [r7, #20]
 8003352:	4618      	mov	r0, r3
 8003354:	f000 f904 	bl	8003560 <charger__policy_eval_and_arm>
#else
    charger__policy_eval_and_arm(-1, 0);
#endif

    return out;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	461a      	mov	r2, r3
 800335c:	f107 030c 	add.w	r3, r7, #12
 8003360:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003364:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8003368:	6878      	ldr	r0, [r7, #4]
 800336a:	3718      	adds	r7, #24
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}

08003370 <mv_to_counts>:
static uint16_t s_sleep_cnt   = 0;  /* ADC threshold pre pokles */
static uint16_t s_recover_cnt = 0;  /* ADC threshold pre navrat */

/* Prepoet VBAT mV -> ADC counts, s ohadom na deli a VDDA */
static uint16_t mv_to_counts(uint32_t mv_vbat, uint32_t vdda_mv)
{
 8003370:	b480      	push	{r7}
 8003372:	b085      	sub	sp, #20
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
 8003378:	6039      	str	r1, [r7, #0]
    uint32_t vadc_mv = (mv_vbat * (uint32_t)CHARGER_RBOT_OHM) /
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	f24b 7298 	movw	r2, #47000	@ 0xb798
 8003380:	fb02 f303 	mul.w	r3, r2, r3
 8003384:	08db      	lsrs	r3, r3, #3
 8003386:	4a11      	ldr	r2, [pc, #68]	@ (80033cc <mv_to_counts+0x5c>)
 8003388:	fba2 2303 	umull	r2, r3, r2, r3
 800338c:	0b5b      	lsrs	r3, r3, #13
 800338e:	60bb      	str	r3, [r7, #8]
                       (uint32_t)(CHARGER_RTOP_OHM + CHARGER_RBOT_OHM);
    if (vdda_mv == 0) vdda_mv = 3000;
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d102      	bne.n	800339c <mv_to_counts+0x2c>
 8003396:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800339a:	603b      	str	r3, [r7, #0]
    uint32_t counts = (vadc_mv * 4095u) / vdda_mv;
 800339c:	68ba      	ldr	r2, [r7, #8]
 800339e:	4613      	mov	r3, r2
 80033a0:	031b      	lsls	r3, r3, #12
 80033a2:	1a9a      	subs	r2, r3, r2
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80033aa:	60fb      	str	r3, [r7, #12]
    if (counts > 4095u) counts = 4095u;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033b2:	d302      	bcc.n	80033ba <mv_to_counts+0x4a>
 80033b4:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80033b8:	60fb      	str	r3, [r7, #12]
    return (uint16_t)counts;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	b29b      	uxth	r3, r3
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3714      	adds	r7, #20
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	20737af3 	.word	0x20737af3

080033d0 <awd_apply_window_normal>:

/* Nastavenie AWD okna (HAL) podle stavu */
static void awd_apply_window_normal(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b086      	sub	sp, #24
 80033d4:	af00      	add	r7, sp, #0
    ADC_AnalogWDGConfTypeDef awd = {0};
 80033d6:	463b      	mov	r3, r7
 80033d8:	2200      	movs	r2, #0
 80033da:	601a      	str	r2, [r3, #0]
 80033dc:	605a      	str	r2, [r3, #4]
 80033de:	609a      	str	r2, [r3, #8]
 80033e0:	60da      	str	r2, [r3, #12]
 80033e2:	611a      	str	r2, [r3, #16]
 80033e4:	615a      	str	r2, [r3, #20]
    awd.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 80033e6:	4b0e      	ldr	r3, [pc, #56]	@ (8003420 <awd_apply_window_normal+0x50>)
 80033e8:	603b      	str	r3, [r7, #0]
    awd.WatchdogMode   = ADC_ANALOGWATCHDOG_SINGLE_REG;   /* len regular kanl */
 80033ea:	f44f 0340 	mov.w	r3, #12582912	@ 0xc00000
 80033ee:	607b      	str	r3, [r7, #4]
    awd.Channel        = CHARGER_ADC_CHANNEL;
 80033f0:	4b0c      	ldr	r3, [pc, #48]	@ (8003424 <awd_apply_window_normal+0x54>)
 80033f2:	60bb      	str	r3, [r7, #8]
    awd.ITMode         = ENABLE;                           /* IRQ povolene */
 80033f4:	2301      	movs	r3, #1
 80033f6:	733b      	strb	r3, [r7, #12]
    awd.HighThreshold  = 4095;                             /* horn strop */
 80033f8:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80033fc:	613b      	str	r3, [r7, #16]
    awd.LowThreshold   = s_sleep_cnt;                      /* spodn hranica = Sleep */
 80033fe:	4b0a      	ldr	r3, [pc, #40]	@ (8003428 <awd_apply_window_normal+0x58>)
 8003400:	881b      	ldrh	r3, [r3, #0]
 8003402:	617b      	str	r3, [r7, #20]

    (void)HAL_ADC_AnalogWDGConfig(&hadc1, &awd);
 8003404:	463b      	mov	r3, r7
 8003406:	4619      	mov	r1, r3
 8003408:	4808      	ldr	r0, [pc, #32]	@ (800342c <awd_apply_window_normal+0x5c>)
 800340a:	f001 fd77 	bl	8004efc <HAL_ADC_AnalogWDGConfig>
    __HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 800340e:	4b07      	ldr	r3, [pc, #28]	@ (800342c <awd_apply_window_normal+0x5c>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	2280      	movs	r2, #128	@ 0x80
 8003414:	601a      	str	r2, [r3, #0]
}
 8003416:	bf00      	nop
 8003418:	3718      	adds	r7, #24
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	7dc00000 	.word	0x7dc00000
 8003424:	19200040 	.word	0x19200040
 8003428:	2000064e 	.word	0x2000064e
 800342c:	20000378 	.word	0x20000378

08003430 <awd_apply_window_recover>:

static void awd_apply_window_recover(void)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b086      	sub	sp, #24
 8003434:	af00      	add	r7, sp, #0
    ADC_AnalogWDGConfTypeDef awd = {0};
 8003436:	463b      	mov	r3, r7
 8003438:	2200      	movs	r2, #0
 800343a:	601a      	str	r2, [r3, #0]
 800343c:	605a      	str	r2, [r3, #4]
 800343e:	609a      	str	r2, [r3, #8]
 8003440:	60da      	str	r2, [r3, #12]
 8003442:	611a      	str	r2, [r3, #16]
 8003444:	615a      	str	r2, [r3, #20]
    awd.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8003446:	4b0d      	ldr	r3, [pc, #52]	@ (800347c <awd_apply_window_recover+0x4c>)
 8003448:	603b      	str	r3, [r7, #0]
    awd.WatchdogMode   = ADC_ANALOGWATCHDOG_SINGLE_REG;
 800344a:	f44f 0340 	mov.w	r3, #12582912	@ 0xc00000
 800344e:	607b      	str	r3, [r7, #4]
    awd.Channel        = CHARGER_ADC_CHANNEL;
 8003450:	4b0b      	ldr	r3, [pc, #44]	@ (8003480 <awd_apply_window_recover+0x50>)
 8003452:	60bb      	str	r3, [r7, #8]
    awd.ITMode         = ENABLE;
 8003454:	2301      	movs	r3, #1
 8003456:	733b      	strb	r3, [r7, #12]
    awd.HighThreshold  = s_recover_cnt;                    /* horn hranica = Recover */
 8003458:	4b0a      	ldr	r3, [pc, #40]	@ (8003484 <awd_apply_window_recover+0x54>)
 800345a:	881b      	ldrh	r3, [r3, #0]
 800345c:	613b      	str	r3, [r7, #16]
    awd.LowThreshold   = 0;
 800345e:	2300      	movs	r3, #0
 8003460:	617b      	str	r3, [r7, #20]

    (void)HAL_ADC_AnalogWDGConfig(&hadc1, &awd);
 8003462:	463b      	mov	r3, r7
 8003464:	4619      	mov	r1, r3
 8003466:	4808      	ldr	r0, [pc, #32]	@ (8003488 <awd_apply_window_recover+0x58>)
 8003468:	f001 fd48 	bl	8004efc <HAL_ADC_AnalogWDGConfig>
    __HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 800346c:	4b06      	ldr	r3, [pc, #24]	@ (8003488 <awd_apply_window_recover+0x58>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	2280      	movs	r2, #128	@ 0x80
 8003472:	601a      	str	r2, [r3, #0]
}
 8003474:	bf00      	nop
 8003476:	3718      	adds	r7, #24
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}
 800347c:	7dc00000 	.word	0x7dc00000
 8003480:	19200040 	.word	0x19200040
 8003484:	20000650 	.word	0x20000650
 8003488:	20000378 	.word	0x20000378

0800348c <adc_start_for_watchdog>:

/* Intern: spusti ADC v reime s IT (spotreba len ked bezi);
 * Predpoklad: hadc1.Init.ContinuousConvMode = ENABLE v CubeMX _alebo_ u pri tvojom ADC init-e.
 * (Continuous reim NEzvyuje spotrebu, kym ADC nie je spustene; zacne az po HAL_ADC_Start_IT.) */
static void adc_start_for_watchdog(void)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b086      	sub	sp, #24
 8003490:	af00      	add	r7, sp, #0
    /* Uisti sa, ze merame nas VBAT kanal (regular group) */
    ADC_ChannelConfTypeDef ch = {0};
 8003492:	463b      	mov	r3, r7
 8003494:	2200      	movs	r2, #0
 8003496:	601a      	str	r2, [r3, #0]
 8003498:	605a      	str	r2, [r3, #4]
 800349a:	609a      	str	r2, [r3, #8]
 800349c:	60da      	str	r2, [r3, #12]
 800349e:	611a      	str	r2, [r3, #16]
 80034a0:	615a      	str	r2, [r3, #20]
    ch.Channel      = CHARGER_ADC_CHANNEL;
 80034a2:	4b09      	ldr	r3, [pc, #36]	@ (80034c8 <adc_start_for_watchdog+0x3c>)
 80034a4:	603b      	str	r3, [r7, #0]
    ch.Rank         = ADC_REGULAR_RANK_1;
 80034a6:	2306      	movs	r3, #6
 80034a8:	607b      	str	r3, [r7, #4]
    ch.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80034aa:	2307      	movs	r3, #7
 80034ac:	60bb      	str	r3, [r7, #8]
    (void)HAL_ADC_ConfigChannel(&hadc1, &ch);
 80034ae:	463b      	mov	r3, r7
 80034b0:	4619      	mov	r1, r3
 80034b2:	4806      	ldr	r0, [pc, #24]	@ (80034cc <adc_start_for_watchdog+0x40>)
 80034b4:	f001 f95c 	bl	8004770 <HAL_ADC_ConfigChannel>

    (void)HAL_ADC_Start_IT(&hadc1);
 80034b8:	4804      	ldr	r0, [pc, #16]	@ (80034cc <adc_start_for_watchdog+0x40>)
 80034ba:	f001 f893 	bl	80045e4 <HAL_ADC_Start_IT>
}
 80034be:	bf00      	nop
 80034c0:	3718      	adds	r7, #24
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	19200040 	.word	0x19200040
 80034cc:	20000378 	.word	0x20000378

080034d0 <adc_stop_watchdog>:

static void adc_stop_watchdog(void)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	af00      	add	r7, sp, #0
    __HAL_ADC_DISABLE_IT(&hadc1, ADC_IT_AWD1);
 80034d4:	4b06      	ldr	r3, [pc, #24]	@ (80034f0 <adc_stop_watchdog+0x20>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	685a      	ldr	r2, [r3, #4]
 80034da:	4b05      	ldr	r3, [pc, #20]	@ (80034f0 <adc_stop_watchdog+0x20>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80034e2:	605a      	str	r2, [r3, #4]
    (void)HAL_ADC_Stop_IT(&hadc1);
 80034e4:	4802      	ldr	r0, [pc, #8]	@ (80034f0 <adc_stop_watchdog+0x20>)
 80034e6:	f001 f8fa 	bl	80046de <HAL_ADC_Stop_IT>
}
 80034ea:	bf00      	nop
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	20000378 	.word	0x20000378

080034f4 <charger_batt_watchdog_config>:

/* ===== API: konfigurcia politiky ===== */

void charger_batt_watchdog_config(uint32_t sleep_mv, uint32_t hyst_mv, uint32_t bwdg_mv)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	60f8      	str	r0, [r7, #12]
 80034fc:	60b9      	str	r1, [r7, #8]
 80034fe:	607a      	str	r2, [r7, #4]
    s_sleep_mv = sleep_mv;
 8003500:	4a07      	ldr	r2, [pc, #28]	@ (8003520 <charger_batt_watchdog_config+0x2c>)
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	6013      	str	r3, [r2, #0]
    s_hyst_mv  = hyst_mv;
 8003506:	4a07      	ldr	r2, [pc, #28]	@ (8003524 <charger_batt_watchdog_config+0x30>)
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	6013      	str	r3, [r2, #0]
    s_bwdg_mv  = bwdg_mv;
 800350c:	4a06      	ldr	r2, [pc, #24]	@ (8003528 <charger_batt_watchdog_config+0x34>)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6013      	str	r3, [r2, #0]

    /* Disarm pri zmene politiky (bezpecne default) */
    charger_batt_watchdog_disarm();
 8003512:	f000 f80b 	bl	800352c <charger_batt_watchdog_disarm>
}
 8003516:	bf00      	nop
 8003518:	3710      	adds	r7, #16
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	2000001c 	.word	0x2000001c
 8003524:	20000020 	.word	0x20000020
 8003528:	20000024 	.word	0x20000024

0800352c <charger_batt_watchdog_disarm>:
{
    return s_batt_low;
}

void charger_batt_watchdog_disarm(void)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	af00      	add	r7, sp, #0
    adc_stop_watchdog();
 8003530:	f7ff ffce 	bl	80034d0 <adc_stop_watchdog>
    s_batt_low  = false;
 8003534:	4b06      	ldr	r3, [pc, #24]	@ (8003550 <charger_batt_watchdog_disarm+0x24>)
 8003536:	2200      	movs	r2, #0
 8003538:	701a      	strb	r2, [r3, #0]
    s_mon_state = MON_DISABLED;
 800353a:	4b06      	ldr	r3, [pc, #24]	@ (8003554 <charger_batt_watchdog_disarm+0x28>)
 800353c:	2200      	movs	r2, #0
 800353e:	701a      	strb	r2, [r3, #0]
    s_sleep_cnt = 0;
 8003540:	4b05      	ldr	r3, [pc, #20]	@ (8003558 <charger_batt_watchdog_disarm+0x2c>)
 8003542:	2200      	movs	r2, #0
 8003544:	801a      	strh	r2, [r3, #0]
    s_recover_cnt = 0;
 8003546:	4b05      	ldr	r3, [pc, #20]	@ (800355c <charger_batt_watchdog_disarm+0x30>)
 8003548:	2200      	movs	r2, #0
 800354a:	801a      	strh	r2, [r3, #0]
}
 800354c:	bf00      	nop
 800354e:	bd80      	pop	{r7, pc}
 8003550:	2000064c 	.word	0x2000064c
 8003554:	2000064d 	.word	0x2000064d
 8003558:	2000064e 	.word	0x2000064e
 800355c:	20000650 	.word	0x20000650

08003560 <charger__policy_eval_and_arm>:
 *  - Ak VBAT <= Sleep_V       -> nastav low flag a armuj okno "recover" (LOW state).
 *  - Inak ak VBAT <= Sleep_V + Bwdg_V -> armuj okno "normal" (NORMAL state).
 *  - Inak -> disarm (etri spotrebu).
 */
void charger__policy_eval_and_arm(int32_t last_batt_mv, uint32_t last_vdda_mv)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b084      	sub	sp, #16
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	6039      	str	r1, [r7, #0]
    (void)last_vdda_mv; /* VDDA sme uz pouzili pri merani; prahy pocitame nizsie samostatne */

    if (last_batt_mv < 0) {
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2b00      	cmp	r3, #0
 800356e:	da02      	bge.n	8003576 <charger__policy_eval_and_arm+0x16>
        /* Bez ADC merania netusime; radsej disarm pre istotu. */
        charger_batt_watchdog_disarm();
 8003570:	f7ff ffdc 	bl	800352c <charger_batt_watchdog_disarm>
        return;
 8003574:	e05a      	b.n	800362c <charger__policy_eval_and_arm+0xcc>
    }

    /* Prepoet prahov na counts poda aktulnej (erstvo zmeranej) VDDA */
    uint32_t vdda_mv = read_vdda_mv_once();
 8003576:	f7ff fe25 	bl	80031c4 <read_vdda_mv_once>
 800357a:	60f8      	str	r0, [r7, #12]
    s_sleep_cnt   = mv_to_counts(s_sleep_mv, vdda_mv);
 800357c:	4b2d      	ldr	r3, [pc, #180]	@ (8003634 <charger__policy_eval_and_arm+0xd4>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	68f9      	ldr	r1, [r7, #12]
 8003582:	4618      	mov	r0, r3
 8003584:	f7ff fef4 	bl	8003370 <mv_to_counts>
 8003588:	4603      	mov	r3, r0
 800358a:	461a      	mov	r2, r3
 800358c:	4b2a      	ldr	r3, [pc, #168]	@ (8003638 <charger__policy_eval_and_arm+0xd8>)
 800358e:	801a      	strh	r2, [r3, #0]
    s_recover_cnt = mv_to_counts(s_sleep_mv + s_hyst_mv, vdda_mv);
 8003590:	4b28      	ldr	r3, [pc, #160]	@ (8003634 <charger__policy_eval_and_arm+0xd4>)
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	4b29      	ldr	r3, [pc, #164]	@ (800363c <charger__policy_eval_and_arm+0xdc>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4413      	add	r3, r2
 800359a:	68f9      	ldr	r1, [r7, #12]
 800359c:	4618      	mov	r0, r3
 800359e:	f7ff fee7 	bl	8003370 <mv_to_counts>
 80035a2:	4603      	mov	r3, r0
 80035a4:	461a      	mov	r2, r3
 80035a6:	4b26      	ldr	r3, [pc, #152]	@ (8003640 <charger__policy_eval_and_arm+0xe0>)
 80035a8:	801a      	strh	r2, [r3, #0]
    if (s_recover_cnt <= s_sleep_cnt) s_recover_cnt = s_sleep_cnt + 1;
 80035aa:	4b25      	ldr	r3, [pc, #148]	@ (8003640 <charger__policy_eval_and_arm+0xe0>)
 80035ac:	881a      	ldrh	r2, [r3, #0]
 80035ae:	4b22      	ldr	r3, [pc, #136]	@ (8003638 <charger__policy_eval_and_arm+0xd8>)
 80035b0:	881b      	ldrh	r3, [r3, #0]
 80035b2:	429a      	cmp	r2, r3
 80035b4:	d805      	bhi.n	80035c2 <charger__policy_eval_and_arm+0x62>
 80035b6:	4b20      	ldr	r3, [pc, #128]	@ (8003638 <charger__policy_eval_and_arm+0xd8>)
 80035b8:	881b      	ldrh	r3, [r3, #0]
 80035ba:	3301      	adds	r3, #1
 80035bc:	b29a      	uxth	r2, r3
 80035be:	4b20      	ldr	r3, [pc, #128]	@ (8003640 <charger__policy_eval_and_arm+0xe0>)
 80035c0:	801a      	strh	r2, [r3, #0]

    if ((uint32_t)last_batt_mv <= s_sleep_mv) {
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	4b1b      	ldr	r3, [pc, #108]	@ (8003634 <charger__policy_eval_and_arm+0xd4>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d812      	bhi.n	80035f2 <charger__policy_eval_and_arm+0x92>
        /* Uz sme pod prahom -> nastav flag a prepnime AWD na recover,
         * aby sme vedeli zaregistrovat zvysenie naptia (prebudenie). */
        s_batt_low  = true;
 80035cc:	4b1d      	ldr	r3, [pc, #116]	@ (8003644 <charger__policy_eval_and_arm+0xe4>)
 80035ce:	2201      	movs	r2, #1
 80035d0:	701a      	strb	r2, [r3, #0]
        s_mon_state = MON_LOW;
 80035d2:	4b1d      	ldr	r3, [pc, #116]	@ (8003648 <charger__policy_eval_and_arm+0xe8>)
 80035d4:	2202      	movs	r2, #2
 80035d6:	701a      	strb	r2, [r3, #0]
        adc_start_for_watchdog();
 80035d8:	f7ff ff58 	bl	800348c <adc_start_for_watchdog>
        awd_apply_window_recover();
 80035dc:	f7ff ff28 	bl	8003430 <awd_apply_window_recover>
        __HAL_ADC_ENABLE_IT(&hadc1, ADC_IT_AWD1);
 80035e0:	4b1a      	ldr	r3, [pc, #104]	@ (800364c <charger__policy_eval_and_arm+0xec>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	685a      	ldr	r2, [r3, #4]
 80035e6:	4b19      	ldr	r3, [pc, #100]	@ (800364c <charger__policy_eval_and_arm+0xec>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80035ee:	605a      	str	r2, [r3, #4]
        return;
 80035f0:	e01c      	b.n	800362c <charger__policy_eval_and_arm+0xcc>
    }

    if ((uint32_t)last_batt_mv <= (s_sleep_mv + s_bwdg_mv)) {
 80035f2:	4b10      	ldr	r3, [pc, #64]	@ (8003634 <charger__policy_eval_and_arm+0xd4>)
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	4b16      	ldr	r3, [pc, #88]	@ (8003650 <charger__policy_eval_and_arm+0xf0>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	441a      	add	r2, r3
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	429a      	cmp	r2, r3
 8003600:	d312      	bcc.n	8003628 <charger__policy_eval_and_arm+0xc8>
        /* Sme v okoli prahu -> armuj watchdog na pokles */
        s_batt_low  = false;
 8003602:	4b10      	ldr	r3, [pc, #64]	@ (8003644 <charger__policy_eval_and_arm+0xe4>)
 8003604:	2200      	movs	r2, #0
 8003606:	701a      	strb	r2, [r3, #0]
        s_mon_state = MON_NORMAL;
 8003608:	4b0f      	ldr	r3, [pc, #60]	@ (8003648 <charger__policy_eval_and_arm+0xe8>)
 800360a:	2201      	movs	r2, #1
 800360c:	701a      	strb	r2, [r3, #0]
        adc_start_for_watchdog();
 800360e:	f7ff ff3d 	bl	800348c <adc_start_for_watchdog>
        awd_apply_window_normal();
 8003612:	f7ff fedd 	bl	80033d0 <awd_apply_window_normal>
        __HAL_ADC_ENABLE_IT(&hadc1, ADC_IT_AWD1);
 8003616:	4b0d      	ldr	r3, [pc, #52]	@ (800364c <charger__policy_eval_and_arm+0xec>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	685a      	ldr	r2, [r3, #4]
 800361c:	4b0b      	ldr	r3, [pc, #44]	@ (800364c <charger__policy_eval_and_arm+0xec>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003624:	605a      	str	r2, [r3, #4]
        return;
 8003626:	e001      	b.n	800362c <charger__policy_eval_and_arm+0xcc>
    }

    /* Daleko od prahu -> vypni watchdog, setri spotrebu */
    charger_batt_watchdog_disarm();
 8003628:	f7ff ff80 	bl	800352c <charger_batt_watchdog_disarm>
}
 800362c:	3710      	adds	r7, #16
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	2000001c 	.word	0x2000001c
 8003638:	2000064e 	.word	0x2000064e
 800363c:	20000020 	.word	0x20000020
 8003640:	20000650 	.word	0x20000650
 8003644:	2000064c 	.word	0x2000064c
 8003648:	2000064d 	.word	0x2000064d
 800364c:	20000378 	.word	0x20000378
 8003650:	20000024 	.word	0x20000024

08003654 <logger_set_usb_active>:
#include "logger.h"
#include "stm32wbxx_hal_flash.h"
#include "stm32wbxx_hal_flash_ex.h"

static volatile bool s_usb_active = false;
void logger_set_usb_active(bool active) { s_usb_active = active; }
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
 800365a:	4603      	mov	r3, r0
 800365c:	71fb      	strb	r3, [r7, #7]
 800365e:	4a04      	ldr	r2, [pc, #16]	@ (8003670 <logger_set_usb_active+0x1c>)
 8003660:	79fb      	ldrb	r3, [r7, #7]
 8003662:	7013      	strb	r3, [r2, #0]
 8003664:	bf00      	nop
 8003666:	370c      	adds	r7, #12
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr
 8003670:	20000652 	.word	0x20000652

08003674 <init_ramdisk>:
extern void PlayBeep(uint32_t duration_ms);
uint8_t ram_disk[SECTOR_SIZE * NUM_SECTORS] = {0};


//////////////init ramdisk/////////////////
bool init_ramdisk(void) {
 8003674:	b580      	push	{r7, lr}
 8003676:	b084      	sub	sp, #16
 8003678:	af02      	add	r7, sp, #8

    FRESULT res = f_mount(&USERFatFs, "0:", 1);
 800367a:	2201      	movs	r2, #1
 800367c:	4915      	ldr	r1, [pc, #84]	@ (80036d4 <init_ramdisk+0x60>)
 800367e:	4816      	ldr	r0, [pc, #88]	@ (80036d8 <init_ramdisk+0x64>)
 8003680:	f012 fa30 	bl	8015ae4 <f_mount>
 8003684:	4603      	mov	r3, r0
 8003686:	71fb      	strb	r3, [r7, #7]
    if (res == FR_NO_FILESYSTEM) {
 8003688:	79fb      	ldrb	r3, [r7, #7]
 800368a:	2b0d      	cmp	r3, #13
 800368c:	d117      	bne.n	80036be <init_ramdisk+0x4a>
        static BYTE work[512];

        res = f_mkfs("0:", FM_FAT | FM_SFD, 512, work, sizeof(work)); //funkcna fat12
 800368e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003692:	9300      	str	r3, [sp, #0]
 8003694:	4b11      	ldr	r3, [pc, #68]	@ (80036dc <init_ramdisk+0x68>)
 8003696:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800369a:	2109      	movs	r1, #9
 800369c:	480d      	ldr	r0, [pc, #52]	@ (80036d4 <init_ramdisk+0x60>)
 800369e:	f013 f847 	bl	8016730 <f_mkfs>
 80036a2:	4603      	mov	r3, r0
 80036a4:	71fb      	strb	r3, [r7, #7]


        if (res != FR_OK) {
 80036a6:	79fb      	ldrb	r3, [r7, #7]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d001      	beq.n	80036b0 <init_ramdisk+0x3c>

        	return false;
 80036ac:	2300      	movs	r3, #0
 80036ae:	e00c      	b.n	80036ca <init_ramdisk+0x56>
        }

        res = f_mount(&USERFatFs, "0:", 1); // remount
 80036b0:	2201      	movs	r2, #1
 80036b2:	4908      	ldr	r1, [pc, #32]	@ (80036d4 <init_ramdisk+0x60>)
 80036b4:	4808      	ldr	r0, [pc, #32]	@ (80036d8 <init_ramdisk+0x64>)
 80036b6:	f012 fa15 	bl	8015ae4 <f_mount>
 80036ba:	4603      	mov	r3, r0
 80036bc:	71fb      	strb	r3, [r7, #7]
        if (res != FR_OK){

        }
    }

    return (res == FR_OK);
 80036be:	79fb      	ldrb	r3, [r7, #7]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	bf0c      	ite	eq
 80036c4:	2301      	moveq	r3, #1
 80036c6:	2300      	movne	r3, #0
 80036c8:	b2db      	uxtb	r3, r3
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3708      	adds	r7, #8
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	0801bbd4 	.word	0x0801bbd4
 80036d8:	2001085c 	.word	0x2001085c
 80036dc:	20010658 	.word	0x20010658

080036e0 <append_log_rotating>:
///////////end of ramdisk init func/////////////////////

/////////roundrobin write data//////////////
void append_log_rotating(uint16_t year, uint8_t mon, uint8_t day,
                         uint8_t hour, uint8_t min,
                         uint8_t davka, int8_t teplota_c) {
 80036e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036e2:	f5ad 7d31 	sub.w	sp, sp, #708	@ 0x2c4
 80036e6:	af04      	add	r7, sp, #16
 80036e8:	4605      	mov	r5, r0
 80036ea:	460c      	mov	r4, r1
 80036ec:	4610      	mov	r0, r2
 80036ee:	4619      	mov	r1, r3
 80036f0:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80036f4:	f2a3 23aa 	subw	r3, r3, #682	@ 0x2aa
 80036f8:	462a      	mov	r2, r5
 80036fa:	801a      	strh	r2, [r3, #0]
 80036fc:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 8003700:	f2a3 23ab 	subw	r3, r3, #683	@ 0x2ab
 8003704:	4622      	mov	r2, r4
 8003706:	701a      	strb	r2, [r3, #0]
 8003708:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800370c:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003710:	4602      	mov	r2, r0
 8003712:	701a      	strb	r2, [r3, #0]
 8003714:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 8003718:	f2a3 23ad 	subw	r3, r3, #685	@ 0x2ad
 800371c:	460a      	mov	r2, r1
 800371e:	701a      	strb	r2, [r3, #0]
    // poas MSC nepeme
    if (s_usb_active) return;
 8003720:	4bb6      	ldr	r3, [pc, #728]	@ (80039fc <append_log_rotating+0x31c>)
 8003722:	781b      	ldrb	r3, [r3, #0]
 8003724:	b2db      	uxtb	r3, r3
 8003726:	2b00      	cmp	r3, #0
 8003728:	f040 8161 	bne.w	80039ee <append_log_rotating+0x30e>
    char line[MAX_LOG_LINE_LEN];

    // --- zostavenie riadku s podporou "lomtok" ---
    // as: ak ktorkovek komponent je sentinel, zapeme 12 lomtok
    bool time_missing = (year == LOG_NO_YEAR) || (mon == LOG_NO_U8) ||
                        (day  == LOG_NO_U8)   || (hour== LOG_NO_U8) ||
 800372c:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 8003730:	f2a3 23aa 	subw	r3, r3, #682	@ 0x2aa
 8003734:	881b      	ldrh	r3, [r3, #0]
 8003736:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800373a:	4293      	cmp	r3, r2
 800373c:	d018      	beq.n	8003770 <append_log_rotating+0x90>
    bool time_missing = (year == LOG_NO_YEAR) || (mon == LOG_NO_U8) ||
 800373e:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 8003742:	f2a3 23ab 	subw	r3, r3, #683	@ 0x2ab
 8003746:	781b      	ldrb	r3, [r3, #0]
 8003748:	2bff      	cmp	r3, #255	@ 0xff
 800374a:	d011      	beq.n	8003770 <append_log_rotating+0x90>
 800374c:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 8003750:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003754:	781b      	ldrb	r3, [r3, #0]
 8003756:	2bff      	cmp	r3, #255	@ 0xff
 8003758:	d00a      	beq.n	8003770 <append_log_rotating+0x90>
                        (day  == LOG_NO_U8)   || (hour== LOG_NO_U8) ||
 800375a:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800375e:	f2a3 23ad 	subw	r3, r3, #685	@ 0x2ad
 8003762:	781b      	ldrb	r3, [r3, #0]
 8003764:	2bff      	cmp	r3, #255	@ 0xff
 8003766:	d003      	beq.n	8003770 <append_log_rotating+0x90>
 8003768:	f897 32c8 	ldrb.w	r3, [r7, #712]	@ 0x2c8
 800376c:	2bff      	cmp	r3, #255	@ 0xff
 800376e:	d101      	bne.n	8003774 <append_log_rotating+0x94>
 8003770:	2301      	movs	r3, #1
 8003772:	e000      	b.n	8003776 <append_log_rotating+0x96>
 8003774:	2300      	movs	r3, #0
    bool time_missing = (year == LOG_NO_YEAR) || (mon == LOG_NO_U8) ||
 8003776:	f887 32af 	strb.w	r3, [r7, #687]	@ 0x2af
 800377a:	f897 32af 	ldrb.w	r3, [r7, #687]	@ 0x2af
 800377e:	f003 0301 	and.w	r3, r3, #1
 8003782:	f887 32af 	strb.w	r3, [r7, #687]	@ 0x2af
                        (min  == LOG_NO_U8);

    char ts[13]; // 12 znakov + '\0'
    if (!time_missing) {
 8003786:	f897 32af 	ldrb.w	r3, [r7, #687]	@ 0x2af
 800378a:	f083 0301 	eor.w	r3, r3, #1
 800378e:	b2db      	uxtb	r3, r3
 8003790:	2b00      	cmp	r3, #0
 8003792:	d053      	beq.n	800383c <append_log_rotating+0x15c>
    	// nechaj: char ts[13]; toto je aby kompilator vedel ze ziaden znak neprekroci danu hodnotu
    	snprintf(ts, sizeof(ts), "%04u%02u%02u%02u%02u",
 8003794:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 8003798:	f2a3 23aa 	subw	r3, r3, #682	@ 0x2aa
 800379c:	881b      	ldrh	r3, [r3, #0]
 800379e:	4a98      	ldr	r2, [pc, #608]	@ (8003a00 <append_log_rotating+0x320>)
 80037a0:	fba2 1203 	umull	r1, r2, r2, r3
 80037a4:	0b52      	lsrs	r2, r2, #13
 80037a6:	f242 7110 	movw	r1, #10000	@ 0x2710
 80037aa:	fb01 f202 	mul.w	r2, r1, r2
 80037ae:	1a9b      	subs	r3, r3, r2
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	469c      	mov	ip, r3
 80037b4:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80037b8:	f2a3 23ab 	subw	r3, r3, #683	@ 0x2ab
 80037bc:	781b      	ldrb	r3, [r3, #0]
 80037be:	4a91      	ldr	r2, [pc, #580]	@ (8003a04 <append_log_rotating+0x324>)
 80037c0:	fba2 1203 	umull	r1, r2, r2, r3
 80037c4:	0952      	lsrs	r2, r2, #5
 80037c6:	2164      	movs	r1, #100	@ 0x64
 80037c8:	fb01 f202 	mul.w	r2, r1, r2
 80037cc:	1a9b      	subs	r3, r3, r2
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	461c      	mov	r4, r3
 80037d2:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80037d6:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80037da:	781b      	ldrb	r3, [r3, #0]
 80037dc:	4a89      	ldr	r2, [pc, #548]	@ (8003a04 <append_log_rotating+0x324>)
 80037de:	fba2 1203 	umull	r1, r2, r2, r3
 80037e2:	0952      	lsrs	r2, r2, #5
 80037e4:	2164      	movs	r1, #100	@ 0x64
 80037e6:	fb01 f202 	mul.w	r2, r1, r2
 80037ea:	1a9b      	subs	r3, r3, r2
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	461d      	mov	r5, r3
 80037f0:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80037f4:	f2a3 23ad 	subw	r3, r3, #685	@ 0x2ad
 80037f8:	781b      	ldrb	r3, [r3, #0]
 80037fa:	4a82      	ldr	r2, [pc, #520]	@ (8003a04 <append_log_rotating+0x324>)
 80037fc:	fba2 1203 	umull	r1, r2, r2, r3
 8003800:	0952      	lsrs	r2, r2, #5
 8003802:	2164      	movs	r1, #100	@ 0x64
 8003804:	fb01 f202 	mul.w	r2, r1, r2
 8003808:	1a9b      	subs	r3, r3, r2
 800380a:	b2db      	uxtb	r3, r3
 800380c:	461e      	mov	r6, r3
 800380e:	f897 32c8 	ldrb.w	r3, [r7, #712]	@ 0x2c8
 8003812:	4a7c      	ldr	r2, [pc, #496]	@ (8003a04 <append_log_rotating+0x324>)
 8003814:	fba2 1203 	umull	r1, r2, r2, r3
 8003818:	0952      	lsrs	r2, r2, #5
 800381a:	2164      	movs	r1, #100	@ 0x64
 800381c:	fb01 f202 	mul.w	r2, r1, r2
 8003820:	1a9b      	subs	r3, r3, r2
 8003822:	b2db      	uxtb	r3, r3
 8003824:	f107 001c 	add.w	r0, r7, #28
 8003828:	9303      	str	r3, [sp, #12]
 800382a:	9602      	str	r6, [sp, #8]
 800382c:	9501      	str	r5, [sp, #4]
 800382e:	9400      	str	r4, [sp, #0]
 8003830:	4663      	mov	r3, ip
 8003832:	4a75      	ldr	r2, [pc, #468]	@ (8003a08 <append_log_rotating+0x328>)
 8003834:	210d      	movs	r1, #13
 8003836:	f016 f869 	bl	801990c <sniprintf>
 800383a:	e00c      	b.n	8003856 <append_log_rotating+0x176>
		         (unsigned)(mon  % 100u),
		         (unsigned)(day  % 100u),
		         (unsigned)(hour % 100u),
		         (unsigned)(min  % 100u));
    } else {
        memset(ts, '/', 12);
 800383c:	f107 031c 	add.w	r3, r7, #28
 8003840:	220c      	movs	r2, #12
 8003842:	212f      	movs	r1, #47	@ 0x2f
 8003844:	4618      	mov	r0, r3
 8003846:	f016 f8da 	bl	80199fe <memset>
        ts[12] = '\0';
 800384a:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800384e:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003852:	2200      	movs	r2, #0
 8003854:	731a      	strb	r2, [r3, #12]
    }

    // dvka: ak sentinel  "/"
    char dosebuf[5];
    if (davka != LOG_NO_U8) snprintf(dosebuf, sizeof(dosebuf), "%u", davka);
 8003856:	f897 32cc 	ldrb.w	r3, [r7, #716]	@ 0x2cc
 800385a:	2bff      	cmp	r3, #255	@ 0xff
 800385c:	d008      	beq.n	8003870 <append_log_rotating+0x190>
 800385e:	f897 32cc 	ldrb.w	r3, [r7, #716]	@ 0x2cc
 8003862:	f107 0014 	add.w	r0, r7, #20
 8003866:	4a69      	ldr	r2, [pc, #420]	@ (8003a0c <append_log_rotating+0x32c>)
 8003868:	2105      	movs	r1, #5
 800386a:	f016 f84f 	bl	801990c <sniprintf>
 800386e:	e003      	b.n	8003878 <append_log_rotating+0x198>
    else strcpy(dosebuf, "/");
 8003870:	f107 0314 	add.w	r3, r7, #20
 8003874:	222f      	movs	r2, #47	@ 0x2f
 8003876:	801a      	strh	r2, [r3, #0]

    // teplota: ak sentinel  "/"
    char tempbuf[6];
    if (teplota_c != LOG_NO_TEMP) snprintf(tempbuf, sizeof(tempbuf), "%d", teplota_c);
 8003878:	f997 32d0 	ldrsb.w	r3, [r7, #720]	@ 0x2d0
 800387c:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8003880:	d008      	beq.n	8003894 <append_log_rotating+0x1b4>
 8003882:	f997 32d0 	ldrsb.w	r3, [r7, #720]	@ 0x2d0
 8003886:	f107 000c 	add.w	r0, r7, #12
 800388a:	4a61      	ldr	r2, [pc, #388]	@ (8003a10 <append_log_rotating+0x330>)
 800388c:	2106      	movs	r1, #6
 800388e:	f016 f83d 	bl	801990c <sniprintf>
 8003892:	e003      	b.n	800389c <append_log_rotating+0x1bc>
    else strcpy(tempbuf, "/");
 8003894:	f107 030c 	add.w	r3, r7, #12
 8003898:	222f      	movs	r2, #47	@ 0x2f
 800389a:	801a      	strh	r2, [r3, #0]

    // vsledn riadok: "YYYYMMDDHHMM,davka,teplota\r\n" alebo "////////////,/ ,/\r\n"
    snprintf(line, sizeof(line), "%s,%s,%s\r\n", ts, dosebuf, tempbuf);
 800389c:	f107 021c 	add.w	r2, r7, #28
 80038a0:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 80038a4:	f107 030c 	add.w	r3, r7, #12
 80038a8:	9301      	str	r3, [sp, #4]
 80038aa:	f107 0314 	add.w	r3, r7, #20
 80038ae:	9300      	str	r3, [sp, #0]
 80038b0:	4613      	mov	r3, r2
 80038b2:	4a58      	ldr	r2, [pc, #352]	@ (8003a14 <append_log_rotating+0x334>)
 80038b4:	2140      	movs	r1, #64	@ 0x40
 80038b6:	f016 f829 	bl	801990c <sniprintf>
    UINT line_len = (UINT)strlen(line);
 80038ba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80038be:	4618      	mov	r0, r3
 80038c0:	f7fc fcae 	bl	8000220 <strlen>
 80038c4:	f8c7 02a8 	str.w	r0, [r7, #680]	@ 0x2a8

    // --- otvor sbor ---
    res = f_open(&file, LOG_FILE_NAME, FA_WRITE | FA_OPEN_ALWAYS);
 80038c8:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80038cc:	2212      	movs	r2, #18
 80038ce:	4952      	ldr	r1, [pc, #328]	@ (8003a18 <append_log_rotating+0x338>)
 80038d0:	4618      	mov	r0, r3
 80038d2:	f012 f94d 	bl	8015b70 <f_open>
 80038d6:	4603      	mov	r3, r0
 80038d8:	f887 32a7 	strb.w	r3, [r7, #679]	@ 0x2a7
    if (res != FR_OK) return;
 80038dc:	f897 32a7 	ldrb.w	r3, [r7, #679]	@ 0x2a7
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	f040 8086 	bne.w	80039f2 <append_log_rotating+0x312>

    FSIZE_t size = f_size(&file);
 80038e6:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80038ea:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	f8c7 32a0 	str.w	r3, [r7, #672]	@ 0x2a0

    if (!s_wrapped && size < LOG_FILE_SIZE) {
 80038f4:	4b49      	ldr	r3, [pc, #292]	@ (8003a1c <append_log_rotating+0x33c>)
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	f083 0301 	eor.w	r3, r3, #1
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d044      	beq.n	800398c <append_log_rotating+0x2ac>
 8003902:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 8003906:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800390a:	d23f      	bcs.n	800398c <append_log_rotating+0x2ac>
        // FZA 1: prirodzen rast len relnymi dtami
        log_offset = (uint32_t)size;
 800390c:	4a44      	ldr	r2, [pc, #272]	@ (8003a20 <append_log_rotating+0x340>)
 800390e:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 8003912:	6013      	str	r3, [r2, #0]

        if ((size + line_len) <= LOG_FILE_SIZE) {
 8003914:	f8d7 22a0 	ldr.w	r2, [r7, #672]	@ 0x2a0
 8003918:	f8d7 32a8 	ldr.w	r3, [r7, #680]	@ 0x2a8
 800391c:	4413      	add	r3, r2
 800391e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003922:	d818      	bhi.n	8003956 <append_log_rotating+0x276>
            // ete sa zmest  append na koniec
            f_lseek(&file, size);
 8003924:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8003928:	f8d7 12a0 	ldr.w	r1, [r7, #672]	@ 0x2a0
 800392c:	4618      	mov	r0, r3
 800392e:	f012 fcf6 	bl	801631e <f_lseek>
            f_write(&file, line, line_len, &bw);
 8003932:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003936:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800393a:	f107 0070 	add.w	r0, r7, #112	@ 0x70
 800393e:	f8d7 22a8 	ldr.w	r2, [r7, #680]	@ 0x2a8
 8003942:	f012 facf 	bl	8015ee4 <f_write>
            log_offset += line_len;
 8003946:	4b36      	ldr	r3, [pc, #216]	@ (8003a20 <append_log_rotating+0x340>)
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	f8d7 32a8 	ldr.w	r3, [r7, #680]	@ 0x2a8
 800394e:	4413      	add	r3, r2
 8003950:	4a33      	ldr	r2, [pc, #204]	@ (8003a20 <append_log_rotating+0x340>)
 8003952:	6013      	str	r3, [r2, #0]
        if ((size + line_len) <= LOG_FILE_SIZE) {
 8003954:	e045      	b.n	80039e2 <append_log_rotating+0x302>
        } else {
            // tmto riadkom by sme presiahli limit  prechod do ring reimu
            s_wrapped = true;
 8003956:	4b31      	ldr	r3, [pc, #196]	@ (8003a1c <append_log_rotating+0x33c>)
 8003958:	2201      	movs	r2, #1
 800395a:	701a      	strb	r2, [r3, #0]
            log_offset = 0;
 800395c:	4b30      	ldr	r3, [pc, #192]	@ (8003a20 <append_log_rotating+0x340>)
 800395e:	2200      	movs	r2, #0
 8003960:	601a      	str	r2, [r3, #0]
            f_lseek(&file, 0);
 8003962:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8003966:	2100      	movs	r1, #0
 8003968:	4618      	mov	r0, r3
 800396a:	f012 fcd8 	bl	801631e <f_lseek>
            f_write(&file, line, line_len, &bw);
 800396e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003972:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8003976:	f107 0070 	add.w	r0, r7, #112	@ 0x70
 800397a:	f8d7 22a8 	ldr.w	r2, [r7, #680]	@ 0x2a8
 800397e:	f012 fab1 	bl	8015ee4 <f_write>
            log_offset = line_len;
 8003982:	4a27      	ldr	r2, [pc, #156]	@ (8003a20 <append_log_rotating+0x340>)
 8003984:	f8d7 32a8 	ldr.w	r3, [r7, #680]	@ 0x2a8
 8003988:	6013      	str	r3, [r2, #0]
        if ((size + line_len) <= LOG_FILE_SIZE) {
 800398a:	e02a      	b.n	80039e2 <append_log_rotating+0x302>
            // vekos ostva na doterajom "high-watermark"; ni nepredvypame
        }
    } else {
        // FZA 2: ring reim (prepis najstarch dt)
        if (log_offset > (LOG_FILE_SIZE - MAX_LOG_LINE_LEN)) {
 800398c:	4b24      	ldr	r3, [pc, #144]	@ (8003a20 <append_log_rotating+0x340>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f64f 72c0 	movw	r2, #65472	@ 0xffc0
 8003994:	4293      	cmp	r3, r2
 8003996:	d902      	bls.n	800399e <append_log_rotating+0x2be>
            log_offset = 0; // netiepi riadok cez koniec
 8003998:	4b21      	ldr	r3, [pc, #132]	@ (8003a20 <append_log_rotating+0x340>)
 800399a:	2200      	movs	r2, #0
 800399c:	601a      	str	r2, [r3, #0]
        }
        f_lseek(&file, log_offset);
 800399e:	4b20      	ldr	r3, [pc, #128]	@ (8003a20 <append_log_rotating+0x340>)
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80039a6:	4611      	mov	r1, r2
 80039a8:	4618      	mov	r0, r3
 80039aa:	f012 fcb8 	bl	801631e <f_lseek>
        f_write(&file, line, line_len, &bw);
 80039ae:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80039b2:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 80039b6:	f107 0070 	add.w	r0, r7, #112	@ 0x70
 80039ba:	f8d7 22a8 	ldr.w	r2, [r7, #680]	@ 0x2a8
 80039be:	f012 fa91 	bl	8015ee4 <f_write>

        log_offset += line_len;
 80039c2:	4b17      	ldr	r3, [pc, #92]	@ (8003a20 <append_log_rotating+0x340>)
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	f8d7 32a8 	ldr.w	r3, [r7, #680]	@ 0x2a8
 80039ca:	4413      	add	r3, r2
 80039cc:	4a14      	ldr	r2, [pc, #80]	@ (8003a20 <append_log_rotating+0x340>)
 80039ce:	6013      	str	r3, [r2, #0]
        if (log_offset > (LOG_FILE_SIZE - MAX_LOG_LINE_LEN)) {
 80039d0:	4b13      	ldr	r3, [pc, #76]	@ (8003a20 <append_log_rotating+0x340>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f64f 72c0 	movw	r2, #65472	@ 0xffc0
 80039d8:	4293      	cmp	r3, r2
 80039da:	d902      	bls.n	80039e2 <append_log_rotating+0x302>
            log_offset = 0;
 80039dc:	4b10      	ldr	r3, [pc, #64]	@ (8003a20 <append_log_rotating+0x340>)
 80039de:	2200      	movs	r2, #0
 80039e0:	601a      	str	r2, [r3, #0]
        }
    }

    f_close(&file);
 80039e2:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80039e6:	4618      	mov	r0, r3
 80039e8:	f012 fc6f 	bl	80162ca <f_close>
 80039ec:	e002      	b.n	80039f4 <append_log_rotating+0x314>
    if (s_usb_active) return;
 80039ee:	bf00      	nop
 80039f0:	e000      	b.n	80039f4 <append_log_rotating+0x314>
    if (res != FR_OK) return;
 80039f2:	bf00      	nop
}
 80039f4:	f507 772d 	add.w	r7, r7, #692	@ 0x2b4
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039fc:	20000652 	.word	0x20000652
 8003a00:	d1b71759 	.word	0xd1b71759
 8003a04:	51eb851f 	.word	0x51eb851f
 8003a08:	0801bbd8 	.word	0x0801bbd8
 8003a0c:	0801bbf0 	.word	0x0801bbf0
 8003a10:	0801bbf4 	.word	0x0801bbf4
 8003a14:	0801bbf8 	.word	0x0801bbf8
 8003a18:	0801bc04 	.word	0x0801bc04
 8003a1c:	20000653 	.word	0x20000653
 8003a20:	20000654 	.word	0x20000654

08003a24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b082      	sub	sp, #8
 8003a28:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003a2e:	4b0c      	ldr	r3, [pc, #48]	@ (8003a60 <HAL_Init+0x3c>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a0b      	ldr	r2, [pc, #44]	@ (8003a60 <HAL_Init+0x3c>)
 8003a34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a38:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a3a:	2003      	movs	r0, #3
 8003a3c:	f001 ff30 	bl	80058a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003a40:	200f      	movs	r0, #15
 8003a42:	f000 f80f 	bl	8003a64 <HAL_InitTick>
 8003a46:	4603      	mov	r3, r0
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d002      	beq.n	8003a52 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	71fb      	strb	r3, [r7, #7]
 8003a50:	e001      	b.n	8003a56 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003a52:	f7ff f986 	bl	8002d62 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003a56:	79fb      	ldrb	r3, [r7, #7]
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3708      	adds	r7, #8
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}
 8003a60:	58004000 	.word	0x58004000

08003a64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b084      	sub	sp, #16
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8003a70:	4b17      	ldr	r3, [pc, #92]	@ (8003ad0 <HAL_InitTick+0x6c>)
 8003a72:	781b      	ldrb	r3, [r3, #0]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d024      	beq.n	8003ac2 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003a78:	f006 fbb8 	bl	800a1ec <HAL_RCC_GetHCLKFreq>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	4b14      	ldr	r3, [pc, #80]	@ (8003ad0 <HAL_InitTick+0x6c>)
 8003a80:	781b      	ldrb	r3, [r3, #0]
 8003a82:	4619      	mov	r1, r3
 8003a84:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003a88:	fbb3 f3f1 	udiv	r3, r3, r1
 8003a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a90:	4618      	mov	r0, r3
 8003a92:	f001 ff46 	bl	8005922 <HAL_SYSTICK_Config>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d10f      	bne.n	8003abc <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2b0f      	cmp	r3, #15
 8003aa0:	d809      	bhi.n	8003ab6 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	6879      	ldr	r1, [r7, #4]
 8003aa6:	f04f 30ff 	mov.w	r0, #4294967295
 8003aaa:	f001 ff04 	bl	80058b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003aae:	4a09      	ldr	r2, [pc, #36]	@ (8003ad4 <HAL_InitTick+0x70>)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6013      	str	r3, [r2, #0]
 8003ab4:	e007      	b.n	8003ac6 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	73fb      	strb	r3, [r7, #15]
 8003aba:	e004      	b.n	8003ac6 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	73fb      	strb	r3, [r7, #15]
 8003ac0:	e001      	b.n	8003ac6 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003ac6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3710      	adds	r7, #16
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	2000002c 	.word	0x2000002c
 8003ad4:	20000028 	.word	0x20000028

08003ad8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003adc:	4b06      	ldr	r3, [pc, #24]	@ (8003af8 <HAL_IncTick+0x20>)
 8003ade:	781b      	ldrb	r3, [r3, #0]
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	4b06      	ldr	r3, [pc, #24]	@ (8003afc <HAL_IncTick+0x24>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4413      	add	r3, r2
 8003ae8:	4a04      	ldr	r2, [pc, #16]	@ (8003afc <HAL_IncTick+0x24>)
 8003aea:	6013      	str	r3, [r2, #0]
}
 8003aec:	bf00      	nop
 8003aee:	46bd      	mov	sp, r7
 8003af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af4:	4770      	bx	lr
 8003af6:	bf00      	nop
 8003af8:	2000002c 	.word	0x2000002c
 8003afc:	20010858 	.word	0x20010858

08003b00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b00:	b480      	push	{r7}
 8003b02:	af00      	add	r7, sp, #0
  return uwTick;
 8003b04:	4b03      	ldr	r3, [pc, #12]	@ (8003b14 <HAL_GetTick+0x14>)
 8003b06:	681b      	ldr	r3, [r3, #0]
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b10:	4770      	bx	lr
 8003b12:	bf00      	nop
 8003b14:	20010858 	.word	0x20010858

08003b18 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8003b1c:	4b03      	ldr	r3, [pc, #12]	@ (8003b2c <HAL_GetTickPrio+0x14>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr
 8003b2a:	bf00      	nop
 8003b2c:	20000028 	.word	0x20000028

08003b30 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8003b30:	b480      	push	{r7}
 8003b32:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8003b34:	4b03      	ldr	r3, [pc, #12]	@ (8003b44 <HAL_GetTickFreq+0x14>)
 8003b36:	781b      	ldrb	r3, [r3, #0]
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr
 8003b42:	bf00      	nop
 8003b44:	2000002c 	.word	0x2000002c

08003b48 <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
 8003b50:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	431a      	orrs	r2, r3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8003b62:	bf00      	nop
 8003b64:	370c      	adds	r7, #12
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr

08003b6e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003b6e:	b480      	push	{r7}
 8003b70:	b083      	sub	sp, #12
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	6078      	str	r0, [r7, #4]
 8003b76:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	431a      	orrs	r2, r3
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	609a      	str	r2, [r3, #8]
}
 8003b88:	bf00      	nop
 8003b8a:	370c      	adds	r7, #12
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b92:	4770      	bx	lr

08003b94 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b083      	sub	sp, #12
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	370c      	adds	r7, #12
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr

08003bb0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b087      	sub	sp, #28
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	60f8      	str	r0, [r7, #12]
 8003bb8:	60b9      	str	r1, [r7, #8]
 8003bba:	607a      	str	r2, [r7, #4]
 8003bbc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	3360      	adds	r3, #96	@ 0x60
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	009b      	lsls	r3, r3, #2
 8003bc8:	4413      	add	r3, r2
 8003bca:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	4b08      	ldr	r3, [pc, #32]	@ (8003bf4 <LL_ADC_SetOffset+0x44>)
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	687a      	ldr	r2, [r7, #4]
 8003bd6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003bda:	683a      	ldr	r2, [r7, #0]
 8003bdc:	430a      	orrs	r2, r1
 8003bde:	4313      	orrs	r3, r2
 8003be0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003be8:	bf00      	nop
 8003bea:	371c      	adds	r7, #28
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr
 8003bf4:	03fff000 	.word	0x03fff000

08003bf8 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b085      	sub	sp, #20
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	3360      	adds	r3, #96	@ 0x60
 8003c06:	461a      	mov	r2, r3
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	009b      	lsls	r3, r3, #2
 8003c0c:	4413      	add	r3, r2
 8003c0e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	3714      	adds	r7, #20
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c22:	4770      	bx	lr

08003c24 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b087      	sub	sp, #28
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	60b9      	str	r1, [r7, #8]
 8003c2e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	3360      	adds	r3, #96	@ 0x60
 8003c34:	461a      	mov	r2, r3
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	009b      	lsls	r3, r3, #2
 8003c3a:	4413      	add	r3, r2
 8003c3c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	431a      	orrs	r2, r3
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003c4e:	bf00      	nop
 8003c50:	371c      	adds	r7, #28
 8003c52:	46bd      	mov	sp, r7
 8003c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c58:	4770      	bx	lr

08003c5a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003c5a:	b480      	push	{r7}
 8003c5c:	b083      	sub	sp, #12
 8003c5e:	af00      	add	r7, sp, #0
 8003c60:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	68db      	ldr	r3, [r3, #12]
 8003c66:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d101      	bne.n	8003c72 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e000      	b.n	8003c74 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003c72:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	370c      	adds	r7, #12
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7e:	4770      	bx	lr

08003c80 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b087      	sub	sp, #28
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	60f8      	str	r0, [r7, #12]
 8003c88:	60b9      	str	r1, [r7, #8]
 8003c8a:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	3330      	adds	r3, #48	@ 0x30
 8003c90:	461a      	mov	r2, r3
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	0a1b      	lsrs	r3, r3, #8
 8003c96:	009b      	lsls	r3, r3, #2
 8003c98:	f003 030c 	and.w	r3, r3, #12
 8003c9c:	4413      	add	r3, r2
 8003c9e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	f003 031f 	and.w	r3, r3, #31
 8003caa:	211f      	movs	r1, #31
 8003cac:	fa01 f303 	lsl.w	r3, r1, r3
 8003cb0:	43db      	mvns	r3, r3
 8003cb2:	401a      	ands	r2, r3
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	0e9b      	lsrs	r3, r3, #26
 8003cb8:	f003 011f 	and.w	r1, r3, #31
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	f003 031f 	and.w	r3, r3, #31
 8003cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8003cc6:	431a      	orrs	r2, r3
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8003ccc:	bf00      	nop
 8003cce:	371c      	adds	r7, #28
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr

08003cd8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b087      	sub	sp, #28
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	60f8      	str	r0, [r7, #12]
 8003ce0:	60b9      	str	r1, [r7, #8]
 8003ce2:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	3314      	adds	r3, #20
 8003ce8:	461a      	mov	r2, r3
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	0e5b      	lsrs	r3, r3, #25
 8003cee:	009b      	lsls	r3, r3, #2
 8003cf0:	f003 0304 	and.w	r3, r3, #4
 8003cf4:	4413      	add	r3, r2
 8003cf6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	0d1b      	lsrs	r3, r3, #20
 8003d00:	f003 031f 	and.w	r3, r3, #31
 8003d04:	2107      	movs	r1, #7
 8003d06:	fa01 f303 	lsl.w	r3, r1, r3
 8003d0a:	43db      	mvns	r3, r3
 8003d0c:	401a      	ands	r2, r3
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	0d1b      	lsrs	r3, r3, #20
 8003d12:	f003 031f 	and.w	r3, r3, #31
 8003d16:	6879      	ldr	r1, [r7, #4]
 8003d18:	fa01 f303 	lsl.w	r3, r1, r3
 8003d1c:	431a      	orrs	r2, r3
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8003d22:	bf00      	nop
 8003d24:	371c      	adds	r7, #28
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr
	...

08003d30 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b085      	sub	sp, #20
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	60f8      	str	r0, [r7, #12]
 8003d38:	60b9      	str	r1, [r7, #8]
 8003d3a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d48:	43db      	mvns	r3, r3
 8003d4a:	401a      	ands	r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	f003 0318 	and.w	r3, r3, #24
 8003d52:	4908      	ldr	r1, [pc, #32]	@ (8003d74 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003d54:	40d9      	lsrs	r1, r3
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	400b      	ands	r3, r1
 8003d5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d5e:	431a      	orrs	r2, r3
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003d66:	bf00      	nop
 8003d68:	3714      	adds	r7, #20
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr
 8003d72:	bf00      	nop
 8003d74:	0007ffff 	.word	0x0007ffff

08003d78 <LL_ADC_SetAnalogWDMonitChannels>:
  *         (0) On STM32WB, parameter available only on analog watchdog number: AWD1.
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b087      	sub	sp, #28
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	60b9      	str	r1, [r7, #8]
 8003d82:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "AWDChannelGroup" with bits position  */
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	330c      	adds	r3, #12
 8003d88:	4618      	mov	r0, r3
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	0d1b      	lsrs	r3, r3, #20
 8003d8e:	f003 0103 	and.w	r1, r3, #3
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	f003 0201 	and.w	r2, r3, #1
 8003d98:	4613      	mov	r3, r2
 8003d9a:	00db      	lsls	r3, r3, #3
 8003d9c:	4413      	add	r3, r2
 8003d9e:	009b      	lsls	r3, r3, #2
 8003da0:	440b      	add	r3, r1
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	4403      	add	r3, r0
 8003da6:	617b      	str	r3, [r7, #20]
                                                      + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK) * ADC_AWD_CR12_REGOFFSETGAP_VAL));

  MODIFY_REG(*preg,
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	681a      	ldr	r2, [r3, #0]
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	f023 4302 	bic.w	r3, r3, #2181038080	@ 0x82000000
 8003db2:	f423 1360 	bic.w	r3, r3, #3670016	@ 0x380000
 8003db6:	43db      	mvns	r3, r3
 8003db8:	401a      	ands	r2, r3
 8003dba:	6879      	ldr	r1, [r7, #4]
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	400b      	ands	r3, r1
 8003dc0:	431a      	orrs	r2, r3
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8003dc6:	bf00      	nop
 8003dc8:	371c      	adds	r7, #28
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr

08003dd2 <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
                                                     uint32_t AWDThresholdLowValue)
{
 8003dd2:	b480      	push	{r7}
 8003dd4:	b087      	sub	sp, #28
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	60f8      	str	r0, [r7, #12]
 8003dda:	60b9      	str	r1, [r7, #8]
 8003ddc:	607a      	str	r2, [r7, #4]
 8003dde:	603b      	str	r3, [r7, #0]

  MODIFY_REG(ADCx->TR,
             ADC_TR_HT | ADC_TR_LT,
             (AWDThresholdHighValue << ADC_TR_HT_BITOFFSET_POS) | AWDThresholdLowValue);
#else
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1, ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_REGOFFSET_POS));
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	3320      	adds	r3, #32
 8003de4:	461a      	mov	r2, r3
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	0d1b      	lsrs	r3, r3, #20
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	f003 030c 	and.w	r3, r3, #12
 8003df0:	4413      	add	r3, r2
 8003df2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 22f0 	and.w	r2, r3, #4026593280	@ 0xf000f000
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	0419      	lsls	r1, r3, #16
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	430b      	orrs	r3, r1
 8003e04:	431a      	orrs	r2, r3
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	601a      	str	r2, [r3, #0]
             ADC_TR1_HT1 | ADC_TR1_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8003e0a:	bf00      	nop
 8003e0c:	371c      	adds	r7, #28
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr

08003e16 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003e16:	b480      	push	{r7}
 8003e18:	b083      	sub	sp, #12
 8003e1a:	af00      	add	r7, sp, #0
 8003e1c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003e26:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003e2a:	687a      	ldr	r2, [r7, #4]
 8003e2c:	6093      	str	r3, [r2, #8]
}
 8003e2e:	bf00      	nop
 8003e30:	370c      	adds	r7, #12
 8003e32:	46bd      	mov	sp, r7
 8003e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e38:	4770      	bx	lr

08003e3a <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003e3a:	b480      	push	{r7}
 8003e3c:	b083      	sub	sp, #12
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003e4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e4e:	d101      	bne.n	8003e54 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003e50:	2301      	movs	r3, #1
 8003e52:	e000      	b.n	8003e56 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003e54:	2300      	movs	r3, #0
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	370c      	adds	r7, #12
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e60:	4770      	bx	lr

08003e62 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003e62:	b480      	push	{r7}
 8003e64:	b083      	sub	sp, #12
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003e72:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003e76:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003e7e:	bf00      	nop
 8003e80:	370c      	adds	r7, #12
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr

08003e8a <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003e8a:	b480      	push	{r7}
 8003e8c:	b083      	sub	sp, #12
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e9a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003e9e:	d101      	bne.n	8003ea4 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e000      	b.n	8003ea6 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003ea4:	2300      	movs	r3, #0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	370c      	adds	r7, #12
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr

08003eb2 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003eb2:	b480      	push	{r7}
 8003eb4:	b083      	sub	sp, #12
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003ec2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003ec6:	f043 0201 	orr.w	r2, r3, #1
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003ece:	bf00      	nop
 8003ed0:	370c      	adds	r7, #12
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed8:	4770      	bx	lr

08003eda <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003eda:	b480      	push	{r7}
 8003edc:	b083      	sub	sp, #12
 8003ede:	af00      	add	r7, sp, #0
 8003ee0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003eea:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003eee:	f043 0202 	orr.w	r2, r3, #2
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003ef6:	bf00      	nop
 8003ef8:	370c      	adds	r7, #12
 8003efa:	46bd      	mov	sp, r7
 8003efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f00:	4770      	bx	lr

08003f02 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003f02:	b480      	push	{r7}
 8003f04:	b083      	sub	sp, #12
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	f003 0301 	and.w	r3, r3, #1
 8003f12:	2b01      	cmp	r3, #1
 8003f14:	d101      	bne.n	8003f1a <LL_ADC_IsEnabled+0x18>
 8003f16:	2301      	movs	r3, #1
 8003f18:	e000      	b.n	8003f1c <LL_ADC_IsEnabled+0x1a>
 8003f1a:	2300      	movs	r3, #0
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	370c      	adds	r7, #12
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr

08003f28 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b083      	sub	sp, #12
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	f003 0302 	and.w	r3, r3, #2
 8003f38:	2b02      	cmp	r3, #2
 8003f3a:	d101      	bne.n	8003f40 <LL_ADC_IsDisableOngoing+0x18>
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e000      	b.n	8003f42 <LL_ADC_IsDisableOngoing+0x1a>
 8003f40:	2300      	movs	r3, #0
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	370c      	adds	r7, #12
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr

08003f4e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003f4e:	b480      	push	{r7}
 8003f50:	b083      	sub	sp, #12
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003f5e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003f62:	f043 0204 	orr.w	r2, r3, #4
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003f6a:	bf00      	nop
 8003f6c:	370c      	adds	r7, #12
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr

08003f76 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003f76:	b480      	push	{r7}
 8003f78:	b083      	sub	sp, #12
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003f86:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003f8a:	f043 0210 	orr.w	r2, r3, #16
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003f92:	bf00      	nop
 8003f94:	370c      	adds	r7, #12
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr

08003f9e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003f9e:	b480      	push	{r7}
 8003fa0:	b083      	sub	sp, #12
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	f003 0304 	and.w	r3, r3, #4
 8003fae:	2b04      	cmp	r3, #4
 8003fb0:	d101      	bne.n	8003fb6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e000      	b.n	8003fb8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003fb6:	2300      	movs	r3, #0
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	370c      	adds	r7, #12
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr

08003fc4 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003fd4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003fd8:	f043 0220 	orr.w	r2, r3, #32
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b083      	sub	sp, #12
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	f003 0308 	and.w	r3, r3, #8
 8003ffc:	2b08      	cmp	r3, #8
 8003ffe:	d101      	bne.n	8004004 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004000:	2301      	movs	r3, #1
 8004002:	e000      	b.n	8004006 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004004:	2300      	movs	r3, #0
}
 8004006:	4618      	mov	r0, r3
 8004008:	370c      	adds	r7, #12
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr

08004012 <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 8004012:	b480      	push	{r7}
 8004014:	b083      	sub	sp, #12
 8004016:	af00      	add	r7, sp, #0
 8004018:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2280      	movs	r2, #128	@ 0x80
 800401e:	601a      	str	r2, [r3, #0]
}
 8004020:	bf00      	nop
 8004022:	370c      	adds	r7, #12
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr

0800402c <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 800402c:	b480      	push	{r7}
 800402e:	b083      	sub	sp, #12
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800403a:	601a      	str	r2, [r3, #0]
}
 800403c:	bf00      	nop
 800403e:	370c      	adds	r7, #12
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr

08004048 <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 8004048:	b480      	push	{r7}
 800404a:	b083      	sub	sp, #12
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004056:	601a      	str	r2, [r3, #0]
}
 8004058:	bf00      	nop
 800405a:	370c      	adds	r7, #12
 800405c:	46bd      	mov	sp, r7
 800405e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004062:	4770      	bx	lr

08004064 <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 8004064:	b480      	push	{r7}
 8004066:	b083      	sub	sp, #12
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	605a      	str	r2, [r3, #4]
}
 8004078:	bf00      	nop
 800407a:	370c      	adds	r7, #12
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr

08004084 <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	605a      	str	r2, [r3, #4]
}
 8004098:	bf00      	nop
 800409a:	370c      	adds	r7, #12
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr

080040a4 <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b083      	sub	sp, #12
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	605a      	str	r2, [r3, #4]
}
 80040b8:	bf00      	nop
 80040ba:	370c      	adds	r7, #12
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr

080040c4 <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b083      	sub	sp, #12
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	605a      	str	r2, [r3, #4]
}
 80040d8:	bf00      	nop
 80040da:	370c      	adds	r7, #12
 80040dc:	46bd      	mov	sp, r7
 80040de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e2:	4770      	bx	lr

080040e4 <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	605a      	str	r2, [r3, #4]
}
 80040f8:	bf00      	nop
 80040fa:	370c      	adds	r7, #12
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr

08004104 <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 8004104:	b480      	push	{r7}
 8004106:	b083      	sub	sp, #12
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	605a      	str	r2, [r3, #4]
}
 8004118:	bf00      	nop
 800411a:	370c      	adds	r7, #12
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr

08004124 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b088      	sub	sp, #32
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800412c:	2300      	movs	r3, #0
 800412e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 8004130:	2300      	movs	r3, #0
 8004132:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004134:	2300      	movs	r3, #0
 8004136:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d101      	bne.n	8004142 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e12e      	b.n	80043a0 <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	691b      	ldr	r3, [r3, #16]
 8004146:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800414c:	2b00      	cmp	r3, #0
 800414e:	d109      	bne.n	8004164 <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f7fc fd7f 	bl	8000c54 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4618      	mov	r0, r3
 800416a:	f7ff fe66 	bl	8003e3a <LL_ADC_IsDeepPowerDownEnabled>
 800416e:	4603      	mov	r3, r0
 8004170:	2b00      	cmp	r3, #0
 8004172:	d004      	beq.n	800417e <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4618      	mov	r0, r3
 800417a:	f7ff fe4c 	bl	8003e16 <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4618      	mov	r0, r3
 8004184:	f7ff fe81 	bl	8003e8a <LL_ADC_IsInternalRegulatorEnabled>
 8004188:	4603      	mov	r3, r0
 800418a:	2b00      	cmp	r3, #0
 800418c:	d115      	bne.n	80041ba <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4618      	mov	r0, r3
 8004194:	f7ff fe65 	bl	8003e62 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004198:	4b83      	ldr	r3, [pc, #524]	@ (80043a8 <HAL_ADC_Init+0x284>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	099b      	lsrs	r3, r3, #6
 800419e:	4a83      	ldr	r2, [pc, #524]	@ (80043ac <HAL_ADC_Init+0x288>)
 80041a0:	fba2 2303 	umull	r2, r3, r2, r3
 80041a4:	099b      	lsrs	r3, r3, #6
 80041a6:	3301      	adds	r3, #1
 80041a8:	005b      	lsls	r3, r3, #1
 80041aa:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80041ac:	e002      	b.n	80041b4 <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	3b01      	subs	r3, #1
 80041b2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d1f9      	bne.n	80041ae <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4618      	mov	r0, r3
 80041c0:	f7ff fe63 	bl	8003e8a <LL_ADC_IsInternalRegulatorEnabled>
 80041c4:	4603      	mov	r3, r0
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d10d      	bne.n	80041e6 <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041ce:	f043 0210 	orr.w	r2, r3, #16
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041da:	f043 0201 	orr.w	r2, r3, #1
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4618      	mov	r0, r3
 80041ec:	f7ff fed7 	bl	8003f9e <LL_ADC_REG_IsConversionOngoing>
 80041f0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041f6:	f003 0310 	and.w	r3, r3, #16
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	f040 80c7 	bne.w	800438e <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	2b00      	cmp	r3, #0
 8004204:	f040 80c3 	bne.w	800438e <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800420c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004210:	f043 0202 	orr.w	r2, r3, #2
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4618      	mov	r0, r3
 800421e:	f7ff fe70 	bl	8003f02 <LL_ADC_IsEnabled>
 8004222:	4603      	mov	r3, r0
 8004224:	2b00      	cmp	r3, #0
 8004226:	d10b      	bne.n	8004240 <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004228:	4861      	ldr	r0, [pc, #388]	@ (80043b0 <HAL_ADC_Init+0x28c>)
 800422a:	f7ff fe6a 	bl	8003f02 <LL_ADC_IsEnabled>
 800422e:	4603      	mov	r3, r0
 8004230:	2b00      	cmp	r3, #0
 8004232:	d105      	bne.n	8004240 <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	4619      	mov	r1, r3
 800423a:	485e      	ldr	r0, [pc, #376]	@ (80043b4 <HAL_ADC_Init+0x290>)
 800423c:	f7ff fc84 	bl	8003b48 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	7e5b      	ldrb	r3, [r3, #25]
 8004244:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800424a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8004250:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8004256:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800425e:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 8004260:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004262:	69ba      	ldr	r2, [r7, #24]
 8004264:	4313      	orrs	r3, r2
 8004266:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800426e:	2b01      	cmp	r3, #1
 8004270:	d106      	bne.n	8004280 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004276:	3b01      	subs	r3, #1
 8004278:	045b      	lsls	r3, r3, #17
 800427a:	69ba      	ldr	r2, [r7, #24]
 800427c:	4313      	orrs	r3, r2
 800427e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004284:	2b00      	cmp	r3, #0
 8004286:	d009      	beq.n	800429c <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800428c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004294:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004296:	69ba      	ldr	r2, [r7, #24]
 8004298:	4313      	orrs	r3, r2
 800429a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	68da      	ldr	r2, [r3, #12]
 80042a2:	4b45      	ldr	r3, [pc, #276]	@ (80043b8 <HAL_ADC_Init+0x294>)
 80042a4:	4013      	ands	r3, r2
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	6812      	ldr	r2, [r2, #0]
 80042aa:	69b9      	ldr	r1, [r7, #24]
 80042ac:	430b      	orrs	r3, r1
 80042ae:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4618      	mov	r0, r3
 80042b6:	f7ff fe72 	bl	8003f9e <LL_ADC_REG_IsConversionOngoing>
 80042ba:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4618      	mov	r0, r3
 80042c2:	f7ff fe93 	bl	8003fec <LL_ADC_INJ_IsConversionOngoing>
 80042c6:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d13d      	bne.n	800434a <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d13a      	bne.n	800434a <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80042d8:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80042e0:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80042e2:	4313      	orrs	r3, r2
 80042e4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	68db      	ldr	r3, [r3, #12]
 80042ec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80042f0:	f023 0302 	bic.w	r3, r3, #2
 80042f4:	687a      	ldr	r2, [r7, #4]
 80042f6:	6812      	ldr	r2, [r2, #0]
 80042f8:	69b9      	ldr	r1, [r7, #24]
 80042fa:	430b      	orrs	r3, r1
 80042fc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004304:	2b01      	cmp	r3, #1
 8004306:	d118      	bne.n	800433a <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	691b      	ldr	r3, [r3, #16]
 800430e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004312:	f023 0304 	bic.w	r3, r3, #4
 8004316:	687a      	ldr	r2, [r7, #4]
 8004318:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800431a:	687a      	ldr	r2, [r7, #4]
 800431c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800431e:	4311      	orrs	r1, r2
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004324:	4311      	orrs	r1, r2
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800432a:	430a      	orrs	r2, r1
 800432c:	431a      	orrs	r2, r3
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f042 0201 	orr.w	r2, r2, #1
 8004336:	611a      	str	r2, [r3, #16]
 8004338:	e007      	b.n	800434a <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	691a      	ldr	r2, [r3, #16]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f022 0201 	bic.w	r2, r2, #1
 8004348:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	691b      	ldr	r3, [r3, #16]
 800434e:	2b01      	cmp	r3, #1
 8004350:	d10c      	bne.n	800436c <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004358:	f023 010f 	bic.w	r1, r3, #15
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	69db      	ldr	r3, [r3, #28]
 8004360:	1e5a      	subs	r2, r3, #1
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	430a      	orrs	r2, r1
 8004368:	631a      	str	r2, [r3, #48]	@ 0x30
 800436a:	e007      	b.n	800437c <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f022 020f 	bic.w	r2, r2, #15
 800437a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004380:	f023 0303 	bic.w	r3, r3, #3
 8004384:	f043 0201 	orr.w	r2, r3, #1
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	655a      	str	r2, [r3, #84]	@ 0x54
 800438c:	e007      	b.n	800439e <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004392:	f043 0210 	orr.w	r2, r3, #16
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800439e:	7ffb      	ldrb	r3, [r7, #31]
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3720      	adds	r7, #32
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	20000018 	.word	0x20000018
 80043ac:	053e2d63 	.word	0x053e2d63
 80043b0:	50040000 	.word	0x50040000
 80043b4:	50040300 	.word	0x50040300
 80043b8:	fff0c007 	.word	0xfff0c007

080043bc <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b084      	sub	sp, #16
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4618      	mov	r0, r3
 80043ca:	f7ff fde8 	bl	8003f9e <LL_ADC_REG_IsConversionOngoing>
 80043ce:	4603      	mov	r3, r0
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d140      	bne.n	8004456 <HAL_ADC_Start+0x9a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d101      	bne.n	80043e2 <HAL_ADC_Start+0x26>
 80043de:	2302      	movs	r3, #2
 80043e0:	e03c      	b.n	800445c <HAL_ADC_Start+0xa0>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2201      	movs	r2, #1
 80043e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f001 f84e 	bl	800548c <ADC_Enable>
 80043f0:	4603      	mov	r3, r0
 80043f2:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80043f4:	7bfb      	ldrb	r3, [r7, #15]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d128      	bne.n	800444c <HAL_ADC_Start+0x90>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043fe:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004402:	f023 0301 	bic.w	r3, r3, #1
 8004406:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	655a      	str	r2, [r3, #84]	@ 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
#else
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004412:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004416:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800441a:	d106      	bne.n	800442a <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004420:	f023 0206 	bic.w	r2, r3, #6
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	659a      	str	r2, [r3, #88]	@ 0x58
 8004428:	e002      	b.n	8004430 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_SUPPORT_2_5_MSPS */

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	221c      	movs	r2, #28
 8004436:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4618      	mov	r0, r3
 8004446:	f7ff fd82 	bl	8003f4e <LL_ADC_REG_StartConversion>
 800444a:	e006      	b.n	800445a <HAL_ADC_Start+0x9e>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8004454:	e001      	b.n	800445a <HAL_ADC_Start+0x9e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004456:	2302      	movs	r3, #2
 8004458:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 800445a:	7bfb      	ldrb	r3, [r7, #15]
}
 800445c:	4618      	mov	r0, r3
 800445e:	3710      	adds	r7, #16
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}

08004464 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004472:	2b01      	cmp	r3, #1
 8004474:	d101      	bne.n	800447a <HAL_ADC_Stop+0x16>
 8004476:	2302      	movs	r3, #2
 8004478:	e023      	b.n	80044c2 <HAL_ADC_Stop+0x5e>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2201      	movs	r2, #1
 800447e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
#else
  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8004482:	2103      	movs	r1, #3
 8004484:	6878      	ldr	r0, [r7, #4]
 8004486:	f000 ff45 	bl	8005314 <ADC_ConversionStop>
 800448a:	4603      	mov	r3, r0
 800448c:	73fb      	strb	r3, [r7, #15]
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800448e:	7bfb      	ldrb	r3, [r7, #15]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d111      	bne.n	80044b8 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	f001 f873 	bl	8005580 <ADC_Disable>
 800449a:	4603      	mov	r3, r0
 800449c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800449e:	7bfb      	ldrb	r3, [r7, #15]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d109      	bne.n	80044b8 <HAL_ADC_Stop+0x54>
#if defined(ADC_SUPPORT_2_5_MSPS)
      ADC_STATE_CLR_SET(hadc->State,
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
#else
      ADC_STATE_CLR_SET(hadc->State,
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044a8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80044ac:	f023 0301 	bic.w	r3, r3, #1
 80044b0:	f043 0201 	orr.w	r2, r3, #1
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	655a      	str	r2, [r3, #84]	@ 0x54
#endif /* ADC_SUPPORT_2_5_MSPS */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80044c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3710      	adds	r7, #16
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}

080044ca <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80044ca:	b580      	push	{r7, lr}
 80044cc:	b084      	sub	sp, #16
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	6078      	str	r0, [r7, #4]
 80044d2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	695b      	ldr	r3, [r3, #20]
 80044d8:	2b08      	cmp	r3, #8
 80044da:	d102      	bne.n	80044e2 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80044dc:	2308      	movs	r3, #8
 80044de:	60fb      	str	r3, [r7, #12]
 80044e0:	e010      	b.n	8004504 <HAL_ADC_PollForConversion+0x3a>
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if(READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN) != 0UL)
#else
    if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	f003 0301 	and.w	r3, r3, #1
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d007      	beq.n	8004500 <HAL_ADC_PollForConversion+0x36>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044f4:	f043 0220 	orr.w	r2, r3, #32
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	655a      	str	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	e06d      	b.n	80045dc <HAL_ADC_PollForConversion+0x112>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8004500:	2304      	movs	r3, #4
 8004502:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004504:	f7ff fafc 	bl	8003b00 <HAL_GetTick>
 8004508:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800450a:	e021      	b.n	8004550 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004512:	d01d      	beq.n	8004550 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004514:	f7ff faf4 	bl	8003b00 <HAL_GetTick>
 8004518:	4602      	mov	r2, r0
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	1ad3      	subs	r3, r2, r3
 800451e:	683a      	ldr	r2, [r7, #0]
 8004520:	429a      	cmp	r2, r3
 8004522:	d302      	bcc.n	800452a <HAL_ADC_PollForConversion+0x60>
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d112      	bne.n	8004550 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	4013      	ands	r3, r2
 8004534:	2b00      	cmp	r3, #0
 8004536:	d10b      	bne.n	8004550 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800453c:	f043 0204 	orr.w	r2, r3, #4
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2200      	movs	r2, #0
 8004548:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 800454c:	2303      	movs	r3, #3
 800454e:	e045      	b.n	80045dc <HAL_ADC_PollForConversion+0x112>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	4013      	ands	r3, r2
 800455a:	2b00      	cmp	r3, #0
 800455c:	d0d6      	beq.n	800450c <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004562:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4618      	mov	r0, r3
 8004570:	f7ff fb73 	bl	8003c5a <LL_ADC_REG_IsTriggerSourceSWStart>
 8004574:	4603      	mov	r3, r0
 8004576:	2b00      	cmp	r3, #0
 8004578:	d01c      	beq.n	80045b4 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	7e5b      	ldrb	r3, [r3, #25]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d118      	bne.n	80045b4 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f003 0308 	and.w	r3, r3, #8
 800458c:	2b08      	cmp	r3, #8
 800458e:	d111      	bne.n	80045b4 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004594:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d105      	bne.n	80045b4 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045ac:	f043 0201 	orr.w	r2, r3, #1
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2b08      	cmp	r3, #8
 80045b8:	d104      	bne.n	80045c4 <HAL_ADC_PollForConversion+0xfa>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	2208      	movs	r2, #8
 80045c0:	601a      	str	r2, [r3, #0]
 80045c2:	e00a      	b.n	80045da <HAL_ADC_PollForConversion+0x110>
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_WAIT) == 0UL)
#else
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY) == 0UL)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d103      	bne.n	80045da <HAL_ADC_PollForConversion+0x110>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	220c      	movs	r2, #12
 80045d8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80045da:	2300      	movs	r3, #0
}
 80045dc:	4618      	mov	r0, r3
 80045de:	3710      	adds	r7, #16
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd80      	pop	{r7, pc}

080045e4 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b084      	sub	sp, #16
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4618      	mov	r0, r3
 80045f2:	f7ff fcd4 	bl	8003f9e <LL_ADC_REG_IsConversionOngoing>
 80045f6:	4603      	mov	r3, r0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d169      	bne.n	80046d0 <HAL_ADC_Start_IT+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004602:	2b01      	cmp	r3, #1
 8004604:	d101      	bne.n	800460a <HAL_ADC_Start_IT+0x26>
 8004606:	2302      	movs	r3, #2
 8004608:	e065      	b.n	80046d6 <HAL_ADC_Start_IT+0xf2>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2201      	movs	r2, #1
 800460e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f000 ff3a 	bl	800548c <ADC_Enable>
 8004618:	4603      	mov	r3, r0
 800461a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800461c:	7bfb      	ldrb	r3, [r7, #15]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d151      	bne.n	80046c6 <HAL_ADC_Start_IT+0xe2>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004626:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800462a:	f023 0301 	bic.w	r3, r3, #1
 800462e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	655a      	str	r2, [r3, #84]	@ 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
#else
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800463a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800463e:	2b00      	cmp	r3, #0
 8004640:	d006      	beq.n	8004650 <HAL_ADC_Start_IT+0x6c>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004646:	f023 0206 	bic.w	r2, r3, #6
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	659a      	str	r2, [r3, #88]	@ 0x58
 800464e:	e002      	b.n	8004656 <HAL_ADC_Start_IT+0x72>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_SUPPORT_2_5_MSPS */

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	221c      	movs	r2, #28
 800465c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	685a      	ldr	r2, [r3, #4]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f022 021c 	bic.w	r2, r2, #28
 8004674:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	695b      	ldr	r3, [r3, #20]
 800467a:	2b08      	cmp	r3, #8
 800467c:	d108      	bne.n	8004690 <HAL_ADC_Start_IT+0xac>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	685a      	ldr	r2, [r3, #4]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f042 0208 	orr.w	r2, r2, #8
 800468c:	605a      	str	r2, [r3, #4]
          break;
 800468e:	e008      	b.n	80046a2 <HAL_ADC_Start_IT+0xbe>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	685a      	ldr	r2, [r3, #4]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f042 0204 	orr.w	r2, r2, #4
 800469e:	605a      	str	r2, [r3, #4]
          break;
 80046a0:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d107      	bne.n	80046ba <HAL_ADC_Start_IT+0xd6>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	685a      	ldr	r2, [r3, #4]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f042 0210 	orr.w	r2, r2, #16
 80046b8:	605a      	str	r2, [r3, #4]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4618      	mov	r0, r3
 80046c0:	f7ff fc45 	bl	8003f4e <LL_ADC_REG_StartConversion>
 80046c4:	e006      	b.n	80046d4 <HAL_ADC_Start_IT+0xf0>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80046ce:	e001      	b.n	80046d4 <HAL_ADC_Start_IT+0xf0>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80046d0:	2302      	movs	r3, #2
 80046d2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 80046d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3710      	adds	r7, #16
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}

080046de <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc)
{
 80046de:	b580      	push	{r7, lr}
 80046e0:	b084      	sub	sp, #16
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d101      	bne.n	80046f4 <HAL_ADC_Stop_IT+0x16>
 80046f0:	2302      	movs	r3, #2
 80046f2:	e02b      	b.n	800474c <HAL_ADC_Stop_IT+0x6e>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2201      	movs	r2, #1
 80046f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
#else
  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80046fc:	2103      	movs	r1, #3
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f000 fe08 	bl	8005314 <ADC_ConversionStop>
 8004704:	4603      	mov	r3, r0
 8004706:	73fb      	strb	r3, [r7, #15]
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004708:	7bfb      	ldrb	r3, [r7, #15]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d119      	bne.n	8004742 <HAL_ADC_Stop_IT+0x64>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	685a      	ldr	r2, [r3, #4]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f022 021c 	bic.w	r2, r2, #28
 800471c:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f000 ff2e 	bl	8005580 <ADC_Disable>
 8004724:	4603      	mov	r3, r0
 8004726:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004728:	7bfb      	ldrb	r3, [r7, #15]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d109      	bne.n	8004742 <HAL_ADC_Stop_IT+0x64>
#if defined(ADC_SUPPORT_2_5_MSPS)
      ADC_STATE_CLR_SET(hadc->State,
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
#else
      ADC_STATE_CLR_SET(hadc->State,
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004732:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004736:	f023 0301 	bic.w	r3, r3, #1
 800473a:	f043 0201 	orr.w	r2, r3, #1
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	655a      	str	r2, [r3, #84]	@ 0x54
#endif /* ADC_SUPPORT_2_5_MSPS */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2200      	movs	r2, #0
 8004746:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800474a:	7bfb      	ldrb	r3, [r7, #15]
}
 800474c:	4618      	mov	r0, r3
 800474e:	3710      	adds	r7, #16
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}

08004754 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8004754:	b480      	push	{r7}
 8004756:	b083      	sub	sp, #12
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8004762:	4618      	mov	r0, r3
 8004764:	370c      	adds	r7, #12
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr
	...

08004770 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b0b6      	sub	sp, #216	@ 0xd8
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800477a:	2300      	movs	r3, #0
 800477c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8004780:	2300      	movs	r3, #0
 8004782:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800478a:	2b01      	cmp	r3, #1
 800478c:	d101      	bne.n	8004792 <HAL_ADC_ConfigChannel+0x22>
 800478e:	2302      	movs	r3, #2
 8004790:	e39f      	b.n	8004ed2 <HAL_ADC_ConfigChannel+0x762>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2201      	movs	r2, #1
 8004796:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4618      	mov	r0, r3
 80047a0:	f7ff fbfd 	bl	8003f9e <LL_ADC_REG_IsConversionOngoing>
 80047a4:	4603      	mov	r3, r0
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	f040 8384 	bne.w	8004eb4 <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6818      	ldr	r0, [r3, #0]
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	6859      	ldr	r1, [r3, #4]
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	461a      	mov	r2, r3
 80047ba:	f7ff fa61 	bl	8003c80 <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4618      	mov	r0, r3
 80047c4:	f7ff fbeb 	bl	8003f9e <LL_ADC_REG_IsConversionOngoing>
 80047c8:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4618      	mov	r0, r3
 80047d2:	f7ff fc0b 	bl	8003fec <LL_ADC_INJ_IsConversionOngoing>
 80047d6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80047da:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80047de:	2b00      	cmp	r3, #0
 80047e0:	f040 81a6 	bne.w	8004b30 <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80047e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	f040 81a1 	bne.w	8004b30 <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6818      	ldr	r0, [r3, #0]
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	6819      	ldr	r1, [r3, #0]
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	461a      	mov	r2, r3
 80047fc:	f7ff fa6c 	bl	8003cd8 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	695a      	ldr	r2, [r3, #20]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	08db      	lsrs	r3, r3, #3
 800480c:	f003 0303 	and.w	r3, r3, #3
 8004810:	005b      	lsls	r3, r3, #1
 8004812:	fa02 f303 	lsl.w	r3, r2, r3
 8004816:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	691b      	ldr	r3, [r3, #16]
 800481e:	2b04      	cmp	r3, #4
 8004820:	d00a      	beq.n	8004838 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6818      	ldr	r0, [r3, #0]
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	6919      	ldr	r1, [r3, #16]
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	681a      	ldr	r2, [r3, #0]
 800482e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004832:	f7ff f9bd 	bl	8003bb0 <LL_ADC_SetOffset>
 8004836:	e17b      	b.n	8004b30 <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	2100      	movs	r1, #0
 800483e:	4618      	mov	r0, r3
 8004840:	f7ff f9da 	bl	8003bf8 <LL_ADC_GetOffsetChannel>
 8004844:	4603      	mov	r3, r0
 8004846:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800484a:	2b00      	cmp	r3, #0
 800484c:	d10a      	bne.n	8004864 <HAL_ADC_ConfigChannel+0xf4>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	2100      	movs	r1, #0
 8004854:	4618      	mov	r0, r3
 8004856:	f7ff f9cf 	bl	8003bf8 <LL_ADC_GetOffsetChannel>
 800485a:	4603      	mov	r3, r0
 800485c:	0e9b      	lsrs	r3, r3, #26
 800485e:	f003 021f 	and.w	r2, r3, #31
 8004862:	e01e      	b.n	80048a2 <HAL_ADC_ConfigChannel+0x132>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	2100      	movs	r1, #0
 800486a:	4618      	mov	r0, r3
 800486c:	f7ff f9c4 	bl	8003bf8 <LL_ADC_GetOffsetChannel>
 8004870:	4603      	mov	r3, r0
 8004872:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004876:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800487a:	fa93 f3a3 	rbit	r3, r3
 800487e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 8004882:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004886:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 800488a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800488e:	2b00      	cmp	r3, #0
 8004890:	d101      	bne.n	8004896 <HAL_ADC_ConfigChannel+0x126>
    return 32U;
 8004892:	2320      	movs	r3, #32
 8004894:	e004      	b.n	80048a0 <HAL_ADC_ConfigChannel+0x130>
  return __builtin_clz(value);
 8004896:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800489a:	fab3 f383 	clz	r3, r3
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	461a      	mov	r2, r3
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d105      	bne.n	80048ba <HAL_ADC_ConfigChannel+0x14a>
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	0e9b      	lsrs	r3, r3, #26
 80048b4:	f003 031f 	and.w	r3, r3, #31
 80048b8:	e018      	b.n	80048ec <HAL_ADC_ConfigChannel+0x17c>
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048c2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80048c6:	fa93 f3a3 	rbit	r3, r3
 80048ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80048ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80048d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80048d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d101      	bne.n	80048e2 <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 80048de:	2320      	movs	r3, #32
 80048e0:	e004      	b.n	80048ec <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 80048e2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80048e6:	fab3 f383 	clz	r3, r3
 80048ea:	b2db      	uxtb	r3, r3
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d106      	bne.n	80048fe <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	2200      	movs	r2, #0
 80048f6:	2100      	movs	r1, #0
 80048f8:	4618      	mov	r0, r3
 80048fa:	f7ff f993 	bl	8003c24 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	2101      	movs	r1, #1
 8004904:	4618      	mov	r0, r3
 8004906:	f7ff f977 	bl	8003bf8 <LL_ADC_GetOffsetChannel>
 800490a:	4603      	mov	r3, r0
 800490c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004910:	2b00      	cmp	r3, #0
 8004912:	d10a      	bne.n	800492a <HAL_ADC_ConfigChannel+0x1ba>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	2101      	movs	r1, #1
 800491a:	4618      	mov	r0, r3
 800491c:	f7ff f96c 	bl	8003bf8 <LL_ADC_GetOffsetChannel>
 8004920:	4603      	mov	r3, r0
 8004922:	0e9b      	lsrs	r3, r3, #26
 8004924:	f003 021f 	and.w	r2, r3, #31
 8004928:	e01e      	b.n	8004968 <HAL_ADC_ConfigChannel+0x1f8>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	2101      	movs	r1, #1
 8004930:	4618      	mov	r0, r3
 8004932:	f7ff f961 	bl	8003bf8 <LL_ADC_GetOffsetChannel>
 8004936:	4603      	mov	r3, r0
 8004938:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800493c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004940:	fa93 f3a3 	rbit	r3, r3
 8004944:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8004948:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800494c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8004950:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004954:	2b00      	cmp	r3, #0
 8004956:	d101      	bne.n	800495c <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 8004958:	2320      	movs	r3, #32
 800495a:	e004      	b.n	8004966 <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 800495c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004960:	fab3 f383 	clz	r3, r3
 8004964:	b2db      	uxtb	r3, r3
 8004966:	461a      	mov	r2, r3
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004970:	2b00      	cmp	r3, #0
 8004972:	d105      	bne.n	8004980 <HAL_ADC_ConfigChannel+0x210>
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	0e9b      	lsrs	r3, r3, #26
 800497a:	f003 031f 	and.w	r3, r3, #31
 800497e:	e018      	b.n	80049b2 <HAL_ADC_ConfigChannel+0x242>
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004988:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800498c:	fa93 f3a3 	rbit	r3, r3
 8004990:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8004994:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004998:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800499c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d101      	bne.n	80049a8 <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 80049a4:	2320      	movs	r3, #32
 80049a6:	e004      	b.n	80049b2 <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 80049a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80049ac:	fab3 f383 	clz	r3, r3
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	429a      	cmp	r2, r3
 80049b4:	d106      	bne.n	80049c4 <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	2200      	movs	r2, #0
 80049bc:	2101      	movs	r1, #1
 80049be:	4618      	mov	r0, r3
 80049c0:	f7ff f930 	bl	8003c24 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	2102      	movs	r1, #2
 80049ca:	4618      	mov	r0, r3
 80049cc:	f7ff f914 	bl	8003bf8 <LL_ADC_GetOffsetChannel>
 80049d0:	4603      	mov	r3, r0
 80049d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d10a      	bne.n	80049f0 <HAL_ADC_ConfigChannel+0x280>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	2102      	movs	r1, #2
 80049e0:	4618      	mov	r0, r3
 80049e2:	f7ff f909 	bl	8003bf8 <LL_ADC_GetOffsetChannel>
 80049e6:	4603      	mov	r3, r0
 80049e8:	0e9b      	lsrs	r3, r3, #26
 80049ea:	f003 021f 	and.w	r2, r3, #31
 80049ee:	e01e      	b.n	8004a2e <HAL_ADC_ConfigChannel+0x2be>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	2102      	movs	r1, #2
 80049f6:	4618      	mov	r0, r3
 80049f8:	f7ff f8fe 	bl	8003bf8 <LL_ADC_GetOffsetChannel>
 80049fc:	4603      	mov	r3, r0
 80049fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a02:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004a06:	fa93 f3a3 	rbit	r3, r3
 8004a0a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8004a0e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004a12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8004a16:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d101      	bne.n	8004a22 <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 8004a1e:	2320      	movs	r3, #32
 8004a20:	e004      	b.n	8004a2c <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8004a22:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004a26:	fab3 f383 	clz	r3, r3
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	461a      	mov	r2, r3
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d105      	bne.n	8004a46 <HAL_ADC_ConfigChannel+0x2d6>
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	0e9b      	lsrs	r3, r3, #26
 8004a40:	f003 031f 	and.w	r3, r3, #31
 8004a44:	e016      	b.n	8004a74 <HAL_ADC_ConfigChannel+0x304>
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a4e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004a52:	fa93 f3a3 	rbit	r3, r3
 8004a56:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8004a58:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004a5a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8004a5e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d101      	bne.n	8004a6a <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 8004a66:	2320      	movs	r3, #32
 8004a68:	e004      	b.n	8004a74 <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 8004a6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004a6e:	fab3 f383 	clz	r3, r3
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d106      	bne.n	8004a86 <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	2102      	movs	r1, #2
 8004a80:	4618      	mov	r0, r3
 8004a82:	f7ff f8cf 	bl	8003c24 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	2103      	movs	r1, #3
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f7ff f8b3 	bl	8003bf8 <LL_ADC_GetOffsetChannel>
 8004a92:	4603      	mov	r3, r0
 8004a94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d10a      	bne.n	8004ab2 <HAL_ADC_ConfigChannel+0x342>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2103      	movs	r1, #3
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f7ff f8a8 	bl	8003bf8 <LL_ADC_GetOffsetChannel>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	0e9b      	lsrs	r3, r3, #26
 8004aac:	f003 021f 	and.w	r2, r3, #31
 8004ab0:	e017      	b.n	8004ae2 <HAL_ADC_ConfigChannel+0x372>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	2103      	movs	r1, #3
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f7ff f89d 	bl	8003bf8 <LL_ADC_GetOffsetChannel>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ac2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004ac4:	fa93 f3a3 	rbit	r3, r3
 8004ac8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004aca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004acc:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8004ace:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d101      	bne.n	8004ad8 <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 8004ad4:	2320      	movs	r3, #32
 8004ad6:	e003      	b.n	8004ae0 <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 8004ad8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004ada:	fab3 f383 	clz	r3, r3
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	461a      	mov	r2, r3
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d105      	bne.n	8004afa <HAL_ADC_ConfigChannel+0x38a>
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	0e9b      	lsrs	r3, r3, #26
 8004af4:	f003 031f 	and.w	r3, r3, #31
 8004af8:	e011      	b.n	8004b1e <HAL_ADC_ConfigChannel+0x3ae>
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b00:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004b02:	fa93 f3a3 	rbit	r3, r3
 8004b06:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004b08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b0a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8004b0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d101      	bne.n	8004b16 <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 8004b12:	2320      	movs	r3, #32
 8004b14:	e003      	b.n	8004b1e <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 8004b16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b18:	fab3 f383 	clz	r3, r3
 8004b1c:	b2db      	uxtb	r3, r3
 8004b1e:	429a      	cmp	r2, r3
 8004b20:	d106      	bne.n	8004b30 <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	2200      	movs	r2, #0
 8004b28:	2103      	movs	r1, #3
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f7ff f87a 	bl	8003c24 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4618      	mov	r0, r3
 8004b36:	f7ff f9e4 	bl	8003f02 <LL_ADC_IsEnabled>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	f040 81c2 	bne.w	8004ec6 <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6818      	ldr	r0, [r3, #0]
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	6819      	ldr	r1, [r3, #0]
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	68db      	ldr	r3, [r3, #12]
 8004b4e:	461a      	mov	r2, r3
 8004b50:	f7ff f8ee 	bl	8003d30 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	4a8e      	ldr	r2, [pc, #568]	@ (8004d94 <HAL_ADC_ConfigChannel+0x624>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	f040 8130 	bne.w	8004dc0 <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d10b      	bne.n	8004b88 <HAL_ADC_ConfigChannel+0x418>
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	0e9b      	lsrs	r3, r3, #26
 8004b76:	3301      	adds	r3, #1
 8004b78:	f003 031f 	and.w	r3, r3, #31
 8004b7c:	2b09      	cmp	r3, #9
 8004b7e:	bf94      	ite	ls
 8004b80:	2301      	movls	r3, #1
 8004b82:	2300      	movhi	r3, #0
 8004b84:	b2db      	uxtb	r3, r3
 8004b86:	e019      	b.n	8004bbc <HAL_ADC_ConfigChannel+0x44c>
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b90:	fa93 f3a3 	rbit	r3, r3
 8004b94:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8004b96:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004b98:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8004b9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d101      	bne.n	8004ba4 <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 8004ba0:	2320      	movs	r3, #32
 8004ba2:	e003      	b.n	8004bac <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 8004ba4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004ba6:	fab3 f383 	clz	r3, r3
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	3301      	adds	r3, #1
 8004bae:	f003 031f 	and.w	r3, r3, #31
 8004bb2:	2b09      	cmp	r3, #9
 8004bb4:	bf94      	ite	ls
 8004bb6:	2301      	movls	r3, #1
 8004bb8:	2300      	movhi	r3, #0
 8004bba:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d079      	beq.n	8004cb4 <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d107      	bne.n	8004bdc <HAL_ADC_ConfigChannel+0x46c>
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	0e9b      	lsrs	r3, r3, #26
 8004bd2:	3301      	adds	r3, #1
 8004bd4:	069b      	lsls	r3, r3, #26
 8004bd6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004bda:	e015      	b.n	8004c08 <HAL_ADC_ConfigChannel+0x498>
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004be2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004be4:	fa93 f3a3 	rbit	r3, r3
 8004be8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004bea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bec:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8004bee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d101      	bne.n	8004bf8 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8004bf4:	2320      	movs	r3, #32
 8004bf6:	e003      	b.n	8004c00 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8004bf8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004bfa:	fab3 f383 	clz	r3, r3
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	3301      	adds	r3, #1
 8004c02:	069b      	lsls	r3, r3, #26
 8004c04:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d109      	bne.n	8004c28 <HAL_ADC_ConfigChannel+0x4b8>
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	0e9b      	lsrs	r3, r3, #26
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	f003 031f 	and.w	r3, r3, #31
 8004c20:	2101      	movs	r1, #1
 8004c22:	fa01 f303 	lsl.w	r3, r1, r3
 8004c26:	e017      	b.n	8004c58 <HAL_ADC_ConfigChannel+0x4e8>
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c30:	fa93 f3a3 	rbit	r3, r3
 8004c34:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8004c36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c38:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8004c3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d101      	bne.n	8004c44 <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 8004c40:	2320      	movs	r3, #32
 8004c42:	e003      	b.n	8004c4c <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 8004c44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c46:	fab3 f383 	clz	r3, r3
 8004c4a:	b2db      	uxtb	r3, r3
 8004c4c:	3301      	adds	r3, #1
 8004c4e:	f003 031f 	and.w	r3, r3, #31
 8004c52:	2101      	movs	r1, #1
 8004c54:	fa01 f303 	lsl.w	r3, r1, r3
 8004c58:	ea42 0103 	orr.w	r1, r2, r3
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d10a      	bne.n	8004c7e <HAL_ADC_ConfigChannel+0x50e>
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	0e9b      	lsrs	r3, r3, #26
 8004c6e:	3301      	adds	r3, #1
 8004c70:	f003 021f 	and.w	r2, r3, #31
 8004c74:	4613      	mov	r3, r2
 8004c76:	005b      	lsls	r3, r3, #1
 8004c78:	4413      	add	r3, r2
 8004c7a:	051b      	lsls	r3, r3, #20
 8004c7c:	e018      	b.n	8004cb0 <HAL_ADC_ConfigChannel+0x540>
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c86:	fa93 f3a3 	rbit	r3, r3
 8004c8a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004c8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8004c90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d101      	bne.n	8004c9a <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8004c96:	2320      	movs	r3, #32
 8004c98:	e003      	b.n	8004ca2 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8004c9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c9c:	fab3 f383 	clz	r3, r3
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	f003 021f 	and.w	r2, r3, #31
 8004ca8:	4613      	mov	r3, r2
 8004caa:	005b      	lsls	r3, r3, #1
 8004cac:	4413      	add	r3, r2
 8004cae:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004cb0:	430b      	orrs	r3, r1
 8004cb2:	e080      	b.n	8004db6 <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d107      	bne.n	8004cd0 <HAL_ADC_ConfigChannel+0x560>
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	0e9b      	lsrs	r3, r3, #26
 8004cc6:	3301      	adds	r3, #1
 8004cc8:	069b      	lsls	r3, r3, #26
 8004cca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004cce:	e015      	b.n	8004cfc <HAL_ADC_ConfigChannel+0x58c>
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cd8:	fa93 f3a3 	rbit	r3, r3
 8004cdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8004cde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ce0:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8004ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d101      	bne.n	8004cec <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 8004ce8:	2320      	movs	r3, #32
 8004cea:	e003      	b.n	8004cf4 <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8004cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cee:	fab3 f383 	clz	r3, r3
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	3301      	adds	r3, #1
 8004cf6:	069b      	lsls	r3, r3, #26
 8004cf8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d109      	bne.n	8004d1c <HAL_ADC_ConfigChannel+0x5ac>
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	0e9b      	lsrs	r3, r3, #26
 8004d0e:	3301      	adds	r3, #1
 8004d10:	f003 031f 	and.w	r3, r3, #31
 8004d14:	2101      	movs	r1, #1
 8004d16:	fa01 f303 	lsl.w	r3, r1, r3
 8004d1a:	e017      	b.n	8004d4c <HAL_ADC_ConfigChannel+0x5dc>
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d22:	6a3b      	ldr	r3, [r7, #32]
 8004d24:	fa93 f3a3 	rbit	r3, r3
 8004d28:	61fb      	str	r3, [r7, #28]
  return result;
 8004d2a:	69fb      	ldr	r3, [r7, #28]
 8004d2c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d101      	bne.n	8004d38 <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 8004d34:	2320      	movs	r3, #32
 8004d36:	e003      	b.n	8004d40 <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 8004d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d3a:	fab3 f383 	clz	r3, r3
 8004d3e:	b2db      	uxtb	r3, r3
 8004d40:	3301      	adds	r3, #1
 8004d42:	f003 031f 	and.w	r3, r3, #31
 8004d46:	2101      	movs	r1, #1
 8004d48:	fa01 f303 	lsl.w	r3, r1, r3
 8004d4c:	ea42 0103 	orr.w	r1, r2, r3
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d10d      	bne.n	8004d78 <HAL_ADC_ConfigChannel+0x608>
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	0e9b      	lsrs	r3, r3, #26
 8004d62:	3301      	adds	r3, #1
 8004d64:	f003 021f 	and.w	r2, r3, #31
 8004d68:	4613      	mov	r3, r2
 8004d6a:	005b      	lsls	r3, r3, #1
 8004d6c:	4413      	add	r3, r2
 8004d6e:	3b1e      	subs	r3, #30
 8004d70:	051b      	lsls	r3, r3, #20
 8004d72:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004d76:	e01d      	b.n	8004db4 <HAL_ADC_ConfigChannel+0x644>
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d7e:	697b      	ldr	r3, [r7, #20]
 8004d80:	fa93 f3a3 	rbit	r3, r3
 8004d84:	613b      	str	r3, [r7, #16]
  return result;
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004d8a:	69bb      	ldr	r3, [r7, #24]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d103      	bne.n	8004d98 <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 8004d90:	2320      	movs	r3, #32
 8004d92:	e005      	b.n	8004da0 <HAL_ADC_ConfigChannel+0x630>
 8004d94:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004d98:	69bb      	ldr	r3, [r7, #24]
 8004d9a:	fab3 f383 	clz	r3, r3
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	3301      	adds	r3, #1
 8004da2:	f003 021f 	and.w	r2, r3, #31
 8004da6:	4613      	mov	r3, r2
 8004da8:	005b      	lsls	r3, r3, #1
 8004daa:	4413      	add	r3, r2
 8004dac:	3b1e      	subs	r3, #30
 8004dae:	051b      	lsls	r3, r3, #20
 8004db0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004db4:	430b      	orrs	r3, r1
                                      sConfig->SamplingTime);
 8004db6:	683a      	ldr	r2, [r7, #0]
 8004db8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004dba:	4619      	mov	r1, r3
 8004dbc:	f7fe ff8c 	bl	8003cd8 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	4b45      	ldr	r3, [pc, #276]	@ (8004edc <HAL_ADC_ConfigChannel+0x76c>)
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d07c      	beq.n	8004ec6 <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004dcc:	4844      	ldr	r0, [pc, #272]	@ (8004ee0 <HAL_ADC_ConfigChannel+0x770>)
 8004dce:	f7fe fee1 	bl	8003b94 <LL_ADC_GetCommonPathInternalCh>
 8004dd2:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004dd6:	4843      	ldr	r0, [pc, #268]	@ (8004ee4 <HAL_ADC_ConfigChannel+0x774>)
 8004dd8:	f7ff f893 	bl	8003f02 <LL_ADC_IsEnabled>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d15e      	bne.n	8004ea0 <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a40      	ldr	r2, [pc, #256]	@ (8004ee8 <HAL_ADC_ConfigChannel+0x778>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d127      	bne.n	8004e3c <HAL_ADC_ConfigChannel+0x6cc>
 8004dec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004df0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d121      	bne.n	8004e3c <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a39      	ldr	r2, [pc, #228]	@ (8004ee4 <HAL_ADC_ConfigChannel+0x774>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d161      	bne.n	8004ec6 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8004e02:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004e06:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004e0a:	4619      	mov	r1, r3
 8004e0c:	4834      	ldr	r0, [pc, #208]	@ (8004ee0 <HAL_ADC_ConfigChannel+0x770>)
 8004e0e:	f7fe feae 	bl	8003b6e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004e12:	4b36      	ldr	r3, [pc, #216]	@ (8004eec <HAL_ADC_ConfigChannel+0x77c>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	099b      	lsrs	r3, r3, #6
 8004e18:	4a35      	ldr	r2, [pc, #212]	@ (8004ef0 <HAL_ADC_ConfigChannel+0x780>)
 8004e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e1e:	099b      	lsrs	r3, r3, #6
 8004e20:	1c5a      	adds	r2, r3, #1
 8004e22:	4613      	mov	r3, r2
 8004e24:	005b      	lsls	r3, r3, #1
 8004e26:	4413      	add	r3, r2
 8004e28:	009b      	lsls	r3, r3, #2
 8004e2a:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8004e2c:	e002      	b.n	8004e34 <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	3b01      	subs	r3, #1
 8004e32:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d1f9      	bne.n	8004e2e <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004e3a:	e044      	b.n	8004ec6 <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a2c      	ldr	r2, [pc, #176]	@ (8004ef4 <HAL_ADC_ConfigChannel+0x784>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d113      	bne.n	8004e6e <HAL_ADC_ConfigChannel+0x6fe>
 8004e46:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004e4a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d10d      	bne.n	8004e6e <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a23      	ldr	r2, [pc, #140]	@ (8004ee4 <HAL_ADC_ConfigChannel+0x774>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d134      	bne.n	8004ec6 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8004e5c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004e60:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e64:	4619      	mov	r1, r3
 8004e66:	481e      	ldr	r0, [pc, #120]	@ (8004ee0 <HAL_ADC_ConfigChannel+0x770>)
 8004e68:	f7fe fe81 	bl	8003b6e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004e6c:	e02b      	b.n	8004ec6 <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a21      	ldr	r2, [pc, #132]	@ (8004ef8 <HAL_ADC_ConfigChannel+0x788>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d126      	bne.n	8004ec6 <HAL_ADC_ConfigChannel+0x756>
 8004e78:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004e7c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d120      	bne.n	8004ec6 <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a16      	ldr	r2, [pc, #88]	@ (8004ee4 <HAL_ADC_ConfigChannel+0x774>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d11b      	bne.n	8004ec6 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004e8e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004e92:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004e96:	4619      	mov	r1, r3
 8004e98:	4811      	ldr	r0, [pc, #68]	@ (8004ee0 <HAL_ADC_ConfigChannel+0x770>)
 8004e9a:	f7fe fe68 	bl	8003b6e <LL_ADC_SetCommonPathInternalCh>
 8004e9e:	e012      	b.n	8004ec6 <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ea4:	f043 0220 	orr.w	r2, r3, #32
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8004eac:	2301      	movs	r3, #1
 8004eae:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8004eb2:	e008      	b.n	8004ec6 <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eb8:	f043 0220 	orr.w	r2, r3, #32
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 8004ece:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	37d8      	adds	r7, #216	@ 0xd8
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	80080000 	.word	0x80080000
 8004ee0:	50040300 	.word	0x50040300
 8004ee4:	50040000 	.word	0x50040000
 8004ee8:	c7520000 	.word	0xc7520000
 8004eec:	20000018 	.word	0x20000018
 8004ef0:	053e2d63 	.word	0x053e2d63
 8004ef4:	cb840000 	.word	0xcb840000
 8004ef8:	80000001 	.word	0x80000001

08004efc <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param AnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, const ADC_AnalogWDGConfTypeDef *AnalogWDGConfig)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b08e      	sub	sp, #56	@ 0x38
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f06:	2300      	movs	r3, #0
 8004f08:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  assert_param(IS_FUNCTIONAL_STATE(AnalogWDGConfig->ITMode));

#if defined(ADC_SUPPORT_2_5_MSPS)
  if(AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)
#else
  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004f14:	d003      	beq.n	8004f1e <HAL_ADC_AnalogWDGConfig+0x22>
      (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	685b      	ldr	r3, [r3, #4]
  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8004f1a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), AnalogWDGConfig->LowThreshold));
  }
#endif

  /* Process locked */
  __HAL_LOCK(hadc);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d101      	bne.n	8004f2c <HAL_ADC_AnalogWDGConfig+0x30>
 8004f28:	2302      	movs	r3, #2
 8004f2a:	e1ec      	b.n	8005306 <HAL_ADC_AnalogWDGConfig+0x40a>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /*  - Analog watchdog channels                                              */
  /*  - Analog watchdog thresholds                                            */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4618      	mov	r0, r3
 8004f3a:	f7ff f830 	bl	8003f9e <LL_ADC_REG_IsConversionOngoing>
 8004f3e:	6338      	str	r0, [r7, #48]	@ 0x30
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4618      	mov	r0, r3
 8004f46:	f7ff f851 	bl	8003fec <LL_ADC_INJ_IsConversionOngoing>
 8004f4a:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	f040 81ca 	bne.w	80052e8 <HAL_ADC_AnalogWDGConfig+0x3ec>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	f040 81c6 	bne.w	80052e8 <HAL_ADC_AnalogWDGConfig+0x3ec>
     )
#endif /* ADC_SUPPORT_2_5_MSPS */
  {
    /* Analog watchdog configuration */
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a9b      	ldr	r2, [pc, #620]	@ (80051d0 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	f040 80a2 	bne.w	80050ac <HAL_ADC_AnalogWDGConfig+0x1b0>
    {
      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels, on groups regular and-or injected.                      */
      switch (AnalogWDGConfig->WatchdogMode)
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 8004f70:	d034      	beq.n	8004fdc <HAL_ADC_AnalogWDGConfig+0xe0>
 8004f72:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 8004f76:	d856      	bhi.n	8005026 <HAL_ADC_AnalogWDGConfig+0x12a>
 8004f78:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004f7c:	d04b      	beq.n	8005016 <HAL_ADC_AnalogWDGConfig+0x11a>
 8004f7e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004f82:	d850      	bhi.n	8005026 <HAL_ADC_AnalogWDGConfig+0x12a>
 8004f84:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8004f88:	d01b      	beq.n	8004fc2 <HAL_ADC_AnalogWDGConfig+0xc6>
 8004f8a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8004f8e:	d84a      	bhi.n	8005026 <HAL_ADC_AnalogWDGConfig+0x12a>
 8004f90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004f94:	d037      	beq.n	8005006 <HAL_ADC_AnalogWDGConfig+0x10a>
 8004f96:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004f9a:	d844      	bhi.n	8005026 <HAL_ADC_AnalogWDGConfig+0x12a>
 8004f9c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004fa0:	d029      	beq.n	8004ff6 <HAL_ADC_AnalogWDGConfig+0xfa>
 8004fa2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004fa6:	d13e      	bne.n	8005026 <HAL_ADC_AnalogWDGConfig+0x12a>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel,
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6818      	ldr	r0, [r3, #0]
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8004fb4:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 8004fb8:	461a      	mov	r2, r3
 8004fba:	4985      	ldr	r1, [pc, #532]	@ (80051d0 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8004fbc:	f7fe fedc 	bl	8003d78 <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_GROUP_REGULAR));
          break;
 8004fc0:	e039      	b.n	8005036 <HAL_ADC_AnalogWDGConfig+0x13a>

#if  defined(ADC_SUPPORT_2_5_MSPS)
/* Feature "ADC group injected" not available on ADC peripheral of this STM32WB device */
#else
        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel,
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6818      	ldr	r0, [r3, #0]
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8004fce:	f043 73a0 	orr.w	r3, r3, #20971520	@ 0x1400000
 8004fd2:	461a      	mov	r2, r3
 8004fd4:	497e      	ldr	r1, [pc, #504]	@ (80051d0 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8004fd6:	f7fe fecf 	bl	8003d78 <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_GROUP_INJECTED));
          break;
 8004fda:	e02c      	b.n	8005036 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel,
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6818      	ldr	r0, [r3, #0]
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8004fe8:	f043 73e0 	orr.w	r3, r3, #29360128	@ 0x1c00000
 8004fec:	461a      	mov	r2, r3
 8004fee:	4978      	ldr	r1, [pc, #480]	@ (80051d0 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8004ff0:	f7fe fec2 	bl	8003d78 <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_GROUP_REGULAR_INJECTED));
          break;
 8004ff4:	e01f      	b.n	8005036 <HAL_ADC_AnalogWDGConfig+0x13a>
#endif /* ADC_SUPPORT_2_5_MSPS */

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a76      	ldr	r2, [pc, #472]	@ (80051d4 <HAL_ADC_AnalogWDGConfig+0x2d8>)
 8004ffc:	4974      	ldr	r1, [pc, #464]	@ (80051d0 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 8004ffe:	4618      	mov	r0, r3
 8005000:	f7fe feba 	bl	8003d78 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8005004:	e017      	b.n	8005036 <HAL_ADC_AnalogWDGConfig+0x13a>

#if  defined(ADC_SUPPORT_2_5_MSPS)
/* Feature "ADC group injected" not available on ADC peripheral of this STM32WB device */
#else
        case ADC_ANALOGWATCHDOG_ALL_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_INJ);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a73      	ldr	r2, [pc, #460]	@ (80051d8 <HAL_ADC_AnalogWDGConfig+0x2dc>)
 800500c:	4970      	ldr	r1, [pc, #448]	@ (80051d0 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 800500e:	4618      	mov	r0, r3
 8005010:	f7fe feb2 	bl	8003d78 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8005014:	e00f      	b.n	8005036 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a70      	ldr	r2, [pc, #448]	@ (80051dc <HAL_ADC_AnalogWDGConfig+0x2e0>)
 800501c:	496c      	ldr	r1, [pc, #432]	@ (80051d0 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 800501e:	4618      	mov	r0, r3
 8005020:	f7fe feaa 	bl	8003d78 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8005024:	e007      	b.n	8005036 <HAL_ADC_AnalogWDGConfig+0x13a>
#endif /* ADC_SUPPORT_2_5_MSPS */

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	2200      	movs	r2, #0
 800502c:	4968      	ldr	r1, [pc, #416]	@ (80051d0 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 800502e:	4618      	mov	r0, r3
 8005030:	f7fe fea2 	bl	8003d78 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8005034:	bf00      	nop
      }

      /* Shift the offset in function of the selected ADC resolution:         */
      /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
      /* are set to 0                                                         */
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	691a      	ldr	r2, [r3, #16]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	68db      	ldr	r3, [r3, #12]
 8005040:	08db      	lsrs	r3, r3, #3
 8005042:	f003 0303 	and.w	r3, r3, #3
 8005046:	005b      	lsls	r3, r3, #1
 8005048:	fa02 f303 	lsl.w	r3, r2, r3
 800504c:	62bb      	str	r3, [r7, #40]	@ 0x28
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	695a      	ldr	r2, [r3, #20]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	08db      	lsrs	r3, r3, #3
 800505a:	f003 0303 	and.w	r3, r3, #3
 800505e:	005b      	lsls	r3, r3, #1
 8005060:	fa02 f303 	lsl.w	r3, r2, r3
 8005064:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Set ADC analog watchdog thresholds value of both thresholds high and low */
      LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, AnalogWDGConfig->WatchdogNumber, tmpAWDHighThresholdShifted, tmpAWDLowThresholdShifted);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6818      	ldr	r0, [r3, #0]
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	6819      	ldr	r1, [r3, #0]
 800506e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005070:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005072:	f7fe feae 	bl	8003dd2 <LL_ADC_ConfigAnalogWDThresholds>

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800507a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4618      	mov	r0, r3
 8005088:	f7fe ffc3 	bl	8004012 <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (AnalogWDGConfig->ITMode == ENABLE)
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	7b1b      	ldrb	r3, [r3, #12]
 8005090:	2b01      	cmp	r3, #1
 8005092:	d105      	bne.n	80050a0 <HAL_ADC_AnalogWDGConfig+0x1a4>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4618      	mov	r0, r3
 800509a:	f7fe ffe3 	bl	8004064 <LL_ADC_EnableIT_AWD1>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 800509e:	e12c      	b.n	80052fa <HAL_ADC_AnalogWDGConfig+0x3fe>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4618      	mov	r0, r3
 80050a6:	f7ff f80d 	bl	80040c4 <LL_ADC_DisableIT_AWD1>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 80050aa:	e126      	b.n	80052fa <HAL_ADC_AnalogWDGConfig+0x3fe>
    /* Feature "ADC analog watchdog 2 and 3" not available on ADC peripheral of this STM32WB device */
#else
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (AnalogWDGConfig->WatchdogMode)
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 80050b4:	d01d      	beq.n	80050f2 <HAL_ADC_AnalogWDGConfig+0x1f6>
 80050b6:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 80050ba:	f200 8093 	bhi.w	80051e4 <HAL_ADC_AnalogWDGConfig+0x2e8>
 80050be:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80050c2:	d07b      	beq.n	80051bc <HAL_ADC_AnalogWDGConfig+0x2c0>
 80050c4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80050c8:	f200 808c 	bhi.w	80051e4 <HAL_ADC_AnalogWDGConfig+0x2e8>
 80050cc:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80050d0:	d00f      	beq.n	80050f2 <HAL_ADC_AnalogWDGConfig+0x1f6>
 80050d2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80050d6:	f200 8085 	bhi.w	80051e4 <HAL_ADC_AnalogWDGConfig+0x2e8>
 80050da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80050de:	d06d      	beq.n	80051bc <HAL_ADC_AnalogWDGConfig+0x2c0>
 80050e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80050e4:	d87e      	bhi.n	80051e4 <HAL_ADC_AnalogWDGConfig+0x2e8>
 80050e6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80050ea:	d067      	beq.n	80051bc <HAL_ADC_AnalogWDGConfig+0x2c0>
 80050ec:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80050f0:	d178      	bne.n	80051e4 <HAL_ADC_AnalogWDGConfig+0x2e8>
        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
#endif /* !ADC_SUPPORT_2_5_MSPS */
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a3a      	ldr	r2, [pc, #232]	@ (80051e0 <HAL_ADC_AnalogWDGConfig+0x2e4>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d12f      	bne.n	800515c <HAL_ADC_AnalogWDGConfig+0x260>
          {
            SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005104:	2b00      	cmp	r3, #0
 8005106:	d108      	bne.n	800511a <HAL_ADC_AnalogWDGConfig+0x21e>
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	0e9b      	lsrs	r3, r3, #26
 800510e:	f003 031f 	and.w	r3, r3, #31
 8005112:	2201      	movs	r2, #1
 8005114:	fa02 f303 	lsl.w	r3, r2, r3
 8005118:	e016      	b.n	8005148 <HAL_ADC_AnalogWDGConfig+0x24c>
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005120:	69fb      	ldr	r3, [r7, #28]
 8005122:	fa93 f3a3 	rbit	r3, r3
 8005126:	61bb      	str	r3, [r7, #24]
  return result;
 8005128:	69bb      	ldr	r3, [r7, #24]
 800512a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800512c:	6a3b      	ldr	r3, [r7, #32]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d101      	bne.n	8005136 <HAL_ADC_AnalogWDGConfig+0x23a>
    return 32U;
 8005132:	2320      	movs	r3, #32
 8005134:	e003      	b.n	800513e <HAL_ADC_AnalogWDGConfig+0x242>
  return __builtin_clz(value);
 8005136:	6a3b      	ldr	r3, [r7, #32]
 8005138:	fab3 f383 	clz	r3, r3
 800513c:	b2db      	uxtb	r3, r3
 800513e:	f003 031f 	and.w	r3, r3, #31
 8005142:	2201      	movs	r2, #1
 8005144:	fa02 f303 	lsl.w	r3, r2, r3
 8005148:	687a      	ldr	r2, [r7, #4]
 800514a:	6812      	ldr	r2, [r2, #0]
 800514c:	f8d2 10a0 	ldr.w	r1, [r2, #160]	@ 0xa0
 8005150:	687a      	ldr	r2, [r7, #4]
 8005152:	6812      	ldr	r2, [r2, #0]
 8005154:	430b      	orrs	r3, r1
 8005156:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
          }
          else
          {
            SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
          }
          break;
 800515a:	e04c      	b.n	80051f6 <HAL_ADC_AnalogWDGConfig+0x2fa>
            SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	689b      	ldr	r3, [r3, #8]
 8005160:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005164:	2b00      	cmp	r3, #0
 8005166:	d108      	bne.n	800517a <HAL_ADC_AnalogWDGConfig+0x27e>
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	0e9b      	lsrs	r3, r3, #26
 800516e:	f003 031f 	and.w	r3, r3, #31
 8005172:	2201      	movs	r2, #1
 8005174:	fa02 f303 	lsl.w	r3, r2, r3
 8005178:	e016      	b.n	80051a8 <HAL_ADC_AnalogWDGConfig+0x2ac>
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	fa93 f3a3 	rbit	r3, r3
 8005186:	60fb      	str	r3, [r7, #12]
  return result;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d101      	bne.n	8005196 <HAL_ADC_AnalogWDGConfig+0x29a>
    return 32U;
 8005192:	2320      	movs	r3, #32
 8005194:	e003      	b.n	800519e <HAL_ADC_AnalogWDGConfig+0x2a2>
  return __builtin_clz(value);
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	fab3 f383 	clz	r3, r3
 800519c:	b2db      	uxtb	r3, r3
 800519e:	f003 031f 	and.w	r3, r3, #31
 80051a2:	2201      	movs	r2, #1
 80051a4:	fa02 f303 	lsl.w	r3, r2, r3
 80051a8:	687a      	ldr	r2, [r7, #4]
 80051aa:	6812      	ldr	r2, [r2, #0]
 80051ac:	f8d2 10a4 	ldr.w	r1, [r2, #164]	@ 0xa4
 80051b0:	687a      	ldr	r2, [r7, #4]
 80051b2:	6812      	ldr	r2, [r2, #0]
 80051b4:	430b      	orrs	r3, r1
 80051b6:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
          break;
 80051ba:	e01c      	b.n	80051f6 <HAL_ADC_AnalogWDGConfig+0x2fa>
        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
#endif /* !ADC_SUPPORT_2_5_MSPS */
#if defined(ADC_SUPPORT_2_5_MSPS)
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, AnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_ALL_CHANNELS_REG);
#else
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, AnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6818      	ldr	r0, [r3, #0]
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a05      	ldr	r2, [pc, #20]	@ (80051dc <HAL_ADC_AnalogWDGConfig+0x2e0>)
 80051c6:	4619      	mov	r1, r3
 80051c8:	f7fe fdd6 	bl	8003d78 <LL_ADC_SetAnalogWDMonitChannels>
#endif /* ADC_SUPPORT_2_5_MSPS */
          break;
 80051cc:	e013      	b.n	80051f6 <HAL_ADC_AnalogWDGConfig+0x2fa>
 80051ce:	bf00      	nop
 80051d0:	7dc00000 	.word	0x7dc00000
 80051d4:	0087ffff 	.word	0x0087ffff
 80051d8:	0107ffff 	.word	0x0107ffff
 80051dc:	0187ffff 	.word	0x0187ffff
 80051e0:	0017ffff 	.word	0x0017ffff

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, AnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6818      	ldr	r0, [r3, #0]
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2200      	movs	r2, #0
 80051ee:	4619      	mov	r1, r3
 80051f0:	f7fe fdc2 	bl	8003d78 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 80051f4:	bf00      	nop
      }

      /* Shift the thresholds in function of the selected ADC resolution      */
      /* have to be left-aligned on bit 7, the LSB (right bits) are set to 0  */
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	f003 0318 	and.w	r3, r3, #24
 8005200:	2b18      	cmp	r3, #24
 8005202:	d00f      	beq.n	8005224 <HAL_ADC_AnalogWDGConfig+0x328>
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	691a      	ldr	r2, [r3, #16]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	68db      	ldr	r3, [r3, #12]
 800520e:	08db      	lsrs	r3, r3, #3
 8005210:	f003 0303 	and.w	r3, r3, #3
 8005214:	f1c3 0302 	rsb	r3, r3, #2
 8005218:	005b      	lsls	r3, r3, #1
 800521a:	f003 031e 	and.w	r3, r3, #30
 800521e:	fa22 f303 	lsr.w	r3, r2, r3
 8005222:	e002      	b.n	800522a <HAL_ADC_AnalogWDGConfig+0x32e>
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	691b      	ldr	r3, [r3, #16]
 8005228:	009b      	lsls	r3, r3, #2
 800522a:	62bb      	str	r3, [r7, #40]	@ 0x28
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	68db      	ldr	r3, [r3, #12]
 8005232:	f003 0318 	and.w	r3, r3, #24
 8005236:	2b18      	cmp	r3, #24
 8005238:	d00f      	beq.n	800525a <HAL_ADC_AnalogWDGConfig+0x35e>
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	695a      	ldr	r2, [r3, #20]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	68db      	ldr	r3, [r3, #12]
 8005244:	08db      	lsrs	r3, r3, #3
 8005246:	f003 0303 	and.w	r3, r3, #3
 800524a:	f1c3 0302 	rsb	r3, r3, #2
 800524e:	005b      	lsls	r3, r3, #1
 8005250:	f003 031e 	and.w	r3, r3, #30
 8005254:	fa22 f303 	lsr.w	r3, r2, r3
 8005258:	e002      	b.n	8005260 <HAL_ADC_AnalogWDGConfig+0x364>
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	695b      	ldr	r3, [r3, #20]
 800525e:	009b      	lsls	r3, r3, #2
 8005260:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Set ADC analog watchdog thresholds value of both thresholds high and low */
      LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, AnalogWDGConfig->WatchdogNumber, tmpAWDHighThresholdShifted, tmpAWDLowThresholdShifted);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6818      	ldr	r0, [r3, #0]
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	6819      	ldr	r1, [r3, #0]
 800526a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800526c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800526e:	f7fe fdb0 	bl	8003dd2 <LL_ADC_ConfigAnalogWDThresholds>

      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a26      	ldr	r2, [pc, #152]	@ (8005310 <HAL_ADC_AnalogWDGConfig+0x414>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d11a      	bne.n	80052b2 <HAL_ADC_AnalogWDGConfig+0x3b6>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005280:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4618      	mov	r0, r3
 800528e:	f7fe fecd 	bl	800402c <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (AnalogWDGConfig->ITMode == ENABLE)
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	7b1b      	ldrb	r3, [r3, #12]
 8005296:	2b01      	cmp	r3, #1
 8005298:	d105      	bne.n	80052a6 <HAL_ADC_AnalogWDGConfig+0x3aa>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4618      	mov	r0, r3
 80052a0:	f7fe fef0 	bl	8004084 <LL_ADC_EnableIT_AWD2>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 80052a4:	e029      	b.n	80052fa <HAL_ADC_AnalogWDGConfig+0x3fe>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4618      	mov	r0, r3
 80052ac:	f7fe ff1a 	bl	80040e4 <LL_ADC_DisableIT_AWD2>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 80052b0:	e023      	b.n	80052fa <HAL_ADC_AnalogWDGConfig+0x3fe>
      }
      /* (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052b6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4618      	mov	r0, r3
 80052c4:	f7fe fec0 	bl	8004048 <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (AnalogWDGConfig->ITMode == ENABLE)
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	7b1b      	ldrb	r3, [r3, #12]
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d105      	bne.n	80052dc <HAL_ADC_AnalogWDGConfig+0x3e0>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4618      	mov	r0, r3
 80052d6:	f7fe fee5 	bl	80040a4 <LL_ADC_EnableIT_AWD3>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 80052da:	e00e      	b.n	80052fa <HAL_ADC_AnalogWDGConfig+0x3fe>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4618      	mov	r0, r3
 80052e2:	f7fe ff0f 	bl	8004104 <LL_ADC_DisableIT_AWD3>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 80052e6:	e008      	b.n	80052fa <HAL_ADC_AnalogWDGConfig+0x3fe>
  /* If a conversion is on going on ADC group regular or injected, no update  */
  /* could be done on neither of the AWD configuration structure parameters.  */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052ec:	f043 0220 	orr.w	r2, r3, #32
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  }
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8005302:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8005306:	4618      	mov	r0, r3
 8005308:	3738      	adds	r7, #56	@ 0x38
 800530a:	46bd      	mov	sp, r7
 800530c:	bd80      	pop	{r7, pc}
 800530e:	bf00      	nop
 8005310:	0017ffff 	.word	0x0017ffff

08005314 <ADC_ConversionStop>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b088      	sub	sp, #32
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]
    }
    
  }
#else
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800531e:	2300      	movs	r3, #0
 8005320:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4618      	mov	r0, r3
 800532c:	f7fe fe37 	bl	8003f9e <LL_ADC_REG_IsConversionOngoing>
 8005330:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4618      	mov	r0, r3
 8005338:	f7fe fe58 	bl	8003fec <LL_ADC_INJ_IsConversionOngoing>
 800533c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d103      	bne.n	800534c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2b00      	cmp	r3, #0
 8005348:	f000 8098 	beq.w	800547c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	68db      	ldr	r3, [r3, #12]
 8005352:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005356:	2b00      	cmp	r3, #0
 8005358:	d02a      	beq.n	80053b0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	7e5b      	ldrb	r3, [r3, #25]
 800535e:	2b01      	cmp	r3, #1
 8005360:	d126      	bne.n	80053b0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	7e1b      	ldrb	r3, [r3, #24]
 8005366:	2b01      	cmp	r3, #1
 8005368:	d122      	bne.n	80053b0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800536a:	2301      	movs	r3, #1
 800536c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800536e:	e014      	b.n	800539a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8005370:	69fb      	ldr	r3, [r7, #28]
 8005372:	4a45      	ldr	r2, [pc, #276]	@ (8005488 <ADC_ConversionStop+0x174>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d90d      	bls.n	8005394 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800537c:	f043 0210 	orr.w	r2, r3, #16
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005388:	f043 0201 	orr.w	r2, r3, #1
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8005390:	2301      	movs	r3, #1
 8005392:	e074      	b.n	800547e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8005394:	69fb      	ldr	r3, [r7, #28]
 8005396:	3301      	adds	r3, #1
 8005398:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053a4:	2b40      	cmp	r3, #64	@ 0x40
 80053a6:	d1e3      	bne.n	8005370 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	2240      	movs	r2, #64	@ 0x40
 80053ae:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80053b0:	69bb      	ldr	r3, [r7, #24]
 80053b2:	2b02      	cmp	r3, #2
 80053b4:	d014      	beq.n	80053e0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	4618      	mov	r0, r3
 80053bc:	f7fe fdef 	bl	8003f9e <LL_ADC_REG_IsConversionOngoing>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d00c      	beq.n	80053e0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4618      	mov	r0, r3
 80053cc:	f7fe fdac 	bl	8003f28 <LL_ADC_IsDisableOngoing>
 80053d0:	4603      	mov	r3, r0
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d104      	bne.n	80053e0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4618      	mov	r0, r3
 80053dc:	f7fe fdcb 	bl	8003f76 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80053e0:	69bb      	ldr	r3, [r7, #24]
 80053e2:	2b01      	cmp	r3, #1
 80053e4:	d014      	beq.n	8005410 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4618      	mov	r0, r3
 80053ec:	f7fe fdfe 	bl	8003fec <LL_ADC_INJ_IsConversionOngoing>
 80053f0:	4603      	mov	r3, r0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00c      	beq.n	8005410 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4618      	mov	r0, r3
 80053fc:	f7fe fd94 	bl	8003f28 <LL_ADC_IsDisableOngoing>
 8005400:	4603      	mov	r3, r0
 8005402:	2b00      	cmp	r3, #0
 8005404:	d104      	bne.n	8005410 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4618      	mov	r0, r3
 800540c:	f7fe fdda 	bl	8003fc4 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8005410:	69bb      	ldr	r3, [r7, #24]
 8005412:	2b02      	cmp	r3, #2
 8005414:	d005      	beq.n	8005422 <ADC_ConversionStop+0x10e>
 8005416:	69bb      	ldr	r3, [r7, #24]
 8005418:	2b03      	cmp	r3, #3
 800541a:	d105      	bne.n	8005428 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800541c:	230c      	movs	r3, #12
 800541e:	617b      	str	r3, [r7, #20]
        break;
 8005420:	e005      	b.n	800542e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8005422:	2308      	movs	r3, #8
 8005424:	617b      	str	r3, [r7, #20]
        break;
 8005426:	e002      	b.n	800542e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005428:	2304      	movs	r3, #4
 800542a:	617b      	str	r3, [r7, #20]
        break;
 800542c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800542e:	f7fe fb67 	bl	8003b00 <HAL_GetTick>
 8005432:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005434:	e01b      	b.n	800546e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005436:	f7fe fb63 	bl	8003b00 <HAL_GetTick>
 800543a:	4602      	mov	r2, r0
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	1ad3      	subs	r3, r2, r3
 8005440:	2b05      	cmp	r3, #5
 8005442:	d914      	bls.n	800546e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	689a      	ldr	r2, [r3, #8]
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	4013      	ands	r3, r2
 800544e:	2b00      	cmp	r3, #0
 8005450:	d00d      	beq.n	800546e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005456:	f043 0210 	orr.w	r2, r3, #16
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005462:	f043 0201 	orr.w	r2, r3, #1
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	e007      	b.n	800547e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	689a      	ldr	r2, [r3, #8]
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	4013      	ands	r3, r2
 8005478:	2b00      	cmp	r3, #0
 800547a:	d1dc      	bne.n	8005436 <ADC_ConversionStop+0x122>

  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return HAL status */
  return HAL_OK;
 800547c:	2300      	movs	r3, #0
}
 800547e:	4618      	mov	r0, r3
 8005480:	3720      	adds	r7, #32
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}
 8005486:	bf00      	nop
 8005488:	a33fffff 	.word	0xa33fffff

0800548c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b084      	sub	sp, #16
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005494:	2300      	movs	r3, #0
 8005496:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4618      	mov	r0, r3
 800549e:	f7fe fd30 	bl	8003f02 <LL_ADC_IsEnabled>
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d15e      	bne.n	8005566 <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	689a      	ldr	r2, [r3, #8]
 80054ae:	4b30      	ldr	r3, [pc, #192]	@ (8005570 <ADC_Enable+0xe4>)
 80054b0:	4013      	ands	r3, r2
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d00d      	beq.n	80054d2 <ADC_Enable+0x46>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ba:	f043 0210 	orr.w	r2, r3, #16
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054c6:	f043 0201 	orr.w	r2, r3, #1
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	e04a      	b.n	8005568 <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4618      	mov	r0, r3
 80054d8:	f7fe fceb 	bl	8003eb2 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80054dc:	4825      	ldr	r0, [pc, #148]	@ (8005574 <ADC_Enable+0xe8>)
 80054de:	f7fe fb59 	bl	8003b94 <LL_ADC_GetCommonPathInternalCh>
 80054e2:	4603      	mov	r3, r0
 80054e4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d00f      	beq.n	800550c <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80054ec:	4b22      	ldr	r3, [pc, #136]	@ (8005578 <ADC_Enable+0xec>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	099b      	lsrs	r3, r3, #6
 80054f2:	4a22      	ldr	r2, [pc, #136]	@ (800557c <ADC_Enable+0xf0>)
 80054f4:	fba2 2303 	umull	r2, r3, r2, r3
 80054f8:	099b      	lsrs	r3, r3, #6
 80054fa:	3301      	adds	r3, #1
 80054fc:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80054fe:	e002      	b.n	8005506 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	3b01      	subs	r3, #1
 8005504:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d1f9      	bne.n	8005500 <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800550c:	f7fe faf8 	bl	8003b00 <HAL_GetTick>
 8005510:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005512:	e021      	b.n	8005558 <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4618      	mov	r0, r3
 800551a:	f7fe fcf2 	bl	8003f02 <LL_ADC_IsEnabled>
 800551e:	4603      	mov	r3, r0
 8005520:	2b00      	cmp	r3, #0
 8005522:	d104      	bne.n	800552e <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4618      	mov	r0, r3
 800552a:	f7fe fcc2 	bl	8003eb2 <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800552e:	f7fe fae7 	bl	8003b00 <HAL_GetTick>
 8005532:	4602      	mov	r2, r0
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	1ad3      	subs	r3, r2, r3
 8005538:	2b02      	cmp	r3, #2
 800553a:	d90d      	bls.n	8005558 <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005540:	f043 0210 	orr.w	r2, r3, #16
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	655a      	str	r2, [r3, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800554c:	f043 0201 	orr.w	r2, r3, #1
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	659a      	str	r2, [r3, #88]	@ 0x58
          
          return HAL_ERROR;
 8005554:	2301      	movs	r3, #1
 8005556:	e007      	b.n	8005568 <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f003 0301 	and.w	r3, r3, #1
 8005562:	2b01      	cmp	r3, #1
 8005564:	d1d6      	bne.n	8005514 <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005566:	2300      	movs	r3, #0
}
 8005568:	4618      	mov	r0, r3
 800556a:	3710      	adds	r7, #16
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}
 8005570:	8000003f 	.word	0x8000003f
 8005574:	50040300 	.word	0x50040300
 8005578:	20000018 	.word	0x20000018
 800557c:	053e2d63 	.word	0x053e2d63

08005580 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b084      	sub	sp, #16
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4618      	mov	r0, r3
 800558e:	f7fe fccb 	bl	8003f28 <LL_ADC_IsDisableOngoing>
 8005592:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4618      	mov	r0, r3
 800559a:	f7fe fcb2 	bl	8003f02 <LL_ADC_IsEnabled>
 800559e:	4603      	mov	r3, r0
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d047      	beq.n	8005634 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d144      	bne.n	8005634 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
#else
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	f003 030d 	and.w	r3, r3, #13
 80055b4:	2b01      	cmp	r3, #1
 80055b6:	d10c      	bne.n	80055d2 <ADC_Disable+0x52>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4618      	mov	r0, r3
 80055be:	f7fe fc8c 	bl	8003eda <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	2203      	movs	r2, #3
 80055c8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80055ca:	f7fe fa99 	bl	8003b00 <HAL_GetTick>
 80055ce:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80055d0:	e029      	b.n	8005626 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055d6:	f043 0210 	orr.w	r2, r3, #16
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055e2:	f043 0201 	orr.w	r2, r3, #1
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	e023      	b.n	8005636 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80055ee:	f7fe fa87 	bl	8003b00 <HAL_GetTick>
 80055f2:	4602      	mov	r2, r0
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	1ad3      	subs	r3, r2, r3
 80055f8:	2b02      	cmp	r3, #2
 80055fa:	d914      	bls.n	8005626 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	f003 0301 	and.w	r3, r3, #1
 8005606:	2b00      	cmp	r3, #0
 8005608:	d00d      	beq.n	8005626 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800560e:	f043 0210 	orr.w	r2, r3, #16
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800561a:	f043 0201 	orr.w	r2, r3, #1
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	e007      	b.n	8005636 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	f003 0301 	and.w	r3, r3, #1
 8005630:	2b00      	cmp	r3, #0
 8005632:	d1dc      	bne.n	80055ee <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005634:	2300      	movs	r3, #0
}
 8005636:	4618      	mov	r0, r3
 8005638:	3710      	adds	r7, #16
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}
	...

08005640 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005640:	b480      	push	{r7}
 8005642:	b085      	sub	sp, #20
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	f003 0307 	and.w	r3, r3, #7
 800564e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005650:	4b0c      	ldr	r3, [pc, #48]	@ (8005684 <__NVIC_SetPriorityGrouping+0x44>)
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005656:	68ba      	ldr	r2, [r7, #8]
 8005658:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800565c:	4013      	ands	r3, r2
 800565e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005668:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800566c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005670:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005672:	4a04      	ldr	r2, [pc, #16]	@ (8005684 <__NVIC_SetPriorityGrouping+0x44>)
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	60d3      	str	r3, [r2, #12]
}
 8005678:	bf00      	nop
 800567a:	3714      	adds	r7, #20
 800567c:	46bd      	mov	sp, r7
 800567e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005682:	4770      	bx	lr
 8005684:	e000ed00 	.word	0xe000ed00

08005688 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005688:	b480      	push	{r7}
 800568a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800568c:	4b04      	ldr	r3, [pc, #16]	@ (80056a0 <__NVIC_GetPriorityGrouping+0x18>)
 800568e:	68db      	ldr	r3, [r3, #12]
 8005690:	0a1b      	lsrs	r3, r3, #8
 8005692:	f003 0307 	and.w	r3, r3, #7
}
 8005696:	4618      	mov	r0, r3
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr
 80056a0:	e000ed00 	.word	0xe000ed00

080056a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b083      	sub	sp, #12
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	4603      	mov	r3, r0
 80056ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	db0b      	blt.n	80056ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80056b6:	79fb      	ldrb	r3, [r7, #7]
 80056b8:	f003 021f 	and.w	r2, r3, #31
 80056bc:	4907      	ldr	r1, [pc, #28]	@ (80056dc <__NVIC_EnableIRQ+0x38>)
 80056be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056c2:	095b      	lsrs	r3, r3, #5
 80056c4:	2001      	movs	r0, #1
 80056c6:	fa00 f202 	lsl.w	r2, r0, r2
 80056ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80056ce:	bf00      	nop
 80056d0:	370c      	adds	r7, #12
 80056d2:	46bd      	mov	sp, r7
 80056d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d8:	4770      	bx	lr
 80056da:	bf00      	nop
 80056dc:	e000e100 	.word	0xe000e100

080056e0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b083      	sub	sp, #12
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	4603      	mov	r3, r0
 80056e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	db12      	blt.n	8005718 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80056f2:	79fb      	ldrb	r3, [r7, #7]
 80056f4:	f003 021f 	and.w	r2, r3, #31
 80056f8:	490a      	ldr	r1, [pc, #40]	@ (8005724 <__NVIC_DisableIRQ+0x44>)
 80056fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056fe:	095b      	lsrs	r3, r3, #5
 8005700:	2001      	movs	r0, #1
 8005702:	fa00 f202 	lsl.w	r2, r0, r2
 8005706:	3320      	adds	r3, #32
 8005708:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800570c:	f3bf 8f4f 	dsb	sy
}
 8005710:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005712:	f3bf 8f6f 	isb	sy
}
 8005716:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8005718:	bf00      	nop
 800571a:	370c      	adds	r7, #12
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr
 8005724:	e000e100 	.word	0xe000e100

08005728 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8005728:	b480      	push	{r7}
 800572a:	b083      	sub	sp, #12
 800572c:	af00      	add	r7, sp, #0
 800572e:	4603      	mov	r3, r0
 8005730:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005736:	2b00      	cmp	r3, #0
 8005738:	db0c      	blt.n	8005754 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800573a:	79fb      	ldrb	r3, [r7, #7]
 800573c:	f003 021f 	and.w	r2, r3, #31
 8005740:	4907      	ldr	r1, [pc, #28]	@ (8005760 <__NVIC_SetPendingIRQ+0x38>)
 8005742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005746:	095b      	lsrs	r3, r3, #5
 8005748:	2001      	movs	r0, #1
 800574a:	fa00 f202 	lsl.w	r2, r0, r2
 800574e:	3340      	adds	r3, #64	@ 0x40
 8005750:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005754:	bf00      	nop
 8005756:	370c      	adds	r7, #12
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr
 8005760:	e000e100 	.word	0xe000e100

08005764 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8005764:	b480      	push	{r7}
 8005766:	b083      	sub	sp, #12
 8005768:	af00      	add	r7, sp, #0
 800576a:	4603      	mov	r3, r0
 800576c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800576e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005772:	2b00      	cmp	r3, #0
 8005774:	db0c      	blt.n	8005790 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005776:	79fb      	ldrb	r3, [r7, #7]
 8005778:	f003 021f 	and.w	r2, r3, #31
 800577c:	4907      	ldr	r1, [pc, #28]	@ (800579c <__NVIC_ClearPendingIRQ+0x38>)
 800577e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005782:	095b      	lsrs	r3, r3, #5
 8005784:	2001      	movs	r0, #1
 8005786:	fa00 f202 	lsl.w	r2, r0, r2
 800578a:	3360      	adds	r3, #96	@ 0x60
 800578c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005790:	bf00      	nop
 8005792:	370c      	adds	r7, #12
 8005794:	46bd      	mov	sp, r7
 8005796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579a:	4770      	bx	lr
 800579c:	e000e100 	.word	0xe000e100

080057a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b083      	sub	sp, #12
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	4603      	mov	r3, r0
 80057a8:	6039      	str	r1, [r7, #0]
 80057aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	db0a      	blt.n	80057ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	b2da      	uxtb	r2, r3
 80057b8:	490c      	ldr	r1, [pc, #48]	@ (80057ec <__NVIC_SetPriority+0x4c>)
 80057ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057be:	0112      	lsls	r2, r2, #4
 80057c0:	b2d2      	uxtb	r2, r2
 80057c2:	440b      	add	r3, r1
 80057c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80057c8:	e00a      	b.n	80057e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	b2da      	uxtb	r2, r3
 80057ce:	4908      	ldr	r1, [pc, #32]	@ (80057f0 <__NVIC_SetPriority+0x50>)
 80057d0:	79fb      	ldrb	r3, [r7, #7]
 80057d2:	f003 030f 	and.w	r3, r3, #15
 80057d6:	3b04      	subs	r3, #4
 80057d8:	0112      	lsls	r2, r2, #4
 80057da:	b2d2      	uxtb	r2, r2
 80057dc:	440b      	add	r3, r1
 80057de:	761a      	strb	r2, [r3, #24]
}
 80057e0:	bf00      	nop
 80057e2:	370c      	adds	r7, #12
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr
 80057ec:	e000e100 	.word	0xe000e100
 80057f0:	e000ed00 	.word	0xe000ed00

080057f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b089      	sub	sp, #36	@ 0x24
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	60f8      	str	r0, [r7, #12]
 80057fc:	60b9      	str	r1, [r7, #8]
 80057fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	f003 0307 	and.w	r3, r3, #7
 8005806:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005808:	69fb      	ldr	r3, [r7, #28]
 800580a:	f1c3 0307 	rsb	r3, r3, #7
 800580e:	2b04      	cmp	r3, #4
 8005810:	bf28      	it	cs
 8005812:	2304      	movcs	r3, #4
 8005814:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005816:	69fb      	ldr	r3, [r7, #28]
 8005818:	3304      	adds	r3, #4
 800581a:	2b06      	cmp	r3, #6
 800581c:	d902      	bls.n	8005824 <NVIC_EncodePriority+0x30>
 800581e:	69fb      	ldr	r3, [r7, #28]
 8005820:	3b03      	subs	r3, #3
 8005822:	e000      	b.n	8005826 <NVIC_EncodePriority+0x32>
 8005824:	2300      	movs	r3, #0
 8005826:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005828:	f04f 32ff 	mov.w	r2, #4294967295
 800582c:	69bb      	ldr	r3, [r7, #24]
 800582e:	fa02 f303 	lsl.w	r3, r2, r3
 8005832:	43da      	mvns	r2, r3
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	401a      	ands	r2, r3
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800583c:	f04f 31ff 	mov.w	r1, #4294967295
 8005840:	697b      	ldr	r3, [r7, #20]
 8005842:	fa01 f303 	lsl.w	r3, r1, r3
 8005846:	43d9      	mvns	r1, r3
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800584c:	4313      	orrs	r3, r2
         );
}
 800584e:	4618      	mov	r0, r3
 8005850:	3724      	adds	r7, #36	@ 0x24
 8005852:	46bd      	mov	sp, r7
 8005854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005858:	4770      	bx	lr
	...

0800585c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b082      	sub	sp, #8
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	3b01      	subs	r3, #1
 8005868:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800586c:	d301      	bcc.n	8005872 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800586e:	2301      	movs	r3, #1
 8005870:	e00f      	b.n	8005892 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005872:	4a0a      	ldr	r2, [pc, #40]	@ (800589c <SysTick_Config+0x40>)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	3b01      	subs	r3, #1
 8005878:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800587a:	210f      	movs	r1, #15
 800587c:	f04f 30ff 	mov.w	r0, #4294967295
 8005880:	f7ff ff8e 	bl	80057a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005884:	4b05      	ldr	r3, [pc, #20]	@ (800589c <SysTick_Config+0x40>)
 8005886:	2200      	movs	r2, #0
 8005888:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800588a:	4b04      	ldr	r3, [pc, #16]	@ (800589c <SysTick_Config+0x40>)
 800588c:	2207      	movs	r2, #7
 800588e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005890:	2300      	movs	r3, #0
}
 8005892:	4618      	mov	r0, r3
 8005894:	3708      	adds	r7, #8
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}
 800589a:	bf00      	nop
 800589c:	e000e010 	.word	0xe000e010

080058a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b082      	sub	sp, #8
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f7ff fec9 	bl	8005640 <__NVIC_SetPriorityGrouping>
}
 80058ae:	bf00      	nop
 80058b0:	3708      	adds	r7, #8
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}

080058b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80058b6:	b580      	push	{r7, lr}
 80058b8:	b086      	sub	sp, #24
 80058ba:	af00      	add	r7, sp, #0
 80058bc:	4603      	mov	r3, r0
 80058be:	60b9      	str	r1, [r7, #8]
 80058c0:	607a      	str	r2, [r7, #4]
 80058c2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80058c4:	f7ff fee0 	bl	8005688 <__NVIC_GetPriorityGrouping>
 80058c8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80058ca:	687a      	ldr	r2, [r7, #4]
 80058cc:	68b9      	ldr	r1, [r7, #8]
 80058ce:	6978      	ldr	r0, [r7, #20]
 80058d0:	f7ff ff90 	bl	80057f4 <NVIC_EncodePriority>
 80058d4:	4602      	mov	r2, r0
 80058d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058da:	4611      	mov	r1, r2
 80058dc:	4618      	mov	r0, r3
 80058de:	f7ff ff5f 	bl	80057a0 <__NVIC_SetPriority>
}
 80058e2:	bf00      	nop
 80058e4:	3718      	adds	r7, #24
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}

080058ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80058ea:	b580      	push	{r7, lr}
 80058ec:	b082      	sub	sp, #8
 80058ee:	af00      	add	r7, sp, #0
 80058f0:	4603      	mov	r3, r0
 80058f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80058f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058f8:	4618      	mov	r0, r3
 80058fa:	f7ff fed3 	bl	80056a4 <__NVIC_EnableIRQ>
}
 80058fe:	bf00      	nop
 8005900:	3708      	adds	r7, #8
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}

08005906 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005906:	b580      	push	{r7, lr}
 8005908:	b082      	sub	sp, #8
 800590a:	af00      	add	r7, sp, #0
 800590c:	4603      	mov	r3, r0
 800590e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005910:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005914:	4618      	mov	r0, r3
 8005916:	f7ff fee3 	bl	80056e0 <__NVIC_DisableIRQ>
}
 800591a:	bf00      	nop
 800591c:	3708      	adds	r7, #8
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}

08005922 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005922:	b580      	push	{r7, lr}
 8005924:	b082      	sub	sp, #8
 8005926:	af00      	add	r7, sp, #0
 8005928:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f7ff ff96 	bl	800585c <SysTick_Config>
 8005930:	4603      	mov	r3, r0
}
 8005932:	4618      	mov	r0, r3
 8005934:	3708      	adds	r7, #8
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}

0800593a <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 800593a:	b580      	push	{r7, lr}
 800593c:	b082      	sub	sp, #8
 800593e:	af00      	add	r7, sp, #0
 8005940:	4603      	mov	r3, r0
 8005942:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8005944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005948:	4618      	mov	r0, r3
 800594a:	f7ff feed 	bl	8005728 <__NVIC_SetPendingIRQ>
}
 800594e:	bf00      	nop
 8005950:	3708      	adds	r7, #8
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}

08005956 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8005956:	b580      	push	{r7, lr}
 8005958:	b082      	sub	sp, #8
 800595a:	af00      	add	r7, sp, #0
 800595c:	4603      	mov	r3, r0
 800595e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8005960:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005964:	4618      	mov	r0, r3
 8005966:	f7ff fefd 	bl	8005764 <__NVIC_ClearPendingIRQ>
}
 800596a:	bf00      	nop
 800596c:	3708      	adds	r7, #8
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}
	...

08005974 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005974:	b480      	push	{r7}
 8005976:	b087      	sub	sp, #28
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800597e:	2300      	movs	r3, #0
 8005980:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005982:	e14c      	b.n	8005c1e <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	2101      	movs	r1, #1
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	fa01 f303 	lsl.w	r3, r1, r3
 8005990:	4013      	ands	r3, r2
 8005992:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2b00      	cmp	r3, #0
 8005998:	f000 813e 	beq.w	8005c18 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	f003 0303 	and.w	r3, r3, #3
 80059a4:	2b01      	cmp	r3, #1
 80059a6:	d005      	beq.n	80059b4 <HAL_GPIO_Init+0x40>
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	f003 0303 	and.w	r3, r3, #3
 80059b0:	2b02      	cmp	r3, #2
 80059b2:	d130      	bne.n	8005a16 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	689b      	ldr	r3, [r3, #8]
 80059b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	005b      	lsls	r3, r3, #1
 80059be:	2203      	movs	r2, #3
 80059c0:	fa02 f303 	lsl.w	r3, r2, r3
 80059c4:	43db      	mvns	r3, r3
 80059c6:	693a      	ldr	r2, [r7, #16]
 80059c8:	4013      	ands	r3, r2
 80059ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	68da      	ldr	r2, [r3, #12]
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	005b      	lsls	r3, r3, #1
 80059d4:	fa02 f303 	lsl.w	r3, r2, r3
 80059d8:	693a      	ldr	r2, [r7, #16]
 80059da:	4313      	orrs	r3, r2
 80059dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	693a      	ldr	r2, [r7, #16]
 80059e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80059ea:	2201      	movs	r2, #1
 80059ec:	697b      	ldr	r3, [r7, #20]
 80059ee:	fa02 f303 	lsl.w	r3, r2, r3
 80059f2:	43db      	mvns	r3, r3
 80059f4:	693a      	ldr	r2, [r7, #16]
 80059f6:	4013      	ands	r3, r2
 80059f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	091b      	lsrs	r3, r3, #4
 8005a00:	f003 0201 	and.w	r2, r3, #1
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	fa02 f303 	lsl.w	r3, r2, r3
 8005a0a:	693a      	ldr	r2, [r7, #16]
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	693a      	ldr	r2, [r7, #16]
 8005a14:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	f003 0303 	and.w	r3, r3, #3
 8005a1e:	2b03      	cmp	r3, #3
 8005a20:	d017      	beq.n	8005a52 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	68db      	ldr	r3, [r3, #12]
 8005a26:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	005b      	lsls	r3, r3, #1
 8005a2c:	2203      	movs	r2, #3
 8005a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a32:	43db      	mvns	r3, r3
 8005a34:	693a      	ldr	r2, [r7, #16]
 8005a36:	4013      	ands	r3, r2
 8005a38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	689a      	ldr	r2, [r3, #8]
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	005b      	lsls	r3, r3, #1
 8005a42:	fa02 f303 	lsl.w	r3, r2, r3
 8005a46:	693a      	ldr	r2, [r7, #16]
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	693a      	ldr	r2, [r7, #16]
 8005a50:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	f003 0303 	and.w	r3, r3, #3
 8005a5a:	2b02      	cmp	r3, #2
 8005a5c:	d123      	bne.n	8005aa6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	08da      	lsrs	r2, r3, #3
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	3208      	adds	r2, #8
 8005a66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a6a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	f003 0307 	and.w	r3, r3, #7
 8005a72:	009b      	lsls	r3, r3, #2
 8005a74:	220f      	movs	r2, #15
 8005a76:	fa02 f303 	lsl.w	r3, r2, r3
 8005a7a:	43db      	mvns	r3, r3
 8005a7c:	693a      	ldr	r2, [r7, #16]
 8005a7e:	4013      	ands	r3, r2
 8005a80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	691a      	ldr	r2, [r3, #16]
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	f003 0307 	and.w	r3, r3, #7
 8005a8c:	009b      	lsls	r3, r3, #2
 8005a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a92:	693a      	ldr	r2, [r7, #16]
 8005a94:	4313      	orrs	r3, r2
 8005a96:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	08da      	lsrs	r2, r3, #3
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	3208      	adds	r2, #8
 8005aa0:	6939      	ldr	r1, [r7, #16]
 8005aa2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	005b      	lsls	r3, r3, #1
 8005ab0:	2203      	movs	r2, #3
 8005ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ab6:	43db      	mvns	r3, r3
 8005ab8:	693a      	ldr	r2, [r7, #16]
 8005aba:	4013      	ands	r3, r2
 8005abc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	f003 0203 	and.w	r2, r3, #3
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	005b      	lsls	r3, r3, #1
 8005aca:	fa02 f303 	lsl.w	r3, r2, r3
 8005ace:	693a      	ldr	r2, [r7, #16]
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	693a      	ldr	r2, [r7, #16]
 8005ad8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	f000 8098 	beq.w	8005c18 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8005ae8:	4a54      	ldr	r2, [pc, #336]	@ (8005c3c <HAL_GPIO_Init+0x2c8>)
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	089b      	lsrs	r3, r3, #2
 8005aee:	3302      	adds	r3, #2
 8005af0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005af4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	f003 0303 	and.w	r3, r3, #3
 8005afc:	009b      	lsls	r3, r3, #2
 8005afe:	220f      	movs	r2, #15
 8005b00:	fa02 f303 	lsl.w	r3, r2, r3
 8005b04:	43db      	mvns	r3, r3
 8005b06:	693a      	ldr	r2, [r7, #16]
 8005b08:	4013      	ands	r3, r2
 8005b0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005b12:	d019      	beq.n	8005b48 <HAL_GPIO_Init+0x1d4>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	4a4a      	ldr	r2, [pc, #296]	@ (8005c40 <HAL_GPIO_Init+0x2cc>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d013      	beq.n	8005b44 <HAL_GPIO_Init+0x1d0>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	4a49      	ldr	r2, [pc, #292]	@ (8005c44 <HAL_GPIO_Init+0x2d0>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d00d      	beq.n	8005b40 <HAL_GPIO_Init+0x1cc>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	4a48      	ldr	r2, [pc, #288]	@ (8005c48 <HAL_GPIO_Init+0x2d4>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d007      	beq.n	8005b3c <HAL_GPIO_Init+0x1c8>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	4a47      	ldr	r2, [pc, #284]	@ (8005c4c <HAL_GPIO_Init+0x2d8>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d101      	bne.n	8005b38 <HAL_GPIO_Init+0x1c4>
 8005b34:	2304      	movs	r3, #4
 8005b36:	e008      	b.n	8005b4a <HAL_GPIO_Init+0x1d6>
 8005b38:	2307      	movs	r3, #7
 8005b3a:	e006      	b.n	8005b4a <HAL_GPIO_Init+0x1d6>
 8005b3c:	2303      	movs	r3, #3
 8005b3e:	e004      	b.n	8005b4a <HAL_GPIO_Init+0x1d6>
 8005b40:	2302      	movs	r3, #2
 8005b42:	e002      	b.n	8005b4a <HAL_GPIO_Init+0x1d6>
 8005b44:	2301      	movs	r3, #1
 8005b46:	e000      	b.n	8005b4a <HAL_GPIO_Init+0x1d6>
 8005b48:	2300      	movs	r3, #0
 8005b4a:	697a      	ldr	r2, [r7, #20]
 8005b4c:	f002 0203 	and.w	r2, r2, #3
 8005b50:	0092      	lsls	r2, r2, #2
 8005b52:	4093      	lsls	r3, r2
 8005b54:	693a      	ldr	r2, [r7, #16]
 8005b56:	4313      	orrs	r3, r2
 8005b58:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005b5a:	4938      	ldr	r1, [pc, #224]	@ (8005c3c <HAL_GPIO_Init+0x2c8>)
 8005b5c:	697b      	ldr	r3, [r7, #20]
 8005b5e:	089b      	lsrs	r3, r3, #2
 8005b60:	3302      	adds	r3, #2
 8005b62:	693a      	ldr	r2, [r7, #16]
 8005b64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005b68:	4b39      	ldr	r3, [pc, #228]	@ (8005c50 <HAL_GPIO_Init+0x2dc>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	43db      	mvns	r3, r3
 8005b72:	693a      	ldr	r2, [r7, #16]
 8005b74:	4013      	ands	r3, r2
 8005b76:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d003      	beq.n	8005b8c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8005b84:	693a      	ldr	r2, [r7, #16]
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005b8c:	4a30      	ldr	r2, [pc, #192]	@ (8005c50 <HAL_GPIO_Init+0x2dc>)
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005b92:	4b2f      	ldr	r3, [pc, #188]	@ (8005c50 <HAL_GPIO_Init+0x2dc>)
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	43db      	mvns	r3, r3
 8005b9c:	693a      	ldr	r2, [r7, #16]
 8005b9e:	4013      	ands	r3, r2
 8005ba0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d003      	beq.n	8005bb6 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8005bae:	693a      	ldr	r2, [r7, #16]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005bb6:	4a26      	ldr	r2, [pc, #152]	@ (8005c50 <HAL_GPIO_Init+0x2dc>)
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005bbc:	4b24      	ldr	r3, [pc, #144]	@ (8005c50 <HAL_GPIO_Init+0x2dc>)
 8005bbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bc2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	43db      	mvns	r3, r3
 8005bc8:	693a      	ldr	r2, [r7, #16]
 8005bca:	4013      	ands	r3, r2
 8005bcc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d003      	beq.n	8005be2 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8005bda:	693a      	ldr	r2, [r7, #16]
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	4313      	orrs	r3, r2
 8005be0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005be2:	4a1b      	ldr	r2, [pc, #108]	@ (8005c50 <HAL_GPIO_Init+0x2dc>)
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8005bea:	4b19      	ldr	r3, [pc, #100]	@ (8005c50 <HAL_GPIO_Init+0x2dc>)
 8005bec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bf0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	43db      	mvns	r3, r3
 8005bf6:	693a      	ldr	r2, [r7, #16]
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d003      	beq.n	8005c10 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8005c08:	693a      	ldr	r2, [r7, #16]
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005c10:	4a0f      	ldr	r2, [pc, #60]	@ (8005c50 <HAL_GPIO_Init+0x2dc>)
 8005c12:	693b      	ldr	r3, [r7, #16]
 8005c14:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	3301      	adds	r3, #1
 8005c1c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	fa22 f303 	lsr.w	r3, r2, r3
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	f47f aeab 	bne.w	8005984 <HAL_GPIO_Init+0x10>
  }
}
 8005c2e:	bf00      	nop
 8005c30:	bf00      	nop
 8005c32:	371c      	adds	r7, #28
 8005c34:	46bd      	mov	sp, r7
 8005c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3a:	4770      	bx	lr
 8005c3c:	40010000 	.word	0x40010000
 8005c40:	48000400 	.word	0x48000400
 8005c44:	48000800 	.word	0x48000800
 8005c48:	48000c00 	.word	0x48000c00
 8005c4c:	48001000 	.word	0x48001000
 8005c50:	58000800 	.word	0x58000800

08005c54 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b087      	sub	sp, #28
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
 8005c5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8005c62:	e0bb      	b.n	8005ddc <HAL_GPIO_DeInit+0x188>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005c64:	2201      	movs	r2, #1
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	fa02 f303 	lsl.w	r3, r2, r3
 8005c6c:	683a      	ldr	r2, [r7, #0]
 8005c6e:	4013      	ands	r3, r2
 8005c70:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	f000 80ae 	beq.w	8005dd6 <HAL_GPIO_DeInit+0x182>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8005c7a:	4a5f      	ldr	r2, [pc, #380]	@ (8005df8 <HAL_GPIO_DeInit+0x1a4>)
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	089b      	lsrs	r3, r3, #2
 8005c80:	3302      	adds	r3, #2
 8005c82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c86:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4u * (position & 0x03u)));
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	f003 0303 	and.w	r3, r3, #3
 8005c8e:	009b      	lsls	r3, r3, #2
 8005c90:	220f      	movs	r2, #15
 8005c92:	fa02 f303 	lsl.w	r3, r2, r3
 8005c96:	68fa      	ldr	r2, [r7, #12]
 8005c98:	4013      	ands	r3, r2
 8005c9a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005ca2:	d019      	beq.n	8005cd8 <HAL_GPIO_DeInit+0x84>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	4a55      	ldr	r2, [pc, #340]	@ (8005dfc <HAL_GPIO_DeInit+0x1a8>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d013      	beq.n	8005cd4 <HAL_GPIO_DeInit+0x80>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	4a54      	ldr	r2, [pc, #336]	@ (8005e00 <HAL_GPIO_DeInit+0x1ac>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d00d      	beq.n	8005cd0 <HAL_GPIO_DeInit+0x7c>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	4a53      	ldr	r2, [pc, #332]	@ (8005e04 <HAL_GPIO_DeInit+0x1b0>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d007      	beq.n	8005ccc <HAL_GPIO_DeInit+0x78>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	4a52      	ldr	r2, [pc, #328]	@ (8005e08 <HAL_GPIO_DeInit+0x1b4>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d101      	bne.n	8005cc8 <HAL_GPIO_DeInit+0x74>
 8005cc4:	2304      	movs	r3, #4
 8005cc6:	e008      	b.n	8005cda <HAL_GPIO_DeInit+0x86>
 8005cc8:	2307      	movs	r3, #7
 8005cca:	e006      	b.n	8005cda <HAL_GPIO_DeInit+0x86>
 8005ccc:	2303      	movs	r3, #3
 8005cce:	e004      	b.n	8005cda <HAL_GPIO_DeInit+0x86>
 8005cd0:	2302      	movs	r3, #2
 8005cd2:	e002      	b.n	8005cda <HAL_GPIO_DeInit+0x86>
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	e000      	b.n	8005cda <HAL_GPIO_DeInit+0x86>
 8005cd8:	2300      	movs	r3, #0
 8005cda:	697a      	ldr	r2, [r7, #20]
 8005cdc:	f002 0203 	and.w	r2, r2, #3
 8005ce0:	0092      	lsls	r2, r2, #2
 8005ce2:	4093      	lsls	r3, r2
 8005ce4:	68fa      	ldr	r2, [r7, #12]
 8005ce6:	429a      	cmp	r2, r3
 8005ce8:	d136      	bne.n	8005d58 <HAL_GPIO_DeInit+0x104>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8005cea:	4b48      	ldr	r3, [pc, #288]	@ (8005e0c <HAL_GPIO_DeInit+0x1b8>)
 8005cec:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	43db      	mvns	r3, r3
 8005cf4:	4945      	ldr	r1, [pc, #276]	@ (8005e0c <HAL_GPIO_DeInit+0x1b8>)
 8005cf6:	4013      	ands	r3, r2
 8005cf8:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8005cfc:	4b43      	ldr	r3, [pc, #268]	@ (8005e0c <HAL_GPIO_DeInit+0x1b8>)
 8005cfe:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005d02:	693b      	ldr	r3, [r7, #16]
 8005d04:	43db      	mvns	r3, r3
 8005d06:	4941      	ldr	r1, [pc, #260]	@ (8005e0c <HAL_GPIO_DeInit+0x1b8>)
 8005d08:	4013      	ands	r3, r2
 8005d0a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8005d0e:	4b3f      	ldr	r3, [pc, #252]	@ (8005e0c <HAL_GPIO_DeInit+0x1b8>)
 8005d10:	681a      	ldr	r2, [r3, #0]
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	43db      	mvns	r3, r3
 8005d16:	493d      	ldr	r1, [pc, #244]	@ (8005e0c <HAL_GPIO_DeInit+0x1b8>)
 8005d18:	4013      	ands	r3, r2
 8005d1a:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8005d1c:	4b3b      	ldr	r3, [pc, #236]	@ (8005e0c <HAL_GPIO_DeInit+0x1b8>)
 8005d1e:	685a      	ldr	r2, [r3, #4]
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	43db      	mvns	r3, r3
 8005d24:	4939      	ldr	r1, [pc, #228]	@ (8005e0c <HAL_GPIO_DeInit+0x1b8>)
 8005d26:	4013      	ands	r3, r2
 8005d28:	604b      	str	r3, [r1, #4]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	f003 0303 	and.w	r3, r3, #3
 8005d30:	009b      	lsls	r3, r3, #2
 8005d32:	220f      	movs	r2, #15
 8005d34:	fa02 f303 	lsl.w	r3, r2, r3
 8005d38:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005d3a:	4a2f      	ldr	r2, [pc, #188]	@ (8005df8 <HAL_GPIO_DeInit+0x1a4>)
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	089b      	lsrs	r3, r3, #2
 8005d40:	3302      	adds	r3, #2
 8005d42:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	43da      	mvns	r2, r3
 8005d4a:	482b      	ldr	r0, [pc, #172]	@ (8005df8 <HAL_GPIO_DeInit+0x1a4>)
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	089b      	lsrs	r3, r3, #2
 8005d50:	400a      	ands	r2, r1
 8005d52:	3302      	adds	r3, #2
 8005d54:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681a      	ldr	r2, [r3, #0]
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	005b      	lsls	r3, r3, #1
 8005d60:	2103      	movs	r1, #3
 8005d62:	fa01 f303 	lsl.w	r3, r1, r3
 8005d66:	431a      	orrs	r2, r3
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	08da      	lsrs	r2, r3, #3
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	3208      	adds	r2, #8
 8005d74:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	f003 0307 	and.w	r3, r3, #7
 8005d7e:	009b      	lsls	r3, r3, #2
 8005d80:	220f      	movs	r2, #15
 8005d82:	fa02 f303 	lsl.w	r3, r2, r3
 8005d86:	43db      	mvns	r3, r3
 8005d88:	697a      	ldr	r2, [r7, #20]
 8005d8a:	08d2      	lsrs	r2, r2, #3
 8005d8c:	4019      	ands	r1, r3
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	3208      	adds	r2, #8
 8005d92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	68da      	ldr	r2, [r3, #12]
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	005b      	lsls	r3, r3, #1
 8005d9e:	2103      	movs	r1, #3
 8005da0:	fa01 f303 	lsl.w	r3, r1, r3
 8005da4:	43db      	mvns	r3, r3
 8005da6:	401a      	ands	r2, r3
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	685a      	ldr	r2, [r3, #4]
 8005db0:	2101      	movs	r1, #1
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	fa01 f303 	lsl.w	r3, r1, r3
 8005db8:	43db      	mvns	r3, r3
 8005dba:	401a      	ands	r2, r3
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	689a      	ldr	r2, [r3, #8]
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	005b      	lsls	r3, r3, #1
 8005dc8:	2103      	movs	r1, #3
 8005dca:	fa01 f303 	lsl.w	r3, r1, r3
 8005dce:	43db      	mvns	r3, r3
 8005dd0:	401a      	ands	r2, r3
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	609a      	str	r2, [r3, #8]
    }

    position++;
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	3301      	adds	r3, #1
 8005dda:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005ddc:	683a      	ldr	r2, [r7, #0]
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	fa22 f303 	lsr.w	r3, r2, r3
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	f47f af3d 	bne.w	8005c64 <HAL_GPIO_DeInit+0x10>
  }
}
 8005dea:	bf00      	nop
 8005dec:	bf00      	nop
 8005dee:	371c      	adds	r7, #28
 8005df0:	46bd      	mov	sp, r7
 8005df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df6:	4770      	bx	lr
 8005df8:	40010000 	.word	0x40010000
 8005dfc:	48000400 	.word	0x48000400
 8005e00:	48000800 	.word	0x48000800
 8005e04:	48000c00 	.word	0x48000c00
 8005e08:	48001000 	.word	0x48001000
 8005e0c:	58000800 	.word	0x58000800

08005e10 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b085      	sub	sp, #20
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
 8005e18:	460b      	mov	r3, r1
 8005e1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	691a      	ldr	r2, [r3, #16]
 8005e20:	887b      	ldrh	r3, [r7, #2]
 8005e22:	4013      	ands	r3, r2
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d002      	beq.n	8005e2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	73fb      	strb	r3, [r7, #15]
 8005e2c:	e001      	b.n	8005e32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005e2e:	2300      	movs	r3, #0
 8005e30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005e32:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e34:	4618      	mov	r0, r3
 8005e36:	3714      	adds	r7, #20
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3e:	4770      	bx	lr

08005e40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b083      	sub	sp, #12
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
 8005e48:	460b      	mov	r3, r1
 8005e4a:	807b      	strh	r3, [r7, #2]
 8005e4c:	4613      	mov	r3, r2
 8005e4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005e50:	787b      	ldrb	r3, [r7, #1]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d003      	beq.n	8005e5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005e56:	887a      	ldrh	r2, [r7, #2]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005e5c:	e002      	b.n	8005e64 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005e5e:	887a      	ldrh	r2, [r7, #2]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005e64:	bf00      	nop
 8005e66:	370c      	adds	r7, #12
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6e:	4770      	bx	lr

08005e70 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b082      	sub	sp, #8
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	4603      	mov	r3, r0
 8005e78:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005e7a:	4b08      	ldr	r3, [pc, #32]	@ (8005e9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005e7c:	68da      	ldr	r2, [r3, #12]
 8005e7e:	88fb      	ldrh	r3, [r7, #6]
 8005e80:	4013      	ands	r3, r2
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d006      	beq.n	8005e94 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005e86:	4a05      	ldr	r2, [pc, #20]	@ (8005e9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005e88:	88fb      	ldrh	r3, [r7, #6]
 8005e8a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005e8c:	88fb      	ldrh	r3, [r7, #6]
 8005e8e:	4618      	mov	r0, r3
 8005e90:	f7fc fda6 	bl	80029e0 <HAL_GPIO_EXTI_Callback>
  }
}
 8005e94:	bf00      	nop
 8005e96:	3708      	adds	r7, #8
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}
 8005e9c:	58000800 	.word	0x58000800

08005ea0 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b082      	sub	sp, #8
 8005ea4:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8005ea6:	4b0a      	ldr	r3, [pc, #40]	@ (8005ed0 <HAL_HSEM_IRQHandler+0x30>)
 8005ea8:	68db      	ldr	r3, [r3, #12]
 8005eaa:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8005eac:	4b08      	ldr	r3, [pc, #32]	@ (8005ed0 <HAL_HSEM_IRQHandler+0x30>)
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	43db      	mvns	r3, r3
 8005eb4:	4906      	ldr	r1, [pc, #24]	@ (8005ed0 <HAL_HSEM_IRQHandler+0x30>)
 8005eb6:	4013      	ands	r3, r2
 8005eb8:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8005eba:	4a05      	ldr	r2, [pc, #20]	@ (8005ed0 <HAL_HSEM_IRQHandler+0x30>)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f000 f807 	bl	8005ed4 <HAL_HSEM_FreeCallback>
}
 8005ec6:	bf00      	nop
 8005ec8:	3708      	adds	r7, #8
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}
 8005ece:	bf00      	nop
 8005ed0:	58001500 	.word	0x58001500

08005ed4 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b083      	sub	sp, #12
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8005edc:	bf00      	nop
 8005ede:	370c      	adds	r7, #12
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b082      	sub	sp, #8
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d101      	bne.n	8005efa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e08d      	b.n	8006016 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d106      	bne.n	8005f14 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f7fc f850 	bl	8001fb4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2224      	movs	r2, #36	@ 0x24
 8005f18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f022 0201 	bic.w	r2, r2, #1
 8005f2a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	685a      	ldr	r2, [r3, #4]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005f38:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	689a      	ldr	r2, [r3, #8]
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005f48:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	68db      	ldr	r3, [r3, #12]
 8005f4e:	2b01      	cmp	r3, #1
 8005f50:	d107      	bne.n	8005f62 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	689a      	ldr	r2, [r3, #8]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005f5e:	609a      	str	r2, [r3, #8]
 8005f60:	e006      	b.n	8005f70 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	689a      	ldr	r2, [r3, #8]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005f6e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	68db      	ldr	r3, [r3, #12]
 8005f74:	2b02      	cmp	r3, #2
 8005f76:	d108      	bne.n	8005f8a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	685a      	ldr	r2, [r3, #4]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f86:	605a      	str	r2, [r3, #4]
 8005f88:	e007      	b.n	8005f9a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	685a      	ldr	r2, [r3, #4]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005f98:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	687a      	ldr	r2, [r7, #4]
 8005fa2:	6812      	ldr	r2, [r2, #0]
 8005fa4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005fa8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005fac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	68da      	ldr	r2, [r3, #12]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005fbc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	691a      	ldr	r2, [r3, #16]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	699b      	ldr	r3, [r3, #24]
 8005fce:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	430a      	orrs	r2, r1
 8005fd6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	69d9      	ldr	r1, [r3, #28]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6a1a      	ldr	r2, [r3, #32]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	430a      	orrs	r2, r1
 8005fe6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	681a      	ldr	r2, [r3, #0]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f042 0201 	orr.w	r2, r2, #1
 8005ff6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2220      	movs	r2, #32
 8006002:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2200      	movs	r2, #0
 800600a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2200      	movs	r2, #0
 8006010:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006014:	2300      	movs	r3, #0
}
 8006016:	4618      	mov	r0, r3
 8006018:	3708      	adds	r7, #8
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}
	...

08006020 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b088      	sub	sp, #32
 8006024:	af02      	add	r7, sp, #8
 8006026:	60f8      	str	r0, [r7, #12]
 8006028:	607a      	str	r2, [r7, #4]
 800602a:	461a      	mov	r2, r3
 800602c:	460b      	mov	r3, r1
 800602e:	817b      	strh	r3, [r7, #10]
 8006030:	4613      	mov	r3, r2
 8006032:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800603a:	b2db      	uxtb	r3, r3
 800603c:	2b20      	cmp	r3, #32
 800603e:	f040 80fd 	bne.w	800623c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006048:	2b01      	cmp	r3, #1
 800604a:	d101      	bne.n	8006050 <HAL_I2C_Master_Transmit+0x30>
 800604c:	2302      	movs	r3, #2
 800604e:	e0f6      	b.n	800623e <HAL_I2C_Master_Transmit+0x21e>
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006058:	f7fd fd52 	bl	8003b00 <HAL_GetTick>
 800605c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	9300      	str	r3, [sp, #0]
 8006062:	2319      	movs	r3, #25
 8006064:	2201      	movs	r2, #1
 8006066:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800606a:	68f8      	ldr	r0, [r7, #12]
 800606c:	f000 fa0a 	bl	8006484 <I2C_WaitOnFlagUntilTimeout>
 8006070:	4603      	mov	r3, r0
 8006072:	2b00      	cmp	r3, #0
 8006074:	d001      	beq.n	800607a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8006076:	2301      	movs	r3, #1
 8006078:	e0e1      	b.n	800623e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2221      	movs	r2, #33	@ 0x21
 800607e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2210      	movs	r2, #16
 8006086:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2200      	movs	r2, #0
 800608e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	687a      	ldr	r2, [r7, #4]
 8006094:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	893a      	ldrh	r2, [r7, #8]
 800609a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2200      	movs	r2, #0
 80060a0:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060a6:	b29b      	uxth	r3, r3
 80060a8:	2bff      	cmp	r3, #255	@ 0xff
 80060aa:	d906      	bls.n	80060ba <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	22ff      	movs	r2, #255	@ 0xff
 80060b0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80060b2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80060b6:	617b      	str	r3, [r7, #20]
 80060b8:	e007      	b.n	80060ca <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060be:	b29a      	uxth	r2, r3
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80060c4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80060c8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d024      	beq.n	800611c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d6:	781a      	ldrb	r2, [r3, #0]
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e2:	1c5a      	adds	r2, r3, #1
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060ec:	b29b      	uxth	r3, r3
 80060ee:	3b01      	subs	r3, #1
 80060f0:	b29a      	uxth	r2, r3
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060fa:	3b01      	subs	r3, #1
 80060fc:	b29a      	uxth	r2, r3
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006106:	b2db      	uxtb	r3, r3
 8006108:	3301      	adds	r3, #1
 800610a:	b2da      	uxtb	r2, r3
 800610c:	8979      	ldrh	r1, [r7, #10]
 800610e:	4b4e      	ldr	r3, [pc, #312]	@ (8006248 <HAL_I2C_Master_Transmit+0x228>)
 8006110:	9300      	str	r3, [sp, #0]
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	68f8      	ldr	r0, [r7, #12]
 8006116:	f000 fc05 	bl	8006924 <I2C_TransferConfig>
 800611a:	e066      	b.n	80061ea <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006120:	b2da      	uxtb	r2, r3
 8006122:	8979      	ldrh	r1, [r7, #10]
 8006124:	4b48      	ldr	r3, [pc, #288]	@ (8006248 <HAL_I2C_Master_Transmit+0x228>)
 8006126:	9300      	str	r3, [sp, #0]
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	68f8      	ldr	r0, [r7, #12]
 800612c:	f000 fbfa 	bl	8006924 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8006130:	e05b      	b.n	80061ea <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006132:	693a      	ldr	r2, [r7, #16]
 8006134:	6a39      	ldr	r1, [r7, #32]
 8006136:	68f8      	ldr	r0, [r7, #12]
 8006138:	f000 f9fd 	bl	8006536 <I2C_WaitOnTXISFlagUntilTimeout>
 800613c:	4603      	mov	r3, r0
 800613e:	2b00      	cmp	r3, #0
 8006140:	d001      	beq.n	8006146 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	e07b      	b.n	800623e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800614a:	781a      	ldrb	r2, [r3, #0]
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006156:	1c5a      	adds	r2, r3, #1
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006160:	b29b      	uxth	r3, r3
 8006162:	3b01      	subs	r3, #1
 8006164:	b29a      	uxth	r2, r3
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800616e:	3b01      	subs	r3, #1
 8006170:	b29a      	uxth	r2, r3
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800617a:	b29b      	uxth	r3, r3
 800617c:	2b00      	cmp	r3, #0
 800617e:	d034      	beq.n	80061ea <HAL_I2C_Master_Transmit+0x1ca>
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006184:	2b00      	cmp	r3, #0
 8006186:	d130      	bne.n	80061ea <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	9300      	str	r3, [sp, #0]
 800618c:	6a3b      	ldr	r3, [r7, #32]
 800618e:	2200      	movs	r2, #0
 8006190:	2180      	movs	r1, #128	@ 0x80
 8006192:	68f8      	ldr	r0, [r7, #12]
 8006194:	f000 f976 	bl	8006484 <I2C_WaitOnFlagUntilTimeout>
 8006198:	4603      	mov	r3, r0
 800619a:	2b00      	cmp	r3, #0
 800619c:	d001      	beq.n	80061a2 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e04d      	b.n	800623e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061a6:	b29b      	uxth	r3, r3
 80061a8:	2bff      	cmp	r3, #255	@ 0xff
 80061aa:	d90e      	bls.n	80061ca <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	22ff      	movs	r2, #255	@ 0xff
 80061b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061b6:	b2da      	uxtb	r2, r3
 80061b8:	8979      	ldrh	r1, [r7, #10]
 80061ba:	2300      	movs	r3, #0
 80061bc:	9300      	str	r3, [sp, #0]
 80061be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80061c2:	68f8      	ldr	r0, [r7, #12]
 80061c4:	f000 fbae 	bl	8006924 <I2C_TransferConfig>
 80061c8:	e00f      	b.n	80061ea <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061ce:	b29a      	uxth	r2, r3
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061d8:	b2da      	uxtb	r2, r3
 80061da:	8979      	ldrh	r1, [r7, #10]
 80061dc:	2300      	movs	r3, #0
 80061de:	9300      	str	r3, [sp, #0]
 80061e0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80061e4:	68f8      	ldr	r0, [r7, #12]
 80061e6:	f000 fb9d 	bl	8006924 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061ee:	b29b      	uxth	r3, r3
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d19e      	bne.n	8006132 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80061f4:	693a      	ldr	r2, [r7, #16]
 80061f6:	6a39      	ldr	r1, [r7, #32]
 80061f8:	68f8      	ldr	r0, [r7, #12]
 80061fa:	f000 f9e3 	bl	80065c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80061fe:	4603      	mov	r3, r0
 8006200:	2b00      	cmp	r3, #0
 8006202:	d001      	beq.n	8006208 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8006204:	2301      	movs	r3, #1
 8006206:	e01a      	b.n	800623e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	2220      	movs	r2, #32
 800620e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	6859      	ldr	r1, [r3, #4]
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681a      	ldr	r2, [r3, #0]
 800621a:	4b0c      	ldr	r3, [pc, #48]	@ (800624c <HAL_I2C_Master_Transmit+0x22c>)
 800621c:	400b      	ands	r3, r1
 800621e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2220      	movs	r2, #32
 8006224:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2200      	movs	r2, #0
 800622c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2200      	movs	r2, #0
 8006234:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006238:	2300      	movs	r3, #0
 800623a:	e000      	b.n	800623e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800623c:	2302      	movs	r3, #2
  }
}
 800623e:	4618      	mov	r0, r3
 8006240:	3718      	adds	r7, #24
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}
 8006246:	bf00      	nop
 8006248:	80002000 	.word	0x80002000
 800624c:	fe00e800 	.word	0xfe00e800

08006250 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b088      	sub	sp, #32
 8006254:	af02      	add	r7, sp, #8
 8006256:	60f8      	str	r0, [r7, #12]
 8006258:	607a      	str	r2, [r7, #4]
 800625a:	461a      	mov	r2, r3
 800625c:	460b      	mov	r3, r1
 800625e:	817b      	strh	r3, [r7, #10]
 8006260:	4613      	mov	r3, r2
 8006262:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800626a:	b2db      	uxtb	r3, r3
 800626c:	2b20      	cmp	r3, #32
 800626e:	f040 80db 	bne.w	8006428 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006278:	2b01      	cmp	r3, #1
 800627a:	d101      	bne.n	8006280 <HAL_I2C_Master_Receive+0x30>
 800627c:	2302      	movs	r3, #2
 800627e:	e0d4      	b.n	800642a <HAL_I2C_Master_Receive+0x1da>
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006288:	f7fd fc3a 	bl	8003b00 <HAL_GetTick>
 800628c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	9300      	str	r3, [sp, #0]
 8006292:	2319      	movs	r3, #25
 8006294:	2201      	movs	r2, #1
 8006296:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800629a:	68f8      	ldr	r0, [r7, #12]
 800629c:	f000 f8f2 	bl	8006484 <I2C_WaitOnFlagUntilTimeout>
 80062a0:	4603      	mov	r3, r0
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d001      	beq.n	80062aa <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80062a6:	2301      	movs	r3, #1
 80062a8:	e0bf      	b.n	800642a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	2222      	movs	r2, #34	@ 0x22
 80062ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2210      	movs	r2, #16
 80062b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2200      	movs	r2, #0
 80062be:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	687a      	ldr	r2, [r7, #4]
 80062c4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	893a      	ldrh	r2, [r7, #8]
 80062ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2200      	movs	r2, #0
 80062d0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062d6:	b29b      	uxth	r3, r3
 80062d8:	2bff      	cmp	r3, #255	@ 0xff
 80062da:	d90e      	bls.n	80062fa <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	22ff      	movs	r2, #255	@ 0xff
 80062e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062e6:	b2da      	uxtb	r2, r3
 80062e8:	8979      	ldrh	r1, [r7, #10]
 80062ea:	4b52      	ldr	r3, [pc, #328]	@ (8006434 <HAL_I2C_Master_Receive+0x1e4>)
 80062ec:	9300      	str	r3, [sp, #0]
 80062ee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80062f2:	68f8      	ldr	r0, [r7, #12]
 80062f4:	f000 fb16 	bl	8006924 <I2C_TransferConfig>
 80062f8:	e06d      	b.n	80063d6 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062fe:	b29a      	uxth	r2, r3
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006308:	b2da      	uxtb	r2, r3
 800630a:	8979      	ldrh	r1, [r7, #10]
 800630c:	4b49      	ldr	r3, [pc, #292]	@ (8006434 <HAL_I2C_Master_Receive+0x1e4>)
 800630e:	9300      	str	r3, [sp, #0]
 8006310:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006314:	68f8      	ldr	r0, [r7, #12]
 8006316:	f000 fb05 	bl	8006924 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800631a:	e05c      	b.n	80063d6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800631c:	697a      	ldr	r2, [r7, #20]
 800631e:	6a39      	ldr	r1, [r7, #32]
 8006320:	68f8      	ldr	r0, [r7, #12]
 8006322:	f000 f993 	bl	800664c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006326:	4603      	mov	r3, r0
 8006328:	2b00      	cmp	r3, #0
 800632a:	d001      	beq.n	8006330 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800632c:	2301      	movs	r3, #1
 800632e:	e07c      	b.n	800642a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800633a:	b2d2      	uxtb	r2, r2
 800633c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006342:	1c5a      	adds	r2, r3, #1
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800634c:	3b01      	subs	r3, #1
 800634e:	b29a      	uxth	r2, r3
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006358:	b29b      	uxth	r3, r3
 800635a:	3b01      	subs	r3, #1
 800635c:	b29a      	uxth	r2, r3
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006366:	b29b      	uxth	r3, r3
 8006368:	2b00      	cmp	r3, #0
 800636a:	d034      	beq.n	80063d6 <HAL_I2C_Master_Receive+0x186>
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006370:	2b00      	cmp	r3, #0
 8006372:	d130      	bne.n	80063d6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	9300      	str	r3, [sp, #0]
 8006378:	6a3b      	ldr	r3, [r7, #32]
 800637a:	2200      	movs	r2, #0
 800637c:	2180      	movs	r1, #128	@ 0x80
 800637e:	68f8      	ldr	r0, [r7, #12]
 8006380:	f000 f880 	bl	8006484 <I2C_WaitOnFlagUntilTimeout>
 8006384:	4603      	mov	r3, r0
 8006386:	2b00      	cmp	r3, #0
 8006388:	d001      	beq.n	800638e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	e04d      	b.n	800642a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006392:	b29b      	uxth	r3, r3
 8006394:	2bff      	cmp	r3, #255	@ 0xff
 8006396:	d90e      	bls.n	80063b6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	22ff      	movs	r2, #255	@ 0xff
 800639c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063a2:	b2da      	uxtb	r2, r3
 80063a4:	8979      	ldrh	r1, [r7, #10]
 80063a6:	2300      	movs	r3, #0
 80063a8:	9300      	str	r3, [sp, #0]
 80063aa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80063ae:	68f8      	ldr	r0, [r7, #12]
 80063b0:	f000 fab8 	bl	8006924 <I2C_TransferConfig>
 80063b4:	e00f      	b.n	80063d6 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063ba:	b29a      	uxth	r2, r3
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063c4:	b2da      	uxtb	r2, r3
 80063c6:	8979      	ldrh	r1, [r7, #10]
 80063c8:	2300      	movs	r3, #0
 80063ca:	9300      	str	r3, [sp, #0]
 80063cc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80063d0:	68f8      	ldr	r0, [r7, #12]
 80063d2:	f000 faa7 	bl	8006924 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063da:	b29b      	uxth	r3, r3
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d19d      	bne.n	800631c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063e0:	697a      	ldr	r2, [r7, #20]
 80063e2:	6a39      	ldr	r1, [r7, #32]
 80063e4:	68f8      	ldr	r0, [r7, #12]
 80063e6:	f000 f8ed 	bl	80065c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80063ea:	4603      	mov	r3, r0
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d001      	beq.n	80063f4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80063f0:	2301      	movs	r3, #1
 80063f2:	e01a      	b.n	800642a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	2220      	movs	r2, #32
 80063fa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	6859      	ldr	r1, [r3, #4]
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681a      	ldr	r2, [r3, #0]
 8006406:	4b0c      	ldr	r3, [pc, #48]	@ (8006438 <HAL_I2C_Master_Receive+0x1e8>)
 8006408:	400b      	ands	r3, r1
 800640a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2220      	movs	r2, #32
 8006410:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2200      	movs	r2, #0
 8006418:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2200      	movs	r2, #0
 8006420:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006424:	2300      	movs	r3, #0
 8006426:	e000      	b.n	800642a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8006428:	2302      	movs	r3, #2
  }
}
 800642a:	4618      	mov	r0, r3
 800642c:	3718      	adds	r7, #24
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}
 8006432:	bf00      	nop
 8006434:	80002400 	.word	0x80002400
 8006438:	fe00e800 	.word	0xfe00e800

0800643c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800643c:	b480      	push	{r7}
 800643e:	b083      	sub	sp, #12
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	699b      	ldr	r3, [r3, #24]
 800644a:	f003 0302 	and.w	r3, r3, #2
 800644e:	2b02      	cmp	r3, #2
 8006450:	d103      	bne.n	800645a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	2200      	movs	r2, #0
 8006458:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	699b      	ldr	r3, [r3, #24]
 8006460:	f003 0301 	and.w	r3, r3, #1
 8006464:	2b01      	cmp	r3, #1
 8006466:	d007      	beq.n	8006478 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	699a      	ldr	r2, [r3, #24]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f042 0201 	orr.w	r2, r2, #1
 8006476:	619a      	str	r2, [r3, #24]
  }
}
 8006478:	bf00      	nop
 800647a:	370c      	adds	r7, #12
 800647c:	46bd      	mov	sp, r7
 800647e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006482:	4770      	bx	lr

08006484 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b084      	sub	sp, #16
 8006488:	af00      	add	r7, sp, #0
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	603b      	str	r3, [r7, #0]
 8006490:	4613      	mov	r3, r2
 8006492:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006494:	e03b      	b.n	800650e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006496:	69ba      	ldr	r2, [r7, #24]
 8006498:	6839      	ldr	r1, [r7, #0]
 800649a:	68f8      	ldr	r0, [r7, #12]
 800649c:	f000 f962 	bl	8006764 <I2C_IsErrorOccurred>
 80064a0:	4603      	mov	r3, r0
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d001      	beq.n	80064aa <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80064a6:	2301      	movs	r3, #1
 80064a8:	e041      	b.n	800652e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064b0:	d02d      	beq.n	800650e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064b2:	f7fd fb25 	bl	8003b00 <HAL_GetTick>
 80064b6:	4602      	mov	r2, r0
 80064b8:	69bb      	ldr	r3, [r7, #24]
 80064ba:	1ad3      	subs	r3, r2, r3
 80064bc:	683a      	ldr	r2, [r7, #0]
 80064be:	429a      	cmp	r2, r3
 80064c0:	d302      	bcc.n	80064c8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d122      	bne.n	800650e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	699a      	ldr	r2, [r3, #24]
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	4013      	ands	r3, r2
 80064d2:	68ba      	ldr	r2, [r7, #8]
 80064d4:	429a      	cmp	r2, r3
 80064d6:	bf0c      	ite	eq
 80064d8:	2301      	moveq	r3, #1
 80064da:	2300      	movne	r3, #0
 80064dc:	b2db      	uxtb	r3, r3
 80064de:	461a      	mov	r2, r3
 80064e0:	79fb      	ldrb	r3, [r7, #7]
 80064e2:	429a      	cmp	r2, r3
 80064e4:	d113      	bne.n	800650e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064ea:	f043 0220 	orr.w	r2, r3, #32
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2220      	movs	r2, #32
 80064f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2200      	movs	r2, #0
 80064fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	2200      	movs	r2, #0
 8006506:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	e00f      	b.n	800652e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	699a      	ldr	r2, [r3, #24]
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	4013      	ands	r3, r2
 8006518:	68ba      	ldr	r2, [r7, #8]
 800651a:	429a      	cmp	r2, r3
 800651c:	bf0c      	ite	eq
 800651e:	2301      	moveq	r3, #1
 8006520:	2300      	movne	r3, #0
 8006522:	b2db      	uxtb	r3, r3
 8006524:	461a      	mov	r2, r3
 8006526:	79fb      	ldrb	r3, [r7, #7]
 8006528:	429a      	cmp	r2, r3
 800652a:	d0b4      	beq.n	8006496 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800652c:	2300      	movs	r3, #0
}
 800652e:	4618      	mov	r0, r3
 8006530:	3710      	adds	r7, #16
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}

08006536 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006536:	b580      	push	{r7, lr}
 8006538:	b084      	sub	sp, #16
 800653a:	af00      	add	r7, sp, #0
 800653c:	60f8      	str	r0, [r7, #12]
 800653e:	60b9      	str	r1, [r7, #8]
 8006540:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006542:	e033      	b.n	80065ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006544:	687a      	ldr	r2, [r7, #4]
 8006546:	68b9      	ldr	r1, [r7, #8]
 8006548:	68f8      	ldr	r0, [r7, #12]
 800654a:	f000 f90b 	bl	8006764 <I2C_IsErrorOccurred>
 800654e:	4603      	mov	r3, r0
 8006550:	2b00      	cmp	r3, #0
 8006552:	d001      	beq.n	8006558 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006554:	2301      	movs	r3, #1
 8006556:	e031      	b.n	80065bc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800655e:	d025      	beq.n	80065ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006560:	f7fd face 	bl	8003b00 <HAL_GetTick>
 8006564:	4602      	mov	r2, r0
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	1ad3      	subs	r3, r2, r3
 800656a:	68ba      	ldr	r2, [r7, #8]
 800656c:	429a      	cmp	r2, r3
 800656e:	d302      	bcc.n	8006576 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d11a      	bne.n	80065ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	699b      	ldr	r3, [r3, #24]
 800657c:	f003 0302 	and.w	r3, r3, #2
 8006580:	2b02      	cmp	r3, #2
 8006582:	d013      	beq.n	80065ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006588:	f043 0220 	orr.w	r2, r3, #32
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2220      	movs	r2, #32
 8006594:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2200      	movs	r2, #0
 800659c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2200      	movs	r2, #0
 80065a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80065a8:	2301      	movs	r3, #1
 80065aa:	e007      	b.n	80065bc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	699b      	ldr	r3, [r3, #24]
 80065b2:	f003 0302 	and.w	r3, r3, #2
 80065b6:	2b02      	cmp	r3, #2
 80065b8:	d1c4      	bne.n	8006544 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80065ba:	2300      	movs	r3, #0
}
 80065bc:	4618      	mov	r0, r3
 80065be:	3710      	adds	r7, #16
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}

080065c4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b084      	sub	sp, #16
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	60f8      	str	r0, [r7, #12]
 80065cc:	60b9      	str	r1, [r7, #8]
 80065ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80065d0:	e02f      	b.n	8006632 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80065d2:	687a      	ldr	r2, [r7, #4]
 80065d4:	68b9      	ldr	r1, [r7, #8]
 80065d6:	68f8      	ldr	r0, [r7, #12]
 80065d8:	f000 f8c4 	bl	8006764 <I2C_IsErrorOccurred>
 80065dc:	4603      	mov	r3, r0
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d001      	beq.n	80065e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80065e2:	2301      	movs	r3, #1
 80065e4:	e02d      	b.n	8006642 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065e6:	f7fd fa8b 	bl	8003b00 <HAL_GetTick>
 80065ea:	4602      	mov	r2, r0
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	1ad3      	subs	r3, r2, r3
 80065f0:	68ba      	ldr	r2, [r7, #8]
 80065f2:	429a      	cmp	r2, r3
 80065f4:	d302      	bcc.n	80065fc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d11a      	bne.n	8006632 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	699b      	ldr	r3, [r3, #24]
 8006602:	f003 0320 	and.w	r3, r3, #32
 8006606:	2b20      	cmp	r3, #32
 8006608:	d013      	beq.n	8006632 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800660e:	f043 0220 	orr.w	r2, r3, #32
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	2220      	movs	r2, #32
 800661a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	2200      	movs	r2, #0
 8006622:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	2200      	movs	r2, #0
 800662a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	e007      	b.n	8006642 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	699b      	ldr	r3, [r3, #24]
 8006638:	f003 0320 	and.w	r3, r3, #32
 800663c:	2b20      	cmp	r3, #32
 800663e:	d1c8      	bne.n	80065d2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006640:	2300      	movs	r3, #0
}
 8006642:	4618      	mov	r0, r3
 8006644:	3710      	adds	r7, #16
 8006646:	46bd      	mov	sp, r7
 8006648:	bd80      	pop	{r7, pc}
	...

0800664c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b086      	sub	sp, #24
 8006650:	af00      	add	r7, sp, #0
 8006652:	60f8      	str	r0, [r7, #12]
 8006654:	60b9      	str	r1, [r7, #8]
 8006656:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006658:	2300      	movs	r3, #0
 800665a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800665c:	e071      	b.n	8006742 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800665e:	687a      	ldr	r2, [r7, #4]
 8006660:	68b9      	ldr	r1, [r7, #8]
 8006662:	68f8      	ldr	r0, [r7, #12]
 8006664:	f000 f87e 	bl	8006764 <I2C_IsErrorOccurred>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d001      	beq.n	8006672 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	699b      	ldr	r3, [r3, #24]
 8006678:	f003 0320 	and.w	r3, r3, #32
 800667c:	2b20      	cmp	r3, #32
 800667e:	d13b      	bne.n	80066f8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8006680:	7dfb      	ldrb	r3, [r7, #23]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d138      	bne.n	80066f8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	699b      	ldr	r3, [r3, #24]
 800668c:	f003 0304 	and.w	r3, r3, #4
 8006690:	2b04      	cmp	r3, #4
 8006692:	d105      	bne.n	80066a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006698:	2b00      	cmp	r3, #0
 800669a:	d001      	beq.n	80066a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800669c:	2300      	movs	r3, #0
 800669e:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	699b      	ldr	r3, [r3, #24]
 80066a6:	f003 0310 	and.w	r3, r3, #16
 80066aa:	2b10      	cmp	r3, #16
 80066ac:	d121      	bne.n	80066f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	2210      	movs	r2, #16
 80066b4:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2204      	movs	r2, #4
 80066ba:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	2220      	movs	r2, #32
 80066c2:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	6859      	ldr	r1, [r3, #4]
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681a      	ldr	r2, [r3, #0]
 80066ce:	4b24      	ldr	r3, [pc, #144]	@ (8006760 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80066d0:	400b      	ands	r3, r1
 80066d2:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2220      	movs	r2, #32
 80066d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	2200      	movs	r2, #0
 80066e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2200      	movs	r2, #0
 80066e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
 80066ee:	75fb      	strb	r3, [r7, #23]
 80066f0:	e002      	b.n	80066f8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2200      	movs	r2, #0
 80066f6:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80066f8:	f7fd fa02 	bl	8003b00 <HAL_GetTick>
 80066fc:	4602      	mov	r2, r0
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	1ad3      	subs	r3, r2, r3
 8006702:	68ba      	ldr	r2, [r7, #8]
 8006704:	429a      	cmp	r2, r3
 8006706:	d302      	bcc.n	800670e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d119      	bne.n	8006742 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800670e:	7dfb      	ldrb	r3, [r7, #23]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d116      	bne.n	8006742 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	699b      	ldr	r3, [r3, #24]
 800671a:	f003 0304 	and.w	r3, r3, #4
 800671e:	2b04      	cmp	r3, #4
 8006720:	d00f      	beq.n	8006742 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006726:	f043 0220 	orr.w	r2, r3, #32
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	2220      	movs	r2, #32
 8006732:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2200      	movs	r2, #0
 800673a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800673e:	2301      	movs	r3, #1
 8006740:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	699b      	ldr	r3, [r3, #24]
 8006748:	f003 0304 	and.w	r3, r3, #4
 800674c:	2b04      	cmp	r3, #4
 800674e:	d002      	beq.n	8006756 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8006750:	7dfb      	ldrb	r3, [r7, #23]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d083      	beq.n	800665e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8006756:	7dfb      	ldrb	r3, [r7, #23]
}
 8006758:	4618      	mov	r0, r3
 800675a:	3718      	adds	r7, #24
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}
 8006760:	fe00e800 	.word	0xfe00e800

08006764 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b08a      	sub	sp, #40	@ 0x28
 8006768:	af00      	add	r7, sp, #0
 800676a:	60f8      	str	r0, [r7, #12]
 800676c:	60b9      	str	r1, [r7, #8]
 800676e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006770:	2300      	movs	r3, #0
 8006772:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	699b      	ldr	r3, [r3, #24]
 800677c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800677e:	2300      	movs	r3, #0
 8006780:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006786:	69bb      	ldr	r3, [r7, #24]
 8006788:	f003 0310 	and.w	r3, r3, #16
 800678c:	2b00      	cmp	r3, #0
 800678e:	d068      	beq.n	8006862 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	2210      	movs	r2, #16
 8006796:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006798:	e049      	b.n	800682e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067a0:	d045      	beq.n	800682e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80067a2:	f7fd f9ad 	bl	8003b00 <HAL_GetTick>
 80067a6:	4602      	mov	r2, r0
 80067a8:	69fb      	ldr	r3, [r7, #28]
 80067aa:	1ad3      	subs	r3, r2, r3
 80067ac:	68ba      	ldr	r2, [r7, #8]
 80067ae:	429a      	cmp	r2, r3
 80067b0:	d302      	bcc.n	80067b8 <I2C_IsErrorOccurred+0x54>
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d13a      	bne.n	800682e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	685b      	ldr	r3, [r3, #4]
 80067be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80067c2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80067ca:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	699b      	ldr	r3, [r3, #24]
 80067d2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80067d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067da:	d121      	bne.n	8006820 <I2C_IsErrorOccurred+0xbc>
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80067e2:	d01d      	beq.n	8006820 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80067e4:	7cfb      	ldrb	r3, [r7, #19]
 80067e6:	2b20      	cmp	r3, #32
 80067e8:	d01a      	beq.n	8006820 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	685a      	ldr	r2, [r3, #4]
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80067f8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80067fa:	f7fd f981 	bl	8003b00 <HAL_GetTick>
 80067fe:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006800:	e00e      	b.n	8006820 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006802:	f7fd f97d 	bl	8003b00 <HAL_GetTick>
 8006806:	4602      	mov	r2, r0
 8006808:	69fb      	ldr	r3, [r7, #28]
 800680a:	1ad3      	subs	r3, r2, r3
 800680c:	2b19      	cmp	r3, #25
 800680e:	d907      	bls.n	8006820 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006810:	6a3b      	ldr	r3, [r7, #32]
 8006812:	f043 0320 	orr.w	r3, r3, #32
 8006816:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006818:	2301      	movs	r3, #1
 800681a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800681e:	e006      	b.n	800682e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	699b      	ldr	r3, [r3, #24]
 8006826:	f003 0320 	and.w	r3, r3, #32
 800682a:	2b20      	cmp	r3, #32
 800682c:	d1e9      	bne.n	8006802 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	699b      	ldr	r3, [r3, #24]
 8006834:	f003 0320 	and.w	r3, r3, #32
 8006838:	2b20      	cmp	r3, #32
 800683a:	d003      	beq.n	8006844 <I2C_IsErrorOccurred+0xe0>
 800683c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006840:	2b00      	cmp	r3, #0
 8006842:	d0aa      	beq.n	800679a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006844:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006848:	2b00      	cmp	r3, #0
 800684a:	d103      	bne.n	8006854 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	2220      	movs	r2, #32
 8006852:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006854:	6a3b      	ldr	r3, [r7, #32]
 8006856:	f043 0304 	orr.w	r3, r3, #4
 800685a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800685c:	2301      	movs	r3, #1
 800685e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	699b      	ldr	r3, [r3, #24]
 8006868:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800686a:	69bb      	ldr	r3, [r7, #24]
 800686c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006870:	2b00      	cmp	r3, #0
 8006872:	d00b      	beq.n	800688c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006874:	6a3b      	ldr	r3, [r7, #32]
 8006876:	f043 0301 	orr.w	r3, r3, #1
 800687a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006884:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006886:	2301      	movs	r3, #1
 8006888:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800688c:	69bb      	ldr	r3, [r7, #24]
 800688e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006892:	2b00      	cmp	r3, #0
 8006894:	d00b      	beq.n	80068ae <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006896:	6a3b      	ldr	r3, [r7, #32]
 8006898:	f043 0308 	orr.w	r3, r3, #8
 800689c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80068a6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80068a8:	2301      	movs	r3, #1
 80068aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80068ae:	69bb      	ldr	r3, [r7, #24]
 80068b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d00b      	beq.n	80068d0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80068b8:	6a3b      	ldr	r3, [r7, #32]
 80068ba:	f043 0302 	orr.w	r3, r3, #2
 80068be:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80068c8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80068ca:	2301      	movs	r3, #1
 80068cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80068d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d01c      	beq.n	8006912 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80068d8:	68f8      	ldr	r0, [r7, #12]
 80068da:	f7ff fdaf 	bl	800643c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	6859      	ldr	r1, [r3, #4]
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681a      	ldr	r2, [r3, #0]
 80068e8:	4b0d      	ldr	r3, [pc, #52]	@ (8006920 <I2C_IsErrorOccurred+0x1bc>)
 80068ea:	400b      	ands	r3, r1
 80068ec:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80068f2:	6a3b      	ldr	r3, [r7, #32]
 80068f4:	431a      	orrs	r2, r3
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	2220      	movs	r2, #32
 80068fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	2200      	movs	r2, #0
 8006906:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	2200      	movs	r2, #0
 800690e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8006912:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006916:	4618      	mov	r0, r3
 8006918:	3728      	adds	r7, #40	@ 0x28
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}
 800691e:	bf00      	nop
 8006920:	fe00e800 	.word	0xfe00e800

08006924 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006924:	b480      	push	{r7}
 8006926:	b087      	sub	sp, #28
 8006928:	af00      	add	r7, sp, #0
 800692a:	60f8      	str	r0, [r7, #12]
 800692c:	607b      	str	r3, [r7, #4]
 800692e:	460b      	mov	r3, r1
 8006930:	817b      	strh	r3, [r7, #10]
 8006932:	4613      	mov	r3, r2
 8006934:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006936:	897b      	ldrh	r3, [r7, #10]
 8006938:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800693c:	7a7b      	ldrb	r3, [r7, #9]
 800693e:	041b      	lsls	r3, r3, #16
 8006940:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006944:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800694a:	6a3b      	ldr	r3, [r7, #32]
 800694c:	4313      	orrs	r3, r2
 800694e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006952:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	685a      	ldr	r2, [r3, #4]
 800695a:	6a3b      	ldr	r3, [r7, #32]
 800695c:	0d5b      	lsrs	r3, r3, #21
 800695e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8006962:	4b08      	ldr	r3, [pc, #32]	@ (8006984 <I2C_TransferConfig+0x60>)
 8006964:	430b      	orrs	r3, r1
 8006966:	43db      	mvns	r3, r3
 8006968:	ea02 0103 	and.w	r1, r2, r3
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	697a      	ldr	r2, [r7, #20]
 8006972:	430a      	orrs	r2, r1
 8006974:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006976:	bf00      	nop
 8006978:	371c      	adds	r7, #28
 800697a:	46bd      	mov	sp, r7
 800697c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006980:	4770      	bx	lr
 8006982:	bf00      	nop
 8006984:	03ff63ff 	.word	0x03ff63ff

08006988 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006988:	b480      	push	{r7}
 800698a:	b083      	sub	sp, #12
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
 8006990:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006998:	b2db      	uxtb	r3, r3
 800699a:	2b20      	cmp	r3, #32
 800699c:	d138      	bne.n	8006a10 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	d101      	bne.n	80069ac <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80069a8:	2302      	movs	r3, #2
 80069aa:	e032      	b.n	8006a12 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2201      	movs	r2, #1
 80069b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2224      	movs	r2, #36	@ 0x24
 80069b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	681a      	ldr	r2, [r3, #0]
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f022 0201 	bic.w	r2, r2, #1
 80069ca:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	681a      	ldr	r2, [r3, #0]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80069da:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	6819      	ldr	r1, [r3, #0]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	683a      	ldr	r2, [r7, #0]
 80069e8:	430a      	orrs	r2, r1
 80069ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	681a      	ldr	r2, [r3, #0]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f042 0201 	orr.w	r2, r2, #1
 80069fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2220      	movs	r2, #32
 8006a00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2200      	movs	r2, #0
 8006a08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	e000      	b.n	8006a12 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006a10:	2302      	movs	r3, #2
  }
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	370c      	adds	r7, #12
 8006a16:	46bd      	mov	sp, r7
 8006a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1c:	4770      	bx	lr

08006a1e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006a1e:	b480      	push	{r7}
 8006a20:	b085      	sub	sp, #20
 8006a22:	af00      	add	r7, sp, #0
 8006a24:	6078      	str	r0, [r7, #4]
 8006a26:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a2e:	b2db      	uxtb	r3, r3
 8006a30:	2b20      	cmp	r3, #32
 8006a32:	d139      	bne.n	8006aa8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006a3a:	2b01      	cmp	r3, #1
 8006a3c:	d101      	bne.n	8006a42 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006a3e:	2302      	movs	r3, #2
 8006a40:	e033      	b.n	8006aaa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2201      	movs	r2, #1
 8006a46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2224      	movs	r2, #36	@ 0x24
 8006a4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	681a      	ldr	r2, [r3, #0]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f022 0201 	bic.w	r2, r2, #1
 8006a60:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006a70:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	021b      	lsls	r3, r3, #8
 8006a76:	68fa      	ldr	r2, [r7, #12]
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	68fa      	ldr	r2, [r7, #12]
 8006a82:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	681a      	ldr	r2, [r3, #0]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f042 0201 	orr.w	r2, r2, #1
 8006a92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2220      	movs	r2, #32
 8006a98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	e000      	b.n	8006aaa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006aa8:	2302      	movs	r3, #2
  }
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3714      	adds	r7, #20
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab4:	4770      	bx	lr
	...

08006ab8 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b084      	sub	sp, #16
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d01e      	beq.n	8006b08 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8006aca:	4b13      	ldr	r3, [pc, #76]	@ (8006b18 <HAL_IPCC_Init+0x60>)
 8006acc:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006ad4:	b2db      	uxtb	r3, r3
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d102      	bne.n	8006ae0 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f7fb faf0 	bl	80020c0 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8006ae0:	68b8      	ldr	r0, [r7, #8]
 8006ae2:	f000 f85b 	bl	8006b9c <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f000 f82c 	bl	8006b50 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2200      	movs	r2, #0
 8006afc:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2201      	movs	r2, #1
 8006b02:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8006b06:	e001      	b.n	8006b0c <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8006b0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b0e:	4618      	mov	r0, r3
 8006b10:	3710      	adds	r7, #16
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}
 8006b16:	bf00      	nop
 8006b18:	58000c00 	.word	0x58000c00

08006b1c <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b085      	sub	sp, #20
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	60f8      	str	r0, [r7, #12]
 8006b24:	60b9      	str	r1, [r7, #8]
 8006b26:	4613      	mov	r3, r2
 8006b28:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8006b2a:	bf00      	nop
 8006b2c:	3714      	adds	r7, #20
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b34:	4770      	bx	lr

08006b36 <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8006b36:	b480      	push	{r7}
 8006b38:	b085      	sub	sp, #20
 8006b3a:	af00      	add	r7, sp, #0
 8006b3c:	60f8      	str	r0, [r7, #12]
 8006b3e:	60b9      	str	r1, [r7, #8]
 8006b40:	4613      	mov	r3, r2
 8006b42:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8006b44:	bf00      	nop
 8006b46:	3714      	adds	r7, #20
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr

08006b50 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b085      	sub	sp, #20
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8006b58:	2300      	movs	r3, #0
 8006b5a:	60fb      	str	r3, [r7, #12]
 8006b5c:	e00f      	b.n	8006b7e <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8006b5e:	687a      	ldr	r2, [r7, #4]
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	009b      	lsls	r3, r3, #2
 8006b64:	4413      	add	r3, r2
 8006b66:	4a0b      	ldr	r2, [pc, #44]	@ (8006b94 <IPCC_SetDefaultCallbacks+0x44>)
 8006b68:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8006b6a:	687a      	ldr	r2, [r7, #4]
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	3306      	adds	r3, #6
 8006b70:	009b      	lsls	r3, r3, #2
 8006b72:	4413      	add	r3, r2
 8006b74:	4a08      	ldr	r2, [pc, #32]	@ (8006b98 <IPCC_SetDefaultCallbacks+0x48>)
 8006b76:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	3301      	adds	r3, #1
 8006b7c:	60fb      	str	r3, [r7, #12]
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	2b05      	cmp	r3, #5
 8006b82:	d9ec      	bls.n	8006b5e <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8006b84:	bf00      	nop
 8006b86:	bf00      	nop
 8006b88:	3714      	adds	r7, #20
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b90:	4770      	bx	lr
 8006b92:	bf00      	nop
 8006b94:	08006b1d 	.word	0x08006b1d
 8006b98:	08006b37 	.word	0x08006b37

08006b9c <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b083      	sub	sp, #12
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 8006bb0:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	223f      	movs	r2, #63	@ 0x3f
 8006bb6:	609a      	str	r2, [r3, #8]
}
 8006bb8:	bf00      	nop
 8006bba:	370c      	adds	r7, #12
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc2:	4770      	bx	lr

08006bc4 <LL_APB1_GRP1_ForceReset>:
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b083      	sub	sp, #12
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8006bcc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006bd0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006bd2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	638b      	str	r3, [r1, #56]	@ 0x38
}
 8006bdc:	bf00      	nop
 8006bde:	370c      	adds	r7, #12
 8006be0:	46bd      	mov	sp, r7
 8006be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be6:	4770      	bx	lr

08006be8 <LL_APB1_GRP2_ForceReset>:
{
 8006be8:	b480      	push	{r7}
 8006bea:	b083      	sub	sp, #12
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 8006bf0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006bf4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006bf6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8006c00:	bf00      	nop
 8006c02:	370c      	adds	r7, #12
 8006c04:	46bd      	mov	sp, r7
 8006c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0a:	4770      	bx	lr

08006c0c <LL_APB1_GRP1_ReleaseReset>:
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b083      	sub	sp, #12
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8006c14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	43db      	mvns	r3, r3
 8006c1e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006c22:	4013      	ands	r3, r2
 8006c24:	638b      	str	r3, [r1, #56]	@ 0x38
}
 8006c26:	bf00      	nop
 8006c28:	370c      	adds	r7, #12
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c30:	4770      	bx	lr

08006c32 <LL_APB1_GRP2_ReleaseReset>:
{
 8006c32:	b480      	push	{r7}
 8006c34:	b083      	sub	sp, #12
 8006c36:	af00      	add	r7, sp, #0
 8006c38:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 8006c3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	43db      	mvns	r3, r3
 8006c44:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006c48:	4013      	ands	r3, r2
 8006c4a:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8006c4c:	bf00      	nop
 8006c4e:	370c      	adds	r7, #12
 8006c50:	46bd      	mov	sp, r7
 8006c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c56:	4770      	bx	lr

08006c58 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b084      	sub	sp, #16
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d101      	bne.n	8006c6a <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e08f      	b.n	8006d8a <HAL_LPTIM_Init+0x132>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8006c76:	b2db      	uxtb	r3, r3
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d106      	bne.n	8006c8a <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8006c84:	6878      	ldr	r0, [r7, #4]
 8006c86:	f7fb fb09 	bl	800229c <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2202      	movs	r2, #2
 8006c8e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	68db      	ldr	r3, [r3, #12]
 8006c98:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	2b01      	cmp	r3, #1
 8006ca0:	d004      	beq.n	8006cac <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ca6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006caa:	d103      	bne.n	8006cb4 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	f023 031e 	bic.w	r3, r3, #30
 8006cb2:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	695b      	ldr	r3, [r3, #20]
 8006cb8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d005      	beq.n	8006ccc <HAL_LPTIM_Init+0x74>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8006cc6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006cca:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8006ccc:	68fa      	ldr	r2, [r7, #12]
 8006cce:	4b31      	ldr	r3, [pc, #196]	@ (8006d94 <HAL_LPTIM_Init+0x13c>)
 8006cd0:	4013      	ands	r3, r2
 8006cd2:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006cdc:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8006ce2:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 8006ce8:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8006cee:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006cf0:	68fa      	ldr	r2, [r7, #12]
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	685b      	ldr	r3, [r3, #4]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d107      	bne.n	8006d0e <HAL_LPTIM_Init+0xb6>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8006d06:	4313      	orrs	r3, r2
 8006d08:	68fa      	ldr	r2, [r7, #12]
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	685b      	ldr	r3, [r3, #4]
 8006d12:	2b01      	cmp	r3, #1
 8006d14:	d004      	beq.n	8006d20 <HAL_LPTIM_Init+0xc8>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d1a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006d1e:	d107      	bne.n	8006d30 <HAL_LPTIM_Init+0xd8>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	68fa      	ldr	r2, [r7, #12]
 8006d2c:	4313      	orrs	r3, r2
 8006d2e:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	695b      	ldr	r3, [r3, #20]
 8006d34:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d00a      	beq.n	8006d52 <HAL_LPTIM_Init+0xfa>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8006d44:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8006d4a:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8006d4c:	68fa      	ldr	r2, [r7, #12]
 8006d4e:	4313      	orrs	r3, r2
 8006d50:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	68fa      	ldr	r2, [r7, #12]
 8006d58:	60da      	str	r2, [r3, #12]
#if defined(LPTIM_OR_OR)

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a0e      	ldr	r2, [pc, #56]	@ (8006d98 <HAL_LPTIM_Init+0x140>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d108      	bne.n	8006d76 <HAL_LPTIM_Init+0x11e>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	430a      	orrs	r2, r1
 8006d72:	621a      	str	r2, [r3, #32]
 8006d74:	e004      	b.n	8006d80 <HAL_LPTIM_Init+0x128>
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	687a      	ldr	r2, [r7, #4]
 8006d7c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006d7e:	621a      	str	r2, [r3, #32]
  }
#endif /* LPTIM_OR_OR */

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2201      	movs	r2, #1
 8006d84:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8006d88:	2300      	movs	r3, #0
}
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	3710      	adds	r7, #16
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	bd80      	pop	{r7, pc}
 8006d92:	bf00      	nop
 8006d94:	ff19f1fe 	.word	0xff19f1fe
 8006d98:	40007c00 	.word	0x40007c00

08006d9c <HAL_LPTIM_DeInit>:
  * @brief  DeInitialize the LPTIM peripheral.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_DeInit(LPTIM_HandleTypeDef *hlptim)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b082      	sub	sp, #8
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d101      	bne.n	8006dae <HAL_LPTIM_DeInit+0x12>
  {
    return HAL_ERROR;
 8006daa:	2301      	movs	r3, #1
 8006dac:	e01a      	b.n	8006de4 <HAL_LPTIM_DeInit+0x48>
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2202      	movs	r2, #2
 8006db2:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Disable the LPTIM Peripheral Clock */
  __HAL_LPTIM_DISABLE(hlptim);
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f000 f9a0 	bl	80070fc <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8006dbc:	6878      	ldr	r0, [r7, #4]
 8006dbe:	f000 f95f 	bl	8007080 <HAL_LPTIM_GetState>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	2b03      	cmp	r3, #3
 8006dc6:	d101      	bne.n	8006dcc <HAL_LPTIM_DeInit+0x30>
  {
    return HAL_TIMEOUT;
 8006dc8:	2303      	movs	r3, #3
 8006dca:	e00b      	b.n	8006de4 <HAL_LPTIM_DeInit+0x48>

  /* DeInit the low level hardware: CLOCK, NVIC.*/
  hlptim->MspDeInitCallback(hlptim);
#else
  /* DeInit the low level hardware: CLOCK, NVIC.*/
  HAL_LPTIM_MspDeInit(hlptim);
 8006dcc:	6878      	ldr	r0, [r7, #4]
 8006dce:	f7fb facd 	bl	800236c <HAL_LPTIM_MspDeInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_RESET;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Release Lock */
  __HAL_UNLOCK(hlptim);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Return function status */
  return HAL_OK;
 8006de2:	2300      	movs	r3, #0
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3708      	adds	r7, #8
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}

08006dec <HAL_LPTIM_PWM_Start>:
  * @param  Pulse Specifies the compare value.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b084      	sub	sp, #16
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	60f8      	str	r0, [r7, #12]
 8006df4:	60b9      	str	r1, [r7, #8]
 8006df6:	607a      	str	r2, [r7, #4]
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));
  assert_param(IS_LPTIM_PULSE(Pulse));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	2202      	movs	r2, #2
 8006dfc:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Reset WAVE bit to set PWM mode */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	68da      	ldr	r2, [r3, #12]
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8006e0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	691a      	ldr	r2, [r3, #16]
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f042 0201 	orr.w	r2, r2, #1
 8006e1e:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	2210      	movs	r2, #16
 8006e26:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	68ba      	ldr	r2, [r7, #8]
 8006e2e:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8006e30:	2110      	movs	r1, #16
 8006e32:	68f8      	ldr	r0, [r7, #12]
 8006e34:	f000 f932 	bl	800709c <LPTIM_WaitForFlag>
 8006e38:	4603      	mov	r3, r0
 8006e3a:	2b03      	cmp	r3, #3
 8006e3c:	d101      	bne.n	8006e42 <HAL_LPTIM_PWM_Start+0x56>
  {
    return HAL_TIMEOUT;
 8006e3e:	2303      	movs	r3, #3
 8006e40:	e01d      	b.n	8006e7e <HAL_LPTIM_PWM_Start+0x92>
  }

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	2208      	movs	r2, #8
 8006e48:	605a      	str	r2, [r3, #4]

  /* Load the pulse value in the compare register */
  __HAL_LPTIM_COMPARE_SET(hlptim, Pulse);
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	687a      	ldr	r2, [r7, #4]
 8006e50:	615a      	str	r2, [r3, #20]

  /* Wait for the completion of the write operation to the LPTIM_CMP register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8006e52:	2108      	movs	r1, #8
 8006e54:	68f8      	ldr	r0, [r7, #12]
 8006e56:	f000 f921 	bl	800709c <LPTIM_WaitForFlag>
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	2b03      	cmp	r3, #3
 8006e5e:	d101      	bne.n	8006e64 <HAL_LPTIM_PWM_Start+0x78>
  {
    return HAL_TIMEOUT;
 8006e60:	2303      	movs	r3, #3
 8006e62:	e00c      	b.n	8006e7e <HAL_LPTIM_PWM_Start+0x92>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	691a      	ldr	r2, [r3, #16]
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f042 0204 	orr.w	r2, r2, #4
 8006e72:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2201      	movs	r2, #1
 8006e78:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8006e7c:	2300      	movs	r3, #0
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	3710      	adds	r7, #16
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}

08006e86 <HAL_LPTIM_PWM_Stop>:
  * @brief  Stop the LPTIM PWM generation.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Stop(LPTIM_HandleTypeDef *hlptim)
{
 8006e86:	b580      	push	{r7, lr}
 8006e88:	b082      	sub	sp, #8
 8006e8a:	af00      	add	r7, sp, #0
 8006e8c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2202      	movs	r2, #2
 8006e92:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	f000 f930 	bl	80070fc <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8006e9c:	6878      	ldr	r0, [r7, #4]
 8006e9e:	f000 f8ef 	bl	8007080 <HAL_LPTIM_GetState>
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	2b03      	cmp	r3, #3
 8006ea6:	d101      	bne.n	8006eac <HAL_LPTIM_PWM_Stop+0x26>
  {
    return HAL_TIMEOUT;
 8006ea8:	2303      	movs	r3, #3
 8006eaa:	e004      	b.n	8006eb6 <HAL_LPTIM_PWM_Stop+0x30>
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8006eb4:	2300      	movs	r3, #0
}
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	3708      	adds	r7, #8
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	bd80      	pop	{r7, pc}

08006ebe <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8006ebe:	b580      	push	{r7, lr}
 8006ec0:	b082      	sub	sp, #8
 8006ec2:	af00      	add	r7, sp, #0
 8006ec4:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f003 0301 	and.w	r3, r3, #1
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	d10d      	bne.n	8006ef0 <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	f003 0301 	and.w	r3, r3, #1
 8006ede:	2b01      	cmp	r3, #1
 8006ee0:	d106      	bne.n	8006ef0 <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8006eea:	6878      	ldr	r0, [r7, #4]
 8006eec:	f000 f882 	bl	8006ff4 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f003 0302 	and.w	r3, r3, #2
 8006efa:	2b02      	cmp	r3, #2
 8006efc:	d10d      	bne.n	8006f1a <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	689b      	ldr	r3, [r3, #8]
 8006f04:	f003 0302 	and.w	r3, r3, #2
 8006f08:	2b02      	cmp	r3, #2
 8006f0a:	d106      	bne.n	8006f1a <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	2202      	movs	r2, #2
 8006f12:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f000 f877 	bl	8007008 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f003 0304 	and.w	r3, r3, #4
 8006f24:	2b04      	cmp	r3, #4
 8006f26:	d10d      	bne.n	8006f44 <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	689b      	ldr	r3, [r3, #8]
 8006f2e:	f003 0304 	and.w	r3, r3, #4
 8006f32:	2b04      	cmp	r3, #4
 8006f34:	d106      	bne.n	8006f44 <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	2204      	movs	r2, #4
 8006f3c:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f000 f86c 	bl	800701c <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f003 0308 	and.w	r3, r3, #8
 8006f4e:	2b08      	cmp	r3, #8
 8006f50:	d10d      	bne.n	8006f6e <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	689b      	ldr	r3, [r3, #8]
 8006f58:	f003 0308 	and.w	r3, r3, #8
 8006f5c:	2b08      	cmp	r3, #8
 8006f5e:	d106      	bne.n	8006f6e <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	2208      	movs	r2, #8
 8006f66:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	f000 f861 	bl	8007030 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f003 0310 	and.w	r3, r3, #16
 8006f78:	2b10      	cmp	r3, #16
 8006f7a:	d10d      	bne.n	8006f98 <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	689b      	ldr	r3, [r3, #8]
 8006f82:	f003 0310 	and.w	r3, r3, #16
 8006f86:	2b10      	cmp	r3, #16
 8006f88:	d106      	bne.n	8006f98 <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	2210      	movs	r2, #16
 8006f90:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f000 f856 	bl	8007044 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f003 0320 	and.w	r3, r3, #32
 8006fa2:	2b20      	cmp	r3, #32
 8006fa4:	d10d      	bne.n	8006fc2 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	689b      	ldr	r3, [r3, #8]
 8006fac:	f003 0320 	and.w	r3, r3, #32
 8006fb0:	2b20      	cmp	r3, #32
 8006fb2:	d106      	bne.n	8006fc2 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	2220      	movs	r2, #32
 8006fba:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f000 f84b 	bl	8007058 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fcc:	2b40      	cmp	r3, #64	@ 0x40
 8006fce:	d10d      	bne.n	8006fec <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	689b      	ldr	r3, [r3, #8]
 8006fd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fda:	2b40      	cmp	r3, #64	@ 0x40
 8006fdc:	d106      	bne.n	8006fec <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	2240      	movs	r2, #64	@ 0x40
 8006fe4:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f000 f840 	bl	800706c <HAL_LPTIM_DirectionDownCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 8006fec:	bf00      	nop
 8006fee:	3708      	adds	r7, #8
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}

08006ff4 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b083      	sub	sp, #12
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8006ffc:	bf00      	nop
 8006ffe:	370c      	adds	r7, #12
 8007000:	46bd      	mov	sp, r7
 8007002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007006:	4770      	bx	lr

08007008 <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8007008:	b480      	push	{r7}
 800700a:	b083      	sub	sp, #12
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8007010:	bf00      	nop
 8007012:	370c      	adds	r7, #12
 8007014:	46bd      	mov	sp, r7
 8007016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701a:	4770      	bx	lr

0800701c <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 800701c:	b480      	push	{r7}
 800701e:	b083      	sub	sp, #12
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8007024:	bf00      	nop
 8007026:	370c      	adds	r7, #12
 8007028:	46bd      	mov	sp, r7
 800702a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702e:	4770      	bx	lr

08007030 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8007030:	b480      	push	{r7}
 8007032:	b083      	sub	sp, #12
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8007038:	bf00      	nop
 800703a:	370c      	adds	r7, #12
 800703c:	46bd      	mov	sp, r7
 800703e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007042:	4770      	bx	lr

08007044 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8007044:	b480      	push	{r7}
 8007046:	b083      	sub	sp, #12
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 800704c:	bf00      	nop
 800704e:	370c      	adds	r7, #12
 8007050:	46bd      	mov	sp, r7
 8007052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007056:	4770      	bx	lr

08007058 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8007058:	b480      	push	{r7}
 800705a:	b083      	sub	sp, #12
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8007060:	bf00      	nop
 8007062:	370c      	adds	r7, #12
 8007064:	46bd      	mov	sp, r7
 8007066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706a:	4770      	bx	lr

0800706c <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 800706c:	b480      	push	{r7}
 800706e:	b083      	sub	sp, #12
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8007074:	bf00      	nop
 8007076:	370c      	adds	r7, #12
 8007078:	46bd      	mov	sp, r7
 800707a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707e:	4770      	bx	lr

08007080 <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(const LPTIM_HandleTypeDef *hlptim)
{
 8007080:	b480      	push	{r7}
 8007082:	b083      	sub	sp, #12
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800708e:	b2db      	uxtb	r3, r3
}
 8007090:	4618      	mov	r0, r3
 8007092:	370c      	adds	r7, #12
 8007094:	46bd      	mov	sp, r7
 8007096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709a:	4770      	bx	lr

0800709c <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 800709c:	b480      	push	{r7}
 800709e:	b085      	sub	sp, #20
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
 80070a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 80070a6:	2300      	movs	r3, #0
 80070a8:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 80070aa:	4b12      	ldr	r3, [pc, #72]	@ (80070f4 <LPTIM_WaitForFlag+0x58>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4a12      	ldr	r2, [pc, #72]	@ (80070f8 <LPTIM_WaitForFlag+0x5c>)
 80070b0:	fba2 2303 	umull	r2, r3, r2, r3
 80070b4:	0b9b      	lsrs	r3, r3, #14
 80070b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80070ba:	fb02 f303 	mul.w	r3, r2, r3
 80070be:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 80070c0:	68bb      	ldr	r3, [r7, #8]
 80070c2:	3b01      	subs	r3, #1
 80070c4:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d101      	bne.n	80070d0 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 80070cc:	2303      	movs	r3, #3
 80070ce:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	681a      	ldr	r2, [r3, #0]
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	4013      	ands	r3, r2
 80070da:	683a      	ldr	r2, [r7, #0]
 80070dc:	429a      	cmp	r2, r3
 80070de:	d002      	beq.n	80070e6 <LPTIM_WaitForFlag+0x4a>
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d1ec      	bne.n	80070c0 <LPTIM_WaitForFlag+0x24>

  return result;
 80070e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	3714      	adds	r7, #20
 80070ec:	46bd      	mov	sp, r7
 80070ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f2:	4770      	bx	lr
 80070f4:	20000018 	.word	0x20000018
 80070f8:	d1b71759 	.word	0xd1b71759

080070fc <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b08c      	sub	sp, #48	@ 0x30
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007104:	f3ef 8310 	mrs	r3, PRIMASK
 8007108:	613b      	str	r3, [r7, #16]
  return(result);
 800710a:	693b      	ldr	r3, [r7, #16]
#if defined(LPTIM_OR_OR)
  uint32_t tmpOR;
#endif /* LPTIM_OR_OR */

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 800710c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800710e:	2301      	movs	r3, #1
 8007110:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	f383 8810 	msr	PRIMASK, r3
}
 8007118:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  tmpIER = hlptim->Instance->IER;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	689b      	ldr	r3, [r3, #8]
 8007120:	62bb      	str	r3, [r7, #40]	@ 0x28
  tmpCFGR = hlptim->Instance->CFGR;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	68db      	ldr	r3, [r3, #12]
 8007128:	627b      	str	r3, [r7, #36]	@ 0x24
  tmpCMP = hlptim->Instance->CMP;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	695b      	ldr	r3, [r3, #20]
 8007130:	623b      	str	r3, [r7, #32]
  tmpARR = hlptim->Instance->ARR;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	699b      	ldr	r3, [r3, #24]
 8007138:	61fb      	str	r3, [r7, #28]
#if defined(LPTIM_OR_OR)
  tmpOR = hlptim->Instance->OR;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	6a1b      	ldr	r3, [r3, #32]
 8007140:	61bb      	str	r3, [r7, #24]
#endif /* LPTIM_OR_OR */

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	4a3b      	ldr	r2, [pc, #236]	@ (8007234 <LPTIM_Disable+0x138>)
 8007148:	4293      	cmp	r3, r2
 800714a:	d003      	beq.n	8007154 <LPTIM_Disable+0x58>
 800714c:	4a3a      	ldr	r2, [pc, #232]	@ (8007238 <LPTIM_Disable+0x13c>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d009      	beq.n	8007166 <LPTIM_Disable+0x6a>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8007152:	e00f      	b.n	8007174 <LPTIM_Disable+0x78>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8007154:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8007158:	f7ff fd34 	bl	8006bc4 <LL_APB1_GRP1_ForceReset>
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 800715c:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8007160:	f7ff fd54 	bl	8006c0c <LL_APB1_GRP1_ReleaseReset>
      break;
 8007164:	e006      	b.n	8007174 <LPTIM_Disable+0x78>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 8007166:	2020      	movs	r0, #32
 8007168:	f7ff fd3e 	bl	8006be8 <LL_APB1_GRP2_ForceReset>
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 800716c:	2020      	movs	r0, #32
 800716e:	f7ff fd60 	bl	8006c32 <LL_APB1_GRP2_ReleaseReset>
      break;
 8007172:	bf00      	nop
  }

  /*********** Restore LPTIM Config ***********/
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8007174:	6a3b      	ldr	r3, [r7, #32]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d102      	bne.n	8007180 <LPTIM_Disable+0x84>
 800717a:	69fb      	ldr	r3, [r7, #28]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d03b      	beq.n	80071f8 <LPTIM_Disable+0xfc>
  {
    if (tmpCMP != 0UL)
 8007180:	6a3b      	ldr	r3, [r7, #32]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d01a      	beq.n	80071bc <LPTIM_Disable+0xc0>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	691a      	ldr	r2, [r3, #16]
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f042 0201 	orr.w	r2, r2, #1
 8007194:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	6a3a      	ldr	r2, [r7, #32]
 800719c:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 800719e:	2108      	movs	r1, #8
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f7ff ff7b 	bl	800709c <LPTIM_WaitForFlag>
 80071a6:	4603      	mov	r3, r0
 80071a8:	2b03      	cmp	r3, #3
 80071aa:	d103      	bne.n	80071b4 <LPTIM_Disable+0xb8>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2203      	movs	r2, #3
 80071b0:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	2208      	movs	r2, #8
 80071ba:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 80071bc:	69fb      	ldr	r3, [r7, #28]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d01a      	beq.n	80071f8 <LPTIM_Disable+0xfc>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	691a      	ldr	r2, [r3, #16]
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f042 0201 	orr.w	r2, r2, #1
 80071d0:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	69fa      	ldr	r2, [r7, #28]
 80071d8:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 80071da:	2110      	movs	r1, #16
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f7ff ff5d 	bl	800709c <LPTIM_WaitForFlag>
 80071e2:	4603      	mov	r3, r0
 80071e4:	2b03      	cmp	r3, #3
 80071e6:	d103      	bne.n	80071f0 <LPTIM_Disable+0xf4>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2203      	movs	r2, #3
 80071ec:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	2210      	movs	r2, #16
 80071f6:	605a      	str	r2, [r3, #4]
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	691a      	ldr	r2, [r3, #16]
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f022 0201 	bic.w	r2, r2, #1
 8007206:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800720e:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007216:	60da      	str	r2, [r3, #12]
#if defined(LPTIM_OR_OR)
  hlptim->Instance->OR = tmpOR;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	69ba      	ldr	r2, [r7, #24]
 800721e:	621a      	str	r2, [r3, #32]
 8007220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007222:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	f383 8810 	msr	PRIMASK, r3
}
 800722a:	bf00      	nop
#endif /* LPTIM_OR_OR */

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 800722c:	bf00      	nop
 800722e:	3730      	adds	r7, #48	@ 0x30
 8007230:	46bd      	mov	sp, r7
 8007232:	bd80      	pop	{r7, pc}
 8007234:	40007c00 	.word	0x40007c00
 8007238:	40009400 	.word	0x40009400

0800723c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b084      	sub	sp, #16
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d101      	bne.n	800724e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800724a:	2301      	movs	r3, #1
 800724c:	e0c0      	b.n	80073d0 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8007254:	b2db      	uxtb	r3, r3
 8007256:	2b00      	cmp	r3, #0
 8007258:	d106      	bne.n	8007268 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2200      	movs	r2, #0
 800725e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f010 ffe4 	bl	8018230 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2203      	movs	r2, #3
 800726c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4618      	mov	r0, r3
 8007276:	f005 fa24 	bl	800c6c2 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800727a:	2300      	movs	r3, #0
 800727c:	73fb      	strb	r3, [r7, #15]
 800727e:	e03e      	b.n	80072fe <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007280:	7bfa      	ldrb	r2, [r7, #15]
 8007282:	6879      	ldr	r1, [r7, #4]
 8007284:	4613      	mov	r3, r2
 8007286:	009b      	lsls	r3, r3, #2
 8007288:	4413      	add	r3, r2
 800728a:	00db      	lsls	r3, r3, #3
 800728c:	440b      	add	r3, r1
 800728e:	3311      	adds	r3, #17
 8007290:	2201      	movs	r2, #1
 8007292:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007294:	7bfa      	ldrb	r2, [r7, #15]
 8007296:	6879      	ldr	r1, [r7, #4]
 8007298:	4613      	mov	r3, r2
 800729a:	009b      	lsls	r3, r3, #2
 800729c:	4413      	add	r3, r2
 800729e:	00db      	lsls	r3, r3, #3
 80072a0:	440b      	add	r3, r1
 80072a2:	3310      	adds	r3, #16
 80072a4:	7bfa      	ldrb	r2, [r7, #15]
 80072a6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80072a8:	7bfa      	ldrb	r2, [r7, #15]
 80072aa:	6879      	ldr	r1, [r7, #4]
 80072ac:	4613      	mov	r3, r2
 80072ae:	009b      	lsls	r3, r3, #2
 80072b0:	4413      	add	r3, r2
 80072b2:	00db      	lsls	r3, r3, #3
 80072b4:	440b      	add	r3, r1
 80072b6:	3313      	adds	r3, #19
 80072b8:	2200      	movs	r2, #0
 80072ba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80072bc:	7bfa      	ldrb	r2, [r7, #15]
 80072be:	6879      	ldr	r1, [r7, #4]
 80072c0:	4613      	mov	r3, r2
 80072c2:	009b      	lsls	r3, r3, #2
 80072c4:	4413      	add	r3, r2
 80072c6:	00db      	lsls	r3, r3, #3
 80072c8:	440b      	add	r3, r1
 80072ca:	3320      	adds	r3, #32
 80072cc:	2200      	movs	r2, #0
 80072ce:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80072d0:	7bfa      	ldrb	r2, [r7, #15]
 80072d2:	6879      	ldr	r1, [r7, #4]
 80072d4:	4613      	mov	r3, r2
 80072d6:	009b      	lsls	r3, r3, #2
 80072d8:	4413      	add	r3, r2
 80072da:	00db      	lsls	r3, r3, #3
 80072dc:	440b      	add	r3, r1
 80072de:	3324      	adds	r3, #36	@ 0x24
 80072e0:	2200      	movs	r2, #0
 80072e2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80072e4:	7bfb      	ldrb	r3, [r7, #15]
 80072e6:	6879      	ldr	r1, [r7, #4]
 80072e8:	1c5a      	adds	r2, r3, #1
 80072ea:	4613      	mov	r3, r2
 80072ec:	009b      	lsls	r3, r3, #2
 80072ee:	4413      	add	r3, r2
 80072f0:	00db      	lsls	r3, r3, #3
 80072f2:	440b      	add	r3, r1
 80072f4:	2200      	movs	r2, #0
 80072f6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80072f8:	7bfb      	ldrb	r3, [r7, #15]
 80072fa:	3301      	adds	r3, #1
 80072fc:	73fb      	strb	r3, [r7, #15]
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	791b      	ldrb	r3, [r3, #4]
 8007302:	7bfa      	ldrb	r2, [r7, #15]
 8007304:	429a      	cmp	r2, r3
 8007306:	d3bb      	bcc.n	8007280 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007308:	2300      	movs	r3, #0
 800730a:	73fb      	strb	r3, [r7, #15]
 800730c:	e044      	b.n	8007398 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800730e:	7bfa      	ldrb	r2, [r7, #15]
 8007310:	6879      	ldr	r1, [r7, #4]
 8007312:	4613      	mov	r3, r2
 8007314:	009b      	lsls	r3, r3, #2
 8007316:	4413      	add	r3, r2
 8007318:	00db      	lsls	r3, r3, #3
 800731a:	440b      	add	r3, r1
 800731c:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8007320:	2200      	movs	r2, #0
 8007322:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007324:	7bfa      	ldrb	r2, [r7, #15]
 8007326:	6879      	ldr	r1, [r7, #4]
 8007328:	4613      	mov	r3, r2
 800732a:	009b      	lsls	r3, r3, #2
 800732c:	4413      	add	r3, r2
 800732e:	00db      	lsls	r3, r3, #3
 8007330:	440b      	add	r3, r1
 8007332:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007336:	7bfa      	ldrb	r2, [r7, #15]
 8007338:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800733a:	7bfa      	ldrb	r2, [r7, #15]
 800733c:	6879      	ldr	r1, [r7, #4]
 800733e:	4613      	mov	r3, r2
 8007340:	009b      	lsls	r3, r3, #2
 8007342:	4413      	add	r3, r2
 8007344:	00db      	lsls	r3, r3, #3
 8007346:	440b      	add	r3, r1
 8007348:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800734c:	2200      	movs	r2, #0
 800734e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007350:	7bfa      	ldrb	r2, [r7, #15]
 8007352:	6879      	ldr	r1, [r7, #4]
 8007354:	4613      	mov	r3, r2
 8007356:	009b      	lsls	r3, r3, #2
 8007358:	4413      	add	r3, r2
 800735a:	00db      	lsls	r3, r3, #3
 800735c:	440b      	add	r3, r1
 800735e:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8007362:	2200      	movs	r2, #0
 8007364:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007366:	7bfa      	ldrb	r2, [r7, #15]
 8007368:	6879      	ldr	r1, [r7, #4]
 800736a:	4613      	mov	r3, r2
 800736c:	009b      	lsls	r3, r3, #2
 800736e:	4413      	add	r3, r2
 8007370:	00db      	lsls	r3, r3, #3
 8007372:	440b      	add	r3, r1
 8007374:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007378:	2200      	movs	r2, #0
 800737a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800737c:	7bfa      	ldrb	r2, [r7, #15]
 800737e:	6879      	ldr	r1, [r7, #4]
 8007380:	4613      	mov	r3, r2
 8007382:	009b      	lsls	r3, r3, #2
 8007384:	4413      	add	r3, r2
 8007386:	00db      	lsls	r3, r3, #3
 8007388:	440b      	add	r3, r1
 800738a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800738e:	2200      	movs	r2, #0
 8007390:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007392:	7bfb      	ldrb	r3, [r7, #15]
 8007394:	3301      	adds	r3, #1
 8007396:	73fb      	strb	r3, [r7, #15]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	791b      	ldrb	r3, [r3, #4]
 800739c:	7bfa      	ldrb	r2, [r7, #15]
 800739e:	429a      	cmp	r2, r3
 80073a0:	d3b5      	bcc.n	800730e <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6818      	ldr	r0, [r3, #0]
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	3304      	adds	r3, #4
 80073aa:	e893 0006 	ldmia.w	r3, {r1, r2}
 80073ae:	f005 f9a3 	bl	800c6f8 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2200      	movs	r2, #0
 80073b6:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2201      	movs	r2, #1
 80073bc:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	7a9b      	ldrb	r3, [r3, #10]
 80073c4:	2b01      	cmp	r3, #1
 80073c6:	d102      	bne.n	80073ce <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f001 fc9e 	bl	8008d0a <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80073ce:	2300      	movs	r3, #0
}
 80073d0:	4618      	mov	r0, r3
 80073d2:	3710      	adds	r7, #16
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}

080073d8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b082      	sub	sp, #8
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80073e6:	2b01      	cmp	r3, #1
 80073e8:	d101      	bne.n	80073ee <HAL_PCD_Start+0x16>
 80073ea:	2302      	movs	r3, #2
 80073ec:	e012      	b.n	8007414 <HAL_PCD_Start+0x3c>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2201      	movs	r2, #1
 80073f2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4618      	mov	r0, r3
 80073fc:	f005 f94a 	bl	800c694 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4618      	mov	r0, r3
 8007406:	f006 ff3f 	bl	800e288 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2200      	movs	r2, #0
 800740e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007412:	2300      	movs	r3, #0
}
 8007414:	4618      	mov	r0, r3
 8007416:	3708      	adds	r7, #8
 8007418:	46bd      	mov	sp, r7
 800741a:	bd80      	pop	{r7, pc}

0800741c <HAL_PCD_Stop>:
  * @brief  Stop the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b082      	sub	sp, #8
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800742a:	2b01      	cmp	r3, #1
 800742c:	d101      	bne.n	8007432 <HAL_PCD_Stop+0x16>
 800742e:	2302      	movs	r3, #2
 8007430:	e012      	b.n	8007458 <HAL_PCD_Stop+0x3c>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2201      	movs	r2, #1
 8007436:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_DISABLE(hpcd);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	4618      	mov	r0, r3
 8007440:	f005 f93f 	bl	800c6c2 <USB_DisableGlobalInt>
  (void)USB_DevDisconnect(hpcd->Instance);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4618      	mov	r0, r3
 800744a:	f006 ff34 	bl	800e2b6 <USB_DevDisconnect>
  __HAL_UNLOCK(hpcd);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2200      	movs	r2, #0
 8007452:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007456:	2300      	movs	r3, #0
}
 8007458:	4618      	mov	r0, r3
 800745a:	3708      	adds	r7, #8
 800745c:	46bd      	mov	sp, r7
 800745e:	bd80      	pop	{r7, pc}

08007460 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b084      	sub	sp, #16
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	4618      	mov	r0, r3
 800746e:	f006 ff37 	bl	800e2e0 <USB_ReadInterrupts>
 8007472:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800747a:	2b00      	cmp	r3, #0
 800747c:	d003      	beq.n	8007486 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f000 fb33 	bl	8007aea <PCD_EP_ISR_Handler>

    return;
 8007484:	e110      	b.n	80076a8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800748c:	2b00      	cmp	r3, #0
 800748e:	d013      	beq.n	80074b8 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007498:	b29a      	uxth	r2, r3
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80074a2:	b292      	uxth	r2, r2
 80074a4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80074a8:	6878      	ldr	r0, [r7, #4]
 80074aa:	f010 ff64 	bl	8018376 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80074ae:	2100      	movs	r1, #0
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f000 f8fc 	bl	80076ae <HAL_PCD_SetAddress>

    return;
 80074b6:	e0f7      	b.n	80076a8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d00c      	beq.n	80074dc <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80074ca:	b29a      	uxth	r2, r3
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80074d4:	b292      	uxth	r2, r2
 80074d6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80074da:	e0e5      	b.n	80076a8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d00c      	beq.n	8007500 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80074ee:	b29a      	uxth	r2, r3
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80074f8:	b292      	uxth	r2, r2
 80074fa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80074fe:	e0d3      	b.n	80076a8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007506:	2b00      	cmp	r3, #0
 8007508:	d034      	beq.n	8007574 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007512:	b29a      	uxth	r2, r3
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f022 0204 	bic.w	r2, r2, #4
 800751c:	b292      	uxth	r2, r2
 800751e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800752a:	b29a      	uxth	r2, r3
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f022 0208 	bic.w	r2, r2, #8
 8007534:	b292      	uxth	r2, r2
 8007536:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8007540:	2b01      	cmp	r3, #1
 8007542:	d107      	bne.n	8007554 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2200      	movs	r2, #0
 8007548:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800754c:	2100      	movs	r1, #0
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f011 f936 	bl	80187c0 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8007554:	6878      	ldr	r0, [r7, #4]
 8007556:	f010 ff47 	bl	80183e8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007562:	b29a      	uxth	r2, r3
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800756c:	b292      	uxth	r2, r2
 800756e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007572:	e099      	b.n	80076a8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800757a:	2b00      	cmp	r3, #0
 800757c:	d027      	beq.n	80075ce <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007586:	b29a      	uxth	r2, r3
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f042 0208 	orr.w	r2, r2, #8
 8007590:	b292      	uxth	r2, r2
 8007592:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800759e:	b29a      	uxth	r2, r3
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80075a8:	b292      	uxth	r2, r2
 80075aa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80075b6:	b29a      	uxth	r2, r3
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f042 0204 	orr.w	r2, r2, #4
 80075c0:	b292      	uxth	r2, r2
 80075c2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	f010 fef4 	bl	80183b4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80075cc:	e06c      	b.n	80076a8 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d040      	beq.n	800765a <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80075e0:	b29a      	uxth	r2, r3
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80075ea:	b292      	uxth	r2, r2
 80075ec:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d12b      	bne.n	8007652 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007602:	b29a      	uxth	r2, r3
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f042 0204 	orr.w	r2, r2, #4
 800760c:	b292      	uxth	r2, r2
 800760e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800761a:	b29a      	uxth	r2, r3
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f042 0208 	orr.w	r2, r2, #8
 8007624:	b292      	uxth	r2, r2
 8007626:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2201      	movs	r2, #1
 800762e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800763a:	b29b      	uxth	r3, r3
 800763c:	089b      	lsrs	r3, r3, #2
 800763e:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007648:	2101      	movs	r1, #1
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f011 f8b8 	bl	80187c0 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8007650:	e02a      	b.n	80076a8 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f010 feae 	bl	80183b4 <HAL_PCD_SuspendCallback>
    return;
 8007658:	e026      	b.n	80076a8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007660:	2b00      	cmp	r3, #0
 8007662:	d00f      	beq.n	8007684 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800766c:	b29a      	uxth	r2, r3
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007676:	b292      	uxth	r2, r2
 8007678:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800767c:	6878      	ldr	r0, [r7, #4]
 800767e:	f010 fe6c 	bl	801835a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007682:	e011      	b.n	80076a8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800768a:	2b00      	cmp	r3, #0
 800768c:	d00c      	beq.n	80076a8 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007696:	b29a      	uxth	r2, r3
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80076a0:	b292      	uxth	r2, r2
 80076a2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80076a6:	bf00      	nop
  }
}
 80076a8:	3710      	adds	r7, #16
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}

080076ae <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80076ae:	b580      	push	{r7, lr}
 80076b0:	b082      	sub	sp, #8
 80076b2:	af00      	add	r7, sp, #0
 80076b4:	6078      	str	r0, [r7, #4]
 80076b6:	460b      	mov	r3, r1
 80076b8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	d101      	bne.n	80076c8 <HAL_PCD_SetAddress+0x1a>
 80076c4:	2302      	movs	r3, #2
 80076c6:	e012      	b.n	80076ee <HAL_PCD_SetAddress+0x40>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2201      	movs	r2, #1
 80076cc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	78fa      	ldrb	r2, [r7, #3]
 80076d4:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	78fa      	ldrb	r2, [r7, #3]
 80076dc:	4611      	mov	r1, r2
 80076de:	4618      	mov	r0, r3
 80076e0:	f006 fdbe 	bl	800e260 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2200      	movs	r2, #0
 80076e8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80076ec:	2300      	movs	r3, #0
}
 80076ee:	4618      	mov	r0, r3
 80076f0:	3708      	adds	r7, #8
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}

080076f6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80076f6:	b580      	push	{r7, lr}
 80076f8:	b084      	sub	sp, #16
 80076fa:	af00      	add	r7, sp, #0
 80076fc:	6078      	str	r0, [r7, #4]
 80076fe:	4608      	mov	r0, r1
 8007700:	4611      	mov	r1, r2
 8007702:	461a      	mov	r2, r3
 8007704:	4603      	mov	r3, r0
 8007706:	70fb      	strb	r3, [r7, #3]
 8007708:	460b      	mov	r3, r1
 800770a:	803b      	strh	r3, [r7, #0]
 800770c:	4613      	mov	r3, r2
 800770e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8007710:	2300      	movs	r3, #0
 8007712:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007714:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007718:	2b00      	cmp	r3, #0
 800771a:	da0e      	bge.n	800773a <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800771c:	78fb      	ldrb	r3, [r7, #3]
 800771e:	f003 0207 	and.w	r2, r3, #7
 8007722:	4613      	mov	r3, r2
 8007724:	009b      	lsls	r3, r3, #2
 8007726:	4413      	add	r3, r2
 8007728:	00db      	lsls	r3, r3, #3
 800772a:	3310      	adds	r3, #16
 800772c:	687a      	ldr	r2, [r7, #4]
 800772e:	4413      	add	r3, r2
 8007730:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	2201      	movs	r2, #1
 8007736:	705a      	strb	r2, [r3, #1]
 8007738:	e00e      	b.n	8007758 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800773a:	78fb      	ldrb	r3, [r7, #3]
 800773c:	f003 0207 	and.w	r2, r3, #7
 8007740:	4613      	mov	r3, r2
 8007742:	009b      	lsls	r3, r3, #2
 8007744:	4413      	add	r3, r2
 8007746:	00db      	lsls	r3, r3, #3
 8007748:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800774c:	687a      	ldr	r2, [r7, #4]
 800774e:	4413      	add	r3, r2
 8007750:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	2200      	movs	r2, #0
 8007756:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007758:	78fb      	ldrb	r3, [r7, #3]
 800775a:	f003 0307 	and.w	r3, r3, #7
 800775e:	b2da      	uxtb	r2, r3
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8007764:	883b      	ldrh	r3, [r7, #0]
 8007766:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	78ba      	ldrb	r2, [r7, #2]
 8007772:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007774:	78bb      	ldrb	r3, [r7, #2]
 8007776:	2b02      	cmp	r3, #2
 8007778:	d102      	bne.n	8007780 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	2200      	movs	r2, #0
 800777e:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007786:	2b01      	cmp	r3, #1
 8007788:	d101      	bne.n	800778e <HAL_PCD_EP_Open+0x98>
 800778a:	2302      	movs	r3, #2
 800778c:	e00e      	b.n	80077ac <HAL_PCD_EP_Open+0xb6>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2201      	movs	r2, #1
 8007792:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	68f9      	ldr	r1, [r7, #12]
 800779c:	4618      	mov	r0, r3
 800779e:	f004 ffe1 	bl	800c764 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2200      	movs	r2, #0
 80077a6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80077aa:	7afb      	ldrb	r3, [r7, #11]
}
 80077ac:	4618      	mov	r0, r3
 80077ae:	3710      	adds	r7, #16
 80077b0:	46bd      	mov	sp, r7
 80077b2:	bd80      	pop	{r7, pc}

080077b4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b084      	sub	sp, #16
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
 80077bc:	460b      	mov	r3, r1
 80077be:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80077c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	da0e      	bge.n	80077e6 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80077c8:	78fb      	ldrb	r3, [r7, #3]
 80077ca:	f003 0207 	and.w	r2, r3, #7
 80077ce:	4613      	mov	r3, r2
 80077d0:	009b      	lsls	r3, r3, #2
 80077d2:	4413      	add	r3, r2
 80077d4:	00db      	lsls	r3, r3, #3
 80077d6:	3310      	adds	r3, #16
 80077d8:	687a      	ldr	r2, [r7, #4]
 80077da:	4413      	add	r3, r2
 80077dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	2201      	movs	r2, #1
 80077e2:	705a      	strb	r2, [r3, #1]
 80077e4:	e00e      	b.n	8007804 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80077e6:	78fb      	ldrb	r3, [r7, #3]
 80077e8:	f003 0207 	and.w	r2, r3, #7
 80077ec:	4613      	mov	r3, r2
 80077ee:	009b      	lsls	r3, r3, #2
 80077f0:	4413      	add	r3, r2
 80077f2:	00db      	lsls	r3, r3, #3
 80077f4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80077f8:	687a      	ldr	r2, [r7, #4]
 80077fa:	4413      	add	r3, r2
 80077fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	2200      	movs	r2, #0
 8007802:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8007804:	78fb      	ldrb	r3, [r7, #3]
 8007806:	f003 0307 	and.w	r3, r3, #7
 800780a:	b2da      	uxtb	r2, r3
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007816:	2b01      	cmp	r3, #1
 8007818:	d101      	bne.n	800781e <HAL_PCD_EP_Close+0x6a>
 800781a:	2302      	movs	r3, #2
 800781c:	e00e      	b.n	800783c <HAL_PCD_EP_Close+0x88>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2201      	movs	r2, #1
 8007822:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	68f9      	ldr	r1, [r7, #12]
 800782c:	4618      	mov	r0, r3
 800782e:	f005 fc81 	bl	800d134 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2200      	movs	r2, #0
 8007836:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800783a:	2300      	movs	r3, #0
}
 800783c:	4618      	mov	r0, r3
 800783e:	3710      	adds	r7, #16
 8007840:	46bd      	mov	sp, r7
 8007842:	bd80      	pop	{r7, pc}

08007844 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b086      	sub	sp, #24
 8007848:	af00      	add	r7, sp, #0
 800784a:	60f8      	str	r0, [r7, #12]
 800784c:	607a      	str	r2, [r7, #4]
 800784e:	603b      	str	r3, [r7, #0]
 8007850:	460b      	mov	r3, r1
 8007852:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007854:	7afb      	ldrb	r3, [r7, #11]
 8007856:	f003 0207 	and.w	r2, r3, #7
 800785a:	4613      	mov	r3, r2
 800785c:	009b      	lsls	r3, r3, #2
 800785e:	4413      	add	r3, r2
 8007860:	00db      	lsls	r3, r3, #3
 8007862:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007866:	68fa      	ldr	r2, [r7, #12]
 8007868:	4413      	add	r3, r2
 800786a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	687a      	ldr	r2, [r7, #4]
 8007870:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007872:	697b      	ldr	r3, [r7, #20]
 8007874:	683a      	ldr	r2, [r7, #0]
 8007876:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8007878:	697b      	ldr	r3, [r7, #20]
 800787a:	2200      	movs	r2, #0
 800787c:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	2200      	movs	r2, #0
 8007882:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007884:	7afb      	ldrb	r3, [r7, #11]
 8007886:	f003 0307 	and.w	r3, r3, #7
 800788a:	b2da      	uxtb	r2, r3
 800788c:	697b      	ldr	r3, [r7, #20]
 800788e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	6979      	ldr	r1, [r7, #20]
 8007896:	4618      	mov	r0, r3
 8007898:	f005 fe39 	bl	800d50e <USB_EPStartXfer>

  return HAL_OK;
 800789c:	2300      	movs	r3, #0
}
 800789e:	4618      	mov	r0, r3
 80078a0:	3718      	adds	r7, #24
 80078a2:	46bd      	mov	sp, r7
 80078a4:	bd80      	pop	{r7, pc}

080078a6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80078a6:	b480      	push	{r7}
 80078a8:	b083      	sub	sp, #12
 80078aa:	af00      	add	r7, sp, #0
 80078ac:	6078      	str	r0, [r7, #4]
 80078ae:	460b      	mov	r3, r1
 80078b0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80078b2:	78fb      	ldrb	r3, [r7, #3]
 80078b4:	f003 0207 	and.w	r2, r3, #7
 80078b8:	6879      	ldr	r1, [r7, #4]
 80078ba:	4613      	mov	r3, r2
 80078bc:	009b      	lsls	r3, r3, #2
 80078be:	4413      	add	r3, r2
 80078c0:	00db      	lsls	r3, r3, #3
 80078c2:	440b      	add	r3, r1
 80078c4:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80078c8:	681b      	ldr	r3, [r3, #0]
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	370c      	adds	r7, #12
 80078ce:	46bd      	mov	sp, r7
 80078d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d4:	4770      	bx	lr

080078d6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80078d6:	b580      	push	{r7, lr}
 80078d8:	b086      	sub	sp, #24
 80078da:	af00      	add	r7, sp, #0
 80078dc:	60f8      	str	r0, [r7, #12]
 80078de:	607a      	str	r2, [r7, #4]
 80078e0:	603b      	str	r3, [r7, #0]
 80078e2:	460b      	mov	r3, r1
 80078e4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80078e6:	7afb      	ldrb	r3, [r7, #11]
 80078e8:	f003 0207 	and.w	r2, r3, #7
 80078ec:	4613      	mov	r3, r2
 80078ee:	009b      	lsls	r3, r3, #2
 80078f0:	4413      	add	r3, r2
 80078f2:	00db      	lsls	r3, r3, #3
 80078f4:	3310      	adds	r3, #16
 80078f6:	68fa      	ldr	r2, [r7, #12]
 80078f8:	4413      	add	r3, r2
 80078fa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80078fc:	697b      	ldr	r3, [r7, #20]
 80078fe:	687a      	ldr	r2, [r7, #4]
 8007900:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	683a      	ldr	r2, [r7, #0]
 8007906:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	2201      	movs	r2, #1
 800790c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	683a      	ldr	r2, [r7, #0]
 8007914:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8007916:	697b      	ldr	r3, [r7, #20]
 8007918:	2200      	movs	r2, #0
 800791a:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800791c:	697b      	ldr	r3, [r7, #20]
 800791e:	2201      	movs	r2, #1
 8007920:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007922:	7afb      	ldrb	r3, [r7, #11]
 8007924:	f003 0307 	and.w	r3, r3, #7
 8007928:	b2da      	uxtb	r2, r3
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	6979      	ldr	r1, [r7, #20]
 8007934:	4618      	mov	r0, r3
 8007936:	f005 fdea 	bl	800d50e <USB_EPStartXfer>

  return HAL_OK;
 800793a:	2300      	movs	r3, #0
}
 800793c:	4618      	mov	r0, r3
 800793e:	3718      	adds	r7, #24
 8007940:	46bd      	mov	sp, r7
 8007942:	bd80      	pop	{r7, pc}

08007944 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007944:	b580      	push	{r7, lr}
 8007946:	b084      	sub	sp, #16
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	460b      	mov	r3, r1
 800794e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007950:	78fb      	ldrb	r3, [r7, #3]
 8007952:	f003 0307 	and.w	r3, r3, #7
 8007956:	687a      	ldr	r2, [r7, #4]
 8007958:	7912      	ldrb	r2, [r2, #4]
 800795a:	4293      	cmp	r3, r2
 800795c:	d901      	bls.n	8007962 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800795e:	2301      	movs	r3, #1
 8007960:	e03e      	b.n	80079e0 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007962:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007966:	2b00      	cmp	r3, #0
 8007968:	da0e      	bge.n	8007988 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800796a:	78fb      	ldrb	r3, [r7, #3]
 800796c:	f003 0207 	and.w	r2, r3, #7
 8007970:	4613      	mov	r3, r2
 8007972:	009b      	lsls	r3, r3, #2
 8007974:	4413      	add	r3, r2
 8007976:	00db      	lsls	r3, r3, #3
 8007978:	3310      	adds	r3, #16
 800797a:	687a      	ldr	r2, [r7, #4]
 800797c:	4413      	add	r3, r2
 800797e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2201      	movs	r2, #1
 8007984:	705a      	strb	r2, [r3, #1]
 8007986:	e00c      	b.n	80079a2 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007988:	78fa      	ldrb	r2, [r7, #3]
 800798a:	4613      	mov	r3, r2
 800798c:	009b      	lsls	r3, r3, #2
 800798e:	4413      	add	r3, r2
 8007990:	00db      	lsls	r3, r3, #3
 8007992:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007996:	687a      	ldr	r2, [r7, #4]
 8007998:	4413      	add	r3, r2
 800799a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	2200      	movs	r2, #0
 80079a0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	2201      	movs	r2, #1
 80079a6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80079a8:	78fb      	ldrb	r3, [r7, #3]
 80079aa:	f003 0307 	and.w	r3, r3, #7
 80079ae:	b2da      	uxtb	r2, r3
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80079ba:	2b01      	cmp	r3, #1
 80079bc:	d101      	bne.n	80079c2 <HAL_PCD_EP_SetStall+0x7e>
 80079be:	2302      	movs	r3, #2
 80079c0:	e00e      	b.n	80079e0 <HAL_PCD_EP_SetStall+0x9c>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2201      	movs	r2, #1
 80079c6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	68f9      	ldr	r1, [r7, #12]
 80079d0:	4618      	mov	r0, r3
 80079d2:	f006 fb4b 	bl	800e06c <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2200      	movs	r2, #0
 80079da:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80079de:	2300      	movs	r3, #0
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3710      	adds	r7, #16
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}

080079e8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b084      	sub	sp, #16
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
 80079f0:	460b      	mov	r3, r1
 80079f2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80079f4:	78fb      	ldrb	r3, [r7, #3]
 80079f6:	f003 030f 	and.w	r3, r3, #15
 80079fa:	687a      	ldr	r2, [r7, #4]
 80079fc:	7912      	ldrb	r2, [r2, #4]
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d901      	bls.n	8007a06 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007a02:	2301      	movs	r3, #1
 8007a04:	e040      	b.n	8007a88 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007a06:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	da0e      	bge.n	8007a2c <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007a0e:	78fb      	ldrb	r3, [r7, #3]
 8007a10:	f003 0207 	and.w	r2, r3, #7
 8007a14:	4613      	mov	r3, r2
 8007a16:	009b      	lsls	r3, r3, #2
 8007a18:	4413      	add	r3, r2
 8007a1a:	00db      	lsls	r3, r3, #3
 8007a1c:	3310      	adds	r3, #16
 8007a1e:	687a      	ldr	r2, [r7, #4]
 8007a20:	4413      	add	r3, r2
 8007a22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	2201      	movs	r2, #1
 8007a28:	705a      	strb	r2, [r3, #1]
 8007a2a:	e00e      	b.n	8007a4a <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007a2c:	78fb      	ldrb	r3, [r7, #3]
 8007a2e:	f003 0207 	and.w	r2, r3, #7
 8007a32:	4613      	mov	r3, r2
 8007a34:	009b      	lsls	r3, r3, #2
 8007a36:	4413      	add	r3, r2
 8007a38:	00db      	lsls	r3, r3, #3
 8007a3a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007a3e:	687a      	ldr	r2, [r7, #4]
 8007a40:	4413      	add	r3, r2
 8007a42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	2200      	movs	r2, #0
 8007a48:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007a50:	78fb      	ldrb	r3, [r7, #3]
 8007a52:	f003 0307 	and.w	r3, r3, #7
 8007a56:	b2da      	uxtb	r2, r3
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007a62:	2b01      	cmp	r3, #1
 8007a64:	d101      	bne.n	8007a6a <HAL_PCD_EP_ClrStall+0x82>
 8007a66:	2302      	movs	r3, #2
 8007a68:	e00e      	b.n	8007a88 <HAL_PCD_EP_ClrStall+0xa0>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	68f9      	ldr	r1, [r7, #12]
 8007a78:	4618      	mov	r0, r3
 8007a7a:	f006 fb48 	bl	800e10e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2200      	movs	r2, #0
 8007a82:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007a86:	2300      	movs	r3, #0
}
 8007a88:	4618      	mov	r0, r3
 8007a8a:	3710      	adds	r7, #16
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	bd80      	pop	{r7, pc}

08007a90 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b082      	sub	sp, #8
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
 8007a98:	460b      	mov	r3, r1
 8007a9a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007aa2:	2b01      	cmp	r3, #1
 8007aa4:	d101      	bne.n	8007aaa <HAL_PCD_EP_Flush+0x1a>
 8007aa6:	2302      	movs	r3, #2
 8007aa8:	e01b      	b.n	8007ae2 <HAL_PCD_EP_Flush+0x52>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2201      	movs	r2, #1
 8007aae:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  if ((ep_addr & 0x80U) == 0x80U)
 8007ab2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	da09      	bge.n	8007ace <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681a      	ldr	r2, [r3, #0]
 8007abe:	78fb      	ldrb	r3, [r7, #3]
 8007ac0:	f003 0307 	and.w	r3, r3, #7
 8007ac4:	4619      	mov	r1, r3
 8007ac6:	4610      	mov	r0, r2
 8007ac8:	f004 fe34 	bl	800c734 <USB_FlushTxFifo>
 8007acc:	e004      	b.n	8007ad8 <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	f004 fe3a 	bl	800c74c <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2200      	movs	r2, #0
 8007adc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007ae0:	2300      	movs	r3, #0
}
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	3708      	adds	r7, #8
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}

08007aea <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8007aea:	b580      	push	{r7, lr}
 8007aec:	b094      	sub	sp, #80	@ 0x50
 8007aee:	af00      	add	r7, sp, #0
 8007af0:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007af2:	e374      	b.n	80081de <PCD_EP_ISR_Handler+0x6f4>
  {
    wIstr = hpcd->Instance->ISTR;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007afc:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8007b00:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8007b04:	b2db      	uxtb	r3, r3
 8007b06:	f003 030f 	and.w	r3, r3, #15
 8007b0a:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

    if (epindex == 0U)
 8007b0e:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	f040 8143 	bne.w	8007d9e <PCD_EP_ISR_Handler+0x2b4>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8007b18:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8007b1c:	f003 0310 	and.w	r3, r3, #16
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d14c      	bne.n	8007bbe <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	881b      	ldrh	r3, [r3, #0]
 8007b2a:	b29b      	uxth	r3, r3
 8007b2c:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8007b30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b34:	817b      	strh	r3, [r7, #10]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681a      	ldr	r2, [r3, #0]
 8007b3a:	897b      	ldrh	r3, [r7, #10]
 8007b3c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b40:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b44:	b29b      	uxth	r3, r3
 8007b46:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	3310      	adds	r3, #16
 8007b4c:	64bb      	str	r3, [r7, #72]	@ 0x48

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b56:	b29b      	uxth	r3, r3
 8007b58:	461a      	mov	r2, r3
 8007b5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b5c:	781b      	ldrb	r3, [r3, #0]
 8007b5e:	00db      	lsls	r3, r3, #3
 8007b60:	4413      	add	r3, r2
 8007b62:	687a      	ldr	r2, [r7, #4]
 8007b64:	6812      	ldr	r2, [r2, #0]
 8007b66:	4413      	add	r3, r2
 8007b68:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007b6c:	881b      	ldrh	r3, [r3, #0]
 8007b6e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007b72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b74:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8007b76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b78:	695a      	ldr	r2, [r3, #20]
 8007b7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b7c:	69db      	ldr	r3, [r3, #28]
 8007b7e:	441a      	add	r2, r3
 8007b80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b82:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8007b84:	2100      	movs	r1, #0
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f010 fbcd 	bl	8018326 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	7b1b      	ldrb	r3, [r3, #12]
 8007b90:	b2db      	uxtb	r3, r3
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	f000 8323 	beq.w	80081de <PCD_EP_ISR_Handler+0x6f4>
 8007b98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b9a:	699b      	ldr	r3, [r3, #24]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	f040 831e 	bne.w	80081de <PCD_EP_ISR_Handler+0x6f4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	7b1b      	ldrb	r3, [r3, #12]
 8007ba6:	b2db      	uxtb	r3, r3
 8007ba8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007bac:	b2da      	uxtb	r2, r3
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	731a      	strb	r2, [r3, #12]
 8007bbc:	e30f      	b.n	80081de <PCD_EP_ISR_Handler+0x6f4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007bc4:	64bb      	str	r3, [r7, #72]	@ 0x48
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	881b      	ldrh	r3, [r3, #0]
 8007bcc:	87fb      	strh	r3, [r7, #62]	@ 0x3e

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8007bce:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007bd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d07b      	beq.n	8007cd0 <PCD_EP_ISR_Handler+0x1e6>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007be0:	b29b      	uxth	r3, r3
 8007be2:	461a      	mov	r2, r3
 8007be4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007be6:	781b      	ldrb	r3, [r3, #0]
 8007be8:	00db      	lsls	r3, r3, #3
 8007bea:	4413      	add	r3, r2
 8007bec:	687a      	ldr	r2, [r7, #4]
 8007bee:	6812      	ldr	r2, [r2, #0]
 8007bf0:	4413      	add	r3, r2
 8007bf2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007bf6:	881b      	ldrh	r3, [r3, #0]
 8007bf8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007bfc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007bfe:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count != 8U)
 8007c00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c02:	69db      	ldr	r3, [r3, #28]
 8007c04:	2b08      	cmp	r3, #8
 8007c06:	d044      	beq.n	8007c92 <PCD_EP_ISR_Handler+0x1a8>
          {
            /* Set Stall condition for EP0 IN/OUT */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_STALL);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	881b      	ldrh	r3, [r3, #0]
 8007c0e:	b29b      	uxth	r3, r3
 8007c10:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007c14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c18:	823b      	strh	r3, [r7, #16]
 8007c1a:	8a3b      	ldrh	r3, [r7, #16]
 8007c1c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007c20:	823b      	strh	r3, [r7, #16]
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681a      	ldr	r2, [r3, #0]
 8007c26:	8a3b      	ldrh	r3, [r7, #16]
 8007c28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c38:	b29b      	uxth	r3, r3
 8007c3a:	8013      	strh	r3, [r2, #0]
            PCD_SET_EP_TX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_TX_STALL);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	881b      	ldrh	r3, [r3, #0]
 8007c42:	b29b      	uxth	r3, r3
 8007c44:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c4c:	81fb      	strh	r3, [r7, #14]
 8007c4e:	89fb      	ldrh	r3, [r7, #14]
 8007c50:	f083 0310 	eor.w	r3, r3, #16
 8007c54:	81fb      	strh	r3, [r7, #14]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681a      	ldr	r2, [r3, #0]
 8007c5a:	89fb      	ldrh	r3, [r7, #14]
 8007c5c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c60:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c6c:	b29b      	uxth	r3, r3
 8007c6e:	8013      	strh	r3, [r2, #0]

            /* SETUP bit kept frozen while CTR_RX = 1 */
            PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	881b      	ldrh	r3, [r3, #0]
 8007c76:	b29a      	uxth	r2, r3
 8007c78:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007c7c:	4013      	ands	r3, r2
 8007c7e:	81bb      	strh	r3, [r7, #12]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	89ba      	ldrh	r2, [r7, #12]
 8007c86:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007c8a:	b292      	uxth	r2, r2
 8007c8c:	801a      	strh	r2, [r3, #0]

            return HAL_OK;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	e2af      	b.n	80081f2 <PCD_EP_ISR_Handler+0x708>
          }

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6818      	ldr	r0, [r3, #0]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8007c9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c9e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8007ca0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ca2:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007ca4:	b29b      	uxth	r3, r3
 8007ca6:	f006 fb6e 	bl	800e386 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	881b      	ldrh	r3, [r3, #0]
 8007cb0:	b29a      	uxth	r2, r3
 8007cb2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007cb6:	4013      	ands	r3, r2
 8007cb8:	827b      	strh	r3, [r7, #18]
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	8a7a      	ldrh	r2, [r7, #18]
 8007cc0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007cc4:	b292      	uxth	r2, r2
 8007cc6:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8007cc8:	6878      	ldr	r0, [r7, #4]
 8007cca:	f010 faff 	bl	80182cc <HAL_PCD_SetupStageCallback>
 8007cce:	e286      	b.n	80081de <PCD_EP_ISR_Handler+0x6f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007cd0:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	f280 8282 	bge.w	80081de <PCD_EP_ISR_Handler+0x6f4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	881b      	ldrh	r3, [r3, #0]
 8007ce0:	b29a      	uxth	r2, r3
 8007ce2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007ce6:	4013      	ands	r3, r2
 8007ce8:	82fb      	strh	r3, [r7, #22]
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	8afa      	ldrh	r2, [r7, #22]
 8007cf0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007cf4:	b292      	uxth	r2, r2
 8007cf6:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d00:	b29b      	uxth	r3, r3
 8007d02:	461a      	mov	r2, r3
 8007d04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d06:	781b      	ldrb	r3, [r3, #0]
 8007d08:	00db      	lsls	r3, r3, #3
 8007d0a:	4413      	add	r3, r2
 8007d0c:	687a      	ldr	r2, [r7, #4]
 8007d0e:	6812      	ldr	r2, [r2, #0]
 8007d10:	4413      	add	r3, r2
 8007d12:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007d16:	881b      	ldrh	r3, [r3, #0]
 8007d18:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007d1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d1e:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count == 0U)
 8007d20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d22:	69db      	ldr	r3, [r3, #28]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d11e      	bne.n	8007d66 <PCD_EP_ISR_Handler+0x27c>
          {
            /* Status phase re-arm for next setup */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	881b      	ldrh	r3, [r3, #0]
 8007d2e:	b29b      	uxth	r3, r3
 8007d30:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007d34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d38:	82bb      	strh	r3, [r7, #20]
 8007d3a:	8abb      	ldrh	r3, [r7, #20]
 8007d3c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007d40:	82bb      	strh	r3, [r7, #20]
 8007d42:	8abb      	ldrh	r3, [r7, #20]
 8007d44:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007d48:	82bb      	strh	r3, [r7, #20]
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681a      	ldr	r2, [r3, #0]
 8007d4e:	8abb      	ldrh	r3, [r7, #20]
 8007d50:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d54:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d58:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d60:	b29b      	uxth	r3, r3
 8007d62:	8013      	strh	r3, [r2, #0]
 8007d64:	e23b      	b.n	80081de <PCD_EP_ISR_Handler+0x6f4>
          }
          else
          {
            if (ep->xfer_buff != 0U)
 8007d66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d68:	695b      	ldr	r3, [r3, #20]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	f000 8237 	beq.w	80081de <PCD_EP_ISR_Handler+0x6f4>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6818      	ldr	r0, [r3, #0]
 8007d74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d76:	6959      	ldr	r1, [r3, #20]
 8007d78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d7a:	88da      	ldrh	r2, [r3, #6]
                          ep->pmaadress, (uint16_t)ep->xfer_count);  /* max 64bytes */
 8007d7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d7e:	69db      	ldr	r3, [r3, #28]
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007d80:	b29b      	uxth	r3, r3
 8007d82:	f006 fb00 	bl	800e386 <USB_ReadPMA>

              ep->xfer_buff += ep->xfer_count;
 8007d86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d88:	695a      	ldr	r2, [r3, #20]
 8007d8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d8c:	69db      	ldr	r3, [r3, #28]
 8007d8e:	441a      	add	r2, r3
 8007d90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d92:	615a      	str	r2, [r3, #20]

              /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataOutStageCallback(hpcd, 0U);
#else
              HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8007d94:	2100      	movs	r1, #0
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f010 faaa 	bl	80182f0 <HAL_PCD_DataOutStageCallback>
 8007d9c:	e21f      	b.n	80081de <PCD_EP_ISR_Handler+0x6f4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	461a      	mov	r2, r3
 8007da4:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8007da8:	009b      	lsls	r3, r3, #2
 8007daa:	4413      	add	r3, r2
 8007dac:	881b      	ldrh	r3, [r3, #0]
 8007dae:	87fb      	strh	r3, [r7, #62]	@ 0x3e

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007db0:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	f280 80f5 	bge.w	8007fa4 <PCD_EP_ISR_Handler+0x4ba>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	461a      	mov	r2, r3
 8007dc0:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8007dc4:	009b      	lsls	r3, r3, #2
 8007dc6:	4413      	add	r3, r2
 8007dc8:	881b      	ldrh	r3, [r3, #0]
 8007dca:	b29a      	uxth	r2, r3
 8007dcc:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007dd0:	4013      	ands	r3, r2
 8007dd2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	461a      	mov	r2, r3
 8007ddc:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8007de0:	009b      	lsls	r3, r3, #2
 8007de2:	4413      	add	r3, r2
 8007de4:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8007de8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007dec:	b292      	uxth	r2, r2
 8007dee:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8007df0:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 8007df4:	4613      	mov	r3, r2
 8007df6:	009b      	lsls	r3, r3, #2
 8007df8:	4413      	add	r3, r2
 8007dfa:	00db      	lsls	r3, r3, #3
 8007dfc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007e00:	687a      	ldr	r2, [r7, #4]
 8007e02:	4413      	add	r3, r2
 8007e04:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8007e06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e08:	7b1b      	ldrb	r3, [r3, #12]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d123      	bne.n	8007e56 <PCD_EP_ISR_Handler+0x36c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e16:	b29b      	uxth	r3, r3
 8007e18:	461a      	mov	r2, r3
 8007e1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e1c:	781b      	ldrb	r3, [r3, #0]
 8007e1e:	00db      	lsls	r3, r3, #3
 8007e20:	4413      	add	r3, r2
 8007e22:	687a      	ldr	r2, [r7, #4]
 8007e24:	6812      	ldr	r2, [r2, #0]
 8007e26:	4413      	add	r3, r2
 8007e28:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007e2c:	881b      	ldrh	r3, [r3, #0]
 8007e2e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007e32:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

          if (count != 0U)
 8007e36:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	f000 808d 	beq.w	8007f5a <PCD_EP_ISR_Handler+0x470>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	6818      	ldr	r0, [r3, #0]
 8007e44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e46:	6959      	ldr	r1, [r3, #20]
 8007e48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e4a:	88da      	ldrh	r2, [r3, #6]
 8007e4c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007e50:	f006 fa99 	bl	800e386 <USB_ReadPMA>
 8007e54:	e081      	b.n	8007f5a <PCD_EP_ISR_Handler+0x470>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8007e56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e58:	78db      	ldrb	r3, [r3, #3]
 8007e5a:	2b02      	cmp	r3, #2
 8007e5c:	d109      	bne.n	8007e72 <PCD_EP_ISR_Handler+0x388>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8007e5e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007e60:	461a      	mov	r2, r3
 8007e62:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f000 f9c8 	bl	80081fa <HAL_PCD_EP_DB_Receive>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8007e70:	e073      	b.n	8007f5a <PCD_EP_ISR_Handler+0x470>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	461a      	mov	r2, r3
 8007e78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e7a:	781b      	ldrb	r3, [r3, #0]
 8007e7c:	009b      	lsls	r3, r3, #2
 8007e7e:	4413      	add	r3, r2
 8007e80:	881b      	ldrh	r3, [r3, #0]
 8007e82:	b29b      	uxth	r3, r3
 8007e84:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e8c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	461a      	mov	r2, r3
 8007e96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e98:	781b      	ldrb	r3, [r3, #0]
 8007e9a:	009b      	lsls	r3, r3, #2
 8007e9c:	441a      	add	r2, r3
 8007e9e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8007ea2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ea6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007eaa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007eae:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007eb2:	b29b      	uxth	r3, r3
 8007eb4:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	461a      	mov	r2, r3
 8007ebc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ebe:	781b      	ldrb	r3, [r3, #0]
 8007ec0:	009b      	lsls	r3, r3, #2
 8007ec2:	4413      	add	r3, r2
 8007ec4:	881b      	ldrh	r3, [r3, #0]
 8007ec6:	b29b      	uxth	r3, r3
 8007ec8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d022      	beq.n	8007f16 <PCD_EP_ISR_Handler+0x42c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ed8:	b29b      	uxth	r3, r3
 8007eda:	461a      	mov	r2, r3
 8007edc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ede:	781b      	ldrb	r3, [r3, #0]
 8007ee0:	00db      	lsls	r3, r3, #3
 8007ee2:	4413      	add	r3, r2
 8007ee4:	687a      	ldr	r2, [r7, #4]
 8007ee6:	6812      	ldr	r2, [r2, #0]
 8007ee8:	4413      	add	r3, r2
 8007eea:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007eee:	881b      	ldrh	r3, [r3, #0]
 8007ef0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ef4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

              if (count != 0U)
 8007ef8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d02c      	beq.n	8007f5a <PCD_EP_ISR_Handler+0x470>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	6818      	ldr	r0, [r3, #0]
 8007f04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f06:	6959      	ldr	r1, [r3, #20]
 8007f08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f0a:	891a      	ldrh	r2, [r3, #8]
 8007f0c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007f10:	f006 fa39 	bl	800e386 <USB_ReadPMA>
 8007f14:	e021      	b.n	8007f5a <PCD_EP_ISR_Handler+0x470>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f1e:	b29b      	uxth	r3, r3
 8007f20:	461a      	mov	r2, r3
 8007f22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f24:	781b      	ldrb	r3, [r3, #0]
 8007f26:	00db      	lsls	r3, r3, #3
 8007f28:	4413      	add	r3, r2
 8007f2a:	687a      	ldr	r2, [r7, #4]
 8007f2c:	6812      	ldr	r2, [r2, #0]
 8007f2e:	4413      	add	r3, r2
 8007f30:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007f34:	881b      	ldrh	r3, [r3, #0]
 8007f36:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f3a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

              if (count != 0U)
 8007f3e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d009      	beq.n	8007f5a <PCD_EP_ISR_Handler+0x470>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6818      	ldr	r0, [r3, #0]
 8007f4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f4c:	6959      	ldr	r1, [r3, #20]
 8007f4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f50:	895a      	ldrh	r2, [r3, #10]
 8007f52:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007f56:	f006 fa16 	bl	800e386 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8007f5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f5c:	69da      	ldr	r2, [r3, #28]
 8007f5e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007f62:	441a      	add	r2, r3
 8007f64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f66:	61da      	str	r2, [r3, #28]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8007f68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f6a:	699b      	ldr	r3, [r3, #24]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d005      	beq.n	8007f7c <PCD_EP_ISR_Handler+0x492>
 8007f70:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8007f74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f76:	691b      	ldr	r3, [r3, #16]
 8007f78:	429a      	cmp	r2, r3
 8007f7a:	d206      	bcs.n	8007f8a <PCD_EP_ISR_Handler+0x4a0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8007f7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f7e:	781b      	ldrb	r3, [r3, #0]
 8007f80:	4619      	mov	r1, r3
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f010 f9b4 	bl	80182f0 <HAL_PCD_DataOutStageCallback>
 8007f88:	e00c      	b.n	8007fa4 <PCD_EP_ISR_Handler+0x4ba>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
           ep->xfer_buff += count;
 8007f8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f8c:	695a      	ldr	r2, [r3, #20]
 8007f8e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007f92:	441a      	add	r2, r3
 8007f94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f96:	615a      	str	r2, [r3, #20]
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	f005 fab5 	bl	800d50e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8007fa4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007fa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	f000 8117 	beq.w	80081de <PCD_EP_ISR_Handler+0x6f4>
      {
        ep = &hpcd->IN_ep[epindex];
 8007fb0:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 8007fb4:	4613      	mov	r3, r2
 8007fb6:	009b      	lsls	r3, r3, #2
 8007fb8:	4413      	add	r3, r2
 8007fba:	00db      	lsls	r3, r3, #3
 8007fbc:	3310      	adds	r3, #16
 8007fbe:	687a      	ldr	r2, [r7, #4]
 8007fc0:	4413      	add	r3, r2
 8007fc2:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	461a      	mov	r2, r3
 8007fca:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8007fce:	009b      	lsls	r3, r3, #2
 8007fd0:	4413      	add	r3, r2
 8007fd2:	881b      	ldrh	r3, [r3, #0]
 8007fd4:	b29b      	uxth	r3, r3
 8007fd6:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8007fda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fde:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	461a      	mov	r2, r3
 8007fe6:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8007fea:	009b      	lsls	r3, r3, #2
 8007fec:	441a      	add	r2, r3
 8007fee:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8007ff0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ff4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ff8:	b29b      	uxth	r3, r3
 8007ffa:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8007ffc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ffe:	78db      	ldrb	r3, [r3, #3]
 8008000:	2b01      	cmp	r3, #1
 8008002:	f040 80a1 	bne.w	8008148 <PCD_EP_ISR_Handler+0x65e>
        {
          ep->xfer_len = 0U;
 8008006:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008008:	2200      	movs	r2, #0
 800800a:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800800c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800800e:	7b1b      	ldrb	r3, [r3, #12]
 8008010:	2b00      	cmp	r3, #0
 8008012:	f000 8092 	beq.w	800813a <PCD_EP_ISR_Handler+0x650>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008016:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008018:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800801c:	2b00      	cmp	r3, #0
 800801e:	d046      	beq.n	80080ae <PCD_EP_ISR_Handler+0x5c4>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008020:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008022:	785b      	ldrb	r3, [r3, #1]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d126      	bne.n	8008076 <PCD_EP_ISR_Handler+0x58c>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	61fb      	str	r3, [r7, #28]
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008036:	b29b      	uxth	r3, r3
 8008038:	461a      	mov	r2, r3
 800803a:	69fb      	ldr	r3, [r7, #28]
 800803c:	4413      	add	r3, r2
 800803e:	61fb      	str	r3, [r7, #28]
 8008040:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008042:	781b      	ldrb	r3, [r3, #0]
 8008044:	00da      	lsls	r2, r3, #3
 8008046:	69fb      	ldr	r3, [r7, #28]
 8008048:	4413      	add	r3, r2
 800804a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800804e:	61bb      	str	r3, [r7, #24]
 8008050:	69bb      	ldr	r3, [r7, #24]
 8008052:	881b      	ldrh	r3, [r3, #0]
 8008054:	b29b      	uxth	r3, r3
 8008056:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800805a:	b29a      	uxth	r2, r3
 800805c:	69bb      	ldr	r3, [r7, #24]
 800805e:	801a      	strh	r2, [r3, #0]
 8008060:	69bb      	ldr	r3, [r7, #24]
 8008062:	881b      	ldrh	r3, [r3, #0]
 8008064:	b29b      	uxth	r3, r3
 8008066:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800806a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800806e:	b29a      	uxth	r2, r3
 8008070:	69bb      	ldr	r3, [r7, #24]
 8008072:	801a      	strh	r2, [r3, #0]
 8008074:	e061      	b.n	800813a <PCD_EP_ISR_Handler+0x650>
 8008076:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008078:	785b      	ldrb	r3, [r3, #1]
 800807a:	2b01      	cmp	r3, #1
 800807c:	d15d      	bne.n	800813a <PCD_EP_ISR_Handler+0x650>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	627b      	str	r3, [r7, #36]	@ 0x24
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800808c:	b29b      	uxth	r3, r3
 800808e:	461a      	mov	r2, r3
 8008090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008092:	4413      	add	r3, r2
 8008094:	627b      	str	r3, [r7, #36]	@ 0x24
 8008096:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008098:	781b      	ldrb	r3, [r3, #0]
 800809a:	00da      	lsls	r2, r3, #3
 800809c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800809e:	4413      	add	r3, r2
 80080a0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80080a4:	623b      	str	r3, [r7, #32]
 80080a6:	6a3b      	ldr	r3, [r7, #32]
 80080a8:	2200      	movs	r2, #0
 80080aa:	801a      	strh	r2, [r3, #0]
 80080ac:	e045      	b.n	800813a <PCD_EP_ISR_Handler+0x650>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80080b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80080b6:	785b      	ldrb	r3, [r3, #1]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d126      	bne.n	800810a <PCD_EP_ISR_Handler+0x620>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080ca:	b29b      	uxth	r3, r3
 80080cc:	461a      	mov	r2, r3
 80080ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080d0:	4413      	add	r3, r2
 80080d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80080d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80080d6:	781b      	ldrb	r3, [r3, #0]
 80080d8:	00da      	lsls	r2, r3, #3
 80080da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080dc:	4413      	add	r3, r2
 80080de:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80080e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80080e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080e6:	881b      	ldrh	r3, [r3, #0]
 80080e8:	b29b      	uxth	r3, r3
 80080ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80080ee:	b29a      	uxth	r2, r3
 80080f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080f2:	801a      	strh	r2, [r3, #0]
 80080f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080f6:	881b      	ldrh	r3, [r3, #0]
 80080f8:	b29b      	uxth	r3, r3
 80080fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80080fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008102:	b29a      	uxth	r2, r3
 8008104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008106:	801a      	strh	r2, [r3, #0]
 8008108:	e017      	b.n	800813a <PCD_EP_ISR_Handler+0x650>
 800810a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800810c:	785b      	ldrb	r3, [r3, #1]
 800810e:	2b01      	cmp	r3, #1
 8008110:	d113      	bne.n	800813a <PCD_EP_ISR_Handler+0x650>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800811a:	b29b      	uxth	r3, r3
 800811c:	461a      	mov	r2, r3
 800811e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008120:	4413      	add	r3, r2
 8008122:	637b      	str	r3, [r7, #52]	@ 0x34
 8008124:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008126:	781b      	ldrb	r3, [r3, #0]
 8008128:	00da      	lsls	r2, r3, #3
 800812a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800812c:	4413      	add	r3, r2
 800812e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008132:	633b      	str	r3, [r7, #48]	@ 0x30
 8008134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008136:	2200      	movs	r2, #0
 8008138:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800813a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800813c:	781b      	ldrb	r3, [r3, #0]
 800813e:	4619      	mov	r1, r3
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	f010 f8f0 	bl	8018326 <HAL_PCD_DataInStageCallback>
 8008146:	e04a      	b.n	80081de <PCD_EP_ISR_Handler+0x6f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8008148:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800814a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800814e:	2b00      	cmp	r3, #0
 8008150:	d13f      	bne.n	80081d2 <PCD_EP_ISR_Handler+0x6e8>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800815a:	b29b      	uxth	r3, r3
 800815c:	461a      	mov	r2, r3
 800815e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008160:	781b      	ldrb	r3, [r3, #0]
 8008162:	00db      	lsls	r3, r3, #3
 8008164:	4413      	add	r3, r2
 8008166:	687a      	ldr	r2, [r7, #4]
 8008168:	6812      	ldr	r2, [r2, #0]
 800816a:	4413      	add	r3, r2
 800816c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008170:	881b      	ldrh	r3, [r3, #0]
 8008172:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008176:	877b      	strh	r3, [r7, #58]	@ 0x3a

            if (ep->xfer_len > TxPctSize)
 8008178:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800817a:	699a      	ldr	r2, [r3, #24]
 800817c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800817e:	429a      	cmp	r2, r3
 8008180:	d906      	bls.n	8008190 <PCD_EP_ISR_Handler+0x6a6>
            {
              ep->xfer_len -= TxPctSize;
 8008182:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008184:	699a      	ldr	r2, [r3, #24]
 8008186:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008188:	1ad2      	subs	r2, r2, r3
 800818a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800818c:	619a      	str	r2, [r3, #24]
 800818e:	e002      	b.n	8008196 <PCD_EP_ISR_Handler+0x6ac>
            }
            else
            {
              ep->xfer_len = 0U;
 8008190:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008192:	2200      	movs	r2, #0
 8008194:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8008196:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008198:	699b      	ldr	r3, [r3, #24]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d106      	bne.n	80081ac <PCD_EP_ISR_Handler+0x6c2>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800819e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081a0:	781b      	ldrb	r3, [r3, #0]
 80081a2:	4619      	mov	r1, r3
 80081a4:	6878      	ldr	r0, [r7, #4]
 80081a6:	f010 f8be 	bl	8018326 <HAL_PCD_DataInStageCallback>
 80081aa:	e018      	b.n	80081de <PCD_EP_ISR_Handler+0x6f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80081ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081ae:	695a      	ldr	r2, [r3, #20]
 80081b0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80081b2:	441a      	add	r2, r3
 80081b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081b6:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80081b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081ba:	69da      	ldr	r2, [r3, #28]
 80081bc:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80081be:	441a      	add	r2, r3
 80081c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081c2:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80081ca:	4618      	mov	r0, r3
 80081cc:	f005 f99f 	bl	800d50e <USB_EPStartXfer>
 80081d0:	e005      	b.n	80081de <PCD_EP_ISR_Handler+0x6f4>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80081d2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80081d4:	461a      	mov	r2, r3
 80081d6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80081d8:	6878      	ldr	r0, [r7, #4]
 80081da:	f000 f917 	bl	800840c <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80081e6:	b29b      	uxth	r3, r3
 80081e8:	b21b      	sxth	r3, r3
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	f6ff ac82 	blt.w	8007af4 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80081f0:	2300      	movs	r3, #0
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	3750      	adds	r7, #80	@ 0x50
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bd80      	pop	{r7, pc}

080081fa <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80081fa:	b580      	push	{r7, lr}
 80081fc:	b088      	sub	sp, #32
 80081fe:	af00      	add	r7, sp, #0
 8008200:	60f8      	str	r0, [r7, #12]
 8008202:	60b9      	str	r1, [r7, #8]
 8008204:	4613      	mov	r3, r2
 8008206:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008208:	88fb      	ldrh	r3, [r7, #6]
 800820a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800820e:	2b00      	cmp	r3, #0
 8008210:	d07c      	beq.n	800830c <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800821a:	b29b      	uxth	r3, r3
 800821c:	461a      	mov	r2, r3
 800821e:	68bb      	ldr	r3, [r7, #8]
 8008220:	781b      	ldrb	r3, [r3, #0]
 8008222:	00db      	lsls	r3, r3, #3
 8008224:	4413      	add	r3, r2
 8008226:	68fa      	ldr	r2, [r7, #12]
 8008228:	6812      	ldr	r2, [r2, #0]
 800822a:	4413      	add	r3, r2
 800822c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008230:	881b      	ldrh	r3, [r3, #0]
 8008232:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008236:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	699a      	ldr	r2, [r3, #24]
 800823c:	8b7b      	ldrh	r3, [r7, #26]
 800823e:	429a      	cmp	r2, r3
 8008240:	d306      	bcc.n	8008250 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8008242:	68bb      	ldr	r3, [r7, #8]
 8008244:	699a      	ldr	r2, [r3, #24]
 8008246:	8b7b      	ldrh	r3, [r7, #26]
 8008248:	1ad2      	subs	r2, r2, r3
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	619a      	str	r2, [r3, #24]
 800824e:	e002      	b.n	8008256 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	2200      	movs	r2, #0
 8008254:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	699b      	ldr	r3, [r3, #24]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d123      	bne.n	80082a6 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	461a      	mov	r2, r3
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	781b      	ldrb	r3, [r3, #0]
 8008268:	009b      	lsls	r3, r3, #2
 800826a:	4413      	add	r3, r2
 800826c:	881b      	ldrh	r3, [r3, #0]
 800826e:	b29b      	uxth	r3, r3
 8008270:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008274:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008278:	833b      	strh	r3, [r7, #24]
 800827a:	8b3b      	ldrh	r3, [r7, #24]
 800827c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008280:	833b      	strh	r3, [r7, #24]
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	461a      	mov	r2, r3
 8008288:	68bb      	ldr	r3, [r7, #8]
 800828a:	781b      	ldrb	r3, [r3, #0]
 800828c:	009b      	lsls	r3, r3, #2
 800828e:	441a      	add	r2, r3
 8008290:	8b3b      	ldrh	r3, [r7, #24]
 8008292:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008296:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800829a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800829e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082a2:	b29b      	uxth	r3, r3
 80082a4:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80082a6:	88fb      	ldrh	r3, [r7, #6]
 80082a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d01f      	beq.n	80082f0 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	461a      	mov	r2, r3
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	781b      	ldrb	r3, [r3, #0]
 80082ba:	009b      	lsls	r3, r3, #2
 80082bc:	4413      	add	r3, r2
 80082be:	881b      	ldrh	r3, [r3, #0]
 80082c0:	b29b      	uxth	r3, r3
 80082c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80082c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082ca:	82fb      	strh	r3, [r7, #22]
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	461a      	mov	r2, r3
 80082d2:	68bb      	ldr	r3, [r7, #8]
 80082d4:	781b      	ldrb	r3, [r3, #0]
 80082d6:	009b      	lsls	r3, r3, #2
 80082d8:	441a      	add	r2, r3
 80082da:	8afb      	ldrh	r3, [r7, #22]
 80082dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80082e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80082e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80082e8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80082f0:	8b7b      	ldrh	r3, [r7, #26]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	f000 8085 	beq.w	8008402 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	6818      	ldr	r0, [r3, #0]
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	6959      	ldr	r1, [r3, #20]
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	891a      	ldrh	r2, [r3, #8]
 8008304:	8b7b      	ldrh	r3, [r7, #26]
 8008306:	f006 f83e 	bl	800e386 <USB_ReadPMA>
 800830a:	e07a      	b.n	8008402 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008314:	b29b      	uxth	r3, r3
 8008316:	461a      	mov	r2, r3
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	781b      	ldrb	r3, [r3, #0]
 800831c:	00db      	lsls	r3, r3, #3
 800831e:	4413      	add	r3, r2
 8008320:	68fa      	ldr	r2, [r7, #12]
 8008322:	6812      	ldr	r2, [r2, #0]
 8008324:	4413      	add	r3, r2
 8008326:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800832a:	881b      	ldrh	r3, [r3, #0]
 800832c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008330:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008332:	68bb      	ldr	r3, [r7, #8]
 8008334:	699a      	ldr	r2, [r3, #24]
 8008336:	8b7b      	ldrh	r3, [r7, #26]
 8008338:	429a      	cmp	r2, r3
 800833a:	d306      	bcc.n	800834a <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	699a      	ldr	r2, [r3, #24]
 8008340:	8b7b      	ldrh	r3, [r7, #26]
 8008342:	1ad2      	subs	r2, r2, r3
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	619a      	str	r2, [r3, #24]
 8008348:	e002      	b.n	8008350 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800834a:	68bb      	ldr	r3, [r7, #8]
 800834c:	2200      	movs	r2, #0
 800834e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008350:	68bb      	ldr	r3, [r7, #8]
 8008352:	699b      	ldr	r3, [r3, #24]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d123      	bne.n	80083a0 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	461a      	mov	r2, r3
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	781b      	ldrb	r3, [r3, #0]
 8008362:	009b      	lsls	r3, r3, #2
 8008364:	4413      	add	r3, r2
 8008366:	881b      	ldrh	r3, [r3, #0]
 8008368:	b29b      	uxth	r3, r3
 800836a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800836e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008372:	83fb      	strh	r3, [r7, #30]
 8008374:	8bfb      	ldrh	r3, [r7, #30]
 8008376:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800837a:	83fb      	strh	r3, [r7, #30]
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	461a      	mov	r2, r3
 8008382:	68bb      	ldr	r3, [r7, #8]
 8008384:	781b      	ldrb	r3, [r3, #0]
 8008386:	009b      	lsls	r3, r3, #2
 8008388:	441a      	add	r2, r3
 800838a:	8bfb      	ldrh	r3, [r7, #30]
 800838c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008390:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008394:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008398:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800839c:	b29b      	uxth	r3, r3
 800839e:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80083a0:	88fb      	ldrh	r3, [r7, #6]
 80083a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d11f      	bne.n	80083ea <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	461a      	mov	r2, r3
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	781b      	ldrb	r3, [r3, #0]
 80083b4:	009b      	lsls	r3, r3, #2
 80083b6:	4413      	add	r3, r2
 80083b8:	881b      	ldrh	r3, [r3, #0]
 80083ba:	b29b      	uxth	r3, r3
 80083bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083c4:	83bb      	strh	r3, [r7, #28]
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	461a      	mov	r2, r3
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	781b      	ldrb	r3, [r3, #0]
 80083d0:	009b      	lsls	r3, r3, #2
 80083d2:	441a      	add	r2, r3
 80083d4:	8bbb      	ldrh	r3, [r7, #28]
 80083d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083e2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80083e6:	b29b      	uxth	r3, r3
 80083e8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80083ea:	8b7b      	ldrh	r3, [r7, #26]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d008      	beq.n	8008402 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	6818      	ldr	r0, [r3, #0]
 80083f4:	68bb      	ldr	r3, [r7, #8]
 80083f6:	6959      	ldr	r1, [r3, #20]
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	895a      	ldrh	r2, [r3, #10]
 80083fc:	8b7b      	ldrh	r3, [r7, #26]
 80083fe:	f005 ffc2 	bl	800e386 <USB_ReadPMA>
    }
  }

  return count;
 8008402:	8b7b      	ldrh	r3, [r7, #26]
}
 8008404:	4618      	mov	r0, r3
 8008406:	3720      	adds	r7, #32
 8008408:	46bd      	mov	sp, r7
 800840a:	bd80      	pop	{r7, pc}

0800840c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b0a6      	sub	sp, #152	@ 0x98
 8008410:	af00      	add	r7, sp, #0
 8008412:	60f8      	str	r0, [r7, #12]
 8008414:	60b9      	str	r1, [r7, #8]
 8008416:	4613      	mov	r3, r2
 8008418:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800841a:	88fb      	ldrh	r3, [r7, #6]
 800841c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008420:	2b00      	cmp	r3, #0
 8008422:	f000 81f7 	beq.w	8008814 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800842e:	b29b      	uxth	r3, r3
 8008430:	461a      	mov	r2, r3
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	781b      	ldrb	r3, [r3, #0]
 8008436:	00db      	lsls	r3, r3, #3
 8008438:	4413      	add	r3, r2
 800843a:	68fa      	ldr	r2, [r7, #12]
 800843c:	6812      	ldr	r2, [r2, #0]
 800843e:	4413      	add	r3, r2
 8008440:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008444:	881b      	ldrh	r3, [r3, #0]
 8008446:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800844a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800844e:	68bb      	ldr	r3, [r7, #8]
 8008450:	699a      	ldr	r2, [r3, #24]
 8008452:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008456:	429a      	cmp	r2, r3
 8008458:	d907      	bls.n	800846a <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	699a      	ldr	r2, [r3, #24]
 800845e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008462:	1ad2      	subs	r2, r2, r3
 8008464:	68bb      	ldr	r3, [r7, #8]
 8008466:	619a      	str	r2, [r3, #24]
 8008468:	e002      	b.n	8008470 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	2200      	movs	r2, #0
 800846e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	699b      	ldr	r3, [r3, #24]
 8008474:	2b00      	cmp	r3, #0
 8008476:	f040 80e1 	bne.w	800863c <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	785b      	ldrb	r3, [r3, #1]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d126      	bne.n	80084d0 <HAL_PCD_EP_DB_Transmit+0xc4>
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	633b      	str	r3, [r7, #48]	@ 0x30
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008490:	b29b      	uxth	r3, r3
 8008492:	461a      	mov	r2, r3
 8008494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008496:	4413      	add	r3, r2
 8008498:	633b      	str	r3, [r7, #48]	@ 0x30
 800849a:	68bb      	ldr	r3, [r7, #8]
 800849c:	781b      	ldrb	r3, [r3, #0]
 800849e:	00da      	lsls	r2, r3, #3
 80084a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084a2:	4413      	add	r3, r2
 80084a4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80084a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80084aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084ac:	881b      	ldrh	r3, [r3, #0]
 80084ae:	b29b      	uxth	r3, r3
 80084b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80084b4:	b29a      	uxth	r2, r3
 80084b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084b8:	801a      	strh	r2, [r3, #0]
 80084ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084bc:	881b      	ldrh	r3, [r3, #0]
 80084be:	b29b      	uxth	r3, r3
 80084c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80084c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80084c8:	b29a      	uxth	r2, r3
 80084ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084cc:	801a      	strh	r2, [r3, #0]
 80084ce:	e01a      	b.n	8008506 <HAL_PCD_EP_DB_Transmit+0xfa>
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	785b      	ldrb	r3, [r3, #1]
 80084d4:	2b01      	cmp	r3, #1
 80084d6:	d116      	bne.n	8008506 <HAL_PCD_EP_DB_Transmit+0xfa>
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80084e6:	b29b      	uxth	r3, r3
 80084e8:	461a      	mov	r2, r3
 80084ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084ec:	4413      	add	r3, r2
 80084ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	781b      	ldrb	r3, [r3, #0]
 80084f4:	00da      	lsls	r2, r3, #3
 80084f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084f8:	4413      	add	r3, r2
 80084fa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80084fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008500:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008502:	2200      	movs	r2, #0
 8008504:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	785b      	ldrb	r3, [r3, #1]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d126      	bne.n	8008562 <HAL_PCD_EP_DB_Transmit+0x156>
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	623b      	str	r3, [r7, #32]
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008522:	b29b      	uxth	r3, r3
 8008524:	461a      	mov	r2, r3
 8008526:	6a3b      	ldr	r3, [r7, #32]
 8008528:	4413      	add	r3, r2
 800852a:	623b      	str	r3, [r7, #32]
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	781b      	ldrb	r3, [r3, #0]
 8008530:	00da      	lsls	r2, r3, #3
 8008532:	6a3b      	ldr	r3, [r7, #32]
 8008534:	4413      	add	r3, r2
 8008536:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800853a:	61fb      	str	r3, [r7, #28]
 800853c:	69fb      	ldr	r3, [r7, #28]
 800853e:	881b      	ldrh	r3, [r3, #0]
 8008540:	b29b      	uxth	r3, r3
 8008542:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008546:	b29a      	uxth	r2, r3
 8008548:	69fb      	ldr	r3, [r7, #28]
 800854a:	801a      	strh	r2, [r3, #0]
 800854c:	69fb      	ldr	r3, [r7, #28]
 800854e:	881b      	ldrh	r3, [r3, #0]
 8008550:	b29b      	uxth	r3, r3
 8008552:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008556:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800855a:	b29a      	uxth	r2, r3
 800855c:	69fb      	ldr	r3, [r7, #28]
 800855e:	801a      	strh	r2, [r3, #0]
 8008560:	e017      	b.n	8008592 <HAL_PCD_EP_DB_Transmit+0x186>
 8008562:	68bb      	ldr	r3, [r7, #8]
 8008564:	785b      	ldrb	r3, [r3, #1]
 8008566:	2b01      	cmp	r3, #1
 8008568:	d113      	bne.n	8008592 <HAL_PCD_EP_DB_Transmit+0x186>
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008572:	b29b      	uxth	r3, r3
 8008574:	461a      	mov	r2, r3
 8008576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008578:	4413      	add	r3, r2
 800857a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800857c:	68bb      	ldr	r3, [r7, #8]
 800857e:	781b      	ldrb	r3, [r3, #0]
 8008580:	00da      	lsls	r2, r3, #3
 8008582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008584:	4413      	add	r3, r2
 8008586:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800858a:	627b      	str	r3, [r7, #36]	@ 0x24
 800858c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800858e:	2200      	movs	r2, #0
 8008590:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8008592:	68bb      	ldr	r3, [r7, #8]
 8008594:	78db      	ldrb	r3, [r3, #3]
 8008596:	2b02      	cmp	r3, #2
 8008598:	d123      	bne.n	80085e2 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	461a      	mov	r2, r3
 80085a0:	68bb      	ldr	r3, [r7, #8]
 80085a2:	781b      	ldrb	r3, [r3, #0]
 80085a4:	009b      	lsls	r3, r3, #2
 80085a6:	4413      	add	r3, r2
 80085a8:	881b      	ldrh	r3, [r3, #0]
 80085aa:	b29b      	uxth	r3, r3
 80085ac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80085b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80085b4:	837b      	strh	r3, [r7, #26]
 80085b6:	8b7b      	ldrh	r3, [r7, #26]
 80085b8:	f083 0320 	eor.w	r3, r3, #32
 80085bc:	837b      	strh	r3, [r7, #26]
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	461a      	mov	r2, r3
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	781b      	ldrb	r3, [r3, #0]
 80085c8:	009b      	lsls	r3, r3, #2
 80085ca:	441a      	add	r2, r3
 80085cc:	8b7b      	ldrh	r3, [r7, #26]
 80085ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80085d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80085d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80085da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085de:	b29b      	uxth	r3, r3
 80085e0:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	781b      	ldrb	r3, [r3, #0]
 80085e6:	4619      	mov	r1, r3
 80085e8:	68f8      	ldr	r0, [r7, #12]
 80085ea:	f00f fe9c 	bl	8018326 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80085ee:	88fb      	ldrh	r3, [r7, #6]
 80085f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d01f      	beq.n	8008638 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	461a      	mov	r2, r3
 80085fe:	68bb      	ldr	r3, [r7, #8]
 8008600:	781b      	ldrb	r3, [r3, #0]
 8008602:	009b      	lsls	r3, r3, #2
 8008604:	4413      	add	r3, r2
 8008606:	881b      	ldrh	r3, [r3, #0]
 8008608:	b29b      	uxth	r3, r3
 800860a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800860e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008612:	833b      	strh	r3, [r7, #24]
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	461a      	mov	r2, r3
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	781b      	ldrb	r3, [r3, #0]
 800861e:	009b      	lsls	r3, r3, #2
 8008620:	441a      	add	r2, r3
 8008622:	8b3b      	ldrh	r3, [r7, #24]
 8008624:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008628:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800862c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008630:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008634:	b29b      	uxth	r3, r3
 8008636:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8008638:	2300      	movs	r3, #0
 800863a:	e31f      	b.n	8008c7c <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800863c:	88fb      	ldrh	r3, [r7, #6]
 800863e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008642:	2b00      	cmp	r3, #0
 8008644:	d021      	beq.n	800868a <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	461a      	mov	r2, r3
 800864c:	68bb      	ldr	r3, [r7, #8]
 800864e:	781b      	ldrb	r3, [r3, #0]
 8008650:	009b      	lsls	r3, r3, #2
 8008652:	4413      	add	r3, r2
 8008654:	881b      	ldrh	r3, [r3, #0]
 8008656:	b29b      	uxth	r3, r3
 8008658:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800865c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008660:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	461a      	mov	r2, r3
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	781b      	ldrb	r3, [r3, #0]
 800866e:	009b      	lsls	r3, r3, #2
 8008670:	441a      	add	r2, r3
 8008672:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008676:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800867a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800867e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008682:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008686:	b29b      	uxth	r3, r3
 8008688:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008690:	2b01      	cmp	r3, #1
 8008692:	f040 82ca 	bne.w	8008c2a <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8008696:	68bb      	ldr	r3, [r7, #8]
 8008698:	695a      	ldr	r2, [r3, #20]
 800869a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800869e:	441a      	add	r2, r3
 80086a0:	68bb      	ldr	r3, [r7, #8]
 80086a2:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	69da      	ldr	r2, [r3, #28]
 80086a8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80086ac:	441a      	add	r2, r3
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	6a1a      	ldr	r2, [r3, #32]
 80086b6:	68bb      	ldr	r3, [r7, #8]
 80086b8:	691b      	ldr	r3, [r3, #16]
 80086ba:	429a      	cmp	r2, r3
 80086bc:	d309      	bcc.n	80086d2 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	691b      	ldr	r3, [r3, #16]
 80086c2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	6a1a      	ldr	r2, [r3, #32]
 80086c8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80086ca:	1ad2      	subs	r2, r2, r3
 80086cc:	68bb      	ldr	r3, [r7, #8]
 80086ce:	621a      	str	r2, [r3, #32]
 80086d0:	e015      	b.n	80086fe <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 80086d2:	68bb      	ldr	r3, [r7, #8]
 80086d4:	6a1b      	ldr	r3, [r3, #32]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d107      	bne.n	80086ea <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 80086da:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80086de:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	2200      	movs	r2, #0
 80086e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80086e8:	e009      	b.n	80086fe <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	2200      	movs	r2, #0
 80086ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80086f2:	68bb      	ldr	r3, [r7, #8]
 80086f4:	6a1b      	ldr	r3, [r3, #32]
 80086f6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	2200      	movs	r2, #0
 80086fc:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	785b      	ldrb	r3, [r3, #1]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d15f      	bne.n	80087c6 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	643b      	str	r3, [r7, #64]	@ 0x40
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008714:	b29b      	uxth	r3, r3
 8008716:	461a      	mov	r2, r3
 8008718:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800871a:	4413      	add	r3, r2
 800871c:	643b      	str	r3, [r7, #64]	@ 0x40
 800871e:	68bb      	ldr	r3, [r7, #8]
 8008720:	781b      	ldrb	r3, [r3, #0]
 8008722:	00da      	lsls	r2, r3, #3
 8008724:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008726:	4413      	add	r3, r2
 8008728:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800872c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800872e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008730:	881b      	ldrh	r3, [r3, #0]
 8008732:	b29b      	uxth	r3, r3
 8008734:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008738:	b29a      	uxth	r2, r3
 800873a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800873c:	801a      	strh	r2, [r3, #0]
 800873e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008740:	2b00      	cmp	r3, #0
 8008742:	d10a      	bne.n	800875a <HAL_PCD_EP_DB_Transmit+0x34e>
 8008744:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008746:	881b      	ldrh	r3, [r3, #0]
 8008748:	b29b      	uxth	r3, r3
 800874a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800874e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008752:	b29a      	uxth	r2, r3
 8008754:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008756:	801a      	strh	r2, [r3, #0]
 8008758:	e051      	b.n	80087fe <HAL_PCD_EP_DB_Transmit+0x3f2>
 800875a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800875c:	2b3e      	cmp	r3, #62	@ 0x3e
 800875e:	d816      	bhi.n	800878e <HAL_PCD_EP_DB_Transmit+0x382>
 8008760:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008762:	085b      	lsrs	r3, r3, #1
 8008764:	653b      	str	r3, [r7, #80]	@ 0x50
 8008766:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008768:	f003 0301 	and.w	r3, r3, #1
 800876c:	2b00      	cmp	r3, #0
 800876e:	d002      	beq.n	8008776 <HAL_PCD_EP_DB_Transmit+0x36a>
 8008770:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008772:	3301      	adds	r3, #1
 8008774:	653b      	str	r3, [r7, #80]	@ 0x50
 8008776:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008778:	881b      	ldrh	r3, [r3, #0]
 800877a:	b29a      	uxth	r2, r3
 800877c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800877e:	b29b      	uxth	r3, r3
 8008780:	029b      	lsls	r3, r3, #10
 8008782:	b29b      	uxth	r3, r3
 8008784:	4313      	orrs	r3, r2
 8008786:	b29a      	uxth	r2, r3
 8008788:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800878a:	801a      	strh	r2, [r3, #0]
 800878c:	e037      	b.n	80087fe <HAL_PCD_EP_DB_Transmit+0x3f2>
 800878e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008790:	095b      	lsrs	r3, r3, #5
 8008792:	653b      	str	r3, [r7, #80]	@ 0x50
 8008794:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008796:	f003 031f 	and.w	r3, r3, #31
 800879a:	2b00      	cmp	r3, #0
 800879c:	d102      	bne.n	80087a4 <HAL_PCD_EP_DB_Transmit+0x398>
 800879e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80087a0:	3b01      	subs	r3, #1
 80087a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80087a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087a6:	881b      	ldrh	r3, [r3, #0]
 80087a8:	b29a      	uxth	r2, r3
 80087aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80087ac:	b29b      	uxth	r3, r3
 80087ae:	029b      	lsls	r3, r3, #10
 80087b0:	b29b      	uxth	r3, r3
 80087b2:	4313      	orrs	r3, r2
 80087b4:	b29b      	uxth	r3, r3
 80087b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087be:	b29a      	uxth	r2, r3
 80087c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087c2:	801a      	strh	r2, [r3, #0]
 80087c4:	e01b      	b.n	80087fe <HAL_PCD_EP_DB_Transmit+0x3f2>
 80087c6:	68bb      	ldr	r3, [r7, #8]
 80087c8:	785b      	ldrb	r3, [r3, #1]
 80087ca:	2b01      	cmp	r3, #1
 80087cc:	d117      	bne.n	80087fe <HAL_PCD_EP_DB_Transmit+0x3f2>
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80087dc:	b29b      	uxth	r3, r3
 80087de:	461a      	mov	r2, r3
 80087e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80087e2:	4413      	add	r3, r2
 80087e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80087e6:	68bb      	ldr	r3, [r7, #8]
 80087e8:	781b      	ldrb	r3, [r3, #0]
 80087ea:	00da      	lsls	r2, r3, #3
 80087ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80087ee:	4413      	add	r3, r2
 80087f0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80087f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80087f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80087f8:	b29a      	uxth	r2, r3
 80087fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80087fc:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	6818      	ldr	r0, [r3, #0]
 8008802:	68bb      	ldr	r3, [r7, #8]
 8008804:	6959      	ldr	r1, [r3, #20]
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	891a      	ldrh	r2, [r3, #8]
 800880a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800880c:	b29b      	uxth	r3, r3
 800880e:	f005 fd77 	bl	800e300 <USB_WritePMA>
 8008812:	e20a      	b.n	8008c2a <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800881c:	b29b      	uxth	r3, r3
 800881e:	461a      	mov	r2, r3
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	781b      	ldrb	r3, [r3, #0]
 8008824:	00db      	lsls	r3, r3, #3
 8008826:	4413      	add	r3, r2
 8008828:	68fa      	ldr	r2, [r7, #12]
 800882a:	6812      	ldr	r2, [r2, #0]
 800882c:	4413      	add	r3, r2
 800882e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008832:	881b      	ldrh	r3, [r3, #0]
 8008834:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008838:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800883c:	68bb      	ldr	r3, [r7, #8]
 800883e:	699a      	ldr	r2, [r3, #24]
 8008840:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008844:	429a      	cmp	r2, r3
 8008846:	d307      	bcc.n	8008858 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8008848:	68bb      	ldr	r3, [r7, #8]
 800884a:	699a      	ldr	r2, [r3, #24]
 800884c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008850:	1ad2      	subs	r2, r2, r3
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	619a      	str	r2, [r3, #24]
 8008856:	e002      	b.n	800885e <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	2200      	movs	r2, #0
 800885c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	699b      	ldr	r3, [r3, #24]
 8008862:	2b00      	cmp	r3, #0
 8008864:	f040 80f6 	bne.w	8008a54 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008868:	68bb      	ldr	r3, [r7, #8]
 800886a:	785b      	ldrb	r3, [r3, #1]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d126      	bne.n	80088be <HAL_PCD_EP_DB_Transmit+0x4b2>
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	677b      	str	r3, [r7, #116]	@ 0x74
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800887e:	b29b      	uxth	r3, r3
 8008880:	461a      	mov	r2, r3
 8008882:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008884:	4413      	add	r3, r2
 8008886:	677b      	str	r3, [r7, #116]	@ 0x74
 8008888:	68bb      	ldr	r3, [r7, #8]
 800888a:	781b      	ldrb	r3, [r3, #0]
 800888c:	00da      	lsls	r2, r3, #3
 800888e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008890:	4413      	add	r3, r2
 8008892:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008896:	673b      	str	r3, [r7, #112]	@ 0x70
 8008898:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800889a:	881b      	ldrh	r3, [r3, #0]
 800889c:	b29b      	uxth	r3, r3
 800889e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80088a2:	b29a      	uxth	r2, r3
 80088a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80088a6:	801a      	strh	r2, [r3, #0]
 80088a8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80088aa:	881b      	ldrh	r3, [r3, #0]
 80088ac:	b29b      	uxth	r3, r3
 80088ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80088b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80088b6:	b29a      	uxth	r2, r3
 80088b8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80088ba:	801a      	strh	r2, [r3, #0]
 80088bc:	e01a      	b.n	80088f4 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	785b      	ldrb	r3, [r3, #1]
 80088c2:	2b01      	cmp	r3, #1
 80088c4:	d116      	bne.n	80088f4 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80088d4:	b29b      	uxth	r3, r3
 80088d6:	461a      	mov	r2, r3
 80088d8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80088da:	4413      	add	r3, r2
 80088dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	781b      	ldrb	r3, [r3, #0]
 80088e2:	00da      	lsls	r2, r3, #3
 80088e4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80088e6:	4413      	add	r3, r2
 80088e8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80088ec:	67bb      	str	r3, [r7, #120]	@ 0x78
 80088ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80088f0:	2200      	movs	r2, #0
 80088f2:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80088fc:	68bb      	ldr	r3, [r7, #8]
 80088fe:	785b      	ldrb	r3, [r3, #1]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d12f      	bne.n	8008964 <HAL_PCD_EP_DB_Transmit+0x558>
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008914:	b29b      	uxth	r3, r3
 8008916:	461a      	mov	r2, r3
 8008918:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800891c:	4413      	add	r3, r2
 800891e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	781b      	ldrb	r3, [r3, #0]
 8008926:	00da      	lsls	r2, r3, #3
 8008928:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800892c:	4413      	add	r3, r2
 800892e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008932:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008936:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800893a:	881b      	ldrh	r3, [r3, #0]
 800893c:	b29b      	uxth	r3, r3
 800893e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008942:	b29a      	uxth	r2, r3
 8008944:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008948:	801a      	strh	r2, [r3, #0]
 800894a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800894e:	881b      	ldrh	r3, [r3, #0]
 8008950:	b29b      	uxth	r3, r3
 8008952:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008956:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800895a:	b29a      	uxth	r2, r3
 800895c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008960:	801a      	strh	r2, [r3, #0]
 8008962:	e01c      	b.n	800899e <HAL_PCD_EP_DB_Transmit+0x592>
 8008964:	68bb      	ldr	r3, [r7, #8]
 8008966:	785b      	ldrb	r3, [r3, #1]
 8008968:	2b01      	cmp	r3, #1
 800896a:	d118      	bne.n	800899e <HAL_PCD_EP_DB_Transmit+0x592>
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008974:	b29b      	uxth	r3, r3
 8008976:	461a      	mov	r2, r3
 8008978:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800897c:	4413      	add	r3, r2
 800897e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	781b      	ldrb	r3, [r3, #0]
 8008986:	00da      	lsls	r2, r3, #3
 8008988:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800898c:	4413      	add	r3, r2
 800898e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008992:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008996:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800899a:	2200      	movs	r2, #0
 800899c:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	78db      	ldrb	r3, [r3, #3]
 80089a2:	2b02      	cmp	r3, #2
 80089a4:	d127      	bne.n	80089f6 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	461a      	mov	r2, r3
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	781b      	ldrb	r3, [r3, #0]
 80089b0:	009b      	lsls	r3, r3, #2
 80089b2:	4413      	add	r3, r2
 80089b4:	881b      	ldrh	r3, [r3, #0]
 80089b6:	b29b      	uxth	r3, r3
 80089b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80089bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089c0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80089c4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80089c8:	f083 0320 	eor.w	r3, r3, #32
 80089cc:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	461a      	mov	r2, r3
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	781b      	ldrb	r3, [r3, #0]
 80089da:	009b      	lsls	r3, r3, #2
 80089dc:	441a      	add	r2, r3
 80089de:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80089e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80089e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80089ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80089ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089f2:	b29b      	uxth	r3, r3
 80089f4:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80089f6:	68bb      	ldr	r3, [r7, #8]
 80089f8:	781b      	ldrb	r3, [r3, #0]
 80089fa:	4619      	mov	r1, r3
 80089fc:	68f8      	ldr	r0, [r7, #12]
 80089fe:	f00f fc92 	bl	8018326 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008a02:	88fb      	ldrh	r3, [r7, #6]
 8008a04:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d121      	bne.n	8008a50 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	461a      	mov	r2, r3
 8008a12:	68bb      	ldr	r3, [r7, #8]
 8008a14:	781b      	ldrb	r3, [r3, #0]
 8008a16:	009b      	lsls	r3, r3, #2
 8008a18:	4413      	add	r3, r2
 8008a1a:	881b      	ldrh	r3, [r3, #0]
 8008a1c:	b29b      	uxth	r3, r3
 8008a1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a26:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	461a      	mov	r2, r3
 8008a30:	68bb      	ldr	r3, [r7, #8]
 8008a32:	781b      	ldrb	r3, [r3, #0]
 8008a34:	009b      	lsls	r3, r3, #2
 8008a36:	441a      	add	r2, r3
 8008a38:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008a3c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a40:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a44:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008a48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a4c:	b29b      	uxth	r3, r3
 8008a4e:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8008a50:	2300      	movs	r3, #0
 8008a52:	e113      	b.n	8008c7c <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008a54:	88fb      	ldrh	r3, [r7, #6]
 8008a56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d121      	bne.n	8008aa2 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	461a      	mov	r2, r3
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	781b      	ldrb	r3, [r3, #0]
 8008a68:	009b      	lsls	r3, r3, #2
 8008a6a:	4413      	add	r3, r2
 8008a6c:	881b      	ldrh	r3, [r3, #0]
 8008a6e:	b29b      	uxth	r3, r3
 8008a70:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a78:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	461a      	mov	r2, r3
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	781b      	ldrb	r3, [r3, #0]
 8008a86:	009b      	lsls	r3, r3, #2
 8008a88:	441a      	add	r2, r3
 8008a8a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8008a8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a96:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008a9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a9e:	b29b      	uxth	r3, r3
 8008aa0:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008aa2:	68bb      	ldr	r3, [r7, #8]
 8008aa4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008aa8:	2b01      	cmp	r3, #1
 8008aaa:	f040 80be 	bne.w	8008c2a <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8008aae:	68bb      	ldr	r3, [r7, #8]
 8008ab0:	695a      	ldr	r2, [r3, #20]
 8008ab2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008ab6:	441a      	add	r2, r3
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8008abc:	68bb      	ldr	r3, [r7, #8]
 8008abe:	69da      	ldr	r2, [r3, #28]
 8008ac0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008ac4:	441a      	add	r2, r3
 8008ac6:	68bb      	ldr	r3, [r7, #8]
 8008ac8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	6a1a      	ldr	r2, [r3, #32]
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	691b      	ldr	r3, [r3, #16]
 8008ad2:	429a      	cmp	r2, r3
 8008ad4:	d309      	bcc.n	8008aea <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	691b      	ldr	r3, [r3, #16]
 8008ada:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	6a1a      	ldr	r2, [r3, #32]
 8008ae0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008ae2:	1ad2      	subs	r2, r2, r3
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	621a      	str	r2, [r3, #32]
 8008ae8:	e015      	b.n	8008b16 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	6a1b      	ldr	r3, [r3, #32]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d107      	bne.n	8008b02 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8008af2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008af6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	2200      	movs	r2, #0
 8008afc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8008b00:	e009      	b.n	8008b16 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	6a1b      	ldr	r3, [r3, #32]
 8008b06:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8008b08:	68bb      	ldr	r3, [r7, #8]
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8008b0e:	68bb      	ldr	r3, [r7, #8]
 8008b10:	2200      	movs	r2, #0
 8008b12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	785b      	ldrb	r3, [r3, #1]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d15f      	bne.n	8008be4 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008b32:	b29b      	uxth	r3, r3
 8008b34:	461a      	mov	r2, r3
 8008b36:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008b38:	4413      	add	r3, r2
 8008b3a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008b3c:	68bb      	ldr	r3, [r7, #8]
 8008b3e:	781b      	ldrb	r3, [r3, #0]
 8008b40:	00da      	lsls	r2, r3, #3
 8008b42:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008b44:	4413      	add	r3, r2
 8008b46:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008b4a:	667b      	str	r3, [r7, #100]	@ 0x64
 8008b4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b4e:	881b      	ldrh	r3, [r3, #0]
 8008b50:	b29b      	uxth	r3, r3
 8008b52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008b56:	b29a      	uxth	r2, r3
 8008b58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b5a:	801a      	strh	r2, [r3, #0]
 8008b5c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d10a      	bne.n	8008b78 <HAL_PCD_EP_DB_Transmit+0x76c>
 8008b62:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b64:	881b      	ldrh	r3, [r3, #0]
 8008b66:	b29b      	uxth	r3, r3
 8008b68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b70:	b29a      	uxth	r2, r3
 8008b72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b74:	801a      	strh	r2, [r3, #0]
 8008b76:	e04e      	b.n	8008c16 <HAL_PCD_EP_DB_Transmit+0x80a>
 8008b78:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008b7a:	2b3e      	cmp	r3, #62	@ 0x3e
 8008b7c:	d816      	bhi.n	8008bac <HAL_PCD_EP_DB_Transmit+0x7a0>
 8008b7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008b80:	085b      	lsrs	r3, r3, #1
 8008b82:	663b      	str	r3, [r7, #96]	@ 0x60
 8008b84:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008b86:	f003 0301 	and.w	r3, r3, #1
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d002      	beq.n	8008b94 <HAL_PCD_EP_DB_Transmit+0x788>
 8008b8e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008b90:	3301      	adds	r3, #1
 8008b92:	663b      	str	r3, [r7, #96]	@ 0x60
 8008b94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b96:	881b      	ldrh	r3, [r3, #0]
 8008b98:	b29a      	uxth	r2, r3
 8008b9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008b9c:	b29b      	uxth	r3, r3
 8008b9e:	029b      	lsls	r3, r3, #10
 8008ba0:	b29b      	uxth	r3, r3
 8008ba2:	4313      	orrs	r3, r2
 8008ba4:	b29a      	uxth	r2, r3
 8008ba6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008ba8:	801a      	strh	r2, [r3, #0]
 8008baa:	e034      	b.n	8008c16 <HAL_PCD_EP_DB_Transmit+0x80a>
 8008bac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008bae:	095b      	lsrs	r3, r3, #5
 8008bb0:	663b      	str	r3, [r7, #96]	@ 0x60
 8008bb2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008bb4:	f003 031f 	and.w	r3, r3, #31
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d102      	bne.n	8008bc2 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8008bbc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008bbe:	3b01      	subs	r3, #1
 8008bc0:	663b      	str	r3, [r7, #96]	@ 0x60
 8008bc2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008bc4:	881b      	ldrh	r3, [r3, #0]
 8008bc6:	b29a      	uxth	r2, r3
 8008bc8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008bca:	b29b      	uxth	r3, r3
 8008bcc:	029b      	lsls	r3, r3, #10
 8008bce:	b29b      	uxth	r3, r3
 8008bd0:	4313      	orrs	r3, r2
 8008bd2:	b29b      	uxth	r3, r3
 8008bd4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008bd8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008bdc:	b29a      	uxth	r2, r3
 8008bde:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008be0:	801a      	strh	r2, [r3, #0]
 8008be2:	e018      	b.n	8008c16 <HAL_PCD_EP_DB_Transmit+0x80a>
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	785b      	ldrb	r3, [r3, #1]
 8008be8:	2b01      	cmp	r3, #1
 8008bea:	d114      	bne.n	8008c16 <HAL_PCD_EP_DB_Transmit+0x80a>
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008bf4:	b29b      	uxth	r3, r3
 8008bf6:	461a      	mov	r2, r3
 8008bf8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008bfa:	4413      	add	r3, r2
 8008bfc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008bfe:	68bb      	ldr	r3, [r7, #8]
 8008c00:	781b      	ldrb	r3, [r3, #0]
 8008c02:	00da      	lsls	r2, r3, #3
 8008c04:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008c06:	4413      	add	r3, r2
 8008c08:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008c0c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008c0e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c10:	b29a      	uxth	r2, r3
 8008c12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c14:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	6818      	ldr	r0, [r3, #0]
 8008c1a:	68bb      	ldr	r3, [r7, #8]
 8008c1c:	6959      	ldr	r1, [r3, #20]
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	895a      	ldrh	r2, [r3, #10]
 8008c22:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c24:	b29b      	uxth	r3, r3
 8008c26:	f005 fb6b 	bl	800e300 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	461a      	mov	r2, r3
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	781b      	ldrb	r3, [r3, #0]
 8008c34:	009b      	lsls	r3, r3, #2
 8008c36:	4413      	add	r3, r2
 8008c38:	881b      	ldrh	r3, [r3, #0]
 8008c3a:	b29b      	uxth	r3, r3
 8008c3c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c44:	82fb      	strh	r3, [r7, #22]
 8008c46:	8afb      	ldrh	r3, [r7, #22]
 8008c48:	f083 0310 	eor.w	r3, r3, #16
 8008c4c:	82fb      	strh	r3, [r7, #22]
 8008c4e:	8afb      	ldrh	r3, [r7, #22]
 8008c50:	f083 0320 	eor.w	r3, r3, #32
 8008c54:	82fb      	strh	r3, [r7, #22]
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	461a      	mov	r2, r3
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	781b      	ldrb	r3, [r3, #0]
 8008c60:	009b      	lsls	r3, r3, #2
 8008c62:	441a      	add	r2, r3
 8008c64:	8afb      	ldrh	r3, [r7, #22]
 8008c66:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c6a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c76:	b29b      	uxth	r3, r3
 8008c78:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8008c7a:	2300      	movs	r3, #0
}
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	3798      	adds	r7, #152	@ 0x98
 8008c80:	46bd      	mov	sp, r7
 8008c82:	bd80      	pop	{r7, pc}

08008c84 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8008c84:	b480      	push	{r7}
 8008c86:	b087      	sub	sp, #28
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	60f8      	str	r0, [r7, #12]
 8008c8c:	607b      	str	r3, [r7, #4]
 8008c8e:	460b      	mov	r3, r1
 8008c90:	817b      	strh	r3, [r7, #10]
 8008c92:	4613      	mov	r3, r2
 8008c94:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8008c96:	897b      	ldrh	r3, [r7, #10]
 8008c98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c9c:	b29b      	uxth	r3, r3
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d00b      	beq.n	8008cba <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008ca2:	897b      	ldrh	r3, [r7, #10]
 8008ca4:	f003 0207 	and.w	r2, r3, #7
 8008ca8:	4613      	mov	r3, r2
 8008caa:	009b      	lsls	r3, r3, #2
 8008cac:	4413      	add	r3, r2
 8008cae:	00db      	lsls	r3, r3, #3
 8008cb0:	3310      	adds	r3, #16
 8008cb2:	68fa      	ldr	r2, [r7, #12]
 8008cb4:	4413      	add	r3, r2
 8008cb6:	617b      	str	r3, [r7, #20]
 8008cb8:	e009      	b.n	8008cce <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008cba:	897a      	ldrh	r2, [r7, #10]
 8008cbc:	4613      	mov	r3, r2
 8008cbe:	009b      	lsls	r3, r3, #2
 8008cc0:	4413      	add	r3, r2
 8008cc2:	00db      	lsls	r3, r3, #3
 8008cc4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008cc8:	68fa      	ldr	r2, [r7, #12]
 8008cca:	4413      	add	r3, r2
 8008ccc:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8008cce:	893b      	ldrh	r3, [r7, #8]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d107      	bne.n	8008ce4 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8008cd4:	697b      	ldr	r3, [r7, #20]
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	b29a      	uxth	r2, r3
 8008cde:	697b      	ldr	r3, [r7, #20]
 8008ce0:	80da      	strh	r2, [r3, #6]
 8008ce2:	e00b      	b.n	8008cfc <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8008ce4:	697b      	ldr	r3, [r7, #20]
 8008ce6:	2201      	movs	r2, #1
 8008ce8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	b29a      	uxth	r2, r3
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	0c1b      	lsrs	r3, r3, #16
 8008cf6:	b29a      	uxth	r2, r3
 8008cf8:	697b      	ldr	r3, [r7, #20]
 8008cfa:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8008cfc:	2300      	movs	r3, #0
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	371c      	adds	r7, #28
 8008d02:	46bd      	mov	sp, r7
 8008d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d08:	4770      	bx	lr

08008d0a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8008d0a:	b480      	push	{r7}
 8008d0c:	b085      	sub	sp, #20
 8008d0e:	af00      	add	r7, sp, #0
 8008d10:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2201      	movs	r2, #1
 8008d1c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2200      	movs	r2, #0
 8008d24:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008d2e:	b29b      	uxth	r3, r3
 8008d30:	f043 0301 	orr.w	r3, r3, #1
 8008d34:	b29a      	uxth	r2, r3
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008d42:	b29b      	uxth	r3, r3
 8008d44:	f043 0302 	orr.w	r3, r3, #2
 8008d48:	b29a      	uxth	r2, r3
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8008d50:	2300      	movs	r3, #0
}
 8008d52:	4618      	mov	r0, r3
 8008d54:	3714      	adds	r7, #20
 8008d56:	46bd      	mov	sp, r7
 8008d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5c:	4770      	bx	lr
	...

08008d60 <LL_EXTI_EnableIT_0_31>:
{
 8008d60:	b480      	push	{r7}
 8008d62:	b083      	sub	sp, #12
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8008d68:	4b06      	ldr	r3, [pc, #24]	@ (8008d84 <LL_EXTI_EnableIT_0_31+0x24>)
 8008d6a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8008d6e:	4905      	ldr	r1, [pc, #20]	@ (8008d84 <LL_EXTI_EnableIT_0_31+0x24>)
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	4313      	orrs	r3, r2
 8008d74:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8008d78:	bf00      	nop
 8008d7a:	370c      	adds	r7, #12
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d82:	4770      	bx	lr
 8008d84:	58000800 	.word	0x58000800

08008d88 <LL_EXTI_DisableIT_0_31>:
{
 8008d88:	b480      	push	{r7}
 8008d8a:	b083      	sub	sp, #12
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8008d90:	4b07      	ldr	r3, [pc, #28]	@ (8008db0 <LL_EXTI_DisableIT_0_31+0x28>)
 8008d92:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	43db      	mvns	r3, r3
 8008d9a:	4905      	ldr	r1, [pc, #20]	@ (8008db0 <LL_EXTI_DisableIT_0_31+0x28>)
 8008d9c:	4013      	ands	r3, r2
 8008d9e:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8008da2:	bf00      	nop
 8008da4:	370c      	adds	r7, #12
 8008da6:	46bd      	mov	sp, r7
 8008da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dac:	4770      	bx	lr
 8008dae:	bf00      	nop
 8008db0:	58000800 	.word	0x58000800

08008db4 <LL_C2_EXTI_DisableIT_0_31>:
{
 8008db4:	b480      	push	{r7}
 8008db6:	b083      	sub	sp, #12
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->C2IMR1, ExtiLine);
 8008dbc:	4b07      	ldr	r3, [pc, #28]	@ (8008ddc <LL_C2_EXTI_DisableIT_0_31+0x28>)
 8008dbe:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	43db      	mvns	r3, r3
 8008dc6:	4905      	ldr	r1, [pc, #20]	@ (8008ddc <LL_C2_EXTI_DisableIT_0_31+0x28>)
 8008dc8:	4013      	ands	r3, r2
 8008dca:	f8c1 30c0 	str.w	r3, [r1, #192]	@ 0xc0
}
 8008dce:	bf00      	nop
 8008dd0:	370c      	adds	r7, #12
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd8:	4770      	bx	lr
 8008dda:	bf00      	nop
 8008ddc:	58000800 	.word	0x58000800

08008de0 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8008de0:	b480      	push	{r7}
 8008de2:	b083      	sub	sp, #12
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8008de8:	4b05      	ldr	r3, [pc, #20]	@ (8008e00 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8008dea:	681a      	ldr	r2, [r3, #0]
 8008dec:	4904      	ldr	r1, [pc, #16]	@ (8008e00 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	4313      	orrs	r3, r2
 8008df2:	600b      	str	r3, [r1, #0]
}
 8008df4:	bf00      	nop
 8008df6:	370c      	adds	r7, #12
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfe:	4770      	bx	lr
 8008e00:	58000800 	.word	0x58000800

08008e04 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8008e04:	b480      	push	{r7}
 8008e06:	b083      	sub	sp, #12
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8008e0c:	4b06      	ldr	r3, [pc, #24]	@ (8008e28 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8008e0e:	681a      	ldr	r2, [r3, #0]
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	43db      	mvns	r3, r3
 8008e14:	4904      	ldr	r1, [pc, #16]	@ (8008e28 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8008e16:	4013      	ands	r3, r2
 8008e18:	600b      	str	r3, [r1, #0]

}
 8008e1a:	bf00      	nop
 8008e1c:	370c      	adds	r7, #12
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e24:	4770      	bx	lr
 8008e26:	bf00      	nop
 8008e28:	58000800 	.word	0x58000800

08008e2c <LL_EXTI_EnableFallingTrig_0_31>:
  *         (*) value not defined in all devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b083      	sub	sp, #12
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8008e34:	4b05      	ldr	r3, [pc, #20]	@ (8008e4c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8008e36:	685a      	ldr	r2, [r3, #4]
 8008e38:	4904      	ldr	r1, [pc, #16]	@ (8008e4c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	4313      	orrs	r3, r2
 8008e3e:	604b      	str	r3, [r1, #4]
}
 8008e40:	bf00      	nop
 8008e42:	370c      	adds	r7, #12
 8008e44:	46bd      	mov	sp, r7
 8008e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4a:	4770      	bx	lr
 8008e4c:	58000800 	.word	0x58000800

08008e50 <LL_EXTI_DisableFallingTrig_0_31>:
  *         (*) value not defined in all devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8008e50:	b480      	push	{r7}
 8008e52:	b083      	sub	sp, #12
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8008e58:	4b06      	ldr	r3, [pc, #24]	@ (8008e74 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8008e5a:	685a      	ldr	r2, [r3, #4]
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	43db      	mvns	r3, r3
 8008e60:	4904      	ldr	r1, [pc, #16]	@ (8008e74 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8008e62:	4013      	ands	r3, r2
 8008e64:	604b      	str	r3, [r1, #4]
}
 8008e66:	bf00      	nop
 8008e68:	370c      	adds	r7, #12
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e70:	4770      	bx	lr
 8008e72:	bf00      	nop
 8008e74:	58000800 	.word	0x58000800

08008e78 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008e78:	b480      	push	{r7}
 8008e7a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008e7c:	4b05      	ldr	r3, [pc, #20]	@ (8008e94 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	4a04      	ldr	r2, [pc, #16]	@ (8008e94 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008e82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008e86:	6013      	str	r3, [r2, #0]
}
 8008e88:	bf00      	nop
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e90:	4770      	bx	lr
 8008e92:	bf00      	nop
 8008e94:	58000400 	.word	0x58000400

08008e98 <HAL_PWR_ConfigPVD>:
  *         (and optionally, to select CPU2 only (not both CPU1 and CPU2):
  *         "__HAL_PWR_PVD_EXTI_DISABLE_IT()").
  * @retval None
  */
HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b082      	sub	sp, #8
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS bits according to PVDLevel value */
  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel);
 8008ea0:	4b1d      	ldr	r3, [pc, #116]	@ (8008f18 <HAL_PWR_ConfigPVD+0x80>)
 8008ea2:	685b      	ldr	r3, [r3, #4]
 8008ea4:	f023 020e 	bic.w	r2, r3, #14
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	491a      	ldr	r1, [pc, #104]	@ (8008f18 <HAL_PWR_ConfigPVD+0x80>)
 8008eae:	4313      	orrs	r3, r2
 8008eb0:	604b      	str	r3, [r1, #4]

  /* Clear any previous config. Keep it clear if no event or IT mode is selected */

  /* Note: On STM32WB series, power PVD event is not available on AIEC lines   */
  /*       (only interruption is available through AIEC line 16).             */
  __HAL_PWR_PVD_EXTI_DISABLE_IT();      /*CPU1*/
 8008eb2:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8008eb6:	f7ff ff67 	bl	8008d88 <LL_EXTI_DisableIT_0_31>
  __HAL_PWR_PVD_EXTIC2_DISABLE_IT();    /*CPU2*/
 8008eba:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8008ebe:	f7ff ff79 	bl	8008db4 <LL_C2_EXTI_DisableIT_0_31>

  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 8008ec2:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8008ec6:	f7ff ffc3 	bl	8008e50 <LL_EXTI_DisableFallingTrig_0_31>
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
 8008eca:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8008ece:	f7ff ff99 	bl	8008e04 <LL_EXTI_DisableRisingTrig_0_31>

  /* Configure interrupt mode */
  if ((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	685b      	ldr	r3, [r3, #4]
 8008ed6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d003      	beq.n	8008ee6 <HAL_PWR_ConfigPVD+0x4e>
  {
    /* Set CPU1 as wakeup target */
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 8008ede:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8008ee2:	f7ff ff3d 	bl	8008d60 <LL_EXTI_EnableIT_0_31>
  }

  /* Configure the edge */
  if ((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	685b      	ldr	r3, [r3, #4]
 8008eea:	f003 0301 	and.w	r3, r3, #1
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d003      	beq.n	8008efa <HAL_PWR_ConfigPVD+0x62>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 8008ef2:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8008ef6:	f7ff ff73 	bl	8008de0 <LL_EXTI_EnableRisingTrig_0_31>
  }

  if ((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	685b      	ldr	r3, [r3, #4]
 8008efe:	f003 0302 	and.w	r3, r3, #2
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d003      	beq.n	8008f0e <HAL_PWR_ConfigPVD+0x76>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 8008f06:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8008f0a:	f7ff ff8f 	bl	8008e2c <LL_EXTI_EnableFallingTrig_0_31>
  }

  return HAL_OK;
 8008f0e:	2300      	movs	r3, #0
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	3708      	adds	r7, #8
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd80      	pop	{r7, pc}
 8008f18:	58000400 	.word	0x58000400

08008f1c <HAL_PWR_EnablePVD>:
/**
  * @brief Enables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 8008f1c:	b480      	push	{r7}
 8008f1e:	af00      	add	r7, sp, #0
  /* Enable the power voltage detector */
  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 8008f20:	4b05      	ldr	r3, [pc, #20]	@ (8008f38 <HAL_PWR_EnablePVD+0x1c>)
 8008f22:	685b      	ldr	r3, [r3, #4]
 8008f24:	4a04      	ldr	r2, [pc, #16]	@ (8008f38 <HAL_PWR_EnablePVD+0x1c>)
 8008f26:	f043 0301 	orr.w	r3, r3, #1
 8008f2a:	6053      	str	r3, [r2, #4]
}
 8008f2c:	bf00      	nop
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f34:	4770      	bx	lr
 8008f36:	bf00      	nop
 8008f38:	58000400 	.word	0x58000400

08008f3c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8008f40:	4b04      	ldr	r3, [pc, #16]	@ (8008f54 <HAL_PWREx_GetVoltageRange+0x18>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8008f48:	4618      	mov	r0, r3
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f50:	4770      	bx	lr
 8008f52:	bf00      	nop
 8008f54:	58000400 	.word	0x58000400

08008f58 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8008f58:	b480      	push	{r7}
 8008f5a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8008f5c:	4b05      	ldr	r3, [pc, #20]	@ (8008f74 <HAL_PWREx_EnableVddUSB+0x1c>)
 8008f5e:	685b      	ldr	r3, [r3, #4]
 8008f60:	4a04      	ldr	r2, [pc, #16]	@ (8008f74 <HAL_PWREx_EnableVddUSB+0x1c>)
 8008f62:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008f66:	6053      	str	r3, [r2, #4]
}
 8008f68:	bf00      	nop
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f70:	4770      	bx	lr
 8008f72:	bf00      	nop
 8008f74:	58000400 	.word	0x58000400

08008f78 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8008f78:	b480      	push	{r7}
 8008f7a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8008f7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008f86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f8a:	d101      	bne.n	8008f90 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	e000      	b.n	8008f92 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8008f90:	2300      	movs	r3, #0
}
 8008f92:	4618      	mov	r0, r3
 8008f94:	46bd      	mov	sp, r7
 8008f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9a:	4770      	bx	lr

08008f9c <LL_RCC_HSE_Enable>:
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8008fa0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008faa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008fae:	6013      	str	r3, [r2, #0]
}
 8008fb0:	bf00      	nop
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb8:	4770      	bx	lr

08008fba <LL_RCC_HSE_Disable>:
{
 8008fba:	b480      	push	{r7}
 8008fbc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8008fbe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008fc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008fcc:	6013      	str	r3, [r2, #0]
}
 8008fce:	bf00      	nop
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd6:	4770      	bx	lr

08008fd8 <LL_RCC_HSE_IsReady>:
{
 8008fd8:	b480      	push	{r7}
 8008fda:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8008fdc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fe6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008fea:	d101      	bne.n	8008ff0 <LL_RCC_HSE_IsReady+0x18>
 8008fec:	2301      	movs	r3, #1
 8008fee:	e000      	b.n	8008ff2 <LL_RCC_HSE_IsReady+0x1a>
 8008ff0:	2300      	movs	r3, #0
}
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffa:	4770      	bx	lr

08008ffc <LL_RCC_HSI_Enable>:
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8009000:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800900a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800900e:	6013      	str	r3, [r2, #0]
}
 8009010:	bf00      	nop
 8009012:	46bd      	mov	sp, r7
 8009014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009018:	4770      	bx	lr

0800901a <LL_RCC_HSI_Disable>:
{
 800901a:	b480      	push	{r7}
 800901c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800901e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009028:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800902c:	6013      	str	r3, [r2, #0]
}
 800902e:	bf00      	nop
 8009030:	46bd      	mov	sp, r7
 8009032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009036:	4770      	bx	lr

08009038 <LL_RCC_HSI_IsReady>:
{
 8009038:	b480      	push	{r7}
 800903a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800903c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009046:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800904a:	d101      	bne.n	8009050 <LL_RCC_HSI_IsReady+0x18>
 800904c:	2301      	movs	r3, #1
 800904e:	e000      	b.n	8009052 <LL_RCC_HSI_IsReady+0x1a>
 8009050:	2300      	movs	r3, #0
}
 8009052:	4618      	mov	r0, r3
 8009054:	46bd      	mov	sp, r7
 8009056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905a:	4770      	bx	lr

0800905c <LL_RCC_HSI_SetCalibTrimming>:
{
 800905c:	b480      	push	{r7}
 800905e:	b083      	sub	sp, #12
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8009064:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009068:	685b      	ldr	r3, [r3, #4]
 800906a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	061b      	lsls	r3, r3, #24
 8009072:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009076:	4313      	orrs	r3, r2
 8009078:	604b      	str	r3, [r1, #4]
}
 800907a:	bf00      	nop
 800907c:	370c      	adds	r7, #12
 800907e:	46bd      	mov	sp, r7
 8009080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009084:	4770      	bx	lr

08009086 <LL_RCC_HSI48_Enable>:
{
 8009086:	b480      	push	{r7}
 8009088:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800908a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800908e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009092:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009096:	f043 0301 	orr.w	r3, r3, #1
 800909a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800909e:	bf00      	nop
 80090a0:	46bd      	mov	sp, r7
 80090a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a6:	4770      	bx	lr

080090a8 <LL_RCC_HSI48_Disable>:
{
 80090a8:	b480      	push	{r7}
 80090aa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80090ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80090b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80090b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80090b8:	f023 0301 	bic.w	r3, r3, #1
 80090bc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 80090c0:	bf00      	nop
 80090c2:	46bd      	mov	sp, r7
 80090c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c8:	4770      	bx	lr

080090ca <LL_RCC_HSI48_IsReady>:
{
 80090ca:	b480      	push	{r7}
 80090cc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80090ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80090d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80090d6:	f003 0302 	and.w	r3, r3, #2
 80090da:	2b02      	cmp	r3, #2
 80090dc:	d101      	bne.n	80090e2 <LL_RCC_HSI48_IsReady+0x18>
 80090de:	2301      	movs	r3, #1
 80090e0:	e000      	b.n	80090e4 <LL_RCC_HSI48_IsReady+0x1a>
 80090e2:	2300      	movs	r3, #0
}
 80090e4:	4618      	mov	r0, r3
 80090e6:	46bd      	mov	sp, r7
 80090e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ec:	4770      	bx	lr

080090ee <LL_RCC_LSE_Enable>:
{
 80090ee:	b480      	push	{r7}
 80090f0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80090f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80090f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80090fe:	f043 0301 	orr.w	r3, r3, #1
 8009102:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009106:	bf00      	nop
 8009108:	46bd      	mov	sp, r7
 800910a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910e:	4770      	bx	lr

08009110 <LL_RCC_LSE_Disable>:
{
 8009110:	b480      	push	{r7}
 8009112:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009114:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009118:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800911c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009120:	f023 0301 	bic.w	r3, r3, #1
 8009124:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009128:	bf00      	nop
 800912a:	46bd      	mov	sp, r7
 800912c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009130:	4770      	bx	lr

08009132 <LL_RCC_LSE_EnableBypass>:
{
 8009132:	b480      	push	{r7}
 8009134:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8009136:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800913a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800913e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009142:	f043 0304 	orr.w	r3, r3, #4
 8009146:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800914a:	bf00      	nop
 800914c:	46bd      	mov	sp, r7
 800914e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009152:	4770      	bx	lr

08009154 <LL_RCC_LSE_DisableBypass>:
{
 8009154:	b480      	push	{r7}
 8009156:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8009158:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800915c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009160:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009164:	f023 0304 	bic.w	r3, r3, #4
 8009168:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800916c:	bf00      	nop
 800916e:	46bd      	mov	sp, r7
 8009170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009174:	4770      	bx	lr

08009176 <LL_RCC_LSE_IsReady>:
{
 8009176:	b480      	push	{r7}
 8009178:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800917a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800917e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009182:	f003 0302 	and.w	r3, r3, #2
 8009186:	2b02      	cmp	r3, #2
 8009188:	d101      	bne.n	800918e <LL_RCC_LSE_IsReady+0x18>
 800918a:	2301      	movs	r3, #1
 800918c:	e000      	b.n	8009190 <LL_RCC_LSE_IsReady+0x1a>
 800918e:	2300      	movs	r3, #0
}
 8009190:	4618      	mov	r0, r3
 8009192:	46bd      	mov	sp, r7
 8009194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009198:	4770      	bx	lr

0800919a <LL_RCC_LSI1_Enable>:
{
 800919a:	b480      	push	{r7}
 800919c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800919e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80091a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80091a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80091aa:	f043 0301 	orr.w	r3, r3, #1
 80091ae:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80091b2:	bf00      	nop
 80091b4:	46bd      	mov	sp, r7
 80091b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ba:	4770      	bx	lr

080091bc <LL_RCC_LSI1_Disable>:
{
 80091bc:	b480      	push	{r7}
 80091be:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80091c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80091c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80091c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80091cc:	f023 0301 	bic.w	r3, r3, #1
 80091d0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80091d4:	bf00      	nop
 80091d6:	46bd      	mov	sp, r7
 80091d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091dc:	4770      	bx	lr

080091de <LL_RCC_LSI1_IsReady>:
{
 80091de:	b480      	push	{r7}
 80091e0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80091e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80091e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80091ea:	f003 0302 	and.w	r3, r3, #2
 80091ee:	2b02      	cmp	r3, #2
 80091f0:	d101      	bne.n	80091f6 <LL_RCC_LSI1_IsReady+0x18>
 80091f2:	2301      	movs	r3, #1
 80091f4:	e000      	b.n	80091f8 <LL_RCC_LSI1_IsReady+0x1a>
 80091f6:	2300      	movs	r3, #0
}
 80091f8:	4618      	mov	r0, r3
 80091fa:	46bd      	mov	sp, r7
 80091fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009200:	4770      	bx	lr

08009202 <LL_RCC_LSI2_Enable>:
{
 8009202:	b480      	push	{r7}
 8009204:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8009206:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800920a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800920e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009212:	f043 0304 	orr.w	r3, r3, #4
 8009216:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800921a:	bf00      	nop
 800921c:	46bd      	mov	sp, r7
 800921e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009222:	4770      	bx	lr

08009224 <LL_RCC_LSI2_Disable>:
{
 8009224:	b480      	push	{r7}
 8009226:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8009228:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800922c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009230:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009234:	f023 0304 	bic.w	r3, r3, #4
 8009238:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800923c:	bf00      	nop
 800923e:	46bd      	mov	sp, r7
 8009240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009244:	4770      	bx	lr

08009246 <LL_RCC_LSI2_IsReady>:
{
 8009246:	b480      	push	{r7}
 8009248:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800924a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800924e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009252:	f003 0308 	and.w	r3, r3, #8
 8009256:	2b08      	cmp	r3, #8
 8009258:	d101      	bne.n	800925e <LL_RCC_LSI2_IsReady+0x18>
 800925a:	2301      	movs	r3, #1
 800925c:	e000      	b.n	8009260 <LL_RCC_LSI2_IsReady+0x1a>
 800925e:	2300      	movs	r3, #0
}
 8009260:	4618      	mov	r0, r3
 8009262:	46bd      	mov	sp, r7
 8009264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009268:	4770      	bx	lr

0800926a <LL_RCC_LSI2_SetTrimming>:
{
 800926a:	b480      	push	{r7}
 800926c:	b083      	sub	sp, #12
 800926e:	af00      	add	r7, sp, #0
 8009270:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8009272:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009276:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800927a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	021b      	lsls	r3, r3, #8
 8009282:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009286:	4313      	orrs	r3, r2
 8009288:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800928c:	bf00      	nop
 800928e:	370c      	adds	r7, #12
 8009290:	46bd      	mov	sp, r7
 8009292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009296:	4770      	bx	lr

08009298 <LL_RCC_MSI_Enable>:
{
 8009298:	b480      	push	{r7}
 800929a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800929c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80092a6:	f043 0301 	orr.w	r3, r3, #1
 80092aa:	6013      	str	r3, [r2, #0]
}
 80092ac:	bf00      	nop
 80092ae:	46bd      	mov	sp, r7
 80092b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b4:	4770      	bx	lr

080092b6 <LL_RCC_MSI_Disable>:
{
 80092b6:	b480      	push	{r7}
 80092b8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80092ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80092c4:	f023 0301 	bic.w	r3, r3, #1
 80092c8:	6013      	str	r3, [r2, #0]
}
 80092ca:	bf00      	nop
 80092cc:	46bd      	mov	sp, r7
 80092ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d2:	4770      	bx	lr

080092d4 <LL_RCC_MSI_IsReady>:
{
 80092d4:	b480      	push	{r7}
 80092d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80092d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	f003 0302 	and.w	r3, r3, #2
 80092e2:	2b02      	cmp	r3, #2
 80092e4:	d101      	bne.n	80092ea <LL_RCC_MSI_IsReady+0x16>
 80092e6:	2301      	movs	r3, #1
 80092e8:	e000      	b.n	80092ec <LL_RCC_MSI_IsReady+0x18>
 80092ea:	2300      	movs	r3, #0
}
 80092ec:	4618      	mov	r0, r3
 80092ee:	46bd      	mov	sp, r7
 80092f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f4:	4770      	bx	lr

080092f6 <LL_RCC_MSI_DisablePLLMode>:
{
 80092f6:	b480      	push	{r7}
 80092f8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 80092fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009304:	f023 0304 	bic.w	r3, r3, #4
 8009308:	6013      	str	r3, [r2, #0]
}
 800930a:	bf00      	nop
 800930c:	46bd      	mov	sp, r7
 800930e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009312:	4770      	bx	lr

08009314 <LL_RCC_MSI_SetRange>:
{
 8009314:	b480      	push	{r7}
 8009316:	b083      	sub	sp, #12
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800931c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009326:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	4313      	orrs	r3, r2
 800932e:	600b      	str	r3, [r1, #0]
}
 8009330:	bf00      	nop
 8009332:	370c      	adds	r7, #12
 8009334:	46bd      	mov	sp, r7
 8009336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933a:	4770      	bx	lr

0800933c <LL_RCC_MSI_GetRange>:
{
 800933c:	b480      	push	{r7}
 800933e:	b083      	sub	sp, #12
 8009340:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8009342:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800934c:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	2bb0      	cmp	r3, #176	@ 0xb0
 8009352:	d901      	bls.n	8009358 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8009354:	23b0      	movs	r3, #176	@ 0xb0
 8009356:	607b      	str	r3, [r7, #4]
  return msiRange;
 8009358:	687b      	ldr	r3, [r7, #4]
}
 800935a:	4618      	mov	r0, r3
 800935c:	370c      	adds	r7, #12
 800935e:	46bd      	mov	sp, r7
 8009360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009364:	4770      	bx	lr

08009366 <LL_RCC_MSI_SetCalibTrimming>:
{
 8009366:	b480      	push	{r7}
 8009368:	b083      	sub	sp, #12
 800936a:	af00      	add	r7, sp, #0
 800936c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800936e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009372:	685b      	ldr	r3, [r3, #4]
 8009374:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	021b      	lsls	r3, r3, #8
 800937c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009380:	4313      	orrs	r3, r2
 8009382:	604b      	str	r3, [r1, #4]
}
 8009384:	bf00      	nop
 8009386:	370c      	adds	r7, #12
 8009388:	46bd      	mov	sp, r7
 800938a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938e:	4770      	bx	lr

08009390 <LL_RCC_SetSysClkSource>:
{
 8009390:	b480      	push	{r7}
 8009392:	b083      	sub	sp, #12
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8009398:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800939c:	689b      	ldr	r3, [r3, #8]
 800939e:	f023 0203 	bic.w	r2, r3, #3
 80093a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	4313      	orrs	r3, r2
 80093aa:	608b      	str	r3, [r1, #8]
}
 80093ac:	bf00      	nop
 80093ae:	370c      	adds	r7, #12
 80093b0:	46bd      	mov	sp, r7
 80093b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b6:	4770      	bx	lr

080093b8 <LL_RCC_GetSysClkSource>:
{
 80093b8:	b480      	push	{r7}
 80093ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80093bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80093c0:	689b      	ldr	r3, [r3, #8]
 80093c2:	f003 030c 	and.w	r3, r3, #12
}
 80093c6:	4618      	mov	r0, r3
 80093c8:	46bd      	mov	sp, r7
 80093ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ce:	4770      	bx	lr

080093d0 <LL_RCC_SetAHBPrescaler>:
{
 80093d0:	b480      	push	{r7}
 80093d2:	b083      	sub	sp, #12
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80093d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80093dc:	689b      	ldr	r3, [r3, #8]
 80093de:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80093e2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	4313      	orrs	r3, r2
 80093ea:	608b      	str	r3, [r1, #8]
}
 80093ec:	bf00      	nop
 80093ee:	370c      	adds	r7, #12
 80093f0:	46bd      	mov	sp, r7
 80093f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f6:	4770      	bx	lr

080093f8 <LL_C2_RCC_SetAHBPrescaler>:
{
 80093f8:	b480      	push	{r7}
 80093fa:	b083      	sub	sp, #12
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8009400:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009404:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8009408:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800940c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	4313      	orrs	r3, r2
 8009414:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8009418:	bf00      	nop
 800941a:	370c      	adds	r7, #12
 800941c:	46bd      	mov	sp, r7
 800941e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009422:	4770      	bx	lr

08009424 <LL_RCC_SetAHB4Prescaler>:
{
 8009424:	b480      	push	{r7}
 8009426:	b083      	sub	sp, #12
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800942c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009430:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8009434:	f023 020f 	bic.w	r2, r3, #15
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	091b      	lsrs	r3, r3, #4
 800943c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009440:	4313      	orrs	r3, r2
 8009442:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8009446:	bf00      	nop
 8009448:	370c      	adds	r7, #12
 800944a:	46bd      	mov	sp, r7
 800944c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009450:	4770      	bx	lr

08009452 <LL_RCC_SetAPB1Prescaler>:
{
 8009452:	b480      	push	{r7}
 8009454:	b083      	sub	sp, #12
 8009456:	af00      	add	r7, sp, #0
 8009458:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800945a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800945e:	689b      	ldr	r3, [r3, #8]
 8009460:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009464:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	4313      	orrs	r3, r2
 800946c:	608b      	str	r3, [r1, #8]
}
 800946e:	bf00      	nop
 8009470:	370c      	adds	r7, #12
 8009472:	46bd      	mov	sp, r7
 8009474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009478:	4770      	bx	lr

0800947a <LL_RCC_SetAPB2Prescaler>:
{
 800947a:	b480      	push	{r7}
 800947c:	b083      	sub	sp, #12
 800947e:	af00      	add	r7, sp, #0
 8009480:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8009482:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009486:	689b      	ldr	r3, [r3, #8]
 8009488:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800948c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	4313      	orrs	r3, r2
 8009494:	608b      	str	r3, [r1, #8]
}
 8009496:	bf00      	nop
 8009498:	370c      	adds	r7, #12
 800949a:	46bd      	mov	sp, r7
 800949c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a0:	4770      	bx	lr

080094a2 <LL_RCC_GetAHBPrescaler>:
{
 80094a2:	b480      	push	{r7}
 80094a4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80094a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80094aa:	689b      	ldr	r3, [r3, #8]
 80094ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80094b0:	4618      	mov	r0, r3
 80094b2:	46bd      	mov	sp, r7
 80094b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b8:	4770      	bx	lr

080094ba <LL_RCC_GetAHB4Prescaler>:
{
 80094ba:	b480      	push	{r7}
 80094bc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80094be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80094c2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80094c6:	011b      	lsls	r3, r3, #4
 80094c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80094cc:	4618      	mov	r0, r3
 80094ce:	46bd      	mov	sp, r7
 80094d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d4:	4770      	bx	lr

080094d6 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80094d6:	b480      	push	{r7}
 80094d8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80094da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80094e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80094e8:	6013      	str	r3, [r2, #0]
}
 80094ea:	bf00      	nop
 80094ec:	46bd      	mov	sp, r7
 80094ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f2:	4770      	bx	lr

080094f4 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80094f4:	b480      	push	{r7}
 80094f6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80094f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009502:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009506:	6013      	str	r3, [r2, #0]
}
 8009508:	bf00      	nop
 800950a:	46bd      	mov	sp, r7
 800950c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009510:	4770      	bx	lr

08009512 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8009512:	b480      	push	{r7}
 8009514:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8009516:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009520:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009524:	d101      	bne.n	800952a <LL_RCC_PLL_IsReady+0x18>
 8009526:	2301      	movs	r3, #1
 8009528:	e000      	b.n	800952c <LL_RCC_PLL_IsReady+0x1a>
 800952a:	2300      	movs	r3, #0
}
 800952c:	4618      	mov	r0, r3
 800952e:	46bd      	mov	sp, r7
 8009530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009534:	4770      	bx	lr

08009536 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8009536:	b480      	push	{r7}
 8009538:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800953a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800953e:	68db      	ldr	r3, [r3, #12]
 8009540:	0a1b      	lsrs	r3, r3, #8
 8009542:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8009546:	4618      	mov	r0, r3
 8009548:	46bd      	mov	sp, r7
 800954a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954e:	4770      	bx	lr

08009550 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8009550:	b480      	push	{r7}
 8009552:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8009554:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009558:	68db      	ldr	r3, [r3, #12]
 800955a:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800955e:	4618      	mov	r0, r3
 8009560:	46bd      	mov	sp, r7
 8009562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009566:	4770      	bx	lr

08009568 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8009568:	b480      	push	{r7}
 800956a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800956c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009570:	68db      	ldr	r3, [r3, #12]
 8009572:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8009576:	4618      	mov	r0, r3
 8009578:	46bd      	mov	sp, r7
 800957a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957e:	4770      	bx	lr

08009580 <LL_RCC_PLLSAI1_IsReady>:
  * @brief  Check if PLLSAI1 Ready
  * @rmtoll CR           PLLSAI1RDY    LL_RCC_PLLSAI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsReady(void)
{
 8009580:	b480      	push	{r7}
 8009582:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8009584:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800958e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009592:	d101      	bne.n	8009598 <LL_RCC_PLLSAI1_IsReady+0x18>
 8009594:	2301      	movs	r3, #1
 8009596:	e000      	b.n	800959a <LL_RCC_PLLSAI1_IsReady+0x1a>
 8009598:	2300      	movs	r3, #0
}
 800959a:	4618      	mov	r0, r3
 800959c:	46bd      	mov	sp, r7
 800959e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a2:	4770      	bx	lr

080095a4 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80095a4:	b480      	push	{r7}
 80095a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80095a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80095ac:	68db      	ldr	r3, [r3, #12]
 80095ae:	f003 0303 	and.w	r3, r3, #3
}
 80095b2:	4618      	mov	r0, r3
 80095b4:	46bd      	mov	sp, r7
 80095b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ba:	4770      	bx	lr

080095bc <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80095bc:	b480      	push	{r7}
 80095be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80095c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80095c4:	689b      	ldr	r3, [r3, #8]
 80095c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80095ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80095ce:	d101      	bne.n	80095d4 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80095d0:	2301      	movs	r3, #1
 80095d2:	e000      	b.n	80095d6 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80095d4:	2300      	movs	r3, #0
}
 80095d6:	4618      	mov	r0, r3
 80095d8:	46bd      	mov	sp, r7
 80095da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095de:	4770      	bx	lr

080095e0 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80095e0:	b480      	push	{r7}
 80095e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80095e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80095e8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80095ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80095f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80095f4:	d101      	bne.n	80095fa <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80095f6:	2301      	movs	r3, #1
 80095f8:	e000      	b.n	80095fc <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80095fa:	2300      	movs	r3, #0
}
 80095fc:	4618      	mov	r0, r3
 80095fe:	46bd      	mov	sp, r7
 8009600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009604:	4770      	bx	lr

08009606 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8009606:	b480      	push	{r7}
 8009608:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800960a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800960e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8009612:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009616:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800961a:	d101      	bne.n	8009620 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800961c:	2301      	movs	r3, #1
 800961e:	e000      	b.n	8009622 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8009620:	2300      	movs	r3, #0
}
 8009622:	4618      	mov	r0, r3
 8009624:	46bd      	mov	sp, r7
 8009626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962a:	4770      	bx	lr

0800962c <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800962c:	b480      	push	{r7}
 800962e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8009630:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009634:	689b      	ldr	r3, [r3, #8]
 8009636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800963a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800963e:	d101      	bne.n	8009644 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8009640:	2301      	movs	r3, #1
 8009642:	e000      	b.n	8009646 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8009644:	2300      	movs	r3, #0
}
 8009646:	4618      	mov	r0, r3
 8009648:	46bd      	mov	sp, r7
 800964a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964e:	4770      	bx	lr

08009650 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8009650:	b480      	push	{r7}
 8009652:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8009654:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009658:	689b      	ldr	r3, [r3, #8]
 800965a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800965e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009662:	d101      	bne.n	8009668 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8009664:	2301      	movs	r3, #1
 8009666:	e000      	b.n	800966a <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8009668:	2300      	movs	r3, #0
}
 800966a:	4618      	mov	r0, r3
 800966c:	46bd      	mov	sp, r7
 800966e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009672:	4770      	bx	lr

08009674 <HAL_RCC_DeInit>:
  *           - Peripheral clocks
  *           - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b082      	sub	sp, #8
 8009678:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800967a:	f7fa fa41 	bl	8003b00 <HAL_GetTick>
 800967e:	6078      	str	r0, [r7, #4]

  /* MSI PLL OFF */
  LL_RCC_MSI_DisablePLLMode();
 8009680:	f7ff fe39 	bl	80092f6 <LL_RCC_MSI_DisablePLLMode>

  /* Set MSION bit */
  LL_RCC_MSI_Enable();
 8009684:	f7ff fe08 	bl	8009298 <LL_RCC_MSI_Enable>

  /* Wait till MSI is ready */
  while (LL_RCC_MSI_IsReady() == 0U)
 8009688:	e008      	b.n	800969c <HAL_RCC_DeInit+0x28>
  {
    if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800968a:	f7fa fa39 	bl	8003b00 <HAL_GetTick>
 800968e:	4602      	mov	r2, r0
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	1ad3      	subs	r3, r2, r3
 8009694:	2b02      	cmp	r3, #2
 8009696:	d901      	bls.n	800969c <HAL_RCC_DeInit+0x28>
    {
      return HAL_TIMEOUT;
 8009698:	2303      	movs	r3, #3
 800969a:	e078      	b.n	800978e <HAL_RCC_DeInit+0x11a>
  while (LL_RCC_MSI_IsReady() == 0U)
 800969c:	f7ff fe1a 	bl	80092d4 <LL_RCC_MSI_IsReady>
 80096a0:	4603      	mov	r3, r0
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d0f1      	beq.n	800968a <HAL_RCC_DeInit+0x16>
    }
  }

  /* Set MSIRANGE default value */
  LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6);
 80096a6:	2060      	movs	r0, #96	@ 0x60
 80096a8:	f7ff fe34 	bl	8009314 <LL_RCC_MSI_SetRange>

  /* Set MSITRIM bits to the reset value*/
  LL_RCC_MSI_SetCalibTrimming(0);
 80096ac:	2000      	movs	r0, #0
 80096ae:	f7ff fe5a 	bl	8009366 <LL_RCC_MSI_SetCalibTrimming>

  /* Set HSITRIM bits to the reset value*/
  LL_RCC_HSI_SetCalibTrimming(0x40U);
 80096b2:	2040      	movs	r0, #64	@ 0x40
 80096b4:	f7ff fcd2 	bl	800905c <LL_RCC_HSI_SetCalibTrimming>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80096b8:	f7fa fa22 	bl	8003b00 <HAL_GetTick>
 80096bc:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register (MSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR);
 80096be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80096c2:	2200      	movs	r2, #0
 80096c4:	609a      	str	r2, [r3, #8]

  /* Wait till MSI is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 80096c6:	e00a      	b.n	80096de <HAL_RCC_DeInit+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80096c8:	f7fa fa1a 	bl	8003b00 <HAL_GetTick>
 80096cc:	4602      	mov	r2, r0
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	1ad3      	subs	r3, r2, r3
 80096d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80096d6:	4293      	cmp	r3, r2
 80096d8:	d901      	bls.n	80096de <HAL_RCC_DeInit+0x6a>
    {
      return HAL_TIMEOUT;
 80096da:	2303      	movs	r3, #3
 80096dc:	e057      	b.n	800978e <HAL_RCC_DeInit+0x11a>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 80096de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80096e2:	689b      	ldr	r3, [r3, #8]
 80096e4:	f003 030c 	and.w	r3, r3, #12
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d1ed      	bne.n	80096c8 <HAL_RCC_DeInit+0x54>
    }
  }

  /* Reset HSION, HSIKERON, HSIASFS, HSEON, PLLON, PLLSAI11ON, HSEPRE bits */
#if defined(SAI1)
  CLEAR_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_HSIASFS | RCC_CR_HSEON | RCC_CR_HSEPRE | RCC_CR_PLLON |
 80096ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80096f0:	681a      	ldr	r2, [r3, #0]
 80096f2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80096f6:	4b28      	ldr	r3, [pc, #160]	@ (8009798 <HAL_RCC_DeInit+0x124>)
 80096f8:	4013      	ands	r3, r2
 80096fa:	600b      	str	r3, [r1, #0]
#else
  CLEAR_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_HSIASFS | RCC_CR_HSEON | RCC_CR_HSEPRE | RCC_CR_PLLON);
#endif /* SAI1 */

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80096fc:	f7fa fa00 	bl	8003b00 <HAL_GetTick>
 8009700:	6078      	str	r0, [r7, #4]

  /* Wait till PLL is ready */
  while (LL_RCC_PLL_IsReady() != 0U)
 8009702:	e008      	b.n	8009716 <HAL_RCC_DeInit+0xa2>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009704:	f7fa f9fc 	bl	8003b00 <HAL_GetTick>
 8009708:	4602      	mov	r2, r0
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	1ad3      	subs	r3, r2, r3
 800970e:	2b02      	cmp	r3, #2
 8009710:	d901      	bls.n	8009716 <HAL_RCC_DeInit+0xa2>
    {
      return HAL_TIMEOUT;
 8009712:	2303      	movs	r3, #3
 8009714:	e03b      	b.n	800978e <HAL_RCC_DeInit+0x11a>
  while (LL_RCC_PLL_IsReady() != 0U)
 8009716:	f7ff fefc 	bl	8009512 <LL_RCC_PLL_IsReady>
 800971a:	4603      	mov	r3, r0
 800971c:	2b00      	cmp	r3, #0
 800971e:	d1f1      	bne.n	8009704 <HAL_RCC_DeInit+0x90>
    }
  }

  /* once PLL is OFF, reset PLLCFGR register to default value */
  WRITE_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLN_0);
 8009720:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009724:	4a1d      	ldr	r2, [pc, #116]	@ (800979c <HAL_RCC_DeInit+0x128>)
 8009726:	60da      	str	r2, [r3, #12]

#if defined(SAI1)
  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009728:	f7fa f9ea 	bl	8003b00 <HAL_GetTick>
 800972c:	6078      	str	r0, [r7, #4]

  /* Wait till PLL is ready */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800972e:	e008      	b.n	8009742 <HAL_RCC_DeInit+0xce>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009730:	f7fa f9e6 	bl	8003b00 <HAL_GetTick>
 8009734:	4602      	mov	r2, r0
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	1ad3      	subs	r3, r2, r3
 800973a:	2b02      	cmp	r3, #2
 800973c:	d901      	bls.n	8009742 <HAL_RCC_DeInit+0xce>
    {
      return HAL_TIMEOUT;
 800973e:	2303      	movs	r3, #3
 8009740:	e025      	b.n	800978e <HAL_RCC_DeInit+0x11a>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8009742:	f7ff ff1d 	bl	8009580 <LL_RCC_PLLSAI1_IsReady>
 8009746:	4603      	mov	r3, r0
 8009748:	2b00      	cmp	r3, #0
 800974a:	d1f1      	bne.n	8009730 <HAL_RCC_DeInit+0xbc>
    }
  }
  /* once PLLSAI1 is OFF, reset PLLSAI1CFGR register to default value */
  WRITE_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLR_0 | RCC_PLLSAI1CFGR_PLLQ_0 |
 800974c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009750:	4a12      	ldr	r2, [pc, #72]	@ (800979c <HAL_RCC_DeInit+0x128>)
 8009752:	611a      	str	r2, [r3, #16]
            RCC_PLLSAI1CFGR_PLLP_1 | RCC_PLLSAI1CFGR_PLLN_0);
#endif /* SAI1 */

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
 8009754:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009758:	2200      	movs	r2, #0
 800975a:	619a      	str	r2, [r3, #24]

  /* Clear all interrupt flags */
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 800975c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009760:	f04f 32ff 	mov.w	r2, #4294967295
 8009764:	621a      	str	r2, [r3, #32]

  /* EXTCFGR reset*/
  LL_RCC_WriteReg(EXTCFGR, 0x00030000U);
 8009766:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800976a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800976e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = MSI_VALUE;
 8009772:	4b0b      	ldr	r3, [pc, #44]	@ (80097a0 <HAL_RCC_DeInit+0x12c>)
 8009774:	4a0b      	ldr	r2, [pc, #44]	@ (80097a4 <HAL_RCC_DeInit+0x130>)
 8009776:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009778:	4b0b      	ldr	r3, [pc, #44]	@ (80097a8 <HAL_RCC_DeInit+0x134>)
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	4618      	mov	r0, r3
 800977e:	f7fa f971 	bl	8003a64 <HAL_InitTick>
 8009782:	4603      	mov	r3, r0
 8009784:	2b00      	cmp	r3, #0
 8009786:	d001      	beq.n	800978c <HAL_RCC_DeInit+0x118>
  {
    return HAL_ERROR;
 8009788:	2301      	movs	r3, #1
 800978a:	e000      	b.n	800978e <HAL_RCC_DeInit+0x11a>
  }
  else
  {
    return HAL_OK;
 800978c:	2300      	movs	r3, #0
  }
}
 800978e:	4618      	mov	r0, r3
 8009790:	3708      	adds	r7, #8
 8009792:	46bd      	mov	sp, r7
 8009794:	bd80      	pop	{r7, pc}
 8009796:	bf00      	nop
 8009798:	faeef4ff 	.word	0xfaeef4ff
 800979c:	22040100 	.word	0x22040100
 80097a0:	20000018 	.word	0x20000018
 80097a4:	003d0900 	.word	0x003d0900
 80097a8:	20000028 	.word	0x20000028

080097ac <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80097ac:	b590      	push	{r4, r7, lr}
 80097ae:	b08d      	sub	sp, #52	@ 0x34
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d101      	bne.n	80097be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80097ba:	2301      	movs	r3, #1
 80097bc:	e363      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	f003 0320 	and.w	r3, r3, #32
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	f000 808d 	beq.w	80098e6 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80097cc:	f7ff fdf4 	bl	80093b8 <LL_RCC_GetSysClkSource>
 80097d0:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80097d2:	f7ff fee7 	bl	80095a4 <LL_RCC_PLL_GetMainSource>
 80097d6:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80097d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d005      	beq.n	80097ea <HAL_RCC_OscConfig+0x3e>
 80097de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097e0:	2b0c      	cmp	r3, #12
 80097e2:	d147      	bne.n	8009874 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 80097e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097e6:	2b01      	cmp	r3, #1
 80097e8:	d144      	bne.n	8009874 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	69db      	ldr	r3, [r3, #28]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d101      	bne.n	80097f6 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80097f2:	2301      	movs	r3, #1
 80097f4:	e347      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80097fa:	f7ff fd9f 	bl	800933c <LL_RCC_MSI_GetRange>
 80097fe:	4603      	mov	r3, r0
 8009800:	429c      	cmp	r4, r3
 8009802:	d914      	bls.n	800982e <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009808:	4618      	mov	r0, r3
 800980a:	f000 fd03 	bl	800a214 <RCC_SetFlashLatencyFromMSIRange>
 800980e:	4603      	mov	r3, r0
 8009810:	2b00      	cmp	r3, #0
 8009812:	d001      	beq.n	8009818 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8009814:	2301      	movs	r3, #1
 8009816:	e336      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800981c:	4618      	mov	r0, r3
 800981e:	f7ff fd79 	bl	8009314 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	6a1b      	ldr	r3, [r3, #32]
 8009826:	4618      	mov	r0, r3
 8009828:	f7ff fd9d 	bl	8009366 <LL_RCC_MSI_SetCalibTrimming>
 800982c:	e013      	b.n	8009856 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009832:	4618      	mov	r0, r3
 8009834:	f7ff fd6e 	bl	8009314 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	6a1b      	ldr	r3, [r3, #32]
 800983c:	4618      	mov	r0, r3
 800983e:	f7ff fd92 	bl	8009366 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009846:	4618      	mov	r0, r3
 8009848:	f000 fce4 	bl	800a214 <RCC_SetFlashLatencyFromMSIRange>
 800984c:	4603      	mov	r3, r0
 800984e:	2b00      	cmp	r3, #0
 8009850:	d001      	beq.n	8009856 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8009852:	2301      	movs	r3, #1
 8009854:	e317      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8009856:	f000 fcc9 	bl	800a1ec <HAL_RCC_GetHCLKFreq>
 800985a:	4603      	mov	r3, r0
 800985c:	4aa4      	ldr	r2, [pc, #656]	@ (8009af0 <HAL_RCC_OscConfig+0x344>)
 800985e:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009860:	4ba4      	ldr	r3, [pc, #656]	@ (8009af4 <HAL_RCC_OscConfig+0x348>)
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	4618      	mov	r0, r3
 8009866:	f7fa f8fd 	bl	8003a64 <HAL_InitTick>
 800986a:	4603      	mov	r3, r0
 800986c:	2b00      	cmp	r3, #0
 800986e:	d039      	beq.n	80098e4 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8009870:	2301      	movs	r3, #1
 8009872:	e308      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	69db      	ldr	r3, [r3, #28]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d01e      	beq.n	80098ba <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800987c:	f7ff fd0c 	bl	8009298 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009880:	f7fa f93e 	bl	8003b00 <HAL_GetTick>
 8009884:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8009886:	e008      	b.n	800989a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009888:	f7fa f93a 	bl	8003b00 <HAL_GetTick>
 800988c:	4602      	mov	r2, r0
 800988e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009890:	1ad3      	subs	r3, r2, r3
 8009892:	2b02      	cmp	r3, #2
 8009894:	d901      	bls.n	800989a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8009896:	2303      	movs	r3, #3
 8009898:	e2f5      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800989a:	f7ff fd1b 	bl	80092d4 <LL_RCC_MSI_IsReady>
 800989e:	4603      	mov	r3, r0
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d0f1      	beq.n	8009888 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098a8:	4618      	mov	r0, r3
 80098aa:	f7ff fd33 	bl	8009314 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6a1b      	ldr	r3, [r3, #32]
 80098b2:	4618      	mov	r0, r3
 80098b4:	f7ff fd57 	bl	8009366 <LL_RCC_MSI_SetCalibTrimming>
 80098b8:	e015      	b.n	80098e6 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80098ba:	f7ff fcfc 	bl	80092b6 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80098be:	f7fa f91f 	bl	8003b00 <HAL_GetTick>
 80098c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80098c4:	e008      	b.n	80098d8 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80098c6:	f7fa f91b 	bl	8003b00 <HAL_GetTick>
 80098ca:	4602      	mov	r2, r0
 80098cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ce:	1ad3      	subs	r3, r2, r3
 80098d0:	2b02      	cmp	r3, #2
 80098d2:	d901      	bls.n	80098d8 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80098d4:	2303      	movs	r3, #3
 80098d6:	e2d6      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 80098d8:	f7ff fcfc 	bl	80092d4 <LL_RCC_MSI_IsReady>
 80098dc:	4603      	mov	r3, r0
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d1f1      	bne.n	80098c6 <HAL_RCC_OscConfig+0x11a>
 80098e2:	e000      	b.n	80098e6 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80098e4:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	f003 0301 	and.w	r3, r3, #1
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d047      	beq.n	8009982 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80098f2:	f7ff fd61 	bl	80093b8 <LL_RCC_GetSysClkSource>
 80098f6:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80098f8:	f7ff fe54 	bl	80095a4 <LL_RCC_PLL_GetMainSource>
 80098fc:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80098fe:	6a3b      	ldr	r3, [r7, #32]
 8009900:	2b08      	cmp	r3, #8
 8009902:	d005      	beq.n	8009910 <HAL_RCC_OscConfig+0x164>
 8009904:	6a3b      	ldr	r3, [r7, #32]
 8009906:	2b0c      	cmp	r3, #12
 8009908:	d108      	bne.n	800991c <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800990a:	69fb      	ldr	r3, [r7, #28]
 800990c:	2b03      	cmp	r3, #3
 800990e:	d105      	bne.n	800991c <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	685b      	ldr	r3, [r3, #4]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d134      	bne.n	8009982 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8009918:	2301      	movs	r3, #1
 800991a:	e2b4      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	685b      	ldr	r3, [r3, #4]
 8009920:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009924:	d102      	bne.n	800992c <HAL_RCC_OscConfig+0x180>
 8009926:	f7ff fb39 	bl	8008f9c <LL_RCC_HSE_Enable>
 800992a:	e001      	b.n	8009930 <HAL_RCC_OscConfig+0x184>
 800992c:	f7ff fb45 	bl	8008fba <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	685b      	ldr	r3, [r3, #4]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d012      	beq.n	800995e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009938:	f7fa f8e2 	bl	8003b00 <HAL_GetTick>
 800993c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800993e:	e008      	b.n	8009952 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009940:	f7fa f8de 	bl	8003b00 <HAL_GetTick>
 8009944:	4602      	mov	r2, r0
 8009946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009948:	1ad3      	subs	r3, r2, r3
 800994a:	2b64      	cmp	r3, #100	@ 0x64
 800994c:	d901      	bls.n	8009952 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800994e:	2303      	movs	r3, #3
 8009950:	e299      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8009952:	f7ff fb41 	bl	8008fd8 <LL_RCC_HSE_IsReady>
 8009956:	4603      	mov	r3, r0
 8009958:	2b00      	cmp	r3, #0
 800995a:	d0f1      	beq.n	8009940 <HAL_RCC_OscConfig+0x194>
 800995c:	e011      	b.n	8009982 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800995e:	f7fa f8cf 	bl	8003b00 <HAL_GetTick>
 8009962:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8009964:	e008      	b.n	8009978 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009966:	f7fa f8cb 	bl	8003b00 <HAL_GetTick>
 800996a:	4602      	mov	r2, r0
 800996c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800996e:	1ad3      	subs	r3, r2, r3
 8009970:	2b64      	cmp	r3, #100	@ 0x64
 8009972:	d901      	bls.n	8009978 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8009974:	2303      	movs	r3, #3
 8009976:	e286      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8009978:	f7ff fb2e 	bl	8008fd8 <LL_RCC_HSE_IsReady>
 800997c:	4603      	mov	r3, r0
 800997e:	2b00      	cmp	r3, #0
 8009980:	d1f1      	bne.n	8009966 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	f003 0302 	and.w	r3, r3, #2
 800998a:	2b00      	cmp	r3, #0
 800998c:	d04c      	beq.n	8009a28 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800998e:	f7ff fd13 	bl	80093b8 <LL_RCC_GetSysClkSource>
 8009992:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009994:	f7ff fe06 	bl	80095a4 <LL_RCC_PLL_GetMainSource>
 8009998:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800999a:	69bb      	ldr	r3, [r7, #24]
 800999c:	2b04      	cmp	r3, #4
 800999e:	d005      	beq.n	80099ac <HAL_RCC_OscConfig+0x200>
 80099a0:	69bb      	ldr	r3, [r7, #24]
 80099a2:	2b0c      	cmp	r3, #12
 80099a4:	d10e      	bne.n	80099c4 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 80099a6:	697b      	ldr	r3, [r7, #20]
 80099a8:	2b02      	cmp	r3, #2
 80099aa:	d10b      	bne.n	80099c4 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	68db      	ldr	r3, [r3, #12]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d101      	bne.n	80099b8 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80099b4:	2301      	movs	r3, #1
 80099b6:	e266      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	691b      	ldr	r3, [r3, #16]
 80099bc:	4618      	mov	r0, r3
 80099be:	f7ff fb4d 	bl	800905c <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80099c2:	e031      	b.n	8009a28 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	68db      	ldr	r3, [r3, #12]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d019      	beq.n	8009a00 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80099cc:	f7ff fb16 	bl	8008ffc <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099d0:	f7fa f896 	bl	8003b00 <HAL_GetTick>
 80099d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80099d6:	e008      	b.n	80099ea <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80099d8:	f7fa f892 	bl	8003b00 <HAL_GetTick>
 80099dc:	4602      	mov	r2, r0
 80099de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099e0:	1ad3      	subs	r3, r2, r3
 80099e2:	2b02      	cmp	r3, #2
 80099e4:	d901      	bls.n	80099ea <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80099e6:	2303      	movs	r3, #3
 80099e8:	e24d      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 80099ea:	f7ff fb25 	bl	8009038 <LL_RCC_HSI_IsReady>
 80099ee:	4603      	mov	r3, r0
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d0f1      	beq.n	80099d8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	691b      	ldr	r3, [r3, #16]
 80099f8:	4618      	mov	r0, r3
 80099fa:	f7ff fb2f 	bl	800905c <LL_RCC_HSI_SetCalibTrimming>
 80099fe:	e013      	b.n	8009a28 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009a00:	f7ff fb0b 	bl	800901a <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a04:	f7fa f87c 	bl	8003b00 <HAL_GetTick>
 8009a08:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8009a0a:	e008      	b.n	8009a1e <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009a0c:	f7fa f878 	bl	8003b00 <HAL_GetTick>
 8009a10:	4602      	mov	r2, r0
 8009a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a14:	1ad3      	subs	r3, r2, r3
 8009a16:	2b02      	cmp	r3, #2
 8009a18:	d901      	bls.n	8009a1e <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8009a1a:	2303      	movs	r3, #3
 8009a1c:	e233      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8009a1e:	f7ff fb0b 	bl	8009038 <LL_RCC_HSI_IsReady>
 8009a22:	4603      	mov	r3, r0
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d1f1      	bne.n	8009a0c <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	f003 0308 	and.w	r3, r3, #8
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d106      	bne.n	8009a42 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	f000 80a3 	beq.w	8009b88 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	695b      	ldr	r3, [r3, #20]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d076      	beq.n	8009b38 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	f003 0310 	and.w	r3, r3, #16
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d046      	beq.n	8009ae4 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8009a56:	f7ff fbc2 	bl	80091de <LL_RCC_LSI1_IsReady>
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d113      	bne.n	8009a88 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8009a60:	f7ff fb9b 	bl	800919a <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009a64:	f7fa f84c 	bl	8003b00 <HAL_GetTick>
 8009a68:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8009a6a:	e008      	b.n	8009a7e <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8009a6c:	f7fa f848 	bl	8003b00 <HAL_GetTick>
 8009a70:	4602      	mov	r2, r0
 8009a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a74:	1ad3      	subs	r3, r2, r3
 8009a76:	2b02      	cmp	r3, #2
 8009a78:	d901      	bls.n	8009a7e <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8009a7a:	2303      	movs	r3, #3
 8009a7c:	e203      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8009a7e:	f7ff fbae 	bl	80091de <LL_RCC_LSI1_IsReady>
 8009a82:	4603      	mov	r3, r0
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d0f1      	beq.n	8009a6c <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8009a88:	f7ff fbbb 	bl	8009202 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a8c:	f7fa f838 	bl	8003b00 <HAL_GetTick>
 8009a90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8009a92:	e008      	b.n	8009aa6 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8009a94:	f7fa f834 	bl	8003b00 <HAL_GetTick>
 8009a98:	4602      	mov	r2, r0
 8009a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a9c:	1ad3      	subs	r3, r2, r3
 8009a9e:	2b03      	cmp	r3, #3
 8009aa0:	d901      	bls.n	8009aa6 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8009aa2:	2303      	movs	r3, #3
 8009aa4:	e1ef      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8009aa6:	f7ff fbce 	bl	8009246 <LL_RCC_LSI2_IsReady>
 8009aaa:	4603      	mov	r3, r0
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d0f1      	beq.n	8009a94 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	699b      	ldr	r3, [r3, #24]
 8009ab4:	4618      	mov	r0, r3
 8009ab6:	f7ff fbd8 	bl	800926a <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8009aba:	f7ff fb7f 	bl	80091bc <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009abe:	f7fa f81f 	bl	8003b00 <HAL_GetTick>
 8009ac2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8009ac4:	e008      	b.n	8009ad8 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8009ac6:	f7fa f81b 	bl	8003b00 <HAL_GetTick>
 8009aca:	4602      	mov	r2, r0
 8009acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ace:	1ad3      	subs	r3, r2, r3
 8009ad0:	2b02      	cmp	r3, #2
 8009ad2:	d901      	bls.n	8009ad8 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8009ad4:	2303      	movs	r3, #3
 8009ad6:	e1d6      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8009ad8:	f7ff fb81 	bl	80091de <LL_RCC_LSI1_IsReady>
 8009adc:	4603      	mov	r3, r0
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d1f1      	bne.n	8009ac6 <HAL_RCC_OscConfig+0x31a>
 8009ae2:	e051      	b.n	8009b88 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8009ae4:	f7ff fb59 	bl	800919a <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ae8:	f7fa f80a 	bl	8003b00 <HAL_GetTick>
 8009aec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8009aee:	e00c      	b.n	8009b0a <HAL_RCC_OscConfig+0x35e>
 8009af0:	20000018 	.word	0x20000018
 8009af4:	20000028 	.word	0x20000028
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8009af8:	f7fa f802 	bl	8003b00 <HAL_GetTick>
 8009afc:	4602      	mov	r2, r0
 8009afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b00:	1ad3      	subs	r3, r2, r3
 8009b02:	2b02      	cmp	r3, #2
 8009b04:	d901      	bls.n	8009b0a <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8009b06:	2303      	movs	r3, #3
 8009b08:	e1bd      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8009b0a:	f7ff fb68 	bl	80091de <LL_RCC_LSI1_IsReady>
 8009b0e:	4603      	mov	r3, r0
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d0f1      	beq.n	8009af8 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8009b14:	f7ff fb86 	bl	8009224 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8009b18:	e008      	b.n	8009b2c <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8009b1a:	f7f9 fff1 	bl	8003b00 <HAL_GetTick>
 8009b1e:	4602      	mov	r2, r0
 8009b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b22:	1ad3      	subs	r3, r2, r3
 8009b24:	2b03      	cmp	r3, #3
 8009b26:	d901      	bls.n	8009b2c <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8009b28:	2303      	movs	r3, #3
 8009b2a:	e1ac      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8009b2c:	f7ff fb8b 	bl	8009246 <LL_RCC_LSI2_IsReady>
 8009b30:	4603      	mov	r3, r0
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d1f1      	bne.n	8009b1a <HAL_RCC_OscConfig+0x36e>
 8009b36:	e027      	b.n	8009b88 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8009b38:	f7ff fb74 	bl	8009224 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009b3c:	f7f9 ffe0 	bl	8003b00 <HAL_GetTick>
 8009b40:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8009b42:	e008      	b.n	8009b56 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8009b44:	f7f9 ffdc 	bl	8003b00 <HAL_GetTick>
 8009b48:	4602      	mov	r2, r0
 8009b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b4c:	1ad3      	subs	r3, r2, r3
 8009b4e:	2b03      	cmp	r3, #3
 8009b50:	d901      	bls.n	8009b56 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8009b52:	2303      	movs	r3, #3
 8009b54:	e197      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8009b56:	f7ff fb76 	bl	8009246 <LL_RCC_LSI2_IsReady>
 8009b5a:	4603      	mov	r3, r0
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d1f1      	bne.n	8009b44 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8009b60:	f7ff fb2c 	bl	80091bc <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009b64:	f7f9 ffcc 	bl	8003b00 <HAL_GetTick>
 8009b68:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8009b6a:	e008      	b.n	8009b7e <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8009b6c:	f7f9 ffc8 	bl	8003b00 <HAL_GetTick>
 8009b70:	4602      	mov	r2, r0
 8009b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b74:	1ad3      	subs	r3, r2, r3
 8009b76:	2b02      	cmp	r3, #2
 8009b78:	d901      	bls.n	8009b7e <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8009b7a:	2303      	movs	r3, #3
 8009b7c:	e183      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8009b7e:	f7ff fb2e 	bl	80091de <LL_RCC_LSI1_IsReady>
 8009b82:	4603      	mov	r3, r0
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d1f1      	bne.n	8009b6c <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	f003 0304 	and.w	r3, r3, #4
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d05b      	beq.n	8009c4c <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009b94:	4ba7      	ldr	r3, [pc, #668]	@ (8009e34 <HAL_RCC_OscConfig+0x688>)
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d114      	bne.n	8009bca <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8009ba0:	f7ff f96a 	bl	8008e78 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009ba4:	f7f9 ffac 	bl	8003b00 <HAL_GetTick>
 8009ba8:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009baa:	e008      	b.n	8009bbe <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009bac:	f7f9 ffa8 	bl	8003b00 <HAL_GetTick>
 8009bb0:	4602      	mov	r2, r0
 8009bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bb4:	1ad3      	subs	r3, r2, r3
 8009bb6:	2b02      	cmp	r3, #2
 8009bb8:	d901      	bls.n	8009bbe <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8009bba:	2303      	movs	r3, #3
 8009bbc:	e163      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009bbe:	4b9d      	ldr	r3, [pc, #628]	@ (8009e34 <HAL_RCC_OscConfig+0x688>)
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d0f0      	beq.n	8009bac <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	689b      	ldr	r3, [r3, #8]
 8009bce:	2b01      	cmp	r3, #1
 8009bd0:	d102      	bne.n	8009bd8 <HAL_RCC_OscConfig+0x42c>
 8009bd2:	f7ff fa8c 	bl	80090ee <LL_RCC_LSE_Enable>
 8009bd6:	e00c      	b.n	8009bf2 <HAL_RCC_OscConfig+0x446>
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	689b      	ldr	r3, [r3, #8]
 8009bdc:	2b05      	cmp	r3, #5
 8009bde:	d104      	bne.n	8009bea <HAL_RCC_OscConfig+0x43e>
 8009be0:	f7ff faa7 	bl	8009132 <LL_RCC_LSE_EnableBypass>
 8009be4:	f7ff fa83 	bl	80090ee <LL_RCC_LSE_Enable>
 8009be8:	e003      	b.n	8009bf2 <HAL_RCC_OscConfig+0x446>
 8009bea:	f7ff fa91 	bl	8009110 <LL_RCC_LSE_Disable>
 8009bee:	f7ff fab1 	bl	8009154 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	689b      	ldr	r3, [r3, #8]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d014      	beq.n	8009c24 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009bfa:	f7f9 ff81 	bl	8003b00 <HAL_GetTick>
 8009bfe:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8009c00:	e00a      	b.n	8009c18 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009c02:	f7f9 ff7d 	bl	8003b00 <HAL_GetTick>
 8009c06:	4602      	mov	r2, r0
 8009c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c0a:	1ad3      	subs	r3, r2, r3
 8009c0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009c10:	4293      	cmp	r3, r2
 8009c12:	d901      	bls.n	8009c18 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8009c14:	2303      	movs	r3, #3
 8009c16:	e136      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8009c18:	f7ff faad 	bl	8009176 <LL_RCC_LSE_IsReady>
 8009c1c:	4603      	mov	r3, r0
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d0ef      	beq.n	8009c02 <HAL_RCC_OscConfig+0x456>
 8009c22:	e013      	b.n	8009c4c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c24:	f7f9 ff6c 	bl	8003b00 <HAL_GetTick>
 8009c28:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8009c2a:	e00a      	b.n	8009c42 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009c2c:	f7f9 ff68 	bl	8003b00 <HAL_GetTick>
 8009c30:	4602      	mov	r2, r0
 8009c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c34:	1ad3      	subs	r3, r2, r3
 8009c36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009c3a:	4293      	cmp	r3, r2
 8009c3c:	d901      	bls.n	8009c42 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8009c3e:	2303      	movs	r3, #3
 8009c40:	e121      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8009c42:	f7ff fa98 	bl	8009176 <LL_RCC_LSE_IsReady>
 8009c46:	4603      	mov	r3, r0
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d1ef      	bne.n	8009c2c <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d02c      	beq.n	8009cb2 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d014      	beq.n	8009c8a <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009c60:	f7ff fa11 	bl	8009086 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c64:	f7f9 ff4c 	bl	8003b00 <HAL_GetTick>
 8009c68:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8009c6a:	e008      	b.n	8009c7e <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009c6c:	f7f9 ff48 	bl	8003b00 <HAL_GetTick>
 8009c70:	4602      	mov	r2, r0
 8009c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c74:	1ad3      	subs	r3, r2, r3
 8009c76:	2b02      	cmp	r3, #2
 8009c78:	d901      	bls.n	8009c7e <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8009c7a:	2303      	movs	r3, #3
 8009c7c:	e103      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8009c7e:	f7ff fa24 	bl	80090ca <LL_RCC_HSI48_IsReady>
 8009c82:	4603      	mov	r3, r0
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d0f1      	beq.n	8009c6c <HAL_RCC_OscConfig+0x4c0>
 8009c88:	e013      	b.n	8009cb2 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009c8a:	f7ff fa0d 	bl	80090a8 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c8e:	f7f9 ff37 	bl	8003b00 <HAL_GetTick>
 8009c92:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8009c94:	e008      	b.n	8009ca8 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009c96:	f7f9 ff33 	bl	8003b00 <HAL_GetTick>
 8009c9a:	4602      	mov	r2, r0
 8009c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c9e:	1ad3      	subs	r3, r2, r3
 8009ca0:	2b02      	cmp	r3, #2
 8009ca2:	d901      	bls.n	8009ca8 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8009ca4:	2303      	movs	r3, #3
 8009ca6:	e0ee      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8009ca8:	f7ff fa0f 	bl	80090ca <LL_RCC_HSI48_IsReady>
 8009cac:	4603      	mov	r3, r0
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d1f1      	bne.n	8009c96 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	f000 80e4 	beq.w	8009e84 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009cbc:	f7ff fb7c 	bl	80093b8 <LL_RCC_GetSysClkSource>
 8009cc0:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8009cc2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009cc6:	68db      	ldr	r3, [r3, #12]
 8009cc8:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cce:	2b02      	cmp	r3, #2
 8009cd0:	f040 80b4 	bne.w	8009e3c <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	f003 0203 	and.w	r2, r3, #3
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cde:	429a      	cmp	r2, r3
 8009ce0:	d123      	bne.n	8009d2a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009cec:	429a      	cmp	r2, r3
 8009cee:	d11c      	bne.n	8009d2a <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	0a1b      	lsrs	r3, r3, #8
 8009cf4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009cfc:	429a      	cmp	r2, r3
 8009cfe:	d114      	bne.n	8009d2a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8009d0a:	429a      	cmp	r2, r3
 8009d0c:	d10d      	bne.n	8009d2a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009d18:	429a      	cmp	r2, r3
 8009d1a:	d106      	bne.n	8009d2a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8009d26:	429a      	cmp	r2, r3
 8009d28:	d05d      	beq.n	8009de6 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009d2a:	693b      	ldr	r3, [r7, #16]
 8009d2c:	2b0c      	cmp	r3, #12
 8009d2e:	d058      	beq.n	8009de2 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8009d30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d001      	beq.n	8009d42 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8009d3e:	2301      	movs	r3, #1
 8009d40:	e0a1      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8009d42:	f7ff fbd7 	bl	80094f4 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009d46:	f7f9 fedb 	bl	8003b00 <HAL_GetTick>
 8009d4a:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009d4c:	e008      	b.n	8009d60 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009d4e:	f7f9 fed7 	bl	8003b00 <HAL_GetTick>
 8009d52:	4602      	mov	r2, r0
 8009d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d56:	1ad3      	subs	r3, r2, r3
 8009d58:	2b02      	cmp	r3, #2
 8009d5a:	d901      	bls.n	8009d60 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8009d5c:	2303      	movs	r3, #3
 8009d5e:	e092      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009d60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d1ef      	bne.n	8009d4e <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009d6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d72:	68da      	ldr	r2, [r3, #12]
 8009d74:	4b30      	ldr	r3, [pc, #192]	@ (8009e38 <HAL_RCC_OscConfig+0x68c>)
 8009d76:	4013      	ands	r3, r2
 8009d78:	687a      	ldr	r2, [r7, #4]
 8009d7a:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8009d7c:	687a      	ldr	r2, [r7, #4]
 8009d7e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009d80:	4311      	orrs	r1, r2
 8009d82:	687a      	ldr	r2, [r7, #4]
 8009d84:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009d86:	0212      	lsls	r2, r2, #8
 8009d88:	4311      	orrs	r1, r2
 8009d8a:	687a      	ldr	r2, [r7, #4]
 8009d8c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009d8e:	4311      	orrs	r1, r2
 8009d90:	687a      	ldr	r2, [r7, #4]
 8009d92:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8009d94:	4311      	orrs	r1, r2
 8009d96:	687a      	ldr	r2, [r7, #4]
 8009d98:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8009d9a:	430a      	orrs	r2, r1
 8009d9c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009da0:	4313      	orrs	r3, r2
 8009da2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8009da4:	f7ff fb97 	bl	80094d6 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009da8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009dac:	68db      	ldr	r3, [r3, #12]
 8009dae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009db2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009db6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009db8:	f7f9 fea2 	bl	8003b00 <HAL_GetTick>
 8009dbc:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009dbe:	e008      	b.n	8009dd2 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009dc0:	f7f9 fe9e 	bl	8003b00 <HAL_GetTick>
 8009dc4:	4602      	mov	r2, r0
 8009dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dc8:	1ad3      	subs	r3, r2, r3
 8009dca:	2b02      	cmp	r3, #2
 8009dcc:	d901      	bls.n	8009dd2 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8009dce:	2303      	movs	r3, #3
 8009dd0:	e059      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009dd2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d0ef      	beq.n	8009dc0 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009de0:	e050      	b.n	8009e84 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8009de2:	2301      	movs	r3, #1
 8009de4:	e04f      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009de6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d147      	bne.n	8009e84 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8009df4:	f7ff fb6f 	bl	80094d6 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009df8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009dfc:	68db      	ldr	r3, [r3, #12]
 8009dfe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009e02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009e06:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009e08:	f7f9 fe7a 	bl	8003b00 <HAL_GetTick>
 8009e0c:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009e0e:	e008      	b.n	8009e22 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009e10:	f7f9 fe76 	bl	8003b00 <HAL_GetTick>
 8009e14:	4602      	mov	r2, r0
 8009e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e18:	1ad3      	subs	r3, r2, r3
 8009e1a:	2b02      	cmp	r3, #2
 8009e1c:	d901      	bls.n	8009e22 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8009e1e:	2303      	movs	r3, #3
 8009e20:	e031      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009e22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d0ef      	beq.n	8009e10 <HAL_RCC_OscConfig+0x664>
 8009e30:	e028      	b.n	8009e84 <HAL_RCC_OscConfig+0x6d8>
 8009e32:	bf00      	nop
 8009e34:	58000400 	.word	0x58000400
 8009e38:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009e3c:	693b      	ldr	r3, [r7, #16]
 8009e3e:	2b0c      	cmp	r3, #12
 8009e40:	d01e      	beq.n	8009e80 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009e42:	f7ff fb57 	bl	80094f4 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e46:	f7f9 fe5b 	bl	8003b00 <HAL_GetTick>
 8009e4a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009e4c:	e008      	b.n	8009e60 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009e4e:	f7f9 fe57 	bl	8003b00 <HAL_GetTick>
 8009e52:	4602      	mov	r2, r0
 8009e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e56:	1ad3      	subs	r3, r2, r3
 8009e58:	2b02      	cmp	r3, #2
 8009e5a:	d901      	bls.n	8009e60 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8009e5c:	2303      	movs	r3, #3
 8009e5e:	e012      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009e60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d1ef      	bne.n	8009e4e <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8009e6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e72:	68da      	ldr	r2, [r3, #12]
 8009e74:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009e78:	4b05      	ldr	r3, [pc, #20]	@ (8009e90 <HAL_RCC_OscConfig+0x6e4>)
 8009e7a:	4013      	ands	r3, r2
 8009e7c:	60cb      	str	r3, [r1, #12]
 8009e7e:	e001      	b.n	8009e84 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8009e80:	2301      	movs	r3, #1
 8009e82:	e000      	b.n	8009e86 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8009e84:	2300      	movs	r3, #0
}
 8009e86:	4618      	mov	r0, r3
 8009e88:	3734      	adds	r7, #52	@ 0x34
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	bd90      	pop	{r4, r7, pc}
 8009e8e:	bf00      	nop
 8009e90:	eefefffc 	.word	0xeefefffc

08009e94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b084      	sub	sp, #16
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
 8009e9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d101      	bne.n	8009ea8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009ea4:	2301      	movs	r3, #1
 8009ea6:	e12d      	b.n	800a104 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009ea8:	4b98      	ldr	r3, [pc, #608]	@ (800a10c <HAL_RCC_ClockConfig+0x278>)
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	f003 0307 	and.w	r3, r3, #7
 8009eb0:	683a      	ldr	r2, [r7, #0]
 8009eb2:	429a      	cmp	r2, r3
 8009eb4:	d91b      	bls.n	8009eee <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009eb6:	4b95      	ldr	r3, [pc, #596]	@ (800a10c <HAL_RCC_ClockConfig+0x278>)
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	f023 0207 	bic.w	r2, r3, #7
 8009ebe:	4993      	ldr	r1, [pc, #588]	@ (800a10c <HAL_RCC_ClockConfig+0x278>)
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	4313      	orrs	r3, r2
 8009ec4:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009ec6:	f7f9 fe1b 	bl	8003b00 <HAL_GetTick>
 8009eca:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009ecc:	e008      	b.n	8009ee0 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8009ece:	f7f9 fe17 	bl	8003b00 <HAL_GetTick>
 8009ed2:	4602      	mov	r2, r0
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	1ad3      	subs	r3, r2, r3
 8009ed8:	2b02      	cmp	r3, #2
 8009eda:	d901      	bls.n	8009ee0 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8009edc:	2303      	movs	r3, #3
 8009ede:	e111      	b.n	800a104 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009ee0:	4b8a      	ldr	r3, [pc, #552]	@ (800a10c <HAL_RCC_ClockConfig+0x278>)
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	f003 0307 	and.w	r3, r3, #7
 8009ee8:	683a      	ldr	r2, [r7, #0]
 8009eea:	429a      	cmp	r2, r3
 8009eec:	d1ef      	bne.n	8009ece <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	f003 0302 	and.w	r3, r3, #2
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d016      	beq.n	8009f28 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	689b      	ldr	r3, [r3, #8]
 8009efe:	4618      	mov	r0, r3
 8009f00:	f7ff fa66 	bl	80093d0 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8009f04:	f7f9 fdfc 	bl	8003b00 <HAL_GetTick>
 8009f08:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8009f0a:	e008      	b.n	8009f1e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8009f0c:	f7f9 fdf8 	bl	8003b00 <HAL_GetTick>
 8009f10:	4602      	mov	r2, r0
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	1ad3      	subs	r3, r2, r3
 8009f16:	2b02      	cmp	r3, #2
 8009f18:	d901      	bls.n	8009f1e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8009f1a:	2303      	movs	r3, #3
 8009f1c:	e0f2      	b.n	800a104 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8009f1e:	f7ff fb4d 	bl	80095bc <LL_RCC_IsActiveFlag_HPRE>
 8009f22:	4603      	mov	r3, r0
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d0f1      	beq.n	8009f0c <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	f003 0320 	and.w	r3, r3, #32
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d016      	beq.n	8009f62 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	695b      	ldr	r3, [r3, #20]
 8009f38:	4618      	mov	r0, r3
 8009f3a:	f7ff fa5d 	bl	80093f8 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8009f3e:	f7f9 fddf 	bl	8003b00 <HAL_GetTick>
 8009f42:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8009f44:	e008      	b.n	8009f58 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8009f46:	f7f9 fddb 	bl	8003b00 <HAL_GetTick>
 8009f4a:	4602      	mov	r2, r0
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	1ad3      	subs	r3, r2, r3
 8009f50:	2b02      	cmp	r3, #2
 8009f52:	d901      	bls.n	8009f58 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8009f54:	2303      	movs	r3, #3
 8009f56:	e0d5      	b.n	800a104 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8009f58:	f7ff fb42 	bl	80095e0 <LL_RCC_IsActiveFlag_C2HPRE>
 8009f5c:	4603      	mov	r3, r0
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d0f1      	beq.n	8009f46 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d016      	beq.n	8009f9c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	699b      	ldr	r3, [r3, #24]
 8009f72:	4618      	mov	r0, r3
 8009f74:	f7ff fa56 	bl	8009424 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8009f78:	f7f9 fdc2 	bl	8003b00 <HAL_GetTick>
 8009f7c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8009f7e:	e008      	b.n	8009f92 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8009f80:	f7f9 fdbe 	bl	8003b00 <HAL_GetTick>
 8009f84:	4602      	mov	r2, r0
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	1ad3      	subs	r3, r2, r3
 8009f8a:	2b02      	cmp	r3, #2
 8009f8c:	d901      	bls.n	8009f92 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8009f8e:	2303      	movs	r3, #3
 8009f90:	e0b8      	b.n	800a104 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8009f92:	f7ff fb38 	bl	8009606 <LL_RCC_IsActiveFlag_SHDHPRE>
 8009f96:	4603      	mov	r3, r0
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d0f1      	beq.n	8009f80 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	f003 0304 	and.w	r3, r3, #4
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d016      	beq.n	8009fd6 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	68db      	ldr	r3, [r3, #12]
 8009fac:	4618      	mov	r0, r3
 8009fae:	f7ff fa50 	bl	8009452 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8009fb2:	f7f9 fda5 	bl	8003b00 <HAL_GetTick>
 8009fb6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8009fb8:	e008      	b.n	8009fcc <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8009fba:	f7f9 fda1 	bl	8003b00 <HAL_GetTick>
 8009fbe:	4602      	mov	r2, r0
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	1ad3      	subs	r3, r2, r3
 8009fc4:	2b02      	cmp	r3, #2
 8009fc6:	d901      	bls.n	8009fcc <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8009fc8:	2303      	movs	r3, #3
 8009fca:	e09b      	b.n	800a104 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8009fcc:	f7ff fb2e 	bl	800962c <LL_RCC_IsActiveFlag_PPRE1>
 8009fd0:	4603      	mov	r3, r0
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d0f1      	beq.n	8009fba <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	f003 0308 	and.w	r3, r3, #8
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d017      	beq.n	800a012 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	691b      	ldr	r3, [r3, #16]
 8009fe6:	00db      	lsls	r3, r3, #3
 8009fe8:	4618      	mov	r0, r3
 8009fea:	f7ff fa46 	bl	800947a <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8009fee:	f7f9 fd87 	bl	8003b00 <HAL_GetTick>
 8009ff2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8009ff4:	e008      	b.n	800a008 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8009ff6:	f7f9 fd83 	bl	8003b00 <HAL_GetTick>
 8009ffa:	4602      	mov	r2, r0
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	1ad3      	subs	r3, r2, r3
 800a000:	2b02      	cmp	r3, #2
 800a002:	d901      	bls.n	800a008 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800a004:	2303      	movs	r3, #3
 800a006:	e07d      	b.n	800a104 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800a008:	f7ff fb22 	bl	8009650 <LL_RCC_IsActiveFlag_PPRE2>
 800a00c:	4603      	mov	r3, r0
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d0f1      	beq.n	8009ff6 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	f003 0301 	and.w	r3, r3, #1
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d043      	beq.n	800a0a6 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	685b      	ldr	r3, [r3, #4]
 800a022:	2b02      	cmp	r3, #2
 800a024:	d106      	bne.n	800a034 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800a026:	f7fe ffd7 	bl	8008fd8 <LL_RCC_HSE_IsReady>
 800a02a:	4603      	mov	r3, r0
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d11e      	bne.n	800a06e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a030:	2301      	movs	r3, #1
 800a032:	e067      	b.n	800a104 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	685b      	ldr	r3, [r3, #4]
 800a038:	2b03      	cmp	r3, #3
 800a03a:	d106      	bne.n	800a04a <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800a03c:	f7ff fa69 	bl	8009512 <LL_RCC_PLL_IsReady>
 800a040:	4603      	mov	r3, r0
 800a042:	2b00      	cmp	r3, #0
 800a044:	d113      	bne.n	800a06e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a046:	2301      	movs	r3, #1
 800a048:	e05c      	b.n	800a104 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	685b      	ldr	r3, [r3, #4]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d106      	bne.n	800a060 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800a052:	f7ff f93f 	bl	80092d4 <LL_RCC_MSI_IsReady>
 800a056:	4603      	mov	r3, r0
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d108      	bne.n	800a06e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a05c:	2301      	movs	r3, #1
 800a05e:	e051      	b.n	800a104 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800a060:	f7fe ffea 	bl	8009038 <LL_RCC_HSI_IsReady>
 800a064:	4603      	mov	r3, r0
 800a066:	2b00      	cmp	r3, #0
 800a068:	d101      	bne.n	800a06e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a06a:	2301      	movs	r3, #1
 800a06c:	e04a      	b.n	800a104 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	685b      	ldr	r3, [r3, #4]
 800a072:	4618      	mov	r0, r3
 800a074:	f7ff f98c 	bl	8009390 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a078:	f7f9 fd42 	bl	8003b00 <HAL_GetTick>
 800a07c:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a07e:	e00a      	b.n	800a096 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a080:	f7f9 fd3e 	bl	8003b00 <HAL_GetTick>
 800a084:	4602      	mov	r2, r0
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	1ad3      	subs	r3, r2, r3
 800a08a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a08e:	4293      	cmp	r3, r2
 800a090:	d901      	bls.n	800a096 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800a092:	2303      	movs	r3, #3
 800a094:	e036      	b.n	800a104 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a096:	f7ff f98f 	bl	80093b8 <LL_RCC_GetSysClkSource>
 800a09a:	4602      	mov	r2, r0
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	685b      	ldr	r3, [r3, #4]
 800a0a0:	009b      	lsls	r3, r3, #2
 800a0a2:	429a      	cmp	r2, r3
 800a0a4:	d1ec      	bne.n	800a080 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a0a6:	4b19      	ldr	r3, [pc, #100]	@ (800a10c <HAL_RCC_ClockConfig+0x278>)
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	f003 0307 	and.w	r3, r3, #7
 800a0ae:	683a      	ldr	r2, [r7, #0]
 800a0b0:	429a      	cmp	r2, r3
 800a0b2:	d21b      	bcs.n	800a0ec <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a0b4:	4b15      	ldr	r3, [pc, #84]	@ (800a10c <HAL_RCC_ClockConfig+0x278>)
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	f023 0207 	bic.w	r2, r3, #7
 800a0bc:	4913      	ldr	r1, [pc, #76]	@ (800a10c <HAL_RCC_ClockConfig+0x278>)
 800a0be:	683b      	ldr	r3, [r7, #0]
 800a0c0:	4313      	orrs	r3, r2
 800a0c2:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a0c4:	f7f9 fd1c 	bl	8003b00 <HAL_GetTick>
 800a0c8:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a0ca:	e008      	b.n	800a0de <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800a0cc:	f7f9 fd18 	bl	8003b00 <HAL_GetTick>
 800a0d0:	4602      	mov	r2, r0
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	1ad3      	subs	r3, r2, r3
 800a0d6:	2b02      	cmp	r3, #2
 800a0d8:	d901      	bls.n	800a0de <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800a0da:	2303      	movs	r3, #3
 800a0dc:	e012      	b.n	800a104 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a0de:	4b0b      	ldr	r3, [pc, #44]	@ (800a10c <HAL_RCC_ClockConfig+0x278>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	f003 0307 	and.w	r3, r3, #7
 800a0e6:	683a      	ldr	r2, [r7, #0]
 800a0e8:	429a      	cmp	r2, r3
 800a0ea:	d1ef      	bne.n	800a0cc <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800a0ec:	f000 f87e 	bl	800a1ec <HAL_RCC_GetHCLKFreq>
 800a0f0:	4603      	mov	r3, r0
 800a0f2:	4a07      	ldr	r2, [pc, #28]	@ (800a110 <HAL_RCC_ClockConfig+0x27c>)
 800a0f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800a0f6:	f7f9 fd0f 	bl	8003b18 <HAL_GetTickPrio>
 800a0fa:	4603      	mov	r3, r0
 800a0fc:	4618      	mov	r0, r3
 800a0fe:	f7f9 fcb1 	bl	8003a64 <HAL_InitTick>
 800a102:	4603      	mov	r3, r0
}
 800a104:	4618      	mov	r0, r3
 800a106:	3710      	adds	r7, #16
 800a108:	46bd      	mov	sp, r7
 800a10a:	bd80      	pop	{r7, pc}
 800a10c:	58004000 	.word	0x58004000
 800a110:	20000018 	.word	0x20000018

0800a114 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a114:	b590      	push	{r4, r7, lr}
 800a116:	b085      	sub	sp, #20
 800a118:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a11a:	f7ff f94d 	bl	80093b8 <LL_RCC_GetSysClkSource>
 800a11e:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	2b00      	cmp	r3, #0
 800a124:	d10a      	bne.n	800a13c <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800a126:	f7ff f909 	bl	800933c <LL_RCC_MSI_GetRange>
 800a12a:	4603      	mov	r3, r0
 800a12c:	091b      	lsrs	r3, r3, #4
 800a12e:	f003 030f 	and.w	r3, r3, #15
 800a132:	4a2b      	ldr	r2, [pc, #172]	@ (800a1e0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800a134:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a138:	60fb      	str	r3, [r7, #12]
 800a13a:	e04b      	b.n	800a1d4 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2b04      	cmp	r3, #4
 800a140:	d102      	bne.n	800a148 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a142:	4b28      	ldr	r3, [pc, #160]	@ (800a1e4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800a144:	60fb      	str	r3, [r7, #12]
 800a146:	e045      	b.n	800a1d4 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	2b08      	cmp	r3, #8
 800a14c:	d10a      	bne.n	800a164 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800a14e:	f7fe ff13 	bl	8008f78 <LL_RCC_HSE_IsEnabledDiv2>
 800a152:	4603      	mov	r3, r0
 800a154:	2b01      	cmp	r3, #1
 800a156:	d102      	bne.n	800a15e <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800a158:	4b22      	ldr	r3, [pc, #136]	@ (800a1e4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800a15a:	60fb      	str	r3, [r7, #12]
 800a15c:	e03a      	b.n	800a1d4 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800a15e:	4b22      	ldr	r3, [pc, #136]	@ (800a1e8 <HAL_RCC_GetSysClockFreq+0xd4>)
 800a160:	60fb      	str	r3, [r7, #12]
 800a162:	e037      	b.n	800a1d4 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800a164:	f7ff fa1e 	bl	80095a4 <LL_RCC_PLL_GetMainSource>
 800a168:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800a16a:	683b      	ldr	r3, [r7, #0]
 800a16c:	2b02      	cmp	r3, #2
 800a16e:	d003      	beq.n	800a178 <HAL_RCC_GetSysClockFreq+0x64>
 800a170:	683b      	ldr	r3, [r7, #0]
 800a172:	2b03      	cmp	r3, #3
 800a174:	d003      	beq.n	800a17e <HAL_RCC_GetSysClockFreq+0x6a>
 800a176:	e00d      	b.n	800a194 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800a178:	4b1a      	ldr	r3, [pc, #104]	@ (800a1e4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800a17a:	60bb      	str	r3, [r7, #8]
        break;
 800a17c:	e015      	b.n	800a1aa <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800a17e:	f7fe fefb 	bl	8008f78 <LL_RCC_HSE_IsEnabledDiv2>
 800a182:	4603      	mov	r3, r0
 800a184:	2b01      	cmp	r3, #1
 800a186:	d102      	bne.n	800a18e <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800a188:	4b16      	ldr	r3, [pc, #88]	@ (800a1e4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800a18a:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800a18c:	e00d      	b.n	800a1aa <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 800a18e:	4b16      	ldr	r3, [pc, #88]	@ (800a1e8 <HAL_RCC_GetSysClockFreq+0xd4>)
 800a190:	60bb      	str	r3, [r7, #8]
        break;
 800a192:	e00a      	b.n	800a1aa <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800a194:	f7ff f8d2 	bl	800933c <LL_RCC_MSI_GetRange>
 800a198:	4603      	mov	r3, r0
 800a19a:	091b      	lsrs	r3, r3, #4
 800a19c:	f003 030f 	and.w	r3, r3, #15
 800a1a0:	4a0f      	ldr	r2, [pc, #60]	@ (800a1e0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800a1a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a1a6:	60bb      	str	r3, [r7, #8]
        break;
 800a1a8:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800a1aa:	f7ff f9c4 	bl	8009536 <LL_RCC_PLL_GetN>
 800a1ae:	4602      	mov	r2, r0
 800a1b0:	68bb      	ldr	r3, [r7, #8]
 800a1b2:	fb03 f402 	mul.w	r4, r3, r2
 800a1b6:	f7ff f9d7 	bl	8009568 <LL_RCC_PLL_GetDivider>
 800a1ba:	4603      	mov	r3, r0
 800a1bc:	091b      	lsrs	r3, r3, #4
 800a1be:	3301      	adds	r3, #1
 800a1c0:	fbb4 f4f3 	udiv	r4, r4, r3
 800a1c4:	f7ff f9c4 	bl	8009550 <LL_RCC_PLL_GetR>
 800a1c8:	4603      	mov	r3, r0
 800a1ca:	0f5b      	lsrs	r3, r3, #29
 800a1cc:	3301      	adds	r3, #1
 800a1ce:	fbb4 f3f3 	udiv	r3, r4, r3
 800a1d2:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800a1d4:	68fb      	ldr	r3, [r7, #12]
}
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	3714      	adds	r7, #20
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	bd90      	pop	{r4, r7, pc}
 800a1de:	bf00      	nop
 800a1e0:	0801be94 	.word	0x0801be94
 800a1e4:	00f42400 	.word	0x00f42400
 800a1e8:	01e84800 	.word	0x01e84800

0800a1ec <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a1ec:	b598      	push	{r3, r4, r7, lr}
 800a1ee:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800a1f0:	f7ff ff90 	bl	800a114 <HAL_RCC_GetSysClockFreq>
 800a1f4:	4604      	mov	r4, r0
 800a1f6:	f7ff f954 	bl	80094a2 <LL_RCC_GetAHBPrescaler>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	091b      	lsrs	r3, r3, #4
 800a1fe:	f003 030f 	and.w	r3, r3, #15
 800a202:	4a03      	ldr	r2, [pc, #12]	@ (800a210 <HAL_RCC_GetHCLKFreq+0x24>)
 800a204:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a208:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800a20c:	4618      	mov	r0, r3
 800a20e:	bd98      	pop	{r3, r4, r7, pc}
 800a210:	0801be34 	.word	0x0801be34

0800a214 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800a214:	b590      	push	{r4, r7, lr}
 800a216:	b085      	sub	sp, #20
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2bb0      	cmp	r3, #176	@ 0xb0
 800a220:	d903      	bls.n	800a22a <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800a222:	4b15      	ldr	r3, [pc, #84]	@ (800a278 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800a224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a226:	60fb      	str	r3, [r7, #12]
 800a228:	e007      	b.n	800a23a <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	091b      	lsrs	r3, r3, #4
 800a22e:	f003 030f 	and.w	r3, r3, #15
 800a232:	4a11      	ldr	r2, [pc, #68]	@ (800a278 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800a234:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a238:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800a23a:	f7ff f93e 	bl	80094ba <LL_RCC_GetAHB4Prescaler>
 800a23e:	4603      	mov	r3, r0
 800a240:	091b      	lsrs	r3, r3, #4
 800a242:	f003 030f 	and.w	r3, r3, #15
 800a246:	4a0d      	ldr	r2, [pc, #52]	@ (800a27c <RCC_SetFlashLatencyFromMSIRange+0x68>)
 800a248:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a24c:	68fa      	ldr	r2, [r7, #12]
 800a24e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a252:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800a254:	68bb      	ldr	r3, [r7, #8]
 800a256:	4a0a      	ldr	r2, [pc, #40]	@ (800a280 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 800a258:	fba2 2303 	umull	r2, r3, r2, r3
 800a25c:	0c9c      	lsrs	r4, r3, #18
 800a25e:	f7fe fe6d 	bl	8008f3c <HAL_PWREx_GetVoltageRange>
 800a262:	4603      	mov	r3, r0
 800a264:	4619      	mov	r1, r3
 800a266:	4620      	mov	r0, r4
 800a268:	f000 f80c 	bl	800a284 <RCC_SetFlashLatency>
 800a26c:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800a26e:	4618      	mov	r0, r3
 800a270:	3714      	adds	r7, #20
 800a272:	46bd      	mov	sp, r7
 800a274:	bd90      	pop	{r4, r7, pc}
 800a276:	bf00      	nop
 800a278:	0801be94 	.word	0x0801be94
 800a27c:	0801be34 	.word	0x0801be34
 800a280:	431bde83 	.word	0x431bde83

0800a284 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800a284:	b590      	push	{r4, r7, lr}
 800a286:	b093      	sub	sp, #76	@ 0x4c
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
 800a28c:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800a28e:	4b37      	ldr	r3, [pc, #220]	@ (800a36c <RCC_SetFlashLatency+0xe8>)
 800a290:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800a294:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a296:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800a29a:	4a35      	ldr	r2, [pc, #212]	@ (800a370 <RCC_SetFlashLatency+0xec>)
 800a29c:	f107 031c 	add.w	r3, r7, #28
 800a2a0:	ca07      	ldmia	r2, {r0, r1, r2}
 800a2a2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800a2a6:	4b33      	ldr	r3, [pc, #204]	@ (800a374 <RCC_SetFlashLatency+0xf0>)
 800a2a8:	f107 040c 	add.w	r4, r7, #12
 800a2ac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a2ae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a2b6:	683b      	ldr	r3, [r7, #0]
 800a2b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a2bc:	d11a      	bne.n	800a2f4 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800a2be:	2300      	movs	r3, #0
 800a2c0:	643b      	str	r3, [r7, #64]	@ 0x40
 800a2c2:	e013      	b.n	800a2ec <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800a2c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2c6:	009b      	lsls	r3, r3, #2
 800a2c8:	3348      	adds	r3, #72	@ 0x48
 800a2ca:	443b      	add	r3, r7
 800a2cc:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800a2d0:	687a      	ldr	r2, [r7, #4]
 800a2d2:	429a      	cmp	r2, r3
 800a2d4:	d807      	bhi.n	800a2e6 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800a2d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2d8:	009b      	lsls	r3, r3, #2
 800a2da:	3348      	adds	r3, #72	@ 0x48
 800a2dc:	443b      	add	r3, r7
 800a2de:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800a2e2:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800a2e4:	e020      	b.n	800a328 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800a2e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2e8:	3301      	adds	r3, #1
 800a2ea:	643b      	str	r3, [r7, #64]	@ 0x40
 800a2ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2ee:	2b03      	cmp	r3, #3
 800a2f0:	d9e8      	bls.n	800a2c4 <RCC_SetFlashLatency+0x40>
 800a2f2:	e019      	b.n	800a328 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a2f8:	e013      	b.n	800a322 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800a2fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2fc:	009b      	lsls	r3, r3, #2
 800a2fe:	3348      	adds	r3, #72	@ 0x48
 800a300:	443b      	add	r3, r7
 800a302:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800a306:	687a      	ldr	r2, [r7, #4]
 800a308:	429a      	cmp	r2, r3
 800a30a:	d807      	bhi.n	800a31c <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800a30c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a30e:	009b      	lsls	r3, r3, #2
 800a310:	3348      	adds	r3, #72	@ 0x48
 800a312:	443b      	add	r3, r7
 800a314:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800a318:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800a31a:	e005      	b.n	800a328 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800a31c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a31e:	3301      	adds	r3, #1
 800a320:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a322:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a324:	2b02      	cmp	r3, #2
 800a326:	d9e8      	bls.n	800a2fa <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 800a328:	4b13      	ldr	r3, [pc, #76]	@ (800a378 <RCC_SetFlashLatency+0xf4>)
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	f023 0207 	bic.w	r2, r3, #7
 800a330:	4911      	ldr	r1, [pc, #68]	@ (800a378 <RCC_SetFlashLatency+0xf4>)
 800a332:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a334:	4313      	orrs	r3, r2
 800a336:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a338:	f7f9 fbe2 	bl	8003b00 <HAL_GetTick>
 800a33c:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800a33e:	e008      	b.n	800a352 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800a340:	f7f9 fbde 	bl	8003b00 <HAL_GetTick>
 800a344:	4602      	mov	r2, r0
 800a346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a348:	1ad3      	subs	r3, r2, r3
 800a34a:	2b02      	cmp	r3, #2
 800a34c:	d901      	bls.n	800a352 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800a34e:	2303      	movs	r3, #3
 800a350:	e007      	b.n	800a362 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800a352:	4b09      	ldr	r3, [pc, #36]	@ (800a378 <RCC_SetFlashLatency+0xf4>)
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	f003 0307 	and.w	r3, r3, #7
 800a35a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a35c:	429a      	cmp	r2, r3
 800a35e:	d1ef      	bne.n	800a340 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 800a360:	2300      	movs	r3, #0
}
 800a362:	4618      	mov	r0, r3
 800a364:	374c      	adds	r7, #76	@ 0x4c
 800a366:	46bd      	mov	sp, r7
 800a368:	bd90      	pop	{r4, r7, pc}
 800a36a:	bf00      	nop
 800a36c:	0801bc0c 	.word	0x0801bc0c
 800a370:	0801bc1c 	.word	0x0801bc1c
 800a374:	0801bc28 	.word	0x0801bc28
 800a378:	58004000 	.word	0x58004000

0800a37c <LL_RCC_HSE_IsEnabledDiv2>:
{
 800a37c:	b480      	push	{r7}
 800a37e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800a380:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a38a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a38e:	d101      	bne.n	800a394 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800a390:	2301      	movs	r3, #1
 800a392:	e000      	b.n	800a396 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800a394:	2300      	movs	r3, #0
}
 800a396:	4618      	mov	r0, r3
 800a398:	46bd      	mov	sp, r7
 800a39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39e:	4770      	bx	lr

0800a3a0 <LL_RCC_HSE_IsReady>:
{
 800a3a0:	b480      	push	{r7}
 800a3a2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800a3a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a3ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a3b2:	d101      	bne.n	800a3b8 <LL_RCC_HSE_IsReady+0x18>
 800a3b4:	2301      	movs	r3, #1
 800a3b6:	e000      	b.n	800a3ba <LL_RCC_HSE_IsReady+0x1a>
 800a3b8:	2300      	movs	r3, #0
}
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c2:	4770      	bx	lr

0800a3c4 <LL_RCC_HSI_IsReady>:
{
 800a3c4:	b480      	push	{r7}
 800a3c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800a3c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a3d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a3d6:	d101      	bne.n	800a3dc <LL_RCC_HSI_IsReady+0x18>
 800a3d8:	2301      	movs	r3, #1
 800a3da:	e000      	b.n	800a3de <LL_RCC_HSI_IsReady+0x1a>
 800a3dc:	2300      	movs	r3, #0
}
 800a3de:	4618      	mov	r0, r3
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e6:	4770      	bx	lr

0800a3e8 <LL_RCC_HSI48_IsReady>:
{
 800a3e8:	b480      	push	{r7}
 800a3ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800a3ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a3f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a3f4:	f003 0302 	and.w	r3, r3, #2
 800a3f8:	2b02      	cmp	r3, #2
 800a3fa:	d101      	bne.n	800a400 <LL_RCC_HSI48_IsReady+0x18>
 800a3fc:	2301      	movs	r3, #1
 800a3fe:	e000      	b.n	800a402 <LL_RCC_HSI48_IsReady+0x1a>
 800a400:	2300      	movs	r3, #0
}
 800a402:	4618      	mov	r0, r3
 800a404:	46bd      	mov	sp, r7
 800a406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40a:	4770      	bx	lr

0800a40c <LL_RCC_LSE_IsEnabled>:
{
 800a40c:	b480      	push	{r7}
 800a40e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800a410:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a414:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a418:	f003 0301 	and.w	r3, r3, #1
 800a41c:	2b01      	cmp	r3, #1
 800a41e:	d101      	bne.n	800a424 <LL_RCC_LSE_IsEnabled+0x18>
 800a420:	2301      	movs	r3, #1
 800a422:	e000      	b.n	800a426 <LL_RCC_LSE_IsEnabled+0x1a>
 800a424:	2300      	movs	r3, #0
}
 800a426:	4618      	mov	r0, r3
 800a428:	46bd      	mov	sp, r7
 800a42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42e:	4770      	bx	lr

0800a430 <LL_RCC_LSE_IsReady>:
{
 800a430:	b480      	push	{r7}
 800a432:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800a434:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a438:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a43c:	f003 0302 	and.w	r3, r3, #2
 800a440:	2b02      	cmp	r3, #2
 800a442:	d101      	bne.n	800a448 <LL_RCC_LSE_IsReady+0x18>
 800a444:	2301      	movs	r3, #1
 800a446:	e000      	b.n	800a44a <LL_RCC_LSE_IsReady+0x1a>
 800a448:	2300      	movs	r3, #0
}
 800a44a:	4618      	mov	r0, r3
 800a44c:	46bd      	mov	sp, r7
 800a44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a452:	4770      	bx	lr

0800a454 <LL_RCC_LSI1_IsReady>:
{
 800a454:	b480      	push	{r7}
 800a456:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800a458:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a45c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a460:	f003 0302 	and.w	r3, r3, #2
 800a464:	2b02      	cmp	r3, #2
 800a466:	d101      	bne.n	800a46c <LL_RCC_LSI1_IsReady+0x18>
 800a468:	2301      	movs	r3, #1
 800a46a:	e000      	b.n	800a46e <LL_RCC_LSI1_IsReady+0x1a>
 800a46c:	2300      	movs	r3, #0
}
 800a46e:	4618      	mov	r0, r3
 800a470:	46bd      	mov	sp, r7
 800a472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a476:	4770      	bx	lr

0800a478 <LL_RCC_LSI2_IsReady>:
{
 800a478:	b480      	push	{r7}
 800a47a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800a47c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a480:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a484:	f003 0308 	and.w	r3, r3, #8
 800a488:	2b08      	cmp	r3, #8
 800a48a:	d101      	bne.n	800a490 <LL_RCC_LSI2_IsReady+0x18>
 800a48c:	2301      	movs	r3, #1
 800a48e:	e000      	b.n	800a492 <LL_RCC_LSI2_IsReady+0x1a>
 800a490:	2300      	movs	r3, #0
}
 800a492:	4618      	mov	r0, r3
 800a494:	46bd      	mov	sp, r7
 800a496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a49a:	4770      	bx	lr

0800a49c <LL_RCC_MSI_IsReady>:
{
 800a49c:	b480      	push	{r7}
 800a49e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800a4a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	f003 0302 	and.w	r3, r3, #2
 800a4aa:	2b02      	cmp	r3, #2
 800a4ac:	d101      	bne.n	800a4b2 <LL_RCC_MSI_IsReady+0x16>
 800a4ae:	2301      	movs	r3, #1
 800a4b0:	e000      	b.n	800a4b4 <LL_RCC_MSI_IsReady+0x18>
 800a4b2:	2300      	movs	r3, #0
}
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4bc:	4770      	bx	lr

0800a4be <LL_RCC_MSI_GetRange>:
{
 800a4be:	b480      	push	{r7}
 800a4c0:	b083      	sub	sp, #12
 800a4c2:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800a4c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a4ce:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	2bb0      	cmp	r3, #176	@ 0xb0
 800a4d4:	d901      	bls.n	800a4da <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 800a4d6:	23b0      	movs	r3, #176	@ 0xb0
 800a4d8:	607b      	str	r3, [r7, #4]
  return msiRange;
 800a4da:	687b      	ldr	r3, [r7, #4]
}
 800a4dc:	4618      	mov	r0, r3
 800a4de:	370c      	adds	r7, #12
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e6:	4770      	bx	lr

0800a4e8 <LL_RCC_SetRFWKPClockSource>:
{
 800a4e8:	b480      	push	{r7}
 800a4ea:	b083      	sub	sp, #12
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800a4f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a4f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a4f8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800a4fc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	4313      	orrs	r3, r2
 800a504:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800a508:	bf00      	nop
 800a50a:	370c      	adds	r7, #12
 800a50c:	46bd      	mov	sp, r7
 800a50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a512:	4770      	bx	lr

0800a514 <LL_RCC_GetRFWKPClockSource>:
{
 800a514:	b480      	push	{r7}
 800a516:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_RFWKPSEL));
 800a518:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a51c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a520:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 800a524:	4618      	mov	r0, r3
 800a526:	46bd      	mov	sp, r7
 800a528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a52c:	4770      	bx	lr

0800a52e <LL_RCC_GetAHBPrescaler>:
{
 800a52e:	b480      	push	{r7}
 800a530:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800a532:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a536:	689b      	ldr	r3, [r3, #8]
 800a538:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800a53c:	4618      	mov	r0, r3
 800a53e:	46bd      	mov	sp, r7
 800a540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a544:	4770      	bx	lr

0800a546 <LL_RCC_GetAPB1Prescaler>:
{
 800a546:	b480      	push	{r7}
 800a548:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800a54a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a54e:	689b      	ldr	r3, [r3, #8]
 800a550:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800a554:	4618      	mov	r0, r3
 800a556:	46bd      	mov	sp, r7
 800a558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55c:	4770      	bx	lr

0800a55e <LL_RCC_GetAPB2Prescaler>:
{
 800a55e:	b480      	push	{r7}
 800a560:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800a562:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a566:	689b      	ldr	r3, [r3, #8]
 800a568:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800a56c:	4618      	mov	r0, r3
 800a56e:	46bd      	mov	sp, r7
 800a570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a574:	4770      	bx	lr

0800a576 <LL_RCC_SetSMPSClockSource>:
{
 800a576:	b480      	push	{r7}
 800a578:	b083      	sub	sp, #12
 800a57a:	af00      	add	r7, sp, #0
 800a57c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800a57e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a584:	f023 0203 	bic.w	r2, r3, #3
 800a588:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	4313      	orrs	r3, r2
 800a590:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800a592:	bf00      	nop
 800a594:	370c      	adds	r7, #12
 800a596:	46bd      	mov	sp, r7
 800a598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59c:	4770      	bx	lr

0800a59e <LL_RCC_GetSMPSClockSource>:
{
 800a59e:	b480      	push	{r7}
 800a5a0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->SMPSCR, RCC_SMPSCR_SMPSSWS));
 800a5a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a5a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	46bd      	mov	sp, r7
 800a5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b4:	4770      	bx	lr

0800a5b6 <LL_RCC_SetSMPSPrescaler>:
{
 800a5b6:	b480      	push	{r7}
 800a5b8:	b083      	sub	sp, #12
 800a5ba:	af00      	add	r7, sp, #0
 800a5bc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800a5be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a5c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5c4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800a5c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	4313      	orrs	r3, r2
 800a5d0:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800a5d2:	bf00      	nop
 800a5d4:	370c      	adds	r7, #12
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5dc:	4770      	bx	lr

0800a5de <LL_RCC_GetSMPSPrescaler>:
{
 800a5de:	b480      	push	{r7}
 800a5e0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV));
 800a5e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a5e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5e8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
}
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f4:	4770      	bx	lr

0800a5f6 <LL_RCC_SetUSARTClockSource>:
{
 800a5f6:	b480      	push	{r7}
 800a5f8:	b083      	sub	sp, #12
 800a5fa:	af00      	add	r7, sp, #0
 800a5fc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800a5fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a606:	f023 0203 	bic.w	r2, r3, #3
 800a60a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	4313      	orrs	r3, r2
 800a612:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a616:	bf00      	nop
 800a618:	370c      	adds	r7, #12
 800a61a:	46bd      	mov	sp, r7
 800a61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a620:	4770      	bx	lr

0800a622 <LL_RCC_SetLPUARTClockSource>:
{
 800a622:	b480      	push	{r7}
 800a624:	b083      	sub	sp, #12
 800a626:	af00      	add	r7, sp, #0
 800a628:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800a62a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a62e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a632:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a636:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	4313      	orrs	r3, r2
 800a63e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a642:	bf00      	nop
 800a644:	370c      	adds	r7, #12
 800a646:	46bd      	mov	sp, r7
 800a648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64c:	4770      	bx	lr

0800a64e <LL_RCC_SetI2CClockSource>:
{
 800a64e:	b480      	push	{r7}
 800a650:	b083      	sub	sp, #12
 800a652:	af00      	add	r7, sp, #0
 800a654:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800a656:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a65a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	091b      	lsrs	r3, r3, #4
 800a662:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800a666:	43db      	mvns	r3, r3
 800a668:	401a      	ands	r2, r3
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	011b      	lsls	r3, r3, #4
 800a66e:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800a672:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a676:	4313      	orrs	r3, r2
 800a678:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a67c:	bf00      	nop
 800a67e:	370c      	adds	r7, #12
 800a680:	46bd      	mov	sp, r7
 800a682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a686:	4770      	bx	lr

0800a688 <LL_RCC_SetLPTIMClockSource>:
{
 800a688:	b480      	push	{r7}
 800a68a:	b083      	sub	sp, #12
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800a690:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a694:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	0c1b      	lsrs	r3, r3, #16
 800a69c:	041b      	lsls	r3, r3, #16
 800a69e:	43db      	mvns	r3, r3
 800a6a0:	401a      	ands	r2, r3
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	041b      	lsls	r3, r3, #16
 800a6a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a6aa:	4313      	orrs	r3, r2
 800a6ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a6b0:	bf00      	nop
 800a6b2:	370c      	adds	r7, #12
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ba:	4770      	bx	lr

0800a6bc <LL_RCC_SetSAIClockSource>:
{
 800a6bc:	b480      	push	{r7}
 800a6be:	b083      	sub	sp, #12
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800a6c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a6c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6cc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800a6d0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	4313      	orrs	r3, r2
 800a6d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a6dc:	bf00      	nop
 800a6de:	370c      	adds	r7, #12
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e6:	4770      	bx	lr

0800a6e8 <LL_RCC_SetRNGClockSource>:
{
 800a6e8:	b480      	push	{r7}
 800a6ea:	b083      	sub	sp, #12
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800a6f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a6f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6f8:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800a6fc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	4313      	orrs	r3, r2
 800a704:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a708:	bf00      	nop
 800a70a:	370c      	adds	r7, #12
 800a70c:	46bd      	mov	sp, r7
 800a70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a712:	4770      	bx	lr

0800a714 <LL_RCC_SetCLK48ClockSource>:
{
 800a714:	b480      	push	{r7}
 800a716:	b083      	sub	sp, #12
 800a718:	af00      	add	r7, sp, #0
 800a71a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800a71c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a720:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a724:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a728:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	4313      	orrs	r3, r2
 800a730:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a734:	bf00      	nop
 800a736:	370c      	adds	r7, #12
 800a738:	46bd      	mov	sp, r7
 800a73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73e:	4770      	bx	lr

0800a740 <LL_RCC_SetUSBClockSource>:
{
 800a740:	b580      	push	{r7, lr}
 800a742:	b082      	sub	sp, #8
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800a748:	6878      	ldr	r0, [r7, #4]
 800a74a:	f7ff ffe3 	bl	800a714 <LL_RCC_SetCLK48ClockSource>
}
 800a74e:	bf00      	nop
 800a750:	3708      	adds	r7, #8
 800a752:	46bd      	mov	sp, r7
 800a754:	bd80      	pop	{r7, pc}

0800a756 <LL_RCC_SetADCClockSource>:
{
 800a756:	b480      	push	{r7}
 800a758:	b083      	sub	sp, #12
 800a75a:	af00      	add	r7, sp, #0
 800a75c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800a75e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a766:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800a76a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	4313      	orrs	r3, r2
 800a772:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800a776:	bf00      	nop
 800a778:	370c      	adds	r7, #12
 800a77a:	46bd      	mov	sp, r7
 800a77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a780:	4770      	bx	lr

0800a782 <LL_RCC_GetUSARTClockSource>:
{
 800a782:	b480      	push	{r7}
 800a784:	b083      	sub	sp, #12
 800a786:	af00      	add	r7, sp, #0
 800a788:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800a78a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a78e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	4013      	ands	r3, r2
}
 800a796:	4618      	mov	r0, r3
 800a798:	370c      	adds	r7, #12
 800a79a:	46bd      	mov	sp, r7
 800a79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a0:	4770      	bx	lr

0800a7a2 <LL_RCC_GetLPUARTClockSource>:
{
 800a7a2:	b480      	push	{r7}
 800a7a4:	b083      	sub	sp, #12
 800a7a6:	af00      	add	r7, sp, #0
 800a7a8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800a7aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a7ae:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	4013      	ands	r3, r2
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	370c      	adds	r7, #12
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c0:	4770      	bx	lr

0800a7c2 <LL_RCC_GetI2CClockSource>:
{
 800a7c2:	b480      	push	{r7}
 800a7c4:	b083      	sub	sp, #12
 800a7c6:	af00      	add	r7, sp, #0
 800a7c8:	6078      	str	r0, [r7, #4]
  return (uint32_t)((READ_BIT(RCC->CCIPR, I2Cx) >> 4) | (I2Cx << 4));
 800a7ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a7ce:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	4013      	ands	r3, r2
 800a7d6:	091a      	lsrs	r2, r3, #4
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	011b      	lsls	r3, r3, #4
 800a7dc:	4313      	orrs	r3, r2
}
 800a7de:	4618      	mov	r0, r3
 800a7e0:	370c      	adds	r7, #12
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e8:	4770      	bx	lr

0800a7ea <LL_RCC_GetLPTIMClockSource>:
{
 800a7ea:	b480      	push	{r7}
 800a7ec:	b083      	sub	sp, #12
 800a7ee:	af00      	add	r7, sp, #0
 800a7f0:	6078      	str	r0, [r7, #4]
  return (uint32_t)((READ_BIT(RCC->CCIPR, LPTIMx) >> 16) | LPTIMx);
 800a7f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a7f6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	4013      	ands	r3, r2
 800a7fe:	0c1a      	lsrs	r2, r3, #16
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	4313      	orrs	r3, r2
}
 800a804:	4618      	mov	r0, r3
 800a806:	370c      	adds	r7, #12
 800a808:	46bd      	mov	sp, r7
 800a80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80e:	4770      	bx	lr

0800a810 <LL_RCC_GetSAIClockSource>:
{
 800a810:	b480      	push	{r7}
 800a812:	b083      	sub	sp, #12
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, SAIx));
 800a818:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a81c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	4013      	ands	r3, r2
}
 800a824:	4618      	mov	r0, r3
 800a826:	370c      	adds	r7, #12
 800a828:	46bd      	mov	sp, r7
 800a82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82e:	4770      	bx	lr

0800a830 <LL_RCC_GetRNGClockSource>:
{
 800a830:	b480      	push	{r7}
 800a832:	b083      	sub	sp, #12
 800a834:	af00      	add	r7, sp, #0
 800a836:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, RNGx));
 800a838:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a83c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	4013      	ands	r3, r2
}
 800a844:	4618      	mov	r0, r3
 800a846:	370c      	adds	r7, #12
 800a848:	46bd      	mov	sp, r7
 800a84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84e:	4770      	bx	lr

0800a850 <LL_RCC_GetCLK48ClockSource>:
{
 800a850:	b480      	push	{r7}
 800a852:	b083      	sub	sp, #12
 800a854:	af00      	add	r7, sp, #0
 800a856:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, CLK48x));
 800a858:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a85c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	4013      	ands	r3, r2
}
 800a864:	4618      	mov	r0, r3
 800a866:	370c      	adds	r7, #12
 800a868:	46bd      	mov	sp, r7
 800a86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a86e:	4770      	bx	lr

0800a870 <LL_RCC_GetUSBClockSource>:
{
 800a870:	b580      	push	{r7, lr}
 800a872:	b082      	sub	sp, #8
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetCLK48ClockSource(USBx);
 800a878:	6878      	ldr	r0, [r7, #4]
 800a87a:	f7ff ffe9 	bl	800a850 <LL_RCC_GetCLK48ClockSource>
 800a87e:	4603      	mov	r3, r0
}
 800a880:	4618      	mov	r0, r3
 800a882:	3708      	adds	r7, #8
 800a884:	46bd      	mov	sp, r7
 800a886:	bd80      	pop	{r7, pc}

0800a888 <LL_RCC_GetADCClockSource>:
{
 800a888:	b480      	push	{r7}
 800a88a:	b083      	sub	sp, #12
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, ADCx));
 800a890:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a894:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	4013      	ands	r3, r2
}
 800a89c:	4618      	mov	r0, r3
 800a89e:	370c      	adds	r7, #12
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a6:	4770      	bx	lr

0800a8a8 <LL_RCC_SetRTCClockSource>:
{
 800a8a8:	b480      	push	{r7}
 800a8aa:	b083      	sub	sp, #12
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800a8b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a8b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a8bc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	4313      	orrs	r3, r2
 800a8c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800a8c8:	bf00      	nop
 800a8ca:	370c      	adds	r7, #12
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d2:	4770      	bx	lr

0800a8d4 <LL_RCC_GetRTCClockSource>:
{
 800a8d4:	b480      	push	{r7}
 800a8d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800a8d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a8dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	46bd      	mov	sp, r7
 800a8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ec:	4770      	bx	lr

0800a8ee <LL_RCC_ForceBackupDomainReset>:
{
 800a8ee:	b480      	push	{r7}
 800a8f0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800a8f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a8f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a8fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a902:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800a906:	bf00      	nop
 800a908:	46bd      	mov	sp, r7
 800a90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90e:	4770      	bx	lr

0800a910 <LL_RCC_ReleaseBackupDomainReset>:
{
 800a910:	b480      	push	{r7}
 800a912:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800a914:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a918:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a91c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a920:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a924:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800a928:	bf00      	nop
 800a92a:	46bd      	mov	sp, r7
 800a92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a930:	4770      	bx	lr

0800a932 <LL_RCC_PLL_IsReady>:
{
 800a932:	b480      	push	{r7}
 800a934:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800a936:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a940:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a944:	d101      	bne.n	800a94a <LL_RCC_PLL_IsReady+0x18>
 800a946:	2301      	movs	r3, #1
 800a948:	e000      	b.n	800a94c <LL_RCC_PLL_IsReady+0x1a>
 800a94a:	2300      	movs	r3, #0
}
 800a94c:	4618      	mov	r0, r3
 800a94e:	46bd      	mov	sp, r7
 800a950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a954:	4770      	bx	lr

0800a956 <LL_RCC_PLL_GetN>:
{
 800a956:	b480      	push	{r7}
 800a958:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800a95a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a95e:	68db      	ldr	r3, [r3, #12]
 800a960:	0a1b      	lsrs	r3, r3, #8
 800a962:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800a966:	4618      	mov	r0, r3
 800a968:	46bd      	mov	sp, r7
 800a96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96e:	4770      	bx	lr

0800a970 <LL_RCC_PLL_GetP>:
{
 800a970:	b480      	push	{r7}
 800a972:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 800a974:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a978:	68db      	ldr	r3, [r3, #12]
 800a97a:	f403 1378 	and.w	r3, r3, #4063232	@ 0x3e0000
}
 800a97e:	4618      	mov	r0, r3
 800a980:	46bd      	mov	sp, r7
 800a982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a986:	4770      	bx	lr

0800a988 <LL_RCC_PLL_GetQ>:
{
 800a988:	b480      	push	{r7}
 800a98a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ));
 800a98c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a990:	68db      	ldr	r3, [r3, #12]
 800a992:	f003 6360 	and.w	r3, r3, #234881024	@ 0xe000000
}
 800a996:	4618      	mov	r0, r3
 800a998:	46bd      	mov	sp, r7
 800a99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99e:	4770      	bx	lr

0800a9a0 <LL_RCC_PLL_GetDivider>:
{
 800a9a0:	b480      	push	{r7}
 800a9a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800a9a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a9a8:	68db      	ldr	r3, [r3, #12]
 800a9aa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	46bd      	mov	sp, r7
 800a9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b6:	4770      	bx	lr

0800a9b8 <LL_RCC_PLLSAI1_Enable>:
{
 800a9b8:	b480      	push	{r7}
 800a9ba:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800a9bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a9c6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a9ca:	6013      	str	r3, [r2, #0]
}
 800a9cc:	bf00      	nop
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d4:	4770      	bx	lr

0800a9d6 <LL_RCC_PLLSAI1_Disable>:
{
 800a9d6:	b480      	push	{r7}
 800a9d8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800a9da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a9e4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a9e8:	6013      	str	r3, [r2, #0]
}
 800a9ea:	bf00      	nop
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f2:	4770      	bx	lr

0800a9f4 <LL_RCC_PLLSAI1_IsReady>:
{
 800a9f4:	b480      	push	{r7}
 800a9f6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800a9f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aa02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aa06:	d101      	bne.n	800aa0c <LL_RCC_PLLSAI1_IsReady+0x18>
 800aa08:	2301      	movs	r3, #1
 800aa0a:	e000      	b.n	800aa0e <LL_RCC_PLLSAI1_IsReady+0x1a>
 800aa0c:	2300      	movs	r3, #0
}
 800aa0e:	4618      	mov	r0, r3
 800aa10:	46bd      	mov	sp, r7
 800aa12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa16:	4770      	bx	lr

0800aa18 <LL_RCC_PLLSAI1_GetN>:
{
 800aa18:	b480      	push	{r7}
 800aa1a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLN) >> RCC_PLLSAI1CFGR_PLLN_Pos);
 800aa1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa20:	691b      	ldr	r3, [r3, #16]
 800aa22:	0a1b      	lsrs	r3, r3, #8
 800aa24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800aa28:	4618      	mov	r0, r3
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa30:	4770      	bx	lr

0800aa32 <LL_RCC_PLLSAI1_GetP>:
{
 800aa32:	b480      	push	{r7}
 800aa34:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLP));
 800aa36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa3a:	691b      	ldr	r3, [r3, #16]
 800aa3c:	f403 1378 	and.w	r3, r3, #4063232	@ 0x3e0000
}
 800aa40:	4618      	mov	r0, r3
 800aa42:	46bd      	mov	sp, r7
 800aa44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa48:	4770      	bx	lr

0800aa4a <LL_RCC_PLLSAI1_GetQ>:
{
 800aa4a:	b480      	push	{r7}
 800aa4c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLQ));
 800aa4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa52:	691b      	ldr	r3, [r3, #16]
 800aa54:	f003 6360 	and.w	r3, r3, #234881024	@ 0xe000000
}
 800aa58:	4618      	mov	r0, r3
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa60:	4770      	bx	lr

0800aa62 <LL_RCC_PLLSAI1_GetR>:
{
 800aa62:	b480      	push	{r7}
 800aa64:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLR));
 800aa66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa6a:	691b      	ldr	r3, [r3, #16]
 800aa6c:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800aa70:	4618      	mov	r0, r3
 800aa72:	46bd      	mov	sp, r7
 800aa74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa78:	4770      	bx	lr

0800aa7a <LL_RCC_PLL_GetMainSource>:
{
 800aa7a:	b480      	push	{r7}
 800aa7c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800aa7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa82:	68db      	ldr	r3, [r3, #12]
 800aa84:	f003 0303 	and.w	r3, r3, #3
}
 800aa88:	4618      	mov	r0, r3
 800aa8a:	46bd      	mov	sp, r7
 800aa8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa90:	4770      	bx	lr

0800aa92 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800aa92:	b580      	push	{r7, lr}
 800aa94:	b088      	sub	sp, #32
 800aa96:	af00      	add	r7, sp, #0
 800aa98:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d034      	beq.n	800ab18 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aab2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800aab6:	d021      	beq.n	800aafc <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800aab8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800aabc:	d81b      	bhi.n	800aaf6 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800aabe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800aac2:	d01d      	beq.n	800ab00 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800aac4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800aac8:	d815      	bhi.n	800aaf6 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d00b      	beq.n	800aae6 <HAL_RCCEx_PeriphCLKConfig+0x54>
 800aace:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800aad2:	d110      	bne.n	800aaf6 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800aad4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aad8:	68db      	ldr	r3, [r3, #12]
 800aada:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800aade:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800aae2:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800aae4:	e00d      	b.n	800ab02 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	3304      	adds	r3, #4
 800aaea:	4618      	mov	r0, r3
 800aaec:	f000 fd5d 	bl	800b5aa <RCCEx_PLLSAI1_ConfigNP>
 800aaf0:	4603      	mov	r3, r0
 800aaf2:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800aaf4:	e005      	b.n	800ab02 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800aaf6:	2301      	movs	r3, #1
 800aaf8:	77fb      	strb	r3, [r7, #31]
        break;
 800aafa:	e002      	b.n	800ab02 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800aafc:	bf00      	nop
 800aafe:	e000      	b.n	800ab02 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800ab00:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ab02:	7ffb      	ldrb	r3, [r7, #31]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d105      	bne.n	800ab14 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	f7ff fdd5 	bl	800a6bc <LL_RCC_SetSAIClockSource>
 800ab12:	e001      	b.n	800ab18 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab14:	7ffb      	ldrb	r3, [r7, #31]
 800ab16:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d046      	beq.n	800abb2 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800ab24:	f7ff fed6 	bl	800a8d4 <LL_RCC_GetRTCClockSource>
 800ab28:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab2e:	69ba      	ldr	r2, [r7, #24]
 800ab30:	429a      	cmp	r2, r3
 800ab32:	d03c      	beq.n	800abae <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800ab34:	f7fe f9a0 	bl	8008e78 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800ab38:	69bb      	ldr	r3, [r7, #24]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d105      	bne.n	800ab4a <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab42:	4618      	mov	r0, r3
 800ab44:	f7ff feb0 	bl	800a8a8 <LL_RCC_SetRTCClockSource>
 800ab48:	e02e      	b.n	800aba8 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800ab4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ab4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab52:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800ab54:	f7ff fecb 	bl	800a8ee <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800ab58:	f7ff feda 	bl	800a910 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800ab5c:	697b      	ldr	r3, [r7, #20]
 800ab5e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab66:	4313      	orrs	r3, r2
 800ab68:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800ab6a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ab6e:	697b      	ldr	r3, [r7, #20]
 800ab70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800ab74:	f7ff fc4a 	bl	800a40c <LL_RCC_LSE_IsEnabled>
 800ab78:	4603      	mov	r3, r0
 800ab7a:	2b01      	cmp	r3, #1
 800ab7c:	d114      	bne.n	800aba8 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ab7e:	f7f8 ffbf 	bl	8003b00 <HAL_GetTick>
 800ab82:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800ab84:	e00b      	b.n	800ab9e <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ab86:	f7f8 ffbb 	bl	8003b00 <HAL_GetTick>
 800ab8a:	4602      	mov	r2, r0
 800ab8c:	693b      	ldr	r3, [r7, #16]
 800ab8e:	1ad3      	subs	r3, r2, r3
 800ab90:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ab94:	4293      	cmp	r3, r2
 800ab96:	d902      	bls.n	800ab9e <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800ab98:	2303      	movs	r3, #3
 800ab9a:	77fb      	strb	r3, [r7, #31]
              break;
 800ab9c:	e004      	b.n	800aba8 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800ab9e:	f7ff fc47 	bl	800a430 <LL_RCC_LSE_IsReady>
 800aba2:	4603      	mov	r3, r0
 800aba4:	2b01      	cmp	r3, #1
 800aba6:	d1ee      	bne.n	800ab86 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800aba8:	7ffb      	ldrb	r3, [r7, #31]
 800abaa:	77bb      	strb	r3, [r7, #30]
 800abac:	e001      	b.n	800abb2 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800abae:	7ffb      	ldrb	r3, [r7, #31]
 800abb0:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	f003 0301 	and.w	r3, r3, #1
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d004      	beq.n	800abc8 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	699b      	ldr	r3, [r3, #24]
 800abc2:	4618      	mov	r0, r3
 800abc4:	f7ff fd17 	bl	800a5f6 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	f003 0302 	and.w	r3, r3, #2
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d004      	beq.n	800abde <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	69db      	ldr	r3, [r3, #28]
 800abd8:	4618      	mov	r0, r3
 800abda:	f7ff fd22 	bl	800a622 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	f003 0310 	and.w	r3, r3, #16
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d004      	beq.n	800abf4 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abee:	4618      	mov	r0, r3
 800abf0:	f7ff fd4a 	bl	800a688 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	f003 0320 	and.w	r3, r3, #32
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d004      	beq.n	800ac0a <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac04:	4618      	mov	r0, r3
 800ac06:	f7ff fd3f 	bl	800a688 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	f003 0304 	and.w	r3, r3, #4
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d004      	beq.n	800ac20 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	6a1b      	ldr	r3, [r3, #32]
 800ac1a:	4618      	mov	r0, r3
 800ac1c:	f7ff fd17 	bl	800a64e <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	f003 0308 	and.w	r3, r3, #8
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d004      	beq.n	800ac36 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac30:	4618      	mov	r0, r3
 800ac32:	f7ff fd0c 	bl	800a64e <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d022      	beq.n	800ac88 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac46:	4618      	mov	r0, r3
 800ac48:	f7ff fd7a 	bl	800a740 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac50:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ac54:	d107      	bne.n	800ac66 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800ac56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ac5a:	68db      	ldr	r3, [r3, #12]
 800ac5c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ac60:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ac64:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac6a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ac6e:	d10b      	bne.n	800ac88 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	3304      	adds	r3, #4
 800ac74:	4618      	mov	r0, r3
 800ac76:	f000 fcf3 	bl	800b660 <RCCEx_PLLSAI1_ConfigNQ>
 800ac7a:	4603      	mov	r3, r0
 800ac7c:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800ac7e:	7ffb      	ldrb	r3, [r7, #31]
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d001      	beq.n	800ac88 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800ac84:	7ffb      	ldrb	r3, [r7, #31]
 800ac86:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d02b      	beq.n	800acec <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac9c:	d008      	beq.n	800acb0 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aca2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aca6:	d003      	beq.n	800acb0 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acac:	2b00      	cmp	r3, #0
 800acae:	d105      	bne.n	800acbc <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acb4:	4618      	mov	r0, r3
 800acb6:	f7ff fd17 	bl	800a6e8 <LL_RCC_SetRNGClockSource>
 800acba:	e00a      	b.n	800acd2 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acc0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800acc4:	60fb      	str	r3, [r7, #12]
 800acc6:	2000      	movs	r0, #0
 800acc8:	f7ff fd0e 	bl	800a6e8 <LL_RCC_SetRNGClockSource>
 800accc:	68f8      	ldr	r0, [r7, #12]
 800acce:	f7ff fd21 	bl	800a714 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acd6:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800acda:	d107      	bne.n	800acec <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800acdc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ace0:	68db      	ldr	r3, [r3, #12]
 800ace2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ace6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800acea:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d022      	beq.n	800ad3e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acfc:	4618      	mov	r0, r3
 800acfe:	f7ff fd2a 	bl	800a756 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad0a:	d107      	bne.n	800ad1c <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800ad0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ad10:	68db      	ldr	r3, [r3, #12]
 800ad12:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ad16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ad1a:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ad24:	d10b      	bne.n	800ad3e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	3304      	adds	r3, #4
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	f000 fcf3 	bl	800b716 <RCCEx_PLLSAI1_ConfigNR>
 800ad30:	4603      	mov	r3, r0
 800ad32:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800ad34:	7ffb      	ldrb	r3, [r7, #31]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d001      	beq.n	800ad3e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800ad3a:	7ffb      	ldrb	r3, [r7, #31]
 800ad3c:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d004      	beq.n	800ad54 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad4e:	4618      	mov	r0, r3
 800ad50:	f7ff fbca 	bl	800a4e8 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d009      	beq.n	800ad74 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ad64:	4618      	mov	r0, r3
 800ad66:	f7ff fc26 	bl	800a5b6 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ad6e:	4618      	mov	r0, r3
 800ad70:	f7ff fc01 	bl	800a576 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800ad74:	7fbb      	ldrb	r3, [r7, #30]
}
 800ad76:	4618      	mov	r0, r3
 800ad78:	3720      	adds	r7, #32
 800ad7a:	46bd      	mov	sp, r7
 800ad7c:	bd80      	pop	{r7, pc}
	...

0800ad80 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_RFWAKEUP  RFWKP peripheral clock
  *            @arg @ref RCC_PERIPHCLK_SMPS  SMPS peripheral clock
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800ad80:	b590      	push	{r4, r7, lr}
 800ad82:	b093      	sub	sp, #76	@ 0x4c
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 800ad88:	2300      	movs	r3, #0
 800ad8a:	647b      	str	r3, [r7, #68]	@ 0x44

#if defined(RCC_SMPS_SUPPORT)
  uint32_t smps_prescaler_index = ((LL_RCC_GetSMPSPrescaler()) >> RCC_SMPSCR_SMPSDIV_Pos);
 800ad8c:	f7ff fc27 	bl	800a5de <LL_RCC_GetSMPSPrescaler>
 800ad90:	4603      	mov	r3, r0
 800ad92:	091b      	lsrs	r3, r3, #4
 800ad94:	643b      	str	r3, [r7, #64]	@ 0x40
#endif /* RCC_SMPS_SUPPORT */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ad9c:	d12d      	bne.n	800adfa <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
  {
    uint32_t rtcClockSource = LL_RCC_GetRTCClockSource();
 800ad9e:	f7ff fd99 	bl	800a8d4 <LL_RCC_GetRTCClockSource>
 800ada2:	6138      	str	r0, [r7, #16]

    if (rtcClockSource == LL_RCC_RTC_CLKSOURCE_LSE) /* LSE clock used as RTC clock source */
 800ada4:	693b      	ldr	r3, [r7, #16]
 800ada6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800adaa:	d109      	bne.n	800adc0 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 800adac:	f7ff fb40 	bl	800a430 <LL_RCC_LSE_IsReady>
 800adb0:	4603      	mov	r3, r0
 800adb2:	2b01      	cmp	r3, #1
 800adb4:	f040 83d2 	bne.w	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSE_VALUE;
 800adb8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800adbc:	647b      	str	r3, [r7, #68]	@ 0x44
 800adbe:	e3cd      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rtcClockSource == LL_RCC_RTC_CLKSOURCE_LSI) /* LSI clock used as RTC clock source */
 800adc0:	693b      	ldr	r3, [r7, #16]
 800adc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800adc6:	d110      	bne.n	800adea <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
    {
      const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 800adc8:	f7ff fb44 	bl	800a454 <LL_RCC_LSI1_IsReady>
 800adcc:	60f8      	str	r0, [r7, #12]
      const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 800adce:	f7ff fb53 	bl	800a478 <LL_RCC_LSI2_IsReady>
 800add2:	60b8      	str	r0, [r7, #8]
      if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	2b01      	cmp	r3, #1
 800add8:	d003      	beq.n	800ade2 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 800adda:	68bb      	ldr	r3, [r7, #8]
 800addc:	2b01      	cmp	r3, #1
 800adde:	f040 83bd 	bne.w	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSI_VALUE;
 800ade2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800ade6:	647b      	str	r3, [r7, #68]	@ 0x44
 800ade8:	e3b8      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rtcClockSource == LL_RCC_RTC_CLKSOURCE_HSE_DIV32) /* HSE clock used as RTC clock source */
 800adea:	693b      	ldr	r3, [r7, #16]
 800adec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800adf0:	f040 83b4 	bne.w	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    {
      frequency = HSE_VALUE / 32U;
 800adf4:	4bab      	ldr	r3, [pc, #684]	@ (800b0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x324>)
 800adf6:	647b      	str	r3, [r7, #68]	@ 0x44
 800adf8:	e3b0      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    {
      /* Nothing to do as frequency already initialized to 0U */
    }
  }
#if defined(SAI1)
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	2b40      	cmp	r3, #64	@ 0x40
 800adfe:	d130      	bne.n	800ae62 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
  {
    switch (LL_RCC_GetSAIClockSource(LL_RCC_SAI1_CLKSOURCE))
 800ae00:	f44f 0040 	mov.w	r0, #12582912	@ 0xc00000
 800ae04:	f7ff fd04 	bl	800a810 <LL_RCC_GetSAIClockSource>
 800ae08:	4603      	mov	r3, r0
 800ae0a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ae0e:	d008      	beq.n	800ae22 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
 800ae10:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ae14:	d822      	bhi.n	800ae5c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d00c      	beq.n	800ae34 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 800ae1a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ae1e:	d013      	beq.n	800ae48 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
 800ae20:	e01c      	b.n	800ae5c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
    {
      case LL_RCC_SAI1_CLKSOURCE_HSI:        /* HSI clock used as SAI1 clock source */
        if (LL_RCC_HSI_IsReady() == 1U)
 800ae22:	f7ff facf 	bl	800a3c4 <LL_RCC_HSI_IsReady>
 800ae26:	4603      	mov	r3, r0
 800ae28:	2b01      	cmp	r3, #1
 800ae2a:	f040 8378 	bne.w	800b51e <HAL_RCCEx_GetPeriphCLKFreq+0x79e>
        {
          frequency = HSI_VALUE;
 800ae2e:	4b9e      	ldr	r3, [pc, #632]	@ (800b0a8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800ae30:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800ae32:	e374      	b.n	800b51e <HAL_RCCEx_GetPeriphCLKFreq+0x79e>

      case LL_RCC_SAI1_CLKSOURCE_PLLSAI1:    /* PLLSAI1 clock used as SAI1 clock source */
        if (LL_RCC_PLLSAI1_IsReady() == 1U)
 800ae34:	f7ff fdde 	bl	800a9f4 <LL_RCC_PLLSAI1_IsReady>
 800ae38:	4603      	mov	r3, r0
 800ae3a:	2b01      	cmp	r3, #1
 800ae3c:	f040 8371 	bne.w	800b522 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
        {
          frequency = RCC_PLLSAI1_GetFreqDomain_P();
 800ae40:	f000 fdc6 	bl	800b9d0 <RCC_PLLSAI1_GetFreqDomain_P>
 800ae44:	6478      	str	r0, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800ae46:	e36c      	b.n	800b522 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>

      case LL_RCC_SAI1_CLKSOURCE_PLL:        /* PLL clock used as SAI1 clock source */
        if (LL_RCC_PLL_IsReady() == 1U)
 800ae48:	f7ff fd73 	bl	800a932 <LL_RCC_PLL_IsReady>
 800ae4c:	4603      	mov	r3, r0
 800ae4e:	2b01      	cmp	r3, #1
 800ae50:	f040 8369 	bne.w	800b526 <HAL_RCCEx_GetPeriphCLKFreq+0x7a6>
        {
          frequency = RCC_PLL_GetFreqDomain_P();
 800ae54:	f000 fcba 	bl	800b7cc <RCC_PLL_GetFreqDomain_P>
 800ae58:	6478      	str	r0, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800ae5a:	e364      	b.n	800b526 <HAL_RCCEx_GetPeriphCLKFreq+0x7a6>

      default: /* External input clock used as SAI1 clock source */
        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800ae5c:	4b93      	ldr	r3, [pc, #588]	@ (800b0ac <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 800ae5e:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800ae60:	e37c      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
  }
#endif /* SAI1 */
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae68:	d168      	bne.n	800af3c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
  {
    uint32_t rngClockSource = HAL_RCCEx_GetRngCLKSource();
 800ae6a:	f000 fb85 	bl	800b578 <HAL_RCCEx_GetRngCLKSource>
 800ae6e:	61f8      	str	r0, [r7, #28]

    if (rngClockSource == RCC_RNGCLKSOURCE_LSI)             /* LSI clock used as RNG clock source */
 800ae70:	69fb      	ldr	r3, [r7, #28]
 800ae72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ae76:	d110      	bne.n	800ae9a <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
    {
      const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 800ae78:	f7ff faec 	bl	800a454 <LL_RCC_LSI1_IsReady>
 800ae7c:	61b8      	str	r0, [r7, #24]
      const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 800ae7e:	f7ff fafb 	bl	800a478 <LL_RCC_LSI2_IsReady>
 800ae82:	6178      	str	r0, [r7, #20]
      if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 800ae84:	69bb      	ldr	r3, [r7, #24]
 800ae86:	2b01      	cmp	r3, #1
 800ae88:	d003      	beq.n	800ae92 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 800ae8a:	697b      	ldr	r3, [r7, #20]
 800ae8c:	2b01      	cmp	r3, #1
 800ae8e:	f040 8365 	bne.w	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSI_VALUE;
 800ae92:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800ae96:	647b      	str	r3, [r7, #68]	@ 0x44
 800ae98:	e360      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rngClockSource == RCC_RNGCLKSOURCE_LSE)        /* LSE clock used as RNG clock source */
 800ae9a:	69fb      	ldr	r3, [r7, #28]
 800ae9c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aea0:	d109      	bne.n	800aeb6 <HAL_RCCEx_GetPeriphCLKFreq+0x136>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 800aea2:	f7ff fac5 	bl	800a430 <LL_RCC_LSE_IsReady>
 800aea6:	4603      	mov	r3, r0
 800aea8:	2b01      	cmp	r3, #1
 800aeaa:	f040 8357 	bne.w	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSE_VALUE;
 800aeae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aeb2:	647b      	str	r3, [r7, #68]	@ 0x44
 800aeb4:	e352      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rngClockSource == RCC_RNGCLKSOURCE_PLL)        /* PLL clock divided by 3 used as RNG clock source */
 800aeb6:	69fb      	ldr	r3, [r7, #28]
 800aeb8:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800aebc:	d10e      	bne.n	800aedc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
    {
      if (LL_RCC_PLL_IsReady() == 1U)
 800aebe:	f7ff fd38 	bl	800a932 <LL_RCC_PLL_IsReady>
 800aec2:	4603      	mov	r3, r0
 800aec4:	2b01      	cmp	r3, #1
 800aec6:	f040 8349 	bne.w	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = (RCC_PLL_GetFreqDomain_Q() / 3U);
 800aeca:	f000 fcd5 	bl	800b878 <RCC_PLL_GetFreqDomain_Q>
 800aece:	4603      	mov	r3, r0
 800aed0:	4a77      	ldr	r2, [pc, #476]	@ (800b0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 800aed2:	fba2 2303 	umull	r2, r3, r2, r3
 800aed6:	085b      	lsrs	r3, r3, #1
 800aed8:	647b      	str	r3, [r7, #68]	@ 0x44
 800aeda:	e33f      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rngClockSource == RCC_RNGCLKSOURCE_MSI)        /* MSI clock divided by 3 used as RNG clock source */
 800aedc:	69fb      	ldr	r3, [r7, #28]
 800aede:	f1b3 5fe0 	cmp.w	r3, #469762048	@ 0x1c000000
 800aee2:	d114      	bne.n	800af0e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    {
      if (LL_RCC_MSI_IsReady() == 1U)
 800aee4:	f7ff fada 	bl	800a49c <LL_RCC_MSI_IsReady>
 800aee8:	4603      	mov	r3, r0
 800aeea:	2b01      	cmp	r3, #1
 800aeec:	f040 8336 	bne.w	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = (__LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()) / 3U);
 800aef0:	f7ff fae5 	bl	800a4be <LL_RCC_MSI_GetRange>
 800aef4:	4603      	mov	r3, r0
 800aef6:	091b      	lsrs	r3, r3, #4
 800aef8:	f003 030f 	and.w	r3, r3, #15
 800aefc:	4a6d      	ldr	r2, [pc, #436]	@ (800b0b4 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 800aefe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800af02:	4a6b      	ldr	r2, [pc, #428]	@ (800b0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 800af04:	fba2 2303 	umull	r2, r3, r2, r3
 800af08:	085b      	lsrs	r3, r3, #1
 800af0a:	647b      	str	r3, [r7, #68]	@ 0x44
 800af0c:	e326      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
#if defined(SAI1)
    else if (rngClockSource == RCC_RNGCLKSOURCE_PLLSAI1)    /* PLLSAI1 clock used as SAI1 clock source */
 800af0e:	69fb      	ldr	r3, [r7, #28]
 800af10:	f1b3 5fa0 	cmp.w	r3, #335544320	@ 0x14000000
 800af14:	d109      	bne.n	800af2a <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
    {
      if (LL_RCC_PLLSAI1_IsReady() == 1U)
 800af16:	f7ff fd6d 	bl	800a9f4 <LL_RCC_PLLSAI1_IsReady>
 800af1a:	4603      	mov	r3, r0
 800af1c:	2b01      	cmp	r3, #1
 800af1e:	f040 831d 	bne.w	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = RCC_PLLSAI1_GetFreqDomain_Q();
 800af22:	f000 fdab 	bl	800ba7c <RCC_PLLSAI1_GetFreqDomain_Q>
 800af26:	6478      	str	r0, [r7, #68]	@ 0x44
 800af28:	e318      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
#endif /* SAI1 */
    else                                                    /* HSI48 clock divided by 3 used as RNG clock source */
    {
#if defined(RCC_HSI48_SUPPORT)
      if (LL_RCC_HSI48_IsReady() == 1U)
 800af2a:	f7ff fa5d 	bl	800a3e8 <LL_RCC_HSI48_IsReady>
 800af2e:	4603      	mov	r3, r0
 800af30:	2b01      	cmp	r3, #1
 800af32:	f040 8313 	bne.w	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = HSI48_VALUE / 3U;
 800af36:	4b5c      	ldr	r3, [pc, #368]	@ (800b0a8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800af38:	647b      	str	r3, [r7, #68]	@ 0x44
 800af3a:	e30f      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      /* Nothing to do as frequency already initialized to 0U */
#endif /* RCC_HSI48_SUPPORT */
    }
  }
#if defined(USB)
  else if (PeriphClk == RCC_PERIPHCLK_USB)
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800af42:	d13f      	bne.n	800afc4 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
  {
    switch (LL_RCC_GetUSBClockSource(LL_RCC_USB_CLKSOURCE))
 800af44:	f04f 6040 	mov.w	r0, #201326592	@ 0xc000000
 800af48:	f7ff fc92 	bl	800a870 <LL_RCC_GetUSBClockSource>
 800af4c:	4603      	mov	r3, r0
 800af4e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800af52:	d01d      	beq.n	800af90 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 800af54:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800af58:	d82b      	bhi.n	800afb2 <HAL_RCCEx_GetPeriphCLKFreq+0x232>
 800af5a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800af5e:	d003      	beq.n	800af68 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
 800af60:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800af64:	d00a      	beq.n	800af7c <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 800af66:	e024      	b.n	800afb2 <HAL_RCCEx_GetPeriphCLKFreq+0x232>
    {
#if defined(SAI1)
      case LL_RCC_USB_CLKSOURCE_PLLSAI1:       /* PLLSAI1 clock used as USB clock source */
        if (LL_RCC_PLLSAI1_IsReady() == 1U)
 800af68:	f7ff fd44 	bl	800a9f4 <LL_RCC_PLLSAI1_IsReady>
 800af6c:	4603      	mov	r3, r0
 800af6e:	2b01      	cmp	r3, #1
 800af70:	f040 82db 	bne.w	800b52a <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
        {
          frequency = RCC_PLLSAI1_GetFreqDomain_Q();
 800af74:	f000 fd82 	bl	800ba7c <RCC_PLLSAI1_GetFreqDomain_Q>
 800af78:	6478      	str	r0, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800af7a:	e2d6      	b.n	800b52a <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
#endif /* SAI1 */

      case LL_RCC_USB_CLKSOURCE_PLL:           /* PLL clock used as USB clock source */
        if (LL_RCC_PLL_IsReady() == 1U)
 800af7c:	f7ff fcd9 	bl	800a932 <LL_RCC_PLL_IsReady>
 800af80:	4603      	mov	r3, r0
 800af82:	2b01      	cmp	r3, #1
 800af84:	f040 82d3 	bne.w	800b52e <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
        {
          frequency = RCC_PLL_GetFreqDomain_Q();
 800af88:	f000 fc76 	bl	800b878 <RCC_PLL_GetFreqDomain_Q>
 800af8c:	6478      	str	r0, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800af8e:	e2ce      	b.n	800b52e <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>

      case LL_RCC_USB_CLKSOURCE_MSI:           /* MSI clock used as USB clock source */
        if (LL_RCC_MSI_IsReady() == 1U)
 800af90:	f7ff fa84 	bl	800a49c <LL_RCC_MSI_IsReady>
 800af94:	4603      	mov	r3, r0
 800af96:	2b01      	cmp	r3, #1
 800af98:	f040 82cb 	bne.w	800b532 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800af9c:	f7ff fa8f 	bl	800a4be <LL_RCC_MSI_GetRange>
 800afa0:	4603      	mov	r3, r0
 800afa2:	091b      	lsrs	r3, r3, #4
 800afa4:	f003 030f 	and.w	r3, r3, #15
 800afa8:	4a42      	ldr	r2, [pc, #264]	@ (800b0b4 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 800afaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800afae:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800afb0:	e2bf      	b.n	800b532 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>

      default: /* HSI48 clock used as USB clock source */
        if (LL_RCC_HSI48_IsReady() == 1U)
 800afb2:	f7ff fa19 	bl	800a3e8 <LL_RCC_HSI48_IsReady>
 800afb6:	4603      	mov	r3, r0
 800afb8:	2b01      	cmp	r3, #1
 800afba:	f040 82bc 	bne.w	800b536 <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
        {
          frequency = HSI48_VALUE;
 800afbe:	4b3e      	ldr	r3, [pc, #248]	@ (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 800afc0:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800afc2:	e2b8      	b.n	800b536 <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
    }
  }
#endif /* USB */
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	2b01      	cmp	r3, #1
 800afc8:	d140      	bne.n	800b04c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
  {
    switch (LL_RCC_GetUSARTClockSource(LL_RCC_USART1_CLKSOURCE))
 800afca:	2003      	movs	r0, #3
 800afcc:	f7ff fbd9 	bl	800a782 <LL_RCC_GetUSARTClockSource>
 800afd0:	4603      	mov	r3, r0
 800afd2:	2b03      	cmp	r3, #3
 800afd4:	d013      	beq.n	800affe <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
 800afd6:	2b03      	cmp	r3, #3
 800afd8:	d81b      	bhi.n	800b012 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
 800afda:	2b01      	cmp	r3, #1
 800afdc:	d002      	beq.n	800afe4 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 800afde:	2b02      	cmp	r3, #2
 800afe0:	d004      	beq.n	800afec <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
 800afe2:	e016      	b.n	800b012 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        frequency = HAL_RCC_GetSysClockFreq();
 800afe4:	f7ff f896 	bl	800a114 <HAL_RCC_GetSysClockFreq>
 800afe8:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 800afea:	e2b7      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800afec:	f7ff f9ea 	bl	800a3c4 <LL_RCC_HSI_IsReady>
 800aff0:	4603      	mov	r3, r0
 800aff2:	2b01      	cmp	r3, #1
 800aff4:	f040 82a1 	bne.w	800b53a <HAL_RCCEx_GetPeriphCLKFreq+0x7ba>
        {
          frequency = HSI_VALUE;
 800aff8:	4b2b      	ldr	r3, [pc, #172]	@ (800b0a8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800affa:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800affc:	e29d      	b.n	800b53a <HAL_RCCEx_GetPeriphCLKFreq+0x7ba>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 800affe:	f7ff fa17 	bl	800a430 <LL_RCC_LSE_IsReady>
 800b002:	4603      	mov	r3, r0
 800b004:	2b01      	cmp	r3, #1
 800b006:	f040 829a 	bne.w	800b53e <HAL_RCCEx_GetPeriphCLKFreq+0x7be>
        {
          frequency = LSE_VALUE;
 800b00a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b00e:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800b010:	e295      	b.n	800b53e <HAL_RCCEx_GetPeriphCLKFreq+0x7be>

      default: /* USART1 Clock is PCLK2 */
        frequency = __LL_RCC_CALC_PCLK2_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 800b012:	f7ff f87f 	bl	800a114 <HAL_RCC_GetSysClockFreq>
 800b016:	4604      	mov	r4, r0
 800b018:	f7ff fa89 	bl	800a52e <LL_RCC_GetAHBPrescaler>
 800b01c:	4603      	mov	r3, r0
 800b01e:	091b      	lsrs	r3, r3, #4
 800b020:	f003 030f 	and.w	r3, r3, #15
 800b024:	4a25      	ldr	r2, [pc, #148]	@ (800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 800b026:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b02a:	fbb4 f4f3 	udiv	r4, r4, r3
 800b02e:	f7ff fa96 	bl	800a55e <LL_RCC_GetAPB2Prescaler>
 800b032:	4603      	mov	r3, r0
 800b034:	0adb      	lsrs	r3, r3, #11
 800b036:	f003 0307 	and.w	r3, r3, #7
 800b03a:	4a21      	ldr	r2, [pc, #132]	@ (800b0c0 <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 800b03c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b040:	f003 031f 	and.w	r3, r3, #31
 800b044:	fa24 f303 	lsr.w	r3, r4, r3
 800b048:	647b      	str	r3, [r7, #68]	@ 0x44
                                                                      LL_RCC_GetAHBPrescaler()),
                                             LL_RCC_GetAPB2Prescaler());
        break;
 800b04a:	e287      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
  }
#if defined(LPUART1)
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	2b02      	cmp	r3, #2
 800b050:	d155      	bne.n	800b0fe <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
  {
    switch (LL_RCC_GetLPUARTClockSource(LL_RCC_LPUART1_CLKSOURCE))
 800b052:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800b056:	f7ff fba4 	bl	800a7a2 <LL_RCC_GetLPUARTClockSource>
 800b05a:	4603      	mov	r3, r0
 800b05c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b060:	d016      	beq.n	800b090 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
 800b062:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b066:	d82d      	bhi.n	800b0c4 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
 800b068:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b06c:	d003      	beq.n	800b076 <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 800b06e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b072:	d004      	beq.n	800b07e <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
 800b074:	e026      	b.n	800b0c4 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
    {
      case LL_RCC_LPUART1_CLKSOURCE_SYSCLK: /* LPUART1 Clock is System Clock */
        frequency = HAL_RCC_GetSysClockFreq();
 800b076:	f7ff f84d 	bl	800a114 <HAL_RCC_GetSysClockFreq>
 800b07a:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 800b07c:	e26e      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>

      case LL_RCC_LPUART1_CLKSOURCE_HSI:    /* LPUART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800b07e:	f7ff f9a1 	bl	800a3c4 <LL_RCC_HSI_IsReady>
 800b082:	4603      	mov	r3, r0
 800b084:	2b01      	cmp	r3, #1
 800b086:	f040 825c 	bne.w	800b542 <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>
        {
          frequency = HSI_VALUE;
 800b08a:	4b07      	ldr	r3, [pc, #28]	@ (800b0a8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800b08c:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800b08e:	e258      	b.n	800b542 <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>

      case LL_RCC_LPUART1_CLKSOURCE_LSE:    /* LPUART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 800b090:	f7ff f9ce 	bl	800a430 <LL_RCC_LSE_IsReady>
 800b094:	4603      	mov	r3, r0
 800b096:	2b01      	cmp	r3, #1
 800b098:	f040 8255 	bne.w	800b546 <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
        {
          frequency = LSE_VALUE;
 800b09c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b0a0:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800b0a2:	e250      	b.n	800b546 <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
 800b0a4:	000f4240 	.word	0x000f4240
 800b0a8:	00f42400 	.word	0x00f42400
 800b0ac:	001fff68 	.word	0x001fff68
 800b0b0:	aaaaaaab 	.word	0xaaaaaaab
 800b0b4:	0801be94 	.word	0x0801be94
 800b0b8:	02dc6c00 	.word	0x02dc6c00
 800b0bc:	0801be34 	.word	0x0801be34
 800b0c0:	0801be74 	.word	0x0801be74

      default: /* LPUART1 Clock is PCLK1 */
        frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 800b0c4:	f7ff f826 	bl	800a114 <HAL_RCC_GetSysClockFreq>
 800b0c8:	4604      	mov	r4, r0
 800b0ca:	f7ff fa30 	bl	800a52e <LL_RCC_GetAHBPrescaler>
 800b0ce:	4603      	mov	r3, r0
 800b0d0:	091b      	lsrs	r3, r3, #4
 800b0d2:	f003 030f 	and.w	r3, r3, #15
 800b0d6:	4aaf      	ldr	r2, [pc, #700]	@ (800b394 <HAL_RCCEx_GetPeriphCLKFreq+0x614>)
 800b0d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b0dc:	fbb4 f4f3 	udiv	r4, r4, r3
 800b0e0:	f7ff fa31 	bl	800a546 <LL_RCC_GetAPB1Prescaler>
 800b0e4:	4603      	mov	r3, r0
 800b0e6:	0a1b      	lsrs	r3, r3, #8
 800b0e8:	f003 0307 	and.w	r3, r3, #7
 800b0ec:	4aaa      	ldr	r2, [pc, #680]	@ (800b398 <HAL_RCCEx_GetPeriphCLKFreq+0x618>)
 800b0ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b0f2:	f003 031f 	and.w	r3, r3, #31
 800b0f6:	fa24 f303 	lsr.w	r3, r4, r3
 800b0fa:	647b      	str	r3, [r7, #68]	@ 0x44
                                                                      LL_RCC_GetAHBPrescaler()),
                                             LL_RCC_GetAPB1Prescaler());
        break;
 800b0fc:	e22e      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
  }
#endif /* LPUART1 */
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b104:	d12a      	bne.n	800b15c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
  {
    switch (LL_RCC_GetADCClockSource(LL_RCC_ADC_CLKSOURCE))
 800b106:	f04f 5040 	mov.w	r0, #805306368	@ 0x30000000
 800b10a:	f7ff fbbd 	bl	800a888 <LL_RCC_GetADCClockSource>
 800b10e:	4603      	mov	r3, r0
 800b110:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b114:	d014      	beq.n	800b140 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 800b116:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b11a:	f200 8216 	bhi.w	800b54a <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
 800b11e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b122:	d003      	beq.n	800b12c <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
 800b124:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b128:	d00e      	beq.n	800b148 <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;

      default: /* No clock used as ADC clock source */
        break;
 800b12a:	e20e      	b.n	800b54a <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
        if (LL_RCC_PLLSAI1_IsReady() == 1U)
 800b12c:	f7ff fc62 	bl	800a9f4 <LL_RCC_PLLSAI1_IsReady>
 800b130:	4603      	mov	r3, r0
 800b132:	2b01      	cmp	r3, #1
 800b134:	f040 820b 	bne.w	800b54e <HAL_RCCEx_GetPeriphCLKFreq+0x7ce>
          frequency = RCC_PLLSAI1_GetFreqDomain_R();
 800b138:	f000 fbf4 	bl	800b924 <RCC_PLLSAI1_GetFreqDomain_R>
 800b13c:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 800b13e:	e206      	b.n	800b54e <HAL_RCCEx_GetPeriphCLKFreq+0x7ce>
        frequency = HAL_RCC_GetSysClockFreq();
 800b140:	f7fe ffe8 	bl	800a114 <HAL_RCC_GetSysClockFreq>
 800b144:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 800b146:	e209      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        if (LL_RCC_PLL_IsReady() == 1U)
 800b148:	f7ff fbf3 	bl	800a932 <LL_RCC_PLL_IsReady>
 800b14c:	4603      	mov	r3, r0
 800b14e:	2b01      	cmp	r3, #1
 800b150:	f040 81ff 	bne.w	800b552 <HAL_RCCEx_GetPeriphCLKFreq+0x7d2>
          frequency = RCC_PLL_GetFreqDomain_P();
 800b154:	f000 fb3a 	bl	800b7cc <RCC_PLL_GetFreqDomain_P>
 800b158:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 800b15a:	e1fa      	b.n	800b552 <HAL_RCCEx_GetPeriphCLKFreq+0x7d2>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	2b04      	cmp	r3, #4
 800b160:	d135      	bne.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
  {
    switch (LL_RCC_GetI2CClockSource(LL_RCC_I2C1_CLKSOURCE))
 800b162:	f44f 5040 	mov.w	r0, #12288	@ 0x3000
 800b166:	f7ff fb2c 	bl	800a7c2 <LL_RCC_GetI2CClockSource>
 800b16a:	4603      	mov	r3, r0
 800b16c:	4a8b      	ldr	r2, [pc, #556]	@ (800b39c <HAL_RCCEx_GetPeriphCLKFreq+0x61c>)
 800b16e:	4293      	cmp	r3, r2
 800b170:	d003      	beq.n	800b17a <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 800b172:	4a8b      	ldr	r2, [pc, #556]	@ (800b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x620>)
 800b174:	4293      	cmp	r3, r2
 800b176:	d004      	beq.n	800b182 <HAL_RCCEx_GetPeriphCLKFreq+0x402>
 800b178:	e00c      	b.n	800b194 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
    {
      case LL_RCC_I2C1_CLKSOURCE_SYSCLK: /* I2C1 Clock is System Clock */
        frequency = HAL_RCC_GetSysClockFreq();
 800b17a:	f7fe ffcb 	bl	800a114 <HAL_RCC_GetSysClockFreq>
 800b17e:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 800b180:	e1ec      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>

      case LL_RCC_I2C1_CLKSOURCE_HSI:    /* I2C1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800b182:	f7ff f91f 	bl	800a3c4 <LL_RCC_HSI_IsReady>
 800b186:	4603      	mov	r3, r0
 800b188:	2b01      	cmp	r3, #1
 800b18a:	f040 81e4 	bne.w	800b556 <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
        {
          frequency = HSI_VALUE;
 800b18e:	4b85      	ldr	r3, [pc, #532]	@ (800b3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x624>)
 800b190:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800b192:	e1e0      	b.n	800b556 <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>

      default: /* I2C1 Clock is PCLK1 */
        frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 800b194:	f7fe ffbe 	bl	800a114 <HAL_RCC_GetSysClockFreq>
 800b198:	4604      	mov	r4, r0
 800b19a:	f7ff f9c8 	bl	800a52e <LL_RCC_GetAHBPrescaler>
 800b19e:	4603      	mov	r3, r0
 800b1a0:	091b      	lsrs	r3, r3, #4
 800b1a2:	f003 030f 	and.w	r3, r3, #15
 800b1a6:	4a7b      	ldr	r2, [pc, #492]	@ (800b394 <HAL_RCCEx_GetPeriphCLKFreq+0x614>)
 800b1a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b1ac:	fbb4 f4f3 	udiv	r4, r4, r3
 800b1b0:	f7ff f9c9 	bl	800a546 <LL_RCC_GetAPB1Prescaler>
 800b1b4:	4603      	mov	r3, r0
 800b1b6:	0a1b      	lsrs	r3, r3, #8
 800b1b8:	f003 0307 	and.w	r3, r3, #7
 800b1bc:	4a76      	ldr	r2, [pc, #472]	@ (800b398 <HAL_RCCEx_GetPeriphCLKFreq+0x618>)
 800b1be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b1c2:	f003 031f 	and.w	r3, r3, #31
 800b1c6:	fa24 f303 	lsr.w	r3, r4, r3
 800b1ca:	647b      	str	r3, [r7, #68]	@ 0x44
                                                                      LL_RCC_GetAHBPrescaler()),
                                             LL_RCC_GetAPB1Prescaler());
        break;
 800b1cc:	e1c6      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
  }
#if defined(I2C3)
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	2b08      	cmp	r3, #8
 800b1d2:	d135      	bne.n	800b240 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
  {
    switch (LL_RCC_GetI2CClockSource(LL_RCC_I2C3_CLKSOURCE))
 800b1d4:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 800b1d8:	f7ff faf3 	bl	800a7c2 <LL_RCC_GetI2CClockSource>
 800b1dc:	4603      	mov	r3, r0
 800b1de:	4a72      	ldr	r2, [pc, #456]	@ (800b3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x628>)
 800b1e0:	4293      	cmp	r3, r2
 800b1e2:	d003      	beq.n	800b1ec <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
 800b1e4:	4a71      	ldr	r2, [pc, #452]	@ (800b3ac <HAL_RCCEx_GetPeriphCLKFreq+0x62c>)
 800b1e6:	4293      	cmp	r3, r2
 800b1e8:	d004      	beq.n	800b1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
 800b1ea:	e00c      	b.n	800b206 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
    {
      case LL_RCC_I2C3_CLKSOURCE_SYSCLK: /* I2C3 Clock is System Clock */
        frequency = HAL_RCC_GetSysClockFreq();
 800b1ec:	f7fe ff92 	bl	800a114 <HAL_RCC_GetSysClockFreq>
 800b1f0:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 800b1f2:	e1b3      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>

      case LL_RCC_I2C3_CLKSOURCE_HSI: /* I2C3 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800b1f4:	f7ff f8e6 	bl	800a3c4 <LL_RCC_HSI_IsReady>
 800b1f8:	4603      	mov	r3, r0
 800b1fa:	2b01      	cmp	r3, #1
 800b1fc:	f040 81ad 	bne.w	800b55a <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          frequency = HSI_VALUE;
 800b200:	4b68      	ldr	r3, [pc, #416]	@ (800b3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x624>)
 800b202:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 800b204:	e1a9      	b.n	800b55a <HAL_RCCEx_GetPeriphCLKFreq+0x7da>

      default: /* I2C3 Clock is PCLK1 */
        frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 800b206:	f7fe ff85 	bl	800a114 <HAL_RCC_GetSysClockFreq>
 800b20a:	4604      	mov	r4, r0
 800b20c:	f7ff f98f 	bl	800a52e <LL_RCC_GetAHBPrescaler>
 800b210:	4603      	mov	r3, r0
 800b212:	091b      	lsrs	r3, r3, #4
 800b214:	f003 030f 	and.w	r3, r3, #15
 800b218:	4a5e      	ldr	r2, [pc, #376]	@ (800b394 <HAL_RCCEx_GetPeriphCLKFreq+0x614>)
 800b21a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b21e:	fbb4 f4f3 	udiv	r4, r4, r3
 800b222:	f7ff f990 	bl	800a546 <LL_RCC_GetAPB1Prescaler>
 800b226:	4603      	mov	r3, r0
 800b228:	0a1b      	lsrs	r3, r3, #8
 800b22a:	f003 0307 	and.w	r3, r3, #7
 800b22e:	4a5a      	ldr	r2, [pc, #360]	@ (800b398 <HAL_RCCEx_GetPeriphCLKFreq+0x618>)
 800b230:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b234:	f003 031f 	and.w	r3, r3, #31
 800b238:	fa24 f303 	lsr.w	r3, r4, r3
 800b23c:	647b      	str	r3, [r7, #68]	@ 0x44
                                                                      LL_RCC_GetAHBPrescaler()),
                                             LL_RCC_GetAPB1Prescaler());
        break;
 800b23e:	e18d      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
  }
#endif /* I2C3 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	2b10      	cmp	r3, #16
 800b244:	d151      	bne.n	800b2ea <HAL_RCCEx_GetPeriphCLKFreq+0x56a>
  {
    uint32_t lptimClockSource = LL_RCC_GetLPTIMClockSource(LL_RCC_LPTIM1_CLKSOURCE);
 800b246:	f44f 2040 	mov.w	r0, #786432	@ 0xc0000
 800b24a:	f7ff face 	bl	800a7ea <LL_RCC_GetLPTIMClockSource>
 800b24e:	62b8      	str	r0, [r7, #40]	@ 0x28

    if (lptimClockSource == LL_RCC_LPTIM1_CLKSOURCE_LSI) /* LPTIM1 Clock is LSI Osc. */
 800b250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b252:	4a57      	ldr	r2, [pc, #348]	@ (800b3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x630>)
 800b254:	4293      	cmp	r3, r2
 800b256:	d110      	bne.n	800b27a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
    {
      const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 800b258:	f7ff f8fc 	bl	800a454 <LL_RCC_LSI1_IsReady>
 800b25c:	6278      	str	r0, [r7, #36]	@ 0x24
      const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 800b25e:	f7ff f90b 	bl	800a478 <LL_RCC_LSI2_IsReady>
 800b262:	6238      	str	r0, [r7, #32]
      if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 800b264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b266:	2b01      	cmp	r3, #1
 800b268:	d003      	beq.n	800b272 <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
 800b26a:	6a3b      	ldr	r3, [r7, #32]
 800b26c:	2b01      	cmp	r3, #1
 800b26e:	f040 8175 	bne.w	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSI_VALUE;
 800b272:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b276:	647b      	str	r3, [r7, #68]	@ 0x44
 800b278:	e170      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (lptimClockSource == LL_RCC_LPTIM1_CLKSOURCE_HSI) /* LPTIM1 Clock is HSI Osc. */
 800b27a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b27c:	4a4d      	ldr	r2, [pc, #308]	@ (800b3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x634>)
 800b27e:	4293      	cmp	r3, r2
 800b280:	d108      	bne.n	800b294 <HAL_RCCEx_GetPeriphCLKFreq+0x514>
    {
      if (LL_RCC_HSI_IsReady() == 1U)
 800b282:	f7ff f89f 	bl	800a3c4 <LL_RCC_HSI_IsReady>
 800b286:	4603      	mov	r3, r0
 800b288:	2b01      	cmp	r3, #1
 800b28a:	f040 8167 	bne.w	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = HSI_VALUE;
 800b28e:	4b45      	ldr	r3, [pc, #276]	@ (800b3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x624>)
 800b290:	647b      	str	r3, [r7, #68]	@ 0x44
 800b292:	e163      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (lptimClockSource == LL_RCC_LPTIM1_CLKSOURCE_LSE) /* LPTIM1 Clock is LSE Osc. */
 800b294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b296:	f1b3 1f0c 	cmp.w	r3, #786444	@ 0xc000c
 800b29a:	d109      	bne.n	800b2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 800b29c:	f7ff f8c8 	bl	800a430 <LL_RCC_LSE_IsReady>
 800b2a0:	4603      	mov	r3, r0
 800b2a2:	2b01      	cmp	r3, #1
 800b2a4:	f040 815a 	bne.w	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSE_VALUE;
 800b2a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b2ac:	647b      	str	r3, [r7, #68]	@ 0x44
 800b2ae:	e155      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else /* LPTIM1 Clock is PCLK1 */
    {
      frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 800b2b0:	f7fe ff30 	bl	800a114 <HAL_RCC_GetSysClockFreq>
 800b2b4:	4604      	mov	r4, r0
 800b2b6:	f7ff f93a 	bl	800a52e <LL_RCC_GetAHBPrescaler>
 800b2ba:	4603      	mov	r3, r0
 800b2bc:	091b      	lsrs	r3, r3, #4
 800b2be:	f003 030f 	and.w	r3, r3, #15
 800b2c2:	4a34      	ldr	r2, [pc, #208]	@ (800b394 <HAL_RCCEx_GetPeriphCLKFreq+0x614>)
 800b2c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b2c8:	fbb4 f4f3 	udiv	r4, r4, r3
 800b2cc:	f7ff f93b 	bl	800a546 <LL_RCC_GetAPB1Prescaler>
 800b2d0:	4603      	mov	r3, r0
 800b2d2:	0a1b      	lsrs	r3, r3, #8
 800b2d4:	f003 0307 	and.w	r3, r3, #7
 800b2d8:	4a2f      	ldr	r2, [pc, #188]	@ (800b398 <HAL_RCCEx_GetPeriphCLKFreq+0x618>)
 800b2da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b2de:	f003 031f 	and.w	r3, r3, #31
 800b2e2:	fa24 f303 	lsr.w	r3, r4, r3
 800b2e6:	647b      	str	r3, [r7, #68]	@ 0x44
 800b2e8:	e138      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
                                                                    LL_RCC_GetAHBPrescaler()),
                                           LL_RCC_GetAPB1Prescaler());
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	2b20      	cmp	r3, #32
 800b2ee:	d167      	bne.n	800b3c0 <HAL_RCCEx_GetPeriphCLKFreq+0x640>
  {
    uint32_t lptimClockSource = LL_RCC_GetLPTIMClockSource(LL_RCC_LPTIM2_CLKSOURCE);
 800b2f0:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
 800b2f4:	f7ff fa79 	bl	800a7ea <LL_RCC_GetLPTIMClockSource>
 800b2f8:	6378      	str	r0, [r7, #52]	@ 0x34

    if (lptimClockSource == LL_RCC_LPTIM2_CLKSOURCE_LSI) /* LPTIM2 Clock is LSI Osc. */
 800b2fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2fc:	4a2e      	ldr	r2, [pc, #184]	@ (800b3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x638>)
 800b2fe:	4293      	cmp	r3, r2
 800b300:	d110      	bne.n	800b324 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>
    {
      const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 800b302:	f7ff f8a7 	bl	800a454 <LL_RCC_LSI1_IsReady>
 800b306:	6338      	str	r0, [r7, #48]	@ 0x30
      const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 800b308:	f7ff f8b6 	bl	800a478 <LL_RCC_LSI2_IsReady>
 800b30c:	62f8      	str	r0, [r7, #44]	@ 0x2c
      if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 800b30e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b310:	2b01      	cmp	r3, #1
 800b312:	d003      	beq.n	800b31c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 800b314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b316:	2b01      	cmp	r3, #1
 800b318:	f040 8120 	bne.w	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSI_VALUE;
 800b31c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b320:	647b      	str	r3, [r7, #68]	@ 0x44
 800b322:	e11b      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (lptimClockSource == LL_RCC_LPTIM2_CLKSOURCE_HSI) /* LPTIM2 Clock is HSI Osc. */
 800b324:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b326:	4a25      	ldr	r2, [pc, #148]	@ (800b3bc <HAL_RCCEx_GetPeriphCLKFreq+0x63c>)
 800b328:	4293      	cmp	r3, r2
 800b32a:	d108      	bne.n	800b33e <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
    {
      if (LL_RCC_HSI_IsReady() == 1U)
 800b32c:	f7ff f84a 	bl	800a3c4 <LL_RCC_HSI_IsReady>
 800b330:	4603      	mov	r3, r0
 800b332:	2b01      	cmp	r3, #1
 800b334:	f040 8112 	bne.w	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = HSI_VALUE;
 800b338:	4b1a      	ldr	r3, [pc, #104]	@ (800b3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x624>)
 800b33a:	647b      	str	r3, [r7, #68]	@ 0x44
 800b33c:	e10e      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (lptimClockSource == LL_RCC_LPTIM2_CLKSOURCE_LSE) /* LPTIM2 Clock is LSE Osc. */
 800b33e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b340:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 800b344:	d109      	bne.n	800b35a <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 800b346:	f7ff f873 	bl	800a430 <LL_RCC_LSE_IsReady>
 800b34a:	4603      	mov	r3, r0
 800b34c:	2b01      	cmp	r3, #1
 800b34e:	f040 8105 	bne.w	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSE_VALUE;
 800b352:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b356:	647b      	str	r3, [r7, #68]	@ 0x44
 800b358:	e100      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else /* LPTIM2 Clock is PCLK1 */
    {
      frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 800b35a:	f7fe fedb 	bl	800a114 <HAL_RCC_GetSysClockFreq>
 800b35e:	4604      	mov	r4, r0
 800b360:	f7ff f8e5 	bl	800a52e <LL_RCC_GetAHBPrescaler>
 800b364:	4603      	mov	r3, r0
 800b366:	091b      	lsrs	r3, r3, #4
 800b368:	f003 030f 	and.w	r3, r3, #15
 800b36c:	4a09      	ldr	r2, [pc, #36]	@ (800b394 <HAL_RCCEx_GetPeriphCLKFreq+0x614>)
 800b36e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b372:	fbb4 f4f3 	udiv	r4, r4, r3
 800b376:	f7ff f8e6 	bl	800a546 <LL_RCC_GetAPB1Prescaler>
 800b37a:	4603      	mov	r3, r0
 800b37c:	0a1b      	lsrs	r3, r3, #8
 800b37e:	f003 0307 	and.w	r3, r3, #7
 800b382:	4a05      	ldr	r2, [pc, #20]	@ (800b398 <HAL_RCCEx_GetPeriphCLKFreq+0x618>)
 800b384:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b388:	f003 031f 	and.w	r3, r3, #31
 800b38c:	fa24 f303 	lsr.w	r3, r4, r3
 800b390:	647b      	str	r3, [r7, #68]	@ 0x44
 800b392:	e0e3      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 800b394:	0801be34 	.word	0x0801be34
 800b398:	0801be74 	.word	0x0801be74
 800b39c:	00030100 	.word	0x00030100
 800b3a0:	00030200 	.word	0x00030200
 800b3a4:	00f42400 	.word	0x00f42400
 800b3a8:	00301000 	.word	0x00301000
 800b3ac:	00302000 	.word	0x00302000
 800b3b0:	000c0004 	.word	0x000c0004
 800b3b4:	000c0008 	.word	0x000c0008
 800b3b8:	00300010 	.word	0x00300010
 800b3bc:	00300020 	.word	0x00300020
                                                                    LL_RCC_GetAHBPrescaler()),
                                           LL_RCC_GetAPB1Prescaler());
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_RFWAKEUP)
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b3c6:	d119      	bne.n	800b3fc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
  {
    uint32_t rfwkpClockSource = LL_RCC_GetRFWKPClockSource();
 800b3c8:	f7ff f8a4 	bl	800a514 <LL_RCC_GetRFWKPClockSource>
 800b3cc:	63b8      	str	r0, [r7, #56]	@ 0x38

    if (rfwkpClockSource == LL_RCC_RFWKP_CLKSOURCE_LSE) /* LSE clock used as RF Wakeup clock source */
 800b3ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b3d4:	d109      	bne.n	800b3ea <HAL_RCCEx_GetPeriphCLKFreq+0x66a>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 800b3d6:	f7ff f82b 	bl	800a430 <LL_RCC_LSE_IsReady>
 800b3da:	4603      	mov	r3, r0
 800b3dc:	2b01      	cmp	r3, #1
 800b3de:	f040 80bd 	bne.w	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSE_VALUE;
 800b3e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b3e6:	647b      	str	r3, [r7, #68]	@ 0x44
 800b3e8:	e0b8      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rfwkpClockSource == LL_RCC_RFWKP_CLKSOURCE_HSE_DIV1024) /* HSE clock used as RF Wakeup clock source */
 800b3ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3ec:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800b3f0:	f040 80b4 	bne.w	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    {
      frequency = HSE_VALUE / 1024U;
 800b3f4:	f647 2312 	movw	r3, #31250	@ 0x7a12
 800b3f8:	647b      	str	r3, [r7, #68]	@ 0x44
 800b3fa:	e0af      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    {
      /* Nothing to do as frequency already initialized to 0U */
    }
  }
#if defined(RCC_SMPS_SUPPORT)
  else if (PeriphClk == RCC_PERIPHCLK_SMPS)
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b402:	f040 80ab 	bne.w	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
  {
    uint32_t smpsClockSource = LL_RCC_GetSMPSClockSource();
 800b406:	f7ff f8ca 	bl	800a59e <LL_RCC_GetSMPSClockSource>
 800b40a:	63f8      	str	r0, [r7, #60]	@ 0x3c

    if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_HSI) /* SMPS Clock source is HSI Osc. */
 800b40c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d115      	bne.n	800b43e <HAL_RCCEx_GetPeriphCLKFreq+0x6be>
    {
      if (LL_RCC_HSI_IsReady() == 1U)
 800b412:	f7fe ffd7 	bl	800a3c4 <LL_RCC_HSI_IsReady>
 800b416:	4603      	mov	r3, r0
 800b418:	2b01      	cmp	r3, #1
 800b41a:	f040 809f 	bne.w	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = HSI_VALUE / SmpsPrescalerTable[smps_prescaler_index][0];
 800b41e:	4952      	ldr	r1, [pc, #328]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 800b420:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b422:	4613      	mov	r3, r2
 800b424:	005b      	lsls	r3, r3, #1
 800b426:	4413      	add	r3, r2
 800b428:	00db      	lsls	r3, r3, #3
 800b42a:	440b      	add	r3, r1
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	4a4f      	ldr	r2, [pc, #316]	@ (800b56c <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>)
 800b430:	fbb2 f3f3 	udiv	r3, r2, r3
 800b434:	647b      	str	r3, [r7, #68]	@ 0x44
        frequency = frequency >> 1U; /* Systematic Div by 2 */
 800b436:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b438:	085b      	lsrs	r3, r3, #1
 800b43a:	647b      	str	r3, [r7, #68]	@ 0x44
 800b43c:	e08e      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_HSE) /* SMPS Clock source is HSE Osc. */
 800b43e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b440:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b444:	d116      	bne.n	800b474 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
    {
      if (LL_RCC_HSE_IsReady() == 1U)
 800b446:	f7fe ffab 	bl	800a3a0 <LL_RCC_HSE_IsReady>
 800b44a:	4603      	mov	r3, r0
 800b44c:	2b01      	cmp	r3, #1
 800b44e:	f040 8085 	bne.w	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = HSE_VALUE / SmpsPrescalerTable[smps_prescaler_index][5];
 800b452:	4945      	ldr	r1, [pc, #276]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 800b454:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b456:	4613      	mov	r3, r2
 800b458:	005b      	lsls	r3, r3, #1
 800b45a:	4413      	add	r3, r2
 800b45c:	00db      	lsls	r3, r3, #3
 800b45e:	440b      	add	r3, r1
 800b460:	3314      	adds	r3, #20
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	4a42      	ldr	r2, [pc, #264]	@ (800b570 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>)
 800b466:	fbb2 f3f3 	udiv	r3, r2, r3
 800b46a:	647b      	str	r3, [r7, #68]	@ 0x44
        frequency = frequency >> 1U; /* Systematic Div by 2 */
 800b46c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b46e:	085b      	lsrs	r3, r3, #1
 800b470:	647b      	str	r3, [r7, #68]	@ 0x44
 800b472:	e073      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_MSI) /* SMPS Clock source is MSI Osc. */
 800b474:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b476:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b47a:	d16f      	bne.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    {
      switch (LL_RCC_MSI_GetRange())
 800b47c:	f7ff f81f 	bl	800a4be <LL_RCC_MSI_GetRange>
 800b480:	4603      	mov	r3, r0
 800b482:	2bb0      	cmp	r3, #176	@ 0xb0
 800b484:	d037      	beq.n	800b4f6 <HAL_RCCEx_GetPeriphCLKFreq+0x776>
 800b486:	2bb0      	cmp	r3, #176	@ 0xb0
 800b488:	d844      	bhi.n	800b514 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800b48a:	2ba0      	cmp	r3, #160	@ 0xa0
 800b48c:	d024      	beq.n	800b4d8 <HAL_RCCEx_GetPeriphCLKFreq+0x758>
 800b48e:	2ba0      	cmp	r3, #160	@ 0xa0
 800b490:	d840      	bhi.n	800b514 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800b492:	2b80      	cmp	r3, #128	@ 0x80
 800b494:	d002      	beq.n	800b49c <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
 800b496:	2b90      	cmp	r3, #144	@ 0x90
 800b498:	d00f      	beq.n	800b4ba <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
          break;
        case LL_RCC_MSIRANGE_11:
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_11) / SmpsPrescalerTable[smps_prescaler_index][1];
          break;
        default:
          break;
 800b49a:	e03b      	b.n	800b514 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_8) / SmpsPrescalerTable[smps_prescaler_index][4];
 800b49c:	4b35      	ldr	r3, [pc, #212]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>)
 800b49e:	6a19      	ldr	r1, [r3, #32]
 800b4a0:	4831      	ldr	r0, [pc, #196]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 800b4a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b4a4:	4613      	mov	r3, r2
 800b4a6:	005b      	lsls	r3, r3, #1
 800b4a8:	4413      	add	r3, r2
 800b4aa:	00db      	lsls	r3, r3, #3
 800b4ac:	4403      	add	r3, r0
 800b4ae:	3310      	adds	r3, #16
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	fbb1 f3f3 	udiv	r3, r1, r3
 800b4b6:	647b      	str	r3, [r7, #68]	@ 0x44
          break;
 800b4b8:	e02d      	b.n	800b516 <HAL_RCCEx_GetPeriphCLKFreq+0x796>
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_9) / SmpsPrescalerTable[smps_prescaler_index][3];
 800b4ba:	4b2e      	ldr	r3, [pc, #184]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>)
 800b4bc:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800b4be:	482a      	ldr	r0, [pc, #168]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 800b4c0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b4c2:	4613      	mov	r3, r2
 800b4c4:	005b      	lsls	r3, r3, #1
 800b4c6:	4413      	add	r3, r2
 800b4c8:	00db      	lsls	r3, r3, #3
 800b4ca:	4403      	add	r3, r0
 800b4cc:	330c      	adds	r3, #12
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	fbb1 f3f3 	udiv	r3, r1, r3
 800b4d4:	647b      	str	r3, [r7, #68]	@ 0x44
          break;
 800b4d6:	e01e      	b.n	800b516 <HAL_RCCEx_GetPeriphCLKFreq+0x796>
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_10) / SmpsPrescalerTable[smps_prescaler_index][2];
 800b4d8:	4b26      	ldr	r3, [pc, #152]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>)
 800b4da:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800b4dc:	4822      	ldr	r0, [pc, #136]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 800b4de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b4e0:	4613      	mov	r3, r2
 800b4e2:	005b      	lsls	r3, r3, #1
 800b4e4:	4413      	add	r3, r2
 800b4e6:	00db      	lsls	r3, r3, #3
 800b4e8:	4403      	add	r3, r0
 800b4ea:	3308      	adds	r3, #8
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	fbb1 f3f3 	udiv	r3, r1, r3
 800b4f2:	647b      	str	r3, [r7, #68]	@ 0x44
          break;
 800b4f4:	e00f      	b.n	800b516 <HAL_RCCEx_GetPeriphCLKFreq+0x796>
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_11) / SmpsPrescalerTable[smps_prescaler_index][1];
 800b4f6:	4b1f      	ldr	r3, [pc, #124]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>)
 800b4f8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800b4fa:	481b      	ldr	r0, [pc, #108]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 800b4fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b4fe:	4613      	mov	r3, r2
 800b500:	005b      	lsls	r3, r3, #1
 800b502:	4413      	add	r3, r2
 800b504:	00db      	lsls	r3, r3, #3
 800b506:	4403      	add	r3, r0
 800b508:	3304      	adds	r3, #4
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	fbb1 f3f3 	udiv	r3, r1, r3
 800b510:	647b      	str	r3, [r7, #68]	@ 0x44
          break;
 800b512:	e000      	b.n	800b516 <HAL_RCCEx_GetPeriphCLKFreq+0x796>
          break;
 800b514:	bf00      	nop
      }
      frequency = frequency >> 1U; /* Systematic Div by 2 */
 800b516:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b518:	085b      	lsrs	r3, r3, #1
 800b51a:	647b      	str	r3, [r7, #68]	@ 0x44
 800b51c:	e01e      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b51e:	bf00      	nop
 800b520:	e01c      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b522:	bf00      	nop
 800b524:	e01a      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b526:	bf00      	nop
 800b528:	e018      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b52a:	bf00      	nop
 800b52c:	e016      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b52e:	bf00      	nop
 800b530:	e014      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b532:	bf00      	nop
 800b534:	e012      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b536:	bf00      	nop
 800b538:	e010      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b53a:	bf00      	nop
 800b53c:	e00e      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b53e:	bf00      	nop
 800b540:	e00c      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b542:	bf00      	nop
 800b544:	e00a      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b546:	bf00      	nop
 800b548:	e008      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b54a:	bf00      	nop
 800b54c:	e006      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b54e:	bf00      	nop
 800b550:	e004      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b552:	bf00      	nop
 800b554:	e002      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b556:	bf00      	nop
 800b558:	e000      	b.n	800b55c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800b55a:	bf00      	nop
      /* Nothing to do as frequency already initialized to 0U */
    }
  }
#endif /* RCC_SMPS_SUPPORT */

  return (frequency);
 800b55c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800b55e:	4618      	mov	r0, r3
 800b560:	374c      	adds	r7, #76	@ 0x4c
 800b562:	46bd      	mov	sp, r7
 800b564:	bd90      	pop	{r4, r7, pc}
 800b566:	bf00      	nop
 800b568:	0801bed4 	.word	0x0801bed4
 800b56c:	00f42400 	.word	0x00f42400
 800b570:	01e84800 	.word	0x01e84800
 800b574:	0801be94 	.word	0x0801be94

0800b578 <HAL_RCCEx_GetRngCLKSource>:
  *
  *         (*) Value not defined in all devices.
  *
  */
uint32_t HAL_RCCEx_GetRngCLKSource(void)
{
 800b578:	b580      	push	{r7, lr}
 800b57a:	b082      	sub	sp, #8
 800b57c:	af00      	add	r7, sp, #0
  uint32_t rng_clock_source = LL_RCC_GetRNGClockSource(LL_RCC_RNG_CLKSOURCE);
 800b57e:	f04f 4040 	mov.w	r0, #3221225472	@ 0xc0000000
 800b582:	f7ff f955 	bl	800a830 <LL_RCC_GetRNGClockSource>
 800b586:	6078      	str	r0, [r7, #4]
  uint32_t clk48_clock_source;

  /* RNG clock source originates from 48 MHz RC oscillator */
  if (rng_clock_source == RCC_RNGCLKSOURCE_CLK48)
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d108      	bne.n	800b5a0 <HAL_RCCEx_GetRngCLKSource+0x28>
  {
    clk48_clock_source = LL_RCC_GetCLK48ClockSource(LL_RCC_CLK48_CLKSOURCE);
 800b58e:	f04f 6040 	mov.w	r0, #201326592	@ 0xc000000
 800b592:	f7ff f95d 	bl	800a850 <LL_RCC_GetCLK48ClockSource>
 800b596:	6038      	str	r0, [r7, #0]
    rng_clock_source = (CLK48_MASK | clk48_clock_source);
 800b598:	683b      	ldr	r3, [r7, #0]
 800b59a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b59e:	607b      	str	r3, [r7, #4]
  }

  return rng_clock_source;
 800b5a0:	687b      	ldr	r3, [r7, #4]
}
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	3708      	adds	r7, #8
 800b5a6:	46bd      	mov	sp, r7
 800b5a8:	bd80      	pop	{r7, pc}

0800b5aa <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800b5aa:	b580      	push	{r7, lr}
 800b5ac:	b084      	sub	sp, #16
 800b5ae:	af00      	add	r7, sp, #0
 800b5b0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800b5b6:	f7ff fa0e 	bl	800a9d6 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b5ba:	f7f8 faa1 	bl	8003b00 <HAL_GetTick>
 800b5be:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b5c0:	e009      	b.n	800b5d6 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b5c2:	f7f8 fa9d 	bl	8003b00 <HAL_GetTick>
 800b5c6:	4602      	mov	r2, r0
 800b5c8:	68bb      	ldr	r3, [r7, #8]
 800b5ca:	1ad3      	subs	r3, r2, r3
 800b5cc:	2b02      	cmp	r3, #2
 800b5ce:	d902      	bls.n	800b5d6 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800b5d0:	2303      	movs	r3, #3
 800b5d2:	73fb      	strb	r3, [r7, #15]
      break;
 800b5d4:	e004      	b.n	800b5e0 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b5d6:	f7ff fa0d 	bl	800a9f4 <LL_RCC_PLLSAI1_IsReady>
 800b5da:	4603      	mov	r3, r0
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d1f0      	bne.n	800b5c2 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800b5e0:	7bfb      	ldrb	r3, [r7, #15]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d137      	bne.n	800b656 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800b5e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b5ea:	691b      	ldr	r3, [r3, #16]
 800b5ec:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	021b      	lsls	r3, r3, #8
 800b5f6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b5fa:	4313      	orrs	r3, r2
 800b5fc:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800b5fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b602:	691b      	ldr	r3, [r3, #16]
 800b604:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	685b      	ldr	r3, [r3, #4]
 800b60c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b610:	4313      	orrs	r3, r2
 800b612:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800b614:	f7ff f9d0 	bl	800a9b8 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b618:	f7f8 fa72 	bl	8003b00 <HAL_GetTick>
 800b61c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b61e:	e009      	b.n	800b634 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b620:	f7f8 fa6e 	bl	8003b00 <HAL_GetTick>
 800b624:	4602      	mov	r2, r0
 800b626:	68bb      	ldr	r3, [r7, #8]
 800b628:	1ad3      	subs	r3, r2, r3
 800b62a:	2b02      	cmp	r3, #2
 800b62c:	d902      	bls.n	800b634 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800b62e:	2303      	movs	r3, #3
 800b630:	73fb      	strb	r3, [r7, #15]
        break;
 800b632:	e004      	b.n	800b63e <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b634:	f7ff f9de 	bl	800a9f4 <LL_RCC_PLLSAI1_IsReady>
 800b638:	4603      	mov	r3, r0
 800b63a:	2b01      	cmp	r3, #1
 800b63c:	d1f0      	bne.n	800b620 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800b63e:	7bfb      	ldrb	r3, [r7, #15]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d108      	bne.n	800b656 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800b644:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b648:	691a      	ldr	r2, [r3, #16]
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	691b      	ldr	r3, [r3, #16]
 800b64e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b652:	4313      	orrs	r3, r2
 800b654:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800b656:	7bfb      	ldrb	r3, [r7, #15]
}
 800b658:	4618      	mov	r0, r3
 800b65a:	3710      	adds	r7, #16
 800b65c:	46bd      	mov	sp, r7
 800b65e:	bd80      	pop	{r7, pc}

0800b660 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800b660:	b580      	push	{r7, lr}
 800b662:	b084      	sub	sp, #16
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b668:	2300      	movs	r3, #0
 800b66a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800b66c:	f7ff f9b3 	bl	800a9d6 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b670:	f7f8 fa46 	bl	8003b00 <HAL_GetTick>
 800b674:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b676:	e009      	b.n	800b68c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b678:	f7f8 fa42 	bl	8003b00 <HAL_GetTick>
 800b67c:	4602      	mov	r2, r0
 800b67e:	68bb      	ldr	r3, [r7, #8]
 800b680:	1ad3      	subs	r3, r2, r3
 800b682:	2b02      	cmp	r3, #2
 800b684:	d902      	bls.n	800b68c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800b686:	2303      	movs	r3, #3
 800b688:	73fb      	strb	r3, [r7, #15]
      break;
 800b68a:	e004      	b.n	800b696 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b68c:	f7ff f9b2 	bl	800a9f4 <LL_RCC_PLLSAI1_IsReady>
 800b690:	4603      	mov	r3, r0
 800b692:	2b00      	cmp	r3, #0
 800b694:	d1f0      	bne.n	800b678 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800b696:	7bfb      	ldrb	r3, [r7, #15]
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d137      	bne.n	800b70c <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800b69c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b6a0:	691b      	ldr	r3, [r3, #16]
 800b6a2:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	021b      	lsls	r3, r3, #8
 800b6ac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b6b0:	4313      	orrs	r3, r2
 800b6b2:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800b6b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b6b8:	691b      	ldr	r3, [r3, #16]
 800b6ba:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	689b      	ldr	r3, [r3, #8]
 800b6c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b6c6:	4313      	orrs	r3, r2
 800b6c8:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800b6ca:	f7ff f975 	bl	800a9b8 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b6ce:	f7f8 fa17 	bl	8003b00 <HAL_GetTick>
 800b6d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b6d4:	e009      	b.n	800b6ea <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b6d6:	f7f8 fa13 	bl	8003b00 <HAL_GetTick>
 800b6da:	4602      	mov	r2, r0
 800b6dc:	68bb      	ldr	r3, [r7, #8]
 800b6de:	1ad3      	subs	r3, r2, r3
 800b6e0:	2b02      	cmp	r3, #2
 800b6e2:	d902      	bls.n	800b6ea <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800b6e4:	2303      	movs	r3, #3
 800b6e6:	73fb      	strb	r3, [r7, #15]
        break;
 800b6e8:	e004      	b.n	800b6f4 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b6ea:	f7ff f983 	bl	800a9f4 <LL_RCC_PLLSAI1_IsReady>
 800b6ee:	4603      	mov	r3, r0
 800b6f0:	2b01      	cmp	r3, #1
 800b6f2:	d1f0      	bne.n	800b6d6 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800b6f4:	7bfb      	ldrb	r3, [r7, #15]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d108      	bne.n	800b70c <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800b6fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b6fe:	691a      	ldr	r2, [r3, #16]
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	691b      	ldr	r3, [r3, #16]
 800b704:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b708:	4313      	orrs	r3, r2
 800b70a:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800b70c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b70e:	4618      	mov	r0, r3
 800b710:	3710      	adds	r7, #16
 800b712:	46bd      	mov	sp, r7
 800b714:	bd80      	pop	{r7, pc}

0800b716 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800b716:	b580      	push	{r7, lr}
 800b718:	b084      	sub	sp, #16
 800b71a:	af00      	add	r7, sp, #0
 800b71c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b71e:	2300      	movs	r3, #0
 800b720:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800b722:	f7ff f958 	bl	800a9d6 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b726:	f7f8 f9eb 	bl	8003b00 <HAL_GetTick>
 800b72a:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b72c:	e009      	b.n	800b742 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b72e:	f7f8 f9e7 	bl	8003b00 <HAL_GetTick>
 800b732:	4602      	mov	r2, r0
 800b734:	68bb      	ldr	r3, [r7, #8]
 800b736:	1ad3      	subs	r3, r2, r3
 800b738:	2b02      	cmp	r3, #2
 800b73a:	d902      	bls.n	800b742 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800b73c:	2303      	movs	r3, #3
 800b73e:	73fb      	strb	r3, [r7, #15]
      break;
 800b740:	e004      	b.n	800b74c <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b742:	f7ff f957 	bl	800a9f4 <LL_RCC_PLLSAI1_IsReady>
 800b746:	4603      	mov	r3, r0
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d1f0      	bne.n	800b72e <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800b74c:	7bfb      	ldrb	r3, [r7, #15]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d137      	bne.n	800b7c2 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800b752:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b756:	691b      	ldr	r3, [r3, #16]
 800b758:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	021b      	lsls	r3, r3, #8
 800b762:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b766:	4313      	orrs	r3, r2
 800b768:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800b76a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b76e:	691b      	ldr	r3, [r3, #16]
 800b770:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	68db      	ldr	r3, [r3, #12]
 800b778:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b77c:	4313      	orrs	r3, r2
 800b77e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800b780:	f7ff f91a 	bl	800a9b8 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b784:	f7f8 f9bc 	bl	8003b00 <HAL_GetTick>
 800b788:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b78a:	e009      	b.n	800b7a0 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b78c:	f7f8 f9b8 	bl	8003b00 <HAL_GetTick>
 800b790:	4602      	mov	r2, r0
 800b792:	68bb      	ldr	r3, [r7, #8]
 800b794:	1ad3      	subs	r3, r2, r3
 800b796:	2b02      	cmp	r3, #2
 800b798:	d902      	bls.n	800b7a0 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800b79a:	2303      	movs	r3, #3
 800b79c:	73fb      	strb	r3, [r7, #15]
        break;
 800b79e:	e004      	b.n	800b7aa <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b7a0:	f7ff f928 	bl	800a9f4 <LL_RCC_PLLSAI1_IsReady>
 800b7a4:	4603      	mov	r3, r0
 800b7a6:	2b01      	cmp	r3, #1
 800b7a8:	d1f0      	bne.n	800b78c <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800b7aa:	7bfb      	ldrb	r3, [r7, #15]
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d108      	bne.n	800b7c2 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800b7b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b7b4:	691a      	ldr	r2, [r3, #16]
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	691b      	ldr	r3, [r3, #16]
 800b7ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b7be:	4313      	orrs	r3, r2
 800b7c0:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800b7c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7c4:	4618      	mov	r0, r3
 800b7c6:	3710      	adds	r7, #16
 800b7c8:	46bd      	mov	sp, r7
 800b7ca:	bd80      	pop	{r7, pc}

0800b7cc <RCC_PLL_GetFreqDomain_P>:
/**
  * @brief  Return PLL clock (PLLPCLK) frequency used for SAI domain
  * @retval PLLPCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_P(void)
{
 800b7cc:	b590      	push	{r4, r7, lr}
 800b7ce:	b083      	sub	sp, #12
 800b7d0:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI Value / PLLM) * PLLN
     SAI Domain clock = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800b7d2:	f7ff f952 	bl	800aa7a <LL_RCC_PLL_GetMainSource>
 800b7d6:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800b7d8:	683b      	ldr	r3, [r7, #0]
 800b7da:	2b03      	cmp	r3, #3
 800b7dc:	d017      	beq.n	800b80e <RCC_PLL_GetFreqDomain_P+0x42>
 800b7de:	683b      	ldr	r3, [r7, #0]
 800b7e0:	2b03      	cmp	r3, #3
 800b7e2:	d81f      	bhi.n	800b824 <RCC_PLL_GetFreqDomain_P+0x58>
 800b7e4:	683b      	ldr	r3, [r7, #0]
 800b7e6:	2b01      	cmp	r3, #1
 800b7e8:	d003      	beq.n	800b7f2 <RCC_PLL_GetFreqDomain_P+0x26>
 800b7ea:	683b      	ldr	r3, [r7, #0]
 800b7ec:	2b02      	cmp	r3, #2
 800b7ee:	d00b      	beq.n	800b808 <RCC_PLL_GetFreqDomain_P+0x3c>
 800b7f0:	e018      	b.n	800b824 <RCC_PLL_GetFreqDomain_P+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800b7f2:	f7fe fe64 	bl	800a4be <LL_RCC_MSI_GetRange>
 800b7f6:	4603      	mov	r3, r0
 800b7f8:	091b      	lsrs	r3, r3, #4
 800b7fa:	f003 030f 	and.w	r3, r3, #15
 800b7fe:	4a1b      	ldr	r2, [pc, #108]	@ (800b86c <RCC_PLL_GetFreqDomain_P+0xa0>)
 800b800:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b804:	607b      	str	r3, [r7, #4]
      break;
 800b806:	e018      	b.n	800b83a <RCC_PLL_GetFreqDomain_P+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800b808:	4b19      	ldr	r3, [pc, #100]	@ (800b870 <RCC_PLL_GetFreqDomain_P+0xa4>)
 800b80a:	607b      	str	r3, [r7, #4]
      break;
 800b80c:	e015      	b.n	800b83a <RCC_PLL_GetFreqDomain_P+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800b80e:	f7fe fdb5 	bl	800a37c <LL_RCC_HSE_IsEnabledDiv2>
 800b812:	4603      	mov	r3, r0
 800b814:	2b01      	cmp	r3, #1
 800b816:	d102      	bne.n	800b81e <RCC_PLL_GetFreqDomain_P+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 800b818:	4b15      	ldr	r3, [pc, #84]	@ (800b870 <RCC_PLL_GetFreqDomain_P+0xa4>)
 800b81a:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSE_VALUE;
      }
      break;
 800b81c:	e00d      	b.n	800b83a <RCC_PLL_GetFreqDomain_P+0x6e>
        pllinputfreq = HSE_VALUE;
 800b81e:	4b15      	ldr	r3, [pc, #84]	@ (800b874 <RCC_PLL_GetFreqDomain_P+0xa8>)
 800b820:	607b      	str	r3, [r7, #4]
      break;
 800b822:	e00a      	b.n	800b83a <RCC_PLL_GetFreqDomain_P+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800b824:	f7fe fe4b 	bl	800a4be <LL_RCC_MSI_GetRange>
 800b828:	4603      	mov	r3, r0
 800b82a:	091b      	lsrs	r3, r3, #4
 800b82c:	f003 030f 	and.w	r3, r3, #15
 800b830:	4a0e      	ldr	r2, [pc, #56]	@ (800b86c <RCC_PLL_GetFreqDomain_P+0xa0>)
 800b832:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b836:	607b      	str	r3, [r7, #4]
      break;
 800b838:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_ADC_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800b83a:	f7ff f88c 	bl	800a956 <LL_RCC_PLL_GetN>
 800b83e:	4602      	mov	r2, r0
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	fb03 f402 	mul.w	r4, r3, r2
 800b846:	f7ff f8ab 	bl	800a9a0 <LL_RCC_PLL_GetDivider>
 800b84a:	4603      	mov	r3, r0
 800b84c:	091b      	lsrs	r3, r3, #4
 800b84e:	3301      	adds	r3, #1
 800b850:	fbb4 f4f3 	udiv	r4, r4, r3
 800b854:	f7ff f88c 	bl	800a970 <LL_RCC_PLL_GetP>
 800b858:	4603      	mov	r3, r0
 800b85a:	0c5b      	lsrs	r3, r3, #17
 800b85c:	3301      	adds	r3, #1
 800b85e:	fbb4 f3f3 	udiv	r3, r4, r3
                                       LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
}
 800b862:	4618      	mov	r0, r3
 800b864:	370c      	adds	r7, #12
 800b866:	46bd      	mov	sp, r7
 800b868:	bd90      	pop	{r4, r7, pc}
 800b86a:	bf00      	nop
 800b86c:	0801be94 	.word	0x0801be94
 800b870:	00f42400 	.word	0x00f42400
 800b874:	01e84800 	.word	0x01e84800

0800b878 <RCC_PLL_GetFreqDomain_Q>:
/**
  * @brief  Return PLL clock (PLLQCLK) frequency used for 48 MHz domain
  * @retval PLLQCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_Q(void)
{
 800b878:	b590      	push	{r4, r7, lr}
 800b87a:	b083      	sub	sp, #12
 800b87c:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLN
     48M Domain clock = PLL_VCO / PLLQ
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800b87e:	f7ff f8fc 	bl	800aa7a <LL_RCC_PLL_GetMainSource>
 800b882:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800b884:	683b      	ldr	r3, [r7, #0]
 800b886:	2b03      	cmp	r3, #3
 800b888:	d017      	beq.n	800b8ba <RCC_PLL_GetFreqDomain_Q+0x42>
 800b88a:	683b      	ldr	r3, [r7, #0]
 800b88c:	2b03      	cmp	r3, #3
 800b88e:	d81f      	bhi.n	800b8d0 <RCC_PLL_GetFreqDomain_Q+0x58>
 800b890:	683b      	ldr	r3, [r7, #0]
 800b892:	2b01      	cmp	r3, #1
 800b894:	d003      	beq.n	800b89e <RCC_PLL_GetFreqDomain_Q+0x26>
 800b896:	683b      	ldr	r3, [r7, #0]
 800b898:	2b02      	cmp	r3, #2
 800b89a:	d00b      	beq.n	800b8b4 <RCC_PLL_GetFreqDomain_Q+0x3c>
 800b89c:	e018      	b.n	800b8d0 <RCC_PLL_GetFreqDomain_Q+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800b89e:	f7fe fe0e 	bl	800a4be <LL_RCC_MSI_GetRange>
 800b8a2:	4603      	mov	r3, r0
 800b8a4:	091b      	lsrs	r3, r3, #4
 800b8a6:	f003 030f 	and.w	r3, r3, #15
 800b8aa:	4a1b      	ldr	r2, [pc, #108]	@ (800b918 <RCC_PLL_GetFreqDomain_Q+0xa0>)
 800b8ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b8b0:	607b      	str	r3, [r7, #4]
      break;
 800b8b2:	e018      	b.n	800b8e6 <RCC_PLL_GetFreqDomain_Q+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800b8b4:	4b19      	ldr	r3, [pc, #100]	@ (800b91c <RCC_PLL_GetFreqDomain_Q+0xa4>)
 800b8b6:	607b      	str	r3, [r7, #4]
      break;
 800b8b8:	e015      	b.n	800b8e6 <RCC_PLL_GetFreqDomain_Q+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800b8ba:	f7fe fd5f 	bl	800a37c <LL_RCC_HSE_IsEnabledDiv2>
 800b8be:	4603      	mov	r3, r0
 800b8c0:	2b01      	cmp	r3, #1
 800b8c2:	d102      	bne.n	800b8ca <RCC_PLL_GetFreqDomain_Q+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 800b8c4:	4b15      	ldr	r3, [pc, #84]	@ (800b91c <RCC_PLL_GetFreqDomain_Q+0xa4>)
 800b8c6:	607b      	str	r3, [r7, #4]
      else
      {
        pllinputfreq = HSE_VALUE;
      }

      break;
 800b8c8:	e00d      	b.n	800b8e6 <RCC_PLL_GetFreqDomain_Q+0x6e>
        pllinputfreq = HSE_VALUE;
 800b8ca:	4b15      	ldr	r3, [pc, #84]	@ (800b920 <RCC_PLL_GetFreqDomain_Q+0xa8>)
 800b8cc:	607b      	str	r3, [r7, #4]
      break;
 800b8ce:	e00a      	b.n	800b8e6 <RCC_PLL_GetFreqDomain_Q+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800b8d0:	f7fe fdf5 	bl	800a4be <LL_RCC_MSI_GetRange>
 800b8d4:	4603      	mov	r3, r0
 800b8d6:	091b      	lsrs	r3, r3, #4
 800b8d8:	f003 030f 	and.w	r3, r3, #15
 800b8dc:	4a0e      	ldr	r2, [pc, #56]	@ (800b918 <RCC_PLL_GetFreqDomain_Q+0xa0>)
 800b8de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b8e2:	607b      	str	r3, [r7, #4]
      break;
 800b8e4:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_48M_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800b8e6:	f7ff f836 	bl	800a956 <LL_RCC_PLL_GetN>
 800b8ea:	4602      	mov	r2, r0
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	fb03 f402 	mul.w	r4, r3, r2
 800b8f2:	f7ff f855 	bl	800a9a0 <LL_RCC_PLL_GetDivider>
 800b8f6:	4603      	mov	r3, r0
 800b8f8:	091b      	lsrs	r3, r3, #4
 800b8fa:	3301      	adds	r3, #1
 800b8fc:	fbb4 f4f3 	udiv	r4, r4, r3
 800b900:	f7ff f842 	bl	800a988 <LL_RCC_PLL_GetQ>
 800b904:	4603      	mov	r3, r0
 800b906:	0e5b      	lsrs	r3, r3, #25
 800b908:	3301      	adds	r3, #1
 800b90a:	fbb4 f3f3 	udiv	r3, r4, r3
                                       LL_RCC_PLL_GetN(), LL_RCC_PLL_GetQ());
}
 800b90e:	4618      	mov	r0, r3
 800b910:	370c      	adds	r7, #12
 800b912:	46bd      	mov	sp, r7
 800b914:	bd90      	pop	{r4, r7, pc}
 800b916:	bf00      	nop
 800b918:	0801be94 	.word	0x0801be94
 800b91c:	00f42400 	.word	0x00f42400
 800b920:	01e84800 	.word	0x01e84800

0800b924 <RCC_PLLSAI1_GetFreqDomain_R>:
/**
  * @brief  Return PLLSAI1 clock (PLLSAI1RCLK) frequency used for ADC domain
  * @retval PLLSAI1RCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLLSAI1_GetFreqDomain_R(void)
{
 800b924:	b590      	push	{r4, r7, lr}
 800b926:	b083      	sub	sp, #12
 800b928:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq;
  uint32_t pllsource;

  /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */
  /* 48M Domain clock  = PLLSAI1_VCO / PLLSAI1R */
  pllsource = LL_RCC_PLL_GetMainSource();
 800b92a:	f7ff f8a6 	bl	800aa7a <LL_RCC_PLL_GetMainSource>
 800b92e:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800b930:	683b      	ldr	r3, [r7, #0]
 800b932:	2b03      	cmp	r3, #3
 800b934:	d017      	beq.n	800b966 <RCC_PLLSAI1_GetFreqDomain_R+0x42>
 800b936:	683b      	ldr	r3, [r7, #0]
 800b938:	2b03      	cmp	r3, #3
 800b93a:	d81f      	bhi.n	800b97c <RCC_PLLSAI1_GetFreqDomain_R+0x58>
 800b93c:	683b      	ldr	r3, [r7, #0]
 800b93e:	2b01      	cmp	r3, #1
 800b940:	d003      	beq.n	800b94a <RCC_PLLSAI1_GetFreqDomain_R+0x26>
 800b942:	683b      	ldr	r3, [r7, #0]
 800b944:	2b02      	cmp	r3, #2
 800b946:	d00b      	beq.n	800b960 <RCC_PLLSAI1_GetFreqDomain_R+0x3c>
 800b948:	e018      	b.n	800b97c <RCC_PLLSAI1_GetFreqDomain_R+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLLSAI1 clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800b94a:	f7fe fdb8 	bl	800a4be <LL_RCC_MSI_GetRange>
 800b94e:	4603      	mov	r3, r0
 800b950:	091b      	lsrs	r3, r3, #4
 800b952:	f003 030f 	and.w	r3, r3, #15
 800b956:	4a1b      	ldr	r2, [pc, #108]	@ (800b9c4 <RCC_PLLSAI1_GetFreqDomain_R+0xa0>)
 800b958:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b95c:	607b      	str	r3, [r7, #4]
      break;
 800b95e:	e018      	b.n	800b992 <RCC_PLLSAI1_GetFreqDomain_R+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLLSAI1 clock source */
      pllinputfreq = HSI_VALUE;
 800b960:	4b19      	ldr	r3, [pc, #100]	@ (800b9c8 <RCC_PLLSAI1_GetFreqDomain_R+0xa4>)
 800b962:	607b      	str	r3, [r7, #4]
      break;
 800b964:	e015      	b.n	800b992 <RCC_PLLSAI1_GetFreqDomain_R+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLLSAI1 clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800b966:	f7fe fd09 	bl	800a37c <LL_RCC_HSE_IsEnabledDiv2>
 800b96a:	4603      	mov	r3, r0
 800b96c:	2b01      	cmp	r3, #1
 800b96e:	d102      	bne.n	800b976 <RCC_PLLSAI1_GetFreqDomain_R+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 800b970:	4b15      	ldr	r3, [pc, #84]	@ (800b9c8 <RCC_PLLSAI1_GetFreqDomain_R+0xa4>)
 800b972:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSE_VALUE;
      }
      break;
 800b974:	e00d      	b.n	800b992 <RCC_PLLSAI1_GetFreqDomain_R+0x6e>
        pllinputfreq = HSE_VALUE;
 800b976:	4b15      	ldr	r3, [pc, #84]	@ (800b9cc <RCC_PLLSAI1_GetFreqDomain_R+0xa8>)
 800b978:	607b      	str	r3, [r7, #4]
      break;
 800b97a:	e00a      	b.n	800b992 <RCC_PLLSAI1_GetFreqDomain_R+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800b97c:	f7fe fd9f 	bl	800a4be <LL_RCC_MSI_GetRange>
 800b980:	4603      	mov	r3, r0
 800b982:	091b      	lsrs	r3, r3, #4
 800b984:	f003 030f 	and.w	r3, r3, #15
 800b988:	4a0e      	ldr	r2, [pc, #56]	@ (800b9c4 <RCC_PLLSAI1_GetFreqDomain_R+0xa0>)
 800b98a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b98e:	607b      	str	r3, [r7, #4]
      break;
 800b990:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLSAI1_ADC_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800b992:	f7ff f841 	bl	800aa18 <LL_RCC_PLLSAI1_GetN>
 800b996:	4602      	mov	r2, r0
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	fb03 f402 	mul.w	r4, r3, r2
 800b99e:	f7fe ffff 	bl	800a9a0 <LL_RCC_PLL_GetDivider>
 800b9a2:	4603      	mov	r3, r0
 800b9a4:	091b      	lsrs	r3, r3, #4
 800b9a6:	3301      	adds	r3, #1
 800b9a8:	fbb4 f4f3 	udiv	r4, r4, r3
 800b9ac:	f7ff f859 	bl	800aa62 <LL_RCC_PLLSAI1_GetR>
 800b9b0:	4603      	mov	r3, r0
 800b9b2:	0f5b      	lsrs	r3, r3, #29
 800b9b4:	3301      	adds	r3, #1
 800b9b6:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetR());
}
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	370c      	adds	r7, #12
 800b9be:	46bd      	mov	sp, r7
 800b9c0:	bd90      	pop	{r4, r7, pc}
 800b9c2:	bf00      	nop
 800b9c4:	0801be94 	.word	0x0801be94
 800b9c8:	00f42400 	.word	0x00f42400
 800b9cc:	01e84800 	.word	0x01e84800

0800b9d0 <RCC_PLLSAI1_GetFreqDomain_P>:
/**
  * @brief  Return PLLSAI1 clock (PLLSAI1PCLK) frequency used for SAI domain
  * @retval PLLSAI1PCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLLSAI1_GetFreqDomain_P(void)
{
 800b9d0:	b590      	push	{r4, r7, lr}
 800b9d2:	b083      	sub	sp, #12
 800b9d4:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq;
  uint32_t pllsource;

  /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */
  /* SAI Domain clock  = PLLSAI1_VCO / PLLSAI1P */
  pllsource = LL_RCC_PLL_GetMainSource();
 800b9d6:	f7ff f850 	bl	800aa7a <LL_RCC_PLL_GetMainSource>
 800b9da:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800b9dc:	683b      	ldr	r3, [r7, #0]
 800b9de:	2b03      	cmp	r3, #3
 800b9e0:	d017      	beq.n	800ba12 <RCC_PLLSAI1_GetFreqDomain_P+0x42>
 800b9e2:	683b      	ldr	r3, [r7, #0]
 800b9e4:	2b03      	cmp	r3, #3
 800b9e6:	d81f      	bhi.n	800ba28 <RCC_PLLSAI1_GetFreqDomain_P+0x58>
 800b9e8:	683b      	ldr	r3, [r7, #0]
 800b9ea:	2b01      	cmp	r3, #1
 800b9ec:	d003      	beq.n	800b9f6 <RCC_PLLSAI1_GetFreqDomain_P+0x26>
 800b9ee:	683b      	ldr	r3, [r7, #0]
 800b9f0:	2b02      	cmp	r3, #2
 800b9f2:	d00b      	beq.n	800ba0c <RCC_PLLSAI1_GetFreqDomain_P+0x3c>
 800b9f4:	e018      	b.n	800ba28 <RCC_PLLSAI1_GetFreqDomain_P+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLLSAI1 clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800b9f6:	f7fe fd62 	bl	800a4be <LL_RCC_MSI_GetRange>
 800b9fa:	4603      	mov	r3, r0
 800b9fc:	091b      	lsrs	r3, r3, #4
 800b9fe:	f003 030f 	and.w	r3, r3, #15
 800ba02:	4a1b      	ldr	r2, [pc, #108]	@ (800ba70 <RCC_PLLSAI1_GetFreqDomain_P+0xa0>)
 800ba04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ba08:	607b      	str	r3, [r7, #4]
      break;
 800ba0a:	e018      	b.n	800ba3e <RCC_PLLSAI1_GetFreqDomain_P+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLLSAI1 clock source */
      pllinputfreq = HSI_VALUE;
 800ba0c:	4b19      	ldr	r3, [pc, #100]	@ (800ba74 <RCC_PLLSAI1_GetFreqDomain_P+0xa4>)
 800ba0e:	607b      	str	r3, [r7, #4]
      break;
 800ba10:	e015      	b.n	800ba3e <RCC_PLLSAI1_GetFreqDomain_P+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLLSAI1 clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800ba12:	f7fe fcb3 	bl	800a37c <LL_RCC_HSE_IsEnabledDiv2>
 800ba16:	4603      	mov	r3, r0
 800ba18:	2b01      	cmp	r3, #1
 800ba1a:	d102      	bne.n	800ba22 <RCC_PLLSAI1_GetFreqDomain_P+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 800ba1c:	4b15      	ldr	r3, [pc, #84]	@ (800ba74 <RCC_PLLSAI1_GetFreqDomain_P+0xa4>)
 800ba1e:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSE_VALUE;
      }
      break;
 800ba20:	e00d      	b.n	800ba3e <RCC_PLLSAI1_GetFreqDomain_P+0x6e>
        pllinputfreq = HSE_VALUE;
 800ba22:	4b15      	ldr	r3, [pc, #84]	@ (800ba78 <RCC_PLLSAI1_GetFreqDomain_P+0xa8>)
 800ba24:	607b      	str	r3, [r7, #4]
      break;
 800ba26:	e00a      	b.n	800ba3e <RCC_PLLSAI1_GetFreqDomain_P+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800ba28:	f7fe fd49 	bl	800a4be <LL_RCC_MSI_GetRange>
 800ba2c:	4603      	mov	r3, r0
 800ba2e:	091b      	lsrs	r3, r3, #4
 800ba30:	f003 030f 	and.w	r3, r3, #15
 800ba34:	4a0e      	ldr	r2, [pc, #56]	@ (800ba70 <RCC_PLLSAI1_GetFreqDomain_P+0xa0>)
 800ba36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ba3a:	607b      	str	r3, [r7, #4]
      break;
 800ba3c:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLSAI1_SAI_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800ba3e:	f7fe ffeb 	bl	800aa18 <LL_RCC_PLLSAI1_GetN>
 800ba42:	4602      	mov	r2, r0
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	fb03 f402 	mul.w	r4, r3, r2
 800ba4a:	f7fe ffa9 	bl	800a9a0 <LL_RCC_PLL_GetDivider>
 800ba4e:	4603      	mov	r3, r0
 800ba50:	091b      	lsrs	r3, r3, #4
 800ba52:	3301      	adds	r3, #1
 800ba54:	fbb4 f4f3 	udiv	r4, r4, r3
 800ba58:	f7fe ffeb 	bl	800aa32 <LL_RCC_PLLSAI1_GetP>
 800ba5c:	4603      	mov	r3, r0
 800ba5e:	0c5b      	lsrs	r3, r3, #17
 800ba60:	3301      	adds	r3, #1
 800ba62:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetP());
}
 800ba66:	4618      	mov	r0, r3
 800ba68:	370c      	adds	r7, #12
 800ba6a:	46bd      	mov	sp, r7
 800ba6c:	bd90      	pop	{r4, r7, pc}
 800ba6e:	bf00      	nop
 800ba70:	0801be94 	.word	0x0801be94
 800ba74:	00f42400 	.word	0x00f42400
 800ba78:	01e84800 	.word	0x01e84800

0800ba7c <RCC_PLLSAI1_GetFreqDomain_Q>:
/**
  * @brief  Return PLLSAI1 clock (PLLSAI1QCLK) frequency used for 48Mhz domain
  * @retval PLLSAI1QCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLLSAI1_GetFreqDomain_Q(void)
{
 800ba7c:	b590      	push	{r4, r7, lr}
 800ba7e:	b083      	sub	sp, #12
 800ba80:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq;
  uint32_t pllsource;

  /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */
  /* 48M Domain clock  = PLLSAI1_VCO / PLLSAI1Q */
  pllsource = LL_RCC_PLL_GetMainSource();
 800ba82:	f7fe fffa 	bl	800aa7a <LL_RCC_PLL_GetMainSource>
 800ba86:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800ba88:	683b      	ldr	r3, [r7, #0]
 800ba8a:	2b03      	cmp	r3, #3
 800ba8c:	d017      	beq.n	800babe <RCC_PLLSAI1_GetFreqDomain_Q+0x42>
 800ba8e:	683b      	ldr	r3, [r7, #0]
 800ba90:	2b03      	cmp	r3, #3
 800ba92:	d81f      	bhi.n	800bad4 <RCC_PLLSAI1_GetFreqDomain_Q+0x58>
 800ba94:	683b      	ldr	r3, [r7, #0]
 800ba96:	2b01      	cmp	r3, #1
 800ba98:	d003      	beq.n	800baa2 <RCC_PLLSAI1_GetFreqDomain_Q+0x26>
 800ba9a:	683b      	ldr	r3, [r7, #0]
 800ba9c:	2b02      	cmp	r3, #2
 800ba9e:	d00b      	beq.n	800bab8 <RCC_PLLSAI1_GetFreqDomain_Q+0x3c>
 800baa0:	e018      	b.n	800bad4 <RCC_PLLSAI1_GetFreqDomain_Q+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLLSAI1 clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800baa2:	f7fe fd0c 	bl	800a4be <LL_RCC_MSI_GetRange>
 800baa6:	4603      	mov	r3, r0
 800baa8:	091b      	lsrs	r3, r3, #4
 800baaa:	f003 030f 	and.w	r3, r3, #15
 800baae:	4a1b      	ldr	r2, [pc, #108]	@ (800bb1c <RCC_PLLSAI1_GetFreqDomain_Q+0xa0>)
 800bab0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bab4:	607b      	str	r3, [r7, #4]
      break;
 800bab6:	e018      	b.n	800baea <RCC_PLLSAI1_GetFreqDomain_Q+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLLSAI1 clock source */
      pllinputfreq = HSI_VALUE;
 800bab8:	4b19      	ldr	r3, [pc, #100]	@ (800bb20 <RCC_PLLSAI1_GetFreqDomain_Q+0xa4>)
 800baba:	607b      	str	r3, [r7, #4]
      break;
 800babc:	e015      	b.n	800baea <RCC_PLLSAI1_GetFreqDomain_Q+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLLSAI1 clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800babe:	f7fe fc5d 	bl	800a37c <LL_RCC_HSE_IsEnabledDiv2>
 800bac2:	4603      	mov	r3, r0
 800bac4:	2b01      	cmp	r3, #1
 800bac6:	d102      	bne.n	800bace <RCC_PLLSAI1_GetFreqDomain_Q+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 800bac8:	4b15      	ldr	r3, [pc, #84]	@ (800bb20 <RCC_PLLSAI1_GetFreqDomain_Q+0xa4>)
 800baca:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSE_VALUE;
      }
      break;
 800bacc:	e00d      	b.n	800baea <RCC_PLLSAI1_GetFreqDomain_Q+0x6e>
        pllinputfreq = HSE_VALUE;
 800bace:	4b15      	ldr	r3, [pc, #84]	@ (800bb24 <RCC_PLLSAI1_GetFreqDomain_Q+0xa8>)
 800bad0:	607b      	str	r3, [r7, #4]
      break;
 800bad2:	e00a      	b.n	800baea <RCC_PLLSAI1_GetFreqDomain_Q+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800bad4:	f7fe fcf3 	bl	800a4be <LL_RCC_MSI_GetRange>
 800bad8:	4603      	mov	r3, r0
 800bada:	091b      	lsrs	r3, r3, #4
 800badc:	f003 030f 	and.w	r3, r3, #15
 800bae0:	4a0e      	ldr	r2, [pc, #56]	@ (800bb1c <RCC_PLLSAI1_GetFreqDomain_Q+0xa0>)
 800bae2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bae6:	607b      	str	r3, [r7, #4]
      break;
 800bae8:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLSAI1_48M_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800baea:	f7fe ff95 	bl	800aa18 <LL_RCC_PLLSAI1_GetN>
 800baee:	4602      	mov	r2, r0
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	fb03 f402 	mul.w	r4, r3, r2
 800baf6:	f7fe ff53 	bl	800a9a0 <LL_RCC_PLL_GetDivider>
 800bafa:	4603      	mov	r3, r0
 800bafc:	091b      	lsrs	r3, r3, #4
 800bafe:	3301      	adds	r3, #1
 800bb00:	fbb4 f4f3 	udiv	r4, r4, r3
 800bb04:	f7fe ffa1 	bl	800aa4a <LL_RCC_PLLSAI1_GetQ>
 800bb08:	4603      	mov	r3, r0
 800bb0a:	0e5b      	lsrs	r3, r3, #25
 800bb0c:	3301      	adds	r3, #1
 800bb0e:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetQ());
}
 800bb12:	4618      	mov	r0, r3
 800bb14:	370c      	adds	r7, #12
 800bb16:	46bd      	mov	sp, r7
 800bb18:	bd90      	pop	{r4, r7, pc}
 800bb1a:	bf00      	nop
 800bb1c:	0801be94 	.word	0x0801be94
 800bb20:	00f42400 	.word	0x00f42400
 800bb24:	01e84800 	.word	0x01e84800

0800bb28 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800bb28:	b580      	push	{r7, lr}
 800bb2a:	b084      	sub	sp, #16
 800bb2c:	af00      	add	r7, sp, #0
 800bb2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d101      	bne.n	800bb3a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800bb36:	2301      	movs	r3, #1
 800bb38:	e07a      	b.n	800bc30 <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800bb40:	b2db      	uxtb	r3, r3
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d106      	bne.n	800bb54 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	2200      	movs	r2, #0
 800bb4a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800bb4e:	6878      	ldr	r0, [r7, #4]
 800bb50:	f7f7 f804 	bl	8002b5c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	2202      	movs	r2, #2
 800bb58:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	68db      	ldr	r3, [r3, #12]
 800bb62:	f003 0310 	and.w	r3, r3, #16
 800bb66:	2b10      	cmp	r3, #16
 800bb68:	d058      	beq.n	800bc1c <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	22ca      	movs	r2, #202	@ 0xca
 800bb70:	625a      	str	r2, [r3, #36]	@ 0x24
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	2253      	movs	r2, #83	@ 0x53
 800bb78:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800bb7a:	6878      	ldr	r0, [r7, #4]
 800bb7c:	f000 fa58 	bl	800c030 <RTC_EnterInitMode>
 800bb80:	4603      	mov	r3, r0
 800bb82:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800bb84:	7bfb      	ldrb	r3, [r7, #15]
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d12c      	bne.n	800bbe4 <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	689b      	ldr	r3, [r3, #8]
 800bb90:	687a      	ldr	r2, [r7, #4]
 800bb92:	6812      	ldr	r2, [r2, #0]
 800bb94:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800bb98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bb9c:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	6899      	ldr	r1, [r3, #8]
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	685a      	ldr	r2, [r3, #4]
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	691b      	ldr	r3, [r3, #16]
 800bbac:	431a      	orrs	r2, r3
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	699b      	ldr	r3, [r3, #24]
 800bbb2:	431a      	orrs	r2, r3
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	430a      	orrs	r2, r1
 800bbba:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	687a      	ldr	r2, [r7, #4]
 800bbc2:	68d2      	ldr	r2, [r2, #12]
 800bbc4:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	6919      	ldr	r1, [r3, #16]
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	689b      	ldr	r3, [r3, #8]
 800bbd0:	041a      	lsls	r2, r3, #16
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	430a      	orrs	r2, r1
 800bbd8:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800bbda:	6878      	ldr	r0, [r7, #4]
 800bbdc:	f000 fa60 	bl	800c0a0 <RTC_ExitInitMode>
 800bbe0:	4603      	mov	r3, r0
 800bbe2:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800bbe4:	7bfb      	ldrb	r3, [r7, #15]
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d113      	bne.n	800bc12 <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	681b      	ldr	r3, [r3, #0]
 800bbee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	f022 0203 	bic.w	r2, r2, #3
 800bbf8:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	69da      	ldr	r2, [r3, #28]
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	695b      	ldr	r3, [r3, #20]
 800bc08:	431a      	orrs	r2, r3
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	430a      	orrs	r2, r1
 800bc10:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	22ff      	movs	r2, #255	@ 0xff
 800bc18:	625a      	str	r2, [r3, #36]	@ 0x24
 800bc1a:	e001      	b.n	800bc20 <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800bc20:	7bfb      	ldrb	r3, [r7, #15]
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d103      	bne.n	800bc2e <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	2201      	movs	r2, #1
 800bc2a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 800bc2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc30:	4618      	mov	r0, r3
 800bc32:	3710      	adds	r7, #16
 800bc34:	46bd      	mov	sp, r7
 800bc36:	bd80      	pop	{r7, pc}

0800bc38 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800bc38:	b590      	push	{r4, r7, lr}
 800bc3a:	b087      	sub	sp, #28
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	60f8      	str	r0, [r7, #12]
 800bc40:	60b9      	str	r1, [r7, #8]
 800bc42:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800bc44:	2300      	movs	r3, #0
 800bc46:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800bc4e:	2b01      	cmp	r3, #1
 800bc50:	d101      	bne.n	800bc56 <HAL_RTC_SetTime+0x1e>
 800bc52:	2302      	movs	r3, #2
 800bc54:	e08b      	b.n	800bd6e <HAL_RTC_SetTime+0x136>
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	2201      	movs	r2, #1
 800bc5a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	2202      	movs	r2, #2
 800bc62:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d126      	bne.n	800bcba <HAL_RTC_SetTime+0x82>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	689b      	ldr	r3, [r3, #8]
 800bc72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d102      	bne.n	800bc80 <HAL_RTC_SetTime+0x48>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800bc7a:	68bb      	ldr	r3, [r7, #8]
 800bc7c:	2200      	movs	r2, #0
 800bc7e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800bc80:	68bb      	ldr	r3, [r7, #8]
 800bc82:	781b      	ldrb	r3, [r3, #0]
 800bc84:	4618      	mov	r0, r3
 800bc86:	f000 fa31 	bl	800c0ec <RTC_ByteToBcd2>
 800bc8a:	4603      	mov	r3, r0
 800bc8c:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800bc8e:	68bb      	ldr	r3, [r7, #8]
 800bc90:	785b      	ldrb	r3, [r3, #1]
 800bc92:	4618      	mov	r0, r3
 800bc94:	f000 fa2a 	bl	800c0ec <RTC_ByteToBcd2>
 800bc98:	4603      	mov	r3, r0
 800bc9a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800bc9c:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800bc9e:	68bb      	ldr	r3, [r7, #8]
 800bca0:	789b      	ldrb	r3, [r3, #2]
 800bca2:	4618      	mov	r0, r3
 800bca4:	f000 fa22 	bl	800c0ec <RTC_ByteToBcd2>
 800bca8:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800bcaa:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800bcae:	68bb      	ldr	r3, [r7, #8]
 800bcb0:	78db      	ldrb	r3, [r3, #3]
 800bcb2:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800bcb4:	4313      	orrs	r3, r2
 800bcb6:	617b      	str	r3, [r7, #20]
 800bcb8:	e018      	b.n	800bcec <HAL_RTC_SetTime+0xb4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	689b      	ldr	r3, [r3, #8]
 800bcc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d102      	bne.n	800bcce <HAL_RTC_SetTime+0x96>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800bcc8:	68bb      	ldr	r3, [r7, #8]
 800bcca:	2200      	movs	r2, #0
 800bccc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800bcce:	68bb      	ldr	r3, [r7, #8]
 800bcd0:	781b      	ldrb	r3, [r3, #0]
 800bcd2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800bcd4:	68bb      	ldr	r3, [r7, #8]
 800bcd6:	785b      	ldrb	r3, [r3, #1]
 800bcd8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800bcda:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800bcdc:	68ba      	ldr	r2, [r7, #8]
 800bcde:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800bce0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800bce2:	68bb      	ldr	r3, [r7, #8]
 800bce4:	78db      	ldrb	r3, [r3, #3]
 800bce6:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800bce8:	4313      	orrs	r3, r2
 800bcea:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	22ca      	movs	r2, #202	@ 0xca
 800bcf2:	625a      	str	r2, [r3, #36]	@ 0x24
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	2253      	movs	r2, #83	@ 0x53
 800bcfa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800bcfc:	68f8      	ldr	r0, [r7, #12]
 800bcfe:	f000 f997 	bl	800c030 <RTC_EnterInitMode>
 800bd02:	4603      	mov	r3, r0
 800bd04:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800bd06:	7cfb      	ldrb	r3, [r7, #19]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d120      	bne.n	800bd4e <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	681a      	ldr	r2, [r3, #0]
 800bd10:	697b      	ldr	r3, [r7, #20]
 800bd12:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800bd16:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800bd1a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	689a      	ldr	r2, [r3, #8]
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800bd2a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	6899      	ldr	r1, [r3, #8]
 800bd32:	68bb      	ldr	r3, [r7, #8]
 800bd34:	68da      	ldr	r2, [r3, #12]
 800bd36:	68bb      	ldr	r3, [r7, #8]
 800bd38:	691b      	ldr	r3, [r3, #16]
 800bd3a:	431a      	orrs	r2, r3
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	430a      	orrs	r2, r1
 800bd42:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800bd44:	68f8      	ldr	r0, [r7, #12]
 800bd46:	f000 f9ab 	bl	800c0a0 <RTC_ExitInitMode>
 800bd4a:	4603      	mov	r3, r0
 800bd4c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800bd4e:	7cfb      	ldrb	r3, [r7, #19]
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d103      	bne.n	800bd5c <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	2201      	movs	r2, #1
 800bd58:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	22ff      	movs	r2, #255	@ 0xff
 800bd62:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	2200      	movs	r2, #0
 800bd68:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800bd6c:	7cfb      	ldrb	r3, [r7, #19]
}
 800bd6e:	4618      	mov	r0, r3
 800bd70:	371c      	adds	r7, #28
 800bd72:	46bd      	mov	sp, r7
 800bd74:	bd90      	pop	{r4, r7, pc}

0800bd76 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800bd76:	b580      	push	{r7, lr}
 800bd78:	b086      	sub	sp, #24
 800bd7a:	af00      	add	r7, sp, #0
 800bd7c:	60f8      	str	r0, [r7, #12]
 800bd7e:	60b9      	str	r1, [r7, #8]
 800bd80:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800bd82:	2300      	movs	r3, #0
 800bd84:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bd8c:	68bb      	ldr	r3, [r7, #8]
 800bd8e:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	691b      	ldr	r3, [r3, #16]
 800bd96:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800bd9a:	68bb      	ldr	r3, [r7, #8]
 800bd9c:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800bda8:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800bdac:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800bdae:	697b      	ldr	r3, [r7, #20]
 800bdb0:	0c1b      	lsrs	r3, r3, #16
 800bdb2:	b2db      	uxtb	r3, r3
 800bdb4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bdb8:	b2da      	uxtb	r2, r3
 800bdba:	68bb      	ldr	r3, [r7, #8]
 800bdbc:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800bdbe:	697b      	ldr	r3, [r7, #20]
 800bdc0:	0a1b      	lsrs	r3, r3, #8
 800bdc2:	b2db      	uxtb	r3, r3
 800bdc4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bdc8:	b2da      	uxtb	r2, r3
 800bdca:	68bb      	ldr	r3, [r7, #8]
 800bdcc:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800bdce:	697b      	ldr	r3, [r7, #20]
 800bdd0:	b2db      	uxtb	r3, r3
 800bdd2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bdd6:	b2da      	uxtb	r2, r3
 800bdd8:	68bb      	ldr	r3, [r7, #8]
 800bdda:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800bddc:	697b      	ldr	r3, [r7, #20]
 800bdde:	0d9b      	lsrs	r3, r3, #22
 800bde0:	b2db      	uxtb	r3, r3
 800bde2:	f003 0301 	and.w	r3, r3, #1
 800bde6:	b2da      	uxtb	r2, r3
 800bde8:	68bb      	ldr	r3, [r7, #8]
 800bdea:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d11a      	bne.n	800be28 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800bdf2:	68bb      	ldr	r3, [r7, #8]
 800bdf4:	781b      	ldrb	r3, [r3, #0]
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	f000 f996 	bl	800c128 <RTC_Bcd2ToByte>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	461a      	mov	r2, r3
 800be00:	68bb      	ldr	r3, [r7, #8]
 800be02:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800be04:	68bb      	ldr	r3, [r7, #8]
 800be06:	785b      	ldrb	r3, [r3, #1]
 800be08:	4618      	mov	r0, r3
 800be0a:	f000 f98d 	bl	800c128 <RTC_Bcd2ToByte>
 800be0e:	4603      	mov	r3, r0
 800be10:	461a      	mov	r2, r3
 800be12:	68bb      	ldr	r3, [r7, #8]
 800be14:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800be16:	68bb      	ldr	r3, [r7, #8]
 800be18:	789b      	ldrb	r3, [r3, #2]
 800be1a:	4618      	mov	r0, r3
 800be1c:	f000 f984 	bl	800c128 <RTC_Bcd2ToByte>
 800be20:	4603      	mov	r3, r0
 800be22:	461a      	mov	r2, r3
 800be24:	68bb      	ldr	r3, [r7, #8]
 800be26:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800be28:	2300      	movs	r3, #0
}
 800be2a:	4618      	mov	r0, r3
 800be2c:	3718      	adds	r7, #24
 800be2e:	46bd      	mov	sp, r7
 800be30:	bd80      	pop	{r7, pc}

0800be32 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800be32:	b590      	push	{r4, r7, lr}
 800be34:	b087      	sub	sp, #28
 800be36:	af00      	add	r7, sp, #0
 800be38:	60f8      	str	r0, [r7, #12]
 800be3a:	60b9      	str	r1, [r7, #8]
 800be3c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800be3e:	2300      	movs	r3, #0
 800be40:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800be42:	68fb      	ldr	r3, [r7, #12]
 800be44:	f893 3020 	ldrb.w	r3, [r3, #32]
 800be48:	2b01      	cmp	r3, #1
 800be4a:	d101      	bne.n	800be50 <HAL_RTC_SetDate+0x1e>
 800be4c:	2302      	movs	r3, #2
 800be4e:	e075      	b.n	800bf3c <HAL_RTC_SetDate+0x10a>
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	2201      	movs	r2, #1
 800be54:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	2202      	movs	r2, #2
 800be5c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	2b00      	cmp	r3, #0
 800be64:	d10e      	bne.n	800be84 <HAL_RTC_SetDate+0x52>
 800be66:	68bb      	ldr	r3, [r7, #8]
 800be68:	785b      	ldrb	r3, [r3, #1]
 800be6a:	f003 0310 	and.w	r3, r3, #16
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d008      	beq.n	800be84 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800be72:	68bb      	ldr	r3, [r7, #8]
 800be74:	785b      	ldrb	r3, [r3, #1]
 800be76:	f023 0310 	bic.w	r3, r3, #16
 800be7a:	b2db      	uxtb	r3, r3
 800be7c:	330a      	adds	r3, #10
 800be7e:	b2da      	uxtb	r2, r3
 800be80:	68bb      	ldr	r3, [r7, #8]
 800be82:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	2b00      	cmp	r3, #0
 800be88:	d11c      	bne.n	800bec4 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800be8a:	68bb      	ldr	r3, [r7, #8]
 800be8c:	78db      	ldrb	r3, [r3, #3]
 800be8e:	4618      	mov	r0, r3
 800be90:	f000 f92c 	bl	800c0ec <RTC_ByteToBcd2>
 800be94:	4603      	mov	r3, r0
 800be96:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800be98:	68bb      	ldr	r3, [r7, #8]
 800be9a:	785b      	ldrb	r3, [r3, #1]
 800be9c:	4618      	mov	r0, r3
 800be9e:	f000 f925 	bl	800c0ec <RTC_ByteToBcd2>
 800bea2:	4603      	mov	r3, r0
 800bea4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800bea6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800bea8:	68bb      	ldr	r3, [r7, #8]
 800beaa:	789b      	ldrb	r3, [r3, #2]
 800beac:	4618      	mov	r0, r3
 800beae:	f000 f91d 	bl	800c0ec <RTC_ByteToBcd2>
 800beb2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800beb4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800beb8:	68bb      	ldr	r3, [r7, #8]
 800beba:	781b      	ldrb	r3, [r3, #0]
 800bebc:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800bebe:	4313      	orrs	r3, r2
 800bec0:	617b      	str	r3, [r7, #20]
 800bec2:	e00e      	b.n	800bee2 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800bec4:	68bb      	ldr	r3, [r7, #8]
 800bec6:	78db      	ldrb	r3, [r3, #3]
 800bec8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800beca:	68bb      	ldr	r3, [r7, #8]
 800becc:	785b      	ldrb	r3, [r3, #1]
 800bece:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800bed0:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800bed2:	68ba      	ldr	r2, [r7, #8]
 800bed4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800bed6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800bed8:	68bb      	ldr	r3, [r7, #8]
 800beda:	781b      	ldrb	r3, [r3, #0]
 800bedc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800bede:	4313      	orrs	r3, r2
 800bee0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	22ca      	movs	r2, #202	@ 0xca
 800bee8:	625a      	str	r2, [r3, #36]	@ 0x24
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	2253      	movs	r2, #83	@ 0x53
 800bef0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800bef2:	68f8      	ldr	r0, [r7, #12]
 800bef4:	f000 f89c 	bl	800c030 <RTC_EnterInitMode>
 800bef8:	4603      	mov	r3, r0
 800befa:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800befc:	7cfb      	ldrb	r3, [r7, #19]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d10c      	bne.n	800bf1c <HAL_RTC_SetDate+0xea>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	681a      	ldr	r2, [r3, #0]
 800bf06:	697b      	ldr	r3, [r7, #20]
 800bf08:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800bf0c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800bf10:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800bf12:	68f8      	ldr	r0, [r7, #12]
 800bf14:	f000 f8c4 	bl	800c0a0 <RTC_ExitInitMode>
 800bf18:	4603      	mov	r3, r0
 800bf1a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800bf1c:	7cfb      	ldrb	r3, [r7, #19]
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d103      	bne.n	800bf2a <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	2201      	movs	r2, #1
 800bf26:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	22ff      	movs	r2, #255	@ 0xff
 800bf30:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	2200      	movs	r2, #0
 800bf36:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800bf3a:	7cfb      	ldrb	r3, [r7, #19]
}
 800bf3c:	4618      	mov	r0, r3
 800bf3e:	371c      	adds	r7, #28
 800bf40:	46bd      	mov	sp, r7
 800bf42:	bd90      	pop	{r4, r7, pc}

0800bf44 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800bf44:	b580      	push	{r7, lr}
 800bf46:	b086      	sub	sp, #24
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	60f8      	str	r0, [r7, #12]
 800bf4c:	60b9      	str	r1, [r7, #8]
 800bf4e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800bf50:	2300      	movs	r3, #0
 800bf52:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	685b      	ldr	r3, [r3, #4]
 800bf5a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800bf5e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800bf62:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800bf64:	697b      	ldr	r3, [r7, #20]
 800bf66:	0c1b      	lsrs	r3, r3, #16
 800bf68:	b2da      	uxtb	r2, r3
 800bf6a:	68bb      	ldr	r3, [r7, #8]
 800bf6c:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800bf6e:	697b      	ldr	r3, [r7, #20]
 800bf70:	0a1b      	lsrs	r3, r3, #8
 800bf72:	b2db      	uxtb	r3, r3
 800bf74:	f003 031f 	and.w	r3, r3, #31
 800bf78:	b2da      	uxtb	r2, r3
 800bf7a:	68bb      	ldr	r3, [r7, #8]
 800bf7c:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800bf7e:	697b      	ldr	r3, [r7, #20]
 800bf80:	b2db      	uxtb	r3, r3
 800bf82:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bf86:	b2da      	uxtb	r2, r3
 800bf88:	68bb      	ldr	r3, [r7, #8]
 800bf8a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800bf8c:	697b      	ldr	r3, [r7, #20]
 800bf8e:	0b5b      	lsrs	r3, r3, #13
 800bf90:	b2db      	uxtb	r3, r3
 800bf92:	f003 0307 	and.w	r3, r3, #7
 800bf96:	b2da      	uxtb	r2, r3
 800bf98:	68bb      	ldr	r3, [r7, #8]
 800bf9a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d11a      	bne.n	800bfd8 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800bfa2:	68bb      	ldr	r3, [r7, #8]
 800bfa4:	78db      	ldrb	r3, [r3, #3]
 800bfa6:	4618      	mov	r0, r3
 800bfa8:	f000 f8be 	bl	800c128 <RTC_Bcd2ToByte>
 800bfac:	4603      	mov	r3, r0
 800bfae:	461a      	mov	r2, r3
 800bfb0:	68bb      	ldr	r3, [r7, #8]
 800bfb2:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800bfb4:	68bb      	ldr	r3, [r7, #8]
 800bfb6:	785b      	ldrb	r3, [r3, #1]
 800bfb8:	4618      	mov	r0, r3
 800bfba:	f000 f8b5 	bl	800c128 <RTC_Bcd2ToByte>
 800bfbe:	4603      	mov	r3, r0
 800bfc0:	461a      	mov	r2, r3
 800bfc2:	68bb      	ldr	r3, [r7, #8]
 800bfc4:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800bfc6:	68bb      	ldr	r3, [r7, #8]
 800bfc8:	789b      	ldrb	r3, [r3, #2]
 800bfca:	4618      	mov	r0, r3
 800bfcc:	f000 f8ac 	bl	800c128 <RTC_Bcd2ToByte>
 800bfd0:	4603      	mov	r3, r0
 800bfd2:	461a      	mov	r2, r3
 800bfd4:	68bb      	ldr	r3, [r7, #8]
 800bfd6:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800bfd8:	2300      	movs	r3, #0
}
 800bfda:	4618      	mov	r0, r3
 800bfdc:	3718      	adds	r7, #24
 800bfde:	46bd      	mov	sp, r7
 800bfe0:	bd80      	pop	{r7, pc}
	...

0800bfe4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800bfe4:	b580      	push	{r7, lr}
 800bfe6:	b084      	sub	sp, #16
 800bfe8:	af00      	add	r7, sp, #0
 800bfea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800bfec:	2300      	movs	r3, #0
 800bfee:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	4a0d      	ldr	r2, [pc, #52]	@ (800c02c <HAL_RTC_WaitForSynchro+0x48>)
 800bff6:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800bff8:	f7f7 fd82 	bl	8003b00 <HAL_GetTick>
 800bffc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800bffe:	e009      	b.n	800c014 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c000:	f7f7 fd7e 	bl	8003b00 <HAL_GetTick>
 800c004:	4602      	mov	r2, r0
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	1ad3      	subs	r3, r2, r3
 800c00a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c00e:	d901      	bls.n	800c014 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800c010:	2303      	movs	r3, #3
 800c012:	e007      	b.n	800c024 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	68db      	ldr	r3, [r3, #12]
 800c01a:	f003 0320 	and.w	r3, r3, #32
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d0ee      	beq.n	800c000 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800c022:	2300      	movs	r3, #0
}
 800c024:	4618      	mov	r0, r3
 800c026:	3710      	adds	r7, #16
 800c028:	46bd      	mov	sp, r7
 800c02a:	bd80      	pop	{r7, pc}
 800c02c:	0001ff5f 	.word	0x0001ff5f

0800c030 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b084      	sub	sp, #16
 800c034:	af00      	add	r7, sp, #0
 800c036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c038:	2300      	movs	r3, #0
 800c03a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800c03c:	2300      	movs	r3, #0
 800c03e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	68db      	ldr	r3, [r3, #12]
 800c046:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d123      	bne.n	800c096 <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	68da      	ldr	r2, [r3, #12]
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c05c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c05e:	f7f7 fd4f 	bl	8003b00 <HAL_GetTick>
 800c062:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800c064:	e00d      	b.n	800c082 <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c066:	f7f7 fd4b 	bl	8003b00 <HAL_GetTick>
 800c06a:	4602      	mov	r2, r0
 800c06c:	68bb      	ldr	r3, [r7, #8]
 800c06e:	1ad3      	subs	r3, r2, r3
 800c070:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c074:	d905      	bls.n	800c082 <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	2204      	movs	r2, #4
 800c07a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 800c07e:	2301      	movs	r3, #1
 800c080:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	68db      	ldr	r3, [r3, #12]
 800c088:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d102      	bne.n	800c096 <RTC_EnterInitMode+0x66>
 800c090:	7bfb      	ldrb	r3, [r7, #15]
 800c092:	2b01      	cmp	r3, #1
 800c094:	d1e7      	bne.n	800c066 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800c096:	7bfb      	ldrb	r3, [r7, #15]
}
 800c098:	4618      	mov	r0, r3
 800c09a:	3710      	adds	r7, #16
 800c09c:	46bd      	mov	sp, r7
 800c09e:	bd80      	pop	{r7, pc}

0800c0a0 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800c0a0:	b580      	push	{r7, lr}
 800c0a2:	b084      	sub	sp, #16
 800c0a4:	af00      	add	r7, sp, #0
 800c0a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c0a8:	2300      	movs	r3, #0
 800c0aa:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	68da      	ldr	r2, [r3, #12]
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c0ba:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	689b      	ldr	r3, [r3, #8]
 800c0c2:	f003 0320 	and.w	r3, r3, #32
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d10b      	bne.n	800c0e2 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c0ca:	6878      	ldr	r0, [r7, #4]
 800c0cc:	f7ff ff8a 	bl	800bfe4 <HAL_RTC_WaitForSynchro>
 800c0d0:	4603      	mov	r3, r0
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d005      	beq.n	800c0e2 <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	2204      	movs	r2, #4
 800c0da:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 800c0de:	2301      	movs	r3, #1
 800c0e0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800c0e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	3710      	adds	r7, #16
 800c0e8:	46bd      	mov	sp, r7
 800c0ea:	bd80      	pop	{r7, pc}

0800c0ec <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800c0ec:	b480      	push	{r7}
 800c0ee:	b085      	sub	sp, #20
 800c0f0:	af00      	add	r7, sp, #0
 800c0f2:	4603      	mov	r3, r0
 800c0f4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800c0f6:	2300      	movs	r3, #0
 800c0f8:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800c0fa:	e005      	b.n	800c108 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	3301      	adds	r3, #1
 800c100:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800c102:	79fb      	ldrb	r3, [r7, #7]
 800c104:	3b0a      	subs	r3, #10
 800c106:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800c108:	79fb      	ldrb	r3, [r7, #7]
 800c10a:	2b09      	cmp	r3, #9
 800c10c:	d8f6      	bhi.n	800c0fc <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	b2db      	uxtb	r3, r3
 800c112:	011b      	lsls	r3, r3, #4
 800c114:	b2da      	uxtb	r2, r3
 800c116:	79fb      	ldrb	r3, [r7, #7]
 800c118:	4313      	orrs	r3, r2
 800c11a:	b2db      	uxtb	r3, r3
}
 800c11c:	4618      	mov	r0, r3
 800c11e:	3714      	adds	r7, #20
 800c120:	46bd      	mov	sp, r7
 800c122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c126:	4770      	bx	lr

0800c128 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800c128:	b480      	push	{r7}
 800c12a:	b085      	sub	sp, #20
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	4603      	mov	r3, r0
 800c130:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800c132:	2300      	movs	r3, #0
 800c134:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800c136:	79fb      	ldrb	r3, [r7, #7]
 800c138:	091b      	lsrs	r3, r3, #4
 800c13a:	b2db      	uxtb	r3, r3
 800c13c:	461a      	mov	r2, r3
 800c13e:	4613      	mov	r3, r2
 800c140:	009b      	lsls	r3, r3, #2
 800c142:	4413      	add	r3, r2
 800c144:	005b      	lsls	r3, r3, #1
 800c146:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	b2da      	uxtb	r2, r3
 800c14c:	79fb      	ldrb	r3, [r7, #7]
 800c14e:	f003 030f 	and.w	r3, r3, #15
 800c152:	b2db      	uxtb	r3, r3
 800c154:	4413      	add	r3, r2
 800c156:	b2db      	uxtb	r3, r3
}
 800c158:	4618      	mov	r0, r3
 800c15a:	3714      	adds	r7, #20
 800c15c:	46bd      	mov	sp, r7
 800c15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c162:	4770      	bx	lr

0800c164 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800c164:	b480      	push	{r7}
 800c166:	b087      	sub	sp, #28
 800c168:	af00      	add	r7, sp, #0
 800c16a:	60f8      	str	r0, [r7, #12]
 800c16c:	60b9      	str	r1, [r7, #8]
 800c16e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800c170:	4b5f      	ldr	r3, [pc, #380]	@ (800c2f0 <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	4a5f      	ldr	r2, [pc, #380]	@ (800c2f4 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 800c176:	fba2 2303 	umull	r2, r3, r2, r3
 800c17a:	0adb      	lsrs	r3, r3, #11
 800c17c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c180:	fb02 f303 	mul.w	r3, r2, r3
 800c184:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c18c:	2b01      	cmp	r3, #1
 800c18e:	d101      	bne.n	800c194 <HAL_RTCEx_SetWakeUpTimer_IT+0x30>
 800c190:	2302      	movs	r3, #2
 800c192:	e0a7      	b.n	800c2e4 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	2201      	movs	r2, #1
 800c198:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	2202      	movs	r2, #2
 800c1a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	22ca      	movs	r2, #202	@ 0xca
 800c1aa:	625a      	str	r2, [r3, #36]	@ 0x24
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	2253      	movs	r2, #83	@ 0x53
 800c1b2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	689b      	ldr	r3, [r3, #8]
 800c1ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d01a      	beq.n	800c1f8 <HAL_RTCEx_SetWakeUpTimer_IT+0x94>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 800c1c2:	697b      	ldr	r3, [r7, #20]
 800c1c4:	3b01      	subs	r3, #1
 800c1c6:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800c1c8:	697b      	ldr	r3, [r7, #20]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d10d      	bne.n	800c1ea <HAL_RTCEx_SetWakeUpTimer_IT+0x86>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	22ff      	movs	r2, #255	@ 0xff
 800c1d4:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	2203      	movs	r2, #3
 800c1da:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	2200      	movs	r2, #0
 800c1e2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800c1e6:	2303      	movs	r3, #3
 800c1e8:	e07c      	b.n	800c2e4 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	68db      	ldr	r3, [r3, #12]
 800c1f0:	f003 0304 	and.w	r3, r3, #4
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d1e4      	bne.n	800c1c2 <HAL_RTCEx_SetWakeUpTimer_IT+0x5e>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	689a      	ldr	r2, [r3, #8]
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c206:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	68db      	ldr	r3, [r3, #12]
 800c20e:	b2da      	uxtb	r2, r3
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800c218:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800c21a:	4b35      	ldr	r3, [pc, #212]	@ (800c2f0 <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	4a35      	ldr	r2, [pc, #212]	@ (800c2f4 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 800c220:	fba2 2303 	umull	r2, r3, r2, r3
 800c224:	0adb      	lsrs	r3, r3, #11
 800c226:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c22a:	fb02 f303 	mul.w	r3, r2, r3
 800c22e:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 800c230:	697b      	ldr	r3, [r7, #20]
 800c232:	3b01      	subs	r3, #1
 800c234:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 800c236:	697b      	ldr	r3, [r7, #20]
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d10d      	bne.n	800c258 <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	22ff      	movs	r2, #255	@ 0xff
 800c242:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	2203      	movs	r2, #3
 800c248:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	2200      	movs	r2, #0
 800c250:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 800c254:	2303      	movs	r3, #3
 800c256:	e045      	b.n	800c2e4 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	68db      	ldr	r3, [r3, #12]
 800c25e:	f003 0304 	and.w	r3, r3, #4
 800c262:	2b00      	cmp	r3, #0
 800c264:	d0e4      	beq.n	800c230 <HAL_RTCEx_SetWakeUpTimer_IT+0xcc>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	689a      	ldr	r2, [r3, #8]
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	f022 0207 	bic.w	r2, r2, #7
 800c274:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	6899      	ldr	r1, [r3, #8]
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	687a      	ldr	r2, [r7, #4]
 800c282:	430a      	orrs	r2, r1
 800c284:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	68ba      	ldr	r2, [r7, #8]
 800c28c:	615a      	str	r2, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800c28e:	4b1a      	ldr	r3, [pc, #104]	@ (800c2f8 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 800c290:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c294:	4a18      	ldr	r2, [pc, #96]	@ (800c2f8 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 800c296:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c29a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 800c29e:	4b16      	ldr	r3, [pc, #88]	@ (800c2f8 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	4a15      	ldr	r2, [pc, #84]	@ (800c2f8 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 800c2a4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c2a8:	6013      	str	r3, [r2, #0]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	689a      	ldr	r2, [r3, #8]
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c2b8:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	689a      	ldr	r2, [r3, #8]
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800c2c8:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	22ff      	movs	r2, #255	@ 0xff
 800c2d0:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	2201      	movs	r2, #1
 800c2d6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	2200      	movs	r2, #0
 800c2de:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800c2e2:	2300      	movs	r3, #0
}
 800c2e4:	4618      	mov	r0, r3
 800c2e6:	371c      	adds	r7, #28
 800c2e8:	46bd      	mov	sp, r7
 800c2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ee:	4770      	bx	lr
 800c2f0:	20000018 	.word	0x20000018
 800c2f4:	10624dd3 	.word	0x10624dd3
 800c2f8:	58000800 	.word	0x58000800

0800c2fc <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800c2fc:	b580      	push	{r7, lr}
 800c2fe:	b088      	sub	sp, #32
 800c300:	af00      	add	r7, sp, #0
 800c302:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	2b00      	cmp	r3, #0
 800c308:	d101      	bne.n	800c30e <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800c30a:	2301      	movs	r3, #1
 800c30c:	e17c      	b.n	800c608 <HAL_SAI_Init+0x30c>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c314:	2b01      	cmp	r3, #1
 800c316:	d10e      	bne.n	800c336 <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	4a5c      	ldr	r2, [pc, #368]	@ (800c490 <HAL_SAI_Init+0x194>)
 800c31e:	4293      	cmp	r3, r2
 800c320:	d107      	bne.n	800c332 <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 800c326:	2b01      	cmp	r3, #1
 800c328:	d103      	bne.n	800c332 <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d001      	beq.n	800c336 <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 800c332:	2301      	movs	r3, #1
 800c334:	e168      	b.n	800c608 <HAL_SAI_Init+0x30c>
    }
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800c33c:	b2db      	uxtb	r3, r3
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d106      	bne.n	800c350 <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	2200      	movs	r2, #0
 800c346:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800c34a:	6878      	ldr	r0, [r7, #4]
 800c34c:	f7f6 fcb8 	bl	8002cc0 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800c350:	6878      	ldr	r0, [r7, #4]
 800c352:	f000 f965 	bl	800c620 <SAI_Disable>
 800c356:	4603      	mov	r3, r0
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d001      	beq.n	800c360 <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 800c35c:	2301      	movs	r3, #1
 800c35e:	e153      	b.n	800c608 <HAL_SAI_Init+0x30c>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	2202      	movs	r2, #2
 800c364:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.Synchro)
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	689b      	ldr	r3, [r3, #8]
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d002      	beq.n	800c376 <HAL_SAI_Init+0x7a>
 800c370:	2b01      	cmp	r3, #1
 800c372:	d003      	beq.n	800c37c <HAL_SAI_Init+0x80>
 800c374:	e006      	b.n	800c384 <HAL_SAI_Init+0x88>
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800c376:	2300      	movs	r3, #0
 800c378:	61bb      	str	r3, [r7, #24]
      break;
 800c37a:	e006      	b.n	800c38a <HAL_SAI_Init+0x8e>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800c37c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c380:	61bb      	str	r3, [r7, #24]
      break;
 800c382:	e002      	b.n	800c38a <HAL_SAI_Init+0x8e>
    default :
      syncen_bits = 0;
 800c384:	2300      	movs	r3, #0
 800c386:	61bb      	str	r3, [r7, #24]
      break;
 800c388:	bf00      	nop
  }

  SAI1->GCR = 0;
 800c38a:	4b42      	ldr	r3, [pc, #264]	@ (800c494 <HAL_SAI_Init+0x198>)
 800c38c:	2200      	movs	r2, #0
 800c38e:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	6a1b      	ldr	r3, [r3, #32]
 800c394:	2b00      	cmp	r3, #0
 800c396:	d062      	beq.n	800c45e <HAL_SAI_Init+0x162>
  {
    uint32_t freq;
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800c398:	2040      	movs	r0, #64	@ 0x40
 800c39a:	f7fe fcf1 	bl	800ad80 <HAL_RCCEx_GetPeriphCLKFreq>
 800c39e:	60f8      	str	r0, [r7, #12]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	699b      	ldr	r3, [r3, #24]
 800c3a4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800c3a8:	d120      	bne.n	800c3ec <HAL_SAI_Init+0xf0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c3ae:	2b04      	cmp	r3, #4
 800c3b0:	d102      	bne.n	800c3b8 <HAL_SAI_Init+0xbc>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 800c3b2:	2340      	movs	r3, #64	@ 0x40
 800c3b4:	613b      	str	r3, [r7, #16]
 800c3b6:	e00a      	b.n	800c3ce <HAL_SAI_Init+0xd2>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c3bc:	2b08      	cmp	r3, #8
 800c3be:	d103      	bne.n	800c3c8 <HAL_SAI_Init+0xcc>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 800c3c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c3c4:	613b      	str	r3, [r7, #16]
 800c3c6:	e002      	b.n	800c3ce <HAL_SAI_Init+0xd2>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c3cc:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 800c3ce:	68fa      	ldr	r2, [r7, #12]
 800c3d0:	4613      	mov	r3, r2
 800c3d2:	009b      	lsls	r3, r3, #2
 800c3d4:	4413      	add	r3, r2
 800c3d6:	005b      	lsls	r3, r3, #1
 800c3d8:	4619      	mov	r1, r3
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	6a1b      	ldr	r3, [r3, #32]
 800c3de:	693a      	ldr	r2, [r7, #16]
 800c3e0:	fb02 f303 	mul.w	r3, r2, r3
 800c3e4:	fbb1 f3f3 	udiv	r3, r1, r3
 800c3e8:	617b      	str	r3, [r7, #20]
 800c3ea:	e017      	b.n	800c41c <HAL_SAI_Init+0x120>
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c3f4:	d101      	bne.n	800c3fa <HAL_SAI_Init+0xfe>
 800c3f6:	2302      	movs	r3, #2
 800c3f8:	e000      	b.n	800c3fc <HAL_SAI_Init+0x100>
 800c3fa:	2301      	movs	r3, #1
 800c3fc:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800c3fe:	68fa      	ldr	r2, [r7, #12]
 800c400:	4613      	mov	r3, r2
 800c402:	009b      	lsls	r3, r3, #2
 800c404:	4413      	add	r3, r2
 800c406:	005b      	lsls	r3, r3, #1
 800c408:	4619      	mov	r1, r3
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	6a1b      	ldr	r3, [r3, #32]
 800c40e:	68ba      	ldr	r2, [r7, #8]
 800c410:	fb02 f303 	mul.w	r3, r2, r3
 800c414:	021b      	lsls	r3, r3, #8
 800c416:	fbb1 f3f3 	udiv	r3, r1, r3
 800c41a:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800c41c:	697b      	ldr	r3, [r7, #20]
 800c41e:	4a1e      	ldr	r2, [pc, #120]	@ (800c498 <HAL_SAI_Init+0x19c>)
 800c420:	fba2 2303 	umull	r2, r3, r2, r3
 800c424:	08da      	lsrs	r2, r3, #3
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800c42a:	6979      	ldr	r1, [r7, #20]
 800c42c:	4b1a      	ldr	r3, [pc, #104]	@ (800c498 <HAL_SAI_Init+0x19c>)
 800c42e:	fba3 2301 	umull	r2, r3, r3, r1
 800c432:	08da      	lsrs	r2, r3, #3
 800c434:	4613      	mov	r3, r2
 800c436:	009b      	lsls	r3, r3, #2
 800c438:	4413      	add	r3, r2
 800c43a:	005b      	lsls	r3, r3, #1
 800c43c:	1aca      	subs	r2, r1, r3
 800c43e:	2a08      	cmp	r2, #8
 800c440:	d904      	bls.n	800c44c <HAL_SAI_Init+0x150>
    {
      hsai->Init.Mckdiv += 1U;
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c446:	1c5a      	adds	r2, r3, #1
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c450:	2b04      	cmp	r3, #4
 800c452:	d104      	bne.n	800c45e <HAL_SAI_Init+0x162>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c458:	085a      	lsrs	r2, r3, #1
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	625a      	str	r2, [r3, #36]	@ 0x24
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	685b      	ldr	r3, [r3, #4]
 800c462:	2b00      	cmp	r3, #0
 800c464:	d003      	beq.n	800c46e <HAL_SAI_Init+0x172>
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	685b      	ldr	r3, [r3, #4]
 800c46a:	2b02      	cmp	r3, #2
 800c46c:	d109      	bne.n	800c482 <HAL_SAI_Init+0x186>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c472:	2b01      	cmp	r3, #1
 800c474:	d101      	bne.n	800c47a <HAL_SAI_Init+0x17e>
 800c476:	2300      	movs	r3, #0
 800c478:	e001      	b.n	800c47e <HAL_SAI_Init+0x182>
 800c47a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c47e:	61fb      	str	r3, [r7, #28]
 800c480:	e00e      	b.n	800c4a0 <HAL_SAI_Init+0x1a4>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c486:	2b01      	cmp	r3, #1
 800c488:	d108      	bne.n	800c49c <HAL_SAI_Init+0x1a0>
 800c48a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c48e:	e006      	b.n	800c49e <HAL_SAI_Init+0x1a2>
 800c490:	40015404 	.word	0x40015404
 800c494:	40015400 	.word	0x40015400
 800c498:	cccccccd 	.word	0xcccccccd
 800c49c:	2300      	movs	r3, #0
 800c49e:	61fb      	str	r3, [r7, #28]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	6819      	ldr	r1, [r3, #0]
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681a      	ldr	r2, [r3, #0]
 800c4aa:	4b59      	ldr	r3, [pc, #356]	@ (800c610 <HAL_SAI_Init+0x314>)
 800c4ac:	400b      	ands	r3, r1
 800c4ae:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                           SAI_xCR1_MCKEN);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	6819      	ldr	r1, [r3, #0]
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	685a      	ldr	r2, [r3, #4]
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c4be:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800c4c4:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c4ca:	431a      	orrs	r2, r3
 800c4cc:	69fb      	ldr	r3, [r7, #28]
 800c4ce:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 800c4d0:	69bb      	ldr	r3, [r7, #24]
 800c4d2:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                          ckstr_bits | syncen_bits |                             \
 800c4d8:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	695b      	ldr	r3, [r3, #20]
 800c4de:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	699b      	ldr	r3, [r3, #24]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800c4e4:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c4ea:	051b      	lsls	r3, r3, #20
 800c4ec:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800c4f2:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	691b      	ldr	r3, [r3, #16]
 800c4f8:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	430a      	orrs	r2, r1
 800c500:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	685b      	ldr	r3, [r3, #4]
 800c508:	687a      	ldr	r2, [r7, #4]
 800c50a:	6812      	ldr	r2, [r2, #0]
 800c50c:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800c510:	f023 030f 	bic.w	r3, r3, #15
 800c514:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	6859      	ldr	r1, [r3, #4]
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	69da      	ldr	r2, [r3, #28]
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c524:	431a      	orrs	r2, r3
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c52a:	431a      	orrs	r2, r3
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	430a      	orrs	r2, r1
 800c532:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	6899      	ldr	r1, [r3, #8]
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	681a      	ldr	r2, [r3, #0]
 800c53e:	4b35      	ldr	r3, [pc, #212]	@ (800c614 <HAL_SAI_Init+0x318>)
 800c540:	400b      	ands	r3, r1
 800c542:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	6899      	ldr	r1, [r3, #8]
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c54e:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800c554:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 800c55a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 800c560:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c566:	3b01      	subs	r3, #1
 800c568:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800c56a:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	430a      	orrs	r2, r1
 800c572:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	68d9      	ldr	r1, [r3, #12]
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	681a      	ldr	r2, [r3, #0]
 800c57e:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800c582:	400b      	ands	r3, r1
 800c584:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	68d9      	ldr	r1, [r3, #12]
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c594:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c59a:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800c59c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c5a2:	3b01      	subs	r3, #1
 800c5a4:	021b      	lsls	r3, r3, #8
 800c5a6:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	430a      	orrs	r2, r1
 800c5ae:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	4a18      	ldr	r2, [pc, #96]	@ (800c618 <HAL_SAI_Init+0x31c>)
 800c5b6:	4293      	cmp	r3, r2
 800c5b8:	d119      	bne.n	800c5ee <HAL_SAI_Init+0x2f2>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800c5ba:	4b18      	ldr	r3, [pc, #96]	@ (800c61c <HAL_SAI_Init+0x320>)
 800c5bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c5be:	4a17      	ldr	r2, [pc, #92]	@ (800c61c <HAL_SAI_Init+0x320>)
 800c5c0:	f023 0301 	bic.w	r3, r3, #1
 800c5c4:	6453      	str	r3, [r2, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c5cc:	2b01      	cmp	r3, #1
 800c5ce:	d10e      	bne.n	800c5ee <HAL_SAI_Init+0x2f2>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c5d8:	3b01      	subs	r3, #1
 800c5da:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800c5dc:	490f      	ldr	r1, [pc, #60]	@ (800c61c <HAL_SAI_Init+0x320>)
 800c5de:	4313      	orrs	r3, r2
 800c5e0:	644b      	str	r3, [r1, #68]	@ 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 800c5e2:	4b0e      	ldr	r3, [pc, #56]	@ (800c61c <HAL_SAI_Init+0x320>)
 800c5e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c5e6:	4a0d      	ldr	r2, [pc, #52]	@ (800c61c <HAL_SAI_Init+0x320>)
 800c5e8:	f043 0301 	orr.w	r3, r3, #1
 800c5ec:	6453      	str	r3, [r2, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	2200      	movs	r2, #0
 800c5f2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	2201      	movs	r2, #1
 800c5fa:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	2200      	movs	r2, #0
 800c602:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800c606:	2300      	movs	r3, #0
}
 800c608:	4618      	mov	r0, r3
 800c60a:	3720      	adds	r7, #32
 800c60c:	46bd      	mov	sp, r7
 800c60e:	bd80      	pop	{r7, pc}
 800c610:	f005c010 	.word	0xf005c010
 800c614:	fff88000 	.word	0xfff88000
 800c618:	40015404 	.word	0x40015404
 800c61c:	40015400 	.word	0x40015400

0800c620 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800c620:	b480      	push	{r7}
 800c622:	b085      	sub	sp, #20
 800c624:	af00      	add	r7, sp, #0
 800c626:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800c628:	4b18      	ldr	r3, [pc, #96]	@ (800c68c <SAI_Disable+0x6c>)
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	4a18      	ldr	r2, [pc, #96]	@ (800c690 <SAI_Disable+0x70>)
 800c62e:	fba2 2303 	umull	r2, r3, r2, r3
 800c632:	0b1b      	lsrs	r3, r3, #12
 800c634:	009b      	lsls	r3, r3, #2
 800c636:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800c638:	2300      	movs	r3, #0
 800c63a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	681a      	ldr	r2, [r3, #0]
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800c64a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d10a      	bne.n	800c668 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c658:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800c662:	2303      	movs	r3, #3
 800c664:	72fb      	strb	r3, [r7, #11]
      break;
 800c666:	e009      	b.n	800c67c <SAI_Disable+0x5c>
    }
    count--;
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	3b01      	subs	r3, #1
 800c66c:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d1e7      	bne.n	800c64c <SAI_Disable+0x2c>

  return status;
 800c67c:	7afb      	ldrb	r3, [r7, #11]
}
 800c67e:	4618      	mov	r0, r3
 800c680:	3714      	adds	r7, #20
 800c682:	46bd      	mov	sp, r7
 800c684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c688:	4770      	bx	lr
 800c68a:	bf00      	nop
 800c68c:	20000018 	.word	0x20000018
 800c690:	95cbec1b 	.word	0x95cbec1b

0800c694 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800c694:	b480      	push	{r7}
 800c696:	b085      	sub	sp, #20
 800c698:	af00      	add	r7, sp, #0
 800c69a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	2200      	movs	r2, #0
 800c6a0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800c6a4:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800c6a8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	b29a      	uxth	r2, r3
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c6b4:	2300      	movs	r3, #0
}
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	3714      	adds	r7, #20
 800c6ba:	46bd      	mov	sp, r7
 800c6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6c0:	4770      	bx	lr

0800c6c2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800c6c2:	b480      	push	{r7}
 800c6c4:	b085      	sub	sp, #20
 800c6c6:	af00      	add	r7, sp, #0
 800c6c8:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800c6ca:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800c6ce:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c6d6:	b29a      	uxth	r2, r3
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	b29b      	uxth	r3, r3
 800c6dc:	43db      	mvns	r3, r3
 800c6de:	b29b      	uxth	r3, r3
 800c6e0:	4013      	ands	r3, r2
 800c6e2:	b29a      	uxth	r2, r3
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c6ea:	2300      	movs	r3, #0
}
 800c6ec:	4618      	mov	r0, r3
 800c6ee:	3714      	adds	r7, #20
 800c6f0:	46bd      	mov	sp, r7
 800c6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6f6:	4770      	bx	lr

0800c6f8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800c6f8:	b480      	push	{r7}
 800c6fa:	b085      	sub	sp, #20
 800c6fc:	af00      	add	r7, sp, #0
 800c6fe:	60f8      	str	r0, [r7, #12]
 800c700:	1d3b      	adds	r3, r7, #4
 800c702:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	2201      	movs	r2, #1
 800c70a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	2200      	movs	r2, #0
 800c712:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	2200      	movs	r2, #0
 800c71a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	2200      	movs	r2, #0
 800c722:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800c726:	2300      	movs	r3, #0
}
 800c728:	4618      	mov	r0, r3
 800c72a:	3714      	adds	r7, #20
 800c72c:	46bd      	mov	sp, r7
 800c72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c732:	4770      	bx	lr

0800c734 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_TypeDef const *USBx, uint32_t num)
{
 800c734:	b480      	push	{r7}
 800c736:	b083      	sub	sp, #12
 800c738:	af00      	add	r7, sp, #0
 800c73a:	6078      	str	r0, [r7, #4]
 800c73c:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800c73e:	2300      	movs	r3, #0
}
 800c740:	4618      	mov	r0, r3
 800c742:	370c      	adds	r7, #12
 800c744:	46bd      	mov	sp, r7
 800c746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c74a:	4770      	bx	lr

0800c74c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_TypeDef const *USBx)
{
 800c74c:	b480      	push	{r7}
 800c74e:	b083      	sub	sp, #12
 800c750:	af00      	add	r7, sp, #0
 800c752:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800c754:	2300      	movs	r3, #0
}
 800c756:	4618      	mov	r0, r3
 800c758:	370c      	adds	r7, #12
 800c75a:	46bd      	mov	sp, r7
 800c75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c760:	4770      	bx	lr
	...

0800c764 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c764:	b480      	push	{r7}
 800c766:	b0a7      	sub	sp, #156	@ 0x9c
 800c768:	af00      	add	r7, sp, #0
 800c76a:	6078      	str	r0, [r7, #4]
 800c76c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800c76e:	2300      	movs	r3, #0
 800c770:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800c774:	687a      	ldr	r2, [r7, #4]
 800c776:	683b      	ldr	r3, [r7, #0]
 800c778:	781b      	ldrb	r3, [r3, #0]
 800c77a:	009b      	lsls	r3, r3, #2
 800c77c:	4413      	add	r3, r2
 800c77e:	881b      	ldrh	r3, [r3, #0]
 800c780:	b29b      	uxth	r3, r3
 800c782:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800c786:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c78a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800c78e:	683b      	ldr	r3, [r7, #0]
 800c790:	78db      	ldrb	r3, [r3, #3]
 800c792:	2b03      	cmp	r3, #3
 800c794:	d81f      	bhi.n	800c7d6 <USB_ActivateEndpoint+0x72>
 800c796:	a201      	add	r2, pc, #4	@ (adr r2, 800c79c <USB_ActivateEndpoint+0x38>)
 800c798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c79c:	0800c7ad 	.word	0x0800c7ad
 800c7a0:	0800c7c9 	.word	0x0800c7c9
 800c7a4:	0800c7df 	.word	0x0800c7df
 800c7a8:	0800c7bb 	.word	0x0800c7bb
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800c7ac:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c7b0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c7b4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800c7b8:	e012      	b.n	800c7e0 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800c7ba:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c7be:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800c7c2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800c7c6:	e00b      	b.n	800c7e0 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800c7c8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c7cc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c7d0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800c7d4:	e004      	b.n	800c7e0 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800c7d6:	2301      	movs	r3, #1
 800c7d8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800c7dc:	e000      	b.n	800c7e0 <USB_ActivateEndpoint+0x7c>
      break;
 800c7de:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800c7e0:	687a      	ldr	r2, [r7, #4]
 800c7e2:	683b      	ldr	r3, [r7, #0]
 800c7e4:	781b      	ldrb	r3, [r3, #0]
 800c7e6:	009b      	lsls	r3, r3, #2
 800c7e8:	441a      	add	r2, r3
 800c7ea:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c7ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c7f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c7f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c7fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c7fe:	b29b      	uxth	r3, r3
 800c800:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800c802:	687a      	ldr	r2, [r7, #4]
 800c804:	683b      	ldr	r3, [r7, #0]
 800c806:	781b      	ldrb	r3, [r3, #0]
 800c808:	009b      	lsls	r3, r3, #2
 800c80a:	4413      	add	r3, r2
 800c80c:	881b      	ldrh	r3, [r3, #0]
 800c80e:	b29b      	uxth	r3, r3
 800c810:	b21b      	sxth	r3, r3
 800c812:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c816:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c81a:	b21a      	sxth	r2, r3
 800c81c:	683b      	ldr	r3, [r7, #0]
 800c81e:	781b      	ldrb	r3, [r3, #0]
 800c820:	b21b      	sxth	r3, r3
 800c822:	4313      	orrs	r3, r2
 800c824:	b21b      	sxth	r3, r3
 800c826:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800c82a:	687a      	ldr	r2, [r7, #4]
 800c82c:	683b      	ldr	r3, [r7, #0]
 800c82e:	781b      	ldrb	r3, [r3, #0]
 800c830:	009b      	lsls	r3, r3, #2
 800c832:	441a      	add	r2, r3
 800c834:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800c838:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c83c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c840:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c844:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c848:	b29b      	uxth	r3, r3
 800c84a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800c84c:	683b      	ldr	r3, [r7, #0]
 800c84e:	7b1b      	ldrb	r3, [r3, #12]
 800c850:	2b00      	cmp	r3, #0
 800c852:	f040 8180 	bne.w	800cb56 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800c856:	683b      	ldr	r3, [r7, #0]
 800c858:	785b      	ldrb	r3, [r3, #1]
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	f000 8084 	beq.w	800c968 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	61bb      	str	r3, [r7, #24]
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c86a:	b29b      	uxth	r3, r3
 800c86c:	461a      	mov	r2, r3
 800c86e:	69bb      	ldr	r3, [r7, #24]
 800c870:	4413      	add	r3, r2
 800c872:	61bb      	str	r3, [r7, #24]
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	781b      	ldrb	r3, [r3, #0]
 800c878:	00da      	lsls	r2, r3, #3
 800c87a:	69bb      	ldr	r3, [r7, #24]
 800c87c:	4413      	add	r3, r2
 800c87e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c882:	617b      	str	r3, [r7, #20]
 800c884:	683b      	ldr	r3, [r7, #0]
 800c886:	88db      	ldrh	r3, [r3, #6]
 800c888:	085b      	lsrs	r3, r3, #1
 800c88a:	b29b      	uxth	r3, r3
 800c88c:	005b      	lsls	r3, r3, #1
 800c88e:	b29a      	uxth	r2, r3
 800c890:	697b      	ldr	r3, [r7, #20]
 800c892:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c894:	687a      	ldr	r2, [r7, #4]
 800c896:	683b      	ldr	r3, [r7, #0]
 800c898:	781b      	ldrb	r3, [r3, #0]
 800c89a:	009b      	lsls	r3, r3, #2
 800c89c:	4413      	add	r3, r2
 800c89e:	881b      	ldrh	r3, [r3, #0]
 800c8a0:	827b      	strh	r3, [r7, #18]
 800c8a2:	8a7b      	ldrh	r3, [r7, #18]
 800c8a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d01b      	beq.n	800c8e4 <USB_ActivateEndpoint+0x180>
 800c8ac:	687a      	ldr	r2, [r7, #4]
 800c8ae:	683b      	ldr	r3, [r7, #0]
 800c8b0:	781b      	ldrb	r3, [r3, #0]
 800c8b2:	009b      	lsls	r3, r3, #2
 800c8b4:	4413      	add	r3, r2
 800c8b6:	881b      	ldrh	r3, [r3, #0]
 800c8b8:	b29b      	uxth	r3, r3
 800c8ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c8be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c8c2:	823b      	strh	r3, [r7, #16]
 800c8c4:	687a      	ldr	r2, [r7, #4]
 800c8c6:	683b      	ldr	r3, [r7, #0]
 800c8c8:	781b      	ldrb	r3, [r3, #0]
 800c8ca:	009b      	lsls	r3, r3, #2
 800c8cc:	441a      	add	r2, r3
 800c8ce:	8a3b      	ldrh	r3, [r7, #16]
 800c8d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c8d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c8d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c8dc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c8e0:	b29b      	uxth	r3, r3
 800c8e2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c8e4:	683b      	ldr	r3, [r7, #0]
 800c8e6:	78db      	ldrb	r3, [r3, #3]
 800c8e8:	2b01      	cmp	r3, #1
 800c8ea:	d020      	beq.n	800c92e <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c8ec:	687a      	ldr	r2, [r7, #4]
 800c8ee:	683b      	ldr	r3, [r7, #0]
 800c8f0:	781b      	ldrb	r3, [r3, #0]
 800c8f2:	009b      	lsls	r3, r3, #2
 800c8f4:	4413      	add	r3, r2
 800c8f6:	881b      	ldrh	r3, [r3, #0]
 800c8f8:	b29b      	uxth	r3, r3
 800c8fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c8fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c902:	81bb      	strh	r3, [r7, #12]
 800c904:	89bb      	ldrh	r3, [r7, #12]
 800c906:	f083 0320 	eor.w	r3, r3, #32
 800c90a:	81bb      	strh	r3, [r7, #12]
 800c90c:	687a      	ldr	r2, [r7, #4]
 800c90e:	683b      	ldr	r3, [r7, #0]
 800c910:	781b      	ldrb	r3, [r3, #0]
 800c912:	009b      	lsls	r3, r3, #2
 800c914:	441a      	add	r2, r3
 800c916:	89bb      	ldrh	r3, [r7, #12]
 800c918:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c91c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c920:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c924:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c928:	b29b      	uxth	r3, r3
 800c92a:	8013      	strh	r3, [r2, #0]
 800c92c:	e3f9      	b.n	800d122 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c92e:	687a      	ldr	r2, [r7, #4]
 800c930:	683b      	ldr	r3, [r7, #0]
 800c932:	781b      	ldrb	r3, [r3, #0]
 800c934:	009b      	lsls	r3, r3, #2
 800c936:	4413      	add	r3, r2
 800c938:	881b      	ldrh	r3, [r3, #0]
 800c93a:	b29b      	uxth	r3, r3
 800c93c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c940:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c944:	81fb      	strh	r3, [r7, #14]
 800c946:	687a      	ldr	r2, [r7, #4]
 800c948:	683b      	ldr	r3, [r7, #0]
 800c94a:	781b      	ldrb	r3, [r3, #0]
 800c94c:	009b      	lsls	r3, r3, #2
 800c94e:	441a      	add	r2, r3
 800c950:	89fb      	ldrh	r3, [r7, #14]
 800c952:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c956:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c95a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c95e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c962:	b29b      	uxth	r3, r3
 800c964:	8013      	strh	r3, [r2, #0]
 800c966:	e3dc      	b.n	800d122 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	633b      	str	r3, [r7, #48]	@ 0x30
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c972:	b29b      	uxth	r3, r3
 800c974:	461a      	mov	r2, r3
 800c976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c978:	4413      	add	r3, r2
 800c97a:	633b      	str	r3, [r7, #48]	@ 0x30
 800c97c:	683b      	ldr	r3, [r7, #0]
 800c97e:	781b      	ldrb	r3, [r3, #0]
 800c980:	00da      	lsls	r2, r3, #3
 800c982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c984:	4413      	add	r3, r2
 800c986:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800c98a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c98c:	683b      	ldr	r3, [r7, #0]
 800c98e:	88db      	ldrh	r3, [r3, #6]
 800c990:	085b      	lsrs	r3, r3, #1
 800c992:	b29b      	uxth	r3, r3
 800c994:	005b      	lsls	r3, r3, #1
 800c996:	b29a      	uxth	r2, r3
 800c998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c99a:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c9a6:	b29b      	uxth	r3, r3
 800c9a8:	461a      	mov	r2, r3
 800c9aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9ac:	4413      	add	r3, r2
 800c9ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c9b0:	683b      	ldr	r3, [r7, #0]
 800c9b2:	781b      	ldrb	r3, [r3, #0]
 800c9b4:	00da      	lsls	r2, r3, #3
 800c9b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9b8:	4413      	add	r3, r2
 800c9ba:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c9be:	627b      	str	r3, [r7, #36]	@ 0x24
 800c9c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9c2:	881b      	ldrh	r3, [r3, #0]
 800c9c4:	b29b      	uxth	r3, r3
 800c9c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c9ca:	b29a      	uxth	r2, r3
 800c9cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9ce:	801a      	strh	r2, [r3, #0]
 800c9d0:	683b      	ldr	r3, [r7, #0]
 800c9d2:	691b      	ldr	r3, [r3, #16]
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d10a      	bne.n	800c9ee <USB_ActivateEndpoint+0x28a>
 800c9d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9da:	881b      	ldrh	r3, [r3, #0]
 800c9dc:	b29b      	uxth	r3, r3
 800c9de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c9e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c9e6:	b29a      	uxth	r2, r3
 800c9e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9ea:	801a      	strh	r2, [r3, #0]
 800c9ec:	e041      	b.n	800ca72 <USB_ActivateEndpoint+0x30e>
 800c9ee:	683b      	ldr	r3, [r7, #0]
 800c9f0:	691b      	ldr	r3, [r3, #16]
 800c9f2:	2b3e      	cmp	r3, #62	@ 0x3e
 800c9f4:	d81c      	bhi.n	800ca30 <USB_ActivateEndpoint+0x2cc>
 800c9f6:	683b      	ldr	r3, [r7, #0]
 800c9f8:	691b      	ldr	r3, [r3, #16]
 800c9fa:	085b      	lsrs	r3, r3, #1
 800c9fc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ca00:	683b      	ldr	r3, [r7, #0]
 800ca02:	691b      	ldr	r3, [r3, #16]
 800ca04:	f003 0301 	and.w	r3, r3, #1
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d004      	beq.n	800ca16 <USB_ActivateEndpoint+0x2b2>
 800ca0c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ca10:	3301      	adds	r3, #1
 800ca12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ca16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca18:	881b      	ldrh	r3, [r3, #0]
 800ca1a:	b29a      	uxth	r2, r3
 800ca1c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ca20:	b29b      	uxth	r3, r3
 800ca22:	029b      	lsls	r3, r3, #10
 800ca24:	b29b      	uxth	r3, r3
 800ca26:	4313      	orrs	r3, r2
 800ca28:	b29a      	uxth	r2, r3
 800ca2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca2c:	801a      	strh	r2, [r3, #0]
 800ca2e:	e020      	b.n	800ca72 <USB_ActivateEndpoint+0x30e>
 800ca30:	683b      	ldr	r3, [r7, #0]
 800ca32:	691b      	ldr	r3, [r3, #16]
 800ca34:	095b      	lsrs	r3, r3, #5
 800ca36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ca3a:	683b      	ldr	r3, [r7, #0]
 800ca3c:	691b      	ldr	r3, [r3, #16]
 800ca3e:	f003 031f 	and.w	r3, r3, #31
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d104      	bne.n	800ca50 <USB_ActivateEndpoint+0x2ec>
 800ca46:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ca4a:	3b01      	subs	r3, #1
 800ca4c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ca50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca52:	881b      	ldrh	r3, [r3, #0]
 800ca54:	b29a      	uxth	r2, r3
 800ca56:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ca5a:	b29b      	uxth	r3, r3
 800ca5c:	029b      	lsls	r3, r3, #10
 800ca5e:	b29b      	uxth	r3, r3
 800ca60:	4313      	orrs	r3, r2
 800ca62:	b29b      	uxth	r3, r3
 800ca64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ca68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ca6c:	b29a      	uxth	r2, r3
 800ca6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca70:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ca72:	687a      	ldr	r2, [r7, #4]
 800ca74:	683b      	ldr	r3, [r7, #0]
 800ca76:	781b      	ldrb	r3, [r3, #0]
 800ca78:	009b      	lsls	r3, r3, #2
 800ca7a:	4413      	add	r3, r2
 800ca7c:	881b      	ldrh	r3, [r3, #0]
 800ca7e:	847b      	strh	r3, [r7, #34]	@ 0x22
 800ca80:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ca82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d01b      	beq.n	800cac2 <USB_ActivateEndpoint+0x35e>
 800ca8a:	687a      	ldr	r2, [r7, #4]
 800ca8c:	683b      	ldr	r3, [r7, #0]
 800ca8e:	781b      	ldrb	r3, [r3, #0]
 800ca90:	009b      	lsls	r3, r3, #2
 800ca92:	4413      	add	r3, r2
 800ca94:	881b      	ldrh	r3, [r3, #0]
 800ca96:	b29b      	uxth	r3, r3
 800ca98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800caa0:	843b      	strh	r3, [r7, #32]
 800caa2:	687a      	ldr	r2, [r7, #4]
 800caa4:	683b      	ldr	r3, [r7, #0]
 800caa6:	781b      	ldrb	r3, [r3, #0]
 800caa8:	009b      	lsls	r3, r3, #2
 800caaa:	441a      	add	r2, r3
 800caac:	8c3b      	ldrh	r3, [r7, #32]
 800caae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cab2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cab6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800caba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cabe:	b29b      	uxth	r3, r3
 800cac0:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800cac2:	683b      	ldr	r3, [r7, #0]
 800cac4:	781b      	ldrb	r3, [r3, #0]
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d124      	bne.n	800cb14 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800caca:	687a      	ldr	r2, [r7, #4]
 800cacc:	683b      	ldr	r3, [r7, #0]
 800cace:	781b      	ldrb	r3, [r3, #0]
 800cad0:	009b      	lsls	r3, r3, #2
 800cad2:	4413      	add	r3, r2
 800cad4:	881b      	ldrh	r3, [r3, #0]
 800cad6:	b29b      	uxth	r3, r3
 800cad8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cadc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cae0:	83bb      	strh	r3, [r7, #28]
 800cae2:	8bbb      	ldrh	r3, [r7, #28]
 800cae4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800cae8:	83bb      	strh	r3, [r7, #28]
 800caea:	8bbb      	ldrh	r3, [r7, #28]
 800caec:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800caf0:	83bb      	strh	r3, [r7, #28]
 800caf2:	687a      	ldr	r2, [r7, #4]
 800caf4:	683b      	ldr	r3, [r7, #0]
 800caf6:	781b      	ldrb	r3, [r3, #0]
 800caf8:	009b      	lsls	r3, r3, #2
 800cafa:	441a      	add	r2, r3
 800cafc:	8bbb      	ldrh	r3, [r7, #28]
 800cafe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cb02:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cb06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cb0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb0e:	b29b      	uxth	r3, r3
 800cb10:	8013      	strh	r3, [r2, #0]
 800cb12:	e306      	b.n	800d122 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800cb14:	687a      	ldr	r2, [r7, #4]
 800cb16:	683b      	ldr	r3, [r7, #0]
 800cb18:	781b      	ldrb	r3, [r3, #0]
 800cb1a:	009b      	lsls	r3, r3, #2
 800cb1c:	4413      	add	r3, r2
 800cb1e:	881b      	ldrh	r3, [r3, #0]
 800cb20:	b29b      	uxth	r3, r3
 800cb22:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cb26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb2a:	83fb      	strh	r3, [r7, #30]
 800cb2c:	8bfb      	ldrh	r3, [r7, #30]
 800cb2e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800cb32:	83fb      	strh	r3, [r7, #30]
 800cb34:	687a      	ldr	r2, [r7, #4]
 800cb36:	683b      	ldr	r3, [r7, #0]
 800cb38:	781b      	ldrb	r3, [r3, #0]
 800cb3a:	009b      	lsls	r3, r3, #2
 800cb3c:	441a      	add	r2, r3
 800cb3e:	8bfb      	ldrh	r3, [r7, #30]
 800cb40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cb44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cb48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cb4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb50:	b29b      	uxth	r3, r3
 800cb52:	8013      	strh	r3, [r2, #0]
 800cb54:	e2e5      	b.n	800d122 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800cb56:	683b      	ldr	r3, [r7, #0]
 800cb58:	78db      	ldrb	r3, [r3, #3]
 800cb5a:	2b02      	cmp	r3, #2
 800cb5c:	d11e      	bne.n	800cb9c <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800cb5e:	687a      	ldr	r2, [r7, #4]
 800cb60:	683b      	ldr	r3, [r7, #0]
 800cb62:	781b      	ldrb	r3, [r3, #0]
 800cb64:	009b      	lsls	r3, r3, #2
 800cb66:	4413      	add	r3, r2
 800cb68:	881b      	ldrh	r3, [r3, #0]
 800cb6a:	b29b      	uxth	r3, r3
 800cb6c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cb70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb74:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800cb78:	687a      	ldr	r2, [r7, #4]
 800cb7a:	683b      	ldr	r3, [r7, #0]
 800cb7c:	781b      	ldrb	r3, [r3, #0]
 800cb7e:	009b      	lsls	r3, r3, #2
 800cb80:	441a      	add	r2, r3
 800cb82:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800cb86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cb8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cb8e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800cb92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb96:	b29b      	uxth	r3, r3
 800cb98:	8013      	strh	r3, [r2, #0]
 800cb9a:	e01d      	b.n	800cbd8 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800cb9c:	687a      	ldr	r2, [r7, #4]
 800cb9e:	683b      	ldr	r3, [r7, #0]
 800cba0:	781b      	ldrb	r3, [r3, #0]
 800cba2:	009b      	lsls	r3, r3, #2
 800cba4:	4413      	add	r3, r2
 800cba6:	881b      	ldrh	r3, [r3, #0]
 800cba8:	b29b      	uxth	r3, r3
 800cbaa:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800cbae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cbb2:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800cbb6:	687a      	ldr	r2, [r7, #4]
 800cbb8:	683b      	ldr	r3, [r7, #0]
 800cbba:	781b      	ldrb	r3, [r3, #0]
 800cbbc:	009b      	lsls	r3, r3, #2
 800cbbe:	441a      	add	r2, r3
 800cbc0:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800cbc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cbc8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cbcc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cbd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cbd4:	b29b      	uxth	r3, r3
 800cbd6:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cbe2:	b29b      	uxth	r3, r3
 800cbe4:	461a      	mov	r2, r3
 800cbe6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cbe8:	4413      	add	r3, r2
 800cbea:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cbec:	683b      	ldr	r3, [r7, #0]
 800cbee:	781b      	ldrb	r3, [r3, #0]
 800cbf0:	00da      	lsls	r2, r3, #3
 800cbf2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cbf4:	4413      	add	r3, r2
 800cbf6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800cbfa:	67bb      	str	r3, [r7, #120]	@ 0x78
 800cbfc:	683b      	ldr	r3, [r7, #0]
 800cbfe:	891b      	ldrh	r3, [r3, #8]
 800cc00:	085b      	lsrs	r3, r3, #1
 800cc02:	b29b      	uxth	r3, r3
 800cc04:	005b      	lsls	r3, r3, #1
 800cc06:	b29a      	uxth	r2, r3
 800cc08:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cc0a:	801a      	strh	r2, [r3, #0]
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	677b      	str	r3, [r7, #116]	@ 0x74
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cc16:	b29b      	uxth	r3, r3
 800cc18:	461a      	mov	r2, r3
 800cc1a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cc1c:	4413      	add	r3, r2
 800cc1e:	677b      	str	r3, [r7, #116]	@ 0x74
 800cc20:	683b      	ldr	r3, [r7, #0]
 800cc22:	781b      	ldrb	r3, [r3, #0]
 800cc24:	00da      	lsls	r2, r3, #3
 800cc26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cc28:	4413      	add	r3, r2
 800cc2a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800cc2e:	673b      	str	r3, [r7, #112]	@ 0x70
 800cc30:	683b      	ldr	r3, [r7, #0]
 800cc32:	895b      	ldrh	r3, [r3, #10]
 800cc34:	085b      	lsrs	r3, r3, #1
 800cc36:	b29b      	uxth	r3, r3
 800cc38:	005b      	lsls	r3, r3, #1
 800cc3a:	b29a      	uxth	r2, r3
 800cc3c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cc3e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800cc40:	683b      	ldr	r3, [r7, #0]
 800cc42:	785b      	ldrb	r3, [r3, #1]
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	f040 81af 	bne.w	800cfa8 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cc4a:	687a      	ldr	r2, [r7, #4]
 800cc4c:	683b      	ldr	r3, [r7, #0]
 800cc4e:	781b      	ldrb	r3, [r3, #0]
 800cc50:	009b      	lsls	r3, r3, #2
 800cc52:	4413      	add	r3, r2
 800cc54:	881b      	ldrh	r3, [r3, #0]
 800cc56:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800cc5a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800cc5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d01d      	beq.n	800cca2 <USB_ActivateEndpoint+0x53e>
 800cc66:	687a      	ldr	r2, [r7, #4]
 800cc68:	683b      	ldr	r3, [r7, #0]
 800cc6a:	781b      	ldrb	r3, [r3, #0]
 800cc6c:	009b      	lsls	r3, r3, #2
 800cc6e:	4413      	add	r3, r2
 800cc70:	881b      	ldrh	r3, [r3, #0]
 800cc72:	b29b      	uxth	r3, r3
 800cc74:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cc78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc7c:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800cc80:	687a      	ldr	r2, [r7, #4]
 800cc82:	683b      	ldr	r3, [r7, #0]
 800cc84:	781b      	ldrb	r3, [r3, #0]
 800cc86:	009b      	lsls	r3, r3, #2
 800cc88:	441a      	add	r2, r3
 800cc8a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800cc8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc96:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cc9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc9e:	b29b      	uxth	r3, r3
 800cca0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800cca2:	687a      	ldr	r2, [r7, #4]
 800cca4:	683b      	ldr	r3, [r7, #0]
 800cca6:	781b      	ldrb	r3, [r3, #0]
 800cca8:	009b      	lsls	r3, r3, #2
 800ccaa:	4413      	add	r3, r2
 800ccac:	881b      	ldrh	r3, [r3, #0]
 800ccae:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800ccb2:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800ccb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d01d      	beq.n	800ccfa <USB_ActivateEndpoint+0x596>
 800ccbe:	687a      	ldr	r2, [r7, #4]
 800ccc0:	683b      	ldr	r3, [r7, #0]
 800ccc2:	781b      	ldrb	r3, [r3, #0]
 800ccc4:	009b      	lsls	r3, r3, #2
 800ccc6:	4413      	add	r3, r2
 800ccc8:	881b      	ldrh	r3, [r3, #0]
 800ccca:	b29b      	uxth	r3, r3
 800cccc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ccd0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ccd4:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800ccd8:	687a      	ldr	r2, [r7, #4]
 800ccda:	683b      	ldr	r3, [r7, #0]
 800ccdc:	781b      	ldrb	r3, [r3, #0]
 800ccde:	009b      	lsls	r3, r3, #2
 800cce0:	441a      	add	r2, r3
 800cce2:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800cce6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ccea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ccee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ccf2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ccf6:	b29b      	uxth	r3, r3
 800ccf8:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800ccfa:	683b      	ldr	r3, [r7, #0]
 800ccfc:	785b      	ldrb	r3, [r3, #1]
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d16b      	bne.n	800cdda <USB_ActivateEndpoint+0x676>
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cd0c:	b29b      	uxth	r3, r3
 800cd0e:	461a      	mov	r2, r3
 800cd10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd12:	4413      	add	r3, r2
 800cd14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cd16:	683b      	ldr	r3, [r7, #0]
 800cd18:	781b      	ldrb	r3, [r3, #0]
 800cd1a:	00da      	lsls	r2, r3, #3
 800cd1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd1e:	4413      	add	r3, r2
 800cd20:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cd24:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cd26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cd28:	881b      	ldrh	r3, [r3, #0]
 800cd2a:	b29b      	uxth	r3, r3
 800cd2c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cd30:	b29a      	uxth	r2, r3
 800cd32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cd34:	801a      	strh	r2, [r3, #0]
 800cd36:	683b      	ldr	r3, [r7, #0]
 800cd38:	691b      	ldr	r3, [r3, #16]
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d10a      	bne.n	800cd54 <USB_ActivateEndpoint+0x5f0>
 800cd3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cd40:	881b      	ldrh	r3, [r3, #0]
 800cd42:	b29b      	uxth	r3, r3
 800cd44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cd48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cd4c:	b29a      	uxth	r2, r3
 800cd4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cd50:	801a      	strh	r2, [r3, #0]
 800cd52:	e05d      	b.n	800ce10 <USB_ActivateEndpoint+0x6ac>
 800cd54:	683b      	ldr	r3, [r7, #0]
 800cd56:	691b      	ldr	r3, [r3, #16]
 800cd58:	2b3e      	cmp	r3, #62	@ 0x3e
 800cd5a:	d81c      	bhi.n	800cd96 <USB_ActivateEndpoint+0x632>
 800cd5c:	683b      	ldr	r3, [r7, #0]
 800cd5e:	691b      	ldr	r3, [r3, #16]
 800cd60:	085b      	lsrs	r3, r3, #1
 800cd62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cd66:	683b      	ldr	r3, [r7, #0]
 800cd68:	691b      	ldr	r3, [r3, #16]
 800cd6a:	f003 0301 	and.w	r3, r3, #1
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d004      	beq.n	800cd7c <USB_ActivateEndpoint+0x618>
 800cd72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cd76:	3301      	adds	r3, #1
 800cd78:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cd7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cd7e:	881b      	ldrh	r3, [r3, #0]
 800cd80:	b29a      	uxth	r2, r3
 800cd82:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cd86:	b29b      	uxth	r3, r3
 800cd88:	029b      	lsls	r3, r3, #10
 800cd8a:	b29b      	uxth	r3, r3
 800cd8c:	4313      	orrs	r3, r2
 800cd8e:	b29a      	uxth	r2, r3
 800cd90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cd92:	801a      	strh	r2, [r3, #0]
 800cd94:	e03c      	b.n	800ce10 <USB_ActivateEndpoint+0x6ac>
 800cd96:	683b      	ldr	r3, [r7, #0]
 800cd98:	691b      	ldr	r3, [r3, #16]
 800cd9a:	095b      	lsrs	r3, r3, #5
 800cd9c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cda0:	683b      	ldr	r3, [r7, #0]
 800cda2:	691b      	ldr	r3, [r3, #16]
 800cda4:	f003 031f 	and.w	r3, r3, #31
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d104      	bne.n	800cdb6 <USB_ActivateEndpoint+0x652>
 800cdac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cdb0:	3b01      	subs	r3, #1
 800cdb2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cdb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cdb8:	881b      	ldrh	r3, [r3, #0]
 800cdba:	b29a      	uxth	r2, r3
 800cdbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cdc0:	b29b      	uxth	r3, r3
 800cdc2:	029b      	lsls	r3, r3, #10
 800cdc4:	b29b      	uxth	r3, r3
 800cdc6:	4313      	orrs	r3, r2
 800cdc8:	b29b      	uxth	r3, r3
 800cdca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cdce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cdd2:	b29a      	uxth	r2, r3
 800cdd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cdd6:	801a      	strh	r2, [r3, #0]
 800cdd8:	e01a      	b.n	800ce10 <USB_ActivateEndpoint+0x6ac>
 800cdda:	683b      	ldr	r3, [r7, #0]
 800cddc:	785b      	ldrb	r3, [r3, #1]
 800cdde:	2b01      	cmp	r3, #1
 800cde0:	d116      	bne.n	800ce10 <USB_ActivateEndpoint+0x6ac>
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	657b      	str	r3, [r7, #84]	@ 0x54
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cdec:	b29b      	uxth	r3, r3
 800cdee:	461a      	mov	r2, r3
 800cdf0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cdf2:	4413      	add	r3, r2
 800cdf4:	657b      	str	r3, [r7, #84]	@ 0x54
 800cdf6:	683b      	ldr	r3, [r7, #0]
 800cdf8:	781b      	ldrb	r3, [r3, #0]
 800cdfa:	00da      	lsls	r2, r3, #3
 800cdfc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cdfe:	4413      	add	r3, r2
 800ce00:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ce04:	653b      	str	r3, [r7, #80]	@ 0x50
 800ce06:	683b      	ldr	r3, [r7, #0]
 800ce08:	691b      	ldr	r3, [r3, #16]
 800ce0a:	b29a      	uxth	r2, r3
 800ce0c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ce0e:	801a      	strh	r2, [r3, #0]
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	647b      	str	r3, [r7, #68]	@ 0x44
 800ce14:	683b      	ldr	r3, [r7, #0]
 800ce16:	785b      	ldrb	r3, [r3, #1]
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d16b      	bne.n	800cef4 <USB_ActivateEndpoint+0x790>
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce26:	b29b      	uxth	r3, r3
 800ce28:	461a      	mov	r2, r3
 800ce2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce2c:	4413      	add	r3, r2
 800ce2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ce30:	683b      	ldr	r3, [r7, #0]
 800ce32:	781b      	ldrb	r3, [r3, #0]
 800ce34:	00da      	lsls	r2, r3, #3
 800ce36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce38:	4413      	add	r3, r2
 800ce3a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ce3e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ce40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce42:	881b      	ldrh	r3, [r3, #0]
 800ce44:	b29b      	uxth	r3, r3
 800ce46:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ce4a:	b29a      	uxth	r2, r3
 800ce4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce4e:	801a      	strh	r2, [r3, #0]
 800ce50:	683b      	ldr	r3, [r7, #0]
 800ce52:	691b      	ldr	r3, [r3, #16]
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d10a      	bne.n	800ce6e <USB_ActivateEndpoint+0x70a>
 800ce58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce5a:	881b      	ldrh	r3, [r3, #0]
 800ce5c:	b29b      	uxth	r3, r3
 800ce5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ce62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ce66:	b29a      	uxth	r2, r3
 800ce68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce6a:	801a      	strh	r2, [r3, #0]
 800ce6c:	e05b      	b.n	800cf26 <USB_ActivateEndpoint+0x7c2>
 800ce6e:	683b      	ldr	r3, [r7, #0]
 800ce70:	691b      	ldr	r3, [r3, #16]
 800ce72:	2b3e      	cmp	r3, #62	@ 0x3e
 800ce74:	d81c      	bhi.n	800ceb0 <USB_ActivateEndpoint+0x74c>
 800ce76:	683b      	ldr	r3, [r7, #0]
 800ce78:	691b      	ldr	r3, [r3, #16]
 800ce7a:	085b      	lsrs	r3, r3, #1
 800ce7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ce80:	683b      	ldr	r3, [r7, #0]
 800ce82:	691b      	ldr	r3, [r3, #16]
 800ce84:	f003 0301 	and.w	r3, r3, #1
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d004      	beq.n	800ce96 <USB_ActivateEndpoint+0x732>
 800ce8c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ce90:	3301      	adds	r3, #1
 800ce92:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ce96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce98:	881b      	ldrh	r3, [r3, #0]
 800ce9a:	b29a      	uxth	r2, r3
 800ce9c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cea0:	b29b      	uxth	r3, r3
 800cea2:	029b      	lsls	r3, r3, #10
 800cea4:	b29b      	uxth	r3, r3
 800cea6:	4313      	orrs	r3, r2
 800cea8:	b29a      	uxth	r2, r3
 800ceaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ceac:	801a      	strh	r2, [r3, #0]
 800ceae:	e03a      	b.n	800cf26 <USB_ActivateEndpoint+0x7c2>
 800ceb0:	683b      	ldr	r3, [r7, #0]
 800ceb2:	691b      	ldr	r3, [r3, #16]
 800ceb4:	095b      	lsrs	r3, r3, #5
 800ceb6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ceba:	683b      	ldr	r3, [r7, #0]
 800cebc:	691b      	ldr	r3, [r3, #16]
 800cebe:	f003 031f 	and.w	r3, r3, #31
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d104      	bne.n	800ced0 <USB_ActivateEndpoint+0x76c>
 800cec6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ceca:	3b01      	subs	r3, #1
 800cecc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ced0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ced2:	881b      	ldrh	r3, [r3, #0]
 800ced4:	b29a      	uxth	r2, r3
 800ced6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ceda:	b29b      	uxth	r3, r3
 800cedc:	029b      	lsls	r3, r3, #10
 800cede:	b29b      	uxth	r3, r3
 800cee0:	4313      	orrs	r3, r2
 800cee2:	b29b      	uxth	r3, r3
 800cee4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cee8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ceec:	b29a      	uxth	r2, r3
 800ceee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cef0:	801a      	strh	r2, [r3, #0]
 800cef2:	e018      	b.n	800cf26 <USB_ActivateEndpoint+0x7c2>
 800cef4:	683b      	ldr	r3, [r7, #0]
 800cef6:	785b      	ldrb	r3, [r3, #1]
 800cef8:	2b01      	cmp	r3, #1
 800cefa:	d114      	bne.n	800cf26 <USB_ActivateEndpoint+0x7c2>
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf02:	b29b      	uxth	r3, r3
 800cf04:	461a      	mov	r2, r3
 800cf06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf08:	4413      	add	r3, r2
 800cf0a:	647b      	str	r3, [r7, #68]	@ 0x44
 800cf0c:	683b      	ldr	r3, [r7, #0]
 800cf0e:	781b      	ldrb	r3, [r3, #0]
 800cf10:	00da      	lsls	r2, r3, #3
 800cf12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf14:	4413      	add	r3, r2
 800cf16:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cf1a:	643b      	str	r3, [r7, #64]	@ 0x40
 800cf1c:	683b      	ldr	r3, [r7, #0]
 800cf1e:	691b      	ldr	r3, [r3, #16]
 800cf20:	b29a      	uxth	r2, r3
 800cf22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf24:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800cf26:	687a      	ldr	r2, [r7, #4]
 800cf28:	683b      	ldr	r3, [r7, #0]
 800cf2a:	781b      	ldrb	r3, [r3, #0]
 800cf2c:	009b      	lsls	r3, r3, #2
 800cf2e:	4413      	add	r3, r2
 800cf30:	881b      	ldrh	r3, [r3, #0]
 800cf32:	b29b      	uxth	r3, r3
 800cf34:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cf38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cf3c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800cf3e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cf40:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800cf44:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800cf46:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cf48:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800cf4c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800cf4e:	687a      	ldr	r2, [r7, #4]
 800cf50:	683b      	ldr	r3, [r7, #0]
 800cf52:	781b      	ldrb	r3, [r3, #0]
 800cf54:	009b      	lsls	r3, r3, #2
 800cf56:	441a      	add	r2, r3
 800cf58:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cf5a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cf5e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cf62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cf66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf6a:	b29b      	uxth	r3, r3
 800cf6c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800cf6e:	687a      	ldr	r2, [r7, #4]
 800cf70:	683b      	ldr	r3, [r7, #0]
 800cf72:	781b      	ldrb	r3, [r3, #0]
 800cf74:	009b      	lsls	r3, r3, #2
 800cf76:	4413      	add	r3, r2
 800cf78:	881b      	ldrh	r3, [r3, #0]
 800cf7a:	b29b      	uxth	r3, r3
 800cf7c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cf80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cf84:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800cf86:	687a      	ldr	r2, [r7, #4]
 800cf88:	683b      	ldr	r3, [r7, #0]
 800cf8a:	781b      	ldrb	r3, [r3, #0]
 800cf8c:	009b      	lsls	r3, r3, #2
 800cf8e:	441a      	add	r2, r3
 800cf90:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800cf92:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cf96:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cf9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cf9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cfa2:	b29b      	uxth	r3, r3
 800cfa4:	8013      	strh	r3, [r2, #0]
 800cfa6:	e0bc      	b.n	800d122 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cfa8:	687a      	ldr	r2, [r7, #4]
 800cfaa:	683b      	ldr	r3, [r7, #0]
 800cfac:	781b      	ldrb	r3, [r3, #0]
 800cfae:	009b      	lsls	r3, r3, #2
 800cfb0:	4413      	add	r3, r2
 800cfb2:	881b      	ldrh	r3, [r3, #0]
 800cfb4:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800cfb8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800cfbc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d01d      	beq.n	800d000 <USB_ActivateEndpoint+0x89c>
 800cfc4:	687a      	ldr	r2, [r7, #4]
 800cfc6:	683b      	ldr	r3, [r7, #0]
 800cfc8:	781b      	ldrb	r3, [r3, #0]
 800cfca:	009b      	lsls	r3, r3, #2
 800cfcc:	4413      	add	r3, r2
 800cfce:	881b      	ldrh	r3, [r3, #0]
 800cfd0:	b29b      	uxth	r3, r3
 800cfd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cfd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cfda:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800cfde:	687a      	ldr	r2, [r7, #4]
 800cfe0:	683b      	ldr	r3, [r7, #0]
 800cfe2:	781b      	ldrb	r3, [r3, #0]
 800cfe4:	009b      	lsls	r3, r3, #2
 800cfe6:	441a      	add	r2, r3
 800cfe8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800cfec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cff0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cff4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cff8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cffc:	b29b      	uxth	r3, r3
 800cffe:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d000:	687a      	ldr	r2, [r7, #4]
 800d002:	683b      	ldr	r3, [r7, #0]
 800d004:	781b      	ldrb	r3, [r3, #0]
 800d006:	009b      	lsls	r3, r3, #2
 800d008:	4413      	add	r3, r2
 800d00a:	881b      	ldrh	r3, [r3, #0]
 800d00c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800d010:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800d014:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d01d      	beq.n	800d058 <USB_ActivateEndpoint+0x8f4>
 800d01c:	687a      	ldr	r2, [r7, #4]
 800d01e:	683b      	ldr	r3, [r7, #0]
 800d020:	781b      	ldrb	r3, [r3, #0]
 800d022:	009b      	lsls	r3, r3, #2
 800d024:	4413      	add	r3, r2
 800d026:	881b      	ldrh	r3, [r3, #0]
 800d028:	b29b      	uxth	r3, r3
 800d02a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d02e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d032:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800d036:	687a      	ldr	r2, [r7, #4]
 800d038:	683b      	ldr	r3, [r7, #0]
 800d03a:	781b      	ldrb	r3, [r3, #0]
 800d03c:	009b      	lsls	r3, r3, #2
 800d03e:	441a      	add	r2, r3
 800d040:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800d044:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d048:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d04c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d050:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d054:	b29b      	uxth	r3, r3
 800d056:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d058:	683b      	ldr	r3, [r7, #0]
 800d05a:	78db      	ldrb	r3, [r3, #3]
 800d05c:	2b01      	cmp	r3, #1
 800d05e:	d024      	beq.n	800d0aa <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d060:	687a      	ldr	r2, [r7, #4]
 800d062:	683b      	ldr	r3, [r7, #0]
 800d064:	781b      	ldrb	r3, [r3, #0]
 800d066:	009b      	lsls	r3, r3, #2
 800d068:	4413      	add	r3, r2
 800d06a:	881b      	ldrh	r3, [r3, #0]
 800d06c:	b29b      	uxth	r3, r3
 800d06e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d072:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d076:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800d07a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800d07e:	f083 0320 	eor.w	r3, r3, #32
 800d082:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800d086:	687a      	ldr	r2, [r7, #4]
 800d088:	683b      	ldr	r3, [r7, #0]
 800d08a:	781b      	ldrb	r3, [r3, #0]
 800d08c:	009b      	lsls	r3, r3, #2
 800d08e:	441a      	add	r2, r3
 800d090:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800d094:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d098:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d09c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d0a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d0a4:	b29b      	uxth	r3, r3
 800d0a6:	8013      	strh	r3, [r2, #0]
 800d0a8:	e01d      	b.n	800d0e6 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d0aa:	687a      	ldr	r2, [r7, #4]
 800d0ac:	683b      	ldr	r3, [r7, #0]
 800d0ae:	781b      	ldrb	r3, [r3, #0]
 800d0b0:	009b      	lsls	r3, r3, #2
 800d0b2:	4413      	add	r3, r2
 800d0b4:	881b      	ldrh	r3, [r3, #0]
 800d0b6:	b29b      	uxth	r3, r3
 800d0b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d0bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d0c0:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800d0c4:	687a      	ldr	r2, [r7, #4]
 800d0c6:	683b      	ldr	r3, [r7, #0]
 800d0c8:	781b      	ldrb	r3, [r3, #0]
 800d0ca:	009b      	lsls	r3, r3, #2
 800d0cc:	441a      	add	r2, r3
 800d0ce:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800d0d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d0d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d0da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d0de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d0e2:	b29b      	uxth	r3, r3
 800d0e4:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d0e6:	687a      	ldr	r2, [r7, #4]
 800d0e8:	683b      	ldr	r3, [r7, #0]
 800d0ea:	781b      	ldrb	r3, [r3, #0]
 800d0ec:	009b      	lsls	r3, r3, #2
 800d0ee:	4413      	add	r3, r2
 800d0f0:	881b      	ldrh	r3, [r3, #0]
 800d0f2:	b29b      	uxth	r3, r3
 800d0f4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d0f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d0fc:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800d100:	687a      	ldr	r2, [r7, #4]
 800d102:	683b      	ldr	r3, [r7, #0]
 800d104:	781b      	ldrb	r3, [r3, #0]
 800d106:	009b      	lsls	r3, r3, #2
 800d108:	441a      	add	r2, r3
 800d10a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800d10e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d112:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d116:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d11a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d11e:	b29b      	uxth	r3, r3
 800d120:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800d122:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800d126:	4618      	mov	r0, r3
 800d128:	379c      	adds	r7, #156	@ 0x9c
 800d12a:	46bd      	mov	sp, r7
 800d12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d130:	4770      	bx	lr
 800d132:	bf00      	nop

0800d134 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d134:	b480      	push	{r7}
 800d136:	b08d      	sub	sp, #52	@ 0x34
 800d138:	af00      	add	r7, sp, #0
 800d13a:	6078      	str	r0, [r7, #4]
 800d13c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800d13e:	683b      	ldr	r3, [r7, #0]
 800d140:	7b1b      	ldrb	r3, [r3, #12]
 800d142:	2b00      	cmp	r3, #0
 800d144:	f040 808e 	bne.w	800d264 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800d148:	683b      	ldr	r3, [r7, #0]
 800d14a:	785b      	ldrb	r3, [r3, #1]
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d044      	beq.n	800d1da <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d150:	687a      	ldr	r2, [r7, #4]
 800d152:	683b      	ldr	r3, [r7, #0]
 800d154:	781b      	ldrb	r3, [r3, #0]
 800d156:	009b      	lsls	r3, r3, #2
 800d158:	4413      	add	r3, r2
 800d15a:	881b      	ldrh	r3, [r3, #0]
 800d15c:	81bb      	strh	r3, [r7, #12]
 800d15e:	89bb      	ldrh	r3, [r7, #12]
 800d160:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d164:	2b00      	cmp	r3, #0
 800d166:	d01b      	beq.n	800d1a0 <USB_DeactivateEndpoint+0x6c>
 800d168:	687a      	ldr	r2, [r7, #4]
 800d16a:	683b      	ldr	r3, [r7, #0]
 800d16c:	781b      	ldrb	r3, [r3, #0]
 800d16e:	009b      	lsls	r3, r3, #2
 800d170:	4413      	add	r3, r2
 800d172:	881b      	ldrh	r3, [r3, #0]
 800d174:	b29b      	uxth	r3, r3
 800d176:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d17a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d17e:	817b      	strh	r3, [r7, #10]
 800d180:	687a      	ldr	r2, [r7, #4]
 800d182:	683b      	ldr	r3, [r7, #0]
 800d184:	781b      	ldrb	r3, [r3, #0]
 800d186:	009b      	lsls	r3, r3, #2
 800d188:	441a      	add	r2, r3
 800d18a:	897b      	ldrh	r3, [r7, #10]
 800d18c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d190:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d194:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d198:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d19c:	b29b      	uxth	r3, r3
 800d19e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d1a0:	687a      	ldr	r2, [r7, #4]
 800d1a2:	683b      	ldr	r3, [r7, #0]
 800d1a4:	781b      	ldrb	r3, [r3, #0]
 800d1a6:	009b      	lsls	r3, r3, #2
 800d1a8:	4413      	add	r3, r2
 800d1aa:	881b      	ldrh	r3, [r3, #0]
 800d1ac:	b29b      	uxth	r3, r3
 800d1ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d1b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d1b6:	813b      	strh	r3, [r7, #8]
 800d1b8:	687a      	ldr	r2, [r7, #4]
 800d1ba:	683b      	ldr	r3, [r7, #0]
 800d1bc:	781b      	ldrb	r3, [r3, #0]
 800d1be:	009b      	lsls	r3, r3, #2
 800d1c0:	441a      	add	r2, r3
 800d1c2:	893b      	ldrh	r3, [r7, #8]
 800d1c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d1c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d1cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d1d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d1d4:	b29b      	uxth	r3, r3
 800d1d6:	8013      	strh	r3, [r2, #0]
 800d1d8:	e192      	b.n	800d500 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d1da:	687a      	ldr	r2, [r7, #4]
 800d1dc:	683b      	ldr	r3, [r7, #0]
 800d1de:	781b      	ldrb	r3, [r3, #0]
 800d1e0:	009b      	lsls	r3, r3, #2
 800d1e2:	4413      	add	r3, r2
 800d1e4:	881b      	ldrh	r3, [r3, #0]
 800d1e6:	827b      	strh	r3, [r7, #18]
 800d1e8:	8a7b      	ldrh	r3, [r7, #18]
 800d1ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d01b      	beq.n	800d22a <USB_DeactivateEndpoint+0xf6>
 800d1f2:	687a      	ldr	r2, [r7, #4]
 800d1f4:	683b      	ldr	r3, [r7, #0]
 800d1f6:	781b      	ldrb	r3, [r3, #0]
 800d1f8:	009b      	lsls	r3, r3, #2
 800d1fa:	4413      	add	r3, r2
 800d1fc:	881b      	ldrh	r3, [r3, #0]
 800d1fe:	b29b      	uxth	r3, r3
 800d200:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d204:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d208:	823b      	strh	r3, [r7, #16]
 800d20a:	687a      	ldr	r2, [r7, #4]
 800d20c:	683b      	ldr	r3, [r7, #0]
 800d20e:	781b      	ldrb	r3, [r3, #0]
 800d210:	009b      	lsls	r3, r3, #2
 800d212:	441a      	add	r2, r3
 800d214:	8a3b      	ldrh	r3, [r7, #16]
 800d216:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d21a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d21e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d222:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d226:	b29b      	uxth	r3, r3
 800d228:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d22a:	687a      	ldr	r2, [r7, #4]
 800d22c:	683b      	ldr	r3, [r7, #0]
 800d22e:	781b      	ldrb	r3, [r3, #0]
 800d230:	009b      	lsls	r3, r3, #2
 800d232:	4413      	add	r3, r2
 800d234:	881b      	ldrh	r3, [r3, #0]
 800d236:	b29b      	uxth	r3, r3
 800d238:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d23c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d240:	81fb      	strh	r3, [r7, #14]
 800d242:	687a      	ldr	r2, [r7, #4]
 800d244:	683b      	ldr	r3, [r7, #0]
 800d246:	781b      	ldrb	r3, [r3, #0]
 800d248:	009b      	lsls	r3, r3, #2
 800d24a:	441a      	add	r2, r3
 800d24c:	89fb      	ldrh	r3, [r7, #14]
 800d24e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d252:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d256:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d25a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d25e:	b29b      	uxth	r3, r3
 800d260:	8013      	strh	r3, [r2, #0]
 800d262:	e14d      	b.n	800d500 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800d264:	683b      	ldr	r3, [r7, #0]
 800d266:	785b      	ldrb	r3, [r3, #1]
 800d268:	2b00      	cmp	r3, #0
 800d26a:	f040 80a5 	bne.w	800d3b8 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d26e:	687a      	ldr	r2, [r7, #4]
 800d270:	683b      	ldr	r3, [r7, #0]
 800d272:	781b      	ldrb	r3, [r3, #0]
 800d274:	009b      	lsls	r3, r3, #2
 800d276:	4413      	add	r3, r2
 800d278:	881b      	ldrh	r3, [r3, #0]
 800d27a:	843b      	strh	r3, [r7, #32]
 800d27c:	8c3b      	ldrh	r3, [r7, #32]
 800d27e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d282:	2b00      	cmp	r3, #0
 800d284:	d01b      	beq.n	800d2be <USB_DeactivateEndpoint+0x18a>
 800d286:	687a      	ldr	r2, [r7, #4]
 800d288:	683b      	ldr	r3, [r7, #0]
 800d28a:	781b      	ldrb	r3, [r3, #0]
 800d28c:	009b      	lsls	r3, r3, #2
 800d28e:	4413      	add	r3, r2
 800d290:	881b      	ldrh	r3, [r3, #0]
 800d292:	b29b      	uxth	r3, r3
 800d294:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d298:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d29c:	83fb      	strh	r3, [r7, #30]
 800d29e:	687a      	ldr	r2, [r7, #4]
 800d2a0:	683b      	ldr	r3, [r7, #0]
 800d2a2:	781b      	ldrb	r3, [r3, #0]
 800d2a4:	009b      	lsls	r3, r3, #2
 800d2a6:	441a      	add	r2, r3
 800d2a8:	8bfb      	ldrh	r3, [r7, #30]
 800d2aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d2ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d2b2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d2b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d2ba:	b29b      	uxth	r3, r3
 800d2bc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d2be:	687a      	ldr	r2, [r7, #4]
 800d2c0:	683b      	ldr	r3, [r7, #0]
 800d2c2:	781b      	ldrb	r3, [r3, #0]
 800d2c4:	009b      	lsls	r3, r3, #2
 800d2c6:	4413      	add	r3, r2
 800d2c8:	881b      	ldrh	r3, [r3, #0]
 800d2ca:	83bb      	strh	r3, [r7, #28]
 800d2cc:	8bbb      	ldrh	r3, [r7, #28]
 800d2ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d01b      	beq.n	800d30e <USB_DeactivateEndpoint+0x1da>
 800d2d6:	687a      	ldr	r2, [r7, #4]
 800d2d8:	683b      	ldr	r3, [r7, #0]
 800d2da:	781b      	ldrb	r3, [r3, #0]
 800d2dc:	009b      	lsls	r3, r3, #2
 800d2de:	4413      	add	r3, r2
 800d2e0:	881b      	ldrh	r3, [r3, #0]
 800d2e2:	b29b      	uxth	r3, r3
 800d2e4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d2e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d2ec:	837b      	strh	r3, [r7, #26]
 800d2ee:	687a      	ldr	r2, [r7, #4]
 800d2f0:	683b      	ldr	r3, [r7, #0]
 800d2f2:	781b      	ldrb	r3, [r3, #0]
 800d2f4:	009b      	lsls	r3, r3, #2
 800d2f6:	441a      	add	r2, r3
 800d2f8:	8b7b      	ldrh	r3, [r7, #26]
 800d2fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d2fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d302:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d306:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d30a:	b29b      	uxth	r3, r3
 800d30c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800d30e:	687a      	ldr	r2, [r7, #4]
 800d310:	683b      	ldr	r3, [r7, #0]
 800d312:	781b      	ldrb	r3, [r3, #0]
 800d314:	009b      	lsls	r3, r3, #2
 800d316:	4413      	add	r3, r2
 800d318:	881b      	ldrh	r3, [r3, #0]
 800d31a:	b29b      	uxth	r3, r3
 800d31c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d320:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d324:	833b      	strh	r3, [r7, #24]
 800d326:	687a      	ldr	r2, [r7, #4]
 800d328:	683b      	ldr	r3, [r7, #0]
 800d32a:	781b      	ldrb	r3, [r3, #0]
 800d32c:	009b      	lsls	r3, r3, #2
 800d32e:	441a      	add	r2, r3
 800d330:	8b3b      	ldrh	r3, [r7, #24]
 800d332:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d336:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d33a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d33e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d342:	b29b      	uxth	r3, r3
 800d344:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d346:	687a      	ldr	r2, [r7, #4]
 800d348:	683b      	ldr	r3, [r7, #0]
 800d34a:	781b      	ldrb	r3, [r3, #0]
 800d34c:	009b      	lsls	r3, r3, #2
 800d34e:	4413      	add	r3, r2
 800d350:	881b      	ldrh	r3, [r3, #0]
 800d352:	b29b      	uxth	r3, r3
 800d354:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d358:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d35c:	82fb      	strh	r3, [r7, #22]
 800d35e:	687a      	ldr	r2, [r7, #4]
 800d360:	683b      	ldr	r3, [r7, #0]
 800d362:	781b      	ldrb	r3, [r3, #0]
 800d364:	009b      	lsls	r3, r3, #2
 800d366:	441a      	add	r2, r3
 800d368:	8afb      	ldrh	r3, [r7, #22]
 800d36a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d36e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d372:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d376:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d37a:	b29b      	uxth	r3, r3
 800d37c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d37e:	687a      	ldr	r2, [r7, #4]
 800d380:	683b      	ldr	r3, [r7, #0]
 800d382:	781b      	ldrb	r3, [r3, #0]
 800d384:	009b      	lsls	r3, r3, #2
 800d386:	4413      	add	r3, r2
 800d388:	881b      	ldrh	r3, [r3, #0]
 800d38a:	b29b      	uxth	r3, r3
 800d38c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d390:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d394:	82bb      	strh	r3, [r7, #20]
 800d396:	687a      	ldr	r2, [r7, #4]
 800d398:	683b      	ldr	r3, [r7, #0]
 800d39a:	781b      	ldrb	r3, [r3, #0]
 800d39c:	009b      	lsls	r3, r3, #2
 800d39e:	441a      	add	r2, r3
 800d3a0:	8abb      	ldrh	r3, [r7, #20]
 800d3a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d3a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d3aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d3ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d3b2:	b29b      	uxth	r3, r3
 800d3b4:	8013      	strh	r3, [r2, #0]
 800d3b6:	e0a3      	b.n	800d500 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d3b8:	687a      	ldr	r2, [r7, #4]
 800d3ba:	683b      	ldr	r3, [r7, #0]
 800d3bc:	781b      	ldrb	r3, [r3, #0]
 800d3be:	009b      	lsls	r3, r3, #2
 800d3c0:	4413      	add	r3, r2
 800d3c2:	881b      	ldrh	r3, [r3, #0]
 800d3c4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800d3c6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d3c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d01b      	beq.n	800d408 <USB_DeactivateEndpoint+0x2d4>
 800d3d0:	687a      	ldr	r2, [r7, #4]
 800d3d2:	683b      	ldr	r3, [r7, #0]
 800d3d4:	781b      	ldrb	r3, [r3, #0]
 800d3d6:	009b      	lsls	r3, r3, #2
 800d3d8:	4413      	add	r3, r2
 800d3da:	881b      	ldrh	r3, [r3, #0]
 800d3dc:	b29b      	uxth	r3, r3
 800d3de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d3e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d3e6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800d3e8:	687a      	ldr	r2, [r7, #4]
 800d3ea:	683b      	ldr	r3, [r7, #0]
 800d3ec:	781b      	ldrb	r3, [r3, #0]
 800d3ee:	009b      	lsls	r3, r3, #2
 800d3f0:	441a      	add	r2, r3
 800d3f2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800d3f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d3f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d3fc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d400:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d404:	b29b      	uxth	r3, r3
 800d406:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d408:	687a      	ldr	r2, [r7, #4]
 800d40a:	683b      	ldr	r3, [r7, #0]
 800d40c:	781b      	ldrb	r3, [r3, #0]
 800d40e:	009b      	lsls	r3, r3, #2
 800d410:	4413      	add	r3, r2
 800d412:	881b      	ldrh	r3, [r3, #0]
 800d414:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800d416:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d418:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d01b      	beq.n	800d458 <USB_DeactivateEndpoint+0x324>
 800d420:	687a      	ldr	r2, [r7, #4]
 800d422:	683b      	ldr	r3, [r7, #0]
 800d424:	781b      	ldrb	r3, [r3, #0]
 800d426:	009b      	lsls	r3, r3, #2
 800d428:	4413      	add	r3, r2
 800d42a:	881b      	ldrh	r3, [r3, #0]
 800d42c:	b29b      	uxth	r3, r3
 800d42e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d432:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d436:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d438:	687a      	ldr	r2, [r7, #4]
 800d43a:	683b      	ldr	r3, [r7, #0]
 800d43c:	781b      	ldrb	r3, [r3, #0]
 800d43e:	009b      	lsls	r3, r3, #2
 800d440:	441a      	add	r2, r3
 800d442:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d444:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d448:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d44c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d450:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d454:	b29b      	uxth	r3, r3
 800d456:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800d458:	687a      	ldr	r2, [r7, #4]
 800d45a:	683b      	ldr	r3, [r7, #0]
 800d45c:	781b      	ldrb	r3, [r3, #0]
 800d45e:	009b      	lsls	r3, r3, #2
 800d460:	4413      	add	r3, r2
 800d462:	881b      	ldrh	r3, [r3, #0]
 800d464:	b29b      	uxth	r3, r3
 800d466:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d46a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d46e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800d470:	687a      	ldr	r2, [r7, #4]
 800d472:	683b      	ldr	r3, [r7, #0]
 800d474:	781b      	ldrb	r3, [r3, #0]
 800d476:	009b      	lsls	r3, r3, #2
 800d478:	441a      	add	r2, r3
 800d47a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d47c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d480:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d484:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d488:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d48c:	b29b      	uxth	r3, r3
 800d48e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d490:	687a      	ldr	r2, [r7, #4]
 800d492:	683b      	ldr	r3, [r7, #0]
 800d494:	781b      	ldrb	r3, [r3, #0]
 800d496:	009b      	lsls	r3, r3, #2
 800d498:	4413      	add	r3, r2
 800d49a:	881b      	ldrh	r3, [r3, #0]
 800d49c:	b29b      	uxth	r3, r3
 800d49e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d4a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d4a6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800d4a8:	687a      	ldr	r2, [r7, #4]
 800d4aa:	683b      	ldr	r3, [r7, #0]
 800d4ac:	781b      	ldrb	r3, [r3, #0]
 800d4ae:	009b      	lsls	r3, r3, #2
 800d4b0:	441a      	add	r2, r3
 800d4b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d4b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d4b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d4bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d4c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d4c4:	b29b      	uxth	r3, r3
 800d4c6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d4c8:	687a      	ldr	r2, [r7, #4]
 800d4ca:	683b      	ldr	r3, [r7, #0]
 800d4cc:	781b      	ldrb	r3, [r3, #0]
 800d4ce:	009b      	lsls	r3, r3, #2
 800d4d0:	4413      	add	r3, r2
 800d4d2:	881b      	ldrh	r3, [r3, #0]
 800d4d4:	b29b      	uxth	r3, r3
 800d4d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d4da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d4de:	847b      	strh	r3, [r7, #34]	@ 0x22
 800d4e0:	687a      	ldr	r2, [r7, #4]
 800d4e2:	683b      	ldr	r3, [r7, #0]
 800d4e4:	781b      	ldrb	r3, [r3, #0]
 800d4e6:	009b      	lsls	r3, r3, #2
 800d4e8:	441a      	add	r2, r3
 800d4ea:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d4ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d4f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d4f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d4f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d4fc:	b29b      	uxth	r3, r3
 800d4fe:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800d500:	2300      	movs	r3, #0
}
 800d502:	4618      	mov	r0, r3
 800d504:	3734      	adds	r7, #52	@ 0x34
 800d506:	46bd      	mov	sp, r7
 800d508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d50c:	4770      	bx	lr

0800d50e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d50e:	b580      	push	{r7, lr}
 800d510:	b0ac      	sub	sp, #176	@ 0xb0
 800d512:	af00      	add	r7, sp, #0
 800d514:	6078      	str	r0, [r7, #4]
 800d516:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d518:	683b      	ldr	r3, [r7, #0]
 800d51a:	785b      	ldrb	r3, [r3, #1]
 800d51c:	2b01      	cmp	r3, #1
 800d51e:	f040 84ca 	bne.w	800deb6 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800d522:	683b      	ldr	r3, [r7, #0]
 800d524:	699a      	ldr	r2, [r3, #24]
 800d526:	683b      	ldr	r3, [r7, #0]
 800d528:	691b      	ldr	r3, [r3, #16]
 800d52a:	429a      	cmp	r2, r3
 800d52c:	d904      	bls.n	800d538 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800d52e:	683b      	ldr	r3, [r7, #0]
 800d530:	691b      	ldr	r3, [r3, #16]
 800d532:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d536:	e003      	b.n	800d540 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800d538:	683b      	ldr	r3, [r7, #0]
 800d53a:	699b      	ldr	r3, [r3, #24]
 800d53c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800d540:	683b      	ldr	r3, [r7, #0]
 800d542:	7b1b      	ldrb	r3, [r3, #12]
 800d544:	2b00      	cmp	r3, #0
 800d546:	d122      	bne.n	800d58e <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800d548:	683b      	ldr	r3, [r7, #0]
 800d54a:	6959      	ldr	r1, [r3, #20]
 800d54c:	683b      	ldr	r3, [r7, #0]
 800d54e:	88da      	ldrh	r2, [r3, #6]
 800d550:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d554:	b29b      	uxth	r3, r3
 800d556:	6878      	ldr	r0, [r7, #4]
 800d558:	f000 fed2 	bl	800e300 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	613b      	str	r3, [r7, #16]
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d566:	b29b      	uxth	r3, r3
 800d568:	461a      	mov	r2, r3
 800d56a:	693b      	ldr	r3, [r7, #16]
 800d56c:	4413      	add	r3, r2
 800d56e:	613b      	str	r3, [r7, #16]
 800d570:	683b      	ldr	r3, [r7, #0]
 800d572:	781b      	ldrb	r3, [r3, #0]
 800d574:	00da      	lsls	r2, r3, #3
 800d576:	693b      	ldr	r3, [r7, #16]
 800d578:	4413      	add	r3, r2
 800d57a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d57e:	60fb      	str	r3, [r7, #12]
 800d580:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d584:	b29a      	uxth	r2, r3
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	801a      	strh	r2, [r3, #0]
 800d58a:	f000 bc6f 	b.w	800de6c <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800d58e:	683b      	ldr	r3, [r7, #0]
 800d590:	78db      	ldrb	r3, [r3, #3]
 800d592:	2b02      	cmp	r3, #2
 800d594:	f040 831e 	bne.w	800dbd4 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800d598:	683b      	ldr	r3, [r7, #0]
 800d59a:	6a1a      	ldr	r2, [r3, #32]
 800d59c:	683b      	ldr	r3, [r7, #0]
 800d59e:	691b      	ldr	r3, [r3, #16]
 800d5a0:	429a      	cmp	r2, r3
 800d5a2:	f240 82cf 	bls.w	800db44 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800d5a6:	687a      	ldr	r2, [r7, #4]
 800d5a8:	683b      	ldr	r3, [r7, #0]
 800d5aa:	781b      	ldrb	r3, [r3, #0]
 800d5ac:	009b      	lsls	r3, r3, #2
 800d5ae:	4413      	add	r3, r2
 800d5b0:	881b      	ldrh	r3, [r3, #0]
 800d5b2:	b29b      	uxth	r3, r3
 800d5b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d5b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d5bc:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800d5c0:	687a      	ldr	r2, [r7, #4]
 800d5c2:	683b      	ldr	r3, [r7, #0]
 800d5c4:	781b      	ldrb	r3, [r3, #0]
 800d5c6:	009b      	lsls	r3, r3, #2
 800d5c8:	441a      	add	r2, r3
 800d5ca:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800d5ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d5d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d5d6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800d5da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5de:	b29b      	uxth	r3, r3
 800d5e0:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800d5e2:	683b      	ldr	r3, [r7, #0]
 800d5e4:	6a1a      	ldr	r2, [r3, #32]
 800d5e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d5ea:	1ad2      	subs	r2, r2, r3
 800d5ec:	683b      	ldr	r3, [r7, #0]
 800d5ee:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800d5f0:	687a      	ldr	r2, [r7, #4]
 800d5f2:	683b      	ldr	r3, [r7, #0]
 800d5f4:	781b      	ldrb	r3, [r3, #0]
 800d5f6:	009b      	lsls	r3, r3, #2
 800d5f8:	4413      	add	r3, r2
 800d5fa:	881b      	ldrh	r3, [r3, #0]
 800d5fc:	b29b      	uxth	r3, r3
 800d5fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d602:	2b00      	cmp	r3, #0
 800d604:	f000 814f 	beq.w	800d8a6 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	633b      	str	r3, [r7, #48]	@ 0x30
 800d60c:	683b      	ldr	r3, [r7, #0]
 800d60e:	785b      	ldrb	r3, [r3, #1]
 800d610:	2b00      	cmp	r3, #0
 800d612:	d16b      	bne.n	800d6ec <USB_EPStartXfer+0x1de>
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d61e:	b29b      	uxth	r3, r3
 800d620:	461a      	mov	r2, r3
 800d622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d624:	4413      	add	r3, r2
 800d626:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d628:	683b      	ldr	r3, [r7, #0]
 800d62a:	781b      	ldrb	r3, [r3, #0]
 800d62c:	00da      	lsls	r2, r3, #3
 800d62e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d630:	4413      	add	r3, r2
 800d632:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d636:	627b      	str	r3, [r7, #36]	@ 0x24
 800d638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d63a:	881b      	ldrh	r3, [r3, #0]
 800d63c:	b29b      	uxth	r3, r3
 800d63e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d642:	b29a      	uxth	r2, r3
 800d644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d646:	801a      	strh	r2, [r3, #0]
 800d648:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d10a      	bne.n	800d666 <USB_EPStartXfer+0x158>
 800d650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d652:	881b      	ldrh	r3, [r3, #0]
 800d654:	b29b      	uxth	r3, r3
 800d656:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d65a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d65e:	b29a      	uxth	r2, r3
 800d660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d662:	801a      	strh	r2, [r3, #0]
 800d664:	e05b      	b.n	800d71e <USB_EPStartXfer+0x210>
 800d666:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d66a:	2b3e      	cmp	r3, #62	@ 0x3e
 800d66c:	d81c      	bhi.n	800d6a8 <USB_EPStartXfer+0x19a>
 800d66e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d672:	085b      	lsrs	r3, r3, #1
 800d674:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d678:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d67c:	f003 0301 	and.w	r3, r3, #1
 800d680:	2b00      	cmp	r3, #0
 800d682:	d004      	beq.n	800d68e <USB_EPStartXfer+0x180>
 800d684:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d688:	3301      	adds	r3, #1
 800d68a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d68e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d690:	881b      	ldrh	r3, [r3, #0]
 800d692:	b29a      	uxth	r2, r3
 800d694:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d698:	b29b      	uxth	r3, r3
 800d69a:	029b      	lsls	r3, r3, #10
 800d69c:	b29b      	uxth	r3, r3
 800d69e:	4313      	orrs	r3, r2
 800d6a0:	b29a      	uxth	r2, r3
 800d6a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6a4:	801a      	strh	r2, [r3, #0]
 800d6a6:	e03a      	b.n	800d71e <USB_EPStartXfer+0x210>
 800d6a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d6ac:	095b      	lsrs	r3, r3, #5
 800d6ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d6b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d6b6:	f003 031f 	and.w	r3, r3, #31
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d104      	bne.n	800d6c8 <USB_EPStartXfer+0x1ba>
 800d6be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d6c2:	3b01      	subs	r3, #1
 800d6c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d6c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6ca:	881b      	ldrh	r3, [r3, #0]
 800d6cc:	b29a      	uxth	r2, r3
 800d6ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d6d2:	b29b      	uxth	r3, r3
 800d6d4:	029b      	lsls	r3, r3, #10
 800d6d6:	b29b      	uxth	r3, r3
 800d6d8:	4313      	orrs	r3, r2
 800d6da:	b29b      	uxth	r3, r3
 800d6dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d6e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d6e4:	b29a      	uxth	r2, r3
 800d6e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6e8:	801a      	strh	r2, [r3, #0]
 800d6ea:	e018      	b.n	800d71e <USB_EPStartXfer+0x210>
 800d6ec:	683b      	ldr	r3, [r7, #0]
 800d6ee:	785b      	ldrb	r3, [r3, #1]
 800d6f0:	2b01      	cmp	r3, #1
 800d6f2:	d114      	bne.n	800d71e <USB_EPStartXfer+0x210>
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d6fa:	b29b      	uxth	r3, r3
 800d6fc:	461a      	mov	r2, r3
 800d6fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d700:	4413      	add	r3, r2
 800d702:	633b      	str	r3, [r7, #48]	@ 0x30
 800d704:	683b      	ldr	r3, [r7, #0]
 800d706:	781b      	ldrb	r3, [r3, #0]
 800d708:	00da      	lsls	r2, r3, #3
 800d70a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d70c:	4413      	add	r3, r2
 800d70e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d712:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d714:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d718:	b29a      	uxth	r2, r3
 800d71a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d71c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800d71e:	683b      	ldr	r3, [r7, #0]
 800d720:	895b      	ldrh	r3, [r3, #10]
 800d722:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d726:	683b      	ldr	r3, [r7, #0]
 800d728:	6959      	ldr	r1, [r3, #20]
 800d72a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d72e:	b29b      	uxth	r3, r3
 800d730:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d734:	6878      	ldr	r0, [r7, #4]
 800d736:	f000 fde3 	bl	800e300 <USB_WritePMA>
            ep->xfer_buff += len;
 800d73a:	683b      	ldr	r3, [r7, #0]
 800d73c:	695a      	ldr	r2, [r3, #20]
 800d73e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d742:	441a      	add	r2, r3
 800d744:	683b      	ldr	r3, [r7, #0]
 800d746:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800d748:	683b      	ldr	r3, [r7, #0]
 800d74a:	6a1a      	ldr	r2, [r3, #32]
 800d74c:	683b      	ldr	r3, [r7, #0]
 800d74e:	691b      	ldr	r3, [r3, #16]
 800d750:	429a      	cmp	r2, r3
 800d752:	d907      	bls.n	800d764 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800d754:	683b      	ldr	r3, [r7, #0]
 800d756:	6a1a      	ldr	r2, [r3, #32]
 800d758:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d75c:	1ad2      	subs	r2, r2, r3
 800d75e:	683b      	ldr	r3, [r7, #0]
 800d760:	621a      	str	r2, [r3, #32]
 800d762:	e006      	b.n	800d772 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800d764:	683b      	ldr	r3, [r7, #0]
 800d766:	6a1b      	ldr	r3, [r3, #32]
 800d768:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800d76c:	683b      	ldr	r3, [r7, #0]
 800d76e:	2200      	movs	r2, #0
 800d770:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d772:	683b      	ldr	r3, [r7, #0]
 800d774:	785b      	ldrb	r3, [r3, #1]
 800d776:	2b00      	cmp	r3, #0
 800d778:	d16b      	bne.n	800d852 <USB_EPStartXfer+0x344>
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	61bb      	str	r3, [r7, #24]
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d784:	b29b      	uxth	r3, r3
 800d786:	461a      	mov	r2, r3
 800d788:	69bb      	ldr	r3, [r7, #24]
 800d78a:	4413      	add	r3, r2
 800d78c:	61bb      	str	r3, [r7, #24]
 800d78e:	683b      	ldr	r3, [r7, #0]
 800d790:	781b      	ldrb	r3, [r3, #0]
 800d792:	00da      	lsls	r2, r3, #3
 800d794:	69bb      	ldr	r3, [r7, #24]
 800d796:	4413      	add	r3, r2
 800d798:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d79c:	617b      	str	r3, [r7, #20]
 800d79e:	697b      	ldr	r3, [r7, #20]
 800d7a0:	881b      	ldrh	r3, [r3, #0]
 800d7a2:	b29b      	uxth	r3, r3
 800d7a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d7a8:	b29a      	uxth	r2, r3
 800d7aa:	697b      	ldr	r3, [r7, #20]
 800d7ac:	801a      	strh	r2, [r3, #0]
 800d7ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d10a      	bne.n	800d7cc <USB_EPStartXfer+0x2be>
 800d7b6:	697b      	ldr	r3, [r7, #20]
 800d7b8:	881b      	ldrh	r3, [r3, #0]
 800d7ba:	b29b      	uxth	r3, r3
 800d7bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d7c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d7c4:	b29a      	uxth	r2, r3
 800d7c6:	697b      	ldr	r3, [r7, #20]
 800d7c8:	801a      	strh	r2, [r3, #0]
 800d7ca:	e05d      	b.n	800d888 <USB_EPStartXfer+0x37a>
 800d7cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7d0:	2b3e      	cmp	r3, #62	@ 0x3e
 800d7d2:	d81c      	bhi.n	800d80e <USB_EPStartXfer+0x300>
 800d7d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7d8:	085b      	lsrs	r3, r3, #1
 800d7da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d7de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7e2:	f003 0301 	and.w	r3, r3, #1
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d004      	beq.n	800d7f4 <USB_EPStartXfer+0x2e6>
 800d7ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d7ee:	3301      	adds	r3, #1
 800d7f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d7f4:	697b      	ldr	r3, [r7, #20]
 800d7f6:	881b      	ldrh	r3, [r3, #0]
 800d7f8:	b29a      	uxth	r2, r3
 800d7fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d7fe:	b29b      	uxth	r3, r3
 800d800:	029b      	lsls	r3, r3, #10
 800d802:	b29b      	uxth	r3, r3
 800d804:	4313      	orrs	r3, r2
 800d806:	b29a      	uxth	r2, r3
 800d808:	697b      	ldr	r3, [r7, #20]
 800d80a:	801a      	strh	r2, [r3, #0]
 800d80c:	e03c      	b.n	800d888 <USB_EPStartXfer+0x37a>
 800d80e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d812:	095b      	lsrs	r3, r3, #5
 800d814:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d818:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d81c:	f003 031f 	and.w	r3, r3, #31
 800d820:	2b00      	cmp	r3, #0
 800d822:	d104      	bne.n	800d82e <USB_EPStartXfer+0x320>
 800d824:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d828:	3b01      	subs	r3, #1
 800d82a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d82e:	697b      	ldr	r3, [r7, #20]
 800d830:	881b      	ldrh	r3, [r3, #0]
 800d832:	b29a      	uxth	r2, r3
 800d834:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d838:	b29b      	uxth	r3, r3
 800d83a:	029b      	lsls	r3, r3, #10
 800d83c:	b29b      	uxth	r3, r3
 800d83e:	4313      	orrs	r3, r2
 800d840:	b29b      	uxth	r3, r3
 800d842:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d846:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d84a:	b29a      	uxth	r2, r3
 800d84c:	697b      	ldr	r3, [r7, #20]
 800d84e:	801a      	strh	r2, [r3, #0]
 800d850:	e01a      	b.n	800d888 <USB_EPStartXfer+0x37a>
 800d852:	683b      	ldr	r3, [r7, #0]
 800d854:	785b      	ldrb	r3, [r3, #1]
 800d856:	2b01      	cmp	r3, #1
 800d858:	d116      	bne.n	800d888 <USB_EPStartXfer+0x37a>
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	623b      	str	r3, [r7, #32]
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d864:	b29b      	uxth	r3, r3
 800d866:	461a      	mov	r2, r3
 800d868:	6a3b      	ldr	r3, [r7, #32]
 800d86a:	4413      	add	r3, r2
 800d86c:	623b      	str	r3, [r7, #32]
 800d86e:	683b      	ldr	r3, [r7, #0]
 800d870:	781b      	ldrb	r3, [r3, #0]
 800d872:	00da      	lsls	r2, r3, #3
 800d874:	6a3b      	ldr	r3, [r7, #32]
 800d876:	4413      	add	r3, r2
 800d878:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d87c:	61fb      	str	r3, [r7, #28]
 800d87e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d882:	b29a      	uxth	r2, r3
 800d884:	69fb      	ldr	r3, [r7, #28]
 800d886:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800d888:	683b      	ldr	r3, [r7, #0]
 800d88a:	891b      	ldrh	r3, [r3, #8]
 800d88c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d890:	683b      	ldr	r3, [r7, #0]
 800d892:	6959      	ldr	r1, [r3, #20]
 800d894:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d898:	b29b      	uxth	r3, r3
 800d89a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d89e:	6878      	ldr	r0, [r7, #4]
 800d8a0:	f000 fd2e 	bl	800e300 <USB_WritePMA>
 800d8a4:	e2e2      	b.n	800de6c <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d8a6:	683b      	ldr	r3, [r7, #0]
 800d8a8:	785b      	ldrb	r3, [r3, #1]
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d16b      	bne.n	800d986 <USB_EPStartXfer+0x478>
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d8b8:	b29b      	uxth	r3, r3
 800d8ba:	461a      	mov	r2, r3
 800d8bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d8be:	4413      	add	r3, r2
 800d8c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d8c2:	683b      	ldr	r3, [r7, #0]
 800d8c4:	781b      	ldrb	r3, [r3, #0]
 800d8c6:	00da      	lsls	r2, r3, #3
 800d8c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d8ca:	4413      	add	r3, r2
 800d8cc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d8d0:	647b      	str	r3, [r7, #68]	@ 0x44
 800d8d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d8d4:	881b      	ldrh	r3, [r3, #0]
 800d8d6:	b29b      	uxth	r3, r3
 800d8d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d8dc:	b29a      	uxth	r2, r3
 800d8de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d8e0:	801a      	strh	r2, [r3, #0]
 800d8e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d10a      	bne.n	800d900 <USB_EPStartXfer+0x3f2>
 800d8ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d8ec:	881b      	ldrh	r3, [r3, #0]
 800d8ee:	b29b      	uxth	r3, r3
 800d8f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d8f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d8f8:	b29a      	uxth	r2, r3
 800d8fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d8fc:	801a      	strh	r2, [r3, #0]
 800d8fe:	e05d      	b.n	800d9bc <USB_EPStartXfer+0x4ae>
 800d900:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d904:	2b3e      	cmp	r3, #62	@ 0x3e
 800d906:	d81c      	bhi.n	800d942 <USB_EPStartXfer+0x434>
 800d908:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d90c:	085b      	lsrs	r3, r3, #1
 800d90e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d912:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d916:	f003 0301 	and.w	r3, r3, #1
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d004      	beq.n	800d928 <USB_EPStartXfer+0x41a>
 800d91e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d922:	3301      	adds	r3, #1
 800d924:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d928:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d92a:	881b      	ldrh	r3, [r3, #0]
 800d92c:	b29a      	uxth	r2, r3
 800d92e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d932:	b29b      	uxth	r3, r3
 800d934:	029b      	lsls	r3, r3, #10
 800d936:	b29b      	uxth	r3, r3
 800d938:	4313      	orrs	r3, r2
 800d93a:	b29a      	uxth	r2, r3
 800d93c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d93e:	801a      	strh	r2, [r3, #0]
 800d940:	e03c      	b.n	800d9bc <USB_EPStartXfer+0x4ae>
 800d942:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d946:	095b      	lsrs	r3, r3, #5
 800d948:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d94c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d950:	f003 031f 	and.w	r3, r3, #31
 800d954:	2b00      	cmp	r3, #0
 800d956:	d104      	bne.n	800d962 <USB_EPStartXfer+0x454>
 800d958:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d95c:	3b01      	subs	r3, #1
 800d95e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d962:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d964:	881b      	ldrh	r3, [r3, #0]
 800d966:	b29a      	uxth	r2, r3
 800d968:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d96c:	b29b      	uxth	r3, r3
 800d96e:	029b      	lsls	r3, r3, #10
 800d970:	b29b      	uxth	r3, r3
 800d972:	4313      	orrs	r3, r2
 800d974:	b29b      	uxth	r3, r3
 800d976:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d97a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d97e:	b29a      	uxth	r2, r3
 800d980:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d982:	801a      	strh	r2, [r3, #0]
 800d984:	e01a      	b.n	800d9bc <USB_EPStartXfer+0x4ae>
 800d986:	683b      	ldr	r3, [r7, #0]
 800d988:	785b      	ldrb	r3, [r3, #1]
 800d98a:	2b01      	cmp	r3, #1
 800d98c:	d116      	bne.n	800d9bc <USB_EPStartXfer+0x4ae>
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	653b      	str	r3, [r7, #80]	@ 0x50
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d998:	b29b      	uxth	r3, r3
 800d99a:	461a      	mov	r2, r3
 800d99c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d99e:	4413      	add	r3, r2
 800d9a0:	653b      	str	r3, [r7, #80]	@ 0x50
 800d9a2:	683b      	ldr	r3, [r7, #0]
 800d9a4:	781b      	ldrb	r3, [r3, #0]
 800d9a6:	00da      	lsls	r2, r3, #3
 800d9a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d9aa:	4413      	add	r3, r2
 800d9ac:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d9b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d9b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d9b6:	b29a      	uxth	r2, r3
 800d9b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d9ba:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800d9bc:	683b      	ldr	r3, [r7, #0]
 800d9be:	891b      	ldrh	r3, [r3, #8]
 800d9c0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d9c4:	683b      	ldr	r3, [r7, #0]
 800d9c6:	6959      	ldr	r1, [r3, #20]
 800d9c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d9cc:	b29b      	uxth	r3, r3
 800d9ce:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d9d2:	6878      	ldr	r0, [r7, #4]
 800d9d4:	f000 fc94 	bl	800e300 <USB_WritePMA>
            ep->xfer_buff += len;
 800d9d8:	683b      	ldr	r3, [r7, #0]
 800d9da:	695a      	ldr	r2, [r3, #20]
 800d9dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d9e0:	441a      	add	r2, r3
 800d9e2:	683b      	ldr	r3, [r7, #0]
 800d9e4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800d9e6:	683b      	ldr	r3, [r7, #0]
 800d9e8:	6a1a      	ldr	r2, [r3, #32]
 800d9ea:	683b      	ldr	r3, [r7, #0]
 800d9ec:	691b      	ldr	r3, [r3, #16]
 800d9ee:	429a      	cmp	r2, r3
 800d9f0:	d907      	bls.n	800da02 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800d9f2:	683b      	ldr	r3, [r7, #0]
 800d9f4:	6a1a      	ldr	r2, [r3, #32]
 800d9f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d9fa:	1ad2      	subs	r2, r2, r3
 800d9fc:	683b      	ldr	r3, [r7, #0]
 800d9fe:	621a      	str	r2, [r3, #32]
 800da00:	e006      	b.n	800da10 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800da02:	683b      	ldr	r3, [r7, #0]
 800da04:	6a1b      	ldr	r3, [r3, #32]
 800da06:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800da0a:	683b      	ldr	r3, [r7, #0]
 800da0c:	2200      	movs	r2, #0
 800da0e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	643b      	str	r3, [r7, #64]	@ 0x40
 800da14:	683b      	ldr	r3, [r7, #0]
 800da16:	785b      	ldrb	r3, [r3, #1]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d16b      	bne.n	800daf4 <USB_EPStartXfer+0x5e6>
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800da26:	b29b      	uxth	r3, r3
 800da28:	461a      	mov	r2, r3
 800da2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da2c:	4413      	add	r3, r2
 800da2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800da30:	683b      	ldr	r3, [r7, #0]
 800da32:	781b      	ldrb	r3, [r3, #0]
 800da34:	00da      	lsls	r2, r3, #3
 800da36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da38:	4413      	add	r3, r2
 800da3a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800da3e:	637b      	str	r3, [r7, #52]	@ 0x34
 800da40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da42:	881b      	ldrh	r3, [r3, #0]
 800da44:	b29b      	uxth	r3, r3
 800da46:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800da4a:	b29a      	uxth	r2, r3
 800da4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da4e:	801a      	strh	r2, [r3, #0]
 800da50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da54:	2b00      	cmp	r3, #0
 800da56:	d10a      	bne.n	800da6e <USB_EPStartXfer+0x560>
 800da58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da5a:	881b      	ldrh	r3, [r3, #0]
 800da5c:	b29b      	uxth	r3, r3
 800da5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800da62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800da66:	b29a      	uxth	r2, r3
 800da68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da6a:	801a      	strh	r2, [r3, #0]
 800da6c:	e05b      	b.n	800db26 <USB_EPStartXfer+0x618>
 800da6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da72:	2b3e      	cmp	r3, #62	@ 0x3e
 800da74:	d81c      	bhi.n	800dab0 <USB_EPStartXfer+0x5a2>
 800da76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da7a:	085b      	lsrs	r3, r3, #1
 800da7c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800da80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da84:	f003 0301 	and.w	r3, r3, #1
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d004      	beq.n	800da96 <USB_EPStartXfer+0x588>
 800da8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800da90:	3301      	adds	r3, #1
 800da92:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800da96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da98:	881b      	ldrh	r3, [r3, #0]
 800da9a:	b29a      	uxth	r2, r3
 800da9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800daa0:	b29b      	uxth	r3, r3
 800daa2:	029b      	lsls	r3, r3, #10
 800daa4:	b29b      	uxth	r3, r3
 800daa6:	4313      	orrs	r3, r2
 800daa8:	b29a      	uxth	r2, r3
 800daaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800daac:	801a      	strh	r2, [r3, #0]
 800daae:	e03a      	b.n	800db26 <USB_EPStartXfer+0x618>
 800dab0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dab4:	095b      	lsrs	r3, r3, #5
 800dab6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800daba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dabe:	f003 031f 	and.w	r3, r3, #31
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d104      	bne.n	800dad0 <USB_EPStartXfer+0x5c2>
 800dac6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800daca:	3b01      	subs	r3, #1
 800dacc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800dad0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dad2:	881b      	ldrh	r3, [r3, #0]
 800dad4:	b29a      	uxth	r2, r3
 800dad6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800dada:	b29b      	uxth	r3, r3
 800dadc:	029b      	lsls	r3, r3, #10
 800dade:	b29b      	uxth	r3, r3
 800dae0:	4313      	orrs	r3, r2
 800dae2:	b29b      	uxth	r3, r3
 800dae4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dae8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800daec:	b29a      	uxth	r2, r3
 800daee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800daf0:	801a      	strh	r2, [r3, #0]
 800daf2:	e018      	b.n	800db26 <USB_EPStartXfer+0x618>
 800daf4:	683b      	ldr	r3, [r7, #0]
 800daf6:	785b      	ldrb	r3, [r3, #1]
 800daf8:	2b01      	cmp	r3, #1
 800dafa:	d114      	bne.n	800db26 <USB_EPStartXfer+0x618>
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800db02:	b29b      	uxth	r3, r3
 800db04:	461a      	mov	r2, r3
 800db06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800db08:	4413      	add	r3, r2
 800db0a:	643b      	str	r3, [r7, #64]	@ 0x40
 800db0c:	683b      	ldr	r3, [r7, #0]
 800db0e:	781b      	ldrb	r3, [r3, #0]
 800db10:	00da      	lsls	r2, r3, #3
 800db12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800db14:	4413      	add	r3, r2
 800db16:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800db1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800db1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db20:	b29a      	uxth	r2, r3
 800db22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800db24:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800db26:	683b      	ldr	r3, [r7, #0]
 800db28:	895b      	ldrh	r3, [r3, #10]
 800db2a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800db2e:	683b      	ldr	r3, [r7, #0]
 800db30:	6959      	ldr	r1, [r3, #20]
 800db32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db36:	b29b      	uxth	r3, r3
 800db38:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800db3c:	6878      	ldr	r0, [r7, #4]
 800db3e:	f000 fbdf 	bl	800e300 <USB_WritePMA>
 800db42:	e193      	b.n	800de6c <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800db44:	683b      	ldr	r3, [r7, #0]
 800db46:	6a1b      	ldr	r3, [r3, #32]
 800db48:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800db4c:	687a      	ldr	r2, [r7, #4]
 800db4e:	683b      	ldr	r3, [r7, #0]
 800db50:	781b      	ldrb	r3, [r3, #0]
 800db52:	009b      	lsls	r3, r3, #2
 800db54:	4413      	add	r3, r2
 800db56:	881b      	ldrh	r3, [r3, #0]
 800db58:	b29b      	uxth	r3, r3
 800db5a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800db5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800db62:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800db66:	687a      	ldr	r2, [r7, #4]
 800db68:	683b      	ldr	r3, [r7, #0]
 800db6a:	781b      	ldrb	r3, [r3, #0]
 800db6c:	009b      	lsls	r3, r3, #2
 800db6e:	441a      	add	r2, r3
 800db70:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800db74:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800db78:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db7c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800db80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db84:	b29b      	uxth	r3, r3
 800db86:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800db92:	b29b      	uxth	r3, r3
 800db94:	461a      	mov	r2, r3
 800db96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800db98:	4413      	add	r3, r2
 800db9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800db9c:	683b      	ldr	r3, [r7, #0]
 800db9e:	781b      	ldrb	r3, [r3, #0]
 800dba0:	00da      	lsls	r2, r3, #3
 800dba2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dba4:	4413      	add	r3, r2
 800dba6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dbaa:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dbac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dbb0:	b29a      	uxth	r2, r3
 800dbb2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dbb4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800dbb6:	683b      	ldr	r3, [r7, #0]
 800dbb8:	891b      	ldrh	r3, [r3, #8]
 800dbba:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dbbe:	683b      	ldr	r3, [r7, #0]
 800dbc0:	6959      	ldr	r1, [r3, #20]
 800dbc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dbc6:	b29b      	uxth	r3, r3
 800dbc8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800dbcc:	6878      	ldr	r0, [r7, #4]
 800dbce:	f000 fb97 	bl	800e300 <USB_WritePMA>
 800dbd2:	e14b      	b.n	800de6c <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800dbd4:	683b      	ldr	r3, [r7, #0]
 800dbd6:	6a1a      	ldr	r2, [r3, #32]
 800dbd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dbdc:	1ad2      	subs	r2, r2, r3
 800dbde:	683b      	ldr	r3, [r7, #0]
 800dbe0:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800dbe2:	687a      	ldr	r2, [r7, #4]
 800dbe4:	683b      	ldr	r3, [r7, #0]
 800dbe6:	781b      	ldrb	r3, [r3, #0]
 800dbe8:	009b      	lsls	r3, r3, #2
 800dbea:	4413      	add	r3, r2
 800dbec:	881b      	ldrh	r3, [r3, #0]
 800dbee:	b29b      	uxth	r3, r3
 800dbf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	f000 809a 	beq.w	800dd2e <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	673b      	str	r3, [r7, #112]	@ 0x70
 800dbfe:	683b      	ldr	r3, [r7, #0]
 800dc00:	785b      	ldrb	r3, [r3, #1]
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d16b      	bne.n	800dcde <USB_EPStartXfer+0x7d0>
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dc10:	b29b      	uxth	r3, r3
 800dc12:	461a      	mov	r2, r3
 800dc14:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dc16:	4413      	add	r3, r2
 800dc18:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dc1a:	683b      	ldr	r3, [r7, #0]
 800dc1c:	781b      	ldrb	r3, [r3, #0]
 800dc1e:	00da      	lsls	r2, r3, #3
 800dc20:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dc22:	4413      	add	r3, r2
 800dc24:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dc28:	667b      	str	r3, [r7, #100]	@ 0x64
 800dc2a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc2c:	881b      	ldrh	r3, [r3, #0]
 800dc2e:	b29b      	uxth	r3, r3
 800dc30:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dc34:	b29a      	uxth	r2, r3
 800dc36:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc38:	801a      	strh	r2, [r3, #0]
 800dc3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d10a      	bne.n	800dc58 <USB_EPStartXfer+0x74a>
 800dc42:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc44:	881b      	ldrh	r3, [r3, #0]
 800dc46:	b29b      	uxth	r3, r3
 800dc48:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dc4c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dc50:	b29a      	uxth	r2, r3
 800dc52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc54:	801a      	strh	r2, [r3, #0]
 800dc56:	e05b      	b.n	800dd10 <USB_EPStartXfer+0x802>
 800dc58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc5c:	2b3e      	cmp	r3, #62	@ 0x3e
 800dc5e:	d81c      	bhi.n	800dc9a <USB_EPStartXfer+0x78c>
 800dc60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc64:	085b      	lsrs	r3, r3, #1
 800dc66:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800dc6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc6e:	f003 0301 	and.w	r3, r3, #1
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d004      	beq.n	800dc80 <USB_EPStartXfer+0x772>
 800dc76:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dc7a:	3301      	adds	r3, #1
 800dc7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800dc80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc82:	881b      	ldrh	r3, [r3, #0]
 800dc84:	b29a      	uxth	r2, r3
 800dc86:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dc8a:	b29b      	uxth	r3, r3
 800dc8c:	029b      	lsls	r3, r3, #10
 800dc8e:	b29b      	uxth	r3, r3
 800dc90:	4313      	orrs	r3, r2
 800dc92:	b29a      	uxth	r2, r3
 800dc94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc96:	801a      	strh	r2, [r3, #0]
 800dc98:	e03a      	b.n	800dd10 <USB_EPStartXfer+0x802>
 800dc9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc9e:	095b      	lsrs	r3, r3, #5
 800dca0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800dca4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dca8:	f003 031f 	and.w	r3, r3, #31
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d104      	bne.n	800dcba <USB_EPStartXfer+0x7ac>
 800dcb0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dcb4:	3b01      	subs	r3, #1
 800dcb6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800dcba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dcbc:	881b      	ldrh	r3, [r3, #0]
 800dcbe:	b29a      	uxth	r2, r3
 800dcc0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dcc4:	b29b      	uxth	r3, r3
 800dcc6:	029b      	lsls	r3, r3, #10
 800dcc8:	b29b      	uxth	r3, r3
 800dcca:	4313      	orrs	r3, r2
 800dccc:	b29b      	uxth	r3, r3
 800dcce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dcd2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dcd6:	b29a      	uxth	r2, r3
 800dcd8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dcda:	801a      	strh	r2, [r3, #0]
 800dcdc:	e018      	b.n	800dd10 <USB_EPStartXfer+0x802>
 800dcde:	683b      	ldr	r3, [r7, #0]
 800dce0:	785b      	ldrb	r3, [r3, #1]
 800dce2:	2b01      	cmp	r3, #1
 800dce4:	d114      	bne.n	800dd10 <USB_EPStartXfer+0x802>
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dcec:	b29b      	uxth	r3, r3
 800dcee:	461a      	mov	r2, r3
 800dcf0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dcf2:	4413      	add	r3, r2
 800dcf4:	673b      	str	r3, [r7, #112]	@ 0x70
 800dcf6:	683b      	ldr	r3, [r7, #0]
 800dcf8:	781b      	ldrb	r3, [r3, #0]
 800dcfa:	00da      	lsls	r2, r3, #3
 800dcfc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dcfe:	4413      	add	r3, r2
 800dd00:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dd04:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800dd06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd0a:	b29a      	uxth	r2, r3
 800dd0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dd0e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800dd10:	683b      	ldr	r3, [r7, #0]
 800dd12:	895b      	ldrh	r3, [r3, #10]
 800dd14:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dd18:	683b      	ldr	r3, [r7, #0]
 800dd1a:	6959      	ldr	r1, [r3, #20]
 800dd1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd20:	b29b      	uxth	r3, r3
 800dd22:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800dd26:	6878      	ldr	r0, [r7, #4]
 800dd28:	f000 faea 	bl	800e300 <USB_WritePMA>
 800dd2c:	e09e      	b.n	800de6c <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800dd2e:	683b      	ldr	r3, [r7, #0]
 800dd30:	785b      	ldrb	r3, [r3, #1]
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d16b      	bne.n	800de0e <USB_EPStartXfer+0x900>
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dd40:	b29b      	uxth	r3, r3
 800dd42:	461a      	mov	r2, r3
 800dd44:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800dd46:	4413      	add	r3, r2
 800dd48:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800dd4a:	683b      	ldr	r3, [r7, #0]
 800dd4c:	781b      	ldrb	r3, [r3, #0]
 800dd4e:	00da      	lsls	r2, r3, #3
 800dd50:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800dd52:	4413      	add	r3, r2
 800dd54:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dd58:	67bb      	str	r3, [r7, #120]	@ 0x78
 800dd5a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dd5c:	881b      	ldrh	r3, [r3, #0]
 800dd5e:	b29b      	uxth	r3, r3
 800dd60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dd64:	b29a      	uxth	r2, r3
 800dd66:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dd68:	801a      	strh	r2, [r3, #0]
 800dd6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d10a      	bne.n	800dd88 <USB_EPStartXfer+0x87a>
 800dd72:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dd74:	881b      	ldrh	r3, [r3, #0]
 800dd76:	b29b      	uxth	r3, r3
 800dd78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dd7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dd80:	b29a      	uxth	r2, r3
 800dd82:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dd84:	801a      	strh	r2, [r3, #0]
 800dd86:	e063      	b.n	800de50 <USB_EPStartXfer+0x942>
 800dd88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd8c:	2b3e      	cmp	r3, #62	@ 0x3e
 800dd8e:	d81c      	bhi.n	800ddca <USB_EPStartXfer+0x8bc>
 800dd90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd94:	085b      	lsrs	r3, r3, #1
 800dd96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800dd9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd9e:	f003 0301 	and.w	r3, r3, #1
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d004      	beq.n	800ddb0 <USB_EPStartXfer+0x8a2>
 800dda6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ddaa:	3301      	adds	r3, #1
 800ddac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ddb0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ddb2:	881b      	ldrh	r3, [r3, #0]
 800ddb4:	b29a      	uxth	r2, r3
 800ddb6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ddba:	b29b      	uxth	r3, r3
 800ddbc:	029b      	lsls	r3, r3, #10
 800ddbe:	b29b      	uxth	r3, r3
 800ddc0:	4313      	orrs	r3, r2
 800ddc2:	b29a      	uxth	r2, r3
 800ddc4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ddc6:	801a      	strh	r2, [r3, #0]
 800ddc8:	e042      	b.n	800de50 <USB_EPStartXfer+0x942>
 800ddca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ddce:	095b      	lsrs	r3, r3, #5
 800ddd0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ddd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ddd8:	f003 031f 	and.w	r3, r3, #31
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	d104      	bne.n	800ddea <USB_EPStartXfer+0x8dc>
 800dde0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800dde4:	3b01      	subs	r3, #1
 800dde6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ddea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ddec:	881b      	ldrh	r3, [r3, #0]
 800ddee:	b29a      	uxth	r2, r3
 800ddf0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ddf4:	b29b      	uxth	r3, r3
 800ddf6:	029b      	lsls	r3, r3, #10
 800ddf8:	b29b      	uxth	r3, r3
 800ddfa:	4313      	orrs	r3, r2
 800ddfc:	b29b      	uxth	r3, r3
 800ddfe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800de02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800de06:	b29a      	uxth	r2, r3
 800de08:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de0a:	801a      	strh	r2, [r3, #0]
 800de0c:	e020      	b.n	800de50 <USB_EPStartXfer+0x942>
 800de0e:	683b      	ldr	r3, [r7, #0]
 800de10:	785b      	ldrb	r3, [r3, #1]
 800de12:	2b01      	cmp	r3, #1
 800de14:	d11c      	bne.n	800de50 <USB_EPStartXfer+0x942>
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800de22:	b29b      	uxth	r3, r3
 800de24:	461a      	mov	r2, r3
 800de26:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800de2a:	4413      	add	r3, r2
 800de2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800de30:	683b      	ldr	r3, [r7, #0]
 800de32:	781b      	ldrb	r3, [r3, #0]
 800de34:	00da      	lsls	r2, r3, #3
 800de36:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800de3a:	4413      	add	r3, r2
 800de3c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800de40:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800de44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de48:	b29a      	uxth	r2, r3
 800de4a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800de4e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800de50:	683b      	ldr	r3, [r7, #0]
 800de52:	891b      	ldrh	r3, [r3, #8]
 800de54:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800de58:	683b      	ldr	r3, [r7, #0]
 800de5a:	6959      	ldr	r1, [r3, #20]
 800de5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de60:	b29b      	uxth	r3, r3
 800de62:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800de66:	6878      	ldr	r0, [r7, #4]
 800de68:	f000 fa4a 	bl	800e300 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800de6c:	687a      	ldr	r2, [r7, #4]
 800de6e:	683b      	ldr	r3, [r7, #0]
 800de70:	781b      	ldrb	r3, [r3, #0]
 800de72:	009b      	lsls	r3, r3, #2
 800de74:	4413      	add	r3, r2
 800de76:	881b      	ldrh	r3, [r3, #0]
 800de78:	b29b      	uxth	r3, r3
 800de7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800de7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800de82:	817b      	strh	r3, [r7, #10]
 800de84:	897b      	ldrh	r3, [r7, #10]
 800de86:	f083 0310 	eor.w	r3, r3, #16
 800de8a:	817b      	strh	r3, [r7, #10]
 800de8c:	897b      	ldrh	r3, [r7, #10]
 800de8e:	f083 0320 	eor.w	r3, r3, #32
 800de92:	817b      	strh	r3, [r7, #10]
 800de94:	687a      	ldr	r2, [r7, #4]
 800de96:	683b      	ldr	r3, [r7, #0]
 800de98:	781b      	ldrb	r3, [r3, #0]
 800de9a:	009b      	lsls	r3, r3, #2
 800de9c:	441a      	add	r2, r3
 800de9e:	897b      	ldrh	r3, [r7, #10]
 800dea0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dea4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dea8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800deac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800deb0:	b29b      	uxth	r3, r3
 800deb2:	8013      	strh	r3, [r2, #0]
 800deb4:	e0d5      	b.n	800e062 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800deb6:	683b      	ldr	r3, [r7, #0]
 800deb8:	7b1b      	ldrb	r3, [r3, #12]
 800deba:	2b00      	cmp	r3, #0
 800debc:	d156      	bne.n	800df6c <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800debe:	683b      	ldr	r3, [r7, #0]
 800dec0:	699b      	ldr	r3, [r3, #24]
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d122      	bne.n	800df0c <USB_EPStartXfer+0x9fe>
 800dec6:	683b      	ldr	r3, [r7, #0]
 800dec8:	78db      	ldrb	r3, [r3, #3]
 800deca:	2b00      	cmp	r3, #0
 800decc:	d11e      	bne.n	800df0c <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800dece:	687a      	ldr	r2, [r7, #4]
 800ded0:	683b      	ldr	r3, [r7, #0]
 800ded2:	781b      	ldrb	r3, [r3, #0]
 800ded4:	009b      	lsls	r3, r3, #2
 800ded6:	4413      	add	r3, r2
 800ded8:	881b      	ldrh	r3, [r3, #0]
 800deda:	b29b      	uxth	r3, r3
 800dedc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dee0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dee4:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800dee8:	687a      	ldr	r2, [r7, #4]
 800deea:	683b      	ldr	r3, [r7, #0]
 800deec:	781b      	ldrb	r3, [r3, #0]
 800deee:	009b      	lsls	r3, r3, #2
 800def0:	441a      	add	r2, r3
 800def2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800def6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800defa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800defe:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800df02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df06:	b29b      	uxth	r3, r3
 800df08:	8013      	strh	r3, [r2, #0]
 800df0a:	e01d      	b.n	800df48 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800df0c:	687a      	ldr	r2, [r7, #4]
 800df0e:	683b      	ldr	r3, [r7, #0]
 800df10:	781b      	ldrb	r3, [r3, #0]
 800df12:	009b      	lsls	r3, r3, #2
 800df14:	4413      	add	r3, r2
 800df16:	881b      	ldrh	r3, [r3, #0]
 800df18:	b29b      	uxth	r3, r3
 800df1a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800df1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800df22:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800df26:	687a      	ldr	r2, [r7, #4]
 800df28:	683b      	ldr	r3, [r7, #0]
 800df2a:	781b      	ldrb	r3, [r3, #0]
 800df2c:	009b      	lsls	r3, r3, #2
 800df2e:	441a      	add	r2, r3
 800df30:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800df34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800df38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800df3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800df40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df44:	b29b      	uxth	r3, r3
 800df46:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800df48:	683b      	ldr	r3, [r7, #0]
 800df4a:	699a      	ldr	r2, [r3, #24]
 800df4c:	683b      	ldr	r3, [r7, #0]
 800df4e:	691b      	ldr	r3, [r3, #16]
 800df50:	429a      	cmp	r2, r3
 800df52:	d907      	bls.n	800df64 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800df54:	683b      	ldr	r3, [r7, #0]
 800df56:	699a      	ldr	r2, [r3, #24]
 800df58:	683b      	ldr	r3, [r7, #0]
 800df5a:	691b      	ldr	r3, [r3, #16]
 800df5c:	1ad2      	subs	r2, r2, r3
 800df5e:	683b      	ldr	r3, [r7, #0]
 800df60:	619a      	str	r2, [r3, #24]
 800df62:	e054      	b.n	800e00e <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800df64:	683b      	ldr	r3, [r7, #0]
 800df66:	2200      	movs	r2, #0
 800df68:	619a      	str	r2, [r3, #24]
 800df6a:	e050      	b.n	800e00e <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800df6c:	683b      	ldr	r3, [r7, #0]
 800df6e:	78db      	ldrb	r3, [r3, #3]
 800df70:	2b02      	cmp	r3, #2
 800df72:	d142      	bne.n	800dffa <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800df74:	683b      	ldr	r3, [r7, #0]
 800df76:	69db      	ldr	r3, [r3, #28]
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d048      	beq.n	800e00e <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800df7c:	687a      	ldr	r2, [r7, #4]
 800df7e:	683b      	ldr	r3, [r7, #0]
 800df80:	781b      	ldrb	r3, [r3, #0]
 800df82:	009b      	lsls	r3, r3, #2
 800df84:	4413      	add	r3, r2
 800df86:	881b      	ldrh	r3, [r3, #0]
 800df88:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800df8c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800df90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800df94:	2b00      	cmp	r3, #0
 800df96:	d005      	beq.n	800dfa4 <USB_EPStartXfer+0xa96>
 800df98:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800df9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d10b      	bne.n	800dfbc <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800dfa4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800dfa8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d12e      	bne.n	800e00e <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800dfb0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800dfb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	d128      	bne.n	800e00e <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800dfbc:	687a      	ldr	r2, [r7, #4]
 800dfbe:	683b      	ldr	r3, [r7, #0]
 800dfc0:	781b      	ldrb	r3, [r3, #0]
 800dfc2:	009b      	lsls	r3, r3, #2
 800dfc4:	4413      	add	r3, r2
 800dfc6:	881b      	ldrh	r3, [r3, #0]
 800dfc8:	b29b      	uxth	r3, r3
 800dfca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dfce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dfd2:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800dfd6:	687a      	ldr	r2, [r7, #4]
 800dfd8:	683b      	ldr	r3, [r7, #0]
 800dfda:	781b      	ldrb	r3, [r3, #0]
 800dfdc:	009b      	lsls	r3, r3, #2
 800dfde:	441a      	add	r2, r3
 800dfe0:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800dfe4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dfe8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dfec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dff0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800dff4:	b29b      	uxth	r3, r3
 800dff6:	8013      	strh	r3, [r2, #0]
 800dff8:	e009      	b.n	800e00e <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800dffa:	683b      	ldr	r3, [r7, #0]
 800dffc:	78db      	ldrb	r3, [r3, #3]
 800dffe:	2b01      	cmp	r3, #1
 800e000:	d103      	bne.n	800e00a <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800e002:	683b      	ldr	r3, [r7, #0]
 800e004:	2200      	movs	r2, #0
 800e006:	619a      	str	r2, [r3, #24]
 800e008:	e001      	b.n	800e00e <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800e00a:	2301      	movs	r3, #1
 800e00c:	e02a      	b.n	800e064 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e00e:	687a      	ldr	r2, [r7, #4]
 800e010:	683b      	ldr	r3, [r7, #0]
 800e012:	781b      	ldrb	r3, [r3, #0]
 800e014:	009b      	lsls	r3, r3, #2
 800e016:	4413      	add	r3, r2
 800e018:	881b      	ldrh	r3, [r3, #0]
 800e01a:	b29b      	uxth	r3, r3
 800e01c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e020:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e024:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e028:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e02c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e030:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e034:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e038:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e03c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e040:	687a      	ldr	r2, [r7, #4]
 800e042:	683b      	ldr	r3, [r7, #0]
 800e044:	781b      	ldrb	r3, [r3, #0]
 800e046:	009b      	lsls	r3, r3, #2
 800e048:	441a      	add	r2, r3
 800e04a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e04e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e052:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e056:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e05a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e05e:	b29b      	uxth	r3, r3
 800e060:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e062:	2300      	movs	r3, #0
}
 800e064:	4618      	mov	r0, r3
 800e066:	37b0      	adds	r7, #176	@ 0xb0
 800e068:	46bd      	mov	sp, r7
 800e06a:	bd80      	pop	{r7, pc}

0800e06c <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e06c:	b480      	push	{r7}
 800e06e:	b085      	sub	sp, #20
 800e070:	af00      	add	r7, sp, #0
 800e072:	6078      	str	r0, [r7, #4]
 800e074:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800e076:	683b      	ldr	r3, [r7, #0]
 800e078:	785b      	ldrb	r3, [r3, #1]
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	d020      	beq.n	800e0c0 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800e07e:	687a      	ldr	r2, [r7, #4]
 800e080:	683b      	ldr	r3, [r7, #0]
 800e082:	781b      	ldrb	r3, [r3, #0]
 800e084:	009b      	lsls	r3, r3, #2
 800e086:	4413      	add	r3, r2
 800e088:	881b      	ldrh	r3, [r3, #0]
 800e08a:	b29b      	uxth	r3, r3
 800e08c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e090:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e094:	81bb      	strh	r3, [r7, #12]
 800e096:	89bb      	ldrh	r3, [r7, #12]
 800e098:	f083 0310 	eor.w	r3, r3, #16
 800e09c:	81bb      	strh	r3, [r7, #12]
 800e09e:	687a      	ldr	r2, [r7, #4]
 800e0a0:	683b      	ldr	r3, [r7, #0]
 800e0a2:	781b      	ldrb	r3, [r3, #0]
 800e0a4:	009b      	lsls	r3, r3, #2
 800e0a6:	441a      	add	r2, r3
 800e0a8:	89bb      	ldrh	r3, [r7, #12]
 800e0aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e0ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e0b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e0b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e0ba:	b29b      	uxth	r3, r3
 800e0bc:	8013      	strh	r3, [r2, #0]
 800e0be:	e01f      	b.n	800e100 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800e0c0:	687a      	ldr	r2, [r7, #4]
 800e0c2:	683b      	ldr	r3, [r7, #0]
 800e0c4:	781b      	ldrb	r3, [r3, #0]
 800e0c6:	009b      	lsls	r3, r3, #2
 800e0c8:	4413      	add	r3, r2
 800e0ca:	881b      	ldrh	r3, [r3, #0]
 800e0cc:	b29b      	uxth	r3, r3
 800e0ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e0d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e0d6:	81fb      	strh	r3, [r7, #14]
 800e0d8:	89fb      	ldrh	r3, [r7, #14]
 800e0da:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e0de:	81fb      	strh	r3, [r7, #14]
 800e0e0:	687a      	ldr	r2, [r7, #4]
 800e0e2:	683b      	ldr	r3, [r7, #0]
 800e0e4:	781b      	ldrb	r3, [r3, #0]
 800e0e6:	009b      	lsls	r3, r3, #2
 800e0e8:	441a      	add	r2, r3
 800e0ea:	89fb      	ldrh	r3, [r7, #14]
 800e0ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e0f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e0f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e0f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e0fc:	b29b      	uxth	r3, r3
 800e0fe:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e100:	2300      	movs	r3, #0
}
 800e102:	4618      	mov	r0, r3
 800e104:	3714      	adds	r7, #20
 800e106:	46bd      	mov	sp, r7
 800e108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e10c:	4770      	bx	lr

0800e10e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e10e:	b480      	push	{r7}
 800e110:	b087      	sub	sp, #28
 800e112:	af00      	add	r7, sp, #0
 800e114:	6078      	str	r0, [r7, #4]
 800e116:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800e118:	683b      	ldr	r3, [r7, #0]
 800e11a:	785b      	ldrb	r3, [r3, #1]
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d04c      	beq.n	800e1ba <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e120:	687a      	ldr	r2, [r7, #4]
 800e122:	683b      	ldr	r3, [r7, #0]
 800e124:	781b      	ldrb	r3, [r3, #0]
 800e126:	009b      	lsls	r3, r3, #2
 800e128:	4413      	add	r3, r2
 800e12a:	881b      	ldrh	r3, [r3, #0]
 800e12c:	823b      	strh	r3, [r7, #16]
 800e12e:	8a3b      	ldrh	r3, [r7, #16]
 800e130:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e134:	2b00      	cmp	r3, #0
 800e136:	d01b      	beq.n	800e170 <USB_EPClearStall+0x62>
 800e138:	687a      	ldr	r2, [r7, #4]
 800e13a:	683b      	ldr	r3, [r7, #0]
 800e13c:	781b      	ldrb	r3, [r3, #0]
 800e13e:	009b      	lsls	r3, r3, #2
 800e140:	4413      	add	r3, r2
 800e142:	881b      	ldrh	r3, [r3, #0]
 800e144:	b29b      	uxth	r3, r3
 800e146:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e14a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e14e:	81fb      	strh	r3, [r7, #14]
 800e150:	687a      	ldr	r2, [r7, #4]
 800e152:	683b      	ldr	r3, [r7, #0]
 800e154:	781b      	ldrb	r3, [r3, #0]
 800e156:	009b      	lsls	r3, r3, #2
 800e158:	441a      	add	r2, r3
 800e15a:	89fb      	ldrh	r3, [r7, #14]
 800e15c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e160:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e164:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e168:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e16c:	b29b      	uxth	r3, r3
 800e16e:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800e170:	683b      	ldr	r3, [r7, #0]
 800e172:	78db      	ldrb	r3, [r3, #3]
 800e174:	2b01      	cmp	r3, #1
 800e176:	d06c      	beq.n	800e252 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e178:	687a      	ldr	r2, [r7, #4]
 800e17a:	683b      	ldr	r3, [r7, #0]
 800e17c:	781b      	ldrb	r3, [r3, #0]
 800e17e:	009b      	lsls	r3, r3, #2
 800e180:	4413      	add	r3, r2
 800e182:	881b      	ldrh	r3, [r3, #0]
 800e184:	b29b      	uxth	r3, r3
 800e186:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e18a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e18e:	81bb      	strh	r3, [r7, #12]
 800e190:	89bb      	ldrh	r3, [r7, #12]
 800e192:	f083 0320 	eor.w	r3, r3, #32
 800e196:	81bb      	strh	r3, [r7, #12]
 800e198:	687a      	ldr	r2, [r7, #4]
 800e19a:	683b      	ldr	r3, [r7, #0]
 800e19c:	781b      	ldrb	r3, [r3, #0]
 800e19e:	009b      	lsls	r3, r3, #2
 800e1a0:	441a      	add	r2, r3
 800e1a2:	89bb      	ldrh	r3, [r7, #12]
 800e1a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e1a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e1ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e1b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e1b4:	b29b      	uxth	r3, r3
 800e1b6:	8013      	strh	r3, [r2, #0]
 800e1b8:	e04b      	b.n	800e252 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e1ba:	687a      	ldr	r2, [r7, #4]
 800e1bc:	683b      	ldr	r3, [r7, #0]
 800e1be:	781b      	ldrb	r3, [r3, #0]
 800e1c0:	009b      	lsls	r3, r3, #2
 800e1c2:	4413      	add	r3, r2
 800e1c4:	881b      	ldrh	r3, [r3, #0]
 800e1c6:	82fb      	strh	r3, [r7, #22]
 800e1c8:	8afb      	ldrh	r3, [r7, #22]
 800e1ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d01b      	beq.n	800e20a <USB_EPClearStall+0xfc>
 800e1d2:	687a      	ldr	r2, [r7, #4]
 800e1d4:	683b      	ldr	r3, [r7, #0]
 800e1d6:	781b      	ldrb	r3, [r3, #0]
 800e1d8:	009b      	lsls	r3, r3, #2
 800e1da:	4413      	add	r3, r2
 800e1dc:	881b      	ldrh	r3, [r3, #0]
 800e1de:	b29b      	uxth	r3, r3
 800e1e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e1e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e1e8:	82bb      	strh	r3, [r7, #20]
 800e1ea:	687a      	ldr	r2, [r7, #4]
 800e1ec:	683b      	ldr	r3, [r7, #0]
 800e1ee:	781b      	ldrb	r3, [r3, #0]
 800e1f0:	009b      	lsls	r3, r3, #2
 800e1f2:	441a      	add	r2, r3
 800e1f4:	8abb      	ldrh	r3, [r7, #20]
 800e1f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e1fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e1fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e202:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e206:	b29b      	uxth	r3, r3
 800e208:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e20a:	687a      	ldr	r2, [r7, #4]
 800e20c:	683b      	ldr	r3, [r7, #0]
 800e20e:	781b      	ldrb	r3, [r3, #0]
 800e210:	009b      	lsls	r3, r3, #2
 800e212:	4413      	add	r3, r2
 800e214:	881b      	ldrh	r3, [r3, #0]
 800e216:	b29b      	uxth	r3, r3
 800e218:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e21c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e220:	827b      	strh	r3, [r7, #18]
 800e222:	8a7b      	ldrh	r3, [r7, #18]
 800e224:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e228:	827b      	strh	r3, [r7, #18]
 800e22a:	8a7b      	ldrh	r3, [r7, #18]
 800e22c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e230:	827b      	strh	r3, [r7, #18]
 800e232:	687a      	ldr	r2, [r7, #4]
 800e234:	683b      	ldr	r3, [r7, #0]
 800e236:	781b      	ldrb	r3, [r3, #0]
 800e238:	009b      	lsls	r3, r3, #2
 800e23a:	441a      	add	r2, r3
 800e23c:	8a7b      	ldrh	r3, [r7, #18]
 800e23e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e242:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e246:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e24a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e24e:	b29b      	uxth	r3, r3
 800e250:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e252:	2300      	movs	r3, #0
}
 800e254:	4618      	mov	r0, r3
 800e256:	371c      	adds	r7, #28
 800e258:	46bd      	mov	sp, r7
 800e25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e25e:	4770      	bx	lr

0800e260 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800e260:	b480      	push	{r7}
 800e262:	b083      	sub	sp, #12
 800e264:	af00      	add	r7, sp, #0
 800e266:	6078      	str	r0, [r7, #4]
 800e268:	460b      	mov	r3, r1
 800e26a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800e26c:	78fb      	ldrb	r3, [r7, #3]
 800e26e:	2b00      	cmp	r3, #0
 800e270:	d103      	bne.n	800e27a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	2280      	movs	r2, #128	@ 0x80
 800e276:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800e27a:	2300      	movs	r3, #0
}
 800e27c:	4618      	mov	r0, r3
 800e27e:	370c      	adds	r7, #12
 800e280:	46bd      	mov	sp, r7
 800e282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e286:	4770      	bx	lr

0800e288 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800e288:	b480      	push	{r7}
 800e28a:	b083      	sub	sp, #12
 800e28c:	af00      	add	r7, sp, #0
 800e28e:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800e296:	b29b      	uxth	r3, r3
 800e298:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e29c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e2a0:	b29a      	uxth	r2, r3
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800e2a8:	2300      	movs	r3, #0
}
 800e2aa:	4618      	mov	r0, r3
 800e2ac:	370c      	adds	r7, #12
 800e2ae:	46bd      	mov	sp, r7
 800e2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2b4:	4770      	bx	lr

0800e2b6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800e2b6:	b480      	push	{r7}
 800e2b8:	b083      	sub	sp, #12
 800e2ba:	af00      	add	r7, sp, #0
 800e2bc:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800e2c4:	b29b      	uxth	r3, r3
 800e2c6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800e2ca:	b29a      	uxth	r2, r3
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800e2d2:	2300      	movs	r3, #0
}
 800e2d4:	4618      	mov	r0, r3
 800e2d6:	370c      	adds	r7, #12
 800e2d8:	46bd      	mov	sp, r7
 800e2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2de:	4770      	bx	lr

0800e2e0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800e2e0:	b480      	push	{r7}
 800e2e2:	b085      	sub	sp, #20
 800e2e4:	af00      	add	r7, sp, #0
 800e2e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800e2ee:	b29b      	uxth	r3, r3
 800e2f0:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800e2f2:	68fb      	ldr	r3, [r7, #12]
}
 800e2f4:	4618      	mov	r0, r3
 800e2f6:	3714      	adds	r7, #20
 800e2f8:	46bd      	mov	sp, r7
 800e2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2fe:	4770      	bx	lr

0800e300 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800e300:	b480      	push	{r7}
 800e302:	b08b      	sub	sp, #44	@ 0x2c
 800e304:	af00      	add	r7, sp, #0
 800e306:	60f8      	str	r0, [r7, #12]
 800e308:	60b9      	str	r1, [r7, #8]
 800e30a:	4611      	mov	r1, r2
 800e30c:	461a      	mov	r2, r3
 800e30e:	460b      	mov	r3, r1
 800e310:	80fb      	strh	r3, [r7, #6]
 800e312:	4613      	mov	r3, r2
 800e314:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800e316:	88bb      	ldrh	r3, [r7, #4]
 800e318:	3301      	adds	r3, #1
 800e31a:	085b      	lsrs	r3, r3, #1
 800e31c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800e31e:	68fb      	ldr	r3, [r7, #12]
 800e320:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800e322:	68bb      	ldr	r3, [r7, #8]
 800e324:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800e326:	88fa      	ldrh	r2, [r7, #6]
 800e328:	697b      	ldr	r3, [r7, #20]
 800e32a:	4413      	add	r3, r2
 800e32c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e330:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800e332:	69bb      	ldr	r3, [r7, #24]
 800e334:	627b      	str	r3, [r7, #36]	@ 0x24
 800e336:	e01c      	b.n	800e372 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800e338:	69fb      	ldr	r3, [r7, #28]
 800e33a:	781b      	ldrb	r3, [r3, #0]
 800e33c:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800e33e:	69fb      	ldr	r3, [r7, #28]
 800e340:	3301      	adds	r3, #1
 800e342:	781b      	ldrb	r3, [r3, #0]
 800e344:	b21b      	sxth	r3, r3
 800e346:	021b      	lsls	r3, r3, #8
 800e348:	b21a      	sxth	r2, r3
 800e34a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e34e:	4313      	orrs	r3, r2
 800e350:	b21b      	sxth	r3, r3
 800e352:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800e354:	6a3b      	ldr	r3, [r7, #32]
 800e356:	8a7a      	ldrh	r2, [r7, #18]
 800e358:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800e35a:	6a3b      	ldr	r3, [r7, #32]
 800e35c:	3302      	adds	r3, #2
 800e35e:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800e360:	69fb      	ldr	r3, [r7, #28]
 800e362:	3301      	adds	r3, #1
 800e364:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800e366:	69fb      	ldr	r3, [r7, #28]
 800e368:	3301      	adds	r3, #1
 800e36a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800e36c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e36e:	3b01      	subs	r3, #1
 800e370:	627b      	str	r3, [r7, #36]	@ 0x24
 800e372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e374:	2b00      	cmp	r3, #0
 800e376:	d1df      	bne.n	800e338 <USB_WritePMA+0x38>
  }
}
 800e378:	bf00      	nop
 800e37a:	bf00      	nop
 800e37c:	372c      	adds	r7, #44	@ 0x2c
 800e37e:	46bd      	mov	sp, r7
 800e380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e384:	4770      	bx	lr

0800e386 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800e386:	b480      	push	{r7}
 800e388:	b08b      	sub	sp, #44	@ 0x2c
 800e38a:	af00      	add	r7, sp, #0
 800e38c:	60f8      	str	r0, [r7, #12]
 800e38e:	60b9      	str	r1, [r7, #8]
 800e390:	4611      	mov	r1, r2
 800e392:	461a      	mov	r2, r3
 800e394:	460b      	mov	r3, r1
 800e396:	80fb      	strh	r3, [r7, #6]
 800e398:	4613      	mov	r3, r2
 800e39a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800e39c:	88bb      	ldrh	r3, [r7, #4]
 800e39e:	085b      	lsrs	r3, r3, #1
 800e3a0:	b29b      	uxth	r3, r3
 800e3a2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800e3a4:	68fb      	ldr	r3, [r7, #12]
 800e3a6:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800e3a8:	68bb      	ldr	r3, [r7, #8]
 800e3aa:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800e3ac:	88fa      	ldrh	r2, [r7, #6]
 800e3ae:	697b      	ldr	r3, [r7, #20]
 800e3b0:	4413      	add	r3, r2
 800e3b2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e3b6:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800e3b8:	69bb      	ldr	r3, [r7, #24]
 800e3ba:	627b      	str	r3, [r7, #36]	@ 0x24
 800e3bc:	e018      	b.n	800e3f0 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800e3be:	6a3b      	ldr	r3, [r7, #32]
 800e3c0:	881b      	ldrh	r3, [r3, #0]
 800e3c2:	b29b      	uxth	r3, r3
 800e3c4:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800e3c6:	6a3b      	ldr	r3, [r7, #32]
 800e3c8:	3302      	adds	r3, #2
 800e3ca:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800e3cc:	693b      	ldr	r3, [r7, #16]
 800e3ce:	b2da      	uxtb	r2, r3
 800e3d0:	69fb      	ldr	r3, [r7, #28]
 800e3d2:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800e3d4:	69fb      	ldr	r3, [r7, #28]
 800e3d6:	3301      	adds	r3, #1
 800e3d8:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800e3da:	693b      	ldr	r3, [r7, #16]
 800e3dc:	0a1b      	lsrs	r3, r3, #8
 800e3de:	b2da      	uxtb	r2, r3
 800e3e0:	69fb      	ldr	r3, [r7, #28]
 800e3e2:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800e3e4:	69fb      	ldr	r3, [r7, #28]
 800e3e6:	3301      	adds	r3, #1
 800e3e8:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800e3ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3ec:	3b01      	subs	r3, #1
 800e3ee:	627b      	str	r3, [r7, #36]	@ 0x24
 800e3f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d1e3      	bne.n	800e3be <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800e3f6:	88bb      	ldrh	r3, [r7, #4]
 800e3f8:	f003 0301 	and.w	r3, r3, #1
 800e3fc:	b29b      	uxth	r3, r3
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d007      	beq.n	800e412 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800e402:	6a3b      	ldr	r3, [r7, #32]
 800e404:	881b      	ldrh	r3, [r3, #0]
 800e406:	b29b      	uxth	r3, r3
 800e408:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800e40a:	693b      	ldr	r3, [r7, #16]
 800e40c:	b2da      	uxtb	r2, r3
 800e40e:	69fb      	ldr	r3, [r7, #28]
 800e410:	701a      	strb	r2, [r3, #0]
  }
}
 800e412:	bf00      	nop
 800e414:	372c      	adds	r7, #44	@ 0x2c
 800e416:	46bd      	mov	sp, r7
 800e418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e41c:	4770      	bx	lr

0800e41e <LL_AHB2_GRP1_EnableClock>:
{
 800e41e:	b480      	push	{r7}
 800e420:	b085      	sub	sp, #20
 800e422:	af00      	add	r7, sp, #0
 800e424:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800e426:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e42a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e42c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	4313      	orrs	r3, r2
 800e434:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800e436:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e43a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	4013      	ands	r3, r2
 800e440:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800e442:	68fb      	ldr	r3, [r7, #12]
}
 800e444:	bf00      	nop
 800e446:	3714      	adds	r7, #20
 800e448:	46bd      	mov	sp, r7
 800e44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e44e:	4770      	bx	lr

0800e450 <TMP102_EnableBusPullups>:
    *out_lsb = (uint8_t)((raw12 & 0x0F) << 4);
}

// Enable internal pull-ups on I2C1 pins to ensure stable bus when TMP102 is powered
static void TMP102_EnableBusPullups(I2C_HandleTypeDef *hi2c)
{
 800e450:	b580      	push	{r7, lr}
 800e452:	b088      	sub	sp, #32
 800e454:	af00      	add	r7, sp, #0
 800e456:	6078      	str	r0, [r7, #4]
    if (!hi2c || hi2c->Instance != I2C1) return;
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d021      	beq.n	800e4a2 <TMP102_EnableBusPullups+0x52>
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	4a12      	ldr	r2, [pc, #72]	@ (800e4ac <TMP102_EnableBusPullups+0x5c>)
 800e464:	4293      	cmp	r3, r2
 800e466:	d11c      	bne.n	800e4a2 <TMP102_EnableBusPullups+0x52>
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e468:	f107 030c 	add.w	r3, r7, #12
 800e46c:	2200      	movs	r2, #0
 800e46e:	601a      	str	r2, [r3, #0]
 800e470:	605a      	str	r2, [r3, #4]
 800e472:	609a      	str	r2, [r3, #8]
 800e474:	60da      	str	r2, [r3, #12]
 800e476:	611a      	str	r2, [r3, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e478:	2002      	movs	r0, #2
 800e47a:	f7ff ffd0 	bl	800e41e <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9; // SCL / SDA
 800e47e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800e482:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800e484:	2312      	movs	r3, #18
 800e486:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;           // INTERNAL PULLUPS ENABLED
 800e488:	2301      	movs	r3, #1
 800e48a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e48c:	2300      	movs	r3, #0
 800e48e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800e490:	2304      	movs	r3, #4
 800e492:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e494:	f107 030c 	add.w	r3, r7, #12
 800e498:	4619      	mov	r1, r3
 800e49a:	4805      	ldr	r0, [pc, #20]	@ (800e4b0 <TMP102_EnableBusPullups+0x60>)
 800e49c:	f7f7 fa6a 	bl	8005974 <HAL_GPIO_Init>
 800e4a0:	e000      	b.n	800e4a4 <TMP102_EnableBusPullups+0x54>
    if (!hi2c || hi2c->Instance != I2C1) return;
 800e4a2:	bf00      	nop
}
 800e4a4:	3720      	adds	r7, #32
 800e4a6:	46bd      	mov	sp, r7
 800e4a8:	bd80      	pop	{r7, pc}
 800e4aa:	bf00      	nop
 800e4ac:	40005400 	.word	0x40005400
 800e4b0:	48000400 	.word	0x48000400

0800e4b4 <TMP102_Init>:
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
}

// Inicializcia TMP102 (voliten, me nakonfigurova reimy ak chce)
HAL_StatusTypeDef TMP102_Init(I2C_HandleTypeDef *hi2c)
{
 800e4b4:	b580      	push	{r7, lr}
 800e4b6:	b082      	sub	sp, #8
 800e4b8:	af00      	add	r7, sp, #0
 800e4ba:	6078      	str	r0, [r7, #4]
	// Ensure internal pull-ups are ON for I2C pins while sensor is active
    TMP102_EnableBusPullups(hi2c);
 800e4bc:	6878      	ldr	r0, [r7, #4]
 800e4be:	f7ff ffc7 	bl	800e450 <TMP102_EnableBusPullups>
	// 1) Zapni napjanie senzora cez definovan pin PW_TMP
	HAL_GPIO_WritePin(PW_TMP_GPIO_Port, PW_TMP_Pin, GPIO_PIN_SET);
 800e4c2:	2201      	movs	r2, #1
 800e4c4:	2110      	movs	r1, #16
 800e4c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800e4ca:	f7f7 fcb9 	bl	8005e40 <HAL_GPIO_WritePin>

	// 2) Pokajci as na stabilizciu senzora (typicky 250 ms)
	HAL_Delay(250);
 800e4ce:	20fa      	movs	r0, #250	@ 0xfa
 800e4d0:	f7f2 fdfb 	bl	80010ca <HAL_Delay>
	// TMP102 je pripraven ihne po napjan.
    // Volitene by si mohol nastavi konfigurciu, ale default je OK.
    return HAL_OK;
 800e4d4:	2300      	movs	r3, #0
}
 800e4d6:	4618      	mov	r0, r3
 800e4d8:	3708      	adds	r7, #8
 800e4da:	46bd      	mov	sp, r7
 800e4dc:	bd80      	pop	{r7, pc}
	...

0800e4e0 <TMP102_ReadTemperature>:
	// TMP102_DisableBusPullups(&hi2c1);
}

// tanie teploty
HAL_StatusTypeDef TMP102_ReadTemperature(I2C_HandleTypeDef *hi2c, float *temperature_celsius)
{
 800e4e0:	b580      	push	{r7, lr}
 800e4e2:	b088      	sub	sp, #32
 800e4e4:	af02      	add	r7, sp, #8
 800e4e6:	6078      	str	r0, [r7, #4]
 800e4e8:	6039      	str	r1, [r7, #0]
    uint8_t buffer[2];
    uint8_t reg_pointer = 0x00; // Pointer na Temperature Register
 800e4ea:	2300      	movs	r3, #0
 800e4ec:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef ret;

    // Nastav pointer na temperature register
    ret = HAL_I2C_Master_Transmit(hi2c, TMP102_I2C_ADDRESS, &reg_pointer, 1, HAL_MAX_DELAY);
 800e4ee:	f107 020f 	add.w	r2, r7, #15
 800e4f2:	f04f 33ff 	mov.w	r3, #4294967295
 800e4f6:	9300      	str	r3, [sp, #0]
 800e4f8:	2301      	movs	r3, #1
 800e4fa:	2192      	movs	r1, #146	@ 0x92
 800e4fc:	6878      	ldr	r0, [r7, #4]
 800e4fe:	f7f7 fd8f 	bl	8006020 <HAL_I2C_Master_Transmit>
 800e502:	4603      	mov	r3, r0
 800e504:	757b      	strb	r3, [r7, #21]
    if (ret != HAL_OK) {
 800e506:	7d7b      	ldrb	r3, [r7, #21]
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d001      	beq.n	800e510 <TMP102_ReadTemperature+0x30>
        return ret;
 800e50c:	7d7b      	ldrb	r3, [r7, #21]
 800e50e:	e033      	b.n	800e578 <TMP102_ReadTemperature+0x98>
    }

    // Pretaj 2 bajty
    ret = HAL_I2C_Master_Receive(hi2c, TMP102_I2C_ADDRESS, buffer, 2, HAL_MAX_DELAY);
 800e510:	f107 0210 	add.w	r2, r7, #16
 800e514:	f04f 33ff 	mov.w	r3, #4294967295
 800e518:	9300      	str	r3, [sp, #0]
 800e51a:	2302      	movs	r3, #2
 800e51c:	2192      	movs	r1, #146	@ 0x92
 800e51e:	6878      	ldr	r0, [r7, #4]
 800e520:	f7f7 fe96 	bl	8006250 <HAL_I2C_Master_Receive>
 800e524:	4603      	mov	r3, r0
 800e526:	757b      	strb	r3, [r7, #21]
    if (ret != HAL_OK) {
 800e528:	7d7b      	ldrb	r3, [r7, #21]
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d001      	beq.n	800e532 <TMP102_ReadTemperature+0x52>
        return ret;
 800e52e:	7d7b      	ldrb	r3, [r7, #21]
 800e530:	e022      	b.n	800e578 <TMP102_ReadTemperature+0x98>
    }


    // Spracovanie dajov
    uint16_t raw_temp = (buffer[0] << 4) | (buffer[1] >> 4);
 800e532:	7c3b      	ldrb	r3, [r7, #16]
 800e534:	b21b      	sxth	r3, r3
 800e536:	011b      	lsls	r3, r3, #4
 800e538:	b21a      	sxth	r2, r3
 800e53a:	7c7b      	ldrb	r3, [r7, #17]
 800e53c:	091b      	lsrs	r3, r3, #4
 800e53e:	b2db      	uxtb	r3, r3
 800e540:	b21b      	sxth	r3, r3
 800e542:	4313      	orrs	r3, r2
 800e544:	b21b      	sxth	r3, r3
 800e546:	82fb      	strh	r3, [r7, #22]

    // Ak je teplota zporn, rozri znamienko
    if (raw_temp & 0x800) {
 800e548:	8afb      	ldrh	r3, [r7, #22]
 800e54a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d005      	beq.n	800e55e <TMP102_ReadTemperature+0x7e>
        raw_temp |= 0xF000;
 800e552:	8afb      	ldrh	r3, [r7, #22]
 800e554:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800e558:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800e55c:	82fb      	strh	r3, [r7, #22]
    }

    // Prevod na C
    *temperature_celsius = raw_temp * 0.0625f;
 800e55e:	8afb      	ldrh	r3, [r7, #22]
 800e560:	ee07 3a90 	vmov	s15, r3
 800e564:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e568:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800e580 <TMP102_ReadTemperature+0xa0>
 800e56c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e570:	683b      	ldr	r3, [r7, #0]
 800e572:	edc3 7a00 	vstr	s15, [r3]

    return HAL_OK;
 800e576:	2300      	movs	r3, #0
}
 800e578:	4618      	mov	r0, r3
 800e57a:	3718      	adds	r7, #24
 800e57c:	46bd      	mov	sp, r7
 800e57e:	bd80      	pop	{r7, pc}
 800e580:	3d800000 	.word	0x3d800000

0800e584 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800e584:	b580      	push	{r7, lr}
 800e586:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/
  if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800e588:	4907      	ldr	r1, [pc, #28]	@ (800e5a8 <MX_FATFS_Init+0x24>)
 800e58a:	4808      	ldr	r0, [pc, #32]	@ (800e5ac <MX_FATFS_Init+0x28>)
 800e58c:	f008 fd48 	bl	8017020 <FATFS_LinkDriver>
 800e590:	4603      	mov	r3, r0
 800e592:	2b00      	cmp	r3, #0
 800e594:	d002      	beq.n	800e59c <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800e596:	f04f 33ff 	mov.w	r3, #4294967295
 800e59a:	e003      	b.n	800e5a4 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800e59c:	4b04      	ldr	r3, [pc, #16]	@ (800e5b0 <MX_FATFS_Init+0x2c>)
 800e59e:	2201      	movs	r2, #1
 800e5a0:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800e5a2:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800e5a4:	4618      	mov	r0, r3
 800e5a6:	bd80      	pop	{r7, pc}
 800e5a8:	20010a8c 	.word	0x20010a8c
 800e5ac:	20000030 	.word	0x20000030
 800e5b0:	20010a90 	.word	0x20010a90

0800e5b4 <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800e5b4:	b480      	push	{r7}
 800e5b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800e5b8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800e5ba:	4618      	mov	r0, r3
 800e5bc:	46bd      	mov	sp, r7
 800e5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5c2:	4770      	bx	lr

0800e5c4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800e5c4:	b480      	push	{r7}
 800e5c6:	b083      	sub	sp, #12
 800e5c8:	af00      	add	r7, sp, #0
 800e5ca:	4603      	mov	r3, r0
 800e5cc:	71fb      	strb	r3, [r7, #7]
  (void)pdrv;
  Stat = 0; /* ready */
 800e5ce:	4b06      	ldr	r3, [pc, #24]	@ (800e5e8 <USER_initialize+0x24>)
 800e5d0:	2200      	movs	r2, #0
 800e5d2:	701a      	strb	r2, [r3, #0]
  return Stat;
 800e5d4:	4b04      	ldr	r3, [pc, #16]	@ (800e5e8 <USER_initialize+0x24>)
 800e5d6:	781b      	ldrb	r3, [r3, #0]
 800e5d8:	b2db      	uxtb	r3, r3
}
 800e5da:	4618      	mov	r0, r3
 800e5dc:	370c      	adds	r7, #12
 800e5de:	46bd      	mov	sp, r7
 800e5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5e4:	4770      	bx	lr
 800e5e6:	bf00      	nop
 800e5e8:	20010a91 	.word	0x20010a91

0800e5ec <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800e5ec:	b480      	push	{r7}
 800e5ee:	b083      	sub	sp, #12
 800e5f0:	af00      	add	r7, sp, #0
 800e5f2:	4603      	mov	r3, r0
 800e5f4:	71fb      	strb	r3, [r7, #7]
  (void)pdrv;
  return Stat; /* always ready */
 800e5f6:	4b04      	ldr	r3, [pc, #16]	@ (800e608 <USER_status+0x1c>)
 800e5f8:	781b      	ldrb	r3, [r3, #0]
 800e5fa:	b2db      	uxtb	r3, r3
}
 800e5fc:	4618      	mov	r0, r3
 800e5fe:	370c      	adds	r7, #12
 800e600:	46bd      	mov	sp, r7
 800e602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e606:	4770      	bx	lr
 800e608:	20010a91 	.word	0x20010a91

0800e60c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800e60c:	b580      	push	{r7, lr}
 800e60e:	b084      	sub	sp, #16
 800e610:	af00      	add	r7, sp, #0
 800e612:	60b9      	str	r1, [r7, #8]
 800e614:	607a      	str	r2, [r7, #4]
 800e616:	603b      	str	r3, [r7, #0]
 800e618:	4603      	mov	r3, r0
 800e61a:	73fb      	strb	r3, [r7, #15]
  (void)pdrv;
  if ((sector + count) > NUM_SECTORS) {
 800e61c:	687a      	ldr	r2, [r7, #4]
 800e61e:	683b      	ldr	r3, [r7, #0]
 800e620:	4413      	add	r3, r2
 800e622:	2b80      	cmp	r3, #128	@ 0x80
 800e624:	d901      	bls.n	800e62a <USER_read+0x1e>
    return RES_PARERR;
 800e626:	2304      	movs	r3, #4
 800e628:	e00a      	b.n	800e640 <USER_read+0x34>
  }
  memcpy(buff, &ram_disk[sector * SECTOR_SIZE], (size_t)count * SECTOR_SIZE);
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	025b      	lsls	r3, r3, #9
 800e62e:	4a06      	ldr	r2, [pc, #24]	@ (800e648 <USER_read+0x3c>)
 800e630:	1899      	adds	r1, r3, r2
 800e632:	683b      	ldr	r3, [r7, #0]
 800e634:	025b      	lsls	r3, r3, #9
 800e636:	461a      	mov	r2, r3
 800e638:	68b8      	ldr	r0, [r7, #8]
 800e63a:	f00b fa60 	bl	8019afe <memcpy>
  return RES_OK;
 800e63e:	2300      	movs	r3, #0
}
 800e640:	4618      	mov	r0, r3
 800e642:	3710      	adds	r7, #16
 800e644:	46bd      	mov	sp, r7
 800e646:	bd80      	pop	{r7, pc}
 800e648:	20000658 	.word	0x20000658

0800e64c <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800e64c:	b580      	push	{r7, lr}
 800e64e:	b084      	sub	sp, #16
 800e650:	af00      	add	r7, sp, #0
 800e652:	60b9      	str	r1, [r7, #8]
 800e654:	607a      	str	r2, [r7, #4]
 800e656:	603b      	str	r3, [r7, #0]
 800e658:	4603      	mov	r3, r0
 800e65a:	73fb      	strb	r3, [r7, #15]
  (void)pdrv;
  if ((sector + count) > NUM_SECTORS) {
 800e65c:	687a      	ldr	r2, [r7, #4]
 800e65e:	683b      	ldr	r3, [r7, #0]
 800e660:	4413      	add	r3, r2
 800e662:	2b80      	cmp	r3, #128	@ 0x80
 800e664:	d901      	bls.n	800e66a <USER_write+0x1e>
    return RES_PARERR;
 800e666:	2304      	movs	r3, #4
 800e668:	e00a      	b.n	800e680 <USER_write+0x34>
  }
  memcpy(&ram_disk[sector * SECTOR_SIZE], buff, (size_t)count * SECTOR_SIZE);
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	025b      	lsls	r3, r3, #9
 800e66e:	4a06      	ldr	r2, [pc, #24]	@ (800e688 <USER_write+0x3c>)
 800e670:	1898      	adds	r0, r3, r2
 800e672:	683b      	ldr	r3, [r7, #0]
 800e674:	025b      	lsls	r3, r3, #9
 800e676:	461a      	mov	r2, r3
 800e678:	68b9      	ldr	r1, [r7, #8]
 800e67a:	f00b fa40 	bl	8019afe <memcpy>
  return RES_OK;
 800e67e:	2300      	movs	r3, #0
}
 800e680:	4618      	mov	r0, r3
 800e682:	3710      	adds	r7, #16
 800e684:	46bd      	mov	sp, r7
 800e686:	bd80      	pop	{r7, pc}
 800e688:	20000658 	.word	0x20000658

0800e68c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800e68c:	b480      	push	{r7}
 800e68e:	b083      	sub	sp, #12
 800e690:	af00      	add	r7, sp, #0
 800e692:	4603      	mov	r3, r0
 800e694:	603a      	str	r2, [r7, #0]
 800e696:	71fb      	strb	r3, [r7, #7]
 800e698:	460b      	mov	r3, r1
 800e69a:	71bb      	strb	r3, [r7, #6]
  (void)pdrv;
  switch (cmd) {
 800e69c:	79bb      	ldrb	r3, [r7, #6]
 800e69e:	2b03      	cmp	r3, #3
 800e6a0:	d81c      	bhi.n	800e6dc <USER_ioctl+0x50>
 800e6a2:	a201      	add	r2, pc, #4	@ (adr r2, 800e6a8 <USER_ioctl+0x1c>)
 800e6a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6a8:	0800e6b9 	.word	0x0800e6b9
 800e6ac:	0800e6bd 	.word	0x0800e6bd
 800e6b0:	0800e6c7 	.word	0x0800e6c7
 800e6b4:	0800e6d3 	.word	0x0800e6d3
    case CTRL_SYNC:
      return RES_OK;
 800e6b8:	2300      	movs	r3, #0
 800e6ba:	e010      	b.n	800e6de <USER_ioctl+0x52>
    case GET_SECTOR_COUNT:
      *(DWORD*)buff = NUM_SECTORS;
 800e6bc:	683b      	ldr	r3, [r7, #0]
 800e6be:	2280      	movs	r2, #128	@ 0x80
 800e6c0:	601a      	str	r2, [r3, #0]
      return RES_OK;
 800e6c2:	2300      	movs	r3, #0
 800e6c4:	e00b      	b.n	800e6de <USER_ioctl+0x52>
    case GET_SECTOR_SIZE:
      *(WORD*)buff = SECTOR_SIZE;
 800e6c6:	683b      	ldr	r3, [r7, #0]
 800e6c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e6cc:	801a      	strh	r2, [r3, #0]
      return RES_OK;
 800e6ce:	2300      	movs	r3, #0
 800e6d0:	e005      	b.n	800e6de <USER_ioctl+0x52>
    case GET_BLOCK_SIZE:
      *(DWORD*)buff = 1; /* erase block size in sectors (not applicable) */
 800e6d2:	683b      	ldr	r3, [r7, #0]
 800e6d4:	2201      	movs	r2, #1
 800e6d6:	601a      	str	r2, [r3, #0]
      return RES_OK;
 800e6d8:	2300      	movs	r3, #0
 800e6da:	e000      	b.n	800e6de <USER_ioctl+0x52>
    default:
      return RES_PARERR;
 800e6dc:	2304      	movs	r3, #4
  }
}
 800e6de:	4618      	mov	r0, r3
 800e6e0:	370c      	adds	r7, #12
 800e6e2:	46bd      	mov	sp, r7
 800e6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6e8:	4770      	bx	lr
 800e6ea:	bf00      	nop

0800e6ec <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e6ec:	b580      	push	{r7, lr}
 800e6ee:	b084      	sub	sp, #16
 800e6f0:	af00      	add	r7, sp, #0
 800e6f2:	6078      	str	r0, [r7, #4]
 800e6f4:	460b      	mov	r3, r1
 800e6f6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 800e6f8:	f44f 7021 	mov.w	r0, #644	@ 0x284
 800e6fc:	f00a f896 	bl	801882c <USBD_static_malloc>
 800e700:	60f8      	str	r0, [r7, #12]

  if (hmsc == NULL)
 800e702:	68fb      	ldr	r3, [r7, #12]
 800e704:	2b00      	cmp	r3, #0
 800e706:	d109      	bne.n	800e71c <USBD_MSC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	32b0      	adds	r2, #176	@ 0xb0
 800e712:	2100      	movs	r1, #0
 800e714:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800e718:	2302      	movs	r3, #2
 800e71a:	e06e      	b.n	800e7fa <USBD_MSC_Init+0x10e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hmsc;
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	32b0      	adds	r2, #176	@ 0xb0
 800e726:	68f9      	ldr	r1, [r7, #12]
 800e728:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	32b0      	adds	r2, #176	@ 0xb0
 800e736:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	7c1b      	ldrb	r3, [r3, #16]
 800e744:	2b00      	cmp	r3, #0
 800e746:	d12b      	bne.n	800e7a0 <USBD_MSC_Init+0xb4>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800e748:	4b2e      	ldr	r3, [pc, #184]	@ (800e804 <USBD_MSC_Init+0x118>)
 800e74a:	7819      	ldrb	r1, [r3, #0]
 800e74c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e750:	2202      	movs	r2, #2
 800e752:	6878      	ldr	r0, [r7, #4]
 800e754:	f009 fef2 	bl	801853c <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800e758:	4b2a      	ldr	r3, [pc, #168]	@ (800e804 <USBD_MSC_Init+0x118>)
 800e75a:	781b      	ldrb	r3, [r3, #0]
 800e75c:	f003 020f 	and.w	r2, r3, #15
 800e760:	6879      	ldr	r1, [r7, #4]
 800e762:	4613      	mov	r3, r2
 800e764:	009b      	lsls	r3, r3, #2
 800e766:	4413      	add	r3, r2
 800e768:	009b      	lsls	r3, r3, #2
 800e76a:	440b      	add	r3, r1
 800e76c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800e770:	2201      	movs	r2, #1
 800e772:	701a      	strb	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800e774:	4b24      	ldr	r3, [pc, #144]	@ (800e808 <USBD_MSC_Init+0x11c>)
 800e776:	7819      	ldrb	r1, [r3, #0]
 800e778:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e77c:	2202      	movs	r2, #2
 800e77e:	6878      	ldr	r0, [r7, #4]
 800e780:	f009 fedc 	bl	801853c <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 800e784:	4b20      	ldr	r3, [pc, #128]	@ (800e808 <USBD_MSC_Init+0x11c>)
 800e786:	781b      	ldrb	r3, [r3, #0]
 800e788:	f003 020f 	and.w	r2, r3, #15
 800e78c:	6879      	ldr	r1, [r7, #4]
 800e78e:	4613      	mov	r3, r2
 800e790:	009b      	lsls	r3, r3, #2
 800e792:	4413      	add	r3, r2
 800e794:	009b      	lsls	r3, r3, #2
 800e796:	440b      	add	r3, r1
 800e798:	3323      	adds	r3, #35	@ 0x23
 800e79a:	2201      	movs	r2, #1
 800e79c:	701a      	strb	r2, [r3, #0]
 800e79e:	e028      	b.n	800e7f2 <USBD_MSC_Init+0x106>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800e7a0:	4b18      	ldr	r3, [pc, #96]	@ (800e804 <USBD_MSC_Init+0x118>)
 800e7a2:	7819      	ldrb	r1, [r3, #0]
 800e7a4:	2340      	movs	r3, #64	@ 0x40
 800e7a6:	2202      	movs	r2, #2
 800e7a8:	6878      	ldr	r0, [r7, #4]
 800e7aa:	f009 fec7 	bl	801853c <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800e7ae:	4b15      	ldr	r3, [pc, #84]	@ (800e804 <USBD_MSC_Init+0x118>)
 800e7b0:	781b      	ldrb	r3, [r3, #0]
 800e7b2:	f003 020f 	and.w	r2, r3, #15
 800e7b6:	6879      	ldr	r1, [r7, #4]
 800e7b8:	4613      	mov	r3, r2
 800e7ba:	009b      	lsls	r3, r3, #2
 800e7bc:	4413      	add	r3, r2
 800e7be:	009b      	lsls	r3, r3, #2
 800e7c0:	440b      	add	r3, r1
 800e7c2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800e7c6:	2201      	movs	r2, #1
 800e7c8:	701a      	strb	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800e7ca:	4b0f      	ldr	r3, [pc, #60]	@ (800e808 <USBD_MSC_Init+0x11c>)
 800e7cc:	7819      	ldrb	r1, [r3, #0]
 800e7ce:	2340      	movs	r3, #64	@ 0x40
 800e7d0:	2202      	movs	r2, #2
 800e7d2:	6878      	ldr	r0, [r7, #4]
 800e7d4:	f009 feb2 	bl	801853c <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 800e7d8:	4b0b      	ldr	r3, [pc, #44]	@ (800e808 <USBD_MSC_Init+0x11c>)
 800e7da:	781b      	ldrb	r3, [r3, #0]
 800e7dc:	f003 020f 	and.w	r2, r3, #15
 800e7e0:	6879      	ldr	r1, [r7, #4]
 800e7e2:	4613      	mov	r3, r2
 800e7e4:	009b      	lsls	r3, r3, #2
 800e7e6:	4413      	add	r3, r2
 800e7e8:	009b      	lsls	r3, r3, #2
 800e7ea:	440b      	add	r3, r1
 800e7ec:	3323      	adds	r3, #35	@ 0x23
 800e7ee:	2201      	movs	r2, #1
 800e7f0:	701a      	strb	r2, [r3, #0]
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 800e7f2:	6878      	ldr	r0, [r7, #4]
 800e7f4:	f000 fa30 	bl	800ec58 <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 800e7f8:	2300      	movs	r3, #0
}
 800e7fa:	4618      	mov	r0, r3
 800e7fc:	3710      	adds	r7, #16
 800e7fe:	46bd      	mov	sp, r7
 800e800:	bd80      	pop	{r7, pc}
 800e802:	bf00      	nop
 800e804:	200000a7 	.word	0x200000a7
 800e808:	200000a6 	.word	0x200000a6

0800e80c <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e80c:	b580      	push	{r7, lr}
 800e80e:	b082      	sub	sp, #8
 800e810:	af00      	add	r7, sp, #0
 800e812:	6078      	str	r0, [r7, #4]
 800e814:	460b      	mov	r3, r1
 800e816:	70fb      	strb	r3, [r7, #3]
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSCOutEpAdd);
 800e818:	4b26      	ldr	r3, [pc, #152]	@ (800e8b4 <USBD_MSC_DeInit+0xa8>)
 800e81a:	781b      	ldrb	r3, [r3, #0]
 800e81c:	4619      	mov	r1, r3
 800e81e:	6878      	ldr	r0, [r7, #4]
 800e820:	f009 feb2 	bl	8018588 <USBD_LL_CloseEP>
  pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 0U;
 800e824:	4b23      	ldr	r3, [pc, #140]	@ (800e8b4 <USBD_MSC_DeInit+0xa8>)
 800e826:	781b      	ldrb	r3, [r3, #0]
 800e828:	f003 020f 	and.w	r2, r3, #15
 800e82c:	6879      	ldr	r1, [r7, #4]
 800e82e:	4613      	mov	r3, r2
 800e830:	009b      	lsls	r3, r3, #2
 800e832:	4413      	add	r3, r2
 800e834:	009b      	lsls	r3, r3, #2
 800e836:	440b      	add	r3, r1
 800e838:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800e83c:	2200      	movs	r2, #0
 800e83e:	701a      	strb	r2, [r3, #0]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSCInEpAdd);
 800e840:	4b1d      	ldr	r3, [pc, #116]	@ (800e8b8 <USBD_MSC_DeInit+0xac>)
 800e842:	781b      	ldrb	r3, [r3, #0]
 800e844:	4619      	mov	r1, r3
 800e846:	6878      	ldr	r0, [r7, #4]
 800e848:	f009 fe9e 	bl	8018588 <USBD_LL_CloseEP>
  pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 0U;
 800e84c:	4b1a      	ldr	r3, [pc, #104]	@ (800e8b8 <USBD_MSC_DeInit+0xac>)
 800e84e:	781b      	ldrb	r3, [r3, #0]
 800e850:	f003 020f 	and.w	r2, r3, #15
 800e854:	6879      	ldr	r1, [r7, #4]
 800e856:	4613      	mov	r3, r2
 800e858:	009b      	lsls	r3, r3, #2
 800e85a:	4413      	add	r3, r2
 800e85c:	009b      	lsls	r3, r3, #2
 800e85e:	440b      	add	r3, r1
 800e860:	3323      	adds	r3, #35	@ 0x23
 800e862:	2200      	movs	r2, #0
 800e864:	701a      	strb	r2, [r3, #0]

  /* Free MSC Class Resources */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	32b0      	adds	r2, #176	@ 0xb0
 800e870:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e874:	2b00      	cmp	r3, #0
 800e876:	d018      	beq.n	800e8aa <USBD_MSC_DeInit+0x9e>
  {
    /* De-Init the BOT layer */
    MSC_BOT_DeInit(pdev);
 800e878:	6878      	ldr	r0, [r7, #4]
 800e87a:	f000 fa6b 	bl	800ed54 <MSC_BOT_DeInit>

    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	32b0      	adds	r2, #176	@ 0xb0
 800e888:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e88c:	4618      	mov	r0, r3
 800e88e:	f009 ffdb 	bl	8018848 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId]  = NULL;
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	32b0      	adds	r2, #176	@ 0xb0
 800e89c:	2100      	movs	r1, #0
 800e89e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	2200      	movs	r2, #0
 800e8a6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800e8aa:	2300      	movs	r3, #0
}
 800e8ac:	4618      	mov	r0, r3
 800e8ae:	3708      	adds	r7, #8
 800e8b0:	46bd      	mov	sp, r7
 800e8b2:	bd80      	pop	{r7, pc}
 800e8b4:	200000a7 	.word	0x200000a7
 800e8b8:	200000a6 	.word	0x200000a6

0800e8bc <USBD_MSC_Setup>:
  * @param  pdev: device instance
  * @param  req: USB request
  * @retval status
  */
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e8bc:	b580      	push	{r7, lr}
 800e8be:	b086      	sub	sp, #24
 800e8c0:	af00      	add	r7, sp, #0
 800e8c2:	6078      	str	r0, [r7, #4]
 800e8c4:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	32b0      	adds	r2, #176	@ 0xb0
 800e8d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e8d4:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 800e8d6:	2300      	movs	r3, #0
 800e8d8:	75fb      	strb	r3, [r7, #23]
  uint32_t max_lun;
  uint16_t status_info = 0U;
 800e8da:	2300      	movs	r3, #0
 800e8dc:	817b      	strh	r3, [r7, #10]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800e8de:	693b      	ldr	r3, [r7, #16]
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d101      	bne.n	800e8e8 <USBD_MSC_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800e8e4:	2303      	movs	r3, #3
 800e8e6:	e0e5      	b.n	800eab4 <USBD_MSC_Setup+0x1f8>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e8e8:	683b      	ldr	r3, [r7, #0]
 800e8ea:	781b      	ldrb	r3, [r3, #0]
 800e8ec:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d058      	beq.n	800e9a6 <USBD_MSC_Setup+0xea>
 800e8f4:	2b20      	cmp	r3, #32
 800e8f6:	f040 80d5 	bne.w	800eaa4 <USBD_MSC_Setup+0x1e8>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 800e8fa:	683b      	ldr	r3, [r7, #0]
 800e8fc:	785b      	ldrb	r3, [r3, #1]
 800e8fe:	2bfe      	cmp	r3, #254	@ 0xfe
 800e900:	d002      	beq.n	800e908 <USBD_MSC_Setup+0x4c>
 800e902:	2bff      	cmp	r3, #255	@ 0xff
 800e904:	d02f      	beq.n	800e966 <USBD_MSC_Setup+0xaa>
 800e906:	e046      	b.n	800e996 <USBD_MSC_Setup+0xda>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800e908:	683b      	ldr	r3, [r7, #0]
 800e90a:	885b      	ldrh	r3, [r3, #2]
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	d123      	bne.n	800e958 <USBD_MSC_Setup+0x9c>
 800e910:	683b      	ldr	r3, [r7, #0]
 800e912:	88db      	ldrh	r3, [r3, #6]
 800e914:	2b01      	cmp	r3, #1
 800e916:	d11f      	bne.n	800e958 <USBD_MSC_Setup+0x9c>
              ((req->bmRequest & 0x80U) == 0x80U))
 800e918:	683b      	ldr	r3, [r7, #0]
 800e91a:	781b      	ldrb	r3, [r3, #0]
 800e91c:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800e91e:	2b00      	cmp	r3, #0
 800e920:	da1a      	bge.n	800e958 <USBD_MSC_Setup+0x9c>
          {
            max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetMaxLun();
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e928:	687a      	ldr	r2, [r7, #4]
 800e92a:	33b0      	adds	r3, #176	@ 0xb0
 800e92c:	009b      	lsls	r3, r3, #2
 800e92e:	4413      	add	r3, r2
 800e930:	685b      	ldr	r3, [r3, #4]
 800e932:	699b      	ldr	r3, [r3, #24]
 800e934:	4798      	blx	r3
 800e936:	4603      	mov	r3, r0
 800e938:	60fb      	str	r3, [r7, #12]
            hmsc->max_lun = (max_lun > MSC_BOT_MAX_LUN) ? MSC_BOT_MAX_LUN : max_lun;
 800e93a:	68fb      	ldr	r3, [r7, #12]
 800e93c:	2b02      	cmp	r3, #2
 800e93e:	bf28      	it	cs
 800e940:	2302      	movcs	r3, #2
 800e942:	461a      	mov	r2, r3
 800e944:	693b      	ldr	r3, [r7, #16]
 800e946:	601a      	str	r2, [r3, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 800e948:	693b      	ldr	r3, [r7, #16]
 800e94a:	2201      	movs	r2, #1
 800e94c:	4619      	mov	r1, r3
 800e94e:	6878      	ldr	r0, [r7, #4]
 800e950:	f003 f9be 	bl	8011cd0 <USBD_CtlSendData>
 800e954:	bf00      	nop
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e956:	e025      	b.n	800e9a4 <USBD_MSC_Setup+0xe8>
            USBD_CtlError(pdev, req);
 800e958:	6839      	ldr	r1, [r7, #0]
 800e95a:	6878      	ldr	r0, [r7, #4]
 800e95c:	f003 f93b 	bl	8011bd6 <USBD_CtlError>
            ret = USBD_FAIL;
 800e960:	2303      	movs	r3, #3
 800e962:	75fb      	strb	r3, [r7, #23]
          break;
 800e964:	e01e      	b.n	800e9a4 <USBD_MSC_Setup+0xe8>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800e966:	683b      	ldr	r3, [r7, #0]
 800e968:	885b      	ldrh	r3, [r3, #2]
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	d10c      	bne.n	800e988 <USBD_MSC_Setup+0xcc>
 800e96e:	683b      	ldr	r3, [r7, #0]
 800e970:	88db      	ldrh	r3, [r3, #6]
 800e972:	2b00      	cmp	r3, #0
 800e974:	d108      	bne.n	800e988 <USBD_MSC_Setup+0xcc>
              ((req->bmRequest & 0x80U) != 0x80U))
 800e976:	683b      	ldr	r3, [r7, #0]
 800e978:	781b      	ldrb	r3, [r3, #0]
 800e97a:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	db03      	blt.n	800e988 <USBD_MSC_Setup+0xcc>
          {
            MSC_BOT_Reset(pdev);
 800e980:	6878      	ldr	r0, [r7, #4]
 800e982:	f000 f9b3 	bl	800ecec <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e986:	e00d      	b.n	800e9a4 <USBD_MSC_Setup+0xe8>
            USBD_CtlError(pdev, req);
 800e988:	6839      	ldr	r1, [r7, #0]
 800e98a:	6878      	ldr	r0, [r7, #4]
 800e98c:	f003 f923 	bl	8011bd6 <USBD_CtlError>
            ret = USBD_FAIL;
 800e990:	2303      	movs	r3, #3
 800e992:	75fb      	strb	r3, [r7, #23]
          break;
 800e994:	e006      	b.n	800e9a4 <USBD_MSC_Setup+0xe8>

        default:
          USBD_CtlError(pdev, req);
 800e996:	6839      	ldr	r1, [r7, #0]
 800e998:	6878      	ldr	r0, [r7, #4]
 800e99a:	f003 f91c 	bl	8011bd6 <USBD_CtlError>
          ret = USBD_FAIL;
 800e99e:	2303      	movs	r3, #3
 800e9a0:	75fb      	strb	r3, [r7, #23]
          break;
 800e9a2:	bf00      	nop
      }
      break;
 800e9a4:	e085      	b.n	800eab2 <USBD_MSC_Setup+0x1f6>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e9a6:	683b      	ldr	r3, [r7, #0]
 800e9a8:	785b      	ldrb	r3, [r3, #1]
 800e9aa:	2b0b      	cmp	r3, #11
 800e9ac:	d871      	bhi.n	800ea92 <USBD_MSC_Setup+0x1d6>
 800e9ae:	a201      	add	r2, pc, #4	@ (adr r2, 800e9b4 <USBD_MSC_Setup+0xf8>)
 800e9b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9b4:	0800e9e5 	.word	0x0800e9e5
 800e9b8:	0800ea61 	.word	0x0800ea61
 800e9bc:	0800ea93 	.word	0x0800ea93
 800e9c0:	0800ea93 	.word	0x0800ea93
 800e9c4:	0800ea93 	.word	0x0800ea93
 800e9c8:	0800ea93 	.word	0x0800ea93
 800e9cc:	0800ea93 	.word	0x0800ea93
 800e9d0:	0800ea93 	.word	0x0800ea93
 800e9d4:	0800ea93 	.word	0x0800ea93
 800e9d8:	0800ea93 	.word	0x0800ea93
 800e9dc:	0800ea0f 	.word	0x0800ea0f
 800e9e0:	0800ea39 	.word	0x0800ea39
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e9ea:	b2db      	uxtb	r3, r3
 800e9ec:	2b03      	cmp	r3, #3
 800e9ee:	d107      	bne.n	800ea00 <USBD_MSC_Setup+0x144>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e9f0:	f107 030a 	add.w	r3, r7, #10
 800e9f4:	2202      	movs	r2, #2
 800e9f6:	4619      	mov	r1, r3
 800e9f8:	6878      	ldr	r0, [r7, #4]
 800e9fa:	f003 f969 	bl	8011cd0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e9fe:	e050      	b.n	800eaa2 <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 800ea00:	6839      	ldr	r1, [r7, #0]
 800ea02:	6878      	ldr	r0, [r7, #4]
 800ea04:	f003 f8e7 	bl	8011bd6 <USBD_CtlError>
            ret = USBD_FAIL;
 800ea08:	2303      	movs	r3, #3
 800ea0a:	75fb      	strb	r3, [r7, #23]
          break;
 800ea0c:	e049      	b.n	800eaa2 <USBD_MSC_Setup+0x1e6>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ea14:	b2db      	uxtb	r3, r3
 800ea16:	2b03      	cmp	r3, #3
 800ea18:	d107      	bne.n	800ea2a <USBD_MSC_Setup+0x16e>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 800ea1a:	693b      	ldr	r3, [r7, #16]
 800ea1c:	3304      	adds	r3, #4
 800ea1e:	2201      	movs	r2, #1
 800ea20:	4619      	mov	r1, r3
 800ea22:	6878      	ldr	r0, [r7, #4]
 800ea24:	f003 f954 	bl	8011cd0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ea28:	e03b      	b.n	800eaa2 <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 800ea2a:	6839      	ldr	r1, [r7, #0]
 800ea2c:	6878      	ldr	r0, [r7, #4]
 800ea2e:	f003 f8d2 	bl	8011bd6 <USBD_CtlError>
            ret = USBD_FAIL;
 800ea32:	2303      	movs	r3, #3
 800ea34:	75fb      	strb	r3, [r7, #23]
          break;
 800ea36:	e034      	b.n	800eaa2 <USBD_MSC_Setup+0x1e6>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ea3e:	b2db      	uxtb	r3, r3
 800ea40:	2b03      	cmp	r3, #3
 800ea42:	d106      	bne.n	800ea52 <USBD_MSC_Setup+0x196>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 800ea44:	683b      	ldr	r3, [r7, #0]
 800ea46:	885b      	ldrh	r3, [r3, #2]
 800ea48:	b2db      	uxtb	r3, r3
 800ea4a:	461a      	mov	r2, r3
 800ea4c:	693b      	ldr	r3, [r7, #16]
 800ea4e:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ea50:	e027      	b.n	800eaa2 <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 800ea52:	6839      	ldr	r1, [r7, #0]
 800ea54:	6878      	ldr	r0, [r7, #4]
 800ea56:	f003 f8be 	bl	8011bd6 <USBD_CtlError>
            ret = USBD_FAIL;
 800ea5a:	2303      	movs	r3, #3
 800ea5c:	75fb      	strb	r3, [r7, #23]
          break;
 800ea5e:	e020      	b.n	800eaa2 <USBD_MSC_Setup+0x1e6>

        case USB_REQ_CLEAR_FEATURE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ea66:	b2db      	uxtb	r3, r3
 800ea68:	2b03      	cmp	r3, #3
 800ea6a:	d119      	bne.n	800eaa0 <USBD_MSC_Setup+0x1e4>
          {
            if (req->wValue == USB_FEATURE_EP_HALT)
 800ea6c:	683b      	ldr	r3, [r7, #0]
 800ea6e:	885b      	ldrh	r3, [r3, #2]
 800ea70:	2b00      	cmp	r3, #0
 800ea72:	d115      	bne.n	800eaa0 <USBD_MSC_Setup+0x1e4>
            {
              /* Flush the FIFO */
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 800ea74:	683b      	ldr	r3, [r7, #0]
 800ea76:	889b      	ldrh	r3, [r3, #4]
 800ea78:	b2db      	uxtb	r3, r3
 800ea7a:	4619      	mov	r1, r3
 800ea7c:	6878      	ldr	r0, [r7, #4]
 800ea7e:	f009 fda2 	bl	80185c6 <USBD_LL_FlushEP>

              /* Handle BOT error */
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 800ea82:	683b      	ldr	r3, [r7, #0]
 800ea84:	889b      	ldrh	r3, [r3, #4]
 800ea86:	b2db      	uxtb	r3, r3
 800ea88:	4619      	mov	r1, r3
 800ea8a:	6878      	ldr	r0, [r7, #4]
 800ea8c:	f000 fb30 	bl	800f0f0 <MSC_BOT_CplClrFeature>
            }
          }
          break;
 800ea90:	e006      	b.n	800eaa0 <USBD_MSC_Setup+0x1e4>

        default:
          USBD_CtlError(pdev, req);
 800ea92:	6839      	ldr	r1, [r7, #0]
 800ea94:	6878      	ldr	r0, [r7, #4]
 800ea96:	f003 f89e 	bl	8011bd6 <USBD_CtlError>
          ret = USBD_FAIL;
 800ea9a:	2303      	movs	r3, #3
 800ea9c:	75fb      	strb	r3, [r7, #23]
          break;
 800ea9e:	e000      	b.n	800eaa2 <USBD_MSC_Setup+0x1e6>
          break;
 800eaa0:	bf00      	nop
      }
      break;
 800eaa2:	e006      	b.n	800eab2 <USBD_MSC_Setup+0x1f6>

    default:
      USBD_CtlError(pdev, req);
 800eaa4:	6839      	ldr	r1, [r7, #0]
 800eaa6:	6878      	ldr	r0, [r7, #4]
 800eaa8:	f003 f895 	bl	8011bd6 <USBD_CtlError>
      ret = USBD_FAIL;
 800eaac:	2303      	movs	r3, #3
 800eaae:	75fb      	strb	r3, [r7, #23]
      break;
 800eab0:	bf00      	nop
  }

  return (uint8_t)ret;
 800eab2:	7dfb      	ldrb	r3, [r7, #23]
}
 800eab4:	4618      	mov	r0, r3
 800eab6:	3718      	adds	r7, #24
 800eab8:	46bd      	mov	sp, r7
 800eaba:	bd80      	pop	{r7, pc}

0800eabc <USBD_MSC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800eabc:	b580      	push	{r7, lr}
 800eabe:	b082      	sub	sp, #8
 800eac0:	af00      	add	r7, sp, #0
 800eac2:	6078      	str	r0, [r7, #4]
 800eac4:	460b      	mov	r3, r1
 800eac6:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 800eac8:	78fb      	ldrb	r3, [r7, #3]
 800eaca:	4619      	mov	r1, r3
 800eacc:	6878      	ldr	r0, [r7, #4]
 800eace:	f000 f959 	bl	800ed84 <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 800ead2:	2300      	movs	r3, #0
}
 800ead4:	4618      	mov	r0, r3
 800ead6:	3708      	adds	r7, #8
 800ead8:	46bd      	mov	sp, r7
 800eada:	bd80      	pop	{r7, pc}

0800eadc <USBD_MSC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800eadc:	b580      	push	{r7, lr}
 800eade:	b082      	sub	sp, #8
 800eae0:	af00      	add	r7, sp, #0
 800eae2:	6078      	str	r0, [r7, #4]
 800eae4:	460b      	mov	r3, r1
 800eae6:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 800eae8:	78fb      	ldrb	r3, [r7, #3]
 800eaea:	4619      	mov	r1, r3
 800eaec:	6878      	ldr	r0, [r7, #4]
 800eaee:	f000 f983 	bl	800edf8 <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 800eaf2:	2300      	movs	r3, #0
}
 800eaf4:	4618      	mov	r0, r3
 800eaf6:	3708      	adds	r7, #8
 800eaf8:	46bd      	mov	sp, r7
 800eafa:	bd80      	pop	{r7, pc}

0800eafc <USBD_MSC_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 800eafc:	b580      	push	{r7, lr}
 800eafe:	b084      	sub	sp, #16
 800eb00:	af00      	add	r7, sp, #0
 800eb02:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800eb04:	2181      	movs	r1, #129	@ 0x81
 800eb06:	4812      	ldr	r0, [pc, #72]	@ (800eb50 <USBD_MSC_GetHSCfgDesc+0x54>)
 800eb08:	f002 fa02 	bl	8010f10 <USBD_GetEpDesc>
 800eb0c:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800eb0e:	2101      	movs	r1, #1
 800eb10:	480f      	ldr	r0, [pc, #60]	@ (800eb50 <USBD_MSC_GetHSCfgDesc+0x54>)
 800eb12:	f002 f9fd 	bl	8010f10 <USBD_GetEpDesc>
 800eb16:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800eb18:	68fb      	ldr	r3, [r7, #12]
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	d006      	beq.n	800eb2c <USBD_MSC_GetHSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	2200      	movs	r2, #0
 800eb22:	711a      	strb	r2, [r3, #4]
 800eb24:	2200      	movs	r2, #0
 800eb26:	f042 0202 	orr.w	r2, r2, #2
 800eb2a:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800eb2c:	68bb      	ldr	r3, [r7, #8]
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d006      	beq.n	800eb40 <USBD_MSC_GetHSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800eb32:	68bb      	ldr	r3, [r7, #8]
 800eb34:	2200      	movs	r2, #0
 800eb36:	711a      	strb	r2, [r3, #4]
 800eb38:	2200      	movs	r2, #0
 800eb3a:	f042 0202 	orr.w	r2, r2, #2
 800eb3e:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	2220      	movs	r2, #32
 800eb44:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800eb46:	4b02      	ldr	r3, [pc, #8]	@ (800eb50 <USBD_MSC_GetHSCfgDesc+0x54>)
}
 800eb48:	4618      	mov	r0, r3
 800eb4a:	3710      	adds	r7, #16
 800eb4c:	46bd      	mov	sp, r7
 800eb4e:	bd80      	pop	{r7, pc}
 800eb50:	2000007c 	.word	0x2000007c

0800eb54 <USBD_MSC_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 800eb54:	b580      	push	{r7, lr}
 800eb56:	b084      	sub	sp, #16
 800eb58:	af00      	add	r7, sp, #0
 800eb5a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800eb5c:	2181      	movs	r1, #129	@ 0x81
 800eb5e:	4812      	ldr	r0, [pc, #72]	@ (800eba8 <USBD_MSC_GetFSCfgDesc+0x54>)
 800eb60:	f002 f9d6 	bl	8010f10 <USBD_GetEpDesc>
 800eb64:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800eb66:	2101      	movs	r1, #1
 800eb68:	480f      	ldr	r0, [pc, #60]	@ (800eba8 <USBD_MSC_GetFSCfgDesc+0x54>)
 800eb6a:	f002 f9d1 	bl	8010f10 <USBD_GetEpDesc>
 800eb6e:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d006      	beq.n	800eb84 <USBD_MSC_GetFSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	2200      	movs	r2, #0
 800eb7a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800eb7e:	711a      	strb	r2, [r3, #4]
 800eb80:	2200      	movs	r2, #0
 800eb82:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800eb84:	68bb      	ldr	r3, [r7, #8]
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	d006      	beq.n	800eb98 <USBD_MSC_GetFSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800eb8a:	68bb      	ldr	r3, [r7, #8]
 800eb8c:	2200      	movs	r2, #0
 800eb8e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800eb92:	711a      	strb	r2, [r3, #4]
 800eb94:	2200      	movs	r2, #0
 800eb96:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	2220      	movs	r2, #32
 800eb9c:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800eb9e:	4b02      	ldr	r3, [pc, #8]	@ (800eba8 <USBD_MSC_GetFSCfgDesc+0x54>)
}
 800eba0:	4618      	mov	r0, r3
 800eba2:	3710      	adds	r7, #16
 800eba4:	46bd      	mov	sp, r7
 800eba6:	bd80      	pop	{r7, pc}
 800eba8:	2000007c 	.word	0x2000007c

0800ebac <USBD_MSC_GetOtherSpeedCfgDesc>:
  *         return other speed configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ebac:	b580      	push	{r7, lr}
 800ebae:	b084      	sub	sp, #16
 800ebb0:	af00      	add	r7, sp, #0
 800ebb2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800ebb4:	2181      	movs	r1, #129	@ 0x81
 800ebb6:	4812      	ldr	r0, [pc, #72]	@ (800ec00 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800ebb8:	f002 f9aa 	bl	8010f10 <USBD_GetEpDesc>
 800ebbc:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800ebbe:	2101      	movs	r1, #1
 800ebc0:	480f      	ldr	r0, [pc, #60]	@ (800ec00 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800ebc2:	f002 f9a5 	bl	8010f10 <USBD_GetEpDesc>
 800ebc6:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d006      	beq.n	800ebdc <USBD_MSC_GetOtherSpeedCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	2200      	movs	r2, #0
 800ebd2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ebd6:	711a      	strb	r2, [r3, #4]
 800ebd8:	2200      	movs	r2, #0
 800ebda:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800ebdc:	68bb      	ldr	r3, [r7, #8]
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d006      	beq.n	800ebf0 <USBD_MSC_GetOtherSpeedCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800ebe2:	68bb      	ldr	r3, [r7, #8]
 800ebe4:	2200      	movs	r2, #0
 800ebe6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ebea:	711a      	strb	r2, [r3, #4]
 800ebec:	2200      	movs	r2, #0
 800ebee:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	2220      	movs	r2, #32
 800ebf4:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800ebf6:	4b02      	ldr	r3, [pc, #8]	@ (800ec00 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
}
 800ebf8:	4618      	mov	r0, r3
 800ebfa:	3710      	adds	r7, #16
 800ebfc:	46bd      	mov	sp, r7
 800ebfe:	bd80      	pop	{r7, pc}
 800ec00:	2000007c 	.word	0x2000007c

0800ec04 <USBD_MSC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ec04:	b480      	push	{r7}
 800ec06:	b083      	sub	sp, #12
 800ec08:	af00      	add	r7, sp, #0
 800ec0a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	220a      	movs	r2, #10
 800ec10:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 800ec12:	4b03      	ldr	r3, [pc, #12]	@ (800ec20 <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 800ec14:	4618      	mov	r0, r3
 800ec16:	370c      	adds	r7, #12
 800ec18:	46bd      	mov	sp, r7
 800ec1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec1e:	4770      	bx	lr
 800ec20:	2000009c 	.word	0x2000009c

0800ec24 <USBD_MSC_RegisterStorage>:
  * @brief  USBD_MSC_RegisterStorage
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 800ec24:	b480      	push	{r7}
 800ec26:	b083      	sub	sp, #12
 800ec28:	af00      	add	r7, sp, #0
 800ec2a:	6078      	str	r0, [r7, #4]
 800ec2c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800ec2e:	683b      	ldr	r3, [r7, #0]
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	d101      	bne.n	800ec38 <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800ec34:	2303      	movs	r3, #3
 800ec36:	e009      	b.n	800ec4c <USBD_MSC_RegisterStorage+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ec3e:	687a      	ldr	r2, [r7, #4]
 800ec40:	33b0      	adds	r3, #176	@ 0xb0
 800ec42:	009b      	lsls	r3, r3, #2
 800ec44:	4413      	add	r3, r2
 800ec46:	683a      	ldr	r2, [r7, #0]
 800ec48:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800ec4a:	2300      	movs	r3, #0
}
 800ec4c:	4618      	mov	r0, r3
 800ec4e:	370c      	adds	r7, #12
 800ec50:	46bd      	mov	sp, r7
 800ec52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec56:	4770      	bx	lr

0800ec58 <MSC_BOT_Init>:
  *         Initialize the BOT Process
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 800ec58:	b580      	push	{r7, lr}
 800ec5a:	b084      	sub	sp, #16
 800ec5c:	af00      	add	r7, sp, #0
 800ec5e:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	32b0      	adds	r2, #176	@ 0xb0
 800ec6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec6e:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800ec70:	68fb      	ldr	r3, [r7, #12]
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d032      	beq.n	800ecdc <MSC_BOT_Init+0x84>
  {
    return;
  }

  hmsc->bot_state = USBD_BOT_IDLE;
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	2200      	movs	r2, #0
 800ec7a:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	2200      	movs	r2, #0
 800ec80:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	2200      	movs	r2, #0
 800ec86:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
  hmsc->scsi_sense_head = 0U;
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	2200      	movs	r2, #0
 800ec8e:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	2200      	movs	r2, #0
 800ec96:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262

  ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Init(0U);
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800eca0:	687a      	ldr	r2, [r7, #4]
 800eca2:	33b0      	adds	r3, #176	@ 0xb0
 800eca4:	009b      	lsls	r3, r3, #2
 800eca6:	4413      	add	r3, r2
 800eca8:	685b      	ldr	r3, [r3, #4]
 800ecaa:	681b      	ldr	r3, [r3, #0]
 800ecac:	2000      	movs	r0, #0
 800ecae:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSCOutEpAdd);
 800ecb0:	4b0c      	ldr	r3, [pc, #48]	@ (800ece4 <MSC_BOT_Init+0x8c>)
 800ecb2:	781b      	ldrb	r3, [r3, #0]
 800ecb4:	4619      	mov	r1, r3
 800ecb6:	6878      	ldr	r0, [r7, #4]
 800ecb8:	f009 fc85 	bl	80185c6 <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSCInEpAdd);
 800ecbc:	4b0a      	ldr	r3, [pc, #40]	@ (800ece8 <MSC_BOT_Init+0x90>)
 800ecbe:	781b      	ldrb	r3, [r3, #0]
 800ecc0:	4619      	mov	r1, r3
 800ecc2:	6878      	ldr	r0, [r7, #4]
 800ecc4:	f009 fc7f 	bl	80185c6 <USBD_LL_FlushEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800ecc8:	4b06      	ldr	r3, [pc, #24]	@ (800ece4 <MSC_BOT_Init+0x8c>)
 800ecca:	7819      	ldrb	r1, [r3, #0]
 800eccc:	68fb      	ldr	r3, [r7, #12]
 800ecce:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800ecd2:	231f      	movs	r3, #31
 800ecd4:	6878      	ldr	r0, [r7, #4]
 800ecd6:	f009 fd3f 	bl	8018758 <USBD_LL_PrepareReceive>
 800ecda:	e000      	b.n	800ecde <MSC_BOT_Init+0x86>
    return;
 800ecdc:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800ecde:	3710      	adds	r7, #16
 800ece0:	46bd      	mov	sp, r7
 800ece2:	bd80      	pop	{r7, pc}
 800ece4:	200000a7 	.word	0x200000a7
 800ece8:	200000a6 	.word	0x200000a6

0800ecec <MSC_BOT_Reset>:
  *         Reset the BOT Machine
  * @param  pdev: device instance
  * @retval  None
  */
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 800ecec:	b580      	push	{r7, lr}
 800ecee:	b084      	sub	sp, #16
 800ecf0:	af00      	add	r7, sp, #0
 800ecf2:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	32b0      	adds	r2, #176	@ 0xb0
 800ecfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ed02:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d01b      	beq.n	800ed42 <MSC_BOT_Reset+0x56>
  {
    return;
  }

  hmsc->bot_state  = USBD_BOT_IDLE;
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	2200      	movs	r2, #0
 800ed0e:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	2201      	movs	r2, #1
 800ed14:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSCInEpAdd);
 800ed16:	4b0d      	ldr	r3, [pc, #52]	@ (800ed4c <MSC_BOT_Reset+0x60>)
 800ed18:	781b      	ldrb	r3, [r3, #0]
 800ed1a:	4619      	mov	r1, r3
 800ed1c:	6878      	ldr	r0, [r7, #4]
 800ed1e:	f009 fc90 	bl	8018642 <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSCOutEpAdd);
 800ed22:	4b0b      	ldr	r3, [pc, #44]	@ (800ed50 <MSC_BOT_Reset+0x64>)
 800ed24:	781b      	ldrb	r3, [r3, #0]
 800ed26:	4619      	mov	r1, r3
 800ed28:	6878      	ldr	r0, [r7, #4]
 800ed2a:	f009 fc8a 	bl	8018642 <USBD_LL_ClearStallEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800ed2e:	4b08      	ldr	r3, [pc, #32]	@ (800ed50 <MSC_BOT_Reset+0x64>)
 800ed30:	7819      	ldrb	r1, [r3, #0]
 800ed32:	68fb      	ldr	r3, [r7, #12]
 800ed34:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800ed38:	231f      	movs	r3, #31
 800ed3a:	6878      	ldr	r0, [r7, #4]
 800ed3c:	f009 fd0c 	bl	8018758 <USBD_LL_PrepareReceive>
 800ed40:	e000      	b.n	800ed44 <MSC_BOT_Reset+0x58>
    return;
 800ed42:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800ed44:	3710      	adds	r7, #16
 800ed46:	46bd      	mov	sp, r7
 800ed48:	bd80      	pop	{r7, pc}
 800ed4a:	bf00      	nop
 800ed4c:	200000a6 	.word	0x200000a6
 800ed50:	200000a7 	.word	0x200000a7

0800ed54 <MSC_BOT_DeInit>:
  *         DeInitialize the BOT Machine
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 800ed54:	b480      	push	{r7}
 800ed56:	b085      	sub	sp, #20
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	32b0      	adds	r2, #176	@ 0xb0
 800ed66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ed6a:	60fb      	str	r3, [r7, #12]

  if (hmsc != NULL)
 800ed6c:	68fb      	ldr	r3, [r7, #12]
 800ed6e:	2b00      	cmp	r3, #0
 800ed70:	d002      	beq.n	800ed78 <MSC_BOT_DeInit+0x24>
  {
    hmsc->bot_state = USBD_BOT_IDLE;
 800ed72:	68fb      	ldr	r3, [r7, #12]
 800ed74:	2200      	movs	r2, #0
 800ed76:	721a      	strb	r2, [r3, #8]
  }
}
 800ed78:	bf00      	nop
 800ed7a:	3714      	adds	r7, #20
 800ed7c:	46bd      	mov	sp, r7
 800ed7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed82:	4770      	bx	lr

0800ed84 <MSC_BOT_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ed84:	b580      	push	{r7, lr}
 800ed86:	b084      	sub	sp, #16
 800ed88:	af00      	add	r7, sp, #0
 800ed8a:	6078      	str	r0, [r7, #4]
 800ed8c:	460b      	mov	r3, r1
 800ed8e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	32b0      	adds	r2, #176	@ 0xb0
 800ed9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ed9e:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	d020      	beq.n	800ede8 <MSC_BOT_DataIn+0x64>
  {
    return;
  }

  switch (hmsc->bot_state)
 800eda6:	68fb      	ldr	r3, [r7, #12]
 800eda8:	7a1b      	ldrb	r3, [r3, #8]
 800edaa:	2b02      	cmp	r3, #2
 800edac:	d005      	beq.n	800edba <MSC_BOT_DataIn+0x36>
 800edae:	2b02      	cmp	r3, #2
 800edb0:	db1c      	blt.n	800edec <MSC_BOT_DataIn+0x68>
 800edb2:	3b03      	subs	r3, #3
 800edb4:	2b01      	cmp	r3, #1
 800edb6:	d819      	bhi.n	800edec <MSC_BOT_DataIn+0x68>
 800edb8:	e011      	b.n	800edde <MSC_BOT_DataIn+0x5a>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800edba:	68fb      	ldr	r3, [r7, #12]
 800edbc:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800edc6:	461a      	mov	r2, r3
 800edc8:	6878      	ldr	r0, [r7, #4]
 800edca:	f000 f9cb 	bl	800f164 <SCSI_ProcessCmd>
 800edce:	4603      	mov	r3, r0
 800edd0:	2b00      	cmp	r3, #0
 800edd2:	da0d      	bge.n	800edf0 <MSC_BOT_DataIn+0x6c>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800edd4:	2101      	movs	r1, #1
 800edd6:	6878      	ldr	r0, [r7, #4]
 800edd8:	f000 f90e 	bl	800eff8 <MSC_BOT_SendCSW>
      }
      break;
 800eddc:	e008      	b.n	800edf0 <MSC_BOT_DataIn+0x6c>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800edde:	2100      	movs	r1, #0
 800ede0:	6878      	ldr	r0, [r7, #4]
 800ede2:	f000 f909 	bl	800eff8 <MSC_BOT_SendCSW>
      break;
 800ede6:	e004      	b.n	800edf2 <MSC_BOT_DataIn+0x6e>
    return;
 800ede8:	bf00      	nop
 800edea:	e002      	b.n	800edf2 <MSC_BOT_DataIn+0x6e>

    default:
      break;
 800edec:	bf00      	nop
 800edee:	e000      	b.n	800edf2 <MSC_BOT_DataIn+0x6e>
      break;
 800edf0:	bf00      	nop
  }
}
 800edf2:	3710      	adds	r7, #16
 800edf4:	46bd      	mov	sp, r7
 800edf6:	bd80      	pop	{r7, pc}

0800edf8 <MSC_BOT_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800edf8:	b580      	push	{r7, lr}
 800edfa:	b084      	sub	sp, #16
 800edfc:	af00      	add	r7, sp, #0
 800edfe:	6078      	str	r0, [r7, #4]
 800ee00:	460b      	mov	r3, r1
 800ee02:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	32b0      	adds	r2, #176	@ 0xb0
 800ee0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee12:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800ee14:	68fb      	ldr	r3, [r7, #12]
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	d01c      	beq.n	800ee54 <MSC_BOT_DataOut+0x5c>
  {
    return;
  }

  switch (hmsc->bot_state)
 800ee1a:	68fb      	ldr	r3, [r7, #12]
 800ee1c:	7a1b      	ldrb	r3, [r3, #8]
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	d002      	beq.n	800ee28 <MSC_BOT_DataOut+0x30>
 800ee22:	2b01      	cmp	r3, #1
 800ee24:	d004      	beq.n	800ee30 <MSC_BOT_DataOut+0x38>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 800ee26:	e018      	b.n	800ee5a <MSC_BOT_DataOut+0x62>
      MSC_BOT_CBW_Decode(pdev);
 800ee28:	6878      	ldr	r0, [r7, #4]
 800ee2a:	f000 f819 	bl	800ee60 <MSC_BOT_CBW_Decode>
      break;
 800ee2e:	e014      	b.n	800ee5a <MSC_BOT_DataOut+0x62>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800ee36:	68fb      	ldr	r3, [r7, #12]
 800ee38:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800ee3c:	461a      	mov	r2, r3
 800ee3e:	6878      	ldr	r0, [r7, #4]
 800ee40:	f000 f990 	bl	800f164 <SCSI_ProcessCmd>
 800ee44:	4603      	mov	r3, r0
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	da06      	bge.n	800ee58 <MSC_BOT_DataOut+0x60>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800ee4a:	2101      	movs	r1, #1
 800ee4c:	6878      	ldr	r0, [r7, #4]
 800ee4e:	f000 f8d3 	bl	800eff8 <MSC_BOT_SendCSW>
      break;
 800ee52:	e001      	b.n	800ee58 <MSC_BOT_DataOut+0x60>
    return;
 800ee54:	bf00      	nop
 800ee56:	e000      	b.n	800ee5a <MSC_BOT_DataOut+0x62>
      break;
 800ee58:	bf00      	nop
  }
}
 800ee5a:	3710      	adds	r7, #16
 800ee5c:	46bd      	mov	sp, r7
 800ee5e:	bd80      	pop	{r7, pc}

0800ee60 <MSC_BOT_CBW_Decode>:
  *         Decode the CBW command and set the BOT state machine accordingly
  * @param  pdev: device instance
  * @retval None
  */
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 800ee60:	b580      	push	{r7, lr}
 800ee62:	b084      	sub	sp, #16
 800ee64:	af00      	add	r7, sp, #0
 800ee66:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	32b0      	adds	r2, #176	@ 0xb0
 800ee72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee76:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800ee78:	68fb      	ldr	r3, [r7, #12]
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d07c      	beq.n	800ef78 <MSC_BOT_CBW_Decode+0x118>
  {
    return;
  }

  hmsc->csw.dTag = hmsc->cbw.dTag;
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 800ee8a:	68fb      	ldr	r3, [r7, #12]
 800ee8c:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 800ee90:	68fb      	ldr	r3, [r7, #12]
 800ee92:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 800ee96:	4b3b      	ldr	r3, [pc, #236]	@ (800ef84 <MSC_BOT_CBW_Decode+0x124>)
 800ee98:	781b      	ldrb	r3, [r3, #0]
 800ee9a:	4619      	mov	r1, r3
 800ee9c:	6878      	ldr	r0, [r7, #4]
 800ee9e:	f009 fc7c 	bl	801879a <USBD_LL_GetRxDataSize>
 800eea2:	4603      	mov	r3, r0
 800eea4:	2b1f      	cmp	r3, #31
 800eea6:	d117      	bne.n	800eed8 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800eea8:	68fb      	ldr	r3, [r7, #12]
 800eeaa:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 800eeae:	4a36      	ldr	r2, [pc, #216]	@ (800ef88 <MSC_BOT_CBW_Decode+0x128>)
 800eeb0:	4293      	cmp	r3, r2
 800eeb2:	d111      	bne.n	800eed8 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	f893 321d 	ldrb.w	r3, [r3, #541]	@ 0x21d
 800eeba:	461a      	mov	r2, r3
 800eebc:	68fb      	ldr	r3, [r7, #12]
 800eebe:	681b      	ldr	r3, [r3, #0]
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800eec0:	429a      	cmp	r2, r3
 800eec2:	d809      	bhi.n	800eed8 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	d004      	beq.n	800eed8 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bCBLength > 16U))
 800eece:	68fb      	ldr	r3, [r7, #12]
 800eed0:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 800eed4:	2b10      	cmp	r3, #16
 800eed6:	d90e      	bls.n	800eef6 <MSC_BOT_CBW_Decode+0x96>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800eede:	2320      	movs	r3, #32
 800eee0:	2205      	movs	r2, #5
 800eee2:	6878      	ldr	r0, [r7, #4]
 800eee4:	f000 fe85 	bl	800fbf2 <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800eee8:	68fb      	ldr	r3, [r7, #12]
 800eeea:	2202      	movs	r2, #2
 800eeec:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 800eeee:	6878      	ldr	r0, [r7, #4]
 800eef0:	f000 f8bc 	bl	800f06c <MSC_BOT_Abort>
 800eef4:	e043      	b.n	800ef7e <MSC_BOT_CBW_Decode+0x11e>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800ef02:	461a      	mov	r2, r3
 800ef04:	6878      	ldr	r0, [r7, #4]
 800ef06:	f000 f92d 	bl	800f164 <SCSI_ProcessCmd>
 800ef0a:	4603      	mov	r3, r0
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	da0c      	bge.n	800ef2a <MSC_BOT_CBW_Decode+0xca>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 800ef10:	68fb      	ldr	r3, [r7, #12]
 800ef12:	7a1b      	ldrb	r3, [r3, #8]
 800ef14:	2b05      	cmp	r3, #5
 800ef16:	d104      	bne.n	800ef22 <MSC_BOT_CBW_Decode+0xc2>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800ef18:	2101      	movs	r1, #1
 800ef1a:	6878      	ldr	r0, [r7, #4]
 800ef1c:	f000 f86c 	bl	800eff8 <MSC_BOT_SendCSW>
 800ef20:	e02d      	b.n	800ef7e <MSC_BOT_CBW_Decode+0x11e>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800ef22:	6878      	ldr	r0, [r7, #4]
 800ef24:	f000 f8a2 	bl	800f06c <MSC_BOT_Abort>
 800ef28:	e029      	b.n	800ef7e <MSC_BOT_CBW_Decode+0x11e>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	7a1b      	ldrb	r3, [r3, #8]
 800ef2e:	2b02      	cmp	r3, #2
 800ef30:	d024      	beq.n	800ef7c <MSC_BOT_CBW_Decode+0x11c>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800ef32:	68fb      	ldr	r3, [r7, #12]
 800ef34:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800ef36:	2b01      	cmp	r3, #1
 800ef38:	d020      	beq.n	800ef7c <MSC_BOT_CBW_Decode+0x11c>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800ef3e:	2b03      	cmp	r3, #3
 800ef40:	d01c      	beq.n	800ef7c <MSC_BOT_CBW_Decode+0x11c>
    {
      if (hmsc->bot_data_length > 0U)
 800ef42:	68fb      	ldr	r3, [r7, #12]
 800ef44:	68db      	ldr	r3, [r3, #12]
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d009      	beq.n	800ef5e <MSC_BOT_CBW_Decode+0xfe>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 800ef4a:	68fb      	ldr	r3, [r7, #12]
 800ef4c:	f103 0110 	add.w	r1, r3, #16
 800ef50:	68fb      	ldr	r3, [r7, #12]
 800ef52:	68db      	ldr	r3, [r3, #12]
 800ef54:	461a      	mov	r2, r3
 800ef56:	6878      	ldr	r0, [r7, #4]
 800ef58:	f000 f818 	bl	800ef8c <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 800ef5c:	e00f      	b.n	800ef7e <MSC_BOT_CBW_Decode+0x11e>
      }
      else if (hmsc->bot_data_length == 0U)
 800ef5e:	68fb      	ldr	r3, [r7, #12]
 800ef60:	68db      	ldr	r3, [r3, #12]
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d104      	bne.n	800ef70 <MSC_BOT_CBW_Decode+0x110>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800ef66:	2100      	movs	r1, #0
 800ef68:	6878      	ldr	r0, [r7, #4]
 800ef6a:	f000 f845 	bl	800eff8 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 800ef6e:	e006      	b.n	800ef7e <MSC_BOT_CBW_Decode+0x11e>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800ef70:	6878      	ldr	r0, [r7, #4]
 800ef72:	f000 f87b 	bl	800f06c <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 800ef76:	e002      	b.n	800ef7e <MSC_BOT_CBW_Decode+0x11e>
    return;
 800ef78:	bf00      	nop
 800ef7a:	e000      	b.n	800ef7e <MSC_BOT_CBW_Decode+0x11e>
      }
    }
    else
    {
      return;
 800ef7c:	bf00      	nop
    }
  }
}
 800ef7e:	3710      	adds	r7, #16
 800ef80:	46bd      	mov	sp, r7
 800ef82:	bd80      	pop	{r7, pc}
 800ef84:	200000a7 	.word	0x200000a7
 800ef88:	43425355 	.word	0x43425355

0800ef8c <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 800ef8c:	b580      	push	{r7, lr}
 800ef8e:	b086      	sub	sp, #24
 800ef90:	af00      	add	r7, sp, #0
 800ef92:	60f8      	str	r0, [r7, #12]
 800ef94:	60b9      	str	r1, [r7, #8]
 800ef96:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ef9e:	68fb      	ldr	r3, [r7, #12]
 800efa0:	32b0      	adds	r2, #176	@ 0xb0
 800efa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800efa6:	617b      	str	r3, [r7, #20]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800efa8:	697b      	ldr	r3, [r7, #20]
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d01e      	beq.n	800efec <MSC_BOT_SendData+0x60>
  {
    return;
  }

  length = MIN(hmsc->cbw.dDataLength, len);
 800efae:	697b      	ldr	r3, [r7, #20]
 800efb0:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800efb4:	687a      	ldr	r2, [r7, #4]
 800efb6:	4293      	cmp	r3, r2
 800efb8:	bf28      	it	cs
 800efba:	4613      	movcs	r3, r2
 800efbc:	613b      	str	r3, [r7, #16]

  hmsc->csw.dDataResidue -= len;
 800efbe:	697b      	ldr	r3, [r7, #20]
 800efc0:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	1ad2      	subs	r2, r2, r3
 800efc8:	697b      	ldr	r3, [r7, #20]
 800efca:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 800efce:	697b      	ldr	r3, [r7, #20]
 800efd0:	2200      	movs	r2, #0
 800efd2:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 800efd6:	697b      	ldr	r3, [r7, #20]
 800efd8:	2204      	movs	r2, #4
 800efda:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, pbuf, length);
 800efdc:	4b05      	ldr	r3, [pc, #20]	@ (800eff4 <MSC_BOT_SendData+0x68>)
 800efde:	7819      	ldrb	r1, [r3, #0]
 800efe0:	693b      	ldr	r3, [r7, #16]
 800efe2:	68ba      	ldr	r2, [r7, #8]
 800efe4:	68f8      	ldr	r0, [r7, #12]
 800efe6:	f009 fb96 	bl	8018716 <USBD_LL_Transmit>
 800efea:	e000      	b.n	800efee <MSC_BOT_SendData+0x62>
    return;
 800efec:	bf00      	nop
}
 800efee:	3718      	adds	r7, #24
 800eff0:	46bd      	mov	sp, r7
 800eff2:	bd80      	pop	{r7, pc}
 800eff4:	200000a6 	.word	0x200000a6

0800eff8 <MSC_BOT_SendCSW>:
  * @param  pdev: device instance
  * @param  status : CSW status
  * @retval None
  */
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 800eff8:	b580      	push	{r7, lr}
 800effa:	b084      	sub	sp, #16
 800effc:	af00      	add	r7, sp, #0
 800effe:	6078      	str	r0, [r7, #4]
 800f000:	460b      	mov	r3, r1
 800f002:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	32b0      	adds	r2, #176	@ 0xb0
 800f00e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f012:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800f014:	68fb      	ldr	r3, [r7, #12]
 800f016:	2b00      	cmp	r3, #0
 800f018:	d01d      	beq.n	800f056 <MSC_BOT_SendCSW+0x5e>
  {
    return;
  }

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 800f01a:	68fb      	ldr	r3, [r7, #12]
 800f01c:	4a10      	ldr	r2, [pc, #64]	@ (800f060 <MSC_BOT_SendCSW+0x68>)
 800f01e:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
  hmsc->csw.bStatus = CSW_Status;
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	78fa      	ldrb	r2, [r7, #3]
 800f026:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 800f02a:	68fb      	ldr	r3, [r7, #12]
 800f02c:	2200      	movs	r2, #0
 800f02e:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, (uint8_t *)&hmsc->csw,
 800f030:	4b0c      	ldr	r3, [pc, #48]	@ (800f064 <MSC_BOT_SendCSW+0x6c>)
 800f032:	7819      	ldrb	r1, [r3, #0]
 800f034:	68fb      	ldr	r3, [r7, #12]
 800f036:	f503 720c 	add.w	r2, r3, #560	@ 0x230
 800f03a:	230d      	movs	r3, #13
 800f03c:	6878      	ldr	r0, [r7, #4]
 800f03e:	f009 fb6a 	bl	8018716 <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800f042:	4b09      	ldr	r3, [pc, #36]	@ (800f068 <MSC_BOT_SendCSW+0x70>)
 800f044:	7819      	ldrb	r1, [r3, #0]
 800f046:	68fb      	ldr	r3, [r7, #12]
 800f048:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800f04c:	231f      	movs	r3, #31
 800f04e:	6878      	ldr	r0, [r7, #4]
 800f050:	f009 fb82 	bl	8018758 <USBD_LL_PrepareReceive>
 800f054:	e000      	b.n	800f058 <MSC_BOT_SendCSW+0x60>
    return;
 800f056:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800f058:	3710      	adds	r7, #16
 800f05a:	46bd      	mov	sp, r7
 800f05c:	bd80      	pop	{r7, pc}
 800f05e:	bf00      	nop
 800f060:	53425355 	.word	0x53425355
 800f064:	200000a6 	.word	0x200000a6
 800f068:	200000a7 	.word	0x200000a7

0800f06c <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 800f06c:	b580      	push	{r7, lr}
 800f06e:	b084      	sub	sp, #16
 800f070:	af00      	add	r7, sp, #0
 800f072:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	32b0      	adds	r2, #176	@ 0xb0
 800f07e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f082:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	2b00      	cmp	r3, #0
 800f088:	d02a      	beq.n	800f0e0 <MSC_BOT_Abort+0x74>
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800f090:	2b00      	cmp	r3, #0
 800f092:	d10e      	bne.n	800f0b2 <MSC_BOT_Abort+0x46>
      (hmsc->cbw.dDataLength != 0U) &&
 800f094:	68fb      	ldr	r3, [r7, #12]
 800f096:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d009      	beq.n	800f0b2 <MSC_BOT_Abort+0x46>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 800f09e:	68fb      	ldr	r3, [r7, #12]
 800f0a0:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	d105      	bne.n	800f0b2 <MSC_BOT_Abort+0x46>
  {
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800f0a6:	4b10      	ldr	r3, [pc, #64]	@ (800f0e8 <MSC_BOT_Abort+0x7c>)
 800f0a8:	781b      	ldrb	r3, [r3, #0]
 800f0aa:	4619      	mov	r1, r3
 800f0ac:	6878      	ldr	r0, [r7, #4]
 800f0ae:	f009 faa9 	bl	8018604 <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800f0b2:	4b0e      	ldr	r3, [pc, #56]	@ (800f0ec <MSC_BOT_Abort+0x80>)
 800f0b4:	781b      	ldrb	r3, [r3, #0]
 800f0b6:	4619      	mov	r1, r3
 800f0b8:	6878      	ldr	r0, [r7, #4]
 800f0ba:	f009 faa3 	bl	8018604 <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 800f0be:	68fb      	ldr	r3, [r7, #12]
 800f0c0:	7a5b      	ldrb	r3, [r3, #9]
 800f0c2:	2b02      	cmp	r3, #2
 800f0c4:	d10d      	bne.n	800f0e2 <MSC_BOT_Abort+0x76>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800f0c6:	4b09      	ldr	r3, [pc, #36]	@ (800f0ec <MSC_BOT_Abort+0x80>)
 800f0c8:	781b      	ldrb	r3, [r3, #0]
 800f0ca:	4619      	mov	r1, r3
 800f0cc:	6878      	ldr	r0, [r7, #4]
 800f0ce:	f009 fa99 	bl	8018604 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800f0d2:	4b05      	ldr	r3, [pc, #20]	@ (800f0e8 <MSC_BOT_Abort+0x7c>)
 800f0d4:	781b      	ldrb	r3, [r3, #0]
 800f0d6:	4619      	mov	r1, r3
 800f0d8:	6878      	ldr	r0, [r7, #4]
 800f0da:	f009 fa93 	bl	8018604 <USBD_LL_StallEP>
 800f0de:	e000      	b.n	800f0e2 <MSC_BOT_Abort+0x76>
    return;
 800f0e0:	bf00      	nop
  }
}
 800f0e2:	3710      	adds	r7, #16
 800f0e4:	46bd      	mov	sp, r7
 800f0e6:	bd80      	pop	{r7, pc}
 800f0e8:	200000a7 	.word	0x200000a7
 800f0ec:	200000a6 	.word	0x200000a6

0800f0f0 <MSC_BOT_CplClrFeature>:
  * @param  epnum: endpoint index
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f0f0:	b580      	push	{r7, lr}
 800f0f2:	b084      	sub	sp, #16
 800f0f4:	af00      	add	r7, sp, #0
 800f0f6:	6078      	str	r0, [r7, #4]
 800f0f8:	460b      	mov	r3, r1
 800f0fa:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	32b0      	adds	r2, #176	@ 0xb0
 800f106:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f10a:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800f10c:	68fb      	ldr	r3, [r7, #12]
 800f10e:	2b00      	cmp	r3, #0
 800f110:	d01d      	beq.n	800f14e <MSC_BOT_CplClrFeature+0x5e>
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 800f112:	68fb      	ldr	r3, [r7, #12]
 800f114:	7a5b      	ldrb	r3, [r3, #9]
 800f116:	2b02      	cmp	r3, #2
 800f118:	d10c      	bne.n	800f134 <MSC_BOT_CplClrFeature+0x44>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800f11a:	4b10      	ldr	r3, [pc, #64]	@ (800f15c <MSC_BOT_CplClrFeature+0x6c>)
 800f11c:	781b      	ldrb	r3, [r3, #0]
 800f11e:	4619      	mov	r1, r3
 800f120:	6878      	ldr	r0, [r7, #4]
 800f122:	f009 fa6f 	bl	8018604 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800f126:	4b0e      	ldr	r3, [pc, #56]	@ (800f160 <MSC_BOT_CplClrFeature+0x70>)
 800f128:	781b      	ldrb	r3, [r3, #0]
 800f12a:	4619      	mov	r1, r3
 800f12c:	6878      	ldr	r0, [r7, #4]
 800f12e:	f009 fa69 	bl	8018604 <USBD_LL_StallEP>
 800f132:	e00f      	b.n	800f154 <MSC_BOT_CplClrFeature+0x64>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 800f134:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f138:	2b00      	cmp	r3, #0
 800f13a:	da0a      	bge.n	800f152 <MSC_BOT_CplClrFeature+0x62>
 800f13c:	68fb      	ldr	r3, [r7, #12]
 800f13e:	7a5b      	ldrb	r3, [r3, #9]
 800f140:	2b01      	cmp	r3, #1
 800f142:	d006      	beq.n	800f152 <MSC_BOT_CplClrFeature+0x62>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800f144:	2101      	movs	r1, #1
 800f146:	6878      	ldr	r0, [r7, #4]
 800f148:	f7ff ff56 	bl	800eff8 <MSC_BOT_SendCSW>
 800f14c:	e002      	b.n	800f154 <MSC_BOT_CplClrFeature+0x64>
    return;
 800f14e:	bf00      	nop
 800f150:	e000      	b.n	800f154 <MSC_BOT_CplClrFeature+0x64>
  }
  else
  {
    return;
 800f152:	bf00      	nop
  }
}
 800f154:	3710      	adds	r7, #16
 800f156:	46bd      	mov	sp, r7
 800f158:	bd80      	pop	{r7, pc}
 800f15a:	bf00      	nop
 800f15c:	200000a6 	.word	0x200000a6
 800f160:	200000a7 	.word	0x200000a7

0800f164 <SCSI_ProcessCmd>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 800f164:	b580      	push	{r7, lr}
 800f166:	b086      	sub	sp, #24
 800f168:	af00      	add	r7, sp, #0
 800f16a:	60f8      	str	r0, [r7, #12]
 800f16c:	460b      	mov	r3, r1
 800f16e:	607a      	str	r2, [r7, #4]
 800f170:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f172:	68fb      	ldr	r3, [r7, #12]
 800f174:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f178:	68fb      	ldr	r3, [r7, #12]
 800f17a:	32b0      	adds	r2, #176	@ 0xb0
 800f17c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f180:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800f182:	693b      	ldr	r3, [r7, #16]
 800f184:	2b00      	cmp	r3, #0
 800f186:	d102      	bne.n	800f18e <SCSI_ProcessCmd+0x2a>
  {
    return -1;
 800f188:	f04f 33ff 	mov.w	r3, #4294967295
 800f18c:	e18f      	b.n	800f4ae <SCSI_ProcessCmd+0x34a>
  }

  switch (cmd[0])
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	781b      	ldrb	r3, [r3, #0]
 800f192:	2b5a      	cmp	r3, #90	@ 0x5a
 800f194:	f300 80e0 	bgt.w	800f358 <SCSI_ProcessCmd+0x1f4>
 800f198:	2b00      	cmp	r3, #0
 800f19a:	da21      	bge.n	800f1e0 <SCSI_ProcessCmd+0x7c>
 800f19c:	e17c      	b.n	800f498 <SCSI_ProcessCmd+0x334>
 800f19e:	3b9e      	subs	r3, #158	@ 0x9e
 800f1a0:	2b0c      	cmp	r3, #12
 800f1a2:	f200 8179 	bhi.w	800f498 <SCSI_ProcessCmd+0x334>
 800f1a6:	a201      	add	r2, pc, #4	@ (adr r2, 800f1ac <SCSI_ProcessCmd+0x48>)
 800f1a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1ac:	0800f409 	.word	0x0800f409
 800f1b0:	0800f499 	.word	0x0800f499
 800f1b4:	0800f475 	.word	0x0800f475
 800f1b8:	0800f499 	.word	0x0800f499
 800f1bc:	0800f499 	.word	0x0800f499
 800f1c0:	0800f499 	.word	0x0800f499
 800f1c4:	0800f499 	.word	0x0800f499
 800f1c8:	0800f499 	.word	0x0800f499
 800f1cc:	0800f499 	.word	0x0800f499
 800f1d0:	0800f499 	.word	0x0800f499
 800f1d4:	0800f42d 	.word	0x0800f42d
 800f1d8:	0800f499 	.word	0x0800f499
 800f1dc:	0800f451 	.word	0x0800f451
 800f1e0:	2b5a      	cmp	r3, #90	@ 0x5a
 800f1e2:	f200 8159 	bhi.w	800f498 <SCSI_ProcessCmd+0x334>
 800f1e6:	a201      	add	r2, pc, #4	@ (adr r2, 800f1ec <SCSI_ProcessCmd+0x88>)
 800f1e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1ec:	0800f367 	.word	0x0800f367
 800f1f0:	0800f499 	.word	0x0800f499
 800f1f4:	0800f499 	.word	0x0800f499
 800f1f8:	0800f379 	.word	0x0800f379
 800f1fc:	0800f499 	.word	0x0800f499
 800f200:	0800f499 	.word	0x0800f499
 800f204:	0800f499 	.word	0x0800f499
 800f208:	0800f499 	.word	0x0800f499
 800f20c:	0800f499 	.word	0x0800f499
 800f210:	0800f499 	.word	0x0800f499
 800f214:	0800f499 	.word	0x0800f499
 800f218:	0800f499 	.word	0x0800f499
 800f21c:	0800f499 	.word	0x0800f499
 800f220:	0800f499 	.word	0x0800f499
 800f224:	0800f499 	.word	0x0800f499
 800f228:	0800f499 	.word	0x0800f499
 800f22c:	0800f499 	.word	0x0800f499
 800f230:	0800f499 	.word	0x0800f499
 800f234:	0800f38b 	.word	0x0800f38b
 800f238:	0800f499 	.word	0x0800f499
 800f23c:	0800f499 	.word	0x0800f499
 800f240:	0800f499 	.word	0x0800f499
 800f244:	0800f499 	.word	0x0800f499
 800f248:	0800f499 	.word	0x0800f499
 800f24c:	0800f499 	.word	0x0800f499
 800f250:	0800f499 	.word	0x0800f499
 800f254:	0800f3c1 	.word	0x0800f3c1
 800f258:	0800f39d 	.word	0x0800f39d
 800f25c:	0800f487 	.word	0x0800f487
 800f260:	0800f499 	.word	0x0800f499
 800f264:	0800f3af 	.word	0x0800f3af
 800f268:	0800f499 	.word	0x0800f499
 800f26c:	0800f499 	.word	0x0800f499
 800f270:	0800f499 	.word	0x0800f499
 800f274:	0800f499 	.word	0x0800f499
 800f278:	0800f3e5 	.word	0x0800f3e5
 800f27c:	0800f499 	.word	0x0800f499
 800f280:	0800f3f7 	.word	0x0800f3f7
 800f284:	0800f499 	.word	0x0800f499
 800f288:	0800f499 	.word	0x0800f499
 800f28c:	0800f41b 	.word	0x0800f41b
 800f290:	0800f499 	.word	0x0800f499
 800f294:	0800f43f 	.word	0x0800f43f
 800f298:	0800f499 	.word	0x0800f499
 800f29c:	0800f499 	.word	0x0800f499
 800f2a0:	0800f499 	.word	0x0800f499
 800f2a4:	0800f499 	.word	0x0800f499
 800f2a8:	0800f463 	.word	0x0800f463
 800f2ac:	0800f499 	.word	0x0800f499
 800f2b0:	0800f499 	.word	0x0800f499
 800f2b4:	0800f499 	.word	0x0800f499
 800f2b8:	0800f499 	.word	0x0800f499
 800f2bc:	0800f499 	.word	0x0800f499
 800f2c0:	0800f499 	.word	0x0800f499
 800f2c4:	0800f499 	.word	0x0800f499
 800f2c8:	0800f499 	.word	0x0800f499
 800f2cc:	0800f499 	.word	0x0800f499
 800f2d0:	0800f499 	.word	0x0800f499
 800f2d4:	0800f499 	.word	0x0800f499
 800f2d8:	0800f499 	.word	0x0800f499
 800f2dc:	0800f499 	.word	0x0800f499
 800f2e0:	0800f499 	.word	0x0800f499
 800f2e4:	0800f499 	.word	0x0800f499
 800f2e8:	0800f499 	.word	0x0800f499
 800f2ec:	0800f499 	.word	0x0800f499
 800f2f0:	0800f499 	.word	0x0800f499
 800f2f4:	0800f499 	.word	0x0800f499
 800f2f8:	0800f499 	.word	0x0800f499
 800f2fc:	0800f499 	.word	0x0800f499
 800f300:	0800f499 	.word	0x0800f499
 800f304:	0800f499 	.word	0x0800f499
 800f308:	0800f499 	.word	0x0800f499
 800f30c:	0800f499 	.word	0x0800f499
 800f310:	0800f499 	.word	0x0800f499
 800f314:	0800f499 	.word	0x0800f499
 800f318:	0800f499 	.word	0x0800f499
 800f31c:	0800f499 	.word	0x0800f499
 800f320:	0800f499 	.word	0x0800f499
 800f324:	0800f499 	.word	0x0800f499
 800f328:	0800f499 	.word	0x0800f499
 800f32c:	0800f499 	.word	0x0800f499
 800f330:	0800f499 	.word	0x0800f499
 800f334:	0800f499 	.word	0x0800f499
 800f338:	0800f499 	.word	0x0800f499
 800f33c:	0800f499 	.word	0x0800f499
 800f340:	0800f499 	.word	0x0800f499
 800f344:	0800f499 	.word	0x0800f499
 800f348:	0800f499 	.word	0x0800f499
 800f34c:	0800f499 	.word	0x0800f499
 800f350:	0800f499 	.word	0x0800f499
 800f354:	0800f3d3 	.word	0x0800f3d3
 800f358:	2baa      	cmp	r3, #170	@ 0xaa
 800f35a:	f300 809d 	bgt.w	800f498 <SCSI_ProcessCmd+0x334>
 800f35e:	2b9e      	cmp	r3, #158	@ 0x9e
 800f360:	f6bf af1d 	bge.w	800f19e <SCSI_ProcessCmd+0x3a>
 800f364:	e098      	b.n	800f498 <SCSI_ProcessCmd+0x334>
  {
    case SCSI_TEST_UNIT_READY:
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 800f366:	7afb      	ldrb	r3, [r7, #11]
 800f368:	687a      	ldr	r2, [r7, #4]
 800f36a:	4619      	mov	r1, r3
 800f36c:	68f8      	ldr	r0, [r7, #12]
 800f36e:	f000 f8a3 	bl	800f4b8 <SCSI_TestUnitReady>
 800f372:	4603      	mov	r3, r0
 800f374:	75fb      	strb	r3, [r7, #23]
      break;
 800f376:	e098      	b.n	800f4aa <SCSI_ProcessCmd+0x346>

    case SCSI_REQUEST_SENSE:
      ret = SCSI_RequestSense(pdev, lun, cmd);
 800f378:	7afb      	ldrb	r3, [r7, #11]
 800f37a:	687a      	ldr	r2, [r7, #4]
 800f37c:	4619      	mov	r1, r3
 800f37e:	68f8      	ldr	r0, [r7, #12]
 800f380:	f000 fbb4 	bl	800faec <SCSI_RequestSense>
 800f384:	4603      	mov	r3, r0
 800f386:	75fb      	strb	r3, [r7, #23]
      break;
 800f388:	e08f      	b.n	800f4aa <SCSI_ProcessCmd+0x346>

    case SCSI_INQUIRY:
      ret = SCSI_Inquiry(pdev, lun, cmd);
 800f38a:	7afb      	ldrb	r3, [r7, #11]
 800f38c:	687a      	ldr	r2, [r7, #4]
 800f38e:	4619      	mov	r1, r3
 800f390:	68f8      	ldr	r0, [r7, #12]
 800f392:	f000 f8eb 	bl	800f56c <SCSI_Inquiry>
 800f396:	4603      	mov	r3, r0
 800f398:	75fb      	strb	r3, [r7, #23]
      break;
 800f39a:	e086      	b.n	800f4aa <SCSI_ProcessCmd+0x346>

    case SCSI_START_STOP_UNIT:
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 800f39c:	7afb      	ldrb	r3, [r7, #11]
 800f39e:	687a      	ldr	r2, [r7, #4]
 800f3a0:	4619      	mov	r1, r3
 800f3a2:	68f8      	ldr	r0, [r7, #12]
 800f3a4:	f000 fc70 	bl	800fc88 <SCSI_StartStopUnit>
 800f3a8:	4603      	mov	r3, r0
 800f3aa:	75fb      	strb	r3, [r7, #23]
      break;
 800f3ac:	e07d      	b.n	800f4aa <SCSI_ProcessCmd+0x346>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 800f3ae:	7afb      	ldrb	r3, [r7, #11]
 800f3b0:	687a      	ldr	r2, [r7, #4]
 800f3b2:	4619      	mov	r1, r3
 800f3b4:	68f8      	ldr	r0, [r7, #12]
 800f3b6:	f000 fcbc 	bl	800fd32 <SCSI_AllowPreventRemovable>
 800f3ba:	4603      	mov	r3, r0
 800f3bc:	75fb      	strb	r3, [r7, #23]
      break;
 800f3be:	e074      	b.n	800f4aa <SCSI_ProcessCmd+0x346>

    case SCSI_MODE_SENSE6:
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 800f3c0:	7afb      	ldrb	r3, [r7, #11]
 800f3c2:	687a      	ldr	r2, [r7, #4]
 800f3c4:	4619      	mov	r1, r3
 800f3c6:	68f8      	ldr	r0, [r7, #12]
 800f3c8:	f000 faf2 	bl	800f9b0 <SCSI_ModeSense6>
 800f3cc:	4603      	mov	r3, r0
 800f3ce:	75fb      	strb	r3, [r7, #23]
      break;
 800f3d0:	e06b      	b.n	800f4aa <SCSI_ProcessCmd+0x346>

    case SCSI_MODE_SENSE10:
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 800f3d2:	7afb      	ldrb	r3, [r7, #11]
 800f3d4:	687a      	ldr	r2, [r7, #4]
 800f3d6:	4619      	mov	r1, r3
 800f3d8:	68f8      	ldr	r0, [r7, #12]
 800f3da:	f000 fb39 	bl	800fa50 <SCSI_ModeSense10>
 800f3de:	4603      	mov	r3, r0
 800f3e0:	75fb      	strb	r3, [r7, #23]
      break;
 800f3e2:	e062      	b.n	800f4aa <SCSI_ProcessCmd+0x346>

    case SCSI_READ_FORMAT_CAPACITIES:
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 800f3e4:	7afb      	ldrb	r3, [r7, #11]
 800f3e6:	687a      	ldr	r2, [r7, #4]
 800f3e8:	4619      	mov	r1, r3
 800f3ea:	68f8      	ldr	r0, [r7, #12]
 800f3ec:	f000 fa64 	bl	800f8b8 <SCSI_ReadFormatCapacity>
 800f3f0:	4603      	mov	r3, r0
 800f3f2:	75fb      	strb	r3, [r7, #23]
      break;
 800f3f4:	e059      	b.n	800f4aa <SCSI_ProcessCmd+0x346>

    case SCSI_READ_CAPACITY10:
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 800f3f6:	7afb      	ldrb	r3, [r7, #11]
 800f3f8:	687a      	ldr	r2, [r7, #4]
 800f3fa:	4619      	mov	r1, r3
 800f3fc:	68f8      	ldr	r0, [r7, #12]
 800f3fe:	f000 f931 	bl	800f664 <SCSI_ReadCapacity10>
 800f402:	4603      	mov	r3, r0
 800f404:	75fb      	strb	r3, [r7, #23]
      break;
 800f406:	e050      	b.n	800f4aa <SCSI_ProcessCmd+0x346>

    case SCSI_READ_CAPACITY16:
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 800f408:	7afb      	ldrb	r3, [r7, #11]
 800f40a:	687a      	ldr	r2, [r7, #4]
 800f40c:	4619      	mov	r1, r3
 800f40e:	68f8      	ldr	r0, [r7, #12]
 800f410:	f000 f9a2 	bl	800f758 <SCSI_ReadCapacity16>
 800f414:	4603      	mov	r3, r0
 800f416:	75fb      	strb	r3, [r7, #23]
      break;
 800f418:	e047      	b.n	800f4aa <SCSI_ProcessCmd+0x346>

    case SCSI_READ10:
      ret = SCSI_Read10(pdev, lun, cmd);
 800f41a:	7afb      	ldrb	r3, [r7, #11]
 800f41c:	687a      	ldr	r2, [r7, #4]
 800f41e:	4619      	mov	r1, r3
 800f420:	68f8      	ldr	r0, [r7, #12]
 800f422:	f000 fcb3 	bl	800fd8c <SCSI_Read10>
 800f426:	4603      	mov	r3, r0
 800f428:	75fb      	strb	r3, [r7, #23]
      break;
 800f42a:	e03e      	b.n	800f4aa <SCSI_ProcessCmd+0x346>

    case SCSI_READ12:
      ret = SCSI_Read12(pdev, lun, cmd);
 800f42c:	7afb      	ldrb	r3, [r7, #11]
 800f42e:	687a      	ldr	r2, [r7, #4]
 800f430:	4619      	mov	r1, r3
 800f432:	68f8      	ldr	r0, [r7, #12]
 800f434:	f000 fd54 	bl	800fee0 <SCSI_Read12>
 800f438:	4603      	mov	r3, r0
 800f43a:	75fb      	strb	r3, [r7, #23]
      break;
 800f43c:	e035      	b.n	800f4aa <SCSI_ProcessCmd+0x346>

    case SCSI_WRITE10:
      ret = SCSI_Write10(pdev, lun, cmd);
 800f43e:	7afb      	ldrb	r3, [r7, #11]
 800f440:	687a      	ldr	r2, [r7, #4]
 800f442:	4619      	mov	r1, r3
 800f444:	68f8      	ldr	r0, [r7, #12]
 800f446:	f000 fe01 	bl	801004c <SCSI_Write10>
 800f44a:	4603      	mov	r3, r0
 800f44c:	75fb      	strb	r3, [r7, #23]
      break;
 800f44e:	e02c      	b.n	800f4aa <SCSI_ProcessCmd+0x346>

    case SCSI_WRITE12:
      ret = SCSI_Write12(pdev, lun, cmd);
 800f450:	7afb      	ldrb	r3, [r7, #11]
 800f452:	687a      	ldr	r2, [r7, #4]
 800f454:	4619      	mov	r1, r3
 800f456:	68f8      	ldr	r0, [r7, #12]
 800f458:	f000 fed0 	bl	80101fc <SCSI_Write12>
 800f45c:	4603      	mov	r3, r0
 800f45e:	75fb      	strb	r3, [r7, #23]
      break;
 800f460:	e023      	b.n	800f4aa <SCSI_ProcessCmd+0x346>

    case SCSI_VERIFY10:
      ret = SCSI_Verify10(pdev, lun, cmd);
 800f462:	7afb      	ldrb	r3, [r7, #11]
 800f464:	687a      	ldr	r2, [r7, #4]
 800f466:	4619      	mov	r1, r3
 800f468:	68f8      	ldr	r0, [r7, #12]
 800f46a:	f000 ffaf 	bl	80103cc <SCSI_Verify10>
 800f46e:	4603      	mov	r3, r0
 800f470:	75fb      	strb	r3, [r7, #23]
      break;
 800f472:	e01a      	b.n	800f4aa <SCSI_ProcessCmd+0x346>

    case SCSI_REPORT_LUNS:
      ret = SCSI_ReportLuns(pdev, lun, cmd);
 800f474:	7afb      	ldrb	r3, [r7, #11]
 800f476:	687a      	ldr	r2, [r7, #4]
 800f478:	4619      	mov	r1, r3
 800f47a:	68f8      	ldr	r0, [r7, #12]
 800f47c:	f000 ffe8 	bl	8010450 <SCSI_ReportLuns>
 800f480:	4603      	mov	r3, r0
 800f482:	75fb      	strb	r3, [r7, #23]
      break;
 800f484:	e011      	b.n	800f4aa <SCSI_ProcessCmd+0x346>

    case SCSI_RECEIVE_DIAGNOSTIC_RESULTS:
      ret = SCSI_ReceiveDiagnosticResults(pdev, lun, cmd);
 800f486:	7afb      	ldrb	r3, [r7, #11]
 800f488:	687a      	ldr	r2, [r7, #4]
 800f48a:	4619      	mov	r1, r3
 800f48c:	68f8      	ldr	r0, [r7, #12]
 800f48e:	f001 f833 	bl	80104f8 <SCSI_ReceiveDiagnosticResults>
 800f492:	4603      	mov	r3, r0
 800f494:	75fb      	strb	r3, [r7, #23]
      break;
 800f496:	e008      	b.n	800f4aa <SCSI_ProcessCmd+0x346>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 800f498:	7af9      	ldrb	r1, [r7, #11]
 800f49a:	2320      	movs	r3, #32
 800f49c:	2205      	movs	r2, #5
 800f49e:	68f8      	ldr	r0, [r7, #12]
 800f4a0:	f000 fba7 	bl	800fbf2 <SCSI_SenseCode>
      ret = -1;
 800f4a4:	23ff      	movs	r3, #255	@ 0xff
 800f4a6:	75fb      	strb	r3, [r7, #23]
      break;
 800f4a8:	bf00      	nop
  }

  return ret;
 800f4aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f4ae:	4618      	mov	r0, r3
 800f4b0:	3718      	adds	r7, #24
 800f4b2:	46bd      	mov	sp, r7
 800f4b4:	bd80      	pop	{r7, pc}
 800f4b6:	bf00      	nop

0800f4b8 <SCSI_TestUnitReady>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800f4b8:	b580      	push	{r7, lr}
 800f4ba:	b086      	sub	sp, #24
 800f4bc:	af00      	add	r7, sp, #0
 800f4be:	60f8      	str	r0, [r7, #12]
 800f4c0:	460b      	mov	r3, r1
 800f4c2:	607a      	str	r2, [r7, #4]
 800f4c4:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f4c6:	68fb      	ldr	r3, [r7, #12]
 800f4c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f4cc:	68fb      	ldr	r3, [r7, #12]
 800f4ce:	32b0      	adds	r2, #176	@ 0xb0
 800f4d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f4d4:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800f4d6:	697b      	ldr	r3, [r7, #20]
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d102      	bne.n	800f4e2 <SCSI_TestUnitReady+0x2a>
  {
    return -1;
 800f4dc:	f04f 33ff 	mov.w	r3, #4294967295
 800f4e0:	e03f      	b.n	800f562 <SCSI_TestUnitReady+0xaa>
  }

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 800f4e2:	697b      	ldr	r3, [r7, #20]
 800f4e4:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	d00a      	beq.n	800f502 <SCSI_TestUnitReady+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f4ec:	697b      	ldr	r3, [r7, #20]
 800f4ee:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800f4f2:	2320      	movs	r3, #32
 800f4f4:	2205      	movs	r2, #5
 800f4f6:	68f8      	ldr	r0, [r7, #12]
 800f4f8:	f000 fb7b 	bl	800fbf2 <SCSI_SenseCode>

    return -1;
 800f4fc:	f04f 33ff 	mov.w	r3, #4294967295
 800f500:	e02f      	b.n	800f562 <SCSI_TestUnitReady+0xaa>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800f502:	697b      	ldr	r3, [r7, #20]
 800f504:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800f508:	2b02      	cmp	r3, #2
 800f50a:	d10b      	bne.n	800f524 <SCSI_TestUnitReady+0x6c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800f50c:	7af9      	ldrb	r1, [r7, #11]
 800f50e:	233a      	movs	r3, #58	@ 0x3a
 800f510:	2202      	movs	r2, #2
 800f512:	68f8      	ldr	r0, [r7, #12]
 800f514:	f000 fb6d 	bl	800fbf2 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800f518:	697b      	ldr	r3, [r7, #20]
 800f51a:	2205      	movs	r2, #5
 800f51c:	721a      	strb	r2, [r3, #8]
    return -1;
 800f51e:	f04f 33ff 	mov.w	r3, #4294967295
 800f522:	e01e      	b.n	800f562 <SCSI_TestUnitReady+0xaa>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800f524:	68fb      	ldr	r3, [r7, #12]
 800f526:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f52a:	68fa      	ldr	r2, [r7, #12]
 800f52c:	33b0      	adds	r3, #176	@ 0xb0
 800f52e:	009b      	lsls	r3, r3, #2
 800f530:	4413      	add	r3, r2
 800f532:	685b      	ldr	r3, [r3, #4]
 800f534:	689b      	ldr	r3, [r3, #8]
 800f536:	7afa      	ldrb	r2, [r7, #11]
 800f538:	4610      	mov	r0, r2
 800f53a:	4798      	blx	r3
 800f53c:	4603      	mov	r3, r0
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d00b      	beq.n	800f55a <SCSI_TestUnitReady+0xa2>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800f542:	7af9      	ldrb	r1, [r7, #11]
 800f544:	233a      	movs	r3, #58	@ 0x3a
 800f546:	2202      	movs	r2, #2
 800f548:	68f8      	ldr	r0, [r7, #12]
 800f54a:	f000 fb52 	bl	800fbf2 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800f54e:	697b      	ldr	r3, [r7, #20]
 800f550:	2205      	movs	r2, #5
 800f552:	721a      	strb	r2, [r3, #8]

    return -1;
 800f554:	f04f 33ff 	mov.w	r3, #4294967295
 800f558:	e003      	b.n	800f562 <SCSI_TestUnitReady+0xaa>
  }
  hmsc->bot_data_length = 0U;
 800f55a:	697b      	ldr	r3, [r7, #20]
 800f55c:	2200      	movs	r2, #0
 800f55e:	60da      	str	r2, [r3, #12]

  return 0;
 800f560:	2300      	movs	r3, #0
}
 800f562:	4618      	mov	r0, r3
 800f564:	3718      	adds	r7, #24
 800f566:	46bd      	mov	sp, r7
 800f568:	bd80      	pop	{r7, pc}
	...

0800f56c <SCSI_Inquiry>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800f56c:	b580      	push	{r7, lr}
 800f56e:	b088      	sub	sp, #32
 800f570:	af00      	add	r7, sp, #0
 800f572:	60f8      	str	r0, [r7, #12]
 800f574:	460b      	mov	r3, r1
 800f576:	607a      	str	r2, [r7, #4]
 800f578:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	32b0      	adds	r2, #176	@ 0xb0
 800f584:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f588:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800f58a:	69bb      	ldr	r3, [r7, #24]
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d102      	bne.n	800f596 <SCSI_Inquiry+0x2a>
  {
    return -1;
 800f590:	f04f 33ff 	mov.w	r3, #4294967295
 800f594:	e05e      	b.n	800f654 <SCSI_Inquiry+0xe8>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800f596:	69bb      	ldr	r3, [r7, #24]
 800f598:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800f59c:	2b00      	cmp	r3, #0
 800f59e:	d10a      	bne.n	800f5b6 <SCSI_Inquiry+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f5a0:	69bb      	ldr	r3, [r7, #24]
 800f5a2:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800f5a6:	2320      	movs	r3, #32
 800f5a8:	2205      	movs	r2, #5
 800f5aa:	68f8      	ldr	r0, [r7, #12]
 800f5ac:	f000 fb21 	bl	800fbf2 <SCSI_SenseCode>
    return -1;
 800f5b0:	f04f 33ff 	mov.w	r3, #4294967295
 800f5b4:	e04e      	b.n	800f654 <SCSI_Inquiry+0xe8>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	3301      	adds	r3, #1
 800f5ba:	781b      	ldrb	r3, [r3, #0]
 800f5bc:	f003 0301 	and.w	r3, r3, #1
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d020      	beq.n	800f606 <SCSI_Inquiry+0x9a>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	3302      	adds	r3, #2
 800f5c8:	781b      	ldrb	r3, [r3, #0]
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	d105      	bne.n	800f5da <SCSI_Inquiry+0x6e>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 800f5ce:	2206      	movs	r2, #6
 800f5d0:	4922      	ldr	r1, [pc, #136]	@ (800f65c <SCSI_Inquiry+0xf0>)
 800f5d2:	69b8      	ldr	r0, [r7, #24]
 800f5d4:	f001 f908 	bl	80107e8 <SCSI_UpdateBotData>
 800f5d8:	e03b      	b.n	800f652 <SCSI_Inquiry+0xe6>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	3302      	adds	r3, #2
 800f5de:	781b      	ldrb	r3, [r3, #0]
 800f5e0:	2b80      	cmp	r3, #128	@ 0x80
 800f5e2:	d105      	bne.n	800f5f0 <SCSI_Inquiry+0x84>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 800f5e4:	2208      	movs	r2, #8
 800f5e6:	491e      	ldr	r1, [pc, #120]	@ (800f660 <SCSI_Inquiry+0xf4>)
 800f5e8:	69b8      	ldr	r0, [r7, #24]
 800f5ea:	f001 f8fd 	bl	80107e8 <SCSI_UpdateBotData>
 800f5ee:	e030      	b.n	800f652 <SCSI_Inquiry+0xe6>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 800f5f0:	69bb      	ldr	r3, [r7, #24]
 800f5f2:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800f5f6:	2324      	movs	r3, #36	@ 0x24
 800f5f8:	2205      	movs	r2, #5
 800f5fa:	68f8      	ldr	r0, [r7, #12]
 800f5fc:	f000 faf9 	bl	800fbf2 <SCSI_SenseCode>
                     INVALID_FIELD_IN_COMMAND);

      return -1;
 800f600:	f04f 33ff 	mov.w	r3, #4294967295
 800f604:	e026      	b.n	800f654 <SCSI_Inquiry+0xe8>
    }
  }
  else
  {

    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 800f606:	68fb      	ldr	r3, [r7, #12]
 800f608:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f60c:	68fa      	ldr	r2, [r7, #12]
 800f60e:	33b0      	adds	r3, #176	@ 0xb0
 800f610:	009b      	lsls	r3, r3, #2
 800f612:	4413      	add	r3, r2
 800f614:	685b      	ldr	r3, [r3, #4]
            ->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 800f616:	69d9      	ldr	r1, [r3, #28]
 800f618:	7afa      	ldrb	r2, [r7, #11]
 800f61a:	4613      	mov	r3, r2
 800f61c:	00db      	lsls	r3, r3, #3
 800f61e:	4413      	add	r3, r2
 800f620:	009b      	lsls	r3, r3, #2
    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 800f622:	440b      	add	r3, r1
 800f624:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 800f626:	697b      	ldr	r3, [r7, #20]
 800f628:	3304      	adds	r3, #4
 800f62a:	781b      	ldrb	r3, [r3, #0]
 800f62c:	3305      	adds	r3, #5
 800f62e:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	3304      	adds	r3, #4
 800f634:	781b      	ldrb	r3, [r3, #0]
 800f636:	461a      	mov	r2, r3
 800f638:	8bfb      	ldrh	r3, [r7, #30]
 800f63a:	4293      	cmp	r3, r2
 800f63c:	d303      	bcc.n	800f646 <SCSI_Inquiry+0xda>
    {
      len = params[4];
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	3304      	adds	r3, #4
 800f642:	781b      	ldrb	r3, [r3, #0]
 800f644:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 800f646:	8bfb      	ldrh	r3, [r7, #30]
 800f648:	461a      	mov	r2, r3
 800f64a:	6979      	ldr	r1, [r7, #20]
 800f64c:	69b8      	ldr	r0, [r7, #24]
 800f64e:	f001 f8cb 	bl	80107e8 <SCSI_UpdateBotData>
  }

  return 0;
 800f652:	2300      	movs	r3, #0
}
 800f654:	4618      	mov	r0, r3
 800f656:	3720      	adds	r7, #32
 800f658:	46bd      	mov	sp, r7
 800f65a:	bd80      	pop	{r7, pc}
 800f65c:	200000a8 	.word	0x200000a8
 800f660:	200000b0 	.word	0x200000b0

0800f664 <SCSI_ReadCapacity10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800f664:	b580      	push	{r7, lr}
 800f666:	b088      	sub	sp, #32
 800f668:	af00      	add	r7, sp, #0
 800f66a:	60f8      	str	r0, [r7, #12]
 800f66c:	460b      	mov	r3, r1
 800f66e:	607a      	str	r2, [r7, #4]
 800f670:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f672:	68fb      	ldr	r3, [r7, #12]
 800f674:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f678:	68fb      	ldr	r3, [r7, #12]
 800f67a:	32b0      	adds	r2, #176	@ 0xb0
 800f67c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f680:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800f682:	7afb      	ldrb	r3, [r7, #11]
 800f684:	3326      	adds	r3, #38	@ 0x26
 800f686:	011b      	lsls	r3, r3, #4
 800f688:	69fa      	ldr	r2, [r7, #28]
 800f68a:	4413      	add	r3, r2
 800f68c:	3304      	adds	r3, #4
 800f68e:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800f690:	69fb      	ldr	r3, [r7, #28]
 800f692:	2b00      	cmp	r3, #0
 800f694:	d102      	bne.n	800f69c <SCSI_ReadCapacity10+0x38>
  {
    return -1;
 800f696:	f04f 33ff 	mov.w	r3, #4294967295
 800f69a:	e059      	b.n	800f750 <SCSI_ReadCapacity10+0xec>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 800f69c:	68fb      	ldr	r3, [r7, #12]
 800f69e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f6a2:	68fa      	ldr	r2, [r7, #12]
 800f6a4:	33b0      	adds	r3, #176	@ 0xb0
 800f6a6:	009b      	lsls	r3, r3, #2
 800f6a8:	4413      	add	r3, r2
 800f6aa:	685b      	ldr	r3, [r3, #4]
 800f6ac:	685b      	ldr	r3, [r3, #4]
 800f6ae:	69ba      	ldr	r2, [r7, #24]
 800f6b0:	1d11      	adds	r1, r2, #4
 800f6b2:	69ba      	ldr	r2, [r7, #24]
 800f6b4:	7af8      	ldrb	r0, [r7, #11]
 800f6b6:	4798      	blx	r3
 800f6b8:	4603      	mov	r3, r0
 800f6ba:	75fb      	strb	r3, [r7, #23]
                                                                             &p_scsi_blk->size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800f6bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f6c0:	2b00      	cmp	r3, #0
 800f6c2:	d104      	bne.n	800f6ce <SCSI_ReadCapacity10+0x6a>
 800f6c4:	69fb      	ldr	r3, [r7, #28]
 800f6c6:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800f6ca:	2b02      	cmp	r3, #2
 800f6cc:	d108      	bne.n	800f6e0 <SCSI_ReadCapacity10+0x7c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800f6ce:	7af9      	ldrb	r1, [r7, #11]
 800f6d0:	233a      	movs	r3, #58	@ 0x3a
 800f6d2:	2202      	movs	r2, #2
 800f6d4:	68f8      	ldr	r0, [r7, #12]
 800f6d6:	f000 fa8c 	bl	800fbf2 <SCSI_SenseCode>
    return -1;
 800f6da:	f04f 33ff 	mov.w	r3, #4294967295
 800f6de:	e037      	b.n	800f750 <SCSI_ReadCapacity10+0xec>
  }

  hmsc->bot_data[0] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 800f6e0:	69bb      	ldr	r3, [r7, #24]
 800f6e2:	685b      	ldr	r3, [r3, #4]
 800f6e4:	3b01      	subs	r3, #1
 800f6e6:	0e1b      	lsrs	r3, r3, #24
 800f6e8:	b2da      	uxtb	r2, r3
 800f6ea:	69fb      	ldr	r3, [r7, #28]
 800f6ec:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 800f6ee:	69bb      	ldr	r3, [r7, #24]
 800f6f0:	685b      	ldr	r3, [r3, #4]
 800f6f2:	3b01      	subs	r3, #1
 800f6f4:	0c1b      	lsrs	r3, r3, #16
 800f6f6:	b2da      	uxtb	r2, r3
 800f6f8:	69fb      	ldr	r3, [r7, #28]
 800f6fa:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 800f6fc:	69bb      	ldr	r3, [r7, #24]
 800f6fe:	685b      	ldr	r3, [r3, #4]
 800f700:	3b01      	subs	r3, #1
 800f702:	0a1b      	lsrs	r3, r3, #8
 800f704:	b2da      	uxtb	r2, r3
 800f706:	69fb      	ldr	r3, [r7, #28]
 800f708:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(p_scsi_blk->nbr - 1U);
 800f70a:	69bb      	ldr	r3, [r7, #24]
 800f70c:	685b      	ldr	r3, [r3, #4]
 800f70e:	b2db      	uxtb	r3, r3
 800f710:	3b01      	subs	r3, #1
 800f712:	b2da      	uxtb	r2, r3
 800f714:	69fb      	ldr	r3, [r7, #28]
 800f716:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(p_scsi_blk->size >> 24);
 800f718:	69bb      	ldr	r3, [r7, #24]
 800f71a:	881b      	ldrh	r3, [r3, #0]
 800f71c:	161b      	asrs	r3, r3, #24
 800f71e:	b2da      	uxtb	r2, r3
 800f720:	69fb      	ldr	r3, [r7, #28]
 800f722:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(p_scsi_blk->size >> 16);
 800f724:	69bb      	ldr	r3, [r7, #24]
 800f726:	881b      	ldrh	r3, [r3, #0]
 800f728:	141b      	asrs	r3, r3, #16
 800f72a:	b2da      	uxtb	r2, r3
 800f72c:	69fb      	ldr	r3, [r7, #28]
 800f72e:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(p_scsi_blk->size >> 8);
 800f730:	69bb      	ldr	r3, [r7, #24]
 800f732:	881b      	ldrh	r3, [r3, #0]
 800f734:	0a1b      	lsrs	r3, r3, #8
 800f736:	b29b      	uxth	r3, r3
 800f738:	b2da      	uxtb	r2, r3
 800f73a:	69fb      	ldr	r3, [r7, #28]
 800f73c:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->size);
 800f73e:	69bb      	ldr	r3, [r7, #24]
 800f740:	881b      	ldrh	r3, [r3, #0]
 800f742:	b2da      	uxtb	r2, r3
 800f744:	69fb      	ldr	r3, [r7, #28]
 800f746:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 800f748:	69fb      	ldr	r3, [r7, #28]
 800f74a:	2208      	movs	r2, #8
 800f74c:	60da      	str	r2, [r3, #12]

  return 0;
 800f74e:	2300      	movs	r3, #0
}
 800f750:	4618      	mov	r0, r3
 800f752:	3720      	adds	r7, #32
 800f754:	46bd      	mov	sp, r7
 800f756:	bd80      	pop	{r7, pc}

0800f758 <SCSI_ReadCapacity16>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800f758:	b580      	push	{r7, lr}
 800f75a:	b088      	sub	sp, #32
 800f75c:	af00      	add	r7, sp, #0
 800f75e:	60f8      	str	r0, [r7, #12]
 800f760:	460b      	mov	r3, r1
 800f762:	607a      	str	r2, [r7, #4]
 800f764:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint32_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f766:	68fb      	ldr	r3, [r7, #12]
 800f768:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	32b0      	adds	r2, #176	@ 0xb0
 800f770:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f774:	61bb      	str	r3, [r7, #24]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800f776:	7afb      	ldrb	r3, [r7, #11]
 800f778:	3326      	adds	r3, #38	@ 0x26
 800f77a:	011b      	lsls	r3, r3, #4
 800f77c:	69ba      	ldr	r2, [r7, #24]
 800f77e:	4413      	add	r3, r2
 800f780:	3304      	adds	r3, #4
 800f782:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800f784:	69bb      	ldr	r3, [r7, #24]
 800f786:	2b00      	cmp	r3, #0
 800f788:	d102      	bne.n	800f790 <SCSI_ReadCapacity16+0x38>
  {
    return -1;
 800f78a:	f04f 33ff 	mov.w	r3, #4294967295
 800f78e:	e08f      	b.n	800f8b0 <SCSI_ReadCapacity16+0x158>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 800f790:	68fb      	ldr	r3, [r7, #12]
 800f792:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f796:	68fa      	ldr	r2, [r7, #12]
 800f798:	33b0      	adds	r3, #176	@ 0xb0
 800f79a:	009b      	lsls	r3, r3, #2
 800f79c:	4413      	add	r3, r2
 800f79e:	685b      	ldr	r3, [r3, #4]
 800f7a0:	685b      	ldr	r3, [r3, #4]
 800f7a2:	697a      	ldr	r2, [r7, #20]
 800f7a4:	1d11      	adds	r1, r2, #4
 800f7a6:	697a      	ldr	r2, [r7, #20]
 800f7a8:	7af8      	ldrb	r0, [r7, #11]
 800f7aa:	4798      	blx	r3
 800f7ac:	4603      	mov	r3, r0
 800f7ae:	74fb      	strb	r3, [r7, #19]
                                                                             &p_scsi_blk->size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800f7b0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	d104      	bne.n	800f7c2 <SCSI_ReadCapacity16+0x6a>
 800f7b8:	69bb      	ldr	r3, [r7, #24]
 800f7ba:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800f7be:	2b02      	cmp	r3, #2
 800f7c0:	d108      	bne.n	800f7d4 <SCSI_ReadCapacity16+0x7c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800f7c2:	7af9      	ldrb	r1, [r7, #11]
 800f7c4:	233a      	movs	r3, #58	@ 0x3a
 800f7c6:	2202      	movs	r2, #2
 800f7c8:	68f8      	ldr	r0, [r7, #12]
 800f7ca:	f000 fa12 	bl	800fbf2 <SCSI_SenseCode>
    return -1;
 800f7ce:	f04f 33ff 	mov.w	r3, #4294967295
 800f7d2:	e06d      	b.n	800f8b0 <SCSI_ReadCapacity16+0x158>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	330a      	adds	r3, #10
 800f7d8:	781b      	ldrb	r3, [r3, #0]
 800f7da:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	330b      	adds	r3, #11
 800f7e0:	781b      	ldrb	r3, [r3, #0]
 800f7e2:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800f7e4:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	330c      	adds	r3, #12
 800f7ea:	781b      	ldrb	r3, [r3, #0]
 800f7ec:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 800f7ee:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 800f7f0:	687a      	ldr	r2, [r7, #4]
 800f7f2:	320d      	adds	r2, #13
 800f7f4:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 800f7f6:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800f7f8:	69bb      	ldr	r3, [r7, #24]
 800f7fa:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800f7fc:	2300      	movs	r3, #0
 800f7fe:	61fb      	str	r3, [r7, #28]
 800f800:	e008      	b.n	800f814 <SCSI_ReadCapacity16+0xbc>
  {
    hmsc->bot_data[idx] = 0U;
 800f802:	69ba      	ldr	r2, [r7, #24]
 800f804:	69fb      	ldr	r3, [r7, #28]
 800f806:	4413      	add	r3, r2
 800f808:	3310      	adds	r3, #16
 800f80a:	2200      	movs	r2, #0
 800f80c:	701a      	strb	r2, [r3, #0]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800f80e:	69fb      	ldr	r3, [r7, #28]
 800f810:	3301      	adds	r3, #1
 800f812:	61fb      	str	r3, [r7, #28]
 800f814:	69bb      	ldr	r3, [r7, #24]
 800f816:	68db      	ldr	r3, [r3, #12]
 800f818:	69fa      	ldr	r2, [r7, #28]
 800f81a:	429a      	cmp	r2, r3
 800f81c:	d3f1      	bcc.n	800f802 <SCSI_ReadCapacity16+0xaa>
  }

  hmsc->bot_data[4] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 800f81e:	697b      	ldr	r3, [r7, #20]
 800f820:	685b      	ldr	r3, [r3, #4]
 800f822:	3b01      	subs	r3, #1
 800f824:	0e1b      	lsrs	r3, r3, #24
 800f826:	b2da      	uxtb	r2, r3
 800f828:	69bb      	ldr	r3, [r7, #24]
 800f82a:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 800f82c:	697b      	ldr	r3, [r7, #20]
 800f82e:	685b      	ldr	r3, [r3, #4]
 800f830:	3b01      	subs	r3, #1
 800f832:	0c1b      	lsrs	r3, r3, #16
 800f834:	b2da      	uxtb	r2, r3
 800f836:	69bb      	ldr	r3, [r7, #24]
 800f838:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 800f83a:	697b      	ldr	r3, [r7, #20]
 800f83c:	685b      	ldr	r3, [r3, #4]
 800f83e:	3b01      	subs	r3, #1
 800f840:	0a1b      	lsrs	r3, r3, #8
 800f842:	b2da      	uxtb	r2, r3
 800f844:	69bb      	ldr	r3, [r7, #24]
 800f846:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->nbr - 1U);
 800f848:	697b      	ldr	r3, [r7, #20]
 800f84a:	685b      	ldr	r3, [r3, #4]
 800f84c:	b2db      	uxtb	r3, r3
 800f84e:	3b01      	subs	r3, #1
 800f850:	b2da      	uxtb	r2, r3
 800f852:	69bb      	ldr	r3, [r7, #24]
 800f854:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(p_scsi_blk->size >>  24);
 800f856:	697b      	ldr	r3, [r7, #20]
 800f858:	881b      	ldrh	r3, [r3, #0]
 800f85a:	161b      	asrs	r3, r3, #24
 800f85c:	b2da      	uxtb	r2, r3
 800f85e:	69bb      	ldr	r3, [r7, #24]
 800f860:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(p_scsi_blk->size >>  16);
 800f862:	697b      	ldr	r3, [r7, #20]
 800f864:	881b      	ldrh	r3, [r3, #0]
 800f866:	141b      	asrs	r3, r3, #16
 800f868:	b2da      	uxtb	r2, r3
 800f86a:	69bb      	ldr	r3, [r7, #24]
 800f86c:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(p_scsi_blk->size >>  8);
 800f86e:	697b      	ldr	r3, [r7, #20]
 800f870:	881b      	ldrh	r3, [r3, #0]
 800f872:	0a1b      	lsrs	r3, r3, #8
 800f874:	b29b      	uxth	r3, r3
 800f876:	b2da      	uxtb	r2, r3
 800f878:	69bb      	ldr	r3, [r7, #24]
 800f87a:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(p_scsi_blk->size);
 800f87c:	697b      	ldr	r3, [r7, #20]
 800f87e:	881b      	ldrh	r3, [r3, #0]
 800f880:	b2da      	uxtb	r2, r3
 800f882:	69bb      	ldr	r3, [r7, #24]
 800f884:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	330a      	adds	r3, #10
 800f88a:	781b      	ldrb	r3, [r3, #0]
 800f88c:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	330b      	adds	r3, #11
 800f892:	781b      	ldrb	r3, [r3, #0]
 800f894:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800f896:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	330c      	adds	r3, #12
 800f89c:	781b      	ldrb	r3, [r3, #0]
 800f89e:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 800f8a0:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 800f8a2:	687a      	ldr	r2, [r7, #4]
 800f8a4:	320d      	adds	r2, #13
 800f8a6:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 800f8a8:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800f8aa:	69bb      	ldr	r3, [r7, #24]
 800f8ac:	60da      	str	r2, [r3, #12]

  return 0;
 800f8ae:	2300      	movs	r3, #0
}
 800f8b0:	4618      	mov	r0, r3
 800f8b2:	3720      	adds	r7, #32
 800f8b4:	46bd      	mov	sp, r7
 800f8b6:	bd80      	pop	{r7, pc}

0800f8b8 <SCSI_ReadFormatCapacity>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800f8b8:	b580      	push	{r7, lr}
 800f8ba:	b088      	sub	sp, #32
 800f8bc:	af00      	add	r7, sp, #0
 800f8be:	60f8      	str	r0, [r7, #12]
 800f8c0:	460b      	mov	r3, r1
 800f8c2:	607a      	str	r2, [r7, #4]
 800f8c4:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f8c6:	68fb      	ldr	r3, [r7, #12]
 800f8c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f8cc:	68fb      	ldr	r3, [r7, #12]
 800f8ce:	32b0      	adds	r2, #176	@ 0xb0
 800f8d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f8d4:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800f8d6:	69bb      	ldr	r3, [r7, #24]
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	d102      	bne.n	800f8e2 <SCSI_ReadFormatCapacity+0x2a>
  {
    return -1;
 800f8dc:	f04f 33ff 	mov.w	r3, #4294967295
 800f8e0:	e061      	b.n	800f9a6 <SCSI_ReadFormatCapacity+0xee>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &blk_nbr, &blk_size);
 800f8e2:	68fb      	ldr	r3, [r7, #12]
 800f8e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f8e8:	68fa      	ldr	r2, [r7, #12]
 800f8ea:	33b0      	adds	r3, #176	@ 0xb0
 800f8ec:	009b      	lsls	r3, r3, #2
 800f8ee:	4413      	add	r3, r2
 800f8f0:	685b      	ldr	r3, [r3, #4]
 800f8f2:	685b      	ldr	r3, [r3, #4]
 800f8f4:	f107 0214 	add.w	r2, r7, #20
 800f8f8:	f107 0110 	add.w	r1, r7, #16
 800f8fc:	7af8      	ldrb	r0, [r7, #11]
 800f8fe:	4798      	blx	r3
 800f900:	4603      	mov	r3, r0
 800f902:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800f904:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d104      	bne.n	800f916 <SCSI_ReadFormatCapacity+0x5e>
 800f90c:	69bb      	ldr	r3, [r7, #24]
 800f90e:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800f912:	2b02      	cmp	r3, #2
 800f914:	d108      	bne.n	800f928 <SCSI_ReadFormatCapacity+0x70>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800f916:	7af9      	ldrb	r1, [r7, #11]
 800f918:	233a      	movs	r3, #58	@ 0x3a
 800f91a:	2202      	movs	r2, #2
 800f91c:	68f8      	ldr	r0, [r7, #12]
 800f91e:	f000 f968 	bl	800fbf2 <SCSI_SenseCode>
    return -1;
 800f922:	f04f 33ff 	mov.w	r3, #4294967295
 800f926:	e03e      	b.n	800f9a6 <SCSI_ReadFormatCapacity+0xee>
  }

  for (i = 0U; i < 12U ; i++)
 800f928:	2300      	movs	r3, #0
 800f92a:	83fb      	strh	r3, [r7, #30]
 800f92c:	e007      	b.n	800f93e <SCSI_ReadFormatCapacity+0x86>
  {
    hmsc->bot_data[i] = 0U;
 800f92e:	8bfb      	ldrh	r3, [r7, #30]
 800f930:	69ba      	ldr	r2, [r7, #24]
 800f932:	4413      	add	r3, r2
 800f934:	2200      	movs	r2, #0
 800f936:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 800f938:	8bfb      	ldrh	r3, [r7, #30]
 800f93a:	3301      	adds	r3, #1
 800f93c:	83fb      	strh	r3, [r7, #30]
 800f93e:	8bfb      	ldrh	r3, [r7, #30]
 800f940:	2b0b      	cmp	r3, #11
 800f942:	d9f4      	bls.n	800f92e <SCSI_ReadFormatCapacity+0x76>
  }

  hmsc->bot_data[3] = 0x08U;
 800f944:	69bb      	ldr	r3, [r7, #24]
 800f946:	2208      	movs	r2, #8
 800f948:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 800f94a:	693b      	ldr	r3, [r7, #16]
 800f94c:	3b01      	subs	r3, #1
 800f94e:	0e1b      	lsrs	r3, r3, #24
 800f950:	b2da      	uxtb	r2, r3
 800f952:	69bb      	ldr	r3, [r7, #24]
 800f954:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 800f956:	693b      	ldr	r3, [r7, #16]
 800f958:	3b01      	subs	r3, #1
 800f95a:	0c1b      	lsrs	r3, r3, #16
 800f95c:	b2da      	uxtb	r2, r3
 800f95e:	69bb      	ldr	r3, [r7, #24]
 800f960:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 800f962:	693b      	ldr	r3, [r7, #16]
 800f964:	3b01      	subs	r3, #1
 800f966:	0a1b      	lsrs	r3, r3, #8
 800f968:	b2da      	uxtb	r2, r3
 800f96a:	69bb      	ldr	r3, [r7, #24]
 800f96c:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 800f96e:	693b      	ldr	r3, [r7, #16]
 800f970:	b2db      	uxtb	r3, r3
 800f972:	3b01      	subs	r3, #1
 800f974:	b2da      	uxtb	r2, r3
 800f976:	69bb      	ldr	r3, [r7, #24]
 800f978:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 800f97a:	69bb      	ldr	r3, [r7, #24]
 800f97c:	2202      	movs	r2, #2
 800f97e:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 800f980:	8abb      	ldrh	r3, [r7, #20]
 800f982:	141b      	asrs	r3, r3, #16
 800f984:	b2da      	uxtb	r2, r3
 800f986:	69bb      	ldr	r3, [r7, #24]
 800f988:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 800f98a:	8abb      	ldrh	r3, [r7, #20]
 800f98c:	0a1b      	lsrs	r3, r3, #8
 800f98e:	b29b      	uxth	r3, r3
 800f990:	b2da      	uxtb	r2, r3
 800f992:	69bb      	ldr	r3, [r7, #24]
 800f994:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 800f996:	8abb      	ldrh	r3, [r7, #20]
 800f998:	b2da      	uxtb	r2, r3
 800f99a:	69bb      	ldr	r3, [r7, #24]
 800f99c:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 800f99e:	69bb      	ldr	r3, [r7, #24]
 800f9a0:	220c      	movs	r2, #12
 800f9a2:	60da      	str	r2, [r3, #12]

  return 0;
 800f9a4:	2300      	movs	r3, #0
}
 800f9a6:	4618      	mov	r0, r3
 800f9a8:	3720      	adds	r7, #32
 800f9aa:	46bd      	mov	sp, r7
 800f9ac:	bd80      	pop	{r7, pc}
	...

0800f9b0 <SCSI_ModeSense6>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800f9b0:	b580      	push	{r7, lr}
 800f9b2:	b086      	sub	sp, #24
 800f9b4:	af00      	add	r7, sp, #0
 800f9b6:	60f8      	str	r0, [r7, #12]
 800f9b8:	460b      	mov	r3, r1
 800f9ba:	607a      	str	r2, [r7, #4]
 800f9bc:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	32b0      	adds	r2, #176	@ 0xb0
 800f9c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f9cc:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 800f9ce:	2304      	movs	r3, #4
 800f9d0:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800f9d2:	693b      	ldr	r3, [r7, #16]
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	d102      	bne.n	800f9de <SCSI_ModeSense6+0x2e>
  {
    return -1;
 800f9d8:	f04f 33ff 	mov.w	r3, #4294967295
 800f9dc:	e02f      	b.n	800fa3e <SCSI_ModeSense6+0x8e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800f9de:	68fb      	ldr	r3, [r7, #12]
 800f9e0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f9e4:	68fa      	ldr	r2, [r7, #12]
 800f9e6:	33b0      	adds	r3, #176	@ 0xb0
 800f9e8:	009b      	lsls	r3, r3, #2
 800f9ea:	4413      	add	r3, r2
 800f9ec:	685b      	ldr	r3, [r3, #4]
 800f9ee:	68db      	ldr	r3, [r3, #12]
 800f9f0:	7afa      	ldrb	r2, [r7, #11]
 800f9f2:	4610      	mov	r0, r2
 800f9f4:	4798      	blx	r3
 800f9f6:	4603      	mov	r3, r0
 800f9f8:	2b00      	cmp	r3, #0
 800f9fa:	d007      	beq.n	800fa0c <SCSI_ModeSense6+0x5c>
  {
    MSC_Mode_Sense6_data[2] |= (0x1U << 7); /* Set the WP (write protection) bit */
 800f9fc:	4b12      	ldr	r3, [pc, #72]	@ (800fa48 <SCSI_ModeSense6+0x98>)
 800f9fe:	789b      	ldrb	r3, [r3, #2]
 800fa00:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800fa04:	b2da      	uxtb	r2, r3
 800fa06:	4b10      	ldr	r3, [pc, #64]	@ (800fa48 <SCSI_ModeSense6+0x98>)
 800fa08:	709a      	strb	r2, [r3, #2]
 800fa0a:	e006      	b.n	800fa1a <SCSI_ModeSense6+0x6a>
  }
  else
  {
    MSC_Mode_Sense10_data[2] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 800fa0c:	4b0f      	ldr	r3, [pc, #60]	@ (800fa4c <SCSI_ModeSense6+0x9c>)
 800fa0e:	789b      	ldrb	r3, [r3, #2]
 800fa10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fa14:	b2da      	uxtb	r2, r3
 800fa16:	4b0d      	ldr	r3, [pc, #52]	@ (800fa4c <SCSI_ModeSense6+0x9c>)
 800fa18:	709a      	strb	r2, [r3, #2]
  }

  if (params[4] <= len)
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	3304      	adds	r3, #4
 800fa1e:	781b      	ldrb	r3, [r3, #0]
 800fa20:	461a      	mov	r2, r3
 800fa22:	8afb      	ldrh	r3, [r7, #22]
 800fa24:	4293      	cmp	r3, r2
 800fa26:	d303      	bcc.n	800fa30 <SCSI_ModeSense6+0x80>
  {
    len = params[4];
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	3304      	adds	r3, #4
 800fa2c:	781b      	ldrb	r3, [r3, #0]
 800fa2e:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 800fa30:	8afb      	ldrh	r3, [r7, #22]
 800fa32:	461a      	mov	r2, r3
 800fa34:	4904      	ldr	r1, [pc, #16]	@ (800fa48 <SCSI_ModeSense6+0x98>)
 800fa36:	6938      	ldr	r0, [r7, #16]
 800fa38:	f000 fed6 	bl	80107e8 <SCSI_UpdateBotData>

  return 0;
 800fa3c:	2300      	movs	r3, #0
}
 800fa3e:	4618      	mov	r0, r3
 800fa40:	3718      	adds	r7, #24
 800fa42:	46bd      	mov	sp, r7
 800fa44:	bd80      	pop	{r7, pc}
 800fa46:	bf00      	nop
 800fa48:	200000b8 	.word	0x200000b8
 800fa4c:	200000bc 	.word	0x200000bc

0800fa50 <SCSI_ModeSense10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800fa50:	b580      	push	{r7, lr}
 800fa52:	b086      	sub	sp, #24
 800fa54:	af00      	add	r7, sp, #0
 800fa56:	60f8      	str	r0, [r7, #12]
 800fa58:	460b      	mov	r3, r1
 800fa5a:	607a      	str	r2, [r7, #4]
 800fa5c:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fa5e:	68fb      	ldr	r3, [r7, #12]
 800fa60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fa64:	68fb      	ldr	r3, [r7, #12]
 800fa66:	32b0      	adds	r2, #176	@ 0xb0
 800fa68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fa6c:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 800fa6e:	2308      	movs	r3, #8
 800fa70:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800fa72:	693b      	ldr	r3, [r7, #16]
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d102      	bne.n	800fa7e <SCSI_ModeSense10+0x2e>
  {
    return -1;
 800fa78:	f04f 33ff 	mov.w	r3, #4294967295
 800fa7c:	e02f      	b.n	800fade <SCSI_ModeSense10+0x8e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800fa7e:	68fb      	ldr	r3, [r7, #12]
 800fa80:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fa84:	68fa      	ldr	r2, [r7, #12]
 800fa86:	33b0      	adds	r3, #176	@ 0xb0
 800fa88:	009b      	lsls	r3, r3, #2
 800fa8a:	4413      	add	r3, r2
 800fa8c:	685b      	ldr	r3, [r3, #4]
 800fa8e:	68db      	ldr	r3, [r3, #12]
 800fa90:	7afa      	ldrb	r2, [r7, #11]
 800fa92:	4610      	mov	r0, r2
 800fa94:	4798      	blx	r3
 800fa96:	4603      	mov	r3, r0
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d007      	beq.n	800faac <SCSI_ModeSense10+0x5c>
  {
    MSC_Mode_Sense10_data[3] |= (0x1U << 7); /* Set the WP (write protection) bit */
 800fa9c:	4b12      	ldr	r3, [pc, #72]	@ (800fae8 <SCSI_ModeSense10+0x98>)
 800fa9e:	78db      	ldrb	r3, [r3, #3]
 800faa0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800faa4:	b2da      	uxtb	r2, r3
 800faa6:	4b10      	ldr	r3, [pc, #64]	@ (800fae8 <SCSI_ModeSense10+0x98>)
 800faa8:	70da      	strb	r2, [r3, #3]
 800faaa:	e006      	b.n	800faba <SCSI_ModeSense10+0x6a>
  }
  else
  {
    MSC_Mode_Sense10_data[3] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 800faac:	4b0e      	ldr	r3, [pc, #56]	@ (800fae8 <SCSI_ModeSense10+0x98>)
 800faae:	78db      	ldrb	r3, [r3, #3]
 800fab0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fab4:	b2da      	uxtb	r2, r3
 800fab6:	4b0c      	ldr	r3, [pc, #48]	@ (800fae8 <SCSI_ModeSense10+0x98>)
 800fab8:	70da      	strb	r2, [r3, #3]
  }

  if (params[8] <= len)
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	3308      	adds	r3, #8
 800fabe:	781b      	ldrb	r3, [r3, #0]
 800fac0:	461a      	mov	r2, r3
 800fac2:	8afb      	ldrh	r3, [r7, #22]
 800fac4:	4293      	cmp	r3, r2
 800fac6:	d303      	bcc.n	800fad0 <SCSI_ModeSense10+0x80>
  {
    len = params[8];
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	3308      	adds	r3, #8
 800facc:	781b      	ldrb	r3, [r3, #0]
 800face:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 800fad0:	8afb      	ldrh	r3, [r7, #22]
 800fad2:	461a      	mov	r2, r3
 800fad4:	4904      	ldr	r1, [pc, #16]	@ (800fae8 <SCSI_ModeSense10+0x98>)
 800fad6:	6938      	ldr	r0, [r7, #16]
 800fad8:	f000 fe86 	bl	80107e8 <SCSI_UpdateBotData>

  return 0;
 800fadc:	2300      	movs	r3, #0
}
 800fade:	4618      	mov	r0, r3
 800fae0:	3718      	adds	r7, #24
 800fae2:	46bd      	mov	sp, r7
 800fae4:	bd80      	pop	{r7, pc}
 800fae6:	bf00      	nop
 800fae8:	200000bc 	.word	0x200000bc

0800faec <SCSI_RequestSense>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800faec:	b580      	push	{r7, lr}
 800faee:	b086      	sub	sp, #24
 800faf0:	af00      	add	r7, sp, #0
 800faf2:	60f8      	str	r0, [r7, #12]
 800faf4:	460b      	mov	r3, r1
 800faf6:	607a      	str	r2, [r7, #4]
 800faf8:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	32b0      	adds	r2, #176	@ 0xb0
 800fb04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fb08:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800fb0a:	693b      	ldr	r3, [r7, #16]
 800fb0c:	2b00      	cmp	r3, #0
 800fb0e:	d102      	bne.n	800fb16 <SCSI_RequestSense+0x2a>
  {
    return -1;
 800fb10:	f04f 33ff 	mov.w	r3, #4294967295
 800fb14:	e069      	b.n	800fbea <SCSI_RequestSense+0xfe>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800fb16:	693b      	ldr	r3, [r7, #16]
 800fb18:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800fb1c:	2b00      	cmp	r3, #0
 800fb1e:	d10a      	bne.n	800fb36 <SCSI_RequestSense+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800fb20:	693b      	ldr	r3, [r7, #16]
 800fb22:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800fb26:	2320      	movs	r3, #32
 800fb28:	2205      	movs	r2, #5
 800fb2a:	68f8      	ldr	r0, [r7, #12]
 800fb2c:	f000 f861 	bl	800fbf2 <SCSI_SenseCode>
    return -1;
 800fb30:	f04f 33ff 	mov.w	r3, #4294967295
 800fb34:	e059      	b.n	800fbea <SCSI_RequestSense+0xfe>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 800fb36:	2300      	movs	r3, #0
 800fb38:	75fb      	strb	r3, [r7, #23]
 800fb3a:	e007      	b.n	800fb4c <SCSI_RequestSense+0x60>
  {
    hmsc->bot_data[i] = 0U;
 800fb3c:	7dfb      	ldrb	r3, [r7, #23]
 800fb3e:	693a      	ldr	r2, [r7, #16]
 800fb40:	4413      	add	r3, r2
 800fb42:	2200      	movs	r2, #0
 800fb44:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 800fb46:	7dfb      	ldrb	r3, [r7, #23]
 800fb48:	3301      	adds	r3, #1
 800fb4a:	75fb      	strb	r3, [r7, #23]
 800fb4c:	7dfb      	ldrb	r3, [r7, #23]
 800fb4e:	2b11      	cmp	r3, #17
 800fb50:	d9f4      	bls.n	800fb3c <SCSI_RequestSense+0x50>
  }

  hmsc->bot_data[0] = 0x70U;
 800fb52:	693b      	ldr	r3, [r7, #16]
 800fb54:	2270      	movs	r2, #112	@ 0x70
 800fb56:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 800fb58:	693b      	ldr	r3, [r7, #16]
 800fb5a:	220c      	movs	r2, #12
 800fb5c:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 800fb5e:	693b      	ldr	r3, [r7, #16]
 800fb60:	f893 2260 	ldrb.w	r2, [r3, #608]	@ 0x260
 800fb64:	693b      	ldr	r3, [r7, #16]
 800fb66:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800fb6a:	429a      	cmp	r2, r3
 800fb6c:	d02e      	beq.n	800fbcc <SCSI_RequestSense+0xe0>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 800fb6e:	693b      	ldr	r3, [r7, #16]
 800fb70:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800fb74:	461a      	mov	r2, r3
 800fb76:	693b      	ldr	r3, [r7, #16]
 800fb78:	3248      	adds	r2, #72	@ 0x48
 800fb7a:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 800fb7e:	693b      	ldr	r3, [r7, #16]
 800fb80:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 800fb82:	693b      	ldr	r3, [r7, #16]
 800fb84:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800fb88:	693a      	ldr	r2, [r7, #16]
 800fb8a:	3348      	adds	r3, #72	@ 0x48
 800fb8c:	00db      	lsls	r3, r3, #3
 800fb8e:	4413      	add	r3, r2
 800fb90:	791a      	ldrb	r2, [r3, #4]
 800fb92:	693b      	ldr	r3, [r7, #16]
 800fb94:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 800fb96:	693b      	ldr	r3, [r7, #16]
 800fb98:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800fb9c:	693a      	ldr	r2, [r7, #16]
 800fb9e:	3348      	adds	r3, #72	@ 0x48
 800fba0:	00db      	lsls	r3, r3, #3
 800fba2:	4413      	add	r3, r2
 800fba4:	795a      	ldrb	r2, [r3, #5]
 800fba6:	693b      	ldr	r3, [r7, #16]
 800fba8:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 800fbaa:	693b      	ldr	r3, [r7, #16]
 800fbac:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800fbb0:	3301      	adds	r3, #1
 800fbb2:	b2da      	uxtb	r2, r3
 800fbb4:	693b      	ldr	r3, [r7, #16]
 800fbb6:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 800fbba:	693b      	ldr	r3, [r7, #16]
 800fbbc:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800fbc0:	2b04      	cmp	r3, #4
 800fbc2:	d103      	bne.n	800fbcc <SCSI_RequestSense+0xe0>
    {
      hmsc->scsi_sense_head = 0U;
 800fbc4:	693b      	ldr	r3, [r7, #16]
 800fbc6:	2200      	movs	r2, #0
 800fbc8:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 800fbcc:	693b      	ldr	r3, [r7, #16]
 800fbce:	2212      	movs	r2, #18
 800fbd0:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	3304      	adds	r3, #4
 800fbd6:	781b      	ldrb	r3, [r3, #0]
 800fbd8:	2b12      	cmp	r3, #18
 800fbda:	d805      	bhi.n	800fbe8 <SCSI_RequestSense+0xfc>
  {
    hmsc->bot_data_length = params[4];
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	3304      	adds	r3, #4
 800fbe0:	781b      	ldrb	r3, [r3, #0]
 800fbe2:	461a      	mov	r2, r3
 800fbe4:	693b      	ldr	r3, [r7, #16]
 800fbe6:	60da      	str	r2, [r3, #12]
  }

  return 0;
 800fbe8:	2300      	movs	r3, #0
}
 800fbea:	4618      	mov	r0, r3
 800fbec:	3718      	adds	r7, #24
 800fbee:	46bd      	mov	sp, r7
 800fbf0:	bd80      	pop	{r7, pc}

0800fbf2 <SCSI_SenseCode>:
  * @param  ASC: Additional Sense Code
  * @retval none

  */
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 800fbf2:	b480      	push	{r7}
 800fbf4:	b085      	sub	sp, #20
 800fbf6:	af00      	add	r7, sp, #0
 800fbf8:	6078      	str	r0, [r7, #4]
 800fbfa:	4608      	mov	r0, r1
 800fbfc:	4611      	mov	r1, r2
 800fbfe:	461a      	mov	r2, r3
 800fc00:	4603      	mov	r3, r0
 800fc02:	70fb      	strb	r3, [r7, #3]
 800fc04:	460b      	mov	r3, r1
 800fc06:	70bb      	strb	r3, [r7, #2]
 800fc08:	4613      	mov	r3, r2
 800fc0a:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	32b0      	adds	r2, #176	@ 0xb0
 800fc16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fc1a:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800fc1c:	68fb      	ldr	r3, [r7, #12]
 800fc1e:	2b00      	cmp	r3, #0
 800fc20:	d02c      	beq.n	800fc7c <SCSI_SenseCode+0x8a>
  {
    return;
  }

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 800fc22:	68fb      	ldr	r3, [r7, #12]
 800fc24:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800fc28:	461a      	mov	r2, r3
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	3248      	adds	r2, #72	@ 0x48
 800fc2e:	78b9      	ldrb	r1, [r7, #2]
 800fc30:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 800fc34:	68fb      	ldr	r3, [r7, #12]
 800fc36:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800fc3a:	68fa      	ldr	r2, [r7, #12]
 800fc3c:	3348      	adds	r3, #72	@ 0x48
 800fc3e:	00db      	lsls	r3, r3, #3
 800fc40:	4413      	add	r3, r2
 800fc42:	787a      	ldrb	r2, [r7, #1]
 800fc44:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 800fc46:	68fb      	ldr	r3, [r7, #12]
 800fc48:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800fc4c:	68fa      	ldr	r2, [r7, #12]
 800fc4e:	3348      	adds	r3, #72	@ 0x48
 800fc50:	00db      	lsls	r3, r3, #3
 800fc52:	4413      	add	r3, r2
 800fc54:	2200      	movs	r2, #0
 800fc56:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 800fc58:	68fb      	ldr	r3, [r7, #12]
 800fc5a:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800fc5e:	3301      	adds	r3, #1
 800fc60:	b2da      	uxtb	r2, r3
 800fc62:	68fb      	ldr	r3, [r7, #12]
 800fc64:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 800fc68:	68fb      	ldr	r3, [r7, #12]
 800fc6a:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800fc6e:	2b04      	cmp	r3, #4
 800fc70:	d105      	bne.n	800fc7e <SCSI_SenseCode+0x8c>
  {
    hmsc->scsi_sense_tail = 0U;
 800fc72:	68fb      	ldr	r3, [r7, #12]
 800fc74:	2200      	movs	r2, #0
 800fc76:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 800fc7a:	e000      	b.n	800fc7e <SCSI_SenseCode+0x8c>
    return;
 800fc7c:	bf00      	nop
  }
}
 800fc7e:	3714      	adds	r7, #20
 800fc80:	46bd      	mov	sp, r7
 800fc82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc86:	4770      	bx	lr

0800fc88 <SCSI_StartStopUnit>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800fc88:	b580      	push	{r7, lr}
 800fc8a:	b086      	sub	sp, #24
 800fc8c:	af00      	add	r7, sp, #0
 800fc8e:	60f8      	str	r0, [r7, #12]
 800fc90:	460b      	mov	r3, r1
 800fc92:	607a      	str	r2, [r7, #4]
 800fc94:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fc96:	68fb      	ldr	r3, [r7, #12]
 800fc98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fc9c:	68fb      	ldr	r3, [r7, #12]
 800fc9e:	32b0      	adds	r2, #176	@ 0xb0
 800fca0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fca4:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800fca6:	697b      	ldr	r3, [r7, #20]
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d102      	bne.n	800fcb2 <SCSI_StartStopUnit+0x2a>
  {
    return -1;
 800fcac:	f04f 33ff 	mov.w	r3, #4294967295
 800fcb0:	e03b      	b.n	800fd2a <SCSI_StartStopUnit+0xa2>
  }

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 800fcb2:	697b      	ldr	r3, [r7, #20]
 800fcb4:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800fcb8:	2b01      	cmp	r3, #1
 800fcba:	d10f      	bne.n	800fcdc <SCSI_StartStopUnit+0x54>
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	3304      	adds	r3, #4
 800fcc0:	781b      	ldrb	r3, [r3, #0]
 800fcc2:	f003 0303 	and.w	r3, r3, #3
 800fcc6:	2b02      	cmp	r3, #2
 800fcc8:	d108      	bne.n	800fcdc <SCSI_StartStopUnit+0x54>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 800fcca:	7af9      	ldrb	r1, [r7, #11]
 800fccc:	2324      	movs	r3, #36	@ 0x24
 800fcce:	2205      	movs	r2, #5
 800fcd0:	68f8      	ldr	r0, [r7, #12]
 800fcd2:	f7ff ff8e 	bl	800fbf2 <SCSI_SenseCode>

    return -1;
 800fcd6:	f04f 33ff 	mov.w	r3, #4294967295
 800fcda:	e026      	b.n	800fd2a <SCSI_StartStopUnit+0xa2>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	3304      	adds	r3, #4
 800fce0:	781b      	ldrb	r3, [r3, #0]
 800fce2:	f003 0303 	and.w	r3, r3, #3
 800fce6:	2b01      	cmp	r3, #1
 800fce8:	d104      	bne.n	800fcf4 <SCSI_StartStopUnit+0x6c>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800fcea:	697b      	ldr	r3, [r7, #20]
 800fcec:	2200      	movs	r2, #0
 800fcee:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 800fcf2:	e016      	b.n	800fd22 <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	3304      	adds	r3, #4
 800fcf8:	781b      	ldrb	r3, [r3, #0]
 800fcfa:	f003 0303 	and.w	r3, r3, #3
 800fcfe:	2b02      	cmp	r3, #2
 800fd00:	d104      	bne.n	800fd0c <SCSI_StartStopUnit+0x84>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 800fd02:	697b      	ldr	r3, [r7, #20]
 800fd04:	2202      	movs	r2, #2
 800fd06:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 800fd0a:	e00a      	b.n	800fd22 <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	3304      	adds	r3, #4
 800fd10:	781b      	ldrb	r3, [r3, #0]
 800fd12:	f003 0303 	and.w	r3, r3, #3
 800fd16:	2b03      	cmp	r3, #3
 800fd18:	d103      	bne.n	800fd22 <SCSI_StartStopUnit+0x9a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800fd1a:	697b      	ldr	r3, [r7, #20]
 800fd1c:	2200      	movs	r2, #0
 800fd1e:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 800fd22:	697b      	ldr	r3, [r7, #20]
 800fd24:	2200      	movs	r2, #0
 800fd26:	60da      	str	r2, [r3, #12]

  return 0;
 800fd28:	2300      	movs	r3, #0
}
 800fd2a:	4618      	mov	r0, r3
 800fd2c:	3718      	adds	r7, #24
 800fd2e:	46bd      	mov	sp, r7
 800fd30:	bd80      	pop	{r7, pc}

0800fd32 <SCSI_AllowPreventRemovable>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800fd32:	b480      	push	{r7}
 800fd34:	b087      	sub	sp, #28
 800fd36:	af00      	add	r7, sp, #0
 800fd38:	60f8      	str	r0, [r7, #12]
 800fd3a:	460b      	mov	r3, r1
 800fd3c:	607a      	str	r2, [r7, #4]
 800fd3e:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fd40:	68fb      	ldr	r3, [r7, #12]
 800fd42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	32b0      	adds	r2, #176	@ 0xb0
 800fd4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fd4e:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800fd50:	697b      	ldr	r3, [r7, #20]
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d102      	bne.n	800fd5c <SCSI_AllowPreventRemovable+0x2a>
  {
    return -1;
 800fd56:	f04f 33ff 	mov.w	r3, #4294967295
 800fd5a:	e011      	b.n	800fd80 <SCSI_AllowPreventRemovable+0x4e>
  }

  if (params[4] == 0U)
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	3304      	adds	r3, #4
 800fd60:	781b      	ldrb	r3, [r3, #0]
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d104      	bne.n	800fd70 <SCSI_AllowPreventRemovable+0x3e>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800fd66:	697b      	ldr	r3, [r7, #20]
 800fd68:	2200      	movs	r2, #0
 800fd6a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 800fd6e:	e003      	b.n	800fd78 <SCSI_AllowPreventRemovable+0x46>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 800fd70:	697b      	ldr	r3, [r7, #20]
 800fd72:	2201      	movs	r2, #1
 800fd74:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }

  hmsc->bot_data_length = 0U;
 800fd78:	697b      	ldr	r3, [r7, #20]
 800fd7a:	2200      	movs	r2, #0
 800fd7c:	60da      	str	r2, [r3, #12]

  return 0;
 800fd7e:	2300      	movs	r3, #0
}
 800fd80:	4618      	mov	r0, r3
 800fd82:	371c      	adds	r7, #28
 800fd84:	46bd      	mov	sp, r7
 800fd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd8a:	4770      	bx	lr

0800fd8c <SCSI_Read10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800fd8c:	b580      	push	{r7, lr}
 800fd8e:	b086      	sub	sp, #24
 800fd90:	af00      	add	r7, sp, #0
 800fd92:	60f8      	str	r0, [r7, #12]
 800fd94:	460b      	mov	r3, r1
 800fd96:	607a      	str	r2, [r7, #4]
 800fd98:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fd9a:	68fb      	ldr	r3, [r7, #12]
 800fd9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fda0:	68fb      	ldr	r3, [r7, #12]
 800fda2:	32b0      	adds	r2, #176	@ 0xb0
 800fda4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fda8:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800fdaa:	7afb      	ldrb	r3, [r7, #11]
 800fdac:	3326      	adds	r3, #38	@ 0x26
 800fdae:	011b      	lsls	r3, r3, #4
 800fdb0:	697a      	ldr	r2, [r7, #20]
 800fdb2:	4413      	add	r3, r2
 800fdb4:	3304      	adds	r3, #4
 800fdb6:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800fdb8:	697b      	ldr	r3, [r7, #20]
 800fdba:	2b00      	cmp	r3, #0
 800fdbc:	d102      	bne.n	800fdc4 <SCSI_Read10+0x38>
  {
    return -1;
 800fdbe:	f04f 33ff 	mov.w	r3, #4294967295
 800fdc2:	e089      	b.n	800fed8 <SCSI_Read10+0x14c>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800fdc4:	697b      	ldr	r3, [r7, #20]
 800fdc6:	7a1b      	ldrb	r3, [r3, #8]
 800fdc8:	2b00      	cmp	r3, #0
 800fdca:	d17b      	bne.n	800fec4 <SCSI_Read10+0x138>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800fdcc:	697b      	ldr	r3, [r7, #20]
 800fdce:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800fdd2:	b25b      	sxtb	r3, r3
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	db0a      	blt.n	800fdee <SCSI_Read10+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800fdd8:	697b      	ldr	r3, [r7, #20]
 800fdda:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800fdde:	2320      	movs	r3, #32
 800fde0:	2205      	movs	r2, #5
 800fde2:	68f8      	ldr	r0, [r7, #12]
 800fde4:	f7ff ff05 	bl	800fbf2 <SCSI_SenseCode>
      return -1;
 800fde8:	f04f 33ff 	mov.w	r3, #4294967295
 800fdec:	e074      	b.n	800fed8 <SCSI_Read10+0x14c>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800fdee:	697b      	ldr	r3, [r7, #20]
 800fdf0:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800fdf4:	2b02      	cmp	r3, #2
 800fdf6:	d108      	bne.n	800fe0a <SCSI_Read10+0x7e>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800fdf8:	7af9      	ldrb	r1, [r7, #11]
 800fdfa:	233a      	movs	r3, #58	@ 0x3a
 800fdfc:	2202      	movs	r2, #2
 800fdfe:	68f8      	ldr	r0, [r7, #12]
 800fe00:	f7ff fef7 	bl	800fbf2 <SCSI_SenseCode>

      return -1;
 800fe04:	f04f 33ff 	mov.w	r3, #4294967295
 800fe08:	e066      	b.n	800fed8 <SCSI_Read10+0x14c>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800fe0a:	68fb      	ldr	r3, [r7, #12]
 800fe0c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fe10:	68fa      	ldr	r2, [r7, #12]
 800fe12:	33b0      	adds	r3, #176	@ 0xb0
 800fe14:	009b      	lsls	r3, r3, #2
 800fe16:	4413      	add	r3, r2
 800fe18:	685b      	ldr	r3, [r3, #4]
 800fe1a:	689b      	ldr	r3, [r3, #8]
 800fe1c:	7afa      	ldrb	r2, [r7, #11]
 800fe1e:	4610      	mov	r0, r2
 800fe20:	4798      	blx	r3
 800fe22:	4603      	mov	r3, r0
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d008      	beq.n	800fe3a <SCSI_Read10+0xae>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800fe28:	7af9      	ldrb	r1, [r7, #11]
 800fe2a:	233a      	movs	r3, #58	@ 0x3a
 800fe2c:	2202      	movs	r2, #2
 800fe2e:	68f8      	ldr	r0, [r7, #12]
 800fe30:	f7ff fedf 	bl	800fbf2 <SCSI_SenseCode>
      return -1;
 800fe34:	f04f 33ff 	mov.w	r3, #4294967295
 800fe38:	e04e      	b.n	800fed8 <SCSI_Read10+0x14c>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	3302      	adds	r3, #2
 800fe3e:	781b      	ldrb	r3, [r3, #0]
 800fe40:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	3303      	adds	r3, #3
 800fe46:	781b      	ldrb	r3, [r3, #0]
 800fe48:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800fe4a:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] <<  8) |
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	3304      	adds	r3, #4
 800fe50:	781b      	ldrb	r3, [r3, #0]
 800fe52:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 800fe54:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 800fe56:	687a      	ldr	r2, [r7, #4]
 800fe58:	3205      	adds	r2, #5
 800fe5a:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] <<  8) |
 800fe5c:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800fe5e:	693b      	ldr	r3, [r7, #16]
 800fe60:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	3307      	adds	r3, #7
 800fe66:	781b      	ldrb	r3, [r3, #0]
 800fe68:	021b      	lsls	r3, r3, #8
 800fe6a:	687a      	ldr	r2, [r7, #4]
 800fe6c:	3208      	adds	r2, #8
 800fe6e:	7812      	ldrb	r2, [r2, #0]
 800fe70:	431a      	orrs	r2, r3
 800fe72:	693b      	ldr	r3, [r7, #16]
 800fe74:	60da      	str	r2, [r3, #12]

    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 800fe76:	693b      	ldr	r3, [r7, #16]
 800fe78:	689a      	ldr	r2, [r3, #8]
 800fe7a:	693b      	ldr	r3, [r7, #16]
 800fe7c:	68db      	ldr	r3, [r3, #12]
 800fe7e:	7af9      	ldrb	r1, [r7, #11]
 800fe80:	68f8      	ldr	r0, [r7, #12]
 800fe82:	f000 fb6d 	bl	8010560 <SCSI_CheckAddressRange>
 800fe86:	4603      	mov	r3, r0
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	da02      	bge.n	800fe92 <SCSI_Read10+0x106>
    {
      return -1; /* error */
 800fe8c:	f04f 33ff 	mov.w	r3, #4294967295
 800fe90:	e022      	b.n	800fed8 <SCSI_Read10+0x14c>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 800fe92:	697b      	ldr	r3, [r7, #20]
 800fe94:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 800fe98:	693b      	ldr	r3, [r7, #16]
 800fe9a:	68db      	ldr	r3, [r3, #12]
 800fe9c:	6939      	ldr	r1, [r7, #16]
 800fe9e:	8809      	ldrh	r1, [r1, #0]
 800fea0:	fb01 f303 	mul.w	r3, r1, r3
 800fea4:	429a      	cmp	r2, r3
 800fea6:	d00a      	beq.n	800febe <SCSI_Read10+0x132>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800fea8:	697b      	ldr	r3, [r7, #20]
 800feaa:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800feae:	2320      	movs	r3, #32
 800feb0:	2205      	movs	r2, #5
 800feb2:	68f8      	ldr	r0, [r7, #12]
 800feb4:	f7ff fe9d 	bl	800fbf2 <SCSI_SenseCode>
      return -1;
 800feb8:	f04f 33ff 	mov.w	r3, #4294967295
 800febc:	e00c      	b.n	800fed8 <SCSI_Read10+0x14c>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800febe:	697b      	ldr	r3, [r7, #20]
 800fec0:	2202      	movs	r2, #2
 800fec2:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800fec4:	697b      	ldr	r3, [r7, #20]
 800fec6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800feca:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800fecc:	7afb      	ldrb	r3, [r7, #11]
 800fece:	4619      	mov	r1, r3
 800fed0:	68f8      	ldr	r0, [r7, #12]
 800fed2:	f000 fb77 	bl	80105c4 <SCSI_ProcessRead>
 800fed6:	4603      	mov	r3, r0
}
 800fed8:	4618      	mov	r0, r3
 800feda:	3718      	adds	r7, #24
 800fedc:	46bd      	mov	sp, r7
 800fede:	bd80      	pop	{r7, pc}

0800fee0 <SCSI_Read12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800fee0:	b580      	push	{r7, lr}
 800fee2:	b086      	sub	sp, #24
 800fee4:	af00      	add	r7, sp, #0
 800fee6:	60f8      	str	r0, [r7, #12]
 800fee8:	460b      	mov	r3, r1
 800feea:	607a      	str	r2, [r7, #4]
 800feec:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800feee:	68fb      	ldr	r3, [r7, #12]
 800fef0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fef4:	68fb      	ldr	r3, [r7, #12]
 800fef6:	32b0      	adds	r2, #176	@ 0xb0
 800fef8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fefc:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800fefe:	7afb      	ldrb	r3, [r7, #11]
 800ff00:	3326      	adds	r3, #38	@ 0x26
 800ff02:	011b      	lsls	r3, r3, #4
 800ff04:	697a      	ldr	r2, [r7, #20]
 800ff06:	4413      	add	r3, r2
 800ff08:	3304      	adds	r3, #4
 800ff0a:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800ff0c:	697b      	ldr	r3, [r7, #20]
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	d102      	bne.n	800ff18 <SCSI_Read12+0x38>
  {
    return -1;
 800ff12:	f04f 33ff 	mov.w	r3, #4294967295
 800ff16:	e094      	b.n	8010042 <SCSI_Read12+0x162>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800ff18:	697b      	ldr	r3, [r7, #20]
 800ff1a:	7a1b      	ldrb	r3, [r3, #8]
 800ff1c:	2b00      	cmp	r3, #0
 800ff1e:	f040 8086 	bne.w	801002e <SCSI_Read12+0x14e>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800ff22:	697b      	ldr	r3, [r7, #20]
 800ff24:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800ff28:	b25b      	sxtb	r3, r3
 800ff2a:	2b00      	cmp	r3, #0
 800ff2c:	db0a      	blt.n	800ff44 <SCSI_Read12+0x64>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800ff2e:	697b      	ldr	r3, [r7, #20]
 800ff30:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800ff34:	2320      	movs	r3, #32
 800ff36:	2205      	movs	r2, #5
 800ff38:	68f8      	ldr	r0, [r7, #12]
 800ff3a:	f7ff fe5a 	bl	800fbf2 <SCSI_SenseCode>
      return -1;
 800ff3e:	f04f 33ff 	mov.w	r3, #4294967295
 800ff42:	e07e      	b.n	8010042 <SCSI_Read12+0x162>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800ff44:	697b      	ldr	r3, [r7, #20]
 800ff46:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800ff4a:	2b02      	cmp	r3, #2
 800ff4c:	d108      	bne.n	800ff60 <SCSI_Read12+0x80>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ff4e:	7af9      	ldrb	r1, [r7, #11]
 800ff50:	233a      	movs	r3, #58	@ 0x3a
 800ff52:	2202      	movs	r2, #2
 800ff54:	68f8      	ldr	r0, [r7, #12]
 800ff56:	f7ff fe4c 	bl	800fbf2 <SCSI_SenseCode>
      return -1;
 800ff5a:	f04f 33ff 	mov.w	r3, #4294967295
 800ff5e:	e070      	b.n	8010042 <SCSI_Read12+0x162>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ff66:	68fa      	ldr	r2, [r7, #12]
 800ff68:	33b0      	adds	r3, #176	@ 0xb0
 800ff6a:	009b      	lsls	r3, r3, #2
 800ff6c:	4413      	add	r3, r2
 800ff6e:	685b      	ldr	r3, [r3, #4]
 800ff70:	689b      	ldr	r3, [r3, #8]
 800ff72:	7afa      	ldrb	r2, [r7, #11]
 800ff74:	4610      	mov	r0, r2
 800ff76:	4798      	blx	r3
 800ff78:	4603      	mov	r3, r0
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	d008      	beq.n	800ff90 <SCSI_Read12+0xb0>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ff7e:	7af9      	ldrb	r1, [r7, #11]
 800ff80:	233a      	movs	r3, #58	@ 0x3a
 800ff82:	2202      	movs	r2, #2
 800ff84:	68f8      	ldr	r0, [r7, #12]
 800ff86:	f7ff fe34 	bl	800fbf2 <SCSI_SenseCode>
      return -1;
 800ff8a:	f04f 33ff 	mov.w	r3, #4294967295
 800ff8e:	e058      	b.n	8010042 <SCSI_Read12+0x162>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	3302      	adds	r3, #2
 800ff94:	781b      	ldrb	r3, [r3, #0]
 800ff96:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	3303      	adds	r3, #3
 800ff9c:	781b      	ldrb	r3, [r3, #0]
 800ff9e:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800ffa0:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] <<  8) |
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	3304      	adds	r3, #4
 800ffa6:	781b      	ldrb	r3, [r3, #0]
 800ffa8:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 800ffaa:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 800ffac:	687a      	ldr	r2, [r7, #4]
 800ffae:	3205      	adds	r2, #5
 800ffb0:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] <<  8) |
 800ffb2:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800ffb4:	693b      	ldr	r3, [r7, #16]
 800ffb6:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	3306      	adds	r3, #6
 800ffbc:	781b      	ldrb	r3, [r3, #0]
 800ffbe:	061a      	lsls	r2, r3, #24
                      ((uint32_t)params[7] << 16) |
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	3307      	adds	r3, #7
 800ffc4:	781b      	ldrb	r3, [r3, #0]
 800ffc6:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800ffc8:	431a      	orrs	r2, r3
                      ((uint32_t)params[8] << 8) |
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	3308      	adds	r3, #8
 800ffce:	781b      	ldrb	r3, [r3, #0]
 800ffd0:	021b      	lsls	r3, r3, #8
                      ((uint32_t)params[7] << 16) |
 800ffd2:	4313      	orrs	r3, r2
                      (uint32_t)params[9];
 800ffd4:	687a      	ldr	r2, [r7, #4]
 800ffd6:	3209      	adds	r2, #9
 800ffd8:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)params[8] << 8) |
 800ffda:	431a      	orrs	r2, r3
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800ffdc:	693b      	ldr	r3, [r7, #16]
 800ffde:	60da      	str	r2, [r3, #12]

    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 800ffe0:	693b      	ldr	r3, [r7, #16]
 800ffe2:	689a      	ldr	r2, [r3, #8]
 800ffe4:	693b      	ldr	r3, [r7, #16]
 800ffe6:	68db      	ldr	r3, [r3, #12]
 800ffe8:	7af9      	ldrb	r1, [r7, #11]
 800ffea:	68f8      	ldr	r0, [r7, #12]
 800ffec:	f000 fab8 	bl	8010560 <SCSI_CheckAddressRange>
 800fff0:	4603      	mov	r3, r0
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	da02      	bge.n	800fffc <SCSI_Read12+0x11c>
    {
      return -1; /* error */
 800fff6:	f04f 33ff 	mov.w	r3, #4294967295
 800fffa:	e022      	b.n	8010042 <SCSI_Read12+0x162>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 800fffc:	697b      	ldr	r3, [r7, #20]
 800fffe:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8010002:	693b      	ldr	r3, [r7, #16]
 8010004:	68db      	ldr	r3, [r3, #12]
 8010006:	6939      	ldr	r1, [r7, #16]
 8010008:	8809      	ldrh	r1, [r1, #0]
 801000a:	fb01 f303 	mul.w	r3, r1, r3
 801000e:	429a      	cmp	r2, r3
 8010010:	d00a      	beq.n	8010028 <SCSI_Read12+0x148>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8010012:	697b      	ldr	r3, [r7, #20]
 8010014:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010018:	2320      	movs	r3, #32
 801001a:	2205      	movs	r2, #5
 801001c:	68f8      	ldr	r0, [r7, #12]
 801001e:	f7ff fde8 	bl	800fbf2 <SCSI_SenseCode>
      return -1;
 8010022:	f04f 33ff 	mov.w	r3, #4294967295
 8010026:	e00c      	b.n	8010042 <SCSI_Read12+0x162>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 8010028:	697b      	ldr	r3, [r7, #20]
 801002a:	2202      	movs	r2, #2
 801002c:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 801002e:	697b      	ldr	r3, [r7, #20]
 8010030:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010034:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 8010036:	7afb      	ldrb	r3, [r7, #11]
 8010038:	4619      	mov	r1, r3
 801003a:	68f8      	ldr	r0, [r7, #12]
 801003c:	f000 fac2 	bl	80105c4 <SCSI_ProcessRead>
 8010040:	4603      	mov	r3, r0
}
 8010042:	4618      	mov	r0, r3
 8010044:	3718      	adds	r7, #24
 8010046:	46bd      	mov	sp, r7
 8010048:	bd80      	pop	{r7, pc}
	...

0801004c <SCSI_Write10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 801004c:	b580      	push	{r7, lr}
 801004e:	b088      	sub	sp, #32
 8010050:	af00      	add	r7, sp, #0
 8010052:	60f8      	str	r0, [r7, #12]
 8010054:	460b      	mov	r3, r1
 8010056:	607a      	str	r2, [r7, #4]
 8010058:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801005a:	68fb      	ldr	r3, [r7, #12]
 801005c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010060:	68fb      	ldr	r3, [r7, #12]
 8010062:	32b0      	adds	r2, #176	@ 0xb0
 8010064:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010068:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 801006a:	7afb      	ldrb	r3, [r7, #11]
 801006c:	3326      	adds	r3, #38	@ 0x26
 801006e:	011b      	lsls	r3, r3, #4
 8010070:	69fa      	ldr	r2, [r7, #28]
 8010072:	4413      	add	r3, r2
 8010074:	3304      	adds	r3, #4
 8010076:	61bb      	str	r3, [r7, #24]
  uint32_t len;

  if (hmsc == NULL)
 8010078:	69fb      	ldr	r3, [r7, #28]
 801007a:	2b00      	cmp	r3, #0
 801007c:	d102      	bne.n	8010084 <SCSI_Write10+0x38>
  {
    return -1;
 801007e:	f04f 33ff 	mov.w	r3, #4294967295
 8010082:	e0b4      	b.n	80101ee <SCSI_Write10+0x1a2>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8010084:	69fb      	ldr	r3, [r7, #28]
 8010086:	7a1b      	ldrb	r3, [r3, #8]
 8010088:	2b00      	cmp	r3, #0
 801008a:	f040 80aa 	bne.w	80101e2 <SCSI_Write10+0x196>
  {
    if (hmsc->cbw.dDataLength == 0U)
 801008e:	69fb      	ldr	r3, [r7, #28]
 8010090:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8010094:	2b00      	cmp	r3, #0
 8010096:	d10a      	bne.n	80100ae <SCSI_Write10+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8010098:	69fb      	ldr	r3, [r7, #28]
 801009a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 801009e:	2320      	movs	r3, #32
 80100a0:	2205      	movs	r2, #5
 80100a2:	68f8      	ldr	r0, [r7, #12]
 80100a4:	f7ff fda5 	bl	800fbf2 <SCSI_SenseCode>
      return -1;
 80100a8:	f04f 33ff 	mov.w	r3, #4294967295
 80100ac:	e09f      	b.n	80101ee <SCSI_Write10+0x1a2>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 80100ae:	69fb      	ldr	r3, [r7, #28]
 80100b0:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 80100b4:	b25b      	sxtb	r3, r3
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	da0a      	bge.n	80100d0 <SCSI_Write10+0x84>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80100ba:	69fb      	ldr	r3, [r7, #28]
 80100bc:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80100c0:	2320      	movs	r3, #32
 80100c2:	2205      	movs	r2, #5
 80100c4:	68f8      	ldr	r0, [r7, #12]
 80100c6:	f7ff fd94 	bl	800fbf2 <SCSI_SenseCode>
      return -1;
 80100ca:	f04f 33ff 	mov.w	r3, #4294967295
 80100ce:	e08e      	b.n	80101ee <SCSI_Write10+0x1a2>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 80100d0:	68fb      	ldr	r3, [r7, #12]
 80100d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80100d6:	68fa      	ldr	r2, [r7, #12]
 80100d8:	33b0      	adds	r3, #176	@ 0xb0
 80100da:	009b      	lsls	r3, r3, #2
 80100dc:	4413      	add	r3, r2
 80100de:	685b      	ldr	r3, [r3, #4]
 80100e0:	689b      	ldr	r3, [r3, #8]
 80100e2:	7afa      	ldrb	r2, [r7, #11]
 80100e4:	4610      	mov	r0, r2
 80100e6:	4798      	blx	r3
 80100e8:	4603      	mov	r3, r0
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d008      	beq.n	8010100 <SCSI_Write10+0xb4>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80100ee:	7af9      	ldrb	r1, [r7, #11]
 80100f0:	233a      	movs	r3, #58	@ 0x3a
 80100f2:	2202      	movs	r2, #2
 80100f4:	68f8      	ldr	r0, [r7, #12]
 80100f6:	f7ff fd7c 	bl	800fbf2 <SCSI_SenseCode>
      return -1;
 80100fa:	f04f 33ff 	mov.w	r3, #4294967295
 80100fe:	e076      	b.n	80101ee <SCSI_Write10+0x1a2>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8010100:	68fb      	ldr	r3, [r7, #12]
 8010102:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010106:	68fa      	ldr	r2, [r7, #12]
 8010108:	33b0      	adds	r3, #176	@ 0xb0
 801010a:	009b      	lsls	r3, r3, #2
 801010c:	4413      	add	r3, r2
 801010e:	685b      	ldr	r3, [r3, #4]
 8010110:	68db      	ldr	r3, [r3, #12]
 8010112:	7afa      	ldrb	r2, [r7, #11]
 8010114:	4610      	mov	r0, r2
 8010116:	4798      	blx	r3
 8010118:	4603      	mov	r3, r0
 801011a:	2b00      	cmp	r3, #0
 801011c:	d008      	beq.n	8010130 <SCSI_Write10+0xe4>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 801011e:	7af9      	ldrb	r1, [r7, #11]
 8010120:	2327      	movs	r3, #39	@ 0x27
 8010122:	2202      	movs	r2, #2
 8010124:	68f8      	ldr	r0, [r7, #12]
 8010126:	f7ff fd64 	bl	800fbf2 <SCSI_SenseCode>
      return -1;
 801012a:	f04f 33ff 	mov.w	r3, #4294967295
 801012e:	e05e      	b.n	80101ee <SCSI_Write10+0x1a2>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	3302      	adds	r3, #2
 8010134:	781b      	ldrb	r3, [r3, #0]
 8010136:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	3303      	adds	r3, #3
 801013c:	781b      	ldrb	r3, [r3, #0]
 801013e:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8010140:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] << 8) |
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	3304      	adds	r3, #4
 8010146:	781b      	ldrb	r3, [r3, #0]
 8010148:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 801014a:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 801014c:	687a      	ldr	r2, [r7, #4]
 801014e:	3205      	adds	r2, #5
 8010150:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] << 8) |
 8010152:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8010154:	69bb      	ldr	r3, [r7, #24]
 8010156:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	3307      	adds	r3, #7
 801015c:	781b      	ldrb	r3, [r3, #0]
 801015e:	021b      	lsls	r3, r3, #8
                      (uint32_t)params[8];
 8010160:	687a      	ldr	r2, [r7, #4]
 8010162:	3208      	adds	r2, #8
 8010164:	7812      	ldrb	r2, [r2, #0]
    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 8010166:	431a      	orrs	r2, r3
 8010168:	69bb      	ldr	r3, [r7, #24]
 801016a:	60da      	str	r2, [r3, #12]

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 801016c:	69bb      	ldr	r3, [r7, #24]
 801016e:	689a      	ldr	r2, [r3, #8]
 8010170:	69bb      	ldr	r3, [r7, #24]
 8010172:	68db      	ldr	r3, [r3, #12]
 8010174:	7af9      	ldrb	r1, [r7, #11]
 8010176:	68f8      	ldr	r0, [r7, #12]
 8010178:	f000 f9f2 	bl	8010560 <SCSI_CheckAddressRange>
 801017c:	4603      	mov	r3, r0
 801017e:	2b00      	cmp	r3, #0
 8010180:	da02      	bge.n	8010188 <SCSI_Write10+0x13c>
    {
      return -1; /* error */
 8010182:	f04f 33ff 	mov.w	r3, #4294967295
 8010186:	e032      	b.n	80101ee <SCSI_Write10+0x1a2>
    }

    len = p_scsi_blk->len * p_scsi_blk->size;
 8010188:	69bb      	ldr	r3, [r7, #24]
 801018a:	68db      	ldr	r3, [r3, #12]
 801018c:	69ba      	ldr	r2, [r7, #24]
 801018e:	8812      	ldrh	r2, [r2, #0]
 8010190:	fb02 f303 	mul.w	r3, r2, r3
 8010194:	617b      	str	r3, [r7, #20]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 8010196:	69fb      	ldr	r3, [r7, #28]
 8010198:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 801019c:	697a      	ldr	r2, [r7, #20]
 801019e:	429a      	cmp	r2, r3
 80101a0:	d00a      	beq.n	80101b8 <SCSI_Write10+0x16c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80101a2:	69fb      	ldr	r3, [r7, #28]
 80101a4:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80101a8:	2320      	movs	r3, #32
 80101aa:	2205      	movs	r2, #5
 80101ac:	68f8      	ldr	r0, [r7, #12]
 80101ae:	f7ff fd20 	bl	800fbf2 <SCSI_SenseCode>
      return -1;
 80101b2:	f04f 33ff 	mov.w	r3, #4294967295
 80101b6:	e01a      	b.n	80101ee <SCSI_Write10+0x1a2>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 80101b8:	697b      	ldr	r3, [r7, #20]
 80101ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80101be:	bf28      	it	cs
 80101c0:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 80101c4:	617b      	str	r3, [r7, #20]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 80101c6:	69fb      	ldr	r3, [r7, #28]
 80101c8:	2201      	movs	r2, #1
 80101ca:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 80101cc:	4b0a      	ldr	r3, [pc, #40]	@ (80101f8 <SCSI_Write10+0x1ac>)
 80101ce:	7819      	ldrb	r1, [r3, #0]
 80101d0:	69fb      	ldr	r3, [r7, #28]
 80101d2:	f103 0210 	add.w	r2, r3, #16
 80101d6:	697b      	ldr	r3, [r7, #20]
 80101d8:	68f8      	ldr	r0, [r7, #12]
 80101da:	f008 fabd 	bl	8018758 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 80101de:	2300      	movs	r3, #0
 80101e0:	e005      	b.n	80101ee <SCSI_Write10+0x1a2>
    return SCSI_ProcessWrite(pdev, lun);
 80101e2:	7afb      	ldrb	r3, [r7, #11]
 80101e4:	4619      	mov	r1, r3
 80101e6:	68f8      	ldr	r0, [r7, #12]
 80101e8:	f000 fa6e 	bl	80106c8 <SCSI_ProcessWrite>
 80101ec:	4603      	mov	r3, r0
}
 80101ee:	4618      	mov	r0, r3
 80101f0:	3720      	adds	r7, #32
 80101f2:	46bd      	mov	sp, r7
 80101f4:	bd80      	pop	{r7, pc}
 80101f6:	bf00      	nop
 80101f8:	200000a7 	.word	0x200000a7

080101fc <SCSI_Write12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80101fc:	b580      	push	{r7, lr}
 80101fe:	b088      	sub	sp, #32
 8010200:	af00      	add	r7, sp, #0
 8010202:	60f8      	str	r0, [r7, #12]
 8010204:	460b      	mov	r3, r1
 8010206:	607a      	str	r2, [r7, #4]
 8010208:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801020a:	68fb      	ldr	r3, [r7, #12]
 801020c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010210:	68fb      	ldr	r3, [r7, #12]
 8010212:	32b0      	adds	r2, #176	@ 0xb0
 8010214:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010218:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 801021a:	7afb      	ldrb	r3, [r7, #11]
 801021c:	3326      	adds	r3, #38	@ 0x26
 801021e:	011b      	lsls	r3, r3, #4
 8010220:	69fa      	ldr	r2, [r7, #28]
 8010222:	4413      	add	r3, r2
 8010224:	3304      	adds	r3, #4
 8010226:	61bb      	str	r3, [r7, #24]
  uint32_t len;

  if (hmsc == NULL)
 8010228:	69fb      	ldr	r3, [r7, #28]
 801022a:	2b00      	cmp	r3, #0
 801022c:	d102      	bne.n	8010234 <SCSI_Write12+0x38>
  {
    return -1;
 801022e:	f04f 33ff 	mov.w	r3, #4294967295
 8010232:	e0c4      	b.n	80103be <SCSI_Write12+0x1c2>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8010234:	69fb      	ldr	r3, [r7, #28]
 8010236:	7a1b      	ldrb	r3, [r3, #8]
 8010238:	2b00      	cmp	r3, #0
 801023a:	f040 80ba 	bne.w	80103b2 <SCSI_Write12+0x1b6>
  {
    if (hmsc->cbw.dDataLength == 0U)
 801023e:	69fb      	ldr	r3, [r7, #28]
 8010240:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8010244:	2b00      	cmp	r3, #0
 8010246:	d10a      	bne.n	801025e <SCSI_Write12+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8010248:	69fb      	ldr	r3, [r7, #28]
 801024a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 801024e:	2320      	movs	r3, #32
 8010250:	2205      	movs	r2, #5
 8010252:	68f8      	ldr	r0, [r7, #12]
 8010254:	f7ff fccd 	bl	800fbf2 <SCSI_SenseCode>
      return -1;
 8010258:	f04f 33ff 	mov.w	r3, #4294967295
 801025c:	e0af      	b.n	80103be <SCSI_Write12+0x1c2>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 801025e:	69fb      	ldr	r3, [r7, #28]
 8010260:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8010264:	b25b      	sxtb	r3, r3
 8010266:	2b00      	cmp	r3, #0
 8010268:	da0a      	bge.n	8010280 <SCSI_Write12+0x84>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 801026a:	69fb      	ldr	r3, [r7, #28]
 801026c:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010270:	2320      	movs	r3, #32
 8010272:	2205      	movs	r2, #5
 8010274:	68f8      	ldr	r0, [r7, #12]
 8010276:	f7ff fcbc 	bl	800fbf2 <SCSI_SenseCode>
      return -1;
 801027a:	f04f 33ff 	mov.w	r3, #4294967295
 801027e:	e09e      	b.n	80103be <SCSI_Write12+0x1c2>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8010280:	68fb      	ldr	r3, [r7, #12]
 8010282:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010286:	68fa      	ldr	r2, [r7, #12]
 8010288:	33b0      	adds	r3, #176	@ 0xb0
 801028a:	009b      	lsls	r3, r3, #2
 801028c:	4413      	add	r3, r2
 801028e:	685b      	ldr	r3, [r3, #4]
 8010290:	689b      	ldr	r3, [r3, #8]
 8010292:	7afa      	ldrb	r2, [r7, #11]
 8010294:	4610      	mov	r0, r2
 8010296:	4798      	blx	r3
 8010298:	4603      	mov	r3, r0
 801029a:	2b00      	cmp	r3, #0
 801029c:	d00b      	beq.n	80102b6 <SCSI_Write12+0xba>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 801029e:	7af9      	ldrb	r1, [r7, #11]
 80102a0:	233a      	movs	r3, #58	@ 0x3a
 80102a2:	2202      	movs	r2, #2
 80102a4:	68f8      	ldr	r0, [r7, #12]
 80102a6:	f7ff fca4 	bl	800fbf2 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 80102aa:	69fb      	ldr	r3, [r7, #28]
 80102ac:	2205      	movs	r2, #5
 80102ae:	721a      	strb	r2, [r3, #8]
      return -1;
 80102b0:	f04f 33ff 	mov.w	r3, #4294967295
 80102b4:	e083      	b.n	80103be <SCSI_Write12+0x1c2>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 80102b6:	68fb      	ldr	r3, [r7, #12]
 80102b8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80102bc:	68fa      	ldr	r2, [r7, #12]
 80102be:	33b0      	adds	r3, #176	@ 0xb0
 80102c0:	009b      	lsls	r3, r3, #2
 80102c2:	4413      	add	r3, r2
 80102c4:	685b      	ldr	r3, [r3, #4]
 80102c6:	68db      	ldr	r3, [r3, #12]
 80102c8:	7afa      	ldrb	r2, [r7, #11]
 80102ca:	4610      	mov	r0, r2
 80102cc:	4798      	blx	r3
 80102ce:	4603      	mov	r3, r0
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	d00b      	beq.n	80102ec <SCSI_Write12+0xf0>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 80102d4:	7af9      	ldrb	r1, [r7, #11]
 80102d6:	2327      	movs	r3, #39	@ 0x27
 80102d8:	2202      	movs	r2, #2
 80102da:	68f8      	ldr	r0, [r7, #12]
 80102dc:	f7ff fc89 	bl	800fbf2 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 80102e0:	69fb      	ldr	r3, [r7, #28]
 80102e2:	2205      	movs	r2, #5
 80102e4:	721a      	strb	r2, [r3, #8]
      return -1;
 80102e6:	f04f 33ff 	mov.w	r3, #4294967295
 80102ea:	e068      	b.n	80103be <SCSI_Write12+0x1c2>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	3302      	adds	r3, #2
 80102f0:	781b      	ldrb	r3, [r3, #0]
 80102f2:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	3303      	adds	r3, #3
 80102f8:	781b      	ldrb	r3, [r3, #0]
 80102fa:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 80102fc:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] << 8) |
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	3304      	adds	r3, #4
 8010302:	781b      	ldrb	r3, [r3, #0]
 8010304:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 8010306:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 8010308:	687a      	ldr	r2, [r7, #4]
 801030a:	3205      	adds	r2, #5
 801030c:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] << 8) |
 801030e:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8010310:	69bb      	ldr	r3, [r7, #24]
 8010312:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	3306      	adds	r3, #6
 8010318:	781b      	ldrb	r3, [r3, #0]
 801031a:	061a      	lsls	r2, r3, #24
                      ((uint32_t)params[7] << 16) |
 801031c:	687b      	ldr	r3, [r7, #4]
 801031e:	3307      	adds	r3, #7
 8010320:	781b      	ldrb	r3, [r3, #0]
 8010322:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8010324:	431a      	orrs	r2, r3
                      ((uint32_t)params[8] << 8) |
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	3308      	adds	r3, #8
 801032a:	781b      	ldrb	r3, [r3, #0]
 801032c:	021b      	lsls	r3, r3, #8
                      ((uint32_t)params[7] << 16) |
 801032e:	4313      	orrs	r3, r2
                      (uint32_t)params[9];
 8010330:	687a      	ldr	r2, [r7, #4]
 8010332:	3209      	adds	r2, #9
 8010334:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)params[8] << 8) |
 8010336:	431a      	orrs	r2, r3
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8010338:	69bb      	ldr	r3, [r7, #24]
 801033a:	60da      	str	r2, [r3, #12]

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 801033c:	69bb      	ldr	r3, [r7, #24]
 801033e:	689a      	ldr	r2, [r3, #8]
 8010340:	69bb      	ldr	r3, [r7, #24]
 8010342:	68db      	ldr	r3, [r3, #12]
 8010344:	7af9      	ldrb	r1, [r7, #11]
 8010346:	68f8      	ldr	r0, [r7, #12]
 8010348:	f000 f90a 	bl	8010560 <SCSI_CheckAddressRange>
 801034c:	4603      	mov	r3, r0
 801034e:	2b00      	cmp	r3, #0
 8010350:	da02      	bge.n	8010358 <SCSI_Write12+0x15c>
    {
      return -1; /* error */
 8010352:	f04f 33ff 	mov.w	r3, #4294967295
 8010356:	e032      	b.n	80103be <SCSI_Write12+0x1c2>
    }

    len = p_scsi_blk->len * p_scsi_blk->size;
 8010358:	69bb      	ldr	r3, [r7, #24]
 801035a:	68db      	ldr	r3, [r3, #12]
 801035c:	69ba      	ldr	r2, [r7, #24]
 801035e:	8812      	ldrh	r2, [r2, #0]
 8010360:	fb02 f303 	mul.w	r3, r2, r3
 8010364:	617b      	str	r3, [r7, #20]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 8010366:	69fb      	ldr	r3, [r7, #28]
 8010368:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 801036c:	697a      	ldr	r2, [r7, #20]
 801036e:	429a      	cmp	r2, r3
 8010370:	d00a      	beq.n	8010388 <SCSI_Write12+0x18c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8010372:	69fb      	ldr	r3, [r7, #28]
 8010374:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010378:	2320      	movs	r3, #32
 801037a:	2205      	movs	r2, #5
 801037c:	68f8      	ldr	r0, [r7, #12]
 801037e:	f7ff fc38 	bl	800fbf2 <SCSI_SenseCode>
      return -1;
 8010382:	f04f 33ff 	mov.w	r3, #4294967295
 8010386:	e01a      	b.n	80103be <SCSI_Write12+0x1c2>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 8010388:	697b      	ldr	r3, [r7, #20]
 801038a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801038e:	bf28      	it	cs
 8010390:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8010394:	617b      	str	r3, [r7, #20]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 8010396:	69fb      	ldr	r3, [r7, #28]
 8010398:	2201      	movs	r2, #1
 801039a:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 801039c:	4b0a      	ldr	r3, [pc, #40]	@ (80103c8 <SCSI_Write12+0x1cc>)
 801039e:	7819      	ldrb	r1, [r3, #0]
 80103a0:	69fb      	ldr	r3, [r7, #28]
 80103a2:	f103 0210 	add.w	r2, r3, #16
 80103a6:	697b      	ldr	r3, [r7, #20]
 80103a8:	68f8      	ldr	r0, [r7, #12]
 80103aa:	f008 f9d5 	bl	8018758 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 80103ae:	2300      	movs	r3, #0
 80103b0:	e005      	b.n	80103be <SCSI_Write12+0x1c2>
    return SCSI_ProcessWrite(pdev, lun);
 80103b2:	7afb      	ldrb	r3, [r7, #11]
 80103b4:	4619      	mov	r1, r3
 80103b6:	68f8      	ldr	r0, [r7, #12]
 80103b8:	f000 f986 	bl	80106c8 <SCSI_ProcessWrite>
 80103bc:	4603      	mov	r3, r0
}
 80103be:	4618      	mov	r0, r3
 80103c0:	3720      	adds	r7, #32
 80103c2:	46bd      	mov	sp, r7
 80103c4:	bd80      	pop	{r7, pc}
 80103c6:	bf00      	nop
 80103c8:	200000a7 	.word	0x200000a7

080103cc <SCSI_Verify10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80103cc:	b580      	push	{r7, lr}
 80103ce:	b086      	sub	sp, #24
 80103d0:	af00      	add	r7, sp, #0
 80103d2:	60f8      	str	r0, [r7, #12]
 80103d4:	460b      	mov	r3, r1
 80103d6:	607a      	str	r2, [r7, #4]
 80103d8:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80103da:	68fb      	ldr	r3, [r7, #12]
 80103dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80103e0:	68fb      	ldr	r3, [r7, #12]
 80103e2:	32b0      	adds	r2, #176	@ 0xb0
 80103e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80103e8:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80103ea:	7afb      	ldrb	r3, [r7, #11]
 80103ec:	3326      	adds	r3, #38	@ 0x26
 80103ee:	011b      	lsls	r3, r3, #4
 80103f0:	697a      	ldr	r2, [r7, #20]
 80103f2:	4413      	add	r3, r2
 80103f4:	3304      	adds	r3, #4
 80103f6:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 80103f8:	697b      	ldr	r3, [r7, #20]
 80103fa:	2b00      	cmp	r3, #0
 80103fc:	d102      	bne.n	8010404 <SCSI_Verify10+0x38>
  {
    return -1;
 80103fe:	f04f 33ff 	mov.w	r3, #4294967295
 8010402:	e021      	b.n	8010448 <SCSI_Verify10+0x7c>
  }

  if ((params[1] & 0x02U) == 0x02U)
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	3301      	adds	r3, #1
 8010408:	781b      	ldrb	r3, [r3, #0]
 801040a:	f003 0302 	and.w	r3, r3, #2
 801040e:	2b00      	cmp	r3, #0
 8010410:	d008      	beq.n	8010424 <SCSI_Verify10+0x58>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 8010412:	7af9      	ldrb	r1, [r7, #11]
 8010414:	2324      	movs	r3, #36	@ 0x24
 8010416:	2205      	movs	r2, #5
 8010418:	68f8      	ldr	r0, [r7, #12]
 801041a:	f7ff fbea 	bl	800fbf2 <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 801041e:	f04f 33ff 	mov.w	r3, #4294967295
 8010422:	e011      	b.n	8010448 <SCSI_Verify10+0x7c>
  }

  if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8010424:	693b      	ldr	r3, [r7, #16]
 8010426:	689a      	ldr	r2, [r3, #8]
 8010428:	693b      	ldr	r3, [r7, #16]
 801042a:	68db      	ldr	r3, [r3, #12]
 801042c:	7af9      	ldrb	r1, [r7, #11]
 801042e:	68f8      	ldr	r0, [r7, #12]
 8010430:	f000 f896 	bl	8010560 <SCSI_CheckAddressRange>
 8010434:	4603      	mov	r3, r0
 8010436:	2b00      	cmp	r3, #0
 8010438:	da02      	bge.n	8010440 <SCSI_Verify10+0x74>
  {
    return -1; /* error */
 801043a:	f04f 33ff 	mov.w	r3, #4294967295
 801043e:	e003      	b.n	8010448 <SCSI_Verify10+0x7c>
  }

  hmsc->bot_data_length = 0U;
 8010440:	697b      	ldr	r3, [r7, #20]
 8010442:	2200      	movs	r2, #0
 8010444:	60da      	str	r2, [r3, #12]

  return 0;
 8010446:	2300      	movs	r3, #0
}
 8010448:	4618      	mov	r0, r3
 801044a:	3718      	adds	r7, #24
 801044c:	46bd      	mov	sp, r7
 801044e:	bd80      	pop	{r7, pc}

08010450 <SCSI_ReportLuns>:
  * @brief  SCSI_ReportLuns12
  *         Process ReportLuns command
  * @retval status
  */
static int8_t SCSI_ReportLuns(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8010450:	b580      	push	{r7, lr}
 8010452:	b088      	sub	sp, #32
 8010454:	af00      	add	r7, sp, #0
 8010456:	60f8      	str	r0, [r7, #12]
 8010458:	460b      	mov	r3, r1
 801045a:	607a      	str	r2, [r7, #4]
 801045c:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);

  /* Define the report LUNs buffer Each LUN entry is 8 bytes */
  static uint8_t lun_report[8U * (MSC_BOT_MAX_LUN + 1U)];

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801045e:	68fb      	ldr	r3, [r7, #12]
 8010460:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010464:	68fb      	ldr	r3, [r7, #12]
 8010466:	32b0      	adds	r2, #176	@ 0xb0
 8010468:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801046c:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 801046e:	69bb      	ldr	r3, [r7, #24]
 8010470:	2b00      	cmp	r3, #0
 8010472:	d102      	bne.n	801047a <SCSI_ReportLuns+0x2a>
  {
    return -1;
 8010474:	f04f 33ff 	mov.w	r3, #4294967295
 8010478:	e038      	b.n	80104ec <SCSI_ReportLuns+0x9c>
  }

  /* Initialize the report LUNs buffer */
  (void)USBD_memset(lun_report, 0, sizeof(lun_report));
 801047a:	2218      	movs	r2, #24
 801047c:	2100      	movs	r1, #0
 801047e:	481d      	ldr	r0, [pc, #116]	@ (80104f4 <SCSI_ReportLuns+0xa4>)
 8010480:	f009 fabd 	bl	80199fe <memset>

  /* Set the LUN list length in the first 4 bytes */
  lun_list_length = 8U * (hmsc->max_lun + 1U);
 8010484:	69bb      	ldr	r3, [r7, #24]
 8010486:	681b      	ldr	r3, [r3, #0]
 8010488:	3301      	adds	r3, #1
 801048a:	00db      	lsls	r3, r3, #3
 801048c:	617b      	str	r3, [r7, #20]
  lun_report[0] = (uint8_t)(lun_list_length >> 24);
 801048e:	697b      	ldr	r3, [r7, #20]
 8010490:	0e1b      	lsrs	r3, r3, #24
 8010492:	b2da      	uxtb	r2, r3
 8010494:	4b17      	ldr	r3, [pc, #92]	@ (80104f4 <SCSI_ReportLuns+0xa4>)
 8010496:	701a      	strb	r2, [r3, #0]
  lun_report[1] = (uint8_t)(lun_list_length >> 16);
 8010498:	697b      	ldr	r3, [r7, #20]
 801049a:	0c1b      	lsrs	r3, r3, #16
 801049c:	b2da      	uxtb	r2, r3
 801049e:	4b15      	ldr	r3, [pc, #84]	@ (80104f4 <SCSI_ReportLuns+0xa4>)
 80104a0:	705a      	strb	r2, [r3, #1]
  lun_report[2] = (uint8_t)(lun_list_length >> 8);
 80104a2:	697b      	ldr	r3, [r7, #20]
 80104a4:	0a1b      	lsrs	r3, r3, #8
 80104a6:	b2da      	uxtb	r2, r3
 80104a8:	4b12      	ldr	r3, [pc, #72]	@ (80104f4 <SCSI_ReportLuns+0xa4>)
 80104aa:	709a      	strb	r2, [r3, #2]
  lun_report[3] = (uint8_t)(lun_list_length & 0xFFU);
 80104ac:	697b      	ldr	r3, [r7, #20]
 80104ae:	b2da      	uxtb	r2, r3
 80104b0:	4b10      	ldr	r3, [pc, #64]	@ (80104f4 <SCSI_ReportLuns+0xa4>)
 80104b2:	70da      	strb	r2, [r3, #3]

  /* Update the LUN list */
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 80104b4:	2300      	movs	r3, #0
 80104b6:	77fb      	strb	r3, [r7, #31]
 80104b8:	e008      	b.n	80104cc <SCSI_ReportLuns+0x7c>
  {
    /* LUN identifier is placed at the second byte of each 8-byte entry */
    lun_report[(8U * (lun_idx + 1U)) + 1U] = lun_idx;
 80104ba:	7ffb      	ldrb	r3, [r7, #31]
 80104bc:	00db      	lsls	r3, r3, #3
 80104be:	3309      	adds	r3, #9
 80104c0:	490c      	ldr	r1, [pc, #48]	@ (80104f4 <SCSI_ReportLuns+0xa4>)
 80104c2:	7ffa      	ldrb	r2, [r7, #31]
 80104c4:	54ca      	strb	r2, [r1, r3]
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 80104c6:	7ffb      	ldrb	r3, [r7, #31]
 80104c8:	3301      	adds	r3, #1
 80104ca:	77fb      	strb	r3, [r7, #31]
 80104cc:	7ffa      	ldrb	r2, [r7, #31]
 80104ce:	69bb      	ldr	r3, [r7, #24]
 80104d0:	681b      	ldr	r3, [r3, #0]
 80104d2:	429a      	cmp	r2, r3
 80104d4:	d9f1      	bls.n	80104ba <SCSI_ReportLuns+0x6a>
  }

  /* Calculate the total length of the report LUNs buffer */
  total_length = lun_list_length + 8U;
 80104d6:	697b      	ldr	r3, [r7, #20]
 80104d8:	3308      	adds	r3, #8
 80104da:	613b      	str	r3, [r7, #16]

  /* Update the BOT data with the report LUNs buffer */
  (void)SCSI_UpdateBotData(hmsc, lun_report, (uint16_t)total_length);
 80104dc:	693b      	ldr	r3, [r7, #16]
 80104de:	b29b      	uxth	r3, r3
 80104e0:	461a      	mov	r2, r3
 80104e2:	4904      	ldr	r1, [pc, #16]	@ (80104f4 <SCSI_ReportLuns+0xa4>)
 80104e4:	69b8      	ldr	r0, [r7, #24]
 80104e6:	f000 f97f 	bl	80107e8 <SCSI_UpdateBotData>

  return 0;
 80104ea:	2300      	movs	r3, #0
}
 80104ec:	4618      	mov	r0, r3
 80104ee:	3720      	adds	r7, #32
 80104f0:	46bd      	mov	sp, r7
 80104f2:	bd80      	pop	{r7, pc}
 80104f4:	20010a9c 	.word	0x20010a9c

080104f8 <SCSI_ReceiveDiagnosticResults>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReceiveDiagnosticResults(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80104f8:	b580      	push	{r7, lr}
 80104fa:	b086      	sub	sp, #24
 80104fc:	af00      	add	r7, sp, #0
 80104fe:	60f8      	str	r0, [r7, #12]
 8010500:	460b      	mov	r3, r1
 8010502:	607a      	str	r2, [r7, #4]
 8010504:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010506:	68fb      	ldr	r3, [r7, #12]
 8010508:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801050c:	68fb      	ldr	r3, [r7, #12]
 801050e:	32b0      	adds	r2, #176	@ 0xb0
 8010510:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010514:	613b      	str	r3, [r7, #16]
  uint16_t allocation_length;

  /* Extract the allocation length from the CDB */
  allocation_length = (((uint16_t)params[3] << 8) | (uint16_t)params[4]);
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	3303      	adds	r3, #3
 801051a:	781b      	ldrb	r3, [r3, #0]
 801051c:	b21b      	sxth	r3, r3
 801051e:	021b      	lsls	r3, r3, #8
 8010520:	b21a      	sxth	r2, r3
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	3304      	adds	r3, #4
 8010526:	781b      	ldrb	r3, [r3, #0]
 8010528:	b21b      	sxth	r3, r3
 801052a:	4313      	orrs	r3, r2
 801052c:	b21b      	sxth	r3, r3
 801052e:	82fb      	strh	r3, [r7, #22]

  if (allocation_length == 0U)
 8010530:	8afb      	ldrh	r3, [r7, #22]
 8010532:	2b00      	cmp	r3, #0
 8010534:	d101      	bne.n	801053a <SCSI_ReceiveDiagnosticResults+0x42>
  {
    return 0;
 8010536:	2300      	movs	r3, #0
 8010538:	e00b      	b.n	8010552 <SCSI_ReceiveDiagnosticResults+0x5a>
  }

  /* Ensure the allocation length does not exceed the diagnostic data length */
  if (allocation_length > DIAGNOSTIC_DATA_LEN)
 801053a:	8afb      	ldrh	r3, [r7, #22]
 801053c:	2b08      	cmp	r3, #8
 801053e:	d901      	bls.n	8010544 <SCSI_ReceiveDiagnosticResults+0x4c>
  {
    allocation_length = DIAGNOSTIC_DATA_LEN;
 8010540:	2308      	movs	r3, #8
 8010542:	82fb      	strh	r3, [r7, #22]
  }

  /* Send the diagnostic data to the host */
  (void)SCSI_UpdateBotData(hmsc, MSC_Diagnostic_Data, allocation_length);
 8010544:	8afb      	ldrh	r3, [r7, #22]
 8010546:	461a      	mov	r2, r3
 8010548:	4904      	ldr	r1, [pc, #16]	@ (801055c <SCSI_ReceiveDiagnosticResults+0x64>)
 801054a:	6938      	ldr	r0, [r7, #16]
 801054c:	f000 f94c 	bl	80107e8 <SCSI_UpdateBotData>

  return 0;
 8010550:	2300      	movs	r3, #0
}
 8010552:	4618      	mov	r0, r3
 8010554:	3718      	adds	r7, #24
 8010556:	46bd      	mov	sp, r7
 8010558:	bd80      	pop	{r7, pc}
 801055a:	bf00      	nop
 801055c:	20010a94 	.word	0x20010a94

08010560 <SCSI_CheckAddressRange>:
  * @param  blk_nbr: number of block to be processed
  * @retval status
  */
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 8010560:	b580      	push	{r7, lr}
 8010562:	b086      	sub	sp, #24
 8010564:	af00      	add	r7, sp, #0
 8010566:	60f8      	str	r0, [r7, #12]
 8010568:	607a      	str	r2, [r7, #4]
 801056a:	603b      	str	r3, [r7, #0]
 801056c:	460b      	mov	r3, r1
 801056e:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010570:	68fb      	ldr	r3, [r7, #12]
 8010572:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010576:	68fb      	ldr	r3, [r7, #12]
 8010578:	32b0      	adds	r2, #176	@ 0xb0
 801057a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801057e:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8010580:	7afb      	ldrb	r3, [r7, #11]
 8010582:	3326      	adds	r3, #38	@ 0x26
 8010584:	011b      	lsls	r3, r3, #4
 8010586:	697a      	ldr	r2, [r7, #20]
 8010588:	4413      	add	r3, r2
 801058a:	3304      	adds	r3, #4
 801058c:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 801058e:	697b      	ldr	r3, [r7, #20]
 8010590:	2b00      	cmp	r3, #0
 8010592:	d102      	bne.n	801059a <SCSI_CheckAddressRange+0x3a>
  {
    return -1;
 8010594:	f04f 33ff 	mov.w	r3, #4294967295
 8010598:	e010      	b.n	80105bc <SCSI_CheckAddressRange+0x5c>
  }

  if ((blk_offset + blk_nbr) > p_scsi_blk->nbr)
 801059a:	687a      	ldr	r2, [r7, #4]
 801059c:	683b      	ldr	r3, [r7, #0]
 801059e:	441a      	add	r2, r3
 80105a0:	693b      	ldr	r3, [r7, #16]
 80105a2:	685b      	ldr	r3, [r3, #4]
 80105a4:	429a      	cmp	r2, r3
 80105a6:	d908      	bls.n	80105ba <SCSI_CheckAddressRange+0x5a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 80105a8:	7af9      	ldrb	r1, [r7, #11]
 80105aa:	2321      	movs	r3, #33	@ 0x21
 80105ac:	2205      	movs	r2, #5
 80105ae:	68f8      	ldr	r0, [r7, #12]
 80105b0:	f7ff fb1f 	bl	800fbf2 <SCSI_SenseCode>
    return -1;
 80105b4:	f04f 33ff 	mov.w	r3, #4294967295
 80105b8:	e000      	b.n	80105bc <SCSI_CheckAddressRange+0x5c>
  }

  return 0;
 80105ba:	2300      	movs	r3, #0
}
 80105bc:	4618      	mov	r0, r3
 80105be:	3718      	adds	r7, #24
 80105c0:	46bd      	mov	sp, r7
 80105c2:	bd80      	pop	{r7, pc}

080105c4 <SCSI_ProcessRead>:
  *         Handle Read Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 80105c4:	b590      	push	{r4, r7, lr}
 80105c6:	b087      	sub	sp, #28
 80105c8:	af00      	add	r7, sp, #0
 80105ca:	6078      	str	r0, [r7, #4]
 80105cc:	460b      	mov	r3, r1
 80105ce:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	32b0      	adds	r2, #176	@ 0xb0
 80105da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80105de:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80105e0:	78fb      	ldrb	r3, [r7, #3]
 80105e2:	3326      	adds	r3, #38	@ 0x26
 80105e4:	011b      	lsls	r3, r3, #4
 80105e6:	697a      	ldr	r2, [r7, #20]
 80105e8:	4413      	add	r3, r2
 80105ea:	3304      	adds	r3, #4
 80105ec:	613b      	str	r3, [r7, #16]
  uint32_t len;

  if (hmsc == NULL)
 80105ee:	697b      	ldr	r3, [r7, #20]
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d102      	bne.n	80105fa <SCSI_ProcessRead+0x36>
  {
    return -1;
 80105f4:	f04f 33ff 	mov.w	r3, #4294967295
 80105f8:	e05f      	b.n	80106ba <SCSI_ProcessRead+0xf6>
  }

  len = p_scsi_blk->len * p_scsi_blk->size;
 80105fa:	693b      	ldr	r3, [r7, #16]
 80105fc:	68db      	ldr	r3, [r3, #12]
 80105fe:	693a      	ldr	r2, [r7, #16]
 8010600:	8812      	ldrh	r2, [r2, #0]
 8010602:	fb02 f303 	mul.w	r3, r2, r3
 8010606:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 8010608:	68fb      	ldr	r3, [r7, #12]
 801060a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801060e:	bf28      	it	cs
 8010610:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8010614:	60fb      	str	r3, [r7, #12]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801061c:	687a      	ldr	r2, [r7, #4]
 801061e:	33b0      	adds	r3, #176	@ 0xb0
 8010620:	009b      	lsls	r3, r3, #2
 8010622:	4413      	add	r3, r2
 8010624:	685b      	ldr	r3, [r3, #4]
 8010626:	691c      	ldr	r4, [r3, #16]
 8010628:	697b      	ldr	r3, [r7, #20]
 801062a:	f103 0110 	add.w	r1, r3, #16
 801062e:	693b      	ldr	r3, [r7, #16]
 8010630:	689a      	ldr	r2, [r3, #8]
                                                                    p_scsi_blk->addr,
                                                                    (len / p_scsi_blk->size)) < 0)
 8010632:	693b      	ldr	r3, [r7, #16]
 8010634:	881b      	ldrh	r3, [r3, #0]
 8010636:	4618      	mov	r0, r3
 8010638:	68fb      	ldr	r3, [r7, #12]
 801063a:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 801063e:	b29b      	uxth	r3, r3
 8010640:	78f8      	ldrb	r0, [r7, #3]
 8010642:	47a0      	blx	r4
 8010644:	4603      	mov	r3, r0
 8010646:	2b00      	cmp	r3, #0
 8010648:	da08      	bge.n	801065c <SCSI_ProcessRead+0x98>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 801064a:	78f9      	ldrb	r1, [r7, #3]
 801064c:	2311      	movs	r3, #17
 801064e:	2204      	movs	r2, #4
 8010650:	6878      	ldr	r0, [r7, #4]
 8010652:	f7ff face 	bl	800fbf2 <SCSI_SenseCode>
    return -1;
 8010656:	f04f 33ff 	mov.w	r3, #4294967295
 801065a:	e02e      	b.n	80106ba <SCSI_ProcessRead+0xf6>
  }

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, hmsc->bot_data, len);
 801065c:	4b19      	ldr	r3, [pc, #100]	@ (80106c4 <SCSI_ProcessRead+0x100>)
 801065e:	7819      	ldrb	r1, [r3, #0]
 8010660:	697b      	ldr	r3, [r7, #20]
 8010662:	f103 0210 	add.w	r2, r3, #16
 8010666:	68fb      	ldr	r3, [r7, #12]
 8010668:	6878      	ldr	r0, [r7, #4]
 801066a:	f008 f854 	bl	8018716 <USBD_LL_Transmit>

  p_scsi_blk->addr += (len / p_scsi_blk->size);
 801066e:	693b      	ldr	r3, [r7, #16]
 8010670:	689a      	ldr	r2, [r3, #8]
 8010672:	693b      	ldr	r3, [r7, #16]
 8010674:	881b      	ldrh	r3, [r3, #0]
 8010676:	4619      	mov	r1, r3
 8010678:	68fb      	ldr	r3, [r7, #12]
 801067a:	fbb3 f3f1 	udiv	r3, r3, r1
 801067e:	441a      	add	r2, r3
 8010680:	693b      	ldr	r3, [r7, #16]
 8010682:	609a      	str	r2, [r3, #8]
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 8010684:	693b      	ldr	r3, [r7, #16]
 8010686:	68da      	ldr	r2, [r3, #12]
 8010688:	693b      	ldr	r3, [r7, #16]
 801068a:	881b      	ldrh	r3, [r3, #0]
 801068c:	4619      	mov	r1, r3
 801068e:	68fb      	ldr	r3, [r7, #12]
 8010690:	fbb3 f3f1 	udiv	r3, r3, r1
 8010694:	1ad2      	subs	r2, r2, r3
 8010696:	693b      	ldr	r3, [r7, #16]
 8010698:	60da      	str	r2, [r3, #12]

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 801069a:	697b      	ldr	r3, [r7, #20]
 801069c:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 80106a0:	68fb      	ldr	r3, [r7, #12]
 80106a2:	1ad2      	subs	r2, r2, r3
 80106a4:	697b      	ldr	r3, [r7, #20]
 80106a6:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (p_scsi_blk->len == 0U)
 80106aa:	693b      	ldr	r3, [r7, #16]
 80106ac:	68db      	ldr	r3, [r3, #12]
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d102      	bne.n	80106b8 <SCSI_ProcessRead+0xf4>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 80106b2:	697b      	ldr	r3, [r7, #20]
 80106b4:	2203      	movs	r2, #3
 80106b6:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 80106b8:	2300      	movs	r3, #0
}
 80106ba:	4618      	mov	r0, r3
 80106bc:	371c      	adds	r7, #28
 80106be:	46bd      	mov	sp, r7
 80106c0:	bd90      	pop	{r4, r7, pc}
 80106c2:	bf00      	nop
 80106c4:	200000a6 	.word	0x200000a6

080106c8 <SCSI_ProcessWrite>:
  *         Handle Write Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 80106c8:	b590      	push	{r4, r7, lr}
 80106ca:	b087      	sub	sp, #28
 80106cc:	af00      	add	r7, sp, #0
 80106ce:	6078      	str	r0, [r7, #4]
 80106d0:	460b      	mov	r3, r1
 80106d2:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	32b0      	adds	r2, #176	@ 0xb0
 80106de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80106e2:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80106e4:	78fb      	ldrb	r3, [r7, #3]
 80106e6:	3326      	adds	r3, #38	@ 0x26
 80106e8:	011b      	lsls	r3, r3, #4
 80106ea:	697a      	ldr	r2, [r7, #20]
 80106ec:	4413      	add	r3, r2
 80106ee:	3304      	adds	r3, #4
 80106f0:	613b      	str	r3, [r7, #16]
  uint32_t len;

  if (hmsc == NULL)
 80106f2:	697b      	ldr	r3, [r7, #20]
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	d102      	bne.n	80106fe <SCSI_ProcessWrite+0x36>
  {
    return -1;
 80106f8:	f04f 33ff 	mov.w	r3, #4294967295
 80106fc:	e06d      	b.n	80107da <SCSI_ProcessWrite+0x112>
  }

  len = p_scsi_blk->len * p_scsi_blk->size;
 80106fe:	693b      	ldr	r3, [r7, #16]
 8010700:	68db      	ldr	r3, [r3, #12]
 8010702:	693a      	ldr	r2, [r7, #16]
 8010704:	8812      	ldrh	r2, [r2, #0]
 8010706:	fb02 f303 	mul.w	r3, r2, r3
 801070a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 801070c:	68fb      	ldr	r3, [r7, #12]
 801070e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010712:	bf28      	it	cs
 8010714:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8010718:	60fb      	str	r3, [r7, #12]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010720:	687a      	ldr	r2, [r7, #4]
 8010722:	33b0      	adds	r3, #176	@ 0xb0
 8010724:	009b      	lsls	r3, r3, #2
 8010726:	4413      	add	r3, r2
 8010728:	685b      	ldr	r3, [r3, #4]
 801072a:	695c      	ldr	r4, [r3, #20]
 801072c:	697b      	ldr	r3, [r7, #20]
 801072e:	f103 0110 	add.w	r1, r3, #16
 8010732:	693b      	ldr	r3, [r7, #16]
 8010734:	689a      	ldr	r2, [r3, #8]
                                                                     (len / p_scsi_blk->size)) < 0)
 8010736:	693b      	ldr	r3, [r7, #16]
 8010738:	881b      	ldrh	r3, [r3, #0]
 801073a:	4618      	mov	r0, r3
 801073c:	68fb      	ldr	r3, [r7, #12]
 801073e:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 8010742:	b29b      	uxth	r3, r3
 8010744:	78f8      	ldrb	r0, [r7, #3]
 8010746:	47a0      	blx	r4
 8010748:	4603      	mov	r3, r0
 801074a:	2b00      	cmp	r3, #0
 801074c:	da08      	bge.n	8010760 <SCSI_ProcessWrite+0x98>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 801074e:	78f9      	ldrb	r1, [r7, #3]
 8010750:	2303      	movs	r3, #3
 8010752:	2204      	movs	r2, #4
 8010754:	6878      	ldr	r0, [r7, #4]
 8010756:	f7ff fa4c 	bl	800fbf2 <SCSI_SenseCode>
    return -1;
 801075a:	f04f 33ff 	mov.w	r3, #4294967295
 801075e:	e03c      	b.n	80107da <SCSI_ProcessWrite+0x112>
  }

  p_scsi_blk->addr += (len / p_scsi_blk->size);
 8010760:	693b      	ldr	r3, [r7, #16]
 8010762:	689a      	ldr	r2, [r3, #8]
 8010764:	693b      	ldr	r3, [r7, #16]
 8010766:	881b      	ldrh	r3, [r3, #0]
 8010768:	4619      	mov	r1, r3
 801076a:	68fb      	ldr	r3, [r7, #12]
 801076c:	fbb3 f3f1 	udiv	r3, r3, r1
 8010770:	441a      	add	r2, r3
 8010772:	693b      	ldr	r3, [r7, #16]
 8010774:	609a      	str	r2, [r3, #8]
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 8010776:	693b      	ldr	r3, [r7, #16]
 8010778:	68da      	ldr	r2, [r3, #12]
 801077a:	693b      	ldr	r3, [r7, #16]
 801077c:	881b      	ldrh	r3, [r3, #0]
 801077e:	4619      	mov	r1, r3
 8010780:	68fb      	ldr	r3, [r7, #12]
 8010782:	fbb3 f3f1 	udiv	r3, r3, r1
 8010786:	1ad2      	subs	r2, r2, r3
 8010788:	693b      	ldr	r3, [r7, #16]
 801078a:	60da      	str	r2, [r3, #12]

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 801078c:	697b      	ldr	r3, [r7, #20]
 801078e:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 8010792:	68fb      	ldr	r3, [r7, #12]
 8010794:	1ad2      	subs	r2, r2, r3
 8010796:	697b      	ldr	r3, [r7, #20]
 8010798:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (p_scsi_blk->len == 0U)
 801079c:	693b      	ldr	r3, [r7, #16]
 801079e:	68db      	ldr	r3, [r3, #12]
 80107a0:	2b00      	cmp	r3, #0
 80107a2:	d104      	bne.n	80107ae <SCSI_ProcessWrite+0xe6>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 80107a4:	2100      	movs	r1, #0
 80107a6:	6878      	ldr	r0, [r7, #4]
 80107a8:	f7fe fc26 	bl	800eff8 <MSC_BOT_SendCSW>
 80107ac:	e014      	b.n	80107d8 <SCSI_ProcessWrite+0x110>
  }
  else
  {
    len = MIN((p_scsi_blk->len * p_scsi_blk->size), MSC_MEDIA_PACKET);
 80107ae:	693b      	ldr	r3, [r7, #16]
 80107b0:	68db      	ldr	r3, [r3, #12]
 80107b2:	693a      	ldr	r2, [r7, #16]
 80107b4:	8812      	ldrh	r2, [r2, #0]
 80107b6:	fb02 f303 	mul.w	r3, r2, r3
 80107ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80107be:	bf28      	it	cs
 80107c0:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 80107c4:	60fb      	str	r3, [r7, #12]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 80107c6:	4b07      	ldr	r3, [pc, #28]	@ (80107e4 <SCSI_ProcessWrite+0x11c>)
 80107c8:	7819      	ldrb	r1, [r3, #0]
 80107ca:	697b      	ldr	r3, [r7, #20]
 80107cc:	f103 0210 	add.w	r2, r3, #16
 80107d0:	68fb      	ldr	r3, [r7, #12]
 80107d2:	6878      	ldr	r0, [r7, #4]
 80107d4:	f007 ffc0 	bl	8018758 <USBD_LL_PrepareReceive>
  }

  return 0;
 80107d8:	2300      	movs	r3, #0
}
 80107da:	4618      	mov	r0, r3
 80107dc:	371c      	adds	r7, #28
 80107de:	46bd      	mov	sp, r7
 80107e0:	bd90      	pop	{r4, r7, pc}
 80107e2:	bf00      	nop
 80107e4:	200000a7 	.word	0x200000a7

080107e8 <SCSI_UpdateBotData>:
  * @param  length: Data length
  * @retval status
  */
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 80107e8:	b480      	push	{r7}
 80107ea:	b087      	sub	sp, #28
 80107ec:	af00      	add	r7, sp, #0
 80107ee:	60f8      	str	r0, [r7, #12]
 80107f0:	60b9      	str	r1, [r7, #8]
 80107f2:	4613      	mov	r3, r2
 80107f4:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 80107f6:	88fb      	ldrh	r3, [r7, #6]
 80107f8:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 80107fa:	68fb      	ldr	r3, [r7, #12]
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	d102      	bne.n	8010806 <SCSI_UpdateBotData+0x1e>
  {
    return -1;
 8010800:	f04f 33ff 	mov.w	r3, #4294967295
 8010804:	e013      	b.n	801082e <SCSI_UpdateBotData+0x46>
  }

  hmsc->bot_data_length = len;
 8010806:	8afa      	ldrh	r2, [r7, #22]
 8010808:	68fb      	ldr	r3, [r7, #12]
 801080a:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 801080c:	e00b      	b.n	8010826 <SCSI_UpdateBotData+0x3e>
  {
    len--;
 801080e:	8afb      	ldrh	r3, [r7, #22]
 8010810:	3b01      	subs	r3, #1
 8010812:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 8010814:	8afb      	ldrh	r3, [r7, #22]
 8010816:	68ba      	ldr	r2, [r7, #8]
 8010818:	441a      	add	r2, r3
 801081a:	8afb      	ldrh	r3, [r7, #22]
 801081c:	7811      	ldrb	r1, [r2, #0]
 801081e:	68fa      	ldr	r2, [r7, #12]
 8010820:	4413      	add	r3, r2
 8010822:	460a      	mov	r2, r1
 8010824:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 8010826:	8afb      	ldrh	r3, [r7, #22]
 8010828:	2b00      	cmp	r3, #0
 801082a:	d1f0      	bne.n	801080e <SCSI_UpdateBotData+0x26>
  }

  return 0;
 801082c:	2300      	movs	r3, #0
}
 801082e:	4618      	mov	r0, r3
 8010830:	371c      	adds	r7, #28
 8010832:	46bd      	mov	sp, r7
 8010834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010838:	4770      	bx	lr

0801083a <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 801083a:	b580      	push	{r7, lr}
 801083c:	b086      	sub	sp, #24
 801083e:	af00      	add	r7, sp, #0
 8010840:	60f8      	str	r0, [r7, #12]
 8010842:	60b9      	str	r1, [r7, #8]
 8010844:	4613      	mov	r3, r2
 8010846:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8010848:	68fb      	ldr	r3, [r7, #12]
 801084a:	2b00      	cmp	r3, #0
 801084c:	d101      	bne.n	8010852 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 801084e:	2303      	movs	r3, #3
 8010850:	e01f      	b.n	8010892 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8010852:	68fb      	ldr	r3, [r7, #12]
 8010854:	2200      	movs	r2, #0
 8010856:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 801085a:	68fb      	ldr	r3, [r7, #12]
 801085c:	2200      	movs	r2, #0
 801085e:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8010862:	68fb      	ldr	r3, [r7, #12]
 8010864:	2200      	movs	r2, #0
 8010866:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 801086a:	68bb      	ldr	r3, [r7, #8]
 801086c:	2b00      	cmp	r3, #0
 801086e:	d003      	beq.n	8010878 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8010870:	68fb      	ldr	r3, [r7, #12]
 8010872:	68ba      	ldr	r2, [r7, #8]
 8010874:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010878:	68fb      	ldr	r3, [r7, #12]
 801087a:	2201      	movs	r2, #1
 801087c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8010880:	68fb      	ldr	r3, [r7, #12]
 8010882:	79fa      	ldrb	r2, [r7, #7]
 8010884:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8010886:	68f8      	ldr	r0, [r7, #12]
 8010888:	f007 fdca 	bl	8018420 <USBD_LL_Init>
 801088c:	4603      	mov	r3, r0
 801088e:	75fb      	strb	r3, [r7, #23]

  return ret;
 8010890:	7dfb      	ldrb	r3, [r7, #23]
}
 8010892:	4618      	mov	r0, r3
 8010894:	3718      	adds	r7, #24
 8010896:	46bd      	mov	sp, r7
 8010898:	bd80      	pop	{r7, pc}

0801089a <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 801089a:	b580      	push	{r7, lr}
 801089c:	b084      	sub	sp, #16
 801089e:	af00      	add	r7, sp, #0
 80108a0:	6078      	str	r0, [r7, #4]
 80108a2:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80108a4:	2300      	movs	r3, #0
 80108a6:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80108a8:	683b      	ldr	r3, [r7, #0]
 80108aa:	2b00      	cmp	r3, #0
 80108ac:	d101      	bne.n	80108b2 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80108ae:	2303      	movs	r3, #3
 80108b0:	e025      	b.n	80108fe <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	683a      	ldr	r2, [r7, #0]
 80108b6:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	32ae      	adds	r2, #174	@ 0xae
 80108c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80108c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d00f      	beq.n	80108ee <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	32ae      	adds	r2, #174	@ 0xae
 80108d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80108dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108de:	f107 020e 	add.w	r2, r7, #14
 80108e2:	4610      	mov	r0, r2
 80108e4:	4798      	blx	r3
 80108e6:	4602      	mov	r2, r0
 80108e8:	687b      	ldr	r3, [r7, #4]
 80108ea:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80108f4:	1c5a      	adds	r2, r3, #1
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80108fc:	2300      	movs	r3, #0
}
 80108fe:	4618      	mov	r0, r3
 8010900:	3710      	adds	r7, #16
 8010902:	46bd      	mov	sp, r7
 8010904:	bd80      	pop	{r7, pc}

08010906 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8010906:	b580      	push	{r7, lr}
 8010908:	b082      	sub	sp, #8
 801090a:	af00      	add	r7, sp, #0
 801090c:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 801090e:	6878      	ldr	r0, [r7, #4]
 8010910:	f007 fdde 	bl	80184d0 <USBD_LL_Start>
 8010914:	4603      	mov	r3, r0
}
 8010916:	4618      	mov	r0, r3
 8010918:	3708      	adds	r7, #8
 801091a:	46bd      	mov	sp, r7
 801091c:	bd80      	pop	{r7, pc}

0801091e <USBD_Stop>:
  *         Stop the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Stop(USBD_HandleTypeDef *pdev)
{
 801091e:	b580      	push	{r7, lr}
 8010920:	b082      	sub	sp, #8
 8010922:	af00      	add	r7, sp, #0
 8010924:	6078      	str	r0, [r7, #4]
  /* Disconnect USB Device */
  (void)USBD_LL_Stop(pdev);
 8010926:	6878      	ldr	r0, [r7, #4]
 8010928:	f007 fded 	bl	8018506 <USBD_LL_Stop>
  }

  /* Reset the class ID */
  pdev->classId = 0U;
#else
  if (pdev->pClass[0] != NULL)
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010932:	2b00      	cmp	r3, #0
 8010934:	d009      	beq.n	801094a <USBD_Stop+0x2c>
  {
    (void)pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config);
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801093c:	685b      	ldr	r3, [r3, #4]
 801093e:	687a      	ldr	r2, [r7, #4]
 8010940:	6852      	ldr	r2, [r2, #4]
 8010942:	b2d2      	uxtb	r2, r2
 8010944:	4611      	mov	r1, r2
 8010946:	6878      	ldr	r0, [r7, #4]
 8010948:	4798      	blx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return USBD_OK;
 801094a:	2300      	movs	r3, #0
}
 801094c:	4618      	mov	r0, r3
 801094e:	3708      	adds	r7, #8
 8010950:	46bd      	mov	sp, r7
 8010952:	bd80      	pop	{r7, pc}

08010954 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8010954:	b480      	push	{r7}
 8010956:	b083      	sub	sp, #12
 8010958:	af00      	add	r7, sp, #0
 801095a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801095c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 801095e:	4618      	mov	r0, r3
 8010960:	370c      	adds	r7, #12
 8010962:	46bd      	mov	sp, r7
 8010964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010968:	4770      	bx	lr

0801096a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801096a:	b580      	push	{r7, lr}
 801096c:	b084      	sub	sp, #16
 801096e:	af00      	add	r7, sp, #0
 8010970:	6078      	str	r0, [r7, #4]
 8010972:	460b      	mov	r3, r1
 8010974:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8010976:	2300      	movs	r3, #0
 8010978:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801097a:	687b      	ldr	r3, [r7, #4]
 801097c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010980:	2b00      	cmp	r3, #0
 8010982:	d009      	beq.n	8010998 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801098a:	681b      	ldr	r3, [r3, #0]
 801098c:	78fa      	ldrb	r2, [r7, #3]
 801098e:	4611      	mov	r1, r2
 8010990:	6878      	ldr	r0, [r7, #4]
 8010992:	4798      	blx	r3
 8010994:	4603      	mov	r3, r0
 8010996:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8010998:	7bfb      	ldrb	r3, [r7, #15]
}
 801099a:	4618      	mov	r0, r3
 801099c:	3710      	adds	r7, #16
 801099e:	46bd      	mov	sp, r7
 80109a0:	bd80      	pop	{r7, pc}

080109a2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80109a2:	b580      	push	{r7, lr}
 80109a4:	b084      	sub	sp, #16
 80109a6:	af00      	add	r7, sp, #0
 80109a8:	6078      	str	r0, [r7, #4]
 80109aa:	460b      	mov	r3, r1
 80109ac:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80109ae:	2300      	movs	r3, #0
 80109b0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80109b2:	687b      	ldr	r3, [r7, #4]
 80109b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80109b8:	685b      	ldr	r3, [r3, #4]
 80109ba:	78fa      	ldrb	r2, [r7, #3]
 80109bc:	4611      	mov	r1, r2
 80109be:	6878      	ldr	r0, [r7, #4]
 80109c0:	4798      	blx	r3
 80109c2:	4603      	mov	r3, r0
 80109c4:	2b00      	cmp	r3, #0
 80109c6:	d001      	beq.n	80109cc <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80109c8:	2303      	movs	r3, #3
 80109ca:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80109cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80109ce:	4618      	mov	r0, r3
 80109d0:	3710      	adds	r7, #16
 80109d2:	46bd      	mov	sp, r7
 80109d4:	bd80      	pop	{r7, pc}

080109d6 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80109d6:	b580      	push	{r7, lr}
 80109d8:	b084      	sub	sp, #16
 80109da:	af00      	add	r7, sp, #0
 80109dc:	6078      	str	r0, [r7, #4]
 80109de:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80109e6:	6839      	ldr	r1, [r7, #0]
 80109e8:	4618      	mov	r0, r3
 80109ea:	f001 f8ba 	bl	8011b62 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80109ee:	687b      	ldr	r3, [r7, #4]
 80109f0:	2201      	movs	r2, #1
 80109f2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80109f6:	687b      	ldr	r3, [r7, #4]
 80109f8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80109fc:	461a      	mov	r2, r3
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010a0a:	f003 031f 	and.w	r3, r3, #31
 8010a0e:	2b02      	cmp	r3, #2
 8010a10:	d01a      	beq.n	8010a48 <USBD_LL_SetupStage+0x72>
 8010a12:	2b02      	cmp	r3, #2
 8010a14:	d822      	bhi.n	8010a5c <USBD_LL_SetupStage+0x86>
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	d002      	beq.n	8010a20 <USBD_LL_SetupStage+0x4a>
 8010a1a:	2b01      	cmp	r3, #1
 8010a1c:	d00a      	beq.n	8010a34 <USBD_LL_SetupStage+0x5e>
 8010a1e:	e01d      	b.n	8010a5c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010a26:	4619      	mov	r1, r3
 8010a28:	6878      	ldr	r0, [r7, #4]
 8010a2a:	f000 fae5 	bl	8010ff8 <USBD_StdDevReq>
 8010a2e:	4603      	mov	r3, r0
 8010a30:	73fb      	strb	r3, [r7, #15]
      break;
 8010a32:	e020      	b.n	8010a76 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010a3a:	4619      	mov	r1, r3
 8010a3c:	6878      	ldr	r0, [r7, #4]
 8010a3e:	f000 fb4d 	bl	80110dc <USBD_StdItfReq>
 8010a42:	4603      	mov	r3, r0
 8010a44:	73fb      	strb	r3, [r7, #15]
      break;
 8010a46:	e016      	b.n	8010a76 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8010a48:	687b      	ldr	r3, [r7, #4]
 8010a4a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010a4e:	4619      	mov	r1, r3
 8010a50:	6878      	ldr	r0, [r7, #4]
 8010a52:	f000 fbaf 	bl	80111b4 <USBD_StdEPReq>
 8010a56:	4603      	mov	r3, r0
 8010a58:	73fb      	strb	r3, [r7, #15]
      break;
 8010a5a:	e00c      	b.n	8010a76 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8010a5c:	687b      	ldr	r3, [r7, #4]
 8010a5e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010a62:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8010a66:	b2db      	uxtb	r3, r3
 8010a68:	4619      	mov	r1, r3
 8010a6a:	6878      	ldr	r0, [r7, #4]
 8010a6c:	f007 fdca 	bl	8018604 <USBD_LL_StallEP>
 8010a70:	4603      	mov	r3, r0
 8010a72:	73fb      	strb	r3, [r7, #15]
      break;
 8010a74:	bf00      	nop
  }

  return ret;
 8010a76:	7bfb      	ldrb	r3, [r7, #15]
}
 8010a78:	4618      	mov	r0, r3
 8010a7a:	3710      	adds	r7, #16
 8010a7c:	46bd      	mov	sp, r7
 8010a7e:	bd80      	pop	{r7, pc}

08010a80 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8010a80:	b580      	push	{r7, lr}
 8010a82:	b086      	sub	sp, #24
 8010a84:	af00      	add	r7, sp, #0
 8010a86:	60f8      	str	r0, [r7, #12]
 8010a88:	460b      	mov	r3, r1
 8010a8a:	607a      	str	r2, [r7, #4]
 8010a8c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8010a8e:	2300      	movs	r3, #0
 8010a90:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8010a92:	7afb      	ldrb	r3, [r7, #11]
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	d177      	bne.n	8010b88 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8010a98:	68fb      	ldr	r3, [r7, #12]
 8010a9a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8010a9e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8010aa0:	68fb      	ldr	r3, [r7, #12]
 8010aa2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8010aa6:	2b03      	cmp	r3, #3
 8010aa8:	f040 80a1 	bne.w	8010bee <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8010aac:	693b      	ldr	r3, [r7, #16]
 8010aae:	685b      	ldr	r3, [r3, #4]
 8010ab0:	693a      	ldr	r2, [r7, #16]
 8010ab2:	8992      	ldrh	r2, [r2, #12]
 8010ab4:	4293      	cmp	r3, r2
 8010ab6:	d91c      	bls.n	8010af2 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8010ab8:	693b      	ldr	r3, [r7, #16]
 8010aba:	685b      	ldr	r3, [r3, #4]
 8010abc:	693a      	ldr	r2, [r7, #16]
 8010abe:	8992      	ldrh	r2, [r2, #12]
 8010ac0:	1a9a      	subs	r2, r3, r2
 8010ac2:	693b      	ldr	r3, [r7, #16]
 8010ac4:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8010ac6:	693b      	ldr	r3, [r7, #16]
 8010ac8:	691b      	ldr	r3, [r3, #16]
 8010aca:	693a      	ldr	r2, [r7, #16]
 8010acc:	8992      	ldrh	r2, [r2, #12]
 8010ace:	441a      	add	r2, r3
 8010ad0:	693b      	ldr	r3, [r7, #16]
 8010ad2:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8010ad4:	693b      	ldr	r3, [r7, #16]
 8010ad6:	6919      	ldr	r1, [r3, #16]
 8010ad8:	693b      	ldr	r3, [r7, #16]
 8010ada:	899b      	ldrh	r3, [r3, #12]
 8010adc:	461a      	mov	r2, r3
 8010ade:	693b      	ldr	r3, [r7, #16]
 8010ae0:	685b      	ldr	r3, [r3, #4]
 8010ae2:	4293      	cmp	r3, r2
 8010ae4:	bf38      	it	cc
 8010ae6:	4613      	movcc	r3, r2
 8010ae8:	461a      	mov	r2, r3
 8010aea:	68f8      	ldr	r0, [r7, #12]
 8010aec:	f001 f91f 	bl	8011d2e <USBD_CtlContinueRx>
 8010af0:	e07d      	b.n	8010bee <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8010af2:	68fb      	ldr	r3, [r7, #12]
 8010af4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010af8:	f003 031f 	and.w	r3, r3, #31
 8010afc:	2b02      	cmp	r3, #2
 8010afe:	d014      	beq.n	8010b2a <USBD_LL_DataOutStage+0xaa>
 8010b00:	2b02      	cmp	r3, #2
 8010b02:	d81d      	bhi.n	8010b40 <USBD_LL_DataOutStage+0xc0>
 8010b04:	2b00      	cmp	r3, #0
 8010b06:	d002      	beq.n	8010b0e <USBD_LL_DataOutStage+0x8e>
 8010b08:	2b01      	cmp	r3, #1
 8010b0a:	d003      	beq.n	8010b14 <USBD_LL_DataOutStage+0x94>
 8010b0c:	e018      	b.n	8010b40 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8010b0e:	2300      	movs	r3, #0
 8010b10:	75bb      	strb	r3, [r7, #22]
            break;
 8010b12:	e018      	b.n	8010b46 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8010b14:	68fb      	ldr	r3, [r7, #12]
 8010b16:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8010b1a:	b2db      	uxtb	r3, r3
 8010b1c:	4619      	mov	r1, r3
 8010b1e:	68f8      	ldr	r0, [r7, #12]
 8010b20:	f000 f9dc 	bl	8010edc <USBD_CoreFindIF>
 8010b24:	4603      	mov	r3, r0
 8010b26:	75bb      	strb	r3, [r7, #22]
            break;
 8010b28:	e00d      	b.n	8010b46 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8010b2a:	68fb      	ldr	r3, [r7, #12]
 8010b2c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8010b30:	b2db      	uxtb	r3, r3
 8010b32:	4619      	mov	r1, r3
 8010b34:	68f8      	ldr	r0, [r7, #12]
 8010b36:	f000 f9de 	bl	8010ef6 <USBD_CoreFindEP>
 8010b3a:	4603      	mov	r3, r0
 8010b3c:	75bb      	strb	r3, [r7, #22]
            break;
 8010b3e:	e002      	b.n	8010b46 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8010b40:	2300      	movs	r3, #0
 8010b42:	75bb      	strb	r3, [r7, #22]
            break;
 8010b44:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8010b46:	7dbb      	ldrb	r3, [r7, #22]
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	d119      	bne.n	8010b80 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010b4c:	68fb      	ldr	r3, [r7, #12]
 8010b4e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010b52:	b2db      	uxtb	r3, r3
 8010b54:	2b03      	cmp	r3, #3
 8010b56:	d113      	bne.n	8010b80 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8010b58:	7dba      	ldrb	r2, [r7, #22]
 8010b5a:	68fb      	ldr	r3, [r7, #12]
 8010b5c:	32ae      	adds	r2, #174	@ 0xae
 8010b5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010b62:	691b      	ldr	r3, [r3, #16]
 8010b64:	2b00      	cmp	r3, #0
 8010b66:	d00b      	beq.n	8010b80 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8010b68:	7dba      	ldrb	r2, [r7, #22]
 8010b6a:	68fb      	ldr	r3, [r7, #12]
 8010b6c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8010b70:	7dba      	ldrb	r2, [r7, #22]
 8010b72:	68fb      	ldr	r3, [r7, #12]
 8010b74:	32ae      	adds	r2, #174	@ 0xae
 8010b76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010b7a:	691b      	ldr	r3, [r3, #16]
 8010b7c:	68f8      	ldr	r0, [r7, #12]
 8010b7e:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8010b80:	68f8      	ldr	r0, [r7, #12]
 8010b82:	f001 f8e5 	bl	8011d50 <USBD_CtlSendStatus>
 8010b86:	e032      	b.n	8010bee <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8010b88:	7afb      	ldrb	r3, [r7, #11]
 8010b8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010b8e:	b2db      	uxtb	r3, r3
 8010b90:	4619      	mov	r1, r3
 8010b92:	68f8      	ldr	r0, [r7, #12]
 8010b94:	f000 f9af 	bl	8010ef6 <USBD_CoreFindEP>
 8010b98:	4603      	mov	r3, r0
 8010b9a:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010b9c:	7dbb      	ldrb	r3, [r7, #22]
 8010b9e:	2bff      	cmp	r3, #255	@ 0xff
 8010ba0:	d025      	beq.n	8010bee <USBD_LL_DataOutStage+0x16e>
 8010ba2:	7dbb      	ldrb	r3, [r7, #22]
 8010ba4:	2b00      	cmp	r3, #0
 8010ba6:	d122      	bne.n	8010bee <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010ba8:	68fb      	ldr	r3, [r7, #12]
 8010baa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010bae:	b2db      	uxtb	r3, r3
 8010bb0:	2b03      	cmp	r3, #3
 8010bb2:	d117      	bne.n	8010be4 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8010bb4:	7dba      	ldrb	r2, [r7, #22]
 8010bb6:	68fb      	ldr	r3, [r7, #12]
 8010bb8:	32ae      	adds	r2, #174	@ 0xae
 8010bba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010bbe:	699b      	ldr	r3, [r3, #24]
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	d00f      	beq.n	8010be4 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8010bc4:	7dba      	ldrb	r2, [r7, #22]
 8010bc6:	68fb      	ldr	r3, [r7, #12]
 8010bc8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8010bcc:	7dba      	ldrb	r2, [r7, #22]
 8010bce:	68fb      	ldr	r3, [r7, #12]
 8010bd0:	32ae      	adds	r2, #174	@ 0xae
 8010bd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010bd6:	699b      	ldr	r3, [r3, #24]
 8010bd8:	7afa      	ldrb	r2, [r7, #11]
 8010bda:	4611      	mov	r1, r2
 8010bdc:	68f8      	ldr	r0, [r7, #12]
 8010bde:	4798      	blx	r3
 8010be0:	4603      	mov	r3, r0
 8010be2:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8010be4:	7dfb      	ldrb	r3, [r7, #23]
 8010be6:	2b00      	cmp	r3, #0
 8010be8:	d001      	beq.n	8010bee <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8010bea:	7dfb      	ldrb	r3, [r7, #23]
 8010bec:	e000      	b.n	8010bf0 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8010bee:	2300      	movs	r3, #0
}
 8010bf0:	4618      	mov	r0, r3
 8010bf2:	3718      	adds	r7, #24
 8010bf4:	46bd      	mov	sp, r7
 8010bf6:	bd80      	pop	{r7, pc}

08010bf8 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8010bf8:	b580      	push	{r7, lr}
 8010bfa:	b086      	sub	sp, #24
 8010bfc:	af00      	add	r7, sp, #0
 8010bfe:	60f8      	str	r0, [r7, #12]
 8010c00:	460b      	mov	r3, r1
 8010c02:	607a      	str	r2, [r7, #4]
 8010c04:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8010c06:	7afb      	ldrb	r3, [r7, #11]
 8010c08:	2b00      	cmp	r3, #0
 8010c0a:	d178      	bne.n	8010cfe <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8010c0c:	68fb      	ldr	r3, [r7, #12]
 8010c0e:	3314      	adds	r3, #20
 8010c10:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8010c12:	68fb      	ldr	r3, [r7, #12]
 8010c14:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8010c18:	2b02      	cmp	r3, #2
 8010c1a:	d163      	bne.n	8010ce4 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8010c1c:	693b      	ldr	r3, [r7, #16]
 8010c1e:	685b      	ldr	r3, [r3, #4]
 8010c20:	693a      	ldr	r2, [r7, #16]
 8010c22:	8992      	ldrh	r2, [r2, #12]
 8010c24:	4293      	cmp	r3, r2
 8010c26:	d91c      	bls.n	8010c62 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8010c28:	693b      	ldr	r3, [r7, #16]
 8010c2a:	685b      	ldr	r3, [r3, #4]
 8010c2c:	693a      	ldr	r2, [r7, #16]
 8010c2e:	8992      	ldrh	r2, [r2, #12]
 8010c30:	1a9a      	subs	r2, r3, r2
 8010c32:	693b      	ldr	r3, [r7, #16]
 8010c34:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8010c36:	693b      	ldr	r3, [r7, #16]
 8010c38:	691b      	ldr	r3, [r3, #16]
 8010c3a:	693a      	ldr	r2, [r7, #16]
 8010c3c:	8992      	ldrh	r2, [r2, #12]
 8010c3e:	441a      	add	r2, r3
 8010c40:	693b      	ldr	r3, [r7, #16]
 8010c42:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8010c44:	693b      	ldr	r3, [r7, #16]
 8010c46:	6919      	ldr	r1, [r3, #16]
 8010c48:	693b      	ldr	r3, [r7, #16]
 8010c4a:	685b      	ldr	r3, [r3, #4]
 8010c4c:	461a      	mov	r2, r3
 8010c4e:	68f8      	ldr	r0, [r7, #12]
 8010c50:	f001 f85c 	bl	8011d0c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010c54:	2300      	movs	r3, #0
 8010c56:	2200      	movs	r2, #0
 8010c58:	2100      	movs	r1, #0
 8010c5a:	68f8      	ldr	r0, [r7, #12]
 8010c5c:	f007 fd7c 	bl	8018758 <USBD_LL_PrepareReceive>
 8010c60:	e040      	b.n	8010ce4 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8010c62:	693b      	ldr	r3, [r7, #16]
 8010c64:	899b      	ldrh	r3, [r3, #12]
 8010c66:	461a      	mov	r2, r3
 8010c68:	693b      	ldr	r3, [r7, #16]
 8010c6a:	685b      	ldr	r3, [r3, #4]
 8010c6c:	429a      	cmp	r2, r3
 8010c6e:	d11c      	bne.n	8010caa <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8010c70:	693b      	ldr	r3, [r7, #16]
 8010c72:	681b      	ldr	r3, [r3, #0]
 8010c74:	693a      	ldr	r2, [r7, #16]
 8010c76:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8010c78:	4293      	cmp	r3, r2
 8010c7a:	d316      	bcc.n	8010caa <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8010c7c:	693b      	ldr	r3, [r7, #16]
 8010c7e:	681a      	ldr	r2, [r3, #0]
 8010c80:	68fb      	ldr	r3, [r7, #12]
 8010c82:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8010c86:	429a      	cmp	r2, r3
 8010c88:	d20f      	bcs.n	8010caa <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8010c8a:	2200      	movs	r2, #0
 8010c8c:	2100      	movs	r1, #0
 8010c8e:	68f8      	ldr	r0, [r7, #12]
 8010c90:	f001 f83c 	bl	8011d0c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8010c94:	68fb      	ldr	r3, [r7, #12]
 8010c96:	2200      	movs	r2, #0
 8010c98:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010c9c:	2300      	movs	r3, #0
 8010c9e:	2200      	movs	r2, #0
 8010ca0:	2100      	movs	r1, #0
 8010ca2:	68f8      	ldr	r0, [r7, #12]
 8010ca4:	f007 fd58 	bl	8018758 <USBD_LL_PrepareReceive>
 8010ca8:	e01c      	b.n	8010ce4 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010caa:	68fb      	ldr	r3, [r7, #12]
 8010cac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010cb0:	b2db      	uxtb	r3, r3
 8010cb2:	2b03      	cmp	r3, #3
 8010cb4:	d10f      	bne.n	8010cd6 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8010cb6:	68fb      	ldr	r3, [r7, #12]
 8010cb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010cbc:	68db      	ldr	r3, [r3, #12]
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	d009      	beq.n	8010cd6 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8010cc2:	68fb      	ldr	r3, [r7, #12]
 8010cc4:	2200      	movs	r2, #0
 8010cc6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8010cca:	68fb      	ldr	r3, [r7, #12]
 8010ccc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010cd0:	68db      	ldr	r3, [r3, #12]
 8010cd2:	68f8      	ldr	r0, [r7, #12]
 8010cd4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010cd6:	2180      	movs	r1, #128	@ 0x80
 8010cd8:	68f8      	ldr	r0, [r7, #12]
 8010cda:	f007 fc93 	bl	8018604 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8010cde:	68f8      	ldr	r0, [r7, #12]
 8010ce0:	f001 f849 	bl	8011d76 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8010ce4:	68fb      	ldr	r3, [r7, #12]
 8010ce6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8010cea:	2b00      	cmp	r3, #0
 8010cec:	d03a      	beq.n	8010d64 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8010cee:	68f8      	ldr	r0, [r7, #12]
 8010cf0:	f7ff fe30 	bl	8010954 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8010cf4:	68fb      	ldr	r3, [r7, #12]
 8010cf6:	2200      	movs	r2, #0
 8010cf8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8010cfc:	e032      	b.n	8010d64 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8010cfe:	7afb      	ldrb	r3, [r7, #11]
 8010d00:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010d04:	b2db      	uxtb	r3, r3
 8010d06:	4619      	mov	r1, r3
 8010d08:	68f8      	ldr	r0, [r7, #12]
 8010d0a:	f000 f8f4 	bl	8010ef6 <USBD_CoreFindEP>
 8010d0e:	4603      	mov	r3, r0
 8010d10:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010d12:	7dfb      	ldrb	r3, [r7, #23]
 8010d14:	2bff      	cmp	r3, #255	@ 0xff
 8010d16:	d025      	beq.n	8010d64 <USBD_LL_DataInStage+0x16c>
 8010d18:	7dfb      	ldrb	r3, [r7, #23]
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d122      	bne.n	8010d64 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010d1e:	68fb      	ldr	r3, [r7, #12]
 8010d20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010d24:	b2db      	uxtb	r3, r3
 8010d26:	2b03      	cmp	r3, #3
 8010d28:	d11c      	bne.n	8010d64 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8010d2a:	7dfa      	ldrb	r2, [r7, #23]
 8010d2c:	68fb      	ldr	r3, [r7, #12]
 8010d2e:	32ae      	adds	r2, #174	@ 0xae
 8010d30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010d34:	695b      	ldr	r3, [r3, #20]
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	d014      	beq.n	8010d64 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8010d3a:	7dfa      	ldrb	r2, [r7, #23]
 8010d3c:	68fb      	ldr	r3, [r7, #12]
 8010d3e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8010d42:	7dfa      	ldrb	r2, [r7, #23]
 8010d44:	68fb      	ldr	r3, [r7, #12]
 8010d46:	32ae      	adds	r2, #174	@ 0xae
 8010d48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010d4c:	695b      	ldr	r3, [r3, #20]
 8010d4e:	7afa      	ldrb	r2, [r7, #11]
 8010d50:	4611      	mov	r1, r2
 8010d52:	68f8      	ldr	r0, [r7, #12]
 8010d54:	4798      	blx	r3
 8010d56:	4603      	mov	r3, r0
 8010d58:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8010d5a:	7dbb      	ldrb	r3, [r7, #22]
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	d001      	beq.n	8010d64 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8010d60:	7dbb      	ldrb	r3, [r7, #22]
 8010d62:	e000      	b.n	8010d66 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8010d64:	2300      	movs	r3, #0
}
 8010d66:	4618      	mov	r0, r3
 8010d68:	3718      	adds	r7, #24
 8010d6a:	46bd      	mov	sp, r7
 8010d6c:	bd80      	pop	{r7, pc}

08010d6e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8010d6e:	b580      	push	{r7, lr}
 8010d70:	b084      	sub	sp, #16
 8010d72:	af00      	add	r7, sp, #0
 8010d74:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8010d76:	2300      	movs	r3, #0
 8010d78:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	2201      	movs	r2, #1
 8010d7e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	2200      	movs	r2, #0
 8010d86:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	2200      	movs	r2, #0
 8010d8e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	2200      	movs	r2, #0
 8010d94:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	2200      	movs	r2, #0
 8010d9c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010da6:	2b00      	cmp	r3, #0
 8010da8:	d014      	beq.n	8010dd4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010db0:	685b      	ldr	r3, [r3, #4]
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d00e      	beq.n	8010dd4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010dbc:	685b      	ldr	r3, [r3, #4]
 8010dbe:	687a      	ldr	r2, [r7, #4]
 8010dc0:	6852      	ldr	r2, [r2, #4]
 8010dc2:	b2d2      	uxtb	r2, r2
 8010dc4:	4611      	mov	r1, r2
 8010dc6:	6878      	ldr	r0, [r7, #4]
 8010dc8:	4798      	blx	r3
 8010dca:	4603      	mov	r3, r0
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	d001      	beq.n	8010dd4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8010dd0:	2303      	movs	r3, #3
 8010dd2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010dd4:	2340      	movs	r3, #64	@ 0x40
 8010dd6:	2200      	movs	r2, #0
 8010dd8:	2100      	movs	r1, #0
 8010dda:	6878      	ldr	r0, [r7, #4]
 8010ddc:	f007 fbae 	bl	801853c <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	2201      	movs	r2, #1
 8010de4:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	2240      	movs	r2, #64	@ 0x40
 8010dec:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010df0:	2340      	movs	r3, #64	@ 0x40
 8010df2:	2200      	movs	r2, #0
 8010df4:	2180      	movs	r1, #128	@ 0x80
 8010df6:	6878      	ldr	r0, [r7, #4]
 8010df8:	f007 fba0 	bl	801853c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8010dfc:	687b      	ldr	r3, [r7, #4]
 8010dfe:	2201      	movs	r2, #1
 8010e00:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	2240      	movs	r2, #64	@ 0x40
 8010e08:	841a      	strh	r2, [r3, #32]

  return ret;
 8010e0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8010e0c:	4618      	mov	r0, r3
 8010e0e:	3710      	adds	r7, #16
 8010e10:	46bd      	mov	sp, r7
 8010e12:	bd80      	pop	{r7, pc}

08010e14 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8010e14:	b480      	push	{r7}
 8010e16:	b083      	sub	sp, #12
 8010e18:	af00      	add	r7, sp, #0
 8010e1a:	6078      	str	r0, [r7, #4]
 8010e1c:	460b      	mov	r3, r1
 8010e1e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	78fa      	ldrb	r2, [r7, #3]
 8010e24:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8010e26:	2300      	movs	r3, #0
}
 8010e28:	4618      	mov	r0, r3
 8010e2a:	370c      	adds	r7, #12
 8010e2c:	46bd      	mov	sp, r7
 8010e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e32:	4770      	bx	lr

08010e34 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8010e34:	b480      	push	{r7}
 8010e36:	b083      	sub	sp, #12
 8010e38:	af00      	add	r7, sp, #0
 8010e3a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010e42:	b2db      	uxtb	r3, r3
 8010e44:	2b04      	cmp	r3, #4
 8010e46:	d006      	beq.n	8010e56 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8010e48:	687b      	ldr	r3, [r7, #4]
 8010e4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010e4e:	b2da      	uxtb	r2, r3
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8010e56:	687b      	ldr	r3, [r7, #4]
 8010e58:	2204      	movs	r2, #4
 8010e5a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8010e5e:	2300      	movs	r3, #0
}
 8010e60:	4618      	mov	r0, r3
 8010e62:	370c      	adds	r7, #12
 8010e64:	46bd      	mov	sp, r7
 8010e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e6a:	4770      	bx	lr

08010e6c <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8010e6c:	b480      	push	{r7}
 8010e6e:	b083      	sub	sp, #12
 8010e70:	af00      	add	r7, sp, #0
 8010e72:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010e7a:	b2db      	uxtb	r3, r3
 8010e7c:	2b04      	cmp	r3, #4
 8010e7e:	d106      	bne.n	8010e8e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8010e80:	687b      	ldr	r3, [r7, #4]
 8010e82:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8010e86:	b2da      	uxtb	r2, r3
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8010e8e:	2300      	movs	r3, #0
}
 8010e90:	4618      	mov	r0, r3
 8010e92:	370c      	adds	r7, #12
 8010e94:	46bd      	mov	sp, r7
 8010e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e9a:	4770      	bx	lr

08010e9c <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8010e9c:	b580      	push	{r7, lr}
 8010e9e:	b082      	sub	sp, #8
 8010ea0:	af00      	add	r7, sp, #0
 8010ea2:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010eaa:	b2db      	uxtb	r3, r3
 8010eac:	2b03      	cmp	r3, #3
 8010eae:	d110      	bne.n	8010ed2 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	d00b      	beq.n	8010ed2 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010ec0:	69db      	ldr	r3, [r3, #28]
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	d005      	beq.n	8010ed2 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010ecc:	69db      	ldr	r3, [r3, #28]
 8010ece:	6878      	ldr	r0, [r7, #4]
 8010ed0:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8010ed2:	2300      	movs	r3, #0
}
 8010ed4:	4618      	mov	r0, r3
 8010ed6:	3708      	adds	r7, #8
 8010ed8:	46bd      	mov	sp, r7
 8010eda:	bd80      	pop	{r7, pc}

08010edc <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8010edc:	b480      	push	{r7}
 8010ede:	b083      	sub	sp, #12
 8010ee0:	af00      	add	r7, sp, #0
 8010ee2:	6078      	str	r0, [r7, #4]
 8010ee4:	460b      	mov	r3, r1
 8010ee6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8010ee8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8010eea:	4618      	mov	r0, r3
 8010eec:	370c      	adds	r7, #12
 8010eee:	46bd      	mov	sp, r7
 8010ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ef4:	4770      	bx	lr

08010ef6 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8010ef6:	b480      	push	{r7}
 8010ef8:	b083      	sub	sp, #12
 8010efa:	af00      	add	r7, sp, #0
 8010efc:	6078      	str	r0, [r7, #4]
 8010efe:	460b      	mov	r3, r1
 8010f00:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8010f02:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8010f04:	4618      	mov	r0, r3
 8010f06:	370c      	adds	r7, #12
 8010f08:	46bd      	mov	sp, r7
 8010f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f0e:	4770      	bx	lr

08010f10 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8010f10:	b580      	push	{r7, lr}
 8010f12:	b086      	sub	sp, #24
 8010f14:	af00      	add	r7, sp, #0
 8010f16:	6078      	str	r0, [r7, #4]
 8010f18:	460b      	mov	r3, r1
 8010f1a:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8010f1c:	687b      	ldr	r3, [r7, #4]
 8010f1e:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8010f24:	2300      	movs	r3, #0
 8010f26:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8010f28:	68fb      	ldr	r3, [r7, #12]
 8010f2a:	885b      	ldrh	r3, [r3, #2]
 8010f2c:	b29b      	uxth	r3, r3
 8010f2e:	68fa      	ldr	r2, [r7, #12]
 8010f30:	7812      	ldrb	r2, [r2, #0]
 8010f32:	4293      	cmp	r3, r2
 8010f34:	d91f      	bls.n	8010f76 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8010f36:	68fb      	ldr	r3, [r7, #12]
 8010f38:	781b      	ldrb	r3, [r3, #0]
 8010f3a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8010f3c:	e013      	b.n	8010f66 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8010f3e:	f107 030a 	add.w	r3, r7, #10
 8010f42:	4619      	mov	r1, r3
 8010f44:	6978      	ldr	r0, [r7, #20]
 8010f46:	f000 f81b 	bl	8010f80 <USBD_GetNextDesc>
 8010f4a:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8010f4c:	697b      	ldr	r3, [r7, #20]
 8010f4e:	785b      	ldrb	r3, [r3, #1]
 8010f50:	2b05      	cmp	r3, #5
 8010f52:	d108      	bne.n	8010f66 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8010f54:	697b      	ldr	r3, [r7, #20]
 8010f56:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8010f58:	693b      	ldr	r3, [r7, #16]
 8010f5a:	789b      	ldrb	r3, [r3, #2]
 8010f5c:	78fa      	ldrb	r2, [r7, #3]
 8010f5e:	429a      	cmp	r2, r3
 8010f60:	d008      	beq.n	8010f74 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8010f62:	2300      	movs	r3, #0
 8010f64:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8010f66:	68fb      	ldr	r3, [r7, #12]
 8010f68:	885b      	ldrh	r3, [r3, #2]
 8010f6a:	b29a      	uxth	r2, r3
 8010f6c:	897b      	ldrh	r3, [r7, #10]
 8010f6e:	429a      	cmp	r2, r3
 8010f70:	d8e5      	bhi.n	8010f3e <USBD_GetEpDesc+0x2e>
 8010f72:	e000      	b.n	8010f76 <USBD_GetEpDesc+0x66>
          break;
 8010f74:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8010f76:	693b      	ldr	r3, [r7, #16]
}
 8010f78:	4618      	mov	r0, r3
 8010f7a:	3718      	adds	r7, #24
 8010f7c:	46bd      	mov	sp, r7
 8010f7e:	bd80      	pop	{r7, pc}

08010f80 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8010f80:	b480      	push	{r7}
 8010f82:	b085      	sub	sp, #20
 8010f84:	af00      	add	r7, sp, #0
 8010f86:	6078      	str	r0, [r7, #4]
 8010f88:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8010f8a:	687b      	ldr	r3, [r7, #4]
 8010f8c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8010f8e:	683b      	ldr	r3, [r7, #0]
 8010f90:	881b      	ldrh	r3, [r3, #0]
 8010f92:	68fa      	ldr	r2, [r7, #12]
 8010f94:	7812      	ldrb	r2, [r2, #0]
 8010f96:	4413      	add	r3, r2
 8010f98:	b29a      	uxth	r2, r3
 8010f9a:	683b      	ldr	r3, [r7, #0]
 8010f9c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8010f9e:	68fb      	ldr	r3, [r7, #12]
 8010fa0:	781b      	ldrb	r3, [r3, #0]
 8010fa2:	461a      	mov	r2, r3
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	4413      	add	r3, r2
 8010fa8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8010faa:	68fb      	ldr	r3, [r7, #12]
}
 8010fac:	4618      	mov	r0, r3
 8010fae:	3714      	adds	r7, #20
 8010fb0:	46bd      	mov	sp, r7
 8010fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fb6:	4770      	bx	lr

08010fb8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8010fb8:	b480      	push	{r7}
 8010fba:	b087      	sub	sp, #28
 8010fbc:	af00      	add	r7, sp, #0
 8010fbe:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8010fc4:	697b      	ldr	r3, [r7, #20]
 8010fc6:	781b      	ldrb	r3, [r3, #0]
 8010fc8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8010fca:	697b      	ldr	r3, [r7, #20]
 8010fcc:	3301      	adds	r3, #1
 8010fce:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8010fd0:	697b      	ldr	r3, [r7, #20]
 8010fd2:	781b      	ldrb	r3, [r3, #0]
 8010fd4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8010fd6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8010fda:	021b      	lsls	r3, r3, #8
 8010fdc:	b21a      	sxth	r2, r3
 8010fde:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8010fe2:	4313      	orrs	r3, r2
 8010fe4:	b21b      	sxth	r3, r3
 8010fe6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8010fe8:	89fb      	ldrh	r3, [r7, #14]
}
 8010fea:	4618      	mov	r0, r3
 8010fec:	371c      	adds	r7, #28
 8010fee:	46bd      	mov	sp, r7
 8010ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ff4:	4770      	bx	lr
	...

08010ff8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010ff8:	b580      	push	{r7, lr}
 8010ffa:	b084      	sub	sp, #16
 8010ffc:	af00      	add	r7, sp, #0
 8010ffe:	6078      	str	r0, [r7, #4]
 8011000:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011002:	2300      	movs	r3, #0
 8011004:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011006:	683b      	ldr	r3, [r7, #0]
 8011008:	781b      	ldrb	r3, [r3, #0]
 801100a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801100e:	2b40      	cmp	r3, #64	@ 0x40
 8011010:	d005      	beq.n	801101e <USBD_StdDevReq+0x26>
 8011012:	2b40      	cmp	r3, #64	@ 0x40
 8011014:	d857      	bhi.n	80110c6 <USBD_StdDevReq+0xce>
 8011016:	2b00      	cmp	r3, #0
 8011018:	d00f      	beq.n	801103a <USBD_StdDevReq+0x42>
 801101a:	2b20      	cmp	r3, #32
 801101c:	d153      	bne.n	80110c6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 801101e:	687b      	ldr	r3, [r7, #4]
 8011020:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	32ae      	adds	r2, #174	@ 0xae
 8011028:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801102c:	689b      	ldr	r3, [r3, #8]
 801102e:	6839      	ldr	r1, [r7, #0]
 8011030:	6878      	ldr	r0, [r7, #4]
 8011032:	4798      	blx	r3
 8011034:	4603      	mov	r3, r0
 8011036:	73fb      	strb	r3, [r7, #15]
      break;
 8011038:	e04a      	b.n	80110d0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801103a:	683b      	ldr	r3, [r7, #0]
 801103c:	785b      	ldrb	r3, [r3, #1]
 801103e:	2b09      	cmp	r3, #9
 8011040:	d83b      	bhi.n	80110ba <USBD_StdDevReq+0xc2>
 8011042:	a201      	add	r2, pc, #4	@ (adr r2, 8011048 <USBD_StdDevReq+0x50>)
 8011044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011048:	0801109d 	.word	0x0801109d
 801104c:	080110b1 	.word	0x080110b1
 8011050:	080110bb 	.word	0x080110bb
 8011054:	080110a7 	.word	0x080110a7
 8011058:	080110bb 	.word	0x080110bb
 801105c:	0801107b 	.word	0x0801107b
 8011060:	08011071 	.word	0x08011071
 8011064:	080110bb 	.word	0x080110bb
 8011068:	08011093 	.word	0x08011093
 801106c:	08011085 	.word	0x08011085
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8011070:	6839      	ldr	r1, [r7, #0]
 8011072:	6878      	ldr	r0, [r7, #4]
 8011074:	f000 fa3e 	bl	80114f4 <USBD_GetDescriptor>
          break;
 8011078:	e024      	b.n	80110c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801107a:	6839      	ldr	r1, [r7, #0]
 801107c:	6878      	ldr	r0, [r7, #4]
 801107e:	f000 fbcd 	bl	801181c <USBD_SetAddress>
          break;
 8011082:	e01f      	b.n	80110c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8011084:	6839      	ldr	r1, [r7, #0]
 8011086:	6878      	ldr	r0, [r7, #4]
 8011088:	f000 fc0c 	bl	80118a4 <USBD_SetConfig>
 801108c:	4603      	mov	r3, r0
 801108e:	73fb      	strb	r3, [r7, #15]
          break;
 8011090:	e018      	b.n	80110c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8011092:	6839      	ldr	r1, [r7, #0]
 8011094:	6878      	ldr	r0, [r7, #4]
 8011096:	f000 fcaf 	bl	80119f8 <USBD_GetConfig>
          break;
 801109a:	e013      	b.n	80110c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 801109c:	6839      	ldr	r1, [r7, #0]
 801109e:	6878      	ldr	r0, [r7, #4]
 80110a0:	f000 fce0 	bl	8011a64 <USBD_GetStatus>
          break;
 80110a4:	e00e      	b.n	80110c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80110a6:	6839      	ldr	r1, [r7, #0]
 80110a8:	6878      	ldr	r0, [r7, #4]
 80110aa:	f000 fd0f 	bl	8011acc <USBD_SetFeature>
          break;
 80110ae:	e009      	b.n	80110c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80110b0:	6839      	ldr	r1, [r7, #0]
 80110b2:	6878      	ldr	r0, [r7, #4]
 80110b4:	f000 fd33 	bl	8011b1e <USBD_ClrFeature>
          break;
 80110b8:	e004      	b.n	80110c4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80110ba:	6839      	ldr	r1, [r7, #0]
 80110bc:	6878      	ldr	r0, [r7, #4]
 80110be:	f000 fd8a 	bl	8011bd6 <USBD_CtlError>
          break;
 80110c2:	bf00      	nop
      }
      break;
 80110c4:	e004      	b.n	80110d0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80110c6:	6839      	ldr	r1, [r7, #0]
 80110c8:	6878      	ldr	r0, [r7, #4]
 80110ca:	f000 fd84 	bl	8011bd6 <USBD_CtlError>
      break;
 80110ce:	bf00      	nop
  }

  return ret;
 80110d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80110d2:	4618      	mov	r0, r3
 80110d4:	3710      	adds	r7, #16
 80110d6:	46bd      	mov	sp, r7
 80110d8:	bd80      	pop	{r7, pc}
 80110da:	bf00      	nop

080110dc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80110dc:	b580      	push	{r7, lr}
 80110de:	b084      	sub	sp, #16
 80110e0:	af00      	add	r7, sp, #0
 80110e2:	6078      	str	r0, [r7, #4]
 80110e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80110e6:	2300      	movs	r3, #0
 80110e8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80110ea:	683b      	ldr	r3, [r7, #0]
 80110ec:	781b      	ldrb	r3, [r3, #0]
 80110ee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80110f2:	2b40      	cmp	r3, #64	@ 0x40
 80110f4:	d005      	beq.n	8011102 <USBD_StdItfReq+0x26>
 80110f6:	2b40      	cmp	r3, #64	@ 0x40
 80110f8:	d852      	bhi.n	80111a0 <USBD_StdItfReq+0xc4>
 80110fa:	2b00      	cmp	r3, #0
 80110fc:	d001      	beq.n	8011102 <USBD_StdItfReq+0x26>
 80110fe:	2b20      	cmp	r3, #32
 8011100:	d14e      	bne.n	80111a0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011108:	b2db      	uxtb	r3, r3
 801110a:	3b01      	subs	r3, #1
 801110c:	2b02      	cmp	r3, #2
 801110e:	d840      	bhi.n	8011192 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8011110:	683b      	ldr	r3, [r7, #0]
 8011112:	889b      	ldrh	r3, [r3, #4]
 8011114:	b2db      	uxtb	r3, r3
 8011116:	2b01      	cmp	r3, #1
 8011118:	d836      	bhi.n	8011188 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 801111a:	683b      	ldr	r3, [r7, #0]
 801111c:	889b      	ldrh	r3, [r3, #4]
 801111e:	b2db      	uxtb	r3, r3
 8011120:	4619      	mov	r1, r3
 8011122:	6878      	ldr	r0, [r7, #4]
 8011124:	f7ff feda 	bl	8010edc <USBD_CoreFindIF>
 8011128:	4603      	mov	r3, r0
 801112a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801112c:	7bbb      	ldrb	r3, [r7, #14]
 801112e:	2bff      	cmp	r3, #255	@ 0xff
 8011130:	d01d      	beq.n	801116e <USBD_StdItfReq+0x92>
 8011132:	7bbb      	ldrb	r3, [r7, #14]
 8011134:	2b00      	cmp	r3, #0
 8011136:	d11a      	bne.n	801116e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8011138:	7bba      	ldrb	r2, [r7, #14]
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	32ae      	adds	r2, #174	@ 0xae
 801113e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011142:	689b      	ldr	r3, [r3, #8]
 8011144:	2b00      	cmp	r3, #0
 8011146:	d00f      	beq.n	8011168 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8011148:	7bba      	ldrb	r2, [r7, #14]
 801114a:	687b      	ldr	r3, [r7, #4]
 801114c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8011150:	7bba      	ldrb	r2, [r7, #14]
 8011152:	687b      	ldr	r3, [r7, #4]
 8011154:	32ae      	adds	r2, #174	@ 0xae
 8011156:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801115a:	689b      	ldr	r3, [r3, #8]
 801115c:	6839      	ldr	r1, [r7, #0]
 801115e:	6878      	ldr	r0, [r7, #4]
 8011160:	4798      	blx	r3
 8011162:	4603      	mov	r3, r0
 8011164:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8011166:	e004      	b.n	8011172 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8011168:	2303      	movs	r3, #3
 801116a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801116c:	e001      	b.n	8011172 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 801116e:	2303      	movs	r3, #3
 8011170:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8011172:	683b      	ldr	r3, [r7, #0]
 8011174:	88db      	ldrh	r3, [r3, #6]
 8011176:	2b00      	cmp	r3, #0
 8011178:	d110      	bne.n	801119c <USBD_StdItfReq+0xc0>
 801117a:	7bfb      	ldrb	r3, [r7, #15]
 801117c:	2b00      	cmp	r3, #0
 801117e:	d10d      	bne.n	801119c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8011180:	6878      	ldr	r0, [r7, #4]
 8011182:	f000 fde5 	bl	8011d50 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8011186:	e009      	b.n	801119c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8011188:	6839      	ldr	r1, [r7, #0]
 801118a:	6878      	ldr	r0, [r7, #4]
 801118c:	f000 fd23 	bl	8011bd6 <USBD_CtlError>
          break;
 8011190:	e004      	b.n	801119c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8011192:	6839      	ldr	r1, [r7, #0]
 8011194:	6878      	ldr	r0, [r7, #4]
 8011196:	f000 fd1e 	bl	8011bd6 <USBD_CtlError>
          break;
 801119a:	e000      	b.n	801119e <USBD_StdItfReq+0xc2>
          break;
 801119c:	bf00      	nop
      }
      break;
 801119e:	e004      	b.n	80111aa <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80111a0:	6839      	ldr	r1, [r7, #0]
 80111a2:	6878      	ldr	r0, [r7, #4]
 80111a4:	f000 fd17 	bl	8011bd6 <USBD_CtlError>
      break;
 80111a8:	bf00      	nop
  }

  return ret;
 80111aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80111ac:	4618      	mov	r0, r3
 80111ae:	3710      	adds	r7, #16
 80111b0:	46bd      	mov	sp, r7
 80111b2:	bd80      	pop	{r7, pc}

080111b4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80111b4:	b580      	push	{r7, lr}
 80111b6:	b084      	sub	sp, #16
 80111b8:	af00      	add	r7, sp, #0
 80111ba:	6078      	str	r0, [r7, #4]
 80111bc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80111be:	2300      	movs	r3, #0
 80111c0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80111c2:	683b      	ldr	r3, [r7, #0]
 80111c4:	889b      	ldrh	r3, [r3, #4]
 80111c6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80111c8:	683b      	ldr	r3, [r7, #0]
 80111ca:	781b      	ldrb	r3, [r3, #0]
 80111cc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80111d0:	2b40      	cmp	r3, #64	@ 0x40
 80111d2:	d007      	beq.n	80111e4 <USBD_StdEPReq+0x30>
 80111d4:	2b40      	cmp	r3, #64	@ 0x40
 80111d6:	f200 8181 	bhi.w	80114dc <USBD_StdEPReq+0x328>
 80111da:	2b00      	cmp	r3, #0
 80111dc:	d02a      	beq.n	8011234 <USBD_StdEPReq+0x80>
 80111de:	2b20      	cmp	r3, #32
 80111e0:	f040 817c 	bne.w	80114dc <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80111e4:	7bbb      	ldrb	r3, [r7, #14]
 80111e6:	4619      	mov	r1, r3
 80111e8:	6878      	ldr	r0, [r7, #4]
 80111ea:	f7ff fe84 	bl	8010ef6 <USBD_CoreFindEP>
 80111ee:	4603      	mov	r3, r0
 80111f0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80111f2:	7b7b      	ldrb	r3, [r7, #13]
 80111f4:	2bff      	cmp	r3, #255	@ 0xff
 80111f6:	f000 8176 	beq.w	80114e6 <USBD_StdEPReq+0x332>
 80111fa:	7b7b      	ldrb	r3, [r7, #13]
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	f040 8172 	bne.w	80114e6 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8011202:	7b7a      	ldrb	r2, [r7, #13]
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 801120a:	7b7a      	ldrb	r2, [r7, #13]
 801120c:	687b      	ldr	r3, [r7, #4]
 801120e:	32ae      	adds	r2, #174	@ 0xae
 8011210:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011214:	689b      	ldr	r3, [r3, #8]
 8011216:	2b00      	cmp	r3, #0
 8011218:	f000 8165 	beq.w	80114e6 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 801121c:	7b7a      	ldrb	r2, [r7, #13]
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	32ae      	adds	r2, #174	@ 0xae
 8011222:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011226:	689b      	ldr	r3, [r3, #8]
 8011228:	6839      	ldr	r1, [r7, #0]
 801122a:	6878      	ldr	r0, [r7, #4]
 801122c:	4798      	blx	r3
 801122e:	4603      	mov	r3, r0
 8011230:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8011232:	e158      	b.n	80114e6 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011234:	683b      	ldr	r3, [r7, #0]
 8011236:	785b      	ldrb	r3, [r3, #1]
 8011238:	2b03      	cmp	r3, #3
 801123a:	d008      	beq.n	801124e <USBD_StdEPReq+0x9a>
 801123c:	2b03      	cmp	r3, #3
 801123e:	f300 8147 	bgt.w	80114d0 <USBD_StdEPReq+0x31c>
 8011242:	2b00      	cmp	r3, #0
 8011244:	f000 809b 	beq.w	801137e <USBD_StdEPReq+0x1ca>
 8011248:	2b01      	cmp	r3, #1
 801124a:	d03c      	beq.n	80112c6 <USBD_StdEPReq+0x112>
 801124c:	e140      	b.n	80114d0 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011254:	b2db      	uxtb	r3, r3
 8011256:	2b02      	cmp	r3, #2
 8011258:	d002      	beq.n	8011260 <USBD_StdEPReq+0xac>
 801125a:	2b03      	cmp	r3, #3
 801125c:	d016      	beq.n	801128c <USBD_StdEPReq+0xd8>
 801125e:	e02c      	b.n	80112ba <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011260:	7bbb      	ldrb	r3, [r7, #14]
 8011262:	2b00      	cmp	r3, #0
 8011264:	d00d      	beq.n	8011282 <USBD_StdEPReq+0xce>
 8011266:	7bbb      	ldrb	r3, [r7, #14]
 8011268:	2b80      	cmp	r3, #128	@ 0x80
 801126a:	d00a      	beq.n	8011282 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801126c:	7bbb      	ldrb	r3, [r7, #14]
 801126e:	4619      	mov	r1, r3
 8011270:	6878      	ldr	r0, [r7, #4]
 8011272:	f007 f9c7 	bl	8018604 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8011276:	2180      	movs	r1, #128	@ 0x80
 8011278:	6878      	ldr	r0, [r7, #4]
 801127a:	f007 f9c3 	bl	8018604 <USBD_LL_StallEP>
 801127e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8011280:	e020      	b.n	80112c4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8011282:	6839      	ldr	r1, [r7, #0]
 8011284:	6878      	ldr	r0, [r7, #4]
 8011286:	f000 fca6 	bl	8011bd6 <USBD_CtlError>
              break;
 801128a:	e01b      	b.n	80112c4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801128c:	683b      	ldr	r3, [r7, #0]
 801128e:	885b      	ldrh	r3, [r3, #2]
 8011290:	2b00      	cmp	r3, #0
 8011292:	d10e      	bne.n	80112b2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8011294:	7bbb      	ldrb	r3, [r7, #14]
 8011296:	2b00      	cmp	r3, #0
 8011298:	d00b      	beq.n	80112b2 <USBD_StdEPReq+0xfe>
 801129a:	7bbb      	ldrb	r3, [r7, #14]
 801129c:	2b80      	cmp	r3, #128	@ 0x80
 801129e:	d008      	beq.n	80112b2 <USBD_StdEPReq+0xfe>
 80112a0:	683b      	ldr	r3, [r7, #0]
 80112a2:	88db      	ldrh	r3, [r3, #6]
 80112a4:	2b00      	cmp	r3, #0
 80112a6:	d104      	bne.n	80112b2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80112a8:	7bbb      	ldrb	r3, [r7, #14]
 80112aa:	4619      	mov	r1, r3
 80112ac:	6878      	ldr	r0, [r7, #4]
 80112ae:	f007 f9a9 	bl	8018604 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80112b2:	6878      	ldr	r0, [r7, #4]
 80112b4:	f000 fd4c 	bl	8011d50 <USBD_CtlSendStatus>

              break;
 80112b8:	e004      	b.n	80112c4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80112ba:	6839      	ldr	r1, [r7, #0]
 80112bc:	6878      	ldr	r0, [r7, #4]
 80112be:	f000 fc8a 	bl	8011bd6 <USBD_CtlError>
              break;
 80112c2:	bf00      	nop
          }
          break;
 80112c4:	e109      	b.n	80114da <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80112cc:	b2db      	uxtb	r3, r3
 80112ce:	2b02      	cmp	r3, #2
 80112d0:	d002      	beq.n	80112d8 <USBD_StdEPReq+0x124>
 80112d2:	2b03      	cmp	r3, #3
 80112d4:	d016      	beq.n	8011304 <USBD_StdEPReq+0x150>
 80112d6:	e04b      	b.n	8011370 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80112d8:	7bbb      	ldrb	r3, [r7, #14]
 80112da:	2b00      	cmp	r3, #0
 80112dc:	d00d      	beq.n	80112fa <USBD_StdEPReq+0x146>
 80112de:	7bbb      	ldrb	r3, [r7, #14]
 80112e0:	2b80      	cmp	r3, #128	@ 0x80
 80112e2:	d00a      	beq.n	80112fa <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80112e4:	7bbb      	ldrb	r3, [r7, #14]
 80112e6:	4619      	mov	r1, r3
 80112e8:	6878      	ldr	r0, [r7, #4]
 80112ea:	f007 f98b 	bl	8018604 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80112ee:	2180      	movs	r1, #128	@ 0x80
 80112f0:	6878      	ldr	r0, [r7, #4]
 80112f2:	f007 f987 	bl	8018604 <USBD_LL_StallEP>
 80112f6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80112f8:	e040      	b.n	801137c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80112fa:	6839      	ldr	r1, [r7, #0]
 80112fc:	6878      	ldr	r0, [r7, #4]
 80112fe:	f000 fc6a 	bl	8011bd6 <USBD_CtlError>
              break;
 8011302:	e03b      	b.n	801137c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8011304:	683b      	ldr	r3, [r7, #0]
 8011306:	885b      	ldrh	r3, [r3, #2]
 8011308:	2b00      	cmp	r3, #0
 801130a:	d136      	bne.n	801137a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 801130c:	7bbb      	ldrb	r3, [r7, #14]
 801130e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011312:	2b00      	cmp	r3, #0
 8011314:	d004      	beq.n	8011320 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8011316:	7bbb      	ldrb	r3, [r7, #14]
 8011318:	4619      	mov	r1, r3
 801131a:	6878      	ldr	r0, [r7, #4]
 801131c:	f007 f991 	bl	8018642 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8011320:	6878      	ldr	r0, [r7, #4]
 8011322:	f000 fd15 	bl	8011d50 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8011326:	7bbb      	ldrb	r3, [r7, #14]
 8011328:	4619      	mov	r1, r3
 801132a:	6878      	ldr	r0, [r7, #4]
 801132c:	f7ff fde3 	bl	8010ef6 <USBD_CoreFindEP>
 8011330:	4603      	mov	r3, r0
 8011332:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011334:	7b7b      	ldrb	r3, [r7, #13]
 8011336:	2bff      	cmp	r3, #255	@ 0xff
 8011338:	d01f      	beq.n	801137a <USBD_StdEPReq+0x1c6>
 801133a:	7b7b      	ldrb	r3, [r7, #13]
 801133c:	2b00      	cmp	r3, #0
 801133e:	d11c      	bne.n	801137a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8011340:	7b7a      	ldrb	r2, [r7, #13]
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8011348:	7b7a      	ldrb	r2, [r7, #13]
 801134a:	687b      	ldr	r3, [r7, #4]
 801134c:	32ae      	adds	r2, #174	@ 0xae
 801134e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011352:	689b      	ldr	r3, [r3, #8]
 8011354:	2b00      	cmp	r3, #0
 8011356:	d010      	beq.n	801137a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8011358:	7b7a      	ldrb	r2, [r7, #13]
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	32ae      	adds	r2, #174	@ 0xae
 801135e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011362:	689b      	ldr	r3, [r3, #8]
 8011364:	6839      	ldr	r1, [r7, #0]
 8011366:	6878      	ldr	r0, [r7, #4]
 8011368:	4798      	blx	r3
 801136a:	4603      	mov	r3, r0
 801136c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 801136e:	e004      	b.n	801137a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8011370:	6839      	ldr	r1, [r7, #0]
 8011372:	6878      	ldr	r0, [r7, #4]
 8011374:	f000 fc2f 	bl	8011bd6 <USBD_CtlError>
              break;
 8011378:	e000      	b.n	801137c <USBD_StdEPReq+0x1c8>
              break;
 801137a:	bf00      	nop
          }
          break;
 801137c:	e0ad      	b.n	80114da <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011384:	b2db      	uxtb	r3, r3
 8011386:	2b02      	cmp	r3, #2
 8011388:	d002      	beq.n	8011390 <USBD_StdEPReq+0x1dc>
 801138a:	2b03      	cmp	r3, #3
 801138c:	d033      	beq.n	80113f6 <USBD_StdEPReq+0x242>
 801138e:	e099      	b.n	80114c4 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011390:	7bbb      	ldrb	r3, [r7, #14]
 8011392:	2b00      	cmp	r3, #0
 8011394:	d007      	beq.n	80113a6 <USBD_StdEPReq+0x1f2>
 8011396:	7bbb      	ldrb	r3, [r7, #14]
 8011398:	2b80      	cmp	r3, #128	@ 0x80
 801139a:	d004      	beq.n	80113a6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 801139c:	6839      	ldr	r1, [r7, #0]
 801139e:	6878      	ldr	r0, [r7, #4]
 80113a0:	f000 fc19 	bl	8011bd6 <USBD_CtlError>
                break;
 80113a4:	e093      	b.n	80114ce <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80113a6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	da0b      	bge.n	80113c6 <USBD_StdEPReq+0x212>
 80113ae:	7bbb      	ldrb	r3, [r7, #14]
 80113b0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80113b4:	4613      	mov	r3, r2
 80113b6:	009b      	lsls	r3, r3, #2
 80113b8:	4413      	add	r3, r2
 80113ba:	009b      	lsls	r3, r3, #2
 80113bc:	3310      	adds	r3, #16
 80113be:	687a      	ldr	r2, [r7, #4]
 80113c0:	4413      	add	r3, r2
 80113c2:	3304      	adds	r3, #4
 80113c4:	e00b      	b.n	80113de <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80113c6:	7bbb      	ldrb	r3, [r7, #14]
 80113c8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80113cc:	4613      	mov	r3, r2
 80113ce:	009b      	lsls	r3, r3, #2
 80113d0:	4413      	add	r3, r2
 80113d2:	009b      	lsls	r3, r3, #2
 80113d4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80113d8:	687a      	ldr	r2, [r7, #4]
 80113da:	4413      	add	r3, r2
 80113dc:	3304      	adds	r3, #4
 80113de:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80113e0:	68bb      	ldr	r3, [r7, #8]
 80113e2:	2200      	movs	r2, #0
 80113e4:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80113e6:	68bb      	ldr	r3, [r7, #8]
 80113e8:	330e      	adds	r3, #14
 80113ea:	2202      	movs	r2, #2
 80113ec:	4619      	mov	r1, r3
 80113ee:	6878      	ldr	r0, [r7, #4]
 80113f0:	f000 fc6e 	bl	8011cd0 <USBD_CtlSendData>
              break;
 80113f4:	e06b      	b.n	80114ce <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80113f6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	da11      	bge.n	8011422 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80113fe:	7bbb      	ldrb	r3, [r7, #14]
 8011400:	f003 020f 	and.w	r2, r3, #15
 8011404:	6879      	ldr	r1, [r7, #4]
 8011406:	4613      	mov	r3, r2
 8011408:	009b      	lsls	r3, r3, #2
 801140a:	4413      	add	r3, r2
 801140c:	009b      	lsls	r3, r3, #2
 801140e:	440b      	add	r3, r1
 8011410:	3323      	adds	r3, #35	@ 0x23
 8011412:	781b      	ldrb	r3, [r3, #0]
 8011414:	2b00      	cmp	r3, #0
 8011416:	d117      	bne.n	8011448 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8011418:	6839      	ldr	r1, [r7, #0]
 801141a:	6878      	ldr	r0, [r7, #4]
 801141c:	f000 fbdb 	bl	8011bd6 <USBD_CtlError>
                  break;
 8011420:	e055      	b.n	80114ce <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8011422:	7bbb      	ldrb	r3, [r7, #14]
 8011424:	f003 020f 	and.w	r2, r3, #15
 8011428:	6879      	ldr	r1, [r7, #4]
 801142a:	4613      	mov	r3, r2
 801142c:	009b      	lsls	r3, r3, #2
 801142e:	4413      	add	r3, r2
 8011430:	009b      	lsls	r3, r3, #2
 8011432:	440b      	add	r3, r1
 8011434:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8011438:	781b      	ldrb	r3, [r3, #0]
 801143a:	2b00      	cmp	r3, #0
 801143c:	d104      	bne.n	8011448 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 801143e:	6839      	ldr	r1, [r7, #0]
 8011440:	6878      	ldr	r0, [r7, #4]
 8011442:	f000 fbc8 	bl	8011bd6 <USBD_CtlError>
                  break;
 8011446:	e042      	b.n	80114ce <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011448:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801144c:	2b00      	cmp	r3, #0
 801144e:	da0b      	bge.n	8011468 <USBD_StdEPReq+0x2b4>
 8011450:	7bbb      	ldrb	r3, [r7, #14]
 8011452:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011456:	4613      	mov	r3, r2
 8011458:	009b      	lsls	r3, r3, #2
 801145a:	4413      	add	r3, r2
 801145c:	009b      	lsls	r3, r3, #2
 801145e:	3310      	adds	r3, #16
 8011460:	687a      	ldr	r2, [r7, #4]
 8011462:	4413      	add	r3, r2
 8011464:	3304      	adds	r3, #4
 8011466:	e00b      	b.n	8011480 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8011468:	7bbb      	ldrb	r3, [r7, #14]
 801146a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801146e:	4613      	mov	r3, r2
 8011470:	009b      	lsls	r3, r3, #2
 8011472:	4413      	add	r3, r2
 8011474:	009b      	lsls	r3, r3, #2
 8011476:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801147a:	687a      	ldr	r2, [r7, #4]
 801147c:	4413      	add	r3, r2
 801147e:	3304      	adds	r3, #4
 8011480:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8011482:	7bbb      	ldrb	r3, [r7, #14]
 8011484:	2b00      	cmp	r3, #0
 8011486:	d002      	beq.n	801148e <USBD_StdEPReq+0x2da>
 8011488:	7bbb      	ldrb	r3, [r7, #14]
 801148a:	2b80      	cmp	r3, #128	@ 0x80
 801148c:	d103      	bne.n	8011496 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 801148e:	68bb      	ldr	r3, [r7, #8]
 8011490:	2200      	movs	r2, #0
 8011492:	739a      	strb	r2, [r3, #14]
 8011494:	e00e      	b.n	80114b4 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8011496:	7bbb      	ldrb	r3, [r7, #14]
 8011498:	4619      	mov	r1, r3
 801149a:	6878      	ldr	r0, [r7, #4]
 801149c:	f007 f8f0 	bl	8018680 <USBD_LL_IsStallEP>
 80114a0:	4603      	mov	r3, r0
 80114a2:	2b00      	cmp	r3, #0
 80114a4:	d003      	beq.n	80114ae <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 80114a6:	68bb      	ldr	r3, [r7, #8]
 80114a8:	2201      	movs	r2, #1
 80114aa:	739a      	strb	r2, [r3, #14]
 80114ac:	e002      	b.n	80114b4 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 80114ae:	68bb      	ldr	r3, [r7, #8]
 80114b0:	2200      	movs	r2, #0
 80114b2:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80114b4:	68bb      	ldr	r3, [r7, #8]
 80114b6:	330e      	adds	r3, #14
 80114b8:	2202      	movs	r2, #2
 80114ba:	4619      	mov	r1, r3
 80114bc:	6878      	ldr	r0, [r7, #4]
 80114be:	f000 fc07 	bl	8011cd0 <USBD_CtlSendData>
              break;
 80114c2:	e004      	b.n	80114ce <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 80114c4:	6839      	ldr	r1, [r7, #0]
 80114c6:	6878      	ldr	r0, [r7, #4]
 80114c8:	f000 fb85 	bl	8011bd6 <USBD_CtlError>
              break;
 80114cc:	bf00      	nop
          }
          break;
 80114ce:	e004      	b.n	80114da <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 80114d0:	6839      	ldr	r1, [r7, #0]
 80114d2:	6878      	ldr	r0, [r7, #4]
 80114d4:	f000 fb7f 	bl	8011bd6 <USBD_CtlError>
          break;
 80114d8:	bf00      	nop
      }
      break;
 80114da:	e005      	b.n	80114e8 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 80114dc:	6839      	ldr	r1, [r7, #0]
 80114de:	6878      	ldr	r0, [r7, #4]
 80114e0:	f000 fb79 	bl	8011bd6 <USBD_CtlError>
      break;
 80114e4:	e000      	b.n	80114e8 <USBD_StdEPReq+0x334>
      break;
 80114e6:	bf00      	nop
  }

  return ret;
 80114e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80114ea:	4618      	mov	r0, r3
 80114ec:	3710      	adds	r7, #16
 80114ee:	46bd      	mov	sp, r7
 80114f0:	bd80      	pop	{r7, pc}
	...

080114f4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80114f4:	b580      	push	{r7, lr}
 80114f6:	b084      	sub	sp, #16
 80114f8:	af00      	add	r7, sp, #0
 80114fa:	6078      	str	r0, [r7, #4]
 80114fc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80114fe:	2300      	movs	r3, #0
 8011500:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8011502:	2300      	movs	r3, #0
 8011504:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8011506:	2300      	movs	r3, #0
 8011508:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801150a:	683b      	ldr	r3, [r7, #0]
 801150c:	885b      	ldrh	r3, [r3, #2]
 801150e:	0a1b      	lsrs	r3, r3, #8
 8011510:	b29b      	uxth	r3, r3
 8011512:	3b01      	subs	r3, #1
 8011514:	2b0e      	cmp	r3, #14
 8011516:	f200 8152 	bhi.w	80117be <USBD_GetDescriptor+0x2ca>
 801151a:	a201      	add	r2, pc, #4	@ (adr r2, 8011520 <USBD_GetDescriptor+0x2c>)
 801151c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011520:	08011591 	.word	0x08011591
 8011524:	080115a9 	.word	0x080115a9
 8011528:	080115e9 	.word	0x080115e9
 801152c:	080117bf 	.word	0x080117bf
 8011530:	080117bf 	.word	0x080117bf
 8011534:	0801175f 	.word	0x0801175f
 8011538:	0801178b 	.word	0x0801178b
 801153c:	080117bf 	.word	0x080117bf
 8011540:	080117bf 	.word	0x080117bf
 8011544:	080117bf 	.word	0x080117bf
 8011548:	080117bf 	.word	0x080117bf
 801154c:	080117bf 	.word	0x080117bf
 8011550:	080117bf 	.word	0x080117bf
 8011554:	080117bf 	.word	0x080117bf
 8011558:	0801155d 	.word	0x0801155d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 801155c:	687b      	ldr	r3, [r7, #4]
 801155e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011562:	69db      	ldr	r3, [r3, #28]
 8011564:	2b00      	cmp	r3, #0
 8011566:	d00b      	beq.n	8011580 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801156e:	69db      	ldr	r3, [r3, #28]
 8011570:	687a      	ldr	r2, [r7, #4]
 8011572:	7c12      	ldrb	r2, [r2, #16]
 8011574:	f107 0108 	add.w	r1, r7, #8
 8011578:	4610      	mov	r0, r2
 801157a:	4798      	blx	r3
 801157c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801157e:	e126      	b.n	80117ce <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8011580:	6839      	ldr	r1, [r7, #0]
 8011582:	6878      	ldr	r0, [r7, #4]
 8011584:	f000 fb27 	bl	8011bd6 <USBD_CtlError>
        err++;
 8011588:	7afb      	ldrb	r3, [r7, #11]
 801158a:	3301      	adds	r3, #1
 801158c:	72fb      	strb	r3, [r7, #11]
      break;
 801158e:	e11e      	b.n	80117ce <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011596:	681b      	ldr	r3, [r3, #0]
 8011598:	687a      	ldr	r2, [r7, #4]
 801159a:	7c12      	ldrb	r2, [r2, #16]
 801159c:	f107 0108 	add.w	r1, r7, #8
 80115a0:	4610      	mov	r0, r2
 80115a2:	4798      	blx	r3
 80115a4:	60f8      	str	r0, [r7, #12]
      break;
 80115a6:	e112      	b.n	80117ce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	7c1b      	ldrb	r3, [r3, #16]
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	d10d      	bne.n	80115cc <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80115b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80115b8:	f107 0208 	add.w	r2, r7, #8
 80115bc:	4610      	mov	r0, r2
 80115be:	4798      	blx	r3
 80115c0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80115c2:	68fb      	ldr	r3, [r7, #12]
 80115c4:	3301      	adds	r3, #1
 80115c6:	2202      	movs	r2, #2
 80115c8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80115ca:	e100      	b.n	80117ce <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80115d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80115d4:	f107 0208 	add.w	r2, r7, #8
 80115d8:	4610      	mov	r0, r2
 80115da:	4798      	blx	r3
 80115dc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80115de:	68fb      	ldr	r3, [r7, #12]
 80115e0:	3301      	adds	r3, #1
 80115e2:	2202      	movs	r2, #2
 80115e4:	701a      	strb	r2, [r3, #0]
      break;
 80115e6:	e0f2      	b.n	80117ce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80115e8:	683b      	ldr	r3, [r7, #0]
 80115ea:	885b      	ldrh	r3, [r3, #2]
 80115ec:	b2db      	uxtb	r3, r3
 80115ee:	2b05      	cmp	r3, #5
 80115f0:	f200 80ac 	bhi.w	801174c <USBD_GetDescriptor+0x258>
 80115f4:	a201      	add	r2, pc, #4	@ (adr r2, 80115fc <USBD_GetDescriptor+0x108>)
 80115f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80115fa:	bf00      	nop
 80115fc:	08011615 	.word	0x08011615
 8011600:	08011649 	.word	0x08011649
 8011604:	0801167d 	.word	0x0801167d
 8011608:	080116b1 	.word	0x080116b1
 801160c:	080116e5 	.word	0x080116e5
 8011610:	08011719 	.word	0x08011719
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801161a:	685b      	ldr	r3, [r3, #4]
 801161c:	2b00      	cmp	r3, #0
 801161e:	d00b      	beq.n	8011638 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8011620:	687b      	ldr	r3, [r7, #4]
 8011622:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011626:	685b      	ldr	r3, [r3, #4]
 8011628:	687a      	ldr	r2, [r7, #4]
 801162a:	7c12      	ldrb	r2, [r2, #16]
 801162c:	f107 0108 	add.w	r1, r7, #8
 8011630:	4610      	mov	r0, r2
 8011632:	4798      	blx	r3
 8011634:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011636:	e091      	b.n	801175c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011638:	6839      	ldr	r1, [r7, #0]
 801163a:	6878      	ldr	r0, [r7, #4]
 801163c:	f000 facb 	bl	8011bd6 <USBD_CtlError>
            err++;
 8011640:	7afb      	ldrb	r3, [r7, #11]
 8011642:	3301      	adds	r3, #1
 8011644:	72fb      	strb	r3, [r7, #11]
          break;
 8011646:	e089      	b.n	801175c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801164e:	689b      	ldr	r3, [r3, #8]
 8011650:	2b00      	cmp	r3, #0
 8011652:	d00b      	beq.n	801166c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801165a:	689b      	ldr	r3, [r3, #8]
 801165c:	687a      	ldr	r2, [r7, #4]
 801165e:	7c12      	ldrb	r2, [r2, #16]
 8011660:	f107 0108 	add.w	r1, r7, #8
 8011664:	4610      	mov	r0, r2
 8011666:	4798      	blx	r3
 8011668:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801166a:	e077      	b.n	801175c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801166c:	6839      	ldr	r1, [r7, #0]
 801166e:	6878      	ldr	r0, [r7, #4]
 8011670:	f000 fab1 	bl	8011bd6 <USBD_CtlError>
            err++;
 8011674:	7afb      	ldrb	r3, [r7, #11]
 8011676:	3301      	adds	r3, #1
 8011678:	72fb      	strb	r3, [r7, #11]
          break;
 801167a:	e06f      	b.n	801175c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 801167c:	687b      	ldr	r3, [r7, #4]
 801167e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011682:	68db      	ldr	r3, [r3, #12]
 8011684:	2b00      	cmp	r3, #0
 8011686:	d00b      	beq.n	80116a0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801168e:	68db      	ldr	r3, [r3, #12]
 8011690:	687a      	ldr	r2, [r7, #4]
 8011692:	7c12      	ldrb	r2, [r2, #16]
 8011694:	f107 0108 	add.w	r1, r7, #8
 8011698:	4610      	mov	r0, r2
 801169a:	4798      	blx	r3
 801169c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801169e:	e05d      	b.n	801175c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80116a0:	6839      	ldr	r1, [r7, #0]
 80116a2:	6878      	ldr	r0, [r7, #4]
 80116a4:	f000 fa97 	bl	8011bd6 <USBD_CtlError>
            err++;
 80116a8:	7afb      	ldrb	r3, [r7, #11]
 80116aa:	3301      	adds	r3, #1
 80116ac:	72fb      	strb	r3, [r7, #11]
          break;
 80116ae:	e055      	b.n	801175c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80116b6:	691b      	ldr	r3, [r3, #16]
 80116b8:	2b00      	cmp	r3, #0
 80116ba:	d00b      	beq.n	80116d4 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80116bc:	687b      	ldr	r3, [r7, #4]
 80116be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80116c2:	691b      	ldr	r3, [r3, #16]
 80116c4:	687a      	ldr	r2, [r7, #4]
 80116c6:	7c12      	ldrb	r2, [r2, #16]
 80116c8:	f107 0108 	add.w	r1, r7, #8
 80116cc:	4610      	mov	r0, r2
 80116ce:	4798      	blx	r3
 80116d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80116d2:	e043      	b.n	801175c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80116d4:	6839      	ldr	r1, [r7, #0]
 80116d6:	6878      	ldr	r0, [r7, #4]
 80116d8:	f000 fa7d 	bl	8011bd6 <USBD_CtlError>
            err++;
 80116dc:	7afb      	ldrb	r3, [r7, #11]
 80116de:	3301      	adds	r3, #1
 80116e0:	72fb      	strb	r3, [r7, #11]
          break;
 80116e2:	e03b      	b.n	801175c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80116ea:	695b      	ldr	r3, [r3, #20]
 80116ec:	2b00      	cmp	r3, #0
 80116ee:	d00b      	beq.n	8011708 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80116f0:	687b      	ldr	r3, [r7, #4]
 80116f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80116f6:	695b      	ldr	r3, [r3, #20]
 80116f8:	687a      	ldr	r2, [r7, #4]
 80116fa:	7c12      	ldrb	r2, [r2, #16]
 80116fc:	f107 0108 	add.w	r1, r7, #8
 8011700:	4610      	mov	r0, r2
 8011702:	4798      	blx	r3
 8011704:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011706:	e029      	b.n	801175c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011708:	6839      	ldr	r1, [r7, #0]
 801170a:	6878      	ldr	r0, [r7, #4]
 801170c:	f000 fa63 	bl	8011bd6 <USBD_CtlError>
            err++;
 8011710:	7afb      	ldrb	r3, [r7, #11]
 8011712:	3301      	adds	r3, #1
 8011714:	72fb      	strb	r3, [r7, #11]
          break;
 8011716:	e021      	b.n	801175c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801171e:	699b      	ldr	r3, [r3, #24]
 8011720:	2b00      	cmp	r3, #0
 8011722:	d00b      	beq.n	801173c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801172a:	699b      	ldr	r3, [r3, #24]
 801172c:	687a      	ldr	r2, [r7, #4]
 801172e:	7c12      	ldrb	r2, [r2, #16]
 8011730:	f107 0108 	add.w	r1, r7, #8
 8011734:	4610      	mov	r0, r2
 8011736:	4798      	blx	r3
 8011738:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801173a:	e00f      	b.n	801175c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801173c:	6839      	ldr	r1, [r7, #0]
 801173e:	6878      	ldr	r0, [r7, #4]
 8011740:	f000 fa49 	bl	8011bd6 <USBD_CtlError>
            err++;
 8011744:	7afb      	ldrb	r3, [r7, #11]
 8011746:	3301      	adds	r3, #1
 8011748:	72fb      	strb	r3, [r7, #11]
          break;
 801174a:	e007      	b.n	801175c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 801174c:	6839      	ldr	r1, [r7, #0]
 801174e:	6878      	ldr	r0, [r7, #4]
 8011750:	f000 fa41 	bl	8011bd6 <USBD_CtlError>
          err++;
 8011754:	7afb      	ldrb	r3, [r7, #11]
 8011756:	3301      	adds	r3, #1
 8011758:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 801175a:	bf00      	nop
      }
      break;
 801175c:	e037      	b.n	80117ce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	7c1b      	ldrb	r3, [r3, #16]
 8011762:	2b00      	cmp	r3, #0
 8011764:	d109      	bne.n	801177a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801176c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801176e:	f107 0208 	add.w	r2, r7, #8
 8011772:	4610      	mov	r0, r2
 8011774:	4798      	blx	r3
 8011776:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011778:	e029      	b.n	80117ce <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801177a:	6839      	ldr	r1, [r7, #0]
 801177c:	6878      	ldr	r0, [r7, #4]
 801177e:	f000 fa2a 	bl	8011bd6 <USBD_CtlError>
        err++;
 8011782:	7afb      	ldrb	r3, [r7, #11]
 8011784:	3301      	adds	r3, #1
 8011786:	72fb      	strb	r3, [r7, #11]
      break;
 8011788:	e021      	b.n	80117ce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801178a:	687b      	ldr	r3, [r7, #4]
 801178c:	7c1b      	ldrb	r3, [r3, #16]
 801178e:	2b00      	cmp	r3, #0
 8011790:	d10d      	bne.n	80117ae <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8011792:	687b      	ldr	r3, [r7, #4]
 8011794:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801179a:	f107 0208 	add.w	r2, r7, #8
 801179e:	4610      	mov	r0, r2
 80117a0:	4798      	blx	r3
 80117a2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80117a4:	68fb      	ldr	r3, [r7, #12]
 80117a6:	3301      	adds	r3, #1
 80117a8:	2207      	movs	r2, #7
 80117aa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80117ac:	e00f      	b.n	80117ce <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80117ae:	6839      	ldr	r1, [r7, #0]
 80117b0:	6878      	ldr	r0, [r7, #4]
 80117b2:	f000 fa10 	bl	8011bd6 <USBD_CtlError>
        err++;
 80117b6:	7afb      	ldrb	r3, [r7, #11]
 80117b8:	3301      	adds	r3, #1
 80117ba:	72fb      	strb	r3, [r7, #11]
      break;
 80117bc:	e007      	b.n	80117ce <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80117be:	6839      	ldr	r1, [r7, #0]
 80117c0:	6878      	ldr	r0, [r7, #4]
 80117c2:	f000 fa08 	bl	8011bd6 <USBD_CtlError>
      err++;
 80117c6:	7afb      	ldrb	r3, [r7, #11]
 80117c8:	3301      	adds	r3, #1
 80117ca:	72fb      	strb	r3, [r7, #11]
      break;
 80117cc:	bf00      	nop
  }

  if (err != 0U)
 80117ce:	7afb      	ldrb	r3, [r7, #11]
 80117d0:	2b00      	cmp	r3, #0
 80117d2:	d11e      	bne.n	8011812 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80117d4:	683b      	ldr	r3, [r7, #0]
 80117d6:	88db      	ldrh	r3, [r3, #6]
 80117d8:	2b00      	cmp	r3, #0
 80117da:	d016      	beq.n	801180a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80117dc:	893b      	ldrh	r3, [r7, #8]
 80117de:	2b00      	cmp	r3, #0
 80117e0:	d00e      	beq.n	8011800 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80117e2:	683b      	ldr	r3, [r7, #0]
 80117e4:	88da      	ldrh	r2, [r3, #6]
 80117e6:	893b      	ldrh	r3, [r7, #8]
 80117e8:	4293      	cmp	r3, r2
 80117ea:	bf28      	it	cs
 80117ec:	4613      	movcs	r3, r2
 80117ee:	b29b      	uxth	r3, r3
 80117f0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80117f2:	893b      	ldrh	r3, [r7, #8]
 80117f4:	461a      	mov	r2, r3
 80117f6:	68f9      	ldr	r1, [r7, #12]
 80117f8:	6878      	ldr	r0, [r7, #4]
 80117fa:	f000 fa69 	bl	8011cd0 <USBD_CtlSendData>
 80117fe:	e009      	b.n	8011814 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8011800:	6839      	ldr	r1, [r7, #0]
 8011802:	6878      	ldr	r0, [r7, #4]
 8011804:	f000 f9e7 	bl	8011bd6 <USBD_CtlError>
 8011808:	e004      	b.n	8011814 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 801180a:	6878      	ldr	r0, [r7, #4]
 801180c:	f000 faa0 	bl	8011d50 <USBD_CtlSendStatus>
 8011810:	e000      	b.n	8011814 <USBD_GetDescriptor+0x320>
    return;
 8011812:	bf00      	nop
  }
}
 8011814:	3710      	adds	r7, #16
 8011816:	46bd      	mov	sp, r7
 8011818:	bd80      	pop	{r7, pc}
 801181a:	bf00      	nop

0801181c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801181c:	b580      	push	{r7, lr}
 801181e:	b084      	sub	sp, #16
 8011820:	af00      	add	r7, sp, #0
 8011822:	6078      	str	r0, [r7, #4]
 8011824:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8011826:	683b      	ldr	r3, [r7, #0]
 8011828:	889b      	ldrh	r3, [r3, #4]
 801182a:	2b00      	cmp	r3, #0
 801182c:	d131      	bne.n	8011892 <USBD_SetAddress+0x76>
 801182e:	683b      	ldr	r3, [r7, #0]
 8011830:	88db      	ldrh	r3, [r3, #6]
 8011832:	2b00      	cmp	r3, #0
 8011834:	d12d      	bne.n	8011892 <USBD_SetAddress+0x76>
 8011836:	683b      	ldr	r3, [r7, #0]
 8011838:	885b      	ldrh	r3, [r3, #2]
 801183a:	2b7f      	cmp	r3, #127	@ 0x7f
 801183c:	d829      	bhi.n	8011892 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801183e:	683b      	ldr	r3, [r7, #0]
 8011840:	885b      	ldrh	r3, [r3, #2]
 8011842:	b2db      	uxtb	r3, r3
 8011844:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011848:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801184a:	687b      	ldr	r3, [r7, #4]
 801184c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011850:	b2db      	uxtb	r3, r3
 8011852:	2b03      	cmp	r3, #3
 8011854:	d104      	bne.n	8011860 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8011856:	6839      	ldr	r1, [r7, #0]
 8011858:	6878      	ldr	r0, [r7, #4]
 801185a:	f000 f9bc 	bl	8011bd6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801185e:	e01d      	b.n	801189c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	7bfa      	ldrb	r2, [r7, #15]
 8011864:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8011868:	7bfb      	ldrb	r3, [r7, #15]
 801186a:	4619      	mov	r1, r3
 801186c:	6878      	ldr	r0, [r7, #4]
 801186e:	f006 ff33 	bl	80186d8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8011872:	6878      	ldr	r0, [r7, #4]
 8011874:	f000 fa6c 	bl	8011d50 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8011878:	7bfb      	ldrb	r3, [r7, #15]
 801187a:	2b00      	cmp	r3, #0
 801187c:	d004      	beq.n	8011888 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	2202      	movs	r2, #2
 8011882:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011886:	e009      	b.n	801189c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8011888:	687b      	ldr	r3, [r7, #4]
 801188a:	2201      	movs	r2, #1
 801188c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011890:	e004      	b.n	801189c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8011892:	6839      	ldr	r1, [r7, #0]
 8011894:	6878      	ldr	r0, [r7, #4]
 8011896:	f000 f99e 	bl	8011bd6 <USBD_CtlError>
  }
}
 801189a:	bf00      	nop
 801189c:	bf00      	nop
 801189e:	3710      	adds	r7, #16
 80118a0:	46bd      	mov	sp, r7
 80118a2:	bd80      	pop	{r7, pc}

080118a4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80118a4:	b580      	push	{r7, lr}
 80118a6:	b084      	sub	sp, #16
 80118a8:	af00      	add	r7, sp, #0
 80118aa:	6078      	str	r0, [r7, #4]
 80118ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80118ae:	2300      	movs	r3, #0
 80118b0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80118b2:	683b      	ldr	r3, [r7, #0]
 80118b4:	885b      	ldrh	r3, [r3, #2]
 80118b6:	b2da      	uxtb	r2, r3
 80118b8:	4b4e      	ldr	r3, [pc, #312]	@ (80119f4 <USBD_SetConfig+0x150>)
 80118ba:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80118bc:	4b4d      	ldr	r3, [pc, #308]	@ (80119f4 <USBD_SetConfig+0x150>)
 80118be:	781b      	ldrb	r3, [r3, #0]
 80118c0:	2b01      	cmp	r3, #1
 80118c2:	d905      	bls.n	80118d0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80118c4:	6839      	ldr	r1, [r7, #0]
 80118c6:	6878      	ldr	r0, [r7, #4]
 80118c8:	f000 f985 	bl	8011bd6 <USBD_CtlError>
    return USBD_FAIL;
 80118cc:	2303      	movs	r3, #3
 80118ce:	e08c      	b.n	80119ea <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80118d6:	b2db      	uxtb	r3, r3
 80118d8:	2b02      	cmp	r3, #2
 80118da:	d002      	beq.n	80118e2 <USBD_SetConfig+0x3e>
 80118dc:	2b03      	cmp	r3, #3
 80118de:	d029      	beq.n	8011934 <USBD_SetConfig+0x90>
 80118e0:	e075      	b.n	80119ce <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80118e2:	4b44      	ldr	r3, [pc, #272]	@ (80119f4 <USBD_SetConfig+0x150>)
 80118e4:	781b      	ldrb	r3, [r3, #0]
 80118e6:	2b00      	cmp	r3, #0
 80118e8:	d020      	beq.n	801192c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80118ea:	4b42      	ldr	r3, [pc, #264]	@ (80119f4 <USBD_SetConfig+0x150>)
 80118ec:	781b      	ldrb	r3, [r3, #0]
 80118ee:	461a      	mov	r2, r3
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80118f4:	4b3f      	ldr	r3, [pc, #252]	@ (80119f4 <USBD_SetConfig+0x150>)
 80118f6:	781b      	ldrb	r3, [r3, #0]
 80118f8:	4619      	mov	r1, r3
 80118fa:	6878      	ldr	r0, [r7, #4]
 80118fc:	f7ff f835 	bl	801096a <USBD_SetClassConfig>
 8011900:	4603      	mov	r3, r0
 8011902:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8011904:	7bfb      	ldrb	r3, [r7, #15]
 8011906:	2b00      	cmp	r3, #0
 8011908:	d008      	beq.n	801191c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 801190a:	6839      	ldr	r1, [r7, #0]
 801190c:	6878      	ldr	r0, [r7, #4]
 801190e:	f000 f962 	bl	8011bd6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8011912:	687b      	ldr	r3, [r7, #4]
 8011914:	2202      	movs	r2, #2
 8011916:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801191a:	e065      	b.n	80119e8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801191c:	6878      	ldr	r0, [r7, #4]
 801191e:	f000 fa17 	bl	8011d50 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	2203      	movs	r2, #3
 8011926:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801192a:	e05d      	b.n	80119e8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 801192c:	6878      	ldr	r0, [r7, #4]
 801192e:	f000 fa0f 	bl	8011d50 <USBD_CtlSendStatus>
      break;
 8011932:	e059      	b.n	80119e8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8011934:	4b2f      	ldr	r3, [pc, #188]	@ (80119f4 <USBD_SetConfig+0x150>)
 8011936:	781b      	ldrb	r3, [r3, #0]
 8011938:	2b00      	cmp	r3, #0
 801193a:	d112      	bne.n	8011962 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801193c:	687b      	ldr	r3, [r7, #4]
 801193e:	2202      	movs	r2, #2
 8011940:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8011944:	4b2b      	ldr	r3, [pc, #172]	@ (80119f4 <USBD_SetConfig+0x150>)
 8011946:	781b      	ldrb	r3, [r3, #0]
 8011948:	461a      	mov	r2, r3
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801194e:	4b29      	ldr	r3, [pc, #164]	@ (80119f4 <USBD_SetConfig+0x150>)
 8011950:	781b      	ldrb	r3, [r3, #0]
 8011952:	4619      	mov	r1, r3
 8011954:	6878      	ldr	r0, [r7, #4]
 8011956:	f7ff f824 	bl	80109a2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801195a:	6878      	ldr	r0, [r7, #4]
 801195c:	f000 f9f8 	bl	8011d50 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8011960:	e042      	b.n	80119e8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8011962:	4b24      	ldr	r3, [pc, #144]	@ (80119f4 <USBD_SetConfig+0x150>)
 8011964:	781b      	ldrb	r3, [r3, #0]
 8011966:	461a      	mov	r2, r3
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	685b      	ldr	r3, [r3, #4]
 801196c:	429a      	cmp	r2, r3
 801196e:	d02a      	beq.n	80119c6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	685b      	ldr	r3, [r3, #4]
 8011974:	b2db      	uxtb	r3, r3
 8011976:	4619      	mov	r1, r3
 8011978:	6878      	ldr	r0, [r7, #4]
 801197a:	f7ff f812 	bl	80109a2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801197e:	4b1d      	ldr	r3, [pc, #116]	@ (80119f4 <USBD_SetConfig+0x150>)
 8011980:	781b      	ldrb	r3, [r3, #0]
 8011982:	461a      	mov	r2, r3
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8011988:	4b1a      	ldr	r3, [pc, #104]	@ (80119f4 <USBD_SetConfig+0x150>)
 801198a:	781b      	ldrb	r3, [r3, #0]
 801198c:	4619      	mov	r1, r3
 801198e:	6878      	ldr	r0, [r7, #4]
 8011990:	f7fe ffeb 	bl	801096a <USBD_SetClassConfig>
 8011994:	4603      	mov	r3, r0
 8011996:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8011998:	7bfb      	ldrb	r3, [r7, #15]
 801199a:	2b00      	cmp	r3, #0
 801199c:	d00f      	beq.n	80119be <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 801199e:	6839      	ldr	r1, [r7, #0]
 80119a0:	6878      	ldr	r0, [r7, #4]
 80119a2:	f000 f918 	bl	8011bd6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	685b      	ldr	r3, [r3, #4]
 80119aa:	b2db      	uxtb	r3, r3
 80119ac:	4619      	mov	r1, r3
 80119ae:	6878      	ldr	r0, [r7, #4]
 80119b0:	f7fe fff7 	bl	80109a2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	2202      	movs	r2, #2
 80119b8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80119bc:	e014      	b.n	80119e8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80119be:	6878      	ldr	r0, [r7, #4]
 80119c0:	f000 f9c6 	bl	8011d50 <USBD_CtlSendStatus>
      break;
 80119c4:	e010      	b.n	80119e8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80119c6:	6878      	ldr	r0, [r7, #4]
 80119c8:	f000 f9c2 	bl	8011d50 <USBD_CtlSendStatus>
      break;
 80119cc:	e00c      	b.n	80119e8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80119ce:	6839      	ldr	r1, [r7, #0]
 80119d0:	6878      	ldr	r0, [r7, #4]
 80119d2:	f000 f900 	bl	8011bd6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80119d6:	4b07      	ldr	r3, [pc, #28]	@ (80119f4 <USBD_SetConfig+0x150>)
 80119d8:	781b      	ldrb	r3, [r3, #0]
 80119da:	4619      	mov	r1, r3
 80119dc:	6878      	ldr	r0, [r7, #4]
 80119de:	f7fe ffe0 	bl	80109a2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80119e2:	2303      	movs	r3, #3
 80119e4:	73fb      	strb	r3, [r7, #15]
      break;
 80119e6:	bf00      	nop
  }

  return ret;
 80119e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80119ea:	4618      	mov	r0, r3
 80119ec:	3710      	adds	r7, #16
 80119ee:	46bd      	mov	sp, r7
 80119f0:	bd80      	pop	{r7, pc}
 80119f2:	bf00      	nop
 80119f4:	20010ab4 	.word	0x20010ab4

080119f8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80119f8:	b580      	push	{r7, lr}
 80119fa:	b082      	sub	sp, #8
 80119fc:	af00      	add	r7, sp, #0
 80119fe:	6078      	str	r0, [r7, #4]
 8011a00:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8011a02:	683b      	ldr	r3, [r7, #0]
 8011a04:	88db      	ldrh	r3, [r3, #6]
 8011a06:	2b01      	cmp	r3, #1
 8011a08:	d004      	beq.n	8011a14 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8011a0a:	6839      	ldr	r1, [r7, #0]
 8011a0c:	6878      	ldr	r0, [r7, #4]
 8011a0e:	f000 f8e2 	bl	8011bd6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8011a12:	e023      	b.n	8011a5c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011a1a:	b2db      	uxtb	r3, r3
 8011a1c:	2b02      	cmp	r3, #2
 8011a1e:	dc02      	bgt.n	8011a26 <USBD_GetConfig+0x2e>
 8011a20:	2b00      	cmp	r3, #0
 8011a22:	dc03      	bgt.n	8011a2c <USBD_GetConfig+0x34>
 8011a24:	e015      	b.n	8011a52 <USBD_GetConfig+0x5a>
 8011a26:	2b03      	cmp	r3, #3
 8011a28:	d00b      	beq.n	8011a42 <USBD_GetConfig+0x4a>
 8011a2a:	e012      	b.n	8011a52 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	2200      	movs	r2, #0
 8011a30:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8011a32:	687b      	ldr	r3, [r7, #4]
 8011a34:	3308      	adds	r3, #8
 8011a36:	2201      	movs	r2, #1
 8011a38:	4619      	mov	r1, r3
 8011a3a:	6878      	ldr	r0, [r7, #4]
 8011a3c:	f000 f948 	bl	8011cd0 <USBD_CtlSendData>
        break;
 8011a40:	e00c      	b.n	8011a5c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	3304      	adds	r3, #4
 8011a46:	2201      	movs	r2, #1
 8011a48:	4619      	mov	r1, r3
 8011a4a:	6878      	ldr	r0, [r7, #4]
 8011a4c:	f000 f940 	bl	8011cd0 <USBD_CtlSendData>
        break;
 8011a50:	e004      	b.n	8011a5c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8011a52:	6839      	ldr	r1, [r7, #0]
 8011a54:	6878      	ldr	r0, [r7, #4]
 8011a56:	f000 f8be 	bl	8011bd6 <USBD_CtlError>
        break;
 8011a5a:	bf00      	nop
}
 8011a5c:	bf00      	nop
 8011a5e:	3708      	adds	r7, #8
 8011a60:	46bd      	mov	sp, r7
 8011a62:	bd80      	pop	{r7, pc}

08011a64 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011a64:	b580      	push	{r7, lr}
 8011a66:	b082      	sub	sp, #8
 8011a68:	af00      	add	r7, sp, #0
 8011a6a:	6078      	str	r0, [r7, #4]
 8011a6c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011a6e:	687b      	ldr	r3, [r7, #4]
 8011a70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011a74:	b2db      	uxtb	r3, r3
 8011a76:	3b01      	subs	r3, #1
 8011a78:	2b02      	cmp	r3, #2
 8011a7a:	d81e      	bhi.n	8011aba <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8011a7c:	683b      	ldr	r3, [r7, #0]
 8011a7e:	88db      	ldrh	r3, [r3, #6]
 8011a80:	2b02      	cmp	r3, #2
 8011a82:	d004      	beq.n	8011a8e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8011a84:	6839      	ldr	r1, [r7, #0]
 8011a86:	6878      	ldr	r0, [r7, #4]
 8011a88:	f000 f8a5 	bl	8011bd6 <USBD_CtlError>
        break;
 8011a8c:	e01a      	b.n	8011ac4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	2201      	movs	r2, #1
 8011a92:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8011a94:	687b      	ldr	r3, [r7, #4]
 8011a96:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8011a9a:	2b00      	cmp	r3, #0
 8011a9c:	d005      	beq.n	8011aaa <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	68db      	ldr	r3, [r3, #12]
 8011aa2:	f043 0202 	orr.w	r2, r3, #2
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	330c      	adds	r3, #12
 8011aae:	2202      	movs	r2, #2
 8011ab0:	4619      	mov	r1, r3
 8011ab2:	6878      	ldr	r0, [r7, #4]
 8011ab4:	f000 f90c 	bl	8011cd0 <USBD_CtlSendData>
      break;
 8011ab8:	e004      	b.n	8011ac4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8011aba:	6839      	ldr	r1, [r7, #0]
 8011abc:	6878      	ldr	r0, [r7, #4]
 8011abe:	f000 f88a 	bl	8011bd6 <USBD_CtlError>
      break;
 8011ac2:	bf00      	nop
  }
}
 8011ac4:	bf00      	nop
 8011ac6:	3708      	adds	r7, #8
 8011ac8:	46bd      	mov	sp, r7
 8011aca:	bd80      	pop	{r7, pc}

08011acc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011acc:	b580      	push	{r7, lr}
 8011ace:	b082      	sub	sp, #8
 8011ad0:	af00      	add	r7, sp, #0
 8011ad2:	6078      	str	r0, [r7, #4]
 8011ad4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011ad6:	683b      	ldr	r3, [r7, #0]
 8011ad8:	885b      	ldrh	r3, [r3, #2]
 8011ada:	2b01      	cmp	r3, #1
 8011adc:	d107      	bne.n	8011aee <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	2201      	movs	r2, #1
 8011ae2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8011ae6:	6878      	ldr	r0, [r7, #4]
 8011ae8:	f000 f932 	bl	8011d50 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8011aec:	e013      	b.n	8011b16 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8011aee:	683b      	ldr	r3, [r7, #0]
 8011af0:	885b      	ldrh	r3, [r3, #2]
 8011af2:	2b02      	cmp	r3, #2
 8011af4:	d10b      	bne.n	8011b0e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8011af6:	683b      	ldr	r3, [r7, #0]
 8011af8:	889b      	ldrh	r3, [r3, #4]
 8011afa:	0a1b      	lsrs	r3, r3, #8
 8011afc:	b29b      	uxth	r3, r3
 8011afe:	b2da      	uxtb	r2, r3
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8011b06:	6878      	ldr	r0, [r7, #4]
 8011b08:	f000 f922 	bl	8011d50 <USBD_CtlSendStatus>
}
 8011b0c:	e003      	b.n	8011b16 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8011b0e:	6839      	ldr	r1, [r7, #0]
 8011b10:	6878      	ldr	r0, [r7, #4]
 8011b12:	f000 f860 	bl	8011bd6 <USBD_CtlError>
}
 8011b16:	bf00      	nop
 8011b18:	3708      	adds	r7, #8
 8011b1a:	46bd      	mov	sp, r7
 8011b1c:	bd80      	pop	{r7, pc}

08011b1e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011b1e:	b580      	push	{r7, lr}
 8011b20:	b082      	sub	sp, #8
 8011b22:	af00      	add	r7, sp, #0
 8011b24:	6078      	str	r0, [r7, #4]
 8011b26:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011b28:	687b      	ldr	r3, [r7, #4]
 8011b2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011b2e:	b2db      	uxtb	r3, r3
 8011b30:	3b01      	subs	r3, #1
 8011b32:	2b02      	cmp	r3, #2
 8011b34:	d80b      	bhi.n	8011b4e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011b36:	683b      	ldr	r3, [r7, #0]
 8011b38:	885b      	ldrh	r3, [r3, #2]
 8011b3a:	2b01      	cmp	r3, #1
 8011b3c:	d10c      	bne.n	8011b58 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8011b3e:	687b      	ldr	r3, [r7, #4]
 8011b40:	2200      	movs	r2, #0
 8011b42:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8011b46:	6878      	ldr	r0, [r7, #4]
 8011b48:	f000 f902 	bl	8011d50 <USBD_CtlSendStatus>
      }
      break;
 8011b4c:	e004      	b.n	8011b58 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8011b4e:	6839      	ldr	r1, [r7, #0]
 8011b50:	6878      	ldr	r0, [r7, #4]
 8011b52:	f000 f840 	bl	8011bd6 <USBD_CtlError>
      break;
 8011b56:	e000      	b.n	8011b5a <USBD_ClrFeature+0x3c>
      break;
 8011b58:	bf00      	nop
  }
}
 8011b5a:	bf00      	nop
 8011b5c:	3708      	adds	r7, #8
 8011b5e:	46bd      	mov	sp, r7
 8011b60:	bd80      	pop	{r7, pc}

08011b62 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8011b62:	b580      	push	{r7, lr}
 8011b64:	b084      	sub	sp, #16
 8011b66:	af00      	add	r7, sp, #0
 8011b68:	6078      	str	r0, [r7, #4]
 8011b6a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8011b6c:	683b      	ldr	r3, [r7, #0]
 8011b6e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8011b70:	68fb      	ldr	r3, [r7, #12]
 8011b72:	781a      	ldrb	r2, [r3, #0]
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8011b78:	68fb      	ldr	r3, [r7, #12]
 8011b7a:	3301      	adds	r3, #1
 8011b7c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8011b7e:	68fb      	ldr	r3, [r7, #12]
 8011b80:	781a      	ldrb	r2, [r3, #0]
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8011b86:	68fb      	ldr	r3, [r7, #12]
 8011b88:	3301      	adds	r3, #1
 8011b8a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8011b8c:	68f8      	ldr	r0, [r7, #12]
 8011b8e:	f7ff fa13 	bl	8010fb8 <SWAPBYTE>
 8011b92:	4603      	mov	r3, r0
 8011b94:	461a      	mov	r2, r3
 8011b96:	687b      	ldr	r3, [r7, #4]
 8011b98:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8011b9a:	68fb      	ldr	r3, [r7, #12]
 8011b9c:	3301      	adds	r3, #1
 8011b9e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011ba0:	68fb      	ldr	r3, [r7, #12]
 8011ba2:	3301      	adds	r3, #1
 8011ba4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8011ba6:	68f8      	ldr	r0, [r7, #12]
 8011ba8:	f7ff fa06 	bl	8010fb8 <SWAPBYTE>
 8011bac:	4603      	mov	r3, r0
 8011bae:	461a      	mov	r2, r3
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8011bb4:	68fb      	ldr	r3, [r7, #12]
 8011bb6:	3301      	adds	r3, #1
 8011bb8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011bba:	68fb      	ldr	r3, [r7, #12]
 8011bbc:	3301      	adds	r3, #1
 8011bbe:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8011bc0:	68f8      	ldr	r0, [r7, #12]
 8011bc2:	f7ff f9f9 	bl	8010fb8 <SWAPBYTE>
 8011bc6:	4603      	mov	r3, r0
 8011bc8:	461a      	mov	r2, r3
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	80da      	strh	r2, [r3, #6]
}
 8011bce:	bf00      	nop
 8011bd0:	3710      	adds	r7, #16
 8011bd2:	46bd      	mov	sp, r7
 8011bd4:	bd80      	pop	{r7, pc}

08011bd6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011bd6:	b580      	push	{r7, lr}
 8011bd8:	b082      	sub	sp, #8
 8011bda:	af00      	add	r7, sp, #0
 8011bdc:	6078      	str	r0, [r7, #4]
 8011bde:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8011be0:	2180      	movs	r1, #128	@ 0x80
 8011be2:	6878      	ldr	r0, [r7, #4]
 8011be4:	f006 fd0e 	bl	8018604 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8011be8:	2100      	movs	r1, #0
 8011bea:	6878      	ldr	r0, [r7, #4]
 8011bec:	f006 fd0a 	bl	8018604 <USBD_LL_StallEP>
}
 8011bf0:	bf00      	nop
 8011bf2:	3708      	adds	r7, #8
 8011bf4:	46bd      	mov	sp, r7
 8011bf6:	bd80      	pop	{r7, pc}

08011bf8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8011bf8:	b580      	push	{r7, lr}
 8011bfa:	b086      	sub	sp, #24
 8011bfc:	af00      	add	r7, sp, #0
 8011bfe:	60f8      	str	r0, [r7, #12]
 8011c00:	60b9      	str	r1, [r7, #8]
 8011c02:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8011c04:	2300      	movs	r3, #0
 8011c06:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8011c08:	68fb      	ldr	r3, [r7, #12]
 8011c0a:	2b00      	cmp	r3, #0
 8011c0c:	d042      	beq.n	8011c94 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8011c0e:	68fb      	ldr	r3, [r7, #12]
 8011c10:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8011c12:	6938      	ldr	r0, [r7, #16]
 8011c14:	f000 f842 	bl	8011c9c <USBD_GetLen>
 8011c18:	4603      	mov	r3, r0
 8011c1a:	3301      	adds	r3, #1
 8011c1c:	005b      	lsls	r3, r3, #1
 8011c1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011c22:	d808      	bhi.n	8011c36 <USBD_GetString+0x3e>
 8011c24:	6938      	ldr	r0, [r7, #16]
 8011c26:	f000 f839 	bl	8011c9c <USBD_GetLen>
 8011c2a:	4603      	mov	r3, r0
 8011c2c:	3301      	adds	r3, #1
 8011c2e:	b29b      	uxth	r3, r3
 8011c30:	005b      	lsls	r3, r3, #1
 8011c32:	b29a      	uxth	r2, r3
 8011c34:	e001      	b.n	8011c3a <USBD_GetString+0x42>
 8011c36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011c3a:	687b      	ldr	r3, [r7, #4]
 8011c3c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8011c3e:	7dfb      	ldrb	r3, [r7, #23]
 8011c40:	68ba      	ldr	r2, [r7, #8]
 8011c42:	4413      	add	r3, r2
 8011c44:	687a      	ldr	r2, [r7, #4]
 8011c46:	7812      	ldrb	r2, [r2, #0]
 8011c48:	701a      	strb	r2, [r3, #0]
  idx++;
 8011c4a:	7dfb      	ldrb	r3, [r7, #23]
 8011c4c:	3301      	adds	r3, #1
 8011c4e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8011c50:	7dfb      	ldrb	r3, [r7, #23]
 8011c52:	68ba      	ldr	r2, [r7, #8]
 8011c54:	4413      	add	r3, r2
 8011c56:	2203      	movs	r2, #3
 8011c58:	701a      	strb	r2, [r3, #0]
  idx++;
 8011c5a:	7dfb      	ldrb	r3, [r7, #23]
 8011c5c:	3301      	adds	r3, #1
 8011c5e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8011c60:	e013      	b.n	8011c8a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8011c62:	7dfb      	ldrb	r3, [r7, #23]
 8011c64:	68ba      	ldr	r2, [r7, #8]
 8011c66:	4413      	add	r3, r2
 8011c68:	693a      	ldr	r2, [r7, #16]
 8011c6a:	7812      	ldrb	r2, [r2, #0]
 8011c6c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8011c6e:	693b      	ldr	r3, [r7, #16]
 8011c70:	3301      	adds	r3, #1
 8011c72:	613b      	str	r3, [r7, #16]
    idx++;
 8011c74:	7dfb      	ldrb	r3, [r7, #23]
 8011c76:	3301      	adds	r3, #1
 8011c78:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8011c7a:	7dfb      	ldrb	r3, [r7, #23]
 8011c7c:	68ba      	ldr	r2, [r7, #8]
 8011c7e:	4413      	add	r3, r2
 8011c80:	2200      	movs	r2, #0
 8011c82:	701a      	strb	r2, [r3, #0]
    idx++;
 8011c84:	7dfb      	ldrb	r3, [r7, #23]
 8011c86:	3301      	adds	r3, #1
 8011c88:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8011c8a:	693b      	ldr	r3, [r7, #16]
 8011c8c:	781b      	ldrb	r3, [r3, #0]
 8011c8e:	2b00      	cmp	r3, #0
 8011c90:	d1e7      	bne.n	8011c62 <USBD_GetString+0x6a>
 8011c92:	e000      	b.n	8011c96 <USBD_GetString+0x9e>
    return;
 8011c94:	bf00      	nop
  }
}
 8011c96:	3718      	adds	r7, #24
 8011c98:	46bd      	mov	sp, r7
 8011c9a:	bd80      	pop	{r7, pc}

08011c9c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8011c9c:	b480      	push	{r7}
 8011c9e:	b085      	sub	sp, #20
 8011ca0:	af00      	add	r7, sp, #0
 8011ca2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8011ca4:	2300      	movs	r3, #0
 8011ca6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8011cac:	e005      	b.n	8011cba <USBD_GetLen+0x1e>
  {
    len++;
 8011cae:	7bfb      	ldrb	r3, [r7, #15]
 8011cb0:	3301      	adds	r3, #1
 8011cb2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8011cb4:	68bb      	ldr	r3, [r7, #8]
 8011cb6:	3301      	adds	r3, #1
 8011cb8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8011cba:	68bb      	ldr	r3, [r7, #8]
 8011cbc:	781b      	ldrb	r3, [r3, #0]
 8011cbe:	2b00      	cmp	r3, #0
 8011cc0:	d1f5      	bne.n	8011cae <USBD_GetLen+0x12>
  }

  return len;
 8011cc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8011cc4:	4618      	mov	r0, r3
 8011cc6:	3714      	adds	r7, #20
 8011cc8:	46bd      	mov	sp, r7
 8011cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cce:	4770      	bx	lr

08011cd0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8011cd0:	b580      	push	{r7, lr}
 8011cd2:	b084      	sub	sp, #16
 8011cd4:	af00      	add	r7, sp, #0
 8011cd6:	60f8      	str	r0, [r7, #12]
 8011cd8:	60b9      	str	r1, [r7, #8]
 8011cda:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8011cdc:	68fb      	ldr	r3, [r7, #12]
 8011cde:	2202      	movs	r2, #2
 8011ce0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8011ce4:	68fb      	ldr	r3, [r7, #12]
 8011ce6:	687a      	ldr	r2, [r7, #4]
 8011ce8:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8011cea:	68fb      	ldr	r3, [r7, #12]
 8011cec:	68ba      	ldr	r2, [r7, #8]
 8011cee:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8011cf0:	68fb      	ldr	r3, [r7, #12]
 8011cf2:	687a      	ldr	r2, [r7, #4]
 8011cf4:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	68ba      	ldr	r2, [r7, #8]
 8011cfa:	2100      	movs	r1, #0
 8011cfc:	68f8      	ldr	r0, [r7, #12]
 8011cfe:	f006 fd0a 	bl	8018716 <USBD_LL_Transmit>

  return USBD_OK;
 8011d02:	2300      	movs	r3, #0
}
 8011d04:	4618      	mov	r0, r3
 8011d06:	3710      	adds	r7, #16
 8011d08:	46bd      	mov	sp, r7
 8011d0a:	bd80      	pop	{r7, pc}

08011d0c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8011d0c:	b580      	push	{r7, lr}
 8011d0e:	b084      	sub	sp, #16
 8011d10:	af00      	add	r7, sp, #0
 8011d12:	60f8      	str	r0, [r7, #12]
 8011d14:	60b9      	str	r1, [r7, #8]
 8011d16:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	68ba      	ldr	r2, [r7, #8]
 8011d1c:	2100      	movs	r1, #0
 8011d1e:	68f8      	ldr	r0, [r7, #12]
 8011d20:	f006 fcf9 	bl	8018716 <USBD_LL_Transmit>

  return USBD_OK;
 8011d24:	2300      	movs	r3, #0
}
 8011d26:	4618      	mov	r0, r3
 8011d28:	3710      	adds	r7, #16
 8011d2a:	46bd      	mov	sp, r7
 8011d2c:	bd80      	pop	{r7, pc}

08011d2e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8011d2e:	b580      	push	{r7, lr}
 8011d30:	b084      	sub	sp, #16
 8011d32:	af00      	add	r7, sp, #0
 8011d34:	60f8      	str	r0, [r7, #12]
 8011d36:	60b9      	str	r1, [r7, #8]
 8011d38:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8011d3a:	687b      	ldr	r3, [r7, #4]
 8011d3c:	68ba      	ldr	r2, [r7, #8]
 8011d3e:	2100      	movs	r1, #0
 8011d40:	68f8      	ldr	r0, [r7, #12]
 8011d42:	f006 fd09 	bl	8018758 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011d46:	2300      	movs	r3, #0
}
 8011d48:	4618      	mov	r0, r3
 8011d4a:	3710      	adds	r7, #16
 8011d4c:	46bd      	mov	sp, r7
 8011d4e:	bd80      	pop	{r7, pc}

08011d50 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8011d50:	b580      	push	{r7, lr}
 8011d52:	b082      	sub	sp, #8
 8011d54:	af00      	add	r7, sp, #0
 8011d56:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	2204      	movs	r2, #4
 8011d5c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8011d60:	2300      	movs	r3, #0
 8011d62:	2200      	movs	r2, #0
 8011d64:	2100      	movs	r1, #0
 8011d66:	6878      	ldr	r0, [r7, #4]
 8011d68:	f006 fcd5 	bl	8018716 <USBD_LL_Transmit>

  return USBD_OK;
 8011d6c:	2300      	movs	r3, #0
}
 8011d6e:	4618      	mov	r0, r3
 8011d70:	3708      	adds	r7, #8
 8011d72:	46bd      	mov	sp, r7
 8011d74:	bd80      	pop	{r7, pc}

08011d76 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8011d76:	b580      	push	{r7, lr}
 8011d78:	b082      	sub	sp, #8
 8011d7a:	af00      	add	r7, sp, #0
 8011d7c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8011d7e:	687b      	ldr	r3, [r7, #4]
 8011d80:	2205      	movs	r2, #5
 8011d82:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011d86:	2300      	movs	r3, #0
 8011d88:	2200      	movs	r2, #0
 8011d8a:	2100      	movs	r1, #0
 8011d8c:	6878      	ldr	r0, [r7, #4]
 8011d8e:	f006 fce3 	bl	8018758 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011d92:	2300      	movs	r3, #0
}
 8011d94:	4618      	mov	r0, r3
 8011d96:	3708      	adds	r7, #8
 8011d98:	46bd      	mov	sp, r7
 8011d9a:	bd80      	pop	{r7, pc}

08011d9c <aci_gap_set_non_discoverable>:
 */

#include "auto/ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 8011d9c:	b580      	push	{r7, lr}
 8011d9e:	b088      	sub	sp, #32
 8011da0:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8011da2:	2300      	movs	r3, #0
 8011da4:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8011da6:	f107 0308 	add.w	r3, r7, #8
 8011daa:	2218      	movs	r2, #24
 8011dac:	2100      	movs	r1, #0
 8011dae:	4618      	mov	r0, r3
 8011db0:	f001 f92d 	bl	801300e <Osal_MemSet>
  rq.ogf = 0x3f;
 8011db4:	233f      	movs	r3, #63	@ 0x3f
 8011db6:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 8011db8:	2381      	movs	r3, #129	@ 0x81
 8011dba:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8011dbc:	1dfb      	adds	r3, r7, #7
 8011dbe:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8011dc0:	2301      	movs	r3, #1
 8011dc2:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8011dc4:	f107 0308 	add.w	r3, r7, #8
 8011dc8:	2100      	movs	r1, #0
 8011dca:	4618      	mov	r0, r3
 8011dcc:	f001 fba8 	bl	8013520 <hci_send_req>
 8011dd0:	4603      	mov	r3, r0
 8011dd2:	2b00      	cmp	r3, #0
 8011dd4:	da01      	bge.n	8011dda <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 8011dd6:	23ff      	movs	r3, #255	@ 0xff
 8011dd8:	e000      	b.n	8011ddc <aci_gap_set_non_discoverable+0x40>
  return status;
 8011dda:	79fb      	ldrb	r3, [r7, #7]
}
 8011ddc:	4618      	mov	r0, r3
 8011dde:	3720      	adds	r7, #32
 8011de0:	46bd      	mov	sp, r7
 8011de2:	bd80      	pop	{r7, pc}

08011de4 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 8011de4:	b5b0      	push	{r4, r5, r7, lr}
 8011de6:	b0ce      	sub	sp, #312	@ 0x138
 8011de8:	af00      	add	r7, sp, #0
 8011dea:	4605      	mov	r5, r0
 8011dec:	460c      	mov	r4, r1
 8011dee:	4610      	mov	r0, r2
 8011df0:	4619      	mov	r1, r3
 8011df2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011df6:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8011dfa:	462a      	mov	r2, r5
 8011dfc:	701a      	strb	r2, [r3, #0]
 8011dfe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011e02:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8011e06:	4622      	mov	r2, r4
 8011e08:	801a      	strh	r2, [r3, #0]
 8011e0a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011e0e:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 8011e12:	4602      	mov	r2, r0
 8011e14:	801a      	strh	r2, [r3, #0]
 8011e16:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011e1a:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8011e1e:	460a      	mov	r2, r1
 8011e20:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 8011e22:	f107 0310 	add.w	r3, r7, #16
 8011e26:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 8011e2a:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 8011e2e:	3308      	adds	r3, #8
 8011e30:	f107 0210 	add.w	r2, r7, #16
 8011e34:	4413      	add	r3, r2
 8011e36:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8011e3a:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8011e3e:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8011e42:	4413      	add	r3, r2
 8011e44:	3309      	adds	r3, #9
 8011e46:	f107 0210 	add.w	r2, r7, #16
 8011e4a:	4413      	add	r3, r2
 8011e4c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8011e50:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011e54:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8011e58:	2200      	movs	r2, #0
 8011e5a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8011e5c:	2300      	movs	r3, #0
 8011e5e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 8011e62:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8011e66:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8011e6a:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 8011e6e:	7812      	ldrb	r2, [r2, #0]
 8011e70:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8011e72:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011e76:	3301      	adds	r3, #1
 8011e78:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 8011e7c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8011e80:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8011e84:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 8011e88:	8812      	ldrh	r2, [r2, #0]
 8011e8a:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 8011e8e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011e92:	3302      	adds	r3, #2
 8011e94:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 8011e98:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8011e9c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8011ea0:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 8011ea4:	8812      	ldrh	r2, [r2, #0]
 8011ea6:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 8011eaa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011eae:	3302      	adds	r3, #2
 8011eb0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 8011eb4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8011eb8:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8011ebc:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8011ec0:	7812      	ldrb	r2, [r2, #0]
 8011ec2:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8011ec4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011ec8:	3301      	adds	r3, #1
 8011eca:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 8011ece:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8011ed2:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 8011ed6:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8011ed8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011edc:	3301      	adds	r3, #1
 8011ede:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 8011ee2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8011ee6:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8011eea:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 8011eec:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011ef0:	3301      	adds	r3, #1
 8011ef2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 8011ef6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8011efa:	3308      	adds	r3, #8
 8011efc:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8011f00:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 8011f04:	4618      	mov	r0, r3
 8011f06:	f001 f872 	bl	8012fee <Osal_MemCpy>
    index_input += Local_Name_Length;
 8011f0a:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 8011f0e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8011f12:	4413      	add	r3, r2
 8011f14:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 8011f18:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8011f1c:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8011f20:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8011f22:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011f26:	3301      	adds	r3, #1
 8011f28:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 8011f2c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8011f30:	3301      	adds	r3, #1
 8011f32:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8011f36:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 8011f3a:	4618      	mov	r0, r3
 8011f3c:	f001 f857 	bl	8012fee <Osal_MemCpy>
    index_input += Service_Uuid_length;
 8011f40:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8011f44:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8011f48:	4413      	add	r3, r2
 8011f4a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 8011f4e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8011f52:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8011f56:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8011f58:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011f5c:	3302      	adds	r3, #2
 8011f5e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 8011f62:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8011f66:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 8011f6a:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 8011f6c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011f70:	3302      	adds	r3, #2
 8011f72:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8011f76:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8011f7a:	2218      	movs	r2, #24
 8011f7c:	2100      	movs	r1, #0
 8011f7e:	4618      	mov	r0, r3
 8011f80:	f001 f845 	bl	801300e <Osal_MemSet>
  rq.ogf = 0x3f;
 8011f84:	233f      	movs	r3, #63	@ 0x3f
 8011f86:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 8011f8a:	2383      	movs	r3, #131	@ 0x83
 8011f8c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8011f90:	f107 0310 	add.w	r3, r7, #16
 8011f94:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8011f98:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011f9c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8011fa0:	f107 030f 	add.w	r3, r7, #15
 8011fa4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8011fa8:	2301      	movs	r3, #1
 8011faa:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8011fae:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8011fb2:	2100      	movs	r1, #0
 8011fb4:	4618      	mov	r0, r3
 8011fb6:	f001 fab3 	bl	8013520 <hci_send_req>
 8011fba:	4603      	mov	r3, r0
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	da01      	bge.n	8011fc4 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 8011fc0:	23ff      	movs	r3, #255	@ 0xff
 8011fc2:	e004      	b.n	8011fce <aci_gap_set_discoverable+0x1ea>
  return status;
 8011fc4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011fc8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8011fcc:	781b      	ldrb	r3, [r3, #0]
}
 8011fce:	4618      	mov	r0, r3
 8011fd0:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8011fd4:	46bd      	mov	sp, r7
 8011fd6:	bdb0      	pop	{r4, r5, r7, pc}

08011fd8 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 8011fd8:	b580      	push	{r7, lr}
 8011fda:	b0cc      	sub	sp, #304	@ 0x130
 8011fdc:	af00      	add	r7, sp, #0
 8011fde:	4602      	mov	r2, r0
 8011fe0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8011fe4:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8011fe8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 8011fea:	f107 0310 	add.w	r3, r7, #16
 8011fee:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8011ff2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8011ff6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8011ffa:	2200      	movs	r2, #0
 8011ffc:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8011ffe:	2300      	movs	r3, #0
 8012000:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 8012004:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012008:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801200c:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8012010:	7812      	ldrb	r2, [r2, #0]
 8012012:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8012014:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012018:	3301      	adds	r3, #1
 801201a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 801201e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012022:	2218      	movs	r2, #24
 8012024:	2100      	movs	r1, #0
 8012026:	4618      	mov	r0, r3
 8012028:	f000 fff1 	bl	801300e <Osal_MemSet>
  rq.ogf = 0x3f;
 801202c:	233f      	movs	r3, #63	@ 0x3f
 801202e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 8012032:	2385      	movs	r3, #133	@ 0x85
 8012034:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8012038:	f107 0310 	add.w	r3, r7, #16
 801203c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8012040:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012044:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8012048:	f107 030f 	add.w	r3, r7, #15
 801204c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8012050:	2301      	movs	r3, #1
 8012052:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8012056:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801205a:	2100      	movs	r1, #0
 801205c:	4618      	mov	r0, r3
 801205e:	f001 fa5f 	bl	8013520 <hci_send_req>
 8012062:	4603      	mov	r3, r0
 8012064:	2b00      	cmp	r3, #0
 8012066:	da01      	bge.n	801206c <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 8012068:	23ff      	movs	r3, #255	@ 0xff
 801206a:	e004      	b.n	8012076 <aci_gap_set_io_capability+0x9e>
  return status;
 801206c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012070:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012074:	781b      	ldrb	r3, [r3, #0]
}
 8012076:	4618      	mov	r0, r3
 8012078:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 801207c:	46bd      	mov	sp, r7
 801207e:	bd80      	pop	{r7, pc}

08012080 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 8012080:	b5b0      	push	{r4, r5, r7, lr}
 8012082:	b0cc      	sub	sp, #304	@ 0x130
 8012084:	af00      	add	r7, sp, #0
 8012086:	4605      	mov	r5, r0
 8012088:	460c      	mov	r4, r1
 801208a:	4610      	mov	r0, r2
 801208c:	4619      	mov	r1, r3
 801208e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012092:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8012096:	462a      	mov	r2, r5
 8012098:	701a      	strb	r2, [r3, #0]
 801209a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801209e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80120a2:	4622      	mov	r2, r4
 80120a4:	701a      	strb	r2, [r3, #0]
 80120a6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80120aa:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80120ae:	4602      	mov	r2, r0
 80120b0:	701a      	strb	r2, [r3, #0]
 80120b2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80120b6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80120ba:	460a      	mov	r2, r1
 80120bc:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 80120be:	f107 0310 	add.w	r3, r7, #16
 80120c2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80120c6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80120ca:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80120ce:	2200      	movs	r2, #0
 80120d0:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80120d2:	2300      	movs	r3, #0
 80120d4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 80120d8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80120dc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80120e0:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80120e4:	7812      	ldrb	r2, [r2, #0]
 80120e6:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80120e8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80120ec:	3301      	adds	r3, #1
 80120ee:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 80120f2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80120f6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80120fa:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80120fe:	7812      	ldrb	r2, [r2, #0]
 8012100:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8012102:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012106:	3301      	adds	r3, #1
 8012108:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 801210c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012110:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012114:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8012118:	7812      	ldrb	r2, [r2, #0]
 801211a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 801211c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012120:	3301      	adds	r3, #1
 8012122:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 8012126:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801212a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801212e:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8012132:	7812      	ldrb	r2, [r2, #0]
 8012134:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 8012136:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801213a:	3301      	adds	r3, #1
 801213c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 8012140:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012144:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 8012148:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 801214a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801214e:	3301      	adds	r3, #1
 8012150:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 8012154:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012158:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 801215c:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 801215e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012162:	3301      	adds	r3, #1
 8012164:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 8012168:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801216c:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 8012170:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8012172:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012176:	3301      	adds	r3, #1
 8012178:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 801217c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012180:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8012184:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 8012188:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801218c:	3304      	adds	r3, #4
 801218e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 8012192:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012196:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 801219a:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 801219c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80121a0:	3301      	adds	r3, #1
 80121a2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80121a6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80121aa:	2218      	movs	r2, #24
 80121ac:	2100      	movs	r1, #0
 80121ae:	4618      	mov	r0, r3
 80121b0:	f000 ff2d 	bl	801300e <Osal_MemSet>
  rq.ogf = 0x3f;
 80121b4:	233f      	movs	r3, #63	@ 0x3f
 80121b6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 80121ba:	2386      	movs	r3, #134	@ 0x86
 80121bc:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80121c0:	f107 0310 	add.w	r3, r7, #16
 80121c4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80121c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80121cc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80121d0:	f107 030f 	add.w	r3, r7, #15
 80121d4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80121d8:	2301      	movs	r3, #1
 80121da:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80121de:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80121e2:	2100      	movs	r1, #0
 80121e4:	4618      	mov	r0, r3
 80121e6:	f001 f99b 	bl	8013520 <hci_send_req>
 80121ea:	4603      	mov	r3, r0
 80121ec:	2b00      	cmp	r3, #0
 80121ee:	da01      	bge.n	80121f4 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 80121f0:	23ff      	movs	r3, #255	@ 0xff
 80121f2:	e004      	b.n	80121fe <aci_gap_set_authentication_requirement+0x17e>
  return status;
 80121f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80121f8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80121fc:	781b      	ldrb	r3, [r3, #0]
}
 80121fe:	4618      	mov	r0, r3
 8012200:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8012204:	46bd      	mov	sp, r7
 8012206:	bdb0      	pop	{r4, r5, r7, pc}

08012208 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 8012208:	b580      	push	{r7, lr}
 801220a:	b0cc      	sub	sp, #304	@ 0x130
 801220c:	af00      	add	r7, sp, #0
 801220e:	4602      	mov	r2, r0
 8012210:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012214:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8012218:	6019      	str	r1, [r3, #0]
 801221a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801221e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8012222:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 8012224:	f107 0310 	add.w	r3, r7, #16
 8012228:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 801222c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012230:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012234:	2200      	movs	r2, #0
 8012236:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8012238:	2300      	movs	r3, #0
 801223a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 801223e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012242:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012246:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 801224a:	8812      	ldrh	r2, [r2, #0]
 801224c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 801224e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012252:	3302      	adds	r3, #2
 8012254:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 8012258:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801225c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012260:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8012264:	6812      	ldr	r2, [r2, #0]
 8012266:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 801226a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801226e:	3304      	adds	r3, #4
 8012270:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8012274:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012278:	2218      	movs	r2, #24
 801227a:	2100      	movs	r1, #0
 801227c:	4618      	mov	r0, r3
 801227e:	f000 fec6 	bl	801300e <Osal_MemSet>
  rq.ogf = 0x3f;
 8012282:	233f      	movs	r3, #63	@ 0x3f
 8012284:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 8012288:	2388      	movs	r3, #136	@ 0x88
 801228a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 801228e:	f107 0310 	add.w	r3, r7, #16
 8012292:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8012296:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801229a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 801229e:	f107 030f 	add.w	r3, r7, #15
 80122a2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80122a6:	2301      	movs	r3, #1
 80122a8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80122ac:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80122b0:	2100      	movs	r1, #0
 80122b2:	4618      	mov	r0, r3
 80122b4:	f001 f934 	bl	8013520 <hci_send_req>
 80122b8:	4603      	mov	r3, r0
 80122ba:	2b00      	cmp	r3, #0
 80122bc:	da01      	bge.n	80122c2 <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 80122be:	23ff      	movs	r3, #255	@ 0xff
 80122c0:	e004      	b.n	80122cc <aci_gap_pass_key_resp+0xc4>
  return status;
 80122c2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80122c6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80122ca:	781b      	ldrb	r3, [r3, #0]
}
 80122cc:	4618      	mov	r0, r3
 80122ce:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80122d2:	46bd      	mov	sp, r7
 80122d4:	bd80      	pop	{r7, pc}

080122d6 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 80122d6:	b590      	push	{r4, r7, lr}
 80122d8:	b0cd      	sub	sp, #308	@ 0x134
 80122da:	af00      	add	r7, sp, #0
 80122dc:	4604      	mov	r4, r0
 80122de:	4608      	mov	r0, r1
 80122e0:	4611      	mov	r1, r2
 80122e2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80122e6:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 80122ea:	6013      	str	r3, [r2, #0]
 80122ec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80122f0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80122f4:	4622      	mov	r2, r4
 80122f6:	701a      	strb	r2, [r3, #0]
 80122f8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80122fc:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8012300:	4602      	mov	r2, r0
 8012302:	701a      	strb	r2, [r3, #0]
 8012304:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012308:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 801230c:	460a      	mov	r2, r1
 801230e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8012310:	f107 0310 	add.w	r3, r7, #16
 8012314:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8012318:	f107 0308 	add.w	r3, r7, #8
 801231c:	2207      	movs	r2, #7
 801231e:	2100      	movs	r1, #0
 8012320:	4618      	mov	r0, r3
 8012322:	f000 fe74 	bl	801300e <Osal_MemSet>
  int index_input = 0;
 8012326:	2300      	movs	r3, #0
 8012328:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 801232c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012330:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012334:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8012338:	7812      	ldrb	r2, [r2, #0]
 801233a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 801233c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012340:	3301      	adds	r3, #1
 8012342:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 8012346:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801234a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801234e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8012352:	7812      	ldrb	r2, [r2, #0]
 8012354:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8012356:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801235a:	3301      	adds	r3, #1
 801235c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 8012360:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012364:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012368:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 801236c:	7812      	ldrb	r2, [r2, #0]
 801236e:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8012370:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012374:	3301      	adds	r3, #1
 8012376:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 801237a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801237e:	2218      	movs	r2, #24
 8012380:	2100      	movs	r1, #0
 8012382:	4618      	mov	r0, r3
 8012384:	f000 fe43 	bl	801300e <Osal_MemSet>
  rq.ogf = 0x3f;
 8012388:	233f      	movs	r3, #63	@ 0x3f
 801238a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 801238e:	238a      	movs	r3, #138	@ 0x8a
 8012390:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8012394:	f107 0310 	add.w	r3, r7, #16
 8012398:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 801239c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80123a0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 80123a4:	f107 0308 	add.w	r3, r7, #8
 80123a8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 80123ac:	2307      	movs	r3, #7
 80123ae:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80123b2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80123b6:	2100      	movs	r1, #0
 80123b8:	4618      	mov	r0, r3
 80123ba:	f001 f8b1 	bl	8013520 <hci_send_req>
 80123be:	4603      	mov	r3, r0
 80123c0:	2b00      	cmp	r3, #0
 80123c2:	da01      	bge.n	80123c8 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 80123c4:	23ff      	movs	r3, #255	@ 0xff
 80123c6:	e02e      	b.n	8012426 <aci_gap_init+0x150>
  if ( resp.Status )
 80123c8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80123cc:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80123d0:	781b      	ldrb	r3, [r3, #0]
 80123d2:	2b00      	cmp	r3, #0
 80123d4:	d005      	beq.n	80123e2 <aci_gap_init+0x10c>
    return resp.Status;
 80123d6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80123da:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80123de:	781b      	ldrb	r3, [r3, #0]
 80123e0:	e021      	b.n	8012426 <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 80123e2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80123e6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80123ea:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80123ee:	b29a      	uxth	r2, r3
 80123f0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80123f4:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80123f8:	681b      	ldr	r3, [r3, #0]
 80123fa:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 80123fc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012400:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8012404:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8012408:	b29a      	uxth	r2, r3
 801240a:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 801240e:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 8012410:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012414:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8012418:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 801241c:	b29a      	uxth	r2, r3
 801241e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8012422:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8012424:	2300      	movs	r3, #0
}
 8012426:	4618      	mov	r0, r3
 8012428:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 801242c:	46bd      	mov	sp, r7
 801242e:	bd90      	pop	{r4, r7, pc}

08012430 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 8012430:	b580      	push	{r7, lr}
 8012432:	b0cc      	sub	sp, #304	@ 0x130
 8012434:	af00      	add	r7, sp, #0
 8012436:	4602      	mov	r2, r0
 8012438:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801243c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8012440:	6019      	str	r1, [r3, #0]
 8012442:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012446:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 801244a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 801244c:	f107 0310 	add.w	r3, r7, #16
 8012450:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8012454:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012458:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 801245c:	2200      	movs	r2, #0
 801245e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8012460:	2300      	movs	r3, #0
 8012462:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 8012466:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801246a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801246e:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8012472:	7812      	ldrb	r2, [r2, #0]
 8012474:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8012476:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801247a:	3301      	adds	r3, #1
 801247c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 8012480:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012484:	1c58      	adds	r0, r3, #1
 8012486:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801248a:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 801248e:	781a      	ldrb	r2, [r3, #0]
 8012490:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012494:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8012498:	6819      	ldr	r1, [r3, #0]
 801249a:	f000 fda8 	bl	8012fee <Osal_MemCpy>
  index_input += AdvDataLen;
 801249e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80124a2:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80124a6:	781b      	ldrb	r3, [r3, #0]
 80124a8:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80124ac:	4413      	add	r3, r2
 80124ae:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80124b2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80124b6:	2218      	movs	r2, #24
 80124b8:	2100      	movs	r1, #0
 80124ba:	4618      	mov	r0, r3
 80124bc:	f000 fda7 	bl	801300e <Osal_MemSet>
  rq.ogf = 0x3f;
 80124c0:	233f      	movs	r3, #63	@ 0x3f
 80124c2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 80124c6:	238e      	movs	r3, #142	@ 0x8e
 80124c8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80124cc:	f107 0310 	add.w	r3, r7, #16
 80124d0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80124d4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80124d8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80124dc:	f107 030f 	add.w	r3, r7, #15
 80124e0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80124e4:	2301      	movs	r3, #1
 80124e6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80124ea:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80124ee:	2100      	movs	r1, #0
 80124f0:	4618      	mov	r0, r3
 80124f2:	f001 f815 	bl	8013520 <hci_send_req>
 80124f6:	4603      	mov	r3, r0
 80124f8:	2b00      	cmp	r3, #0
 80124fa:	da01      	bge.n	8012500 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 80124fc:	23ff      	movs	r3, #255	@ 0xff
 80124fe:	e004      	b.n	801250a <aci_gap_update_adv_data+0xda>
  return status;
 8012500:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012504:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012508:	781b      	ldrb	r3, [r3, #0]
}
 801250a:	4618      	mov	r0, r3
 801250c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8012510:	46bd      	mov	sp, r7
 8012512:	bd80      	pop	{r7, pc}

08012514 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 8012514:	b580      	push	{r7, lr}
 8012516:	b088      	sub	sp, #32
 8012518:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 801251a:	2300      	movs	r3, #0
 801251c:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 801251e:	f107 0308 	add.w	r3, r7, #8
 8012522:	2218      	movs	r2, #24
 8012524:	2100      	movs	r1, #0
 8012526:	4618      	mov	r0, r3
 8012528:	f000 fd71 	bl	801300e <Osal_MemSet>
  rq.ogf = 0x3f;
 801252c:	233f      	movs	r3, #63	@ 0x3f
 801252e:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 8012530:	2392      	movs	r3, #146	@ 0x92
 8012532:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8012534:	1dfb      	adds	r3, r7, #7
 8012536:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8012538:	2301      	movs	r3, #1
 801253a:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 801253c:	f107 0308 	add.w	r3, r7, #8
 8012540:	2100      	movs	r1, #0
 8012542:	4618      	mov	r0, r3
 8012544:	f000 ffec 	bl	8013520 <hci_send_req>
 8012548:	4603      	mov	r3, r0
 801254a:	2b00      	cmp	r3, #0
 801254c:	da01      	bge.n	8012552 <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 801254e:	23ff      	movs	r3, #255	@ 0xff
 8012550:	e000      	b.n	8012554 <aci_gap_configure_filter_accept_list+0x40>
  return status;
 8012552:	79fb      	ldrb	r3, [r7, #7]
}
 8012554:	4618      	mov	r0, r3
 8012556:	3720      	adds	r7, #32
 8012558:	46bd      	mov	sp, r7
 801255a:	bd80      	pop	{r7, pc}

0801255c <aci_gap_numeric_comparison_value_confirm_yesno>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 801255c:	b580      	push	{r7, lr}
 801255e:	b0cc      	sub	sp, #304	@ 0x130
 8012560:	af00      	add	r7, sp, #0
 8012562:	4602      	mov	r2, r0
 8012564:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012568:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 801256c:	801a      	strh	r2, [r3, #0]
 801256e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012572:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8012576:	460a      	mov	r2, r1
 8012578:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 801257a:	f107 0310 	add.w	r3, r7, #16
 801257e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8012582:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012586:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 801258a:	2200      	movs	r2, #0
 801258c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 801258e:	2300      	movs	r3, #0
 8012590:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8012594:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012598:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801259c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80125a0:	8812      	ldrh	r2, [r2, #0]
 80125a2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80125a4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80125a8:	3302      	adds	r3, #2
 80125aa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 80125ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80125b2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80125b6:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 80125ba:	7812      	ldrb	r2, [r2, #0]
 80125bc:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80125be:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80125c2:	3301      	adds	r3, #1
 80125c4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80125c8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80125cc:	2218      	movs	r2, #24
 80125ce:	2100      	movs	r1, #0
 80125d0:	4618      	mov	r0, r3
 80125d2:	f000 fd1c 	bl	801300e <Osal_MemSet>
  rq.ogf = 0x3f;
 80125d6:	233f      	movs	r3, #63	@ 0x3f
 80125d8:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 80125dc:	23a5      	movs	r3, #165	@ 0xa5
 80125de:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80125e2:	f107 0310 	add.w	r3, r7, #16
 80125e6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80125ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80125ee:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80125f2:	f107 030f 	add.w	r3, r7, #15
 80125f6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80125fa:	2301      	movs	r3, #1
 80125fc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8012600:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012604:	2100      	movs	r1, #0
 8012606:	4618      	mov	r0, r3
 8012608:	f000 ff8a 	bl	8013520 <hci_send_req>
 801260c:	4603      	mov	r3, r0
 801260e:	2b00      	cmp	r3, #0
 8012610:	da01      	bge.n	8012616 <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 8012612:	23ff      	movs	r3, #255	@ 0xff
 8012614:	e004      	b.n	8012620 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 8012616:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801261a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 801261e:	781b      	ldrb	r3, [r3, #0]
}
 8012620:	4618      	mov	r0, r3
 8012622:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8012626:	46bd      	mov	sp, r7
 8012628:	bd80      	pop	{r7, pc}

0801262a <aci_gatt_init>:
 */

#include "auto/ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 801262a:	b580      	push	{r7, lr}
 801262c:	b088      	sub	sp, #32
 801262e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8012630:	2300      	movs	r3, #0
 8012632:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8012634:	f107 0308 	add.w	r3, r7, #8
 8012638:	2218      	movs	r2, #24
 801263a:	2100      	movs	r1, #0
 801263c:	4618      	mov	r0, r3
 801263e:	f000 fce6 	bl	801300e <Osal_MemSet>
  rq.ogf = 0x3f;
 8012642:	233f      	movs	r3, #63	@ 0x3f
 8012644:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 8012646:	f240 1301 	movw	r3, #257	@ 0x101
 801264a:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 801264c:	1dfb      	adds	r3, r7, #7
 801264e:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8012650:	2301      	movs	r3, #1
 8012652:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8012654:	f107 0308 	add.w	r3, r7, #8
 8012658:	2100      	movs	r1, #0
 801265a:	4618      	mov	r0, r3
 801265c:	f000 ff60 	bl	8013520 <hci_send_req>
 8012660:	4603      	mov	r3, r0
 8012662:	2b00      	cmp	r3, #0
 8012664:	da01      	bge.n	801266a <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 8012666:	23ff      	movs	r3, #255	@ 0xff
 8012668:	e000      	b.n	801266c <aci_gatt_init+0x42>
  return status;
 801266a:	79fb      	ldrb	r3, [r7, #7]
}
 801266c:	4618      	mov	r0, r3
 801266e:	3720      	adds	r7, #32
 8012670:	46bd      	mov	sp, r7
 8012672:	bd80      	pop	{r7, pc}

08012674 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 8012674:	b590      	push	{r4, r7, lr}
 8012676:	b0cf      	sub	sp, #316	@ 0x13c
 8012678:	af00      	add	r7, sp, #0
 801267a:	4604      	mov	r4, r0
 801267c:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8012680:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8012684:	6001      	str	r1, [r0, #0]
 8012686:	4610      	mov	r0, r2
 8012688:	4619      	mov	r1, r3
 801268a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801268e:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8012692:	4622      	mov	r2, r4
 8012694:	701a      	strb	r2, [r3, #0]
 8012696:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801269a:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 801269e:	4602      	mov	r2, r0
 80126a0:	701a      	strb	r2, [r3, #0]
 80126a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80126a6:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 80126aa:	460a      	mov	r2, r1
 80126ac:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 80126ae:	f107 0310 	add.w	r3, r7, #16
 80126b2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 80126b6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80126ba:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 80126be:	781b      	ldrb	r3, [r3, #0]
 80126c0:	2b01      	cmp	r3, #1
 80126c2:	d00a      	beq.n	80126da <aci_gatt_add_service+0x66>
 80126c4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80126c8:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 80126cc:	781b      	ldrb	r3, [r3, #0]
 80126ce:	2b02      	cmp	r3, #2
 80126d0:	d101      	bne.n	80126d6 <aci_gatt_add_service+0x62>
 80126d2:	2311      	movs	r3, #17
 80126d4:	e002      	b.n	80126dc <aci_gatt_add_service+0x68>
 80126d6:	2301      	movs	r3, #1
 80126d8:	e000      	b.n	80126dc <aci_gatt_add_service+0x68>
 80126da:	2303      	movs	r3, #3
 80126dc:	f107 0210 	add.w	r2, r7, #16
 80126e0:	4413      	add	r3, r2
 80126e2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 80126e6:	f107 030c 	add.w	r3, r7, #12
 80126ea:	2203      	movs	r2, #3
 80126ec:	2100      	movs	r1, #0
 80126ee:	4618      	mov	r0, r3
 80126f0:	f000 fc8d 	bl	801300e <Osal_MemSet>
  int index_input = 0;
 80126f4:	2300      	movs	r3, #0
 80126f6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 80126fa:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80126fe:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8012702:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 8012706:	7812      	ldrb	r2, [r2, #0]
 8012708:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 801270a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801270e:	3301      	adds	r3, #1
 8012710:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 8012714:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8012718:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 801271c:	781b      	ldrb	r3, [r3, #0]
 801271e:	2b01      	cmp	r3, #1
 8012720:	d002      	beq.n	8012728 <aci_gatt_add_service+0xb4>
 8012722:	2b02      	cmp	r3, #2
 8012724:	d004      	beq.n	8012730 <aci_gatt_add_service+0xbc>
 8012726:	e007      	b.n	8012738 <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 8012728:	2302      	movs	r3, #2
 801272a:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 801272e:	e005      	b.n	801273c <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 8012730:	2310      	movs	r3, #16
 8012732:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8012736:	e001      	b.n	801273c <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 8012738:	2397      	movs	r3, #151	@ 0x97
 801273a:	e06c      	b.n	8012816 <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 801273c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8012740:	1c58      	adds	r0, r3, #1
 8012742:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 8012746:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801274a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 801274e:	6819      	ldr	r1, [r3, #0]
 8012750:	f000 fc4d 	bl	8012fee <Osal_MemCpy>
    index_input += size;
 8012754:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8012758:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 801275c:	4413      	add	r3, r2
 801275e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 8012762:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012766:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 801276a:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 801276e:	7812      	ldrb	r2, [r2, #0]
 8012770:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8012772:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012776:	3301      	adds	r3, #1
 8012778:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 801277c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012780:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8012784:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8012788:	7812      	ldrb	r2, [r2, #0]
 801278a:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 801278c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012790:	3301      	adds	r3, #1
 8012792:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8012796:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801279a:	2218      	movs	r2, #24
 801279c:	2100      	movs	r1, #0
 801279e:	4618      	mov	r0, r3
 80127a0:	f000 fc35 	bl	801300e <Osal_MemSet>
  rq.ogf = 0x3f;
 80127a4:	233f      	movs	r3, #63	@ 0x3f
 80127a6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 80127aa:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80127ae:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80127b2:	f107 0310 	add.w	r3, r7, #16
 80127b6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80127ba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80127be:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 80127c2:	f107 030c 	add.w	r3, r7, #12
 80127c6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 80127ca:	2303      	movs	r3, #3
 80127cc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80127d0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80127d4:	2100      	movs	r1, #0
 80127d6:	4618      	mov	r0, r3
 80127d8:	f000 fea2 	bl	8013520 <hci_send_req>
 80127dc:	4603      	mov	r3, r0
 80127de:	2b00      	cmp	r3, #0
 80127e0:	da01      	bge.n	80127e6 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 80127e2:	23ff      	movs	r3, #255	@ 0xff
 80127e4:	e017      	b.n	8012816 <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 80127e6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80127ea:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80127ee:	781b      	ldrb	r3, [r3, #0]
 80127f0:	2b00      	cmp	r3, #0
 80127f2:	d005      	beq.n	8012800 <aci_gatt_add_service+0x18c>
    return resp.Status;
 80127f4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80127f8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80127fc:	781b      	ldrb	r3, [r3, #0]
 80127fe:	e00a      	b.n	8012816 <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 8012800:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8012804:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8012808:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 801280c:	b29a      	uxth	r2, r3
 801280e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8012812:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8012814:	2300      	movs	r3, #0
}
 8012816:	4618      	mov	r0, r3
 8012818:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 801281c:	46bd      	mov	sp, r7
 801281e:	bd90      	pop	{r4, r7, pc}

08012820 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 8012820:	b590      	push	{r4, r7, lr}
 8012822:	b0d1      	sub	sp, #324	@ 0x144
 8012824:	af00      	add	r7, sp, #0
 8012826:	4604      	mov	r4, r0
 8012828:	4608      	mov	r0, r1
 801282a:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 801282e:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8012832:	600a      	str	r2, [r1, #0]
 8012834:	4619      	mov	r1, r3
 8012836:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 801283a:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 801283e:	4622      	mov	r2, r4
 8012840:	801a      	strh	r2, [r3, #0]
 8012842:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8012846:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 801284a:	4602      	mov	r2, r0
 801284c:	701a      	strb	r2, [r3, #0]
 801284e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8012852:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 8012856:	460a      	mov	r2, r1
 8012858:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 801285a:	f107 0318 	add.w	r3, r7, #24
 801285e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8012862:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8012866:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 801286a:	781b      	ldrb	r3, [r3, #0]
 801286c:	2b01      	cmp	r3, #1
 801286e:	d00a      	beq.n	8012886 <aci_gatt_add_char+0x66>
 8012870:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8012874:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8012878:	781b      	ldrb	r3, [r3, #0]
 801287a:	2b02      	cmp	r3, #2
 801287c:	d101      	bne.n	8012882 <aci_gatt_add_char+0x62>
 801287e:	2313      	movs	r3, #19
 8012880:	e002      	b.n	8012888 <aci_gatt_add_char+0x68>
 8012882:	2303      	movs	r3, #3
 8012884:	e000      	b.n	8012888 <aci_gatt_add_char+0x68>
 8012886:	2305      	movs	r3, #5
 8012888:	f107 0218 	add.w	r2, r7, #24
 801288c:	4413      	add	r3, r2
 801288e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8012892:	f107 0314 	add.w	r3, r7, #20
 8012896:	2203      	movs	r2, #3
 8012898:	2100      	movs	r1, #0
 801289a:	4618      	mov	r0, r3
 801289c:	f000 fbb7 	bl	801300e <Osal_MemSet>
  int index_input = 0;
 80128a0:	2300      	movs	r3, #0
 80128a2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 80128a6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80128aa:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80128ae:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 80128b2:	8812      	ldrh	r2, [r2, #0]
 80128b4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80128b6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80128ba:	3302      	adds	r3, #2
 80128bc:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 80128c0:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80128c4:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80128c8:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 80128cc:	7812      	ldrb	r2, [r2, #0]
 80128ce:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80128d0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80128d4:	3301      	adds	r3, #1
 80128d6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 80128da:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80128de:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 80128e2:	781b      	ldrb	r3, [r3, #0]
 80128e4:	2b01      	cmp	r3, #1
 80128e6:	d002      	beq.n	80128ee <aci_gatt_add_char+0xce>
 80128e8:	2b02      	cmp	r3, #2
 80128ea:	d004      	beq.n	80128f6 <aci_gatt_add_char+0xd6>
 80128ec:	e007      	b.n	80128fe <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 80128ee:	2302      	movs	r3, #2
 80128f0:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 80128f4:	e005      	b.n	8012902 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 80128f6:	2310      	movs	r3, #16
 80128f8:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 80128fc:	e001      	b.n	8012902 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 80128fe:	2397      	movs	r3, #151	@ 0x97
 8012900:	e091      	b.n	8012a26 <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 8012902:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8012906:	1cd8      	adds	r0, r3, #3
 8012908:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 801290c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8012910:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8012914:	6819      	ldr	r1, [r3, #0]
 8012916:	f000 fb6a 	bl	8012fee <Osal_MemCpy>
    index_input += size;
 801291a:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 801291e:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8012922:	4413      	add	r3, r2
 8012924:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 8012928:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 801292c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8012930:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 8012934:	8812      	ldrh	r2, [r2, #0]
 8012936:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8012938:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 801293c:	3302      	adds	r3, #2
 801293e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 8012942:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8012946:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 801294a:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 801294c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8012950:	3301      	adds	r3, #1
 8012952:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 8012956:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 801295a:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 801295e:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 8012960:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8012964:	3301      	adds	r3, #1
 8012966:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 801296a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 801296e:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 8012972:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 8012974:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8012978:	3301      	adds	r3, #1
 801297a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 801297e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8012982:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 8012986:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 8012988:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 801298c:	3301      	adds	r3, #1
 801298e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 8012992:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8012996:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 801299a:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 801299c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80129a0:	3301      	adds	r3, #1
 80129a2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80129a6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80129aa:	2218      	movs	r2, #24
 80129ac:	2100      	movs	r1, #0
 80129ae:	4618      	mov	r0, r3
 80129b0:	f000 fb2d 	bl	801300e <Osal_MemSet>
  rq.ogf = 0x3f;
 80129b4:	233f      	movs	r3, #63	@ 0x3f
 80129b6:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 80129ba:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80129be:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 80129c2:	f107 0318 	add.w	r3, r7, #24
 80129c6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 80129ca:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80129ce:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 80129d2:	f107 0314 	add.w	r3, r7, #20
 80129d6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 80129da:	2303      	movs	r3, #3
 80129dc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 80129e0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80129e4:	2100      	movs	r1, #0
 80129e6:	4618      	mov	r0, r3
 80129e8:	f000 fd9a 	bl	8013520 <hci_send_req>
 80129ec:	4603      	mov	r3, r0
 80129ee:	2b00      	cmp	r3, #0
 80129f0:	da01      	bge.n	80129f6 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 80129f2:	23ff      	movs	r3, #255	@ 0xff
 80129f4:	e017      	b.n	8012a26 <aci_gatt_add_char+0x206>
  if ( resp.Status )
 80129f6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80129fa:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80129fe:	781b      	ldrb	r3, [r3, #0]
 8012a00:	2b00      	cmp	r3, #0
 8012a02:	d005      	beq.n	8012a10 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 8012a04:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8012a08:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8012a0c:	781b      	ldrb	r3, [r3, #0]
 8012a0e:	e00a      	b.n	8012a26 <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 8012a10:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8012a14:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8012a18:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8012a1c:	b29a      	uxth	r2, r3
 8012a1e:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8012a22:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8012a24:	2300      	movs	r3, #0
}
 8012a26:	4618      	mov	r0, r3
 8012a28:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 8012a2c:	46bd      	mov	sp, r7
 8012a2e:	bd90      	pop	{r4, r7, pc}

08012a30 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 8012a30:	b5b0      	push	{r4, r5, r7, lr}
 8012a32:	b0cc      	sub	sp, #304	@ 0x130
 8012a34:	af00      	add	r7, sp, #0
 8012a36:	4605      	mov	r5, r0
 8012a38:	460c      	mov	r4, r1
 8012a3a:	4610      	mov	r0, r2
 8012a3c:	4619      	mov	r1, r3
 8012a3e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012a42:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8012a46:	462a      	mov	r2, r5
 8012a48:	801a      	strh	r2, [r3, #0]
 8012a4a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012a4e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8012a52:	4622      	mov	r2, r4
 8012a54:	801a      	strh	r2, [r3, #0]
 8012a56:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012a5a:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 8012a5e:	4602      	mov	r2, r0
 8012a60:	701a      	strb	r2, [r3, #0]
 8012a62:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012a66:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8012a6a:	460a      	mov	r2, r1
 8012a6c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 8012a6e:	f107 0310 	add.w	r3, r7, #16
 8012a72:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8012a76:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012a7a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012a7e:	2200      	movs	r2, #0
 8012a80:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8012a82:	2300      	movs	r3, #0
 8012a84:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 8012a88:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012a8c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012a90:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8012a94:	8812      	ldrh	r2, [r2, #0]
 8012a96:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8012a98:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012a9c:	3302      	adds	r3, #2
 8012a9e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 8012aa2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012aa6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012aaa:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8012aae:	8812      	ldrh	r2, [r2, #0]
 8012ab0:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8012ab2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012ab6:	3302      	adds	r3, #2
 8012ab8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 8012abc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012ac0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012ac4:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 8012ac8:	7812      	ldrb	r2, [r2, #0]
 8012aca:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8012acc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012ad0:	3301      	adds	r3, #1
 8012ad2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 8012ad6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012ada:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012ade:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 8012ae2:	7812      	ldrb	r2, [r2, #0]
 8012ae4:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8012ae6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012aea:	3301      	adds	r3, #1
 8012aec:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 8012af0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012af4:	1d98      	adds	r0, r3, #6
 8012af6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012afa:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8012afe:	781b      	ldrb	r3, [r3, #0]
 8012b00:	461a      	mov	r2, r3
 8012b02:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8012b06:	f000 fa72 	bl	8012fee <Osal_MemCpy>
  index_input += Char_Value_Length;
 8012b0a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012b0e:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8012b12:	781b      	ldrb	r3, [r3, #0]
 8012b14:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8012b18:	4413      	add	r3, r2
 8012b1a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8012b1e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012b22:	2218      	movs	r2, #24
 8012b24:	2100      	movs	r1, #0
 8012b26:	4618      	mov	r0, r3
 8012b28:	f000 fa71 	bl	801300e <Osal_MemSet>
  rq.ogf = 0x3f;
 8012b2c:	233f      	movs	r3, #63	@ 0x3f
 8012b2e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 8012b32:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8012b36:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8012b3a:	f107 0310 	add.w	r3, r7, #16
 8012b3e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8012b42:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012b46:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8012b4a:	f107 030f 	add.w	r3, r7, #15
 8012b4e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8012b52:	2301      	movs	r3, #1
 8012b54:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8012b58:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012b5c:	2100      	movs	r1, #0
 8012b5e:	4618      	mov	r0, r3
 8012b60:	f000 fcde 	bl	8013520 <hci_send_req>
 8012b64:	4603      	mov	r3, r0
 8012b66:	2b00      	cmp	r3, #0
 8012b68:	da01      	bge.n	8012b6e <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 8012b6a:	23ff      	movs	r3, #255	@ 0xff
 8012b6c:	e004      	b.n	8012b78 <aci_gatt_update_char_value+0x148>
  return status;
 8012b6e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012b72:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012b76:	781b      	ldrb	r3, [r3, #0]
}
 8012b78:	4618      	mov	r0, r3
 8012b7a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8012b7e:	46bd      	mov	sp, r7
 8012b80:	bdb0      	pop	{r4, r5, r7, pc}

08012b82 <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 8012b82:	b580      	push	{r7, lr}
 8012b84:	b0cc      	sub	sp, #304	@ 0x130
 8012b86:	af00      	add	r7, sp, #0
 8012b88:	4602      	mov	r2, r0
 8012b8a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012b8e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8012b92:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 8012b94:	f107 0310 	add.w	r3, r7, #16
 8012b98:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8012b9c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012ba0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012ba4:	2200      	movs	r2, #0
 8012ba6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8012ba8:	2300      	movs	r3, #0
 8012baa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8012bae:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012bb2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012bb6:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8012bba:	8812      	ldrh	r2, [r2, #0]
 8012bbc:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8012bbe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012bc2:	3302      	adds	r3, #2
 8012bc4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8012bc8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012bcc:	2218      	movs	r2, #24
 8012bce:	2100      	movs	r1, #0
 8012bd0:	4618      	mov	r0, r3
 8012bd2:	f000 fa1c 	bl	801300e <Osal_MemSet>
  rq.ogf = 0x3f;
 8012bd6:	233f      	movs	r3, #63	@ 0x3f
 8012bd8:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 8012bdc:	f240 1325 	movw	r3, #293	@ 0x125
 8012be0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8012be4:	f107 0310 	add.w	r3, r7, #16
 8012be8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8012bec:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012bf0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8012bf4:	f107 030f 	add.w	r3, r7, #15
 8012bf8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8012bfc:	2301      	movs	r3, #1
 8012bfe:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8012c02:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012c06:	2100      	movs	r1, #0
 8012c08:	4618      	mov	r0, r3
 8012c0a:	f000 fc89 	bl	8013520 <hci_send_req>
 8012c0e:	4603      	mov	r3, r0
 8012c10:	2b00      	cmp	r3, #0
 8012c12:	da01      	bge.n	8012c18 <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 8012c14:	23ff      	movs	r3, #255	@ 0xff
 8012c16:	e004      	b.n	8012c22 <aci_gatt_confirm_indication+0xa0>
  return status;
 8012c18:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012c1c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012c20:	781b      	ldrb	r3, [r3, #0]
}
 8012c22:	4618      	mov	r0, r3
 8012c24:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8012c28:	46bd      	mov	sp, r7
 8012c2a:	bd80      	pop	{r7, pc}

08012c2c <aci_hal_write_config_data>:
#include "auto/ble_hal_aci.h"

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 8012c2c:	b580      	push	{r7, lr}
 8012c2e:	b0cc      	sub	sp, #304	@ 0x130
 8012c30:	af00      	add	r7, sp, #0
 8012c32:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012c36:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8012c3a:	601a      	str	r2, [r3, #0]
 8012c3c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012c40:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8012c44:	4602      	mov	r2, r0
 8012c46:	701a      	strb	r2, [r3, #0]
 8012c48:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012c4c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8012c50:	460a      	mov	r2, r1
 8012c52:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 8012c54:	f107 0310 	add.w	r3, r7, #16
 8012c58:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8012c5c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012c60:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012c64:	2200      	movs	r2, #0
 8012c66:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8012c68:	2300      	movs	r3, #0
 8012c6a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 8012c6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012c72:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012c76:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8012c7a:	7812      	ldrb	r2, [r2, #0]
 8012c7c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8012c7e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012c82:	3301      	adds	r3, #1
 8012c84:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 8012c88:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012c8c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012c90:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8012c94:	7812      	ldrb	r2, [r2, #0]
 8012c96:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8012c98:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012c9c:	3301      	adds	r3, #1
 8012c9e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 8012ca2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012ca6:	1c98      	adds	r0, r3, #2
 8012ca8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012cac:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8012cb0:	781a      	ldrb	r2, [r3, #0]
 8012cb2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012cb6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8012cba:	6819      	ldr	r1, [r3, #0]
 8012cbc:	f000 f997 	bl	8012fee <Osal_MemCpy>
  index_input += Length;
 8012cc0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012cc4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8012cc8:	781b      	ldrb	r3, [r3, #0]
 8012cca:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8012cce:	4413      	add	r3, r2
 8012cd0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8012cd4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012cd8:	2218      	movs	r2, #24
 8012cda:	2100      	movs	r1, #0
 8012cdc:	4618      	mov	r0, r3
 8012cde:	f000 f996 	bl	801300e <Osal_MemSet>
  rq.ogf = 0x3f;
 8012ce2:	233f      	movs	r3, #63	@ 0x3f
 8012ce4:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 8012ce8:	230c      	movs	r3, #12
 8012cea:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8012cee:	f107 0310 	add.w	r3, r7, #16
 8012cf2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8012cf6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012cfa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8012cfe:	f107 030f 	add.w	r3, r7, #15
 8012d02:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8012d06:	2301      	movs	r3, #1
 8012d08:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8012d0c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012d10:	2100      	movs	r1, #0
 8012d12:	4618      	mov	r0, r3
 8012d14:	f000 fc04 	bl	8013520 <hci_send_req>
 8012d18:	4603      	mov	r3, r0
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	da01      	bge.n	8012d22 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 8012d1e:	23ff      	movs	r3, #255	@ 0xff
 8012d20:	e004      	b.n	8012d2c <aci_hal_write_config_data+0x100>
  return status;
 8012d22:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012d26:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012d2a:	781b      	ldrb	r3, [r3, #0]
}
 8012d2c:	4618      	mov	r0, r3
 8012d2e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8012d32:	46bd      	mov	sp, r7
 8012d34:	bd80      	pop	{r7, pc}

08012d36 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 8012d36:	b580      	push	{r7, lr}
 8012d38:	b0cc      	sub	sp, #304	@ 0x130
 8012d3a:	af00      	add	r7, sp, #0
 8012d3c:	4602      	mov	r2, r0
 8012d3e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012d42:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8012d46:	701a      	strb	r2, [r3, #0]
 8012d48:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012d4c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8012d50:	460a      	mov	r2, r1
 8012d52:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 8012d54:	f107 0310 	add.w	r3, r7, #16
 8012d58:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8012d5c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012d60:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012d64:	2200      	movs	r2, #0
 8012d66:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8012d68:	2300      	movs	r3, #0
 8012d6a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 8012d6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012d72:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012d76:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8012d7a:	7812      	ldrb	r2, [r2, #0]
 8012d7c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8012d7e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012d82:	3301      	adds	r3, #1
 8012d84:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 8012d88:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012d8c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012d90:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8012d94:	7812      	ldrb	r2, [r2, #0]
 8012d96:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8012d98:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012d9c:	3301      	adds	r3, #1
 8012d9e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8012da2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012da6:	2218      	movs	r2, #24
 8012da8:	2100      	movs	r1, #0
 8012daa:	4618      	mov	r0, r3
 8012dac:	f000 f92f 	bl	801300e <Osal_MemSet>
  rq.ogf = 0x3f;
 8012db0:	233f      	movs	r3, #63	@ 0x3f
 8012db2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 8012db6:	230f      	movs	r3, #15
 8012db8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8012dbc:	f107 0310 	add.w	r3, r7, #16
 8012dc0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8012dc4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012dc8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8012dcc:	f107 030f 	add.w	r3, r7, #15
 8012dd0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8012dd4:	2301      	movs	r3, #1
 8012dd6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8012dda:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012dde:	2100      	movs	r1, #0
 8012de0:	4618      	mov	r0, r3
 8012de2:	f000 fb9d 	bl	8013520 <hci_send_req>
 8012de6:	4603      	mov	r3, r0
 8012de8:	2b00      	cmp	r3, #0
 8012dea:	da01      	bge.n	8012df0 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 8012dec:	23ff      	movs	r3, #255	@ 0xff
 8012dee:	e004      	b.n	8012dfa <aci_hal_set_tx_power_level+0xc4>
  return status;
 8012df0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012df4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012df8:	781b      	ldrb	r3, [r3, #0]
}
 8012dfa:	4618      	mov	r0, r3
 8012dfc:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8012e00:	46bd      	mov	sp, r7
 8012e02:	bd80      	pop	{r7, pc}

08012e04 <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 8012e04:	b580      	push	{r7, lr}
 8012e06:	b0cc      	sub	sp, #304	@ 0x130
 8012e08:	af00      	add	r7, sp, #0
 8012e0a:	4602      	mov	r2, r0
 8012e0c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012e10:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8012e14:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 8012e16:	f107 0310 	add.w	r3, r7, #16
 8012e1a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8012e1e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012e22:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012e26:	2200      	movs	r2, #0
 8012e28:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8012e2a:	2300      	movs	r3, #0
 8012e2c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 8012e30:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012e34:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012e38:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8012e3c:	8812      	ldrh	r2, [r2, #0]
 8012e3e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8012e40:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012e44:	3302      	adds	r3, #2
 8012e46:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8012e4a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012e4e:	2218      	movs	r2, #24
 8012e50:	2100      	movs	r1, #0
 8012e52:	4618      	mov	r0, r3
 8012e54:	f000 f8db 	bl	801300e <Osal_MemSet>
  rq.ogf = 0x3f;
 8012e58:	233f      	movs	r3, #63	@ 0x3f
 8012e5a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x018;
 8012e5e:	2318      	movs	r3, #24
 8012e60:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8012e64:	f107 0310 	add.w	r3, r7, #16
 8012e68:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8012e6c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012e70:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8012e74:	f107 030f 	add.w	r3, r7, #15
 8012e78:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8012e7c:	2301      	movs	r3, #1
 8012e7e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8012e82:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012e86:	2100      	movs	r1, #0
 8012e88:	4618      	mov	r0, r3
 8012e8a:	f000 fb49 	bl	8013520 <hci_send_req>
 8012e8e:	4603      	mov	r3, r0
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	da01      	bge.n	8012e98 <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 8012e94:	23ff      	movs	r3, #255	@ 0xff
 8012e96:	e004      	b.n	8012ea2 <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 8012e98:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012e9c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012ea0:	781b      	ldrb	r3, [r3, #0]
}
 8012ea2:	4618      	mov	r0, r3
 8012ea4:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8012ea8:	46bd      	mov	sp, r7
 8012eaa:	bd80      	pop	{r7, pc}

08012eac <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 8012eac:	b580      	push	{r7, lr}
 8012eae:	b088      	sub	sp, #32
 8012eb0:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8012eb2:	2300      	movs	r3, #0
 8012eb4:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8012eb6:	f107 0308 	add.w	r3, r7, #8
 8012eba:	2218      	movs	r2, #24
 8012ebc:	2100      	movs	r1, #0
 8012ebe:	4618      	mov	r0, r3
 8012ec0:	f000 f8a5 	bl	801300e <Osal_MemSet>
  rq.ogf = 0x03;
 8012ec4:	2303      	movs	r3, #3
 8012ec6:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 8012ec8:	2303      	movs	r3, #3
 8012eca:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8012ecc:	1dfb      	adds	r3, r7, #7
 8012ece:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8012ed0:	2301      	movs	r3, #1
 8012ed2:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8012ed4:	f107 0308 	add.w	r3, r7, #8
 8012ed8:	2100      	movs	r1, #0
 8012eda:	4618      	mov	r0, r3
 8012edc:	f000 fb20 	bl	8013520 <hci_send_req>
 8012ee0:	4603      	mov	r3, r0
 8012ee2:	2b00      	cmp	r3, #0
 8012ee4:	da01      	bge.n	8012eea <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 8012ee6:	23ff      	movs	r3, #255	@ 0xff
 8012ee8:	e000      	b.n	8012eec <hci_reset+0x40>
  return status;
 8012eea:	79fb      	ldrb	r3, [r7, #7]
}
 8012eec:	4618      	mov	r0, r3
 8012eee:	3720      	adds	r7, #32
 8012ef0:	46bd      	mov	sp, r7
 8012ef2:	bd80      	pop	{r7, pc}

08012ef4 <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 8012ef4:	b590      	push	{r4, r7, lr}
 8012ef6:	b0cd      	sub	sp, #308	@ 0x134
 8012ef8:	af00      	add	r7, sp, #0
 8012efa:	4604      	mov	r4, r0
 8012efc:	4608      	mov	r0, r1
 8012efe:	4611      	mov	r1, r2
 8012f00:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012f04:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8012f08:	4622      	mov	r2, r4
 8012f0a:	701a      	strb	r2, [r3, #0]
 8012f0c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012f10:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8012f14:	4602      	mov	r2, r0
 8012f16:	701a      	strb	r2, [r3, #0]
 8012f18:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012f1c:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8012f20:	460a      	mov	r2, r1
 8012f22:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 8012f24:	f107 0310 	add.w	r3, r7, #16
 8012f28:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8012f2c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012f30:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012f34:	2200      	movs	r2, #0
 8012f36:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8012f38:	2300      	movs	r3, #0
 8012f3a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 8012f3e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012f42:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012f46:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8012f4a:	7812      	ldrb	r2, [r2, #0]
 8012f4c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8012f4e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012f52:	3301      	adds	r3, #1
 8012f54:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 8012f58:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012f5c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012f60:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8012f64:	7812      	ldrb	r2, [r2, #0]
 8012f66:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8012f68:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012f6c:	3301      	adds	r3, #1
 8012f6e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 8012f72:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012f76:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8012f7a:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8012f7e:	7812      	ldrb	r2, [r2, #0]
 8012f80:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8012f82:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012f86:	3301      	adds	r3, #1
 8012f88:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8012f8c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012f90:	2218      	movs	r2, #24
 8012f92:	2100      	movs	r1, #0
 8012f94:	4618      	mov	r0, r3
 8012f96:	f000 f83a 	bl	801300e <Osal_MemSet>
  rq.ogf = 0x08;
 8012f9a:	2308      	movs	r3, #8
 8012f9c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 8012fa0:	2331      	movs	r3, #49	@ 0x31
 8012fa2:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8012fa6:	f107 0310 	add.w	r3, r7, #16
 8012faa:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8012fae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012fb2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8012fb6:	f107 030f 	add.w	r3, r7, #15
 8012fba:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8012fbe:	2301      	movs	r3, #1
 8012fc0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8012fc4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8012fc8:	2100      	movs	r1, #0
 8012fca:	4618      	mov	r0, r3
 8012fcc:	f000 faa8 	bl	8013520 <hci_send_req>
 8012fd0:	4603      	mov	r3, r0
 8012fd2:	2b00      	cmp	r3, #0
 8012fd4:	da01      	bge.n	8012fda <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 8012fd6:	23ff      	movs	r3, #255	@ 0xff
 8012fd8:	e004      	b.n	8012fe4 <hci_le_set_default_phy+0xf0>
  return status;
 8012fda:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8012fde:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8012fe2:	781b      	ldrb	r3, [r3, #0]
}
 8012fe4:	4618      	mov	r0, r3
 8012fe6:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8012fea:	46bd      	mov	sp, r7
 8012fec:	bd90      	pop	{r4, r7, pc}

08012fee <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 8012fee:	b580      	push	{r7, lr}
 8012ff0:	b084      	sub	sp, #16
 8012ff2:	af00      	add	r7, sp, #0
 8012ff4:	60f8      	str	r0, [r7, #12]
 8012ff6:	60b9      	str	r1, [r7, #8]
 8012ff8:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 8012ffa:	687a      	ldr	r2, [r7, #4]
 8012ffc:	68b9      	ldr	r1, [r7, #8]
 8012ffe:	68f8      	ldr	r0, [r7, #12]
 8013000:	f006 fd7d 	bl	8019afe <memcpy>
 8013004:	4603      	mov	r3, r0
}
 8013006:	4618      	mov	r0, r3
 8013008:	3710      	adds	r7, #16
 801300a:	46bd      	mov	sp, r7
 801300c:	bd80      	pop	{r7, pc}

0801300e <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 801300e:	b580      	push	{r7, lr}
 8013010:	b084      	sub	sp, #16
 8013012:	af00      	add	r7, sp, #0
 8013014:	60f8      	str	r0, [r7, #12]
 8013016:	60b9      	str	r1, [r7, #8]
 8013018:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 801301a:	687a      	ldr	r2, [r7, #4]
 801301c:	68b9      	ldr	r1, [r7, #8]
 801301e:	68f8      	ldr	r0, [r7, #12]
 8013020:	f006 fced 	bl	80199fe <memset>
 8013024:	4603      	mov	r3, r0
}
 8013026:	4618      	mov	r0, r3
 8013028:	3710      	adds	r7, #16
 801302a:	46bd      	mov	sp, r7
 801302c:	bd80      	pop	{r7, pc}

0801302e <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 801302e:	b480      	push	{r7}
 8013030:	af00      	add	r7, sp, #0
  return;
 8013032:	bf00      	nop
}
 8013034:	46bd      	mov	sp, r7
 8013036:	f85d 7b04 	ldr.w	r7, [sp], #4
 801303a:	4770      	bx	lr

0801303c <BLS_Init>:

__WEAK void BLS_Init( void )
{
 801303c:	b480      	push	{r7}
 801303e:	af00      	add	r7, sp, #0
  return;
 8013040:	bf00      	nop
}
 8013042:	46bd      	mov	sp, r7
 8013044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013048:	4770      	bx	lr

0801304a <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 801304a:	b480      	push	{r7}
 801304c:	af00      	add	r7, sp, #0
  return;
 801304e:	bf00      	nop
}
 8013050:	46bd      	mov	sp, r7
 8013052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013056:	4770      	bx	lr

08013058 <DIS_Init>:
__WEAK void DIS_Init( void )
{
 8013058:	b480      	push	{r7}
 801305a:	af00      	add	r7, sp, #0
  return;
 801305c:	bf00      	nop
}
 801305e:	46bd      	mov	sp, r7
 8013060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013064:	4770      	bx	lr

08013066 <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 8013066:	b480      	push	{r7}
 8013068:	af00      	add	r7, sp, #0
  return;
 801306a:	bf00      	nop
}
 801306c:	46bd      	mov	sp, r7
 801306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013072:	4770      	bx	lr

08013074 <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 8013074:	b480      	push	{r7}
 8013076:	af00      	add	r7, sp, #0
  return;
 8013078:	bf00      	nop
}
 801307a:	46bd      	mov	sp, r7
 801307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013080:	4770      	bx	lr

08013082 <HRS_Init>:
__WEAK void HRS_Init( void )
{
 8013082:	b480      	push	{r7}
 8013084:	af00      	add	r7, sp, #0
  return;
 8013086:	bf00      	nop
}
 8013088:	46bd      	mov	sp, r7
 801308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801308e:	4770      	bx	lr

08013090 <HTS_Init>:
__WEAK void HTS_Init( void )
{
 8013090:	b480      	push	{r7}
 8013092:	af00      	add	r7, sp, #0
  return;
 8013094:	bf00      	nop
}
 8013096:	46bd      	mov	sp, r7
 8013098:	f85d 7b04 	ldr.w	r7, [sp], #4
 801309c:	4770      	bx	lr

0801309e <IAS_Init>:
__WEAK void IAS_Init( void )
{
 801309e:	b480      	push	{r7}
 80130a0:	af00      	add	r7, sp, #0
  return;
 80130a2:	bf00      	nop
}
 80130a4:	46bd      	mov	sp, r7
 80130a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130aa:	4770      	bx	lr

080130ac <LLS_Init>:
__WEAK void LLS_Init( void )
{
 80130ac:	b480      	push	{r7}
 80130ae:	af00      	add	r7, sp, #0
  return;
 80130b0:	bf00      	nop
}
 80130b2:	46bd      	mov	sp, r7
 80130b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130b8:	4770      	bx	lr

080130ba <TPS_Init>:
__WEAK void TPS_Init( void )
{
 80130ba:	b480      	push	{r7}
 80130bc:	af00      	add	r7, sp, #0
  return;
 80130be:	bf00      	nop
}
 80130c0:	46bd      	mov	sp, r7
 80130c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130c6:	4770      	bx	lr

080130c8 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 80130c8:	b480      	push	{r7}
 80130ca:	af00      	add	r7, sp, #0
  return;
 80130cc:	bf00      	nop
}
 80130ce:	46bd      	mov	sp, r7
 80130d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130d4:	4770      	bx	lr

080130d6 <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 80130d6:	b480      	push	{r7}
 80130d8:	af00      	add	r7, sp, #0
  return;
 80130da:	bf00      	nop
}
 80130dc:	46bd      	mov	sp, r7
 80130de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130e2:	4770      	bx	lr

080130e4 <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 80130e4:	b480      	push	{r7}
 80130e6:	af00      	add	r7, sp, #0
  return;
 80130e8:	bf00      	nop
}
 80130ea:	46bd      	mov	sp, r7
 80130ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130f0:	4770      	bx	lr

080130f2 <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 80130f2:	b480      	push	{r7}
 80130f4:	af00      	add	r7, sp, #0
  return;
 80130f6:	bf00      	nop
}
 80130f8:	46bd      	mov	sp, r7
 80130fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130fe:	4770      	bx	lr

08013100 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 8013100:	b480      	push	{r7}
 8013102:	af00      	add	r7, sp, #0
  return;
 8013104:	bf00      	nop
}
 8013106:	46bd      	mov	sp, r7
 8013108:	f85d 7b04 	ldr.w	r7, [sp], #4
 801310c:	4770      	bx	lr

0801310e <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 801310e:	b480      	push	{r7}
 8013110:	af00      	add	r7, sp, #0
  return;
 8013112:	bf00      	nop
}
 8013114:	46bd      	mov	sp, r7
 8013116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801311a:	4770      	bx	lr

0801311c <SVCCTL_Init>:
}

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 801311c:	b580      	push	{r7, lr}
 801311e:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 8013120:	4b04      	ldr	r3, [pc, #16]	@ (8013134 <SVCCTL_Init+0x18>)
 8013122:	2200      	movs	r2, #0
 8013124:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 8013126:	4b04      	ldr	r3, [pc, #16]	@ (8013138 <SVCCTL_Init+0x1c>)
 8013128:	2200      	movs	r2, #0
 801312a:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 801312c:	f000 f806 	bl	801313c <SVCCTL_SvcInit>

  return;
 8013130:	bf00      	nop
}
 8013132:	bd80      	pop	{r7, pc}
 8013134:	20000310 	.word	0x20000310
 8013138:	20000330 	.word	0x20000330

0801313c <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 801313c:	b580      	push	{r7, lr}
 801313e:	af00      	add	r7, sp, #0
  BAS_Init();
 8013140:	f7ff ff75 	bl	801302e <BAS_Init>

  BLS_Init();
 8013144:	f7ff ff7a 	bl	801303c <BLS_Init>

  CRS_STM_Init();
 8013148:	f7ff ff7f 	bl	801304a <CRS_STM_Init>

  DIS_Init();
 801314c:	f7ff ff84 	bl	8013058 <DIS_Init>

  EDS_STM_Init();
 8013150:	f7ff ff89 	bl	8013066 <EDS_STM_Init>

  HIDS_Init();
 8013154:	f7ff ff8e 	bl	8013074 <HIDS_Init>

  HRS_Init();
 8013158:	f7ff ff93 	bl	8013082 <HRS_Init>

  HTS_Init();
 801315c:	f7ff ff98 	bl	8013090 <HTS_Init>

  IAS_Init();
 8013160:	f7ff ff9d 	bl	801309e <IAS_Init>

  LLS_Init();
 8013164:	f7ff ffa2 	bl	80130ac <LLS_Init>

  TPS_Init();
 8013168:	f7ff ffa7 	bl	80130ba <TPS_Init>

  MOTENV_STM_Init();
 801316c:	f7ff ffac 	bl	80130c8 <MOTENV_STM_Init>

  P2PS_STM_Init();
 8013170:	f7ff ffb1 	bl	80130d6 <P2PS_STM_Init>

  ZDD_STM_Init();
 8013174:	f7ff ffb6 	bl	80130e4 <ZDD_STM_Init>

  OTAS_STM_Init();
 8013178:	f7ff ffbb 	bl	80130f2 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 801317c:	f7ff ffc7 	bl	801310e <BVOPUS_STM_Init>

  MESH_Init();
 8013180:	f7ff ffbe 	bl	8013100 <MESH_Init>

  SVCCTL_InitCustomSvc();
 8013184:	f004 fafc 	bl	8017780 <SVCCTL_InitCustomSvc>
  
  return;
 8013188:	bf00      	nop
}
 801318a:	bd80      	pop	{r7, pc}

0801318c <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 801318c:	b480      	push	{r7}
 801318e:	b083      	sub	sp, #12
 8013190:	af00      	add	r7, sp, #0
 8013192:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 8013194:	4b09      	ldr	r3, [pc, #36]	@ (80131bc <SVCCTL_RegisterSvcHandler+0x30>)
 8013196:	7f1b      	ldrb	r3, [r3, #28]
 8013198:	4619      	mov	r1, r3
 801319a:	4a08      	ldr	r2, [pc, #32]	@ (80131bc <SVCCTL_RegisterSvcHandler+0x30>)
 801319c:	687b      	ldr	r3, [r7, #4]
 801319e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 80131a2:	4b06      	ldr	r3, [pc, #24]	@ (80131bc <SVCCTL_RegisterSvcHandler+0x30>)
 80131a4:	7f1b      	ldrb	r3, [r3, #28]
 80131a6:	3301      	adds	r3, #1
 80131a8:	b2da      	uxtb	r2, r3
 80131aa:	4b04      	ldr	r3, [pc, #16]	@ (80131bc <SVCCTL_RegisterSvcHandler+0x30>)
 80131ac:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 80131ae:	bf00      	nop
}
 80131b0:	370c      	adds	r7, #12
 80131b2:	46bd      	mov	sp, r7
 80131b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131b8:	4770      	bx	lr
 80131ba:	bf00      	nop
 80131bc:	20000310 	.word	0x20000310

080131c0 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 80131c0:	b580      	push	{r7, lr}
 80131c2:	b086      	sub	sp, #24
 80131c4:	af00      	add	r7, sp, #0
 80131c6:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	3301      	adds	r3, #1
 80131cc:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 80131ce:	2300      	movs	r3, #0
 80131d0:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 80131d2:	693b      	ldr	r3, [r7, #16]
 80131d4:	781b      	ldrb	r3, [r3, #0]
 80131d6:	2bff      	cmp	r3, #255	@ 0xff
 80131d8:	d125      	bne.n	8013226 <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 80131da:	693b      	ldr	r3, [r7, #16]
 80131dc:	3302      	adds	r3, #2
 80131de:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 80131e0:	68fb      	ldr	r3, [r7, #12]
 80131e2:	881b      	ldrh	r3, [r3, #0]
 80131e4:	b29b      	uxth	r3, r3
 80131e6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80131ea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80131ee:	d118      	bne.n	8013222 <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 80131f0:	2300      	movs	r3, #0
 80131f2:	757b      	strb	r3, [r7, #21]
 80131f4:	e00d      	b.n	8013212 <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 80131f6:	7d7b      	ldrb	r3, [r7, #21]
 80131f8:	4a1a      	ldr	r2, [pc, #104]	@ (8013264 <SVCCTL_UserEvtRx+0xa4>)
 80131fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80131fe:	6878      	ldr	r0, [r7, #4]
 8013200:	4798      	blx	r3
 8013202:	4603      	mov	r3, r0
 8013204:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 8013206:	7dfb      	ldrb	r3, [r7, #23]
 8013208:	2b00      	cmp	r3, #0
 801320a:	d108      	bne.n	801321e <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 801320c:	7d7b      	ldrb	r3, [r7, #21]
 801320e:	3301      	adds	r3, #1
 8013210:	757b      	strb	r3, [r7, #21]
 8013212:	4b14      	ldr	r3, [pc, #80]	@ (8013264 <SVCCTL_UserEvtRx+0xa4>)
 8013214:	7f1b      	ldrb	r3, [r3, #28]
 8013216:	7d7a      	ldrb	r2, [r7, #21]
 8013218:	429a      	cmp	r2, r3
 801321a:	d3ec      	bcc.n	80131f6 <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 801321c:	e002      	b.n	8013224 <SVCCTL_UserEvtRx+0x64>
              break;
 801321e:	bf00      	nop
          break;
 8013220:	e000      	b.n	8013224 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 8013222:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 8013224:	e000      	b.n	8013228 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 8013226:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 8013228:	7dfb      	ldrb	r3, [r7, #23]
 801322a:	2b02      	cmp	r3, #2
 801322c:	d00f      	beq.n	801324e <SVCCTL_UserEvtRx+0x8e>
 801322e:	2b02      	cmp	r3, #2
 8013230:	dc10      	bgt.n	8013254 <SVCCTL_UserEvtRx+0x94>
 8013232:	2b00      	cmp	r3, #0
 8013234:	d002      	beq.n	801323c <SVCCTL_UserEvtRx+0x7c>
 8013236:	2b01      	cmp	r3, #1
 8013238:	d006      	beq.n	8013248 <SVCCTL_UserEvtRx+0x88>
 801323a:	e00b      	b.n	8013254 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 801323c:	6878      	ldr	r0, [r7, #4]
 801323e:	f003 ff7f 	bl	8017140 <SVCCTL_App_Notification>
 8013242:	4603      	mov	r3, r0
 8013244:	75bb      	strb	r3, [r7, #22]
      break;
 8013246:	e008      	b.n	801325a <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 8013248:	2301      	movs	r3, #1
 801324a:	75bb      	strb	r3, [r7, #22]
      break;
 801324c:	e005      	b.n	801325a <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 801324e:	2300      	movs	r3, #0
 8013250:	75bb      	strb	r3, [r7, #22]
      break;
 8013252:	e002      	b.n	801325a <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 8013254:	2301      	movs	r3, #1
 8013256:	75bb      	strb	r3, [r7, #22]
      break;
 8013258:	bf00      	nop
  }

  return (return_status);
 801325a:	7dbb      	ldrb	r3, [r7, #22]
}
 801325c:	4618      	mov	r0, r3
 801325e:	3718      	adds	r7, #24
 8013260:	46bd      	mov	sp, r7
 8013262:	bd80      	pop	{r7, pc}
 8013264:	20000310 	.word	0x20000310

08013268 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 8013268:	b580      	push	{r7, lr}
 801326a:	b088      	sub	sp, #32
 801326c:	af00      	add	r7, sp, #0
 801326e:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8013270:	f107 030c 	add.w	r3, r7, #12
 8013274:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 8013276:	687b      	ldr	r3, [r7, #4]
 8013278:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 801327c:	69fb      	ldr	r3, [r7, #28]
 801327e:	212f      	movs	r1, #47	@ 0x2f
 8013280:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 8013284:	f000 fae8 	bl	8013858 <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8013288:	69fb      	ldr	r3, [r7, #28]
 801328a:	330b      	adds	r3, #11
 801328c:	78db      	ldrb	r3, [r3, #3]
}
 801328e:	4618      	mov	r0, r3
 8013290:	3720      	adds	r7, #32
 8013292:	46bd      	mov	sp, r7
 8013294:	bd80      	pop	{r7, pc}

08013296 <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 8013296:	b580      	push	{r7, lr}
 8013298:	b088      	sub	sp, #32
 801329a:	af00      	add	r7, sp, #0
 801329c:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 801329e:	f107 030c 	add.w	r3, r7, #12
 80132a2:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 80132a4:	687b      	ldr	r3, [r7, #4]
 80132a6:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 80132aa:	69fb      	ldr	r3, [r7, #28]
 80132ac:	210f      	movs	r1, #15
 80132ae:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 80132b2:	f000 fad1 	bl	8013858 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80132b6:	69fb      	ldr	r3, [r7, #28]
 80132b8:	330b      	adds	r3, #11
 80132ba:	78db      	ldrb	r3, [r3, #3]
}
 80132bc:	4618      	mov	r0, r3
 80132be:	3720      	adds	r7, #32
 80132c0:	46bd      	mov	sp, r7
 80132c2:	bd80      	pop	{r7, pc}

080132c4 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 80132c4:	b580      	push	{r7, lr}
 80132c6:	b088      	sub	sp, #32
 80132c8:	af00      	add	r7, sp, #0
 80132ca:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 80132cc:	f107 030c 	add.w	r3, r7, #12
 80132d0:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 80132d2:	69fb      	ldr	r3, [r7, #28]
 80132d4:	687a      	ldr	r2, [r7, #4]
 80132d6:	2110      	movs	r1, #16
 80132d8:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 80132dc:	f000 fabc 	bl	8013858 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80132e0:	69fb      	ldr	r3, [r7, #28]
 80132e2:	330b      	adds	r3, #11
 80132e4:	78db      	ldrb	r3, [r3, #3]
}
 80132e6:	4618      	mov	r0, r3
 80132e8:	3720      	adds	r7, #32
 80132ea:	46bd      	mov	sp, r7
 80132ec:	bd80      	pop	{r7, pc}
	...

080132f0 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 80132f0:	b480      	push	{r7}
 80132f2:	b08b      	sub	sp, #44	@ 0x2c
 80132f4:	af00      	add	r7, sp, #0
 80132f6:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 80132f8:	2300      	movs	r3, #0
 80132fa:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 80132fc:	2300      	movs	r3, #0
 80132fe:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 8013300:	2300      	movs	r3, #0
 8013302:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 8013304:	2300      	movs	r3, #0
 8013306:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 8013308:	2300      	movs	r3, #0
 801330a:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 801330c:	2300      	movs	r3, #0
 801330e:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 8013310:	2300      	movs	r3, #0
 8013312:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 8013314:	2300      	movs	r3, #0
 8013316:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 8013318:	4b4a      	ldr	r3, [pc, #296]	@ (8013444 <SHCI_GetWirelessFwInfo+0x154>)
 801331a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801331c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8013320:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 8013322:	693b      	ldr	r3, [r7, #16]
 8013324:	009b      	lsls	r3, r3, #2
 8013326:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 801332a:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 801332e:	681b      	ldr	r3, [r3, #0]
 8013330:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 8013332:	68bb      	ldr	r3, [r7, #8]
 8013334:	681b      	ldr	r3, [r3, #0]
 8013336:	4a44      	ldr	r2, [pc, #272]	@ (8013448 <SHCI_GetWirelessFwInfo+0x158>)
 8013338:	4293      	cmp	r3, r2
 801333a:	d10f      	bne.n	801335c <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 801333c:	68bb      	ldr	r3, [r7, #8]
 801333e:	695b      	ldr	r3, [r3, #20]
 8013340:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 8013342:	68bb      	ldr	r3, [r7, #8]
 8013344:	699b      	ldr	r3, [r3, #24]
 8013346:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 8013348:	68bb      	ldr	r3, [r7, #8]
 801334a:	69db      	ldr	r3, [r3, #28]
 801334c:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 801334e:	68bb      	ldr	r3, [r7, #8]
 8013350:	68db      	ldr	r3, [r3, #12]
 8013352:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 8013354:	68bb      	ldr	r3, [r7, #8]
 8013356:	691b      	ldr	r3, [r3, #16]
 8013358:	617b      	str	r3, [r7, #20]
 801335a:	e01a      	b.n	8013392 <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 801335c:	693b      	ldr	r3, [r7, #16]
 801335e:	009b      	lsls	r3, r3, #2
 8013360:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8013364:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 8013368:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 801336a:	68fb      	ldr	r3, [r7, #12]
 801336c:	681b      	ldr	r3, [r3, #0]
 801336e:	691b      	ldr	r3, [r3, #16]
 8013370:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 8013372:	68fb      	ldr	r3, [r7, #12]
 8013374:	681b      	ldr	r3, [r3, #0]
 8013376:	695b      	ldr	r3, [r3, #20]
 8013378:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 801337a:	68fb      	ldr	r3, [r7, #12]
 801337c:	681b      	ldr	r3, [r3, #0]
 801337e:	699b      	ldr	r3, [r3, #24]
 8013380:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 8013382:	68fb      	ldr	r3, [r7, #12]
 8013384:	681b      	ldr	r3, [r3, #0]
 8013386:	685b      	ldr	r3, [r3, #4]
 8013388:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 801338a:	68fb      	ldr	r3, [r7, #12]
 801338c:	681b      	ldr	r3, [r3, #0]
 801338e:	689b      	ldr	r3, [r3, #8]
 8013390:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8013392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013394:	0e1b      	lsrs	r3, r3, #24
 8013396:	b2da      	uxtb	r2, r3
 8013398:	687b      	ldr	r3, [r7, #4]
 801339a:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 801339c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801339e:	0c1b      	lsrs	r3, r3, #16
 80133a0:	b2da      	uxtb	r2, r3
 80133a2:	687b      	ldr	r3, [r7, #4]
 80133a4:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 80133a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80133a8:	0a1b      	lsrs	r3, r3, #8
 80133aa:	b2da      	uxtb	r2, r3
 80133ac:	687b      	ldr	r3, [r7, #4]
 80133ae:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 80133b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80133b2:	091b      	lsrs	r3, r3, #4
 80133b4:	b2db      	uxtb	r3, r3
 80133b6:	f003 030f 	and.w	r3, r3, #15
 80133ba:	b2da      	uxtb	r2, r3
 80133bc:	687b      	ldr	r3, [r7, #4]
 80133be:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 80133c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80133c2:	b2db      	uxtb	r3, r3
 80133c4:	f003 030f 	and.w	r3, r3, #15
 80133c8:	b2da      	uxtb	r2, r3
 80133ca:	687b      	ldr	r3, [r7, #4]
 80133cc:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 80133ce:	6a3b      	ldr	r3, [r7, #32]
 80133d0:	0e1b      	lsrs	r3, r3, #24
 80133d2:	b2da      	uxtb	r2, r3
 80133d4:	687b      	ldr	r3, [r7, #4]
 80133d6:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 80133d8:	6a3b      	ldr	r3, [r7, #32]
 80133da:	0c1b      	lsrs	r3, r3, #16
 80133dc:	b2da      	uxtb	r2, r3
 80133de:	687b      	ldr	r3, [r7, #4]
 80133e0:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 80133e2:	6a3b      	ldr	r3, [r7, #32]
 80133e4:	0a1b      	lsrs	r3, r3, #8
 80133e6:	b2da      	uxtb	r2, r3
 80133e8:	687b      	ldr	r3, [r7, #4]
 80133ea:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 80133ec:	6a3b      	ldr	r3, [r7, #32]
 80133ee:	b2da      	uxtb	r2, r3
 80133f0:	687b      	ldr	r3, [r7, #4]
 80133f2:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 80133f4:	69fb      	ldr	r3, [r7, #28]
 80133f6:	b2da      	uxtb	r2, r3
 80133f8:	687b      	ldr	r3, [r7, #4]
 80133fa:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 80133fc:	69bb      	ldr	r3, [r7, #24]
 80133fe:	0e1b      	lsrs	r3, r3, #24
 8013400:	b2da      	uxtb	r2, r3
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8013406:	69bb      	ldr	r3, [r7, #24]
 8013408:	0c1b      	lsrs	r3, r3, #16
 801340a:	b2da      	uxtb	r2, r3
 801340c:	687b      	ldr	r3, [r7, #4]
 801340e:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8013410:	69bb      	ldr	r3, [r7, #24]
 8013412:	0a1b      	lsrs	r3, r3, #8
 8013414:	b2da      	uxtb	r2, r3
 8013416:	687b      	ldr	r3, [r7, #4]
 8013418:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 801341a:	697b      	ldr	r3, [r7, #20]
 801341c:	0e1b      	lsrs	r3, r3, #24
 801341e:	b2da      	uxtb	r2, r3
 8013420:	687b      	ldr	r3, [r7, #4]
 8013422:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8013424:	697b      	ldr	r3, [r7, #20]
 8013426:	0c1b      	lsrs	r3, r3, #16
 8013428:	b2da      	uxtb	r2, r3
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 801342e:	697b      	ldr	r3, [r7, #20]
 8013430:	b2da      	uxtb	r2, r3
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 8013436:	2300      	movs	r3, #0
}
 8013438:	4618      	mov	r0, r3
 801343a:	372c      	adds	r7, #44	@ 0x2c
 801343c:	46bd      	mov	sp, r7
 801343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013442:	4770      	bx	lr
 8013444:	58004000 	.word	0x58004000
 8013448:	a94656b9 	.word	0xa94656b9

0801344c <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 801344c:	b580      	push	{r7, lr}
 801344e:	b082      	sub	sp, #8
 8013450:	af00      	add	r7, sp, #0
 8013452:	6078      	str	r0, [r7, #4]
 8013454:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8013456:	683b      	ldr	r3, [r7, #0]
 8013458:	685b      	ldr	r3, [r3, #4]
 801345a:	4a08      	ldr	r2, [pc, #32]	@ (801347c <hci_init+0x30>)
 801345c:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 801345e:	4a08      	ldr	r2, [pc, #32]	@ (8013480 <hci_init+0x34>)
 8013460:	687b      	ldr	r3, [r7, #4]
 8013462:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 8013464:	4806      	ldr	r0, [pc, #24]	@ (8013480 <hci_init+0x34>)
 8013466:	f000 f979 	bl	801375c <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 801346a:	683b      	ldr	r3, [r7, #0]
 801346c:	681b      	ldr	r3, [r3, #0]
 801346e:	4618      	mov	r0, r3
 8013470:	f000 f8da 	bl	8013628 <TlInit>

  return;
 8013474:	bf00      	nop
}
 8013476:	3708      	adds	r7, #8
 8013478:	46bd      	mov	sp, r7
 801347a:	bd80      	pop	{r7, pc}
 801347c:	20010ae0 	.word	0x20010ae0
 8013480:	20010ab8 	.word	0x20010ab8

08013484 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8013484:	b580      	push	{r7, lr}
 8013486:	b084      	sub	sp, #16
 8013488:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 801348a:	4822      	ldr	r0, [pc, #136]	@ (8013514 <hci_user_evt_proc+0x90>)
 801348c:	f000 fd3e 	bl	8013f0c <LST_is_empty>
 8013490:	4603      	mov	r3, r0
 8013492:	2b00      	cmp	r3, #0
 8013494:	d12b      	bne.n	80134ee <hci_user_evt_proc+0x6a>
 8013496:	4b20      	ldr	r3, [pc, #128]	@ (8013518 <hci_user_evt_proc+0x94>)
 8013498:	781b      	ldrb	r3, [r3, #0]
 801349a:	2b00      	cmp	r3, #0
 801349c:	d027      	beq.n	80134ee <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 801349e:	f107 030c 	add.w	r3, r7, #12
 80134a2:	4619      	mov	r1, r3
 80134a4:	481b      	ldr	r0, [pc, #108]	@ (8013514 <hci_user_evt_proc+0x90>)
 80134a6:	f000 fdc0 	bl	801402a <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 80134aa:	4b1c      	ldr	r3, [pc, #112]	@ (801351c <hci_user_evt_proc+0x98>)
 80134ac:	69db      	ldr	r3, [r3, #28]
 80134ae:	2b00      	cmp	r3, #0
 80134b0:	d00c      	beq.n	80134cc <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 80134b2:	68fb      	ldr	r3, [r7, #12]
 80134b4:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 80134b6:	2301      	movs	r3, #1
 80134b8:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 80134ba:	4b18      	ldr	r3, [pc, #96]	@ (801351c <hci_user_evt_proc+0x98>)
 80134bc:	69db      	ldr	r3, [r3, #28]
 80134be:	1d3a      	adds	r2, r7, #4
 80134c0:	4610      	mov	r0, r2
 80134c2:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 80134c4:	793a      	ldrb	r2, [r7, #4]
 80134c6:	4b14      	ldr	r3, [pc, #80]	@ (8013518 <hci_user_evt_proc+0x94>)
 80134c8:	701a      	strb	r2, [r3, #0]
 80134ca:	e002      	b.n	80134d2 <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 80134cc:	4b12      	ldr	r3, [pc, #72]	@ (8013518 <hci_user_evt_proc+0x94>)
 80134ce:	2201      	movs	r2, #1
 80134d0:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 80134d2:	4b11      	ldr	r3, [pc, #68]	@ (8013518 <hci_user_evt_proc+0x94>)
 80134d4:	781b      	ldrb	r3, [r3, #0]
 80134d6:	2b00      	cmp	r3, #0
 80134d8:	d004      	beq.n	80134e4 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 80134da:	68fb      	ldr	r3, [r7, #12]
 80134dc:	4618      	mov	r0, r3
 80134de:	f000 fc11 	bl	8013d04 <TL_MM_EvtDone>
 80134e2:	e004      	b.n	80134ee <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 80134e4:	68fb      	ldr	r3, [r7, #12]
 80134e6:	4619      	mov	r1, r3
 80134e8:	480a      	ldr	r0, [pc, #40]	@ (8013514 <hci_user_evt_proc+0x90>)
 80134ea:	f000 fd31 	bl	8013f50 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 80134ee:	4809      	ldr	r0, [pc, #36]	@ (8013514 <hci_user_evt_proc+0x90>)
 80134f0:	f000 fd0c 	bl	8013f0c <LST_is_empty>
 80134f4:	4603      	mov	r3, r0
 80134f6:	2b00      	cmp	r3, #0
 80134f8:	d107      	bne.n	801350a <hci_user_evt_proc+0x86>
 80134fa:	4b07      	ldr	r3, [pc, #28]	@ (8013518 <hci_user_evt_proc+0x94>)
 80134fc:	781b      	ldrb	r3, [r3, #0]
 80134fe:	2b00      	cmp	r3, #0
 8013500:	d003      	beq.n	801350a <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 8013502:	4804      	ldr	r0, [pc, #16]	@ (8013514 <hci_user_evt_proc+0x90>)
 8013504:	f004 f850 	bl	80175a8 <hci_notify_asynch_evt>
  }


  return;
 8013508:	bf00      	nop
 801350a:	bf00      	nop
}
 801350c:	3710      	adds	r7, #16
 801350e:	46bd      	mov	sp, r7
 8013510:	bd80      	pop	{r7, pc}
 8013512:	bf00      	nop
 8013514:	20000338 	.word	0x20000338
 8013518:	20000344 	.word	0x20000344
 801351c:	20010ab8 	.word	0x20010ab8

08013520 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 8013520:	b580      	push	{r7, lr}
 8013522:	b088      	sub	sp, #32
 8013524:	af00      	add	r7, sp, #0
 8013526:	6078      	str	r0, [r7, #4]
 8013528:	460b      	mov	r3, r1
 801352a:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 801352c:	2000      	movs	r0, #0
 801352e:	f000 f8d1 	bl	80136d4 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 8013532:	2300      	movs	r3, #0
 8013534:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 8013536:	687b      	ldr	r3, [r7, #4]
 8013538:	885b      	ldrh	r3, [r3, #2]
 801353a:	b21b      	sxth	r3, r3
 801353c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8013540:	b21a      	sxth	r2, r3
 8013542:	687b      	ldr	r3, [r7, #4]
 8013544:	881b      	ldrh	r3, [r3, #0]
 8013546:	b21b      	sxth	r3, r3
 8013548:	029b      	lsls	r3, r3, #10
 801354a:	b21b      	sxth	r3, r3
 801354c:	4313      	orrs	r3, r2
 801354e:	b21b      	sxth	r3, r3
 8013550:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 8013552:	4b33      	ldr	r3, [pc, #204]	@ (8013620 <hci_send_req+0x100>)
 8013554:	2201      	movs	r2, #1
 8013556:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 8013558:	687b      	ldr	r3, [r7, #4]
 801355a:	68db      	ldr	r3, [r3, #12]
 801355c:	b2d9      	uxtb	r1, r3
 801355e:	687b      	ldr	r3, [r7, #4]
 8013560:	689a      	ldr	r2, [r3, #8]
 8013562:	8bbb      	ldrh	r3, [r7, #28]
 8013564:	4618      	mov	r0, r3
 8013566:	f000 f88f 	bl	8013688 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 801356a:	e04e      	b.n	801360a <hci_send_req+0xea>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 801356c:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 8013570:	f004 f831 	bl	80175d6 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8013574:	e043      	b.n	80135fe <hci_send_req+0xde>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 8013576:	f107 030c 	add.w	r3, r7, #12
 801357a:	4619      	mov	r1, r3
 801357c:	4829      	ldr	r0, [pc, #164]	@ (8013624 <hci_send_req+0x104>)
 801357e:	f000 fd54 	bl	801402a <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 8013582:	68fb      	ldr	r3, [r7, #12]
 8013584:	7a5b      	ldrb	r3, [r3, #9]
 8013586:	2b0f      	cmp	r3, #15
 8013588:	d114      	bne.n	80135b4 <hci_send_req+0x94>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 801358a:	68fb      	ldr	r3, [r7, #12]
 801358c:	330b      	adds	r3, #11
 801358e:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 8013590:	693b      	ldr	r3, [r7, #16]
 8013592:	885b      	ldrh	r3, [r3, #2]
 8013594:	b29b      	uxth	r3, r3
 8013596:	8bba      	ldrh	r2, [r7, #28]
 8013598:	429a      	cmp	r2, r3
 801359a:	d104      	bne.n	80135a6 <hci_send_req+0x86>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 801359c:	687b      	ldr	r3, [r7, #4]
 801359e:	691b      	ldr	r3, [r3, #16]
 80135a0:	693a      	ldr	r2, [r7, #16]
 80135a2:	7812      	ldrb	r2, [r2, #0]
 80135a4:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 80135a6:	693b      	ldr	r3, [r7, #16]
 80135a8:	785b      	ldrb	r3, [r3, #1]
 80135aa:	2b00      	cmp	r3, #0
 80135ac:	d027      	beq.n	80135fe <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 80135ae:	2301      	movs	r3, #1
 80135b0:	77fb      	strb	r3, [r7, #31]
 80135b2:	e024      	b.n	80135fe <hci_send_req+0xde>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 80135b4:	68fb      	ldr	r3, [r7, #12]
 80135b6:	330b      	adds	r3, #11
 80135b8:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 80135ba:	69bb      	ldr	r3, [r7, #24]
 80135bc:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80135c0:	b29b      	uxth	r3, r3
 80135c2:	8bba      	ldrh	r2, [r7, #28]
 80135c4:	429a      	cmp	r2, r3
 80135c6:	d114      	bne.n	80135f2 <hci_send_req+0xd2>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 80135c8:	68fb      	ldr	r3, [r7, #12]
 80135ca:	7a9b      	ldrb	r3, [r3, #10]
 80135cc:	3b03      	subs	r3, #3
 80135ce:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 80135d0:	687b      	ldr	r3, [r7, #4]
 80135d2:	695a      	ldr	r2, [r3, #20]
 80135d4:	7dfb      	ldrb	r3, [r7, #23]
 80135d6:	429a      	cmp	r2, r3
 80135d8:	bfa8      	it	ge
 80135da:	461a      	movge	r2, r3
 80135dc:	687b      	ldr	r3, [r7, #4]
 80135de:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 80135e0:	687b      	ldr	r3, [r7, #4]
 80135e2:	6918      	ldr	r0, [r3, #16]
 80135e4:	69bb      	ldr	r3, [r7, #24]
 80135e6:	1cd9      	adds	r1, r3, #3
 80135e8:	687b      	ldr	r3, [r7, #4]
 80135ea:	695b      	ldr	r3, [r3, #20]
 80135ec:	461a      	mov	r2, r3
 80135ee:	f006 fa86 	bl	8019afe <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 80135f2:	69bb      	ldr	r3, [r7, #24]
 80135f4:	781b      	ldrb	r3, [r3, #0]
 80135f6:	2b00      	cmp	r3, #0
 80135f8:	d001      	beq.n	80135fe <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 80135fa:	2301      	movs	r3, #1
 80135fc:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 80135fe:	4809      	ldr	r0, [pc, #36]	@ (8013624 <hci_send_req+0x104>)
 8013600:	f000 fc84 	bl	8013f0c <LST_is_empty>
 8013604:	4603      	mov	r3, r0
 8013606:	2b00      	cmp	r3, #0
 8013608:	d0b5      	beq.n	8013576 <hci_send_req+0x56>
  while(local_cmd_status == HCI_TL_CmdBusy)
 801360a:	7ffb      	ldrb	r3, [r7, #31]
 801360c:	2b00      	cmp	r3, #0
 801360e:	d0ad      	beq.n	801356c <hci_send_req+0x4c>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 8013610:	2001      	movs	r0, #1
 8013612:	f000 f85f 	bl	80136d4 <NotifyCmdStatus>

  return 0;
 8013616:	2300      	movs	r3, #0
}
 8013618:	4618      	mov	r0, r3
 801361a:	3720      	adds	r7, #32
 801361c:	46bd      	mov	sp, r7
 801361e:	bd80      	pop	{r7, pc}
 8013620:	20010ae4 	.word	0x20010ae4
 8013624:	20010ad8 	.word	0x20010ad8

08013628 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8013628:	b580      	push	{r7, lr}
 801362a:	b086      	sub	sp, #24
 801362c:	af00      	add	r7, sp, #0
 801362e:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 8013630:	480f      	ldr	r0, [pc, #60]	@ (8013670 <TlInit+0x48>)
 8013632:	f000 fc5b 	bl	8013eec <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 8013636:	4a0f      	ldr	r2, [pc, #60]	@ (8013674 <TlInit+0x4c>)
 8013638:	687b      	ldr	r3, [r7, #4]
 801363a:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 801363c:	480e      	ldr	r0, [pc, #56]	@ (8013678 <TlInit+0x50>)
 801363e:	f000 fc55 	bl	8013eec <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8013642:	4b0e      	ldr	r3, [pc, #56]	@ (801367c <TlInit+0x54>)
 8013644:	2201      	movs	r2, #1
 8013646:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 8013648:	4b0d      	ldr	r3, [pc, #52]	@ (8013680 <TlInit+0x58>)
 801364a:	681b      	ldr	r3, [r3, #0]
 801364c:	2b00      	cmp	r3, #0
 801364e:	d00a      	beq.n	8013666 <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8013650:	687b      	ldr	r3, [r7, #4]
 8013652:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 8013654:	4b0b      	ldr	r3, [pc, #44]	@ (8013684 <TlInit+0x5c>)
 8013656:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 8013658:	4b09      	ldr	r3, [pc, #36]	@ (8013680 <TlInit+0x58>)
 801365a:	681b      	ldr	r3, [r3, #0]
 801365c:	f107 0208 	add.w	r2, r7, #8
 8013660:	4610      	mov	r0, r2
 8013662:	4798      	blx	r3
  }

  return;
 8013664:	bf00      	nop
 8013666:	bf00      	nop
}
 8013668:	3718      	adds	r7, #24
 801366a:	46bd      	mov	sp, r7
 801366c:	bd80      	pop	{r7, pc}
 801366e:	bf00      	nop
 8013670:	20010ad8 	.word	0x20010ad8
 8013674:	20000340 	.word	0x20000340
 8013678:	20000338 	.word	0x20000338
 801367c:	20000344 	.word	0x20000344
 8013680:	20010ab8 	.word	0x20010ab8
 8013684:	08013715 	.word	0x08013715

08013688 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 8013688:	b580      	push	{r7, lr}
 801368a:	b082      	sub	sp, #8
 801368c:	af00      	add	r7, sp, #0
 801368e:	4603      	mov	r3, r0
 8013690:	603a      	str	r2, [r7, #0]
 8013692:	80fb      	strh	r3, [r7, #6]
 8013694:	460b      	mov	r3, r1
 8013696:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 8013698:	4b0c      	ldr	r3, [pc, #48]	@ (80136cc <SendCmd+0x44>)
 801369a:	681b      	ldr	r3, [r3, #0]
 801369c:	88fa      	ldrh	r2, [r7, #6]
 801369e:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 80136a2:	4b0a      	ldr	r3, [pc, #40]	@ (80136cc <SendCmd+0x44>)
 80136a4:	681b      	ldr	r3, [r3, #0]
 80136a6:	797a      	ldrb	r2, [r7, #5]
 80136a8:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 80136aa:	4b08      	ldr	r3, [pc, #32]	@ (80136cc <SendCmd+0x44>)
 80136ac:	681b      	ldr	r3, [r3, #0]
 80136ae:	330c      	adds	r3, #12
 80136b0:	797a      	ldrb	r2, [r7, #5]
 80136b2:	6839      	ldr	r1, [r7, #0]
 80136b4:	4618      	mov	r0, r3
 80136b6:	f006 fa22 	bl	8019afe <memcpy>

  hciContext.io.Send(0,0);
 80136ba:	4b05      	ldr	r3, [pc, #20]	@ (80136d0 <SendCmd+0x48>)
 80136bc:	691b      	ldr	r3, [r3, #16]
 80136be:	2100      	movs	r1, #0
 80136c0:	2000      	movs	r0, #0
 80136c2:	4798      	blx	r3

  return;
 80136c4:	bf00      	nop
}
 80136c6:	3708      	adds	r7, #8
 80136c8:	46bd      	mov	sp, r7
 80136ca:	bd80      	pop	{r7, pc}
 80136cc:	20000340 	.word	0x20000340
 80136d0:	20010ab8 	.word	0x20010ab8

080136d4 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 80136d4:	b580      	push	{r7, lr}
 80136d6:	b082      	sub	sp, #8
 80136d8:	af00      	add	r7, sp, #0
 80136da:	4603      	mov	r3, r0
 80136dc:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 80136de:	79fb      	ldrb	r3, [r7, #7]
 80136e0:	2b00      	cmp	r3, #0
 80136e2:	d108      	bne.n	80136f6 <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 80136e4:	4b0a      	ldr	r3, [pc, #40]	@ (8013710 <NotifyCmdStatus+0x3c>)
 80136e6:	681b      	ldr	r3, [r3, #0]
 80136e8:	2b00      	cmp	r3, #0
 80136ea:	d00d      	beq.n	8013708 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 80136ec:	4b08      	ldr	r3, [pc, #32]	@ (8013710 <NotifyCmdStatus+0x3c>)
 80136ee:	681b      	ldr	r3, [r3, #0]
 80136f0:	2000      	movs	r0, #0
 80136f2:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 80136f4:	e008      	b.n	8013708 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 80136f6:	4b06      	ldr	r3, [pc, #24]	@ (8013710 <NotifyCmdStatus+0x3c>)
 80136f8:	681b      	ldr	r3, [r3, #0]
 80136fa:	2b00      	cmp	r3, #0
 80136fc:	d004      	beq.n	8013708 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 80136fe:	4b04      	ldr	r3, [pc, #16]	@ (8013710 <NotifyCmdStatus+0x3c>)
 8013700:	681b      	ldr	r3, [r3, #0]
 8013702:	2001      	movs	r0, #1
 8013704:	4798      	blx	r3
  return;
 8013706:	bf00      	nop
 8013708:	bf00      	nop
}
 801370a:	3708      	adds	r7, #8
 801370c:	46bd      	mov	sp, r7
 801370e:	bd80      	pop	{r7, pc}
 8013710:	20010ae0 	.word	0x20010ae0

08013714 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 8013714:	b580      	push	{r7, lr}
 8013716:	b082      	sub	sp, #8
 8013718:	af00      	add	r7, sp, #0
 801371a:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 801371c:	687b      	ldr	r3, [r7, #4]
 801371e:	7a5b      	ldrb	r3, [r3, #9]
 8013720:	2b0f      	cmp	r3, #15
 8013722:	d003      	beq.n	801372c <TlEvtReceived+0x18>
 8013724:	687b      	ldr	r3, [r7, #4]
 8013726:	7a5b      	ldrb	r3, [r3, #9]
 8013728:	2b0e      	cmp	r3, #14
 801372a:	d107      	bne.n	801373c <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 801372c:	6879      	ldr	r1, [r7, #4]
 801372e:	4809      	ldr	r0, [pc, #36]	@ (8013754 <TlEvtReceived+0x40>)
 8013730:	f000 fc34 	bl	8013f9c <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 8013734:	2000      	movs	r0, #0
 8013736:	f003 ff43 	bl	80175c0 <hci_cmd_resp_release>
 801373a:	e006      	b.n	801374a <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 801373c:	6879      	ldr	r1, [r7, #4]
 801373e:	4806      	ldr	r0, [pc, #24]	@ (8013758 <TlEvtReceived+0x44>)
 8013740:	f000 fc2c 	bl	8013f9c <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8013744:	4804      	ldr	r0, [pc, #16]	@ (8013758 <TlEvtReceived+0x44>)
 8013746:	f003 ff2f 	bl	80175a8 <hci_notify_asynch_evt>
  }

  return;
 801374a:	bf00      	nop
}
 801374c:	3708      	adds	r7, #8
 801374e:	46bd      	mov	sp, r7
 8013750:	bd80      	pop	{r7, pc}
 8013752:	bf00      	nop
 8013754:	20010ad8 	.word	0x20010ad8
 8013758:	20000338 	.word	0x20000338

0801375c <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 801375c:	b480      	push	{r7}
 801375e:	b083      	sub	sp, #12
 8013760:	af00      	add	r7, sp, #0
 8013762:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 8013764:	687b      	ldr	r3, [r7, #4]
 8013766:	4a05      	ldr	r2, [pc, #20]	@ (801377c <hci_register_io_bus+0x20>)
 8013768:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 801376a:	687b      	ldr	r3, [r7, #4]
 801376c:	4a04      	ldr	r2, [pc, #16]	@ (8013780 <hci_register_io_bus+0x24>)
 801376e:	611a      	str	r2, [r3, #16]

  return;
 8013770:	bf00      	nop
}
 8013772:	370c      	adds	r7, #12
 8013774:	46bd      	mov	sp, r7
 8013776:	f85d 7b04 	ldr.w	r7, [sp], #4
 801377a:	4770      	bx	lr
 801377c:	08013a75 	.word	0x08013a75
 8013780:	08013add 	.word	0x08013add

08013784 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8013784:	b580      	push	{r7, lr}
 8013786:	b082      	sub	sp, #8
 8013788:	af00      	add	r7, sp, #0
 801378a:	6078      	str	r0, [r7, #4]
 801378c:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 801378e:	683b      	ldr	r3, [r7, #0]
 8013790:	685b      	ldr	r3, [r3, #4]
 8013792:	4a08      	ldr	r2, [pc, #32]	@ (80137b4 <shci_init+0x30>)
 8013794:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 8013796:	4a08      	ldr	r2, [pc, #32]	@ (80137b8 <shci_init+0x34>)
 8013798:	687b      	ldr	r3, [r7, #4]
 801379a:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 801379c:	4806      	ldr	r0, [pc, #24]	@ (80137b8 <shci_init+0x34>)
 801379e:	f000 f915 	bl	80139cc <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 80137a2:	683b      	ldr	r3, [r7, #0]
 80137a4:	681b      	ldr	r3, [r3, #0]
 80137a6:	4618      	mov	r0, r3
 80137a8:	f000 f898 	bl	80138dc <TlInit>

  return;
 80137ac:	bf00      	nop
}
 80137ae:	3708      	adds	r7, #8
 80137b0:	46bd      	mov	sp, r7
 80137b2:	bd80      	pop	{r7, pc}
 80137b4:	20010b08 	.word	0x20010b08
 80137b8:	20010ae8 	.word	0x20010ae8

080137bc <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 80137bc:	b580      	push	{r7, lr}
 80137be:	b084      	sub	sp, #16
 80137c0:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 80137c2:	4822      	ldr	r0, [pc, #136]	@ (801384c <shci_user_evt_proc+0x90>)
 80137c4:	f000 fba2 	bl	8013f0c <LST_is_empty>
 80137c8:	4603      	mov	r3, r0
 80137ca:	2b00      	cmp	r3, #0
 80137cc:	d12b      	bne.n	8013826 <shci_user_evt_proc+0x6a>
 80137ce:	4b20      	ldr	r3, [pc, #128]	@ (8013850 <shci_user_evt_proc+0x94>)
 80137d0:	781b      	ldrb	r3, [r3, #0]
 80137d2:	2b00      	cmp	r3, #0
 80137d4:	d027      	beq.n	8013826 <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 80137d6:	f107 030c 	add.w	r3, r7, #12
 80137da:	4619      	mov	r1, r3
 80137dc:	481b      	ldr	r0, [pc, #108]	@ (801384c <shci_user_evt_proc+0x90>)
 80137de:	f000 fc24 	bl	801402a <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 80137e2:	4b1c      	ldr	r3, [pc, #112]	@ (8013854 <shci_user_evt_proc+0x98>)
 80137e4:	69db      	ldr	r3, [r3, #28]
 80137e6:	2b00      	cmp	r3, #0
 80137e8:	d00c      	beq.n	8013804 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 80137ea:	68fb      	ldr	r3, [r7, #12]
 80137ec:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 80137ee:	2301      	movs	r3, #1
 80137f0:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 80137f2:	4b18      	ldr	r3, [pc, #96]	@ (8013854 <shci_user_evt_proc+0x98>)
 80137f4:	69db      	ldr	r3, [r3, #28]
 80137f6:	1d3a      	adds	r2, r7, #4
 80137f8:	4610      	mov	r0, r2
 80137fa:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 80137fc:	793a      	ldrb	r2, [r7, #4]
 80137fe:	4b14      	ldr	r3, [pc, #80]	@ (8013850 <shci_user_evt_proc+0x94>)
 8013800:	701a      	strb	r2, [r3, #0]
 8013802:	e002      	b.n	801380a <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8013804:	4b12      	ldr	r3, [pc, #72]	@ (8013850 <shci_user_evt_proc+0x94>)
 8013806:	2201      	movs	r2, #1
 8013808:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 801380a:	4b11      	ldr	r3, [pc, #68]	@ (8013850 <shci_user_evt_proc+0x94>)
 801380c:	781b      	ldrb	r3, [r3, #0]
 801380e:	2b00      	cmp	r3, #0
 8013810:	d004      	beq.n	801381c <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 8013812:	68fb      	ldr	r3, [r7, #12]
 8013814:	4618      	mov	r0, r3
 8013816:	f000 fa75 	bl	8013d04 <TL_MM_EvtDone>
 801381a:	e004      	b.n	8013826 <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 801381c:	68fb      	ldr	r3, [r7, #12]
 801381e:	4619      	mov	r1, r3
 8013820:	480a      	ldr	r0, [pc, #40]	@ (801384c <shci_user_evt_proc+0x90>)
 8013822:	f000 fb95 	bl	8013f50 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8013826:	4809      	ldr	r0, [pc, #36]	@ (801384c <shci_user_evt_proc+0x90>)
 8013828:	f000 fb70 	bl	8013f0c <LST_is_empty>
 801382c:	4603      	mov	r3, r0
 801382e:	2b00      	cmp	r3, #0
 8013830:	d107      	bne.n	8013842 <shci_user_evt_proc+0x86>
 8013832:	4b07      	ldr	r3, [pc, #28]	@ (8013850 <shci_user_evt_proc+0x94>)
 8013834:	781b      	ldrb	r3, [r3, #0]
 8013836:	2b00      	cmp	r3, #0
 8013838:	d003      	beq.n	8013842 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 801383a:	4804      	ldr	r0, [pc, #16]	@ (801384c <shci_user_evt_proc+0x90>)
 801383c:	f7ed fc79 	bl	8001132 <shci_notify_asynch_evt>
  }


  return;
 8013840:	bf00      	nop
 8013842:	bf00      	nop
}
 8013844:	3710      	adds	r7, #16
 8013846:	46bd      	mov	sp, r7
 8013848:	bd80      	pop	{r7, pc}
 801384a:	bf00      	nop
 801384c:	20000348 	.word	0x20000348
 8013850:	20000358 	.word	0x20000358
 8013854:	20010ae8 	.word	0x20010ae8

08013858 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 8013858:	b580      	push	{r7, lr}
 801385a:	b084      	sub	sp, #16
 801385c:	af00      	add	r7, sp, #0
 801385e:	60ba      	str	r2, [r7, #8]
 8013860:	607b      	str	r3, [r7, #4]
 8013862:	4603      	mov	r3, r0
 8013864:	81fb      	strh	r3, [r7, #14]
 8013866:	460b      	mov	r3, r1
 8013868:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 801386a:	2000      	movs	r0, #0
 801386c:	f000 f868 	bl	8013940 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 8013870:	4b17      	ldr	r3, [pc, #92]	@ (80138d0 <shci_send+0x78>)
 8013872:	681b      	ldr	r3, [r3, #0]
 8013874:	89fa      	ldrh	r2, [r7, #14]
 8013876:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 801387a:	4b15      	ldr	r3, [pc, #84]	@ (80138d0 <shci_send+0x78>)
 801387c:	681b      	ldr	r3, [r3, #0]
 801387e:	7b7a      	ldrb	r2, [r7, #13]
 8013880:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 8013882:	4b13      	ldr	r3, [pc, #76]	@ (80138d0 <shci_send+0x78>)
 8013884:	681b      	ldr	r3, [r3, #0]
 8013886:	330c      	adds	r3, #12
 8013888:	7b7a      	ldrb	r2, [r7, #13]
 801388a:	68b9      	ldr	r1, [r7, #8]
 801388c:	4618      	mov	r0, r3
 801388e:	f006 f936 	bl	8019afe <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 8013892:	4b10      	ldr	r3, [pc, #64]	@ (80138d4 <shci_send+0x7c>)
 8013894:	2201      	movs	r2, #1
 8013896:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 8013898:	4b0f      	ldr	r3, [pc, #60]	@ (80138d8 <shci_send+0x80>)
 801389a:	691b      	ldr	r3, [r3, #16]
 801389c:	2100      	movs	r1, #0
 801389e:	2000      	movs	r0, #0
 80138a0:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 80138a2:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 80138a6:	f7ed fc5b 	bl	8001160 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 80138aa:	687b      	ldr	r3, [r7, #4]
 80138ac:	f103 0008 	add.w	r0, r3, #8
 80138b0:	4b07      	ldr	r3, [pc, #28]	@ (80138d0 <shci_send+0x78>)
 80138b2:	6819      	ldr	r1, [r3, #0]
 80138b4:	4b06      	ldr	r3, [pc, #24]	@ (80138d0 <shci_send+0x78>)
 80138b6:	681b      	ldr	r3, [r3, #0]
 80138b8:	789b      	ldrb	r3, [r3, #2]
 80138ba:	3303      	adds	r3, #3
 80138bc:	461a      	mov	r2, r3
 80138be:	f006 f91e 	bl	8019afe <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 80138c2:	2001      	movs	r0, #1
 80138c4:	f000 f83c 	bl	8013940 <Cmd_SetStatus>

  return;
 80138c8:	bf00      	nop
}
 80138ca:	3710      	adds	r7, #16
 80138cc:	46bd      	mov	sp, r7
 80138ce:	bd80      	pop	{r7, pc}
 80138d0:	20000354 	.word	0x20000354
 80138d4:	20010b0c 	.word	0x20010b0c
 80138d8:	20010ae8 	.word	0x20010ae8

080138dc <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 80138dc:	b580      	push	{r7, lr}
 80138de:	b086      	sub	sp, #24
 80138e0:	af00      	add	r7, sp, #0
 80138e2:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 80138e4:	4a10      	ldr	r2, [pc, #64]	@ (8013928 <TlInit+0x4c>)
 80138e6:	687b      	ldr	r3, [r7, #4]
 80138e8:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 80138ea:	4810      	ldr	r0, [pc, #64]	@ (801392c <TlInit+0x50>)
 80138ec:	f000 fafe 	bl	8013eec <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 80138f0:	2001      	movs	r0, #1
 80138f2:	f000 f825 	bl	8013940 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 80138f6:	4b0e      	ldr	r3, [pc, #56]	@ (8013930 <TlInit+0x54>)
 80138f8:	2201      	movs	r2, #1
 80138fa:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 80138fc:	4b0d      	ldr	r3, [pc, #52]	@ (8013934 <TlInit+0x58>)
 80138fe:	681b      	ldr	r3, [r3, #0]
 8013900:	2b00      	cmp	r3, #0
 8013902:	d00c      	beq.n	801391e <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8013904:	687b      	ldr	r3, [r7, #4]
 8013906:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 8013908:	4b0b      	ldr	r3, [pc, #44]	@ (8013938 <TlInit+0x5c>)
 801390a:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 801390c:	4b0b      	ldr	r3, [pc, #44]	@ (801393c <TlInit+0x60>)
 801390e:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 8013910:	4b08      	ldr	r3, [pc, #32]	@ (8013934 <TlInit+0x58>)
 8013912:	681b      	ldr	r3, [r3, #0]
 8013914:	f107 020c 	add.w	r2, r7, #12
 8013918:	4610      	mov	r0, r2
 801391a:	4798      	blx	r3
  }

  return;
 801391c:	bf00      	nop
 801391e:	bf00      	nop
}
 8013920:	3718      	adds	r7, #24
 8013922:	46bd      	mov	sp, r7
 8013924:	bd80      	pop	{r7, pc}
 8013926:	bf00      	nop
 8013928:	20000354 	.word	0x20000354
 801392c:	20000348 	.word	0x20000348
 8013930:	20000358 	.word	0x20000358
 8013934:	20010ae8 	.word	0x20010ae8
 8013938:	08013991 	.word	0x08013991
 801393c:	080139a9 	.word	0x080139a9

08013940 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 8013940:	b580      	push	{r7, lr}
 8013942:	b082      	sub	sp, #8
 8013944:	af00      	add	r7, sp, #0
 8013946:	4603      	mov	r3, r0
 8013948:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 801394a:	79fb      	ldrb	r3, [r7, #7]
 801394c:	2b00      	cmp	r3, #0
 801394e:	d10b      	bne.n	8013968 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 8013950:	4b0d      	ldr	r3, [pc, #52]	@ (8013988 <Cmd_SetStatus+0x48>)
 8013952:	681b      	ldr	r3, [r3, #0]
 8013954:	2b00      	cmp	r3, #0
 8013956:	d003      	beq.n	8013960 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 8013958:	4b0b      	ldr	r3, [pc, #44]	@ (8013988 <Cmd_SetStatus+0x48>)
 801395a:	681b      	ldr	r3, [r3, #0]
 801395c:	2000      	movs	r0, #0
 801395e:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 8013960:	4b0a      	ldr	r3, [pc, #40]	@ (801398c <Cmd_SetStatus+0x4c>)
 8013962:	2200      	movs	r2, #0
 8013964:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 8013966:	e00b      	b.n	8013980 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 8013968:	4b08      	ldr	r3, [pc, #32]	@ (801398c <Cmd_SetStatus+0x4c>)
 801396a:	2201      	movs	r2, #1
 801396c:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 801396e:	4b06      	ldr	r3, [pc, #24]	@ (8013988 <Cmd_SetStatus+0x48>)
 8013970:	681b      	ldr	r3, [r3, #0]
 8013972:	2b00      	cmp	r3, #0
 8013974:	d004      	beq.n	8013980 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 8013976:	4b04      	ldr	r3, [pc, #16]	@ (8013988 <Cmd_SetStatus+0x48>)
 8013978:	681b      	ldr	r3, [r3, #0]
 801397a:	2001      	movs	r0, #1
 801397c:	4798      	blx	r3
  return;
 801397e:	bf00      	nop
 8013980:	bf00      	nop
}
 8013982:	3708      	adds	r7, #8
 8013984:	46bd      	mov	sp, r7
 8013986:	bd80      	pop	{r7, pc}
 8013988:	20010b08 	.word	0x20010b08
 801398c:	20000350 	.word	0x20000350

08013990 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 8013990:	b580      	push	{r7, lr}
 8013992:	b082      	sub	sp, #8
 8013994:	af00      	add	r7, sp, #0
 8013996:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 8013998:	2000      	movs	r0, #0
 801399a:	f7ed fbd6 	bl	800114a <shci_cmd_resp_release>

  return;
 801399e:	bf00      	nop
}
 80139a0:	3708      	adds	r7, #8
 80139a2:	46bd      	mov	sp, r7
 80139a4:	bd80      	pop	{r7, pc}
	...

080139a8 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 80139a8:	b580      	push	{r7, lr}
 80139aa:	b082      	sub	sp, #8
 80139ac:	af00      	add	r7, sp, #0
 80139ae:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 80139b0:	6879      	ldr	r1, [r7, #4]
 80139b2:	4805      	ldr	r0, [pc, #20]	@ (80139c8 <TlUserEvtReceived+0x20>)
 80139b4:	f000 faf2 	bl	8013f9c <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 80139b8:	4803      	ldr	r0, [pc, #12]	@ (80139c8 <TlUserEvtReceived+0x20>)
 80139ba:	f7ed fbba 	bl	8001132 <shci_notify_asynch_evt>

  return;
 80139be:	bf00      	nop
}
 80139c0:	3708      	adds	r7, #8
 80139c2:	46bd      	mov	sp, r7
 80139c4:	bd80      	pop	{r7, pc}
 80139c6:	bf00      	nop
 80139c8:	20000348 	.word	0x20000348

080139cc <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 80139cc:	b480      	push	{r7}
 80139ce:	b083      	sub	sp, #12
 80139d0:	af00      	add	r7, sp, #0
 80139d2:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 80139d4:	687b      	ldr	r3, [r7, #4]
 80139d6:	4a05      	ldr	r2, [pc, #20]	@ (80139ec <shci_register_io_bus+0x20>)
 80139d8:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 80139da:	687b      	ldr	r3, [r7, #4]
 80139dc:	4a04      	ldr	r2, [pc, #16]	@ (80139f0 <shci_register_io_bus+0x24>)
 80139de:	611a      	str	r2, [r3, #16]

  return;
 80139e0:	bf00      	nop
}
 80139e2:	370c      	adds	r7, #12
 80139e4:	46bd      	mov	sp, r7
 80139e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139ea:	4770      	bx	lr
 80139ec:	08013b91 	.word	0x08013b91
 80139f0:	08013be5 	.word	0x08013be5

080139f4 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 80139f4:	b580      	push	{r7, lr}
 80139f6:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 80139f8:	f004 f8ae 	bl	8017b58 <HW_IPCC_Enable>

  return;
 80139fc:	bf00      	nop
}
 80139fe:	bd80      	pop	{r7, pc}

08013a00 <TL_Init>:


void TL_Init( void )
{
 8013a00:	b580      	push	{r7, lr}
 8013a02:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 8013a04:	4b10      	ldr	r3, [pc, #64]	@ (8013a48 <TL_Init+0x48>)
 8013a06:	4a11      	ldr	r2, [pc, #68]	@ (8013a4c <TL_Init+0x4c>)
 8013a08:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 8013a0a:	4b0f      	ldr	r3, [pc, #60]	@ (8013a48 <TL_Init+0x48>)
 8013a0c:	4a10      	ldr	r2, [pc, #64]	@ (8013a50 <TL_Init+0x50>)
 8013a0e:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 8013a10:	4b0d      	ldr	r3, [pc, #52]	@ (8013a48 <TL_Init+0x48>)
 8013a12:	4a10      	ldr	r2, [pc, #64]	@ (8013a54 <TL_Init+0x54>)
 8013a14:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 8013a16:	4b0c      	ldr	r3, [pc, #48]	@ (8013a48 <TL_Init+0x48>)
 8013a18:	4a0f      	ldr	r2, [pc, #60]	@ (8013a58 <TL_Init+0x58>)
 8013a1a:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 8013a1c:	4b0a      	ldr	r3, [pc, #40]	@ (8013a48 <TL_Init+0x48>)
 8013a1e:	4a0f      	ldr	r2, [pc, #60]	@ (8013a5c <TL_Init+0x5c>)
 8013a20:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 8013a22:	4b09      	ldr	r3, [pc, #36]	@ (8013a48 <TL_Init+0x48>)
 8013a24:	4a0e      	ldr	r2, [pc, #56]	@ (8013a60 <TL_Init+0x60>)
 8013a26:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 8013a28:	4b07      	ldr	r3, [pc, #28]	@ (8013a48 <TL_Init+0x48>)
 8013a2a:	4a0e      	ldr	r2, [pc, #56]	@ (8013a64 <TL_Init+0x64>)
 8013a2c:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 8013a2e:	4b06      	ldr	r3, [pc, #24]	@ (8013a48 <TL_Init+0x48>)
 8013a30:	4a0d      	ldr	r2, [pc, #52]	@ (8013a68 <TL_Init+0x68>)
 8013a32:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 8013a34:	4b04      	ldr	r3, [pc, #16]	@ (8013a48 <TL_Init+0x48>)
 8013a36:	4a0d      	ldr	r2, [pc, #52]	@ (8013a6c <TL_Init+0x6c>)
 8013a38:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 8013a3a:	4b03      	ldr	r3, [pc, #12]	@ (8013a48 <TL_Init+0x48>)
 8013a3c:	4a0c      	ldr	r2, [pc, #48]	@ (8013a70 <TL_Init+0x70>)
 8013a3e:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 8013a40:	f004 f89e 	bl	8017b80 <HW_IPCC_Init>

  return;
 8013a44:	bf00      	nop
}
 8013a46:	bd80      	pop	{r7, pc}
 8013a48:	20030000 	.word	0x20030000
 8013a4c:	20030028 	.word	0x20030028
 8013a50:	20030048 	.word	0x20030048
 8013a54:	20030058 	.word	0x20030058
 8013a58:	20030068 	.word	0x20030068
 8013a5c:	20030070 	.word	0x20030070
 8013a60:	20030078 	.word	0x20030078
 8013a64:	20030080 	.word	0x20030080
 8013a68:	2003009c 	.word	0x2003009c
 8013a6c:	200300a0 	.word	0x200300a0
 8013a70:	200300ac 	.word	0x200300ac

08013a74 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 8013a74:	b580      	push	{r7, lr}
 8013a76:	b084      	sub	sp, #16
 8013a78:	af00      	add	r7, sp, #0
 8013a7a:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 8013a7c:	687b      	ldr	r3, [r7, #4]
 8013a7e:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 8013a80:	4811      	ldr	r0, [pc, #68]	@ (8013ac8 <TL_BLE_Init+0x54>)
 8013a82:	f000 fa33 	bl	8013eec <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 8013a86:	4b11      	ldr	r3, [pc, #68]	@ (8013acc <TL_BLE_Init+0x58>)
 8013a88:	685b      	ldr	r3, [r3, #4]
 8013a8a:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8013a8c:	68fb      	ldr	r3, [r7, #12]
 8013a8e:	689a      	ldr	r2, [r3, #8]
 8013a90:	68bb      	ldr	r3, [r7, #8]
 8013a92:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 8013a94:	68fb      	ldr	r3, [r7, #12]
 8013a96:	68da      	ldr	r2, [r3, #12]
 8013a98:	68bb      	ldr	r3, [r7, #8]
 8013a9a:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 8013a9c:	68bb      	ldr	r3, [r7, #8]
 8013a9e:	4a0c      	ldr	r2, [pc, #48]	@ (8013ad0 <TL_BLE_Init+0x5c>)
 8013aa0:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 8013aa2:	68bb      	ldr	r3, [r7, #8]
 8013aa4:	4a08      	ldr	r2, [pc, #32]	@ (8013ac8 <TL_BLE_Init+0x54>)
 8013aa6:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 8013aa8:	f004 f880 	bl	8017bac <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 8013aac:	68fb      	ldr	r3, [r7, #12]
 8013aae:	681b      	ldr	r3, [r3, #0]
 8013ab0:	4a08      	ldr	r2, [pc, #32]	@ (8013ad4 <TL_BLE_Init+0x60>)
 8013ab2:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 8013ab4:	68fb      	ldr	r3, [r7, #12]
 8013ab6:	685b      	ldr	r3, [r3, #4]
 8013ab8:	4a07      	ldr	r2, [pc, #28]	@ (8013ad8 <TL_BLE_Init+0x64>)
 8013aba:	6013      	str	r3, [r2, #0]

  return 0;
 8013abc:	2300      	movs	r3, #0
}
 8013abe:	4618      	mov	r0, r3
 8013ac0:	3710      	adds	r7, #16
 8013ac2:	46bd      	mov	sp, r7
 8013ac4:	bd80      	pop	{r7, pc}
 8013ac6:	bf00      	nop
 8013ac8:	200300c8 	.word	0x200300c8
 8013acc:	20030000 	.word	0x20030000
 8013ad0:	20030a58 	.word	0x20030a58
 8013ad4:	20010b18 	.word	0x20010b18
 8013ad8:	20010b1c 	.word	0x20010b1c

08013adc <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 8013adc:	b580      	push	{r7, lr}
 8013ade:	b082      	sub	sp, #8
 8013ae0:	af00      	add	r7, sp, #0
 8013ae2:	6078      	str	r0, [r7, #4]
 8013ae4:	460b      	mov	r3, r1
 8013ae6:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 8013ae8:	4b09      	ldr	r3, [pc, #36]	@ (8013b10 <TL_BLE_SendCmd+0x34>)
 8013aea:	685b      	ldr	r3, [r3, #4]
 8013aec:	681b      	ldr	r3, [r3, #0]
 8013aee:	2201      	movs	r2, #1
 8013af0:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 8013af2:	4b07      	ldr	r3, [pc, #28]	@ (8013b10 <TL_BLE_SendCmd+0x34>)
 8013af4:	685b      	ldr	r3, [r3, #4]
 8013af6:	681b      	ldr	r3, [r3, #0]
 8013af8:	4619      	mov	r1, r3
 8013afa:	2001      	movs	r0, #1
 8013afc:	f000 f970 	bl	8013de0 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 8013b00:	f004 f86e 	bl	8017be0 <HW_IPCC_BLE_SendCmd>

  return 0;
 8013b04:	2300      	movs	r3, #0
}
 8013b06:	4618      	mov	r0, r3
 8013b08:	3708      	adds	r7, #8
 8013b0a:	46bd      	mov	sp, r7
 8013b0c:	bd80      	pop	{r7, pc}
 8013b0e:	bf00      	nop
 8013b10:	20030000 	.word	0x20030000

08013b14 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 8013b14:	b580      	push	{r7, lr}
 8013b16:	b082      	sub	sp, #8
 8013b18:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 8013b1a:	e01c      	b.n	8013b56 <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 8013b1c:	1d3b      	adds	r3, r7, #4
 8013b1e:	4619      	mov	r1, r3
 8013b20:	4812      	ldr	r0, [pc, #72]	@ (8013b6c <HW_IPCC_BLE_RxEvtNot+0x58>)
 8013b22:	f000 fa82 	bl	801402a <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8013b26:	687b      	ldr	r3, [r7, #4]
 8013b28:	7a5b      	ldrb	r3, [r3, #9]
 8013b2a:	2b0f      	cmp	r3, #15
 8013b2c:	d003      	beq.n	8013b36 <HW_IPCC_BLE_RxEvtNot+0x22>
 8013b2e:	687b      	ldr	r3, [r7, #4]
 8013b30:	7a5b      	ldrb	r3, [r3, #9]
 8013b32:	2b0e      	cmp	r3, #14
 8013b34:	d105      	bne.n	8013b42 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 8013b36:	687b      	ldr	r3, [r7, #4]
 8013b38:	4619      	mov	r1, r3
 8013b3a:	2002      	movs	r0, #2
 8013b3c:	f000 f950 	bl	8013de0 <OutputDbgTrace>
 8013b40:	e004      	b.n	8013b4c <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 8013b42:	687b      	ldr	r3, [r7, #4]
 8013b44:	4619      	mov	r1, r3
 8013b46:	2005      	movs	r0, #5
 8013b48:	f000 f94a 	bl	8013de0 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 8013b4c:	4b08      	ldr	r3, [pc, #32]	@ (8013b70 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 8013b4e:	681b      	ldr	r3, [r3, #0]
 8013b50:	687a      	ldr	r2, [r7, #4]
 8013b52:	4610      	mov	r0, r2
 8013b54:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 8013b56:	4805      	ldr	r0, [pc, #20]	@ (8013b6c <HW_IPCC_BLE_RxEvtNot+0x58>)
 8013b58:	f000 f9d8 	bl	8013f0c <LST_is_empty>
 8013b5c:	4603      	mov	r3, r0
 8013b5e:	2b00      	cmp	r3, #0
 8013b60:	d0dc      	beq.n	8013b1c <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 8013b62:	bf00      	nop
}
 8013b64:	3708      	adds	r7, #8
 8013b66:	46bd      	mov	sp, r7
 8013b68:	bd80      	pop	{r7, pc}
 8013b6a:	bf00      	nop
 8013b6c:	200300c8 	.word	0x200300c8
 8013b70:	20010b18 	.word	0x20010b18

08013b74 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 8013b74:	b580      	push	{r7, lr}
 8013b76:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_ACL_DATA_RSP, (uint8_t*)NULL);
 8013b78:	2100      	movs	r1, #0
 8013b7a:	2004      	movs	r0, #4
 8013b7c:	f000 f930 	bl	8013de0 <OutputDbgTrace>
  
  BLE_IoBusAclDataTxAck( );
 8013b80:	4b02      	ldr	r3, [pc, #8]	@ (8013b8c <HW_IPCC_BLE_AclDataAckNot+0x18>)
 8013b82:	681b      	ldr	r3, [r3, #0]
 8013b84:	4798      	blx	r3
       
  return;
 8013b86:	bf00      	nop
}
 8013b88:	bd80      	pop	{r7, pc}
 8013b8a:	bf00      	nop
 8013b8c:	20010b1c 	.word	0x20010b1c

08013b90 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 8013b90:	b580      	push	{r7, lr}
 8013b92:	b084      	sub	sp, #16
 8013b94:	af00      	add	r7, sp, #0
 8013b96:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 8013b98:	687b      	ldr	r3, [r7, #4]
 8013b9a:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 8013b9c:	480d      	ldr	r0, [pc, #52]	@ (8013bd4 <TL_SYS_Init+0x44>)
 8013b9e:	f000 f9a5 	bl	8013eec <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 8013ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8013bd8 <TL_SYS_Init+0x48>)
 8013ba4:	68db      	ldr	r3, [r3, #12]
 8013ba6:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8013ba8:	68fb      	ldr	r3, [r7, #12]
 8013baa:	689a      	ldr	r2, [r3, #8]
 8013bac:	68bb      	ldr	r3, [r7, #8]
 8013bae:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 8013bb0:	68bb      	ldr	r3, [r7, #8]
 8013bb2:	4a08      	ldr	r2, [pc, #32]	@ (8013bd4 <TL_SYS_Init+0x44>)
 8013bb4:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 8013bb6:	f004 f845 	bl	8017c44 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 8013bba:	68fb      	ldr	r3, [r7, #12]
 8013bbc:	681b      	ldr	r3, [r3, #0]
 8013bbe:	4a07      	ldr	r2, [pc, #28]	@ (8013bdc <TL_SYS_Init+0x4c>)
 8013bc0:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 8013bc2:	68fb      	ldr	r3, [r7, #12]
 8013bc4:	685b      	ldr	r3, [r3, #4]
 8013bc6:	4a06      	ldr	r2, [pc, #24]	@ (8013be0 <TL_SYS_Init+0x50>)
 8013bc8:	6013      	str	r3, [r2, #0]

  return 0;
 8013bca:	2300      	movs	r3, #0
}
 8013bcc:	4618      	mov	r0, r3
 8013bce:	3710      	adds	r7, #16
 8013bd0:	46bd      	mov	sp, r7
 8013bd2:	bd80      	pop	{r7, pc}
 8013bd4:	200300d0 	.word	0x200300d0
 8013bd8:	20030000 	.word	0x20030000
 8013bdc:	20010b20 	.word	0x20010b20
 8013be0:	20010b24 	.word	0x20010b24

08013be4 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 8013be4:	b580      	push	{r7, lr}
 8013be6:	b082      	sub	sp, #8
 8013be8:	af00      	add	r7, sp, #0
 8013bea:	6078      	str	r0, [r7, #4]
 8013bec:	460b      	mov	r3, r1
 8013bee:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 8013bf0:	4b09      	ldr	r3, [pc, #36]	@ (8013c18 <TL_SYS_SendCmd+0x34>)
 8013bf2:	68db      	ldr	r3, [r3, #12]
 8013bf4:	681b      	ldr	r3, [r3, #0]
 8013bf6:	2210      	movs	r2, #16
 8013bf8:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 8013bfa:	4b07      	ldr	r3, [pc, #28]	@ (8013c18 <TL_SYS_SendCmd+0x34>)
 8013bfc:	68db      	ldr	r3, [r3, #12]
 8013bfe:	681b      	ldr	r3, [r3, #0]
 8013c00:	4619      	mov	r1, r3
 8013c02:	2006      	movs	r0, #6
 8013c04:	f000 f8ec 	bl	8013de0 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 8013c08:	f004 f836 	bl	8017c78 <HW_IPCC_SYS_SendCmd>

  return 0;
 8013c0c:	2300      	movs	r3, #0
}
 8013c0e:	4618      	mov	r0, r3
 8013c10:	3708      	adds	r7, #8
 8013c12:	46bd      	mov	sp, r7
 8013c14:	bd80      	pop	{r7, pc}
 8013c16:	bf00      	nop
 8013c18:	20030000 	.word	0x20030000

08013c1c <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 8013c1c:	b580      	push	{r7, lr}
 8013c1e:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8013c20:	4b07      	ldr	r3, [pc, #28]	@ (8013c40 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8013c22:	68db      	ldr	r3, [r3, #12]
 8013c24:	681b      	ldr	r3, [r3, #0]
 8013c26:	4619      	mov	r1, r3
 8013c28:	2007      	movs	r0, #7
 8013c2a:	f000 f8d9 	bl	8013de0 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8013c2e:	4b05      	ldr	r3, [pc, #20]	@ (8013c44 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 8013c30:	681b      	ldr	r3, [r3, #0]
 8013c32:	4a03      	ldr	r2, [pc, #12]	@ (8013c40 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8013c34:	68d2      	ldr	r2, [r2, #12]
 8013c36:	6812      	ldr	r2, [r2, #0]
 8013c38:	4610      	mov	r0, r2
 8013c3a:	4798      	blx	r3

  return;
 8013c3c:	bf00      	nop
}
 8013c3e:	bd80      	pop	{r7, pc}
 8013c40:	20030000 	.word	0x20030000
 8013c44:	20010b20 	.word	0x20010b20

08013c48 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 8013c48:	b580      	push	{r7, lr}
 8013c4a:	b082      	sub	sp, #8
 8013c4c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8013c4e:	e00e      	b.n	8013c6e <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 8013c50:	1d3b      	adds	r3, r7, #4
 8013c52:	4619      	mov	r1, r3
 8013c54:	480b      	ldr	r0, [pc, #44]	@ (8013c84 <HW_IPCC_SYS_EvtNot+0x3c>)
 8013c56:	f000 f9e8 	bl	801402a <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 8013c5a:	687b      	ldr	r3, [r7, #4]
 8013c5c:	4619      	mov	r1, r3
 8013c5e:	2008      	movs	r0, #8
 8013c60:	f000 f8be 	bl	8013de0 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 8013c64:	4b08      	ldr	r3, [pc, #32]	@ (8013c88 <HW_IPCC_SYS_EvtNot+0x40>)
 8013c66:	681b      	ldr	r3, [r3, #0]
 8013c68:	687a      	ldr	r2, [r7, #4]
 8013c6a:	4610      	mov	r0, r2
 8013c6c:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8013c6e:	4805      	ldr	r0, [pc, #20]	@ (8013c84 <HW_IPCC_SYS_EvtNot+0x3c>)
 8013c70:	f000 f94c 	bl	8013f0c <LST_is_empty>
 8013c74:	4603      	mov	r3, r0
 8013c76:	2b00      	cmp	r3, #0
 8013c78:	d0ea      	beq.n	8013c50 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 8013c7a:	bf00      	nop
}
 8013c7c:	3708      	adds	r7, #8
 8013c7e:	46bd      	mov	sp, r7
 8013c80:	bd80      	pop	{r7, pc}
 8013c82:	bf00      	nop
 8013c84:	200300d0 	.word	0x200300d0
 8013c88:	20010b24 	.word	0x20010b24

08013c8c <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 8013c8c:	b580      	push	{r7, lr}
 8013c8e:	b082      	sub	sp, #8
 8013c90:	af00      	add	r7, sp, #0
 8013c92:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 8013c94:	4817      	ldr	r0, [pc, #92]	@ (8013cf4 <TL_MM_Init+0x68>)
 8013c96:	f000 f929 	bl	8013eec <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 8013c9a:	4817      	ldr	r0, [pc, #92]	@ (8013cf8 <TL_MM_Init+0x6c>)
 8013c9c:	f000 f926 	bl	8013eec <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 8013ca0:	4b16      	ldr	r3, [pc, #88]	@ (8013cfc <TL_MM_Init+0x70>)
 8013ca2:	691b      	ldr	r3, [r3, #16]
 8013ca4:	4a16      	ldr	r2, [pc, #88]	@ (8013d00 <TL_MM_Init+0x74>)
 8013ca6:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 8013ca8:	4b15      	ldr	r3, [pc, #84]	@ (8013d00 <TL_MM_Init+0x74>)
 8013caa:	681b      	ldr	r3, [r3, #0]
 8013cac:	687a      	ldr	r2, [r7, #4]
 8013cae:	6892      	ldr	r2, [r2, #8]
 8013cb0:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 8013cb2:	4b13      	ldr	r3, [pc, #76]	@ (8013d00 <TL_MM_Init+0x74>)
 8013cb4:	681b      	ldr	r3, [r3, #0]
 8013cb6:	687a      	ldr	r2, [r7, #4]
 8013cb8:	68d2      	ldr	r2, [r2, #12]
 8013cba:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 8013cbc:	4b10      	ldr	r3, [pc, #64]	@ (8013d00 <TL_MM_Init+0x74>)
 8013cbe:	681b      	ldr	r3, [r3, #0]
 8013cc0:	4a0c      	ldr	r2, [pc, #48]	@ (8013cf4 <TL_MM_Init+0x68>)
 8013cc2:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 8013cc4:	4b0e      	ldr	r3, [pc, #56]	@ (8013d00 <TL_MM_Init+0x74>)
 8013cc6:	681b      	ldr	r3, [r3, #0]
 8013cc8:	687a      	ldr	r2, [r7, #4]
 8013cca:	6812      	ldr	r2, [r2, #0]
 8013ccc:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 8013cce:	4b0c      	ldr	r3, [pc, #48]	@ (8013d00 <TL_MM_Init+0x74>)
 8013cd0:	681b      	ldr	r3, [r3, #0]
 8013cd2:	687a      	ldr	r2, [r7, #4]
 8013cd4:	6852      	ldr	r2, [r2, #4]
 8013cd6:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 8013cd8:	4b09      	ldr	r3, [pc, #36]	@ (8013d00 <TL_MM_Init+0x74>)
 8013cda:	681b      	ldr	r3, [r3, #0]
 8013cdc:	687a      	ldr	r2, [r7, #4]
 8013cde:	6912      	ldr	r2, [r2, #16]
 8013ce0:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 8013ce2:	4b07      	ldr	r3, [pc, #28]	@ (8013d00 <TL_MM_Init+0x74>)
 8013ce4:	681b      	ldr	r3, [r3, #0]
 8013ce6:	687a      	ldr	r2, [r7, #4]
 8013ce8:	6952      	ldr	r2, [r2, #20]
 8013cea:	619a      	str	r2, [r3, #24]

  return;
 8013cec:	bf00      	nop
}
 8013cee:	3708      	adds	r7, #8
 8013cf0:	46bd      	mov	sp, r7
 8013cf2:	bd80      	pop	{r7, pc}
 8013cf4:	200300b8 	.word	0x200300b8
 8013cf8:	20010b10 	.word	0x20010b10
 8013cfc:	20030000 	.word	0x20030000
 8013d00:	20010b28 	.word	0x20010b28

08013d04 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 8013d04:	b580      	push	{r7, lr}
 8013d06:	b082      	sub	sp, #8
 8013d08:	af00      	add	r7, sp, #0
 8013d0a:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 8013d0c:	6879      	ldr	r1, [r7, #4]
 8013d0e:	4807      	ldr	r0, [pc, #28]	@ (8013d2c <TL_MM_EvtDone+0x28>)
 8013d10:	f000 f944 	bl	8013f9c <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 8013d14:	6879      	ldr	r1, [r7, #4]
 8013d16:	2000      	movs	r0, #0
 8013d18:	f000 f862 	bl	8013de0 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 8013d1c:	4804      	ldr	r0, [pc, #16]	@ (8013d30 <TL_MM_EvtDone+0x2c>)
 8013d1e:	f003 fff1 	bl	8017d04 <HW_IPCC_MM_SendFreeBuf>

  return;
 8013d22:	bf00      	nop
}
 8013d24:	3708      	adds	r7, #8
 8013d26:	46bd      	mov	sp, r7
 8013d28:	bd80      	pop	{r7, pc}
 8013d2a:	bf00      	nop
 8013d2c:	20010b10 	.word	0x20010b10
 8013d30:	08013d35 	.word	0x08013d35

08013d34 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 8013d34:	b580      	push	{r7, lr}
 8013d36:	b082      	sub	sp, #8
 8013d38:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8013d3a:	e00c      	b.n	8013d56 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 8013d3c:	1d3b      	adds	r3, r7, #4
 8013d3e:	4619      	mov	r1, r3
 8013d40:	480a      	ldr	r0, [pc, #40]	@ (8013d6c <SendFreeBuf+0x38>)
 8013d42:	f000 f972 	bl	801402a <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 8013d46:	4b0a      	ldr	r3, [pc, #40]	@ (8013d70 <SendFreeBuf+0x3c>)
 8013d48:	691b      	ldr	r3, [r3, #16]
 8013d4a:	691b      	ldr	r3, [r3, #16]
 8013d4c:	687a      	ldr	r2, [r7, #4]
 8013d4e:	4611      	mov	r1, r2
 8013d50:	4618      	mov	r0, r3
 8013d52:	f000 f923 	bl	8013f9c <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8013d56:	4805      	ldr	r0, [pc, #20]	@ (8013d6c <SendFreeBuf+0x38>)
 8013d58:	f000 f8d8 	bl	8013f0c <LST_is_empty>
 8013d5c:	4603      	mov	r3, r0
 8013d5e:	2b00      	cmp	r3, #0
 8013d60:	d0ec      	beq.n	8013d3c <SendFreeBuf+0x8>
  }

  return;
 8013d62:	bf00      	nop
}
 8013d64:	3708      	adds	r7, #8
 8013d66:	46bd      	mov	sp, r7
 8013d68:	bd80      	pop	{r7, pc}
 8013d6a:	bf00      	nop
 8013d6c:	20010b10 	.word	0x20010b10
 8013d70:	20030000 	.word	0x20030000

08013d74 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 8013d74:	b580      	push	{r7, lr}
 8013d76:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 8013d78:	4805      	ldr	r0, [pc, #20]	@ (8013d90 <TL_TRACES_Init+0x1c>)
 8013d7a:	f000 f8b7 	bl	8013eec <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 8013d7e:	4b05      	ldr	r3, [pc, #20]	@ (8013d94 <TL_TRACES_Init+0x20>)
 8013d80:	695b      	ldr	r3, [r3, #20]
 8013d82:	4a03      	ldr	r2, [pc, #12]	@ (8013d90 <TL_TRACES_Init+0x1c>)
 8013d84:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 8013d86:	f004 f80f 	bl	8017da8 <HW_IPCC_TRACES_Init>

  return;
 8013d8a:	bf00      	nop
}
 8013d8c:	bd80      	pop	{r7, pc}
 8013d8e:	bf00      	nop
 8013d90:	200300c0 	.word	0x200300c0
 8013d94:	20030000 	.word	0x20030000

08013d98 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 8013d98:	b580      	push	{r7, lr}
 8013d9a:	b082      	sub	sp, #8
 8013d9c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8013d9e:	e008      	b.n	8013db2 <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 8013da0:	1d3b      	adds	r3, r7, #4
 8013da2:	4619      	mov	r1, r3
 8013da4:	4808      	ldr	r0, [pc, #32]	@ (8013dc8 <HW_IPCC_TRACES_EvtNot+0x30>)
 8013da6:	f000 f940 	bl	801402a <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 8013daa:	687b      	ldr	r3, [r7, #4]
 8013dac:	4618      	mov	r0, r3
 8013dae:	f000 f80d 	bl	8013dcc <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8013db2:	4805      	ldr	r0, [pc, #20]	@ (8013dc8 <HW_IPCC_TRACES_EvtNot+0x30>)
 8013db4:	f000 f8aa 	bl	8013f0c <LST_is_empty>
 8013db8:	4603      	mov	r3, r0
 8013dba:	2b00      	cmp	r3, #0
 8013dbc:	d0f0      	beq.n	8013da0 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 8013dbe:	bf00      	nop
}
 8013dc0:	3708      	adds	r7, #8
 8013dc2:	46bd      	mov	sp, r7
 8013dc4:	bd80      	pop	{r7, pc}
 8013dc6:	bf00      	nop
 8013dc8:	200300c0 	.word	0x200300c0

08013dcc <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 8013dcc:	b480      	push	{r7}
 8013dce:	b083      	sub	sp, #12
 8013dd0:	af00      	add	r7, sp, #0
 8013dd2:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 8013dd4:	bf00      	nop
 8013dd6:	370c      	adds	r7, #12
 8013dd8:	46bd      	mov	sp, r7
 8013dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dde:	4770      	bx	lr

08013de0 <OutputDbgTrace>:

/******************************************************************************
* DEBUG INFORMATION
******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 8013de0:	b480      	push	{r7}
 8013de2:	b087      	sub	sp, #28
 8013de4:	af00      	add	r7, sp, #0
 8013de6:	4603      	mov	r3, r0
 8013de8:	6039      	str	r1, [r7, #0]
 8013dea:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_AclDataPacket_t *p_acldata_packet; 
  TL_EvtSerial_t *p_cmd_rsp_packet;
  
  switch(packet_type)
 8013dec:	79fb      	ldrb	r3, [r7, #7]
 8013dee:	2b08      	cmp	r3, #8
 8013df0:	d84c      	bhi.n	8013e8c <OutputDbgTrace+0xac>
 8013df2:	a201      	add	r2, pc, #4	@ (adr r2, 8013df8 <OutputDbgTrace+0x18>)
 8013df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013df8:	08013e1d 	.word	0x08013e1d
 8013dfc:	08013e41 	.word	0x08013e41
 8013e00:	08013e4d 	.word	0x08013e4d
 8013e04:	08013e47 	.word	0x08013e47
 8013e08:	08013e8d 	.word	0x08013e8d
 8013e0c:	08013e61 	.word	0x08013e61
 8013e10:	08013e6d 	.word	0x08013e6d
 8013e14:	08013e73 	.word	0x08013e73
 8013e18:	08013e81 	.word	0x08013e81
  {
  case TL_MB_MM_RELEASE_BUFFER:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 8013e1c:	683b      	ldr	r3, [r7, #0]
 8013e1e:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 8013e20:	697b      	ldr	r3, [r7, #20]
 8013e22:	7a5b      	ldrb	r3, [r3, #9]
 8013e24:	2bff      	cmp	r3, #255	@ 0xff
 8013e26:	d005      	beq.n	8013e34 <OutputDbgTrace+0x54>
 8013e28:	2bff      	cmp	r3, #255	@ 0xff
 8013e2a:	dc05      	bgt.n	8013e38 <OutputDbgTrace+0x58>
 8013e2c:	2b0e      	cmp	r3, #14
 8013e2e:	d005      	beq.n	8013e3c <OutputDbgTrace+0x5c>
 8013e30:	2b0f      	cmp	r3, #15
      break;
      
    default:
      TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
      TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
      break;
 8013e32:	e001      	b.n	8013e38 <OutputDbgTrace+0x58>
      break;
 8013e34:	bf00      	nop
 8013e36:	e02a      	b.n	8013e8e <OutputDbgTrace+0xae>
      break;
 8013e38:	bf00      	nop
 8013e3a:	e028      	b.n	8013e8e <OutputDbgTrace+0xae>
      break;
 8013e3c:	bf00      	nop
    }
    
    TL_MM_DBG_MSG("\r\n");
    break;
 8013e3e:	e026      	b.n	8013e8e <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8013e40:	683b      	ldr	r3, [r7, #0]
 8013e42:	60fb      	str	r3, [r7, #12]
      TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 8013e44:	e023      	b.n	8013e8e <OutputDbgTrace+0xae>
    
  case TL_MB_ACL_DATA:
    (void)p_acldata_packet;
    p_acldata_packet = (TL_AclDataPacket_t*)buffer;
 8013e46:	683b      	ldr	r3, [r7, #0]
 8013e48:	60bb      	str	r3, [r7, #8]
    TL_HCI_CMD_DBG_MSG(" payload:");
    TL_HCI_CMD_DBG_BUF(p_acldata_packet->AclDataSerial.acl_data, p_acldata_packet->AclDataSerial.length, "");
  }*/
    TL_HCI_CMD_DBG_MSG("\r\n");
    /*TL_HCI_CMD_DBG_RAW(&p_acldata_packet->AclDataSerial, p_acldata_packet->AclDataSerial.length+TL_CMD_HDR_SIZE);*/
    break;
 8013e4a:	e020      	b.n	8013e8e <OutputDbgTrace+0xae>
    TL_HCI_CMD_DBG_MSG(" ACL Data Tx Ack received")
      TL_HCI_CMD_DBG_MSG("\r\n");
    break;
    
  case TL_MB_BLE_CMD_RSP:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 8013e4c:	683b      	ldr	r3, [r7, #0]
 8013e4e:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 8013e50:	697b      	ldr	r3, [r7, #20]
 8013e52:	7a5b      	ldrb	r3, [r3, #9]
 8013e54:	2b0e      	cmp	r3, #14
 8013e56:	d001      	beq.n	8013e5c <OutputDbgTrace+0x7c>
 8013e58:	2b0f      	cmp	r3, #15
      }
      break;
      
    default:
      TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
      break;
 8013e5a:	e000      	b.n	8013e5e <OutputDbgTrace+0x7e>
      break;
 8013e5c:	bf00      	nop
    }
    
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 8013e5e:	e016      	b.n	8013e8e <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 8013e60:	683b      	ldr	r3, [r7, #0]
 8013e62:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8013e64:	697b      	ldr	r3, [r7, #20]
 8013e66:	7a5b      	ldrb	r3, [r3, #9]
 8013e68:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_HCI_EVT_DBG_MSG("\r\n");
    
    TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 8013e6a:	e010      	b.n	8013e8e <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8013e6c:	683b      	ldr	r3, [r7, #0]
 8013e6e:	60fb      	str	r3, [r7, #12]
      TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 8013e70:	e00d      	b.n	8013e8e <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD_RSP:
    p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 8013e72:	683b      	ldr	r3, [r7, #0]
 8013e74:	613b      	str	r3, [r7, #16]
    switch(p_cmd_rsp_packet->evt.evtcode)
 8013e76:	693b      	ldr	r3, [r7, #16]
 8013e78:	785b      	ldrb	r3, [r3, #1]
 8013e7a:	2b0e      	cmp	r3, #14
      }
      break;
      
    default:
      TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
      break;
 8013e7c:	bf00      	nop
    }
    
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
    break;
 8013e7e:	e006      	b.n	8013e8e <OutputDbgTrace+0xae>
    
  case  TL_MB_SYS_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 8013e80:	683b      	ldr	r3, [r7, #0]
 8013e82:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8013e84:	697b      	ldr	r3, [r7, #20]
 8013e86:	7a5b      	ldrb	r3, [r3, #9]
 8013e88:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_SHCI_EVT_DBG_MSG("\r\n");
    
    TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 8013e8a:	e000      	b.n	8013e8e <OutputDbgTrace+0xae>
    
  default:
    break;
 8013e8c:	bf00      	nop
  }
  
  return;
 8013e8e:	bf00      	nop
}
 8013e90:	371c      	adds	r7, #28
 8013e92:	46bd      	mov	sp, r7
 8013e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e98:	4770      	bx	lr
 8013e9a:	bf00      	nop

08013e9c <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 8013e9c:	b480      	push	{r7}
 8013e9e:	b085      	sub	sp, #20
 8013ea0:	af00      	add	r7, sp, #0
 8013ea2:	4603      	mov	r3, r0
 8013ea4:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 8013ea6:	4b0f      	ldr	r3, [pc, #60]	@ (8013ee4 <OTP_Read+0x48>)
 8013ea8:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8013eaa:	e002      	b.n	8013eb2 <OTP_Read+0x16>
  {
    p_id -= 8 ;
 8013eac:	68fb      	ldr	r3, [r7, #12]
 8013eae:	3b08      	subs	r3, #8
 8013eb0:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8013eb2:	68fb      	ldr	r3, [r7, #12]
 8013eb4:	3307      	adds	r3, #7
 8013eb6:	781b      	ldrb	r3, [r3, #0]
 8013eb8:	79fa      	ldrb	r2, [r7, #7]
 8013eba:	429a      	cmp	r2, r3
 8013ebc:	d003      	beq.n	8013ec6 <OTP_Read+0x2a>
 8013ebe:	68fb      	ldr	r3, [r7, #12]
 8013ec0:	4a09      	ldr	r2, [pc, #36]	@ (8013ee8 <OTP_Read+0x4c>)
 8013ec2:	4293      	cmp	r3, r2
 8013ec4:	d1f2      	bne.n	8013eac <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 8013ec6:	68fb      	ldr	r3, [r7, #12]
 8013ec8:	3307      	adds	r3, #7
 8013eca:	781b      	ldrb	r3, [r3, #0]
 8013ecc:	79fa      	ldrb	r2, [r7, #7]
 8013ece:	429a      	cmp	r2, r3
 8013ed0:	d001      	beq.n	8013ed6 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 8013ed2:	2300      	movs	r3, #0
 8013ed4:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 8013ed6:	68fb      	ldr	r3, [r7, #12]
}
 8013ed8:	4618      	mov	r0, r3
 8013eda:	3714      	adds	r7, #20
 8013edc:	46bd      	mov	sp, r7
 8013ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ee2:	4770      	bx	lr
 8013ee4:	1fff73f8 	.word	0x1fff73f8
 8013ee8:	1fff7000 	.word	0x1fff7000

08013eec <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 8013eec:	b480      	push	{r7}
 8013eee:	b083      	sub	sp, #12
 8013ef0:	af00      	add	r7, sp, #0
 8013ef2:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8013ef4:	687b      	ldr	r3, [r7, #4]
 8013ef6:	687a      	ldr	r2, [r7, #4]
 8013ef8:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 8013efa:	687b      	ldr	r3, [r7, #4]
 8013efc:	687a      	ldr	r2, [r7, #4]
 8013efe:	605a      	str	r2, [r3, #4]
}
 8013f00:	bf00      	nop
 8013f02:	370c      	adds	r7, #12
 8013f04:	46bd      	mov	sp, r7
 8013f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f0a:	4770      	bx	lr

08013f0c <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 8013f0c:	b480      	push	{r7}
 8013f0e:	b087      	sub	sp, #28
 8013f10:	af00      	add	r7, sp, #0
 8013f12:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013f14:	f3ef 8310 	mrs	r3, PRIMASK
 8013f18:	60fb      	str	r3, [r7, #12]
  return(result);
 8013f1a:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8013f1c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8013f1e:	b672      	cpsid	i
}
 8013f20:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 8013f22:	687b      	ldr	r3, [r7, #4]
 8013f24:	681b      	ldr	r3, [r3, #0]
 8013f26:	687a      	ldr	r2, [r7, #4]
 8013f28:	429a      	cmp	r2, r3
 8013f2a:	d102      	bne.n	8013f32 <LST_is_empty+0x26>
  {
    return_value = TRUE;
 8013f2c:	2301      	movs	r3, #1
 8013f2e:	75fb      	strb	r3, [r7, #23]
 8013f30:	e001      	b.n	8013f36 <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 8013f32:	2300      	movs	r3, #0
 8013f34:	75fb      	strb	r3, [r7, #23]
 8013f36:	693b      	ldr	r3, [r7, #16]
 8013f38:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013f3a:	68bb      	ldr	r3, [r7, #8]
 8013f3c:	f383 8810 	msr	PRIMASK, r3
}
 8013f40:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 8013f42:	7dfb      	ldrb	r3, [r7, #23]
}
 8013f44:	4618      	mov	r0, r3
 8013f46:	371c      	adds	r7, #28
 8013f48:	46bd      	mov	sp, r7
 8013f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f4e:	4770      	bx	lr

08013f50 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 8013f50:	b480      	push	{r7}
 8013f52:	b087      	sub	sp, #28
 8013f54:	af00      	add	r7, sp, #0
 8013f56:	6078      	str	r0, [r7, #4]
 8013f58:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013f5a:	f3ef 8310 	mrs	r3, PRIMASK
 8013f5e:	60fb      	str	r3, [r7, #12]
  return(result);
 8013f60:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8013f62:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8013f64:	b672      	cpsid	i
}
 8013f66:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 8013f68:	687b      	ldr	r3, [r7, #4]
 8013f6a:	681a      	ldr	r2, [r3, #0]
 8013f6c:	683b      	ldr	r3, [r7, #0]
 8013f6e:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8013f70:	683b      	ldr	r3, [r7, #0]
 8013f72:	687a      	ldr	r2, [r7, #4]
 8013f74:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8013f76:	687b      	ldr	r3, [r7, #4]
 8013f78:	683a      	ldr	r2, [r7, #0]
 8013f7a:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8013f7c:	683b      	ldr	r3, [r7, #0]
 8013f7e:	681b      	ldr	r3, [r3, #0]
 8013f80:	683a      	ldr	r2, [r7, #0]
 8013f82:	605a      	str	r2, [r3, #4]
 8013f84:	697b      	ldr	r3, [r7, #20]
 8013f86:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013f88:	693b      	ldr	r3, [r7, #16]
 8013f8a:	f383 8810 	msr	PRIMASK, r3
}
 8013f8e:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8013f90:	bf00      	nop
 8013f92:	371c      	adds	r7, #28
 8013f94:	46bd      	mov	sp, r7
 8013f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f9a:	4770      	bx	lr

08013f9c <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 8013f9c:	b480      	push	{r7}
 8013f9e:	b087      	sub	sp, #28
 8013fa0:	af00      	add	r7, sp, #0
 8013fa2:	6078      	str	r0, [r7, #4]
 8013fa4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013fa6:	f3ef 8310 	mrs	r3, PRIMASK
 8013faa:	60fb      	str	r3, [r7, #12]
  return(result);
 8013fac:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8013fae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8013fb0:	b672      	cpsid	i
}
 8013fb2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 8013fb4:	683b      	ldr	r3, [r7, #0]
 8013fb6:	687a      	ldr	r2, [r7, #4]
 8013fb8:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8013fba:	687b      	ldr	r3, [r7, #4]
 8013fbc:	685a      	ldr	r2, [r3, #4]
 8013fbe:	683b      	ldr	r3, [r7, #0]
 8013fc0:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 8013fc2:	687b      	ldr	r3, [r7, #4]
 8013fc4:	683a      	ldr	r2, [r7, #0]
 8013fc6:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8013fc8:	683b      	ldr	r3, [r7, #0]
 8013fca:	685b      	ldr	r3, [r3, #4]
 8013fcc:	683a      	ldr	r2, [r7, #0]
 8013fce:	601a      	str	r2, [r3, #0]
 8013fd0:	697b      	ldr	r3, [r7, #20]
 8013fd2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013fd4:	693b      	ldr	r3, [r7, #16]
 8013fd6:	f383 8810 	msr	PRIMASK, r3
}
 8013fda:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8013fdc:	bf00      	nop
 8013fde:	371c      	adds	r7, #28
 8013fe0:	46bd      	mov	sp, r7
 8013fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fe6:	4770      	bx	lr

08013fe8 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 8013fe8:	b480      	push	{r7}
 8013fea:	b087      	sub	sp, #28
 8013fec:	af00      	add	r7, sp, #0
 8013fee:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013ff0:	f3ef 8310 	mrs	r3, PRIMASK
 8013ff4:	60fb      	str	r3, [r7, #12]
  return(result);
 8013ff6:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8013ff8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8013ffa:	b672      	cpsid	i
}
 8013ffc:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 8013ffe:	687b      	ldr	r3, [r7, #4]
 8014000:	685b      	ldr	r3, [r3, #4]
 8014002:	687a      	ldr	r2, [r7, #4]
 8014004:	6812      	ldr	r2, [r2, #0]
 8014006:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8014008:	687b      	ldr	r3, [r7, #4]
 801400a:	681b      	ldr	r3, [r3, #0]
 801400c:	687a      	ldr	r2, [r7, #4]
 801400e:	6852      	ldr	r2, [r2, #4]
 8014010:	605a      	str	r2, [r3, #4]
 8014012:	697b      	ldr	r3, [r7, #20]
 8014014:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014016:	693b      	ldr	r3, [r7, #16]
 8014018:	f383 8810 	msr	PRIMASK, r3
}
 801401c:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 801401e:	bf00      	nop
 8014020:	371c      	adds	r7, #28
 8014022:	46bd      	mov	sp, r7
 8014024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014028:	4770      	bx	lr

0801402a <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 801402a:	b580      	push	{r7, lr}
 801402c:	b086      	sub	sp, #24
 801402e:	af00      	add	r7, sp, #0
 8014030:	6078      	str	r0, [r7, #4]
 8014032:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8014034:	f3ef 8310 	mrs	r3, PRIMASK
 8014038:	60fb      	str	r3, [r7, #12]
  return(result);
 801403a:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801403c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801403e:	b672      	cpsid	i
}
 8014040:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 8014042:	687b      	ldr	r3, [r7, #4]
 8014044:	681a      	ldr	r2, [r3, #0]
 8014046:	683b      	ldr	r3, [r7, #0]
 8014048:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 801404a:	687b      	ldr	r3, [r7, #4]
 801404c:	681b      	ldr	r3, [r3, #0]
 801404e:	4618      	mov	r0, r3
 8014050:	f7ff ffca 	bl	8013fe8 <LST_remove_node>
 8014054:	697b      	ldr	r3, [r7, #20]
 8014056:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014058:	693b      	ldr	r3, [r7, #16]
 801405a:	f383 8810 	msr	PRIMASK, r3
}
 801405e:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8014060:	bf00      	nop
 8014062:	3718      	adds	r7, #24
 8014064:	46bd      	mov	sp, r7
 8014066:	bd80      	pop	{r7, pc}

08014068 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8014068:	b580      	push	{r7, lr}
 801406a:	b084      	sub	sp, #16
 801406c:	af00      	add	r7, sp, #0
 801406e:	4603      	mov	r3, r0
 8014070:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8014072:	79fb      	ldrb	r3, [r7, #7]
 8014074:	4a08      	ldr	r2, [pc, #32]	@ (8014098 <disk_status+0x30>)
 8014076:	009b      	lsls	r3, r3, #2
 8014078:	4413      	add	r3, r2
 801407a:	685b      	ldr	r3, [r3, #4]
 801407c:	685b      	ldr	r3, [r3, #4]
 801407e:	79fa      	ldrb	r2, [r7, #7]
 8014080:	4905      	ldr	r1, [pc, #20]	@ (8014098 <disk_status+0x30>)
 8014082:	440a      	add	r2, r1
 8014084:	7a12      	ldrb	r2, [r2, #8]
 8014086:	4610      	mov	r0, r2
 8014088:	4798      	blx	r3
 801408a:	4603      	mov	r3, r0
 801408c:	73fb      	strb	r3, [r7, #15]
  return stat;
 801408e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014090:	4618      	mov	r0, r3
 8014092:	3710      	adds	r7, #16
 8014094:	46bd      	mov	sp, r7
 8014096:	bd80      	pop	{r7, pc}
 8014098:	20010b54 	.word	0x20010b54

0801409c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 801409c:	b580      	push	{r7, lr}
 801409e:	b084      	sub	sp, #16
 80140a0:	af00      	add	r7, sp, #0
 80140a2:	4603      	mov	r3, r0
 80140a4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80140a6:	2300      	movs	r3, #0
 80140a8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80140aa:	79fb      	ldrb	r3, [r7, #7]
 80140ac:	4a0e      	ldr	r2, [pc, #56]	@ (80140e8 <disk_initialize+0x4c>)
 80140ae:	5cd3      	ldrb	r3, [r2, r3]
 80140b0:	2b00      	cmp	r3, #0
 80140b2:	d114      	bne.n	80140de <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80140b4:	79fb      	ldrb	r3, [r7, #7]
 80140b6:	4a0c      	ldr	r2, [pc, #48]	@ (80140e8 <disk_initialize+0x4c>)
 80140b8:	009b      	lsls	r3, r3, #2
 80140ba:	4413      	add	r3, r2
 80140bc:	685b      	ldr	r3, [r3, #4]
 80140be:	681b      	ldr	r3, [r3, #0]
 80140c0:	79fa      	ldrb	r2, [r7, #7]
 80140c2:	4909      	ldr	r1, [pc, #36]	@ (80140e8 <disk_initialize+0x4c>)
 80140c4:	440a      	add	r2, r1
 80140c6:	7a12      	ldrb	r2, [r2, #8]
 80140c8:	4610      	mov	r0, r2
 80140ca:	4798      	blx	r3
 80140cc:	4603      	mov	r3, r0
 80140ce:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 80140d0:	7bfb      	ldrb	r3, [r7, #15]
 80140d2:	2b00      	cmp	r3, #0
 80140d4:	d103      	bne.n	80140de <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 80140d6:	79fb      	ldrb	r3, [r7, #7]
 80140d8:	4a03      	ldr	r2, [pc, #12]	@ (80140e8 <disk_initialize+0x4c>)
 80140da:	2101      	movs	r1, #1
 80140dc:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 80140de:	7bfb      	ldrb	r3, [r7, #15]
}
 80140e0:	4618      	mov	r0, r3
 80140e2:	3710      	adds	r7, #16
 80140e4:	46bd      	mov	sp, r7
 80140e6:	bd80      	pop	{r7, pc}
 80140e8:	20010b54 	.word	0x20010b54

080140ec <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80140ec:	b590      	push	{r4, r7, lr}
 80140ee:	b087      	sub	sp, #28
 80140f0:	af00      	add	r7, sp, #0
 80140f2:	60b9      	str	r1, [r7, #8]
 80140f4:	607a      	str	r2, [r7, #4]
 80140f6:	603b      	str	r3, [r7, #0]
 80140f8:	4603      	mov	r3, r0
 80140fa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80140fc:	7bfb      	ldrb	r3, [r7, #15]
 80140fe:	4a0a      	ldr	r2, [pc, #40]	@ (8014128 <disk_read+0x3c>)
 8014100:	009b      	lsls	r3, r3, #2
 8014102:	4413      	add	r3, r2
 8014104:	685b      	ldr	r3, [r3, #4]
 8014106:	689c      	ldr	r4, [r3, #8]
 8014108:	7bfb      	ldrb	r3, [r7, #15]
 801410a:	4a07      	ldr	r2, [pc, #28]	@ (8014128 <disk_read+0x3c>)
 801410c:	4413      	add	r3, r2
 801410e:	7a18      	ldrb	r0, [r3, #8]
 8014110:	683b      	ldr	r3, [r7, #0]
 8014112:	687a      	ldr	r2, [r7, #4]
 8014114:	68b9      	ldr	r1, [r7, #8]
 8014116:	47a0      	blx	r4
 8014118:	4603      	mov	r3, r0
 801411a:	75fb      	strb	r3, [r7, #23]
  return res;
 801411c:	7dfb      	ldrb	r3, [r7, #23]
}
 801411e:	4618      	mov	r0, r3
 8014120:	371c      	adds	r7, #28
 8014122:	46bd      	mov	sp, r7
 8014124:	bd90      	pop	{r4, r7, pc}
 8014126:	bf00      	nop
 8014128:	20010b54 	.word	0x20010b54

0801412c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 801412c:	b590      	push	{r4, r7, lr}
 801412e:	b087      	sub	sp, #28
 8014130:	af00      	add	r7, sp, #0
 8014132:	60b9      	str	r1, [r7, #8]
 8014134:	607a      	str	r2, [r7, #4]
 8014136:	603b      	str	r3, [r7, #0]
 8014138:	4603      	mov	r3, r0
 801413a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 801413c:	7bfb      	ldrb	r3, [r7, #15]
 801413e:	4a0a      	ldr	r2, [pc, #40]	@ (8014168 <disk_write+0x3c>)
 8014140:	009b      	lsls	r3, r3, #2
 8014142:	4413      	add	r3, r2
 8014144:	685b      	ldr	r3, [r3, #4]
 8014146:	68dc      	ldr	r4, [r3, #12]
 8014148:	7bfb      	ldrb	r3, [r7, #15]
 801414a:	4a07      	ldr	r2, [pc, #28]	@ (8014168 <disk_write+0x3c>)
 801414c:	4413      	add	r3, r2
 801414e:	7a18      	ldrb	r0, [r3, #8]
 8014150:	683b      	ldr	r3, [r7, #0]
 8014152:	687a      	ldr	r2, [r7, #4]
 8014154:	68b9      	ldr	r1, [r7, #8]
 8014156:	47a0      	blx	r4
 8014158:	4603      	mov	r3, r0
 801415a:	75fb      	strb	r3, [r7, #23]
  return res;
 801415c:	7dfb      	ldrb	r3, [r7, #23]
}
 801415e:	4618      	mov	r0, r3
 8014160:	371c      	adds	r7, #28
 8014162:	46bd      	mov	sp, r7
 8014164:	bd90      	pop	{r4, r7, pc}
 8014166:	bf00      	nop
 8014168:	20010b54 	.word	0x20010b54

0801416c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 801416c:	b580      	push	{r7, lr}
 801416e:	b084      	sub	sp, #16
 8014170:	af00      	add	r7, sp, #0
 8014172:	4603      	mov	r3, r0
 8014174:	603a      	str	r2, [r7, #0]
 8014176:	71fb      	strb	r3, [r7, #7]
 8014178:	460b      	mov	r3, r1
 801417a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 801417c:	79fb      	ldrb	r3, [r7, #7]
 801417e:	4a09      	ldr	r2, [pc, #36]	@ (80141a4 <disk_ioctl+0x38>)
 8014180:	009b      	lsls	r3, r3, #2
 8014182:	4413      	add	r3, r2
 8014184:	685b      	ldr	r3, [r3, #4]
 8014186:	691b      	ldr	r3, [r3, #16]
 8014188:	79fa      	ldrb	r2, [r7, #7]
 801418a:	4906      	ldr	r1, [pc, #24]	@ (80141a4 <disk_ioctl+0x38>)
 801418c:	440a      	add	r2, r1
 801418e:	7a10      	ldrb	r0, [r2, #8]
 8014190:	79b9      	ldrb	r1, [r7, #6]
 8014192:	683a      	ldr	r2, [r7, #0]
 8014194:	4798      	blx	r3
 8014196:	4603      	mov	r3, r0
 8014198:	73fb      	strb	r3, [r7, #15]
  return res;
 801419a:	7bfb      	ldrb	r3, [r7, #15]
}
 801419c:	4618      	mov	r0, r3
 801419e:	3710      	adds	r7, #16
 80141a0:	46bd      	mov	sp, r7
 80141a2:	bd80      	pop	{r7, pc}
 80141a4:	20010b54 	.word	0x20010b54

080141a8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80141a8:	b480      	push	{r7}
 80141aa:	b085      	sub	sp, #20
 80141ac:	af00      	add	r7, sp, #0
 80141ae:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80141b0:	687b      	ldr	r3, [r7, #4]
 80141b2:	3301      	adds	r3, #1
 80141b4:	781b      	ldrb	r3, [r3, #0]
 80141b6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80141b8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80141bc:	021b      	lsls	r3, r3, #8
 80141be:	b21a      	sxth	r2, r3
 80141c0:	687b      	ldr	r3, [r7, #4]
 80141c2:	781b      	ldrb	r3, [r3, #0]
 80141c4:	b21b      	sxth	r3, r3
 80141c6:	4313      	orrs	r3, r2
 80141c8:	b21b      	sxth	r3, r3
 80141ca:	81fb      	strh	r3, [r7, #14]
	return rv;
 80141cc:	89fb      	ldrh	r3, [r7, #14]
}
 80141ce:	4618      	mov	r0, r3
 80141d0:	3714      	adds	r7, #20
 80141d2:	46bd      	mov	sp, r7
 80141d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141d8:	4770      	bx	lr

080141da <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80141da:	b480      	push	{r7}
 80141dc:	b085      	sub	sp, #20
 80141de:	af00      	add	r7, sp, #0
 80141e0:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80141e2:	687b      	ldr	r3, [r7, #4]
 80141e4:	3303      	adds	r3, #3
 80141e6:	781b      	ldrb	r3, [r3, #0]
 80141e8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80141ea:	68fb      	ldr	r3, [r7, #12]
 80141ec:	021b      	lsls	r3, r3, #8
 80141ee:	687a      	ldr	r2, [r7, #4]
 80141f0:	3202      	adds	r2, #2
 80141f2:	7812      	ldrb	r2, [r2, #0]
 80141f4:	4313      	orrs	r3, r2
 80141f6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80141f8:	68fb      	ldr	r3, [r7, #12]
 80141fa:	021b      	lsls	r3, r3, #8
 80141fc:	687a      	ldr	r2, [r7, #4]
 80141fe:	3201      	adds	r2, #1
 8014200:	7812      	ldrb	r2, [r2, #0]
 8014202:	4313      	orrs	r3, r2
 8014204:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8014206:	68fb      	ldr	r3, [r7, #12]
 8014208:	021b      	lsls	r3, r3, #8
 801420a:	687a      	ldr	r2, [r7, #4]
 801420c:	7812      	ldrb	r2, [r2, #0]
 801420e:	4313      	orrs	r3, r2
 8014210:	60fb      	str	r3, [r7, #12]
	return rv;
 8014212:	68fb      	ldr	r3, [r7, #12]
}
 8014214:	4618      	mov	r0, r3
 8014216:	3714      	adds	r7, #20
 8014218:	46bd      	mov	sp, r7
 801421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801421e:	4770      	bx	lr

08014220 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8014220:	b480      	push	{r7}
 8014222:	b083      	sub	sp, #12
 8014224:	af00      	add	r7, sp, #0
 8014226:	6078      	str	r0, [r7, #4]
 8014228:	460b      	mov	r3, r1
 801422a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 801422c:	687b      	ldr	r3, [r7, #4]
 801422e:	1c5a      	adds	r2, r3, #1
 8014230:	607a      	str	r2, [r7, #4]
 8014232:	887a      	ldrh	r2, [r7, #2]
 8014234:	b2d2      	uxtb	r2, r2
 8014236:	701a      	strb	r2, [r3, #0]
 8014238:	887b      	ldrh	r3, [r7, #2]
 801423a:	0a1b      	lsrs	r3, r3, #8
 801423c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 801423e:	687b      	ldr	r3, [r7, #4]
 8014240:	1c5a      	adds	r2, r3, #1
 8014242:	607a      	str	r2, [r7, #4]
 8014244:	887a      	ldrh	r2, [r7, #2]
 8014246:	b2d2      	uxtb	r2, r2
 8014248:	701a      	strb	r2, [r3, #0]
}
 801424a:	bf00      	nop
 801424c:	370c      	adds	r7, #12
 801424e:	46bd      	mov	sp, r7
 8014250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014254:	4770      	bx	lr

08014256 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8014256:	b480      	push	{r7}
 8014258:	b083      	sub	sp, #12
 801425a:	af00      	add	r7, sp, #0
 801425c:	6078      	str	r0, [r7, #4]
 801425e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014260:	687b      	ldr	r3, [r7, #4]
 8014262:	1c5a      	adds	r2, r3, #1
 8014264:	607a      	str	r2, [r7, #4]
 8014266:	683a      	ldr	r2, [r7, #0]
 8014268:	b2d2      	uxtb	r2, r2
 801426a:	701a      	strb	r2, [r3, #0]
 801426c:	683b      	ldr	r3, [r7, #0]
 801426e:	0a1b      	lsrs	r3, r3, #8
 8014270:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014272:	687b      	ldr	r3, [r7, #4]
 8014274:	1c5a      	adds	r2, r3, #1
 8014276:	607a      	str	r2, [r7, #4]
 8014278:	683a      	ldr	r2, [r7, #0]
 801427a:	b2d2      	uxtb	r2, r2
 801427c:	701a      	strb	r2, [r3, #0]
 801427e:	683b      	ldr	r3, [r7, #0]
 8014280:	0a1b      	lsrs	r3, r3, #8
 8014282:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014284:	687b      	ldr	r3, [r7, #4]
 8014286:	1c5a      	adds	r2, r3, #1
 8014288:	607a      	str	r2, [r7, #4]
 801428a:	683a      	ldr	r2, [r7, #0]
 801428c:	b2d2      	uxtb	r2, r2
 801428e:	701a      	strb	r2, [r3, #0]
 8014290:	683b      	ldr	r3, [r7, #0]
 8014292:	0a1b      	lsrs	r3, r3, #8
 8014294:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8014296:	687b      	ldr	r3, [r7, #4]
 8014298:	1c5a      	adds	r2, r3, #1
 801429a:	607a      	str	r2, [r7, #4]
 801429c:	683a      	ldr	r2, [r7, #0]
 801429e:	b2d2      	uxtb	r2, r2
 80142a0:	701a      	strb	r2, [r3, #0]
}
 80142a2:	bf00      	nop
 80142a4:	370c      	adds	r7, #12
 80142a6:	46bd      	mov	sp, r7
 80142a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142ac:	4770      	bx	lr

080142ae <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80142ae:	b480      	push	{r7}
 80142b0:	b087      	sub	sp, #28
 80142b2:	af00      	add	r7, sp, #0
 80142b4:	60f8      	str	r0, [r7, #12]
 80142b6:	60b9      	str	r1, [r7, #8]
 80142b8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80142ba:	68fb      	ldr	r3, [r7, #12]
 80142bc:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80142be:	68bb      	ldr	r3, [r7, #8]
 80142c0:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80142c2:	687b      	ldr	r3, [r7, #4]
 80142c4:	2b00      	cmp	r3, #0
 80142c6:	d00d      	beq.n	80142e4 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80142c8:	693a      	ldr	r2, [r7, #16]
 80142ca:	1c53      	adds	r3, r2, #1
 80142cc:	613b      	str	r3, [r7, #16]
 80142ce:	697b      	ldr	r3, [r7, #20]
 80142d0:	1c59      	adds	r1, r3, #1
 80142d2:	6179      	str	r1, [r7, #20]
 80142d4:	7812      	ldrb	r2, [r2, #0]
 80142d6:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80142d8:	687b      	ldr	r3, [r7, #4]
 80142da:	3b01      	subs	r3, #1
 80142dc:	607b      	str	r3, [r7, #4]
 80142de:	687b      	ldr	r3, [r7, #4]
 80142e0:	2b00      	cmp	r3, #0
 80142e2:	d1f1      	bne.n	80142c8 <mem_cpy+0x1a>
	}
}
 80142e4:	bf00      	nop
 80142e6:	371c      	adds	r7, #28
 80142e8:	46bd      	mov	sp, r7
 80142ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142ee:	4770      	bx	lr

080142f0 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80142f0:	b480      	push	{r7}
 80142f2:	b087      	sub	sp, #28
 80142f4:	af00      	add	r7, sp, #0
 80142f6:	60f8      	str	r0, [r7, #12]
 80142f8:	60b9      	str	r1, [r7, #8]
 80142fa:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80142fc:	68fb      	ldr	r3, [r7, #12]
 80142fe:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8014300:	697b      	ldr	r3, [r7, #20]
 8014302:	1c5a      	adds	r2, r3, #1
 8014304:	617a      	str	r2, [r7, #20]
 8014306:	68ba      	ldr	r2, [r7, #8]
 8014308:	b2d2      	uxtb	r2, r2
 801430a:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 801430c:	687b      	ldr	r3, [r7, #4]
 801430e:	3b01      	subs	r3, #1
 8014310:	607b      	str	r3, [r7, #4]
 8014312:	687b      	ldr	r3, [r7, #4]
 8014314:	2b00      	cmp	r3, #0
 8014316:	d1f3      	bne.n	8014300 <mem_set+0x10>
}
 8014318:	bf00      	nop
 801431a:	bf00      	nop
 801431c:	371c      	adds	r7, #28
 801431e:	46bd      	mov	sp, r7
 8014320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014324:	4770      	bx	lr

08014326 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8014326:	b480      	push	{r7}
 8014328:	b089      	sub	sp, #36	@ 0x24
 801432a:	af00      	add	r7, sp, #0
 801432c:	60f8      	str	r0, [r7, #12]
 801432e:	60b9      	str	r1, [r7, #8]
 8014330:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8014332:	68fb      	ldr	r3, [r7, #12]
 8014334:	61fb      	str	r3, [r7, #28]
 8014336:	68bb      	ldr	r3, [r7, #8]
 8014338:	61bb      	str	r3, [r7, #24]
	int r = 0;
 801433a:	2300      	movs	r3, #0
 801433c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 801433e:	69fb      	ldr	r3, [r7, #28]
 8014340:	1c5a      	adds	r2, r3, #1
 8014342:	61fa      	str	r2, [r7, #28]
 8014344:	781b      	ldrb	r3, [r3, #0]
 8014346:	4619      	mov	r1, r3
 8014348:	69bb      	ldr	r3, [r7, #24]
 801434a:	1c5a      	adds	r2, r3, #1
 801434c:	61ba      	str	r2, [r7, #24]
 801434e:	781b      	ldrb	r3, [r3, #0]
 8014350:	1acb      	subs	r3, r1, r3
 8014352:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8014354:	687b      	ldr	r3, [r7, #4]
 8014356:	3b01      	subs	r3, #1
 8014358:	607b      	str	r3, [r7, #4]
 801435a:	687b      	ldr	r3, [r7, #4]
 801435c:	2b00      	cmp	r3, #0
 801435e:	d002      	beq.n	8014366 <mem_cmp+0x40>
 8014360:	697b      	ldr	r3, [r7, #20]
 8014362:	2b00      	cmp	r3, #0
 8014364:	d0eb      	beq.n	801433e <mem_cmp+0x18>

	return r;
 8014366:	697b      	ldr	r3, [r7, #20]
}
 8014368:	4618      	mov	r0, r3
 801436a:	3724      	adds	r7, #36	@ 0x24
 801436c:	46bd      	mov	sp, r7
 801436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014372:	4770      	bx	lr

08014374 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8014374:	b480      	push	{r7}
 8014376:	b083      	sub	sp, #12
 8014378:	af00      	add	r7, sp, #0
 801437a:	6078      	str	r0, [r7, #4]
 801437c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 801437e:	e002      	b.n	8014386 <chk_chr+0x12>
 8014380:	687b      	ldr	r3, [r7, #4]
 8014382:	3301      	adds	r3, #1
 8014384:	607b      	str	r3, [r7, #4]
 8014386:	687b      	ldr	r3, [r7, #4]
 8014388:	781b      	ldrb	r3, [r3, #0]
 801438a:	2b00      	cmp	r3, #0
 801438c:	d005      	beq.n	801439a <chk_chr+0x26>
 801438e:	687b      	ldr	r3, [r7, #4]
 8014390:	781b      	ldrb	r3, [r3, #0]
 8014392:	461a      	mov	r2, r3
 8014394:	683b      	ldr	r3, [r7, #0]
 8014396:	4293      	cmp	r3, r2
 8014398:	d1f2      	bne.n	8014380 <chk_chr+0xc>
	return *str;
 801439a:	687b      	ldr	r3, [r7, #4]
 801439c:	781b      	ldrb	r3, [r3, #0]
}
 801439e:	4618      	mov	r0, r3
 80143a0:	370c      	adds	r7, #12
 80143a2:	46bd      	mov	sp, r7
 80143a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143a8:	4770      	bx	lr
	...

080143ac <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80143ac:	b480      	push	{r7}
 80143ae:	b085      	sub	sp, #20
 80143b0:	af00      	add	r7, sp, #0
 80143b2:	6078      	str	r0, [r7, #4]
 80143b4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80143b6:	2300      	movs	r3, #0
 80143b8:	60bb      	str	r3, [r7, #8]
 80143ba:	68bb      	ldr	r3, [r7, #8]
 80143bc:	60fb      	str	r3, [r7, #12]
 80143be:	e029      	b.n	8014414 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80143c0:	4a27      	ldr	r2, [pc, #156]	@ (8014460 <chk_lock+0xb4>)
 80143c2:	68fb      	ldr	r3, [r7, #12]
 80143c4:	011b      	lsls	r3, r3, #4
 80143c6:	4413      	add	r3, r2
 80143c8:	681b      	ldr	r3, [r3, #0]
 80143ca:	2b00      	cmp	r3, #0
 80143cc:	d01d      	beq.n	801440a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80143ce:	4a24      	ldr	r2, [pc, #144]	@ (8014460 <chk_lock+0xb4>)
 80143d0:	68fb      	ldr	r3, [r7, #12]
 80143d2:	011b      	lsls	r3, r3, #4
 80143d4:	4413      	add	r3, r2
 80143d6:	681a      	ldr	r2, [r3, #0]
 80143d8:	687b      	ldr	r3, [r7, #4]
 80143da:	681b      	ldr	r3, [r3, #0]
 80143dc:	429a      	cmp	r2, r3
 80143de:	d116      	bne.n	801440e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80143e0:	4a1f      	ldr	r2, [pc, #124]	@ (8014460 <chk_lock+0xb4>)
 80143e2:	68fb      	ldr	r3, [r7, #12]
 80143e4:	011b      	lsls	r3, r3, #4
 80143e6:	4413      	add	r3, r2
 80143e8:	3304      	adds	r3, #4
 80143ea:	681a      	ldr	r2, [r3, #0]
 80143ec:	687b      	ldr	r3, [r7, #4]
 80143ee:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80143f0:	429a      	cmp	r2, r3
 80143f2:	d10c      	bne.n	801440e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80143f4:	4a1a      	ldr	r2, [pc, #104]	@ (8014460 <chk_lock+0xb4>)
 80143f6:	68fb      	ldr	r3, [r7, #12]
 80143f8:	011b      	lsls	r3, r3, #4
 80143fa:	4413      	add	r3, r2
 80143fc:	3308      	adds	r3, #8
 80143fe:	681a      	ldr	r2, [r3, #0]
 8014400:	687b      	ldr	r3, [r7, #4]
 8014402:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8014404:	429a      	cmp	r2, r3
 8014406:	d102      	bne.n	801440e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8014408:	e007      	b.n	801441a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 801440a:	2301      	movs	r3, #1
 801440c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 801440e:	68fb      	ldr	r3, [r7, #12]
 8014410:	3301      	adds	r3, #1
 8014412:	60fb      	str	r3, [r7, #12]
 8014414:	68fb      	ldr	r3, [r7, #12]
 8014416:	2b01      	cmp	r3, #1
 8014418:	d9d2      	bls.n	80143c0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 801441a:	68fb      	ldr	r3, [r7, #12]
 801441c:	2b02      	cmp	r3, #2
 801441e:	d109      	bne.n	8014434 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8014420:	68bb      	ldr	r3, [r7, #8]
 8014422:	2b00      	cmp	r3, #0
 8014424:	d102      	bne.n	801442c <chk_lock+0x80>
 8014426:	683b      	ldr	r3, [r7, #0]
 8014428:	2b02      	cmp	r3, #2
 801442a:	d101      	bne.n	8014430 <chk_lock+0x84>
 801442c:	2300      	movs	r3, #0
 801442e:	e010      	b.n	8014452 <chk_lock+0xa6>
 8014430:	2312      	movs	r3, #18
 8014432:	e00e      	b.n	8014452 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8014434:	683b      	ldr	r3, [r7, #0]
 8014436:	2b00      	cmp	r3, #0
 8014438:	d108      	bne.n	801444c <chk_lock+0xa0>
 801443a:	4a09      	ldr	r2, [pc, #36]	@ (8014460 <chk_lock+0xb4>)
 801443c:	68fb      	ldr	r3, [r7, #12]
 801443e:	011b      	lsls	r3, r3, #4
 8014440:	4413      	add	r3, r2
 8014442:	330c      	adds	r3, #12
 8014444:	881b      	ldrh	r3, [r3, #0]
 8014446:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801444a:	d101      	bne.n	8014450 <chk_lock+0xa4>
 801444c:	2310      	movs	r3, #16
 801444e:	e000      	b.n	8014452 <chk_lock+0xa6>
 8014450:	2300      	movs	r3, #0
}
 8014452:	4618      	mov	r0, r3
 8014454:	3714      	adds	r7, #20
 8014456:	46bd      	mov	sp, r7
 8014458:	f85d 7b04 	ldr.w	r7, [sp], #4
 801445c:	4770      	bx	lr
 801445e:	bf00      	nop
 8014460:	20010b34 	.word	0x20010b34

08014464 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8014464:	b480      	push	{r7}
 8014466:	b083      	sub	sp, #12
 8014468:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 801446a:	2300      	movs	r3, #0
 801446c:	607b      	str	r3, [r7, #4]
 801446e:	e002      	b.n	8014476 <enq_lock+0x12>
 8014470:	687b      	ldr	r3, [r7, #4]
 8014472:	3301      	adds	r3, #1
 8014474:	607b      	str	r3, [r7, #4]
 8014476:	687b      	ldr	r3, [r7, #4]
 8014478:	2b01      	cmp	r3, #1
 801447a:	d806      	bhi.n	801448a <enq_lock+0x26>
 801447c:	4a09      	ldr	r2, [pc, #36]	@ (80144a4 <enq_lock+0x40>)
 801447e:	687b      	ldr	r3, [r7, #4]
 8014480:	011b      	lsls	r3, r3, #4
 8014482:	4413      	add	r3, r2
 8014484:	681b      	ldr	r3, [r3, #0]
 8014486:	2b00      	cmp	r3, #0
 8014488:	d1f2      	bne.n	8014470 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 801448a:	687b      	ldr	r3, [r7, #4]
 801448c:	2b02      	cmp	r3, #2
 801448e:	bf14      	ite	ne
 8014490:	2301      	movne	r3, #1
 8014492:	2300      	moveq	r3, #0
 8014494:	b2db      	uxtb	r3, r3
}
 8014496:	4618      	mov	r0, r3
 8014498:	370c      	adds	r7, #12
 801449a:	46bd      	mov	sp, r7
 801449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144a0:	4770      	bx	lr
 80144a2:	bf00      	nop
 80144a4:	20010b34 	.word	0x20010b34

080144a8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80144a8:	b480      	push	{r7}
 80144aa:	b085      	sub	sp, #20
 80144ac:	af00      	add	r7, sp, #0
 80144ae:	6078      	str	r0, [r7, #4]
 80144b0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80144b2:	2300      	movs	r3, #0
 80144b4:	60fb      	str	r3, [r7, #12]
 80144b6:	e01f      	b.n	80144f8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80144b8:	4a41      	ldr	r2, [pc, #260]	@ (80145c0 <inc_lock+0x118>)
 80144ba:	68fb      	ldr	r3, [r7, #12]
 80144bc:	011b      	lsls	r3, r3, #4
 80144be:	4413      	add	r3, r2
 80144c0:	681a      	ldr	r2, [r3, #0]
 80144c2:	687b      	ldr	r3, [r7, #4]
 80144c4:	681b      	ldr	r3, [r3, #0]
 80144c6:	429a      	cmp	r2, r3
 80144c8:	d113      	bne.n	80144f2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80144ca:	4a3d      	ldr	r2, [pc, #244]	@ (80145c0 <inc_lock+0x118>)
 80144cc:	68fb      	ldr	r3, [r7, #12]
 80144ce:	011b      	lsls	r3, r3, #4
 80144d0:	4413      	add	r3, r2
 80144d2:	3304      	adds	r3, #4
 80144d4:	681a      	ldr	r2, [r3, #0]
 80144d6:	687b      	ldr	r3, [r7, #4]
 80144d8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80144da:	429a      	cmp	r2, r3
 80144dc:	d109      	bne.n	80144f2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80144de:	4a38      	ldr	r2, [pc, #224]	@ (80145c0 <inc_lock+0x118>)
 80144e0:	68fb      	ldr	r3, [r7, #12]
 80144e2:	011b      	lsls	r3, r3, #4
 80144e4:	4413      	add	r3, r2
 80144e6:	3308      	adds	r3, #8
 80144e8:	681a      	ldr	r2, [r3, #0]
 80144ea:	687b      	ldr	r3, [r7, #4]
 80144ec:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80144ee:	429a      	cmp	r2, r3
 80144f0:	d006      	beq.n	8014500 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80144f2:	68fb      	ldr	r3, [r7, #12]
 80144f4:	3301      	adds	r3, #1
 80144f6:	60fb      	str	r3, [r7, #12]
 80144f8:	68fb      	ldr	r3, [r7, #12]
 80144fa:	2b01      	cmp	r3, #1
 80144fc:	d9dc      	bls.n	80144b8 <inc_lock+0x10>
 80144fe:	e000      	b.n	8014502 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8014500:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8014502:	68fb      	ldr	r3, [r7, #12]
 8014504:	2b02      	cmp	r3, #2
 8014506:	d132      	bne.n	801456e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8014508:	2300      	movs	r3, #0
 801450a:	60fb      	str	r3, [r7, #12]
 801450c:	e002      	b.n	8014514 <inc_lock+0x6c>
 801450e:	68fb      	ldr	r3, [r7, #12]
 8014510:	3301      	adds	r3, #1
 8014512:	60fb      	str	r3, [r7, #12]
 8014514:	68fb      	ldr	r3, [r7, #12]
 8014516:	2b01      	cmp	r3, #1
 8014518:	d806      	bhi.n	8014528 <inc_lock+0x80>
 801451a:	4a29      	ldr	r2, [pc, #164]	@ (80145c0 <inc_lock+0x118>)
 801451c:	68fb      	ldr	r3, [r7, #12]
 801451e:	011b      	lsls	r3, r3, #4
 8014520:	4413      	add	r3, r2
 8014522:	681b      	ldr	r3, [r3, #0]
 8014524:	2b00      	cmp	r3, #0
 8014526:	d1f2      	bne.n	801450e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8014528:	68fb      	ldr	r3, [r7, #12]
 801452a:	2b02      	cmp	r3, #2
 801452c:	d101      	bne.n	8014532 <inc_lock+0x8a>
 801452e:	2300      	movs	r3, #0
 8014530:	e040      	b.n	80145b4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8014532:	687b      	ldr	r3, [r7, #4]
 8014534:	681a      	ldr	r2, [r3, #0]
 8014536:	4922      	ldr	r1, [pc, #136]	@ (80145c0 <inc_lock+0x118>)
 8014538:	68fb      	ldr	r3, [r7, #12]
 801453a:	011b      	lsls	r3, r3, #4
 801453c:	440b      	add	r3, r1
 801453e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8014540:	687b      	ldr	r3, [r7, #4]
 8014542:	689a      	ldr	r2, [r3, #8]
 8014544:	491e      	ldr	r1, [pc, #120]	@ (80145c0 <inc_lock+0x118>)
 8014546:	68fb      	ldr	r3, [r7, #12]
 8014548:	011b      	lsls	r3, r3, #4
 801454a:	440b      	add	r3, r1
 801454c:	3304      	adds	r3, #4
 801454e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8014550:	687b      	ldr	r3, [r7, #4]
 8014552:	695a      	ldr	r2, [r3, #20]
 8014554:	491a      	ldr	r1, [pc, #104]	@ (80145c0 <inc_lock+0x118>)
 8014556:	68fb      	ldr	r3, [r7, #12]
 8014558:	011b      	lsls	r3, r3, #4
 801455a:	440b      	add	r3, r1
 801455c:	3308      	adds	r3, #8
 801455e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8014560:	4a17      	ldr	r2, [pc, #92]	@ (80145c0 <inc_lock+0x118>)
 8014562:	68fb      	ldr	r3, [r7, #12]
 8014564:	011b      	lsls	r3, r3, #4
 8014566:	4413      	add	r3, r2
 8014568:	330c      	adds	r3, #12
 801456a:	2200      	movs	r2, #0
 801456c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 801456e:	683b      	ldr	r3, [r7, #0]
 8014570:	2b00      	cmp	r3, #0
 8014572:	d009      	beq.n	8014588 <inc_lock+0xe0>
 8014574:	4a12      	ldr	r2, [pc, #72]	@ (80145c0 <inc_lock+0x118>)
 8014576:	68fb      	ldr	r3, [r7, #12]
 8014578:	011b      	lsls	r3, r3, #4
 801457a:	4413      	add	r3, r2
 801457c:	330c      	adds	r3, #12
 801457e:	881b      	ldrh	r3, [r3, #0]
 8014580:	2b00      	cmp	r3, #0
 8014582:	d001      	beq.n	8014588 <inc_lock+0xe0>
 8014584:	2300      	movs	r3, #0
 8014586:	e015      	b.n	80145b4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8014588:	683b      	ldr	r3, [r7, #0]
 801458a:	2b00      	cmp	r3, #0
 801458c:	d108      	bne.n	80145a0 <inc_lock+0xf8>
 801458e:	4a0c      	ldr	r2, [pc, #48]	@ (80145c0 <inc_lock+0x118>)
 8014590:	68fb      	ldr	r3, [r7, #12]
 8014592:	011b      	lsls	r3, r3, #4
 8014594:	4413      	add	r3, r2
 8014596:	330c      	adds	r3, #12
 8014598:	881b      	ldrh	r3, [r3, #0]
 801459a:	3301      	adds	r3, #1
 801459c:	b29a      	uxth	r2, r3
 801459e:	e001      	b.n	80145a4 <inc_lock+0xfc>
 80145a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80145a4:	4906      	ldr	r1, [pc, #24]	@ (80145c0 <inc_lock+0x118>)
 80145a6:	68fb      	ldr	r3, [r7, #12]
 80145a8:	011b      	lsls	r3, r3, #4
 80145aa:	440b      	add	r3, r1
 80145ac:	330c      	adds	r3, #12
 80145ae:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80145b0:	68fb      	ldr	r3, [r7, #12]
 80145b2:	3301      	adds	r3, #1
}
 80145b4:	4618      	mov	r0, r3
 80145b6:	3714      	adds	r7, #20
 80145b8:	46bd      	mov	sp, r7
 80145ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145be:	4770      	bx	lr
 80145c0:	20010b34 	.word	0x20010b34

080145c4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80145c4:	b480      	push	{r7}
 80145c6:	b085      	sub	sp, #20
 80145c8:	af00      	add	r7, sp, #0
 80145ca:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80145cc:	687b      	ldr	r3, [r7, #4]
 80145ce:	3b01      	subs	r3, #1
 80145d0:	607b      	str	r3, [r7, #4]
 80145d2:	687b      	ldr	r3, [r7, #4]
 80145d4:	2b01      	cmp	r3, #1
 80145d6:	d825      	bhi.n	8014624 <dec_lock+0x60>
		n = Files[i].ctr;
 80145d8:	4a17      	ldr	r2, [pc, #92]	@ (8014638 <dec_lock+0x74>)
 80145da:	687b      	ldr	r3, [r7, #4]
 80145dc:	011b      	lsls	r3, r3, #4
 80145de:	4413      	add	r3, r2
 80145e0:	330c      	adds	r3, #12
 80145e2:	881b      	ldrh	r3, [r3, #0]
 80145e4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80145e6:	89fb      	ldrh	r3, [r7, #14]
 80145e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80145ec:	d101      	bne.n	80145f2 <dec_lock+0x2e>
 80145ee:	2300      	movs	r3, #0
 80145f0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80145f2:	89fb      	ldrh	r3, [r7, #14]
 80145f4:	2b00      	cmp	r3, #0
 80145f6:	d002      	beq.n	80145fe <dec_lock+0x3a>
 80145f8:	89fb      	ldrh	r3, [r7, #14]
 80145fa:	3b01      	subs	r3, #1
 80145fc:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80145fe:	4a0e      	ldr	r2, [pc, #56]	@ (8014638 <dec_lock+0x74>)
 8014600:	687b      	ldr	r3, [r7, #4]
 8014602:	011b      	lsls	r3, r3, #4
 8014604:	4413      	add	r3, r2
 8014606:	330c      	adds	r3, #12
 8014608:	89fa      	ldrh	r2, [r7, #14]
 801460a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 801460c:	89fb      	ldrh	r3, [r7, #14]
 801460e:	2b00      	cmp	r3, #0
 8014610:	d105      	bne.n	801461e <dec_lock+0x5a>
 8014612:	4a09      	ldr	r2, [pc, #36]	@ (8014638 <dec_lock+0x74>)
 8014614:	687b      	ldr	r3, [r7, #4]
 8014616:	011b      	lsls	r3, r3, #4
 8014618:	4413      	add	r3, r2
 801461a:	2200      	movs	r2, #0
 801461c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 801461e:	2300      	movs	r3, #0
 8014620:	737b      	strb	r3, [r7, #13]
 8014622:	e001      	b.n	8014628 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8014624:	2302      	movs	r3, #2
 8014626:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8014628:	7b7b      	ldrb	r3, [r7, #13]
}
 801462a:	4618      	mov	r0, r3
 801462c:	3714      	adds	r7, #20
 801462e:	46bd      	mov	sp, r7
 8014630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014634:	4770      	bx	lr
 8014636:	bf00      	nop
 8014638:	20010b34 	.word	0x20010b34

0801463c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 801463c:	b480      	push	{r7}
 801463e:	b085      	sub	sp, #20
 8014640:	af00      	add	r7, sp, #0
 8014642:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8014644:	2300      	movs	r3, #0
 8014646:	60fb      	str	r3, [r7, #12]
 8014648:	e010      	b.n	801466c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 801464a:	4a0d      	ldr	r2, [pc, #52]	@ (8014680 <clear_lock+0x44>)
 801464c:	68fb      	ldr	r3, [r7, #12]
 801464e:	011b      	lsls	r3, r3, #4
 8014650:	4413      	add	r3, r2
 8014652:	681b      	ldr	r3, [r3, #0]
 8014654:	687a      	ldr	r2, [r7, #4]
 8014656:	429a      	cmp	r2, r3
 8014658:	d105      	bne.n	8014666 <clear_lock+0x2a>
 801465a:	4a09      	ldr	r2, [pc, #36]	@ (8014680 <clear_lock+0x44>)
 801465c:	68fb      	ldr	r3, [r7, #12]
 801465e:	011b      	lsls	r3, r3, #4
 8014660:	4413      	add	r3, r2
 8014662:	2200      	movs	r2, #0
 8014664:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8014666:	68fb      	ldr	r3, [r7, #12]
 8014668:	3301      	adds	r3, #1
 801466a:	60fb      	str	r3, [r7, #12]
 801466c:	68fb      	ldr	r3, [r7, #12]
 801466e:	2b01      	cmp	r3, #1
 8014670:	d9eb      	bls.n	801464a <clear_lock+0xe>
	}
}
 8014672:	bf00      	nop
 8014674:	bf00      	nop
 8014676:	3714      	adds	r7, #20
 8014678:	46bd      	mov	sp, r7
 801467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801467e:	4770      	bx	lr
 8014680:	20010b34 	.word	0x20010b34

08014684 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8014684:	b580      	push	{r7, lr}
 8014686:	b086      	sub	sp, #24
 8014688:	af00      	add	r7, sp, #0
 801468a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 801468c:	2300      	movs	r3, #0
 801468e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8014690:	687b      	ldr	r3, [r7, #4]
 8014692:	78db      	ldrb	r3, [r3, #3]
 8014694:	2b00      	cmp	r3, #0
 8014696:	d034      	beq.n	8014702 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8014698:	687b      	ldr	r3, [r7, #4]
 801469a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801469c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 801469e:	687b      	ldr	r3, [r7, #4]
 80146a0:	7858      	ldrb	r0, [r3, #1]
 80146a2:	687b      	ldr	r3, [r7, #4]
 80146a4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80146a8:	2301      	movs	r3, #1
 80146aa:	697a      	ldr	r2, [r7, #20]
 80146ac:	f7ff fd3e 	bl	801412c <disk_write>
 80146b0:	4603      	mov	r3, r0
 80146b2:	2b00      	cmp	r3, #0
 80146b4:	d002      	beq.n	80146bc <sync_window+0x38>
			res = FR_DISK_ERR;
 80146b6:	2301      	movs	r3, #1
 80146b8:	73fb      	strb	r3, [r7, #15]
 80146ba:	e022      	b.n	8014702 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80146bc:	687b      	ldr	r3, [r7, #4]
 80146be:	2200      	movs	r2, #0
 80146c0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80146c2:	687b      	ldr	r3, [r7, #4]
 80146c4:	6a1b      	ldr	r3, [r3, #32]
 80146c6:	697a      	ldr	r2, [r7, #20]
 80146c8:	1ad2      	subs	r2, r2, r3
 80146ca:	687b      	ldr	r3, [r7, #4]
 80146cc:	699b      	ldr	r3, [r3, #24]
 80146ce:	429a      	cmp	r2, r3
 80146d0:	d217      	bcs.n	8014702 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80146d2:	687b      	ldr	r3, [r7, #4]
 80146d4:	789b      	ldrb	r3, [r3, #2]
 80146d6:	613b      	str	r3, [r7, #16]
 80146d8:	e010      	b.n	80146fc <sync_window+0x78>
					wsect += fs->fsize;
 80146da:	687b      	ldr	r3, [r7, #4]
 80146dc:	699b      	ldr	r3, [r3, #24]
 80146de:	697a      	ldr	r2, [r7, #20]
 80146e0:	4413      	add	r3, r2
 80146e2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80146e4:	687b      	ldr	r3, [r7, #4]
 80146e6:	7858      	ldrb	r0, [r3, #1]
 80146e8:	687b      	ldr	r3, [r7, #4]
 80146ea:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80146ee:	2301      	movs	r3, #1
 80146f0:	697a      	ldr	r2, [r7, #20]
 80146f2:	f7ff fd1b 	bl	801412c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80146f6:	693b      	ldr	r3, [r7, #16]
 80146f8:	3b01      	subs	r3, #1
 80146fa:	613b      	str	r3, [r7, #16]
 80146fc:	693b      	ldr	r3, [r7, #16]
 80146fe:	2b01      	cmp	r3, #1
 8014700:	d8eb      	bhi.n	80146da <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8014702:	7bfb      	ldrb	r3, [r7, #15]
}
 8014704:	4618      	mov	r0, r3
 8014706:	3718      	adds	r7, #24
 8014708:	46bd      	mov	sp, r7
 801470a:	bd80      	pop	{r7, pc}

0801470c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 801470c:	b580      	push	{r7, lr}
 801470e:	b084      	sub	sp, #16
 8014710:	af00      	add	r7, sp, #0
 8014712:	6078      	str	r0, [r7, #4]
 8014714:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8014716:	2300      	movs	r3, #0
 8014718:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 801471a:	687b      	ldr	r3, [r7, #4]
 801471c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801471e:	683a      	ldr	r2, [r7, #0]
 8014720:	429a      	cmp	r2, r3
 8014722:	d01b      	beq.n	801475c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8014724:	6878      	ldr	r0, [r7, #4]
 8014726:	f7ff ffad 	bl	8014684 <sync_window>
 801472a:	4603      	mov	r3, r0
 801472c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 801472e:	7bfb      	ldrb	r3, [r7, #15]
 8014730:	2b00      	cmp	r3, #0
 8014732:	d113      	bne.n	801475c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8014734:	687b      	ldr	r3, [r7, #4]
 8014736:	7858      	ldrb	r0, [r3, #1]
 8014738:	687b      	ldr	r3, [r7, #4]
 801473a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801473e:	2301      	movs	r3, #1
 8014740:	683a      	ldr	r2, [r7, #0]
 8014742:	f7ff fcd3 	bl	80140ec <disk_read>
 8014746:	4603      	mov	r3, r0
 8014748:	2b00      	cmp	r3, #0
 801474a:	d004      	beq.n	8014756 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 801474c:	f04f 33ff 	mov.w	r3, #4294967295
 8014750:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8014752:	2301      	movs	r3, #1
 8014754:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8014756:	687b      	ldr	r3, [r7, #4]
 8014758:	683a      	ldr	r2, [r7, #0]
 801475a:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 801475c:	7bfb      	ldrb	r3, [r7, #15]
}
 801475e:	4618      	mov	r0, r3
 8014760:	3710      	adds	r7, #16
 8014762:	46bd      	mov	sp, r7
 8014764:	bd80      	pop	{r7, pc}
	...

08014768 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8014768:	b580      	push	{r7, lr}
 801476a:	b084      	sub	sp, #16
 801476c:	af00      	add	r7, sp, #0
 801476e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8014770:	6878      	ldr	r0, [r7, #4]
 8014772:	f7ff ff87 	bl	8014684 <sync_window>
 8014776:	4603      	mov	r3, r0
 8014778:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801477a:	7bfb      	ldrb	r3, [r7, #15]
 801477c:	2b00      	cmp	r3, #0
 801477e:	d158      	bne.n	8014832 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8014780:	687b      	ldr	r3, [r7, #4]
 8014782:	781b      	ldrb	r3, [r3, #0]
 8014784:	2b03      	cmp	r3, #3
 8014786:	d148      	bne.n	801481a <sync_fs+0xb2>
 8014788:	687b      	ldr	r3, [r7, #4]
 801478a:	791b      	ldrb	r3, [r3, #4]
 801478c:	2b01      	cmp	r3, #1
 801478e:	d144      	bne.n	801481a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8014790:	687b      	ldr	r3, [r7, #4]
 8014792:	3330      	adds	r3, #48	@ 0x30
 8014794:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8014798:	2100      	movs	r1, #0
 801479a:	4618      	mov	r0, r3
 801479c:	f7ff fda8 	bl	80142f0 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80147a0:	687b      	ldr	r3, [r7, #4]
 80147a2:	3330      	adds	r3, #48	@ 0x30
 80147a4:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80147a8:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80147ac:	4618      	mov	r0, r3
 80147ae:	f7ff fd37 	bl	8014220 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80147b2:	687b      	ldr	r3, [r7, #4]
 80147b4:	3330      	adds	r3, #48	@ 0x30
 80147b6:	4921      	ldr	r1, [pc, #132]	@ (801483c <sync_fs+0xd4>)
 80147b8:	4618      	mov	r0, r3
 80147ba:	f7ff fd4c 	bl	8014256 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80147be:	687b      	ldr	r3, [r7, #4]
 80147c0:	3330      	adds	r3, #48	@ 0x30
 80147c2:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80147c6:	491e      	ldr	r1, [pc, #120]	@ (8014840 <sync_fs+0xd8>)
 80147c8:	4618      	mov	r0, r3
 80147ca:	f7ff fd44 	bl	8014256 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80147ce:	687b      	ldr	r3, [r7, #4]
 80147d0:	3330      	adds	r3, #48	@ 0x30
 80147d2:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80147d6:	687b      	ldr	r3, [r7, #4]
 80147d8:	691b      	ldr	r3, [r3, #16]
 80147da:	4619      	mov	r1, r3
 80147dc:	4610      	mov	r0, r2
 80147de:	f7ff fd3a 	bl	8014256 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80147e2:	687b      	ldr	r3, [r7, #4]
 80147e4:	3330      	adds	r3, #48	@ 0x30
 80147e6:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80147ea:	687b      	ldr	r3, [r7, #4]
 80147ec:	68db      	ldr	r3, [r3, #12]
 80147ee:	4619      	mov	r1, r3
 80147f0:	4610      	mov	r0, r2
 80147f2:	f7ff fd30 	bl	8014256 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80147f6:	687b      	ldr	r3, [r7, #4]
 80147f8:	69db      	ldr	r3, [r3, #28]
 80147fa:	1c5a      	adds	r2, r3, #1
 80147fc:	687b      	ldr	r3, [r7, #4]
 80147fe:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8014800:	687b      	ldr	r3, [r7, #4]
 8014802:	7858      	ldrb	r0, [r3, #1]
 8014804:	687b      	ldr	r3, [r7, #4]
 8014806:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801480a:	687b      	ldr	r3, [r7, #4]
 801480c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801480e:	2301      	movs	r3, #1
 8014810:	f7ff fc8c 	bl	801412c <disk_write>
			fs->fsi_flag = 0;
 8014814:	687b      	ldr	r3, [r7, #4]
 8014816:	2200      	movs	r2, #0
 8014818:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 801481a:	687b      	ldr	r3, [r7, #4]
 801481c:	785b      	ldrb	r3, [r3, #1]
 801481e:	2200      	movs	r2, #0
 8014820:	2100      	movs	r1, #0
 8014822:	4618      	mov	r0, r3
 8014824:	f7ff fca2 	bl	801416c <disk_ioctl>
 8014828:	4603      	mov	r3, r0
 801482a:	2b00      	cmp	r3, #0
 801482c:	d001      	beq.n	8014832 <sync_fs+0xca>
 801482e:	2301      	movs	r3, #1
 8014830:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8014832:	7bfb      	ldrb	r3, [r7, #15]
}
 8014834:	4618      	mov	r0, r3
 8014836:	3710      	adds	r7, #16
 8014838:	46bd      	mov	sp, r7
 801483a:	bd80      	pop	{r7, pc}
 801483c:	41615252 	.word	0x41615252
 8014840:	61417272 	.word	0x61417272

08014844 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8014844:	b480      	push	{r7}
 8014846:	b083      	sub	sp, #12
 8014848:	af00      	add	r7, sp, #0
 801484a:	6078      	str	r0, [r7, #4]
 801484c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 801484e:	683b      	ldr	r3, [r7, #0]
 8014850:	3b02      	subs	r3, #2
 8014852:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8014854:	687b      	ldr	r3, [r7, #4]
 8014856:	695b      	ldr	r3, [r3, #20]
 8014858:	3b02      	subs	r3, #2
 801485a:	683a      	ldr	r2, [r7, #0]
 801485c:	429a      	cmp	r2, r3
 801485e:	d301      	bcc.n	8014864 <clust2sect+0x20>
 8014860:	2300      	movs	r3, #0
 8014862:	e008      	b.n	8014876 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8014864:	687b      	ldr	r3, [r7, #4]
 8014866:	895b      	ldrh	r3, [r3, #10]
 8014868:	461a      	mov	r2, r3
 801486a:	683b      	ldr	r3, [r7, #0]
 801486c:	fb03 f202 	mul.w	r2, r3, r2
 8014870:	687b      	ldr	r3, [r7, #4]
 8014872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014874:	4413      	add	r3, r2
}
 8014876:	4618      	mov	r0, r3
 8014878:	370c      	adds	r7, #12
 801487a:	46bd      	mov	sp, r7
 801487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014880:	4770      	bx	lr

08014882 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8014882:	b580      	push	{r7, lr}
 8014884:	b086      	sub	sp, #24
 8014886:	af00      	add	r7, sp, #0
 8014888:	6078      	str	r0, [r7, #4]
 801488a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 801488c:	687b      	ldr	r3, [r7, #4]
 801488e:	681b      	ldr	r3, [r3, #0]
 8014890:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8014892:	683b      	ldr	r3, [r7, #0]
 8014894:	2b01      	cmp	r3, #1
 8014896:	d904      	bls.n	80148a2 <get_fat+0x20>
 8014898:	693b      	ldr	r3, [r7, #16]
 801489a:	695b      	ldr	r3, [r3, #20]
 801489c:	683a      	ldr	r2, [r7, #0]
 801489e:	429a      	cmp	r2, r3
 80148a0:	d302      	bcc.n	80148a8 <get_fat+0x26>
		val = 1;	/* Internal error */
 80148a2:	2301      	movs	r3, #1
 80148a4:	617b      	str	r3, [r7, #20]
 80148a6:	e08e      	b.n	80149c6 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80148a8:	f04f 33ff 	mov.w	r3, #4294967295
 80148ac:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80148ae:	693b      	ldr	r3, [r7, #16]
 80148b0:	781b      	ldrb	r3, [r3, #0]
 80148b2:	2b03      	cmp	r3, #3
 80148b4:	d061      	beq.n	801497a <get_fat+0xf8>
 80148b6:	2b03      	cmp	r3, #3
 80148b8:	dc7b      	bgt.n	80149b2 <get_fat+0x130>
 80148ba:	2b01      	cmp	r3, #1
 80148bc:	d002      	beq.n	80148c4 <get_fat+0x42>
 80148be:	2b02      	cmp	r3, #2
 80148c0:	d041      	beq.n	8014946 <get_fat+0xc4>
 80148c2:	e076      	b.n	80149b2 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80148c4:	683b      	ldr	r3, [r7, #0]
 80148c6:	60fb      	str	r3, [r7, #12]
 80148c8:	68fb      	ldr	r3, [r7, #12]
 80148ca:	085b      	lsrs	r3, r3, #1
 80148cc:	68fa      	ldr	r2, [r7, #12]
 80148ce:	4413      	add	r3, r2
 80148d0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80148d2:	693b      	ldr	r3, [r7, #16]
 80148d4:	6a1a      	ldr	r2, [r3, #32]
 80148d6:	68fb      	ldr	r3, [r7, #12]
 80148d8:	0a5b      	lsrs	r3, r3, #9
 80148da:	4413      	add	r3, r2
 80148dc:	4619      	mov	r1, r3
 80148de:	6938      	ldr	r0, [r7, #16]
 80148e0:	f7ff ff14 	bl	801470c <move_window>
 80148e4:	4603      	mov	r3, r0
 80148e6:	2b00      	cmp	r3, #0
 80148e8:	d166      	bne.n	80149b8 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 80148ea:	68fb      	ldr	r3, [r7, #12]
 80148ec:	1c5a      	adds	r2, r3, #1
 80148ee:	60fa      	str	r2, [r7, #12]
 80148f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80148f4:	693a      	ldr	r2, [r7, #16]
 80148f6:	4413      	add	r3, r2
 80148f8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80148fc:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80148fe:	693b      	ldr	r3, [r7, #16]
 8014900:	6a1a      	ldr	r2, [r3, #32]
 8014902:	68fb      	ldr	r3, [r7, #12]
 8014904:	0a5b      	lsrs	r3, r3, #9
 8014906:	4413      	add	r3, r2
 8014908:	4619      	mov	r1, r3
 801490a:	6938      	ldr	r0, [r7, #16]
 801490c:	f7ff fefe 	bl	801470c <move_window>
 8014910:	4603      	mov	r3, r0
 8014912:	2b00      	cmp	r3, #0
 8014914:	d152      	bne.n	80149bc <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8014916:	68fb      	ldr	r3, [r7, #12]
 8014918:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801491c:	693a      	ldr	r2, [r7, #16]
 801491e:	4413      	add	r3, r2
 8014920:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8014924:	021b      	lsls	r3, r3, #8
 8014926:	68ba      	ldr	r2, [r7, #8]
 8014928:	4313      	orrs	r3, r2
 801492a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 801492c:	683b      	ldr	r3, [r7, #0]
 801492e:	f003 0301 	and.w	r3, r3, #1
 8014932:	2b00      	cmp	r3, #0
 8014934:	d002      	beq.n	801493c <get_fat+0xba>
 8014936:	68bb      	ldr	r3, [r7, #8]
 8014938:	091b      	lsrs	r3, r3, #4
 801493a:	e002      	b.n	8014942 <get_fat+0xc0>
 801493c:	68bb      	ldr	r3, [r7, #8]
 801493e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8014942:	617b      	str	r3, [r7, #20]
			break;
 8014944:	e03f      	b.n	80149c6 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8014946:	693b      	ldr	r3, [r7, #16]
 8014948:	6a1a      	ldr	r2, [r3, #32]
 801494a:	683b      	ldr	r3, [r7, #0]
 801494c:	0a1b      	lsrs	r3, r3, #8
 801494e:	4413      	add	r3, r2
 8014950:	4619      	mov	r1, r3
 8014952:	6938      	ldr	r0, [r7, #16]
 8014954:	f7ff feda 	bl	801470c <move_window>
 8014958:	4603      	mov	r3, r0
 801495a:	2b00      	cmp	r3, #0
 801495c:	d130      	bne.n	80149c0 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 801495e:	693b      	ldr	r3, [r7, #16]
 8014960:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014964:	683b      	ldr	r3, [r7, #0]
 8014966:	005b      	lsls	r3, r3, #1
 8014968:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 801496c:	4413      	add	r3, r2
 801496e:	4618      	mov	r0, r3
 8014970:	f7ff fc1a 	bl	80141a8 <ld_word>
 8014974:	4603      	mov	r3, r0
 8014976:	617b      	str	r3, [r7, #20]
			break;
 8014978:	e025      	b.n	80149c6 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801497a:	693b      	ldr	r3, [r7, #16]
 801497c:	6a1a      	ldr	r2, [r3, #32]
 801497e:	683b      	ldr	r3, [r7, #0]
 8014980:	09db      	lsrs	r3, r3, #7
 8014982:	4413      	add	r3, r2
 8014984:	4619      	mov	r1, r3
 8014986:	6938      	ldr	r0, [r7, #16]
 8014988:	f7ff fec0 	bl	801470c <move_window>
 801498c:	4603      	mov	r3, r0
 801498e:	2b00      	cmp	r3, #0
 8014990:	d118      	bne.n	80149c4 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8014992:	693b      	ldr	r3, [r7, #16]
 8014994:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014998:	683b      	ldr	r3, [r7, #0]
 801499a:	009b      	lsls	r3, r3, #2
 801499c:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80149a0:	4413      	add	r3, r2
 80149a2:	4618      	mov	r0, r3
 80149a4:	f7ff fc19 	bl	80141da <ld_dword>
 80149a8:	4603      	mov	r3, r0
 80149aa:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80149ae:	617b      	str	r3, [r7, #20]
			break;
 80149b0:	e009      	b.n	80149c6 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80149b2:	2301      	movs	r3, #1
 80149b4:	617b      	str	r3, [r7, #20]
 80149b6:	e006      	b.n	80149c6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80149b8:	bf00      	nop
 80149ba:	e004      	b.n	80149c6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80149bc:	bf00      	nop
 80149be:	e002      	b.n	80149c6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80149c0:	bf00      	nop
 80149c2:	e000      	b.n	80149c6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80149c4:	bf00      	nop
		}
	}

	return val;
 80149c6:	697b      	ldr	r3, [r7, #20]
}
 80149c8:	4618      	mov	r0, r3
 80149ca:	3718      	adds	r7, #24
 80149cc:	46bd      	mov	sp, r7
 80149ce:	bd80      	pop	{r7, pc}

080149d0 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80149d0:	b590      	push	{r4, r7, lr}
 80149d2:	b089      	sub	sp, #36	@ 0x24
 80149d4:	af00      	add	r7, sp, #0
 80149d6:	60f8      	str	r0, [r7, #12]
 80149d8:	60b9      	str	r1, [r7, #8]
 80149da:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80149dc:	2302      	movs	r3, #2
 80149de:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80149e0:	68bb      	ldr	r3, [r7, #8]
 80149e2:	2b01      	cmp	r3, #1
 80149e4:	f240 80d9 	bls.w	8014b9a <put_fat+0x1ca>
 80149e8:	68fb      	ldr	r3, [r7, #12]
 80149ea:	695b      	ldr	r3, [r3, #20]
 80149ec:	68ba      	ldr	r2, [r7, #8]
 80149ee:	429a      	cmp	r2, r3
 80149f0:	f080 80d3 	bcs.w	8014b9a <put_fat+0x1ca>
		switch (fs->fs_type) {
 80149f4:	68fb      	ldr	r3, [r7, #12]
 80149f6:	781b      	ldrb	r3, [r3, #0]
 80149f8:	2b03      	cmp	r3, #3
 80149fa:	f000 8096 	beq.w	8014b2a <put_fat+0x15a>
 80149fe:	2b03      	cmp	r3, #3
 8014a00:	f300 80cb 	bgt.w	8014b9a <put_fat+0x1ca>
 8014a04:	2b01      	cmp	r3, #1
 8014a06:	d002      	beq.n	8014a0e <put_fat+0x3e>
 8014a08:	2b02      	cmp	r3, #2
 8014a0a:	d06e      	beq.n	8014aea <put_fat+0x11a>
 8014a0c:	e0c5      	b.n	8014b9a <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8014a0e:	68bb      	ldr	r3, [r7, #8]
 8014a10:	61bb      	str	r3, [r7, #24]
 8014a12:	69bb      	ldr	r3, [r7, #24]
 8014a14:	085b      	lsrs	r3, r3, #1
 8014a16:	69ba      	ldr	r2, [r7, #24]
 8014a18:	4413      	add	r3, r2
 8014a1a:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8014a1c:	68fb      	ldr	r3, [r7, #12]
 8014a1e:	6a1a      	ldr	r2, [r3, #32]
 8014a20:	69bb      	ldr	r3, [r7, #24]
 8014a22:	0a5b      	lsrs	r3, r3, #9
 8014a24:	4413      	add	r3, r2
 8014a26:	4619      	mov	r1, r3
 8014a28:	68f8      	ldr	r0, [r7, #12]
 8014a2a:	f7ff fe6f 	bl	801470c <move_window>
 8014a2e:	4603      	mov	r3, r0
 8014a30:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014a32:	7ffb      	ldrb	r3, [r7, #31]
 8014a34:	2b00      	cmp	r3, #0
 8014a36:	f040 80a9 	bne.w	8014b8c <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8014a3a:	68fb      	ldr	r3, [r7, #12]
 8014a3c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014a40:	69bb      	ldr	r3, [r7, #24]
 8014a42:	1c59      	adds	r1, r3, #1
 8014a44:	61b9      	str	r1, [r7, #24]
 8014a46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014a4a:	4413      	add	r3, r2
 8014a4c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8014a4e:	68bb      	ldr	r3, [r7, #8]
 8014a50:	f003 0301 	and.w	r3, r3, #1
 8014a54:	2b00      	cmp	r3, #0
 8014a56:	d00d      	beq.n	8014a74 <put_fat+0xa4>
 8014a58:	697b      	ldr	r3, [r7, #20]
 8014a5a:	781b      	ldrb	r3, [r3, #0]
 8014a5c:	b25b      	sxtb	r3, r3
 8014a5e:	f003 030f 	and.w	r3, r3, #15
 8014a62:	b25a      	sxtb	r2, r3
 8014a64:	687b      	ldr	r3, [r7, #4]
 8014a66:	b25b      	sxtb	r3, r3
 8014a68:	011b      	lsls	r3, r3, #4
 8014a6a:	b25b      	sxtb	r3, r3
 8014a6c:	4313      	orrs	r3, r2
 8014a6e:	b25b      	sxtb	r3, r3
 8014a70:	b2db      	uxtb	r3, r3
 8014a72:	e001      	b.n	8014a78 <put_fat+0xa8>
 8014a74:	687b      	ldr	r3, [r7, #4]
 8014a76:	b2db      	uxtb	r3, r3
 8014a78:	697a      	ldr	r2, [r7, #20]
 8014a7a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8014a7c:	68fb      	ldr	r3, [r7, #12]
 8014a7e:	2201      	movs	r2, #1
 8014a80:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8014a82:	68fb      	ldr	r3, [r7, #12]
 8014a84:	6a1a      	ldr	r2, [r3, #32]
 8014a86:	69bb      	ldr	r3, [r7, #24]
 8014a88:	0a5b      	lsrs	r3, r3, #9
 8014a8a:	4413      	add	r3, r2
 8014a8c:	4619      	mov	r1, r3
 8014a8e:	68f8      	ldr	r0, [r7, #12]
 8014a90:	f7ff fe3c 	bl	801470c <move_window>
 8014a94:	4603      	mov	r3, r0
 8014a96:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014a98:	7ffb      	ldrb	r3, [r7, #31]
 8014a9a:	2b00      	cmp	r3, #0
 8014a9c:	d178      	bne.n	8014b90 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8014a9e:	68fb      	ldr	r3, [r7, #12]
 8014aa0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014aa4:	69bb      	ldr	r3, [r7, #24]
 8014aa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014aaa:	4413      	add	r3, r2
 8014aac:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8014aae:	68bb      	ldr	r3, [r7, #8]
 8014ab0:	f003 0301 	and.w	r3, r3, #1
 8014ab4:	2b00      	cmp	r3, #0
 8014ab6:	d003      	beq.n	8014ac0 <put_fat+0xf0>
 8014ab8:	687b      	ldr	r3, [r7, #4]
 8014aba:	091b      	lsrs	r3, r3, #4
 8014abc:	b2db      	uxtb	r3, r3
 8014abe:	e00e      	b.n	8014ade <put_fat+0x10e>
 8014ac0:	697b      	ldr	r3, [r7, #20]
 8014ac2:	781b      	ldrb	r3, [r3, #0]
 8014ac4:	b25b      	sxtb	r3, r3
 8014ac6:	f023 030f 	bic.w	r3, r3, #15
 8014aca:	b25a      	sxtb	r2, r3
 8014acc:	687b      	ldr	r3, [r7, #4]
 8014ace:	0a1b      	lsrs	r3, r3, #8
 8014ad0:	b25b      	sxtb	r3, r3
 8014ad2:	f003 030f 	and.w	r3, r3, #15
 8014ad6:	b25b      	sxtb	r3, r3
 8014ad8:	4313      	orrs	r3, r2
 8014ada:	b25b      	sxtb	r3, r3
 8014adc:	b2db      	uxtb	r3, r3
 8014ade:	697a      	ldr	r2, [r7, #20]
 8014ae0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8014ae2:	68fb      	ldr	r3, [r7, #12]
 8014ae4:	2201      	movs	r2, #1
 8014ae6:	70da      	strb	r2, [r3, #3]
			break;
 8014ae8:	e057      	b.n	8014b9a <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8014aea:	68fb      	ldr	r3, [r7, #12]
 8014aec:	6a1a      	ldr	r2, [r3, #32]
 8014aee:	68bb      	ldr	r3, [r7, #8]
 8014af0:	0a1b      	lsrs	r3, r3, #8
 8014af2:	4413      	add	r3, r2
 8014af4:	4619      	mov	r1, r3
 8014af6:	68f8      	ldr	r0, [r7, #12]
 8014af8:	f7ff fe08 	bl	801470c <move_window>
 8014afc:	4603      	mov	r3, r0
 8014afe:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014b00:	7ffb      	ldrb	r3, [r7, #31]
 8014b02:	2b00      	cmp	r3, #0
 8014b04:	d146      	bne.n	8014b94 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8014b06:	68fb      	ldr	r3, [r7, #12]
 8014b08:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014b0c:	68bb      	ldr	r3, [r7, #8]
 8014b0e:	005b      	lsls	r3, r3, #1
 8014b10:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8014b14:	4413      	add	r3, r2
 8014b16:	687a      	ldr	r2, [r7, #4]
 8014b18:	b292      	uxth	r2, r2
 8014b1a:	4611      	mov	r1, r2
 8014b1c:	4618      	mov	r0, r3
 8014b1e:	f7ff fb7f 	bl	8014220 <st_word>
			fs->wflag = 1;
 8014b22:	68fb      	ldr	r3, [r7, #12]
 8014b24:	2201      	movs	r2, #1
 8014b26:	70da      	strb	r2, [r3, #3]
			break;
 8014b28:	e037      	b.n	8014b9a <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8014b2a:	68fb      	ldr	r3, [r7, #12]
 8014b2c:	6a1a      	ldr	r2, [r3, #32]
 8014b2e:	68bb      	ldr	r3, [r7, #8]
 8014b30:	09db      	lsrs	r3, r3, #7
 8014b32:	4413      	add	r3, r2
 8014b34:	4619      	mov	r1, r3
 8014b36:	68f8      	ldr	r0, [r7, #12]
 8014b38:	f7ff fde8 	bl	801470c <move_window>
 8014b3c:	4603      	mov	r3, r0
 8014b3e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014b40:	7ffb      	ldrb	r3, [r7, #31]
 8014b42:	2b00      	cmp	r3, #0
 8014b44:	d128      	bne.n	8014b98 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8014b46:	687b      	ldr	r3, [r7, #4]
 8014b48:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8014b4c:	68fb      	ldr	r3, [r7, #12]
 8014b4e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014b52:	68bb      	ldr	r3, [r7, #8]
 8014b54:	009b      	lsls	r3, r3, #2
 8014b56:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8014b5a:	4413      	add	r3, r2
 8014b5c:	4618      	mov	r0, r3
 8014b5e:	f7ff fb3c 	bl	80141da <ld_dword>
 8014b62:	4603      	mov	r3, r0
 8014b64:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8014b68:	4323      	orrs	r3, r4
 8014b6a:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8014b6c:	68fb      	ldr	r3, [r7, #12]
 8014b6e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014b72:	68bb      	ldr	r3, [r7, #8]
 8014b74:	009b      	lsls	r3, r3, #2
 8014b76:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8014b7a:	4413      	add	r3, r2
 8014b7c:	6879      	ldr	r1, [r7, #4]
 8014b7e:	4618      	mov	r0, r3
 8014b80:	f7ff fb69 	bl	8014256 <st_dword>
			fs->wflag = 1;
 8014b84:	68fb      	ldr	r3, [r7, #12]
 8014b86:	2201      	movs	r2, #1
 8014b88:	70da      	strb	r2, [r3, #3]
			break;
 8014b8a:	e006      	b.n	8014b9a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014b8c:	bf00      	nop
 8014b8e:	e004      	b.n	8014b9a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014b90:	bf00      	nop
 8014b92:	e002      	b.n	8014b9a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014b94:	bf00      	nop
 8014b96:	e000      	b.n	8014b9a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014b98:	bf00      	nop
		}
	}
	return res;
 8014b9a:	7ffb      	ldrb	r3, [r7, #31]
}
 8014b9c:	4618      	mov	r0, r3
 8014b9e:	3724      	adds	r7, #36	@ 0x24
 8014ba0:	46bd      	mov	sp, r7
 8014ba2:	bd90      	pop	{r4, r7, pc}

08014ba4 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8014ba4:	b580      	push	{r7, lr}
 8014ba6:	b088      	sub	sp, #32
 8014ba8:	af00      	add	r7, sp, #0
 8014baa:	60f8      	str	r0, [r7, #12]
 8014bac:	60b9      	str	r1, [r7, #8]
 8014bae:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8014bb0:	2300      	movs	r3, #0
 8014bb2:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8014bb4:	68fb      	ldr	r3, [r7, #12]
 8014bb6:	681b      	ldr	r3, [r3, #0]
 8014bb8:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8014bba:	68bb      	ldr	r3, [r7, #8]
 8014bbc:	2b01      	cmp	r3, #1
 8014bbe:	d904      	bls.n	8014bca <remove_chain+0x26>
 8014bc0:	69bb      	ldr	r3, [r7, #24]
 8014bc2:	695b      	ldr	r3, [r3, #20]
 8014bc4:	68ba      	ldr	r2, [r7, #8]
 8014bc6:	429a      	cmp	r2, r3
 8014bc8:	d301      	bcc.n	8014bce <remove_chain+0x2a>
 8014bca:	2302      	movs	r3, #2
 8014bcc:	e04b      	b.n	8014c66 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8014bce:	687b      	ldr	r3, [r7, #4]
 8014bd0:	2b00      	cmp	r3, #0
 8014bd2:	d00c      	beq.n	8014bee <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8014bd4:	f04f 32ff 	mov.w	r2, #4294967295
 8014bd8:	6879      	ldr	r1, [r7, #4]
 8014bda:	69b8      	ldr	r0, [r7, #24]
 8014bdc:	f7ff fef8 	bl	80149d0 <put_fat>
 8014be0:	4603      	mov	r3, r0
 8014be2:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8014be4:	7ffb      	ldrb	r3, [r7, #31]
 8014be6:	2b00      	cmp	r3, #0
 8014be8:	d001      	beq.n	8014bee <remove_chain+0x4a>
 8014bea:	7ffb      	ldrb	r3, [r7, #31]
 8014bec:	e03b      	b.n	8014c66 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8014bee:	68b9      	ldr	r1, [r7, #8]
 8014bf0:	68f8      	ldr	r0, [r7, #12]
 8014bf2:	f7ff fe46 	bl	8014882 <get_fat>
 8014bf6:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8014bf8:	697b      	ldr	r3, [r7, #20]
 8014bfa:	2b00      	cmp	r3, #0
 8014bfc:	d031      	beq.n	8014c62 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8014bfe:	697b      	ldr	r3, [r7, #20]
 8014c00:	2b01      	cmp	r3, #1
 8014c02:	d101      	bne.n	8014c08 <remove_chain+0x64>
 8014c04:	2302      	movs	r3, #2
 8014c06:	e02e      	b.n	8014c66 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8014c08:	697b      	ldr	r3, [r7, #20]
 8014c0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014c0e:	d101      	bne.n	8014c14 <remove_chain+0x70>
 8014c10:	2301      	movs	r3, #1
 8014c12:	e028      	b.n	8014c66 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8014c14:	2200      	movs	r2, #0
 8014c16:	68b9      	ldr	r1, [r7, #8]
 8014c18:	69b8      	ldr	r0, [r7, #24]
 8014c1a:	f7ff fed9 	bl	80149d0 <put_fat>
 8014c1e:	4603      	mov	r3, r0
 8014c20:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8014c22:	7ffb      	ldrb	r3, [r7, #31]
 8014c24:	2b00      	cmp	r3, #0
 8014c26:	d001      	beq.n	8014c2c <remove_chain+0x88>
 8014c28:	7ffb      	ldrb	r3, [r7, #31]
 8014c2a:	e01c      	b.n	8014c66 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8014c2c:	69bb      	ldr	r3, [r7, #24]
 8014c2e:	691a      	ldr	r2, [r3, #16]
 8014c30:	69bb      	ldr	r3, [r7, #24]
 8014c32:	695b      	ldr	r3, [r3, #20]
 8014c34:	3b02      	subs	r3, #2
 8014c36:	429a      	cmp	r2, r3
 8014c38:	d20b      	bcs.n	8014c52 <remove_chain+0xae>
			fs->free_clst++;
 8014c3a:	69bb      	ldr	r3, [r7, #24]
 8014c3c:	691b      	ldr	r3, [r3, #16]
 8014c3e:	1c5a      	adds	r2, r3, #1
 8014c40:	69bb      	ldr	r3, [r7, #24]
 8014c42:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8014c44:	69bb      	ldr	r3, [r7, #24]
 8014c46:	791b      	ldrb	r3, [r3, #4]
 8014c48:	f043 0301 	orr.w	r3, r3, #1
 8014c4c:	b2da      	uxtb	r2, r3
 8014c4e:	69bb      	ldr	r3, [r7, #24]
 8014c50:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8014c52:	697b      	ldr	r3, [r7, #20]
 8014c54:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8014c56:	69bb      	ldr	r3, [r7, #24]
 8014c58:	695b      	ldr	r3, [r3, #20]
 8014c5a:	68ba      	ldr	r2, [r7, #8]
 8014c5c:	429a      	cmp	r2, r3
 8014c5e:	d3c6      	bcc.n	8014bee <remove_chain+0x4a>
 8014c60:	e000      	b.n	8014c64 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8014c62:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8014c64:	2300      	movs	r3, #0
}
 8014c66:	4618      	mov	r0, r3
 8014c68:	3720      	adds	r7, #32
 8014c6a:	46bd      	mov	sp, r7
 8014c6c:	bd80      	pop	{r7, pc}

08014c6e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8014c6e:	b580      	push	{r7, lr}
 8014c70:	b088      	sub	sp, #32
 8014c72:	af00      	add	r7, sp, #0
 8014c74:	6078      	str	r0, [r7, #4]
 8014c76:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8014c78:	687b      	ldr	r3, [r7, #4]
 8014c7a:	681b      	ldr	r3, [r3, #0]
 8014c7c:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8014c7e:	683b      	ldr	r3, [r7, #0]
 8014c80:	2b00      	cmp	r3, #0
 8014c82:	d10d      	bne.n	8014ca0 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8014c84:	693b      	ldr	r3, [r7, #16]
 8014c86:	68db      	ldr	r3, [r3, #12]
 8014c88:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8014c8a:	69bb      	ldr	r3, [r7, #24]
 8014c8c:	2b00      	cmp	r3, #0
 8014c8e:	d004      	beq.n	8014c9a <create_chain+0x2c>
 8014c90:	693b      	ldr	r3, [r7, #16]
 8014c92:	695b      	ldr	r3, [r3, #20]
 8014c94:	69ba      	ldr	r2, [r7, #24]
 8014c96:	429a      	cmp	r2, r3
 8014c98:	d31b      	bcc.n	8014cd2 <create_chain+0x64>
 8014c9a:	2301      	movs	r3, #1
 8014c9c:	61bb      	str	r3, [r7, #24]
 8014c9e:	e018      	b.n	8014cd2 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8014ca0:	6839      	ldr	r1, [r7, #0]
 8014ca2:	6878      	ldr	r0, [r7, #4]
 8014ca4:	f7ff fded 	bl	8014882 <get_fat>
 8014ca8:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8014caa:	68fb      	ldr	r3, [r7, #12]
 8014cac:	2b01      	cmp	r3, #1
 8014cae:	d801      	bhi.n	8014cb4 <create_chain+0x46>
 8014cb0:	2301      	movs	r3, #1
 8014cb2:	e070      	b.n	8014d96 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8014cb4:	68fb      	ldr	r3, [r7, #12]
 8014cb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014cba:	d101      	bne.n	8014cc0 <create_chain+0x52>
 8014cbc:	68fb      	ldr	r3, [r7, #12]
 8014cbe:	e06a      	b.n	8014d96 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8014cc0:	693b      	ldr	r3, [r7, #16]
 8014cc2:	695b      	ldr	r3, [r3, #20]
 8014cc4:	68fa      	ldr	r2, [r7, #12]
 8014cc6:	429a      	cmp	r2, r3
 8014cc8:	d201      	bcs.n	8014cce <create_chain+0x60>
 8014cca:	68fb      	ldr	r3, [r7, #12]
 8014ccc:	e063      	b.n	8014d96 <create_chain+0x128>
		scl = clst;
 8014cce:	683b      	ldr	r3, [r7, #0]
 8014cd0:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8014cd2:	69bb      	ldr	r3, [r7, #24]
 8014cd4:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8014cd6:	69fb      	ldr	r3, [r7, #28]
 8014cd8:	3301      	adds	r3, #1
 8014cda:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8014cdc:	693b      	ldr	r3, [r7, #16]
 8014cde:	695b      	ldr	r3, [r3, #20]
 8014ce0:	69fa      	ldr	r2, [r7, #28]
 8014ce2:	429a      	cmp	r2, r3
 8014ce4:	d307      	bcc.n	8014cf6 <create_chain+0x88>
				ncl = 2;
 8014ce6:	2302      	movs	r3, #2
 8014ce8:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8014cea:	69fa      	ldr	r2, [r7, #28]
 8014cec:	69bb      	ldr	r3, [r7, #24]
 8014cee:	429a      	cmp	r2, r3
 8014cf0:	d901      	bls.n	8014cf6 <create_chain+0x88>
 8014cf2:	2300      	movs	r3, #0
 8014cf4:	e04f      	b.n	8014d96 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8014cf6:	69f9      	ldr	r1, [r7, #28]
 8014cf8:	6878      	ldr	r0, [r7, #4]
 8014cfa:	f7ff fdc2 	bl	8014882 <get_fat>
 8014cfe:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8014d00:	68fb      	ldr	r3, [r7, #12]
 8014d02:	2b00      	cmp	r3, #0
 8014d04:	d00e      	beq.n	8014d24 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8014d06:	68fb      	ldr	r3, [r7, #12]
 8014d08:	2b01      	cmp	r3, #1
 8014d0a:	d003      	beq.n	8014d14 <create_chain+0xa6>
 8014d0c:	68fb      	ldr	r3, [r7, #12]
 8014d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014d12:	d101      	bne.n	8014d18 <create_chain+0xaa>
 8014d14:	68fb      	ldr	r3, [r7, #12]
 8014d16:	e03e      	b.n	8014d96 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8014d18:	69fa      	ldr	r2, [r7, #28]
 8014d1a:	69bb      	ldr	r3, [r7, #24]
 8014d1c:	429a      	cmp	r2, r3
 8014d1e:	d1da      	bne.n	8014cd6 <create_chain+0x68>
 8014d20:	2300      	movs	r3, #0
 8014d22:	e038      	b.n	8014d96 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8014d24:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8014d26:	f04f 32ff 	mov.w	r2, #4294967295
 8014d2a:	69f9      	ldr	r1, [r7, #28]
 8014d2c:	6938      	ldr	r0, [r7, #16]
 8014d2e:	f7ff fe4f 	bl	80149d0 <put_fat>
 8014d32:	4603      	mov	r3, r0
 8014d34:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8014d36:	7dfb      	ldrb	r3, [r7, #23]
 8014d38:	2b00      	cmp	r3, #0
 8014d3a:	d109      	bne.n	8014d50 <create_chain+0xe2>
 8014d3c:	683b      	ldr	r3, [r7, #0]
 8014d3e:	2b00      	cmp	r3, #0
 8014d40:	d006      	beq.n	8014d50 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8014d42:	69fa      	ldr	r2, [r7, #28]
 8014d44:	6839      	ldr	r1, [r7, #0]
 8014d46:	6938      	ldr	r0, [r7, #16]
 8014d48:	f7ff fe42 	bl	80149d0 <put_fat>
 8014d4c:	4603      	mov	r3, r0
 8014d4e:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8014d50:	7dfb      	ldrb	r3, [r7, #23]
 8014d52:	2b00      	cmp	r3, #0
 8014d54:	d116      	bne.n	8014d84 <create_chain+0x116>
		fs->last_clst = ncl;
 8014d56:	693b      	ldr	r3, [r7, #16]
 8014d58:	69fa      	ldr	r2, [r7, #28]
 8014d5a:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8014d5c:	693b      	ldr	r3, [r7, #16]
 8014d5e:	691a      	ldr	r2, [r3, #16]
 8014d60:	693b      	ldr	r3, [r7, #16]
 8014d62:	695b      	ldr	r3, [r3, #20]
 8014d64:	3b02      	subs	r3, #2
 8014d66:	429a      	cmp	r2, r3
 8014d68:	d804      	bhi.n	8014d74 <create_chain+0x106>
 8014d6a:	693b      	ldr	r3, [r7, #16]
 8014d6c:	691b      	ldr	r3, [r3, #16]
 8014d6e:	1e5a      	subs	r2, r3, #1
 8014d70:	693b      	ldr	r3, [r7, #16]
 8014d72:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8014d74:	693b      	ldr	r3, [r7, #16]
 8014d76:	791b      	ldrb	r3, [r3, #4]
 8014d78:	f043 0301 	orr.w	r3, r3, #1
 8014d7c:	b2da      	uxtb	r2, r3
 8014d7e:	693b      	ldr	r3, [r7, #16]
 8014d80:	711a      	strb	r2, [r3, #4]
 8014d82:	e007      	b.n	8014d94 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8014d84:	7dfb      	ldrb	r3, [r7, #23]
 8014d86:	2b01      	cmp	r3, #1
 8014d88:	d102      	bne.n	8014d90 <create_chain+0x122>
 8014d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8014d8e:	e000      	b.n	8014d92 <create_chain+0x124>
 8014d90:	2301      	movs	r3, #1
 8014d92:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8014d94:	69fb      	ldr	r3, [r7, #28]
}
 8014d96:	4618      	mov	r0, r3
 8014d98:	3720      	adds	r7, #32
 8014d9a:	46bd      	mov	sp, r7
 8014d9c:	bd80      	pop	{r7, pc}

08014d9e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8014d9e:	b480      	push	{r7}
 8014da0:	b087      	sub	sp, #28
 8014da2:	af00      	add	r7, sp, #0
 8014da4:	6078      	str	r0, [r7, #4]
 8014da6:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8014da8:	687b      	ldr	r3, [r7, #4]
 8014daa:	681b      	ldr	r3, [r3, #0]
 8014dac:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8014dae:	687b      	ldr	r3, [r7, #4]
 8014db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014db2:	3304      	adds	r3, #4
 8014db4:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8014db6:	683b      	ldr	r3, [r7, #0]
 8014db8:	0a5b      	lsrs	r3, r3, #9
 8014dba:	68fa      	ldr	r2, [r7, #12]
 8014dbc:	8952      	ldrh	r2, [r2, #10]
 8014dbe:	fbb3 f3f2 	udiv	r3, r3, r2
 8014dc2:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8014dc4:	693b      	ldr	r3, [r7, #16]
 8014dc6:	1d1a      	adds	r2, r3, #4
 8014dc8:	613a      	str	r2, [r7, #16]
 8014dca:	681b      	ldr	r3, [r3, #0]
 8014dcc:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8014dce:	68bb      	ldr	r3, [r7, #8]
 8014dd0:	2b00      	cmp	r3, #0
 8014dd2:	d101      	bne.n	8014dd8 <clmt_clust+0x3a>
 8014dd4:	2300      	movs	r3, #0
 8014dd6:	e010      	b.n	8014dfa <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8014dd8:	697a      	ldr	r2, [r7, #20]
 8014dda:	68bb      	ldr	r3, [r7, #8]
 8014ddc:	429a      	cmp	r2, r3
 8014dde:	d307      	bcc.n	8014df0 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8014de0:	697a      	ldr	r2, [r7, #20]
 8014de2:	68bb      	ldr	r3, [r7, #8]
 8014de4:	1ad3      	subs	r3, r2, r3
 8014de6:	617b      	str	r3, [r7, #20]
 8014de8:	693b      	ldr	r3, [r7, #16]
 8014dea:	3304      	adds	r3, #4
 8014dec:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8014dee:	e7e9      	b.n	8014dc4 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8014df0:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8014df2:	693b      	ldr	r3, [r7, #16]
 8014df4:	681a      	ldr	r2, [r3, #0]
 8014df6:	697b      	ldr	r3, [r7, #20]
 8014df8:	4413      	add	r3, r2
}
 8014dfa:	4618      	mov	r0, r3
 8014dfc:	371c      	adds	r7, #28
 8014dfe:	46bd      	mov	sp, r7
 8014e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e04:	4770      	bx	lr

08014e06 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8014e06:	b580      	push	{r7, lr}
 8014e08:	b086      	sub	sp, #24
 8014e0a:	af00      	add	r7, sp, #0
 8014e0c:	6078      	str	r0, [r7, #4]
 8014e0e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8014e10:	687b      	ldr	r3, [r7, #4]
 8014e12:	681b      	ldr	r3, [r3, #0]
 8014e14:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8014e16:	683b      	ldr	r3, [r7, #0]
 8014e18:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8014e1c:	d204      	bcs.n	8014e28 <dir_sdi+0x22>
 8014e1e:	683b      	ldr	r3, [r7, #0]
 8014e20:	f003 031f 	and.w	r3, r3, #31
 8014e24:	2b00      	cmp	r3, #0
 8014e26:	d001      	beq.n	8014e2c <dir_sdi+0x26>
		return FR_INT_ERR;
 8014e28:	2302      	movs	r3, #2
 8014e2a:	e063      	b.n	8014ef4 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8014e2c:	687b      	ldr	r3, [r7, #4]
 8014e2e:	683a      	ldr	r2, [r7, #0]
 8014e30:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8014e32:	687b      	ldr	r3, [r7, #4]
 8014e34:	689b      	ldr	r3, [r3, #8]
 8014e36:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8014e38:	697b      	ldr	r3, [r7, #20]
 8014e3a:	2b00      	cmp	r3, #0
 8014e3c:	d106      	bne.n	8014e4c <dir_sdi+0x46>
 8014e3e:	693b      	ldr	r3, [r7, #16]
 8014e40:	781b      	ldrb	r3, [r3, #0]
 8014e42:	2b02      	cmp	r3, #2
 8014e44:	d902      	bls.n	8014e4c <dir_sdi+0x46>
		clst = fs->dirbase;
 8014e46:	693b      	ldr	r3, [r7, #16]
 8014e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014e4a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8014e4c:	697b      	ldr	r3, [r7, #20]
 8014e4e:	2b00      	cmp	r3, #0
 8014e50:	d10c      	bne.n	8014e6c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8014e52:	683b      	ldr	r3, [r7, #0]
 8014e54:	095b      	lsrs	r3, r3, #5
 8014e56:	693a      	ldr	r2, [r7, #16]
 8014e58:	8912      	ldrh	r2, [r2, #8]
 8014e5a:	4293      	cmp	r3, r2
 8014e5c:	d301      	bcc.n	8014e62 <dir_sdi+0x5c>
 8014e5e:	2302      	movs	r3, #2
 8014e60:	e048      	b.n	8014ef4 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8014e62:	693b      	ldr	r3, [r7, #16]
 8014e64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014e66:	687b      	ldr	r3, [r7, #4]
 8014e68:	61da      	str	r2, [r3, #28]
 8014e6a:	e029      	b.n	8014ec0 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8014e6c:	693b      	ldr	r3, [r7, #16]
 8014e6e:	895b      	ldrh	r3, [r3, #10]
 8014e70:	025b      	lsls	r3, r3, #9
 8014e72:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8014e74:	e019      	b.n	8014eaa <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8014e76:	687b      	ldr	r3, [r7, #4]
 8014e78:	6979      	ldr	r1, [r7, #20]
 8014e7a:	4618      	mov	r0, r3
 8014e7c:	f7ff fd01 	bl	8014882 <get_fat>
 8014e80:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8014e82:	697b      	ldr	r3, [r7, #20]
 8014e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014e88:	d101      	bne.n	8014e8e <dir_sdi+0x88>
 8014e8a:	2301      	movs	r3, #1
 8014e8c:	e032      	b.n	8014ef4 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8014e8e:	697b      	ldr	r3, [r7, #20]
 8014e90:	2b01      	cmp	r3, #1
 8014e92:	d904      	bls.n	8014e9e <dir_sdi+0x98>
 8014e94:	693b      	ldr	r3, [r7, #16]
 8014e96:	695b      	ldr	r3, [r3, #20]
 8014e98:	697a      	ldr	r2, [r7, #20]
 8014e9a:	429a      	cmp	r2, r3
 8014e9c:	d301      	bcc.n	8014ea2 <dir_sdi+0x9c>
 8014e9e:	2302      	movs	r3, #2
 8014ea0:	e028      	b.n	8014ef4 <dir_sdi+0xee>
			ofs -= csz;
 8014ea2:	683a      	ldr	r2, [r7, #0]
 8014ea4:	68fb      	ldr	r3, [r7, #12]
 8014ea6:	1ad3      	subs	r3, r2, r3
 8014ea8:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8014eaa:	683a      	ldr	r2, [r7, #0]
 8014eac:	68fb      	ldr	r3, [r7, #12]
 8014eae:	429a      	cmp	r2, r3
 8014eb0:	d2e1      	bcs.n	8014e76 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8014eb2:	6979      	ldr	r1, [r7, #20]
 8014eb4:	6938      	ldr	r0, [r7, #16]
 8014eb6:	f7ff fcc5 	bl	8014844 <clust2sect>
 8014eba:	4602      	mov	r2, r0
 8014ebc:	687b      	ldr	r3, [r7, #4]
 8014ebe:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8014ec0:	687b      	ldr	r3, [r7, #4]
 8014ec2:	697a      	ldr	r2, [r7, #20]
 8014ec4:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8014ec6:	687b      	ldr	r3, [r7, #4]
 8014ec8:	69db      	ldr	r3, [r3, #28]
 8014eca:	2b00      	cmp	r3, #0
 8014ecc:	d101      	bne.n	8014ed2 <dir_sdi+0xcc>
 8014ece:	2302      	movs	r3, #2
 8014ed0:	e010      	b.n	8014ef4 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8014ed2:	687b      	ldr	r3, [r7, #4]
 8014ed4:	69da      	ldr	r2, [r3, #28]
 8014ed6:	683b      	ldr	r3, [r7, #0]
 8014ed8:	0a5b      	lsrs	r3, r3, #9
 8014eda:	441a      	add	r2, r3
 8014edc:	687b      	ldr	r3, [r7, #4]
 8014ede:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8014ee0:	693b      	ldr	r3, [r7, #16]
 8014ee2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014ee6:	683b      	ldr	r3, [r7, #0]
 8014ee8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014eec:	441a      	add	r2, r3
 8014eee:	687b      	ldr	r3, [r7, #4]
 8014ef0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8014ef2:	2300      	movs	r3, #0
}
 8014ef4:	4618      	mov	r0, r3
 8014ef6:	3718      	adds	r7, #24
 8014ef8:	46bd      	mov	sp, r7
 8014efa:	bd80      	pop	{r7, pc}

08014efc <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8014efc:	b580      	push	{r7, lr}
 8014efe:	b086      	sub	sp, #24
 8014f00:	af00      	add	r7, sp, #0
 8014f02:	6078      	str	r0, [r7, #4]
 8014f04:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8014f06:	687b      	ldr	r3, [r7, #4]
 8014f08:	681b      	ldr	r3, [r3, #0]
 8014f0a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8014f0c:	687b      	ldr	r3, [r7, #4]
 8014f0e:	695b      	ldr	r3, [r3, #20]
 8014f10:	3320      	adds	r3, #32
 8014f12:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8014f14:	687b      	ldr	r3, [r7, #4]
 8014f16:	69db      	ldr	r3, [r3, #28]
 8014f18:	2b00      	cmp	r3, #0
 8014f1a:	d003      	beq.n	8014f24 <dir_next+0x28>
 8014f1c:	68bb      	ldr	r3, [r7, #8]
 8014f1e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8014f22:	d301      	bcc.n	8014f28 <dir_next+0x2c>
 8014f24:	2304      	movs	r3, #4
 8014f26:	e0aa      	b.n	801507e <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8014f28:	68bb      	ldr	r3, [r7, #8]
 8014f2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014f2e:	2b00      	cmp	r3, #0
 8014f30:	f040 8098 	bne.w	8015064 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8014f34:	687b      	ldr	r3, [r7, #4]
 8014f36:	69db      	ldr	r3, [r3, #28]
 8014f38:	1c5a      	adds	r2, r3, #1
 8014f3a:	687b      	ldr	r3, [r7, #4]
 8014f3c:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8014f3e:	687b      	ldr	r3, [r7, #4]
 8014f40:	699b      	ldr	r3, [r3, #24]
 8014f42:	2b00      	cmp	r3, #0
 8014f44:	d10b      	bne.n	8014f5e <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8014f46:	68bb      	ldr	r3, [r7, #8]
 8014f48:	095b      	lsrs	r3, r3, #5
 8014f4a:	68fa      	ldr	r2, [r7, #12]
 8014f4c:	8912      	ldrh	r2, [r2, #8]
 8014f4e:	4293      	cmp	r3, r2
 8014f50:	f0c0 8088 	bcc.w	8015064 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8014f54:	687b      	ldr	r3, [r7, #4]
 8014f56:	2200      	movs	r2, #0
 8014f58:	61da      	str	r2, [r3, #28]
 8014f5a:	2304      	movs	r3, #4
 8014f5c:	e08f      	b.n	801507e <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8014f5e:	68bb      	ldr	r3, [r7, #8]
 8014f60:	0a5b      	lsrs	r3, r3, #9
 8014f62:	68fa      	ldr	r2, [r7, #12]
 8014f64:	8952      	ldrh	r2, [r2, #10]
 8014f66:	3a01      	subs	r2, #1
 8014f68:	4013      	ands	r3, r2
 8014f6a:	2b00      	cmp	r3, #0
 8014f6c:	d17a      	bne.n	8015064 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8014f6e:	687a      	ldr	r2, [r7, #4]
 8014f70:	687b      	ldr	r3, [r7, #4]
 8014f72:	699b      	ldr	r3, [r3, #24]
 8014f74:	4619      	mov	r1, r3
 8014f76:	4610      	mov	r0, r2
 8014f78:	f7ff fc83 	bl	8014882 <get_fat>
 8014f7c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8014f7e:	697b      	ldr	r3, [r7, #20]
 8014f80:	2b01      	cmp	r3, #1
 8014f82:	d801      	bhi.n	8014f88 <dir_next+0x8c>
 8014f84:	2302      	movs	r3, #2
 8014f86:	e07a      	b.n	801507e <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8014f88:	697b      	ldr	r3, [r7, #20]
 8014f8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014f8e:	d101      	bne.n	8014f94 <dir_next+0x98>
 8014f90:	2301      	movs	r3, #1
 8014f92:	e074      	b.n	801507e <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8014f94:	68fb      	ldr	r3, [r7, #12]
 8014f96:	695b      	ldr	r3, [r3, #20]
 8014f98:	697a      	ldr	r2, [r7, #20]
 8014f9a:	429a      	cmp	r2, r3
 8014f9c:	d358      	bcc.n	8015050 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8014f9e:	683b      	ldr	r3, [r7, #0]
 8014fa0:	2b00      	cmp	r3, #0
 8014fa2:	d104      	bne.n	8014fae <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8014fa4:	687b      	ldr	r3, [r7, #4]
 8014fa6:	2200      	movs	r2, #0
 8014fa8:	61da      	str	r2, [r3, #28]
 8014faa:	2304      	movs	r3, #4
 8014fac:	e067      	b.n	801507e <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8014fae:	687a      	ldr	r2, [r7, #4]
 8014fb0:	687b      	ldr	r3, [r7, #4]
 8014fb2:	699b      	ldr	r3, [r3, #24]
 8014fb4:	4619      	mov	r1, r3
 8014fb6:	4610      	mov	r0, r2
 8014fb8:	f7ff fe59 	bl	8014c6e <create_chain>
 8014fbc:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8014fbe:	697b      	ldr	r3, [r7, #20]
 8014fc0:	2b00      	cmp	r3, #0
 8014fc2:	d101      	bne.n	8014fc8 <dir_next+0xcc>
 8014fc4:	2307      	movs	r3, #7
 8014fc6:	e05a      	b.n	801507e <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8014fc8:	697b      	ldr	r3, [r7, #20]
 8014fca:	2b01      	cmp	r3, #1
 8014fcc:	d101      	bne.n	8014fd2 <dir_next+0xd6>
 8014fce:	2302      	movs	r3, #2
 8014fd0:	e055      	b.n	801507e <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8014fd2:	697b      	ldr	r3, [r7, #20]
 8014fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014fd8:	d101      	bne.n	8014fde <dir_next+0xe2>
 8014fda:	2301      	movs	r3, #1
 8014fdc:	e04f      	b.n	801507e <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8014fde:	68f8      	ldr	r0, [r7, #12]
 8014fe0:	f7ff fb50 	bl	8014684 <sync_window>
 8014fe4:	4603      	mov	r3, r0
 8014fe6:	2b00      	cmp	r3, #0
 8014fe8:	d001      	beq.n	8014fee <dir_next+0xf2>
 8014fea:	2301      	movs	r3, #1
 8014fec:	e047      	b.n	801507e <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8014fee:	68fb      	ldr	r3, [r7, #12]
 8014ff0:	3330      	adds	r3, #48	@ 0x30
 8014ff2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8014ff6:	2100      	movs	r1, #0
 8014ff8:	4618      	mov	r0, r3
 8014ffa:	f7ff f979 	bl	80142f0 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8014ffe:	2300      	movs	r3, #0
 8015000:	613b      	str	r3, [r7, #16]
 8015002:	6979      	ldr	r1, [r7, #20]
 8015004:	68f8      	ldr	r0, [r7, #12]
 8015006:	f7ff fc1d 	bl	8014844 <clust2sect>
 801500a:	4602      	mov	r2, r0
 801500c:	68fb      	ldr	r3, [r7, #12]
 801500e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8015010:	e012      	b.n	8015038 <dir_next+0x13c>
						fs->wflag = 1;
 8015012:	68fb      	ldr	r3, [r7, #12]
 8015014:	2201      	movs	r2, #1
 8015016:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8015018:	68f8      	ldr	r0, [r7, #12]
 801501a:	f7ff fb33 	bl	8014684 <sync_window>
 801501e:	4603      	mov	r3, r0
 8015020:	2b00      	cmp	r3, #0
 8015022:	d001      	beq.n	8015028 <dir_next+0x12c>
 8015024:	2301      	movs	r3, #1
 8015026:	e02a      	b.n	801507e <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8015028:	693b      	ldr	r3, [r7, #16]
 801502a:	3301      	adds	r3, #1
 801502c:	613b      	str	r3, [r7, #16]
 801502e:	68fb      	ldr	r3, [r7, #12]
 8015030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015032:	1c5a      	adds	r2, r3, #1
 8015034:	68fb      	ldr	r3, [r7, #12]
 8015036:	62da      	str	r2, [r3, #44]	@ 0x2c
 8015038:	68fb      	ldr	r3, [r7, #12]
 801503a:	895b      	ldrh	r3, [r3, #10]
 801503c:	461a      	mov	r2, r3
 801503e:	693b      	ldr	r3, [r7, #16]
 8015040:	4293      	cmp	r3, r2
 8015042:	d3e6      	bcc.n	8015012 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8015044:	68fb      	ldr	r3, [r7, #12]
 8015046:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015048:	693b      	ldr	r3, [r7, #16]
 801504a:	1ad2      	subs	r2, r2, r3
 801504c:	68fb      	ldr	r3, [r7, #12]
 801504e:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8015050:	687b      	ldr	r3, [r7, #4]
 8015052:	697a      	ldr	r2, [r7, #20]
 8015054:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8015056:	6979      	ldr	r1, [r7, #20]
 8015058:	68f8      	ldr	r0, [r7, #12]
 801505a:	f7ff fbf3 	bl	8014844 <clust2sect>
 801505e:	4602      	mov	r2, r0
 8015060:	687b      	ldr	r3, [r7, #4]
 8015062:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8015064:	687b      	ldr	r3, [r7, #4]
 8015066:	68ba      	ldr	r2, [r7, #8]
 8015068:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 801506a:	68fb      	ldr	r3, [r7, #12]
 801506c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8015070:	68bb      	ldr	r3, [r7, #8]
 8015072:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015076:	441a      	add	r2, r3
 8015078:	687b      	ldr	r3, [r7, #4]
 801507a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801507c:	2300      	movs	r3, #0
}
 801507e:	4618      	mov	r0, r3
 8015080:	3718      	adds	r7, #24
 8015082:	46bd      	mov	sp, r7
 8015084:	bd80      	pop	{r7, pc}

08015086 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8015086:	b580      	push	{r7, lr}
 8015088:	b086      	sub	sp, #24
 801508a:	af00      	add	r7, sp, #0
 801508c:	6078      	str	r0, [r7, #4]
 801508e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8015090:	687b      	ldr	r3, [r7, #4]
 8015092:	681b      	ldr	r3, [r3, #0]
 8015094:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8015096:	2100      	movs	r1, #0
 8015098:	6878      	ldr	r0, [r7, #4]
 801509a:	f7ff feb4 	bl	8014e06 <dir_sdi>
 801509e:	4603      	mov	r3, r0
 80150a0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80150a2:	7dfb      	ldrb	r3, [r7, #23]
 80150a4:	2b00      	cmp	r3, #0
 80150a6:	d12b      	bne.n	8015100 <dir_alloc+0x7a>
		n = 0;
 80150a8:	2300      	movs	r3, #0
 80150aa:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80150ac:	687b      	ldr	r3, [r7, #4]
 80150ae:	69db      	ldr	r3, [r3, #28]
 80150b0:	4619      	mov	r1, r3
 80150b2:	68f8      	ldr	r0, [r7, #12]
 80150b4:	f7ff fb2a 	bl	801470c <move_window>
 80150b8:	4603      	mov	r3, r0
 80150ba:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80150bc:	7dfb      	ldrb	r3, [r7, #23]
 80150be:	2b00      	cmp	r3, #0
 80150c0:	d11d      	bne.n	80150fe <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80150c2:	687b      	ldr	r3, [r7, #4]
 80150c4:	6a1b      	ldr	r3, [r3, #32]
 80150c6:	781b      	ldrb	r3, [r3, #0]
 80150c8:	2be5      	cmp	r3, #229	@ 0xe5
 80150ca:	d004      	beq.n	80150d6 <dir_alloc+0x50>
 80150cc:	687b      	ldr	r3, [r7, #4]
 80150ce:	6a1b      	ldr	r3, [r3, #32]
 80150d0:	781b      	ldrb	r3, [r3, #0]
 80150d2:	2b00      	cmp	r3, #0
 80150d4:	d107      	bne.n	80150e6 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80150d6:	693b      	ldr	r3, [r7, #16]
 80150d8:	3301      	adds	r3, #1
 80150da:	613b      	str	r3, [r7, #16]
 80150dc:	693a      	ldr	r2, [r7, #16]
 80150de:	683b      	ldr	r3, [r7, #0]
 80150e0:	429a      	cmp	r2, r3
 80150e2:	d102      	bne.n	80150ea <dir_alloc+0x64>
 80150e4:	e00c      	b.n	8015100 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80150e6:	2300      	movs	r3, #0
 80150e8:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80150ea:	2101      	movs	r1, #1
 80150ec:	6878      	ldr	r0, [r7, #4]
 80150ee:	f7ff ff05 	bl	8014efc <dir_next>
 80150f2:	4603      	mov	r3, r0
 80150f4:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80150f6:	7dfb      	ldrb	r3, [r7, #23]
 80150f8:	2b00      	cmp	r3, #0
 80150fa:	d0d7      	beq.n	80150ac <dir_alloc+0x26>
 80150fc:	e000      	b.n	8015100 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80150fe:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8015100:	7dfb      	ldrb	r3, [r7, #23]
 8015102:	2b04      	cmp	r3, #4
 8015104:	d101      	bne.n	801510a <dir_alloc+0x84>
 8015106:	2307      	movs	r3, #7
 8015108:	75fb      	strb	r3, [r7, #23]
	return res;
 801510a:	7dfb      	ldrb	r3, [r7, #23]
}
 801510c:	4618      	mov	r0, r3
 801510e:	3718      	adds	r7, #24
 8015110:	46bd      	mov	sp, r7
 8015112:	bd80      	pop	{r7, pc}

08015114 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8015114:	b580      	push	{r7, lr}
 8015116:	b084      	sub	sp, #16
 8015118:	af00      	add	r7, sp, #0
 801511a:	6078      	str	r0, [r7, #4]
 801511c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 801511e:	683b      	ldr	r3, [r7, #0]
 8015120:	331a      	adds	r3, #26
 8015122:	4618      	mov	r0, r3
 8015124:	f7ff f840 	bl	80141a8 <ld_word>
 8015128:	4603      	mov	r3, r0
 801512a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 801512c:	687b      	ldr	r3, [r7, #4]
 801512e:	781b      	ldrb	r3, [r3, #0]
 8015130:	2b03      	cmp	r3, #3
 8015132:	d109      	bne.n	8015148 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8015134:	683b      	ldr	r3, [r7, #0]
 8015136:	3314      	adds	r3, #20
 8015138:	4618      	mov	r0, r3
 801513a:	f7ff f835 	bl	80141a8 <ld_word>
 801513e:	4603      	mov	r3, r0
 8015140:	041b      	lsls	r3, r3, #16
 8015142:	68fa      	ldr	r2, [r7, #12]
 8015144:	4313      	orrs	r3, r2
 8015146:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8015148:	68fb      	ldr	r3, [r7, #12]
}
 801514a:	4618      	mov	r0, r3
 801514c:	3710      	adds	r7, #16
 801514e:	46bd      	mov	sp, r7
 8015150:	bd80      	pop	{r7, pc}

08015152 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8015152:	b580      	push	{r7, lr}
 8015154:	b084      	sub	sp, #16
 8015156:	af00      	add	r7, sp, #0
 8015158:	60f8      	str	r0, [r7, #12]
 801515a:	60b9      	str	r1, [r7, #8]
 801515c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 801515e:	68bb      	ldr	r3, [r7, #8]
 8015160:	331a      	adds	r3, #26
 8015162:	687a      	ldr	r2, [r7, #4]
 8015164:	b292      	uxth	r2, r2
 8015166:	4611      	mov	r1, r2
 8015168:	4618      	mov	r0, r3
 801516a:	f7ff f859 	bl	8014220 <st_word>
	if (fs->fs_type == FS_FAT32) {
 801516e:	68fb      	ldr	r3, [r7, #12]
 8015170:	781b      	ldrb	r3, [r3, #0]
 8015172:	2b03      	cmp	r3, #3
 8015174:	d109      	bne.n	801518a <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8015176:	68bb      	ldr	r3, [r7, #8]
 8015178:	f103 0214 	add.w	r2, r3, #20
 801517c:	687b      	ldr	r3, [r7, #4]
 801517e:	0c1b      	lsrs	r3, r3, #16
 8015180:	b29b      	uxth	r3, r3
 8015182:	4619      	mov	r1, r3
 8015184:	4610      	mov	r0, r2
 8015186:	f7ff f84b 	bl	8014220 <st_word>
	}
}
 801518a:	bf00      	nop
 801518c:	3710      	adds	r7, #16
 801518e:	46bd      	mov	sp, r7
 8015190:	bd80      	pop	{r7, pc}

08015192 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8015192:	b580      	push	{r7, lr}
 8015194:	b086      	sub	sp, #24
 8015196:	af00      	add	r7, sp, #0
 8015198:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801519a:	687b      	ldr	r3, [r7, #4]
 801519c:	681b      	ldr	r3, [r3, #0]
 801519e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80151a0:	2100      	movs	r1, #0
 80151a2:	6878      	ldr	r0, [r7, #4]
 80151a4:	f7ff fe2f 	bl	8014e06 <dir_sdi>
 80151a8:	4603      	mov	r3, r0
 80151aa:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80151ac:	7dfb      	ldrb	r3, [r7, #23]
 80151ae:	2b00      	cmp	r3, #0
 80151b0:	d001      	beq.n	80151b6 <dir_find+0x24>
 80151b2:	7dfb      	ldrb	r3, [r7, #23]
 80151b4:	e03e      	b.n	8015234 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80151b6:	687b      	ldr	r3, [r7, #4]
 80151b8:	69db      	ldr	r3, [r3, #28]
 80151ba:	4619      	mov	r1, r3
 80151bc:	6938      	ldr	r0, [r7, #16]
 80151be:	f7ff faa5 	bl	801470c <move_window>
 80151c2:	4603      	mov	r3, r0
 80151c4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80151c6:	7dfb      	ldrb	r3, [r7, #23]
 80151c8:	2b00      	cmp	r3, #0
 80151ca:	d12f      	bne.n	801522c <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80151cc:	687b      	ldr	r3, [r7, #4]
 80151ce:	6a1b      	ldr	r3, [r3, #32]
 80151d0:	781b      	ldrb	r3, [r3, #0]
 80151d2:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80151d4:	7bfb      	ldrb	r3, [r7, #15]
 80151d6:	2b00      	cmp	r3, #0
 80151d8:	d102      	bne.n	80151e0 <dir_find+0x4e>
 80151da:	2304      	movs	r3, #4
 80151dc:	75fb      	strb	r3, [r7, #23]
 80151de:	e028      	b.n	8015232 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80151e0:	687b      	ldr	r3, [r7, #4]
 80151e2:	6a1b      	ldr	r3, [r3, #32]
 80151e4:	330b      	adds	r3, #11
 80151e6:	781b      	ldrb	r3, [r3, #0]
 80151e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80151ec:	b2da      	uxtb	r2, r3
 80151ee:	687b      	ldr	r3, [r7, #4]
 80151f0:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80151f2:	687b      	ldr	r3, [r7, #4]
 80151f4:	6a1b      	ldr	r3, [r3, #32]
 80151f6:	330b      	adds	r3, #11
 80151f8:	781b      	ldrb	r3, [r3, #0]
 80151fa:	f003 0308 	and.w	r3, r3, #8
 80151fe:	2b00      	cmp	r3, #0
 8015200:	d10a      	bne.n	8015218 <dir_find+0x86>
 8015202:	687b      	ldr	r3, [r7, #4]
 8015204:	6a18      	ldr	r0, [r3, #32]
 8015206:	687b      	ldr	r3, [r7, #4]
 8015208:	3324      	adds	r3, #36	@ 0x24
 801520a:	220b      	movs	r2, #11
 801520c:	4619      	mov	r1, r3
 801520e:	f7ff f88a 	bl	8014326 <mem_cmp>
 8015212:	4603      	mov	r3, r0
 8015214:	2b00      	cmp	r3, #0
 8015216:	d00b      	beq.n	8015230 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8015218:	2100      	movs	r1, #0
 801521a:	6878      	ldr	r0, [r7, #4]
 801521c:	f7ff fe6e 	bl	8014efc <dir_next>
 8015220:	4603      	mov	r3, r0
 8015222:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8015224:	7dfb      	ldrb	r3, [r7, #23]
 8015226:	2b00      	cmp	r3, #0
 8015228:	d0c5      	beq.n	80151b6 <dir_find+0x24>
 801522a:	e002      	b.n	8015232 <dir_find+0xa0>
		if (res != FR_OK) break;
 801522c:	bf00      	nop
 801522e:	e000      	b.n	8015232 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8015230:	bf00      	nop

	return res;
 8015232:	7dfb      	ldrb	r3, [r7, #23]
}
 8015234:	4618      	mov	r0, r3
 8015236:	3718      	adds	r7, #24
 8015238:	46bd      	mov	sp, r7
 801523a:	bd80      	pop	{r7, pc}

0801523c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 801523c:	b580      	push	{r7, lr}
 801523e:	b084      	sub	sp, #16
 8015240:	af00      	add	r7, sp, #0
 8015242:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8015244:	687b      	ldr	r3, [r7, #4]
 8015246:	681b      	ldr	r3, [r3, #0]
 8015248:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 801524a:	2101      	movs	r1, #1
 801524c:	6878      	ldr	r0, [r7, #4]
 801524e:	f7ff ff1a 	bl	8015086 <dir_alloc>
 8015252:	4603      	mov	r3, r0
 8015254:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8015256:	7bfb      	ldrb	r3, [r7, #15]
 8015258:	2b00      	cmp	r3, #0
 801525a:	d11c      	bne.n	8015296 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 801525c:	687b      	ldr	r3, [r7, #4]
 801525e:	69db      	ldr	r3, [r3, #28]
 8015260:	4619      	mov	r1, r3
 8015262:	68b8      	ldr	r0, [r7, #8]
 8015264:	f7ff fa52 	bl	801470c <move_window>
 8015268:	4603      	mov	r3, r0
 801526a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801526c:	7bfb      	ldrb	r3, [r7, #15]
 801526e:	2b00      	cmp	r3, #0
 8015270:	d111      	bne.n	8015296 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8015272:	687b      	ldr	r3, [r7, #4]
 8015274:	6a1b      	ldr	r3, [r3, #32]
 8015276:	2220      	movs	r2, #32
 8015278:	2100      	movs	r1, #0
 801527a:	4618      	mov	r0, r3
 801527c:	f7ff f838 	bl	80142f0 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8015280:	687b      	ldr	r3, [r7, #4]
 8015282:	6a18      	ldr	r0, [r3, #32]
 8015284:	687b      	ldr	r3, [r7, #4]
 8015286:	3324      	adds	r3, #36	@ 0x24
 8015288:	220b      	movs	r2, #11
 801528a:	4619      	mov	r1, r3
 801528c:	f7ff f80f 	bl	80142ae <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8015290:	68bb      	ldr	r3, [r7, #8]
 8015292:	2201      	movs	r2, #1
 8015294:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8015296:	7bfb      	ldrb	r3, [r7, #15]
}
 8015298:	4618      	mov	r0, r3
 801529a:	3710      	adds	r7, #16
 801529c:	46bd      	mov	sp, r7
 801529e:	bd80      	pop	{r7, pc}

080152a0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80152a0:	b580      	push	{r7, lr}
 80152a2:	b088      	sub	sp, #32
 80152a4:	af00      	add	r7, sp, #0
 80152a6:	6078      	str	r0, [r7, #4]
 80152a8:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80152aa:	683b      	ldr	r3, [r7, #0]
 80152ac:	681b      	ldr	r3, [r3, #0]
 80152ae:	60fb      	str	r3, [r7, #12]
 80152b0:	687b      	ldr	r3, [r7, #4]
 80152b2:	3324      	adds	r3, #36	@ 0x24
 80152b4:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80152b6:	220b      	movs	r2, #11
 80152b8:	2120      	movs	r1, #32
 80152ba:	68b8      	ldr	r0, [r7, #8]
 80152bc:	f7ff f818 	bl	80142f0 <mem_set>
	si = i = 0; ni = 8;
 80152c0:	2300      	movs	r3, #0
 80152c2:	613b      	str	r3, [r7, #16]
 80152c4:	693b      	ldr	r3, [r7, #16]
 80152c6:	61fb      	str	r3, [r7, #28]
 80152c8:	2308      	movs	r3, #8
 80152ca:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80152cc:	69fb      	ldr	r3, [r7, #28]
 80152ce:	1c5a      	adds	r2, r3, #1
 80152d0:	61fa      	str	r2, [r7, #28]
 80152d2:	68fa      	ldr	r2, [r7, #12]
 80152d4:	4413      	add	r3, r2
 80152d6:	781b      	ldrb	r3, [r3, #0]
 80152d8:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80152da:	7efb      	ldrb	r3, [r7, #27]
 80152dc:	2b20      	cmp	r3, #32
 80152de:	d94e      	bls.n	801537e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80152e0:	7efb      	ldrb	r3, [r7, #27]
 80152e2:	2b2f      	cmp	r3, #47	@ 0x2f
 80152e4:	d006      	beq.n	80152f4 <create_name+0x54>
 80152e6:	7efb      	ldrb	r3, [r7, #27]
 80152e8:	2b5c      	cmp	r3, #92	@ 0x5c
 80152ea:	d110      	bne.n	801530e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80152ec:	e002      	b.n	80152f4 <create_name+0x54>
 80152ee:	69fb      	ldr	r3, [r7, #28]
 80152f0:	3301      	adds	r3, #1
 80152f2:	61fb      	str	r3, [r7, #28]
 80152f4:	68fa      	ldr	r2, [r7, #12]
 80152f6:	69fb      	ldr	r3, [r7, #28]
 80152f8:	4413      	add	r3, r2
 80152fa:	781b      	ldrb	r3, [r3, #0]
 80152fc:	2b2f      	cmp	r3, #47	@ 0x2f
 80152fe:	d0f6      	beq.n	80152ee <create_name+0x4e>
 8015300:	68fa      	ldr	r2, [r7, #12]
 8015302:	69fb      	ldr	r3, [r7, #28]
 8015304:	4413      	add	r3, r2
 8015306:	781b      	ldrb	r3, [r3, #0]
 8015308:	2b5c      	cmp	r3, #92	@ 0x5c
 801530a:	d0f0      	beq.n	80152ee <create_name+0x4e>
			break;
 801530c:	e038      	b.n	8015380 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 801530e:	7efb      	ldrb	r3, [r7, #27]
 8015310:	2b2e      	cmp	r3, #46	@ 0x2e
 8015312:	d003      	beq.n	801531c <create_name+0x7c>
 8015314:	693a      	ldr	r2, [r7, #16]
 8015316:	697b      	ldr	r3, [r7, #20]
 8015318:	429a      	cmp	r2, r3
 801531a:	d30c      	bcc.n	8015336 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 801531c:	697b      	ldr	r3, [r7, #20]
 801531e:	2b0b      	cmp	r3, #11
 8015320:	d002      	beq.n	8015328 <create_name+0x88>
 8015322:	7efb      	ldrb	r3, [r7, #27]
 8015324:	2b2e      	cmp	r3, #46	@ 0x2e
 8015326:	d001      	beq.n	801532c <create_name+0x8c>
 8015328:	2306      	movs	r3, #6
 801532a:	e044      	b.n	80153b6 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 801532c:	2308      	movs	r3, #8
 801532e:	613b      	str	r3, [r7, #16]
 8015330:	230b      	movs	r3, #11
 8015332:	617b      	str	r3, [r7, #20]
			continue;
 8015334:	e022      	b.n	801537c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8015336:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801533a:	2b00      	cmp	r3, #0
 801533c:	da04      	bge.n	8015348 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 801533e:	7efb      	ldrb	r3, [r7, #27]
 8015340:	3b80      	subs	r3, #128	@ 0x80
 8015342:	4a1f      	ldr	r2, [pc, #124]	@ (80153c0 <create_name+0x120>)
 8015344:	5cd3      	ldrb	r3, [r2, r3]
 8015346:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8015348:	7efb      	ldrb	r3, [r7, #27]
 801534a:	4619      	mov	r1, r3
 801534c:	481d      	ldr	r0, [pc, #116]	@ (80153c4 <create_name+0x124>)
 801534e:	f7ff f811 	bl	8014374 <chk_chr>
 8015352:	4603      	mov	r3, r0
 8015354:	2b00      	cmp	r3, #0
 8015356:	d001      	beq.n	801535c <create_name+0xbc>
 8015358:	2306      	movs	r3, #6
 801535a:	e02c      	b.n	80153b6 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 801535c:	7efb      	ldrb	r3, [r7, #27]
 801535e:	2b60      	cmp	r3, #96	@ 0x60
 8015360:	d905      	bls.n	801536e <create_name+0xce>
 8015362:	7efb      	ldrb	r3, [r7, #27]
 8015364:	2b7a      	cmp	r3, #122	@ 0x7a
 8015366:	d802      	bhi.n	801536e <create_name+0xce>
 8015368:	7efb      	ldrb	r3, [r7, #27]
 801536a:	3b20      	subs	r3, #32
 801536c:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 801536e:	693b      	ldr	r3, [r7, #16]
 8015370:	1c5a      	adds	r2, r3, #1
 8015372:	613a      	str	r2, [r7, #16]
 8015374:	68ba      	ldr	r2, [r7, #8]
 8015376:	4413      	add	r3, r2
 8015378:	7efa      	ldrb	r2, [r7, #27]
 801537a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 801537c:	e7a6      	b.n	80152cc <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 801537e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8015380:	68fa      	ldr	r2, [r7, #12]
 8015382:	69fb      	ldr	r3, [r7, #28]
 8015384:	441a      	add	r2, r3
 8015386:	683b      	ldr	r3, [r7, #0]
 8015388:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 801538a:	693b      	ldr	r3, [r7, #16]
 801538c:	2b00      	cmp	r3, #0
 801538e:	d101      	bne.n	8015394 <create_name+0xf4>
 8015390:	2306      	movs	r3, #6
 8015392:	e010      	b.n	80153b6 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8015394:	68bb      	ldr	r3, [r7, #8]
 8015396:	781b      	ldrb	r3, [r3, #0]
 8015398:	2be5      	cmp	r3, #229	@ 0xe5
 801539a:	d102      	bne.n	80153a2 <create_name+0x102>
 801539c:	68bb      	ldr	r3, [r7, #8]
 801539e:	2205      	movs	r2, #5
 80153a0:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80153a2:	7efb      	ldrb	r3, [r7, #27]
 80153a4:	2b20      	cmp	r3, #32
 80153a6:	d801      	bhi.n	80153ac <create_name+0x10c>
 80153a8:	2204      	movs	r2, #4
 80153aa:	e000      	b.n	80153ae <create_name+0x10e>
 80153ac:	2200      	movs	r2, #0
 80153ae:	68bb      	ldr	r3, [r7, #8]
 80153b0:	330b      	adds	r3, #11
 80153b2:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80153b4:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80153b6:	4618      	mov	r0, r3
 80153b8:	3720      	adds	r7, #32
 80153ba:	46bd      	mov	sp, r7
 80153bc:	bd80      	pop	{r7, pc}
 80153be:	bf00      	nop
 80153c0:	0801bf34 	.word	0x0801bf34
 80153c4:	0801bc38 	.word	0x0801bc38

080153c8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80153c8:	b580      	push	{r7, lr}
 80153ca:	b086      	sub	sp, #24
 80153cc:	af00      	add	r7, sp, #0
 80153ce:	6078      	str	r0, [r7, #4]
 80153d0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80153d2:	687b      	ldr	r3, [r7, #4]
 80153d4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80153d6:	693b      	ldr	r3, [r7, #16]
 80153d8:	681b      	ldr	r3, [r3, #0]
 80153da:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80153dc:	e002      	b.n	80153e4 <follow_path+0x1c>
 80153de:	683b      	ldr	r3, [r7, #0]
 80153e0:	3301      	adds	r3, #1
 80153e2:	603b      	str	r3, [r7, #0]
 80153e4:	683b      	ldr	r3, [r7, #0]
 80153e6:	781b      	ldrb	r3, [r3, #0]
 80153e8:	2b2f      	cmp	r3, #47	@ 0x2f
 80153ea:	d0f8      	beq.n	80153de <follow_path+0x16>
 80153ec:	683b      	ldr	r3, [r7, #0]
 80153ee:	781b      	ldrb	r3, [r3, #0]
 80153f0:	2b5c      	cmp	r3, #92	@ 0x5c
 80153f2:	d0f4      	beq.n	80153de <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80153f4:	693b      	ldr	r3, [r7, #16]
 80153f6:	2200      	movs	r2, #0
 80153f8:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80153fa:	683b      	ldr	r3, [r7, #0]
 80153fc:	781b      	ldrb	r3, [r3, #0]
 80153fe:	2b1f      	cmp	r3, #31
 8015400:	d80a      	bhi.n	8015418 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8015402:	687b      	ldr	r3, [r7, #4]
 8015404:	2280      	movs	r2, #128	@ 0x80
 8015406:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 801540a:	2100      	movs	r1, #0
 801540c:	6878      	ldr	r0, [r7, #4]
 801540e:	f7ff fcfa 	bl	8014e06 <dir_sdi>
 8015412:	4603      	mov	r3, r0
 8015414:	75fb      	strb	r3, [r7, #23]
 8015416:	e043      	b.n	80154a0 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8015418:	463b      	mov	r3, r7
 801541a:	4619      	mov	r1, r3
 801541c:	6878      	ldr	r0, [r7, #4]
 801541e:	f7ff ff3f 	bl	80152a0 <create_name>
 8015422:	4603      	mov	r3, r0
 8015424:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8015426:	7dfb      	ldrb	r3, [r7, #23]
 8015428:	2b00      	cmp	r3, #0
 801542a:	d134      	bne.n	8015496 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 801542c:	6878      	ldr	r0, [r7, #4]
 801542e:	f7ff feb0 	bl	8015192 <dir_find>
 8015432:	4603      	mov	r3, r0
 8015434:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8015436:	687b      	ldr	r3, [r7, #4]
 8015438:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801543c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 801543e:	7dfb      	ldrb	r3, [r7, #23]
 8015440:	2b00      	cmp	r3, #0
 8015442:	d00a      	beq.n	801545a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8015444:	7dfb      	ldrb	r3, [r7, #23]
 8015446:	2b04      	cmp	r3, #4
 8015448:	d127      	bne.n	801549a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 801544a:	7afb      	ldrb	r3, [r7, #11]
 801544c:	f003 0304 	and.w	r3, r3, #4
 8015450:	2b00      	cmp	r3, #0
 8015452:	d122      	bne.n	801549a <follow_path+0xd2>
 8015454:	2305      	movs	r3, #5
 8015456:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8015458:	e01f      	b.n	801549a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801545a:	7afb      	ldrb	r3, [r7, #11]
 801545c:	f003 0304 	and.w	r3, r3, #4
 8015460:	2b00      	cmp	r3, #0
 8015462:	d11c      	bne.n	801549e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8015464:	693b      	ldr	r3, [r7, #16]
 8015466:	799b      	ldrb	r3, [r3, #6]
 8015468:	f003 0310 	and.w	r3, r3, #16
 801546c:	2b00      	cmp	r3, #0
 801546e:	d102      	bne.n	8015476 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8015470:	2305      	movs	r3, #5
 8015472:	75fb      	strb	r3, [r7, #23]
 8015474:	e014      	b.n	80154a0 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8015476:	68fb      	ldr	r3, [r7, #12]
 8015478:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801547c:	687b      	ldr	r3, [r7, #4]
 801547e:	695b      	ldr	r3, [r3, #20]
 8015480:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015484:	4413      	add	r3, r2
 8015486:	4619      	mov	r1, r3
 8015488:	68f8      	ldr	r0, [r7, #12]
 801548a:	f7ff fe43 	bl	8015114 <ld_clust>
 801548e:	4602      	mov	r2, r0
 8015490:	693b      	ldr	r3, [r7, #16]
 8015492:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8015494:	e7c0      	b.n	8015418 <follow_path+0x50>
			if (res != FR_OK) break;
 8015496:	bf00      	nop
 8015498:	e002      	b.n	80154a0 <follow_path+0xd8>
				break;
 801549a:	bf00      	nop
 801549c:	e000      	b.n	80154a0 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801549e:	bf00      	nop
			}
		}
	}

	return res;
 80154a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80154a2:	4618      	mov	r0, r3
 80154a4:	3718      	adds	r7, #24
 80154a6:	46bd      	mov	sp, r7
 80154a8:	bd80      	pop	{r7, pc}

080154aa <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80154aa:	b480      	push	{r7}
 80154ac:	b087      	sub	sp, #28
 80154ae:	af00      	add	r7, sp, #0
 80154b0:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80154b2:	f04f 33ff 	mov.w	r3, #4294967295
 80154b6:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80154b8:	687b      	ldr	r3, [r7, #4]
 80154ba:	681b      	ldr	r3, [r3, #0]
 80154bc:	2b00      	cmp	r3, #0
 80154be:	d031      	beq.n	8015524 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80154c0:	687b      	ldr	r3, [r7, #4]
 80154c2:	681b      	ldr	r3, [r3, #0]
 80154c4:	617b      	str	r3, [r7, #20]
 80154c6:	e002      	b.n	80154ce <get_ldnumber+0x24>
 80154c8:	697b      	ldr	r3, [r7, #20]
 80154ca:	3301      	adds	r3, #1
 80154cc:	617b      	str	r3, [r7, #20]
 80154ce:	697b      	ldr	r3, [r7, #20]
 80154d0:	781b      	ldrb	r3, [r3, #0]
 80154d2:	2b20      	cmp	r3, #32
 80154d4:	d903      	bls.n	80154de <get_ldnumber+0x34>
 80154d6:	697b      	ldr	r3, [r7, #20]
 80154d8:	781b      	ldrb	r3, [r3, #0]
 80154da:	2b3a      	cmp	r3, #58	@ 0x3a
 80154dc:	d1f4      	bne.n	80154c8 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80154de:	697b      	ldr	r3, [r7, #20]
 80154e0:	781b      	ldrb	r3, [r3, #0]
 80154e2:	2b3a      	cmp	r3, #58	@ 0x3a
 80154e4:	d11c      	bne.n	8015520 <get_ldnumber+0x76>
			tp = *path;
 80154e6:	687b      	ldr	r3, [r7, #4]
 80154e8:	681b      	ldr	r3, [r3, #0]
 80154ea:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80154ec:	68fb      	ldr	r3, [r7, #12]
 80154ee:	1c5a      	adds	r2, r3, #1
 80154f0:	60fa      	str	r2, [r7, #12]
 80154f2:	781b      	ldrb	r3, [r3, #0]
 80154f4:	3b30      	subs	r3, #48	@ 0x30
 80154f6:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80154f8:	68bb      	ldr	r3, [r7, #8]
 80154fa:	2b09      	cmp	r3, #9
 80154fc:	d80e      	bhi.n	801551c <get_ldnumber+0x72>
 80154fe:	68fa      	ldr	r2, [r7, #12]
 8015500:	697b      	ldr	r3, [r7, #20]
 8015502:	429a      	cmp	r2, r3
 8015504:	d10a      	bne.n	801551c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8015506:	68bb      	ldr	r3, [r7, #8]
 8015508:	2b00      	cmp	r3, #0
 801550a:	d107      	bne.n	801551c <get_ldnumber+0x72>
					vol = (int)i;
 801550c:	68bb      	ldr	r3, [r7, #8]
 801550e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8015510:	697b      	ldr	r3, [r7, #20]
 8015512:	3301      	adds	r3, #1
 8015514:	617b      	str	r3, [r7, #20]
 8015516:	687b      	ldr	r3, [r7, #4]
 8015518:	697a      	ldr	r2, [r7, #20]
 801551a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 801551c:	693b      	ldr	r3, [r7, #16]
 801551e:	e002      	b.n	8015526 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8015520:	2300      	movs	r3, #0
 8015522:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8015524:	693b      	ldr	r3, [r7, #16]
}
 8015526:	4618      	mov	r0, r3
 8015528:	371c      	adds	r7, #28
 801552a:	46bd      	mov	sp, r7
 801552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015530:	4770      	bx	lr
	...

08015534 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8015534:	b580      	push	{r7, lr}
 8015536:	b082      	sub	sp, #8
 8015538:	af00      	add	r7, sp, #0
 801553a:	6078      	str	r0, [r7, #4]
 801553c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 801553e:	687b      	ldr	r3, [r7, #4]
 8015540:	2200      	movs	r2, #0
 8015542:	70da      	strb	r2, [r3, #3]
 8015544:	687b      	ldr	r3, [r7, #4]
 8015546:	f04f 32ff 	mov.w	r2, #4294967295
 801554a:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 801554c:	6839      	ldr	r1, [r7, #0]
 801554e:	6878      	ldr	r0, [r7, #4]
 8015550:	f7ff f8dc 	bl	801470c <move_window>
 8015554:	4603      	mov	r3, r0
 8015556:	2b00      	cmp	r3, #0
 8015558:	d001      	beq.n	801555e <check_fs+0x2a>
 801555a:	2304      	movs	r3, #4
 801555c:	e038      	b.n	80155d0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 801555e:	687b      	ldr	r3, [r7, #4]
 8015560:	3330      	adds	r3, #48	@ 0x30
 8015562:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8015566:	4618      	mov	r0, r3
 8015568:	f7fe fe1e 	bl	80141a8 <ld_word>
 801556c:	4603      	mov	r3, r0
 801556e:	461a      	mov	r2, r3
 8015570:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8015574:	429a      	cmp	r2, r3
 8015576:	d001      	beq.n	801557c <check_fs+0x48>
 8015578:	2303      	movs	r3, #3
 801557a:	e029      	b.n	80155d0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 801557c:	687b      	ldr	r3, [r7, #4]
 801557e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015582:	2be9      	cmp	r3, #233	@ 0xe9
 8015584:	d009      	beq.n	801559a <check_fs+0x66>
 8015586:	687b      	ldr	r3, [r7, #4]
 8015588:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801558c:	2beb      	cmp	r3, #235	@ 0xeb
 801558e:	d11e      	bne.n	80155ce <check_fs+0x9a>
 8015590:	687b      	ldr	r3, [r7, #4]
 8015592:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8015596:	2b90      	cmp	r3, #144	@ 0x90
 8015598:	d119      	bne.n	80155ce <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 801559a:	687b      	ldr	r3, [r7, #4]
 801559c:	3330      	adds	r3, #48	@ 0x30
 801559e:	3336      	adds	r3, #54	@ 0x36
 80155a0:	4618      	mov	r0, r3
 80155a2:	f7fe fe1a 	bl	80141da <ld_dword>
 80155a6:	4603      	mov	r3, r0
 80155a8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80155ac:	4a0a      	ldr	r2, [pc, #40]	@ (80155d8 <check_fs+0xa4>)
 80155ae:	4293      	cmp	r3, r2
 80155b0:	d101      	bne.n	80155b6 <check_fs+0x82>
 80155b2:	2300      	movs	r3, #0
 80155b4:	e00c      	b.n	80155d0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80155b6:	687b      	ldr	r3, [r7, #4]
 80155b8:	3330      	adds	r3, #48	@ 0x30
 80155ba:	3352      	adds	r3, #82	@ 0x52
 80155bc:	4618      	mov	r0, r3
 80155be:	f7fe fe0c 	bl	80141da <ld_dword>
 80155c2:	4603      	mov	r3, r0
 80155c4:	4a05      	ldr	r2, [pc, #20]	@ (80155dc <check_fs+0xa8>)
 80155c6:	4293      	cmp	r3, r2
 80155c8:	d101      	bne.n	80155ce <check_fs+0x9a>
 80155ca:	2300      	movs	r3, #0
 80155cc:	e000      	b.n	80155d0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80155ce:	2302      	movs	r3, #2
}
 80155d0:	4618      	mov	r0, r3
 80155d2:	3708      	adds	r7, #8
 80155d4:	46bd      	mov	sp, r7
 80155d6:	bd80      	pop	{r7, pc}
 80155d8:	00544146 	.word	0x00544146
 80155dc:	33544146 	.word	0x33544146

080155e0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80155e0:	b580      	push	{r7, lr}
 80155e2:	b096      	sub	sp, #88	@ 0x58
 80155e4:	af00      	add	r7, sp, #0
 80155e6:	60f8      	str	r0, [r7, #12]
 80155e8:	60b9      	str	r1, [r7, #8]
 80155ea:	4613      	mov	r3, r2
 80155ec:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80155ee:	68bb      	ldr	r3, [r7, #8]
 80155f0:	2200      	movs	r2, #0
 80155f2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80155f4:	68f8      	ldr	r0, [r7, #12]
 80155f6:	f7ff ff58 	bl	80154aa <get_ldnumber>
 80155fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80155fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80155fe:	2b00      	cmp	r3, #0
 8015600:	da01      	bge.n	8015606 <find_volume+0x26>
 8015602:	230b      	movs	r3, #11
 8015604:	e22d      	b.n	8015a62 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8015606:	4aa1      	ldr	r2, [pc, #644]	@ (801588c <find_volume+0x2ac>)
 8015608:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801560a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801560e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8015610:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015612:	2b00      	cmp	r3, #0
 8015614:	d101      	bne.n	801561a <find_volume+0x3a>
 8015616:	230c      	movs	r3, #12
 8015618:	e223      	b.n	8015a62 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 801561a:	68bb      	ldr	r3, [r7, #8]
 801561c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801561e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8015620:	79fb      	ldrb	r3, [r7, #7]
 8015622:	f023 0301 	bic.w	r3, r3, #1
 8015626:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8015628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801562a:	781b      	ldrb	r3, [r3, #0]
 801562c:	2b00      	cmp	r3, #0
 801562e:	d01a      	beq.n	8015666 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8015630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015632:	785b      	ldrb	r3, [r3, #1]
 8015634:	4618      	mov	r0, r3
 8015636:	f7fe fd17 	bl	8014068 <disk_status>
 801563a:	4603      	mov	r3, r0
 801563c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8015640:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015644:	f003 0301 	and.w	r3, r3, #1
 8015648:	2b00      	cmp	r3, #0
 801564a:	d10c      	bne.n	8015666 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 801564c:	79fb      	ldrb	r3, [r7, #7]
 801564e:	2b00      	cmp	r3, #0
 8015650:	d007      	beq.n	8015662 <find_volume+0x82>
 8015652:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015656:	f003 0304 	and.w	r3, r3, #4
 801565a:	2b00      	cmp	r3, #0
 801565c:	d001      	beq.n	8015662 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 801565e:	230a      	movs	r3, #10
 8015660:	e1ff      	b.n	8015a62 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8015662:	2300      	movs	r3, #0
 8015664:	e1fd      	b.n	8015a62 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8015666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015668:	2200      	movs	r2, #0
 801566a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 801566c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801566e:	b2da      	uxtb	r2, r3
 8015670:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015672:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8015674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015676:	785b      	ldrb	r3, [r3, #1]
 8015678:	4618      	mov	r0, r3
 801567a:	f7fe fd0f 	bl	801409c <disk_initialize>
 801567e:	4603      	mov	r3, r0
 8015680:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8015684:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015688:	f003 0301 	and.w	r3, r3, #1
 801568c:	2b00      	cmp	r3, #0
 801568e:	d001      	beq.n	8015694 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8015690:	2303      	movs	r3, #3
 8015692:	e1e6      	b.n	8015a62 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8015694:	79fb      	ldrb	r3, [r7, #7]
 8015696:	2b00      	cmp	r3, #0
 8015698:	d007      	beq.n	80156aa <find_volume+0xca>
 801569a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801569e:	f003 0304 	and.w	r3, r3, #4
 80156a2:	2b00      	cmp	r3, #0
 80156a4:	d001      	beq.n	80156aa <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80156a6:	230a      	movs	r3, #10
 80156a8:	e1db      	b.n	8015a62 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80156aa:	2300      	movs	r3, #0
 80156ac:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80156ae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80156b0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80156b2:	f7ff ff3f 	bl	8015534 <check_fs>
 80156b6:	4603      	mov	r3, r0
 80156b8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80156bc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80156c0:	2b02      	cmp	r3, #2
 80156c2:	d149      	bne.n	8015758 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80156c4:	2300      	movs	r3, #0
 80156c6:	643b      	str	r3, [r7, #64]	@ 0x40
 80156c8:	e01e      	b.n	8015708 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80156ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80156cc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80156d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80156d2:	011b      	lsls	r3, r3, #4
 80156d4:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 80156d8:	4413      	add	r3, r2
 80156da:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80156dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156de:	3304      	adds	r3, #4
 80156e0:	781b      	ldrb	r3, [r3, #0]
 80156e2:	2b00      	cmp	r3, #0
 80156e4:	d006      	beq.n	80156f4 <find_volume+0x114>
 80156e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156e8:	3308      	adds	r3, #8
 80156ea:	4618      	mov	r0, r3
 80156ec:	f7fe fd75 	bl	80141da <ld_dword>
 80156f0:	4602      	mov	r2, r0
 80156f2:	e000      	b.n	80156f6 <find_volume+0x116>
 80156f4:	2200      	movs	r2, #0
 80156f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80156f8:	009b      	lsls	r3, r3, #2
 80156fa:	3358      	adds	r3, #88	@ 0x58
 80156fc:	443b      	add	r3, r7
 80156fe:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8015702:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015704:	3301      	adds	r3, #1
 8015706:	643b      	str	r3, [r7, #64]	@ 0x40
 8015708:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801570a:	2b03      	cmp	r3, #3
 801570c:	d9dd      	bls.n	80156ca <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 801570e:	2300      	movs	r3, #0
 8015710:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8015712:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015714:	2b00      	cmp	r3, #0
 8015716:	d002      	beq.n	801571e <find_volume+0x13e>
 8015718:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801571a:	3b01      	subs	r3, #1
 801571c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 801571e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015720:	009b      	lsls	r3, r3, #2
 8015722:	3358      	adds	r3, #88	@ 0x58
 8015724:	443b      	add	r3, r7
 8015726:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801572a:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 801572c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801572e:	2b00      	cmp	r3, #0
 8015730:	d005      	beq.n	801573e <find_volume+0x15e>
 8015732:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015734:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015736:	f7ff fefd 	bl	8015534 <check_fs>
 801573a:	4603      	mov	r3, r0
 801573c:	e000      	b.n	8015740 <find_volume+0x160>
 801573e:	2303      	movs	r3, #3
 8015740:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8015744:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015748:	2b01      	cmp	r3, #1
 801574a:	d905      	bls.n	8015758 <find_volume+0x178>
 801574c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801574e:	3301      	adds	r3, #1
 8015750:	643b      	str	r3, [r7, #64]	@ 0x40
 8015752:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015754:	2b03      	cmp	r3, #3
 8015756:	d9e2      	bls.n	801571e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8015758:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801575c:	2b04      	cmp	r3, #4
 801575e:	d101      	bne.n	8015764 <find_volume+0x184>
 8015760:	2301      	movs	r3, #1
 8015762:	e17e      	b.n	8015a62 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8015764:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015768:	2b01      	cmp	r3, #1
 801576a:	d901      	bls.n	8015770 <find_volume+0x190>
 801576c:	230d      	movs	r3, #13
 801576e:	e178      	b.n	8015a62 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8015770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015772:	3330      	adds	r3, #48	@ 0x30
 8015774:	330b      	adds	r3, #11
 8015776:	4618      	mov	r0, r3
 8015778:	f7fe fd16 	bl	80141a8 <ld_word>
 801577c:	4603      	mov	r3, r0
 801577e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015782:	d001      	beq.n	8015788 <find_volume+0x1a8>
 8015784:	230d      	movs	r3, #13
 8015786:	e16c      	b.n	8015a62 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8015788:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801578a:	3330      	adds	r3, #48	@ 0x30
 801578c:	3316      	adds	r3, #22
 801578e:	4618      	mov	r0, r3
 8015790:	f7fe fd0a 	bl	80141a8 <ld_word>
 8015794:	4603      	mov	r3, r0
 8015796:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8015798:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801579a:	2b00      	cmp	r3, #0
 801579c:	d106      	bne.n	80157ac <find_volume+0x1cc>
 801579e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157a0:	3330      	adds	r3, #48	@ 0x30
 80157a2:	3324      	adds	r3, #36	@ 0x24
 80157a4:	4618      	mov	r0, r3
 80157a6:	f7fe fd18 	bl	80141da <ld_dword>
 80157aa:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80157ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157ae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80157b0:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80157b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157b4:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80157b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157ba:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80157bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157be:	789b      	ldrb	r3, [r3, #2]
 80157c0:	2b01      	cmp	r3, #1
 80157c2:	d005      	beq.n	80157d0 <find_volume+0x1f0>
 80157c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157c6:	789b      	ldrb	r3, [r3, #2]
 80157c8:	2b02      	cmp	r3, #2
 80157ca:	d001      	beq.n	80157d0 <find_volume+0x1f0>
 80157cc:	230d      	movs	r3, #13
 80157ce:	e148      	b.n	8015a62 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80157d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157d2:	789b      	ldrb	r3, [r3, #2]
 80157d4:	461a      	mov	r2, r3
 80157d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80157d8:	fb02 f303 	mul.w	r3, r2, r3
 80157dc:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80157de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80157e4:	461a      	mov	r2, r3
 80157e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157e8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80157ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157ec:	895b      	ldrh	r3, [r3, #10]
 80157ee:	2b00      	cmp	r3, #0
 80157f0:	d008      	beq.n	8015804 <find_volume+0x224>
 80157f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157f4:	895b      	ldrh	r3, [r3, #10]
 80157f6:	461a      	mov	r2, r3
 80157f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157fa:	895b      	ldrh	r3, [r3, #10]
 80157fc:	3b01      	subs	r3, #1
 80157fe:	4013      	ands	r3, r2
 8015800:	2b00      	cmp	r3, #0
 8015802:	d001      	beq.n	8015808 <find_volume+0x228>
 8015804:	230d      	movs	r3, #13
 8015806:	e12c      	b.n	8015a62 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8015808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801580a:	3330      	adds	r3, #48	@ 0x30
 801580c:	3311      	adds	r3, #17
 801580e:	4618      	mov	r0, r3
 8015810:	f7fe fcca 	bl	80141a8 <ld_word>
 8015814:	4603      	mov	r3, r0
 8015816:	461a      	mov	r2, r3
 8015818:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801581a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 801581c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801581e:	891b      	ldrh	r3, [r3, #8]
 8015820:	f003 030f 	and.w	r3, r3, #15
 8015824:	b29b      	uxth	r3, r3
 8015826:	2b00      	cmp	r3, #0
 8015828:	d001      	beq.n	801582e <find_volume+0x24e>
 801582a:	230d      	movs	r3, #13
 801582c:	e119      	b.n	8015a62 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 801582e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015830:	3330      	adds	r3, #48	@ 0x30
 8015832:	3313      	adds	r3, #19
 8015834:	4618      	mov	r0, r3
 8015836:	f7fe fcb7 	bl	80141a8 <ld_word>
 801583a:	4603      	mov	r3, r0
 801583c:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 801583e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015840:	2b00      	cmp	r3, #0
 8015842:	d106      	bne.n	8015852 <find_volume+0x272>
 8015844:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015846:	3330      	adds	r3, #48	@ 0x30
 8015848:	3320      	adds	r3, #32
 801584a:	4618      	mov	r0, r3
 801584c:	f7fe fcc5 	bl	80141da <ld_dword>
 8015850:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8015852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015854:	3330      	adds	r3, #48	@ 0x30
 8015856:	330e      	adds	r3, #14
 8015858:	4618      	mov	r0, r3
 801585a:	f7fe fca5 	bl	80141a8 <ld_word>
 801585e:	4603      	mov	r3, r0
 8015860:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8015862:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8015864:	2b00      	cmp	r3, #0
 8015866:	d101      	bne.n	801586c <find_volume+0x28c>
 8015868:	230d      	movs	r3, #13
 801586a:	e0fa      	b.n	8015a62 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 801586c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801586e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015870:	4413      	add	r3, r2
 8015872:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015874:	8912      	ldrh	r2, [r2, #8]
 8015876:	0912      	lsrs	r2, r2, #4
 8015878:	b292      	uxth	r2, r2
 801587a:	4413      	add	r3, r2
 801587c:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 801587e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015882:	429a      	cmp	r2, r3
 8015884:	d204      	bcs.n	8015890 <find_volume+0x2b0>
 8015886:	230d      	movs	r3, #13
 8015888:	e0eb      	b.n	8015a62 <find_volume+0x482>
 801588a:	bf00      	nop
 801588c:	20010b2c 	.word	0x20010b2c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8015890:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015894:	1ad3      	subs	r3, r2, r3
 8015896:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015898:	8952      	ldrh	r2, [r2, #10]
 801589a:	fbb3 f3f2 	udiv	r3, r3, r2
 801589e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80158a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158a2:	2b00      	cmp	r3, #0
 80158a4:	d101      	bne.n	80158aa <find_volume+0x2ca>
 80158a6:	230d      	movs	r3, #13
 80158a8:	e0db      	b.n	8015a62 <find_volume+0x482>
		fmt = FS_FAT32;
 80158aa:	2303      	movs	r3, #3
 80158ac:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80158b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158b2:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80158b6:	4293      	cmp	r3, r2
 80158b8:	d802      	bhi.n	80158c0 <find_volume+0x2e0>
 80158ba:	2302      	movs	r3, #2
 80158bc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80158c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158c2:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80158c6:	4293      	cmp	r3, r2
 80158c8:	d802      	bhi.n	80158d0 <find_volume+0x2f0>
 80158ca:	2301      	movs	r3, #1
 80158cc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80158d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158d2:	1c9a      	adds	r2, r3, #2
 80158d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158d6:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 80158d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158da:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80158dc:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80158de:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80158e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80158e2:	441a      	add	r2, r3
 80158e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158e6:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 80158e8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80158ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80158ec:	441a      	add	r2, r3
 80158ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158f0:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 80158f2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80158f6:	2b03      	cmp	r3, #3
 80158f8:	d11e      	bne.n	8015938 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80158fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158fc:	3330      	adds	r3, #48	@ 0x30
 80158fe:	332a      	adds	r3, #42	@ 0x2a
 8015900:	4618      	mov	r0, r3
 8015902:	f7fe fc51 	bl	80141a8 <ld_word>
 8015906:	4603      	mov	r3, r0
 8015908:	2b00      	cmp	r3, #0
 801590a:	d001      	beq.n	8015910 <find_volume+0x330>
 801590c:	230d      	movs	r3, #13
 801590e:	e0a8      	b.n	8015a62 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8015910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015912:	891b      	ldrh	r3, [r3, #8]
 8015914:	2b00      	cmp	r3, #0
 8015916:	d001      	beq.n	801591c <find_volume+0x33c>
 8015918:	230d      	movs	r3, #13
 801591a:	e0a2      	b.n	8015a62 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 801591c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801591e:	3330      	adds	r3, #48	@ 0x30
 8015920:	332c      	adds	r3, #44	@ 0x2c
 8015922:	4618      	mov	r0, r3
 8015924:	f7fe fc59 	bl	80141da <ld_dword>
 8015928:	4602      	mov	r2, r0
 801592a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801592c:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 801592e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015930:	695b      	ldr	r3, [r3, #20]
 8015932:	009b      	lsls	r3, r3, #2
 8015934:	647b      	str	r3, [r7, #68]	@ 0x44
 8015936:	e01f      	b.n	8015978 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8015938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801593a:	891b      	ldrh	r3, [r3, #8]
 801593c:	2b00      	cmp	r3, #0
 801593e:	d101      	bne.n	8015944 <find_volume+0x364>
 8015940:	230d      	movs	r3, #13
 8015942:	e08e      	b.n	8015a62 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8015944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015946:	6a1a      	ldr	r2, [r3, #32]
 8015948:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801594a:	441a      	add	r2, r3
 801594c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801594e:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8015950:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015954:	2b02      	cmp	r3, #2
 8015956:	d103      	bne.n	8015960 <find_volume+0x380>
 8015958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801595a:	695b      	ldr	r3, [r3, #20]
 801595c:	005b      	lsls	r3, r3, #1
 801595e:	e00a      	b.n	8015976 <find_volume+0x396>
 8015960:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015962:	695a      	ldr	r2, [r3, #20]
 8015964:	4613      	mov	r3, r2
 8015966:	005b      	lsls	r3, r3, #1
 8015968:	4413      	add	r3, r2
 801596a:	085a      	lsrs	r2, r3, #1
 801596c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801596e:	695b      	ldr	r3, [r3, #20]
 8015970:	f003 0301 	and.w	r3, r3, #1
 8015974:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8015976:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8015978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801597a:	699a      	ldr	r2, [r3, #24]
 801597c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801597e:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8015982:	0a5b      	lsrs	r3, r3, #9
 8015984:	429a      	cmp	r2, r3
 8015986:	d201      	bcs.n	801598c <find_volume+0x3ac>
 8015988:	230d      	movs	r3, #13
 801598a:	e06a      	b.n	8015a62 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 801598c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801598e:	f04f 32ff 	mov.w	r2, #4294967295
 8015992:	611a      	str	r2, [r3, #16]
 8015994:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015996:	691a      	ldr	r2, [r3, #16]
 8015998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801599a:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 801599c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801599e:	2280      	movs	r2, #128	@ 0x80
 80159a0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80159a2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80159a6:	2b03      	cmp	r3, #3
 80159a8:	d149      	bne.n	8015a3e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80159aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159ac:	3330      	adds	r3, #48	@ 0x30
 80159ae:	3330      	adds	r3, #48	@ 0x30
 80159b0:	4618      	mov	r0, r3
 80159b2:	f7fe fbf9 	bl	80141a8 <ld_word>
 80159b6:	4603      	mov	r3, r0
 80159b8:	2b01      	cmp	r3, #1
 80159ba:	d140      	bne.n	8015a3e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 80159bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80159be:	3301      	adds	r3, #1
 80159c0:	4619      	mov	r1, r3
 80159c2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80159c4:	f7fe fea2 	bl	801470c <move_window>
 80159c8:	4603      	mov	r3, r0
 80159ca:	2b00      	cmp	r3, #0
 80159cc:	d137      	bne.n	8015a3e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 80159ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159d0:	2200      	movs	r2, #0
 80159d2:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80159d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159d6:	3330      	adds	r3, #48	@ 0x30
 80159d8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80159dc:	4618      	mov	r0, r3
 80159de:	f7fe fbe3 	bl	80141a8 <ld_word>
 80159e2:	4603      	mov	r3, r0
 80159e4:	461a      	mov	r2, r3
 80159e6:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80159ea:	429a      	cmp	r2, r3
 80159ec:	d127      	bne.n	8015a3e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80159ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159f0:	3330      	adds	r3, #48	@ 0x30
 80159f2:	4618      	mov	r0, r3
 80159f4:	f7fe fbf1 	bl	80141da <ld_dword>
 80159f8:	4603      	mov	r3, r0
 80159fa:	4a1c      	ldr	r2, [pc, #112]	@ (8015a6c <find_volume+0x48c>)
 80159fc:	4293      	cmp	r3, r2
 80159fe:	d11e      	bne.n	8015a3e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8015a00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a02:	3330      	adds	r3, #48	@ 0x30
 8015a04:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8015a08:	4618      	mov	r0, r3
 8015a0a:	f7fe fbe6 	bl	80141da <ld_dword>
 8015a0e:	4603      	mov	r3, r0
 8015a10:	4a17      	ldr	r2, [pc, #92]	@ (8015a70 <find_volume+0x490>)
 8015a12:	4293      	cmp	r3, r2
 8015a14:	d113      	bne.n	8015a3e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8015a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a18:	3330      	adds	r3, #48	@ 0x30
 8015a1a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8015a1e:	4618      	mov	r0, r3
 8015a20:	f7fe fbdb 	bl	80141da <ld_dword>
 8015a24:	4602      	mov	r2, r0
 8015a26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a28:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8015a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a2c:	3330      	adds	r3, #48	@ 0x30
 8015a2e:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8015a32:	4618      	mov	r0, r3
 8015a34:	f7fe fbd1 	bl	80141da <ld_dword>
 8015a38:	4602      	mov	r2, r0
 8015a3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a3c:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8015a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a40:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8015a44:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8015a46:	4b0b      	ldr	r3, [pc, #44]	@ (8015a74 <find_volume+0x494>)
 8015a48:	881b      	ldrh	r3, [r3, #0]
 8015a4a:	3301      	adds	r3, #1
 8015a4c:	b29a      	uxth	r2, r3
 8015a4e:	4b09      	ldr	r3, [pc, #36]	@ (8015a74 <find_volume+0x494>)
 8015a50:	801a      	strh	r2, [r3, #0]
 8015a52:	4b08      	ldr	r3, [pc, #32]	@ (8015a74 <find_volume+0x494>)
 8015a54:	881a      	ldrh	r2, [r3, #0]
 8015a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a58:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8015a5a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015a5c:	f7fe fdee 	bl	801463c <clear_lock>
#endif
	return FR_OK;
 8015a60:	2300      	movs	r3, #0
}
 8015a62:	4618      	mov	r0, r3
 8015a64:	3758      	adds	r7, #88	@ 0x58
 8015a66:	46bd      	mov	sp, r7
 8015a68:	bd80      	pop	{r7, pc}
 8015a6a:	bf00      	nop
 8015a6c:	41615252 	.word	0x41615252
 8015a70:	61417272 	.word	0x61417272
 8015a74:	20010b30 	.word	0x20010b30

08015a78 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8015a78:	b580      	push	{r7, lr}
 8015a7a:	b084      	sub	sp, #16
 8015a7c:	af00      	add	r7, sp, #0
 8015a7e:	6078      	str	r0, [r7, #4]
 8015a80:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8015a82:	2309      	movs	r3, #9
 8015a84:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8015a86:	687b      	ldr	r3, [r7, #4]
 8015a88:	2b00      	cmp	r3, #0
 8015a8a:	d01c      	beq.n	8015ac6 <validate+0x4e>
 8015a8c:	687b      	ldr	r3, [r7, #4]
 8015a8e:	681b      	ldr	r3, [r3, #0]
 8015a90:	2b00      	cmp	r3, #0
 8015a92:	d018      	beq.n	8015ac6 <validate+0x4e>
 8015a94:	687b      	ldr	r3, [r7, #4]
 8015a96:	681b      	ldr	r3, [r3, #0]
 8015a98:	781b      	ldrb	r3, [r3, #0]
 8015a9a:	2b00      	cmp	r3, #0
 8015a9c:	d013      	beq.n	8015ac6 <validate+0x4e>
 8015a9e:	687b      	ldr	r3, [r7, #4]
 8015aa0:	889a      	ldrh	r2, [r3, #4]
 8015aa2:	687b      	ldr	r3, [r7, #4]
 8015aa4:	681b      	ldr	r3, [r3, #0]
 8015aa6:	88db      	ldrh	r3, [r3, #6]
 8015aa8:	429a      	cmp	r2, r3
 8015aaa:	d10c      	bne.n	8015ac6 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8015aac:	687b      	ldr	r3, [r7, #4]
 8015aae:	681b      	ldr	r3, [r3, #0]
 8015ab0:	785b      	ldrb	r3, [r3, #1]
 8015ab2:	4618      	mov	r0, r3
 8015ab4:	f7fe fad8 	bl	8014068 <disk_status>
 8015ab8:	4603      	mov	r3, r0
 8015aba:	f003 0301 	and.w	r3, r3, #1
 8015abe:	2b00      	cmp	r3, #0
 8015ac0:	d101      	bne.n	8015ac6 <validate+0x4e>
			res = FR_OK;
 8015ac2:	2300      	movs	r3, #0
 8015ac4:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8015ac6:	7bfb      	ldrb	r3, [r7, #15]
 8015ac8:	2b00      	cmp	r3, #0
 8015aca:	d102      	bne.n	8015ad2 <validate+0x5a>
 8015acc:	687b      	ldr	r3, [r7, #4]
 8015ace:	681b      	ldr	r3, [r3, #0]
 8015ad0:	e000      	b.n	8015ad4 <validate+0x5c>
 8015ad2:	2300      	movs	r3, #0
 8015ad4:	683a      	ldr	r2, [r7, #0]
 8015ad6:	6013      	str	r3, [r2, #0]
	return res;
 8015ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8015ada:	4618      	mov	r0, r3
 8015adc:	3710      	adds	r7, #16
 8015ade:	46bd      	mov	sp, r7
 8015ae0:	bd80      	pop	{r7, pc}
	...

08015ae4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8015ae4:	b580      	push	{r7, lr}
 8015ae6:	b088      	sub	sp, #32
 8015ae8:	af00      	add	r7, sp, #0
 8015aea:	60f8      	str	r0, [r7, #12]
 8015aec:	60b9      	str	r1, [r7, #8]
 8015aee:	4613      	mov	r3, r2
 8015af0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8015af2:	68bb      	ldr	r3, [r7, #8]
 8015af4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8015af6:	f107 0310 	add.w	r3, r7, #16
 8015afa:	4618      	mov	r0, r3
 8015afc:	f7ff fcd5 	bl	80154aa <get_ldnumber>
 8015b00:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8015b02:	69fb      	ldr	r3, [r7, #28]
 8015b04:	2b00      	cmp	r3, #0
 8015b06:	da01      	bge.n	8015b0c <f_mount+0x28>
 8015b08:	230b      	movs	r3, #11
 8015b0a:	e02b      	b.n	8015b64 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8015b0c:	4a17      	ldr	r2, [pc, #92]	@ (8015b6c <f_mount+0x88>)
 8015b0e:	69fb      	ldr	r3, [r7, #28]
 8015b10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015b14:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8015b16:	69bb      	ldr	r3, [r7, #24]
 8015b18:	2b00      	cmp	r3, #0
 8015b1a:	d005      	beq.n	8015b28 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8015b1c:	69b8      	ldr	r0, [r7, #24]
 8015b1e:	f7fe fd8d 	bl	801463c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8015b22:	69bb      	ldr	r3, [r7, #24]
 8015b24:	2200      	movs	r2, #0
 8015b26:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8015b28:	68fb      	ldr	r3, [r7, #12]
 8015b2a:	2b00      	cmp	r3, #0
 8015b2c:	d002      	beq.n	8015b34 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8015b2e:	68fb      	ldr	r3, [r7, #12]
 8015b30:	2200      	movs	r2, #0
 8015b32:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8015b34:	68fa      	ldr	r2, [r7, #12]
 8015b36:	490d      	ldr	r1, [pc, #52]	@ (8015b6c <f_mount+0x88>)
 8015b38:	69fb      	ldr	r3, [r7, #28]
 8015b3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8015b3e:	68fb      	ldr	r3, [r7, #12]
 8015b40:	2b00      	cmp	r3, #0
 8015b42:	d002      	beq.n	8015b4a <f_mount+0x66>
 8015b44:	79fb      	ldrb	r3, [r7, #7]
 8015b46:	2b01      	cmp	r3, #1
 8015b48:	d001      	beq.n	8015b4e <f_mount+0x6a>
 8015b4a:	2300      	movs	r3, #0
 8015b4c:	e00a      	b.n	8015b64 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8015b4e:	f107 010c 	add.w	r1, r7, #12
 8015b52:	f107 0308 	add.w	r3, r7, #8
 8015b56:	2200      	movs	r2, #0
 8015b58:	4618      	mov	r0, r3
 8015b5a:	f7ff fd41 	bl	80155e0 <find_volume>
 8015b5e:	4603      	mov	r3, r0
 8015b60:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8015b62:	7dfb      	ldrb	r3, [r7, #23]
}
 8015b64:	4618      	mov	r0, r3
 8015b66:	3720      	adds	r7, #32
 8015b68:	46bd      	mov	sp, r7
 8015b6a:	bd80      	pop	{r7, pc}
 8015b6c:	20010b2c 	.word	0x20010b2c

08015b70 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8015b70:	b580      	push	{r7, lr}
 8015b72:	b098      	sub	sp, #96	@ 0x60
 8015b74:	af00      	add	r7, sp, #0
 8015b76:	60f8      	str	r0, [r7, #12]
 8015b78:	60b9      	str	r1, [r7, #8]
 8015b7a:	4613      	mov	r3, r2
 8015b7c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8015b7e:	68fb      	ldr	r3, [r7, #12]
 8015b80:	2b00      	cmp	r3, #0
 8015b82:	d101      	bne.n	8015b88 <f_open+0x18>
 8015b84:	2309      	movs	r3, #9
 8015b86:	e1a9      	b.n	8015edc <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8015b88:	79fb      	ldrb	r3, [r7, #7]
 8015b8a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8015b8e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8015b90:	79fa      	ldrb	r2, [r7, #7]
 8015b92:	f107 0110 	add.w	r1, r7, #16
 8015b96:	f107 0308 	add.w	r3, r7, #8
 8015b9a:	4618      	mov	r0, r3
 8015b9c:	f7ff fd20 	bl	80155e0 <find_volume>
 8015ba0:	4603      	mov	r3, r0
 8015ba2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8015ba6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015baa:	2b00      	cmp	r3, #0
 8015bac:	f040 818d 	bne.w	8015eca <f_open+0x35a>
		dj.obj.fs = fs;
 8015bb0:	693b      	ldr	r3, [r7, #16]
 8015bb2:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8015bb4:	68ba      	ldr	r2, [r7, #8]
 8015bb6:	f107 0314 	add.w	r3, r7, #20
 8015bba:	4611      	mov	r1, r2
 8015bbc:	4618      	mov	r0, r3
 8015bbe:	f7ff fc03 	bl	80153c8 <follow_path>
 8015bc2:	4603      	mov	r3, r0
 8015bc4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8015bc8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015bcc:	2b00      	cmp	r3, #0
 8015bce:	d118      	bne.n	8015c02 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8015bd0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8015bd4:	b25b      	sxtb	r3, r3
 8015bd6:	2b00      	cmp	r3, #0
 8015bd8:	da03      	bge.n	8015be2 <f_open+0x72>
				res = FR_INVALID_NAME;
 8015bda:	2306      	movs	r3, #6
 8015bdc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8015be0:	e00f      	b.n	8015c02 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8015be2:	79fb      	ldrb	r3, [r7, #7]
 8015be4:	2b01      	cmp	r3, #1
 8015be6:	bf8c      	ite	hi
 8015be8:	2301      	movhi	r3, #1
 8015bea:	2300      	movls	r3, #0
 8015bec:	b2db      	uxtb	r3, r3
 8015bee:	461a      	mov	r2, r3
 8015bf0:	f107 0314 	add.w	r3, r7, #20
 8015bf4:	4611      	mov	r1, r2
 8015bf6:	4618      	mov	r0, r3
 8015bf8:	f7fe fbd8 	bl	80143ac <chk_lock>
 8015bfc:	4603      	mov	r3, r0
 8015bfe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8015c02:	79fb      	ldrb	r3, [r7, #7]
 8015c04:	f003 031c 	and.w	r3, r3, #28
 8015c08:	2b00      	cmp	r3, #0
 8015c0a:	d07f      	beq.n	8015d0c <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8015c0c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015c10:	2b00      	cmp	r3, #0
 8015c12:	d017      	beq.n	8015c44 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8015c14:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015c18:	2b04      	cmp	r3, #4
 8015c1a:	d10e      	bne.n	8015c3a <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8015c1c:	f7fe fc22 	bl	8014464 <enq_lock>
 8015c20:	4603      	mov	r3, r0
 8015c22:	2b00      	cmp	r3, #0
 8015c24:	d006      	beq.n	8015c34 <f_open+0xc4>
 8015c26:	f107 0314 	add.w	r3, r7, #20
 8015c2a:	4618      	mov	r0, r3
 8015c2c:	f7ff fb06 	bl	801523c <dir_register>
 8015c30:	4603      	mov	r3, r0
 8015c32:	e000      	b.n	8015c36 <f_open+0xc6>
 8015c34:	2312      	movs	r3, #18
 8015c36:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8015c3a:	79fb      	ldrb	r3, [r7, #7]
 8015c3c:	f043 0308 	orr.w	r3, r3, #8
 8015c40:	71fb      	strb	r3, [r7, #7]
 8015c42:	e010      	b.n	8015c66 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8015c44:	7ebb      	ldrb	r3, [r7, #26]
 8015c46:	f003 0311 	and.w	r3, r3, #17
 8015c4a:	2b00      	cmp	r3, #0
 8015c4c:	d003      	beq.n	8015c56 <f_open+0xe6>
					res = FR_DENIED;
 8015c4e:	2307      	movs	r3, #7
 8015c50:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8015c54:	e007      	b.n	8015c66 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8015c56:	79fb      	ldrb	r3, [r7, #7]
 8015c58:	f003 0304 	and.w	r3, r3, #4
 8015c5c:	2b00      	cmp	r3, #0
 8015c5e:	d002      	beq.n	8015c66 <f_open+0xf6>
 8015c60:	2308      	movs	r3, #8
 8015c62:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8015c66:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015c6a:	2b00      	cmp	r3, #0
 8015c6c:	d168      	bne.n	8015d40 <f_open+0x1d0>
 8015c6e:	79fb      	ldrb	r3, [r7, #7]
 8015c70:	f003 0308 	and.w	r3, r3, #8
 8015c74:	2b00      	cmp	r3, #0
 8015c76:	d063      	beq.n	8015d40 <f_open+0x1d0>
				dw = GET_FATTIME();
 8015c78:	f7f8 fc9c 	bl	800e5b4 <get_fattime>
 8015c7c:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8015c7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015c80:	330e      	adds	r3, #14
 8015c82:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015c84:	4618      	mov	r0, r3
 8015c86:	f7fe fae6 	bl	8014256 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8015c8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015c8c:	3316      	adds	r3, #22
 8015c8e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015c90:	4618      	mov	r0, r3
 8015c92:	f7fe fae0 	bl	8014256 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8015c96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015c98:	330b      	adds	r3, #11
 8015c9a:	2220      	movs	r2, #32
 8015c9c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8015c9e:	693b      	ldr	r3, [r7, #16]
 8015ca0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015ca2:	4611      	mov	r1, r2
 8015ca4:	4618      	mov	r0, r3
 8015ca6:	f7ff fa35 	bl	8015114 <ld_clust>
 8015caa:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8015cac:	693b      	ldr	r3, [r7, #16]
 8015cae:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8015cb0:	2200      	movs	r2, #0
 8015cb2:	4618      	mov	r0, r3
 8015cb4:	f7ff fa4d 	bl	8015152 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8015cb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015cba:	331c      	adds	r3, #28
 8015cbc:	2100      	movs	r1, #0
 8015cbe:	4618      	mov	r0, r3
 8015cc0:	f7fe fac9 	bl	8014256 <st_dword>
					fs->wflag = 1;
 8015cc4:	693b      	ldr	r3, [r7, #16]
 8015cc6:	2201      	movs	r2, #1
 8015cc8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8015cca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015ccc:	2b00      	cmp	r3, #0
 8015cce:	d037      	beq.n	8015d40 <f_open+0x1d0>
						dw = fs->winsect;
 8015cd0:	693b      	ldr	r3, [r7, #16]
 8015cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015cd4:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8015cd6:	f107 0314 	add.w	r3, r7, #20
 8015cda:	2200      	movs	r2, #0
 8015cdc:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8015cde:	4618      	mov	r0, r3
 8015ce0:	f7fe ff60 	bl	8014ba4 <remove_chain>
 8015ce4:	4603      	mov	r3, r0
 8015ce6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8015cea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015cee:	2b00      	cmp	r3, #0
 8015cf0:	d126      	bne.n	8015d40 <f_open+0x1d0>
							res = move_window(fs, dw);
 8015cf2:	693b      	ldr	r3, [r7, #16]
 8015cf4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015cf6:	4618      	mov	r0, r3
 8015cf8:	f7fe fd08 	bl	801470c <move_window>
 8015cfc:	4603      	mov	r3, r0
 8015cfe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8015d02:	693b      	ldr	r3, [r7, #16]
 8015d04:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8015d06:	3a01      	subs	r2, #1
 8015d08:	60da      	str	r2, [r3, #12]
 8015d0a:	e019      	b.n	8015d40 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8015d0c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015d10:	2b00      	cmp	r3, #0
 8015d12:	d115      	bne.n	8015d40 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8015d14:	7ebb      	ldrb	r3, [r7, #26]
 8015d16:	f003 0310 	and.w	r3, r3, #16
 8015d1a:	2b00      	cmp	r3, #0
 8015d1c:	d003      	beq.n	8015d26 <f_open+0x1b6>
					res = FR_NO_FILE;
 8015d1e:	2304      	movs	r3, #4
 8015d20:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8015d24:	e00c      	b.n	8015d40 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8015d26:	79fb      	ldrb	r3, [r7, #7]
 8015d28:	f003 0302 	and.w	r3, r3, #2
 8015d2c:	2b00      	cmp	r3, #0
 8015d2e:	d007      	beq.n	8015d40 <f_open+0x1d0>
 8015d30:	7ebb      	ldrb	r3, [r7, #26]
 8015d32:	f003 0301 	and.w	r3, r3, #1
 8015d36:	2b00      	cmp	r3, #0
 8015d38:	d002      	beq.n	8015d40 <f_open+0x1d0>
						res = FR_DENIED;
 8015d3a:	2307      	movs	r3, #7
 8015d3c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8015d40:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015d44:	2b00      	cmp	r3, #0
 8015d46:	d126      	bne.n	8015d96 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8015d48:	79fb      	ldrb	r3, [r7, #7]
 8015d4a:	f003 0308 	and.w	r3, r3, #8
 8015d4e:	2b00      	cmp	r3, #0
 8015d50:	d003      	beq.n	8015d5a <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8015d52:	79fb      	ldrb	r3, [r7, #7]
 8015d54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015d58:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8015d5a:	693b      	ldr	r3, [r7, #16]
 8015d5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015d5e:	68fb      	ldr	r3, [r7, #12]
 8015d60:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8015d62:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015d64:	68fb      	ldr	r3, [r7, #12]
 8015d66:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8015d68:	79fb      	ldrb	r3, [r7, #7]
 8015d6a:	2b01      	cmp	r3, #1
 8015d6c:	bf8c      	ite	hi
 8015d6e:	2301      	movhi	r3, #1
 8015d70:	2300      	movls	r3, #0
 8015d72:	b2db      	uxtb	r3, r3
 8015d74:	461a      	mov	r2, r3
 8015d76:	f107 0314 	add.w	r3, r7, #20
 8015d7a:	4611      	mov	r1, r2
 8015d7c:	4618      	mov	r0, r3
 8015d7e:	f7fe fb93 	bl	80144a8 <inc_lock>
 8015d82:	4602      	mov	r2, r0
 8015d84:	68fb      	ldr	r3, [r7, #12]
 8015d86:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8015d88:	68fb      	ldr	r3, [r7, #12]
 8015d8a:	691b      	ldr	r3, [r3, #16]
 8015d8c:	2b00      	cmp	r3, #0
 8015d8e:	d102      	bne.n	8015d96 <f_open+0x226>
 8015d90:	2302      	movs	r3, #2
 8015d92:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8015d96:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015d9a:	2b00      	cmp	r3, #0
 8015d9c:	f040 8095 	bne.w	8015eca <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8015da0:	693b      	ldr	r3, [r7, #16]
 8015da2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015da4:	4611      	mov	r1, r2
 8015da6:	4618      	mov	r0, r3
 8015da8:	f7ff f9b4 	bl	8015114 <ld_clust>
 8015dac:	4602      	mov	r2, r0
 8015dae:	68fb      	ldr	r3, [r7, #12]
 8015db0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8015db2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015db4:	331c      	adds	r3, #28
 8015db6:	4618      	mov	r0, r3
 8015db8:	f7fe fa0f 	bl	80141da <ld_dword>
 8015dbc:	4602      	mov	r2, r0
 8015dbe:	68fb      	ldr	r3, [r7, #12]
 8015dc0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8015dc2:	68fb      	ldr	r3, [r7, #12]
 8015dc4:	2200      	movs	r2, #0
 8015dc6:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8015dc8:	693a      	ldr	r2, [r7, #16]
 8015dca:	68fb      	ldr	r3, [r7, #12]
 8015dcc:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8015dce:	693b      	ldr	r3, [r7, #16]
 8015dd0:	88da      	ldrh	r2, [r3, #6]
 8015dd2:	68fb      	ldr	r3, [r7, #12]
 8015dd4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8015dd6:	68fb      	ldr	r3, [r7, #12]
 8015dd8:	79fa      	ldrb	r2, [r7, #7]
 8015dda:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8015ddc:	68fb      	ldr	r3, [r7, #12]
 8015dde:	2200      	movs	r2, #0
 8015de0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8015de2:	68fb      	ldr	r3, [r7, #12]
 8015de4:	2200      	movs	r2, #0
 8015de6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8015de8:	68fb      	ldr	r3, [r7, #12]
 8015dea:	2200      	movs	r2, #0
 8015dec:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8015dee:	68fb      	ldr	r3, [r7, #12]
 8015df0:	3330      	adds	r3, #48	@ 0x30
 8015df2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8015df6:	2100      	movs	r1, #0
 8015df8:	4618      	mov	r0, r3
 8015dfa:	f7fe fa79 	bl	80142f0 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8015dfe:	79fb      	ldrb	r3, [r7, #7]
 8015e00:	f003 0320 	and.w	r3, r3, #32
 8015e04:	2b00      	cmp	r3, #0
 8015e06:	d060      	beq.n	8015eca <f_open+0x35a>
 8015e08:	68fb      	ldr	r3, [r7, #12]
 8015e0a:	68db      	ldr	r3, [r3, #12]
 8015e0c:	2b00      	cmp	r3, #0
 8015e0e:	d05c      	beq.n	8015eca <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8015e10:	68fb      	ldr	r3, [r7, #12]
 8015e12:	68da      	ldr	r2, [r3, #12]
 8015e14:	68fb      	ldr	r3, [r7, #12]
 8015e16:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8015e18:	693b      	ldr	r3, [r7, #16]
 8015e1a:	895b      	ldrh	r3, [r3, #10]
 8015e1c:	025b      	lsls	r3, r3, #9
 8015e1e:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8015e20:	68fb      	ldr	r3, [r7, #12]
 8015e22:	689b      	ldr	r3, [r3, #8]
 8015e24:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8015e26:	68fb      	ldr	r3, [r7, #12]
 8015e28:	68db      	ldr	r3, [r3, #12]
 8015e2a:	657b      	str	r3, [r7, #84]	@ 0x54
 8015e2c:	e016      	b.n	8015e5c <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8015e2e:	68fb      	ldr	r3, [r7, #12]
 8015e30:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8015e32:	4618      	mov	r0, r3
 8015e34:	f7fe fd25 	bl	8014882 <get_fat>
 8015e38:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8015e3a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8015e3c:	2b01      	cmp	r3, #1
 8015e3e:	d802      	bhi.n	8015e46 <f_open+0x2d6>
 8015e40:	2302      	movs	r3, #2
 8015e42:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8015e46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8015e48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015e4c:	d102      	bne.n	8015e54 <f_open+0x2e4>
 8015e4e:	2301      	movs	r3, #1
 8015e50:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8015e54:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8015e56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015e58:	1ad3      	subs	r3, r2, r3
 8015e5a:	657b      	str	r3, [r7, #84]	@ 0x54
 8015e5c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015e60:	2b00      	cmp	r3, #0
 8015e62:	d103      	bne.n	8015e6c <f_open+0x2fc>
 8015e64:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8015e66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015e68:	429a      	cmp	r2, r3
 8015e6a:	d8e0      	bhi.n	8015e2e <f_open+0x2be>
				}
				fp->clust = clst;
 8015e6c:	68fb      	ldr	r3, [r7, #12]
 8015e6e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8015e70:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8015e72:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015e76:	2b00      	cmp	r3, #0
 8015e78:	d127      	bne.n	8015eca <f_open+0x35a>
 8015e7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015e7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015e80:	2b00      	cmp	r3, #0
 8015e82:	d022      	beq.n	8015eca <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8015e84:	693b      	ldr	r3, [r7, #16]
 8015e86:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8015e88:	4618      	mov	r0, r3
 8015e8a:	f7fe fcdb 	bl	8014844 <clust2sect>
 8015e8e:	6478      	str	r0, [r7, #68]	@ 0x44
 8015e90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015e92:	2b00      	cmp	r3, #0
 8015e94:	d103      	bne.n	8015e9e <f_open+0x32e>
						res = FR_INT_ERR;
 8015e96:	2302      	movs	r3, #2
 8015e98:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8015e9c:	e015      	b.n	8015eca <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8015e9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015ea0:	0a5a      	lsrs	r2, r3, #9
 8015ea2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015ea4:	441a      	add	r2, r3
 8015ea6:	68fb      	ldr	r3, [r7, #12]
 8015ea8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8015eaa:	693b      	ldr	r3, [r7, #16]
 8015eac:	7858      	ldrb	r0, [r3, #1]
 8015eae:	68fb      	ldr	r3, [r7, #12]
 8015eb0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8015eb4:	68fb      	ldr	r3, [r7, #12]
 8015eb6:	6a1a      	ldr	r2, [r3, #32]
 8015eb8:	2301      	movs	r3, #1
 8015eba:	f7fe f917 	bl	80140ec <disk_read>
 8015ebe:	4603      	mov	r3, r0
 8015ec0:	2b00      	cmp	r3, #0
 8015ec2:	d002      	beq.n	8015eca <f_open+0x35a>
 8015ec4:	2301      	movs	r3, #1
 8015ec6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8015eca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015ece:	2b00      	cmp	r3, #0
 8015ed0:	d002      	beq.n	8015ed8 <f_open+0x368>
 8015ed2:	68fb      	ldr	r3, [r7, #12]
 8015ed4:	2200      	movs	r2, #0
 8015ed6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8015ed8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8015edc:	4618      	mov	r0, r3
 8015ede:	3760      	adds	r7, #96	@ 0x60
 8015ee0:	46bd      	mov	sp, r7
 8015ee2:	bd80      	pop	{r7, pc}

08015ee4 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8015ee4:	b580      	push	{r7, lr}
 8015ee6:	b08c      	sub	sp, #48	@ 0x30
 8015ee8:	af00      	add	r7, sp, #0
 8015eea:	60f8      	str	r0, [r7, #12]
 8015eec:	60b9      	str	r1, [r7, #8]
 8015eee:	607a      	str	r2, [r7, #4]
 8015ef0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8015ef2:	68bb      	ldr	r3, [r7, #8]
 8015ef4:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8015ef6:	683b      	ldr	r3, [r7, #0]
 8015ef8:	2200      	movs	r2, #0
 8015efa:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8015efc:	68fb      	ldr	r3, [r7, #12]
 8015efe:	f107 0210 	add.w	r2, r7, #16
 8015f02:	4611      	mov	r1, r2
 8015f04:	4618      	mov	r0, r3
 8015f06:	f7ff fdb7 	bl	8015a78 <validate>
 8015f0a:	4603      	mov	r3, r0
 8015f0c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8015f10:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015f14:	2b00      	cmp	r3, #0
 8015f16:	d107      	bne.n	8015f28 <f_write+0x44>
 8015f18:	68fb      	ldr	r3, [r7, #12]
 8015f1a:	7d5b      	ldrb	r3, [r3, #21]
 8015f1c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8015f20:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015f24:	2b00      	cmp	r3, #0
 8015f26:	d002      	beq.n	8015f2e <f_write+0x4a>
 8015f28:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015f2c:	e14b      	b.n	80161c6 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8015f2e:	68fb      	ldr	r3, [r7, #12]
 8015f30:	7d1b      	ldrb	r3, [r3, #20]
 8015f32:	f003 0302 	and.w	r3, r3, #2
 8015f36:	2b00      	cmp	r3, #0
 8015f38:	d101      	bne.n	8015f3e <f_write+0x5a>
 8015f3a:	2307      	movs	r3, #7
 8015f3c:	e143      	b.n	80161c6 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8015f3e:	68fb      	ldr	r3, [r7, #12]
 8015f40:	699a      	ldr	r2, [r3, #24]
 8015f42:	687b      	ldr	r3, [r7, #4]
 8015f44:	441a      	add	r2, r3
 8015f46:	68fb      	ldr	r3, [r7, #12]
 8015f48:	699b      	ldr	r3, [r3, #24]
 8015f4a:	429a      	cmp	r2, r3
 8015f4c:	f080 812d 	bcs.w	80161aa <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8015f50:	68fb      	ldr	r3, [r7, #12]
 8015f52:	699b      	ldr	r3, [r3, #24]
 8015f54:	43db      	mvns	r3, r3
 8015f56:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8015f58:	e127      	b.n	80161aa <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8015f5a:	68fb      	ldr	r3, [r7, #12]
 8015f5c:	699b      	ldr	r3, [r3, #24]
 8015f5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015f62:	2b00      	cmp	r3, #0
 8015f64:	f040 80e3 	bne.w	801612e <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8015f68:	68fb      	ldr	r3, [r7, #12]
 8015f6a:	699b      	ldr	r3, [r3, #24]
 8015f6c:	0a5b      	lsrs	r3, r3, #9
 8015f6e:	693a      	ldr	r2, [r7, #16]
 8015f70:	8952      	ldrh	r2, [r2, #10]
 8015f72:	3a01      	subs	r2, #1
 8015f74:	4013      	ands	r3, r2
 8015f76:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8015f78:	69bb      	ldr	r3, [r7, #24]
 8015f7a:	2b00      	cmp	r3, #0
 8015f7c:	d143      	bne.n	8016006 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8015f7e:	68fb      	ldr	r3, [r7, #12]
 8015f80:	699b      	ldr	r3, [r3, #24]
 8015f82:	2b00      	cmp	r3, #0
 8015f84:	d10c      	bne.n	8015fa0 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8015f86:	68fb      	ldr	r3, [r7, #12]
 8015f88:	689b      	ldr	r3, [r3, #8]
 8015f8a:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8015f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f8e:	2b00      	cmp	r3, #0
 8015f90:	d11a      	bne.n	8015fc8 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8015f92:	68fb      	ldr	r3, [r7, #12]
 8015f94:	2100      	movs	r1, #0
 8015f96:	4618      	mov	r0, r3
 8015f98:	f7fe fe69 	bl	8014c6e <create_chain>
 8015f9c:	62b8      	str	r0, [r7, #40]	@ 0x28
 8015f9e:	e013      	b.n	8015fc8 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8015fa0:	68fb      	ldr	r3, [r7, #12]
 8015fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015fa4:	2b00      	cmp	r3, #0
 8015fa6:	d007      	beq.n	8015fb8 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8015fa8:	68fb      	ldr	r3, [r7, #12]
 8015faa:	699b      	ldr	r3, [r3, #24]
 8015fac:	4619      	mov	r1, r3
 8015fae:	68f8      	ldr	r0, [r7, #12]
 8015fb0:	f7fe fef5 	bl	8014d9e <clmt_clust>
 8015fb4:	62b8      	str	r0, [r7, #40]	@ 0x28
 8015fb6:	e007      	b.n	8015fc8 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8015fb8:	68fa      	ldr	r2, [r7, #12]
 8015fba:	68fb      	ldr	r3, [r7, #12]
 8015fbc:	69db      	ldr	r3, [r3, #28]
 8015fbe:	4619      	mov	r1, r3
 8015fc0:	4610      	mov	r0, r2
 8015fc2:	f7fe fe54 	bl	8014c6e <create_chain>
 8015fc6:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8015fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015fca:	2b00      	cmp	r3, #0
 8015fcc:	f000 80f2 	beq.w	80161b4 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8015fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015fd2:	2b01      	cmp	r3, #1
 8015fd4:	d104      	bne.n	8015fe0 <f_write+0xfc>
 8015fd6:	68fb      	ldr	r3, [r7, #12]
 8015fd8:	2202      	movs	r2, #2
 8015fda:	755a      	strb	r2, [r3, #21]
 8015fdc:	2302      	movs	r3, #2
 8015fde:	e0f2      	b.n	80161c6 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8015fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015fe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015fe6:	d104      	bne.n	8015ff2 <f_write+0x10e>
 8015fe8:	68fb      	ldr	r3, [r7, #12]
 8015fea:	2201      	movs	r2, #1
 8015fec:	755a      	strb	r2, [r3, #21]
 8015fee:	2301      	movs	r3, #1
 8015ff0:	e0e9      	b.n	80161c6 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8015ff2:	68fb      	ldr	r3, [r7, #12]
 8015ff4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015ff6:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8015ff8:	68fb      	ldr	r3, [r7, #12]
 8015ffa:	689b      	ldr	r3, [r3, #8]
 8015ffc:	2b00      	cmp	r3, #0
 8015ffe:	d102      	bne.n	8016006 <f_write+0x122>
 8016000:	68fb      	ldr	r3, [r7, #12]
 8016002:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016004:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8016006:	68fb      	ldr	r3, [r7, #12]
 8016008:	7d1b      	ldrb	r3, [r3, #20]
 801600a:	b25b      	sxtb	r3, r3
 801600c:	2b00      	cmp	r3, #0
 801600e:	da18      	bge.n	8016042 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016010:	693b      	ldr	r3, [r7, #16]
 8016012:	7858      	ldrb	r0, [r3, #1]
 8016014:	68fb      	ldr	r3, [r7, #12]
 8016016:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801601a:	68fb      	ldr	r3, [r7, #12]
 801601c:	6a1a      	ldr	r2, [r3, #32]
 801601e:	2301      	movs	r3, #1
 8016020:	f7fe f884 	bl	801412c <disk_write>
 8016024:	4603      	mov	r3, r0
 8016026:	2b00      	cmp	r3, #0
 8016028:	d004      	beq.n	8016034 <f_write+0x150>
 801602a:	68fb      	ldr	r3, [r7, #12]
 801602c:	2201      	movs	r2, #1
 801602e:	755a      	strb	r2, [r3, #21]
 8016030:	2301      	movs	r3, #1
 8016032:	e0c8      	b.n	80161c6 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8016034:	68fb      	ldr	r3, [r7, #12]
 8016036:	7d1b      	ldrb	r3, [r3, #20]
 8016038:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801603c:	b2da      	uxtb	r2, r3
 801603e:	68fb      	ldr	r3, [r7, #12]
 8016040:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8016042:	693a      	ldr	r2, [r7, #16]
 8016044:	68fb      	ldr	r3, [r7, #12]
 8016046:	69db      	ldr	r3, [r3, #28]
 8016048:	4619      	mov	r1, r3
 801604a:	4610      	mov	r0, r2
 801604c:	f7fe fbfa 	bl	8014844 <clust2sect>
 8016050:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8016052:	697b      	ldr	r3, [r7, #20]
 8016054:	2b00      	cmp	r3, #0
 8016056:	d104      	bne.n	8016062 <f_write+0x17e>
 8016058:	68fb      	ldr	r3, [r7, #12]
 801605a:	2202      	movs	r2, #2
 801605c:	755a      	strb	r2, [r3, #21]
 801605e:	2302      	movs	r3, #2
 8016060:	e0b1      	b.n	80161c6 <f_write+0x2e2>
			sect += csect;
 8016062:	697a      	ldr	r2, [r7, #20]
 8016064:	69bb      	ldr	r3, [r7, #24]
 8016066:	4413      	add	r3, r2
 8016068:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 801606a:	687b      	ldr	r3, [r7, #4]
 801606c:	0a5b      	lsrs	r3, r3, #9
 801606e:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8016070:	6a3b      	ldr	r3, [r7, #32]
 8016072:	2b00      	cmp	r3, #0
 8016074:	d03c      	beq.n	80160f0 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8016076:	69ba      	ldr	r2, [r7, #24]
 8016078:	6a3b      	ldr	r3, [r7, #32]
 801607a:	4413      	add	r3, r2
 801607c:	693a      	ldr	r2, [r7, #16]
 801607e:	8952      	ldrh	r2, [r2, #10]
 8016080:	4293      	cmp	r3, r2
 8016082:	d905      	bls.n	8016090 <f_write+0x1ac>
					cc = fs->csize - csect;
 8016084:	693b      	ldr	r3, [r7, #16]
 8016086:	895b      	ldrh	r3, [r3, #10]
 8016088:	461a      	mov	r2, r3
 801608a:	69bb      	ldr	r3, [r7, #24]
 801608c:	1ad3      	subs	r3, r2, r3
 801608e:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016090:	693b      	ldr	r3, [r7, #16]
 8016092:	7858      	ldrb	r0, [r3, #1]
 8016094:	6a3b      	ldr	r3, [r7, #32]
 8016096:	697a      	ldr	r2, [r7, #20]
 8016098:	69f9      	ldr	r1, [r7, #28]
 801609a:	f7fe f847 	bl	801412c <disk_write>
 801609e:	4603      	mov	r3, r0
 80160a0:	2b00      	cmp	r3, #0
 80160a2:	d004      	beq.n	80160ae <f_write+0x1ca>
 80160a4:	68fb      	ldr	r3, [r7, #12]
 80160a6:	2201      	movs	r2, #1
 80160a8:	755a      	strb	r2, [r3, #21]
 80160aa:	2301      	movs	r3, #1
 80160ac:	e08b      	b.n	80161c6 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80160ae:	68fb      	ldr	r3, [r7, #12]
 80160b0:	6a1a      	ldr	r2, [r3, #32]
 80160b2:	697b      	ldr	r3, [r7, #20]
 80160b4:	1ad3      	subs	r3, r2, r3
 80160b6:	6a3a      	ldr	r2, [r7, #32]
 80160b8:	429a      	cmp	r2, r3
 80160ba:	d915      	bls.n	80160e8 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80160bc:	68fb      	ldr	r3, [r7, #12]
 80160be:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80160c2:	68fb      	ldr	r3, [r7, #12]
 80160c4:	6a1a      	ldr	r2, [r3, #32]
 80160c6:	697b      	ldr	r3, [r7, #20]
 80160c8:	1ad3      	subs	r3, r2, r3
 80160ca:	025b      	lsls	r3, r3, #9
 80160cc:	69fa      	ldr	r2, [r7, #28]
 80160ce:	4413      	add	r3, r2
 80160d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80160d4:	4619      	mov	r1, r3
 80160d6:	f7fe f8ea 	bl	80142ae <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80160da:	68fb      	ldr	r3, [r7, #12]
 80160dc:	7d1b      	ldrb	r3, [r3, #20]
 80160de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80160e2:	b2da      	uxtb	r2, r3
 80160e4:	68fb      	ldr	r3, [r7, #12]
 80160e6:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80160e8:	6a3b      	ldr	r3, [r7, #32]
 80160ea:	025b      	lsls	r3, r3, #9
 80160ec:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 80160ee:	e03f      	b.n	8016170 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80160f0:	68fb      	ldr	r3, [r7, #12]
 80160f2:	6a1b      	ldr	r3, [r3, #32]
 80160f4:	697a      	ldr	r2, [r7, #20]
 80160f6:	429a      	cmp	r2, r3
 80160f8:	d016      	beq.n	8016128 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 80160fa:	68fb      	ldr	r3, [r7, #12]
 80160fc:	699a      	ldr	r2, [r3, #24]
 80160fe:	68fb      	ldr	r3, [r7, #12]
 8016100:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8016102:	429a      	cmp	r2, r3
 8016104:	d210      	bcs.n	8016128 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8016106:	693b      	ldr	r3, [r7, #16]
 8016108:	7858      	ldrb	r0, [r3, #1]
 801610a:	68fb      	ldr	r3, [r7, #12]
 801610c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016110:	2301      	movs	r3, #1
 8016112:	697a      	ldr	r2, [r7, #20]
 8016114:	f7fd ffea 	bl	80140ec <disk_read>
 8016118:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 801611a:	2b00      	cmp	r3, #0
 801611c:	d004      	beq.n	8016128 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 801611e:	68fb      	ldr	r3, [r7, #12]
 8016120:	2201      	movs	r2, #1
 8016122:	755a      	strb	r2, [r3, #21]
 8016124:	2301      	movs	r3, #1
 8016126:	e04e      	b.n	80161c6 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8016128:	68fb      	ldr	r3, [r7, #12]
 801612a:	697a      	ldr	r2, [r7, #20]
 801612c:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 801612e:	68fb      	ldr	r3, [r7, #12]
 8016130:	699b      	ldr	r3, [r3, #24]
 8016132:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016136:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 801613a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 801613c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801613e:	687b      	ldr	r3, [r7, #4]
 8016140:	429a      	cmp	r2, r3
 8016142:	d901      	bls.n	8016148 <f_write+0x264>
 8016144:	687b      	ldr	r3, [r7, #4]
 8016146:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8016148:	68fb      	ldr	r3, [r7, #12]
 801614a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801614e:	68fb      	ldr	r3, [r7, #12]
 8016150:	699b      	ldr	r3, [r3, #24]
 8016152:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016156:	4413      	add	r3, r2
 8016158:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801615a:	69f9      	ldr	r1, [r7, #28]
 801615c:	4618      	mov	r0, r3
 801615e:	f7fe f8a6 	bl	80142ae <mem_cpy>
		fp->flag |= FA_DIRTY;
 8016162:	68fb      	ldr	r3, [r7, #12]
 8016164:	7d1b      	ldrb	r3, [r3, #20]
 8016166:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801616a:	b2da      	uxtb	r2, r3
 801616c:	68fb      	ldr	r3, [r7, #12]
 801616e:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8016170:	69fa      	ldr	r2, [r7, #28]
 8016172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016174:	4413      	add	r3, r2
 8016176:	61fb      	str	r3, [r7, #28]
 8016178:	68fb      	ldr	r3, [r7, #12]
 801617a:	699a      	ldr	r2, [r3, #24]
 801617c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801617e:	441a      	add	r2, r3
 8016180:	68fb      	ldr	r3, [r7, #12]
 8016182:	619a      	str	r2, [r3, #24]
 8016184:	68fb      	ldr	r3, [r7, #12]
 8016186:	68da      	ldr	r2, [r3, #12]
 8016188:	68fb      	ldr	r3, [r7, #12]
 801618a:	699b      	ldr	r3, [r3, #24]
 801618c:	429a      	cmp	r2, r3
 801618e:	bf38      	it	cc
 8016190:	461a      	movcc	r2, r3
 8016192:	68fb      	ldr	r3, [r7, #12]
 8016194:	60da      	str	r2, [r3, #12]
 8016196:	683b      	ldr	r3, [r7, #0]
 8016198:	681a      	ldr	r2, [r3, #0]
 801619a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801619c:	441a      	add	r2, r3
 801619e:	683b      	ldr	r3, [r7, #0]
 80161a0:	601a      	str	r2, [r3, #0]
 80161a2:	687a      	ldr	r2, [r7, #4]
 80161a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80161a6:	1ad3      	subs	r3, r2, r3
 80161a8:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80161aa:	687b      	ldr	r3, [r7, #4]
 80161ac:	2b00      	cmp	r3, #0
 80161ae:	f47f aed4 	bne.w	8015f5a <f_write+0x76>
 80161b2:	e000      	b.n	80161b6 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80161b4:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80161b6:	68fb      	ldr	r3, [r7, #12]
 80161b8:	7d1b      	ldrb	r3, [r3, #20]
 80161ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80161be:	b2da      	uxtb	r2, r3
 80161c0:	68fb      	ldr	r3, [r7, #12]
 80161c2:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80161c4:	2300      	movs	r3, #0
}
 80161c6:	4618      	mov	r0, r3
 80161c8:	3730      	adds	r7, #48	@ 0x30
 80161ca:	46bd      	mov	sp, r7
 80161cc:	bd80      	pop	{r7, pc}

080161ce <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80161ce:	b580      	push	{r7, lr}
 80161d0:	b086      	sub	sp, #24
 80161d2:	af00      	add	r7, sp, #0
 80161d4:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80161d6:	687b      	ldr	r3, [r7, #4]
 80161d8:	f107 0208 	add.w	r2, r7, #8
 80161dc:	4611      	mov	r1, r2
 80161de:	4618      	mov	r0, r3
 80161e0:	f7ff fc4a 	bl	8015a78 <validate>
 80161e4:	4603      	mov	r3, r0
 80161e6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80161e8:	7dfb      	ldrb	r3, [r7, #23]
 80161ea:	2b00      	cmp	r3, #0
 80161ec:	d168      	bne.n	80162c0 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80161ee:	687b      	ldr	r3, [r7, #4]
 80161f0:	7d1b      	ldrb	r3, [r3, #20]
 80161f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80161f6:	2b00      	cmp	r3, #0
 80161f8:	d062      	beq.n	80162c0 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80161fa:	687b      	ldr	r3, [r7, #4]
 80161fc:	7d1b      	ldrb	r3, [r3, #20]
 80161fe:	b25b      	sxtb	r3, r3
 8016200:	2b00      	cmp	r3, #0
 8016202:	da15      	bge.n	8016230 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8016204:	68bb      	ldr	r3, [r7, #8]
 8016206:	7858      	ldrb	r0, [r3, #1]
 8016208:	687b      	ldr	r3, [r7, #4]
 801620a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801620e:	687b      	ldr	r3, [r7, #4]
 8016210:	6a1a      	ldr	r2, [r3, #32]
 8016212:	2301      	movs	r3, #1
 8016214:	f7fd ff8a 	bl	801412c <disk_write>
 8016218:	4603      	mov	r3, r0
 801621a:	2b00      	cmp	r3, #0
 801621c:	d001      	beq.n	8016222 <f_sync+0x54>
 801621e:	2301      	movs	r3, #1
 8016220:	e04f      	b.n	80162c2 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8016222:	687b      	ldr	r3, [r7, #4]
 8016224:	7d1b      	ldrb	r3, [r3, #20]
 8016226:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801622a:	b2da      	uxtb	r2, r3
 801622c:	687b      	ldr	r3, [r7, #4]
 801622e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8016230:	f7f8 f9c0 	bl	800e5b4 <get_fattime>
 8016234:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8016236:	68ba      	ldr	r2, [r7, #8]
 8016238:	687b      	ldr	r3, [r7, #4]
 801623a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801623c:	4619      	mov	r1, r3
 801623e:	4610      	mov	r0, r2
 8016240:	f7fe fa64 	bl	801470c <move_window>
 8016244:	4603      	mov	r3, r0
 8016246:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8016248:	7dfb      	ldrb	r3, [r7, #23]
 801624a:	2b00      	cmp	r3, #0
 801624c:	d138      	bne.n	80162c0 <f_sync+0xf2>
					dir = fp->dir_ptr;
 801624e:	687b      	ldr	r3, [r7, #4]
 8016250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016252:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8016254:	68fb      	ldr	r3, [r7, #12]
 8016256:	330b      	adds	r3, #11
 8016258:	781a      	ldrb	r2, [r3, #0]
 801625a:	68fb      	ldr	r3, [r7, #12]
 801625c:	330b      	adds	r3, #11
 801625e:	f042 0220 	orr.w	r2, r2, #32
 8016262:	b2d2      	uxtb	r2, r2
 8016264:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8016266:	687b      	ldr	r3, [r7, #4]
 8016268:	6818      	ldr	r0, [r3, #0]
 801626a:	687b      	ldr	r3, [r7, #4]
 801626c:	689b      	ldr	r3, [r3, #8]
 801626e:	461a      	mov	r2, r3
 8016270:	68f9      	ldr	r1, [r7, #12]
 8016272:	f7fe ff6e 	bl	8015152 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8016276:	68fb      	ldr	r3, [r7, #12]
 8016278:	f103 021c 	add.w	r2, r3, #28
 801627c:	687b      	ldr	r3, [r7, #4]
 801627e:	68db      	ldr	r3, [r3, #12]
 8016280:	4619      	mov	r1, r3
 8016282:	4610      	mov	r0, r2
 8016284:	f7fd ffe7 	bl	8014256 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8016288:	68fb      	ldr	r3, [r7, #12]
 801628a:	3316      	adds	r3, #22
 801628c:	6939      	ldr	r1, [r7, #16]
 801628e:	4618      	mov	r0, r3
 8016290:	f7fd ffe1 	bl	8014256 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8016294:	68fb      	ldr	r3, [r7, #12]
 8016296:	3312      	adds	r3, #18
 8016298:	2100      	movs	r1, #0
 801629a:	4618      	mov	r0, r3
 801629c:	f7fd ffc0 	bl	8014220 <st_word>
					fs->wflag = 1;
 80162a0:	68bb      	ldr	r3, [r7, #8]
 80162a2:	2201      	movs	r2, #1
 80162a4:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80162a6:	68bb      	ldr	r3, [r7, #8]
 80162a8:	4618      	mov	r0, r3
 80162aa:	f7fe fa5d 	bl	8014768 <sync_fs>
 80162ae:	4603      	mov	r3, r0
 80162b0:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80162b2:	687b      	ldr	r3, [r7, #4]
 80162b4:	7d1b      	ldrb	r3, [r3, #20]
 80162b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80162ba:	b2da      	uxtb	r2, r3
 80162bc:	687b      	ldr	r3, [r7, #4]
 80162be:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80162c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80162c2:	4618      	mov	r0, r3
 80162c4:	3718      	adds	r7, #24
 80162c6:	46bd      	mov	sp, r7
 80162c8:	bd80      	pop	{r7, pc}

080162ca <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80162ca:	b580      	push	{r7, lr}
 80162cc:	b084      	sub	sp, #16
 80162ce:	af00      	add	r7, sp, #0
 80162d0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80162d2:	6878      	ldr	r0, [r7, #4]
 80162d4:	f7ff ff7b 	bl	80161ce <f_sync>
 80162d8:	4603      	mov	r3, r0
 80162da:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80162dc:	7bfb      	ldrb	r3, [r7, #15]
 80162de:	2b00      	cmp	r3, #0
 80162e0:	d118      	bne.n	8016314 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80162e2:	687b      	ldr	r3, [r7, #4]
 80162e4:	f107 0208 	add.w	r2, r7, #8
 80162e8:	4611      	mov	r1, r2
 80162ea:	4618      	mov	r0, r3
 80162ec:	f7ff fbc4 	bl	8015a78 <validate>
 80162f0:	4603      	mov	r3, r0
 80162f2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80162f4:	7bfb      	ldrb	r3, [r7, #15]
 80162f6:	2b00      	cmp	r3, #0
 80162f8:	d10c      	bne.n	8016314 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80162fa:	687b      	ldr	r3, [r7, #4]
 80162fc:	691b      	ldr	r3, [r3, #16]
 80162fe:	4618      	mov	r0, r3
 8016300:	f7fe f960 	bl	80145c4 <dec_lock>
 8016304:	4603      	mov	r3, r0
 8016306:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8016308:	7bfb      	ldrb	r3, [r7, #15]
 801630a:	2b00      	cmp	r3, #0
 801630c:	d102      	bne.n	8016314 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 801630e:	687b      	ldr	r3, [r7, #4]
 8016310:	2200      	movs	r2, #0
 8016312:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8016314:	7bfb      	ldrb	r3, [r7, #15]
}
 8016316:	4618      	mov	r0, r3
 8016318:	3710      	adds	r7, #16
 801631a:	46bd      	mov	sp, r7
 801631c:	bd80      	pop	{r7, pc}

0801631e <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 801631e:	b580      	push	{r7, lr}
 8016320:	b090      	sub	sp, #64	@ 0x40
 8016322:	af00      	add	r7, sp, #0
 8016324:	6078      	str	r0, [r7, #4]
 8016326:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8016328:	687b      	ldr	r3, [r7, #4]
 801632a:	f107 0208 	add.w	r2, r7, #8
 801632e:	4611      	mov	r1, r2
 8016330:	4618      	mov	r0, r3
 8016332:	f7ff fba1 	bl	8015a78 <validate>
 8016336:	4603      	mov	r3, r0
 8016338:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 801633c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8016340:	2b00      	cmp	r3, #0
 8016342:	d103      	bne.n	801634c <f_lseek+0x2e>
 8016344:	687b      	ldr	r3, [r7, #4]
 8016346:	7d5b      	ldrb	r3, [r3, #21]
 8016348:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 801634c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8016350:	2b00      	cmp	r3, #0
 8016352:	d002      	beq.n	801635a <f_lseek+0x3c>
 8016354:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8016358:	e1e6      	b.n	8016728 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 801635a:	687b      	ldr	r3, [r7, #4]
 801635c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801635e:	2b00      	cmp	r3, #0
 8016360:	f000 80d1 	beq.w	8016506 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8016364:	683b      	ldr	r3, [r7, #0]
 8016366:	f1b3 3fff 	cmp.w	r3, #4294967295
 801636a:	d15a      	bne.n	8016422 <f_lseek+0x104>
			tbl = fp->cltbl;
 801636c:	687b      	ldr	r3, [r7, #4]
 801636e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016370:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8016372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016374:	1d1a      	adds	r2, r3, #4
 8016376:	627a      	str	r2, [r7, #36]	@ 0x24
 8016378:	681b      	ldr	r3, [r3, #0]
 801637a:	617b      	str	r3, [r7, #20]
 801637c:	2302      	movs	r3, #2
 801637e:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8016380:	687b      	ldr	r3, [r7, #4]
 8016382:	689b      	ldr	r3, [r3, #8]
 8016384:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 8016386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016388:	2b00      	cmp	r3, #0
 801638a:	d03a      	beq.n	8016402 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 801638c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801638e:	613b      	str	r3, [r7, #16]
 8016390:	2300      	movs	r3, #0
 8016392:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8016394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016396:	3302      	adds	r3, #2
 8016398:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 801639a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801639c:	60fb      	str	r3, [r7, #12]
 801639e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80163a0:	3301      	adds	r3, #1
 80163a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 80163a4:	687b      	ldr	r3, [r7, #4]
 80163a6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80163a8:	4618      	mov	r0, r3
 80163aa:	f7fe fa6a 	bl	8014882 <get_fat>
 80163ae:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 80163b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80163b2:	2b01      	cmp	r3, #1
 80163b4:	d804      	bhi.n	80163c0 <f_lseek+0xa2>
 80163b6:	687b      	ldr	r3, [r7, #4]
 80163b8:	2202      	movs	r2, #2
 80163ba:	755a      	strb	r2, [r3, #21]
 80163bc:	2302      	movs	r3, #2
 80163be:	e1b3      	b.n	8016728 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80163c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80163c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80163c6:	d104      	bne.n	80163d2 <f_lseek+0xb4>
 80163c8:	687b      	ldr	r3, [r7, #4]
 80163ca:	2201      	movs	r2, #1
 80163cc:	755a      	strb	r2, [r3, #21]
 80163ce:	2301      	movs	r3, #1
 80163d0:	e1aa      	b.n	8016728 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 80163d2:	68fb      	ldr	r3, [r7, #12]
 80163d4:	3301      	adds	r3, #1
 80163d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80163d8:	429a      	cmp	r2, r3
 80163da:	d0de      	beq.n	801639a <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80163dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80163de:	697b      	ldr	r3, [r7, #20]
 80163e0:	429a      	cmp	r2, r3
 80163e2:	d809      	bhi.n	80163f8 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 80163e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80163e6:	1d1a      	adds	r2, r3, #4
 80163e8:	627a      	str	r2, [r7, #36]	@ 0x24
 80163ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80163ec:	601a      	str	r2, [r3, #0]
 80163ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80163f0:	1d1a      	adds	r2, r3, #4
 80163f2:	627a      	str	r2, [r7, #36]	@ 0x24
 80163f4:	693a      	ldr	r2, [r7, #16]
 80163f6:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 80163f8:	68bb      	ldr	r3, [r7, #8]
 80163fa:	695b      	ldr	r3, [r3, #20]
 80163fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80163fe:	429a      	cmp	r2, r3
 8016400:	d3c4      	bcc.n	801638c <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8016402:	687b      	ldr	r3, [r7, #4]
 8016404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016406:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016408:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 801640a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801640c:	697b      	ldr	r3, [r7, #20]
 801640e:	429a      	cmp	r2, r3
 8016410:	d803      	bhi.n	801641a <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8016412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016414:	2200      	movs	r2, #0
 8016416:	601a      	str	r2, [r3, #0]
 8016418:	e184      	b.n	8016724 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 801641a:	2311      	movs	r3, #17
 801641c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8016420:	e180      	b.n	8016724 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8016422:	687b      	ldr	r3, [r7, #4]
 8016424:	68db      	ldr	r3, [r3, #12]
 8016426:	683a      	ldr	r2, [r7, #0]
 8016428:	429a      	cmp	r2, r3
 801642a:	d902      	bls.n	8016432 <f_lseek+0x114>
 801642c:	687b      	ldr	r3, [r7, #4]
 801642e:	68db      	ldr	r3, [r3, #12]
 8016430:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8016432:	687b      	ldr	r3, [r7, #4]
 8016434:	683a      	ldr	r2, [r7, #0]
 8016436:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8016438:	683b      	ldr	r3, [r7, #0]
 801643a:	2b00      	cmp	r3, #0
 801643c:	f000 8172 	beq.w	8016724 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8016440:	683b      	ldr	r3, [r7, #0]
 8016442:	3b01      	subs	r3, #1
 8016444:	4619      	mov	r1, r3
 8016446:	6878      	ldr	r0, [r7, #4]
 8016448:	f7fe fca9 	bl	8014d9e <clmt_clust>
 801644c:	4602      	mov	r2, r0
 801644e:	687b      	ldr	r3, [r7, #4]
 8016450:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8016452:	68ba      	ldr	r2, [r7, #8]
 8016454:	687b      	ldr	r3, [r7, #4]
 8016456:	69db      	ldr	r3, [r3, #28]
 8016458:	4619      	mov	r1, r3
 801645a:	4610      	mov	r0, r2
 801645c:	f7fe f9f2 	bl	8014844 <clust2sect>
 8016460:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8016462:	69bb      	ldr	r3, [r7, #24]
 8016464:	2b00      	cmp	r3, #0
 8016466:	d104      	bne.n	8016472 <f_lseek+0x154>
 8016468:	687b      	ldr	r3, [r7, #4]
 801646a:	2202      	movs	r2, #2
 801646c:	755a      	strb	r2, [r3, #21]
 801646e:	2302      	movs	r3, #2
 8016470:	e15a      	b.n	8016728 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8016472:	683b      	ldr	r3, [r7, #0]
 8016474:	3b01      	subs	r3, #1
 8016476:	0a5b      	lsrs	r3, r3, #9
 8016478:	68ba      	ldr	r2, [r7, #8]
 801647a:	8952      	ldrh	r2, [r2, #10]
 801647c:	3a01      	subs	r2, #1
 801647e:	4013      	ands	r3, r2
 8016480:	69ba      	ldr	r2, [r7, #24]
 8016482:	4413      	add	r3, r2
 8016484:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8016486:	687b      	ldr	r3, [r7, #4]
 8016488:	699b      	ldr	r3, [r3, #24]
 801648a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801648e:	2b00      	cmp	r3, #0
 8016490:	f000 8148 	beq.w	8016724 <f_lseek+0x406>
 8016494:	687b      	ldr	r3, [r7, #4]
 8016496:	6a1b      	ldr	r3, [r3, #32]
 8016498:	69ba      	ldr	r2, [r7, #24]
 801649a:	429a      	cmp	r2, r3
 801649c:	f000 8142 	beq.w	8016724 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80164a0:	687b      	ldr	r3, [r7, #4]
 80164a2:	7d1b      	ldrb	r3, [r3, #20]
 80164a4:	b25b      	sxtb	r3, r3
 80164a6:	2b00      	cmp	r3, #0
 80164a8:	da18      	bge.n	80164dc <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80164aa:	68bb      	ldr	r3, [r7, #8]
 80164ac:	7858      	ldrb	r0, [r3, #1]
 80164ae:	687b      	ldr	r3, [r7, #4]
 80164b0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80164b4:	687b      	ldr	r3, [r7, #4]
 80164b6:	6a1a      	ldr	r2, [r3, #32]
 80164b8:	2301      	movs	r3, #1
 80164ba:	f7fd fe37 	bl	801412c <disk_write>
 80164be:	4603      	mov	r3, r0
 80164c0:	2b00      	cmp	r3, #0
 80164c2:	d004      	beq.n	80164ce <f_lseek+0x1b0>
 80164c4:	687b      	ldr	r3, [r7, #4]
 80164c6:	2201      	movs	r2, #1
 80164c8:	755a      	strb	r2, [r3, #21]
 80164ca:	2301      	movs	r3, #1
 80164cc:	e12c      	b.n	8016728 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 80164ce:	687b      	ldr	r3, [r7, #4]
 80164d0:	7d1b      	ldrb	r3, [r3, #20]
 80164d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80164d6:	b2da      	uxtb	r2, r3
 80164d8:	687b      	ldr	r3, [r7, #4]
 80164da:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 80164dc:	68bb      	ldr	r3, [r7, #8]
 80164de:	7858      	ldrb	r0, [r3, #1]
 80164e0:	687b      	ldr	r3, [r7, #4]
 80164e2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80164e6:	2301      	movs	r3, #1
 80164e8:	69ba      	ldr	r2, [r7, #24]
 80164ea:	f7fd fdff 	bl	80140ec <disk_read>
 80164ee:	4603      	mov	r3, r0
 80164f0:	2b00      	cmp	r3, #0
 80164f2:	d004      	beq.n	80164fe <f_lseek+0x1e0>
 80164f4:	687b      	ldr	r3, [r7, #4]
 80164f6:	2201      	movs	r2, #1
 80164f8:	755a      	strb	r2, [r3, #21]
 80164fa:	2301      	movs	r3, #1
 80164fc:	e114      	b.n	8016728 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 80164fe:	687b      	ldr	r3, [r7, #4]
 8016500:	69ba      	ldr	r2, [r7, #24]
 8016502:	621a      	str	r2, [r3, #32]
 8016504:	e10e      	b.n	8016724 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8016506:	687b      	ldr	r3, [r7, #4]
 8016508:	68db      	ldr	r3, [r3, #12]
 801650a:	683a      	ldr	r2, [r7, #0]
 801650c:	429a      	cmp	r2, r3
 801650e:	d908      	bls.n	8016522 <f_lseek+0x204>
 8016510:	687b      	ldr	r3, [r7, #4]
 8016512:	7d1b      	ldrb	r3, [r3, #20]
 8016514:	f003 0302 	and.w	r3, r3, #2
 8016518:	2b00      	cmp	r3, #0
 801651a:	d102      	bne.n	8016522 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 801651c:	687b      	ldr	r3, [r7, #4]
 801651e:	68db      	ldr	r3, [r3, #12]
 8016520:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8016522:	687b      	ldr	r3, [r7, #4]
 8016524:	699b      	ldr	r3, [r3, #24]
 8016526:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8016528:	2300      	movs	r3, #0
 801652a:	637b      	str	r3, [r7, #52]	@ 0x34
 801652c:	687b      	ldr	r3, [r7, #4]
 801652e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016530:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8016532:	683b      	ldr	r3, [r7, #0]
 8016534:	2b00      	cmp	r3, #0
 8016536:	f000 80a7 	beq.w	8016688 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 801653a:	68bb      	ldr	r3, [r7, #8]
 801653c:	895b      	ldrh	r3, [r3, #10]
 801653e:	025b      	lsls	r3, r3, #9
 8016540:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8016542:	6a3b      	ldr	r3, [r7, #32]
 8016544:	2b00      	cmp	r3, #0
 8016546:	d01b      	beq.n	8016580 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8016548:	683b      	ldr	r3, [r7, #0]
 801654a:	1e5a      	subs	r2, r3, #1
 801654c:	69fb      	ldr	r3, [r7, #28]
 801654e:	fbb2 f2f3 	udiv	r2, r2, r3
 8016552:	6a3b      	ldr	r3, [r7, #32]
 8016554:	1e59      	subs	r1, r3, #1
 8016556:	69fb      	ldr	r3, [r7, #28]
 8016558:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 801655c:	429a      	cmp	r2, r3
 801655e:	d30f      	bcc.n	8016580 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8016560:	6a3b      	ldr	r3, [r7, #32]
 8016562:	1e5a      	subs	r2, r3, #1
 8016564:	69fb      	ldr	r3, [r7, #28]
 8016566:	425b      	negs	r3, r3
 8016568:	401a      	ands	r2, r3
 801656a:	687b      	ldr	r3, [r7, #4]
 801656c:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 801656e:	687b      	ldr	r3, [r7, #4]
 8016570:	699b      	ldr	r3, [r3, #24]
 8016572:	683a      	ldr	r2, [r7, #0]
 8016574:	1ad3      	subs	r3, r2, r3
 8016576:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8016578:	687b      	ldr	r3, [r7, #4]
 801657a:	69db      	ldr	r3, [r3, #28]
 801657c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801657e:	e022      	b.n	80165c6 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8016580:	687b      	ldr	r3, [r7, #4]
 8016582:	689b      	ldr	r3, [r3, #8]
 8016584:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8016586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016588:	2b00      	cmp	r3, #0
 801658a:	d119      	bne.n	80165c0 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 801658c:	687b      	ldr	r3, [r7, #4]
 801658e:	2100      	movs	r1, #0
 8016590:	4618      	mov	r0, r3
 8016592:	f7fe fb6c 	bl	8014c6e <create_chain>
 8016596:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8016598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801659a:	2b01      	cmp	r3, #1
 801659c:	d104      	bne.n	80165a8 <f_lseek+0x28a>
 801659e:	687b      	ldr	r3, [r7, #4]
 80165a0:	2202      	movs	r2, #2
 80165a2:	755a      	strb	r2, [r3, #21]
 80165a4:	2302      	movs	r3, #2
 80165a6:	e0bf      	b.n	8016728 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80165a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80165aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80165ae:	d104      	bne.n	80165ba <f_lseek+0x29c>
 80165b0:	687b      	ldr	r3, [r7, #4]
 80165b2:	2201      	movs	r2, #1
 80165b4:	755a      	strb	r2, [r3, #21]
 80165b6:	2301      	movs	r3, #1
 80165b8:	e0b6      	b.n	8016728 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 80165ba:	687b      	ldr	r3, [r7, #4]
 80165bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80165be:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 80165c0:	687b      	ldr	r3, [r7, #4]
 80165c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80165c4:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 80165c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80165c8:	2b00      	cmp	r3, #0
 80165ca:	d05d      	beq.n	8016688 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 80165cc:	e03a      	b.n	8016644 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 80165ce:	683a      	ldr	r2, [r7, #0]
 80165d0:	69fb      	ldr	r3, [r7, #28]
 80165d2:	1ad3      	subs	r3, r2, r3
 80165d4:	603b      	str	r3, [r7, #0]
 80165d6:	687b      	ldr	r3, [r7, #4]
 80165d8:	699a      	ldr	r2, [r3, #24]
 80165da:	69fb      	ldr	r3, [r7, #28]
 80165dc:	441a      	add	r2, r3
 80165de:	687b      	ldr	r3, [r7, #4]
 80165e0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 80165e2:	687b      	ldr	r3, [r7, #4]
 80165e4:	7d1b      	ldrb	r3, [r3, #20]
 80165e6:	f003 0302 	and.w	r3, r3, #2
 80165ea:	2b00      	cmp	r3, #0
 80165ec:	d00b      	beq.n	8016606 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 80165ee:	687b      	ldr	r3, [r7, #4]
 80165f0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80165f2:	4618      	mov	r0, r3
 80165f4:	f7fe fb3b 	bl	8014c6e <create_chain>
 80165f8:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 80165fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80165fc:	2b00      	cmp	r3, #0
 80165fe:	d108      	bne.n	8016612 <f_lseek+0x2f4>
							ofs = 0; break;
 8016600:	2300      	movs	r3, #0
 8016602:	603b      	str	r3, [r7, #0]
 8016604:	e022      	b.n	801664c <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8016606:	687b      	ldr	r3, [r7, #4]
 8016608:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801660a:	4618      	mov	r0, r3
 801660c:	f7fe f939 	bl	8014882 <get_fat>
 8016610:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016618:	d104      	bne.n	8016624 <f_lseek+0x306>
 801661a:	687b      	ldr	r3, [r7, #4]
 801661c:	2201      	movs	r2, #1
 801661e:	755a      	strb	r2, [r3, #21]
 8016620:	2301      	movs	r3, #1
 8016622:	e081      	b.n	8016728 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8016624:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016626:	2b01      	cmp	r3, #1
 8016628:	d904      	bls.n	8016634 <f_lseek+0x316>
 801662a:	68bb      	ldr	r3, [r7, #8]
 801662c:	695b      	ldr	r3, [r3, #20]
 801662e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016630:	429a      	cmp	r2, r3
 8016632:	d304      	bcc.n	801663e <f_lseek+0x320>
 8016634:	687b      	ldr	r3, [r7, #4]
 8016636:	2202      	movs	r2, #2
 8016638:	755a      	strb	r2, [r3, #21]
 801663a:	2302      	movs	r3, #2
 801663c:	e074      	b.n	8016728 <f_lseek+0x40a>
					fp->clust = clst;
 801663e:	687b      	ldr	r3, [r7, #4]
 8016640:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016642:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8016644:	683a      	ldr	r2, [r7, #0]
 8016646:	69fb      	ldr	r3, [r7, #28]
 8016648:	429a      	cmp	r2, r3
 801664a:	d8c0      	bhi.n	80165ce <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 801664c:	687b      	ldr	r3, [r7, #4]
 801664e:	699a      	ldr	r2, [r3, #24]
 8016650:	683b      	ldr	r3, [r7, #0]
 8016652:	441a      	add	r2, r3
 8016654:	687b      	ldr	r3, [r7, #4]
 8016656:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8016658:	683b      	ldr	r3, [r7, #0]
 801665a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801665e:	2b00      	cmp	r3, #0
 8016660:	d012      	beq.n	8016688 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8016662:	68bb      	ldr	r3, [r7, #8]
 8016664:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016666:	4618      	mov	r0, r3
 8016668:	f7fe f8ec 	bl	8014844 <clust2sect>
 801666c:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 801666e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016670:	2b00      	cmp	r3, #0
 8016672:	d104      	bne.n	801667e <f_lseek+0x360>
 8016674:	687b      	ldr	r3, [r7, #4]
 8016676:	2202      	movs	r2, #2
 8016678:	755a      	strb	r2, [r3, #21]
 801667a:	2302      	movs	r3, #2
 801667c:	e054      	b.n	8016728 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 801667e:	683b      	ldr	r3, [r7, #0]
 8016680:	0a5b      	lsrs	r3, r3, #9
 8016682:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016684:	4413      	add	r3, r2
 8016686:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8016688:	687b      	ldr	r3, [r7, #4]
 801668a:	699a      	ldr	r2, [r3, #24]
 801668c:	687b      	ldr	r3, [r7, #4]
 801668e:	68db      	ldr	r3, [r3, #12]
 8016690:	429a      	cmp	r2, r3
 8016692:	d90a      	bls.n	80166aa <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8016694:	687b      	ldr	r3, [r7, #4]
 8016696:	699a      	ldr	r2, [r3, #24]
 8016698:	687b      	ldr	r3, [r7, #4]
 801669a:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 801669c:	687b      	ldr	r3, [r7, #4]
 801669e:	7d1b      	ldrb	r3, [r3, #20]
 80166a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80166a4:	b2da      	uxtb	r2, r3
 80166a6:	687b      	ldr	r3, [r7, #4]
 80166a8:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 80166aa:	687b      	ldr	r3, [r7, #4]
 80166ac:	699b      	ldr	r3, [r3, #24]
 80166ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80166b2:	2b00      	cmp	r3, #0
 80166b4:	d036      	beq.n	8016724 <f_lseek+0x406>
 80166b6:	687b      	ldr	r3, [r7, #4]
 80166b8:	6a1b      	ldr	r3, [r3, #32]
 80166ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80166bc:	429a      	cmp	r2, r3
 80166be:	d031      	beq.n	8016724 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 80166c0:	687b      	ldr	r3, [r7, #4]
 80166c2:	7d1b      	ldrb	r3, [r3, #20]
 80166c4:	b25b      	sxtb	r3, r3
 80166c6:	2b00      	cmp	r3, #0
 80166c8:	da18      	bge.n	80166fc <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80166ca:	68bb      	ldr	r3, [r7, #8]
 80166cc:	7858      	ldrb	r0, [r3, #1]
 80166ce:	687b      	ldr	r3, [r7, #4]
 80166d0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80166d4:	687b      	ldr	r3, [r7, #4]
 80166d6:	6a1a      	ldr	r2, [r3, #32]
 80166d8:	2301      	movs	r3, #1
 80166da:	f7fd fd27 	bl	801412c <disk_write>
 80166de:	4603      	mov	r3, r0
 80166e0:	2b00      	cmp	r3, #0
 80166e2:	d004      	beq.n	80166ee <f_lseek+0x3d0>
 80166e4:	687b      	ldr	r3, [r7, #4]
 80166e6:	2201      	movs	r2, #1
 80166e8:	755a      	strb	r2, [r3, #21]
 80166ea:	2301      	movs	r3, #1
 80166ec:	e01c      	b.n	8016728 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 80166ee:	687b      	ldr	r3, [r7, #4]
 80166f0:	7d1b      	ldrb	r3, [r3, #20]
 80166f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80166f6:	b2da      	uxtb	r2, r3
 80166f8:	687b      	ldr	r3, [r7, #4]
 80166fa:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80166fc:	68bb      	ldr	r3, [r7, #8]
 80166fe:	7858      	ldrb	r0, [r3, #1]
 8016700:	687b      	ldr	r3, [r7, #4]
 8016702:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016706:	2301      	movs	r3, #1
 8016708:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801670a:	f7fd fcef 	bl	80140ec <disk_read>
 801670e:	4603      	mov	r3, r0
 8016710:	2b00      	cmp	r3, #0
 8016712:	d004      	beq.n	801671e <f_lseek+0x400>
 8016714:	687b      	ldr	r3, [r7, #4]
 8016716:	2201      	movs	r2, #1
 8016718:	755a      	strb	r2, [r3, #21]
 801671a:	2301      	movs	r3, #1
 801671c:	e004      	b.n	8016728 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 801671e:	687b      	ldr	r3, [r7, #4]
 8016720:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016722:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8016724:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8016728:	4618      	mov	r0, r3
 801672a:	3740      	adds	r7, #64	@ 0x40
 801672c:	46bd      	mov	sp, r7
 801672e:	bd80      	pop	{r7, pc}

08016730 <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 8016730:	b590      	push	{r4, r7, lr}
 8016732:	b09d      	sub	sp, #116	@ 0x74
 8016734:	af00      	add	r7, sp, #0
 8016736:	60f8      	str	r0, [r7, #12]
 8016738:	607a      	str	r2, [r7, #4]
 801673a:	603b      	str	r3, [r7, #0]
 801673c:	460b      	mov	r3, r1
 801673e:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 8016740:	2301      	movs	r3, #1
 8016742:	647b      	str	r3, [r7, #68]	@ 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 8016744:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8016748:	643b      	str	r3, [r7, #64]	@ 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 801674a:	f107 030c 	add.w	r3, r7, #12
 801674e:	4618      	mov	r0, r3
 8016750:	f7fe feab 	bl	80154aa <get_ldnumber>
 8016754:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8016756:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016758:	2b00      	cmp	r3, #0
 801675a:	da02      	bge.n	8016762 <f_mkfs+0x32>
 801675c:	230b      	movs	r3, #11
 801675e:	f000 bc0d 	b.w	8016f7c <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 8016762:	4a94      	ldr	r2, [pc, #592]	@ (80169b4 <f_mkfs+0x284>)
 8016764:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016766:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801676a:	2b00      	cmp	r3, #0
 801676c:	d005      	beq.n	801677a <f_mkfs+0x4a>
 801676e:	4a91      	ldr	r2, [pc, #580]	@ (80169b4 <f_mkfs+0x284>)
 8016770:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016772:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016776:	2200      	movs	r2, #0
 8016778:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 801677a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801677c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 8016780:	2300      	movs	r3, #0
 8016782:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 8016786:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 801678a:	4618      	mov	r0, r3
 801678c:	f7fd fc86 	bl	801409c <disk_initialize>
 8016790:	4603      	mov	r3, r0
 8016792:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 8016796:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 801679a:	f003 0301 	and.w	r3, r3, #1
 801679e:	2b00      	cmp	r3, #0
 80167a0:	d001      	beq.n	80167a6 <f_mkfs+0x76>
 80167a2:	2303      	movs	r3, #3
 80167a4:	e3ea      	b.n	8016f7c <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 80167a6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80167aa:	f003 0304 	and.w	r3, r3, #4
 80167ae:	2b00      	cmp	r3, #0
 80167b0:	d001      	beq.n	80167b6 <f_mkfs+0x86>
 80167b2:	230a      	movs	r3, #10
 80167b4:	e3e2      	b.n	8016f7c <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 80167b6:	f107 0214 	add.w	r2, r7, #20
 80167ba:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80167be:	2103      	movs	r1, #3
 80167c0:	4618      	mov	r0, r3
 80167c2:	f7fd fcd3 	bl	801416c <disk_ioctl>
 80167c6:	4603      	mov	r3, r0
 80167c8:	2b00      	cmp	r3, #0
 80167ca:	d10c      	bne.n	80167e6 <f_mkfs+0xb6>
 80167cc:	697b      	ldr	r3, [r7, #20]
 80167ce:	2b00      	cmp	r3, #0
 80167d0:	d009      	beq.n	80167e6 <f_mkfs+0xb6>
 80167d2:	697b      	ldr	r3, [r7, #20]
 80167d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80167d8:	d805      	bhi.n	80167e6 <f_mkfs+0xb6>
 80167da:	697b      	ldr	r3, [r7, #20]
 80167dc:	1e5a      	subs	r2, r3, #1
 80167de:	697b      	ldr	r3, [r7, #20]
 80167e0:	4013      	ands	r3, r2
 80167e2:	2b00      	cmp	r3, #0
 80167e4:	d001      	beq.n	80167ea <f_mkfs+0xba>
 80167e6:	2301      	movs	r3, #1
 80167e8:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 80167ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80167ee:	86fb      	strh	r3, [r7, #54]	@ 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 80167f0:	687b      	ldr	r3, [r7, #4]
 80167f2:	2b00      	cmp	r3, #0
 80167f4:	d003      	beq.n	80167fe <f_mkfs+0xce>
 80167f6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80167f8:	687a      	ldr	r2, [r7, #4]
 80167fa:	429a      	cmp	r2, r3
 80167fc:	d309      	bcc.n	8016812 <f_mkfs+0xe2>
 80167fe:	687b      	ldr	r3, [r7, #4]
 8016800:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8016804:	d805      	bhi.n	8016812 <f_mkfs+0xe2>
 8016806:	687b      	ldr	r3, [r7, #4]
 8016808:	1e5a      	subs	r2, r3, #1
 801680a:	687b      	ldr	r3, [r7, #4]
 801680c:	4013      	ands	r3, r2
 801680e:	2b00      	cmp	r3, #0
 8016810:	d001      	beq.n	8016816 <f_mkfs+0xe6>
 8016812:	2313      	movs	r3, #19
 8016814:	e3b2      	b.n	8016f7c <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 8016816:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8016818:	687a      	ldr	r2, [r7, #4]
 801681a:	fbb2 f3f3 	udiv	r3, r2, r3
 801681e:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 8016820:	683b      	ldr	r3, [r7, #0]
 8016822:	633b      	str	r3, [r7, #48]	@ 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 8016824:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8016826:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801682a:	fbb2 f3f3 	udiv	r3, r2, r3
 801682e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 8016830:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8016832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016834:	fb02 f303 	mul.w	r3, r2, r3
 8016838:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 801683a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801683c:	2b00      	cmp	r3, #0
 801683e:	d101      	bne.n	8016844 <f_mkfs+0x114>
 8016840:	230e      	movs	r3, #14
 8016842:	e39b      	b.n	8016f7c <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 8016844:	f107 0210 	add.w	r2, r7, #16
 8016848:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 801684c:	2101      	movs	r1, #1
 801684e:	4618      	mov	r0, r3
 8016850:	f7fd fc8c 	bl	801416c <disk_ioctl>
 8016854:	4603      	mov	r3, r0
 8016856:	2b00      	cmp	r3, #0
 8016858:	d001      	beq.n	801685e <f_mkfs+0x12e>
 801685a:	2301      	movs	r3, #1
 801685c:	e38e      	b.n	8016f7c <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 801685e:	7afb      	ldrb	r3, [r7, #11]
 8016860:	f003 0308 	and.w	r3, r3, #8
 8016864:	2b00      	cmp	r3, #0
 8016866:	d001      	beq.n	801686c <f_mkfs+0x13c>
 8016868:	2300      	movs	r3, #0
 801686a:	e000      	b.n	801686e <f_mkfs+0x13e>
 801686c:	233f      	movs	r3, #63	@ 0x3f
 801686e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 8016870:	693b      	ldr	r3, [r7, #16]
 8016872:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016874:	429a      	cmp	r2, r3
 8016876:	d901      	bls.n	801687c <f_mkfs+0x14c>
 8016878:	230e      	movs	r3, #14
 801687a:	e37f      	b.n	8016f7c <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 801687c:	693a      	ldr	r2, [r7, #16]
 801687e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016880:	1ad3      	subs	r3, r2, r3
 8016882:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 8016884:	693b      	ldr	r3, [r7, #16]
 8016886:	2b7f      	cmp	r3, #127	@ 0x7f
 8016888:	d801      	bhi.n	801688e <f_mkfs+0x15e>
 801688a:	230e      	movs	r3, #14
 801688c:	e376      	b.n	8016f7c <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 801688e:	687b      	ldr	r3, [r7, #4]
 8016890:	2b80      	cmp	r3, #128	@ 0x80
 8016892:	d901      	bls.n	8016898 <f_mkfs+0x168>
 8016894:	2313      	movs	r3, #19
 8016896:	e371      	b.n	8016f7c <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 8016898:	7afb      	ldrb	r3, [r7, #11]
 801689a:	f003 0302 	and.w	r3, r3, #2
 801689e:	2b00      	cmp	r3, #0
 80168a0:	d00d      	beq.n	80168be <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 80168a2:	7afb      	ldrb	r3, [r7, #11]
 80168a4:	f003 0307 	and.w	r3, r3, #7
 80168a8:	2b02      	cmp	r3, #2
 80168aa:	d004      	beq.n	80168b6 <f_mkfs+0x186>
 80168ac:	7afb      	ldrb	r3, [r7, #11]
 80168ae:	f003 0301 	and.w	r3, r3, #1
 80168b2:	2b00      	cmp	r3, #0
 80168b4:	d103      	bne.n	80168be <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 80168b6:	2303      	movs	r3, #3
 80168b8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80168bc:	e009      	b.n	80168d2 <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 80168be:	7afb      	ldrb	r3, [r7, #11]
 80168c0:	f003 0301 	and.w	r3, r3, #1
 80168c4:	2b00      	cmp	r3, #0
 80168c6:	d101      	bne.n	80168cc <f_mkfs+0x19c>
 80168c8:	2313      	movs	r3, #19
 80168ca:	e357      	b.n	8016f7c <f_mkfs+0x84c>
		fmt = FS_FAT16;
 80168cc:	2302      	movs	r3, #2
 80168ce:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 80168d2:	687b      	ldr	r3, [r7, #4]
 80168d4:	653b      	str	r3, [r7, #80]	@ 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 80168d6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80168da:	2b03      	cmp	r3, #3
 80168dc:	d13c      	bne.n	8016958 <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 80168de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80168e0:	2b00      	cmp	r3, #0
 80168e2:	d11b      	bne.n	801691c <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 80168e4:	693b      	ldr	r3, [r7, #16]
 80168e6:	0c5b      	lsrs	r3, r3, #17
 80168e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 80168ea:	2300      	movs	r3, #0
 80168ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80168ee:	2301      	movs	r3, #1
 80168f0:	653b      	str	r3, [r7, #80]	@ 0x50
 80168f2:	e005      	b.n	8016900 <f_mkfs+0x1d0>
 80168f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80168f6:	3301      	adds	r3, #1
 80168f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80168fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80168fc:	005b      	lsls	r3, r3, #1
 80168fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8016900:	4a2d      	ldr	r2, [pc, #180]	@ (80169b8 <f_mkfs+0x288>)
 8016902:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016904:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8016908:	2b00      	cmp	r3, #0
 801690a:	d007      	beq.n	801691c <f_mkfs+0x1ec>
 801690c:	4a2a      	ldr	r2, [pc, #168]	@ (80169b8 <f_mkfs+0x288>)
 801690e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016910:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8016914:	461a      	mov	r2, r3
 8016916:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016918:	4293      	cmp	r3, r2
 801691a:	d2eb      	bcs.n	80168f4 <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 801691c:	693a      	ldr	r2, [r7, #16]
 801691e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016920:	fbb2 f3f3 	udiv	r3, r2, r3
 8016924:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 8016926:	6a3b      	ldr	r3, [r7, #32]
 8016928:	3302      	adds	r3, #2
 801692a:	009a      	lsls	r2, r3, #2
 801692c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801692e:	4413      	add	r3, r2
 8016930:	1e5a      	subs	r2, r3, #1
 8016932:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8016934:	fbb2 f3f3 	udiv	r3, r2, r3
 8016938:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 801693a:	2320      	movs	r3, #32
 801693c:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = 0;		/* No static directory */
 801693e:	2300      	movs	r3, #0
 8016940:	66fb      	str	r3, [r7, #108]	@ 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 8016942:	6a3b      	ldr	r3, [r7, #32]
 8016944:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8016948:	4293      	cmp	r3, r2
 801694a:	d903      	bls.n	8016954 <f_mkfs+0x224>
 801694c:	6a3b      	ldr	r3, [r7, #32]
 801694e:	4a1b      	ldr	r2, [pc, #108]	@ (80169bc <f_mkfs+0x28c>)
 8016950:	4293      	cmp	r3, r2
 8016952:	d952      	bls.n	80169fa <f_mkfs+0x2ca>
 8016954:	230e      	movs	r3, #14
 8016956:	e311      	b.n	8016f7c <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 8016958:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801695a:	2b00      	cmp	r3, #0
 801695c:	d11b      	bne.n	8016996 <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 801695e:	693b      	ldr	r3, [r7, #16]
 8016960:	0b1b      	lsrs	r3, r3, #12
 8016962:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 8016964:	2300      	movs	r3, #0
 8016966:	64bb      	str	r3, [r7, #72]	@ 0x48
 8016968:	2301      	movs	r3, #1
 801696a:	653b      	str	r3, [r7, #80]	@ 0x50
 801696c:	e005      	b.n	801697a <f_mkfs+0x24a>
 801696e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016970:	3301      	adds	r3, #1
 8016972:	64bb      	str	r3, [r7, #72]	@ 0x48
 8016974:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016976:	005b      	lsls	r3, r3, #1
 8016978:	653b      	str	r3, [r7, #80]	@ 0x50
 801697a:	4a11      	ldr	r2, [pc, #68]	@ (80169c0 <f_mkfs+0x290>)
 801697c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801697e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8016982:	2b00      	cmp	r3, #0
 8016984:	d007      	beq.n	8016996 <f_mkfs+0x266>
 8016986:	4a0e      	ldr	r2, [pc, #56]	@ (80169c0 <f_mkfs+0x290>)
 8016988:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801698a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801698e:	461a      	mov	r2, r3
 8016990:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016992:	4293      	cmp	r3, r2
 8016994:	d2eb      	bcs.n	801696e <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 8016996:	693a      	ldr	r2, [r7, #16]
 8016998:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801699a:	fbb2 f3f3 	udiv	r3, r2, r3
 801699e:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 80169a0:	6a3b      	ldr	r3, [r7, #32]
 80169a2:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80169a6:	4293      	cmp	r3, r2
 80169a8:	d90c      	bls.n	80169c4 <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 80169aa:	6a3b      	ldr	r3, [r7, #32]
 80169ac:	3302      	adds	r3, #2
 80169ae:	005b      	lsls	r3, r3, #1
 80169b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80169b2:	e012      	b.n	80169da <f_mkfs+0x2aa>
 80169b4:	20010b2c 	.word	0x20010b2c
 80169b8:	0801bfb4 	.word	0x0801bfb4
 80169bc:	0ffffff5 	.word	0x0ffffff5
 80169c0:	0801bfc4 	.word	0x0801bfc4
				} else {
					fmt = FS_FAT12;
 80169c4:	2301      	movs	r3, #1
 80169c6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 80169ca:	6a3a      	ldr	r2, [r7, #32]
 80169cc:	4613      	mov	r3, r2
 80169ce:	005b      	lsls	r3, r3, #1
 80169d0:	4413      	add	r3, r2
 80169d2:	3301      	adds	r3, #1
 80169d4:	085b      	lsrs	r3, r3, #1
 80169d6:	3303      	adds	r3, #3
 80169d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 80169da:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80169dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80169de:	4413      	add	r3, r2
 80169e0:	1e5a      	subs	r2, r3, #1
 80169e2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80169e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80169e8:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 80169ea:	2301      	movs	r3, #1
 80169ec:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 80169ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80169f0:	015a      	lsls	r2, r3, #5
 80169f2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80169f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80169f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 80169fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80169fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80169fe:	4413      	add	r3, r2
 8016a00:	65bb      	str	r3, [r7, #88]	@ 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 8016a02:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016a04:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8016a06:	fb03 f202 	mul.w	r2, r3, r2
 8016a0a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016a0c:	4413      	add	r3, r2
 8016a0e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8016a10:	4413      	add	r3, r2
 8016a12:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 8016a14:	697a      	ldr	r2, [r7, #20]
 8016a16:	69fb      	ldr	r3, [r7, #28]
 8016a18:	4413      	add	r3, r2
 8016a1a:	1e5a      	subs	r2, r3, #1
 8016a1c:	697b      	ldr	r3, [r7, #20]
 8016a1e:	425b      	negs	r3, r3
 8016a20:	401a      	ands	r2, r3
 8016a22:	69fb      	ldr	r3, [r7, #28]
 8016a24:	1ad3      	subs	r3, r2, r3
 8016a26:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 8016a28:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016a2c:	2b03      	cmp	r3, #3
 8016a2e:	d108      	bne.n	8016a42 <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 8016a30:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8016a32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016a34:	4413      	add	r3, r2
 8016a36:	657b      	str	r3, [r7, #84]	@ 0x54
 8016a38:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8016a3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016a3c:	4413      	add	r3, r2
 8016a3e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8016a40:	e006      	b.n	8016a50 <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 8016a42:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8016a44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016a46:	fbb2 f3f3 	udiv	r3, r2, r3
 8016a4a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8016a4c:	4413      	add	r3, r2
 8016a4e:	66bb      	str	r3, [r7, #104]	@ 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 8016a50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016a52:	011a      	lsls	r2, r3, #4
 8016a54:	69fb      	ldr	r3, [r7, #28]
 8016a56:	441a      	add	r2, r3
 8016a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016a5a:	1ad2      	subs	r2, r2, r3
 8016a5c:	693b      	ldr	r3, [r7, #16]
 8016a5e:	429a      	cmp	r2, r3
 8016a60:	d901      	bls.n	8016a66 <f_mkfs+0x336>
 8016a62:	230e      	movs	r3, #14
 8016a64:	e28a      	b.n	8016f7c <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 8016a66:	693a      	ldr	r2, [r7, #16]
 8016a68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016a6a:	1ad2      	subs	r2, r2, r3
 8016a6c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016a6e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8016a70:	fb01 f303 	mul.w	r3, r1, r3
 8016a74:	1ad2      	subs	r2, r2, r3
 8016a76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016a78:	1ad2      	subs	r2, r2, r3
 8016a7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016a7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8016a80:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 8016a82:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016a86:	2b03      	cmp	r3, #3
 8016a88:	d10f      	bne.n	8016aaa <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 8016a8a:	6a3b      	ldr	r3, [r7, #32]
 8016a8c:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8016a90:	4293      	cmp	r3, r2
 8016a92:	d80a      	bhi.n	8016aaa <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 8016a94:	687b      	ldr	r3, [r7, #4]
 8016a96:	2b00      	cmp	r3, #0
 8016a98:	d105      	bne.n	8016aa6 <f_mkfs+0x376>
 8016a9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016a9c:	085b      	lsrs	r3, r3, #1
 8016a9e:	607b      	str	r3, [r7, #4]
 8016aa0:	687b      	ldr	r3, [r7, #4]
 8016aa2:	2b00      	cmp	r3, #0
 8016aa4:	d144      	bne.n	8016b30 <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 8016aa6:	230e      	movs	r3, #14
 8016aa8:	e268      	b.n	8016f7c <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 8016aaa:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016aae:	2b02      	cmp	r3, #2
 8016ab0:	d133      	bne.n	8016b1a <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 8016ab2:	6a3b      	ldr	r3, [r7, #32]
 8016ab4:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8016ab8:	4293      	cmp	r3, r2
 8016aba:	d91e      	bls.n	8016afa <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 8016abc:	687b      	ldr	r3, [r7, #4]
 8016abe:	2b00      	cmp	r3, #0
 8016ac0:	d107      	bne.n	8016ad2 <f_mkfs+0x3a2>
 8016ac2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016ac4:	005b      	lsls	r3, r3, #1
 8016ac6:	2b40      	cmp	r3, #64	@ 0x40
 8016ac8:	d803      	bhi.n	8016ad2 <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 8016aca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016acc:	005b      	lsls	r3, r3, #1
 8016ace:	607b      	str	r3, [r7, #4]
 8016ad0:	e033      	b.n	8016b3a <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 8016ad2:	7afb      	ldrb	r3, [r7, #11]
 8016ad4:	f003 0302 	and.w	r3, r3, #2
 8016ad8:	2b00      	cmp	r3, #0
 8016ada:	d003      	beq.n	8016ae4 <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 8016adc:	2303      	movs	r3, #3
 8016ade:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8016ae2:	e02a      	b.n	8016b3a <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8016ae4:	687b      	ldr	r3, [r7, #4]
 8016ae6:	2b00      	cmp	r3, #0
 8016ae8:	d105      	bne.n	8016af6 <f_mkfs+0x3c6>
 8016aea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016aec:	005b      	lsls	r3, r3, #1
 8016aee:	607b      	str	r3, [r7, #4]
 8016af0:	687b      	ldr	r3, [r7, #4]
 8016af2:	2b80      	cmp	r3, #128	@ 0x80
 8016af4:	d91e      	bls.n	8016b34 <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 8016af6:	230e      	movs	r3, #14
 8016af8:	e240      	b.n	8016f7c <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 8016afa:	6a3b      	ldr	r3, [r7, #32]
 8016afc:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8016b00:	4293      	cmp	r3, r2
 8016b02:	d80a      	bhi.n	8016b1a <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8016b04:	687b      	ldr	r3, [r7, #4]
 8016b06:	2b00      	cmp	r3, #0
 8016b08:	d105      	bne.n	8016b16 <f_mkfs+0x3e6>
 8016b0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016b0c:	005b      	lsls	r3, r3, #1
 8016b0e:	607b      	str	r3, [r7, #4]
 8016b10:	687b      	ldr	r3, [r7, #4]
 8016b12:	2b80      	cmp	r3, #128	@ 0x80
 8016b14:	d910      	bls.n	8016b38 <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 8016b16:	230e      	movs	r3, #14
 8016b18:	e230      	b.n	8016f7c <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 8016b1a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016b1e:	2b01      	cmp	r3, #1
 8016b20:	d10c      	bne.n	8016b3c <f_mkfs+0x40c>
 8016b22:	6a3b      	ldr	r3, [r7, #32]
 8016b24:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8016b28:	4293      	cmp	r3, r2
 8016b2a:	d907      	bls.n	8016b3c <f_mkfs+0x40c>
 8016b2c:	230e      	movs	r3, #14
 8016b2e:	e225      	b.n	8016f7c <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 8016b30:	bf00      	nop
 8016b32:	e6ce      	b.n	80168d2 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8016b34:	bf00      	nop
 8016b36:	e6cc      	b.n	80168d2 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8016b38:	bf00      	nop
			pau = au;
 8016b3a:	e6ca      	b.n	80168d2 <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 8016b3c:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 8016b3e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8016b40:	461a      	mov	r2, r3
 8016b42:	2100      	movs	r1, #0
 8016b44:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016b46:	f7fd fbd3 	bl	80142f0 <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 8016b4a:	220b      	movs	r2, #11
 8016b4c:	49b2      	ldr	r1, [pc, #712]	@ (8016e18 <f_mkfs+0x6e8>)
 8016b4e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016b50:	f7fd fbad 	bl	80142ae <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 8016b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b56:	330b      	adds	r3, #11
 8016b58:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8016b5a:	4611      	mov	r1, r2
 8016b5c:	4618      	mov	r0, r3
 8016b5e:	f7fd fb5f 	bl	8014220 <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 8016b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b64:	330d      	adds	r3, #13
 8016b66:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8016b68:	b2d2      	uxtb	r2, r2
 8016b6a:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 8016b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b6e:	330e      	adds	r3, #14
 8016b70:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8016b72:	b292      	uxth	r2, r2
 8016b74:	4611      	mov	r1, r2
 8016b76:	4618      	mov	r0, r3
 8016b78:	f7fd fb52 	bl	8014220 <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 8016b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b7e:	3310      	adds	r3, #16
 8016b80:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8016b82:	b2d2      	uxtb	r2, r2
 8016b84:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 8016b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016b88:	f103 0211 	add.w	r2, r3, #17
 8016b8c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016b90:	2b03      	cmp	r3, #3
 8016b92:	d002      	beq.n	8016b9a <f_mkfs+0x46a>
 8016b94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016b96:	b29b      	uxth	r3, r3
 8016b98:	e000      	b.n	8016b9c <f_mkfs+0x46c>
 8016b9a:	2300      	movs	r3, #0
 8016b9c:	4619      	mov	r1, r3
 8016b9e:	4610      	mov	r0, r2
 8016ba0:	f7fd fb3e 	bl	8014220 <st_word>
		if (sz_vol < 0x10000) {
 8016ba4:	693b      	ldr	r3, [r7, #16]
 8016ba6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016baa:	d208      	bcs.n	8016bbe <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 8016bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016bae:	3313      	adds	r3, #19
 8016bb0:	693a      	ldr	r2, [r7, #16]
 8016bb2:	b292      	uxth	r2, r2
 8016bb4:	4611      	mov	r1, r2
 8016bb6:	4618      	mov	r0, r3
 8016bb8:	f7fd fb32 	bl	8014220 <st_word>
 8016bbc:	e006      	b.n	8016bcc <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 8016bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016bc0:	3320      	adds	r3, #32
 8016bc2:	693a      	ldr	r2, [r7, #16]
 8016bc4:	4611      	mov	r1, r2
 8016bc6:	4618      	mov	r0, r3
 8016bc8:	f7fd fb45 	bl	8014256 <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 8016bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016bce:	3315      	adds	r3, #21
 8016bd0:	22f8      	movs	r2, #248	@ 0xf8
 8016bd2:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 8016bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016bd6:	3318      	adds	r3, #24
 8016bd8:	213f      	movs	r1, #63	@ 0x3f
 8016bda:	4618      	mov	r0, r3
 8016bdc:	f7fd fb20 	bl	8014220 <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 8016be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016be2:	331a      	adds	r3, #26
 8016be4:	21ff      	movs	r1, #255	@ 0xff
 8016be6:	4618      	mov	r0, r3
 8016be8:	f7fd fb1a 	bl	8014220 <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 8016bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016bee:	331c      	adds	r3, #28
 8016bf0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8016bf2:	4618      	mov	r0, r3
 8016bf4:	f7fd fb2f 	bl	8014256 <st_dword>
		if (fmt == FS_FAT32) {
 8016bf8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016bfc:	2b03      	cmp	r3, #3
 8016bfe:	d131      	bne.n	8016c64 <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 8016c00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c02:	f103 0443 	add.w	r4, r3, #67	@ 0x43
 8016c06:	f7f7 fcd5 	bl	800e5b4 <get_fattime>
 8016c0a:	4603      	mov	r3, r0
 8016c0c:	4619      	mov	r1, r3
 8016c0e:	4620      	mov	r0, r4
 8016c10:	f7fd fb21 	bl	8014256 <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 8016c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c16:	3324      	adds	r3, #36	@ 0x24
 8016c18:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8016c1a:	4618      	mov	r0, r3
 8016c1c:	f7fd fb1b 	bl	8014256 <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 8016c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c22:	332c      	adds	r3, #44	@ 0x2c
 8016c24:	2102      	movs	r1, #2
 8016c26:	4618      	mov	r0, r3
 8016c28:	f7fd fb15 	bl	8014256 <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 8016c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c2e:	3330      	adds	r3, #48	@ 0x30
 8016c30:	2101      	movs	r1, #1
 8016c32:	4618      	mov	r0, r3
 8016c34:	f7fd faf4 	bl	8014220 <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 8016c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c3a:	3332      	adds	r3, #50	@ 0x32
 8016c3c:	2106      	movs	r1, #6
 8016c3e:	4618      	mov	r0, r3
 8016c40:	f7fd faee 	bl	8014220 <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 8016c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c46:	3340      	adds	r3, #64	@ 0x40
 8016c48:	2280      	movs	r2, #128	@ 0x80
 8016c4a:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 8016c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c4e:	3342      	adds	r3, #66	@ 0x42
 8016c50:	2229      	movs	r2, #41	@ 0x29
 8016c52:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 8016c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c56:	3347      	adds	r3, #71	@ 0x47
 8016c58:	2213      	movs	r2, #19
 8016c5a:	4970      	ldr	r1, [pc, #448]	@ (8016e1c <f_mkfs+0x6ec>)
 8016c5c:	4618      	mov	r0, r3
 8016c5e:	f7fd fb26 	bl	80142ae <mem_cpy>
 8016c62:	e020      	b.n	8016ca6 <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 8016c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c66:	f103 0427 	add.w	r4, r3, #39	@ 0x27
 8016c6a:	f7f7 fca3 	bl	800e5b4 <get_fattime>
 8016c6e:	4603      	mov	r3, r0
 8016c70:	4619      	mov	r1, r3
 8016c72:	4620      	mov	r0, r4
 8016c74:	f7fd faef 	bl	8014256 <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 8016c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c7a:	3316      	adds	r3, #22
 8016c7c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8016c7e:	b292      	uxth	r2, r2
 8016c80:	4611      	mov	r1, r2
 8016c82:	4618      	mov	r0, r3
 8016c84:	f7fd facc 	bl	8014220 <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 8016c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c8a:	3324      	adds	r3, #36	@ 0x24
 8016c8c:	2280      	movs	r2, #128	@ 0x80
 8016c8e:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 8016c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c92:	3326      	adds	r3, #38	@ 0x26
 8016c94:	2229      	movs	r2, #41	@ 0x29
 8016c96:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 8016c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c9a:	332b      	adds	r3, #43	@ 0x2b
 8016c9c:	2213      	movs	r2, #19
 8016c9e:	4960      	ldr	r1, [pc, #384]	@ (8016e20 <f_mkfs+0x6f0>)
 8016ca0:	4618      	mov	r0, r3
 8016ca2:	f7fd fb04 	bl	80142ae <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 8016ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016ca8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8016cac:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8016cb0:	4618      	mov	r0, r3
 8016cb2:	f7fd fab5 	bl	8014220 <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 8016cb6:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8016cba:	2301      	movs	r3, #1
 8016cbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016cbe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8016cc0:	f7fd fa34 	bl	801412c <disk_write>
 8016cc4:	4603      	mov	r3, r0
 8016cc6:	2b00      	cmp	r3, #0
 8016cc8:	d001      	beq.n	8016cce <f_mkfs+0x59e>
 8016cca:	2301      	movs	r3, #1
 8016ccc:	e156      	b.n	8016f7c <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 8016cce:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016cd2:	2b03      	cmp	r3, #3
 8016cd4:	d140      	bne.n	8016d58 <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 8016cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016cd8:	1d9a      	adds	r2, r3, #6
 8016cda:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8016cde:	2301      	movs	r3, #1
 8016ce0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8016ce2:	f7fd fa23 	bl	801412c <disk_write>
			mem_set(buf, 0, ss);
 8016ce6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8016ce8:	461a      	mov	r2, r3
 8016cea:	2100      	movs	r1, #0
 8016cec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016cee:	f7fd faff 	bl	80142f0 <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 8016cf2:	494c      	ldr	r1, [pc, #304]	@ (8016e24 <f_mkfs+0x6f4>)
 8016cf4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016cf6:	f7fd faae 	bl	8014256 <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 8016cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016cfc:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8016d00:	4949      	ldr	r1, [pc, #292]	@ (8016e28 <f_mkfs+0x6f8>)
 8016d02:	4618      	mov	r0, r3
 8016d04:	f7fd faa7 	bl	8014256 <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 8016d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d0a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8016d0e:	6a3b      	ldr	r3, [r7, #32]
 8016d10:	3b01      	subs	r3, #1
 8016d12:	4619      	mov	r1, r3
 8016d14:	4610      	mov	r0, r2
 8016d16:	f7fd fa9e 	bl	8014256 <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 8016d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d1c:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8016d20:	2102      	movs	r1, #2
 8016d22:	4618      	mov	r0, r3
 8016d24:	f7fd fa97 	bl	8014256 <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 8016d28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d2a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8016d2e:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8016d32:	4618      	mov	r0, r3
 8016d34:	f7fd fa74 	bl	8014220 <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 8016d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016d3a:	1dda      	adds	r2, r3, #7
 8016d3c:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8016d40:	2301      	movs	r3, #1
 8016d42:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8016d44:	f7fd f9f2 	bl	801412c <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 8016d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016d4a:	1c5a      	adds	r2, r3, #1
 8016d4c:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8016d50:	2301      	movs	r3, #1
 8016d52:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8016d54:	f7fd f9ea 	bl	801412c <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 8016d58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016d5a:	2100      	movs	r1, #0
 8016d5c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016d5e:	f7fd fac7 	bl	80142f0 <mem_set>
		sect = b_fat;		/* FAT start sector */
 8016d62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016d64:	667b      	str	r3, [r7, #100]	@ 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 8016d66:	2300      	movs	r3, #0
 8016d68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8016d6a:	e04b      	b.n	8016e04 <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 8016d6c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016d70:	2b03      	cmp	r3, #3
 8016d72:	d113      	bne.n	8016d9c <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 8016d74:	f06f 0107 	mvn.w	r1, #7
 8016d78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016d7a:	f7fd fa6c 	bl	8014256 <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 8016d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d80:	3304      	adds	r3, #4
 8016d82:	f04f 31ff 	mov.w	r1, #4294967295
 8016d86:	4618      	mov	r0, r3
 8016d88:	f7fd fa65 	bl	8014256 <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 8016d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d8e:	3308      	adds	r3, #8
 8016d90:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8016d94:	4618      	mov	r0, r3
 8016d96:	f7fd fa5e 	bl	8014256 <st_dword>
 8016d9a:	e00b      	b.n	8016db4 <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 8016d9c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016da0:	2b01      	cmp	r3, #1
 8016da2:	d101      	bne.n	8016da8 <f_mkfs+0x678>
 8016da4:	4b21      	ldr	r3, [pc, #132]	@ (8016e2c <f_mkfs+0x6fc>)
 8016da6:	e001      	b.n	8016dac <f_mkfs+0x67c>
 8016da8:	f06f 0307 	mvn.w	r3, #7
 8016dac:	4619      	mov	r1, r3
 8016dae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016db0:	f7fd fa51 	bl	8014256 <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 8016db4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016db6:	663b      	str	r3, [r7, #96]	@ 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 8016db8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016dba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016dbc:	4293      	cmp	r3, r2
 8016dbe:	bf28      	it	cs
 8016dc0:	4613      	movcs	r3, r2
 8016dc2:	65fb      	str	r3, [r7, #92]	@ 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8016dc4:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8016dc8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016dca:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8016dcc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8016dce:	f7fd f9ad 	bl	801412c <disk_write>
 8016dd2:	4603      	mov	r3, r0
 8016dd4:	2b00      	cmp	r3, #0
 8016dd6:	d001      	beq.n	8016ddc <f_mkfs+0x6ac>
 8016dd8:	2301      	movs	r3, #1
 8016dda:	e0cf      	b.n	8016f7c <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 8016ddc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8016dde:	461a      	mov	r2, r3
 8016de0:	2100      	movs	r1, #0
 8016de2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016de4:	f7fd fa84 	bl	80142f0 <mem_set>
				sect += n; nsect -= n;
 8016de8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8016dea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016dec:	4413      	add	r3, r2
 8016dee:	667b      	str	r3, [r7, #100]	@ 0x64
 8016df0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016df2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016df4:	1ad3      	subs	r3, r2, r3
 8016df6:	663b      	str	r3, [r7, #96]	@ 0x60
			} while (nsect);
 8016df8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016dfa:	2b00      	cmp	r3, #0
 8016dfc:	d1dc      	bne.n	8016db8 <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 8016dfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016e00:	3301      	adds	r3, #1
 8016e02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8016e04:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016e06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016e08:	429a      	cmp	r2, r3
 8016e0a:	d3af      	bcc.n	8016d6c <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 8016e0c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016e10:	2b03      	cmp	r3, #3
 8016e12:	d10d      	bne.n	8016e30 <f_mkfs+0x700>
 8016e14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016e16:	e00c      	b.n	8016e32 <f_mkfs+0x702>
 8016e18:	0801bc48 	.word	0x0801bc48
 8016e1c:	0801bc54 	.word	0x0801bc54
 8016e20:	0801bc68 	.word	0x0801bc68
 8016e24:	41615252 	.word	0x41615252
 8016e28:	61417272 	.word	0x61417272
 8016e2c:	00fffff8 	.word	0x00fffff8
 8016e30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016e32:	663b      	str	r3, [r7, #96]	@ 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 8016e34:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016e36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016e38:	4293      	cmp	r3, r2
 8016e3a:	bf28      	it	cs
 8016e3c:	4613      	movcs	r3, r2
 8016e3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8016e40:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8016e44:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016e46:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8016e48:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8016e4a:	f7fd f96f 	bl	801412c <disk_write>
 8016e4e:	4603      	mov	r3, r0
 8016e50:	2b00      	cmp	r3, #0
 8016e52:	d001      	beq.n	8016e58 <f_mkfs+0x728>
 8016e54:	2301      	movs	r3, #1
 8016e56:	e091      	b.n	8016f7c <f_mkfs+0x84c>
			sect += n; nsect -= n;
 8016e58:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8016e5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016e5c:	4413      	add	r3, r2
 8016e5e:	667b      	str	r3, [r7, #100]	@ 0x64
 8016e60:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016e62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016e64:	1ad3      	subs	r3, r2, r3
 8016e66:	663b      	str	r3, [r7, #96]	@ 0x60
		} while (nsect);
 8016e68:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016e6a:	2b00      	cmp	r3, #0
 8016e6c:	d1e2      	bne.n	8016e34 <f_mkfs+0x704>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 8016e6e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016e72:	2b03      	cmp	r3, #3
 8016e74:	d103      	bne.n	8016e7e <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 8016e76:	230c      	movs	r3, #12
 8016e78:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8016e7c:	e010      	b.n	8016ea0 <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 8016e7e:	693b      	ldr	r3, [r7, #16]
 8016e80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016e84:	d303      	bcc.n	8016e8e <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 8016e86:	2306      	movs	r3, #6
 8016e88:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8016e8c:	e008      	b.n	8016ea0 <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 8016e8e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016e92:	2b02      	cmp	r3, #2
 8016e94:	d101      	bne.n	8016e9a <f_mkfs+0x76a>
 8016e96:	2304      	movs	r3, #4
 8016e98:	e000      	b.n	8016e9c <f_mkfs+0x76c>
 8016e9a:	2301      	movs	r3, #1
 8016e9c:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 8016ea0:	7afb      	ldrb	r3, [r7, #11]
 8016ea2:	f003 0308 	and.w	r3, r3, #8
 8016ea6:	2b00      	cmp	r3, #0
 8016ea8:	d15b      	bne.n	8016f62 <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 8016eaa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8016eac:	461a      	mov	r2, r3
 8016eae:	2100      	movs	r1, #0
 8016eb0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016eb2:	f7fd fa1d 	bl	80142f0 <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 8016eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016eb8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8016ebc:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8016ec0:	4618      	mov	r0, r3
 8016ec2:	f7fd f9ad 	bl	8014220 <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 8016ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016ec8:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8016ecc:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 8016ece:	69bb      	ldr	r3, [r7, #24]
 8016ed0:	2200      	movs	r2, #0
 8016ed2:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 8016ed4:	69bb      	ldr	r3, [r7, #24]
 8016ed6:	3301      	adds	r3, #1
 8016ed8:	2201      	movs	r2, #1
 8016eda:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 8016edc:	69bb      	ldr	r3, [r7, #24]
 8016ede:	3302      	adds	r3, #2
 8016ee0:	2201      	movs	r2, #1
 8016ee2:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 8016ee4:	69bb      	ldr	r3, [r7, #24]
 8016ee6:	3303      	adds	r3, #3
 8016ee8:	2200      	movs	r2, #0
 8016eea:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 8016eec:	69bb      	ldr	r3, [r7, #24]
 8016eee:	3304      	adds	r3, #4
 8016ef0:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 8016ef4:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 8016ef6:	693a      	ldr	r2, [r7, #16]
 8016ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016efa:	441a      	add	r2, r3
 8016efc:	4b21      	ldr	r3, [pc, #132]	@ (8016f84 <f_mkfs+0x854>)
 8016efe:	fba3 1302 	umull	r1, r3, r3, r2
 8016f02:	1ad2      	subs	r2, r2, r3
 8016f04:	0852      	lsrs	r2, r2, #1
 8016f06:	4413      	add	r3, r2
 8016f08:	0b5b      	lsrs	r3, r3, #13
 8016f0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 8016f0c:	69bb      	ldr	r3, [r7, #24]
 8016f0e:	3305      	adds	r3, #5
 8016f10:	22fe      	movs	r2, #254	@ 0xfe
 8016f12:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 8016f14:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016f16:	089b      	lsrs	r3, r3, #2
 8016f18:	b2da      	uxtb	r2, r3
 8016f1a:	69bb      	ldr	r3, [r7, #24]
 8016f1c:	3306      	adds	r3, #6
 8016f1e:	f042 023f 	orr.w	r2, r2, #63	@ 0x3f
 8016f22:	b2d2      	uxtb	r2, r2
 8016f24:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 8016f26:	69bb      	ldr	r3, [r7, #24]
 8016f28:	3307      	adds	r3, #7
 8016f2a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8016f2c:	b2d2      	uxtb	r2, r2
 8016f2e:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 8016f30:	69bb      	ldr	r3, [r7, #24]
 8016f32:	3308      	adds	r3, #8
 8016f34:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8016f36:	4618      	mov	r0, r3
 8016f38:	f7fd f98d 	bl	8014256 <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 8016f3c:	69bb      	ldr	r3, [r7, #24]
 8016f3e:	330c      	adds	r3, #12
 8016f40:	693a      	ldr	r2, [r7, #16]
 8016f42:	4611      	mov	r1, r2
 8016f44:	4618      	mov	r0, r3
 8016f46:	f7fd f986 	bl	8014256 <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 8016f4a:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8016f4e:	2301      	movs	r3, #1
 8016f50:	2200      	movs	r2, #0
 8016f52:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8016f54:	f7fd f8ea 	bl	801412c <disk_write>
 8016f58:	4603      	mov	r3, r0
 8016f5a:	2b00      	cmp	r3, #0
 8016f5c:	d001      	beq.n	8016f62 <f_mkfs+0x832>
 8016f5e:	2301      	movs	r3, #1
 8016f60:	e00c      	b.n	8016f7c <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 8016f62:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8016f66:	2200      	movs	r2, #0
 8016f68:	2100      	movs	r1, #0
 8016f6a:	4618      	mov	r0, r3
 8016f6c:	f7fd f8fe 	bl	801416c <disk_ioctl>
 8016f70:	4603      	mov	r3, r0
 8016f72:	2b00      	cmp	r3, #0
 8016f74:	d001      	beq.n	8016f7a <f_mkfs+0x84a>
 8016f76:	2301      	movs	r3, #1
 8016f78:	e000      	b.n	8016f7c <f_mkfs+0x84c>

	return FR_OK;
 8016f7a:	2300      	movs	r3, #0
}
 8016f7c:	4618      	mov	r0, r3
 8016f7e:	3774      	adds	r7, #116	@ 0x74
 8016f80:	46bd      	mov	sp, r7
 8016f82:	bd90      	pop	{r4, r7, pc}
 8016f84:	0515565b 	.word	0x0515565b

08016f88 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8016f88:	b480      	push	{r7}
 8016f8a:	b087      	sub	sp, #28
 8016f8c:	af00      	add	r7, sp, #0
 8016f8e:	60f8      	str	r0, [r7, #12]
 8016f90:	60b9      	str	r1, [r7, #8]
 8016f92:	4613      	mov	r3, r2
 8016f94:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8016f96:	2301      	movs	r3, #1
 8016f98:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8016f9a:	2300      	movs	r3, #0
 8016f9c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8016f9e:	4b1f      	ldr	r3, [pc, #124]	@ (801701c <FATFS_LinkDriverEx+0x94>)
 8016fa0:	7a5b      	ldrb	r3, [r3, #9]
 8016fa2:	b2db      	uxtb	r3, r3
 8016fa4:	2b00      	cmp	r3, #0
 8016fa6:	d131      	bne.n	801700c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8016fa8:	4b1c      	ldr	r3, [pc, #112]	@ (801701c <FATFS_LinkDriverEx+0x94>)
 8016faa:	7a5b      	ldrb	r3, [r3, #9]
 8016fac:	b2db      	uxtb	r3, r3
 8016fae:	461a      	mov	r2, r3
 8016fb0:	4b1a      	ldr	r3, [pc, #104]	@ (801701c <FATFS_LinkDriverEx+0x94>)
 8016fb2:	2100      	movs	r1, #0
 8016fb4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8016fb6:	4b19      	ldr	r3, [pc, #100]	@ (801701c <FATFS_LinkDriverEx+0x94>)
 8016fb8:	7a5b      	ldrb	r3, [r3, #9]
 8016fba:	b2db      	uxtb	r3, r3
 8016fbc:	4a17      	ldr	r2, [pc, #92]	@ (801701c <FATFS_LinkDriverEx+0x94>)
 8016fbe:	009b      	lsls	r3, r3, #2
 8016fc0:	4413      	add	r3, r2
 8016fc2:	68fa      	ldr	r2, [r7, #12]
 8016fc4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8016fc6:	4b15      	ldr	r3, [pc, #84]	@ (801701c <FATFS_LinkDriverEx+0x94>)
 8016fc8:	7a5b      	ldrb	r3, [r3, #9]
 8016fca:	b2db      	uxtb	r3, r3
 8016fcc:	461a      	mov	r2, r3
 8016fce:	4b13      	ldr	r3, [pc, #76]	@ (801701c <FATFS_LinkDriverEx+0x94>)
 8016fd0:	4413      	add	r3, r2
 8016fd2:	79fa      	ldrb	r2, [r7, #7]
 8016fd4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8016fd6:	4b11      	ldr	r3, [pc, #68]	@ (801701c <FATFS_LinkDriverEx+0x94>)
 8016fd8:	7a5b      	ldrb	r3, [r3, #9]
 8016fda:	b2db      	uxtb	r3, r3
 8016fdc:	1c5a      	adds	r2, r3, #1
 8016fde:	b2d1      	uxtb	r1, r2
 8016fe0:	4a0e      	ldr	r2, [pc, #56]	@ (801701c <FATFS_LinkDriverEx+0x94>)
 8016fe2:	7251      	strb	r1, [r2, #9]
 8016fe4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8016fe6:	7dbb      	ldrb	r3, [r7, #22]
 8016fe8:	3330      	adds	r3, #48	@ 0x30
 8016fea:	b2da      	uxtb	r2, r3
 8016fec:	68bb      	ldr	r3, [r7, #8]
 8016fee:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8016ff0:	68bb      	ldr	r3, [r7, #8]
 8016ff2:	3301      	adds	r3, #1
 8016ff4:	223a      	movs	r2, #58	@ 0x3a
 8016ff6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8016ff8:	68bb      	ldr	r3, [r7, #8]
 8016ffa:	3302      	adds	r3, #2
 8016ffc:	222f      	movs	r2, #47	@ 0x2f
 8016ffe:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8017000:	68bb      	ldr	r3, [r7, #8]
 8017002:	3303      	adds	r3, #3
 8017004:	2200      	movs	r2, #0
 8017006:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8017008:	2300      	movs	r3, #0
 801700a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 801700c:	7dfb      	ldrb	r3, [r7, #23]
}
 801700e:	4618      	mov	r0, r3
 8017010:	371c      	adds	r7, #28
 8017012:	46bd      	mov	sp, r7
 8017014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017018:	4770      	bx	lr
 801701a:	bf00      	nop
 801701c:	20010b54 	.word	0x20010b54

08017020 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8017020:	b580      	push	{r7, lr}
 8017022:	b082      	sub	sp, #8
 8017024:	af00      	add	r7, sp, #0
 8017026:	6078      	str	r0, [r7, #4]
 8017028:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801702a:	2200      	movs	r2, #0
 801702c:	6839      	ldr	r1, [r7, #0]
 801702e:	6878      	ldr	r0, [r7, #4]
 8017030:	f7ff ffaa 	bl	8016f88 <FATFS_LinkDriverEx>
 8017034:	4603      	mov	r3, r0
}
 8017036:	4618      	mov	r0, r3
 8017038:	3708      	adds	r7, #8
 801703a:	46bd      	mov	sp, r7
 801703c:	bd80      	pop	{r7, pc}
	...

08017040 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8017040:	b480      	push	{r7}
 8017042:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 8017044:	4b03      	ldr	r3, [pc, #12]	@ (8017054 <LL_FLASH_GetUDN+0x14>)
 8017046:	681b      	ldr	r3, [r3, #0]
}
 8017048:	4618      	mov	r0, r3
 801704a:	46bd      	mov	sp, r7
 801704c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017050:	4770      	bx	lr
 8017052:	bf00      	nop
 8017054:	1fff7580 	.word	0x1fff7580

08017058 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8017058:	b480      	push	{r7}
 801705a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 801705c:	4b03      	ldr	r3, [pc, #12]	@ (801706c <LL_FLASH_GetDeviceID+0x14>)
 801705e:	681b      	ldr	r3, [r3, #0]
 8017060:	b2db      	uxtb	r3, r3
}
 8017062:	4618      	mov	r0, r3
 8017064:	46bd      	mov	sp, r7
 8017066:	f85d 7b04 	ldr.w	r7, [sp], #4
 801706a:	4770      	bx	lr
 801706c:	1fff7584 	.word	0x1fff7584

08017070 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8017070:	b480      	push	{r7}
 8017072:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8017074:	4b03      	ldr	r3, [pc, #12]	@ (8017084 <LL_FLASH_GetSTCompanyID+0x14>)
 8017076:	681b      	ldr	r3, [r3, #0]
 8017078:	0a1b      	lsrs	r3, r3, #8
}
 801707a:	4618      	mov	r0, r3
 801707c:	46bd      	mov	sp, r7
 801707e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017082:	4770      	bx	lr
 8017084:	1fff7584 	.word	0x1fff7584

08017088 <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 8017088:	b5b0      	push	{r4, r5, r7, lr}
 801708a:	b090      	sub	sp, #64	@ 0x40
 801708c:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 801708e:	2392      	movs	r3, #146	@ 0x92
 8017090:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */

  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 8017094:	4b26      	ldr	r3, [pc, #152]	@ (8017130 <APP_BLE_Init+0xa8>)
 8017096:	463c      	mov	r4, r7
 8017098:	461d      	mov	r5, r3
 801709a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801709c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801709e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80170a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80170a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80170a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80170a6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80170aa:	c403      	stmia	r4!, {r0, r1}
 80170ac:	8022      	strh	r2, [r4, #0]
 80170ae:	3402      	adds	r4, #2
 80170b0:	0c13      	lsrs	r3, r2, #16
 80170b2:	7023      	strb	r3, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 80170b4:	f000 f920 	bl	80172f8 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 80170b8:	2101      	movs	r1, #1
 80170ba:	2002      	movs	r0, #2
 80170bc:	f001 fc12 	bl	80188e4 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 80170c0:	4a1c      	ldr	r2, [pc, #112]	@ (8017134 <APP_BLE_Init+0xac>)
 80170c2:	2100      	movs	r1, #0
 80170c4:	2002      	movs	r0, #2
 80170c6:	f001 fdbf 	bl	8018c48 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 80170ca:	463b      	mov	r3, r7
 80170cc:	4618      	mov	r0, r3
 80170ce:	f7fc f8cb 	bl	8013268 <SHCI_C2_BLE_Init>
 80170d2:	4603      	mov	r3, r0
 80170d4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  if (status != SHCI_Success)
 80170d8:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80170dc:	2b00      	cmp	r3, #0
 80170de:	d001      	beq.n	80170e4 <APP_BLE_Init+0x5c>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 80170e0:	f7eb fc9a 	bl	8002a18 <Error_Handler>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 80170e4:	f000 f91e 	bl	8017324 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 80170e8:	f7fc f818 	bl	801311c <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 80170ec:	4b12      	ldr	r3, [pc, #72]	@ (8017138 <APP_BLE_Init+0xb0>)
 80170ee:	2200      	movs	r2, #0
 80170f0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 80170f4:	4b10      	ldr	r3, [pc, #64]	@ (8017138 <APP_BLE_Init+0xb0>)
 80170f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80170fa:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */

  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 80170fc:	4a0f      	ldr	r2, [pc, #60]	@ (801713c <APP_BLE_Init+0xb4>)
 80170fe:	2100      	movs	r1, #0
 8017100:	2001      	movs	r0, #1
 8017102:	f001 fda1 	bl	8018c48 <UTIL_SEQ_RegTask>

  /**
   * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
   */
#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 8017106:	2006      	movs	r0, #6
 8017108:	f7fb fe7c 	bl	8012e04 <aci_hal_set_radio_activity_mask>
 801710c:	4603      	mov	r3, r0
 801710e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize Custom Template Application
   */
  Custom_APP_Init();
 8017112:	f000 fac4 	bl	801769e <Custom_APP_Init>
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 8017116:	4b08      	ldr	r3, [pc, #32]	@ (8017138 <APP_BLE_Init+0xb0>)
 8017118:	2200      	movs	r2, #0
 801711a:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 801711c:	4b06      	ldr	r3, [pc, #24]	@ (8017138 <APP_BLE_Init+0xb0>)
 801711e:	2200      	movs	r2, #0
 8017120:	761a      	strb	r2, [r3, #24]

  /**
   * Start to Advertise to be connected by a Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 8017122:	2001      	movs	r0, #1
 8017124:	f000 f9b2 	bl	801748c <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

  /* USER CODE END APP_BLE_Init_2 */

  return;
 8017128:	bf00      	nop
}
 801712a:	3740      	adds	r7, #64	@ 0x40
 801712c:	46bd      	mov	sp, r7
 801712e:	bdb0      	pop	{r4, r5, r7, pc}
 8017130:	0801bc7c 	.word	0x0801bc7c
 8017134:	08013485 	.word	0x08013485
 8017138:	20010b68 	.word	0x20010b68
 801713c:	08017575 	.word	0x08017575

08017140 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 8017140:	b580      	push	{r7, lr}
 8017142:	b08c      	sub	sp, #48	@ 0x30
 8017144:	af00      	add	r7, sp, #0
 8017146:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 8017148:	2392      	movs	r3, #146	@ 0x92
 801714a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 801714e:	687b      	ldr	r3, [r7, #4]
 8017150:	3301      	adds	r3, #1
 8017152:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (p_event_pckt->evt)
 8017154:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017156:	781b      	ldrb	r3, [r3, #0]
 8017158:	2bff      	cmp	r3, #255	@ 0xff
 801715a:	d05c      	beq.n	8017216 <SVCCTL_App_Notification+0xd6>
 801715c:	2bff      	cmp	r3, #255	@ 0xff
 801715e:	f300 80bd 	bgt.w	80172dc <SVCCTL_App_Notification+0x19c>
 8017162:	2b3e      	cmp	r3, #62	@ 0x3e
 8017164:	d02b      	beq.n	80171be <SVCCTL_App_Notification+0x7e>
 8017166:	2b3e      	cmp	r3, #62	@ 0x3e
 8017168:	f300 80b8 	bgt.w	80172dc <SVCCTL_App_Notification+0x19c>
 801716c:	2b05      	cmp	r3, #5
 801716e:	d002      	beq.n	8017176 <SVCCTL_App_Notification+0x36>
 8017170:	2b10      	cmp	r3, #16
 8017172:	d020      	beq.n	80171b6 <SVCCTL_App_Notification+0x76>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 8017174:	e0b2      	b.n	80172dc <SVCCTL_App_Notification+0x19c>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 8017176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017178:	3302      	adds	r3, #2
 801717a:	60fb      	str	r3, [r7, #12]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 801717c:	68fb      	ldr	r3, [r7, #12]
 801717e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8017182:	b29a      	uxth	r2, r3
 8017184:	4b59      	ldr	r3, [pc, #356]	@ (80172ec <SVCCTL_App_Notification+0x1ac>)
 8017186:	8adb      	ldrh	r3, [r3, #22]
 8017188:	429a      	cmp	r2, r3
 801718a:	d106      	bne.n	801719a <SVCCTL_App_Notification+0x5a>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 801718c:	4b57      	ldr	r3, [pc, #348]	@ (80172ec <SVCCTL_App_Notification+0x1ac>)
 801718e:	2200      	movs	r2, #0
 8017190:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8017192:	4b56      	ldr	r3, [pc, #344]	@ (80172ec <SVCCTL_App_Notification+0x1ac>)
 8017194:	2200      	movs	r2, #0
 8017196:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
      Adv_Request(APP_BLE_FAST_ADV);
 801719a:	2001      	movs	r0, #1
 801719c:	f000 f976 	bl	801748c <Adv_Request>
      HandleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 80171a0:	4b53      	ldr	r3, [pc, #332]	@ (80172f0 <SVCCTL_App_Notification+0x1b0>)
 80171a2:	2201      	movs	r2, #1
 80171a4:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 80171a6:	4b51      	ldr	r3, [pc, #324]	@ (80172ec <SVCCTL_App_Notification+0x1ac>)
 80171a8:	8ada      	ldrh	r2, [r3, #22]
 80171aa:	4b51      	ldr	r3, [pc, #324]	@ (80172f0 <SVCCTL_App_Notification+0x1b0>)
 80171ac:	805a      	strh	r2, [r3, #2]
      Custom_APP_Notification(&HandleNotification);
 80171ae:	4850      	ldr	r0, [pc, #320]	@ (80172f0 <SVCCTL_App_Notification+0x1b0>)
 80171b0:	f000 fa61 	bl	8017676 <Custom_APP_Notification>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 80171b4:	e095      	b.n	80172e2 <SVCCTL_App_Notification+0x1a2>
      p_hardware_error_event = (hci_hardware_error_event_rp0 *)p_event_pckt->data;
 80171b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80171b8:	3302      	adds	r3, #2
 80171ba:	613b      	str	r3, [r7, #16]
      break; /* HCI_HARDWARE_ERROR_EVT_CODE */
 80171bc:	e091      	b.n	80172e2 <SVCCTL_App_Notification+0x1a2>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 80171be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80171c0:	3302      	adds	r3, #2
 80171c2:	61bb      	str	r3, [r7, #24]
      switch (p_meta_evt->subevent)
 80171c4:	69bb      	ldr	r3, [r7, #24]
 80171c6:	781b      	ldrb	r3, [r3, #0]
 80171c8:	2b01      	cmp	r3, #1
 80171ca:	d001      	beq.n	80171d0 <SVCCTL_App_Notification+0x90>
 80171cc:	2b03      	cmp	r3, #3
          break;
 80171ce:	e021      	b.n	8017214 <SVCCTL_App_Notification+0xd4>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 80171d0:	69bb      	ldr	r3, [r7, #24]
 80171d2:	3301      	adds	r3, #1
 80171d4:	617b      	str	r3, [r7, #20]
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 80171d6:	4b45      	ldr	r3, [pc, #276]	@ (80172ec <SVCCTL_App_Notification+0x1ac>)
 80171d8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80171dc:	2b04      	cmp	r3, #4
 80171de:	d104      	bne.n	80171ea <SVCCTL_App_Notification+0xaa>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 80171e0:	4b42      	ldr	r3, [pc, #264]	@ (80172ec <SVCCTL_App_Notification+0x1ac>)
 80171e2:	2206      	movs	r2, #6
 80171e4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 80171e8:	e003      	b.n	80171f2 <SVCCTL_App_Notification+0xb2>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 80171ea:	4b40      	ldr	r3, [pc, #256]	@ (80172ec <SVCCTL_App_Notification+0x1ac>)
 80171ec:	2205      	movs	r2, #5
 80171ee:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 80171f2:	697b      	ldr	r3, [r7, #20]
 80171f4:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80171f8:	b29a      	uxth	r2, r3
 80171fa:	4b3c      	ldr	r3, [pc, #240]	@ (80172ec <SVCCTL_App_Notification+0x1ac>)
 80171fc:	82da      	strh	r2, [r3, #22]
          HandleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 80171fe:	4b3c      	ldr	r3, [pc, #240]	@ (80172f0 <SVCCTL_App_Notification+0x1b0>)
 8017200:	2200      	movs	r2, #0
 8017202:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8017204:	4b39      	ldr	r3, [pc, #228]	@ (80172ec <SVCCTL_App_Notification+0x1ac>)
 8017206:	8ada      	ldrh	r2, [r3, #22]
 8017208:	4b39      	ldr	r3, [pc, #228]	@ (80172f0 <SVCCTL_App_Notification+0x1b0>)
 801720a:	805a      	strh	r2, [r3, #2]
          Custom_APP_Notification(&HandleNotification);
 801720c:	4838      	ldr	r0, [pc, #224]	@ (80172f0 <SVCCTL_App_Notification+0x1b0>)
 801720e:	f000 fa32 	bl	8017676 <Custom_APP_Notification>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 8017212:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 8017214:	e065      	b.n	80172e2 <SVCCTL_App_Notification+0x1a2>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 8017216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017218:	3302      	adds	r3, #2
 801721a:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (p_blecore_evt->ecode)
 801721c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801721e:	881b      	ldrh	r3, [r3, #0]
 8017220:	b29b      	uxth	r3, r3
 8017222:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8017226:	4293      	cmp	r3, r2
 8017228:	d048      	beq.n	80172bc <SVCCTL_App_Notification+0x17c>
 801722a:	f640 420e 	movw	r2, #3086	@ 0xc0e
 801722e:	4293      	cmp	r3, r2
 8017230:	dc56      	bgt.n	80172e0 <SVCCTL_App_Notification+0x1a0>
 8017232:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8017236:	d04b      	beq.n	80172d0 <SVCCTL_App_Notification+0x190>
 8017238:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801723c:	dc50      	bgt.n	80172e0 <SVCCTL_App_Notification+0x1a0>
 801723e:	f240 420a 	movw	r2, #1034	@ 0x40a
 8017242:	4293      	cmp	r3, r2
 8017244:	dc4c      	bgt.n	80172e0 <SVCCTL_App_Notification+0x1a0>
 8017246:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801724a:	dc04      	bgt.n	8017256 <SVCCTL_App_Notification+0x116>
 801724c:	2b04      	cmp	r3, #4
 801724e:	d041      	beq.n	80172d4 <SVCCTL_App_Notification+0x194>
 8017250:	2b06      	cmp	r3, #6
 8017252:	d039      	beq.n	80172c8 <SVCCTL_App_Notification+0x188>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8017254:	e044      	b.n	80172e0 <SVCCTL_App_Notification+0x1a0>
      switch (p_blecore_evt->ecode)
 8017256:	f2a3 4301 	subw	r3, r3, #1025	@ 0x401
 801725a:	2b09      	cmp	r3, #9
 801725c:	d840      	bhi.n	80172e0 <SVCCTL_App_Notification+0x1a0>
 801725e:	a201      	add	r2, pc, #4	@ (adr r2, 8017264 <SVCCTL_App_Notification+0x124>)
 8017260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017264:	080172b5 	.word	0x080172b5
 8017268:	0801728d 	.word	0x0801728d
 801726c:	080172e1 	.word	0x080172e1
 8017270:	080172e1 	.word	0x080172e1
 8017274:	080172e1 	.word	0x080172e1
 8017278:	080172e1 	.word	0x080172e1
 801727c:	080172d9 	.word	0x080172d9
 8017280:	080172e1 	.word	0x080172e1
 8017284:	080172a1 	.word	0x080172a1
 8017288:	080172d9 	.word	0x080172d9
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, CFG_FIXED_PIN);
 801728c:	4b17      	ldr	r3, [pc, #92]	@ (80172ec <SVCCTL_App_Notification+0x1ac>)
 801728e:	8adb      	ldrh	r3, [r3, #22]
 8017290:	4918      	ldr	r1, [pc, #96]	@ (80172f4 <SVCCTL_App_Notification+0x1b4>)
 8017292:	4618      	mov	r0, r3
 8017294:	f7fa ffb8 	bl	8012208 <aci_gap_pass_key_resp>
 8017298:	4603      	mov	r3, r0
 801729a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 801729e:	e01c      	b.n	80172da <SVCCTL_App_Notification+0x19a>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 80172a0:	4b12      	ldr	r3, [pc, #72]	@ (80172ec <SVCCTL_App_Notification+0x1ac>)
 80172a2:	8adb      	ldrh	r3, [r3, #22]
 80172a4:	2101      	movs	r1, #1
 80172a6:	4618      	mov	r0, r3
 80172a8:	f7fb f958 	bl	801255c <aci_gap_numeric_comparison_value_confirm_yesno>
 80172ac:	4603      	mov	r3, r0
 80172ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 80172b2:	e012      	b.n	80172da <SVCCTL_App_Notification+0x19a>
          p_pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 80172b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172b6:	3302      	adds	r3, #2
 80172b8:	623b      	str	r3, [r7, #32]
          break;
 80172ba:	e00e      	b.n	80172da <SVCCTL_App_Notification+0x19a>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 80172bc:	4b0b      	ldr	r3, [pc, #44]	@ (80172ec <SVCCTL_App_Notification+0x1ac>)
 80172be:	8adb      	ldrh	r3, [r3, #22]
 80172c0:	4618      	mov	r0, r3
 80172c2:	f7fb fc5e 	bl	8012b82 <aci_gatt_confirm_indication>
        break;
 80172c6:	e008      	b.n	80172da <SVCCTL_App_Notification+0x19a>
	      p_warning_event = (aci_hal_warning_event_rp0 *)p_blecore_evt->data;
 80172c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172ca:	3302      	adds	r3, #2
 80172cc:	61fb      	str	r3, [r7, #28]
          break;
 80172ce:	e004      	b.n	80172da <SVCCTL_App_Notification+0x19a>
          break;
 80172d0:	bf00      	nop
 80172d2:	e005      	b.n	80172e0 <SVCCTL_App_Notification+0x1a0>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 80172d4:	bf00      	nop
 80172d6:	e003      	b.n	80172e0 <SVCCTL_App_Notification+0x1a0>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 80172d8:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 80172da:	e001      	b.n	80172e0 <SVCCTL_App_Notification+0x1a0>
      break;
 80172dc:	bf00      	nop
 80172de:	e000      	b.n	80172e2 <SVCCTL_App_Notification+0x1a2>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 80172e0:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 80172e2:	2301      	movs	r3, #1
}
 80172e4:	4618      	mov	r0, r3
 80172e6:	3730      	adds	r7, #48	@ 0x30
 80172e8:	46bd      	mov	sp, r7
 80172ea:	bd80      	pop	{r7, pc}
 80172ec:	20010b68 	.word	0x20010b68
 80172f0:	20010bec 	.word	0x20010bec
 80172f4:	0001b207 	.word	0x0001b207

080172f8 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 80172f8:	b580      	push	{r7, lr}
 80172fa:	b082      	sub	sp, #8
 80172fc:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 80172fe:	4b06      	ldr	r3, [pc, #24]	@ (8017318 <Ble_Tl_Init+0x20>)
 8017300:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 8017302:	4b06      	ldr	r3, [pc, #24]	@ (801731c <Ble_Tl_Init+0x24>)
 8017304:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8017306:	463b      	mov	r3, r7
 8017308:	4619      	mov	r1, r3
 801730a:	4805      	ldr	r0, [pc, #20]	@ (8017320 <Ble_Tl_Init+0x28>)
 801730c:	f7fc f89e 	bl	801344c <hci_init>

  return;
 8017310:	bf00      	nop
}
 8017312:	3708      	adds	r7, #8
 8017314:	46bd      	mov	sp, r7
 8017316:	bd80      	pop	{r7, pc}
 8017318:	200300d8 	.word	0x200300d8
 801731c:	08017625 	.word	0x08017625
 8017320:	080175ed 	.word	0x080175ed

08017324 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 8017324:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017326:	b08d      	sub	sp, #52	@ 0x34
 8017328:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 801732a:	2300      	movs	r3, #0
 801732c:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 801732e:	2392      	movs	r3, #146	@ 0x92
 8017330:	75fb      	strb	r3, [r7, #23]

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 8017332:	f7fb fdbb 	bl	8012eac <hci_reset>
 8017336:	4603      	mov	r3, r0
 8017338:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 801733a:	f000 f8d7 	bl	80174ec <BleGetBdAddress>
 801733e:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, CONFIG_DATA_PUBLIC_ADDRESS_LEN, (uint8_t*) p_bd_addr);
 8017340:	693a      	ldr	r2, [r7, #16]
 8017342:	2106      	movs	r1, #6
 8017344:	2000      	movs	r0, #0
 8017346:	f7fb fc71 	bl	8012c2c <aci_hal_write_config_data>
 801734a:	4603      	mov	r3, r0
 801734c:	75fb      	strb	r3, [r7, #23]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 801734e:	4a4a      	ldr	r2, [pc, #296]	@ (8017478 <Ble_Hci_Gap_Gatt_Init+0x154>)
 8017350:	2110      	movs	r1, #16
 8017352:	2018      	movs	r0, #24
 8017354:	f7fb fc6a 	bl	8012c2c <aci_hal_write_config_data>
 8017358:	4603      	mov	r3, r0
 801735a:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 801735c:	4a47      	ldr	r2, [pc, #284]	@ (801747c <Ble_Hci_Gap_Gatt_Init+0x158>)
 801735e:	2110      	movs	r1, #16
 8017360:	2008      	movs	r0, #8
 8017362:	f7fb fc63 	bl	8012c2c <aci_hal_write_config_data>
 8017366:	4603      	mov	r3, r0
 8017368:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 801736a:	211d      	movs	r1, #29
 801736c:	2001      	movs	r0, #1
 801736e:	f7fb fce2 	bl	8012d36 <aci_hal_set_tx_power_level>
 8017372:	4603      	mov	r3, r0
 8017374:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 8017376:	f7fb f958 	bl	801262a <aci_gatt_init>
 801737a:	4603      	mov	r3, r0
 801737c:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 801737e:	2300      	movs	r3, #0
 8017380:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 8017382:	7bfb      	ldrb	r3, [r7, #15]
 8017384:	f043 0301 	orr.w	r3, r3, #1
 8017388:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 801738a:	7bfb      	ldrb	r3, [r7, #15]
 801738c:	2b00      	cmp	r3, #0
 801738e:	d01f      	beq.n	80173d0 <Ble_Hci_Gap_Gatt_Init+0xac>
  {
    const char *name = CFG_GAP_DEVICE_NAME;
 8017390:	4b3b      	ldr	r3, [pc, #236]	@ (8017480 <Ble_Hci_Gap_Gatt_Init+0x15c>)
 8017392:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 8017394:	1dba      	adds	r2, r7, #6
 8017396:	7bf8      	ldrb	r0, [r7, #15]
 8017398:	1cbb      	adds	r3, r7, #2
 801739a:	9301      	str	r3, [sp, #4]
 801739c:	1d3b      	adds	r3, r7, #4
 801739e:	9300      	str	r3, [sp, #0]
 80173a0:	4613      	mov	r3, r2
 80173a2:	2207      	movs	r2, #7
 80173a4:	2100      	movs	r1, #0
 80173a6:	f7fa ff96 	bl	80122d6 <aci_gap_init>
 80173aa:	4603      	mov	r3, r0
 80173ac:	75fb      	strb	r3, [r7, #23]
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 80173ae:	88fc      	ldrh	r4, [r7, #6]
 80173b0:	88bd      	ldrh	r5, [r7, #4]
 80173b2:	68b8      	ldr	r0, [r7, #8]
 80173b4:	f7e8 ff34 	bl	8000220 <strlen>
 80173b8:	4603      	mov	r3, r0
 80173ba:	b2da      	uxtb	r2, r3
 80173bc:	68bb      	ldr	r3, [r7, #8]
 80173be:	9300      	str	r3, [sp, #0]
 80173c0:	4613      	mov	r3, r2
 80173c2:	2200      	movs	r2, #0
 80173c4:	4629      	mov	r1, r5
 80173c6:	4620      	mov	r0, r4
 80173c8:	f7fb fb32 	bl	8012a30 <aci_gatt_update_char_value>
 80173cc:	4603      	mov	r3, r0
 80173ce:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 80173d0:	88f8      	ldrh	r0, [r7, #6]
 80173d2:	8879      	ldrh	r1, [r7, #2]
 80173d4:	463b      	mov	r3, r7
 80173d6:	9300      	str	r3, [sp, #0]
 80173d8:	2302      	movs	r3, #2
 80173da:	2200      	movs	r2, #0
 80173dc:	f7fb fb28 	bl	8012a30 <aci_gatt_update_char_value>
 80173e0:	4603      	mov	r3, r0
 80173e2:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 80173e4:	2202      	movs	r2, #2
 80173e6:	2102      	movs	r1, #2
 80173e8:	2000      	movs	r0, #0
 80173ea:	f7fb fd83 	bl	8012ef4 <hci_le_set_default_phy>
 80173ee:	4603      	mov	r3, r0
 80173f0:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 80173f2:	4b24      	ldr	r3, [pc, #144]	@ (8017484 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80173f4:	2201      	movs	r2, #1
 80173f6:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 80173f8:	4b22      	ldr	r3, [pc, #136]	@ (8017484 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80173fa:	781b      	ldrb	r3, [r3, #0]
 80173fc:	4618      	mov	r0, r3
 80173fe:	f7fa fdeb 	bl	8011fd8 <aci_gap_set_io_capability>
 8017402:	4603      	mov	r3, r0
 8017404:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 8017406:	4b1f      	ldr	r3, [pc, #124]	@ (8017484 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017408:	2201      	movs	r2, #1
 801740a:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 801740c:	4b1d      	ldr	r3, [pc, #116]	@ (8017484 <Ble_Hci_Gap_Gatt_Init+0x160>)
 801740e:	2208      	movs	r2, #8
 8017410:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 8017412:	4b1c      	ldr	r3, [pc, #112]	@ (8017484 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017414:	2210      	movs	r2, #16
 8017416:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 8017418:	4b1a      	ldr	r3, [pc, #104]	@ (8017484 <Ble_Hci_Gap_Gatt_Init+0x160>)
 801741a:	2200      	movs	r2, #0
 801741c:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 801741e:	4b19      	ldr	r3, [pc, #100]	@ (8017484 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017420:	4a19      	ldr	r2, [pc, #100]	@ (8017488 <Ble_Hci_Gap_Gatt_Init+0x164>)
 8017422:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 8017424:	4b17      	ldr	r3, [pc, #92]	@ (8017484 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017426:	2200      	movs	r2, #0
 8017428:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 801742a:	4b16      	ldr	r3, [pc, #88]	@ (8017484 <Ble_Hci_Gap_Gatt_Init+0x160>)
 801742c:	789c      	ldrb	r4, [r3, #2]
 801742e:	4b15      	ldr	r3, [pc, #84]	@ (8017484 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017430:	785d      	ldrb	r5, [r3, #1]
 8017432:	4b14      	ldr	r3, [pc, #80]	@ (8017484 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017434:	791b      	ldrb	r3, [r3, #4]
 8017436:	4a13      	ldr	r2, [pc, #76]	@ (8017484 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017438:	7952      	ldrb	r2, [r2, #5]
 801743a:	4912      	ldr	r1, [pc, #72]	@ (8017484 <Ble_Hci_Gap_Gatt_Init+0x160>)
 801743c:	78c9      	ldrb	r1, [r1, #3]
 801743e:	4811      	ldr	r0, [pc, #68]	@ (8017484 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017440:	6880      	ldr	r0, [r0, #8]
 8017442:	2600      	movs	r6, #0
 8017444:	9604      	str	r6, [sp, #16]
 8017446:	9003      	str	r0, [sp, #12]
 8017448:	9102      	str	r1, [sp, #8]
 801744a:	9201      	str	r2, [sp, #4]
 801744c:	9300      	str	r3, [sp, #0]
 801744e:	2300      	movs	r3, #0
 8017450:	2201      	movs	r2, #1
 8017452:	4629      	mov	r1, r5
 8017454:	4620      	mov	r0, r4
 8017456:	f7fa fe13 	bl	8012080 <aci_gap_set_authentication_requirement>
 801745a:	4603      	mov	r3, r0
 801745c:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 801745e:	4b09      	ldr	r3, [pc, #36]	@ (8017484 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8017460:	789b      	ldrb	r3, [r3, #2]
 8017462:	2b00      	cmp	r3, #0
 8017464:	d003      	beq.n	801746e <Ble_Hci_Gap_Gatt_Init+0x14a>
  {
    ret = aci_gap_configure_whitelist();
 8017466:	f7fb f855 	bl	8012514 <aci_gap_configure_filter_accept_list>
 801746a:	4603      	mov	r3, r0
 801746c:	75fb      	strb	r3, [r7, #23]
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
}
 801746e:	bf00      	nop
 8017470:	371c      	adds	r7, #28
 8017472:	46bd      	mov	sp, r7
 8017474:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017476:	bf00      	nop
 8017478:	0801bfdc 	.word	0x0801bfdc
 801747c:	0801bfec 	.word	0x0801bfec
 8017480:	0801bcb8 	.word	0x0801bcb8
 8017484:	20010b68 	.word	0x20010b68
 8017488:	0001b207 	.word	0x0001b207

0801748c <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 801748c:	b580      	push	{r7, lr}
 801748e:	b08c      	sub	sp, #48	@ 0x30
 8017490:	af08      	add	r7, sp, #32
 8017492:	4603      	mov	r3, r0
 8017494:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8017496:	2392      	movs	r3, #146	@ 0x92
 8017498:	73fb      	strb	r3, [r7, #15]

  BleApplicationContext.Device_Connection_Status = NewStatus;
 801749a:	4a12      	ldr	r2, [pc, #72]	@ (80174e4 <Adv_Request+0x58>)
 801749c:	79fb      	ldrb	r3, [r7, #7]
 801749e:	f882 3080 	strb.w	r3, [r2, #128]	@ 0x80
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_TYPE,
 80174a2:	2300      	movs	r3, #0
 80174a4:	9306      	str	r3, [sp, #24]
 80174a6:	2300      	movs	r3, #0
 80174a8:	9305      	str	r3, [sp, #20]
 80174aa:	2300      	movs	r3, #0
 80174ac:	9304      	str	r3, [sp, #16]
 80174ae:	2300      	movs	r3, #0
 80174b0:	9303      	str	r3, [sp, #12]
 80174b2:	2300      	movs	r3, #0
 80174b4:	9302      	str	r3, [sp, #8]
 80174b6:	2300      	movs	r3, #0
 80174b8:	9301      	str	r3, [sp, #4]
 80174ba:	2300      	movs	r3, #0
 80174bc:	9300      	str	r3, [sp, #0]
 80174be:	2300      	movs	r3, #0
 80174c0:	22a0      	movs	r2, #160	@ 0xa0
 80174c2:	2180      	movs	r1, #128	@ 0x80
 80174c4:	2000      	movs	r0, #0
 80174c6:	f7fa fc8d 	bl	8011de4 <aci_gap_set_discoverable>
 80174ca:	4603      	mov	r3, r0
 80174cc:	73fb      	strb	r3, [r7, #15]
/* USER CODE BEGIN Adv_Request_1*/

/* USER CODE END Adv_Request_1*/

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_AdvData), (uint8_t*) a_AdvData);
 80174ce:	4906      	ldr	r1, [pc, #24]	@ (80174e8 <Adv_Request+0x5c>)
 80174d0:	2003      	movs	r0, #3
 80174d2:	f7fa ffad 	bl	8012430 <aci_gap_update_adv_data>
 80174d6:	4603      	mov	r3, r0
 80174d8:	73fb      	strb	r3, [r7, #15]
  else
  {
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
  }

  return;
 80174da:	bf00      	nop
}
 80174dc:	3710      	adds	r7, #16
 80174de:	46bd      	mov	sp, r7
 80174e0:	bd80      	pop	{r7, pc}
 80174e2:	bf00      	nop
 80174e4:	20010b68 	.word	0x20010b68
 80174e8:	200000c4 	.word	0x200000c4

080174ec <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 80174ec:	b580      	push	{r7, lr}
 80174ee:	b086      	sub	sp, #24
 80174f0:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 80174f2:	f7ff fda5 	bl	8017040 <LL_FLASH_GetUDN>
 80174f6:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 80174f8:	693b      	ldr	r3, [r7, #16]
 80174fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80174fe:	d023      	beq.n	8017548 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 8017500:	f7ff fdb6 	bl	8017070 <LL_FLASH_GetSTCompanyID>
 8017504:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 8017506:	f7ff fda7 	bl	8017058 <LL_FLASH_GetDeviceID>
 801750a:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 801750c:	693b      	ldr	r3, [r7, #16]
 801750e:	b2da      	uxtb	r2, r3
 8017510:	4b16      	ldr	r3, [pc, #88]	@ (801756c <BleGetBdAddress+0x80>)
 8017512:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 8017514:	693b      	ldr	r3, [r7, #16]
 8017516:	0a1b      	lsrs	r3, r3, #8
 8017518:	b2da      	uxtb	r2, r3
 801751a:	4b14      	ldr	r3, [pc, #80]	@ (801756c <BleGetBdAddress+0x80>)
 801751c:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 801751e:	687b      	ldr	r3, [r7, #4]
 8017520:	b2da      	uxtb	r2, r3
 8017522:	4b12      	ldr	r3, [pc, #72]	@ (801756c <BleGetBdAddress+0x80>)
 8017524:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 8017526:	68bb      	ldr	r3, [r7, #8]
 8017528:	b2da      	uxtb	r2, r3
 801752a:	4b10      	ldr	r3, [pc, #64]	@ (801756c <BleGetBdAddress+0x80>)
 801752c:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 801752e:	68bb      	ldr	r3, [r7, #8]
 8017530:	0a1b      	lsrs	r3, r3, #8
 8017532:	b2da      	uxtb	r2, r3
 8017534:	4b0d      	ldr	r3, [pc, #52]	@ (801756c <BleGetBdAddress+0x80>)
 8017536:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 8017538:	68bb      	ldr	r3, [r7, #8]
 801753a:	0c1b      	lsrs	r3, r3, #16
 801753c:	b2da      	uxtb	r2, r3
 801753e:	4b0b      	ldr	r3, [pc, #44]	@ (801756c <BleGetBdAddress+0x80>)
 8017540:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 8017542:	4b0a      	ldr	r3, [pc, #40]	@ (801756c <BleGetBdAddress+0x80>)
 8017544:	617b      	str	r3, [r7, #20]
 8017546:	e00b      	b.n	8017560 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 8017548:	2000      	movs	r0, #0
 801754a:	f7fc fca7 	bl	8013e9c <OTP_Read>
 801754e:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 8017550:	68fb      	ldr	r3, [r7, #12]
 8017552:	2b00      	cmp	r3, #0
 8017554:	d002      	beq.n	801755c <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 8017556:	68fb      	ldr	r3, [r7, #12]
 8017558:	617b      	str	r3, [r7, #20]
 801755a:	e001      	b.n	8017560 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 801755c:	4b04      	ldr	r3, [pc, #16]	@ (8017570 <BleGetBdAddress+0x84>)
 801755e:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 8017560:	697b      	ldr	r3, [r7, #20]
}
 8017562:	4618      	mov	r0, r3
 8017564:	3718      	adds	r7, #24
 8017566:	46bd      	mov	sp, r7
 8017568:	bd80      	pop	{r7, pc}
 801756a:	bf00      	nop
 801756c:	20010b60 	.word	0x20010b60
 8017570:	0801bfd4 	.word	0x0801bfd4

08017574 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR CUSTOM
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 8017574:	b580      	push	{r7, lr}
 8017576:	b082      	sub	sp, #8
 8017578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 801757a:	4b0a      	ldr	r3, [pc, #40]	@ (80175a4 <Adv_Cancel+0x30>)
 801757c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8017580:	2b05      	cmp	r3, #5
 8017582:	d00a      	beq.n	801759a <Adv_Cancel+0x26>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8017584:	2392      	movs	r3, #146	@ 0x92
 8017586:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 8017588:	f7fa fc08 	bl	8011d9c <aci_gap_set_non_discoverable>
 801758c:	4603      	mov	r3, r0
 801758e:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8017590:	4b04      	ldr	r3, [pc, #16]	@ (80175a4 <Adv_Cancel+0x30>)
 8017592:	2200      	movs	r2, #0
 8017594:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 8017598:	bf00      	nop
 801759a:	bf00      	nop
}
 801759c:	3708      	adds	r7, #8
 801759e:	46bd      	mov	sp, r7
 80175a0:	bd80      	pop	{r7, pc}
 80175a2:	bf00      	nop
 80175a4:	20010b68 	.word	0x20010b68

080175a8 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 80175a8:	b580      	push	{r7, lr}
 80175aa:	b082      	sub	sp, #8
 80175ac:	af00      	add	r7, sp, #0
 80175ae:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80175b0:	2100      	movs	r1, #0
 80175b2:	2002      	movs	r0, #2
 80175b4:	f001 fb6a 	bl	8018c8c <UTIL_SEQ_SetTask>

  return;
 80175b8:	bf00      	nop
}
 80175ba:	3708      	adds	r7, #8
 80175bc:	46bd      	mov	sp, r7
 80175be:	bd80      	pop	{r7, pc}

080175c0 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 80175c0:	b580      	push	{r7, lr}
 80175c2:	b082      	sub	sp, #8
 80175c4:	af00      	add	r7, sp, #0
 80175c6:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 80175c8:	2001      	movs	r0, #1
 80175ca:	f001 fbcb 	bl	8018d64 <UTIL_SEQ_SetEvt>

  return;
 80175ce:	bf00      	nop
}
 80175d0:	3708      	adds	r7, #8
 80175d2:	46bd      	mov	sp, r7
 80175d4:	bd80      	pop	{r7, pc}

080175d6 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 80175d6:	b580      	push	{r7, lr}
 80175d8:	b082      	sub	sp, #8
 80175da:	af00      	add	r7, sp, #0
 80175dc:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 80175de:	2001      	movs	r0, #1
 80175e0:	f001 fbe0 	bl	8018da4 <UTIL_SEQ_WaitEvt>

  return;
 80175e4:	bf00      	nop
}
 80175e6:	3708      	adds	r7, #8
 80175e8:	46bd      	mov	sp, r7
 80175ea:	bd80      	pop	{r7, pc}

080175ec <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 80175ec:	b580      	push	{r7, lr}
 80175ee:	b084      	sub	sp, #16
 80175f0:	af00      	add	r7, sp, #0
 80175f2:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 80175f4:	687b      	ldr	r3, [r7, #4]
 80175f6:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 80175f8:	68fb      	ldr	r3, [r7, #12]
 80175fa:	685b      	ldr	r3, [r3, #4]
 80175fc:	3308      	adds	r3, #8
 80175fe:	4618      	mov	r0, r3
 8017600:	f7fb fdde 	bl	80131c0 <SVCCTL_UserEvtRx>
 8017604:	4603      	mov	r3, r0
 8017606:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 8017608:	7afb      	ldrb	r3, [r7, #11]
 801760a:	2b00      	cmp	r3, #0
 801760c:	d003      	beq.n	8017616 <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 801760e:	68fb      	ldr	r3, [r7, #12]
 8017610:	2201      	movs	r2, #1
 8017612:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 8017614:	e003      	b.n	801761e <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 8017616:	68fb      	ldr	r3, [r7, #12]
 8017618:	2200      	movs	r2, #0
 801761a:	701a      	strb	r2, [r3, #0]
  return;
 801761c:	bf00      	nop
}
 801761e:	3710      	adds	r7, #16
 8017620:	46bd      	mov	sp, r7
 8017622:	bd80      	pop	{r7, pc}

08017624 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 8017624:	b580      	push	{r7, lr}
 8017626:	b084      	sub	sp, #16
 8017628:	af00      	add	r7, sp, #0
 801762a:	4603      	mov	r3, r0
 801762c:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 801762e:	79fb      	ldrb	r3, [r7, #7]
 8017630:	2b00      	cmp	r3, #0
 8017632:	d002      	beq.n	801763a <BLE_StatusNot+0x16>
 8017634:	2b01      	cmp	r3, #1
 8017636:	d006      	beq.n	8017646 <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 8017638:	e00b      	b.n	8017652 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 801763a:	2303      	movs	r3, #3
 801763c:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 801763e:	68f8      	ldr	r0, [r7, #12]
 8017640:	f001 fb50 	bl	8018ce4 <UTIL_SEQ_PauseTask>
      break;
 8017644:	e005      	b.n	8017652 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8017646:	2303      	movs	r3, #3
 8017648:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 801764a:	68f8      	ldr	r0, [r7, #12]
 801764c:	f001 fb6a 	bl	8018d24 <UTIL_SEQ_ResumeTask>
      break;
 8017650:	bf00      	nop
  }

  return;
 8017652:	bf00      	nop
}
 8017654:	3710      	adds	r7, #16
 8017656:	46bd      	mov	sp, r7
 8017658:	bd80      	pop	{r7, pc}

0801765a <Custom_STM_App_Notification>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void Custom_STM_App_Notification(Custom_STM_App_Notification_evt_t *pNotification)
{
 801765a:	b480      	push	{r7}
 801765c:	b083      	sub	sp, #12
 801765e:	af00      	add	r7, sp, #0
 8017660:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_1 */

  /* USER CODE END CUSTOM_STM_App_Notification_1 */
  switch (pNotification->Custom_Evt_Opcode)
 8017662:	687b      	ldr	r3, [r7, #4]
 8017664:	781b      	ldrb	r3, [r3, #0]
 8017666:	2b00      	cmp	r3, #0

    default:
      /* USER CODE BEGIN CUSTOM_STM_App_Notification_default */

      /* USER CODE END CUSTOM_STM_App_Notification_default */
      break;
 8017668:	bf00      	nop
  }
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_2 */

  /* USER CODE END CUSTOM_STM_App_Notification_2 */
  return;
 801766a:	bf00      	nop
}
 801766c:	370c      	adds	r7, #12
 801766e:	46bd      	mov	sp, r7
 8017670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017674:	4770      	bx	lr

08017676 <Custom_APP_Notification>:

void Custom_APP_Notification(Custom_App_ConnHandle_Not_evt_t *pNotification)
{
 8017676:	b480      	push	{r7}
 8017678:	b083      	sub	sp, #12
 801767a:	af00      	add	r7, sp, #0
 801767c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_APP_Notification_1 */

  /* USER CODE END CUSTOM_APP_Notification_1 */

  switch (pNotification->Custom_Evt_Opcode)
 801767e:	687b      	ldr	r3, [r7, #4]
 8017680:	781b      	ldrb	r3, [r3, #0]
 8017682:	2b00      	cmp	r3, #0
 8017684:	d002      	beq.n	801768c <Custom_APP_Notification+0x16>
 8017686:	2b01      	cmp	r3, #1
 8017688:	d002      	beq.n	8017690 <Custom_APP_Notification+0x1a>

    default:
      /* USER CODE BEGIN CUSTOM_APP_Notification_default */

      /* USER CODE END CUSTOM_APP_Notification_default */
      break;
 801768a:	e002      	b.n	8017692 <Custom_APP_Notification+0x1c>
      break;
 801768c:	bf00      	nop
 801768e:	e000      	b.n	8017692 <Custom_APP_Notification+0x1c>
      break;
 8017690:	bf00      	nop

  /* USER CODE BEGIN CUSTOM_APP_Notification_2 */

  /* USER CODE END CUSTOM_APP_Notification_2 */

  return;
 8017692:	bf00      	nop
}
 8017694:	370c      	adds	r7, #12
 8017696:	46bd      	mov	sp, r7
 8017698:	f85d 7b04 	ldr.w	r7, [sp], #4
 801769c:	4770      	bx	lr

0801769e <Custom_APP_Init>:

void Custom_APP_Init(void)
{
 801769e:	b480      	push	{r7}
 80176a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CUSTOM_APP_Init */

  /* USER CODE END CUSTOM_APP_Init */
  return;
 80176a2:	bf00      	nop
}
 80176a4:	46bd      	mov	sp, r7
 80176a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176aa:	4770      	bx	lr

080176ac <Custom_STM_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Custom_STM_Event_Handler(void *Event)
{
 80176ac:	b580      	push	{r7, lr}
 80176ae:	b08c      	sub	sp, #48	@ 0x30
 80176b0:	af00      	add	r7, sp, #0
 80176b2:	6078      	str	r0, [r7, #4]
  Custom_STM_App_Notification_evt_t     Notification;
  /* USER CODE BEGIN Custom_STM_Event_Handler_1 */

  /* USER CODE END Custom_STM_Event_Handler_1 */

  return_value = SVCCTL_EvtNotAck;
 80176b4:	2300      	movs	r3, #0
 80176b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 80176ba:	687b      	ldr	r3, [r7, #4]
 80176bc:	3301      	adds	r3, #1
 80176be:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (event_pckt->evt)
 80176c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80176c2:	781b      	ldrb	r3, [r3, #0]
 80176c4:	2bff      	cmp	r3, #255	@ 0xff
 80176c6:	d154      	bne.n	8017772 <Custom_STM_Event_Handler+0xc6>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 80176c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80176ca:	3302      	adds	r3, #2
 80176cc:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (blecore_evt->ecode)
 80176ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80176d0:	881b      	ldrh	r3, [r3, #0]
 80176d2:	b29b      	uxth	r3, r3
 80176d4:	f6a3 4301 	subw	r3, r3, #3073	@ 0xc01
 80176d8:	2b1a      	cmp	r3, #26
 80176da:	d848      	bhi.n	801776e <Custom_STM_Event_Handler+0xc2>
 80176dc:	a201      	add	r2, pc, #4	@ (adr r2, 80176e4 <Custom_STM_Event_Handler+0x38>)
 80176de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80176e2:	bf00      	nop
 80176e4:	0801776f 	.word	0x0801776f
 80176e8:	0801776f 	.word	0x0801776f
 80176ec:	0801776f 	.word	0x0801776f
 80176f0:	0801776f 	.word	0x0801776f
 80176f4:	0801776f 	.word	0x0801776f
 80176f8:	0801776f 	.word	0x0801776f
 80176fc:	0801776f 	.word	0x0801776f
 8017700:	0801776f 	.word	0x0801776f
 8017704:	0801776f 	.word	0x0801776f
 8017708:	0801776f 	.word	0x0801776f
 801770c:	0801776f 	.word	0x0801776f
 8017710:	0801776f 	.word	0x0801776f
 8017714:	0801776f 	.word	0x0801776f
 8017718:	0801776f 	.word	0x0801776f
 801771c:	0801776f 	.word	0x0801776f
 8017720:	0801776f 	.word	0x0801776f
 8017724:	0801776f 	.word	0x0801776f
 8017728:	0801776f 	.word	0x0801776f
 801772c:	0801776f 	.word	0x0801776f
 8017730:	0801776f 	.word	0x0801776f
 8017734:	0801776f 	.word	0x0801776f
 8017738:	0801776f 	.word	0x0801776f
 801773c:	0801776f 	.word	0x0801776f
 8017740:	0801776f 	.word	0x0801776f
 8017744:	0801776f 	.word	0x0801776f
 8017748:	0801776f 	.word	0x0801776f
 801774c:	08017751 	.word	0x08017751
		case ACI_GATT_NOTIFICATION_COMPLETE_VSEVT_CODE:
        {
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */
          notification_complete = (aci_gatt_notification_complete_event_rp0*)blecore_evt->data;
 8017750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017752:	3302      	adds	r3, #2
 8017754:	623b      	str	r3, [r7, #32]
          Notification.Custom_Evt_Opcode = CUSTOM_STM_NOTIFICATION_COMPLETE_EVT;
 8017756:	2300      	movs	r3, #0
 8017758:	733b      	strb	r3, [r7, #12]
          Notification.AttrHandle = notification_complete->Attr_Handle;
 801775a:	6a3b      	ldr	r3, [r7, #32]
 801775c:	881b      	ldrh	r3, [r3, #0]
 801775e:	b29b      	uxth	r3, r3
 8017760:	83bb      	strh	r3, [r7, #28]
          Custom_STM_App_Notification(&Notification);
 8017762:	f107 030c 	add.w	r3, r7, #12
 8017766:	4618      	mov	r0, r3
 8017768:	f7ff ff77 	bl	801765a <Custom_STM_App_Notification>
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */
          break;
 801776c:	e000      	b.n	8017770 <Custom_STM_Event_Handler+0xc4>
        /* USER CODE END BLECORE_EVT */
        default:
          /* USER CODE BEGIN EVT_DEFAULT */

          /* USER CODE END EVT_DEFAULT */
          break;
 801776e:	bf00      	nop
      }
      /* USER CODE BEGIN EVT_VENDOR*/

      /* USER CODE END EVT_VENDOR*/
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8017770:	e000      	b.n	8017774 <Custom_STM_Event_Handler+0xc8>

    default:
      /* USER CODE BEGIN EVENT_PCKT*/

      /* USER CODE END EVENT_PCKT*/
      break;
 8017772:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_Event_Handler_2 */

  /* USER CODE END Custom_STM_Event_Handler_2 */

  return(return_value);
 8017774:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}/* end Custom_STM_Event_Handler */
 8017778:	4618      	mov	r0, r3
 801777a:	3730      	adds	r7, #48	@ 0x30
 801777c:	46bd      	mov	sp, r7
 801777e:	bd80      	pop	{r7, pc}

08017780 <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 8017780:	b580      	push	{r7, lr}
 8017782:	b08c      	sub	sp, #48	@ 0x30
 8017784:	af06      	add	r7, sp, #24

  Char_UUID_t  uuid;
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8017786:	2392      	movs	r3, #146	@ 0x92
 8017788:	75fb      	strb	r3, [r7, #23]
  /* USER CODE END SVCCTL_InitCustomSvc_1 */

  /**
   *  Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 801778a:	4834      	ldr	r0, [pc, #208]	@ (801785c <SVCCTL_InitCustomSvc+0xdc>)
 801778c:	f7fb fcfe 	bl	801318c <SVCCTL_RegisterSvcHandler>
   *                              = 3
   *
   * This value doesn't take into account number of descriptors manually added
   * In case of descriptors added, please update the max_attr_record value accordingly in the next SVCCTL_InitService User Section
   */
  max_attr_record = 3;
 8017790:	2303      	movs	r3, #3
 8017792:	75bb      	strb	r3, [r7, #22]
  /* USER CODE BEGIN SVCCTL_InitService1 */
  /* max_attr_record to be updated if descriptors have been added */

  /* USER CODE END SVCCTL_InitService1 */

  COPY_INSUDOS_SERVICE_UUID(uuid.Char_UUID_128);
 8017794:	238f      	movs	r3, #143	@ 0x8f
 8017796:	713b      	strb	r3, [r7, #4]
 8017798:	23e5      	movs	r3, #229	@ 0xe5
 801779a:	717b      	strb	r3, [r7, #5]
 801779c:	23b3      	movs	r3, #179	@ 0xb3
 801779e:	71bb      	strb	r3, [r7, #6]
 80177a0:	23d5      	movs	r3, #213	@ 0xd5
 80177a2:	71fb      	strb	r3, [r7, #7]
 80177a4:	232e      	movs	r3, #46	@ 0x2e
 80177a6:	723b      	strb	r3, [r7, #8]
 80177a8:	237f      	movs	r3, #127	@ 0x7f
 80177aa:	727b      	strb	r3, [r7, #9]
 80177ac:	234a      	movs	r3, #74	@ 0x4a
 80177ae:	72bb      	strb	r3, [r7, #10]
 80177b0:	2398      	movs	r3, #152	@ 0x98
 80177b2:	72fb      	strb	r3, [r7, #11]
 80177b4:	232a      	movs	r3, #42	@ 0x2a
 80177b6:	733b      	strb	r3, [r7, #12]
 80177b8:	2348      	movs	r3, #72	@ 0x48
 80177ba:	737b      	strb	r3, [r7, #13]
 80177bc:	237a      	movs	r3, #122	@ 0x7a
 80177be:	73bb      	strb	r3, [r7, #14]
 80177c0:	23cc      	movs	r3, #204	@ 0xcc
 80177c2:	73fb      	strb	r3, [r7, #15]
 80177c4:	2300      	movs	r3, #0
 80177c6:	743b      	strb	r3, [r7, #16]
 80177c8:	2300      	movs	r3, #0
 80177ca:	747b      	strb	r3, [r7, #17]
 80177cc:	2300      	movs	r3, #0
 80177ce:	74bb      	strb	r3, [r7, #18]
 80177d0:	2300      	movs	r3, #0
 80177d2:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_service(UUID_TYPE_128,
 80177d4:	7dbb      	ldrb	r3, [r7, #22]
 80177d6:	1d39      	adds	r1, r7, #4
 80177d8:	4a21      	ldr	r2, [pc, #132]	@ (8017860 <SVCCTL_InitCustomSvc+0xe0>)
 80177da:	9200      	str	r2, [sp, #0]
 80177dc:	2201      	movs	r2, #1
 80177de:	2002      	movs	r0, #2
 80177e0:	f7fa ff48 	bl	8012674 <aci_gatt_add_service>
 80177e4:	4603      	mov	r3, r0
 80177e6:	75fb      	strb	r3, [r7, #23]
  }

  /**
   *  Insudos
   */
  COPY_INSUDOS_CHAR_UUID(uuid.Char_UUID_128);
 80177e8:	2319      	movs	r3, #25
 80177ea:	713b      	strb	r3, [r7, #4]
 80177ec:	23ed      	movs	r3, #237	@ 0xed
 80177ee:	717b      	strb	r3, [r7, #5]
 80177f0:	2382      	movs	r3, #130	@ 0x82
 80177f2:	71bb      	strb	r3, [r7, #6]
 80177f4:	23ae      	movs	r3, #174	@ 0xae
 80177f6:	71fb      	strb	r3, [r7, #7]
 80177f8:	23ed      	movs	r3, #237	@ 0xed
 80177fa:	723b      	strb	r3, [r7, #8]
 80177fc:	2321      	movs	r3, #33	@ 0x21
 80177fe:	727b      	strb	r3, [r7, #9]
 8017800:	234c      	movs	r3, #76	@ 0x4c
 8017802:	72bb      	strb	r3, [r7, #10]
 8017804:	239d      	movs	r3, #157	@ 0x9d
 8017806:	72fb      	strb	r3, [r7, #11]
 8017808:	2341      	movs	r3, #65	@ 0x41
 801780a:	733b      	strb	r3, [r7, #12]
 801780c:	2345      	movs	r3, #69	@ 0x45
 801780e:	737b      	strb	r3, [r7, #13]
 8017810:	2322      	movs	r3, #34	@ 0x22
 8017812:	73bb      	strb	r3, [r7, #14]
 8017814:	238e      	movs	r3, #142	@ 0x8e
 8017816:	73fb      	strb	r3, [r7, #15]
 8017818:	2300      	movs	r3, #0
 801781a:	743b      	strb	r3, [r7, #16]
 801781c:	2300      	movs	r3, #0
 801781e:	747b      	strb	r3, [r7, #17]
 8017820:	2300      	movs	r3, #0
 8017822:	74bb      	strb	r3, [r7, #18]
 8017824:	2300      	movs	r3, #0
 8017826:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(CustomContext.CustomInsudosServHdle,
 8017828:	4b0d      	ldr	r3, [pc, #52]	@ (8017860 <SVCCTL_InitCustomSvc+0xe0>)
 801782a:	8818      	ldrh	r0, [r3, #0]
 801782c:	4b0d      	ldr	r3, [pc, #52]	@ (8017864 <SVCCTL_InitCustomSvc+0xe4>)
 801782e:	881b      	ldrh	r3, [r3, #0]
 8017830:	1d3a      	adds	r2, r7, #4
 8017832:	490d      	ldr	r1, [pc, #52]	@ (8017868 <SVCCTL_InitCustomSvc+0xe8>)
 8017834:	9105      	str	r1, [sp, #20]
 8017836:	2100      	movs	r1, #0
 8017838:	9104      	str	r1, [sp, #16]
 801783a:	2110      	movs	r1, #16
 801783c:	9103      	str	r1, [sp, #12]
 801783e:	2107      	movs	r1, #7
 8017840:	9102      	str	r1, [sp, #8]
 8017842:	2100      	movs	r1, #0
 8017844:	9101      	str	r1, [sp, #4]
 8017846:	2100      	movs	r1, #0
 8017848:	9100      	str	r1, [sp, #0]
 801784a:	2102      	movs	r1, #2
 801784c:	f7fa ffe8 	bl	8012820 <aci_gatt_add_char>
 8017850:	4603      	mov	r3, r0
 8017852:	75fb      	strb	r3, [r7, #23]

  /* USER CODE BEGIN SVCCTL_InitCustomSvc_2 */

  /* USER CODE END SVCCTL_InitCustomSvc_2 */

  return;
 8017854:	bf00      	nop
}
 8017856:	3718      	adds	r7, #24
 8017858:	46bd      	mov	sp, r7
 801785a:	bd80      	pop	{r7, pc}
 801785c:	080176ad 	.word	0x080176ad
 8017860:	20010bf0 	.word	0x20010bf0
 8017864:	200000c8 	.word	0x200000c8
 8017868:	20010bf2 	.word	0x20010bf2

0801786c <LL_PWR_EnableBootC2>:
{
 801786c:	b480      	push	{r7}
 801786e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8017870:	4b05      	ldr	r3, [pc, #20]	@ (8017888 <LL_PWR_EnableBootC2+0x1c>)
 8017872:	68db      	ldr	r3, [r3, #12]
 8017874:	4a04      	ldr	r2, [pc, #16]	@ (8017888 <LL_PWR_EnableBootC2+0x1c>)
 8017876:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801787a:	60d3      	str	r3, [r2, #12]
}
 801787c:	bf00      	nop
 801787e:	46bd      	mov	sp, r7
 8017880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017884:	4770      	bx	lr
 8017886:	bf00      	nop
 8017888:	58000400 	.word	0x58000400

0801788c <LL_C2_EXTI_EnableEvent_32_63>:
{
 801788c:	b480      	push	{r7}
 801788e:	b083      	sub	sp, #12
 8017890:	af00      	add	r7, sp, #0
 8017892:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8017894:	4b06      	ldr	r3, [pc, #24]	@ (80178b0 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8017896:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 801789a:	4905      	ldr	r1, [pc, #20]	@ (80178b0 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 801789c:	687b      	ldr	r3, [r7, #4]
 801789e:	4313      	orrs	r3, r2
 80178a0:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 80178a4:	bf00      	nop
 80178a6:	370c      	adds	r7, #12
 80178a8:	46bd      	mov	sp, r7
 80178aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178ae:	4770      	bx	lr
 80178b0:	58000800 	.word	0x58000800

080178b4 <LL_EXTI_EnableRisingTrig_32_63>:
{
 80178b4:	b480      	push	{r7}
 80178b6:	b083      	sub	sp, #12
 80178b8:	af00      	add	r7, sp, #0
 80178ba:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80178bc:	4b05      	ldr	r3, [pc, #20]	@ (80178d4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80178be:	6a1a      	ldr	r2, [r3, #32]
 80178c0:	4904      	ldr	r1, [pc, #16]	@ (80178d4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80178c2:	687b      	ldr	r3, [r7, #4]
 80178c4:	4313      	orrs	r3, r2
 80178c6:	620b      	str	r3, [r1, #32]
}
 80178c8:	bf00      	nop
 80178ca:	370c      	adds	r7, #12
 80178cc:	46bd      	mov	sp, r7
 80178ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178d2:	4770      	bx	lr
 80178d4:	58000800 	.word	0x58000800

080178d8 <LL_AHB3_GRP1_EnableClock>:
{
 80178d8:	b480      	push	{r7}
 80178da:	b085      	sub	sp, #20
 80178dc:	af00      	add	r7, sp, #0
 80178de:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 80178e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80178e4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80178e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80178ea:	687b      	ldr	r3, [r7, #4]
 80178ec:	4313      	orrs	r3, r2
 80178ee:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80178f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80178f4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80178f6:	687b      	ldr	r3, [r7, #4]
 80178f8:	4013      	ands	r3, r2
 80178fa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80178fc:	68fb      	ldr	r3, [r7, #12]
}
 80178fe:	bf00      	nop
 8017900:	3714      	adds	r7, #20
 8017902:	46bd      	mov	sp, r7
 8017904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017908:	4770      	bx	lr

0801790a <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 801790a:	b480      	push	{r7}
 801790c:	b085      	sub	sp, #20
 801790e:	af00      	add	r7, sp, #0
 8017910:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 8017912:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8017916:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 801791a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 801791e:	687b      	ldr	r3, [r7, #4]
 8017920:	4313      	orrs	r3, r2
 8017922:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 8017926:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801792a:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 801792e:	687b      	ldr	r3, [r7, #4]
 8017930:	4013      	ands	r3, r2
 8017932:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8017934:	68fb      	ldr	r3, [r7, #12]
}
 8017936:	bf00      	nop
 8017938:	3714      	adds	r7, #20
 801793a:	46bd      	mov	sp, r7
 801793c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017940:	4770      	bx	lr

08017942 <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 8017942:	b480      	push	{r7}
 8017944:	b083      	sub	sp, #12
 8017946:	af00      	add	r7, sp, #0
 8017948:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 801794a:	687b      	ldr	r3, [r7, #4]
 801794c:	681b      	ldr	r3, [r3, #0]
 801794e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8017952:	687b      	ldr	r3, [r7, #4]
 8017954:	601a      	str	r2, [r3, #0]
}
 8017956:	bf00      	nop
 8017958:	370c      	adds	r7, #12
 801795a:	46bd      	mov	sp, r7
 801795c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017960:	4770      	bx	lr

08017962 <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 8017962:	b480      	push	{r7}
 8017964:	b083      	sub	sp, #12
 8017966:	af00      	add	r7, sp, #0
 8017968:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 801796a:	687b      	ldr	r3, [r7, #4]
 801796c:	681b      	ldr	r3, [r3, #0]
 801796e:	f043 0201 	orr.w	r2, r3, #1
 8017972:	687b      	ldr	r3, [r7, #4]
 8017974:	601a      	str	r2, [r3, #0]
}
 8017976:	bf00      	nop
 8017978:	370c      	adds	r7, #12
 801797a:	46bd      	mov	sp, r7
 801797c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017980:	4770      	bx	lr

08017982 <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8017982:	b480      	push	{r7}
 8017984:	b083      	sub	sp, #12
 8017986:	af00      	add	r7, sp, #0
 8017988:	6078      	str	r0, [r7, #4]
 801798a:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 801798c:	687b      	ldr	r3, [r7, #4]
 801798e:	685a      	ldr	r2, [r3, #4]
 8017990:	683b      	ldr	r3, [r7, #0]
 8017992:	041b      	lsls	r3, r3, #16
 8017994:	43db      	mvns	r3, r3
 8017996:	401a      	ands	r2, r3
 8017998:	687b      	ldr	r3, [r7, #4]
 801799a:	605a      	str	r2, [r3, #4]
}
 801799c:	bf00      	nop
 801799e:	370c      	adds	r7, #12
 80179a0:	46bd      	mov	sp, r7
 80179a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179a6:	4770      	bx	lr

080179a8 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80179a8:	b480      	push	{r7}
 80179aa:	b083      	sub	sp, #12
 80179ac:	af00      	add	r7, sp, #0
 80179ae:	6078      	str	r0, [r7, #4]
 80179b0:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80179b2:	687b      	ldr	r3, [r7, #4]
 80179b4:	685a      	ldr	r2, [r3, #4]
 80179b6:	683b      	ldr	r3, [r7, #0]
 80179b8:	041b      	lsls	r3, r3, #16
 80179ba:	431a      	orrs	r2, r3
 80179bc:	687b      	ldr	r3, [r7, #4]
 80179be:	605a      	str	r2, [r3, #4]
}
 80179c0:	bf00      	nop
 80179c2:	370c      	adds	r7, #12
 80179c4:	46bd      	mov	sp, r7
 80179c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179ca:	4770      	bx	lr

080179cc <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80179cc:	b480      	push	{r7}
 80179ce:	b083      	sub	sp, #12
 80179d0:	af00      	add	r7, sp, #0
 80179d2:	6078      	str	r0, [r7, #4]
 80179d4:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 80179d6:	687b      	ldr	r3, [r7, #4]
 80179d8:	685a      	ldr	r2, [r3, #4]
 80179da:	683b      	ldr	r3, [r7, #0]
 80179dc:	43db      	mvns	r3, r3
 80179de:	401a      	ands	r2, r3
 80179e0:	687b      	ldr	r3, [r7, #4]
 80179e2:	605a      	str	r2, [r3, #4]
}
 80179e4:	bf00      	nop
 80179e6:	370c      	adds	r7, #12
 80179e8:	46bd      	mov	sp, r7
 80179ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179ee:	4770      	bx	lr

080179f0 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80179f0:	b480      	push	{r7}
 80179f2:	b083      	sub	sp, #12
 80179f4:	af00      	add	r7, sp, #0
 80179f6:	6078      	str	r0, [r7, #4]
 80179f8:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 80179fa:	687b      	ldr	r3, [r7, #4]
 80179fc:	683a      	ldr	r2, [r7, #0]
 80179fe:	609a      	str	r2, [r3, #8]
}
 8017a00:	bf00      	nop
 8017a02:	370c      	adds	r7, #12
 8017a04:	46bd      	mov	sp, r7
 8017a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a0a:	4770      	bx	lr

08017a0c <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8017a0c:	b480      	push	{r7}
 8017a0e:	b083      	sub	sp, #12
 8017a10:	af00      	add	r7, sp, #0
 8017a12:	6078      	str	r0, [r7, #4]
 8017a14:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 8017a16:	683b      	ldr	r3, [r7, #0]
 8017a18:	041a      	lsls	r2, r3, #16
 8017a1a:	687b      	ldr	r3, [r7, #4]
 8017a1c:	609a      	str	r2, [r3, #8]
}
 8017a1e:	bf00      	nop
 8017a20:	370c      	adds	r7, #12
 8017a22:	46bd      	mov	sp, r7
 8017a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a28:	4770      	bx	lr

08017a2a <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8017a2a:	b480      	push	{r7}
 8017a2c:	b083      	sub	sp, #12
 8017a2e:	af00      	add	r7, sp, #0
 8017a30:	6078      	str	r0, [r7, #4]
 8017a32:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 8017a34:	687b      	ldr	r3, [r7, #4]
 8017a36:	68da      	ldr	r2, [r3, #12]
 8017a38:	683b      	ldr	r3, [r7, #0]
 8017a3a:	4013      	ands	r3, r2
 8017a3c:	683a      	ldr	r2, [r7, #0]
 8017a3e:	429a      	cmp	r2, r3
 8017a40:	d101      	bne.n	8017a46 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 8017a42:	2301      	movs	r3, #1
 8017a44:	e000      	b.n	8017a48 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 8017a46:	2300      	movs	r3, #0
}
 8017a48:	4618      	mov	r0, r3
 8017a4a:	370c      	adds	r7, #12
 8017a4c:	46bd      	mov	sp, r7
 8017a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a52:	4770      	bx	lr

08017a54 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8017a54:	b480      	push	{r7}
 8017a56:	b083      	sub	sp, #12
 8017a58:	af00      	add	r7, sp, #0
 8017a5a:	6078      	str	r0, [r7, #4]
 8017a5c:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 8017a5e:	687b      	ldr	r3, [r7, #4]
 8017a60:	69da      	ldr	r2, [r3, #28]
 8017a62:	683b      	ldr	r3, [r7, #0]
 8017a64:	4013      	ands	r3, r2
 8017a66:	683a      	ldr	r2, [r7, #0]
 8017a68:	429a      	cmp	r2, r3
 8017a6a:	d101      	bne.n	8017a70 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8017a6c:	2301      	movs	r3, #1
 8017a6e:	e000      	b.n	8017a72 <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 8017a70:	2300      	movs	r3, #0
}
 8017a72:	4618      	mov	r0, r3
 8017a74:	370c      	adds	r7, #12
 8017a76:	46bd      	mov	sp, r7
 8017a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a7c:	4770      	bx	lr
	...

08017a80 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 8017a80:	b580      	push	{r7, lr}
 8017a82:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8017a84:	2102      	movs	r1, #2
 8017a86:	4818      	ldr	r0, [pc, #96]	@ (8017ae8 <HW_IPCC_Rx_Handler+0x68>)
 8017a88:	f7ff ffe4 	bl	8017a54 <LL_C2_IPCC_IsActiveFlag_CHx>
 8017a8c:	4603      	mov	r3, r0
 8017a8e:	2b00      	cmp	r3, #0
 8017a90:	d008      	beq.n	8017aa4 <HW_IPCC_Rx_Handler+0x24>
 8017a92:	4b15      	ldr	r3, [pc, #84]	@ (8017ae8 <HW_IPCC_Rx_Handler+0x68>)
 8017a94:	685b      	ldr	r3, [r3, #4]
 8017a96:	f003 0302 	and.w	r3, r3, #2
 8017a9a:	2b00      	cmp	r3, #0
 8017a9c:	d102      	bne.n	8017aa4 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 8017a9e:	f000 f925 	bl	8017cec <HW_IPCC_SYS_EvtHandler>
 8017aa2:	e01e      	b.n	8017ae2 <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8017aa4:	2101      	movs	r1, #1
 8017aa6:	4810      	ldr	r0, [pc, #64]	@ (8017ae8 <HW_IPCC_Rx_Handler+0x68>)
 8017aa8:	f7ff ffd4 	bl	8017a54 <LL_C2_IPCC_IsActiveFlag_CHx>
 8017aac:	4603      	mov	r3, r0
 8017aae:	2b00      	cmp	r3, #0
 8017ab0:	d008      	beq.n	8017ac4 <HW_IPCC_Rx_Handler+0x44>
 8017ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8017ae8 <HW_IPCC_Rx_Handler+0x68>)
 8017ab4:	685b      	ldr	r3, [r3, #4]
 8017ab6:	f003 0301 	and.w	r3, r3, #1
 8017aba:	2b00      	cmp	r3, #0
 8017abc:	d102      	bne.n	8017ac4 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 8017abe:	f000 f899 	bl	8017bf4 <HW_IPCC_BLE_EvtHandler>
 8017ac2:	e00e      	b.n	8017ae2 <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 8017ac4:	2108      	movs	r1, #8
 8017ac6:	4808      	ldr	r0, [pc, #32]	@ (8017ae8 <HW_IPCC_Rx_Handler+0x68>)
 8017ac8:	f7ff ffc4 	bl	8017a54 <LL_C2_IPCC_IsActiveFlag_CHx>
 8017acc:	4603      	mov	r3, r0
 8017ace:	2b00      	cmp	r3, #0
 8017ad0:	d008      	beq.n	8017ae4 <HW_IPCC_Rx_Handler+0x64>
 8017ad2:	4b05      	ldr	r3, [pc, #20]	@ (8017ae8 <HW_IPCC_Rx_Handler+0x68>)
 8017ad4:	685b      	ldr	r3, [r3, #4]
 8017ad6:	f003 0308 	and.w	r3, r3, #8
 8017ada:	2b00      	cmp	r3, #0
 8017adc:	d102      	bne.n	8017ae4 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 8017ade:	f000 f97d 	bl	8017ddc <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 8017ae2:	bf00      	nop
 8017ae4:	bf00      	nop
}
 8017ae6:	bd80      	pop	{r7, pc}
 8017ae8:	58000c00 	.word	0x58000c00

08017aec <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 8017aec:	b580      	push	{r7, lr}
 8017aee:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 8017af0:	2102      	movs	r1, #2
 8017af2:	4818      	ldr	r0, [pc, #96]	@ (8017b54 <HW_IPCC_Tx_Handler+0x68>)
 8017af4:	f7ff ff99 	bl	8017a2a <LL_C1_IPCC_IsActiveFlag_CHx>
 8017af8:	4603      	mov	r3, r0
 8017afa:	2b00      	cmp	r3, #0
 8017afc:	d108      	bne.n	8017b10 <HW_IPCC_Tx_Handler+0x24>
 8017afe:	4b15      	ldr	r3, [pc, #84]	@ (8017b54 <HW_IPCC_Tx_Handler+0x68>)
 8017b00:	685b      	ldr	r3, [r3, #4]
 8017b02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8017b06:	2b00      	cmp	r3, #0
 8017b08:	d102      	bne.n	8017b10 <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 8017b0a:	f000 f8d3 	bl	8017cb4 <HW_IPCC_SYS_CmdEvtHandler>
 8017b0e:	e01e      	b.n	8017b4e <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 8017b10:	2108      	movs	r1, #8
 8017b12:	4810      	ldr	r0, [pc, #64]	@ (8017b54 <HW_IPCC_Tx_Handler+0x68>)
 8017b14:	f7ff ff89 	bl	8017a2a <LL_C1_IPCC_IsActiveFlag_CHx>
 8017b18:	4603      	mov	r3, r0
 8017b1a:	2b00      	cmp	r3, #0
 8017b1c:	d108      	bne.n	8017b30 <HW_IPCC_Tx_Handler+0x44>
 8017b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8017b54 <HW_IPCC_Tx_Handler+0x68>)
 8017b20:	685b      	ldr	r3, [r3, #4]
 8017b22:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8017b26:	2b00      	cmp	r3, #0
 8017b28:	d102      	bne.n	8017b30 <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 8017b2a:	f000 f919 	bl	8017d60 <HW_IPCC_MM_FreeBufHandler>
 8017b2e:	e00e      	b.n	8017b4e <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 8017b30:	2120      	movs	r1, #32
 8017b32:	4808      	ldr	r0, [pc, #32]	@ (8017b54 <HW_IPCC_Tx_Handler+0x68>)
 8017b34:	f7ff ff79 	bl	8017a2a <LL_C1_IPCC_IsActiveFlag_CHx>
 8017b38:	4603      	mov	r3, r0
 8017b3a:	2b00      	cmp	r3, #0
 8017b3c:	d108      	bne.n	8017b50 <HW_IPCC_Tx_Handler+0x64>
 8017b3e:	4b05      	ldr	r3, [pc, #20]	@ (8017b54 <HW_IPCC_Tx_Handler+0x68>)
 8017b40:	685b      	ldr	r3, [r3, #4]
 8017b42:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8017b46:	2b00      	cmp	r3, #0
 8017b48:	d102      	bne.n	8017b50 <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 8017b4a:	f000 f85f 	bl	8017c0c <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 8017b4e:	bf00      	nop
 8017b50:	bf00      	nop
}
 8017b52:	bd80      	pop	{r7, pc}
 8017b54:	58000c00 	.word	0x58000c00

08017b58 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8017b58:	b580      	push	{r7, lr}
 8017b5a:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 8017b5c:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8017b60:	f7ff fed3 	bl	801790a <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8017b64:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8017b68:	f7ff fea4 	bl	80178b4 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8017b6c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8017b70:	f7ff fe8c 	bl	801788c <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8017b74:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 8017b76:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 8017b78:	f7ff fe78 	bl	801786c <LL_PWR_EnableBootC2>

  return;
 8017b7c:	bf00      	nop
}
 8017b7e:	bd80      	pop	{r7, pc}

08017b80 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 8017b80:	b580      	push	{r7, lr}
 8017b82:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8017b84:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8017b88:	f7ff fea6 	bl	80178d8 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 8017b8c:	4806      	ldr	r0, [pc, #24]	@ (8017ba8 <HW_IPCC_Init+0x28>)
 8017b8e:	f7ff fee8 	bl	8017962 <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 8017b92:	4805      	ldr	r0, [pc, #20]	@ (8017ba8 <HW_IPCC_Init+0x28>)
 8017b94:	f7ff fed5 	bl	8017942 <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8017b98:	202c      	movs	r0, #44	@ 0x2c
 8017b9a:	f7ed fea6 	bl	80058ea <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8017b9e:	202d      	movs	r0, #45	@ 0x2d
 8017ba0:	f7ed fea3 	bl	80058ea <HAL_NVIC_EnableIRQ>

  return;
 8017ba4:	bf00      	nop
}
 8017ba6:	bd80      	pop	{r7, pc}
 8017ba8:	58000c00 	.word	0x58000c00

08017bac <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 8017bac:	b580      	push	{r7, lr}
 8017bae:	b084      	sub	sp, #16
 8017bb0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017bb2:	f3ef 8310 	mrs	r3, PRIMASK
 8017bb6:	607b      	str	r3, [r7, #4]
  return(result);
 8017bb8:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8017bba:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8017bbc:	b672      	cpsid	i
}
 8017bbe:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8017bc0:	2101      	movs	r1, #1
 8017bc2:	4806      	ldr	r0, [pc, #24]	@ (8017bdc <HW_IPCC_BLE_Init+0x30>)
 8017bc4:	f7ff ff02 	bl	80179cc <LL_C1_IPCC_EnableReceiveChannel>
 8017bc8:	68fb      	ldr	r3, [r7, #12]
 8017bca:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017bcc:	68bb      	ldr	r3, [r7, #8]
 8017bce:	f383 8810 	msr	PRIMASK, r3
}
 8017bd2:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8017bd4:	bf00      	nop
}
 8017bd6:	3710      	adds	r7, #16
 8017bd8:	46bd      	mov	sp, r7
 8017bda:	bd80      	pop	{r7, pc}
 8017bdc:	58000c00 	.word	0x58000c00

08017be0 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 8017be0:	b580      	push	{r7, lr}
 8017be2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 8017be4:	2101      	movs	r1, #1
 8017be6:	4802      	ldr	r0, [pc, #8]	@ (8017bf0 <HW_IPCC_BLE_SendCmd+0x10>)
 8017be8:	f7ff ff10 	bl	8017a0c <LL_C1_IPCC_SetFlag_CHx>

  return;
 8017bec:	bf00      	nop
}
 8017bee:	bd80      	pop	{r7, pc}
 8017bf0:	58000c00 	.word	0x58000c00

08017bf4 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 8017bf4:	b580      	push	{r7, lr}
 8017bf6:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 8017bf8:	f7fb ff8c 	bl	8013b14 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8017bfc:	2101      	movs	r1, #1
 8017bfe:	4802      	ldr	r0, [pc, #8]	@ (8017c08 <HW_IPCC_BLE_EvtHandler+0x14>)
 8017c00:	f7ff fef6 	bl	80179f0 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8017c04:	bf00      	nop
}
 8017c06:	bd80      	pop	{r7, pc}
 8017c08:	58000c00 	.word	0x58000c00

08017c0c <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 8017c0c:	b580      	push	{r7, lr}
 8017c0e:	b084      	sub	sp, #16
 8017c10:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017c12:	f3ef 8310 	mrs	r3, PRIMASK
 8017c16:	607b      	str	r3, [r7, #4]
  return(result);
 8017c18:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8017c1a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8017c1c:	b672      	cpsid	i
}
 8017c1e:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 8017c20:	2120      	movs	r1, #32
 8017c22:	4807      	ldr	r0, [pc, #28]	@ (8017c40 <HW_IPCC_BLE_AclDataEvtHandler+0x34>)
 8017c24:	f7ff fec0 	bl	80179a8 <LL_C1_IPCC_DisableTransmitChannel>
 8017c28:	68fb      	ldr	r3, [r7, #12]
 8017c2a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017c2c:	68bb      	ldr	r3, [r7, #8]
 8017c2e:	f383 8810 	msr	PRIMASK, r3
}
 8017c32:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_BLE_AclDataAckNot();
 8017c34:	f7fb ff9e 	bl	8013b74 <HW_IPCC_BLE_AclDataAckNot>

  return;
 8017c38:	bf00      	nop
}
 8017c3a:	3710      	adds	r7, #16
 8017c3c:	46bd      	mov	sp, r7
 8017c3e:	bd80      	pop	{r7, pc}
 8017c40:	58000c00 	.word	0x58000c00

08017c44 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8017c44:	b580      	push	{r7, lr}
 8017c46:	b084      	sub	sp, #16
 8017c48:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017c4a:	f3ef 8310 	mrs	r3, PRIMASK
 8017c4e:	607b      	str	r3, [r7, #4]
  return(result);
 8017c50:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8017c52:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8017c54:	b672      	cpsid	i
}
 8017c56:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8017c58:	2102      	movs	r1, #2
 8017c5a:	4806      	ldr	r0, [pc, #24]	@ (8017c74 <HW_IPCC_SYS_Init+0x30>)
 8017c5c:	f7ff feb6 	bl	80179cc <LL_C1_IPCC_EnableReceiveChannel>
 8017c60:	68fb      	ldr	r3, [r7, #12]
 8017c62:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017c64:	68bb      	ldr	r3, [r7, #8]
 8017c66:	f383 8810 	msr	PRIMASK, r3
}
 8017c6a:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8017c6c:	bf00      	nop
}
 8017c6e:	3710      	adds	r7, #16
 8017c70:	46bd      	mov	sp, r7
 8017c72:	bd80      	pop	{r7, pc}
 8017c74:	58000c00 	.word	0x58000c00

08017c78 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 8017c78:	b580      	push	{r7, lr}
 8017c7a:	b084      	sub	sp, #16
 8017c7c:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8017c7e:	2102      	movs	r1, #2
 8017c80:	480b      	ldr	r0, [pc, #44]	@ (8017cb0 <HW_IPCC_SYS_SendCmd+0x38>)
 8017c82:	f7ff fec3 	bl	8017a0c <LL_C1_IPCC_SetFlag_CHx>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017c86:	f3ef 8310 	mrs	r3, PRIMASK
 8017c8a:	607b      	str	r3, [r7, #4]
  return(result);
 8017c8c:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8017c8e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8017c90:	b672      	cpsid	i
}
 8017c92:	bf00      	nop
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8017c94:	2102      	movs	r1, #2
 8017c96:	4806      	ldr	r0, [pc, #24]	@ (8017cb0 <HW_IPCC_SYS_SendCmd+0x38>)
 8017c98:	f7ff fe73 	bl	8017982 <LL_C1_IPCC_EnableTransmitChannel>
 8017c9c:	68fb      	ldr	r3, [r7, #12]
 8017c9e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017ca0:	68bb      	ldr	r3, [r7, #8]
 8017ca2:	f383 8810 	msr	PRIMASK, r3
}
 8017ca6:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8017ca8:	bf00      	nop
}
 8017caa:	3710      	adds	r7, #16
 8017cac:	46bd      	mov	sp, r7
 8017cae:	bd80      	pop	{r7, pc}
 8017cb0:	58000c00 	.word	0x58000c00

08017cb4 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8017cb4:	b580      	push	{r7, lr}
 8017cb6:	b084      	sub	sp, #16
 8017cb8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017cba:	f3ef 8310 	mrs	r3, PRIMASK
 8017cbe:	607b      	str	r3, [r7, #4]
  return(result);
 8017cc0:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8017cc2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8017cc4:	b672      	cpsid	i
}
 8017cc6:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8017cc8:	2102      	movs	r1, #2
 8017cca:	4807      	ldr	r0, [pc, #28]	@ (8017ce8 <HW_IPCC_SYS_CmdEvtHandler+0x34>)
 8017ccc:	f7ff fe6c 	bl	80179a8 <LL_C1_IPCC_DisableTransmitChannel>
 8017cd0:	68fb      	ldr	r3, [r7, #12]
 8017cd2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017cd4:	68bb      	ldr	r3, [r7, #8]
 8017cd6:	f383 8810 	msr	PRIMASK, r3
}
 8017cda:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_SYS_CmdEvtNot();
 8017cdc:	f7fb ff9e 	bl	8013c1c <HW_IPCC_SYS_CmdEvtNot>

  return;
 8017ce0:	bf00      	nop
}
 8017ce2:	3710      	adds	r7, #16
 8017ce4:	46bd      	mov	sp, r7
 8017ce6:	bd80      	pop	{r7, pc}
 8017ce8:	58000c00 	.word	0x58000c00

08017cec <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8017cec:	b580      	push	{r7, lr}
 8017cee:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 8017cf0:	f7fb ffaa 	bl	8013c48 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8017cf4:	2102      	movs	r1, #2
 8017cf6:	4802      	ldr	r0, [pc, #8]	@ (8017d00 <HW_IPCC_SYS_EvtHandler+0x14>)
 8017cf8:	f7ff fe7a 	bl	80179f0 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8017cfc:	bf00      	nop
}
 8017cfe:	bd80      	pop	{r7, pc}
 8017d00:	58000c00 	.word	0x58000c00

08017d04 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8017d04:	b580      	push	{r7, lr}
 8017d06:	b086      	sub	sp, #24
 8017d08:	af00      	add	r7, sp, #0
 8017d0a:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 8017d0c:	2108      	movs	r1, #8
 8017d0e:	4812      	ldr	r0, [pc, #72]	@ (8017d58 <HW_IPCC_MM_SendFreeBuf+0x54>)
 8017d10:	f7ff fe8b 	bl	8017a2a <LL_C1_IPCC_IsActiveFlag_CHx>
 8017d14:	4603      	mov	r3, r0
 8017d16:	2b00      	cmp	r3, #0
 8017d18:	d013      	beq.n	8017d42 <HW_IPCC_MM_SendFreeBuf+0x3e>
  {
    FreeBufCb = cb;
 8017d1a:	4a10      	ldr	r2, [pc, #64]	@ (8017d5c <HW_IPCC_MM_SendFreeBuf+0x58>)
 8017d1c:	687b      	ldr	r3, [r7, #4]
 8017d1e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017d20:	f3ef 8310 	mrs	r3, PRIMASK
 8017d24:	60fb      	str	r3, [r7, #12]
  return(result);
 8017d26:	68fb      	ldr	r3, [r7, #12]
    UTILS_ENTER_CRITICAL_SECTION();
 8017d28:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8017d2a:	b672      	cpsid	i
}
 8017d2c:	bf00      	nop
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8017d2e:	2108      	movs	r1, #8
 8017d30:	4809      	ldr	r0, [pc, #36]	@ (8017d58 <HW_IPCC_MM_SendFreeBuf+0x54>)
 8017d32:	f7ff fe26 	bl	8017982 <LL_C1_IPCC_EnableTransmitChannel>
 8017d36:	697b      	ldr	r3, [r7, #20]
 8017d38:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017d3a:	693b      	ldr	r3, [r7, #16]
 8017d3c:	f383 8810 	msr	PRIMASK, r3
}
 8017d40:	e005      	b.n	8017d4e <HW_IPCC_MM_SendFreeBuf+0x4a>
    UTILS_EXIT_CRITICAL_SECTION();
  }
  else
  {
    cb();
 8017d42:	687b      	ldr	r3, [r7, #4]
 8017d44:	4798      	blx	r3

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8017d46:	2108      	movs	r1, #8
 8017d48:	4803      	ldr	r0, [pc, #12]	@ (8017d58 <HW_IPCC_MM_SendFreeBuf+0x54>)
 8017d4a:	f7ff fe5f 	bl	8017a0c <LL_C1_IPCC_SetFlag_CHx>
  }

  return;
 8017d4e:	bf00      	nop
}
 8017d50:	3718      	adds	r7, #24
 8017d52:	46bd      	mov	sp, r7
 8017d54:	bd80      	pop	{r7, pc}
 8017d56:	bf00      	nop
 8017d58:	58000c00 	.word	0x58000c00
 8017d5c:	20010bf4 	.word	0x20010bf4

08017d60 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 8017d60:	b580      	push	{r7, lr}
 8017d62:	b084      	sub	sp, #16
 8017d64:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017d66:	f3ef 8310 	mrs	r3, PRIMASK
 8017d6a:	607b      	str	r3, [r7, #4]
  return(result);
 8017d6c:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8017d6e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8017d70:	b672      	cpsid	i
}
 8017d72:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8017d74:	2108      	movs	r1, #8
 8017d76:	480a      	ldr	r0, [pc, #40]	@ (8017da0 <HW_IPCC_MM_FreeBufHandler+0x40>)
 8017d78:	f7ff fe16 	bl	80179a8 <LL_C1_IPCC_DisableTransmitChannel>
 8017d7c:	68fb      	ldr	r3, [r7, #12]
 8017d7e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017d80:	68bb      	ldr	r3, [r7, #8]
 8017d82:	f383 8810 	msr	PRIMASK, r3
}
 8017d86:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  FreeBufCb();
 8017d88:	4b06      	ldr	r3, [pc, #24]	@ (8017da4 <HW_IPCC_MM_FreeBufHandler+0x44>)
 8017d8a:	681b      	ldr	r3, [r3, #0]
 8017d8c:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8017d8e:	2108      	movs	r1, #8
 8017d90:	4803      	ldr	r0, [pc, #12]	@ (8017da0 <HW_IPCC_MM_FreeBufHandler+0x40>)
 8017d92:	f7ff fe3b 	bl	8017a0c <LL_C1_IPCC_SetFlag_CHx>

  return;
 8017d96:	bf00      	nop
}
 8017d98:	3710      	adds	r7, #16
 8017d9a:	46bd      	mov	sp, r7
 8017d9c:	bd80      	pop	{r7, pc}
 8017d9e:	bf00      	nop
 8017da0:	58000c00 	.word	0x58000c00
 8017da4:	20010bf4 	.word	0x20010bf4

08017da8 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 8017da8:	b580      	push	{r7, lr}
 8017daa:	b084      	sub	sp, #16
 8017dac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017dae:	f3ef 8310 	mrs	r3, PRIMASK
 8017db2:	607b      	str	r3, [r7, #4]
  return(result);
 8017db4:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8017db6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8017db8:	b672      	cpsid	i
}
 8017dba:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8017dbc:	2108      	movs	r1, #8
 8017dbe:	4806      	ldr	r0, [pc, #24]	@ (8017dd8 <HW_IPCC_TRACES_Init+0x30>)
 8017dc0:	f7ff fe04 	bl	80179cc <LL_C1_IPCC_EnableReceiveChannel>
 8017dc4:	68fb      	ldr	r3, [r7, #12]
 8017dc6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017dc8:	68bb      	ldr	r3, [r7, #8]
 8017dca:	f383 8810 	msr	PRIMASK, r3
}
 8017dce:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8017dd0:	bf00      	nop
}
 8017dd2:	3710      	adds	r7, #16
 8017dd4:	46bd      	mov	sp, r7
 8017dd6:	bd80      	pop	{r7, pc}
 8017dd8:	58000c00 	.word	0x58000c00

08017ddc <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8017ddc:	b580      	push	{r7, lr}
 8017dde:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 8017de0:	f7fb ffda 	bl	8013d98 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 8017de4:	2108      	movs	r1, #8
 8017de6:	4802      	ldr	r0, [pc, #8]	@ (8017df0 <HW_IPCC_TRACES_EvtHandler+0x14>)
 8017de8:	f7ff fe02 	bl	80179f0 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8017dec:	bf00      	nop
}
 8017dee:	bd80      	pop	{r7, pc}
 8017df0:	58000c00 	.word	0x58000c00

08017df4 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8017df4:	b580      	push	{r7, lr}
 8017df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &MSC_Desc, DEVICE_FS) != USBD_OK) {
 8017df8:	2200      	movs	r2, #0
 8017dfa:	4914      	ldr	r1, [pc, #80]	@ (8017e4c <MX_USB_Device_Init+0x58>)
 8017dfc:	4814      	ldr	r0, [pc, #80]	@ (8017e50 <MX_USB_Device_Init+0x5c>)
 8017dfe:	f7f8 fd1c 	bl	801083a <USBD_Init>
 8017e02:	4603      	mov	r3, r0
 8017e04:	2b00      	cmp	r3, #0
 8017e06:	d001      	beq.n	8017e0c <MX_USB_Device_Init+0x18>
    Error_Handler();
 8017e08:	f7ea fe06 	bl	8002a18 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK) {
 8017e0c:	4911      	ldr	r1, [pc, #68]	@ (8017e54 <MX_USB_Device_Init+0x60>)
 8017e0e:	4810      	ldr	r0, [pc, #64]	@ (8017e50 <MX_USB_Device_Init+0x5c>)
 8017e10:	f7f8 fd43 	bl	801089a <USBD_RegisterClass>
 8017e14:	4603      	mov	r3, r0
 8017e16:	2b00      	cmp	r3, #0
 8017e18:	d001      	beq.n	8017e1e <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8017e1a:	f7ea fdfd 	bl	8002a18 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK) {
 8017e1e:	490e      	ldr	r1, [pc, #56]	@ (8017e58 <MX_USB_Device_Init+0x64>)
 8017e20:	480b      	ldr	r0, [pc, #44]	@ (8017e50 <MX_USB_Device_Init+0x5c>)
 8017e22:	f7f6 feff 	bl	800ec24 <USBD_MSC_RegisterStorage>
 8017e26:	4603      	mov	r3, r0
 8017e28:	2b00      	cmp	r3, #0
 8017e2a:	d001      	beq.n	8017e30 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8017e2c:	f7ea fdf4 	bl	8002a18 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8017e30:	4807      	ldr	r0, [pc, #28]	@ (8017e50 <MX_USB_Device_Init+0x5c>)
 8017e32:	f7f8 fd68 	bl	8010906 <USBD_Start>
 8017e36:	4603      	mov	r3, r0
 8017e38:	2b00      	cmp	r3, #0
 8017e3a:	d001      	beq.n	8017e40 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8017e3c:	f7ea fdec 	bl	8002a18 <Error_Handler>
  }
  s_usb_initialized = 1;
 8017e40:	4b06      	ldr	r3, [pc, #24]	@ (8017e5c <MX_USB_Device_Init+0x68>)
 8017e42:	2201      	movs	r2, #1
 8017e44:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8017e46:	bf00      	nop
 8017e48:	bd80      	pop	{r7, pc}
 8017e4a:	bf00      	nop
 8017e4c:	200000cc 	.word	0x200000cc
 8017e50:	20010bf8 	.word	0x20010bf8
 8017e54:	20000044 	.word	0x20000044
 8017e58:	20000120 	.word	0x20000120
 8017e5c:	20010ed4 	.word	0x20010ed4

08017e60 <USB_Device_Start>:

/* USER CODE BEGIN FD */
void USB_Device_Start(void)
{
 8017e60:	b580      	push	{r7, lr}
 8017e62:	af00      	add	r7, sp, #0
  if (!s_usb_initialized) {
 8017e64:	4b05      	ldr	r3, [pc, #20]	@ (8017e7c <USB_Device_Start+0x1c>)
 8017e66:	781b      	ldrb	r3, [r3, #0]
 8017e68:	2b00      	cmp	r3, #0
 8017e6a:	d102      	bne.n	8017e72 <USB_Device_Start+0x12>
    MX_USB_Device_Init();
 8017e6c:	f7ff ffc2 	bl	8017df4 <MX_USB_Device_Init>
    return;
 8017e70:	e002      	b.n	8017e78 <USB_Device_Start+0x18>
  }
  (void)USBD_Start(&hUsbDeviceFS);
 8017e72:	4803      	ldr	r0, [pc, #12]	@ (8017e80 <USB_Device_Start+0x20>)
 8017e74:	f7f8 fd47 	bl	8010906 <USBD_Start>
}
 8017e78:	bd80      	pop	{r7, pc}
 8017e7a:	bf00      	nop
 8017e7c:	20010ed4 	.word	0x20010ed4
 8017e80:	20010bf8 	.word	0x20010bf8

08017e84 <USB_Device_Stop>:

void USB_Device_Stop(void)
{
 8017e84:	b580      	push	{r7, lr}
 8017e86:	af00      	add	r7, sp, #0
  if (!s_usb_initialized) return;
 8017e88:	4b04      	ldr	r3, [pc, #16]	@ (8017e9c <USB_Device_Stop+0x18>)
 8017e8a:	781b      	ldrb	r3, [r3, #0]
 8017e8c:	2b00      	cmp	r3, #0
 8017e8e:	d003      	beq.n	8017e98 <USB_Device_Stop+0x14>
  (void)USBD_Stop(&hUsbDeviceFS);
 8017e90:	4803      	ldr	r0, [pc, #12]	@ (8017ea0 <USB_Device_Stop+0x1c>)
 8017e92:	f7f8 fd44 	bl	801091e <USBD_Stop>
 8017e96:	e000      	b.n	8017e9a <USB_Device_Stop+0x16>
  if (!s_usb_initialized) return;
 8017e98:	bf00      	nop
}
 8017e9a:	bd80      	pop	{r7, pc}
 8017e9c:	20010ed4 	.word	0x20010ed4
 8017ea0:	20010bf8 	.word	0x20010bf8

08017ea4 <USBD_MSC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017ea4:	b480      	push	{r7}
 8017ea6:	b083      	sub	sp, #12
 8017ea8:	af00      	add	r7, sp, #0
 8017eaa:	4603      	mov	r3, r0
 8017eac:	6039      	str	r1, [r7, #0]
 8017eae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_MSC_DeviceDesc);
 8017eb0:	683b      	ldr	r3, [r7, #0]
 8017eb2:	2212      	movs	r2, #18
 8017eb4:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_DeviceDesc;
 8017eb6:	4b03      	ldr	r3, [pc, #12]	@ (8017ec4 <USBD_MSC_DeviceDescriptor+0x20>)
}
 8017eb8:	4618      	mov	r0, r3
 8017eba:	370c      	adds	r7, #12
 8017ebc:	46bd      	mov	sp, r7
 8017ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ec2:	4770      	bx	lr
 8017ec4:	200000ec 	.word	0x200000ec

08017ec8 <USBD_MSC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017ec8:	b480      	push	{r7}
 8017eca:	b083      	sub	sp, #12
 8017ecc:	af00      	add	r7, sp, #0
 8017ece:	4603      	mov	r3, r0
 8017ed0:	6039      	str	r1, [r7, #0]
 8017ed2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8017ed4:	683b      	ldr	r3, [r7, #0]
 8017ed6:	2204      	movs	r2, #4
 8017ed8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8017eda:	4b03      	ldr	r3, [pc, #12]	@ (8017ee8 <USBD_MSC_LangIDStrDescriptor+0x20>)
}
 8017edc:	4618      	mov	r0, r3
 8017ede:	370c      	adds	r7, #12
 8017ee0:	46bd      	mov	sp, r7
 8017ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ee6:	4770      	bx	lr
 8017ee8:	20000100 	.word	0x20000100

08017eec <USBD_MSC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017eec:	b580      	push	{r7, lr}
 8017eee:	b082      	sub	sp, #8
 8017ef0:	af00      	add	r7, sp, #0
 8017ef2:	4603      	mov	r3, r0
 8017ef4:	6039      	str	r1, [r7, #0]
 8017ef6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017ef8:	79fb      	ldrb	r3, [r7, #7]
 8017efa:	2b00      	cmp	r3, #0
 8017efc:	d105      	bne.n	8017f0a <USBD_MSC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8017efe:	683a      	ldr	r2, [r7, #0]
 8017f00:	4907      	ldr	r1, [pc, #28]	@ (8017f20 <USBD_MSC_ProductStrDescriptor+0x34>)
 8017f02:	4808      	ldr	r0, [pc, #32]	@ (8017f24 <USBD_MSC_ProductStrDescriptor+0x38>)
 8017f04:	f7f9 fe78 	bl	8011bf8 <USBD_GetString>
 8017f08:	e004      	b.n	8017f14 <USBD_MSC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8017f0a:	683a      	ldr	r2, [r7, #0]
 8017f0c:	4904      	ldr	r1, [pc, #16]	@ (8017f20 <USBD_MSC_ProductStrDescriptor+0x34>)
 8017f0e:	4805      	ldr	r0, [pc, #20]	@ (8017f24 <USBD_MSC_ProductStrDescriptor+0x38>)
 8017f10:	f7f9 fe72 	bl	8011bf8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017f14:	4b02      	ldr	r3, [pc, #8]	@ (8017f20 <USBD_MSC_ProductStrDescriptor+0x34>)
}
 8017f16:	4618      	mov	r0, r3
 8017f18:	3708      	adds	r7, #8
 8017f1a:	46bd      	mov	sp, r7
 8017f1c:	bd80      	pop	{r7, pc}
 8017f1e:	bf00      	nop
 8017f20:	20010ed8 	.word	0x20010ed8
 8017f24:	0801bcc0 	.word	0x0801bcc0

08017f28 <USBD_MSC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017f28:	b580      	push	{r7, lr}
 8017f2a:	b082      	sub	sp, #8
 8017f2c:	af00      	add	r7, sp, #0
 8017f2e:	4603      	mov	r3, r0
 8017f30:	6039      	str	r1, [r7, #0]
 8017f32:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8017f34:	683a      	ldr	r2, [r7, #0]
 8017f36:	4904      	ldr	r1, [pc, #16]	@ (8017f48 <USBD_MSC_ManufacturerStrDescriptor+0x20>)
 8017f38:	4804      	ldr	r0, [pc, #16]	@ (8017f4c <USBD_MSC_ManufacturerStrDescriptor+0x24>)
 8017f3a:	f7f9 fe5d 	bl	8011bf8 <USBD_GetString>
  return USBD_StrDesc;
 8017f3e:	4b02      	ldr	r3, [pc, #8]	@ (8017f48 <USBD_MSC_ManufacturerStrDescriptor+0x20>)
}
 8017f40:	4618      	mov	r0, r3
 8017f42:	3708      	adds	r7, #8
 8017f44:	46bd      	mov	sp, r7
 8017f46:	bd80      	pop	{r7, pc}
 8017f48:	20010ed8 	.word	0x20010ed8
 8017f4c:	0801bcd4 	.word	0x0801bcd4

08017f50 <USBD_MSC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017f50:	b580      	push	{r7, lr}
 8017f52:	b082      	sub	sp, #8
 8017f54:	af00      	add	r7, sp, #0
 8017f56:	4603      	mov	r3, r0
 8017f58:	6039      	str	r1, [r7, #0]
 8017f5a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8017f5c:	683b      	ldr	r3, [r7, #0]
 8017f5e:	221a      	movs	r2, #26
 8017f60:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8017f62:	f000 f843 	bl	8017fec <Get_SerialNum>

  /* USER CODE BEGIN USBD_MSC_SerialStrDescriptor */

  /* USER CODE END USBD_MSC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8017f66:	4b02      	ldr	r3, [pc, #8]	@ (8017f70 <USBD_MSC_SerialStrDescriptor+0x20>)
}
 8017f68:	4618      	mov	r0, r3
 8017f6a:	3708      	adds	r7, #8
 8017f6c:	46bd      	mov	sp, r7
 8017f6e:	bd80      	pop	{r7, pc}
 8017f70:	20000104 	.word	0x20000104

08017f74 <USBD_MSC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017f74:	b580      	push	{r7, lr}
 8017f76:	b082      	sub	sp, #8
 8017f78:	af00      	add	r7, sp, #0
 8017f7a:	4603      	mov	r3, r0
 8017f7c:	6039      	str	r1, [r7, #0]
 8017f7e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8017f80:	79fb      	ldrb	r3, [r7, #7]
 8017f82:	2b00      	cmp	r3, #0
 8017f84:	d105      	bne.n	8017f92 <USBD_MSC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8017f86:	683a      	ldr	r2, [r7, #0]
 8017f88:	4907      	ldr	r1, [pc, #28]	@ (8017fa8 <USBD_MSC_ConfigStrDescriptor+0x34>)
 8017f8a:	4808      	ldr	r0, [pc, #32]	@ (8017fac <USBD_MSC_ConfigStrDescriptor+0x38>)
 8017f8c:	f7f9 fe34 	bl	8011bf8 <USBD_GetString>
 8017f90:	e004      	b.n	8017f9c <USBD_MSC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8017f92:	683a      	ldr	r2, [r7, #0]
 8017f94:	4904      	ldr	r1, [pc, #16]	@ (8017fa8 <USBD_MSC_ConfigStrDescriptor+0x34>)
 8017f96:	4805      	ldr	r0, [pc, #20]	@ (8017fac <USBD_MSC_ConfigStrDescriptor+0x38>)
 8017f98:	f7f9 fe2e 	bl	8011bf8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017f9c:	4b02      	ldr	r3, [pc, #8]	@ (8017fa8 <USBD_MSC_ConfigStrDescriptor+0x34>)
}
 8017f9e:	4618      	mov	r0, r3
 8017fa0:	3708      	adds	r7, #8
 8017fa2:	46bd      	mov	sp, r7
 8017fa4:	bd80      	pop	{r7, pc}
 8017fa6:	bf00      	nop
 8017fa8:	20010ed8 	.word	0x20010ed8
 8017fac:	0801bce8 	.word	0x0801bce8

08017fb0 <USBD_MSC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017fb0:	b580      	push	{r7, lr}
 8017fb2:	b082      	sub	sp, #8
 8017fb4:	af00      	add	r7, sp, #0
 8017fb6:	4603      	mov	r3, r0
 8017fb8:	6039      	str	r1, [r7, #0]
 8017fba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017fbc:	79fb      	ldrb	r3, [r7, #7]
 8017fbe:	2b00      	cmp	r3, #0
 8017fc0:	d105      	bne.n	8017fce <USBD_MSC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8017fc2:	683a      	ldr	r2, [r7, #0]
 8017fc4:	4907      	ldr	r1, [pc, #28]	@ (8017fe4 <USBD_MSC_InterfaceStrDescriptor+0x34>)
 8017fc6:	4808      	ldr	r0, [pc, #32]	@ (8017fe8 <USBD_MSC_InterfaceStrDescriptor+0x38>)
 8017fc8:	f7f9 fe16 	bl	8011bf8 <USBD_GetString>
 8017fcc:	e004      	b.n	8017fd8 <USBD_MSC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8017fce:	683a      	ldr	r2, [r7, #0]
 8017fd0:	4904      	ldr	r1, [pc, #16]	@ (8017fe4 <USBD_MSC_InterfaceStrDescriptor+0x34>)
 8017fd2:	4805      	ldr	r0, [pc, #20]	@ (8017fe8 <USBD_MSC_InterfaceStrDescriptor+0x38>)
 8017fd4:	f7f9 fe10 	bl	8011bf8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017fd8:	4b02      	ldr	r3, [pc, #8]	@ (8017fe4 <USBD_MSC_InterfaceStrDescriptor+0x34>)
}
 8017fda:	4618      	mov	r0, r3
 8017fdc:	3708      	adds	r7, #8
 8017fde:	46bd      	mov	sp, r7
 8017fe0:	bd80      	pop	{r7, pc}
 8017fe2:	bf00      	nop
 8017fe4:	20010ed8 	.word	0x20010ed8
 8017fe8:	0801bcf4 	.word	0x0801bcf4

08017fec <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8017fec:	b580      	push	{r7, lr}
 8017fee:	b084      	sub	sp, #16
 8017ff0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8017ff2:	4b0f      	ldr	r3, [pc, #60]	@ (8018030 <Get_SerialNum+0x44>)
 8017ff4:	681b      	ldr	r3, [r3, #0]
 8017ff6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8017ff8:	4b0e      	ldr	r3, [pc, #56]	@ (8018034 <Get_SerialNum+0x48>)
 8017ffa:	681b      	ldr	r3, [r3, #0]
 8017ffc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8017ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8018038 <Get_SerialNum+0x4c>)
 8018000:	681b      	ldr	r3, [r3, #0]
 8018002:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8018004:	68fa      	ldr	r2, [r7, #12]
 8018006:	687b      	ldr	r3, [r7, #4]
 8018008:	4413      	add	r3, r2
 801800a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801800c:	68fb      	ldr	r3, [r7, #12]
 801800e:	2b00      	cmp	r3, #0
 8018010:	d009      	beq.n	8018026 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8018012:	2208      	movs	r2, #8
 8018014:	4909      	ldr	r1, [pc, #36]	@ (801803c <Get_SerialNum+0x50>)
 8018016:	68f8      	ldr	r0, [r7, #12]
 8018018:	f000 f814 	bl	8018044 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801801c:	2204      	movs	r2, #4
 801801e:	4908      	ldr	r1, [pc, #32]	@ (8018040 <Get_SerialNum+0x54>)
 8018020:	68b8      	ldr	r0, [r7, #8]
 8018022:	f000 f80f 	bl	8018044 <IntToUnicode>
  }
}
 8018026:	bf00      	nop
 8018028:	3710      	adds	r7, #16
 801802a:	46bd      	mov	sp, r7
 801802c:	bd80      	pop	{r7, pc}
 801802e:	bf00      	nop
 8018030:	1fff7590 	.word	0x1fff7590
 8018034:	1fff7594 	.word	0x1fff7594
 8018038:	1fff7598 	.word	0x1fff7598
 801803c:	20000106 	.word	0x20000106
 8018040:	20000116 	.word	0x20000116

08018044 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8018044:	b480      	push	{r7}
 8018046:	b087      	sub	sp, #28
 8018048:	af00      	add	r7, sp, #0
 801804a:	60f8      	str	r0, [r7, #12]
 801804c:	60b9      	str	r1, [r7, #8]
 801804e:	4613      	mov	r3, r2
 8018050:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8018052:	2300      	movs	r3, #0
 8018054:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8018056:	2300      	movs	r3, #0
 8018058:	75fb      	strb	r3, [r7, #23]
 801805a:	e027      	b.n	80180ac <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801805c:	68fb      	ldr	r3, [r7, #12]
 801805e:	0f1b      	lsrs	r3, r3, #28
 8018060:	2b09      	cmp	r3, #9
 8018062:	d80b      	bhi.n	801807c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8018064:	68fb      	ldr	r3, [r7, #12]
 8018066:	0f1b      	lsrs	r3, r3, #28
 8018068:	b2da      	uxtb	r2, r3
 801806a:	7dfb      	ldrb	r3, [r7, #23]
 801806c:	005b      	lsls	r3, r3, #1
 801806e:	4619      	mov	r1, r3
 8018070:	68bb      	ldr	r3, [r7, #8]
 8018072:	440b      	add	r3, r1
 8018074:	3230      	adds	r2, #48	@ 0x30
 8018076:	b2d2      	uxtb	r2, r2
 8018078:	701a      	strb	r2, [r3, #0]
 801807a:	e00a      	b.n	8018092 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801807c:	68fb      	ldr	r3, [r7, #12]
 801807e:	0f1b      	lsrs	r3, r3, #28
 8018080:	b2da      	uxtb	r2, r3
 8018082:	7dfb      	ldrb	r3, [r7, #23]
 8018084:	005b      	lsls	r3, r3, #1
 8018086:	4619      	mov	r1, r3
 8018088:	68bb      	ldr	r3, [r7, #8]
 801808a:	440b      	add	r3, r1
 801808c:	3237      	adds	r2, #55	@ 0x37
 801808e:	b2d2      	uxtb	r2, r2
 8018090:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8018092:	68fb      	ldr	r3, [r7, #12]
 8018094:	011b      	lsls	r3, r3, #4
 8018096:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8018098:	7dfb      	ldrb	r3, [r7, #23]
 801809a:	005b      	lsls	r3, r3, #1
 801809c:	3301      	adds	r3, #1
 801809e:	68ba      	ldr	r2, [r7, #8]
 80180a0:	4413      	add	r3, r2
 80180a2:	2200      	movs	r2, #0
 80180a4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80180a6:	7dfb      	ldrb	r3, [r7, #23]
 80180a8:	3301      	adds	r3, #1
 80180aa:	75fb      	strb	r3, [r7, #23]
 80180ac:	7dfa      	ldrb	r2, [r7, #23]
 80180ae:	79fb      	ldrb	r3, [r7, #7]
 80180b0:	429a      	cmp	r2, r3
 80180b2:	d3d3      	bcc.n	801805c <IntToUnicode+0x18>
  }
}
 80180b4:	bf00      	nop
 80180b6:	bf00      	nop
 80180b8:	371c      	adds	r7, #28
 80180ba:	46bd      	mov	sp, r7
 80180bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180c0:	4770      	bx	lr

080180c2 <STORAGE_Init_FS>:
  * @brief  Initializes over USB FS IP
  * @param  lun:
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 80180c2:	b480      	push	{r7}
 80180c4:	b083      	sub	sp, #12
 80180c6:	af00      	add	r7, sp, #0
 80180c8:	4603      	mov	r3, r0
 80180ca:	71fb      	strb	r3, [r7, #7]
  (void)lun;
  return (USBD_OK);
 80180cc:	2300      	movs	r3, #0
}
 80180ce:	4618      	mov	r0, r3
 80180d0:	370c      	adds	r7, #12
 80180d2:	46bd      	mov	sp, r7
 80180d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180d8:	4770      	bx	lr

080180da <STORAGE_GetCapacity_FS>:
  * @param  block_num: .
  * @param  block_size: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 80180da:	b480      	push	{r7}
 80180dc:	b085      	sub	sp, #20
 80180de:	af00      	add	r7, sp, #0
 80180e0:	4603      	mov	r3, r0
 80180e2:	60b9      	str	r1, [r7, #8]
 80180e4:	607a      	str	r2, [r7, #4]
 80180e6:	73fb      	strb	r3, [r7, #15]
  (void)lun;
  *block_num  = STORAGE_BLK_NBR;
 80180e8:	68bb      	ldr	r3, [r7, #8]
 80180ea:	2280      	movs	r2, #128	@ 0x80
 80180ec:	601a      	str	r2, [r3, #0]
  *block_size = STORAGE_BLK_SIZ;
 80180ee:	687b      	ldr	r3, [r7, #4]
 80180f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80180f4:	801a      	strh	r2, [r3, #0]
  return (USBD_OK);
 80180f6:	2300      	movs	r3, #0
}
 80180f8:	4618      	mov	r0, r3
 80180fa:	3714      	adds	r7, #20
 80180fc:	46bd      	mov	sp, r7
 80180fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018102:	4770      	bx	lr

08018104 <STORAGE_IsReady_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 8018104:	b480      	push	{r7}
 8018106:	b083      	sub	sp, #12
 8018108:	af00      	add	r7, sp, #0
 801810a:	4603      	mov	r3, r0
 801810c:	71fb      	strb	r3, [r7, #7]
  (void)lun;
  return (USBD_OK);
 801810e:	2300      	movs	r3, #0
}
 8018110:	4618      	mov	r0, r3
 8018112:	370c      	adds	r7, #12
 8018114:	46bd      	mov	sp, r7
 8018116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801811a:	4770      	bx	lr

0801811c <STORAGE_IsWriteProtected_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 801811c:	b480      	push	{r7}
 801811e:	b083      	sub	sp, #12
 8018120:	af00      	add	r7, sp, #0
 8018122:	4603      	mov	r3, r0
 8018124:	71fb      	strb	r3, [r7, #7]
  (void)lun;
  return (USBD_OK);
 8018126:	2300      	movs	r3, #0
}
 8018128:	4618      	mov	r0, r3
 801812a:	370c      	adds	r7, #12
 801812c:	46bd      	mov	sp, r7
 801812e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018132:	4770      	bx	lr

08018134 <STORAGE_Read_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8018134:	b580      	push	{r7, lr}
 8018136:	b084      	sub	sp, #16
 8018138:	af00      	add	r7, sp, #0
 801813a:	60b9      	str	r1, [r7, #8]
 801813c:	607a      	str	r2, [r7, #4]
 801813e:	461a      	mov	r2, r3
 8018140:	4603      	mov	r3, r0
 8018142:	73fb      	strb	r3, [r7, #15]
 8018144:	4613      	mov	r3, r2
 8018146:	81bb      	strh	r3, [r7, #12]
  (void)lun;
  if ((blk_addr + blk_len) > STORAGE_BLK_NBR) return USBD_FAIL;
 8018148:	89ba      	ldrh	r2, [r7, #12]
 801814a:	687b      	ldr	r3, [r7, #4]
 801814c:	4413      	add	r3, r2
 801814e:	2b80      	cmp	r3, #128	@ 0x80
 8018150:	d901      	bls.n	8018156 <STORAGE_Read_FS+0x22>
 8018152:	2303      	movs	r3, #3
 8018154:	e00a      	b.n	801816c <STORAGE_Read_FS+0x38>
  memcpy(buf, &ram_disk[blk_addr * STORAGE_BLK_SIZ], (size_t)blk_len * STORAGE_BLK_SIZ);
 8018156:	687b      	ldr	r3, [r7, #4]
 8018158:	025b      	lsls	r3, r3, #9
 801815a:	4a06      	ldr	r2, [pc, #24]	@ (8018174 <STORAGE_Read_FS+0x40>)
 801815c:	1899      	adds	r1, r3, r2
 801815e:	89bb      	ldrh	r3, [r7, #12]
 8018160:	025b      	lsls	r3, r3, #9
 8018162:	461a      	mov	r2, r3
 8018164:	68b8      	ldr	r0, [r7, #8]
 8018166:	f001 fcca 	bl	8019afe <memcpy>
  return (USBD_OK);
 801816a:	2300      	movs	r3, #0
}
 801816c:	4618      	mov	r0, r3
 801816e:	3710      	adds	r7, #16
 8018170:	46bd      	mov	sp, r7
 8018172:	bd80      	pop	{r7, pc}
 8018174:	20000658 	.word	0x20000658

08018178 <STORAGE_Write_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8018178:	b580      	push	{r7, lr}
 801817a:	b084      	sub	sp, #16
 801817c:	af00      	add	r7, sp, #0
 801817e:	60b9      	str	r1, [r7, #8]
 8018180:	607a      	str	r2, [r7, #4]
 8018182:	461a      	mov	r2, r3
 8018184:	4603      	mov	r3, r0
 8018186:	73fb      	strb	r3, [r7, #15]
 8018188:	4613      	mov	r3, r2
 801818a:	81bb      	strh	r3, [r7, #12]
  (void)lun;
  if ((blk_addr + blk_len) > STORAGE_BLK_NBR) return USBD_FAIL;
 801818c:	89ba      	ldrh	r2, [r7, #12]
 801818e:	687b      	ldr	r3, [r7, #4]
 8018190:	4413      	add	r3, r2
 8018192:	2b80      	cmp	r3, #128	@ 0x80
 8018194:	d901      	bls.n	801819a <STORAGE_Write_FS+0x22>
 8018196:	2303      	movs	r3, #3
 8018198:	e00a      	b.n	80181b0 <STORAGE_Write_FS+0x38>
  memcpy(&ram_disk[blk_addr * STORAGE_BLK_SIZ], buf, (size_t)blk_len * STORAGE_BLK_SIZ);
 801819a:	687b      	ldr	r3, [r7, #4]
 801819c:	025b      	lsls	r3, r3, #9
 801819e:	4a06      	ldr	r2, [pc, #24]	@ (80181b8 <STORAGE_Write_FS+0x40>)
 80181a0:	1898      	adds	r0, r3, r2
 80181a2:	89bb      	ldrh	r3, [r7, #12]
 80181a4:	025b      	lsls	r3, r3, #9
 80181a6:	461a      	mov	r2, r3
 80181a8:	68b9      	ldr	r1, [r7, #8]
 80181aa:	f001 fca8 	bl	8019afe <memcpy>
  return (USBD_OK);
 80181ae:	2300      	movs	r3, #0
}
 80181b0:	4618      	mov	r0, r3
 80181b2:	3710      	adds	r7, #16
 80181b4:	46bd      	mov	sp, r7
 80181b6:	bd80      	pop	{r7, pc}
 80181b8:	20000658 	.word	0x20000658

080181bc <STORAGE_GetMaxLun_FS>:
  * @brief  .
  * @param  None
  * @retval .
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 80181bc:	b480      	push	{r7}
 80181be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 80181c0:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 80181c2:	4618      	mov	r0, r3
 80181c4:	46bd      	mov	sp, r7
 80181c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181ca:	4770      	bx	lr

080181cc <LL_AHB2_GRP1_EnableClock>:
{
 80181cc:	b480      	push	{r7}
 80181ce:	b085      	sub	sp, #20
 80181d0:	af00      	add	r7, sp, #0
 80181d2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80181d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80181d8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80181da:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80181de:	687b      	ldr	r3, [r7, #4]
 80181e0:	4313      	orrs	r3, r2
 80181e2:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80181e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80181e8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80181ea:	687b      	ldr	r3, [r7, #4]
 80181ec:	4013      	ands	r3, r2
 80181ee:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80181f0:	68fb      	ldr	r3, [r7, #12]
}
 80181f2:	bf00      	nop
 80181f4:	3714      	adds	r7, #20
 80181f6:	46bd      	mov	sp, r7
 80181f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181fc:	4770      	bx	lr

080181fe <LL_APB1_GRP1_EnableClock>:
{
 80181fe:	b480      	push	{r7}
 8018200:	b085      	sub	sp, #20
 8018202:	af00      	add	r7, sp, #0
 8018204:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8018206:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801820a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801820c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8018210:	687b      	ldr	r3, [r7, #4]
 8018212:	4313      	orrs	r3, r2
 8018214:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8018216:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801821a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801821c:	687b      	ldr	r3, [r7, #4]
 801821e:	4013      	ands	r3, r2
 8018220:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8018222:	68fb      	ldr	r3, [r7, #12]
}
 8018224:	bf00      	nop
 8018226:	3714      	adds	r7, #20
 8018228:	46bd      	mov	sp, r7
 801822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801822e:	4770      	bx	lr

08018230 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018230:	b580      	push	{r7, lr}
 8018232:	b09c      	sub	sp, #112	@ 0x70
 8018234:	af00      	add	r7, sp, #0
 8018236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8018238:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 801823c:	2200      	movs	r2, #0
 801823e:	601a      	str	r2, [r3, #0]
 8018240:	605a      	str	r2, [r3, #4]
 8018242:	609a      	str	r2, [r3, #8]
 8018244:	60da      	str	r2, [r3, #12]
 8018246:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8018248:	f107 030c 	add.w	r3, r7, #12
 801824c:	2250      	movs	r2, #80	@ 0x50
 801824e:	2100      	movs	r1, #0
 8018250:	4618      	mov	r0, r3
 8018252:	f001 fbd4 	bl	80199fe <memset>
  if(pcdHandle->Instance==USB)
 8018256:	687b      	ldr	r3, [r7, #4]
 8018258:	681b      	ldr	r3, [r3, #0]
 801825a:	4a1b      	ldr	r2, [pc, #108]	@ (80182c8 <HAL_PCD_MspInit+0x98>)
 801825c:	4293      	cmp	r3, r2
 801825e:	d12f      	bne.n	80182c0 <HAL_PCD_MspInit+0x90>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8018260:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8018264:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8018266:	2300      	movs	r3, #0
 8018268:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801826a:	f107 030c 	add.w	r3, r7, #12
 801826e:	4618      	mov	r0, r3
 8018270:	f7f2 fc0f 	bl	800aa92 <HAL_RCCEx_PeriphCLKConfig>
 8018274:	4603      	mov	r3, r0
 8018276:	2b00      	cmp	r3, #0
 8018278:	d001      	beq.n	801827e <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 801827a:	f7ea fbcd 	bl	8002a18 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801827e:	2001      	movs	r0, #1
 8018280:	f7ff ffa4 	bl	80181cc <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8018284:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8018288:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801828a:	2302      	movs	r3, #2
 801828c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801828e:	2300      	movs	r3, #0
 8018290:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8018292:	2300      	movs	r3, #0
 8018294:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8018296:	230a      	movs	r3, #10
 8018298:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801829a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 801829e:	4619      	mov	r1, r3
 80182a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80182a4:	f7ed fb66 	bl	8005974 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80182a8:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 80182ac:	f7ff ffa7 	bl	80181fe <LL_APB1_GRP1_EnableClock>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 80182b0:	2200      	movs	r2, #0
 80182b2:	2100      	movs	r1, #0
 80182b4:	2014      	movs	r0, #20
 80182b6:	f7ed fafe 	bl	80058b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 80182ba:	2014      	movs	r0, #20
 80182bc:	f7ed fb15 	bl	80058ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80182c0:	bf00      	nop
 80182c2:	3770      	adds	r7, #112	@ 0x70
 80182c4:	46bd      	mov	sp, r7
 80182c6:	bd80      	pop	{r7, pc}
 80182c8:	40006800 	.word	0x40006800

080182cc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80182cc:	b580      	push	{r7, lr}
 80182ce:	b082      	sub	sp, #8
 80182d0:	af00      	add	r7, sp, #0
 80182d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80182d4:	687b      	ldr	r3, [r7, #4]
 80182d6:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 80182da:	687b      	ldr	r3, [r7, #4]
 80182dc:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80182e0:	4619      	mov	r1, r3
 80182e2:	4610      	mov	r0, r2
 80182e4:	f7f8 fb77 	bl	80109d6 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 80182e8:	bf00      	nop
 80182ea:	3708      	adds	r7, #8
 80182ec:	46bd      	mov	sp, r7
 80182ee:	bd80      	pop	{r7, pc}

080182f0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80182f0:	b580      	push	{r7, lr}
 80182f2:	b082      	sub	sp, #8
 80182f4:	af00      	add	r7, sp, #0
 80182f6:	6078      	str	r0, [r7, #4]
 80182f8:	460b      	mov	r3, r1
 80182fa:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80182fc:	687b      	ldr	r3, [r7, #4]
 80182fe:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8018302:	78fa      	ldrb	r2, [r7, #3]
 8018304:	6879      	ldr	r1, [r7, #4]
 8018306:	4613      	mov	r3, r2
 8018308:	009b      	lsls	r3, r3, #2
 801830a:	4413      	add	r3, r2
 801830c:	00db      	lsls	r3, r3, #3
 801830e:	440b      	add	r3, r1
 8018310:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8018314:	681a      	ldr	r2, [r3, #0]
 8018316:	78fb      	ldrb	r3, [r7, #3]
 8018318:	4619      	mov	r1, r3
 801831a:	f7f8 fbb1 	bl	8010a80 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 801831e:	bf00      	nop
 8018320:	3708      	adds	r7, #8
 8018322:	46bd      	mov	sp, r7
 8018324:	bd80      	pop	{r7, pc}

08018326 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018326:	b580      	push	{r7, lr}
 8018328:	b082      	sub	sp, #8
 801832a:	af00      	add	r7, sp, #0
 801832c:	6078      	str	r0, [r7, #4]
 801832e:	460b      	mov	r3, r1
 8018330:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8018332:	687b      	ldr	r3, [r7, #4]
 8018334:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8018338:	78fa      	ldrb	r2, [r7, #3]
 801833a:	6879      	ldr	r1, [r7, #4]
 801833c:	4613      	mov	r3, r2
 801833e:	009b      	lsls	r3, r3, #2
 8018340:	4413      	add	r3, r2
 8018342:	00db      	lsls	r3, r3, #3
 8018344:	440b      	add	r3, r1
 8018346:	3324      	adds	r3, #36	@ 0x24
 8018348:	681a      	ldr	r2, [r3, #0]
 801834a:	78fb      	ldrb	r3, [r7, #3]
 801834c:	4619      	mov	r1, r3
 801834e:	f7f8 fc53 	bl	8010bf8 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8018352:	bf00      	nop
 8018354:	3708      	adds	r7, #8
 8018356:	46bd      	mov	sp, r7
 8018358:	bd80      	pop	{r7, pc}

0801835a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801835a:	b580      	push	{r7, lr}
 801835c:	b082      	sub	sp, #8
 801835e:	af00      	add	r7, sp, #0
 8018360:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8018362:	687b      	ldr	r3, [r7, #4]
 8018364:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018368:	4618      	mov	r0, r3
 801836a:	f7f8 fd97 	bl	8010e9c <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 801836e:	bf00      	nop
 8018370:	3708      	adds	r7, #8
 8018372:	46bd      	mov	sp, r7
 8018374:	bd80      	pop	{r7, pc}

08018376 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018376:	b580      	push	{r7, lr}
 8018378:	b084      	sub	sp, #16
 801837a:	af00      	add	r7, sp, #0
 801837c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801837e:	2301      	movs	r3, #1
 8018380:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8018382:	687b      	ldr	r3, [r7, #4]
 8018384:	795b      	ldrb	r3, [r3, #5]
 8018386:	2b02      	cmp	r3, #2
 8018388:	d001      	beq.n	801838e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 801838a:	f7ea fb45 	bl	8002a18 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801838e:	687b      	ldr	r3, [r7, #4]
 8018390:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018394:	7bfa      	ldrb	r2, [r7, #15]
 8018396:	4611      	mov	r1, r2
 8018398:	4618      	mov	r0, r3
 801839a:	f7f8 fd3b 	bl	8010e14 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801839e:	687b      	ldr	r3, [r7, #4]
 80183a0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80183a4:	4618      	mov	r0, r3
 80183a6:	f7f8 fce2 	bl	8010d6e <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 80183aa:	bf00      	nop
 80183ac:	3710      	adds	r7, #16
 80183ae:	46bd      	mov	sp, r7
 80183b0:	bd80      	pop	{r7, pc}
	...

080183b4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80183b4:	b580      	push	{r7, lr}
 80183b6:	b082      	sub	sp, #8
 80183b8:	af00      	add	r7, sp, #0
 80183ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80183bc:	687b      	ldr	r3, [r7, #4]
 80183be:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80183c2:	4618      	mov	r0, r3
 80183c4:	f7f8 fd36 	bl	8010e34 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80183c8:	687b      	ldr	r3, [r7, #4]
 80183ca:	7a5b      	ldrb	r3, [r3, #9]
 80183cc:	2b00      	cmp	r3, #0
 80183ce:	d005      	beq.n	80183dc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80183d0:	4b04      	ldr	r3, [pc, #16]	@ (80183e4 <HAL_PCD_SuspendCallback+0x30>)
 80183d2:	691b      	ldr	r3, [r3, #16]
 80183d4:	4a03      	ldr	r2, [pc, #12]	@ (80183e4 <HAL_PCD_SuspendCallback+0x30>)
 80183d6:	f043 0306 	orr.w	r3, r3, #6
 80183da:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 80183dc:	bf00      	nop
 80183de:	3708      	adds	r7, #8
 80183e0:	46bd      	mov	sp, r7
 80183e2:	bd80      	pop	{r7, pc}
 80183e4:	e000ed00 	.word	0xe000ed00

080183e8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80183e8:	b580      	push	{r7, lr}
 80183ea:	b082      	sub	sp, #8
 80183ec:	af00      	add	r7, sp, #0
 80183ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 80183f0:	687b      	ldr	r3, [r7, #4]
 80183f2:	7a5b      	ldrb	r3, [r3, #9]
 80183f4:	2b00      	cmp	r3, #0
 80183f6:	d007      	beq.n	8018408 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80183f8:	4b08      	ldr	r3, [pc, #32]	@ (801841c <HAL_PCD_ResumeCallback+0x34>)
 80183fa:	691b      	ldr	r3, [r3, #16]
 80183fc:	4a07      	ldr	r2, [pc, #28]	@ (801841c <HAL_PCD_ResumeCallback+0x34>)
 80183fe:	f023 0306 	bic.w	r3, r3, #6
 8018402:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8018404:	f000 fa2a 	bl	801885c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8018408:	687b      	ldr	r3, [r7, #4]
 801840a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801840e:	4618      	mov	r0, r3
 8018410:	f7f8 fd2c 	bl	8010e6c <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8018414:	bf00      	nop
 8018416:	3708      	adds	r7, #8
 8018418:	46bd      	mov	sp, r7
 801841a:	bd80      	pop	{r7, pc}
 801841c:	e000ed00 	.word	0xe000ed00

08018420 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8018420:	b580      	push	{r7, lr}
 8018422:	b082      	sub	sp, #8
 8018424:	af00      	add	r7, sp, #0
 8018426:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8018428:	4a27      	ldr	r2, [pc, #156]	@ (80184c8 <USBD_LL_Init+0xa8>)
 801842a:	687b      	ldr	r3, [r7, #4]
 801842c:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8018430:	687b      	ldr	r3, [r7, #4]
 8018432:	4a25      	ldr	r2, [pc, #148]	@ (80184c8 <USBD_LL_Init+0xa8>)
 8018434:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
/* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 8018438:	f7f0 fd8e 	bl	8008f58 <HAL_PWREx_EnableVddUSB>

  hpcd_USB_FS.Instance = USB;
 801843c:	4b22      	ldr	r3, [pc, #136]	@ (80184c8 <USBD_LL_Init+0xa8>)
 801843e:	4a23      	ldr	r2, [pc, #140]	@ (80184cc <USBD_LL_Init+0xac>)
 8018440:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8018442:	4b21      	ldr	r3, [pc, #132]	@ (80184c8 <USBD_LL_Init+0xa8>)
 8018444:	2208      	movs	r2, #8
 8018446:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8018448:	4b1f      	ldr	r3, [pc, #124]	@ (80184c8 <USBD_LL_Init+0xa8>)
 801844a:	2202      	movs	r2, #2
 801844c:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801844e:	4b1e      	ldr	r3, [pc, #120]	@ (80184c8 <USBD_LL_Init+0xa8>)
 8018450:	2202      	movs	r2, #2
 8018452:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8018454:	4b1c      	ldr	r3, [pc, #112]	@ (80184c8 <USBD_LL_Init+0xa8>)
 8018456:	2200      	movs	r2, #0
 8018458:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 801845a:	4b1b      	ldr	r3, [pc, #108]	@ (80184c8 <USBD_LL_Init+0xa8>)
 801845c:	2200      	movs	r2, #0
 801845e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8018460:	4b19      	ldr	r3, [pc, #100]	@ (80184c8 <USBD_LL_Init+0xa8>)
 8018462:	2200      	movs	r2, #0
 8018464:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8018466:	4b18      	ldr	r3, [pc, #96]	@ (80184c8 <USBD_LL_Init+0xa8>)
 8018468:	2200      	movs	r2, #0
 801846a:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 801846c:	4816      	ldr	r0, [pc, #88]	@ (80184c8 <USBD_LL_Init+0xa8>)
 801846e:	f7ee fee5 	bl	800723c <HAL_PCD_Init>
 8018472:	4603      	mov	r3, r0
 8018474:	2b00      	cmp	r3, #0
 8018476:	d001      	beq.n	801847c <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 8018478:	f7ea face 	bl	8002a18 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 801847c:	687b      	ldr	r3, [r7, #4]
 801847e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018482:	2318      	movs	r3, #24
 8018484:	2200      	movs	r2, #0
 8018486:	2100      	movs	r1, #0
 8018488:	f7f0 fbfc 	bl	8008c84 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 801848c:	687b      	ldr	r3, [r7, #4]
 801848e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018492:	2358      	movs	r3, #88	@ 0x58
 8018494:	2200      	movs	r2, #0
 8018496:	2180      	movs	r1, #128	@ 0x80
 8018498:	f7f0 fbf4 	bl	8008c84 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_MSC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x98);
 801849c:	687b      	ldr	r3, [r7, #4]
 801849e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80184a2:	2398      	movs	r3, #152	@ 0x98
 80184a4:	2200      	movs	r2, #0
 80184a6:	2181      	movs	r1, #129	@ 0x81
 80184a8:	f7f0 fbec 	bl	8008c84 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0xD8);
 80184ac:	687b      	ldr	r3, [r7, #4]
 80184ae:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80184b2:	23d8      	movs	r3, #216	@ 0xd8
 80184b4:	2200      	movs	r2, #0
 80184b6:	2101      	movs	r1, #1
 80184b8:	f7f0 fbe4 	bl	8008c84 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_MSC */
  return USBD_OK;
 80184bc:	2300      	movs	r3, #0
}
 80184be:	4618      	mov	r0, r3
 80184c0:	3708      	adds	r7, #8
 80184c2:	46bd      	mov	sp, r7
 80184c4:	bd80      	pop	{r7, pc}
 80184c6:	bf00      	nop
 80184c8:	200110d8 	.word	0x200110d8
 80184cc:	40006800 	.word	0x40006800

080184d0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80184d0:	b580      	push	{r7, lr}
 80184d2:	b084      	sub	sp, #16
 80184d4:	af00      	add	r7, sp, #0
 80184d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80184d8:	2300      	movs	r3, #0
 80184da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80184dc:	2300      	movs	r3, #0
 80184de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80184e0:	687b      	ldr	r3, [r7, #4]
 80184e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80184e6:	4618      	mov	r0, r3
 80184e8:	f7ee ff76 	bl	80073d8 <HAL_PCD_Start>
 80184ec:	4603      	mov	r3, r0
 80184ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80184f0:	7bfb      	ldrb	r3, [r7, #15]
 80184f2:	4618      	mov	r0, r3
 80184f4:	f000 f9b8 	bl	8018868 <USBD_Get_USB_Status>
 80184f8:	4603      	mov	r3, r0
 80184fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80184fc:	7bbb      	ldrb	r3, [r7, #14]
}
 80184fe:	4618      	mov	r0, r3
 8018500:	3710      	adds	r7, #16
 8018502:	46bd      	mov	sp, r7
 8018504:	bd80      	pop	{r7, pc}

08018506 <USBD_LL_Stop>:
  * @brief  Stops the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Stop(USBD_HandleTypeDef *pdev)
{
 8018506:	b580      	push	{r7, lr}
 8018508:	b084      	sub	sp, #16
 801850a:	af00      	add	r7, sp, #0
 801850c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801850e:	2300      	movs	r3, #0
 8018510:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018512:	2300      	movs	r3, #0
 8018514:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Stop(pdev->pData);
 8018516:	687b      	ldr	r3, [r7, #4]
 8018518:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801851c:	4618      	mov	r0, r3
 801851e:	f7ee ff7d 	bl	800741c <HAL_PCD_Stop>
 8018522:	4603      	mov	r3, r0
 8018524:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018526:	7bfb      	ldrb	r3, [r7, #15]
 8018528:	4618      	mov	r0, r3
 801852a:	f000 f99d 	bl	8018868 <USBD_Get_USB_Status>
 801852e:	4603      	mov	r3, r0
 8018530:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018532:	7bbb      	ldrb	r3, [r7, #14]
}
 8018534:	4618      	mov	r0, r3
 8018536:	3710      	adds	r7, #16
 8018538:	46bd      	mov	sp, r7
 801853a:	bd80      	pop	{r7, pc}

0801853c <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801853c:	b580      	push	{r7, lr}
 801853e:	b084      	sub	sp, #16
 8018540:	af00      	add	r7, sp, #0
 8018542:	6078      	str	r0, [r7, #4]
 8018544:	4608      	mov	r0, r1
 8018546:	4611      	mov	r1, r2
 8018548:	461a      	mov	r2, r3
 801854a:	4603      	mov	r3, r0
 801854c:	70fb      	strb	r3, [r7, #3]
 801854e:	460b      	mov	r3, r1
 8018550:	70bb      	strb	r3, [r7, #2]
 8018552:	4613      	mov	r3, r2
 8018554:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018556:	2300      	movs	r3, #0
 8018558:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801855a:	2300      	movs	r3, #0
 801855c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801855e:	687b      	ldr	r3, [r7, #4]
 8018560:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018564:	78bb      	ldrb	r3, [r7, #2]
 8018566:	883a      	ldrh	r2, [r7, #0]
 8018568:	78f9      	ldrb	r1, [r7, #3]
 801856a:	f7ef f8c4 	bl	80076f6 <HAL_PCD_EP_Open>
 801856e:	4603      	mov	r3, r0
 8018570:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018572:	7bfb      	ldrb	r3, [r7, #15]
 8018574:	4618      	mov	r0, r3
 8018576:	f000 f977 	bl	8018868 <USBD_Get_USB_Status>
 801857a:	4603      	mov	r3, r0
 801857c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801857e:	7bbb      	ldrb	r3, [r7, #14]
}
 8018580:	4618      	mov	r0, r3
 8018582:	3710      	adds	r7, #16
 8018584:	46bd      	mov	sp, r7
 8018586:	bd80      	pop	{r7, pc}

08018588 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018588:	b580      	push	{r7, lr}
 801858a:	b084      	sub	sp, #16
 801858c:	af00      	add	r7, sp, #0
 801858e:	6078      	str	r0, [r7, #4]
 8018590:	460b      	mov	r3, r1
 8018592:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018594:	2300      	movs	r3, #0
 8018596:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018598:	2300      	movs	r3, #0
 801859a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801859c:	687b      	ldr	r3, [r7, #4]
 801859e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80185a2:	78fa      	ldrb	r2, [r7, #3]
 80185a4:	4611      	mov	r1, r2
 80185a6:	4618      	mov	r0, r3
 80185a8:	f7ef f904 	bl	80077b4 <HAL_PCD_EP_Close>
 80185ac:	4603      	mov	r3, r0
 80185ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80185b0:	7bfb      	ldrb	r3, [r7, #15]
 80185b2:	4618      	mov	r0, r3
 80185b4:	f000 f958 	bl	8018868 <USBD_Get_USB_Status>
 80185b8:	4603      	mov	r3, r0
 80185ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80185bc:	7bbb      	ldrb	r3, [r7, #14]
}
 80185be:	4618      	mov	r0, r3
 80185c0:	3710      	adds	r7, #16
 80185c2:	46bd      	mov	sp, r7
 80185c4:	bd80      	pop	{r7, pc}

080185c6 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80185c6:	b580      	push	{r7, lr}
 80185c8:	b084      	sub	sp, #16
 80185ca:	af00      	add	r7, sp, #0
 80185cc:	6078      	str	r0, [r7, #4]
 80185ce:	460b      	mov	r3, r1
 80185d0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80185d2:	2300      	movs	r3, #0
 80185d4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80185d6:	2300      	movs	r3, #0
 80185d8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 80185da:	687b      	ldr	r3, [r7, #4]
 80185dc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80185e0:	78fa      	ldrb	r2, [r7, #3]
 80185e2:	4611      	mov	r1, r2
 80185e4:	4618      	mov	r0, r3
 80185e6:	f7ef fa53 	bl	8007a90 <HAL_PCD_EP_Flush>
 80185ea:	4603      	mov	r3, r0
 80185ec:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80185ee:	7bfb      	ldrb	r3, [r7, #15]
 80185f0:	4618      	mov	r0, r3
 80185f2:	f000 f939 	bl	8018868 <USBD_Get_USB_Status>
 80185f6:	4603      	mov	r3, r0
 80185f8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80185fa:	7bbb      	ldrb	r3, [r7, #14]
}
 80185fc:	4618      	mov	r0, r3
 80185fe:	3710      	adds	r7, #16
 8018600:	46bd      	mov	sp, r7
 8018602:	bd80      	pop	{r7, pc}

08018604 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018604:	b580      	push	{r7, lr}
 8018606:	b084      	sub	sp, #16
 8018608:	af00      	add	r7, sp, #0
 801860a:	6078      	str	r0, [r7, #4]
 801860c:	460b      	mov	r3, r1
 801860e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018610:	2300      	movs	r3, #0
 8018612:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018614:	2300      	movs	r3, #0
 8018616:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8018618:	687b      	ldr	r3, [r7, #4]
 801861a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801861e:	78fa      	ldrb	r2, [r7, #3]
 8018620:	4611      	mov	r1, r2
 8018622:	4618      	mov	r0, r3
 8018624:	f7ef f98e 	bl	8007944 <HAL_PCD_EP_SetStall>
 8018628:	4603      	mov	r3, r0
 801862a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801862c:	7bfb      	ldrb	r3, [r7, #15]
 801862e:	4618      	mov	r0, r3
 8018630:	f000 f91a 	bl	8018868 <USBD_Get_USB_Status>
 8018634:	4603      	mov	r3, r0
 8018636:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018638:	7bbb      	ldrb	r3, [r7, #14]
}
 801863a:	4618      	mov	r0, r3
 801863c:	3710      	adds	r7, #16
 801863e:	46bd      	mov	sp, r7
 8018640:	bd80      	pop	{r7, pc}

08018642 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018642:	b580      	push	{r7, lr}
 8018644:	b084      	sub	sp, #16
 8018646:	af00      	add	r7, sp, #0
 8018648:	6078      	str	r0, [r7, #4]
 801864a:	460b      	mov	r3, r1
 801864c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801864e:	2300      	movs	r3, #0
 8018650:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018652:	2300      	movs	r3, #0
 8018654:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8018656:	687b      	ldr	r3, [r7, #4]
 8018658:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801865c:	78fa      	ldrb	r2, [r7, #3]
 801865e:	4611      	mov	r1, r2
 8018660:	4618      	mov	r0, r3
 8018662:	f7ef f9c1 	bl	80079e8 <HAL_PCD_EP_ClrStall>
 8018666:	4603      	mov	r3, r0
 8018668:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801866a:	7bfb      	ldrb	r3, [r7, #15]
 801866c:	4618      	mov	r0, r3
 801866e:	f000 f8fb 	bl	8018868 <USBD_Get_USB_Status>
 8018672:	4603      	mov	r3, r0
 8018674:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018676:	7bbb      	ldrb	r3, [r7, #14]
}
 8018678:	4618      	mov	r0, r3
 801867a:	3710      	adds	r7, #16
 801867c:	46bd      	mov	sp, r7
 801867e:	bd80      	pop	{r7, pc}

08018680 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018680:	b480      	push	{r7}
 8018682:	b085      	sub	sp, #20
 8018684:	af00      	add	r7, sp, #0
 8018686:	6078      	str	r0, [r7, #4]
 8018688:	460b      	mov	r3, r1
 801868a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801868c:	687b      	ldr	r3, [r7, #4]
 801868e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018692:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8018694:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018698:	2b00      	cmp	r3, #0
 801869a:	da0b      	bge.n	80186b4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801869c:	78fb      	ldrb	r3, [r7, #3]
 801869e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80186a2:	68f9      	ldr	r1, [r7, #12]
 80186a4:	4613      	mov	r3, r2
 80186a6:	009b      	lsls	r3, r3, #2
 80186a8:	4413      	add	r3, r2
 80186aa:	00db      	lsls	r3, r3, #3
 80186ac:	440b      	add	r3, r1
 80186ae:	3312      	adds	r3, #18
 80186b0:	781b      	ldrb	r3, [r3, #0]
 80186b2:	e00b      	b.n	80186cc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80186b4:	78fb      	ldrb	r3, [r7, #3]
 80186b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80186ba:	68f9      	ldr	r1, [r7, #12]
 80186bc:	4613      	mov	r3, r2
 80186be:	009b      	lsls	r3, r3, #2
 80186c0:	4413      	add	r3, r2
 80186c2:	00db      	lsls	r3, r3, #3
 80186c4:	440b      	add	r3, r1
 80186c6:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 80186ca:	781b      	ldrb	r3, [r3, #0]
  }
}
 80186cc:	4618      	mov	r0, r3
 80186ce:	3714      	adds	r7, #20
 80186d0:	46bd      	mov	sp, r7
 80186d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80186d6:	4770      	bx	lr

080186d8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80186d8:	b580      	push	{r7, lr}
 80186da:	b084      	sub	sp, #16
 80186dc:	af00      	add	r7, sp, #0
 80186de:	6078      	str	r0, [r7, #4]
 80186e0:	460b      	mov	r3, r1
 80186e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80186e4:	2300      	movs	r3, #0
 80186e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80186e8:	2300      	movs	r3, #0
 80186ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80186ec:	687b      	ldr	r3, [r7, #4]
 80186ee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80186f2:	78fa      	ldrb	r2, [r7, #3]
 80186f4:	4611      	mov	r1, r2
 80186f6:	4618      	mov	r0, r3
 80186f8:	f7ee ffd9 	bl	80076ae <HAL_PCD_SetAddress>
 80186fc:	4603      	mov	r3, r0
 80186fe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018700:	7bfb      	ldrb	r3, [r7, #15]
 8018702:	4618      	mov	r0, r3
 8018704:	f000 f8b0 	bl	8018868 <USBD_Get_USB_Status>
 8018708:	4603      	mov	r3, r0
 801870a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801870c:	7bbb      	ldrb	r3, [r7, #14]
}
 801870e:	4618      	mov	r0, r3
 8018710:	3710      	adds	r7, #16
 8018712:	46bd      	mov	sp, r7
 8018714:	bd80      	pop	{r7, pc}

08018716 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018716:	b580      	push	{r7, lr}
 8018718:	b086      	sub	sp, #24
 801871a:	af00      	add	r7, sp, #0
 801871c:	60f8      	str	r0, [r7, #12]
 801871e:	607a      	str	r2, [r7, #4]
 8018720:	603b      	str	r3, [r7, #0]
 8018722:	460b      	mov	r3, r1
 8018724:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018726:	2300      	movs	r3, #0
 8018728:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801872a:	2300      	movs	r3, #0
 801872c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801872e:	68fb      	ldr	r3, [r7, #12]
 8018730:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018734:	7af9      	ldrb	r1, [r7, #11]
 8018736:	683b      	ldr	r3, [r7, #0]
 8018738:	687a      	ldr	r2, [r7, #4]
 801873a:	f7ef f8cc 	bl	80078d6 <HAL_PCD_EP_Transmit>
 801873e:	4603      	mov	r3, r0
 8018740:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018742:	7dfb      	ldrb	r3, [r7, #23]
 8018744:	4618      	mov	r0, r3
 8018746:	f000 f88f 	bl	8018868 <USBD_Get_USB_Status>
 801874a:	4603      	mov	r3, r0
 801874c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801874e:	7dbb      	ldrb	r3, [r7, #22]
}
 8018750:	4618      	mov	r0, r3
 8018752:	3718      	adds	r7, #24
 8018754:	46bd      	mov	sp, r7
 8018756:	bd80      	pop	{r7, pc}

08018758 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018758:	b580      	push	{r7, lr}
 801875a:	b086      	sub	sp, #24
 801875c:	af00      	add	r7, sp, #0
 801875e:	60f8      	str	r0, [r7, #12]
 8018760:	607a      	str	r2, [r7, #4]
 8018762:	603b      	str	r3, [r7, #0]
 8018764:	460b      	mov	r3, r1
 8018766:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018768:	2300      	movs	r3, #0
 801876a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801876c:	2300      	movs	r3, #0
 801876e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8018770:	68fb      	ldr	r3, [r7, #12]
 8018772:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018776:	7af9      	ldrb	r1, [r7, #11]
 8018778:	683b      	ldr	r3, [r7, #0]
 801877a:	687a      	ldr	r2, [r7, #4]
 801877c:	f7ef f862 	bl	8007844 <HAL_PCD_EP_Receive>
 8018780:	4603      	mov	r3, r0
 8018782:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018784:	7dfb      	ldrb	r3, [r7, #23]
 8018786:	4618      	mov	r0, r3
 8018788:	f000 f86e 	bl	8018868 <USBD_Get_USB_Status>
 801878c:	4603      	mov	r3, r0
 801878e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8018790:	7dbb      	ldrb	r3, [r7, #22]
}
 8018792:	4618      	mov	r0, r3
 8018794:	3718      	adds	r7, #24
 8018796:	46bd      	mov	sp, r7
 8018798:	bd80      	pop	{r7, pc}

0801879a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801879a:	b580      	push	{r7, lr}
 801879c:	b082      	sub	sp, #8
 801879e:	af00      	add	r7, sp, #0
 80187a0:	6078      	str	r0, [r7, #4]
 80187a2:	460b      	mov	r3, r1
 80187a4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80187a6:	687b      	ldr	r3, [r7, #4]
 80187a8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80187ac:	78fa      	ldrb	r2, [r7, #3]
 80187ae:	4611      	mov	r1, r2
 80187b0:	4618      	mov	r0, r3
 80187b2:	f7ef f878 	bl	80078a6 <HAL_PCD_EP_GetRxCount>
 80187b6:	4603      	mov	r3, r0
}
 80187b8:	4618      	mov	r0, r3
 80187ba:	3708      	adds	r7, #8
 80187bc:	46bd      	mov	sp, r7
 80187be:	bd80      	pop	{r7, pc}

080187c0 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80187c0:	b580      	push	{r7, lr}
 80187c2:	b082      	sub	sp, #8
 80187c4:	af00      	add	r7, sp, #0
 80187c6:	6078      	str	r0, [r7, #4]
 80187c8:	460b      	mov	r3, r1
 80187ca:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 80187cc:	78fb      	ldrb	r3, [r7, #3]
 80187ce:	2b00      	cmp	r3, #0
 80187d0:	d002      	beq.n	80187d8 <HAL_PCDEx_LPM_Callback+0x18>
 80187d2:	2b01      	cmp	r3, #1
 80187d4:	d013      	beq.n	80187fe <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 80187d6:	e023      	b.n	8018820 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80187d8:	687b      	ldr	r3, [r7, #4]
 80187da:	7a5b      	ldrb	r3, [r3, #9]
 80187dc:	2b00      	cmp	r3, #0
 80187de:	d007      	beq.n	80187f0 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80187e0:	f000 f83c 	bl	801885c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80187e4:	4b10      	ldr	r3, [pc, #64]	@ (8018828 <HAL_PCDEx_LPM_Callback+0x68>)
 80187e6:	691b      	ldr	r3, [r3, #16]
 80187e8:	4a0f      	ldr	r2, [pc, #60]	@ (8018828 <HAL_PCDEx_LPM_Callback+0x68>)
 80187ea:	f023 0306 	bic.w	r3, r3, #6
 80187ee:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80187f0:	687b      	ldr	r3, [r7, #4]
 80187f2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80187f6:	4618      	mov	r0, r3
 80187f8:	f7f8 fb38 	bl	8010e6c <USBD_LL_Resume>
    break;
 80187fc:	e010      	b.n	8018820 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 80187fe:	687b      	ldr	r3, [r7, #4]
 8018800:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018804:	4618      	mov	r0, r3
 8018806:	f7f8 fb15 	bl	8010e34 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 801880a:	687b      	ldr	r3, [r7, #4]
 801880c:	7a5b      	ldrb	r3, [r3, #9]
 801880e:	2b00      	cmp	r3, #0
 8018810:	d005      	beq.n	801881e <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8018812:	4b05      	ldr	r3, [pc, #20]	@ (8018828 <HAL_PCDEx_LPM_Callback+0x68>)
 8018814:	691b      	ldr	r3, [r3, #16]
 8018816:	4a04      	ldr	r2, [pc, #16]	@ (8018828 <HAL_PCDEx_LPM_Callback+0x68>)
 8018818:	f043 0306 	orr.w	r3, r3, #6
 801881c:	6113      	str	r3, [r2, #16]
    break;
 801881e:	bf00      	nop
}
 8018820:	bf00      	nop
 8018822:	3708      	adds	r7, #8
 8018824:	46bd      	mov	sp, r7
 8018826:	bd80      	pop	{r7, pc}
 8018828:	e000ed00 	.word	0xe000ed00

0801882c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801882c:	b480      	push	{r7}
 801882e:	b083      	sub	sp, #12
 8018830:	af00      	add	r7, sp, #0
 8018832:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8018834:	4b03      	ldr	r3, [pc, #12]	@ (8018844 <USBD_static_malloc+0x18>)
}
 8018836:	4618      	mov	r0, r3
 8018838:	370c      	adds	r7, #12
 801883a:	46bd      	mov	sp, r7
 801883c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018840:	4770      	bx	lr
 8018842:	bf00      	nop
 8018844:	200113b4 	.word	0x200113b4

08018848 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8018848:	b480      	push	{r7}
 801884a:	b083      	sub	sp, #12
 801884c:	af00      	add	r7, sp, #0
 801884e:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8018850:	bf00      	nop
 8018852:	370c      	adds	r7, #12
 8018854:	46bd      	mov	sp, r7
 8018856:	f85d 7b04 	ldr.w	r7, [sp], #4
 801885a:	4770      	bx	lr

0801885c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 801885c:	b580      	push	{r7, lr}
 801885e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8018860:	f7e9 ff9e 	bl	80027a0 <SystemClock_Config>
}
 8018864:	bf00      	nop
 8018866:	bd80      	pop	{r7, pc}

08018868 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8018868:	b480      	push	{r7}
 801886a:	b085      	sub	sp, #20
 801886c:	af00      	add	r7, sp, #0
 801886e:	4603      	mov	r3, r0
 8018870:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018872:	2300      	movs	r3, #0
 8018874:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8018876:	79fb      	ldrb	r3, [r7, #7]
 8018878:	2b03      	cmp	r3, #3
 801887a:	d817      	bhi.n	80188ac <USBD_Get_USB_Status+0x44>
 801887c:	a201      	add	r2, pc, #4	@ (adr r2, 8018884 <USBD_Get_USB_Status+0x1c>)
 801887e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018882:	bf00      	nop
 8018884:	08018895 	.word	0x08018895
 8018888:	0801889b 	.word	0x0801889b
 801888c:	080188a1 	.word	0x080188a1
 8018890:	080188a7 	.word	0x080188a7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8018894:	2300      	movs	r3, #0
 8018896:	73fb      	strb	r3, [r7, #15]
    break;
 8018898:	e00b      	b.n	80188b2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801889a:	2303      	movs	r3, #3
 801889c:	73fb      	strb	r3, [r7, #15]
    break;
 801889e:	e008      	b.n	80188b2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80188a0:	2301      	movs	r3, #1
 80188a2:	73fb      	strb	r3, [r7, #15]
    break;
 80188a4:	e005      	b.n	80188b2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80188a6:	2303      	movs	r3, #3
 80188a8:	73fb      	strb	r3, [r7, #15]
    break;
 80188aa:	e002      	b.n	80188b2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80188ac:	2303      	movs	r3, #3
 80188ae:	73fb      	strb	r3, [r7, #15]
    break;
 80188b0:	bf00      	nop
  }
  return usb_status;
 80188b2:	7bfb      	ldrb	r3, [r7, #15]
 80188b4:	4618      	mov	r0, r3
 80188b6:	3714      	adds	r7, #20
 80188b8:	46bd      	mov	sp, r7
 80188ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80188be:	4770      	bx	lr

080188c0 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 80188c0:	b480      	push	{r7}
 80188c2:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 80188c4:	4b05      	ldr	r3, [pc, #20]	@ (80188dc <UTIL_LPM_Init+0x1c>)
 80188c6:	2200      	movs	r2, #0
 80188c8:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 80188ca:	4b05      	ldr	r3, [pc, #20]	@ (80188e0 <UTIL_LPM_Init+0x20>)
 80188cc:	2200      	movs	r2, #0
 80188ce:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 80188d0:	bf00      	nop
 80188d2:	46bd      	mov	sp, r7
 80188d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80188d8:	4770      	bx	lr
 80188da:	bf00      	nop
 80188dc:	2001163c 	.word	0x2001163c
 80188e0:	20011640 	.word	0x20011640

080188e4 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 80188e4:	b480      	push	{r7}
 80188e6:	b087      	sub	sp, #28
 80188e8:	af00      	add	r7, sp, #0
 80188ea:	6078      	str	r0, [r7, #4]
 80188ec:	460b      	mov	r3, r1
 80188ee:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80188f0:	f3ef 8310 	mrs	r3, PRIMASK
 80188f4:	613b      	str	r3, [r7, #16]
  return(result);
 80188f6:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 80188f8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80188fa:	b672      	cpsid	i
}
 80188fc:	bf00      	nop
  
  switch(state)
 80188fe:	78fb      	ldrb	r3, [r7, #3]
 8018900:	2b00      	cmp	r3, #0
 8018902:	d008      	beq.n	8018916 <UTIL_LPM_SetOffMode+0x32>
 8018904:	2b01      	cmp	r3, #1
 8018906:	d10e      	bne.n	8018926 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8018908:	4b0d      	ldr	r3, [pc, #52]	@ (8018940 <UTIL_LPM_SetOffMode+0x5c>)
 801890a:	681a      	ldr	r2, [r3, #0]
 801890c:	687b      	ldr	r3, [r7, #4]
 801890e:	4313      	orrs	r3, r2
 8018910:	4a0b      	ldr	r2, [pc, #44]	@ (8018940 <UTIL_LPM_SetOffMode+0x5c>)
 8018912:	6013      	str	r3, [r2, #0]
      break;
 8018914:	e008      	b.n	8018928 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 8018916:	687b      	ldr	r3, [r7, #4]
 8018918:	43da      	mvns	r2, r3
 801891a:	4b09      	ldr	r3, [pc, #36]	@ (8018940 <UTIL_LPM_SetOffMode+0x5c>)
 801891c:	681b      	ldr	r3, [r3, #0]
 801891e:	4013      	ands	r3, r2
 8018920:	4a07      	ldr	r2, [pc, #28]	@ (8018940 <UTIL_LPM_SetOffMode+0x5c>)
 8018922:	6013      	str	r3, [r2, #0]
      break;
 8018924:	e000      	b.n	8018928 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 8018926:	bf00      	nop
 8018928:	697b      	ldr	r3, [r7, #20]
 801892a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801892c:	68fb      	ldr	r3, [r7, #12]
 801892e:	f383 8810 	msr	PRIMASK, r3
}
 8018932:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8018934:	bf00      	nop
 8018936:	371c      	adds	r7, #28
 8018938:	46bd      	mov	sp, r7
 801893a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801893e:	4770      	bx	lr
 8018940:	20011640 	.word	0x20011640

08018944 <UTIL_SEQ_Run>:
  * That is the reason why many variables that are used only in that function are declared static.
  * Note: These variables could have been declared static in the function.
  *
  */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8018944:	b580      	push	{r7, lr}
 8018946:	b094      	sub	sp, #80	@ 0x50
 8018948:	af00      	add	r7, sp, #0
 801894a:	6078      	str	r0, [r7, #4]
    /*
     * When this function is nested, the mask to be applied cannot be larger than the first call
     * The mask is always getting smaller and smaller
     * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
     */
    super_mask_backup = SuperMask;
 801894c:	4b89      	ldr	r3, [pc, #548]	@ (8018b74 <UTIL_SEQ_Run+0x230>)
 801894e:	681b      	ldr	r3, [r3, #0]
 8018950:	62fb      	str	r3, [r7, #44]	@ 0x2c
    SuperMask &= Mask_bm;
 8018952:	4b88      	ldr	r3, [pc, #544]	@ (8018b74 <UTIL_SEQ_Run+0x230>)
 8018954:	681a      	ldr	r2, [r3, #0]
 8018956:	687b      	ldr	r3, [r7, #4]
 8018958:	4013      	ands	r3, r2
 801895a:	4a86      	ldr	r2, [pc, #536]	@ (8018b74 <UTIL_SEQ_Run+0x230>)
 801895c:	6013      	str	r3, [r2, #0]
     * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
     * SuperMask that comes from UTIL_SEQ_Run
     * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
     * waiting task
     */
    local_taskset = TaskSet;
 801895e:	4b86      	ldr	r3, [pc, #536]	@ (8018b78 <UTIL_SEQ_Run+0x234>)
 8018960:	681b      	ldr	r3, [r3, #0]
 8018962:	647b      	str	r3, [r7, #68]	@ 0x44
    local_evtset = EvtSet;
 8018964:	4b85      	ldr	r3, [pc, #532]	@ (8018b7c <UTIL_SEQ_Run+0x238>)
 8018966:	681b      	ldr	r3, [r3, #0]
 8018968:	643b      	str	r3, [r7, #64]	@ 0x40
    local_taskmask = TaskMask;
 801896a:	4b85      	ldr	r3, [pc, #532]	@ (8018b80 <UTIL_SEQ_Run+0x23c>)
 801896c:	681b      	ldr	r3, [r3, #0]
 801896e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    local_evtwaited =  EvtWaited;
 8018970:	4b84      	ldr	r3, [pc, #528]	@ (8018b84 <UTIL_SEQ_Run+0x240>)
 8018972:	681b      	ldr	r3, [r3, #0]
 8018974:	63bb      	str	r3, [r7, #56]	@ 0x38
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8018976:	e112      	b.n	8018b9e <UTIL_SEQ_Run+0x25a>
    {
        counter = 0U;
 8018978:	2300      	movs	r3, #0
 801897a:	64fb      	str	r3, [r7, #76]	@ 0x4c
        /*
         * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
         * on the priority parameter given from UTIL_SEQ_SetTask()
         * The while loop is looking for a flag set from the highest priority maskr to the lower
         */
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801897c:	e002      	b.n	8018984 <UTIL_SEQ_Run+0x40>
        {
            counter++;
 801897e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018980:	3301      	adds	r3, #1
 8018982:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8018984:	4a80      	ldr	r2, [pc, #512]	@ (8018b88 <UTIL_SEQ_Run+0x244>)
 8018986:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018988:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801898c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801898e:	401a      	ands	r2, r3
 8018990:	4b78      	ldr	r3, [pc, #480]	@ (8018b74 <UTIL_SEQ_Run+0x230>)
 8018992:	681b      	ldr	r3, [r3, #0]
 8018994:	4013      	ands	r3, r2
 8018996:	2b00      	cmp	r3, #0
 8018998:	d0f1      	beq.n	801897e <UTIL_SEQ_Run+0x3a>
        }

        current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 801899a:	4a7b      	ldr	r2, [pc, #492]	@ (8018b88 <UTIL_SEQ_Run+0x244>)
 801899c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801899e:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80189a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80189a4:	401a      	ands	r2, r3
 80189a6:	4b73      	ldr	r3, [pc, #460]	@ (8018b74 <UTIL_SEQ_Run+0x230>)
 80189a8:	681b      	ldr	r3, [r3, #0]
 80189aa:	4013      	ands	r3, r2
 80189ac:	64bb      	str	r3, [r7, #72]	@ 0x48
         * the round_robin mask
         *
         * In the check below, the round_robin mask is reinitialize in case all pending
         * tasks haven been executed at least once
         */
        if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 80189ae:	4a76      	ldr	r2, [pc, #472]	@ (8018b88 <UTIL_SEQ_Run+0x244>)
 80189b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80189b2:	00db      	lsls	r3, r3, #3
 80189b4:	4413      	add	r3, r2
 80189b6:	685a      	ldr	r2, [r3, #4]
 80189b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80189ba:	4013      	ands	r3, r2
 80189bc:	2b00      	cmp	r3, #0
 80189be:	d106      	bne.n	80189ce <UTIL_SEQ_Run+0x8a>
        {
            TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 80189c0:	4a71      	ldr	r2, [pc, #452]	@ (8018b88 <UTIL_SEQ_Run+0x244>)
 80189c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80189c4:	00db      	lsls	r3, r3, #3
 80189c6:	4413      	add	r3, r2
 80189c8:	f04f 32ff 	mov.w	r2, #4294967295
 80189cc:	605a      	str	r2, [r3, #4]

        /*
         * Compute the Stack Startving List
         * This is the list of the task that have been set at least once minus the one that have been cleared ar least once
         */
        task_starving_list = TaskSet;
 80189ce:	4b6a      	ldr	r3, [pc, #424]	@ (8018b78 <UTIL_SEQ_Run+0x234>)
 80189d0:	681b      	ldr	r3, [r3, #0]
 80189d2:	62bb      	str	r3, [r7, #40]	@ 0x28
         * Such situation shall not happen when evaluating task_starving_list
         * At any time, there should not be any bit reset in TaskPrio[counter].round_robin and reset in TaskClearList
         * It is correct with regard to the Sequencer Architecture to set in TaskClearList all tasks that are said to be executed from TaskPrio[counter].round_robin
         * This synchronizes both information before calculating the CurrentTaskIdx
         */
        TaskClearList |= (~TaskPrio[counter].round_robin);
 80189d4:	4a6c      	ldr	r2, [pc, #432]	@ (8018b88 <UTIL_SEQ_Run+0x244>)
 80189d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80189d8:	00db      	lsls	r3, r3, #3
 80189da:	4413      	add	r3, r2
 80189dc:	685b      	ldr	r3, [r3, #4]
 80189de:	43da      	mvns	r2, r3
 80189e0:	4b6a      	ldr	r3, [pc, #424]	@ (8018b8c <UTIL_SEQ_Run+0x248>)
 80189e2:	681b      	ldr	r3, [r3, #0]
 80189e4:	4313      	orrs	r3, r2
 80189e6:	4a69      	ldr	r2, [pc, #420]	@ (8018b8c <UTIL_SEQ_Run+0x248>)
 80189e8:	6013      	str	r3, [r2, #0]

        task_starving_list &= (~TaskClearList);
 80189ea:	4b68      	ldr	r3, [pc, #416]	@ (8018b8c <UTIL_SEQ_Run+0x248>)
 80189ec:	681b      	ldr	r3, [r3, #0]
 80189ee:	43db      	mvns	r3, r3
 80189f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80189f2:	4013      	ands	r3, r2
 80189f4:	62bb      	str	r3, [r7, #40]	@ 0x28

        /*
         * Consider first the starving list and update current_task_set accordingly
         */
        if ((task_starving_list & current_task_set) != 0U)
 80189f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80189f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80189fa:	4013      	ands	r3, r2
 80189fc:	2b00      	cmp	r3, #0
 80189fe:	d003      	beq.n	8018a08 <UTIL_SEQ_Run+0xc4>
        {
          current_task_set = (task_starving_list & current_task_set);
 8018a00:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8018a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018a04:	4013      	ands	r3, r2
 8018a06:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /*
         * Reinitialize the Starving List if required
         */
        if(task_starving_list == 0)
 8018a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018a0a:	2b00      	cmp	r3, #0
 8018a0c:	d102      	bne.n	8018a14 <UTIL_SEQ_Run+0xd0>
        {
          TaskClearList = 0;
 8018a0e:	4b5f      	ldr	r3, [pc, #380]	@ (8018b8c <UTIL_SEQ_Run+0x248>)
 8018a10:	2200      	movs	r2, #0
 8018a12:	601a      	str	r2, [r3, #0]
        /*
         * Read the flag index of the task to be executed
         * Once the index is read, the associated task will be executed even though a higher priority stack is requested
         * before task execution.
         */
        CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8018a14:	4a5c      	ldr	r2, [pc, #368]	@ (8018b88 <UTIL_SEQ_Run+0x244>)
 8018a16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018a18:	00db      	lsls	r3, r3, #3
 8018a1a:	4413      	add	r3, r2
 8018a1c:	685a      	ldr	r2, [r3, #4]
 8018a1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018a20:	4013      	ands	r3, r2
 8018a22:	4618      	mov	r0, r3
 8018a24:	f000 fa43 	bl	8018eae <SEQ_BitPosition>
 8018a28:	4603      	mov	r3, r0
 8018a2a:	461a      	mov	r2, r3
 8018a2c:	4b58      	ldr	r3, [pc, #352]	@ (8018b90 <UTIL_SEQ_Run+0x24c>)
 8018a2e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018a30:	f3ef 8310 	mrs	r3, PRIMASK
 8018a34:	61fb      	str	r3, [r7, #28]
  return(result);
 8018a36:	69fb      	ldr	r3, [r7, #28]

        UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8018a38:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8018a3a:	b672      	cpsid	i
}
 8018a3c:	bf00      	nop
        /* remove from the list or pending task the one that has been selected to be executed */
        TaskSet &= ~(1U << CurrentTaskIdx);
 8018a3e:	4b54      	ldr	r3, [pc, #336]	@ (8018b90 <UTIL_SEQ_Run+0x24c>)
 8018a40:	681b      	ldr	r3, [r3, #0]
 8018a42:	2201      	movs	r2, #1
 8018a44:	fa02 f303 	lsl.w	r3, r2, r3
 8018a48:	43da      	mvns	r2, r3
 8018a4a:	4b4b      	ldr	r3, [pc, #300]	@ (8018b78 <UTIL_SEQ_Run+0x234>)
 8018a4c:	681b      	ldr	r3, [r3, #0]
 8018a4e:	4013      	ands	r3, r2
 8018a50:	4a49      	ldr	r2, [pc, #292]	@ (8018b78 <UTIL_SEQ_Run+0x234>)
 8018a52:	6013      	str	r3, [r2, #0]

        /*
         * remove from all priority mask the task that has been selected to be executed
         */
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8018a54:	2301      	movs	r3, #1
 8018a56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8018a58:	e013      	b.n	8018a82 <UTIL_SEQ_Run+0x13e>
        {
          TaskPrio[counter - 1u].priority    &= ~(1U << CurrentTaskIdx);
 8018a5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018a5c:	3b01      	subs	r3, #1
 8018a5e:	4a4a      	ldr	r2, [pc, #296]	@ (8018b88 <UTIL_SEQ_Run+0x244>)
 8018a60:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8018a64:	4b4a      	ldr	r3, [pc, #296]	@ (8018b90 <UTIL_SEQ_Run+0x24c>)
 8018a66:	681b      	ldr	r3, [r3, #0]
 8018a68:	2201      	movs	r2, #1
 8018a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8018a6e:	43da      	mvns	r2, r3
 8018a70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018a72:	3b01      	subs	r3, #1
 8018a74:	400a      	ands	r2, r1
 8018a76:	4944      	ldr	r1, [pc, #272]	@ (8018b88 <UTIL_SEQ_Run+0x244>)
 8018a78:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8018a7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018a7e:	3b01      	subs	r3, #1
 8018a80:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8018a82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018a84:	2b00      	cmp	r3, #0
 8018a86:	d1e8      	bne.n	8018a5a <UTIL_SEQ_Run+0x116>
 8018a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018a8a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018a8c:	69bb      	ldr	r3, [r7, #24]
 8018a8e:	f383 8810 	msr	PRIMASK, r3
}
 8018a92:	bf00      	nop
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION( );

        UTIL_SEQ_PreTask(CurrentTaskIdx);
 8018a94:	4b3e      	ldr	r3, [pc, #248]	@ (8018b90 <UTIL_SEQ_Run+0x24c>)
 8018a96:	681b      	ldr	r3, [r3, #0]
 8018a98:	4618      	mov	r0, r3
 8018a9a:	f000 f9e9 	bl	8018e70 <UTIL_SEQ_PreTask>

        /*
         * Check that function exists before calling it
         */
        if ((CurrentTaskIdx < UTIL_SEQ_CONF_TASK_NBR) && (TaskCb[CurrentTaskIdx] != NULL))
 8018a9e:	4b3c      	ldr	r3, [pc, #240]	@ (8018b90 <UTIL_SEQ_Run+0x24c>)
 8018aa0:	681b      	ldr	r3, [r3, #0]
 8018aa2:	2b1f      	cmp	r3, #31
 8018aa4:	d878      	bhi.n	8018b98 <UTIL_SEQ_Run+0x254>
 8018aa6:	4b3a      	ldr	r3, [pc, #232]	@ (8018b90 <UTIL_SEQ_Run+0x24c>)
 8018aa8:	681b      	ldr	r3, [r3, #0]
 8018aaa:	4a3a      	ldr	r2, [pc, #232]	@ (8018b94 <UTIL_SEQ_Run+0x250>)
 8018aac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018ab0:	2b00      	cmp	r3, #0
 8018ab2:	d071      	beq.n	8018b98 <UTIL_SEQ_Run+0x254>
        {
          /*
           * save the round-robin value to take into account the operation done in UTIL_SEQ_WaitEvt
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8018ab4:	2300      	movs	r3, #0
 8018ab6:	637b      	str	r3, [r7, #52]	@ 0x34
 8018ab8:	e01e      	b.n	8018af8 <UTIL_SEQ_Run+0x1b4>
          {
            TaskPrio[index].round_robin &= ~(1U << CurrentTaskIdx);
 8018aba:	4a33      	ldr	r2, [pc, #204]	@ (8018b88 <UTIL_SEQ_Run+0x244>)
 8018abc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018abe:	00db      	lsls	r3, r3, #3
 8018ac0:	4413      	add	r3, r2
 8018ac2:	685a      	ldr	r2, [r3, #4]
 8018ac4:	4b32      	ldr	r3, [pc, #200]	@ (8018b90 <UTIL_SEQ_Run+0x24c>)
 8018ac6:	681b      	ldr	r3, [r3, #0]
 8018ac8:	2101      	movs	r1, #1
 8018aca:	fa01 f303 	lsl.w	r3, r1, r3
 8018ace:	43db      	mvns	r3, r3
 8018ad0:	401a      	ands	r2, r3
 8018ad2:	492d      	ldr	r1, [pc, #180]	@ (8018b88 <UTIL_SEQ_Run+0x244>)
 8018ad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018ad6:	00db      	lsls	r3, r3, #3
 8018ad8:	440b      	add	r3, r1
 8018ada:	605a      	str	r2, [r3, #4]
            round_robin[index] = TaskPrio[index].round_robin;
 8018adc:	4a2a      	ldr	r2, [pc, #168]	@ (8018b88 <UTIL_SEQ_Run+0x244>)
 8018ade:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018ae0:	00db      	lsls	r3, r3, #3
 8018ae2:	4413      	add	r3, r2
 8018ae4:	685a      	ldr	r2, [r3, #4]
 8018ae6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018ae8:	009b      	lsls	r3, r3, #2
 8018aea:	3350      	adds	r3, #80	@ 0x50
 8018aec:	443b      	add	r3, r7
 8018aee:	f843 2c44 	str.w	r2, [r3, #-68]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8018af2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018af4:	3301      	adds	r3, #1
 8018af6:	637b      	str	r3, [r7, #52]	@ 0x34
 8018af8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018afa:	2b00      	cmp	r3, #0
 8018afc:	d0dd      	beq.n	8018aba <UTIL_SEQ_Run+0x176>
          }

          /* Execute the task */
          TaskCb[CurrentTaskIdx]( );
 8018afe:	4b24      	ldr	r3, [pc, #144]	@ (8018b90 <UTIL_SEQ_Run+0x24c>)
 8018b00:	681b      	ldr	r3, [r3, #0]
 8018b02:	4a24      	ldr	r2, [pc, #144]	@ (8018b94 <UTIL_SEQ_Run+0x250>)
 8018b04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018b08:	4798      	blx	r3

          /*
           * restore the round-robin context
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8018b0a:	2300      	movs	r3, #0
 8018b0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8018b0e:	e013      	b.n	8018b38 <UTIL_SEQ_Run+0x1f4>
          {
            TaskPrio[index].round_robin &= round_robin[index];
 8018b10:	4a1d      	ldr	r2, [pc, #116]	@ (8018b88 <UTIL_SEQ_Run+0x244>)
 8018b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018b14:	00db      	lsls	r3, r3, #3
 8018b16:	4413      	add	r3, r2
 8018b18:	685a      	ldr	r2, [r3, #4]
 8018b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018b1c:	009b      	lsls	r3, r3, #2
 8018b1e:	3350      	adds	r3, #80	@ 0x50
 8018b20:	443b      	add	r3, r7
 8018b22:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8018b26:	401a      	ands	r2, r3
 8018b28:	4917      	ldr	r1, [pc, #92]	@ (8018b88 <UTIL_SEQ_Run+0x244>)
 8018b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018b2c:	00db      	lsls	r3, r3, #3
 8018b2e:	440b      	add	r3, r1
 8018b30:	605a      	str	r2, [r3, #4]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8018b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018b34:	3301      	adds	r3, #1
 8018b36:	633b      	str	r3, [r7, #48]	@ 0x30
 8018b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018b3a:	2b00      	cmp	r3, #0
 8018b3c:	d0e8      	beq.n	8018b10 <UTIL_SEQ_Run+0x1cc>
          }

          UTIL_SEQ_PostTask(CurrentTaskIdx);
 8018b3e:	4b14      	ldr	r3, [pc, #80]	@ (8018b90 <UTIL_SEQ_Run+0x24c>)
 8018b40:	681b      	ldr	r3, [r3, #0]
 8018b42:	4618      	mov	r0, r3
 8018b44:	f000 f99e 	bl	8018e84 <UTIL_SEQ_PostTask>

          local_taskset = TaskSet;
 8018b48:	4b0b      	ldr	r3, [pc, #44]	@ (8018b78 <UTIL_SEQ_Run+0x234>)
 8018b4a:	681b      	ldr	r3, [r3, #0]
 8018b4c:	647b      	str	r3, [r7, #68]	@ 0x44
          local_evtset = EvtSet;
 8018b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8018b7c <UTIL_SEQ_Run+0x238>)
 8018b50:	681b      	ldr	r3, [r3, #0]
 8018b52:	643b      	str	r3, [r7, #64]	@ 0x40
          local_taskmask = TaskMask;
 8018b54:	4b0a      	ldr	r3, [pc, #40]	@ (8018b80 <UTIL_SEQ_Run+0x23c>)
 8018b56:	681b      	ldr	r3, [r3, #0]
 8018b58:	63fb      	str	r3, [r7, #60]	@ 0x3c
          local_evtwaited = EvtWaited;
 8018b5a:	4b0a      	ldr	r3, [pc, #40]	@ (8018b84 <UTIL_SEQ_Run+0x240>)
 8018b5c:	681b      	ldr	r3, [r3, #0]
 8018b5e:	63bb      	str	r3, [r7, #56]	@ 0x38

          /*
           * Update the two list for next round
           */
          TaskClearList |= (1U << CurrentTaskIdx);
 8018b60:	4b0b      	ldr	r3, [pc, #44]	@ (8018b90 <UTIL_SEQ_Run+0x24c>)
 8018b62:	681b      	ldr	r3, [r3, #0]
 8018b64:	2201      	movs	r2, #1
 8018b66:	409a      	lsls	r2, r3
 8018b68:	4b08      	ldr	r3, [pc, #32]	@ (8018b8c <UTIL_SEQ_Run+0x248>)
 8018b6a:	681b      	ldr	r3, [r3, #0]
 8018b6c:	4313      	orrs	r3, r2
 8018b6e:	4a07      	ldr	r2, [pc, #28]	@ (8018b8c <UTIL_SEQ_Run+0x248>)
 8018b70:	6013      	str	r3, [r2, #0]
 8018b72:	e014      	b.n	8018b9e <UTIL_SEQ_Run+0x25a>
 8018b74:	20000144 	.word	0x20000144
 8018b78:	20011644 	.word	0x20011644
 8018b7c:	20011648 	.word	0x20011648
 8018b80:	20000140 	.word	0x20000140
 8018b84:	2001164c 	.word	0x2001164c
 8018b88:	200116d4 	.word	0x200116d4
 8018b8c:	200116dc 	.word	0x200116dc
 8018b90:	20011650 	.word	0x20011650
 8018b94:	20011654 	.word	0x20011654
        else
        {
          /*
           * must never occurs, it means there is a warning in the system
           */
          UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING_INVALIDTASKID);
 8018b98:	2000      	movs	r0, #0
 8018b9a:	f000 f97d 	bl	8018e98 <UTIL_SEQ_CatchWarning>
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8018b9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8018ba0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018ba2:	401a      	ands	r2, r3
 8018ba4:	4b22      	ldr	r3, [pc, #136]	@ (8018c30 <UTIL_SEQ_Run+0x2ec>)
 8018ba6:	681b      	ldr	r3, [r3, #0]
 8018ba8:	4013      	ands	r3, r2
 8018baa:	2b00      	cmp	r3, #0
 8018bac:	d005      	beq.n	8018bba <UTIL_SEQ_Run+0x276>
 8018bae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8018bb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018bb2:	4013      	ands	r3, r2
 8018bb4:	2b00      	cmp	r3, #0
 8018bb6:	f43f aedf 	beq.w	8018978 <UTIL_SEQ_Run+0x34>
        }
    }

    /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
    CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8018bba:	4b1e      	ldr	r3, [pc, #120]	@ (8018c34 <UTIL_SEQ_Run+0x2f0>)
 8018bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8018bc0:	601a      	str	r2, [r3, #0]
    /* if a waited event is present, ignore the IDLE sequence */
    if ((local_evtset & EvtWaited)== 0U)
 8018bc2:	4b1d      	ldr	r3, [pc, #116]	@ (8018c38 <UTIL_SEQ_Run+0x2f4>)
 8018bc4:	681a      	ldr	r2, [r3, #0]
 8018bc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018bc8:	4013      	ands	r3, r2
 8018bca:	2b00      	cmp	r3, #0
 8018bcc:	d129      	bne.n	8018c22 <UTIL_SEQ_Run+0x2de>
    {
        UTIL_SEQ_PreIdle( );
 8018bce:	f000 f941 	bl	8018e54 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018bd2:	f3ef 8310 	mrs	r3, PRIMASK
 8018bd6:	617b      	str	r3, [r7, #20]
  return(result);
 8018bd8:	697b      	ldr	r3, [r7, #20]

        UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 8018bda:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8018bdc:	b672      	cpsid	i
}
 8018bde:	bf00      	nop
        local_taskset = TaskSet;
 8018be0:	4b16      	ldr	r3, [pc, #88]	@ (8018c3c <UTIL_SEQ_Run+0x2f8>)
 8018be2:	681b      	ldr	r3, [r3, #0]
 8018be4:	647b      	str	r3, [r7, #68]	@ 0x44
        local_evtset = EvtSet;
 8018be6:	4b16      	ldr	r3, [pc, #88]	@ (8018c40 <UTIL_SEQ_Run+0x2fc>)
 8018be8:	681b      	ldr	r3, [r3, #0]
 8018bea:	643b      	str	r3, [r7, #64]	@ 0x40
        local_taskmask = TaskMask;
 8018bec:	4b15      	ldr	r3, [pc, #84]	@ (8018c44 <UTIL_SEQ_Run+0x300>)
 8018bee:	681b      	ldr	r3, [r3, #0]
 8018bf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((local_taskset & local_taskmask & SuperMask) == 0U)
 8018bf2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8018bf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018bf6:	401a      	ands	r2, r3
 8018bf8:	4b0d      	ldr	r3, [pc, #52]	@ (8018c30 <UTIL_SEQ_Run+0x2ec>)
 8018bfa:	681b      	ldr	r3, [r3, #0]
 8018bfc:	4013      	ands	r3, r2
 8018bfe:	2b00      	cmp	r3, #0
 8018c00:	d107      	bne.n	8018c12 <UTIL_SEQ_Run+0x2ce>
        {
            if ((local_evtset & EvtWaited)== 0U)
 8018c02:	4b0d      	ldr	r3, [pc, #52]	@ (8018c38 <UTIL_SEQ_Run+0x2f4>)
 8018c04:	681a      	ldr	r2, [r3, #0]
 8018c06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018c08:	4013      	ands	r3, r2
 8018c0a:	2b00      	cmp	r3, #0
 8018c0c:	d101      	bne.n	8018c12 <UTIL_SEQ_Run+0x2ce>
            {
                UTIL_SEQ_Idle( );
 8018c0e:	f7e8 fa89 	bl	8001124 <UTIL_SEQ_Idle>
 8018c12:	6a3b      	ldr	r3, [r7, #32]
 8018c14:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018c16:	693b      	ldr	r3, [r7, #16]
 8018c18:	f383 8810 	msr	PRIMASK, r3
}
 8018c1c:	bf00      	nop
            }
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

        UTIL_SEQ_PostIdle( );
 8018c1e:	f000 f920 	bl	8018e62 <UTIL_SEQ_PostIdle>
    }

    /* restore the mask from UTIL_SEQ_Run() */
    SuperMask = super_mask_backup;
 8018c22:	4a03      	ldr	r2, [pc, #12]	@ (8018c30 <UTIL_SEQ_Run+0x2ec>)
 8018c24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018c26:	6013      	str	r3, [r2, #0]

    return;
 8018c28:	bf00      	nop
}
 8018c2a:	3750      	adds	r7, #80	@ 0x50
 8018c2c:	46bd      	mov	sp, r7
 8018c2e:	bd80      	pop	{r7, pc}
 8018c30:	20000144 	.word	0x20000144
 8018c34:	20011650 	.word	0x20011650
 8018c38:	2001164c 	.word	0x2001164c
 8018c3c:	20011644 	.word	0x20011644
 8018c40:	20011648 	.word	0x20011648
 8018c44:	20000140 	.word	0x20000140

08018c48 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 8018c48:	b580      	push	{r7, lr}
 8018c4a:	b088      	sub	sp, #32
 8018c4c:	af00      	add	r7, sp, #0
 8018c4e:	60f8      	str	r0, [r7, #12]
 8018c50:	60b9      	str	r1, [r7, #8]
 8018c52:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018c54:	f3ef 8310 	mrs	r3, PRIMASK
 8018c58:	617b      	str	r3, [r7, #20]
  return(result);
 8018c5a:	697b      	ldr	r3, [r7, #20]
    (void)Flags;
    UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8018c5c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8018c5e:	b672      	cpsid	i
}
 8018c60:	bf00      	nop

    TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8018c62:	68f8      	ldr	r0, [r7, #12]
 8018c64:	f000 f923 	bl	8018eae <SEQ_BitPosition>
 8018c68:	4603      	mov	r3, r0
 8018c6a:	4619      	mov	r1, r3
 8018c6c:	4a06      	ldr	r2, [pc, #24]	@ (8018c88 <UTIL_SEQ_RegTask+0x40>)
 8018c6e:	687b      	ldr	r3, [r7, #4]
 8018c70:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8018c74:	69fb      	ldr	r3, [r7, #28]
 8018c76:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018c78:	69bb      	ldr	r3, [r7, #24]
 8018c7a:	f383 8810 	msr	PRIMASK, r3
}
 8018c7e:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION();

    return;
 8018c80:	bf00      	nop
}
 8018c82:	3720      	adds	r7, #32
 8018c84:	46bd      	mov	sp, r7
 8018c86:	bd80      	pop	{r7, pc}
 8018c88:	20011654 	.word	0x20011654

08018c8c <UTIL_SEQ_SetTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm, uint32_t Task_Prio )
{
 8018c8c:	b480      	push	{r7}
 8018c8e:	b087      	sub	sp, #28
 8018c90:	af00      	add	r7, sp, #0
 8018c92:	6078      	str	r0, [r7, #4]
 8018c94:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018c96:	f3ef 8310 	mrs	r3, PRIMASK
 8018c9a:	60fb      	str	r3, [r7, #12]
  return(result);
 8018c9c:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8018c9e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8018ca0:	b672      	cpsid	i
}
 8018ca2:	bf00      	nop

    TaskSet |= TaskId_bm;
 8018ca4:	4b0d      	ldr	r3, [pc, #52]	@ (8018cdc <UTIL_SEQ_SetTask+0x50>)
 8018ca6:	681a      	ldr	r2, [r3, #0]
 8018ca8:	687b      	ldr	r3, [r7, #4]
 8018caa:	4313      	orrs	r3, r2
 8018cac:	4a0b      	ldr	r2, [pc, #44]	@ (8018cdc <UTIL_SEQ_SetTask+0x50>)
 8018cae:	6013      	str	r3, [r2, #0]
    TaskPrio[Task_Prio].priority |= TaskId_bm;
 8018cb0:	4a0b      	ldr	r2, [pc, #44]	@ (8018ce0 <UTIL_SEQ_SetTask+0x54>)
 8018cb2:	683b      	ldr	r3, [r7, #0]
 8018cb4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8018cb8:	687b      	ldr	r3, [r7, #4]
 8018cba:	431a      	orrs	r2, r3
 8018cbc:	4908      	ldr	r1, [pc, #32]	@ (8018ce0 <UTIL_SEQ_SetTask+0x54>)
 8018cbe:	683b      	ldr	r3, [r7, #0]
 8018cc0:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8018cc4:	697b      	ldr	r3, [r7, #20]
 8018cc6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018cc8:	693b      	ldr	r3, [r7, #16]
 8018cca:	f383 8810 	msr	PRIMASK, r3
}
 8018cce:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8018cd0:	bf00      	nop
}
 8018cd2:	371c      	adds	r7, #28
 8018cd4:	46bd      	mov	sp, r7
 8018cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018cda:	4770      	bx	lr
 8018cdc:	20011644 	.word	0x20011644
 8018ce0:	200116d4 	.word	0x200116d4

08018ce4 <UTIL_SEQ_PauseTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8018ce4:	b480      	push	{r7}
 8018ce6:	b087      	sub	sp, #28
 8018ce8:	af00      	add	r7, sp, #0
 8018cea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018cec:	f3ef 8310 	mrs	r3, PRIMASK
 8018cf0:	60fb      	str	r3, [r7, #12]
  return(result);
 8018cf2:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8018cf4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8018cf6:	b672      	cpsid	i
}
 8018cf8:	bf00      	nop

    TaskMask &= (~TaskId_bm);
 8018cfa:	687b      	ldr	r3, [r7, #4]
 8018cfc:	43da      	mvns	r2, r3
 8018cfe:	4b08      	ldr	r3, [pc, #32]	@ (8018d20 <UTIL_SEQ_PauseTask+0x3c>)
 8018d00:	681b      	ldr	r3, [r3, #0]
 8018d02:	4013      	ands	r3, r2
 8018d04:	4a06      	ldr	r2, [pc, #24]	@ (8018d20 <UTIL_SEQ_PauseTask+0x3c>)
 8018d06:	6013      	str	r3, [r2, #0]
 8018d08:	697b      	ldr	r3, [r7, #20]
 8018d0a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018d0c:	693b      	ldr	r3, [r7, #16]
 8018d0e:	f383 8810 	msr	PRIMASK, r3
}
 8018d12:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8018d14:	bf00      	nop
}
 8018d16:	371c      	adds	r7, #28
 8018d18:	46bd      	mov	sp, r7
 8018d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d1e:	4770      	bx	lr
 8018d20:	20000140 	.word	0x20000140

08018d24 <UTIL_SEQ_ResumeTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8018d24:	b480      	push	{r7}
 8018d26:	b087      	sub	sp, #28
 8018d28:	af00      	add	r7, sp, #0
 8018d2a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018d2c:	f3ef 8310 	mrs	r3, PRIMASK
 8018d30:	60fb      	str	r3, [r7, #12]
  return(result);
 8018d32:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8018d34:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8018d36:	b672      	cpsid	i
}
 8018d38:	bf00      	nop

    TaskMask |= TaskId_bm;
 8018d3a:	4b09      	ldr	r3, [pc, #36]	@ (8018d60 <UTIL_SEQ_ResumeTask+0x3c>)
 8018d3c:	681a      	ldr	r2, [r3, #0]
 8018d3e:	687b      	ldr	r3, [r7, #4]
 8018d40:	4313      	orrs	r3, r2
 8018d42:	4a07      	ldr	r2, [pc, #28]	@ (8018d60 <UTIL_SEQ_ResumeTask+0x3c>)
 8018d44:	6013      	str	r3, [r2, #0]
 8018d46:	697b      	ldr	r3, [r7, #20]
 8018d48:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018d4a:	693b      	ldr	r3, [r7, #16]
 8018d4c:	f383 8810 	msr	PRIMASK, r3
}
 8018d50:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8018d52:	bf00      	nop
}
 8018d54:	371c      	adds	r7, #28
 8018d56:	46bd      	mov	sp, r7
 8018d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d5c:	4770      	bx	lr
 8018d5e:	bf00      	nop
 8018d60:	20000140 	.word	0x20000140

08018d64 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 8018d64:	b480      	push	{r7}
 8018d66:	b087      	sub	sp, #28
 8018d68:	af00      	add	r7, sp, #0
 8018d6a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018d6c:	f3ef 8310 	mrs	r3, PRIMASK
 8018d70:	60fb      	str	r3, [r7, #12]
  return(result);
 8018d72:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8018d74:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8018d76:	b672      	cpsid	i
}
 8018d78:	bf00      	nop

    EvtSet |= EvtId_bm;
 8018d7a:	4b09      	ldr	r3, [pc, #36]	@ (8018da0 <UTIL_SEQ_SetEvt+0x3c>)
 8018d7c:	681a      	ldr	r2, [r3, #0]
 8018d7e:	687b      	ldr	r3, [r7, #4]
 8018d80:	4313      	orrs	r3, r2
 8018d82:	4a07      	ldr	r2, [pc, #28]	@ (8018da0 <UTIL_SEQ_SetEvt+0x3c>)
 8018d84:	6013      	str	r3, [r2, #0]
 8018d86:	697b      	ldr	r3, [r7, #20]
 8018d88:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018d8a:	693b      	ldr	r3, [r7, #16]
 8018d8c:	f383 8810 	msr	PRIMASK, r3
}
 8018d90:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8018d92:	bf00      	nop
}
 8018d94:	371c      	adds	r7, #28
 8018d96:	46bd      	mov	sp, r7
 8018d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d9c:	4770      	bx	lr
 8018d9e:	bf00      	nop
 8018da0:	20011648 	.word	0x20011648

08018da4 <UTIL_SEQ_WaitEvt>:

    return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 8018da4:	b580      	push	{r7, lr}
 8018da6:	b088      	sub	sp, #32
 8018da8:	af00      	add	r7, sp, #0
 8018daa:	6078      	str	r0, [r7, #4]
    UTIL_SEQ_bm_t wait_task_idx;
    /*
     * store in local the current_task_id_bm as the global variable CurrentTaskIdx
     * may be overwritten in case there are nested call of UTIL_SEQ_Run()
     */
    current_task_idx = CurrentTaskIdx;
 8018dac:	4b1f      	ldr	r3, [pc, #124]	@ (8018e2c <UTIL_SEQ_WaitEvt+0x88>)
 8018dae:	681b      	ldr	r3, [r3, #0]
 8018db0:	61bb      	str	r3, [r7, #24]
    if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 8018db2:	4b1e      	ldr	r3, [pc, #120]	@ (8018e2c <UTIL_SEQ_WaitEvt+0x88>)
 8018db4:	681b      	ldr	r3, [r3, #0]
 8018db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018dba:	d102      	bne.n	8018dc2 <UTIL_SEQ_WaitEvt+0x1e>
    {
        wait_task_idx = 0u;
 8018dbc:	2300      	movs	r3, #0
 8018dbe:	61fb      	str	r3, [r7, #28]
 8018dc0:	e005      	b.n	8018dce <UTIL_SEQ_WaitEvt+0x2a>
    }
    else
    {
        wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 8018dc2:	4b1a      	ldr	r3, [pc, #104]	@ (8018e2c <UTIL_SEQ_WaitEvt+0x88>)
 8018dc4:	681b      	ldr	r3, [r3, #0]
 8018dc6:	2201      	movs	r2, #1
 8018dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8018dcc:	61fb      	str	r3, [r7, #28]
    }

    /* backup the event id that was currently waited */
    event_waited_id_backup = EvtWaited;
 8018dce:	4b18      	ldr	r3, [pc, #96]	@ (8018e30 <UTIL_SEQ_WaitEvt+0x8c>)
 8018dd0:	681b      	ldr	r3, [r3, #0]
 8018dd2:	617b      	str	r3, [r7, #20]
    EvtWaited = EvtId_bm;
 8018dd4:	4a16      	ldr	r2, [pc, #88]	@ (8018e30 <UTIL_SEQ_WaitEvt+0x8c>)
 8018dd6:	687b      	ldr	r3, [r7, #4]
 8018dd8:	6013      	str	r3, [r2, #0]
     * The system is waiting only for the last waited event.
     * When it will go out, it will wait again from the previous one.
     * It case it occurs while waiting for the second one, the while loop will exit immediately
     */

    while ((EvtSet & EvtId_bm) == 0U)
 8018dda:	e003      	b.n	8018de4 <UTIL_SEQ_WaitEvt+0x40>
    {
        UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 8018ddc:	6879      	ldr	r1, [r7, #4]
 8018dde:	69f8      	ldr	r0, [r7, #28]
 8018de0:	f000 f82a 	bl	8018e38 <UTIL_SEQ_EvtIdle>
    while ((EvtSet & EvtId_bm) == 0U)
 8018de4:	4b13      	ldr	r3, [pc, #76]	@ (8018e34 <UTIL_SEQ_WaitEvt+0x90>)
 8018de6:	681a      	ldr	r2, [r3, #0]
 8018de8:	687b      	ldr	r3, [r7, #4]
 8018dea:	4013      	ands	r3, r2
 8018dec:	2b00      	cmp	r3, #0
 8018dee:	d0f5      	beq.n	8018ddc <UTIL_SEQ_WaitEvt+0x38>
    /*
     * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run()
     * from UTIL_SEQ_EvtIdle(). This is required so that a second call of UTIL_SEQ_WaitEvt()
     * in the same process pass the correct current_task_id_bm in the call of UTIL_SEQ_EvtIdle()
     */
    CurrentTaskIdx = current_task_idx;
 8018df0:	4a0e      	ldr	r2, [pc, #56]	@ (8018e2c <UTIL_SEQ_WaitEvt+0x88>)
 8018df2:	69bb      	ldr	r3, [r7, #24]
 8018df4:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018df6:	f3ef 8310 	mrs	r3, PRIMASK
 8018dfa:	60bb      	str	r3, [r7, #8]
  return(result);
 8018dfc:	68bb      	ldr	r3, [r7, #8]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8018dfe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8018e00:	b672      	cpsid	i
}
 8018e02:	bf00      	nop

    EvtSet &= (~EvtId_bm);
 8018e04:	687b      	ldr	r3, [r7, #4]
 8018e06:	43da      	mvns	r2, r3
 8018e08:	4b0a      	ldr	r3, [pc, #40]	@ (8018e34 <UTIL_SEQ_WaitEvt+0x90>)
 8018e0a:	681b      	ldr	r3, [r3, #0]
 8018e0c:	4013      	ands	r3, r2
 8018e0e:	4a09      	ldr	r2, [pc, #36]	@ (8018e34 <UTIL_SEQ_WaitEvt+0x90>)
 8018e10:	6013      	str	r3, [r2, #0]
 8018e12:	693b      	ldr	r3, [r7, #16]
 8018e14:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018e16:	68fb      	ldr	r3, [r7, #12]
 8018e18:	f383 8810 	msr	PRIMASK, r3
}
 8018e1c:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    EvtWaited = event_waited_id_backup;
 8018e1e:	4a04      	ldr	r2, [pc, #16]	@ (8018e30 <UTIL_SEQ_WaitEvt+0x8c>)
 8018e20:	697b      	ldr	r3, [r7, #20]
 8018e22:	6013      	str	r3, [r2, #0]
    return;
 8018e24:	bf00      	nop
}
 8018e26:	3720      	adds	r7, #32
 8018e28:	46bd      	mov	sp, r7
 8018e2a:	bd80      	pop	{r7, pc}
 8018e2c:	20011650 	.word	0x20011650
 8018e30:	2001164c 	.word	0x2001164c
 8018e34:	20011648 	.word	0x20011648

08018e38 <UTIL_SEQ_EvtIdle>:
    UTIL_SEQ_bm_t local_evtwaited = EvtWaited;
    return (EvtSet & local_evtwaited);
}

__WEAK void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t TaskId_bm, UTIL_SEQ_bm_t EvtWaited_bm )
{
 8018e38:	b580      	push	{r7, lr}
 8018e3a:	b082      	sub	sp, #8
 8018e3c:	af00      	add	r7, sp, #0
 8018e3e:	6078      	str	r0, [r7, #4]
 8018e40:	6039      	str	r1, [r7, #0]
    (void)EvtWaited_bm;
    UTIL_SEQ_Run(~TaskId_bm);
 8018e42:	687b      	ldr	r3, [r7, #4]
 8018e44:	43db      	mvns	r3, r3
 8018e46:	4618      	mov	r0, r3
 8018e48:	f7ff fd7c 	bl	8018944 <UTIL_SEQ_Run>
    return;
 8018e4c:	bf00      	nop
}
 8018e4e:	3708      	adds	r7, #8
 8018e50:	46bd      	mov	sp, r7
 8018e52:	bd80      	pop	{r7, pc}

08018e54 <UTIL_SEQ_PreIdle>:
{
    return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8018e54:	b480      	push	{r7}
 8018e56:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 8018e58:	bf00      	nop
}
 8018e5a:	46bd      	mov	sp, r7
 8018e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018e60:	4770      	bx	lr

08018e62 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 8018e62:	b480      	push	{r7}
 8018e64:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 8018e66:	bf00      	nop
}
 8018e68:	46bd      	mov	sp, r7
 8018e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018e6e:	4770      	bx	lr

08018e70 <UTIL_SEQ_PreTask>:

__WEAK void UTIL_SEQ_PreTask( uint32_t TaskId )
{
 8018e70:	b480      	push	{r7}
 8018e72:	b083      	sub	sp, #12
 8018e74:	af00      	add	r7, sp, #0
 8018e76:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 8018e78:	bf00      	nop
}
 8018e7a:	370c      	adds	r7, #12
 8018e7c:	46bd      	mov	sp, r7
 8018e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018e82:	4770      	bx	lr

08018e84 <UTIL_SEQ_PostTask>:

__WEAK void UTIL_SEQ_PostTask( uint32_t TaskId )
{
 8018e84:	b480      	push	{r7}
 8018e86:	b083      	sub	sp, #12
 8018e88:	af00      	add	r7, sp, #0
 8018e8a:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 8018e8c:	bf00      	nop
}
 8018e8e:	370c      	adds	r7, #12
 8018e90:	46bd      	mov	sp, r7
 8018e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018e96:	4770      	bx	lr

08018e98 <UTIL_SEQ_CatchWarning>:

__WEAK void UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING WarningId)
{
 8018e98:	b480      	push	{r7}
 8018e9a:	b083      	sub	sp, #12
 8018e9c:	af00      	add	r7, sp, #0
 8018e9e:	4603      	mov	r3, r0
 8018ea0:	71fb      	strb	r3, [r7, #7]
    (void)WarningId;
    return;
 8018ea2:	bf00      	nop
}
 8018ea4:	370c      	adds	r7, #12
 8018ea6:	46bd      	mov	sp, r7
 8018ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018eac:	4770      	bx	lr

08018eae <SEQ_BitPosition>:
  * @brief return the position of the first bit set to 1
  * @param Value 32 bit value
  * @retval bit position
  */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 8018eae:	b480      	push	{r7}
 8018eb0:	b085      	sub	sp, #20
 8018eb2:	af00      	add	r7, sp, #0
 8018eb4:	6078      	str	r0, [r7, #4]
 8018eb6:	687b      	ldr	r3, [r7, #4]
 8018eb8:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 8018eba:	68fb      	ldr	r3, [r7, #12]
 8018ebc:	2b00      	cmp	r3, #0
 8018ebe:	d101      	bne.n	8018ec4 <SEQ_BitPosition+0x16>
    return 32U;
 8018ec0:	2320      	movs	r3, #32
 8018ec2:	e003      	b.n	8018ecc <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 8018ec4:	68fb      	ldr	r3, [r7, #12]
 8018ec6:	fab3 f383 	clz	r3, r3
 8018eca:	b2db      	uxtb	r3, r3
    return (uint8_t)(31 -__CLZ( Value ));
 8018ecc:	f1c3 031f 	rsb	r3, r3, #31
 8018ed0:	b2db      	uxtb	r3, r3
}
 8018ed2:	4618      	mov	r0, r3
 8018ed4:	3714      	adds	r7, #20
 8018ed6:	46bd      	mov	sp, r7
 8018ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018edc:	4770      	bx	lr

08018ede <__cvt>:
 8018ede:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018ee2:	ec57 6b10 	vmov	r6, r7, d0
 8018ee6:	2f00      	cmp	r7, #0
 8018ee8:	460c      	mov	r4, r1
 8018eea:	4619      	mov	r1, r3
 8018eec:	463b      	mov	r3, r7
 8018eee:	bfbb      	ittet	lt
 8018ef0:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8018ef4:	461f      	movlt	r7, r3
 8018ef6:	2300      	movge	r3, #0
 8018ef8:	232d      	movlt	r3, #45	@ 0x2d
 8018efa:	700b      	strb	r3, [r1, #0]
 8018efc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018efe:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8018f02:	4691      	mov	r9, r2
 8018f04:	f023 0820 	bic.w	r8, r3, #32
 8018f08:	bfbc      	itt	lt
 8018f0a:	4632      	movlt	r2, r6
 8018f0c:	4616      	movlt	r6, r2
 8018f0e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8018f12:	d005      	beq.n	8018f20 <__cvt+0x42>
 8018f14:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8018f18:	d100      	bne.n	8018f1c <__cvt+0x3e>
 8018f1a:	3401      	adds	r4, #1
 8018f1c:	2102      	movs	r1, #2
 8018f1e:	e000      	b.n	8018f22 <__cvt+0x44>
 8018f20:	2103      	movs	r1, #3
 8018f22:	ab03      	add	r3, sp, #12
 8018f24:	9301      	str	r3, [sp, #4]
 8018f26:	ab02      	add	r3, sp, #8
 8018f28:	9300      	str	r3, [sp, #0]
 8018f2a:	ec47 6b10 	vmov	d0, r6, r7
 8018f2e:	4653      	mov	r3, sl
 8018f30:	4622      	mov	r2, r4
 8018f32:	f000 fe7d 	bl	8019c30 <_dtoa_r>
 8018f36:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8018f3a:	4605      	mov	r5, r0
 8018f3c:	d119      	bne.n	8018f72 <__cvt+0x94>
 8018f3e:	f019 0f01 	tst.w	r9, #1
 8018f42:	d00e      	beq.n	8018f62 <__cvt+0x84>
 8018f44:	eb00 0904 	add.w	r9, r0, r4
 8018f48:	2200      	movs	r2, #0
 8018f4a:	2300      	movs	r3, #0
 8018f4c:	4630      	mov	r0, r6
 8018f4e:	4639      	mov	r1, r7
 8018f50:	f7e7 fd92 	bl	8000a78 <__aeabi_dcmpeq>
 8018f54:	b108      	cbz	r0, 8018f5a <__cvt+0x7c>
 8018f56:	f8cd 900c 	str.w	r9, [sp, #12]
 8018f5a:	2230      	movs	r2, #48	@ 0x30
 8018f5c:	9b03      	ldr	r3, [sp, #12]
 8018f5e:	454b      	cmp	r3, r9
 8018f60:	d31e      	bcc.n	8018fa0 <__cvt+0xc2>
 8018f62:	9b03      	ldr	r3, [sp, #12]
 8018f64:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8018f66:	1b5b      	subs	r3, r3, r5
 8018f68:	4628      	mov	r0, r5
 8018f6a:	6013      	str	r3, [r2, #0]
 8018f6c:	b004      	add	sp, #16
 8018f6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018f72:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8018f76:	eb00 0904 	add.w	r9, r0, r4
 8018f7a:	d1e5      	bne.n	8018f48 <__cvt+0x6a>
 8018f7c:	7803      	ldrb	r3, [r0, #0]
 8018f7e:	2b30      	cmp	r3, #48	@ 0x30
 8018f80:	d10a      	bne.n	8018f98 <__cvt+0xba>
 8018f82:	2200      	movs	r2, #0
 8018f84:	2300      	movs	r3, #0
 8018f86:	4630      	mov	r0, r6
 8018f88:	4639      	mov	r1, r7
 8018f8a:	f7e7 fd75 	bl	8000a78 <__aeabi_dcmpeq>
 8018f8e:	b918      	cbnz	r0, 8018f98 <__cvt+0xba>
 8018f90:	f1c4 0401 	rsb	r4, r4, #1
 8018f94:	f8ca 4000 	str.w	r4, [sl]
 8018f98:	f8da 3000 	ldr.w	r3, [sl]
 8018f9c:	4499      	add	r9, r3
 8018f9e:	e7d3      	b.n	8018f48 <__cvt+0x6a>
 8018fa0:	1c59      	adds	r1, r3, #1
 8018fa2:	9103      	str	r1, [sp, #12]
 8018fa4:	701a      	strb	r2, [r3, #0]
 8018fa6:	e7d9      	b.n	8018f5c <__cvt+0x7e>

08018fa8 <__exponent>:
 8018fa8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018faa:	2900      	cmp	r1, #0
 8018fac:	bfba      	itte	lt
 8018fae:	4249      	neglt	r1, r1
 8018fb0:	232d      	movlt	r3, #45	@ 0x2d
 8018fb2:	232b      	movge	r3, #43	@ 0x2b
 8018fb4:	2909      	cmp	r1, #9
 8018fb6:	7002      	strb	r2, [r0, #0]
 8018fb8:	7043      	strb	r3, [r0, #1]
 8018fba:	dd29      	ble.n	8019010 <__exponent+0x68>
 8018fbc:	f10d 0307 	add.w	r3, sp, #7
 8018fc0:	461d      	mov	r5, r3
 8018fc2:	270a      	movs	r7, #10
 8018fc4:	461a      	mov	r2, r3
 8018fc6:	fbb1 f6f7 	udiv	r6, r1, r7
 8018fca:	fb07 1416 	mls	r4, r7, r6, r1
 8018fce:	3430      	adds	r4, #48	@ 0x30
 8018fd0:	f802 4c01 	strb.w	r4, [r2, #-1]
 8018fd4:	460c      	mov	r4, r1
 8018fd6:	2c63      	cmp	r4, #99	@ 0x63
 8018fd8:	f103 33ff 	add.w	r3, r3, #4294967295
 8018fdc:	4631      	mov	r1, r6
 8018fde:	dcf1      	bgt.n	8018fc4 <__exponent+0x1c>
 8018fe0:	3130      	adds	r1, #48	@ 0x30
 8018fe2:	1e94      	subs	r4, r2, #2
 8018fe4:	f803 1c01 	strb.w	r1, [r3, #-1]
 8018fe8:	1c41      	adds	r1, r0, #1
 8018fea:	4623      	mov	r3, r4
 8018fec:	42ab      	cmp	r3, r5
 8018fee:	d30a      	bcc.n	8019006 <__exponent+0x5e>
 8018ff0:	f10d 0309 	add.w	r3, sp, #9
 8018ff4:	1a9b      	subs	r3, r3, r2
 8018ff6:	42ac      	cmp	r4, r5
 8018ff8:	bf88      	it	hi
 8018ffa:	2300      	movhi	r3, #0
 8018ffc:	3302      	adds	r3, #2
 8018ffe:	4403      	add	r3, r0
 8019000:	1a18      	subs	r0, r3, r0
 8019002:	b003      	add	sp, #12
 8019004:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019006:	f813 6b01 	ldrb.w	r6, [r3], #1
 801900a:	f801 6f01 	strb.w	r6, [r1, #1]!
 801900e:	e7ed      	b.n	8018fec <__exponent+0x44>
 8019010:	2330      	movs	r3, #48	@ 0x30
 8019012:	3130      	adds	r1, #48	@ 0x30
 8019014:	7083      	strb	r3, [r0, #2]
 8019016:	70c1      	strb	r1, [r0, #3]
 8019018:	1d03      	adds	r3, r0, #4
 801901a:	e7f1      	b.n	8019000 <__exponent+0x58>

0801901c <_printf_float>:
 801901c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019020:	b08d      	sub	sp, #52	@ 0x34
 8019022:	460c      	mov	r4, r1
 8019024:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8019028:	4616      	mov	r6, r2
 801902a:	461f      	mov	r7, r3
 801902c:	4605      	mov	r5, r0
 801902e:	f000 fcef 	bl	8019a10 <_localeconv_r>
 8019032:	6803      	ldr	r3, [r0, #0]
 8019034:	9304      	str	r3, [sp, #16]
 8019036:	4618      	mov	r0, r3
 8019038:	f7e7 f8f2 	bl	8000220 <strlen>
 801903c:	2300      	movs	r3, #0
 801903e:	930a      	str	r3, [sp, #40]	@ 0x28
 8019040:	f8d8 3000 	ldr.w	r3, [r8]
 8019044:	9005      	str	r0, [sp, #20]
 8019046:	3307      	adds	r3, #7
 8019048:	f023 0307 	bic.w	r3, r3, #7
 801904c:	f103 0208 	add.w	r2, r3, #8
 8019050:	f894 a018 	ldrb.w	sl, [r4, #24]
 8019054:	f8d4 b000 	ldr.w	fp, [r4]
 8019058:	f8c8 2000 	str.w	r2, [r8]
 801905c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8019060:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8019064:	9307      	str	r3, [sp, #28]
 8019066:	f8cd 8018 	str.w	r8, [sp, #24]
 801906a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801906e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8019072:	4b9c      	ldr	r3, [pc, #624]	@ (80192e4 <_printf_float+0x2c8>)
 8019074:	f04f 32ff 	mov.w	r2, #4294967295
 8019078:	f7e7 fd30 	bl	8000adc <__aeabi_dcmpun>
 801907c:	bb70      	cbnz	r0, 80190dc <_printf_float+0xc0>
 801907e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8019082:	4b98      	ldr	r3, [pc, #608]	@ (80192e4 <_printf_float+0x2c8>)
 8019084:	f04f 32ff 	mov.w	r2, #4294967295
 8019088:	f7e7 fd0a 	bl	8000aa0 <__aeabi_dcmple>
 801908c:	bb30      	cbnz	r0, 80190dc <_printf_float+0xc0>
 801908e:	2200      	movs	r2, #0
 8019090:	2300      	movs	r3, #0
 8019092:	4640      	mov	r0, r8
 8019094:	4649      	mov	r1, r9
 8019096:	f7e7 fcf9 	bl	8000a8c <__aeabi_dcmplt>
 801909a:	b110      	cbz	r0, 80190a2 <_printf_float+0x86>
 801909c:	232d      	movs	r3, #45	@ 0x2d
 801909e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80190a2:	4a91      	ldr	r2, [pc, #580]	@ (80192e8 <_printf_float+0x2cc>)
 80190a4:	4b91      	ldr	r3, [pc, #580]	@ (80192ec <_printf_float+0x2d0>)
 80190a6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80190aa:	bf8c      	ite	hi
 80190ac:	4690      	movhi	r8, r2
 80190ae:	4698      	movls	r8, r3
 80190b0:	2303      	movs	r3, #3
 80190b2:	6123      	str	r3, [r4, #16]
 80190b4:	f02b 0304 	bic.w	r3, fp, #4
 80190b8:	6023      	str	r3, [r4, #0]
 80190ba:	f04f 0900 	mov.w	r9, #0
 80190be:	9700      	str	r7, [sp, #0]
 80190c0:	4633      	mov	r3, r6
 80190c2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80190c4:	4621      	mov	r1, r4
 80190c6:	4628      	mov	r0, r5
 80190c8:	f000 f9d2 	bl	8019470 <_printf_common>
 80190cc:	3001      	adds	r0, #1
 80190ce:	f040 808d 	bne.w	80191ec <_printf_float+0x1d0>
 80190d2:	f04f 30ff 	mov.w	r0, #4294967295
 80190d6:	b00d      	add	sp, #52	@ 0x34
 80190d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80190dc:	4642      	mov	r2, r8
 80190de:	464b      	mov	r3, r9
 80190e0:	4640      	mov	r0, r8
 80190e2:	4649      	mov	r1, r9
 80190e4:	f7e7 fcfa 	bl	8000adc <__aeabi_dcmpun>
 80190e8:	b140      	cbz	r0, 80190fc <_printf_float+0xe0>
 80190ea:	464b      	mov	r3, r9
 80190ec:	2b00      	cmp	r3, #0
 80190ee:	bfbc      	itt	lt
 80190f0:	232d      	movlt	r3, #45	@ 0x2d
 80190f2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80190f6:	4a7e      	ldr	r2, [pc, #504]	@ (80192f0 <_printf_float+0x2d4>)
 80190f8:	4b7e      	ldr	r3, [pc, #504]	@ (80192f4 <_printf_float+0x2d8>)
 80190fa:	e7d4      	b.n	80190a6 <_printf_float+0x8a>
 80190fc:	6863      	ldr	r3, [r4, #4]
 80190fe:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8019102:	9206      	str	r2, [sp, #24]
 8019104:	1c5a      	adds	r2, r3, #1
 8019106:	d13b      	bne.n	8019180 <_printf_float+0x164>
 8019108:	2306      	movs	r3, #6
 801910a:	6063      	str	r3, [r4, #4]
 801910c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8019110:	2300      	movs	r3, #0
 8019112:	6022      	str	r2, [r4, #0]
 8019114:	9303      	str	r3, [sp, #12]
 8019116:	ab0a      	add	r3, sp, #40	@ 0x28
 8019118:	e9cd a301 	strd	sl, r3, [sp, #4]
 801911c:	ab09      	add	r3, sp, #36	@ 0x24
 801911e:	9300      	str	r3, [sp, #0]
 8019120:	6861      	ldr	r1, [r4, #4]
 8019122:	ec49 8b10 	vmov	d0, r8, r9
 8019126:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801912a:	4628      	mov	r0, r5
 801912c:	f7ff fed7 	bl	8018ede <__cvt>
 8019130:	9b06      	ldr	r3, [sp, #24]
 8019132:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8019134:	2b47      	cmp	r3, #71	@ 0x47
 8019136:	4680      	mov	r8, r0
 8019138:	d129      	bne.n	801918e <_printf_float+0x172>
 801913a:	1cc8      	adds	r0, r1, #3
 801913c:	db02      	blt.n	8019144 <_printf_float+0x128>
 801913e:	6863      	ldr	r3, [r4, #4]
 8019140:	4299      	cmp	r1, r3
 8019142:	dd41      	ble.n	80191c8 <_printf_float+0x1ac>
 8019144:	f1aa 0a02 	sub.w	sl, sl, #2
 8019148:	fa5f fa8a 	uxtb.w	sl, sl
 801914c:	3901      	subs	r1, #1
 801914e:	4652      	mov	r2, sl
 8019150:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8019154:	9109      	str	r1, [sp, #36]	@ 0x24
 8019156:	f7ff ff27 	bl	8018fa8 <__exponent>
 801915a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801915c:	1813      	adds	r3, r2, r0
 801915e:	2a01      	cmp	r2, #1
 8019160:	4681      	mov	r9, r0
 8019162:	6123      	str	r3, [r4, #16]
 8019164:	dc02      	bgt.n	801916c <_printf_float+0x150>
 8019166:	6822      	ldr	r2, [r4, #0]
 8019168:	07d2      	lsls	r2, r2, #31
 801916a:	d501      	bpl.n	8019170 <_printf_float+0x154>
 801916c:	3301      	adds	r3, #1
 801916e:	6123      	str	r3, [r4, #16]
 8019170:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8019174:	2b00      	cmp	r3, #0
 8019176:	d0a2      	beq.n	80190be <_printf_float+0xa2>
 8019178:	232d      	movs	r3, #45	@ 0x2d
 801917a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801917e:	e79e      	b.n	80190be <_printf_float+0xa2>
 8019180:	9a06      	ldr	r2, [sp, #24]
 8019182:	2a47      	cmp	r2, #71	@ 0x47
 8019184:	d1c2      	bne.n	801910c <_printf_float+0xf0>
 8019186:	2b00      	cmp	r3, #0
 8019188:	d1c0      	bne.n	801910c <_printf_float+0xf0>
 801918a:	2301      	movs	r3, #1
 801918c:	e7bd      	b.n	801910a <_printf_float+0xee>
 801918e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8019192:	d9db      	bls.n	801914c <_printf_float+0x130>
 8019194:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8019198:	d118      	bne.n	80191cc <_printf_float+0x1b0>
 801919a:	2900      	cmp	r1, #0
 801919c:	6863      	ldr	r3, [r4, #4]
 801919e:	dd0b      	ble.n	80191b8 <_printf_float+0x19c>
 80191a0:	6121      	str	r1, [r4, #16]
 80191a2:	b913      	cbnz	r3, 80191aa <_printf_float+0x18e>
 80191a4:	6822      	ldr	r2, [r4, #0]
 80191a6:	07d0      	lsls	r0, r2, #31
 80191a8:	d502      	bpl.n	80191b0 <_printf_float+0x194>
 80191aa:	3301      	adds	r3, #1
 80191ac:	440b      	add	r3, r1
 80191ae:	6123      	str	r3, [r4, #16]
 80191b0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80191b2:	f04f 0900 	mov.w	r9, #0
 80191b6:	e7db      	b.n	8019170 <_printf_float+0x154>
 80191b8:	b913      	cbnz	r3, 80191c0 <_printf_float+0x1a4>
 80191ba:	6822      	ldr	r2, [r4, #0]
 80191bc:	07d2      	lsls	r2, r2, #31
 80191be:	d501      	bpl.n	80191c4 <_printf_float+0x1a8>
 80191c0:	3302      	adds	r3, #2
 80191c2:	e7f4      	b.n	80191ae <_printf_float+0x192>
 80191c4:	2301      	movs	r3, #1
 80191c6:	e7f2      	b.n	80191ae <_printf_float+0x192>
 80191c8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80191cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80191ce:	4299      	cmp	r1, r3
 80191d0:	db05      	blt.n	80191de <_printf_float+0x1c2>
 80191d2:	6823      	ldr	r3, [r4, #0]
 80191d4:	6121      	str	r1, [r4, #16]
 80191d6:	07d8      	lsls	r0, r3, #31
 80191d8:	d5ea      	bpl.n	80191b0 <_printf_float+0x194>
 80191da:	1c4b      	adds	r3, r1, #1
 80191dc:	e7e7      	b.n	80191ae <_printf_float+0x192>
 80191de:	2900      	cmp	r1, #0
 80191e0:	bfd4      	ite	le
 80191e2:	f1c1 0202 	rsble	r2, r1, #2
 80191e6:	2201      	movgt	r2, #1
 80191e8:	4413      	add	r3, r2
 80191ea:	e7e0      	b.n	80191ae <_printf_float+0x192>
 80191ec:	6823      	ldr	r3, [r4, #0]
 80191ee:	055a      	lsls	r2, r3, #21
 80191f0:	d407      	bmi.n	8019202 <_printf_float+0x1e6>
 80191f2:	6923      	ldr	r3, [r4, #16]
 80191f4:	4642      	mov	r2, r8
 80191f6:	4631      	mov	r1, r6
 80191f8:	4628      	mov	r0, r5
 80191fa:	47b8      	blx	r7
 80191fc:	3001      	adds	r0, #1
 80191fe:	d12b      	bne.n	8019258 <_printf_float+0x23c>
 8019200:	e767      	b.n	80190d2 <_printf_float+0xb6>
 8019202:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8019206:	f240 80dd 	bls.w	80193c4 <_printf_float+0x3a8>
 801920a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801920e:	2200      	movs	r2, #0
 8019210:	2300      	movs	r3, #0
 8019212:	f7e7 fc31 	bl	8000a78 <__aeabi_dcmpeq>
 8019216:	2800      	cmp	r0, #0
 8019218:	d033      	beq.n	8019282 <_printf_float+0x266>
 801921a:	4a37      	ldr	r2, [pc, #220]	@ (80192f8 <_printf_float+0x2dc>)
 801921c:	2301      	movs	r3, #1
 801921e:	4631      	mov	r1, r6
 8019220:	4628      	mov	r0, r5
 8019222:	47b8      	blx	r7
 8019224:	3001      	adds	r0, #1
 8019226:	f43f af54 	beq.w	80190d2 <_printf_float+0xb6>
 801922a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801922e:	4543      	cmp	r3, r8
 8019230:	db02      	blt.n	8019238 <_printf_float+0x21c>
 8019232:	6823      	ldr	r3, [r4, #0]
 8019234:	07d8      	lsls	r0, r3, #31
 8019236:	d50f      	bpl.n	8019258 <_printf_float+0x23c>
 8019238:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801923c:	4631      	mov	r1, r6
 801923e:	4628      	mov	r0, r5
 8019240:	47b8      	blx	r7
 8019242:	3001      	adds	r0, #1
 8019244:	f43f af45 	beq.w	80190d2 <_printf_float+0xb6>
 8019248:	f04f 0900 	mov.w	r9, #0
 801924c:	f108 38ff 	add.w	r8, r8, #4294967295
 8019250:	f104 0a1a 	add.w	sl, r4, #26
 8019254:	45c8      	cmp	r8, r9
 8019256:	dc09      	bgt.n	801926c <_printf_float+0x250>
 8019258:	6823      	ldr	r3, [r4, #0]
 801925a:	079b      	lsls	r3, r3, #30
 801925c:	f100 8103 	bmi.w	8019466 <_printf_float+0x44a>
 8019260:	68e0      	ldr	r0, [r4, #12]
 8019262:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019264:	4298      	cmp	r0, r3
 8019266:	bfb8      	it	lt
 8019268:	4618      	movlt	r0, r3
 801926a:	e734      	b.n	80190d6 <_printf_float+0xba>
 801926c:	2301      	movs	r3, #1
 801926e:	4652      	mov	r2, sl
 8019270:	4631      	mov	r1, r6
 8019272:	4628      	mov	r0, r5
 8019274:	47b8      	blx	r7
 8019276:	3001      	adds	r0, #1
 8019278:	f43f af2b 	beq.w	80190d2 <_printf_float+0xb6>
 801927c:	f109 0901 	add.w	r9, r9, #1
 8019280:	e7e8      	b.n	8019254 <_printf_float+0x238>
 8019282:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019284:	2b00      	cmp	r3, #0
 8019286:	dc39      	bgt.n	80192fc <_printf_float+0x2e0>
 8019288:	4a1b      	ldr	r2, [pc, #108]	@ (80192f8 <_printf_float+0x2dc>)
 801928a:	2301      	movs	r3, #1
 801928c:	4631      	mov	r1, r6
 801928e:	4628      	mov	r0, r5
 8019290:	47b8      	blx	r7
 8019292:	3001      	adds	r0, #1
 8019294:	f43f af1d 	beq.w	80190d2 <_printf_float+0xb6>
 8019298:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801929c:	ea59 0303 	orrs.w	r3, r9, r3
 80192a0:	d102      	bne.n	80192a8 <_printf_float+0x28c>
 80192a2:	6823      	ldr	r3, [r4, #0]
 80192a4:	07d9      	lsls	r1, r3, #31
 80192a6:	d5d7      	bpl.n	8019258 <_printf_float+0x23c>
 80192a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80192ac:	4631      	mov	r1, r6
 80192ae:	4628      	mov	r0, r5
 80192b0:	47b8      	blx	r7
 80192b2:	3001      	adds	r0, #1
 80192b4:	f43f af0d 	beq.w	80190d2 <_printf_float+0xb6>
 80192b8:	f04f 0a00 	mov.w	sl, #0
 80192bc:	f104 0b1a 	add.w	fp, r4, #26
 80192c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80192c2:	425b      	negs	r3, r3
 80192c4:	4553      	cmp	r3, sl
 80192c6:	dc01      	bgt.n	80192cc <_printf_float+0x2b0>
 80192c8:	464b      	mov	r3, r9
 80192ca:	e793      	b.n	80191f4 <_printf_float+0x1d8>
 80192cc:	2301      	movs	r3, #1
 80192ce:	465a      	mov	r2, fp
 80192d0:	4631      	mov	r1, r6
 80192d2:	4628      	mov	r0, r5
 80192d4:	47b8      	blx	r7
 80192d6:	3001      	adds	r0, #1
 80192d8:	f43f aefb 	beq.w	80190d2 <_printf_float+0xb6>
 80192dc:	f10a 0a01 	add.w	sl, sl, #1
 80192e0:	e7ee      	b.n	80192c0 <_printf_float+0x2a4>
 80192e2:	bf00      	nop
 80192e4:	7fefffff 	.word	0x7fefffff
 80192e8:	0801c024 	.word	0x0801c024
 80192ec:	0801c020 	.word	0x0801c020
 80192f0:	0801c02c 	.word	0x0801c02c
 80192f4:	0801c028 	.word	0x0801c028
 80192f8:	0801c030 	.word	0x0801c030
 80192fc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80192fe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8019302:	4553      	cmp	r3, sl
 8019304:	bfa8      	it	ge
 8019306:	4653      	movge	r3, sl
 8019308:	2b00      	cmp	r3, #0
 801930a:	4699      	mov	r9, r3
 801930c:	dc36      	bgt.n	801937c <_printf_float+0x360>
 801930e:	f04f 0b00 	mov.w	fp, #0
 8019312:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019316:	f104 021a 	add.w	r2, r4, #26
 801931a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801931c:	9306      	str	r3, [sp, #24]
 801931e:	eba3 0309 	sub.w	r3, r3, r9
 8019322:	455b      	cmp	r3, fp
 8019324:	dc31      	bgt.n	801938a <_printf_float+0x36e>
 8019326:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019328:	459a      	cmp	sl, r3
 801932a:	dc3a      	bgt.n	80193a2 <_printf_float+0x386>
 801932c:	6823      	ldr	r3, [r4, #0]
 801932e:	07da      	lsls	r2, r3, #31
 8019330:	d437      	bmi.n	80193a2 <_printf_float+0x386>
 8019332:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019334:	ebaa 0903 	sub.w	r9, sl, r3
 8019338:	9b06      	ldr	r3, [sp, #24]
 801933a:	ebaa 0303 	sub.w	r3, sl, r3
 801933e:	4599      	cmp	r9, r3
 8019340:	bfa8      	it	ge
 8019342:	4699      	movge	r9, r3
 8019344:	f1b9 0f00 	cmp.w	r9, #0
 8019348:	dc33      	bgt.n	80193b2 <_printf_float+0x396>
 801934a:	f04f 0800 	mov.w	r8, #0
 801934e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019352:	f104 0b1a 	add.w	fp, r4, #26
 8019356:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019358:	ebaa 0303 	sub.w	r3, sl, r3
 801935c:	eba3 0309 	sub.w	r3, r3, r9
 8019360:	4543      	cmp	r3, r8
 8019362:	f77f af79 	ble.w	8019258 <_printf_float+0x23c>
 8019366:	2301      	movs	r3, #1
 8019368:	465a      	mov	r2, fp
 801936a:	4631      	mov	r1, r6
 801936c:	4628      	mov	r0, r5
 801936e:	47b8      	blx	r7
 8019370:	3001      	adds	r0, #1
 8019372:	f43f aeae 	beq.w	80190d2 <_printf_float+0xb6>
 8019376:	f108 0801 	add.w	r8, r8, #1
 801937a:	e7ec      	b.n	8019356 <_printf_float+0x33a>
 801937c:	4642      	mov	r2, r8
 801937e:	4631      	mov	r1, r6
 8019380:	4628      	mov	r0, r5
 8019382:	47b8      	blx	r7
 8019384:	3001      	adds	r0, #1
 8019386:	d1c2      	bne.n	801930e <_printf_float+0x2f2>
 8019388:	e6a3      	b.n	80190d2 <_printf_float+0xb6>
 801938a:	2301      	movs	r3, #1
 801938c:	4631      	mov	r1, r6
 801938e:	4628      	mov	r0, r5
 8019390:	9206      	str	r2, [sp, #24]
 8019392:	47b8      	blx	r7
 8019394:	3001      	adds	r0, #1
 8019396:	f43f ae9c 	beq.w	80190d2 <_printf_float+0xb6>
 801939a:	9a06      	ldr	r2, [sp, #24]
 801939c:	f10b 0b01 	add.w	fp, fp, #1
 80193a0:	e7bb      	b.n	801931a <_printf_float+0x2fe>
 80193a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80193a6:	4631      	mov	r1, r6
 80193a8:	4628      	mov	r0, r5
 80193aa:	47b8      	blx	r7
 80193ac:	3001      	adds	r0, #1
 80193ae:	d1c0      	bne.n	8019332 <_printf_float+0x316>
 80193b0:	e68f      	b.n	80190d2 <_printf_float+0xb6>
 80193b2:	9a06      	ldr	r2, [sp, #24]
 80193b4:	464b      	mov	r3, r9
 80193b6:	4442      	add	r2, r8
 80193b8:	4631      	mov	r1, r6
 80193ba:	4628      	mov	r0, r5
 80193bc:	47b8      	blx	r7
 80193be:	3001      	adds	r0, #1
 80193c0:	d1c3      	bne.n	801934a <_printf_float+0x32e>
 80193c2:	e686      	b.n	80190d2 <_printf_float+0xb6>
 80193c4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80193c8:	f1ba 0f01 	cmp.w	sl, #1
 80193cc:	dc01      	bgt.n	80193d2 <_printf_float+0x3b6>
 80193ce:	07db      	lsls	r3, r3, #31
 80193d0:	d536      	bpl.n	8019440 <_printf_float+0x424>
 80193d2:	2301      	movs	r3, #1
 80193d4:	4642      	mov	r2, r8
 80193d6:	4631      	mov	r1, r6
 80193d8:	4628      	mov	r0, r5
 80193da:	47b8      	blx	r7
 80193dc:	3001      	adds	r0, #1
 80193de:	f43f ae78 	beq.w	80190d2 <_printf_float+0xb6>
 80193e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80193e6:	4631      	mov	r1, r6
 80193e8:	4628      	mov	r0, r5
 80193ea:	47b8      	blx	r7
 80193ec:	3001      	adds	r0, #1
 80193ee:	f43f ae70 	beq.w	80190d2 <_printf_float+0xb6>
 80193f2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80193f6:	2200      	movs	r2, #0
 80193f8:	2300      	movs	r3, #0
 80193fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80193fe:	f7e7 fb3b 	bl	8000a78 <__aeabi_dcmpeq>
 8019402:	b9c0      	cbnz	r0, 8019436 <_printf_float+0x41a>
 8019404:	4653      	mov	r3, sl
 8019406:	f108 0201 	add.w	r2, r8, #1
 801940a:	4631      	mov	r1, r6
 801940c:	4628      	mov	r0, r5
 801940e:	47b8      	blx	r7
 8019410:	3001      	adds	r0, #1
 8019412:	d10c      	bne.n	801942e <_printf_float+0x412>
 8019414:	e65d      	b.n	80190d2 <_printf_float+0xb6>
 8019416:	2301      	movs	r3, #1
 8019418:	465a      	mov	r2, fp
 801941a:	4631      	mov	r1, r6
 801941c:	4628      	mov	r0, r5
 801941e:	47b8      	blx	r7
 8019420:	3001      	adds	r0, #1
 8019422:	f43f ae56 	beq.w	80190d2 <_printf_float+0xb6>
 8019426:	f108 0801 	add.w	r8, r8, #1
 801942a:	45d0      	cmp	r8, sl
 801942c:	dbf3      	blt.n	8019416 <_printf_float+0x3fa>
 801942e:	464b      	mov	r3, r9
 8019430:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8019434:	e6df      	b.n	80191f6 <_printf_float+0x1da>
 8019436:	f04f 0800 	mov.w	r8, #0
 801943a:	f104 0b1a 	add.w	fp, r4, #26
 801943e:	e7f4      	b.n	801942a <_printf_float+0x40e>
 8019440:	2301      	movs	r3, #1
 8019442:	4642      	mov	r2, r8
 8019444:	e7e1      	b.n	801940a <_printf_float+0x3ee>
 8019446:	2301      	movs	r3, #1
 8019448:	464a      	mov	r2, r9
 801944a:	4631      	mov	r1, r6
 801944c:	4628      	mov	r0, r5
 801944e:	47b8      	blx	r7
 8019450:	3001      	adds	r0, #1
 8019452:	f43f ae3e 	beq.w	80190d2 <_printf_float+0xb6>
 8019456:	f108 0801 	add.w	r8, r8, #1
 801945a:	68e3      	ldr	r3, [r4, #12]
 801945c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801945e:	1a5b      	subs	r3, r3, r1
 8019460:	4543      	cmp	r3, r8
 8019462:	dcf0      	bgt.n	8019446 <_printf_float+0x42a>
 8019464:	e6fc      	b.n	8019260 <_printf_float+0x244>
 8019466:	f04f 0800 	mov.w	r8, #0
 801946a:	f104 0919 	add.w	r9, r4, #25
 801946e:	e7f4      	b.n	801945a <_printf_float+0x43e>

08019470 <_printf_common>:
 8019470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019474:	4616      	mov	r6, r2
 8019476:	4698      	mov	r8, r3
 8019478:	688a      	ldr	r2, [r1, #8]
 801947a:	690b      	ldr	r3, [r1, #16]
 801947c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8019480:	4293      	cmp	r3, r2
 8019482:	bfb8      	it	lt
 8019484:	4613      	movlt	r3, r2
 8019486:	6033      	str	r3, [r6, #0]
 8019488:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801948c:	4607      	mov	r7, r0
 801948e:	460c      	mov	r4, r1
 8019490:	b10a      	cbz	r2, 8019496 <_printf_common+0x26>
 8019492:	3301      	adds	r3, #1
 8019494:	6033      	str	r3, [r6, #0]
 8019496:	6823      	ldr	r3, [r4, #0]
 8019498:	0699      	lsls	r1, r3, #26
 801949a:	bf42      	ittt	mi
 801949c:	6833      	ldrmi	r3, [r6, #0]
 801949e:	3302      	addmi	r3, #2
 80194a0:	6033      	strmi	r3, [r6, #0]
 80194a2:	6825      	ldr	r5, [r4, #0]
 80194a4:	f015 0506 	ands.w	r5, r5, #6
 80194a8:	d106      	bne.n	80194b8 <_printf_common+0x48>
 80194aa:	f104 0a19 	add.w	sl, r4, #25
 80194ae:	68e3      	ldr	r3, [r4, #12]
 80194b0:	6832      	ldr	r2, [r6, #0]
 80194b2:	1a9b      	subs	r3, r3, r2
 80194b4:	42ab      	cmp	r3, r5
 80194b6:	dc26      	bgt.n	8019506 <_printf_common+0x96>
 80194b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80194bc:	6822      	ldr	r2, [r4, #0]
 80194be:	3b00      	subs	r3, #0
 80194c0:	bf18      	it	ne
 80194c2:	2301      	movne	r3, #1
 80194c4:	0692      	lsls	r2, r2, #26
 80194c6:	d42b      	bmi.n	8019520 <_printf_common+0xb0>
 80194c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80194cc:	4641      	mov	r1, r8
 80194ce:	4638      	mov	r0, r7
 80194d0:	47c8      	blx	r9
 80194d2:	3001      	adds	r0, #1
 80194d4:	d01e      	beq.n	8019514 <_printf_common+0xa4>
 80194d6:	6823      	ldr	r3, [r4, #0]
 80194d8:	6922      	ldr	r2, [r4, #16]
 80194da:	f003 0306 	and.w	r3, r3, #6
 80194de:	2b04      	cmp	r3, #4
 80194e0:	bf02      	ittt	eq
 80194e2:	68e5      	ldreq	r5, [r4, #12]
 80194e4:	6833      	ldreq	r3, [r6, #0]
 80194e6:	1aed      	subeq	r5, r5, r3
 80194e8:	68a3      	ldr	r3, [r4, #8]
 80194ea:	bf0c      	ite	eq
 80194ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80194f0:	2500      	movne	r5, #0
 80194f2:	4293      	cmp	r3, r2
 80194f4:	bfc4      	itt	gt
 80194f6:	1a9b      	subgt	r3, r3, r2
 80194f8:	18ed      	addgt	r5, r5, r3
 80194fa:	2600      	movs	r6, #0
 80194fc:	341a      	adds	r4, #26
 80194fe:	42b5      	cmp	r5, r6
 8019500:	d11a      	bne.n	8019538 <_printf_common+0xc8>
 8019502:	2000      	movs	r0, #0
 8019504:	e008      	b.n	8019518 <_printf_common+0xa8>
 8019506:	2301      	movs	r3, #1
 8019508:	4652      	mov	r2, sl
 801950a:	4641      	mov	r1, r8
 801950c:	4638      	mov	r0, r7
 801950e:	47c8      	blx	r9
 8019510:	3001      	adds	r0, #1
 8019512:	d103      	bne.n	801951c <_printf_common+0xac>
 8019514:	f04f 30ff 	mov.w	r0, #4294967295
 8019518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801951c:	3501      	adds	r5, #1
 801951e:	e7c6      	b.n	80194ae <_printf_common+0x3e>
 8019520:	18e1      	adds	r1, r4, r3
 8019522:	1c5a      	adds	r2, r3, #1
 8019524:	2030      	movs	r0, #48	@ 0x30
 8019526:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801952a:	4422      	add	r2, r4
 801952c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8019530:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8019534:	3302      	adds	r3, #2
 8019536:	e7c7      	b.n	80194c8 <_printf_common+0x58>
 8019538:	2301      	movs	r3, #1
 801953a:	4622      	mov	r2, r4
 801953c:	4641      	mov	r1, r8
 801953e:	4638      	mov	r0, r7
 8019540:	47c8      	blx	r9
 8019542:	3001      	adds	r0, #1
 8019544:	d0e6      	beq.n	8019514 <_printf_common+0xa4>
 8019546:	3601      	adds	r6, #1
 8019548:	e7d9      	b.n	80194fe <_printf_common+0x8e>
	...

0801954c <_printf_i>:
 801954c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019550:	7e0f      	ldrb	r7, [r1, #24]
 8019552:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019554:	2f78      	cmp	r7, #120	@ 0x78
 8019556:	4691      	mov	r9, r2
 8019558:	4680      	mov	r8, r0
 801955a:	460c      	mov	r4, r1
 801955c:	469a      	mov	sl, r3
 801955e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8019562:	d807      	bhi.n	8019574 <_printf_i+0x28>
 8019564:	2f62      	cmp	r7, #98	@ 0x62
 8019566:	d80a      	bhi.n	801957e <_printf_i+0x32>
 8019568:	2f00      	cmp	r7, #0
 801956a:	f000 80d1 	beq.w	8019710 <_printf_i+0x1c4>
 801956e:	2f58      	cmp	r7, #88	@ 0x58
 8019570:	f000 80b8 	beq.w	80196e4 <_printf_i+0x198>
 8019574:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019578:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801957c:	e03a      	b.n	80195f4 <_printf_i+0xa8>
 801957e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8019582:	2b15      	cmp	r3, #21
 8019584:	d8f6      	bhi.n	8019574 <_printf_i+0x28>
 8019586:	a101      	add	r1, pc, #4	@ (adr r1, 801958c <_printf_i+0x40>)
 8019588:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801958c:	080195e5 	.word	0x080195e5
 8019590:	080195f9 	.word	0x080195f9
 8019594:	08019575 	.word	0x08019575
 8019598:	08019575 	.word	0x08019575
 801959c:	08019575 	.word	0x08019575
 80195a0:	08019575 	.word	0x08019575
 80195a4:	080195f9 	.word	0x080195f9
 80195a8:	08019575 	.word	0x08019575
 80195ac:	08019575 	.word	0x08019575
 80195b0:	08019575 	.word	0x08019575
 80195b4:	08019575 	.word	0x08019575
 80195b8:	080196f7 	.word	0x080196f7
 80195bc:	08019623 	.word	0x08019623
 80195c0:	080196b1 	.word	0x080196b1
 80195c4:	08019575 	.word	0x08019575
 80195c8:	08019575 	.word	0x08019575
 80195cc:	08019719 	.word	0x08019719
 80195d0:	08019575 	.word	0x08019575
 80195d4:	08019623 	.word	0x08019623
 80195d8:	08019575 	.word	0x08019575
 80195dc:	08019575 	.word	0x08019575
 80195e0:	080196b9 	.word	0x080196b9
 80195e4:	6833      	ldr	r3, [r6, #0]
 80195e6:	1d1a      	adds	r2, r3, #4
 80195e8:	681b      	ldr	r3, [r3, #0]
 80195ea:	6032      	str	r2, [r6, #0]
 80195ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80195f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80195f4:	2301      	movs	r3, #1
 80195f6:	e09c      	b.n	8019732 <_printf_i+0x1e6>
 80195f8:	6833      	ldr	r3, [r6, #0]
 80195fa:	6820      	ldr	r0, [r4, #0]
 80195fc:	1d19      	adds	r1, r3, #4
 80195fe:	6031      	str	r1, [r6, #0]
 8019600:	0606      	lsls	r6, r0, #24
 8019602:	d501      	bpl.n	8019608 <_printf_i+0xbc>
 8019604:	681d      	ldr	r5, [r3, #0]
 8019606:	e003      	b.n	8019610 <_printf_i+0xc4>
 8019608:	0645      	lsls	r5, r0, #25
 801960a:	d5fb      	bpl.n	8019604 <_printf_i+0xb8>
 801960c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8019610:	2d00      	cmp	r5, #0
 8019612:	da03      	bge.n	801961c <_printf_i+0xd0>
 8019614:	232d      	movs	r3, #45	@ 0x2d
 8019616:	426d      	negs	r5, r5
 8019618:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801961c:	4858      	ldr	r0, [pc, #352]	@ (8019780 <_printf_i+0x234>)
 801961e:	230a      	movs	r3, #10
 8019620:	e011      	b.n	8019646 <_printf_i+0xfa>
 8019622:	6821      	ldr	r1, [r4, #0]
 8019624:	6833      	ldr	r3, [r6, #0]
 8019626:	0608      	lsls	r0, r1, #24
 8019628:	f853 5b04 	ldr.w	r5, [r3], #4
 801962c:	d402      	bmi.n	8019634 <_printf_i+0xe8>
 801962e:	0649      	lsls	r1, r1, #25
 8019630:	bf48      	it	mi
 8019632:	b2ad      	uxthmi	r5, r5
 8019634:	2f6f      	cmp	r7, #111	@ 0x6f
 8019636:	4852      	ldr	r0, [pc, #328]	@ (8019780 <_printf_i+0x234>)
 8019638:	6033      	str	r3, [r6, #0]
 801963a:	bf14      	ite	ne
 801963c:	230a      	movne	r3, #10
 801963e:	2308      	moveq	r3, #8
 8019640:	2100      	movs	r1, #0
 8019642:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8019646:	6866      	ldr	r6, [r4, #4]
 8019648:	60a6      	str	r6, [r4, #8]
 801964a:	2e00      	cmp	r6, #0
 801964c:	db05      	blt.n	801965a <_printf_i+0x10e>
 801964e:	6821      	ldr	r1, [r4, #0]
 8019650:	432e      	orrs	r6, r5
 8019652:	f021 0104 	bic.w	r1, r1, #4
 8019656:	6021      	str	r1, [r4, #0]
 8019658:	d04b      	beq.n	80196f2 <_printf_i+0x1a6>
 801965a:	4616      	mov	r6, r2
 801965c:	fbb5 f1f3 	udiv	r1, r5, r3
 8019660:	fb03 5711 	mls	r7, r3, r1, r5
 8019664:	5dc7      	ldrb	r7, [r0, r7]
 8019666:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801966a:	462f      	mov	r7, r5
 801966c:	42bb      	cmp	r3, r7
 801966e:	460d      	mov	r5, r1
 8019670:	d9f4      	bls.n	801965c <_printf_i+0x110>
 8019672:	2b08      	cmp	r3, #8
 8019674:	d10b      	bne.n	801968e <_printf_i+0x142>
 8019676:	6823      	ldr	r3, [r4, #0]
 8019678:	07df      	lsls	r7, r3, #31
 801967a:	d508      	bpl.n	801968e <_printf_i+0x142>
 801967c:	6923      	ldr	r3, [r4, #16]
 801967e:	6861      	ldr	r1, [r4, #4]
 8019680:	4299      	cmp	r1, r3
 8019682:	bfde      	ittt	le
 8019684:	2330      	movle	r3, #48	@ 0x30
 8019686:	f806 3c01 	strble.w	r3, [r6, #-1]
 801968a:	f106 36ff 	addle.w	r6, r6, #4294967295
 801968e:	1b92      	subs	r2, r2, r6
 8019690:	6122      	str	r2, [r4, #16]
 8019692:	f8cd a000 	str.w	sl, [sp]
 8019696:	464b      	mov	r3, r9
 8019698:	aa03      	add	r2, sp, #12
 801969a:	4621      	mov	r1, r4
 801969c:	4640      	mov	r0, r8
 801969e:	f7ff fee7 	bl	8019470 <_printf_common>
 80196a2:	3001      	adds	r0, #1
 80196a4:	d14a      	bne.n	801973c <_printf_i+0x1f0>
 80196a6:	f04f 30ff 	mov.w	r0, #4294967295
 80196aa:	b004      	add	sp, #16
 80196ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80196b0:	6823      	ldr	r3, [r4, #0]
 80196b2:	f043 0320 	orr.w	r3, r3, #32
 80196b6:	6023      	str	r3, [r4, #0]
 80196b8:	4832      	ldr	r0, [pc, #200]	@ (8019784 <_printf_i+0x238>)
 80196ba:	2778      	movs	r7, #120	@ 0x78
 80196bc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80196c0:	6823      	ldr	r3, [r4, #0]
 80196c2:	6831      	ldr	r1, [r6, #0]
 80196c4:	061f      	lsls	r7, r3, #24
 80196c6:	f851 5b04 	ldr.w	r5, [r1], #4
 80196ca:	d402      	bmi.n	80196d2 <_printf_i+0x186>
 80196cc:	065f      	lsls	r7, r3, #25
 80196ce:	bf48      	it	mi
 80196d0:	b2ad      	uxthmi	r5, r5
 80196d2:	6031      	str	r1, [r6, #0]
 80196d4:	07d9      	lsls	r1, r3, #31
 80196d6:	bf44      	itt	mi
 80196d8:	f043 0320 	orrmi.w	r3, r3, #32
 80196dc:	6023      	strmi	r3, [r4, #0]
 80196de:	b11d      	cbz	r5, 80196e8 <_printf_i+0x19c>
 80196e0:	2310      	movs	r3, #16
 80196e2:	e7ad      	b.n	8019640 <_printf_i+0xf4>
 80196e4:	4826      	ldr	r0, [pc, #152]	@ (8019780 <_printf_i+0x234>)
 80196e6:	e7e9      	b.n	80196bc <_printf_i+0x170>
 80196e8:	6823      	ldr	r3, [r4, #0]
 80196ea:	f023 0320 	bic.w	r3, r3, #32
 80196ee:	6023      	str	r3, [r4, #0]
 80196f0:	e7f6      	b.n	80196e0 <_printf_i+0x194>
 80196f2:	4616      	mov	r6, r2
 80196f4:	e7bd      	b.n	8019672 <_printf_i+0x126>
 80196f6:	6833      	ldr	r3, [r6, #0]
 80196f8:	6825      	ldr	r5, [r4, #0]
 80196fa:	6961      	ldr	r1, [r4, #20]
 80196fc:	1d18      	adds	r0, r3, #4
 80196fe:	6030      	str	r0, [r6, #0]
 8019700:	062e      	lsls	r6, r5, #24
 8019702:	681b      	ldr	r3, [r3, #0]
 8019704:	d501      	bpl.n	801970a <_printf_i+0x1be>
 8019706:	6019      	str	r1, [r3, #0]
 8019708:	e002      	b.n	8019710 <_printf_i+0x1c4>
 801970a:	0668      	lsls	r0, r5, #25
 801970c:	d5fb      	bpl.n	8019706 <_printf_i+0x1ba>
 801970e:	8019      	strh	r1, [r3, #0]
 8019710:	2300      	movs	r3, #0
 8019712:	6123      	str	r3, [r4, #16]
 8019714:	4616      	mov	r6, r2
 8019716:	e7bc      	b.n	8019692 <_printf_i+0x146>
 8019718:	6833      	ldr	r3, [r6, #0]
 801971a:	1d1a      	adds	r2, r3, #4
 801971c:	6032      	str	r2, [r6, #0]
 801971e:	681e      	ldr	r6, [r3, #0]
 8019720:	6862      	ldr	r2, [r4, #4]
 8019722:	2100      	movs	r1, #0
 8019724:	4630      	mov	r0, r6
 8019726:	f7e6 fd2b 	bl	8000180 <memchr>
 801972a:	b108      	cbz	r0, 8019730 <_printf_i+0x1e4>
 801972c:	1b80      	subs	r0, r0, r6
 801972e:	6060      	str	r0, [r4, #4]
 8019730:	6863      	ldr	r3, [r4, #4]
 8019732:	6123      	str	r3, [r4, #16]
 8019734:	2300      	movs	r3, #0
 8019736:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801973a:	e7aa      	b.n	8019692 <_printf_i+0x146>
 801973c:	6923      	ldr	r3, [r4, #16]
 801973e:	4632      	mov	r2, r6
 8019740:	4649      	mov	r1, r9
 8019742:	4640      	mov	r0, r8
 8019744:	47d0      	blx	sl
 8019746:	3001      	adds	r0, #1
 8019748:	d0ad      	beq.n	80196a6 <_printf_i+0x15a>
 801974a:	6823      	ldr	r3, [r4, #0]
 801974c:	079b      	lsls	r3, r3, #30
 801974e:	d413      	bmi.n	8019778 <_printf_i+0x22c>
 8019750:	68e0      	ldr	r0, [r4, #12]
 8019752:	9b03      	ldr	r3, [sp, #12]
 8019754:	4298      	cmp	r0, r3
 8019756:	bfb8      	it	lt
 8019758:	4618      	movlt	r0, r3
 801975a:	e7a6      	b.n	80196aa <_printf_i+0x15e>
 801975c:	2301      	movs	r3, #1
 801975e:	4632      	mov	r2, r6
 8019760:	4649      	mov	r1, r9
 8019762:	4640      	mov	r0, r8
 8019764:	47d0      	blx	sl
 8019766:	3001      	adds	r0, #1
 8019768:	d09d      	beq.n	80196a6 <_printf_i+0x15a>
 801976a:	3501      	adds	r5, #1
 801976c:	68e3      	ldr	r3, [r4, #12]
 801976e:	9903      	ldr	r1, [sp, #12]
 8019770:	1a5b      	subs	r3, r3, r1
 8019772:	42ab      	cmp	r3, r5
 8019774:	dcf2      	bgt.n	801975c <_printf_i+0x210>
 8019776:	e7eb      	b.n	8019750 <_printf_i+0x204>
 8019778:	2500      	movs	r5, #0
 801977a:	f104 0619 	add.w	r6, r4, #25
 801977e:	e7f5      	b.n	801976c <_printf_i+0x220>
 8019780:	0801c032 	.word	0x0801c032
 8019784:	0801c043 	.word	0x0801c043

08019788 <std>:
 8019788:	2300      	movs	r3, #0
 801978a:	b510      	push	{r4, lr}
 801978c:	4604      	mov	r4, r0
 801978e:	e9c0 3300 	strd	r3, r3, [r0]
 8019792:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019796:	6083      	str	r3, [r0, #8]
 8019798:	8181      	strh	r1, [r0, #12]
 801979a:	6643      	str	r3, [r0, #100]	@ 0x64
 801979c:	81c2      	strh	r2, [r0, #14]
 801979e:	6183      	str	r3, [r0, #24]
 80197a0:	4619      	mov	r1, r3
 80197a2:	2208      	movs	r2, #8
 80197a4:	305c      	adds	r0, #92	@ 0x5c
 80197a6:	f000 f92a 	bl	80199fe <memset>
 80197aa:	4b0d      	ldr	r3, [pc, #52]	@ (80197e0 <std+0x58>)
 80197ac:	6263      	str	r3, [r4, #36]	@ 0x24
 80197ae:	4b0d      	ldr	r3, [pc, #52]	@ (80197e4 <std+0x5c>)
 80197b0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80197b2:	4b0d      	ldr	r3, [pc, #52]	@ (80197e8 <std+0x60>)
 80197b4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80197b6:	4b0d      	ldr	r3, [pc, #52]	@ (80197ec <std+0x64>)
 80197b8:	6323      	str	r3, [r4, #48]	@ 0x30
 80197ba:	4b0d      	ldr	r3, [pc, #52]	@ (80197f0 <std+0x68>)
 80197bc:	6224      	str	r4, [r4, #32]
 80197be:	429c      	cmp	r4, r3
 80197c0:	d006      	beq.n	80197d0 <std+0x48>
 80197c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80197c6:	4294      	cmp	r4, r2
 80197c8:	d002      	beq.n	80197d0 <std+0x48>
 80197ca:	33d0      	adds	r3, #208	@ 0xd0
 80197cc:	429c      	cmp	r4, r3
 80197ce:	d105      	bne.n	80197dc <std+0x54>
 80197d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80197d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80197d8:	f000 b98e 	b.w	8019af8 <__retarget_lock_init_recursive>
 80197dc:	bd10      	pop	{r4, pc}
 80197de:	bf00      	nop
 80197e0:	08019979 	.word	0x08019979
 80197e4:	0801999b 	.word	0x0801999b
 80197e8:	080199d3 	.word	0x080199d3
 80197ec:	080199f7 	.word	0x080199f7
 80197f0:	200116e0 	.word	0x200116e0

080197f4 <stdio_exit_handler>:
 80197f4:	4a02      	ldr	r2, [pc, #8]	@ (8019800 <stdio_exit_handler+0xc>)
 80197f6:	4903      	ldr	r1, [pc, #12]	@ (8019804 <stdio_exit_handler+0x10>)
 80197f8:	4803      	ldr	r0, [pc, #12]	@ (8019808 <stdio_exit_handler+0x14>)
 80197fa:	f000 b869 	b.w	80198d0 <_fwalk_sglue>
 80197fe:	bf00      	nop
 8019800:	20000148 	.word	0x20000148
 8019804:	0801b701 	.word	0x0801b701
 8019808:	20000158 	.word	0x20000158

0801980c <cleanup_stdio>:
 801980c:	6841      	ldr	r1, [r0, #4]
 801980e:	4b0c      	ldr	r3, [pc, #48]	@ (8019840 <cleanup_stdio+0x34>)
 8019810:	4299      	cmp	r1, r3
 8019812:	b510      	push	{r4, lr}
 8019814:	4604      	mov	r4, r0
 8019816:	d001      	beq.n	801981c <cleanup_stdio+0x10>
 8019818:	f001 ff72 	bl	801b700 <_fflush_r>
 801981c:	68a1      	ldr	r1, [r4, #8]
 801981e:	4b09      	ldr	r3, [pc, #36]	@ (8019844 <cleanup_stdio+0x38>)
 8019820:	4299      	cmp	r1, r3
 8019822:	d002      	beq.n	801982a <cleanup_stdio+0x1e>
 8019824:	4620      	mov	r0, r4
 8019826:	f001 ff6b 	bl	801b700 <_fflush_r>
 801982a:	68e1      	ldr	r1, [r4, #12]
 801982c:	4b06      	ldr	r3, [pc, #24]	@ (8019848 <cleanup_stdio+0x3c>)
 801982e:	4299      	cmp	r1, r3
 8019830:	d004      	beq.n	801983c <cleanup_stdio+0x30>
 8019832:	4620      	mov	r0, r4
 8019834:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019838:	f001 bf62 	b.w	801b700 <_fflush_r>
 801983c:	bd10      	pop	{r4, pc}
 801983e:	bf00      	nop
 8019840:	200116e0 	.word	0x200116e0
 8019844:	20011748 	.word	0x20011748
 8019848:	200117b0 	.word	0x200117b0

0801984c <global_stdio_init.part.0>:
 801984c:	b510      	push	{r4, lr}
 801984e:	4b0b      	ldr	r3, [pc, #44]	@ (801987c <global_stdio_init.part.0+0x30>)
 8019850:	4c0b      	ldr	r4, [pc, #44]	@ (8019880 <global_stdio_init.part.0+0x34>)
 8019852:	4a0c      	ldr	r2, [pc, #48]	@ (8019884 <global_stdio_init.part.0+0x38>)
 8019854:	601a      	str	r2, [r3, #0]
 8019856:	4620      	mov	r0, r4
 8019858:	2200      	movs	r2, #0
 801985a:	2104      	movs	r1, #4
 801985c:	f7ff ff94 	bl	8019788 <std>
 8019860:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8019864:	2201      	movs	r2, #1
 8019866:	2109      	movs	r1, #9
 8019868:	f7ff ff8e 	bl	8019788 <std>
 801986c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8019870:	2202      	movs	r2, #2
 8019872:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019876:	2112      	movs	r1, #18
 8019878:	f7ff bf86 	b.w	8019788 <std>
 801987c:	20011818 	.word	0x20011818
 8019880:	200116e0 	.word	0x200116e0
 8019884:	080197f5 	.word	0x080197f5

08019888 <__sfp_lock_acquire>:
 8019888:	4801      	ldr	r0, [pc, #4]	@ (8019890 <__sfp_lock_acquire+0x8>)
 801988a:	f000 b936 	b.w	8019afa <__retarget_lock_acquire_recursive>
 801988e:	bf00      	nop
 8019890:	20011821 	.word	0x20011821

08019894 <__sfp_lock_release>:
 8019894:	4801      	ldr	r0, [pc, #4]	@ (801989c <__sfp_lock_release+0x8>)
 8019896:	f000 b931 	b.w	8019afc <__retarget_lock_release_recursive>
 801989a:	bf00      	nop
 801989c:	20011821 	.word	0x20011821

080198a0 <__sinit>:
 80198a0:	b510      	push	{r4, lr}
 80198a2:	4604      	mov	r4, r0
 80198a4:	f7ff fff0 	bl	8019888 <__sfp_lock_acquire>
 80198a8:	6a23      	ldr	r3, [r4, #32]
 80198aa:	b11b      	cbz	r3, 80198b4 <__sinit+0x14>
 80198ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80198b0:	f7ff bff0 	b.w	8019894 <__sfp_lock_release>
 80198b4:	4b04      	ldr	r3, [pc, #16]	@ (80198c8 <__sinit+0x28>)
 80198b6:	6223      	str	r3, [r4, #32]
 80198b8:	4b04      	ldr	r3, [pc, #16]	@ (80198cc <__sinit+0x2c>)
 80198ba:	681b      	ldr	r3, [r3, #0]
 80198bc:	2b00      	cmp	r3, #0
 80198be:	d1f5      	bne.n	80198ac <__sinit+0xc>
 80198c0:	f7ff ffc4 	bl	801984c <global_stdio_init.part.0>
 80198c4:	e7f2      	b.n	80198ac <__sinit+0xc>
 80198c6:	bf00      	nop
 80198c8:	0801980d 	.word	0x0801980d
 80198cc:	20011818 	.word	0x20011818

080198d0 <_fwalk_sglue>:
 80198d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80198d4:	4607      	mov	r7, r0
 80198d6:	4688      	mov	r8, r1
 80198d8:	4614      	mov	r4, r2
 80198da:	2600      	movs	r6, #0
 80198dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80198e0:	f1b9 0901 	subs.w	r9, r9, #1
 80198e4:	d505      	bpl.n	80198f2 <_fwalk_sglue+0x22>
 80198e6:	6824      	ldr	r4, [r4, #0]
 80198e8:	2c00      	cmp	r4, #0
 80198ea:	d1f7      	bne.n	80198dc <_fwalk_sglue+0xc>
 80198ec:	4630      	mov	r0, r6
 80198ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80198f2:	89ab      	ldrh	r3, [r5, #12]
 80198f4:	2b01      	cmp	r3, #1
 80198f6:	d907      	bls.n	8019908 <_fwalk_sglue+0x38>
 80198f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80198fc:	3301      	adds	r3, #1
 80198fe:	d003      	beq.n	8019908 <_fwalk_sglue+0x38>
 8019900:	4629      	mov	r1, r5
 8019902:	4638      	mov	r0, r7
 8019904:	47c0      	blx	r8
 8019906:	4306      	orrs	r6, r0
 8019908:	3568      	adds	r5, #104	@ 0x68
 801990a:	e7e9      	b.n	80198e0 <_fwalk_sglue+0x10>

0801990c <sniprintf>:
 801990c:	b40c      	push	{r2, r3}
 801990e:	b530      	push	{r4, r5, lr}
 8019910:	4b18      	ldr	r3, [pc, #96]	@ (8019974 <sniprintf+0x68>)
 8019912:	1e0c      	subs	r4, r1, #0
 8019914:	681d      	ldr	r5, [r3, #0]
 8019916:	b09d      	sub	sp, #116	@ 0x74
 8019918:	da08      	bge.n	801992c <sniprintf+0x20>
 801991a:	238b      	movs	r3, #139	@ 0x8b
 801991c:	602b      	str	r3, [r5, #0]
 801991e:	f04f 30ff 	mov.w	r0, #4294967295
 8019922:	b01d      	add	sp, #116	@ 0x74
 8019924:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8019928:	b002      	add	sp, #8
 801992a:	4770      	bx	lr
 801992c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8019930:	f8ad 3014 	strh.w	r3, [sp, #20]
 8019934:	f04f 0300 	mov.w	r3, #0
 8019938:	931b      	str	r3, [sp, #108]	@ 0x6c
 801993a:	bf14      	ite	ne
 801993c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8019940:	4623      	moveq	r3, r4
 8019942:	9304      	str	r3, [sp, #16]
 8019944:	9307      	str	r3, [sp, #28]
 8019946:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801994a:	9002      	str	r0, [sp, #8]
 801994c:	9006      	str	r0, [sp, #24]
 801994e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8019952:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8019954:	ab21      	add	r3, sp, #132	@ 0x84
 8019956:	a902      	add	r1, sp, #8
 8019958:	4628      	mov	r0, r5
 801995a:	9301      	str	r3, [sp, #4]
 801995c:	f001 fc0e 	bl	801b17c <_svfiprintf_r>
 8019960:	1c43      	adds	r3, r0, #1
 8019962:	bfbc      	itt	lt
 8019964:	238b      	movlt	r3, #139	@ 0x8b
 8019966:	602b      	strlt	r3, [r5, #0]
 8019968:	2c00      	cmp	r4, #0
 801996a:	d0da      	beq.n	8019922 <sniprintf+0x16>
 801996c:	9b02      	ldr	r3, [sp, #8]
 801996e:	2200      	movs	r2, #0
 8019970:	701a      	strb	r2, [r3, #0]
 8019972:	e7d6      	b.n	8019922 <sniprintf+0x16>
 8019974:	20000154 	.word	0x20000154

08019978 <__sread>:
 8019978:	b510      	push	{r4, lr}
 801997a:	460c      	mov	r4, r1
 801997c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019980:	f000 f86c 	bl	8019a5c <_read_r>
 8019984:	2800      	cmp	r0, #0
 8019986:	bfab      	itete	ge
 8019988:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801998a:	89a3      	ldrhlt	r3, [r4, #12]
 801998c:	181b      	addge	r3, r3, r0
 801998e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8019992:	bfac      	ite	ge
 8019994:	6563      	strge	r3, [r4, #84]	@ 0x54
 8019996:	81a3      	strhlt	r3, [r4, #12]
 8019998:	bd10      	pop	{r4, pc}

0801999a <__swrite>:
 801999a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801999e:	461f      	mov	r7, r3
 80199a0:	898b      	ldrh	r3, [r1, #12]
 80199a2:	05db      	lsls	r3, r3, #23
 80199a4:	4605      	mov	r5, r0
 80199a6:	460c      	mov	r4, r1
 80199a8:	4616      	mov	r6, r2
 80199aa:	d505      	bpl.n	80199b8 <__swrite+0x1e>
 80199ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80199b0:	2302      	movs	r3, #2
 80199b2:	2200      	movs	r2, #0
 80199b4:	f000 f840 	bl	8019a38 <_lseek_r>
 80199b8:	89a3      	ldrh	r3, [r4, #12]
 80199ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80199be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80199c2:	81a3      	strh	r3, [r4, #12]
 80199c4:	4632      	mov	r2, r6
 80199c6:	463b      	mov	r3, r7
 80199c8:	4628      	mov	r0, r5
 80199ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80199ce:	f000 b857 	b.w	8019a80 <_write_r>

080199d2 <__sseek>:
 80199d2:	b510      	push	{r4, lr}
 80199d4:	460c      	mov	r4, r1
 80199d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80199da:	f000 f82d 	bl	8019a38 <_lseek_r>
 80199de:	1c43      	adds	r3, r0, #1
 80199e0:	89a3      	ldrh	r3, [r4, #12]
 80199e2:	bf15      	itete	ne
 80199e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80199e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80199ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80199ee:	81a3      	strheq	r3, [r4, #12]
 80199f0:	bf18      	it	ne
 80199f2:	81a3      	strhne	r3, [r4, #12]
 80199f4:	bd10      	pop	{r4, pc}

080199f6 <__sclose>:
 80199f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80199fa:	f000 b80d 	b.w	8019a18 <_close_r>

080199fe <memset>:
 80199fe:	4402      	add	r2, r0
 8019a00:	4603      	mov	r3, r0
 8019a02:	4293      	cmp	r3, r2
 8019a04:	d100      	bne.n	8019a08 <memset+0xa>
 8019a06:	4770      	bx	lr
 8019a08:	f803 1b01 	strb.w	r1, [r3], #1
 8019a0c:	e7f9      	b.n	8019a02 <memset+0x4>
	...

08019a10 <_localeconv_r>:
 8019a10:	4800      	ldr	r0, [pc, #0]	@ (8019a14 <_localeconv_r+0x4>)
 8019a12:	4770      	bx	lr
 8019a14:	20000294 	.word	0x20000294

08019a18 <_close_r>:
 8019a18:	b538      	push	{r3, r4, r5, lr}
 8019a1a:	4d06      	ldr	r5, [pc, #24]	@ (8019a34 <_close_r+0x1c>)
 8019a1c:	2300      	movs	r3, #0
 8019a1e:	4604      	mov	r4, r0
 8019a20:	4608      	mov	r0, r1
 8019a22:	602b      	str	r3, [r5, #0]
 8019a24:	f7e9 faa8 	bl	8002f78 <_close>
 8019a28:	1c43      	adds	r3, r0, #1
 8019a2a:	d102      	bne.n	8019a32 <_close_r+0x1a>
 8019a2c:	682b      	ldr	r3, [r5, #0]
 8019a2e:	b103      	cbz	r3, 8019a32 <_close_r+0x1a>
 8019a30:	6023      	str	r3, [r4, #0]
 8019a32:	bd38      	pop	{r3, r4, r5, pc}
 8019a34:	2001181c 	.word	0x2001181c

08019a38 <_lseek_r>:
 8019a38:	b538      	push	{r3, r4, r5, lr}
 8019a3a:	4d07      	ldr	r5, [pc, #28]	@ (8019a58 <_lseek_r+0x20>)
 8019a3c:	4604      	mov	r4, r0
 8019a3e:	4608      	mov	r0, r1
 8019a40:	4611      	mov	r1, r2
 8019a42:	2200      	movs	r2, #0
 8019a44:	602a      	str	r2, [r5, #0]
 8019a46:	461a      	mov	r2, r3
 8019a48:	f7e9 fabd 	bl	8002fc6 <_lseek>
 8019a4c:	1c43      	adds	r3, r0, #1
 8019a4e:	d102      	bne.n	8019a56 <_lseek_r+0x1e>
 8019a50:	682b      	ldr	r3, [r5, #0]
 8019a52:	b103      	cbz	r3, 8019a56 <_lseek_r+0x1e>
 8019a54:	6023      	str	r3, [r4, #0]
 8019a56:	bd38      	pop	{r3, r4, r5, pc}
 8019a58:	2001181c 	.word	0x2001181c

08019a5c <_read_r>:
 8019a5c:	b538      	push	{r3, r4, r5, lr}
 8019a5e:	4d07      	ldr	r5, [pc, #28]	@ (8019a7c <_read_r+0x20>)
 8019a60:	4604      	mov	r4, r0
 8019a62:	4608      	mov	r0, r1
 8019a64:	4611      	mov	r1, r2
 8019a66:	2200      	movs	r2, #0
 8019a68:	602a      	str	r2, [r5, #0]
 8019a6a:	461a      	mov	r2, r3
 8019a6c:	f7e9 fa4b 	bl	8002f06 <_read>
 8019a70:	1c43      	adds	r3, r0, #1
 8019a72:	d102      	bne.n	8019a7a <_read_r+0x1e>
 8019a74:	682b      	ldr	r3, [r5, #0]
 8019a76:	b103      	cbz	r3, 8019a7a <_read_r+0x1e>
 8019a78:	6023      	str	r3, [r4, #0]
 8019a7a:	bd38      	pop	{r3, r4, r5, pc}
 8019a7c:	2001181c 	.word	0x2001181c

08019a80 <_write_r>:
 8019a80:	b538      	push	{r3, r4, r5, lr}
 8019a82:	4d07      	ldr	r5, [pc, #28]	@ (8019aa0 <_write_r+0x20>)
 8019a84:	4604      	mov	r4, r0
 8019a86:	4608      	mov	r0, r1
 8019a88:	4611      	mov	r1, r2
 8019a8a:	2200      	movs	r2, #0
 8019a8c:	602a      	str	r2, [r5, #0]
 8019a8e:	461a      	mov	r2, r3
 8019a90:	f7e9 fa56 	bl	8002f40 <_write>
 8019a94:	1c43      	adds	r3, r0, #1
 8019a96:	d102      	bne.n	8019a9e <_write_r+0x1e>
 8019a98:	682b      	ldr	r3, [r5, #0]
 8019a9a:	b103      	cbz	r3, 8019a9e <_write_r+0x1e>
 8019a9c:	6023      	str	r3, [r4, #0]
 8019a9e:	bd38      	pop	{r3, r4, r5, pc}
 8019aa0:	2001181c 	.word	0x2001181c

08019aa4 <__errno>:
 8019aa4:	4b01      	ldr	r3, [pc, #4]	@ (8019aac <__errno+0x8>)
 8019aa6:	6818      	ldr	r0, [r3, #0]
 8019aa8:	4770      	bx	lr
 8019aaa:	bf00      	nop
 8019aac:	20000154 	.word	0x20000154

08019ab0 <__libc_init_array>:
 8019ab0:	b570      	push	{r4, r5, r6, lr}
 8019ab2:	4d0d      	ldr	r5, [pc, #52]	@ (8019ae8 <__libc_init_array+0x38>)
 8019ab4:	4c0d      	ldr	r4, [pc, #52]	@ (8019aec <__libc_init_array+0x3c>)
 8019ab6:	1b64      	subs	r4, r4, r5
 8019ab8:	10a4      	asrs	r4, r4, #2
 8019aba:	2600      	movs	r6, #0
 8019abc:	42a6      	cmp	r6, r4
 8019abe:	d109      	bne.n	8019ad4 <__libc_init_array+0x24>
 8019ac0:	4d0b      	ldr	r5, [pc, #44]	@ (8019af0 <__libc_init_array+0x40>)
 8019ac2:	4c0c      	ldr	r4, [pc, #48]	@ (8019af4 <__libc_init_array+0x44>)
 8019ac4:	f002 f86c 	bl	801bba0 <_init>
 8019ac8:	1b64      	subs	r4, r4, r5
 8019aca:	10a4      	asrs	r4, r4, #2
 8019acc:	2600      	movs	r6, #0
 8019ace:	42a6      	cmp	r6, r4
 8019ad0:	d105      	bne.n	8019ade <__libc_init_array+0x2e>
 8019ad2:	bd70      	pop	{r4, r5, r6, pc}
 8019ad4:	f855 3b04 	ldr.w	r3, [r5], #4
 8019ad8:	4798      	blx	r3
 8019ada:	3601      	adds	r6, #1
 8019adc:	e7ee      	b.n	8019abc <__libc_init_array+0xc>
 8019ade:	f855 3b04 	ldr.w	r3, [r5], #4
 8019ae2:	4798      	blx	r3
 8019ae4:	3601      	adds	r6, #1
 8019ae6:	e7f2      	b.n	8019ace <__libc_init_array+0x1e>
 8019ae8:	0801c39c 	.word	0x0801c39c
 8019aec:	0801c39c 	.word	0x0801c39c
 8019af0:	0801c39c 	.word	0x0801c39c
 8019af4:	0801c3a0 	.word	0x0801c3a0

08019af8 <__retarget_lock_init_recursive>:
 8019af8:	4770      	bx	lr

08019afa <__retarget_lock_acquire_recursive>:
 8019afa:	4770      	bx	lr

08019afc <__retarget_lock_release_recursive>:
 8019afc:	4770      	bx	lr

08019afe <memcpy>:
 8019afe:	440a      	add	r2, r1
 8019b00:	4291      	cmp	r1, r2
 8019b02:	f100 33ff 	add.w	r3, r0, #4294967295
 8019b06:	d100      	bne.n	8019b0a <memcpy+0xc>
 8019b08:	4770      	bx	lr
 8019b0a:	b510      	push	{r4, lr}
 8019b0c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019b10:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019b14:	4291      	cmp	r1, r2
 8019b16:	d1f9      	bne.n	8019b0c <memcpy+0xe>
 8019b18:	bd10      	pop	{r4, pc}

08019b1a <quorem>:
 8019b1a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019b1e:	6903      	ldr	r3, [r0, #16]
 8019b20:	690c      	ldr	r4, [r1, #16]
 8019b22:	42a3      	cmp	r3, r4
 8019b24:	4607      	mov	r7, r0
 8019b26:	db7e      	blt.n	8019c26 <quorem+0x10c>
 8019b28:	3c01      	subs	r4, #1
 8019b2a:	f101 0814 	add.w	r8, r1, #20
 8019b2e:	00a3      	lsls	r3, r4, #2
 8019b30:	f100 0514 	add.w	r5, r0, #20
 8019b34:	9300      	str	r3, [sp, #0]
 8019b36:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019b3a:	9301      	str	r3, [sp, #4]
 8019b3c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8019b40:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019b44:	3301      	adds	r3, #1
 8019b46:	429a      	cmp	r2, r3
 8019b48:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8019b4c:	fbb2 f6f3 	udiv	r6, r2, r3
 8019b50:	d32e      	bcc.n	8019bb0 <quorem+0x96>
 8019b52:	f04f 0a00 	mov.w	sl, #0
 8019b56:	46c4      	mov	ip, r8
 8019b58:	46ae      	mov	lr, r5
 8019b5a:	46d3      	mov	fp, sl
 8019b5c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8019b60:	b298      	uxth	r0, r3
 8019b62:	fb06 a000 	mla	r0, r6, r0, sl
 8019b66:	0c02      	lsrs	r2, r0, #16
 8019b68:	0c1b      	lsrs	r3, r3, #16
 8019b6a:	fb06 2303 	mla	r3, r6, r3, r2
 8019b6e:	f8de 2000 	ldr.w	r2, [lr]
 8019b72:	b280      	uxth	r0, r0
 8019b74:	b292      	uxth	r2, r2
 8019b76:	1a12      	subs	r2, r2, r0
 8019b78:	445a      	add	r2, fp
 8019b7a:	f8de 0000 	ldr.w	r0, [lr]
 8019b7e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8019b82:	b29b      	uxth	r3, r3
 8019b84:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8019b88:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8019b8c:	b292      	uxth	r2, r2
 8019b8e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8019b92:	45e1      	cmp	r9, ip
 8019b94:	f84e 2b04 	str.w	r2, [lr], #4
 8019b98:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8019b9c:	d2de      	bcs.n	8019b5c <quorem+0x42>
 8019b9e:	9b00      	ldr	r3, [sp, #0]
 8019ba0:	58eb      	ldr	r3, [r5, r3]
 8019ba2:	b92b      	cbnz	r3, 8019bb0 <quorem+0x96>
 8019ba4:	9b01      	ldr	r3, [sp, #4]
 8019ba6:	3b04      	subs	r3, #4
 8019ba8:	429d      	cmp	r5, r3
 8019baa:	461a      	mov	r2, r3
 8019bac:	d32f      	bcc.n	8019c0e <quorem+0xf4>
 8019bae:	613c      	str	r4, [r7, #16]
 8019bb0:	4638      	mov	r0, r7
 8019bb2:	f001 f97f 	bl	801aeb4 <__mcmp>
 8019bb6:	2800      	cmp	r0, #0
 8019bb8:	db25      	blt.n	8019c06 <quorem+0xec>
 8019bba:	4629      	mov	r1, r5
 8019bbc:	2000      	movs	r0, #0
 8019bbe:	f858 2b04 	ldr.w	r2, [r8], #4
 8019bc2:	f8d1 c000 	ldr.w	ip, [r1]
 8019bc6:	fa1f fe82 	uxth.w	lr, r2
 8019bca:	fa1f f38c 	uxth.w	r3, ip
 8019bce:	eba3 030e 	sub.w	r3, r3, lr
 8019bd2:	4403      	add	r3, r0
 8019bd4:	0c12      	lsrs	r2, r2, #16
 8019bd6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8019bda:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8019bde:	b29b      	uxth	r3, r3
 8019be0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019be4:	45c1      	cmp	r9, r8
 8019be6:	f841 3b04 	str.w	r3, [r1], #4
 8019bea:	ea4f 4022 	mov.w	r0, r2, asr #16
 8019bee:	d2e6      	bcs.n	8019bbe <quorem+0xa4>
 8019bf0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019bf4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019bf8:	b922      	cbnz	r2, 8019c04 <quorem+0xea>
 8019bfa:	3b04      	subs	r3, #4
 8019bfc:	429d      	cmp	r5, r3
 8019bfe:	461a      	mov	r2, r3
 8019c00:	d30b      	bcc.n	8019c1a <quorem+0x100>
 8019c02:	613c      	str	r4, [r7, #16]
 8019c04:	3601      	adds	r6, #1
 8019c06:	4630      	mov	r0, r6
 8019c08:	b003      	add	sp, #12
 8019c0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019c0e:	6812      	ldr	r2, [r2, #0]
 8019c10:	3b04      	subs	r3, #4
 8019c12:	2a00      	cmp	r2, #0
 8019c14:	d1cb      	bne.n	8019bae <quorem+0x94>
 8019c16:	3c01      	subs	r4, #1
 8019c18:	e7c6      	b.n	8019ba8 <quorem+0x8e>
 8019c1a:	6812      	ldr	r2, [r2, #0]
 8019c1c:	3b04      	subs	r3, #4
 8019c1e:	2a00      	cmp	r2, #0
 8019c20:	d1ef      	bne.n	8019c02 <quorem+0xe8>
 8019c22:	3c01      	subs	r4, #1
 8019c24:	e7ea      	b.n	8019bfc <quorem+0xe2>
 8019c26:	2000      	movs	r0, #0
 8019c28:	e7ee      	b.n	8019c08 <quorem+0xee>
 8019c2a:	0000      	movs	r0, r0
 8019c2c:	0000      	movs	r0, r0
	...

08019c30 <_dtoa_r>:
 8019c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019c34:	69c7      	ldr	r7, [r0, #28]
 8019c36:	b097      	sub	sp, #92	@ 0x5c
 8019c38:	ed8d 0b04 	vstr	d0, [sp, #16]
 8019c3c:	ec55 4b10 	vmov	r4, r5, d0
 8019c40:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8019c42:	9107      	str	r1, [sp, #28]
 8019c44:	4681      	mov	r9, r0
 8019c46:	920c      	str	r2, [sp, #48]	@ 0x30
 8019c48:	9311      	str	r3, [sp, #68]	@ 0x44
 8019c4a:	b97f      	cbnz	r7, 8019c6c <_dtoa_r+0x3c>
 8019c4c:	2010      	movs	r0, #16
 8019c4e:	f000 fe09 	bl	801a864 <malloc>
 8019c52:	4602      	mov	r2, r0
 8019c54:	f8c9 001c 	str.w	r0, [r9, #28]
 8019c58:	b920      	cbnz	r0, 8019c64 <_dtoa_r+0x34>
 8019c5a:	4ba9      	ldr	r3, [pc, #676]	@ (8019f00 <_dtoa_r+0x2d0>)
 8019c5c:	21ef      	movs	r1, #239	@ 0xef
 8019c5e:	48a9      	ldr	r0, [pc, #676]	@ (8019f04 <_dtoa_r+0x2d4>)
 8019c60:	f001 fe34 	bl	801b8cc <__assert_func>
 8019c64:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8019c68:	6007      	str	r7, [r0, #0]
 8019c6a:	60c7      	str	r7, [r0, #12]
 8019c6c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019c70:	6819      	ldr	r1, [r3, #0]
 8019c72:	b159      	cbz	r1, 8019c8c <_dtoa_r+0x5c>
 8019c74:	685a      	ldr	r2, [r3, #4]
 8019c76:	604a      	str	r2, [r1, #4]
 8019c78:	2301      	movs	r3, #1
 8019c7a:	4093      	lsls	r3, r2
 8019c7c:	608b      	str	r3, [r1, #8]
 8019c7e:	4648      	mov	r0, r9
 8019c80:	f000 fee6 	bl	801aa50 <_Bfree>
 8019c84:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019c88:	2200      	movs	r2, #0
 8019c8a:	601a      	str	r2, [r3, #0]
 8019c8c:	1e2b      	subs	r3, r5, #0
 8019c8e:	bfb9      	ittee	lt
 8019c90:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8019c94:	9305      	strlt	r3, [sp, #20]
 8019c96:	2300      	movge	r3, #0
 8019c98:	6033      	strge	r3, [r6, #0]
 8019c9a:	9f05      	ldr	r7, [sp, #20]
 8019c9c:	4b9a      	ldr	r3, [pc, #616]	@ (8019f08 <_dtoa_r+0x2d8>)
 8019c9e:	bfbc      	itt	lt
 8019ca0:	2201      	movlt	r2, #1
 8019ca2:	6032      	strlt	r2, [r6, #0]
 8019ca4:	43bb      	bics	r3, r7
 8019ca6:	d112      	bne.n	8019cce <_dtoa_r+0x9e>
 8019ca8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8019caa:	f242 730f 	movw	r3, #9999	@ 0x270f
 8019cae:	6013      	str	r3, [r2, #0]
 8019cb0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8019cb4:	4323      	orrs	r3, r4
 8019cb6:	f000 855a 	beq.w	801a76e <_dtoa_r+0xb3e>
 8019cba:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019cbc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8019f1c <_dtoa_r+0x2ec>
 8019cc0:	2b00      	cmp	r3, #0
 8019cc2:	f000 855c 	beq.w	801a77e <_dtoa_r+0xb4e>
 8019cc6:	f10a 0303 	add.w	r3, sl, #3
 8019cca:	f000 bd56 	b.w	801a77a <_dtoa_r+0xb4a>
 8019cce:	ed9d 7b04 	vldr	d7, [sp, #16]
 8019cd2:	2200      	movs	r2, #0
 8019cd4:	ec51 0b17 	vmov	r0, r1, d7
 8019cd8:	2300      	movs	r3, #0
 8019cda:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8019cde:	f7e6 fecb 	bl	8000a78 <__aeabi_dcmpeq>
 8019ce2:	4680      	mov	r8, r0
 8019ce4:	b158      	cbz	r0, 8019cfe <_dtoa_r+0xce>
 8019ce6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8019ce8:	2301      	movs	r3, #1
 8019cea:	6013      	str	r3, [r2, #0]
 8019cec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019cee:	b113      	cbz	r3, 8019cf6 <_dtoa_r+0xc6>
 8019cf0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8019cf2:	4b86      	ldr	r3, [pc, #536]	@ (8019f0c <_dtoa_r+0x2dc>)
 8019cf4:	6013      	str	r3, [r2, #0]
 8019cf6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8019f20 <_dtoa_r+0x2f0>
 8019cfa:	f000 bd40 	b.w	801a77e <_dtoa_r+0xb4e>
 8019cfe:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8019d02:	aa14      	add	r2, sp, #80	@ 0x50
 8019d04:	a915      	add	r1, sp, #84	@ 0x54
 8019d06:	4648      	mov	r0, r9
 8019d08:	f001 f984 	bl	801b014 <__d2b>
 8019d0c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8019d10:	9002      	str	r0, [sp, #8]
 8019d12:	2e00      	cmp	r6, #0
 8019d14:	d078      	beq.n	8019e08 <_dtoa_r+0x1d8>
 8019d16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019d18:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8019d1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019d20:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019d24:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8019d28:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8019d2c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8019d30:	4619      	mov	r1, r3
 8019d32:	2200      	movs	r2, #0
 8019d34:	4b76      	ldr	r3, [pc, #472]	@ (8019f10 <_dtoa_r+0x2e0>)
 8019d36:	f7e6 fa7f 	bl	8000238 <__aeabi_dsub>
 8019d3a:	a36b      	add	r3, pc, #428	@ (adr r3, 8019ee8 <_dtoa_r+0x2b8>)
 8019d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019d40:	f7e6 fc32 	bl	80005a8 <__aeabi_dmul>
 8019d44:	a36a      	add	r3, pc, #424	@ (adr r3, 8019ef0 <_dtoa_r+0x2c0>)
 8019d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019d4a:	f7e6 fa77 	bl	800023c <__adddf3>
 8019d4e:	4604      	mov	r4, r0
 8019d50:	4630      	mov	r0, r6
 8019d52:	460d      	mov	r5, r1
 8019d54:	f7e6 fbbe 	bl	80004d4 <__aeabi_i2d>
 8019d58:	a367      	add	r3, pc, #412	@ (adr r3, 8019ef8 <_dtoa_r+0x2c8>)
 8019d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019d5e:	f7e6 fc23 	bl	80005a8 <__aeabi_dmul>
 8019d62:	4602      	mov	r2, r0
 8019d64:	460b      	mov	r3, r1
 8019d66:	4620      	mov	r0, r4
 8019d68:	4629      	mov	r1, r5
 8019d6a:	f7e6 fa67 	bl	800023c <__adddf3>
 8019d6e:	4604      	mov	r4, r0
 8019d70:	460d      	mov	r5, r1
 8019d72:	f7e6 fec9 	bl	8000b08 <__aeabi_d2iz>
 8019d76:	2200      	movs	r2, #0
 8019d78:	4607      	mov	r7, r0
 8019d7a:	2300      	movs	r3, #0
 8019d7c:	4620      	mov	r0, r4
 8019d7e:	4629      	mov	r1, r5
 8019d80:	f7e6 fe84 	bl	8000a8c <__aeabi_dcmplt>
 8019d84:	b140      	cbz	r0, 8019d98 <_dtoa_r+0x168>
 8019d86:	4638      	mov	r0, r7
 8019d88:	f7e6 fba4 	bl	80004d4 <__aeabi_i2d>
 8019d8c:	4622      	mov	r2, r4
 8019d8e:	462b      	mov	r3, r5
 8019d90:	f7e6 fe72 	bl	8000a78 <__aeabi_dcmpeq>
 8019d94:	b900      	cbnz	r0, 8019d98 <_dtoa_r+0x168>
 8019d96:	3f01      	subs	r7, #1
 8019d98:	2f16      	cmp	r7, #22
 8019d9a:	d852      	bhi.n	8019e42 <_dtoa_r+0x212>
 8019d9c:	4b5d      	ldr	r3, [pc, #372]	@ (8019f14 <_dtoa_r+0x2e4>)
 8019d9e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8019da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019da6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019daa:	f7e6 fe6f 	bl	8000a8c <__aeabi_dcmplt>
 8019dae:	2800      	cmp	r0, #0
 8019db0:	d049      	beq.n	8019e46 <_dtoa_r+0x216>
 8019db2:	3f01      	subs	r7, #1
 8019db4:	2300      	movs	r3, #0
 8019db6:	9310      	str	r3, [sp, #64]	@ 0x40
 8019db8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8019dba:	1b9b      	subs	r3, r3, r6
 8019dbc:	1e5a      	subs	r2, r3, #1
 8019dbe:	bf45      	ittet	mi
 8019dc0:	f1c3 0301 	rsbmi	r3, r3, #1
 8019dc4:	9300      	strmi	r3, [sp, #0]
 8019dc6:	2300      	movpl	r3, #0
 8019dc8:	2300      	movmi	r3, #0
 8019dca:	9206      	str	r2, [sp, #24]
 8019dcc:	bf54      	ite	pl
 8019dce:	9300      	strpl	r3, [sp, #0]
 8019dd0:	9306      	strmi	r3, [sp, #24]
 8019dd2:	2f00      	cmp	r7, #0
 8019dd4:	db39      	blt.n	8019e4a <_dtoa_r+0x21a>
 8019dd6:	9b06      	ldr	r3, [sp, #24]
 8019dd8:	970d      	str	r7, [sp, #52]	@ 0x34
 8019dda:	443b      	add	r3, r7
 8019ddc:	9306      	str	r3, [sp, #24]
 8019dde:	2300      	movs	r3, #0
 8019de0:	9308      	str	r3, [sp, #32]
 8019de2:	9b07      	ldr	r3, [sp, #28]
 8019de4:	2b09      	cmp	r3, #9
 8019de6:	d863      	bhi.n	8019eb0 <_dtoa_r+0x280>
 8019de8:	2b05      	cmp	r3, #5
 8019dea:	bfc4      	itt	gt
 8019dec:	3b04      	subgt	r3, #4
 8019dee:	9307      	strgt	r3, [sp, #28]
 8019df0:	9b07      	ldr	r3, [sp, #28]
 8019df2:	f1a3 0302 	sub.w	r3, r3, #2
 8019df6:	bfcc      	ite	gt
 8019df8:	2400      	movgt	r4, #0
 8019dfa:	2401      	movle	r4, #1
 8019dfc:	2b03      	cmp	r3, #3
 8019dfe:	d863      	bhi.n	8019ec8 <_dtoa_r+0x298>
 8019e00:	e8df f003 	tbb	[pc, r3]
 8019e04:	2b375452 	.word	0x2b375452
 8019e08:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8019e0c:	441e      	add	r6, r3
 8019e0e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8019e12:	2b20      	cmp	r3, #32
 8019e14:	bfc1      	itttt	gt
 8019e16:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8019e1a:	409f      	lslgt	r7, r3
 8019e1c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8019e20:	fa24 f303 	lsrgt.w	r3, r4, r3
 8019e24:	bfd6      	itet	le
 8019e26:	f1c3 0320 	rsble	r3, r3, #32
 8019e2a:	ea47 0003 	orrgt.w	r0, r7, r3
 8019e2e:	fa04 f003 	lslle.w	r0, r4, r3
 8019e32:	f7e6 fb3f 	bl	80004b4 <__aeabi_ui2d>
 8019e36:	2201      	movs	r2, #1
 8019e38:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8019e3c:	3e01      	subs	r6, #1
 8019e3e:	9212      	str	r2, [sp, #72]	@ 0x48
 8019e40:	e776      	b.n	8019d30 <_dtoa_r+0x100>
 8019e42:	2301      	movs	r3, #1
 8019e44:	e7b7      	b.n	8019db6 <_dtoa_r+0x186>
 8019e46:	9010      	str	r0, [sp, #64]	@ 0x40
 8019e48:	e7b6      	b.n	8019db8 <_dtoa_r+0x188>
 8019e4a:	9b00      	ldr	r3, [sp, #0]
 8019e4c:	1bdb      	subs	r3, r3, r7
 8019e4e:	9300      	str	r3, [sp, #0]
 8019e50:	427b      	negs	r3, r7
 8019e52:	9308      	str	r3, [sp, #32]
 8019e54:	2300      	movs	r3, #0
 8019e56:	930d      	str	r3, [sp, #52]	@ 0x34
 8019e58:	e7c3      	b.n	8019de2 <_dtoa_r+0x1b2>
 8019e5a:	2301      	movs	r3, #1
 8019e5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8019e5e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019e60:	eb07 0b03 	add.w	fp, r7, r3
 8019e64:	f10b 0301 	add.w	r3, fp, #1
 8019e68:	2b01      	cmp	r3, #1
 8019e6a:	9303      	str	r3, [sp, #12]
 8019e6c:	bfb8      	it	lt
 8019e6e:	2301      	movlt	r3, #1
 8019e70:	e006      	b.n	8019e80 <_dtoa_r+0x250>
 8019e72:	2301      	movs	r3, #1
 8019e74:	9309      	str	r3, [sp, #36]	@ 0x24
 8019e76:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019e78:	2b00      	cmp	r3, #0
 8019e7a:	dd28      	ble.n	8019ece <_dtoa_r+0x29e>
 8019e7c:	469b      	mov	fp, r3
 8019e7e:	9303      	str	r3, [sp, #12]
 8019e80:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8019e84:	2100      	movs	r1, #0
 8019e86:	2204      	movs	r2, #4
 8019e88:	f102 0514 	add.w	r5, r2, #20
 8019e8c:	429d      	cmp	r5, r3
 8019e8e:	d926      	bls.n	8019ede <_dtoa_r+0x2ae>
 8019e90:	6041      	str	r1, [r0, #4]
 8019e92:	4648      	mov	r0, r9
 8019e94:	f000 fd9c 	bl	801a9d0 <_Balloc>
 8019e98:	4682      	mov	sl, r0
 8019e9a:	2800      	cmp	r0, #0
 8019e9c:	d142      	bne.n	8019f24 <_dtoa_r+0x2f4>
 8019e9e:	4b1e      	ldr	r3, [pc, #120]	@ (8019f18 <_dtoa_r+0x2e8>)
 8019ea0:	4602      	mov	r2, r0
 8019ea2:	f240 11af 	movw	r1, #431	@ 0x1af
 8019ea6:	e6da      	b.n	8019c5e <_dtoa_r+0x2e>
 8019ea8:	2300      	movs	r3, #0
 8019eaa:	e7e3      	b.n	8019e74 <_dtoa_r+0x244>
 8019eac:	2300      	movs	r3, #0
 8019eae:	e7d5      	b.n	8019e5c <_dtoa_r+0x22c>
 8019eb0:	2401      	movs	r4, #1
 8019eb2:	2300      	movs	r3, #0
 8019eb4:	9307      	str	r3, [sp, #28]
 8019eb6:	9409      	str	r4, [sp, #36]	@ 0x24
 8019eb8:	f04f 3bff 	mov.w	fp, #4294967295
 8019ebc:	2200      	movs	r2, #0
 8019ebe:	f8cd b00c 	str.w	fp, [sp, #12]
 8019ec2:	2312      	movs	r3, #18
 8019ec4:	920c      	str	r2, [sp, #48]	@ 0x30
 8019ec6:	e7db      	b.n	8019e80 <_dtoa_r+0x250>
 8019ec8:	2301      	movs	r3, #1
 8019eca:	9309      	str	r3, [sp, #36]	@ 0x24
 8019ecc:	e7f4      	b.n	8019eb8 <_dtoa_r+0x288>
 8019ece:	f04f 0b01 	mov.w	fp, #1
 8019ed2:	f8cd b00c 	str.w	fp, [sp, #12]
 8019ed6:	465b      	mov	r3, fp
 8019ed8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8019edc:	e7d0      	b.n	8019e80 <_dtoa_r+0x250>
 8019ede:	3101      	adds	r1, #1
 8019ee0:	0052      	lsls	r2, r2, #1
 8019ee2:	e7d1      	b.n	8019e88 <_dtoa_r+0x258>
 8019ee4:	f3af 8000 	nop.w
 8019ee8:	636f4361 	.word	0x636f4361
 8019eec:	3fd287a7 	.word	0x3fd287a7
 8019ef0:	8b60c8b3 	.word	0x8b60c8b3
 8019ef4:	3fc68a28 	.word	0x3fc68a28
 8019ef8:	509f79fb 	.word	0x509f79fb
 8019efc:	3fd34413 	.word	0x3fd34413
 8019f00:	0801c061 	.word	0x0801c061
 8019f04:	0801c078 	.word	0x0801c078
 8019f08:	7ff00000 	.word	0x7ff00000
 8019f0c:	0801c031 	.word	0x0801c031
 8019f10:	3ff80000 	.word	0x3ff80000
 8019f14:	0801c1c8 	.word	0x0801c1c8
 8019f18:	0801c0d0 	.word	0x0801c0d0
 8019f1c:	0801c05d 	.word	0x0801c05d
 8019f20:	0801c030 	.word	0x0801c030
 8019f24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019f28:	6018      	str	r0, [r3, #0]
 8019f2a:	9b03      	ldr	r3, [sp, #12]
 8019f2c:	2b0e      	cmp	r3, #14
 8019f2e:	f200 80a1 	bhi.w	801a074 <_dtoa_r+0x444>
 8019f32:	2c00      	cmp	r4, #0
 8019f34:	f000 809e 	beq.w	801a074 <_dtoa_r+0x444>
 8019f38:	2f00      	cmp	r7, #0
 8019f3a:	dd33      	ble.n	8019fa4 <_dtoa_r+0x374>
 8019f3c:	4b9c      	ldr	r3, [pc, #624]	@ (801a1b0 <_dtoa_r+0x580>)
 8019f3e:	f007 020f 	and.w	r2, r7, #15
 8019f42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019f46:	ed93 7b00 	vldr	d7, [r3]
 8019f4a:	05f8      	lsls	r0, r7, #23
 8019f4c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8019f50:	ea4f 1427 	mov.w	r4, r7, asr #4
 8019f54:	d516      	bpl.n	8019f84 <_dtoa_r+0x354>
 8019f56:	4b97      	ldr	r3, [pc, #604]	@ (801a1b4 <_dtoa_r+0x584>)
 8019f58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019f5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8019f60:	f7e6 fc4c 	bl	80007fc <__aeabi_ddiv>
 8019f64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019f68:	f004 040f 	and.w	r4, r4, #15
 8019f6c:	2603      	movs	r6, #3
 8019f6e:	4d91      	ldr	r5, [pc, #580]	@ (801a1b4 <_dtoa_r+0x584>)
 8019f70:	b954      	cbnz	r4, 8019f88 <_dtoa_r+0x358>
 8019f72:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8019f76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019f7a:	f7e6 fc3f 	bl	80007fc <__aeabi_ddiv>
 8019f7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019f82:	e028      	b.n	8019fd6 <_dtoa_r+0x3a6>
 8019f84:	2602      	movs	r6, #2
 8019f86:	e7f2      	b.n	8019f6e <_dtoa_r+0x33e>
 8019f88:	07e1      	lsls	r1, r4, #31
 8019f8a:	d508      	bpl.n	8019f9e <_dtoa_r+0x36e>
 8019f8c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8019f90:	e9d5 2300 	ldrd	r2, r3, [r5]
 8019f94:	f7e6 fb08 	bl	80005a8 <__aeabi_dmul>
 8019f98:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8019f9c:	3601      	adds	r6, #1
 8019f9e:	1064      	asrs	r4, r4, #1
 8019fa0:	3508      	adds	r5, #8
 8019fa2:	e7e5      	b.n	8019f70 <_dtoa_r+0x340>
 8019fa4:	f000 80af 	beq.w	801a106 <_dtoa_r+0x4d6>
 8019fa8:	427c      	negs	r4, r7
 8019faa:	4b81      	ldr	r3, [pc, #516]	@ (801a1b0 <_dtoa_r+0x580>)
 8019fac:	4d81      	ldr	r5, [pc, #516]	@ (801a1b4 <_dtoa_r+0x584>)
 8019fae:	f004 020f 	and.w	r2, r4, #15
 8019fb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019fba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019fbe:	f7e6 faf3 	bl	80005a8 <__aeabi_dmul>
 8019fc2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019fc6:	1124      	asrs	r4, r4, #4
 8019fc8:	2300      	movs	r3, #0
 8019fca:	2602      	movs	r6, #2
 8019fcc:	2c00      	cmp	r4, #0
 8019fce:	f040 808f 	bne.w	801a0f0 <_dtoa_r+0x4c0>
 8019fd2:	2b00      	cmp	r3, #0
 8019fd4:	d1d3      	bne.n	8019f7e <_dtoa_r+0x34e>
 8019fd6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8019fd8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8019fdc:	2b00      	cmp	r3, #0
 8019fde:	f000 8094 	beq.w	801a10a <_dtoa_r+0x4da>
 8019fe2:	4b75      	ldr	r3, [pc, #468]	@ (801a1b8 <_dtoa_r+0x588>)
 8019fe4:	2200      	movs	r2, #0
 8019fe6:	4620      	mov	r0, r4
 8019fe8:	4629      	mov	r1, r5
 8019fea:	f7e6 fd4f 	bl	8000a8c <__aeabi_dcmplt>
 8019fee:	2800      	cmp	r0, #0
 8019ff0:	f000 808b 	beq.w	801a10a <_dtoa_r+0x4da>
 8019ff4:	9b03      	ldr	r3, [sp, #12]
 8019ff6:	2b00      	cmp	r3, #0
 8019ff8:	f000 8087 	beq.w	801a10a <_dtoa_r+0x4da>
 8019ffc:	f1bb 0f00 	cmp.w	fp, #0
 801a000:	dd34      	ble.n	801a06c <_dtoa_r+0x43c>
 801a002:	4620      	mov	r0, r4
 801a004:	4b6d      	ldr	r3, [pc, #436]	@ (801a1bc <_dtoa_r+0x58c>)
 801a006:	2200      	movs	r2, #0
 801a008:	4629      	mov	r1, r5
 801a00a:	f7e6 facd 	bl	80005a8 <__aeabi_dmul>
 801a00e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801a012:	f107 38ff 	add.w	r8, r7, #4294967295
 801a016:	3601      	adds	r6, #1
 801a018:	465c      	mov	r4, fp
 801a01a:	4630      	mov	r0, r6
 801a01c:	f7e6 fa5a 	bl	80004d4 <__aeabi_i2d>
 801a020:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801a024:	f7e6 fac0 	bl	80005a8 <__aeabi_dmul>
 801a028:	4b65      	ldr	r3, [pc, #404]	@ (801a1c0 <_dtoa_r+0x590>)
 801a02a:	2200      	movs	r2, #0
 801a02c:	f7e6 f906 	bl	800023c <__adddf3>
 801a030:	4605      	mov	r5, r0
 801a032:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801a036:	2c00      	cmp	r4, #0
 801a038:	d16a      	bne.n	801a110 <_dtoa_r+0x4e0>
 801a03a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a03e:	4b61      	ldr	r3, [pc, #388]	@ (801a1c4 <_dtoa_r+0x594>)
 801a040:	2200      	movs	r2, #0
 801a042:	f7e6 f8f9 	bl	8000238 <__aeabi_dsub>
 801a046:	4602      	mov	r2, r0
 801a048:	460b      	mov	r3, r1
 801a04a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801a04e:	462a      	mov	r2, r5
 801a050:	4633      	mov	r3, r6
 801a052:	f7e6 fd39 	bl	8000ac8 <__aeabi_dcmpgt>
 801a056:	2800      	cmp	r0, #0
 801a058:	f040 8298 	bne.w	801a58c <_dtoa_r+0x95c>
 801a05c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a060:	462a      	mov	r2, r5
 801a062:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801a066:	f7e6 fd11 	bl	8000a8c <__aeabi_dcmplt>
 801a06a:	bb38      	cbnz	r0, 801a0bc <_dtoa_r+0x48c>
 801a06c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 801a070:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801a074:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801a076:	2b00      	cmp	r3, #0
 801a078:	f2c0 8157 	blt.w	801a32a <_dtoa_r+0x6fa>
 801a07c:	2f0e      	cmp	r7, #14
 801a07e:	f300 8154 	bgt.w	801a32a <_dtoa_r+0x6fa>
 801a082:	4b4b      	ldr	r3, [pc, #300]	@ (801a1b0 <_dtoa_r+0x580>)
 801a084:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801a088:	ed93 7b00 	vldr	d7, [r3]
 801a08c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801a08e:	2b00      	cmp	r3, #0
 801a090:	ed8d 7b00 	vstr	d7, [sp]
 801a094:	f280 80e5 	bge.w	801a262 <_dtoa_r+0x632>
 801a098:	9b03      	ldr	r3, [sp, #12]
 801a09a:	2b00      	cmp	r3, #0
 801a09c:	f300 80e1 	bgt.w	801a262 <_dtoa_r+0x632>
 801a0a0:	d10c      	bne.n	801a0bc <_dtoa_r+0x48c>
 801a0a2:	4b48      	ldr	r3, [pc, #288]	@ (801a1c4 <_dtoa_r+0x594>)
 801a0a4:	2200      	movs	r2, #0
 801a0a6:	ec51 0b17 	vmov	r0, r1, d7
 801a0aa:	f7e6 fa7d 	bl	80005a8 <__aeabi_dmul>
 801a0ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801a0b2:	f7e6 fcff 	bl	8000ab4 <__aeabi_dcmpge>
 801a0b6:	2800      	cmp	r0, #0
 801a0b8:	f000 8266 	beq.w	801a588 <_dtoa_r+0x958>
 801a0bc:	2400      	movs	r4, #0
 801a0be:	4625      	mov	r5, r4
 801a0c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801a0c2:	4656      	mov	r6, sl
 801a0c4:	ea6f 0803 	mvn.w	r8, r3
 801a0c8:	2700      	movs	r7, #0
 801a0ca:	4621      	mov	r1, r4
 801a0cc:	4648      	mov	r0, r9
 801a0ce:	f000 fcbf 	bl	801aa50 <_Bfree>
 801a0d2:	2d00      	cmp	r5, #0
 801a0d4:	f000 80bd 	beq.w	801a252 <_dtoa_r+0x622>
 801a0d8:	b12f      	cbz	r7, 801a0e6 <_dtoa_r+0x4b6>
 801a0da:	42af      	cmp	r7, r5
 801a0dc:	d003      	beq.n	801a0e6 <_dtoa_r+0x4b6>
 801a0de:	4639      	mov	r1, r7
 801a0e0:	4648      	mov	r0, r9
 801a0e2:	f000 fcb5 	bl	801aa50 <_Bfree>
 801a0e6:	4629      	mov	r1, r5
 801a0e8:	4648      	mov	r0, r9
 801a0ea:	f000 fcb1 	bl	801aa50 <_Bfree>
 801a0ee:	e0b0      	b.n	801a252 <_dtoa_r+0x622>
 801a0f0:	07e2      	lsls	r2, r4, #31
 801a0f2:	d505      	bpl.n	801a100 <_dtoa_r+0x4d0>
 801a0f4:	e9d5 2300 	ldrd	r2, r3, [r5]
 801a0f8:	f7e6 fa56 	bl	80005a8 <__aeabi_dmul>
 801a0fc:	3601      	adds	r6, #1
 801a0fe:	2301      	movs	r3, #1
 801a100:	1064      	asrs	r4, r4, #1
 801a102:	3508      	adds	r5, #8
 801a104:	e762      	b.n	8019fcc <_dtoa_r+0x39c>
 801a106:	2602      	movs	r6, #2
 801a108:	e765      	b.n	8019fd6 <_dtoa_r+0x3a6>
 801a10a:	9c03      	ldr	r4, [sp, #12]
 801a10c:	46b8      	mov	r8, r7
 801a10e:	e784      	b.n	801a01a <_dtoa_r+0x3ea>
 801a110:	4b27      	ldr	r3, [pc, #156]	@ (801a1b0 <_dtoa_r+0x580>)
 801a112:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801a114:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801a118:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801a11c:	4454      	add	r4, sl
 801a11e:	2900      	cmp	r1, #0
 801a120:	d054      	beq.n	801a1cc <_dtoa_r+0x59c>
 801a122:	4929      	ldr	r1, [pc, #164]	@ (801a1c8 <_dtoa_r+0x598>)
 801a124:	2000      	movs	r0, #0
 801a126:	f7e6 fb69 	bl	80007fc <__aeabi_ddiv>
 801a12a:	4633      	mov	r3, r6
 801a12c:	462a      	mov	r2, r5
 801a12e:	f7e6 f883 	bl	8000238 <__aeabi_dsub>
 801a132:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801a136:	4656      	mov	r6, sl
 801a138:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a13c:	f7e6 fce4 	bl	8000b08 <__aeabi_d2iz>
 801a140:	4605      	mov	r5, r0
 801a142:	f7e6 f9c7 	bl	80004d4 <__aeabi_i2d>
 801a146:	4602      	mov	r2, r0
 801a148:	460b      	mov	r3, r1
 801a14a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a14e:	f7e6 f873 	bl	8000238 <__aeabi_dsub>
 801a152:	3530      	adds	r5, #48	@ 0x30
 801a154:	4602      	mov	r2, r0
 801a156:	460b      	mov	r3, r1
 801a158:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801a15c:	f806 5b01 	strb.w	r5, [r6], #1
 801a160:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801a164:	f7e6 fc92 	bl	8000a8c <__aeabi_dcmplt>
 801a168:	2800      	cmp	r0, #0
 801a16a:	d172      	bne.n	801a252 <_dtoa_r+0x622>
 801a16c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801a170:	4911      	ldr	r1, [pc, #68]	@ (801a1b8 <_dtoa_r+0x588>)
 801a172:	2000      	movs	r0, #0
 801a174:	f7e6 f860 	bl	8000238 <__aeabi_dsub>
 801a178:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801a17c:	f7e6 fc86 	bl	8000a8c <__aeabi_dcmplt>
 801a180:	2800      	cmp	r0, #0
 801a182:	f040 80b4 	bne.w	801a2ee <_dtoa_r+0x6be>
 801a186:	42a6      	cmp	r6, r4
 801a188:	f43f af70 	beq.w	801a06c <_dtoa_r+0x43c>
 801a18c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801a190:	4b0a      	ldr	r3, [pc, #40]	@ (801a1bc <_dtoa_r+0x58c>)
 801a192:	2200      	movs	r2, #0
 801a194:	f7e6 fa08 	bl	80005a8 <__aeabi_dmul>
 801a198:	4b08      	ldr	r3, [pc, #32]	@ (801a1bc <_dtoa_r+0x58c>)
 801a19a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801a19e:	2200      	movs	r2, #0
 801a1a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a1a4:	f7e6 fa00 	bl	80005a8 <__aeabi_dmul>
 801a1a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801a1ac:	e7c4      	b.n	801a138 <_dtoa_r+0x508>
 801a1ae:	bf00      	nop
 801a1b0:	0801c1c8 	.word	0x0801c1c8
 801a1b4:	0801c1a0 	.word	0x0801c1a0
 801a1b8:	3ff00000 	.word	0x3ff00000
 801a1bc:	40240000 	.word	0x40240000
 801a1c0:	401c0000 	.word	0x401c0000
 801a1c4:	40140000 	.word	0x40140000
 801a1c8:	3fe00000 	.word	0x3fe00000
 801a1cc:	4631      	mov	r1, r6
 801a1ce:	4628      	mov	r0, r5
 801a1d0:	f7e6 f9ea 	bl	80005a8 <__aeabi_dmul>
 801a1d4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801a1d8:	9413      	str	r4, [sp, #76]	@ 0x4c
 801a1da:	4656      	mov	r6, sl
 801a1dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a1e0:	f7e6 fc92 	bl	8000b08 <__aeabi_d2iz>
 801a1e4:	4605      	mov	r5, r0
 801a1e6:	f7e6 f975 	bl	80004d4 <__aeabi_i2d>
 801a1ea:	4602      	mov	r2, r0
 801a1ec:	460b      	mov	r3, r1
 801a1ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a1f2:	f7e6 f821 	bl	8000238 <__aeabi_dsub>
 801a1f6:	3530      	adds	r5, #48	@ 0x30
 801a1f8:	f806 5b01 	strb.w	r5, [r6], #1
 801a1fc:	4602      	mov	r2, r0
 801a1fe:	460b      	mov	r3, r1
 801a200:	42a6      	cmp	r6, r4
 801a202:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801a206:	f04f 0200 	mov.w	r2, #0
 801a20a:	d124      	bne.n	801a256 <_dtoa_r+0x626>
 801a20c:	4baf      	ldr	r3, [pc, #700]	@ (801a4cc <_dtoa_r+0x89c>)
 801a20e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801a212:	f7e6 f813 	bl	800023c <__adddf3>
 801a216:	4602      	mov	r2, r0
 801a218:	460b      	mov	r3, r1
 801a21a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a21e:	f7e6 fc53 	bl	8000ac8 <__aeabi_dcmpgt>
 801a222:	2800      	cmp	r0, #0
 801a224:	d163      	bne.n	801a2ee <_dtoa_r+0x6be>
 801a226:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801a22a:	49a8      	ldr	r1, [pc, #672]	@ (801a4cc <_dtoa_r+0x89c>)
 801a22c:	2000      	movs	r0, #0
 801a22e:	f7e6 f803 	bl	8000238 <__aeabi_dsub>
 801a232:	4602      	mov	r2, r0
 801a234:	460b      	mov	r3, r1
 801a236:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a23a:	f7e6 fc27 	bl	8000a8c <__aeabi_dcmplt>
 801a23e:	2800      	cmp	r0, #0
 801a240:	f43f af14 	beq.w	801a06c <_dtoa_r+0x43c>
 801a244:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801a246:	1e73      	subs	r3, r6, #1
 801a248:	9313      	str	r3, [sp, #76]	@ 0x4c
 801a24a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801a24e:	2b30      	cmp	r3, #48	@ 0x30
 801a250:	d0f8      	beq.n	801a244 <_dtoa_r+0x614>
 801a252:	4647      	mov	r7, r8
 801a254:	e03b      	b.n	801a2ce <_dtoa_r+0x69e>
 801a256:	4b9e      	ldr	r3, [pc, #632]	@ (801a4d0 <_dtoa_r+0x8a0>)
 801a258:	f7e6 f9a6 	bl	80005a8 <__aeabi_dmul>
 801a25c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801a260:	e7bc      	b.n	801a1dc <_dtoa_r+0x5ac>
 801a262:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801a266:	4656      	mov	r6, sl
 801a268:	e9dd 2300 	ldrd	r2, r3, [sp]
 801a26c:	4620      	mov	r0, r4
 801a26e:	4629      	mov	r1, r5
 801a270:	f7e6 fac4 	bl	80007fc <__aeabi_ddiv>
 801a274:	f7e6 fc48 	bl	8000b08 <__aeabi_d2iz>
 801a278:	4680      	mov	r8, r0
 801a27a:	f7e6 f92b 	bl	80004d4 <__aeabi_i2d>
 801a27e:	e9dd 2300 	ldrd	r2, r3, [sp]
 801a282:	f7e6 f991 	bl	80005a8 <__aeabi_dmul>
 801a286:	4602      	mov	r2, r0
 801a288:	460b      	mov	r3, r1
 801a28a:	4620      	mov	r0, r4
 801a28c:	4629      	mov	r1, r5
 801a28e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801a292:	f7e5 ffd1 	bl	8000238 <__aeabi_dsub>
 801a296:	f806 4b01 	strb.w	r4, [r6], #1
 801a29a:	9d03      	ldr	r5, [sp, #12]
 801a29c:	eba6 040a 	sub.w	r4, r6, sl
 801a2a0:	42a5      	cmp	r5, r4
 801a2a2:	4602      	mov	r2, r0
 801a2a4:	460b      	mov	r3, r1
 801a2a6:	d133      	bne.n	801a310 <_dtoa_r+0x6e0>
 801a2a8:	f7e5 ffc8 	bl	800023c <__adddf3>
 801a2ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 801a2b0:	4604      	mov	r4, r0
 801a2b2:	460d      	mov	r5, r1
 801a2b4:	f7e6 fc08 	bl	8000ac8 <__aeabi_dcmpgt>
 801a2b8:	b9c0      	cbnz	r0, 801a2ec <_dtoa_r+0x6bc>
 801a2ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 801a2be:	4620      	mov	r0, r4
 801a2c0:	4629      	mov	r1, r5
 801a2c2:	f7e6 fbd9 	bl	8000a78 <__aeabi_dcmpeq>
 801a2c6:	b110      	cbz	r0, 801a2ce <_dtoa_r+0x69e>
 801a2c8:	f018 0f01 	tst.w	r8, #1
 801a2cc:	d10e      	bne.n	801a2ec <_dtoa_r+0x6bc>
 801a2ce:	9902      	ldr	r1, [sp, #8]
 801a2d0:	4648      	mov	r0, r9
 801a2d2:	f000 fbbd 	bl	801aa50 <_Bfree>
 801a2d6:	2300      	movs	r3, #0
 801a2d8:	7033      	strb	r3, [r6, #0]
 801a2da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801a2dc:	3701      	adds	r7, #1
 801a2de:	601f      	str	r7, [r3, #0]
 801a2e0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801a2e2:	2b00      	cmp	r3, #0
 801a2e4:	f000 824b 	beq.w	801a77e <_dtoa_r+0xb4e>
 801a2e8:	601e      	str	r6, [r3, #0]
 801a2ea:	e248      	b.n	801a77e <_dtoa_r+0xb4e>
 801a2ec:	46b8      	mov	r8, r7
 801a2ee:	4633      	mov	r3, r6
 801a2f0:	461e      	mov	r6, r3
 801a2f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a2f6:	2a39      	cmp	r2, #57	@ 0x39
 801a2f8:	d106      	bne.n	801a308 <_dtoa_r+0x6d8>
 801a2fa:	459a      	cmp	sl, r3
 801a2fc:	d1f8      	bne.n	801a2f0 <_dtoa_r+0x6c0>
 801a2fe:	2230      	movs	r2, #48	@ 0x30
 801a300:	f108 0801 	add.w	r8, r8, #1
 801a304:	f88a 2000 	strb.w	r2, [sl]
 801a308:	781a      	ldrb	r2, [r3, #0]
 801a30a:	3201      	adds	r2, #1
 801a30c:	701a      	strb	r2, [r3, #0]
 801a30e:	e7a0      	b.n	801a252 <_dtoa_r+0x622>
 801a310:	4b6f      	ldr	r3, [pc, #444]	@ (801a4d0 <_dtoa_r+0x8a0>)
 801a312:	2200      	movs	r2, #0
 801a314:	f7e6 f948 	bl	80005a8 <__aeabi_dmul>
 801a318:	2200      	movs	r2, #0
 801a31a:	2300      	movs	r3, #0
 801a31c:	4604      	mov	r4, r0
 801a31e:	460d      	mov	r5, r1
 801a320:	f7e6 fbaa 	bl	8000a78 <__aeabi_dcmpeq>
 801a324:	2800      	cmp	r0, #0
 801a326:	d09f      	beq.n	801a268 <_dtoa_r+0x638>
 801a328:	e7d1      	b.n	801a2ce <_dtoa_r+0x69e>
 801a32a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a32c:	2a00      	cmp	r2, #0
 801a32e:	f000 80ea 	beq.w	801a506 <_dtoa_r+0x8d6>
 801a332:	9a07      	ldr	r2, [sp, #28]
 801a334:	2a01      	cmp	r2, #1
 801a336:	f300 80cd 	bgt.w	801a4d4 <_dtoa_r+0x8a4>
 801a33a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801a33c:	2a00      	cmp	r2, #0
 801a33e:	f000 80c1 	beq.w	801a4c4 <_dtoa_r+0x894>
 801a342:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801a346:	9c08      	ldr	r4, [sp, #32]
 801a348:	9e00      	ldr	r6, [sp, #0]
 801a34a:	9a00      	ldr	r2, [sp, #0]
 801a34c:	441a      	add	r2, r3
 801a34e:	9200      	str	r2, [sp, #0]
 801a350:	9a06      	ldr	r2, [sp, #24]
 801a352:	2101      	movs	r1, #1
 801a354:	441a      	add	r2, r3
 801a356:	4648      	mov	r0, r9
 801a358:	9206      	str	r2, [sp, #24]
 801a35a:	f000 fc2d 	bl	801abb8 <__i2b>
 801a35e:	4605      	mov	r5, r0
 801a360:	b166      	cbz	r6, 801a37c <_dtoa_r+0x74c>
 801a362:	9b06      	ldr	r3, [sp, #24]
 801a364:	2b00      	cmp	r3, #0
 801a366:	dd09      	ble.n	801a37c <_dtoa_r+0x74c>
 801a368:	42b3      	cmp	r3, r6
 801a36a:	9a00      	ldr	r2, [sp, #0]
 801a36c:	bfa8      	it	ge
 801a36e:	4633      	movge	r3, r6
 801a370:	1ad2      	subs	r2, r2, r3
 801a372:	9200      	str	r2, [sp, #0]
 801a374:	9a06      	ldr	r2, [sp, #24]
 801a376:	1af6      	subs	r6, r6, r3
 801a378:	1ad3      	subs	r3, r2, r3
 801a37a:	9306      	str	r3, [sp, #24]
 801a37c:	9b08      	ldr	r3, [sp, #32]
 801a37e:	b30b      	cbz	r3, 801a3c4 <_dtoa_r+0x794>
 801a380:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a382:	2b00      	cmp	r3, #0
 801a384:	f000 80c6 	beq.w	801a514 <_dtoa_r+0x8e4>
 801a388:	2c00      	cmp	r4, #0
 801a38a:	f000 80c0 	beq.w	801a50e <_dtoa_r+0x8de>
 801a38e:	4629      	mov	r1, r5
 801a390:	4622      	mov	r2, r4
 801a392:	4648      	mov	r0, r9
 801a394:	f000 fcc8 	bl	801ad28 <__pow5mult>
 801a398:	9a02      	ldr	r2, [sp, #8]
 801a39a:	4601      	mov	r1, r0
 801a39c:	4605      	mov	r5, r0
 801a39e:	4648      	mov	r0, r9
 801a3a0:	f000 fc20 	bl	801abe4 <__multiply>
 801a3a4:	9902      	ldr	r1, [sp, #8]
 801a3a6:	4680      	mov	r8, r0
 801a3a8:	4648      	mov	r0, r9
 801a3aa:	f000 fb51 	bl	801aa50 <_Bfree>
 801a3ae:	9b08      	ldr	r3, [sp, #32]
 801a3b0:	1b1b      	subs	r3, r3, r4
 801a3b2:	9308      	str	r3, [sp, #32]
 801a3b4:	f000 80b1 	beq.w	801a51a <_dtoa_r+0x8ea>
 801a3b8:	9a08      	ldr	r2, [sp, #32]
 801a3ba:	4641      	mov	r1, r8
 801a3bc:	4648      	mov	r0, r9
 801a3be:	f000 fcb3 	bl	801ad28 <__pow5mult>
 801a3c2:	9002      	str	r0, [sp, #8]
 801a3c4:	2101      	movs	r1, #1
 801a3c6:	4648      	mov	r0, r9
 801a3c8:	f000 fbf6 	bl	801abb8 <__i2b>
 801a3cc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801a3ce:	4604      	mov	r4, r0
 801a3d0:	2b00      	cmp	r3, #0
 801a3d2:	f000 81d8 	beq.w	801a786 <_dtoa_r+0xb56>
 801a3d6:	461a      	mov	r2, r3
 801a3d8:	4601      	mov	r1, r0
 801a3da:	4648      	mov	r0, r9
 801a3dc:	f000 fca4 	bl	801ad28 <__pow5mult>
 801a3e0:	9b07      	ldr	r3, [sp, #28]
 801a3e2:	2b01      	cmp	r3, #1
 801a3e4:	4604      	mov	r4, r0
 801a3e6:	f300 809f 	bgt.w	801a528 <_dtoa_r+0x8f8>
 801a3ea:	9b04      	ldr	r3, [sp, #16]
 801a3ec:	2b00      	cmp	r3, #0
 801a3ee:	f040 8097 	bne.w	801a520 <_dtoa_r+0x8f0>
 801a3f2:	9b05      	ldr	r3, [sp, #20]
 801a3f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801a3f8:	2b00      	cmp	r3, #0
 801a3fa:	f040 8093 	bne.w	801a524 <_dtoa_r+0x8f4>
 801a3fe:	9b05      	ldr	r3, [sp, #20]
 801a400:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801a404:	0d1b      	lsrs	r3, r3, #20
 801a406:	051b      	lsls	r3, r3, #20
 801a408:	b133      	cbz	r3, 801a418 <_dtoa_r+0x7e8>
 801a40a:	9b00      	ldr	r3, [sp, #0]
 801a40c:	3301      	adds	r3, #1
 801a40e:	9300      	str	r3, [sp, #0]
 801a410:	9b06      	ldr	r3, [sp, #24]
 801a412:	3301      	adds	r3, #1
 801a414:	9306      	str	r3, [sp, #24]
 801a416:	2301      	movs	r3, #1
 801a418:	9308      	str	r3, [sp, #32]
 801a41a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801a41c:	2b00      	cmp	r3, #0
 801a41e:	f000 81b8 	beq.w	801a792 <_dtoa_r+0xb62>
 801a422:	6923      	ldr	r3, [r4, #16]
 801a424:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801a428:	6918      	ldr	r0, [r3, #16]
 801a42a:	f000 fb79 	bl	801ab20 <__hi0bits>
 801a42e:	f1c0 0020 	rsb	r0, r0, #32
 801a432:	9b06      	ldr	r3, [sp, #24]
 801a434:	4418      	add	r0, r3
 801a436:	f010 001f 	ands.w	r0, r0, #31
 801a43a:	f000 8082 	beq.w	801a542 <_dtoa_r+0x912>
 801a43e:	f1c0 0320 	rsb	r3, r0, #32
 801a442:	2b04      	cmp	r3, #4
 801a444:	dd73      	ble.n	801a52e <_dtoa_r+0x8fe>
 801a446:	9b00      	ldr	r3, [sp, #0]
 801a448:	f1c0 001c 	rsb	r0, r0, #28
 801a44c:	4403      	add	r3, r0
 801a44e:	9300      	str	r3, [sp, #0]
 801a450:	9b06      	ldr	r3, [sp, #24]
 801a452:	4403      	add	r3, r0
 801a454:	4406      	add	r6, r0
 801a456:	9306      	str	r3, [sp, #24]
 801a458:	9b00      	ldr	r3, [sp, #0]
 801a45a:	2b00      	cmp	r3, #0
 801a45c:	dd05      	ble.n	801a46a <_dtoa_r+0x83a>
 801a45e:	9902      	ldr	r1, [sp, #8]
 801a460:	461a      	mov	r2, r3
 801a462:	4648      	mov	r0, r9
 801a464:	f000 fcba 	bl	801addc <__lshift>
 801a468:	9002      	str	r0, [sp, #8]
 801a46a:	9b06      	ldr	r3, [sp, #24]
 801a46c:	2b00      	cmp	r3, #0
 801a46e:	dd05      	ble.n	801a47c <_dtoa_r+0x84c>
 801a470:	4621      	mov	r1, r4
 801a472:	461a      	mov	r2, r3
 801a474:	4648      	mov	r0, r9
 801a476:	f000 fcb1 	bl	801addc <__lshift>
 801a47a:	4604      	mov	r4, r0
 801a47c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a47e:	2b00      	cmp	r3, #0
 801a480:	d061      	beq.n	801a546 <_dtoa_r+0x916>
 801a482:	9802      	ldr	r0, [sp, #8]
 801a484:	4621      	mov	r1, r4
 801a486:	f000 fd15 	bl	801aeb4 <__mcmp>
 801a48a:	2800      	cmp	r0, #0
 801a48c:	da5b      	bge.n	801a546 <_dtoa_r+0x916>
 801a48e:	2300      	movs	r3, #0
 801a490:	9902      	ldr	r1, [sp, #8]
 801a492:	220a      	movs	r2, #10
 801a494:	4648      	mov	r0, r9
 801a496:	f000 fafd 	bl	801aa94 <__multadd>
 801a49a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a49c:	9002      	str	r0, [sp, #8]
 801a49e:	f107 38ff 	add.w	r8, r7, #4294967295
 801a4a2:	2b00      	cmp	r3, #0
 801a4a4:	f000 8177 	beq.w	801a796 <_dtoa_r+0xb66>
 801a4a8:	4629      	mov	r1, r5
 801a4aa:	2300      	movs	r3, #0
 801a4ac:	220a      	movs	r2, #10
 801a4ae:	4648      	mov	r0, r9
 801a4b0:	f000 faf0 	bl	801aa94 <__multadd>
 801a4b4:	f1bb 0f00 	cmp.w	fp, #0
 801a4b8:	4605      	mov	r5, r0
 801a4ba:	dc6f      	bgt.n	801a59c <_dtoa_r+0x96c>
 801a4bc:	9b07      	ldr	r3, [sp, #28]
 801a4be:	2b02      	cmp	r3, #2
 801a4c0:	dc49      	bgt.n	801a556 <_dtoa_r+0x926>
 801a4c2:	e06b      	b.n	801a59c <_dtoa_r+0x96c>
 801a4c4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801a4c6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801a4ca:	e73c      	b.n	801a346 <_dtoa_r+0x716>
 801a4cc:	3fe00000 	.word	0x3fe00000
 801a4d0:	40240000 	.word	0x40240000
 801a4d4:	9b03      	ldr	r3, [sp, #12]
 801a4d6:	1e5c      	subs	r4, r3, #1
 801a4d8:	9b08      	ldr	r3, [sp, #32]
 801a4da:	42a3      	cmp	r3, r4
 801a4dc:	db09      	blt.n	801a4f2 <_dtoa_r+0x8c2>
 801a4de:	1b1c      	subs	r4, r3, r4
 801a4e0:	9b03      	ldr	r3, [sp, #12]
 801a4e2:	2b00      	cmp	r3, #0
 801a4e4:	f6bf af30 	bge.w	801a348 <_dtoa_r+0x718>
 801a4e8:	9b00      	ldr	r3, [sp, #0]
 801a4ea:	9a03      	ldr	r2, [sp, #12]
 801a4ec:	1a9e      	subs	r6, r3, r2
 801a4ee:	2300      	movs	r3, #0
 801a4f0:	e72b      	b.n	801a34a <_dtoa_r+0x71a>
 801a4f2:	9b08      	ldr	r3, [sp, #32]
 801a4f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a4f6:	9408      	str	r4, [sp, #32]
 801a4f8:	1ae3      	subs	r3, r4, r3
 801a4fa:	441a      	add	r2, r3
 801a4fc:	9e00      	ldr	r6, [sp, #0]
 801a4fe:	9b03      	ldr	r3, [sp, #12]
 801a500:	920d      	str	r2, [sp, #52]	@ 0x34
 801a502:	2400      	movs	r4, #0
 801a504:	e721      	b.n	801a34a <_dtoa_r+0x71a>
 801a506:	9c08      	ldr	r4, [sp, #32]
 801a508:	9e00      	ldr	r6, [sp, #0]
 801a50a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801a50c:	e728      	b.n	801a360 <_dtoa_r+0x730>
 801a50e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801a512:	e751      	b.n	801a3b8 <_dtoa_r+0x788>
 801a514:	9a08      	ldr	r2, [sp, #32]
 801a516:	9902      	ldr	r1, [sp, #8]
 801a518:	e750      	b.n	801a3bc <_dtoa_r+0x78c>
 801a51a:	f8cd 8008 	str.w	r8, [sp, #8]
 801a51e:	e751      	b.n	801a3c4 <_dtoa_r+0x794>
 801a520:	2300      	movs	r3, #0
 801a522:	e779      	b.n	801a418 <_dtoa_r+0x7e8>
 801a524:	9b04      	ldr	r3, [sp, #16]
 801a526:	e777      	b.n	801a418 <_dtoa_r+0x7e8>
 801a528:	2300      	movs	r3, #0
 801a52a:	9308      	str	r3, [sp, #32]
 801a52c:	e779      	b.n	801a422 <_dtoa_r+0x7f2>
 801a52e:	d093      	beq.n	801a458 <_dtoa_r+0x828>
 801a530:	9a00      	ldr	r2, [sp, #0]
 801a532:	331c      	adds	r3, #28
 801a534:	441a      	add	r2, r3
 801a536:	9200      	str	r2, [sp, #0]
 801a538:	9a06      	ldr	r2, [sp, #24]
 801a53a:	441a      	add	r2, r3
 801a53c:	441e      	add	r6, r3
 801a53e:	9206      	str	r2, [sp, #24]
 801a540:	e78a      	b.n	801a458 <_dtoa_r+0x828>
 801a542:	4603      	mov	r3, r0
 801a544:	e7f4      	b.n	801a530 <_dtoa_r+0x900>
 801a546:	9b03      	ldr	r3, [sp, #12]
 801a548:	2b00      	cmp	r3, #0
 801a54a:	46b8      	mov	r8, r7
 801a54c:	dc20      	bgt.n	801a590 <_dtoa_r+0x960>
 801a54e:	469b      	mov	fp, r3
 801a550:	9b07      	ldr	r3, [sp, #28]
 801a552:	2b02      	cmp	r3, #2
 801a554:	dd1e      	ble.n	801a594 <_dtoa_r+0x964>
 801a556:	f1bb 0f00 	cmp.w	fp, #0
 801a55a:	f47f adb1 	bne.w	801a0c0 <_dtoa_r+0x490>
 801a55e:	4621      	mov	r1, r4
 801a560:	465b      	mov	r3, fp
 801a562:	2205      	movs	r2, #5
 801a564:	4648      	mov	r0, r9
 801a566:	f000 fa95 	bl	801aa94 <__multadd>
 801a56a:	4601      	mov	r1, r0
 801a56c:	4604      	mov	r4, r0
 801a56e:	9802      	ldr	r0, [sp, #8]
 801a570:	f000 fca0 	bl	801aeb4 <__mcmp>
 801a574:	2800      	cmp	r0, #0
 801a576:	f77f ada3 	ble.w	801a0c0 <_dtoa_r+0x490>
 801a57a:	4656      	mov	r6, sl
 801a57c:	2331      	movs	r3, #49	@ 0x31
 801a57e:	f806 3b01 	strb.w	r3, [r6], #1
 801a582:	f108 0801 	add.w	r8, r8, #1
 801a586:	e59f      	b.n	801a0c8 <_dtoa_r+0x498>
 801a588:	9c03      	ldr	r4, [sp, #12]
 801a58a:	46b8      	mov	r8, r7
 801a58c:	4625      	mov	r5, r4
 801a58e:	e7f4      	b.n	801a57a <_dtoa_r+0x94a>
 801a590:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801a594:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a596:	2b00      	cmp	r3, #0
 801a598:	f000 8101 	beq.w	801a79e <_dtoa_r+0xb6e>
 801a59c:	2e00      	cmp	r6, #0
 801a59e:	dd05      	ble.n	801a5ac <_dtoa_r+0x97c>
 801a5a0:	4629      	mov	r1, r5
 801a5a2:	4632      	mov	r2, r6
 801a5a4:	4648      	mov	r0, r9
 801a5a6:	f000 fc19 	bl	801addc <__lshift>
 801a5aa:	4605      	mov	r5, r0
 801a5ac:	9b08      	ldr	r3, [sp, #32]
 801a5ae:	2b00      	cmp	r3, #0
 801a5b0:	d05c      	beq.n	801a66c <_dtoa_r+0xa3c>
 801a5b2:	6869      	ldr	r1, [r5, #4]
 801a5b4:	4648      	mov	r0, r9
 801a5b6:	f000 fa0b 	bl	801a9d0 <_Balloc>
 801a5ba:	4606      	mov	r6, r0
 801a5bc:	b928      	cbnz	r0, 801a5ca <_dtoa_r+0x99a>
 801a5be:	4b82      	ldr	r3, [pc, #520]	@ (801a7c8 <_dtoa_r+0xb98>)
 801a5c0:	4602      	mov	r2, r0
 801a5c2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801a5c6:	f7ff bb4a 	b.w	8019c5e <_dtoa_r+0x2e>
 801a5ca:	692a      	ldr	r2, [r5, #16]
 801a5cc:	3202      	adds	r2, #2
 801a5ce:	0092      	lsls	r2, r2, #2
 801a5d0:	f105 010c 	add.w	r1, r5, #12
 801a5d4:	300c      	adds	r0, #12
 801a5d6:	f7ff fa92 	bl	8019afe <memcpy>
 801a5da:	2201      	movs	r2, #1
 801a5dc:	4631      	mov	r1, r6
 801a5de:	4648      	mov	r0, r9
 801a5e0:	f000 fbfc 	bl	801addc <__lshift>
 801a5e4:	f10a 0301 	add.w	r3, sl, #1
 801a5e8:	9300      	str	r3, [sp, #0]
 801a5ea:	eb0a 030b 	add.w	r3, sl, fp
 801a5ee:	9308      	str	r3, [sp, #32]
 801a5f0:	9b04      	ldr	r3, [sp, #16]
 801a5f2:	f003 0301 	and.w	r3, r3, #1
 801a5f6:	462f      	mov	r7, r5
 801a5f8:	9306      	str	r3, [sp, #24]
 801a5fa:	4605      	mov	r5, r0
 801a5fc:	9b00      	ldr	r3, [sp, #0]
 801a5fe:	9802      	ldr	r0, [sp, #8]
 801a600:	4621      	mov	r1, r4
 801a602:	f103 3bff 	add.w	fp, r3, #4294967295
 801a606:	f7ff fa88 	bl	8019b1a <quorem>
 801a60a:	4603      	mov	r3, r0
 801a60c:	3330      	adds	r3, #48	@ 0x30
 801a60e:	9003      	str	r0, [sp, #12]
 801a610:	4639      	mov	r1, r7
 801a612:	9802      	ldr	r0, [sp, #8]
 801a614:	9309      	str	r3, [sp, #36]	@ 0x24
 801a616:	f000 fc4d 	bl	801aeb4 <__mcmp>
 801a61a:	462a      	mov	r2, r5
 801a61c:	9004      	str	r0, [sp, #16]
 801a61e:	4621      	mov	r1, r4
 801a620:	4648      	mov	r0, r9
 801a622:	f000 fc63 	bl	801aeec <__mdiff>
 801a626:	68c2      	ldr	r2, [r0, #12]
 801a628:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a62a:	4606      	mov	r6, r0
 801a62c:	bb02      	cbnz	r2, 801a670 <_dtoa_r+0xa40>
 801a62e:	4601      	mov	r1, r0
 801a630:	9802      	ldr	r0, [sp, #8]
 801a632:	f000 fc3f 	bl	801aeb4 <__mcmp>
 801a636:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a638:	4602      	mov	r2, r0
 801a63a:	4631      	mov	r1, r6
 801a63c:	4648      	mov	r0, r9
 801a63e:	920c      	str	r2, [sp, #48]	@ 0x30
 801a640:	9309      	str	r3, [sp, #36]	@ 0x24
 801a642:	f000 fa05 	bl	801aa50 <_Bfree>
 801a646:	9b07      	ldr	r3, [sp, #28]
 801a648:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801a64a:	9e00      	ldr	r6, [sp, #0]
 801a64c:	ea42 0103 	orr.w	r1, r2, r3
 801a650:	9b06      	ldr	r3, [sp, #24]
 801a652:	4319      	orrs	r1, r3
 801a654:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a656:	d10d      	bne.n	801a674 <_dtoa_r+0xa44>
 801a658:	2b39      	cmp	r3, #57	@ 0x39
 801a65a:	d027      	beq.n	801a6ac <_dtoa_r+0xa7c>
 801a65c:	9a04      	ldr	r2, [sp, #16]
 801a65e:	2a00      	cmp	r2, #0
 801a660:	dd01      	ble.n	801a666 <_dtoa_r+0xa36>
 801a662:	9b03      	ldr	r3, [sp, #12]
 801a664:	3331      	adds	r3, #49	@ 0x31
 801a666:	f88b 3000 	strb.w	r3, [fp]
 801a66a:	e52e      	b.n	801a0ca <_dtoa_r+0x49a>
 801a66c:	4628      	mov	r0, r5
 801a66e:	e7b9      	b.n	801a5e4 <_dtoa_r+0x9b4>
 801a670:	2201      	movs	r2, #1
 801a672:	e7e2      	b.n	801a63a <_dtoa_r+0xa0a>
 801a674:	9904      	ldr	r1, [sp, #16]
 801a676:	2900      	cmp	r1, #0
 801a678:	db04      	blt.n	801a684 <_dtoa_r+0xa54>
 801a67a:	9807      	ldr	r0, [sp, #28]
 801a67c:	4301      	orrs	r1, r0
 801a67e:	9806      	ldr	r0, [sp, #24]
 801a680:	4301      	orrs	r1, r0
 801a682:	d120      	bne.n	801a6c6 <_dtoa_r+0xa96>
 801a684:	2a00      	cmp	r2, #0
 801a686:	ddee      	ble.n	801a666 <_dtoa_r+0xa36>
 801a688:	9902      	ldr	r1, [sp, #8]
 801a68a:	9300      	str	r3, [sp, #0]
 801a68c:	2201      	movs	r2, #1
 801a68e:	4648      	mov	r0, r9
 801a690:	f000 fba4 	bl	801addc <__lshift>
 801a694:	4621      	mov	r1, r4
 801a696:	9002      	str	r0, [sp, #8]
 801a698:	f000 fc0c 	bl	801aeb4 <__mcmp>
 801a69c:	2800      	cmp	r0, #0
 801a69e:	9b00      	ldr	r3, [sp, #0]
 801a6a0:	dc02      	bgt.n	801a6a8 <_dtoa_r+0xa78>
 801a6a2:	d1e0      	bne.n	801a666 <_dtoa_r+0xa36>
 801a6a4:	07da      	lsls	r2, r3, #31
 801a6a6:	d5de      	bpl.n	801a666 <_dtoa_r+0xa36>
 801a6a8:	2b39      	cmp	r3, #57	@ 0x39
 801a6aa:	d1da      	bne.n	801a662 <_dtoa_r+0xa32>
 801a6ac:	2339      	movs	r3, #57	@ 0x39
 801a6ae:	f88b 3000 	strb.w	r3, [fp]
 801a6b2:	4633      	mov	r3, r6
 801a6b4:	461e      	mov	r6, r3
 801a6b6:	3b01      	subs	r3, #1
 801a6b8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801a6bc:	2a39      	cmp	r2, #57	@ 0x39
 801a6be:	d04e      	beq.n	801a75e <_dtoa_r+0xb2e>
 801a6c0:	3201      	adds	r2, #1
 801a6c2:	701a      	strb	r2, [r3, #0]
 801a6c4:	e501      	b.n	801a0ca <_dtoa_r+0x49a>
 801a6c6:	2a00      	cmp	r2, #0
 801a6c8:	dd03      	ble.n	801a6d2 <_dtoa_r+0xaa2>
 801a6ca:	2b39      	cmp	r3, #57	@ 0x39
 801a6cc:	d0ee      	beq.n	801a6ac <_dtoa_r+0xa7c>
 801a6ce:	3301      	adds	r3, #1
 801a6d0:	e7c9      	b.n	801a666 <_dtoa_r+0xa36>
 801a6d2:	9a00      	ldr	r2, [sp, #0]
 801a6d4:	9908      	ldr	r1, [sp, #32]
 801a6d6:	f802 3c01 	strb.w	r3, [r2, #-1]
 801a6da:	428a      	cmp	r2, r1
 801a6dc:	d028      	beq.n	801a730 <_dtoa_r+0xb00>
 801a6de:	9902      	ldr	r1, [sp, #8]
 801a6e0:	2300      	movs	r3, #0
 801a6e2:	220a      	movs	r2, #10
 801a6e4:	4648      	mov	r0, r9
 801a6e6:	f000 f9d5 	bl	801aa94 <__multadd>
 801a6ea:	42af      	cmp	r7, r5
 801a6ec:	9002      	str	r0, [sp, #8]
 801a6ee:	f04f 0300 	mov.w	r3, #0
 801a6f2:	f04f 020a 	mov.w	r2, #10
 801a6f6:	4639      	mov	r1, r7
 801a6f8:	4648      	mov	r0, r9
 801a6fa:	d107      	bne.n	801a70c <_dtoa_r+0xadc>
 801a6fc:	f000 f9ca 	bl	801aa94 <__multadd>
 801a700:	4607      	mov	r7, r0
 801a702:	4605      	mov	r5, r0
 801a704:	9b00      	ldr	r3, [sp, #0]
 801a706:	3301      	adds	r3, #1
 801a708:	9300      	str	r3, [sp, #0]
 801a70a:	e777      	b.n	801a5fc <_dtoa_r+0x9cc>
 801a70c:	f000 f9c2 	bl	801aa94 <__multadd>
 801a710:	4629      	mov	r1, r5
 801a712:	4607      	mov	r7, r0
 801a714:	2300      	movs	r3, #0
 801a716:	220a      	movs	r2, #10
 801a718:	4648      	mov	r0, r9
 801a71a:	f000 f9bb 	bl	801aa94 <__multadd>
 801a71e:	4605      	mov	r5, r0
 801a720:	e7f0      	b.n	801a704 <_dtoa_r+0xad4>
 801a722:	f1bb 0f00 	cmp.w	fp, #0
 801a726:	bfcc      	ite	gt
 801a728:	465e      	movgt	r6, fp
 801a72a:	2601      	movle	r6, #1
 801a72c:	4456      	add	r6, sl
 801a72e:	2700      	movs	r7, #0
 801a730:	9902      	ldr	r1, [sp, #8]
 801a732:	9300      	str	r3, [sp, #0]
 801a734:	2201      	movs	r2, #1
 801a736:	4648      	mov	r0, r9
 801a738:	f000 fb50 	bl	801addc <__lshift>
 801a73c:	4621      	mov	r1, r4
 801a73e:	9002      	str	r0, [sp, #8]
 801a740:	f000 fbb8 	bl	801aeb4 <__mcmp>
 801a744:	2800      	cmp	r0, #0
 801a746:	dcb4      	bgt.n	801a6b2 <_dtoa_r+0xa82>
 801a748:	d102      	bne.n	801a750 <_dtoa_r+0xb20>
 801a74a:	9b00      	ldr	r3, [sp, #0]
 801a74c:	07db      	lsls	r3, r3, #31
 801a74e:	d4b0      	bmi.n	801a6b2 <_dtoa_r+0xa82>
 801a750:	4633      	mov	r3, r6
 801a752:	461e      	mov	r6, r3
 801a754:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a758:	2a30      	cmp	r2, #48	@ 0x30
 801a75a:	d0fa      	beq.n	801a752 <_dtoa_r+0xb22>
 801a75c:	e4b5      	b.n	801a0ca <_dtoa_r+0x49a>
 801a75e:	459a      	cmp	sl, r3
 801a760:	d1a8      	bne.n	801a6b4 <_dtoa_r+0xa84>
 801a762:	2331      	movs	r3, #49	@ 0x31
 801a764:	f108 0801 	add.w	r8, r8, #1
 801a768:	f88a 3000 	strb.w	r3, [sl]
 801a76c:	e4ad      	b.n	801a0ca <_dtoa_r+0x49a>
 801a76e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801a770:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801a7cc <_dtoa_r+0xb9c>
 801a774:	b11b      	cbz	r3, 801a77e <_dtoa_r+0xb4e>
 801a776:	f10a 0308 	add.w	r3, sl, #8
 801a77a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801a77c:	6013      	str	r3, [r2, #0]
 801a77e:	4650      	mov	r0, sl
 801a780:	b017      	add	sp, #92	@ 0x5c
 801a782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a786:	9b07      	ldr	r3, [sp, #28]
 801a788:	2b01      	cmp	r3, #1
 801a78a:	f77f ae2e 	ble.w	801a3ea <_dtoa_r+0x7ba>
 801a78e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801a790:	9308      	str	r3, [sp, #32]
 801a792:	2001      	movs	r0, #1
 801a794:	e64d      	b.n	801a432 <_dtoa_r+0x802>
 801a796:	f1bb 0f00 	cmp.w	fp, #0
 801a79a:	f77f aed9 	ble.w	801a550 <_dtoa_r+0x920>
 801a79e:	4656      	mov	r6, sl
 801a7a0:	9802      	ldr	r0, [sp, #8]
 801a7a2:	4621      	mov	r1, r4
 801a7a4:	f7ff f9b9 	bl	8019b1a <quorem>
 801a7a8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801a7ac:	f806 3b01 	strb.w	r3, [r6], #1
 801a7b0:	eba6 020a 	sub.w	r2, r6, sl
 801a7b4:	4593      	cmp	fp, r2
 801a7b6:	ddb4      	ble.n	801a722 <_dtoa_r+0xaf2>
 801a7b8:	9902      	ldr	r1, [sp, #8]
 801a7ba:	2300      	movs	r3, #0
 801a7bc:	220a      	movs	r2, #10
 801a7be:	4648      	mov	r0, r9
 801a7c0:	f000 f968 	bl	801aa94 <__multadd>
 801a7c4:	9002      	str	r0, [sp, #8]
 801a7c6:	e7eb      	b.n	801a7a0 <_dtoa_r+0xb70>
 801a7c8:	0801c0d0 	.word	0x0801c0d0
 801a7cc:	0801c054 	.word	0x0801c054

0801a7d0 <_free_r>:
 801a7d0:	b538      	push	{r3, r4, r5, lr}
 801a7d2:	4605      	mov	r5, r0
 801a7d4:	2900      	cmp	r1, #0
 801a7d6:	d041      	beq.n	801a85c <_free_r+0x8c>
 801a7d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a7dc:	1f0c      	subs	r4, r1, #4
 801a7de:	2b00      	cmp	r3, #0
 801a7e0:	bfb8      	it	lt
 801a7e2:	18e4      	addlt	r4, r4, r3
 801a7e4:	f000 f8e8 	bl	801a9b8 <__malloc_lock>
 801a7e8:	4a1d      	ldr	r2, [pc, #116]	@ (801a860 <_free_r+0x90>)
 801a7ea:	6813      	ldr	r3, [r2, #0]
 801a7ec:	b933      	cbnz	r3, 801a7fc <_free_r+0x2c>
 801a7ee:	6063      	str	r3, [r4, #4]
 801a7f0:	6014      	str	r4, [r2, #0]
 801a7f2:	4628      	mov	r0, r5
 801a7f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a7f8:	f000 b8e4 	b.w	801a9c4 <__malloc_unlock>
 801a7fc:	42a3      	cmp	r3, r4
 801a7fe:	d908      	bls.n	801a812 <_free_r+0x42>
 801a800:	6820      	ldr	r0, [r4, #0]
 801a802:	1821      	adds	r1, r4, r0
 801a804:	428b      	cmp	r3, r1
 801a806:	bf01      	itttt	eq
 801a808:	6819      	ldreq	r1, [r3, #0]
 801a80a:	685b      	ldreq	r3, [r3, #4]
 801a80c:	1809      	addeq	r1, r1, r0
 801a80e:	6021      	streq	r1, [r4, #0]
 801a810:	e7ed      	b.n	801a7ee <_free_r+0x1e>
 801a812:	461a      	mov	r2, r3
 801a814:	685b      	ldr	r3, [r3, #4]
 801a816:	b10b      	cbz	r3, 801a81c <_free_r+0x4c>
 801a818:	42a3      	cmp	r3, r4
 801a81a:	d9fa      	bls.n	801a812 <_free_r+0x42>
 801a81c:	6811      	ldr	r1, [r2, #0]
 801a81e:	1850      	adds	r0, r2, r1
 801a820:	42a0      	cmp	r0, r4
 801a822:	d10b      	bne.n	801a83c <_free_r+0x6c>
 801a824:	6820      	ldr	r0, [r4, #0]
 801a826:	4401      	add	r1, r0
 801a828:	1850      	adds	r0, r2, r1
 801a82a:	4283      	cmp	r3, r0
 801a82c:	6011      	str	r1, [r2, #0]
 801a82e:	d1e0      	bne.n	801a7f2 <_free_r+0x22>
 801a830:	6818      	ldr	r0, [r3, #0]
 801a832:	685b      	ldr	r3, [r3, #4]
 801a834:	6053      	str	r3, [r2, #4]
 801a836:	4408      	add	r0, r1
 801a838:	6010      	str	r0, [r2, #0]
 801a83a:	e7da      	b.n	801a7f2 <_free_r+0x22>
 801a83c:	d902      	bls.n	801a844 <_free_r+0x74>
 801a83e:	230c      	movs	r3, #12
 801a840:	602b      	str	r3, [r5, #0]
 801a842:	e7d6      	b.n	801a7f2 <_free_r+0x22>
 801a844:	6820      	ldr	r0, [r4, #0]
 801a846:	1821      	adds	r1, r4, r0
 801a848:	428b      	cmp	r3, r1
 801a84a:	bf04      	itt	eq
 801a84c:	6819      	ldreq	r1, [r3, #0]
 801a84e:	685b      	ldreq	r3, [r3, #4]
 801a850:	6063      	str	r3, [r4, #4]
 801a852:	bf04      	itt	eq
 801a854:	1809      	addeq	r1, r1, r0
 801a856:	6021      	streq	r1, [r4, #0]
 801a858:	6054      	str	r4, [r2, #4]
 801a85a:	e7ca      	b.n	801a7f2 <_free_r+0x22>
 801a85c:	bd38      	pop	{r3, r4, r5, pc}
 801a85e:	bf00      	nop
 801a860:	20011828 	.word	0x20011828

0801a864 <malloc>:
 801a864:	4b02      	ldr	r3, [pc, #8]	@ (801a870 <malloc+0xc>)
 801a866:	4601      	mov	r1, r0
 801a868:	6818      	ldr	r0, [r3, #0]
 801a86a:	f000 b825 	b.w	801a8b8 <_malloc_r>
 801a86e:	bf00      	nop
 801a870:	20000154 	.word	0x20000154

0801a874 <sbrk_aligned>:
 801a874:	b570      	push	{r4, r5, r6, lr}
 801a876:	4e0f      	ldr	r6, [pc, #60]	@ (801a8b4 <sbrk_aligned+0x40>)
 801a878:	460c      	mov	r4, r1
 801a87a:	6831      	ldr	r1, [r6, #0]
 801a87c:	4605      	mov	r5, r0
 801a87e:	b911      	cbnz	r1, 801a886 <sbrk_aligned+0x12>
 801a880:	f001 f814 	bl	801b8ac <_sbrk_r>
 801a884:	6030      	str	r0, [r6, #0]
 801a886:	4621      	mov	r1, r4
 801a888:	4628      	mov	r0, r5
 801a88a:	f001 f80f 	bl	801b8ac <_sbrk_r>
 801a88e:	1c43      	adds	r3, r0, #1
 801a890:	d103      	bne.n	801a89a <sbrk_aligned+0x26>
 801a892:	f04f 34ff 	mov.w	r4, #4294967295
 801a896:	4620      	mov	r0, r4
 801a898:	bd70      	pop	{r4, r5, r6, pc}
 801a89a:	1cc4      	adds	r4, r0, #3
 801a89c:	f024 0403 	bic.w	r4, r4, #3
 801a8a0:	42a0      	cmp	r0, r4
 801a8a2:	d0f8      	beq.n	801a896 <sbrk_aligned+0x22>
 801a8a4:	1a21      	subs	r1, r4, r0
 801a8a6:	4628      	mov	r0, r5
 801a8a8:	f001 f800 	bl	801b8ac <_sbrk_r>
 801a8ac:	3001      	adds	r0, #1
 801a8ae:	d1f2      	bne.n	801a896 <sbrk_aligned+0x22>
 801a8b0:	e7ef      	b.n	801a892 <sbrk_aligned+0x1e>
 801a8b2:	bf00      	nop
 801a8b4:	20011824 	.word	0x20011824

0801a8b8 <_malloc_r>:
 801a8b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a8bc:	1ccd      	adds	r5, r1, #3
 801a8be:	f025 0503 	bic.w	r5, r5, #3
 801a8c2:	3508      	adds	r5, #8
 801a8c4:	2d0c      	cmp	r5, #12
 801a8c6:	bf38      	it	cc
 801a8c8:	250c      	movcc	r5, #12
 801a8ca:	2d00      	cmp	r5, #0
 801a8cc:	4606      	mov	r6, r0
 801a8ce:	db01      	blt.n	801a8d4 <_malloc_r+0x1c>
 801a8d0:	42a9      	cmp	r1, r5
 801a8d2:	d904      	bls.n	801a8de <_malloc_r+0x26>
 801a8d4:	230c      	movs	r3, #12
 801a8d6:	6033      	str	r3, [r6, #0]
 801a8d8:	2000      	movs	r0, #0
 801a8da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a8de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801a9b4 <_malloc_r+0xfc>
 801a8e2:	f000 f869 	bl	801a9b8 <__malloc_lock>
 801a8e6:	f8d8 3000 	ldr.w	r3, [r8]
 801a8ea:	461c      	mov	r4, r3
 801a8ec:	bb44      	cbnz	r4, 801a940 <_malloc_r+0x88>
 801a8ee:	4629      	mov	r1, r5
 801a8f0:	4630      	mov	r0, r6
 801a8f2:	f7ff ffbf 	bl	801a874 <sbrk_aligned>
 801a8f6:	1c43      	adds	r3, r0, #1
 801a8f8:	4604      	mov	r4, r0
 801a8fa:	d158      	bne.n	801a9ae <_malloc_r+0xf6>
 801a8fc:	f8d8 4000 	ldr.w	r4, [r8]
 801a900:	4627      	mov	r7, r4
 801a902:	2f00      	cmp	r7, #0
 801a904:	d143      	bne.n	801a98e <_malloc_r+0xd6>
 801a906:	2c00      	cmp	r4, #0
 801a908:	d04b      	beq.n	801a9a2 <_malloc_r+0xea>
 801a90a:	6823      	ldr	r3, [r4, #0]
 801a90c:	4639      	mov	r1, r7
 801a90e:	4630      	mov	r0, r6
 801a910:	eb04 0903 	add.w	r9, r4, r3
 801a914:	f000 ffca 	bl	801b8ac <_sbrk_r>
 801a918:	4581      	cmp	r9, r0
 801a91a:	d142      	bne.n	801a9a2 <_malloc_r+0xea>
 801a91c:	6821      	ldr	r1, [r4, #0]
 801a91e:	1a6d      	subs	r5, r5, r1
 801a920:	4629      	mov	r1, r5
 801a922:	4630      	mov	r0, r6
 801a924:	f7ff ffa6 	bl	801a874 <sbrk_aligned>
 801a928:	3001      	adds	r0, #1
 801a92a:	d03a      	beq.n	801a9a2 <_malloc_r+0xea>
 801a92c:	6823      	ldr	r3, [r4, #0]
 801a92e:	442b      	add	r3, r5
 801a930:	6023      	str	r3, [r4, #0]
 801a932:	f8d8 3000 	ldr.w	r3, [r8]
 801a936:	685a      	ldr	r2, [r3, #4]
 801a938:	bb62      	cbnz	r2, 801a994 <_malloc_r+0xdc>
 801a93a:	f8c8 7000 	str.w	r7, [r8]
 801a93e:	e00f      	b.n	801a960 <_malloc_r+0xa8>
 801a940:	6822      	ldr	r2, [r4, #0]
 801a942:	1b52      	subs	r2, r2, r5
 801a944:	d420      	bmi.n	801a988 <_malloc_r+0xd0>
 801a946:	2a0b      	cmp	r2, #11
 801a948:	d917      	bls.n	801a97a <_malloc_r+0xc2>
 801a94a:	1961      	adds	r1, r4, r5
 801a94c:	42a3      	cmp	r3, r4
 801a94e:	6025      	str	r5, [r4, #0]
 801a950:	bf18      	it	ne
 801a952:	6059      	strne	r1, [r3, #4]
 801a954:	6863      	ldr	r3, [r4, #4]
 801a956:	bf08      	it	eq
 801a958:	f8c8 1000 	streq.w	r1, [r8]
 801a95c:	5162      	str	r2, [r4, r5]
 801a95e:	604b      	str	r3, [r1, #4]
 801a960:	4630      	mov	r0, r6
 801a962:	f000 f82f 	bl	801a9c4 <__malloc_unlock>
 801a966:	f104 000b 	add.w	r0, r4, #11
 801a96a:	1d23      	adds	r3, r4, #4
 801a96c:	f020 0007 	bic.w	r0, r0, #7
 801a970:	1ac2      	subs	r2, r0, r3
 801a972:	bf1c      	itt	ne
 801a974:	1a1b      	subne	r3, r3, r0
 801a976:	50a3      	strne	r3, [r4, r2]
 801a978:	e7af      	b.n	801a8da <_malloc_r+0x22>
 801a97a:	6862      	ldr	r2, [r4, #4]
 801a97c:	42a3      	cmp	r3, r4
 801a97e:	bf0c      	ite	eq
 801a980:	f8c8 2000 	streq.w	r2, [r8]
 801a984:	605a      	strne	r2, [r3, #4]
 801a986:	e7eb      	b.n	801a960 <_malloc_r+0xa8>
 801a988:	4623      	mov	r3, r4
 801a98a:	6864      	ldr	r4, [r4, #4]
 801a98c:	e7ae      	b.n	801a8ec <_malloc_r+0x34>
 801a98e:	463c      	mov	r4, r7
 801a990:	687f      	ldr	r7, [r7, #4]
 801a992:	e7b6      	b.n	801a902 <_malloc_r+0x4a>
 801a994:	461a      	mov	r2, r3
 801a996:	685b      	ldr	r3, [r3, #4]
 801a998:	42a3      	cmp	r3, r4
 801a99a:	d1fb      	bne.n	801a994 <_malloc_r+0xdc>
 801a99c:	2300      	movs	r3, #0
 801a99e:	6053      	str	r3, [r2, #4]
 801a9a0:	e7de      	b.n	801a960 <_malloc_r+0xa8>
 801a9a2:	230c      	movs	r3, #12
 801a9a4:	6033      	str	r3, [r6, #0]
 801a9a6:	4630      	mov	r0, r6
 801a9a8:	f000 f80c 	bl	801a9c4 <__malloc_unlock>
 801a9ac:	e794      	b.n	801a8d8 <_malloc_r+0x20>
 801a9ae:	6005      	str	r5, [r0, #0]
 801a9b0:	e7d6      	b.n	801a960 <_malloc_r+0xa8>
 801a9b2:	bf00      	nop
 801a9b4:	20011828 	.word	0x20011828

0801a9b8 <__malloc_lock>:
 801a9b8:	4801      	ldr	r0, [pc, #4]	@ (801a9c0 <__malloc_lock+0x8>)
 801a9ba:	f7ff b89e 	b.w	8019afa <__retarget_lock_acquire_recursive>
 801a9be:	bf00      	nop
 801a9c0:	20011820 	.word	0x20011820

0801a9c4 <__malloc_unlock>:
 801a9c4:	4801      	ldr	r0, [pc, #4]	@ (801a9cc <__malloc_unlock+0x8>)
 801a9c6:	f7ff b899 	b.w	8019afc <__retarget_lock_release_recursive>
 801a9ca:	bf00      	nop
 801a9cc:	20011820 	.word	0x20011820

0801a9d0 <_Balloc>:
 801a9d0:	b570      	push	{r4, r5, r6, lr}
 801a9d2:	69c6      	ldr	r6, [r0, #28]
 801a9d4:	4604      	mov	r4, r0
 801a9d6:	460d      	mov	r5, r1
 801a9d8:	b976      	cbnz	r6, 801a9f8 <_Balloc+0x28>
 801a9da:	2010      	movs	r0, #16
 801a9dc:	f7ff ff42 	bl	801a864 <malloc>
 801a9e0:	4602      	mov	r2, r0
 801a9e2:	61e0      	str	r0, [r4, #28]
 801a9e4:	b920      	cbnz	r0, 801a9f0 <_Balloc+0x20>
 801a9e6:	4b18      	ldr	r3, [pc, #96]	@ (801aa48 <_Balloc+0x78>)
 801a9e8:	4818      	ldr	r0, [pc, #96]	@ (801aa4c <_Balloc+0x7c>)
 801a9ea:	216b      	movs	r1, #107	@ 0x6b
 801a9ec:	f000 ff6e 	bl	801b8cc <__assert_func>
 801a9f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801a9f4:	6006      	str	r6, [r0, #0]
 801a9f6:	60c6      	str	r6, [r0, #12]
 801a9f8:	69e6      	ldr	r6, [r4, #28]
 801a9fa:	68f3      	ldr	r3, [r6, #12]
 801a9fc:	b183      	cbz	r3, 801aa20 <_Balloc+0x50>
 801a9fe:	69e3      	ldr	r3, [r4, #28]
 801aa00:	68db      	ldr	r3, [r3, #12]
 801aa02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801aa06:	b9b8      	cbnz	r0, 801aa38 <_Balloc+0x68>
 801aa08:	2101      	movs	r1, #1
 801aa0a:	fa01 f605 	lsl.w	r6, r1, r5
 801aa0e:	1d72      	adds	r2, r6, #5
 801aa10:	0092      	lsls	r2, r2, #2
 801aa12:	4620      	mov	r0, r4
 801aa14:	f000 ff78 	bl	801b908 <_calloc_r>
 801aa18:	b160      	cbz	r0, 801aa34 <_Balloc+0x64>
 801aa1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801aa1e:	e00e      	b.n	801aa3e <_Balloc+0x6e>
 801aa20:	2221      	movs	r2, #33	@ 0x21
 801aa22:	2104      	movs	r1, #4
 801aa24:	4620      	mov	r0, r4
 801aa26:	f000 ff6f 	bl	801b908 <_calloc_r>
 801aa2a:	69e3      	ldr	r3, [r4, #28]
 801aa2c:	60f0      	str	r0, [r6, #12]
 801aa2e:	68db      	ldr	r3, [r3, #12]
 801aa30:	2b00      	cmp	r3, #0
 801aa32:	d1e4      	bne.n	801a9fe <_Balloc+0x2e>
 801aa34:	2000      	movs	r0, #0
 801aa36:	bd70      	pop	{r4, r5, r6, pc}
 801aa38:	6802      	ldr	r2, [r0, #0]
 801aa3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801aa3e:	2300      	movs	r3, #0
 801aa40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801aa44:	e7f7      	b.n	801aa36 <_Balloc+0x66>
 801aa46:	bf00      	nop
 801aa48:	0801c061 	.word	0x0801c061
 801aa4c:	0801c0e1 	.word	0x0801c0e1

0801aa50 <_Bfree>:
 801aa50:	b570      	push	{r4, r5, r6, lr}
 801aa52:	69c6      	ldr	r6, [r0, #28]
 801aa54:	4605      	mov	r5, r0
 801aa56:	460c      	mov	r4, r1
 801aa58:	b976      	cbnz	r6, 801aa78 <_Bfree+0x28>
 801aa5a:	2010      	movs	r0, #16
 801aa5c:	f7ff ff02 	bl	801a864 <malloc>
 801aa60:	4602      	mov	r2, r0
 801aa62:	61e8      	str	r0, [r5, #28]
 801aa64:	b920      	cbnz	r0, 801aa70 <_Bfree+0x20>
 801aa66:	4b09      	ldr	r3, [pc, #36]	@ (801aa8c <_Bfree+0x3c>)
 801aa68:	4809      	ldr	r0, [pc, #36]	@ (801aa90 <_Bfree+0x40>)
 801aa6a:	218f      	movs	r1, #143	@ 0x8f
 801aa6c:	f000 ff2e 	bl	801b8cc <__assert_func>
 801aa70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801aa74:	6006      	str	r6, [r0, #0]
 801aa76:	60c6      	str	r6, [r0, #12]
 801aa78:	b13c      	cbz	r4, 801aa8a <_Bfree+0x3a>
 801aa7a:	69eb      	ldr	r3, [r5, #28]
 801aa7c:	6862      	ldr	r2, [r4, #4]
 801aa7e:	68db      	ldr	r3, [r3, #12]
 801aa80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801aa84:	6021      	str	r1, [r4, #0]
 801aa86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801aa8a:	bd70      	pop	{r4, r5, r6, pc}
 801aa8c:	0801c061 	.word	0x0801c061
 801aa90:	0801c0e1 	.word	0x0801c0e1

0801aa94 <__multadd>:
 801aa94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801aa98:	690d      	ldr	r5, [r1, #16]
 801aa9a:	4607      	mov	r7, r0
 801aa9c:	460c      	mov	r4, r1
 801aa9e:	461e      	mov	r6, r3
 801aaa0:	f101 0c14 	add.w	ip, r1, #20
 801aaa4:	2000      	movs	r0, #0
 801aaa6:	f8dc 3000 	ldr.w	r3, [ip]
 801aaaa:	b299      	uxth	r1, r3
 801aaac:	fb02 6101 	mla	r1, r2, r1, r6
 801aab0:	0c1e      	lsrs	r6, r3, #16
 801aab2:	0c0b      	lsrs	r3, r1, #16
 801aab4:	fb02 3306 	mla	r3, r2, r6, r3
 801aab8:	b289      	uxth	r1, r1
 801aaba:	3001      	adds	r0, #1
 801aabc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801aac0:	4285      	cmp	r5, r0
 801aac2:	f84c 1b04 	str.w	r1, [ip], #4
 801aac6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801aaca:	dcec      	bgt.n	801aaa6 <__multadd+0x12>
 801aacc:	b30e      	cbz	r6, 801ab12 <__multadd+0x7e>
 801aace:	68a3      	ldr	r3, [r4, #8]
 801aad0:	42ab      	cmp	r3, r5
 801aad2:	dc19      	bgt.n	801ab08 <__multadd+0x74>
 801aad4:	6861      	ldr	r1, [r4, #4]
 801aad6:	4638      	mov	r0, r7
 801aad8:	3101      	adds	r1, #1
 801aada:	f7ff ff79 	bl	801a9d0 <_Balloc>
 801aade:	4680      	mov	r8, r0
 801aae0:	b928      	cbnz	r0, 801aaee <__multadd+0x5a>
 801aae2:	4602      	mov	r2, r0
 801aae4:	4b0c      	ldr	r3, [pc, #48]	@ (801ab18 <__multadd+0x84>)
 801aae6:	480d      	ldr	r0, [pc, #52]	@ (801ab1c <__multadd+0x88>)
 801aae8:	21ba      	movs	r1, #186	@ 0xba
 801aaea:	f000 feef 	bl	801b8cc <__assert_func>
 801aaee:	6922      	ldr	r2, [r4, #16]
 801aaf0:	3202      	adds	r2, #2
 801aaf2:	f104 010c 	add.w	r1, r4, #12
 801aaf6:	0092      	lsls	r2, r2, #2
 801aaf8:	300c      	adds	r0, #12
 801aafa:	f7ff f800 	bl	8019afe <memcpy>
 801aafe:	4621      	mov	r1, r4
 801ab00:	4638      	mov	r0, r7
 801ab02:	f7ff ffa5 	bl	801aa50 <_Bfree>
 801ab06:	4644      	mov	r4, r8
 801ab08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801ab0c:	3501      	adds	r5, #1
 801ab0e:	615e      	str	r6, [r3, #20]
 801ab10:	6125      	str	r5, [r4, #16]
 801ab12:	4620      	mov	r0, r4
 801ab14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ab18:	0801c0d0 	.word	0x0801c0d0
 801ab1c:	0801c0e1 	.word	0x0801c0e1

0801ab20 <__hi0bits>:
 801ab20:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801ab24:	4603      	mov	r3, r0
 801ab26:	bf36      	itet	cc
 801ab28:	0403      	lslcc	r3, r0, #16
 801ab2a:	2000      	movcs	r0, #0
 801ab2c:	2010      	movcc	r0, #16
 801ab2e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801ab32:	bf3c      	itt	cc
 801ab34:	021b      	lslcc	r3, r3, #8
 801ab36:	3008      	addcc	r0, #8
 801ab38:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801ab3c:	bf3c      	itt	cc
 801ab3e:	011b      	lslcc	r3, r3, #4
 801ab40:	3004      	addcc	r0, #4
 801ab42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801ab46:	bf3c      	itt	cc
 801ab48:	009b      	lslcc	r3, r3, #2
 801ab4a:	3002      	addcc	r0, #2
 801ab4c:	2b00      	cmp	r3, #0
 801ab4e:	db05      	blt.n	801ab5c <__hi0bits+0x3c>
 801ab50:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801ab54:	f100 0001 	add.w	r0, r0, #1
 801ab58:	bf08      	it	eq
 801ab5a:	2020      	moveq	r0, #32
 801ab5c:	4770      	bx	lr

0801ab5e <__lo0bits>:
 801ab5e:	6803      	ldr	r3, [r0, #0]
 801ab60:	4602      	mov	r2, r0
 801ab62:	f013 0007 	ands.w	r0, r3, #7
 801ab66:	d00b      	beq.n	801ab80 <__lo0bits+0x22>
 801ab68:	07d9      	lsls	r1, r3, #31
 801ab6a:	d421      	bmi.n	801abb0 <__lo0bits+0x52>
 801ab6c:	0798      	lsls	r0, r3, #30
 801ab6e:	bf49      	itett	mi
 801ab70:	085b      	lsrmi	r3, r3, #1
 801ab72:	089b      	lsrpl	r3, r3, #2
 801ab74:	2001      	movmi	r0, #1
 801ab76:	6013      	strmi	r3, [r2, #0]
 801ab78:	bf5c      	itt	pl
 801ab7a:	6013      	strpl	r3, [r2, #0]
 801ab7c:	2002      	movpl	r0, #2
 801ab7e:	4770      	bx	lr
 801ab80:	b299      	uxth	r1, r3
 801ab82:	b909      	cbnz	r1, 801ab88 <__lo0bits+0x2a>
 801ab84:	0c1b      	lsrs	r3, r3, #16
 801ab86:	2010      	movs	r0, #16
 801ab88:	b2d9      	uxtb	r1, r3
 801ab8a:	b909      	cbnz	r1, 801ab90 <__lo0bits+0x32>
 801ab8c:	3008      	adds	r0, #8
 801ab8e:	0a1b      	lsrs	r3, r3, #8
 801ab90:	0719      	lsls	r1, r3, #28
 801ab92:	bf04      	itt	eq
 801ab94:	091b      	lsreq	r3, r3, #4
 801ab96:	3004      	addeq	r0, #4
 801ab98:	0799      	lsls	r1, r3, #30
 801ab9a:	bf04      	itt	eq
 801ab9c:	089b      	lsreq	r3, r3, #2
 801ab9e:	3002      	addeq	r0, #2
 801aba0:	07d9      	lsls	r1, r3, #31
 801aba2:	d403      	bmi.n	801abac <__lo0bits+0x4e>
 801aba4:	085b      	lsrs	r3, r3, #1
 801aba6:	f100 0001 	add.w	r0, r0, #1
 801abaa:	d003      	beq.n	801abb4 <__lo0bits+0x56>
 801abac:	6013      	str	r3, [r2, #0]
 801abae:	4770      	bx	lr
 801abb0:	2000      	movs	r0, #0
 801abb2:	4770      	bx	lr
 801abb4:	2020      	movs	r0, #32
 801abb6:	4770      	bx	lr

0801abb8 <__i2b>:
 801abb8:	b510      	push	{r4, lr}
 801abba:	460c      	mov	r4, r1
 801abbc:	2101      	movs	r1, #1
 801abbe:	f7ff ff07 	bl	801a9d0 <_Balloc>
 801abc2:	4602      	mov	r2, r0
 801abc4:	b928      	cbnz	r0, 801abd2 <__i2b+0x1a>
 801abc6:	4b05      	ldr	r3, [pc, #20]	@ (801abdc <__i2b+0x24>)
 801abc8:	4805      	ldr	r0, [pc, #20]	@ (801abe0 <__i2b+0x28>)
 801abca:	f240 1145 	movw	r1, #325	@ 0x145
 801abce:	f000 fe7d 	bl	801b8cc <__assert_func>
 801abd2:	2301      	movs	r3, #1
 801abd4:	6144      	str	r4, [r0, #20]
 801abd6:	6103      	str	r3, [r0, #16]
 801abd8:	bd10      	pop	{r4, pc}
 801abda:	bf00      	nop
 801abdc:	0801c0d0 	.word	0x0801c0d0
 801abe0:	0801c0e1 	.word	0x0801c0e1

0801abe4 <__multiply>:
 801abe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801abe8:	4617      	mov	r7, r2
 801abea:	690a      	ldr	r2, [r1, #16]
 801abec:	693b      	ldr	r3, [r7, #16]
 801abee:	429a      	cmp	r2, r3
 801abf0:	bfa8      	it	ge
 801abf2:	463b      	movge	r3, r7
 801abf4:	4689      	mov	r9, r1
 801abf6:	bfa4      	itt	ge
 801abf8:	460f      	movge	r7, r1
 801abfa:	4699      	movge	r9, r3
 801abfc:	693d      	ldr	r5, [r7, #16]
 801abfe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801ac02:	68bb      	ldr	r3, [r7, #8]
 801ac04:	6879      	ldr	r1, [r7, #4]
 801ac06:	eb05 060a 	add.w	r6, r5, sl
 801ac0a:	42b3      	cmp	r3, r6
 801ac0c:	b085      	sub	sp, #20
 801ac0e:	bfb8      	it	lt
 801ac10:	3101      	addlt	r1, #1
 801ac12:	f7ff fedd 	bl	801a9d0 <_Balloc>
 801ac16:	b930      	cbnz	r0, 801ac26 <__multiply+0x42>
 801ac18:	4602      	mov	r2, r0
 801ac1a:	4b41      	ldr	r3, [pc, #260]	@ (801ad20 <__multiply+0x13c>)
 801ac1c:	4841      	ldr	r0, [pc, #260]	@ (801ad24 <__multiply+0x140>)
 801ac1e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801ac22:	f000 fe53 	bl	801b8cc <__assert_func>
 801ac26:	f100 0414 	add.w	r4, r0, #20
 801ac2a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801ac2e:	4623      	mov	r3, r4
 801ac30:	2200      	movs	r2, #0
 801ac32:	4573      	cmp	r3, lr
 801ac34:	d320      	bcc.n	801ac78 <__multiply+0x94>
 801ac36:	f107 0814 	add.w	r8, r7, #20
 801ac3a:	f109 0114 	add.w	r1, r9, #20
 801ac3e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801ac42:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801ac46:	9302      	str	r3, [sp, #8]
 801ac48:	1beb      	subs	r3, r5, r7
 801ac4a:	3b15      	subs	r3, #21
 801ac4c:	f023 0303 	bic.w	r3, r3, #3
 801ac50:	3304      	adds	r3, #4
 801ac52:	3715      	adds	r7, #21
 801ac54:	42bd      	cmp	r5, r7
 801ac56:	bf38      	it	cc
 801ac58:	2304      	movcc	r3, #4
 801ac5a:	9301      	str	r3, [sp, #4]
 801ac5c:	9b02      	ldr	r3, [sp, #8]
 801ac5e:	9103      	str	r1, [sp, #12]
 801ac60:	428b      	cmp	r3, r1
 801ac62:	d80c      	bhi.n	801ac7e <__multiply+0x9a>
 801ac64:	2e00      	cmp	r6, #0
 801ac66:	dd03      	ble.n	801ac70 <__multiply+0x8c>
 801ac68:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801ac6c:	2b00      	cmp	r3, #0
 801ac6e:	d055      	beq.n	801ad1c <__multiply+0x138>
 801ac70:	6106      	str	r6, [r0, #16]
 801ac72:	b005      	add	sp, #20
 801ac74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ac78:	f843 2b04 	str.w	r2, [r3], #4
 801ac7c:	e7d9      	b.n	801ac32 <__multiply+0x4e>
 801ac7e:	f8b1 a000 	ldrh.w	sl, [r1]
 801ac82:	f1ba 0f00 	cmp.w	sl, #0
 801ac86:	d01f      	beq.n	801acc8 <__multiply+0xe4>
 801ac88:	46c4      	mov	ip, r8
 801ac8a:	46a1      	mov	r9, r4
 801ac8c:	2700      	movs	r7, #0
 801ac8e:	f85c 2b04 	ldr.w	r2, [ip], #4
 801ac92:	f8d9 3000 	ldr.w	r3, [r9]
 801ac96:	fa1f fb82 	uxth.w	fp, r2
 801ac9a:	b29b      	uxth	r3, r3
 801ac9c:	fb0a 330b 	mla	r3, sl, fp, r3
 801aca0:	443b      	add	r3, r7
 801aca2:	f8d9 7000 	ldr.w	r7, [r9]
 801aca6:	0c12      	lsrs	r2, r2, #16
 801aca8:	0c3f      	lsrs	r7, r7, #16
 801acaa:	fb0a 7202 	mla	r2, sl, r2, r7
 801acae:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801acb2:	b29b      	uxth	r3, r3
 801acb4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801acb8:	4565      	cmp	r5, ip
 801acba:	f849 3b04 	str.w	r3, [r9], #4
 801acbe:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801acc2:	d8e4      	bhi.n	801ac8e <__multiply+0xaa>
 801acc4:	9b01      	ldr	r3, [sp, #4]
 801acc6:	50e7      	str	r7, [r4, r3]
 801acc8:	9b03      	ldr	r3, [sp, #12]
 801acca:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801acce:	3104      	adds	r1, #4
 801acd0:	f1b9 0f00 	cmp.w	r9, #0
 801acd4:	d020      	beq.n	801ad18 <__multiply+0x134>
 801acd6:	6823      	ldr	r3, [r4, #0]
 801acd8:	4647      	mov	r7, r8
 801acda:	46a4      	mov	ip, r4
 801acdc:	f04f 0a00 	mov.w	sl, #0
 801ace0:	f8b7 b000 	ldrh.w	fp, [r7]
 801ace4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801ace8:	fb09 220b 	mla	r2, r9, fp, r2
 801acec:	4452      	add	r2, sl
 801acee:	b29b      	uxth	r3, r3
 801acf0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801acf4:	f84c 3b04 	str.w	r3, [ip], #4
 801acf8:	f857 3b04 	ldr.w	r3, [r7], #4
 801acfc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801ad00:	f8bc 3000 	ldrh.w	r3, [ip]
 801ad04:	fb09 330a 	mla	r3, r9, sl, r3
 801ad08:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801ad0c:	42bd      	cmp	r5, r7
 801ad0e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801ad12:	d8e5      	bhi.n	801ace0 <__multiply+0xfc>
 801ad14:	9a01      	ldr	r2, [sp, #4]
 801ad16:	50a3      	str	r3, [r4, r2]
 801ad18:	3404      	adds	r4, #4
 801ad1a:	e79f      	b.n	801ac5c <__multiply+0x78>
 801ad1c:	3e01      	subs	r6, #1
 801ad1e:	e7a1      	b.n	801ac64 <__multiply+0x80>
 801ad20:	0801c0d0 	.word	0x0801c0d0
 801ad24:	0801c0e1 	.word	0x0801c0e1

0801ad28 <__pow5mult>:
 801ad28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ad2c:	4615      	mov	r5, r2
 801ad2e:	f012 0203 	ands.w	r2, r2, #3
 801ad32:	4607      	mov	r7, r0
 801ad34:	460e      	mov	r6, r1
 801ad36:	d007      	beq.n	801ad48 <__pow5mult+0x20>
 801ad38:	4c25      	ldr	r4, [pc, #148]	@ (801add0 <__pow5mult+0xa8>)
 801ad3a:	3a01      	subs	r2, #1
 801ad3c:	2300      	movs	r3, #0
 801ad3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801ad42:	f7ff fea7 	bl	801aa94 <__multadd>
 801ad46:	4606      	mov	r6, r0
 801ad48:	10ad      	asrs	r5, r5, #2
 801ad4a:	d03d      	beq.n	801adc8 <__pow5mult+0xa0>
 801ad4c:	69fc      	ldr	r4, [r7, #28]
 801ad4e:	b97c      	cbnz	r4, 801ad70 <__pow5mult+0x48>
 801ad50:	2010      	movs	r0, #16
 801ad52:	f7ff fd87 	bl	801a864 <malloc>
 801ad56:	4602      	mov	r2, r0
 801ad58:	61f8      	str	r0, [r7, #28]
 801ad5a:	b928      	cbnz	r0, 801ad68 <__pow5mult+0x40>
 801ad5c:	4b1d      	ldr	r3, [pc, #116]	@ (801add4 <__pow5mult+0xac>)
 801ad5e:	481e      	ldr	r0, [pc, #120]	@ (801add8 <__pow5mult+0xb0>)
 801ad60:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801ad64:	f000 fdb2 	bl	801b8cc <__assert_func>
 801ad68:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801ad6c:	6004      	str	r4, [r0, #0]
 801ad6e:	60c4      	str	r4, [r0, #12]
 801ad70:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801ad74:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801ad78:	b94c      	cbnz	r4, 801ad8e <__pow5mult+0x66>
 801ad7a:	f240 2171 	movw	r1, #625	@ 0x271
 801ad7e:	4638      	mov	r0, r7
 801ad80:	f7ff ff1a 	bl	801abb8 <__i2b>
 801ad84:	2300      	movs	r3, #0
 801ad86:	f8c8 0008 	str.w	r0, [r8, #8]
 801ad8a:	4604      	mov	r4, r0
 801ad8c:	6003      	str	r3, [r0, #0]
 801ad8e:	f04f 0900 	mov.w	r9, #0
 801ad92:	07eb      	lsls	r3, r5, #31
 801ad94:	d50a      	bpl.n	801adac <__pow5mult+0x84>
 801ad96:	4631      	mov	r1, r6
 801ad98:	4622      	mov	r2, r4
 801ad9a:	4638      	mov	r0, r7
 801ad9c:	f7ff ff22 	bl	801abe4 <__multiply>
 801ada0:	4631      	mov	r1, r6
 801ada2:	4680      	mov	r8, r0
 801ada4:	4638      	mov	r0, r7
 801ada6:	f7ff fe53 	bl	801aa50 <_Bfree>
 801adaa:	4646      	mov	r6, r8
 801adac:	106d      	asrs	r5, r5, #1
 801adae:	d00b      	beq.n	801adc8 <__pow5mult+0xa0>
 801adb0:	6820      	ldr	r0, [r4, #0]
 801adb2:	b938      	cbnz	r0, 801adc4 <__pow5mult+0x9c>
 801adb4:	4622      	mov	r2, r4
 801adb6:	4621      	mov	r1, r4
 801adb8:	4638      	mov	r0, r7
 801adba:	f7ff ff13 	bl	801abe4 <__multiply>
 801adbe:	6020      	str	r0, [r4, #0]
 801adc0:	f8c0 9000 	str.w	r9, [r0]
 801adc4:	4604      	mov	r4, r0
 801adc6:	e7e4      	b.n	801ad92 <__pow5mult+0x6a>
 801adc8:	4630      	mov	r0, r6
 801adca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801adce:	bf00      	nop
 801add0:	0801c194 	.word	0x0801c194
 801add4:	0801c061 	.word	0x0801c061
 801add8:	0801c0e1 	.word	0x0801c0e1

0801addc <__lshift>:
 801addc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ade0:	460c      	mov	r4, r1
 801ade2:	6849      	ldr	r1, [r1, #4]
 801ade4:	6923      	ldr	r3, [r4, #16]
 801ade6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801adea:	68a3      	ldr	r3, [r4, #8]
 801adec:	4607      	mov	r7, r0
 801adee:	4691      	mov	r9, r2
 801adf0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801adf4:	f108 0601 	add.w	r6, r8, #1
 801adf8:	42b3      	cmp	r3, r6
 801adfa:	db0b      	blt.n	801ae14 <__lshift+0x38>
 801adfc:	4638      	mov	r0, r7
 801adfe:	f7ff fde7 	bl	801a9d0 <_Balloc>
 801ae02:	4605      	mov	r5, r0
 801ae04:	b948      	cbnz	r0, 801ae1a <__lshift+0x3e>
 801ae06:	4602      	mov	r2, r0
 801ae08:	4b28      	ldr	r3, [pc, #160]	@ (801aeac <__lshift+0xd0>)
 801ae0a:	4829      	ldr	r0, [pc, #164]	@ (801aeb0 <__lshift+0xd4>)
 801ae0c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801ae10:	f000 fd5c 	bl	801b8cc <__assert_func>
 801ae14:	3101      	adds	r1, #1
 801ae16:	005b      	lsls	r3, r3, #1
 801ae18:	e7ee      	b.n	801adf8 <__lshift+0x1c>
 801ae1a:	2300      	movs	r3, #0
 801ae1c:	f100 0114 	add.w	r1, r0, #20
 801ae20:	f100 0210 	add.w	r2, r0, #16
 801ae24:	4618      	mov	r0, r3
 801ae26:	4553      	cmp	r3, sl
 801ae28:	db33      	blt.n	801ae92 <__lshift+0xb6>
 801ae2a:	6920      	ldr	r0, [r4, #16]
 801ae2c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801ae30:	f104 0314 	add.w	r3, r4, #20
 801ae34:	f019 091f 	ands.w	r9, r9, #31
 801ae38:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801ae3c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801ae40:	d02b      	beq.n	801ae9a <__lshift+0xbe>
 801ae42:	f1c9 0e20 	rsb	lr, r9, #32
 801ae46:	468a      	mov	sl, r1
 801ae48:	2200      	movs	r2, #0
 801ae4a:	6818      	ldr	r0, [r3, #0]
 801ae4c:	fa00 f009 	lsl.w	r0, r0, r9
 801ae50:	4310      	orrs	r0, r2
 801ae52:	f84a 0b04 	str.w	r0, [sl], #4
 801ae56:	f853 2b04 	ldr.w	r2, [r3], #4
 801ae5a:	459c      	cmp	ip, r3
 801ae5c:	fa22 f20e 	lsr.w	r2, r2, lr
 801ae60:	d8f3      	bhi.n	801ae4a <__lshift+0x6e>
 801ae62:	ebac 0304 	sub.w	r3, ip, r4
 801ae66:	3b15      	subs	r3, #21
 801ae68:	f023 0303 	bic.w	r3, r3, #3
 801ae6c:	3304      	adds	r3, #4
 801ae6e:	f104 0015 	add.w	r0, r4, #21
 801ae72:	4560      	cmp	r0, ip
 801ae74:	bf88      	it	hi
 801ae76:	2304      	movhi	r3, #4
 801ae78:	50ca      	str	r2, [r1, r3]
 801ae7a:	b10a      	cbz	r2, 801ae80 <__lshift+0xa4>
 801ae7c:	f108 0602 	add.w	r6, r8, #2
 801ae80:	3e01      	subs	r6, #1
 801ae82:	4638      	mov	r0, r7
 801ae84:	612e      	str	r6, [r5, #16]
 801ae86:	4621      	mov	r1, r4
 801ae88:	f7ff fde2 	bl	801aa50 <_Bfree>
 801ae8c:	4628      	mov	r0, r5
 801ae8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ae92:	f842 0f04 	str.w	r0, [r2, #4]!
 801ae96:	3301      	adds	r3, #1
 801ae98:	e7c5      	b.n	801ae26 <__lshift+0x4a>
 801ae9a:	3904      	subs	r1, #4
 801ae9c:	f853 2b04 	ldr.w	r2, [r3], #4
 801aea0:	f841 2f04 	str.w	r2, [r1, #4]!
 801aea4:	459c      	cmp	ip, r3
 801aea6:	d8f9      	bhi.n	801ae9c <__lshift+0xc0>
 801aea8:	e7ea      	b.n	801ae80 <__lshift+0xa4>
 801aeaa:	bf00      	nop
 801aeac:	0801c0d0 	.word	0x0801c0d0
 801aeb0:	0801c0e1 	.word	0x0801c0e1

0801aeb4 <__mcmp>:
 801aeb4:	690a      	ldr	r2, [r1, #16]
 801aeb6:	4603      	mov	r3, r0
 801aeb8:	6900      	ldr	r0, [r0, #16]
 801aeba:	1a80      	subs	r0, r0, r2
 801aebc:	b530      	push	{r4, r5, lr}
 801aebe:	d10e      	bne.n	801aede <__mcmp+0x2a>
 801aec0:	3314      	adds	r3, #20
 801aec2:	3114      	adds	r1, #20
 801aec4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801aec8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801aecc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801aed0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801aed4:	4295      	cmp	r5, r2
 801aed6:	d003      	beq.n	801aee0 <__mcmp+0x2c>
 801aed8:	d205      	bcs.n	801aee6 <__mcmp+0x32>
 801aeda:	f04f 30ff 	mov.w	r0, #4294967295
 801aede:	bd30      	pop	{r4, r5, pc}
 801aee0:	42a3      	cmp	r3, r4
 801aee2:	d3f3      	bcc.n	801aecc <__mcmp+0x18>
 801aee4:	e7fb      	b.n	801aede <__mcmp+0x2a>
 801aee6:	2001      	movs	r0, #1
 801aee8:	e7f9      	b.n	801aede <__mcmp+0x2a>
	...

0801aeec <__mdiff>:
 801aeec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aef0:	4689      	mov	r9, r1
 801aef2:	4606      	mov	r6, r0
 801aef4:	4611      	mov	r1, r2
 801aef6:	4648      	mov	r0, r9
 801aef8:	4614      	mov	r4, r2
 801aefa:	f7ff ffdb 	bl	801aeb4 <__mcmp>
 801aefe:	1e05      	subs	r5, r0, #0
 801af00:	d112      	bne.n	801af28 <__mdiff+0x3c>
 801af02:	4629      	mov	r1, r5
 801af04:	4630      	mov	r0, r6
 801af06:	f7ff fd63 	bl	801a9d0 <_Balloc>
 801af0a:	4602      	mov	r2, r0
 801af0c:	b928      	cbnz	r0, 801af1a <__mdiff+0x2e>
 801af0e:	4b3f      	ldr	r3, [pc, #252]	@ (801b00c <__mdiff+0x120>)
 801af10:	f240 2137 	movw	r1, #567	@ 0x237
 801af14:	483e      	ldr	r0, [pc, #248]	@ (801b010 <__mdiff+0x124>)
 801af16:	f000 fcd9 	bl	801b8cc <__assert_func>
 801af1a:	2301      	movs	r3, #1
 801af1c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801af20:	4610      	mov	r0, r2
 801af22:	b003      	add	sp, #12
 801af24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801af28:	bfbc      	itt	lt
 801af2a:	464b      	movlt	r3, r9
 801af2c:	46a1      	movlt	r9, r4
 801af2e:	4630      	mov	r0, r6
 801af30:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801af34:	bfba      	itte	lt
 801af36:	461c      	movlt	r4, r3
 801af38:	2501      	movlt	r5, #1
 801af3a:	2500      	movge	r5, #0
 801af3c:	f7ff fd48 	bl	801a9d0 <_Balloc>
 801af40:	4602      	mov	r2, r0
 801af42:	b918      	cbnz	r0, 801af4c <__mdiff+0x60>
 801af44:	4b31      	ldr	r3, [pc, #196]	@ (801b00c <__mdiff+0x120>)
 801af46:	f240 2145 	movw	r1, #581	@ 0x245
 801af4a:	e7e3      	b.n	801af14 <__mdiff+0x28>
 801af4c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801af50:	6926      	ldr	r6, [r4, #16]
 801af52:	60c5      	str	r5, [r0, #12]
 801af54:	f109 0310 	add.w	r3, r9, #16
 801af58:	f109 0514 	add.w	r5, r9, #20
 801af5c:	f104 0e14 	add.w	lr, r4, #20
 801af60:	f100 0b14 	add.w	fp, r0, #20
 801af64:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801af68:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801af6c:	9301      	str	r3, [sp, #4]
 801af6e:	46d9      	mov	r9, fp
 801af70:	f04f 0c00 	mov.w	ip, #0
 801af74:	9b01      	ldr	r3, [sp, #4]
 801af76:	f85e 0b04 	ldr.w	r0, [lr], #4
 801af7a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801af7e:	9301      	str	r3, [sp, #4]
 801af80:	fa1f f38a 	uxth.w	r3, sl
 801af84:	4619      	mov	r1, r3
 801af86:	b283      	uxth	r3, r0
 801af88:	1acb      	subs	r3, r1, r3
 801af8a:	0c00      	lsrs	r0, r0, #16
 801af8c:	4463      	add	r3, ip
 801af8e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801af92:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801af96:	b29b      	uxth	r3, r3
 801af98:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801af9c:	4576      	cmp	r6, lr
 801af9e:	f849 3b04 	str.w	r3, [r9], #4
 801afa2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801afa6:	d8e5      	bhi.n	801af74 <__mdiff+0x88>
 801afa8:	1b33      	subs	r3, r6, r4
 801afaa:	3b15      	subs	r3, #21
 801afac:	f023 0303 	bic.w	r3, r3, #3
 801afb0:	3415      	adds	r4, #21
 801afb2:	3304      	adds	r3, #4
 801afb4:	42a6      	cmp	r6, r4
 801afb6:	bf38      	it	cc
 801afb8:	2304      	movcc	r3, #4
 801afba:	441d      	add	r5, r3
 801afbc:	445b      	add	r3, fp
 801afbe:	461e      	mov	r6, r3
 801afc0:	462c      	mov	r4, r5
 801afc2:	4544      	cmp	r4, r8
 801afc4:	d30e      	bcc.n	801afe4 <__mdiff+0xf8>
 801afc6:	f108 0103 	add.w	r1, r8, #3
 801afca:	1b49      	subs	r1, r1, r5
 801afcc:	f021 0103 	bic.w	r1, r1, #3
 801afd0:	3d03      	subs	r5, #3
 801afd2:	45a8      	cmp	r8, r5
 801afd4:	bf38      	it	cc
 801afd6:	2100      	movcc	r1, #0
 801afd8:	440b      	add	r3, r1
 801afda:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801afde:	b191      	cbz	r1, 801b006 <__mdiff+0x11a>
 801afe0:	6117      	str	r7, [r2, #16]
 801afe2:	e79d      	b.n	801af20 <__mdiff+0x34>
 801afe4:	f854 1b04 	ldr.w	r1, [r4], #4
 801afe8:	46e6      	mov	lr, ip
 801afea:	0c08      	lsrs	r0, r1, #16
 801afec:	fa1c fc81 	uxtah	ip, ip, r1
 801aff0:	4471      	add	r1, lr
 801aff2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801aff6:	b289      	uxth	r1, r1
 801aff8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801affc:	f846 1b04 	str.w	r1, [r6], #4
 801b000:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801b004:	e7dd      	b.n	801afc2 <__mdiff+0xd6>
 801b006:	3f01      	subs	r7, #1
 801b008:	e7e7      	b.n	801afda <__mdiff+0xee>
 801b00a:	bf00      	nop
 801b00c:	0801c0d0 	.word	0x0801c0d0
 801b010:	0801c0e1 	.word	0x0801c0e1

0801b014 <__d2b>:
 801b014:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801b018:	460f      	mov	r7, r1
 801b01a:	2101      	movs	r1, #1
 801b01c:	ec59 8b10 	vmov	r8, r9, d0
 801b020:	4616      	mov	r6, r2
 801b022:	f7ff fcd5 	bl	801a9d0 <_Balloc>
 801b026:	4604      	mov	r4, r0
 801b028:	b930      	cbnz	r0, 801b038 <__d2b+0x24>
 801b02a:	4602      	mov	r2, r0
 801b02c:	4b23      	ldr	r3, [pc, #140]	@ (801b0bc <__d2b+0xa8>)
 801b02e:	4824      	ldr	r0, [pc, #144]	@ (801b0c0 <__d2b+0xac>)
 801b030:	f240 310f 	movw	r1, #783	@ 0x30f
 801b034:	f000 fc4a 	bl	801b8cc <__assert_func>
 801b038:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801b03c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801b040:	b10d      	cbz	r5, 801b046 <__d2b+0x32>
 801b042:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801b046:	9301      	str	r3, [sp, #4]
 801b048:	f1b8 0300 	subs.w	r3, r8, #0
 801b04c:	d023      	beq.n	801b096 <__d2b+0x82>
 801b04e:	4668      	mov	r0, sp
 801b050:	9300      	str	r3, [sp, #0]
 801b052:	f7ff fd84 	bl	801ab5e <__lo0bits>
 801b056:	e9dd 1200 	ldrd	r1, r2, [sp]
 801b05a:	b1d0      	cbz	r0, 801b092 <__d2b+0x7e>
 801b05c:	f1c0 0320 	rsb	r3, r0, #32
 801b060:	fa02 f303 	lsl.w	r3, r2, r3
 801b064:	430b      	orrs	r3, r1
 801b066:	40c2      	lsrs	r2, r0
 801b068:	6163      	str	r3, [r4, #20]
 801b06a:	9201      	str	r2, [sp, #4]
 801b06c:	9b01      	ldr	r3, [sp, #4]
 801b06e:	61a3      	str	r3, [r4, #24]
 801b070:	2b00      	cmp	r3, #0
 801b072:	bf0c      	ite	eq
 801b074:	2201      	moveq	r2, #1
 801b076:	2202      	movne	r2, #2
 801b078:	6122      	str	r2, [r4, #16]
 801b07a:	b1a5      	cbz	r5, 801b0a6 <__d2b+0x92>
 801b07c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801b080:	4405      	add	r5, r0
 801b082:	603d      	str	r5, [r7, #0]
 801b084:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801b088:	6030      	str	r0, [r6, #0]
 801b08a:	4620      	mov	r0, r4
 801b08c:	b003      	add	sp, #12
 801b08e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b092:	6161      	str	r1, [r4, #20]
 801b094:	e7ea      	b.n	801b06c <__d2b+0x58>
 801b096:	a801      	add	r0, sp, #4
 801b098:	f7ff fd61 	bl	801ab5e <__lo0bits>
 801b09c:	9b01      	ldr	r3, [sp, #4]
 801b09e:	6163      	str	r3, [r4, #20]
 801b0a0:	3020      	adds	r0, #32
 801b0a2:	2201      	movs	r2, #1
 801b0a4:	e7e8      	b.n	801b078 <__d2b+0x64>
 801b0a6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801b0aa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801b0ae:	6038      	str	r0, [r7, #0]
 801b0b0:	6918      	ldr	r0, [r3, #16]
 801b0b2:	f7ff fd35 	bl	801ab20 <__hi0bits>
 801b0b6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801b0ba:	e7e5      	b.n	801b088 <__d2b+0x74>
 801b0bc:	0801c0d0 	.word	0x0801c0d0
 801b0c0:	0801c0e1 	.word	0x0801c0e1

0801b0c4 <__ssputs_r>:
 801b0c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b0c8:	688e      	ldr	r6, [r1, #8]
 801b0ca:	461f      	mov	r7, r3
 801b0cc:	42be      	cmp	r6, r7
 801b0ce:	680b      	ldr	r3, [r1, #0]
 801b0d0:	4682      	mov	sl, r0
 801b0d2:	460c      	mov	r4, r1
 801b0d4:	4690      	mov	r8, r2
 801b0d6:	d82d      	bhi.n	801b134 <__ssputs_r+0x70>
 801b0d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801b0dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801b0e0:	d026      	beq.n	801b130 <__ssputs_r+0x6c>
 801b0e2:	6965      	ldr	r5, [r4, #20]
 801b0e4:	6909      	ldr	r1, [r1, #16]
 801b0e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801b0ea:	eba3 0901 	sub.w	r9, r3, r1
 801b0ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801b0f2:	1c7b      	adds	r3, r7, #1
 801b0f4:	444b      	add	r3, r9
 801b0f6:	106d      	asrs	r5, r5, #1
 801b0f8:	429d      	cmp	r5, r3
 801b0fa:	bf38      	it	cc
 801b0fc:	461d      	movcc	r5, r3
 801b0fe:	0553      	lsls	r3, r2, #21
 801b100:	d527      	bpl.n	801b152 <__ssputs_r+0x8e>
 801b102:	4629      	mov	r1, r5
 801b104:	f7ff fbd8 	bl	801a8b8 <_malloc_r>
 801b108:	4606      	mov	r6, r0
 801b10a:	b360      	cbz	r0, 801b166 <__ssputs_r+0xa2>
 801b10c:	6921      	ldr	r1, [r4, #16]
 801b10e:	464a      	mov	r2, r9
 801b110:	f7fe fcf5 	bl	8019afe <memcpy>
 801b114:	89a3      	ldrh	r3, [r4, #12]
 801b116:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801b11a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b11e:	81a3      	strh	r3, [r4, #12]
 801b120:	6126      	str	r6, [r4, #16]
 801b122:	6165      	str	r5, [r4, #20]
 801b124:	444e      	add	r6, r9
 801b126:	eba5 0509 	sub.w	r5, r5, r9
 801b12a:	6026      	str	r6, [r4, #0]
 801b12c:	60a5      	str	r5, [r4, #8]
 801b12e:	463e      	mov	r6, r7
 801b130:	42be      	cmp	r6, r7
 801b132:	d900      	bls.n	801b136 <__ssputs_r+0x72>
 801b134:	463e      	mov	r6, r7
 801b136:	6820      	ldr	r0, [r4, #0]
 801b138:	4632      	mov	r2, r6
 801b13a:	4641      	mov	r1, r8
 801b13c:	f000 fb9c 	bl	801b878 <memmove>
 801b140:	68a3      	ldr	r3, [r4, #8]
 801b142:	1b9b      	subs	r3, r3, r6
 801b144:	60a3      	str	r3, [r4, #8]
 801b146:	6823      	ldr	r3, [r4, #0]
 801b148:	4433      	add	r3, r6
 801b14a:	6023      	str	r3, [r4, #0]
 801b14c:	2000      	movs	r0, #0
 801b14e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b152:	462a      	mov	r2, r5
 801b154:	f000 fbfe 	bl	801b954 <_realloc_r>
 801b158:	4606      	mov	r6, r0
 801b15a:	2800      	cmp	r0, #0
 801b15c:	d1e0      	bne.n	801b120 <__ssputs_r+0x5c>
 801b15e:	6921      	ldr	r1, [r4, #16]
 801b160:	4650      	mov	r0, sl
 801b162:	f7ff fb35 	bl	801a7d0 <_free_r>
 801b166:	230c      	movs	r3, #12
 801b168:	f8ca 3000 	str.w	r3, [sl]
 801b16c:	89a3      	ldrh	r3, [r4, #12]
 801b16e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b172:	81a3      	strh	r3, [r4, #12]
 801b174:	f04f 30ff 	mov.w	r0, #4294967295
 801b178:	e7e9      	b.n	801b14e <__ssputs_r+0x8a>
	...

0801b17c <_svfiprintf_r>:
 801b17c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b180:	4698      	mov	r8, r3
 801b182:	898b      	ldrh	r3, [r1, #12]
 801b184:	061b      	lsls	r3, r3, #24
 801b186:	b09d      	sub	sp, #116	@ 0x74
 801b188:	4607      	mov	r7, r0
 801b18a:	460d      	mov	r5, r1
 801b18c:	4614      	mov	r4, r2
 801b18e:	d510      	bpl.n	801b1b2 <_svfiprintf_r+0x36>
 801b190:	690b      	ldr	r3, [r1, #16]
 801b192:	b973      	cbnz	r3, 801b1b2 <_svfiprintf_r+0x36>
 801b194:	2140      	movs	r1, #64	@ 0x40
 801b196:	f7ff fb8f 	bl	801a8b8 <_malloc_r>
 801b19a:	6028      	str	r0, [r5, #0]
 801b19c:	6128      	str	r0, [r5, #16]
 801b19e:	b930      	cbnz	r0, 801b1ae <_svfiprintf_r+0x32>
 801b1a0:	230c      	movs	r3, #12
 801b1a2:	603b      	str	r3, [r7, #0]
 801b1a4:	f04f 30ff 	mov.w	r0, #4294967295
 801b1a8:	b01d      	add	sp, #116	@ 0x74
 801b1aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b1ae:	2340      	movs	r3, #64	@ 0x40
 801b1b0:	616b      	str	r3, [r5, #20]
 801b1b2:	2300      	movs	r3, #0
 801b1b4:	9309      	str	r3, [sp, #36]	@ 0x24
 801b1b6:	2320      	movs	r3, #32
 801b1b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801b1bc:	f8cd 800c 	str.w	r8, [sp, #12]
 801b1c0:	2330      	movs	r3, #48	@ 0x30
 801b1c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801b360 <_svfiprintf_r+0x1e4>
 801b1c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801b1ca:	f04f 0901 	mov.w	r9, #1
 801b1ce:	4623      	mov	r3, r4
 801b1d0:	469a      	mov	sl, r3
 801b1d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b1d6:	b10a      	cbz	r2, 801b1dc <_svfiprintf_r+0x60>
 801b1d8:	2a25      	cmp	r2, #37	@ 0x25
 801b1da:	d1f9      	bne.n	801b1d0 <_svfiprintf_r+0x54>
 801b1dc:	ebba 0b04 	subs.w	fp, sl, r4
 801b1e0:	d00b      	beq.n	801b1fa <_svfiprintf_r+0x7e>
 801b1e2:	465b      	mov	r3, fp
 801b1e4:	4622      	mov	r2, r4
 801b1e6:	4629      	mov	r1, r5
 801b1e8:	4638      	mov	r0, r7
 801b1ea:	f7ff ff6b 	bl	801b0c4 <__ssputs_r>
 801b1ee:	3001      	adds	r0, #1
 801b1f0:	f000 80a7 	beq.w	801b342 <_svfiprintf_r+0x1c6>
 801b1f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b1f6:	445a      	add	r2, fp
 801b1f8:	9209      	str	r2, [sp, #36]	@ 0x24
 801b1fa:	f89a 3000 	ldrb.w	r3, [sl]
 801b1fe:	2b00      	cmp	r3, #0
 801b200:	f000 809f 	beq.w	801b342 <_svfiprintf_r+0x1c6>
 801b204:	2300      	movs	r3, #0
 801b206:	f04f 32ff 	mov.w	r2, #4294967295
 801b20a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b20e:	f10a 0a01 	add.w	sl, sl, #1
 801b212:	9304      	str	r3, [sp, #16]
 801b214:	9307      	str	r3, [sp, #28]
 801b216:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801b21a:	931a      	str	r3, [sp, #104]	@ 0x68
 801b21c:	4654      	mov	r4, sl
 801b21e:	2205      	movs	r2, #5
 801b220:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b224:	484e      	ldr	r0, [pc, #312]	@ (801b360 <_svfiprintf_r+0x1e4>)
 801b226:	f7e4 ffab 	bl	8000180 <memchr>
 801b22a:	9a04      	ldr	r2, [sp, #16]
 801b22c:	b9d8      	cbnz	r0, 801b266 <_svfiprintf_r+0xea>
 801b22e:	06d0      	lsls	r0, r2, #27
 801b230:	bf44      	itt	mi
 801b232:	2320      	movmi	r3, #32
 801b234:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b238:	0711      	lsls	r1, r2, #28
 801b23a:	bf44      	itt	mi
 801b23c:	232b      	movmi	r3, #43	@ 0x2b
 801b23e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b242:	f89a 3000 	ldrb.w	r3, [sl]
 801b246:	2b2a      	cmp	r3, #42	@ 0x2a
 801b248:	d015      	beq.n	801b276 <_svfiprintf_r+0xfa>
 801b24a:	9a07      	ldr	r2, [sp, #28]
 801b24c:	4654      	mov	r4, sl
 801b24e:	2000      	movs	r0, #0
 801b250:	f04f 0c0a 	mov.w	ip, #10
 801b254:	4621      	mov	r1, r4
 801b256:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b25a:	3b30      	subs	r3, #48	@ 0x30
 801b25c:	2b09      	cmp	r3, #9
 801b25e:	d94b      	bls.n	801b2f8 <_svfiprintf_r+0x17c>
 801b260:	b1b0      	cbz	r0, 801b290 <_svfiprintf_r+0x114>
 801b262:	9207      	str	r2, [sp, #28]
 801b264:	e014      	b.n	801b290 <_svfiprintf_r+0x114>
 801b266:	eba0 0308 	sub.w	r3, r0, r8
 801b26a:	fa09 f303 	lsl.w	r3, r9, r3
 801b26e:	4313      	orrs	r3, r2
 801b270:	9304      	str	r3, [sp, #16]
 801b272:	46a2      	mov	sl, r4
 801b274:	e7d2      	b.n	801b21c <_svfiprintf_r+0xa0>
 801b276:	9b03      	ldr	r3, [sp, #12]
 801b278:	1d19      	adds	r1, r3, #4
 801b27a:	681b      	ldr	r3, [r3, #0]
 801b27c:	9103      	str	r1, [sp, #12]
 801b27e:	2b00      	cmp	r3, #0
 801b280:	bfbb      	ittet	lt
 801b282:	425b      	neglt	r3, r3
 801b284:	f042 0202 	orrlt.w	r2, r2, #2
 801b288:	9307      	strge	r3, [sp, #28]
 801b28a:	9307      	strlt	r3, [sp, #28]
 801b28c:	bfb8      	it	lt
 801b28e:	9204      	strlt	r2, [sp, #16]
 801b290:	7823      	ldrb	r3, [r4, #0]
 801b292:	2b2e      	cmp	r3, #46	@ 0x2e
 801b294:	d10a      	bne.n	801b2ac <_svfiprintf_r+0x130>
 801b296:	7863      	ldrb	r3, [r4, #1]
 801b298:	2b2a      	cmp	r3, #42	@ 0x2a
 801b29a:	d132      	bne.n	801b302 <_svfiprintf_r+0x186>
 801b29c:	9b03      	ldr	r3, [sp, #12]
 801b29e:	1d1a      	adds	r2, r3, #4
 801b2a0:	681b      	ldr	r3, [r3, #0]
 801b2a2:	9203      	str	r2, [sp, #12]
 801b2a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801b2a8:	3402      	adds	r4, #2
 801b2aa:	9305      	str	r3, [sp, #20]
 801b2ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801b370 <_svfiprintf_r+0x1f4>
 801b2b0:	7821      	ldrb	r1, [r4, #0]
 801b2b2:	2203      	movs	r2, #3
 801b2b4:	4650      	mov	r0, sl
 801b2b6:	f7e4 ff63 	bl	8000180 <memchr>
 801b2ba:	b138      	cbz	r0, 801b2cc <_svfiprintf_r+0x150>
 801b2bc:	9b04      	ldr	r3, [sp, #16]
 801b2be:	eba0 000a 	sub.w	r0, r0, sl
 801b2c2:	2240      	movs	r2, #64	@ 0x40
 801b2c4:	4082      	lsls	r2, r0
 801b2c6:	4313      	orrs	r3, r2
 801b2c8:	3401      	adds	r4, #1
 801b2ca:	9304      	str	r3, [sp, #16]
 801b2cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b2d0:	4824      	ldr	r0, [pc, #144]	@ (801b364 <_svfiprintf_r+0x1e8>)
 801b2d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801b2d6:	2206      	movs	r2, #6
 801b2d8:	f7e4 ff52 	bl	8000180 <memchr>
 801b2dc:	2800      	cmp	r0, #0
 801b2de:	d036      	beq.n	801b34e <_svfiprintf_r+0x1d2>
 801b2e0:	4b21      	ldr	r3, [pc, #132]	@ (801b368 <_svfiprintf_r+0x1ec>)
 801b2e2:	bb1b      	cbnz	r3, 801b32c <_svfiprintf_r+0x1b0>
 801b2e4:	9b03      	ldr	r3, [sp, #12]
 801b2e6:	3307      	adds	r3, #7
 801b2e8:	f023 0307 	bic.w	r3, r3, #7
 801b2ec:	3308      	adds	r3, #8
 801b2ee:	9303      	str	r3, [sp, #12]
 801b2f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b2f2:	4433      	add	r3, r6
 801b2f4:	9309      	str	r3, [sp, #36]	@ 0x24
 801b2f6:	e76a      	b.n	801b1ce <_svfiprintf_r+0x52>
 801b2f8:	fb0c 3202 	mla	r2, ip, r2, r3
 801b2fc:	460c      	mov	r4, r1
 801b2fe:	2001      	movs	r0, #1
 801b300:	e7a8      	b.n	801b254 <_svfiprintf_r+0xd8>
 801b302:	2300      	movs	r3, #0
 801b304:	3401      	adds	r4, #1
 801b306:	9305      	str	r3, [sp, #20]
 801b308:	4619      	mov	r1, r3
 801b30a:	f04f 0c0a 	mov.w	ip, #10
 801b30e:	4620      	mov	r0, r4
 801b310:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b314:	3a30      	subs	r2, #48	@ 0x30
 801b316:	2a09      	cmp	r2, #9
 801b318:	d903      	bls.n	801b322 <_svfiprintf_r+0x1a6>
 801b31a:	2b00      	cmp	r3, #0
 801b31c:	d0c6      	beq.n	801b2ac <_svfiprintf_r+0x130>
 801b31e:	9105      	str	r1, [sp, #20]
 801b320:	e7c4      	b.n	801b2ac <_svfiprintf_r+0x130>
 801b322:	fb0c 2101 	mla	r1, ip, r1, r2
 801b326:	4604      	mov	r4, r0
 801b328:	2301      	movs	r3, #1
 801b32a:	e7f0      	b.n	801b30e <_svfiprintf_r+0x192>
 801b32c:	ab03      	add	r3, sp, #12
 801b32e:	9300      	str	r3, [sp, #0]
 801b330:	462a      	mov	r2, r5
 801b332:	4b0e      	ldr	r3, [pc, #56]	@ (801b36c <_svfiprintf_r+0x1f0>)
 801b334:	a904      	add	r1, sp, #16
 801b336:	4638      	mov	r0, r7
 801b338:	f7fd fe70 	bl	801901c <_printf_float>
 801b33c:	1c42      	adds	r2, r0, #1
 801b33e:	4606      	mov	r6, r0
 801b340:	d1d6      	bne.n	801b2f0 <_svfiprintf_r+0x174>
 801b342:	89ab      	ldrh	r3, [r5, #12]
 801b344:	065b      	lsls	r3, r3, #25
 801b346:	f53f af2d 	bmi.w	801b1a4 <_svfiprintf_r+0x28>
 801b34a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b34c:	e72c      	b.n	801b1a8 <_svfiprintf_r+0x2c>
 801b34e:	ab03      	add	r3, sp, #12
 801b350:	9300      	str	r3, [sp, #0]
 801b352:	462a      	mov	r2, r5
 801b354:	4b05      	ldr	r3, [pc, #20]	@ (801b36c <_svfiprintf_r+0x1f0>)
 801b356:	a904      	add	r1, sp, #16
 801b358:	4638      	mov	r0, r7
 801b35a:	f7fe f8f7 	bl	801954c <_printf_i>
 801b35e:	e7ed      	b.n	801b33c <_svfiprintf_r+0x1c0>
 801b360:	0801c13a 	.word	0x0801c13a
 801b364:	0801c144 	.word	0x0801c144
 801b368:	0801901d 	.word	0x0801901d
 801b36c:	0801b0c5 	.word	0x0801b0c5
 801b370:	0801c140 	.word	0x0801c140

0801b374 <__sfputc_r>:
 801b374:	6893      	ldr	r3, [r2, #8]
 801b376:	3b01      	subs	r3, #1
 801b378:	2b00      	cmp	r3, #0
 801b37a:	b410      	push	{r4}
 801b37c:	6093      	str	r3, [r2, #8]
 801b37e:	da08      	bge.n	801b392 <__sfputc_r+0x1e>
 801b380:	6994      	ldr	r4, [r2, #24]
 801b382:	42a3      	cmp	r3, r4
 801b384:	db01      	blt.n	801b38a <__sfputc_r+0x16>
 801b386:	290a      	cmp	r1, #10
 801b388:	d103      	bne.n	801b392 <__sfputc_r+0x1e>
 801b38a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b38e:	f000 b9df 	b.w	801b750 <__swbuf_r>
 801b392:	6813      	ldr	r3, [r2, #0]
 801b394:	1c58      	adds	r0, r3, #1
 801b396:	6010      	str	r0, [r2, #0]
 801b398:	7019      	strb	r1, [r3, #0]
 801b39a:	4608      	mov	r0, r1
 801b39c:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b3a0:	4770      	bx	lr

0801b3a2 <__sfputs_r>:
 801b3a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b3a4:	4606      	mov	r6, r0
 801b3a6:	460f      	mov	r7, r1
 801b3a8:	4614      	mov	r4, r2
 801b3aa:	18d5      	adds	r5, r2, r3
 801b3ac:	42ac      	cmp	r4, r5
 801b3ae:	d101      	bne.n	801b3b4 <__sfputs_r+0x12>
 801b3b0:	2000      	movs	r0, #0
 801b3b2:	e007      	b.n	801b3c4 <__sfputs_r+0x22>
 801b3b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b3b8:	463a      	mov	r2, r7
 801b3ba:	4630      	mov	r0, r6
 801b3bc:	f7ff ffda 	bl	801b374 <__sfputc_r>
 801b3c0:	1c43      	adds	r3, r0, #1
 801b3c2:	d1f3      	bne.n	801b3ac <__sfputs_r+0xa>
 801b3c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801b3c8 <_vfiprintf_r>:
 801b3c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b3cc:	460d      	mov	r5, r1
 801b3ce:	b09d      	sub	sp, #116	@ 0x74
 801b3d0:	4614      	mov	r4, r2
 801b3d2:	4698      	mov	r8, r3
 801b3d4:	4606      	mov	r6, r0
 801b3d6:	b118      	cbz	r0, 801b3e0 <_vfiprintf_r+0x18>
 801b3d8:	6a03      	ldr	r3, [r0, #32]
 801b3da:	b90b      	cbnz	r3, 801b3e0 <_vfiprintf_r+0x18>
 801b3dc:	f7fe fa60 	bl	80198a0 <__sinit>
 801b3e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b3e2:	07d9      	lsls	r1, r3, #31
 801b3e4:	d405      	bmi.n	801b3f2 <_vfiprintf_r+0x2a>
 801b3e6:	89ab      	ldrh	r3, [r5, #12]
 801b3e8:	059a      	lsls	r2, r3, #22
 801b3ea:	d402      	bmi.n	801b3f2 <_vfiprintf_r+0x2a>
 801b3ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b3ee:	f7fe fb84 	bl	8019afa <__retarget_lock_acquire_recursive>
 801b3f2:	89ab      	ldrh	r3, [r5, #12]
 801b3f4:	071b      	lsls	r3, r3, #28
 801b3f6:	d501      	bpl.n	801b3fc <_vfiprintf_r+0x34>
 801b3f8:	692b      	ldr	r3, [r5, #16]
 801b3fa:	b99b      	cbnz	r3, 801b424 <_vfiprintf_r+0x5c>
 801b3fc:	4629      	mov	r1, r5
 801b3fe:	4630      	mov	r0, r6
 801b400:	f000 f9e4 	bl	801b7cc <__swsetup_r>
 801b404:	b170      	cbz	r0, 801b424 <_vfiprintf_r+0x5c>
 801b406:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b408:	07dc      	lsls	r4, r3, #31
 801b40a:	d504      	bpl.n	801b416 <_vfiprintf_r+0x4e>
 801b40c:	f04f 30ff 	mov.w	r0, #4294967295
 801b410:	b01d      	add	sp, #116	@ 0x74
 801b412:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b416:	89ab      	ldrh	r3, [r5, #12]
 801b418:	0598      	lsls	r0, r3, #22
 801b41a:	d4f7      	bmi.n	801b40c <_vfiprintf_r+0x44>
 801b41c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b41e:	f7fe fb6d 	bl	8019afc <__retarget_lock_release_recursive>
 801b422:	e7f3      	b.n	801b40c <_vfiprintf_r+0x44>
 801b424:	2300      	movs	r3, #0
 801b426:	9309      	str	r3, [sp, #36]	@ 0x24
 801b428:	2320      	movs	r3, #32
 801b42a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801b42e:	f8cd 800c 	str.w	r8, [sp, #12]
 801b432:	2330      	movs	r3, #48	@ 0x30
 801b434:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801b5e4 <_vfiprintf_r+0x21c>
 801b438:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801b43c:	f04f 0901 	mov.w	r9, #1
 801b440:	4623      	mov	r3, r4
 801b442:	469a      	mov	sl, r3
 801b444:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b448:	b10a      	cbz	r2, 801b44e <_vfiprintf_r+0x86>
 801b44a:	2a25      	cmp	r2, #37	@ 0x25
 801b44c:	d1f9      	bne.n	801b442 <_vfiprintf_r+0x7a>
 801b44e:	ebba 0b04 	subs.w	fp, sl, r4
 801b452:	d00b      	beq.n	801b46c <_vfiprintf_r+0xa4>
 801b454:	465b      	mov	r3, fp
 801b456:	4622      	mov	r2, r4
 801b458:	4629      	mov	r1, r5
 801b45a:	4630      	mov	r0, r6
 801b45c:	f7ff ffa1 	bl	801b3a2 <__sfputs_r>
 801b460:	3001      	adds	r0, #1
 801b462:	f000 80a7 	beq.w	801b5b4 <_vfiprintf_r+0x1ec>
 801b466:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b468:	445a      	add	r2, fp
 801b46a:	9209      	str	r2, [sp, #36]	@ 0x24
 801b46c:	f89a 3000 	ldrb.w	r3, [sl]
 801b470:	2b00      	cmp	r3, #0
 801b472:	f000 809f 	beq.w	801b5b4 <_vfiprintf_r+0x1ec>
 801b476:	2300      	movs	r3, #0
 801b478:	f04f 32ff 	mov.w	r2, #4294967295
 801b47c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b480:	f10a 0a01 	add.w	sl, sl, #1
 801b484:	9304      	str	r3, [sp, #16]
 801b486:	9307      	str	r3, [sp, #28]
 801b488:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801b48c:	931a      	str	r3, [sp, #104]	@ 0x68
 801b48e:	4654      	mov	r4, sl
 801b490:	2205      	movs	r2, #5
 801b492:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b496:	4853      	ldr	r0, [pc, #332]	@ (801b5e4 <_vfiprintf_r+0x21c>)
 801b498:	f7e4 fe72 	bl	8000180 <memchr>
 801b49c:	9a04      	ldr	r2, [sp, #16]
 801b49e:	b9d8      	cbnz	r0, 801b4d8 <_vfiprintf_r+0x110>
 801b4a0:	06d1      	lsls	r1, r2, #27
 801b4a2:	bf44      	itt	mi
 801b4a4:	2320      	movmi	r3, #32
 801b4a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b4aa:	0713      	lsls	r3, r2, #28
 801b4ac:	bf44      	itt	mi
 801b4ae:	232b      	movmi	r3, #43	@ 0x2b
 801b4b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b4b4:	f89a 3000 	ldrb.w	r3, [sl]
 801b4b8:	2b2a      	cmp	r3, #42	@ 0x2a
 801b4ba:	d015      	beq.n	801b4e8 <_vfiprintf_r+0x120>
 801b4bc:	9a07      	ldr	r2, [sp, #28]
 801b4be:	4654      	mov	r4, sl
 801b4c0:	2000      	movs	r0, #0
 801b4c2:	f04f 0c0a 	mov.w	ip, #10
 801b4c6:	4621      	mov	r1, r4
 801b4c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b4cc:	3b30      	subs	r3, #48	@ 0x30
 801b4ce:	2b09      	cmp	r3, #9
 801b4d0:	d94b      	bls.n	801b56a <_vfiprintf_r+0x1a2>
 801b4d2:	b1b0      	cbz	r0, 801b502 <_vfiprintf_r+0x13a>
 801b4d4:	9207      	str	r2, [sp, #28]
 801b4d6:	e014      	b.n	801b502 <_vfiprintf_r+0x13a>
 801b4d8:	eba0 0308 	sub.w	r3, r0, r8
 801b4dc:	fa09 f303 	lsl.w	r3, r9, r3
 801b4e0:	4313      	orrs	r3, r2
 801b4e2:	9304      	str	r3, [sp, #16]
 801b4e4:	46a2      	mov	sl, r4
 801b4e6:	e7d2      	b.n	801b48e <_vfiprintf_r+0xc6>
 801b4e8:	9b03      	ldr	r3, [sp, #12]
 801b4ea:	1d19      	adds	r1, r3, #4
 801b4ec:	681b      	ldr	r3, [r3, #0]
 801b4ee:	9103      	str	r1, [sp, #12]
 801b4f0:	2b00      	cmp	r3, #0
 801b4f2:	bfbb      	ittet	lt
 801b4f4:	425b      	neglt	r3, r3
 801b4f6:	f042 0202 	orrlt.w	r2, r2, #2
 801b4fa:	9307      	strge	r3, [sp, #28]
 801b4fc:	9307      	strlt	r3, [sp, #28]
 801b4fe:	bfb8      	it	lt
 801b500:	9204      	strlt	r2, [sp, #16]
 801b502:	7823      	ldrb	r3, [r4, #0]
 801b504:	2b2e      	cmp	r3, #46	@ 0x2e
 801b506:	d10a      	bne.n	801b51e <_vfiprintf_r+0x156>
 801b508:	7863      	ldrb	r3, [r4, #1]
 801b50a:	2b2a      	cmp	r3, #42	@ 0x2a
 801b50c:	d132      	bne.n	801b574 <_vfiprintf_r+0x1ac>
 801b50e:	9b03      	ldr	r3, [sp, #12]
 801b510:	1d1a      	adds	r2, r3, #4
 801b512:	681b      	ldr	r3, [r3, #0]
 801b514:	9203      	str	r2, [sp, #12]
 801b516:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801b51a:	3402      	adds	r4, #2
 801b51c:	9305      	str	r3, [sp, #20]
 801b51e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801b5f4 <_vfiprintf_r+0x22c>
 801b522:	7821      	ldrb	r1, [r4, #0]
 801b524:	2203      	movs	r2, #3
 801b526:	4650      	mov	r0, sl
 801b528:	f7e4 fe2a 	bl	8000180 <memchr>
 801b52c:	b138      	cbz	r0, 801b53e <_vfiprintf_r+0x176>
 801b52e:	9b04      	ldr	r3, [sp, #16]
 801b530:	eba0 000a 	sub.w	r0, r0, sl
 801b534:	2240      	movs	r2, #64	@ 0x40
 801b536:	4082      	lsls	r2, r0
 801b538:	4313      	orrs	r3, r2
 801b53a:	3401      	adds	r4, #1
 801b53c:	9304      	str	r3, [sp, #16]
 801b53e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b542:	4829      	ldr	r0, [pc, #164]	@ (801b5e8 <_vfiprintf_r+0x220>)
 801b544:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801b548:	2206      	movs	r2, #6
 801b54a:	f7e4 fe19 	bl	8000180 <memchr>
 801b54e:	2800      	cmp	r0, #0
 801b550:	d03f      	beq.n	801b5d2 <_vfiprintf_r+0x20a>
 801b552:	4b26      	ldr	r3, [pc, #152]	@ (801b5ec <_vfiprintf_r+0x224>)
 801b554:	bb1b      	cbnz	r3, 801b59e <_vfiprintf_r+0x1d6>
 801b556:	9b03      	ldr	r3, [sp, #12]
 801b558:	3307      	adds	r3, #7
 801b55a:	f023 0307 	bic.w	r3, r3, #7
 801b55e:	3308      	adds	r3, #8
 801b560:	9303      	str	r3, [sp, #12]
 801b562:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b564:	443b      	add	r3, r7
 801b566:	9309      	str	r3, [sp, #36]	@ 0x24
 801b568:	e76a      	b.n	801b440 <_vfiprintf_r+0x78>
 801b56a:	fb0c 3202 	mla	r2, ip, r2, r3
 801b56e:	460c      	mov	r4, r1
 801b570:	2001      	movs	r0, #1
 801b572:	e7a8      	b.n	801b4c6 <_vfiprintf_r+0xfe>
 801b574:	2300      	movs	r3, #0
 801b576:	3401      	adds	r4, #1
 801b578:	9305      	str	r3, [sp, #20]
 801b57a:	4619      	mov	r1, r3
 801b57c:	f04f 0c0a 	mov.w	ip, #10
 801b580:	4620      	mov	r0, r4
 801b582:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b586:	3a30      	subs	r2, #48	@ 0x30
 801b588:	2a09      	cmp	r2, #9
 801b58a:	d903      	bls.n	801b594 <_vfiprintf_r+0x1cc>
 801b58c:	2b00      	cmp	r3, #0
 801b58e:	d0c6      	beq.n	801b51e <_vfiprintf_r+0x156>
 801b590:	9105      	str	r1, [sp, #20]
 801b592:	e7c4      	b.n	801b51e <_vfiprintf_r+0x156>
 801b594:	fb0c 2101 	mla	r1, ip, r1, r2
 801b598:	4604      	mov	r4, r0
 801b59a:	2301      	movs	r3, #1
 801b59c:	e7f0      	b.n	801b580 <_vfiprintf_r+0x1b8>
 801b59e:	ab03      	add	r3, sp, #12
 801b5a0:	9300      	str	r3, [sp, #0]
 801b5a2:	462a      	mov	r2, r5
 801b5a4:	4b12      	ldr	r3, [pc, #72]	@ (801b5f0 <_vfiprintf_r+0x228>)
 801b5a6:	a904      	add	r1, sp, #16
 801b5a8:	4630      	mov	r0, r6
 801b5aa:	f7fd fd37 	bl	801901c <_printf_float>
 801b5ae:	4607      	mov	r7, r0
 801b5b0:	1c78      	adds	r0, r7, #1
 801b5b2:	d1d6      	bne.n	801b562 <_vfiprintf_r+0x19a>
 801b5b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b5b6:	07d9      	lsls	r1, r3, #31
 801b5b8:	d405      	bmi.n	801b5c6 <_vfiprintf_r+0x1fe>
 801b5ba:	89ab      	ldrh	r3, [r5, #12]
 801b5bc:	059a      	lsls	r2, r3, #22
 801b5be:	d402      	bmi.n	801b5c6 <_vfiprintf_r+0x1fe>
 801b5c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b5c2:	f7fe fa9b 	bl	8019afc <__retarget_lock_release_recursive>
 801b5c6:	89ab      	ldrh	r3, [r5, #12]
 801b5c8:	065b      	lsls	r3, r3, #25
 801b5ca:	f53f af1f 	bmi.w	801b40c <_vfiprintf_r+0x44>
 801b5ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b5d0:	e71e      	b.n	801b410 <_vfiprintf_r+0x48>
 801b5d2:	ab03      	add	r3, sp, #12
 801b5d4:	9300      	str	r3, [sp, #0]
 801b5d6:	462a      	mov	r2, r5
 801b5d8:	4b05      	ldr	r3, [pc, #20]	@ (801b5f0 <_vfiprintf_r+0x228>)
 801b5da:	a904      	add	r1, sp, #16
 801b5dc:	4630      	mov	r0, r6
 801b5de:	f7fd ffb5 	bl	801954c <_printf_i>
 801b5e2:	e7e4      	b.n	801b5ae <_vfiprintf_r+0x1e6>
 801b5e4:	0801c13a 	.word	0x0801c13a
 801b5e8:	0801c144 	.word	0x0801c144
 801b5ec:	0801901d 	.word	0x0801901d
 801b5f0:	0801b3a3 	.word	0x0801b3a3
 801b5f4:	0801c140 	.word	0x0801c140

0801b5f8 <__sflush_r>:
 801b5f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801b5fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b600:	0716      	lsls	r6, r2, #28
 801b602:	4605      	mov	r5, r0
 801b604:	460c      	mov	r4, r1
 801b606:	d454      	bmi.n	801b6b2 <__sflush_r+0xba>
 801b608:	684b      	ldr	r3, [r1, #4]
 801b60a:	2b00      	cmp	r3, #0
 801b60c:	dc02      	bgt.n	801b614 <__sflush_r+0x1c>
 801b60e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801b610:	2b00      	cmp	r3, #0
 801b612:	dd48      	ble.n	801b6a6 <__sflush_r+0xae>
 801b614:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801b616:	2e00      	cmp	r6, #0
 801b618:	d045      	beq.n	801b6a6 <__sflush_r+0xae>
 801b61a:	2300      	movs	r3, #0
 801b61c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801b620:	682f      	ldr	r7, [r5, #0]
 801b622:	6a21      	ldr	r1, [r4, #32]
 801b624:	602b      	str	r3, [r5, #0]
 801b626:	d030      	beq.n	801b68a <__sflush_r+0x92>
 801b628:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801b62a:	89a3      	ldrh	r3, [r4, #12]
 801b62c:	0759      	lsls	r1, r3, #29
 801b62e:	d505      	bpl.n	801b63c <__sflush_r+0x44>
 801b630:	6863      	ldr	r3, [r4, #4]
 801b632:	1ad2      	subs	r2, r2, r3
 801b634:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801b636:	b10b      	cbz	r3, 801b63c <__sflush_r+0x44>
 801b638:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801b63a:	1ad2      	subs	r2, r2, r3
 801b63c:	2300      	movs	r3, #0
 801b63e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801b640:	6a21      	ldr	r1, [r4, #32]
 801b642:	4628      	mov	r0, r5
 801b644:	47b0      	blx	r6
 801b646:	1c43      	adds	r3, r0, #1
 801b648:	89a3      	ldrh	r3, [r4, #12]
 801b64a:	d106      	bne.n	801b65a <__sflush_r+0x62>
 801b64c:	6829      	ldr	r1, [r5, #0]
 801b64e:	291d      	cmp	r1, #29
 801b650:	d82b      	bhi.n	801b6aa <__sflush_r+0xb2>
 801b652:	4a2a      	ldr	r2, [pc, #168]	@ (801b6fc <__sflush_r+0x104>)
 801b654:	40ca      	lsrs	r2, r1
 801b656:	07d6      	lsls	r6, r2, #31
 801b658:	d527      	bpl.n	801b6aa <__sflush_r+0xb2>
 801b65a:	2200      	movs	r2, #0
 801b65c:	6062      	str	r2, [r4, #4]
 801b65e:	04d9      	lsls	r1, r3, #19
 801b660:	6922      	ldr	r2, [r4, #16]
 801b662:	6022      	str	r2, [r4, #0]
 801b664:	d504      	bpl.n	801b670 <__sflush_r+0x78>
 801b666:	1c42      	adds	r2, r0, #1
 801b668:	d101      	bne.n	801b66e <__sflush_r+0x76>
 801b66a:	682b      	ldr	r3, [r5, #0]
 801b66c:	b903      	cbnz	r3, 801b670 <__sflush_r+0x78>
 801b66e:	6560      	str	r0, [r4, #84]	@ 0x54
 801b670:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801b672:	602f      	str	r7, [r5, #0]
 801b674:	b1b9      	cbz	r1, 801b6a6 <__sflush_r+0xae>
 801b676:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801b67a:	4299      	cmp	r1, r3
 801b67c:	d002      	beq.n	801b684 <__sflush_r+0x8c>
 801b67e:	4628      	mov	r0, r5
 801b680:	f7ff f8a6 	bl	801a7d0 <_free_r>
 801b684:	2300      	movs	r3, #0
 801b686:	6363      	str	r3, [r4, #52]	@ 0x34
 801b688:	e00d      	b.n	801b6a6 <__sflush_r+0xae>
 801b68a:	2301      	movs	r3, #1
 801b68c:	4628      	mov	r0, r5
 801b68e:	47b0      	blx	r6
 801b690:	4602      	mov	r2, r0
 801b692:	1c50      	adds	r0, r2, #1
 801b694:	d1c9      	bne.n	801b62a <__sflush_r+0x32>
 801b696:	682b      	ldr	r3, [r5, #0]
 801b698:	2b00      	cmp	r3, #0
 801b69a:	d0c6      	beq.n	801b62a <__sflush_r+0x32>
 801b69c:	2b1d      	cmp	r3, #29
 801b69e:	d001      	beq.n	801b6a4 <__sflush_r+0xac>
 801b6a0:	2b16      	cmp	r3, #22
 801b6a2:	d11e      	bne.n	801b6e2 <__sflush_r+0xea>
 801b6a4:	602f      	str	r7, [r5, #0]
 801b6a6:	2000      	movs	r0, #0
 801b6a8:	e022      	b.n	801b6f0 <__sflush_r+0xf8>
 801b6aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b6ae:	b21b      	sxth	r3, r3
 801b6b0:	e01b      	b.n	801b6ea <__sflush_r+0xf2>
 801b6b2:	690f      	ldr	r7, [r1, #16]
 801b6b4:	2f00      	cmp	r7, #0
 801b6b6:	d0f6      	beq.n	801b6a6 <__sflush_r+0xae>
 801b6b8:	0793      	lsls	r3, r2, #30
 801b6ba:	680e      	ldr	r6, [r1, #0]
 801b6bc:	bf08      	it	eq
 801b6be:	694b      	ldreq	r3, [r1, #20]
 801b6c0:	600f      	str	r7, [r1, #0]
 801b6c2:	bf18      	it	ne
 801b6c4:	2300      	movne	r3, #0
 801b6c6:	eba6 0807 	sub.w	r8, r6, r7
 801b6ca:	608b      	str	r3, [r1, #8]
 801b6cc:	f1b8 0f00 	cmp.w	r8, #0
 801b6d0:	dde9      	ble.n	801b6a6 <__sflush_r+0xae>
 801b6d2:	6a21      	ldr	r1, [r4, #32]
 801b6d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801b6d6:	4643      	mov	r3, r8
 801b6d8:	463a      	mov	r2, r7
 801b6da:	4628      	mov	r0, r5
 801b6dc:	47b0      	blx	r6
 801b6de:	2800      	cmp	r0, #0
 801b6e0:	dc08      	bgt.n	801b6f4 <__sflush_r+0xfc>
 801b6e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b6e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b6ea:	81a3      	strh	r3, [r4, #12]
 801b6ec:	f04f 30ff 	mov.w	r0, #4294967295
 801b6f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b6f4:	4407      	add	r7, r0
 801b6f6:	eba8 0800 	sub.w	r8, r8, r0
 801b6fa:	e7e7      	b.n	801b6cc <__sflush_r+0xd4>
 801b6fc:	20400001 	.word	0x20400001

0801b700 <_fflush_r>:
 801b700:	b538      	push	{r3, r4, r5, lr}
 801b702:	690b      	ldr	r3, [r1, #16]
 801b704:	4605      	mov	r5, r0
 801b706:	460c      	mov	r4, r1
 801b708:	b913      	cbnz	r3, 801b710 <_fflush_r+0x10>
 801b70a:	2500      	movs	r5, #0
 801b70c:	4628      	mov	r0, r5
 801b70e:	bd38      	pop	{r3, r4, r5, pc}
 801b710:	b118      	cbz	r0, 801b71a <_fflush_r+0x1a>
 801b712:	6a03      	ldr	r3, [r0, #32]
 801b714:	b90b      	cbnz	r3, 801b71a <_fflush_r+0x1a>
 801b716:	f7fe f8c3 	bl	80198a0 <__sinit>
 801b71a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b71e:	2b00      	cmp	r3, #0
 801b720:	d0f3      	beq.n	801b70a <_fflush_r+0xa>
 801b722:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801b724:	07d0      	lsls	r0, r2, #31
 801b726:	d404      	bmi.n	801b732 <_fflush_r+0x32>
 801b728:	0599      	lsls	r1, r3, #22
 801b72a:	d402      	bmi.n	801b732 <_fflush_r+0x32>
 801b72c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b72e:	f7fe f9e4 	bl	8019afa <__retarget_lock_acquire_recursive>
 801b732:	4628      	mov	r0, r5
 801b734:	4621      	mov	r1, r4
 801b736:	f7ff ff5f 	bl	801b5f8 <__sflush_r>
 801b73a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801b73c:	07da      	lsls	r2, r3, #31
 801b73e:	4605      	mov	r5, r0
 801b740:	d4e4      	bmi.n	801b70c <_fflush_r+0xc>
 801b742:	89a3      	ldrh	r3, [r4, #12]
 801b744:	059b      	lsls	r3, r3, #22
 801b746:	d4e1      	bmi.n	801b70c <_fflush_r+0xc>
 801b748:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b74a:	f7fe f9d7 	bl	8019afc <__retarget_lock_release_recursive>
 801b74e:	e7dd      	b.n	801b70c <_fflush_r+0xc>

0801b750 <__swbuf_r>:
 801b750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b752:	460e      	mov	r6, r1
 801b754:	4614      	mov	r4, r2
 801b756:	4605      	mov	r5, r0
 801b758:	b118      	cbz	r0, 801b762 <__swbuf_r+0x12>
 801b75a:	6a03      	ldr	r3, [r0, #32]
 801b75c:	b90b      	cbnz	r3, 801b762 <__swbuf_r+0x12>
 801b75e:	f7fe f89f 	bl	80198a0 <__sinit>
 801b762:	69a3      	ldr	r3, [r4, #24]
 801b764:	60a3      	str	r3, [r4, #8]
 801b766:	89a3      	ldrh	r3, [r4, #12]
 801b768:	071a      	lsls	r2, r3, #28
 801b76a:	d501      	bpl.n	801b770 <__swbuf_r+0x20>
 801b76c:	6923      	ldr	r3, [r4, #16]
 801b76e:	b943      	cbnz	r3, 801b782 <__swbuf_r+0x32>
 801b770:	4621      	mov	r1, r4
 801b772:	4628      	mov	r0, r5
 801b774:	f000 f82a 	bl	801b7cc <__swsetup_r>
 801b778:	b118      	cbz	r0, 801b782 <__swbuf_r+0x32>
 801b77a:	f04f 37ff 	mov.w	r7, #4294967295
 801b77e:	4638      	mov	r0, r7
 801b780:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b782:	6823      	ldr	r3, [r4, #0]
 801b784:	6922      	ldr	r2, [r4, #16]
 801b786:	1a98      	subs	r0, r3, r2
 801b788:	6963      	ldr	r3, [r4, #20]
 801b78a:	b2f6      	uxtb	r6, r6
 801b78c:	4283      	cmp	r3, r0
 801b78e:	4637      	mov	r7, r6
 801b790:	dc05      	bgt.n	801b79e <__swbuf_r+0x4e>
 801b792:	4621      	mov	r1, r4
 801b794:	4628      	mov	r0, r5
 801b796:	f7ff ffb3 	bl	801b700 <_fflush_r>
 801b79a:	2800      	cmp	r0, #0
 801b79c:	d1ed      	bne.n	801b77a <__swbuf_r+0x2a>
 801b79e:	68a3      	ldr	r3, [r4, #8]
 801b7a0:	3b01      	subs	r3, #1
 801b7a2:	60a3      	str	r3, [r4, #8]
 801b7a4:	6823      	ldr	r3, [r4, #0]
 801b7a6:	1c5a      	adds	r2, r3, #1
 801b7a8:	6022      	str	r2, [r4, #0]
 801b7aa:	701e      	strb	r6, [r3, #0]
 801b7ac:	6962      	ldr	r2, [r4, #20]
 801b7ae:	1c43      	adds	r3, r0, #1
 801b7b0:	429a      	cmp	r2, r3
 801b7b2:	d004      	beq.n	801b7be <__swbuf_r+0x6e>
 801b7b4:	89a3      	ldrh	r3, [r4, #12]
 801b7b6:	07db      	lsls	r3, r3, #31
 801b7b8:	d5e1      	bpl.n	801b77e <__swbuf_r+0x2e>
 801b7ba:	2e0a      	cmp	r6, #10
 801b7bc:	d1df      	bne.n	801b77e <__swbuf_r+0x2e>
 801b7be:	4621      	mov	r1, r4
 801b7c0:	4628      	mov	r0, r5
 801b7c2:	f7ff ff9d 	bl	801b700 <_fflush_r>
 801b7c6:	2800      	cmp	r0, #0
 801b7c8:	d0d9      	beq.n	801b77e <__swbuf_r+0x2e>
 801b7ca:	e7d6      	b.n	801b77a <__swbuf_r+0x2a>

0801b7cc <__swsetup_r>:
 801b7cc:	b538      	push	{r3, r4, r5, lr}
 801b7ce:	4b29      	ldr	r3, [pc, #164]	@ (801b874 <__swsetup_r+0xa8>)
 801b7d0:	4605      	mov	r5, r0
 801b7d2:	6818      	ldr	r0, [r3, #0]
 801b7d4:	460c      	mov	r4, r1
 801b7d6:	b118      	cbz	r0, 801b7e0 <__swsetup_r+0x14>
 801b7d8:	6a03      	ldr	r3, [r0, #32]
 801b7da:	b90b      	cbnz	r3, 801b7e0 <__swsetup_r+0x14>
 801b7dc:	f7fe f860 	bl	80198a0 <__sinit>
 801b7e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b7e4:	0719      	lsls	r1, r3, #28
 801b7e6:	d422      	bmi.n	801b82e <__swsetup_r+0x62>
 801b7e8:	06da      	lsls	r2, r3, #27
 801b7ea:	d407      	bmi.n	801b7fc <__swsetup_r+0x30>
 801b7ec:	2209      	movs	r2, #9
 801b7ee:	602a      	str	r2, [r5, #0]
 801b7f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b7f4:	81a3      	strh	r3, [r4, #12]
 801b7f6:	f04f 30ff 	mov.w	r0, #4294967295
 801b7fa:	e033      	b.n	801b864 <__swsetup_r+0x98>
 801b7fc:	0758      	lsls	r0, r3, #29
 801b7fe:	d512      	bpl.n	801b826 <__swsetup_r+0x5a>
 801b800:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801b802:	b141      	cbz	r1, 801b816 <__swsetup_r+0x4a>
 801b804:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801b808:	4299      	cmp	r1, r3
 801b80a:	d002      	beq.n	801b812 <__swsetup_r+0x46>
 801b80c:	4628      	mov	r0, r5
 801b80e:	f7fe ffdf 	bl	801a7d0 <_free_r>
 801b812:	2300      	movs	r3, #0
 801b814:	6363      	str	r3, [r4, #52]	@ 0x34
 801b816:	89a3      	ldrh	r3, [r4, #12]
 801b818:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801b81c:	81a3      	strh	r3, [r4, #12]
 801b81e:	2300      	movs	r3, #0
 801b820:	6063      	str	r3, [r4, #4]
 801b822:	6923      	ldr	r3, [r4, #16]
 801b824:	6023      	str	r3, [r4, #0]
 801b826:	89a3      	ldrh	r3, [r4, #12]
 801b828:	f043 0308 	orr.w	r3, r3, #8
 801b82c:	81a3      	strh	r3, [r4, #12]
 801b82e:	6923      	ldr	r3, [r4, #16]
 801b830:	b94b      	cbnz	r3, 801b846 <__swsetup_r+0x7a>
 801b832:	89a3      	ldrh	r3, [r4, #12]
 801b834:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801b838:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801b83c:	d003      	beq.n	801b846 <__swsetup_r+0x7a>
 801b83e:	4621      	mov	r1, r4
 801b840:	4628      	mov	r0, r5
 801b842:	f000 f8fb 	bl	801ba3c <__smakebuf_r>
 801b846:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b84a:	f013 0201 	ands.w	r2, r3, #1
 801b84e:	d00a      	beq.n	801b866 <__swsetup_r+0x9a>
 801b850:	2200      	movs	r2, #0
 801b852:	60a2      	str	r2, [r4, #8]
 801b854:	6962      	ldr	r2, [r4, #20]
 801b856:	4252      	negs	r2, r2
 801b858:	61a2      	str	r2, [r4, #24]
 801b85a:	6922      	ldr	r2, [r4, #16]
 801b85c:	b942      	cbnz	r2, 801b870 <__swsetup_r+0xa4>
 801b85e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801b862:	d1c5      	bne.n	801b7f0 <__swsetup_r+0x24>
 801b864:	bd38      	pop	{r3, r4, r5, pc}
 801b866:	0799      	lsls	r1, r3, #30
 801b868:	bf58      	it	pl
 801b86a:	6962      	ldrpl	r2, [r4, #20]
 801b86c:	60a2      	str	r2, [r4, #8]
 801b86e:	e7f4      	b.n	801b85a <__swsetup_r+0x8e>
 801b870:	2000      	movs	r0, #0
 801b872:	e7f7      	b.n	801b864 <__swsetup_r+0x98>
 801b874:	20000154 	.word	0x20000154

0801b878 <memmove>:
 801b878:	4288      	cmp	r0, r1
 801b87a:	b510      	push	{r4, lr}
 801b87c:	eb01 0402 	add.w	r4, r1, r2
 801b880:	d902      	bls.n	801b888 <memmove+0x10>
 801b882:	4284      	cmp	r4, r0
 801b884:	4623      	mov	r3, r4
 801b886:	d807      	bhi.n	801b898 <memmove+0x20>
 801b888:	1e43      	subs	r3, r0, #1
 801b88a:	42a1      	cmp	r1, r4
 801b88c:	d008      	beq.n	801b8a0 <memmove+0x28>
 801b88e:	f811 2b01 	ldrb.w	r2, [r1], #1
 801b892:	f803 2f01 	strb.w	r2, [r3, #1]!
 801b896:	e7f8      	b.n	801b88a <memmove+0x12>
 801b898:	4402      	add	r2, r0
 801b89a:	4601      	mov	r1, r0
 801b89c:	428a      	cmp	r2, r1
 801b89e:	d100      	bne.n	801b8a2 <memmove+0x2a>
 801b8a0:	bd10      	pop	{r4, pc}
 801b8a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801b8a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801b8aa:	e7f7      	b.n	801b89c <memmove+0x24>

0801b8ac <_sbrk_r>:
 801b8ac:	b538      	push	{r3, r4, r5, lr}
 801b8ae:	4d06      	ldr	r5, [pc, #24]	@ (801b8c8 <_sbrk_r+0x1c>)
 801b8b0:	2300      	movs	r3, #0
 801b8b2:	4604      	mov	r4, r0
 801b8b4:	4608      	mov	r0, r1
 801b8b6:	602b      	str	r3, [r5, #0]
 801b8b8:	f7e7 fb92 	bl	8002fe0 <_sbrk>
 801b8bc:	1c43      	adds	r3, r0, #1
 801b8be:	d102      	bne.n	801b8c6 <_sbrk_r+0x1a>
 801b8c0:	682b      	ldr	r3, [r5, #0]
 801b8c2:	b103      	cbz	r3, 801b8c6 <_sbrk_r+0x1a>
 801b8c4:	6023      	str	r3, [r4, #0]
 801b8c6:	bd38      	pop	{r3, r4, r5, pc}
 801b8c8:	2001181c 	.word	0x2001181c

0801b8cc <__assert_func>:
 801b8cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801b8ce:	4614      	mov	r4, r2
 801b8d0:	461a      	mov	r2, r3
 801b8d2:	4b09      	ldr	r3, [pc, #36]	@ (801b8f8 <__assert_func+0x2c>)
 801b8d4:	681b      	ldr	r3, [r3, #0]
 801b8d6:	4605      	mov	r5, r0
 801b8d8:	68d8      	ldr	r0, [r3, #12]
 801b8da:	b14c      	cbz	r4, 801b8f0 <__assert_func+0x24>
 801b8dc:	4b07      	ldr	r3, [pc, #28]	@ (801b8fc <__assert_func+0x30>)
 801b8de:	9100      	str	r1, [sp, #0]
 801b8e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801b8e4:	4906      	ldr	r1, [pc, #24]	@ (801b900 <__assert_func+0x34>)
 801b8e6:	462b      	mov	r3, r5
 801b8e8:	f000 f870 	bl	801b9cc <fiprintf>
 801b8ec:	f000 f904 	bl	801baf8 <abort>
 801b8f0:	4b04      	ldr	r3, [pc, #16]	@ (801b904 <__assert_func+0x38>)
 801b8f2:	461c      	mov	r4, r3
 801b8f4:	e7f3      	b.n	801b8de <__assert_func+0x12>
 801b8f6:	bf00      	nop
 801b8f8:	20000154 	.word	0x20000154
 801b8fc:	0801c155 	.word	0x0801c155
 801b900:	0801c162 	.word	0x0801c162
 801b904:	0801c190 	.word	0x0801c190

0801b908 <_calloc_r>:
 801b908:	b570      	push	{r4, r5, r6, lr}
 801b90a:	fba1 5402 	umull	r5, r4, r1, r2
 801b90e:	b934      	cbnz	r4, 801b91e <_calloc_r+0x16>
 801b910:	4629      	mov	r1, r5
 801b912:	f7fe ffd1 	bl	801a8b8 <_malloc_r>
 801b916:	4606      	mov	r6, r0
 801b918:	b928      	cbnz	r0, 801b926 <_calloc_r+0x1e>
 801b91a:	4630      	mov	r0, r6
 801b91c:	bd70      	pop	{r4, r5, r6, pc}
 801b91e:	220c      	movs	r2, #12
 801b920:	6002      	str	r2, [r0, #0]
 801b922:	2600      	movs	r6, #0
 801b924:	e7f9      	b.n	801b91a <_calloc_r+0x12>
 801b926:	462a      	mov	r2, r5
 801b928:	4621      	mov	r1, r4
 801b92a:	f7fe f868 	bl	80199fe <memset>
 801b92e:	e7f4      	b.n	801b91a <_calloc_r+0x12>

0801b930 <__ascii_mbtowc>:
 801b930:	b082      	sub	sp, #8
 801b932:	b901      	cbnz	r1, 801b936 <__ascii_mbtowc+0x6>
 801b934:	a901      	add	r1, sp, #4
 801b936:	b142      	cbz	r2, 801b94a <__ascii_mbtowc+0x1a>
 801b938:	b14b      	cbz	r3, 801b94e <__ascii_mbtowc+0x1e>
 801b93a:	7813      	ldrb	r3, [r2, #0]
 801b93c:	600b      	str	r3, [r1, #0]
 801b93e:	7812      	ldrb	r2, [r2, #0]
 801b940:	1e10      	subs	r0, r2, #0
 801b942:	bf18      	it	ne
 801b944:	2001      	movne	r0, #1
 801b946:	b002      	add	sp, #8
 801b948:	4770      	bx	lr
 801b94a:	4610      	mov	r0, r2
 801b94c:	e7fb      	b.n	801b946 <__ascii_mbtowc+0x16>
 801b94e:	f06f 0001 	mvn.w	r0, #1
 801b952:	e7f8      	b.n	801b946 <__ascii_mbtowc+0x16>

0801b954 <_realloc_r>:
 801b954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b958:	4607      	mov	r7, r0
 801b95a:	4614      	mov	r4, r2
 801b95c:	460d      	mov	r5, r1
 801b95e:	b921      	cbnz	r1, 801b96a <_realloc_r+0x16>
 801b960:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b964:	4611      	mov	r1, r2
 801b966:	f7fe bfa7 	b.w	801a8b8 <_malloc_r>
 801b96a:	b92a      	cbnz	r2, 801b978 <_realloc_r+0x24>
 801b96c:	f7fe ff30 	bl	801a7d0 <_free_r>
 801b970:	4625      	mov	r5, r4
 801b972:	4628      	mov	r0, r5
 801b974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b978:	f000 f8c5 	bl	801bb06 <_malloc_usable_size_r>
 801b97c:	4284      	cmp	r4, r0
 801b97e:	4606      	mov	r6, r0
 801b980:	d802      	bhi.n	801b988 <_realloc_r+0x34>
 801b982:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801b986:	d8f4      	bhi.n	801b972 <_realloc_r+0x1e>
 801b988:	4621      	mov	r1, r4
 801b98a:	4638      	mov	r0, r7
 801b98c:	f7fe ff94 	bl	801a8b8 <_malloc_r>
 801b990:	4680      	mov	r8, r0
 801b992:	b908      	cbnz	r0, 801b998 <_realloc_r+0x44>
 801b994:	4645      	mov	r5, r8
 801b996:	e7ec      	b.n	801b972 <_realloc_r+0x1e>
 801b998:	42b4      	cmp	r4, r6
 801b99a:	4622      	mov	r2, r4
 801b99c:	4629      	mov	r1, r5
 801b99e:	bf28      	it	cs
 801b9a0:	4632      	movcs	r2, r6
 801b9a2:	f7fe f8ac 	bl	8019afe <memcpy>
 801b9a6:	4629      	mov	r1, r5
 801b9a8:	4638      	mov	r0, r7
 801b9aa:	f7fe ff11 	bl	801a7d0 <_free_r>
 801b9ae:	e7f1      	b.n	801b994 <_realloc_r+0x40>

0801b9b0 <__ascii_wctomb>:
 801b9b0:	4603      	mov	r3, r0
 801b9b2:	4608      	mov	r0, r1
 801b9b4:	b141      	cbz	r1, 801b9c8 <__ascii_wctomb+0x18>
 801b9b6:	2aff      	cmp	r2, #255	@ 0xff
 801b9b8:	d904      	bls.n	801b9c4 <__ascii_wctomb+0x14>
 801b9ba:	228a      	movs	r2, #138	@ 0x8a
 801b9bc:	601a      	str	r2, [r3, #0]
 801b9be:	f04f 30ff 	mov.w	r0, #4294967295
 801b9c2:	4770      	bx	lr
 801b9c4:	700a      	strb	r2, [r1, #0]
 801b9c6:	2001      	movs	r0, #1
 801b9c8:	4770      	bx	lr
	...

0801b9cc <fiprintf>:
 801b9cc:	b40e      	push	{r1, r2, r3}
 801b9ce:	b503      	push	{r0, r1, lr}
 801b9d0:	4601      	mov	r1, r0
 801b9d2:	ab03      	add	r3, sp, #12
 801b9d4:	4805      	ldr	r0, [pc, #20]	@ (801b9ec <fiprintf+0x20>)
 801b9d6:	f853 2b04 	ldr.w	r2, [r3], #4
 801b9da:	6800      	ldr	r0, [r0, #0]
 801b9dc:	9301      	str	r3, [sp, #4]
 801b9de:	f7ff fcf3 	bl	801b3c8 <_vfiprintf_r>
 801b9e2:	b002      	add	sp, #8
 801b9e4:	f85d eb04 	ldr.w	lr, [sp], #4
 801b9e8:	b003      	add	sp, #12
 801b9ea:	4770      	bx	lr
 801b9ec:	20000154 	.word	0x20000154

0801b9f0 <__swhatbuf_r>:
 801b9f0:	b570      	push	{r4, r5, r6, lr}
 801b9f2:	460c      	mov	r4, r1
 801b9f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b9f8:	2900      	cmp	r1, #0
 801b9fa:	b096      	sub	sp, #88	@ 0x58
 801b9fc:	4615      	mov	r5, r2
 801b9fe:	461e      	mov	r6, r3
 801ba00:	da0d      	bge.n	801ba1e <__swhatbuf_r+0x2e>
 801ba02:	89a3      	ldrh	r3, [r4, #12]
 801ba04:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801ba08:	f04f 0100 	mov.w	r1, #0
 801ba0c:	bf14      	ite	ne
 801ba0e:	2340      	movne	r3, #64	@ 0x40
 801ba10:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801ba14:	2000      	movs	r0, #0
 801ba16:	6031      	str	r1, [r6, #0]
 801ba18:	602b      	str	r3, [r5, #0]
 801ba1a:	b016      	add	sp, #88	@ 0x58
 801ba1c:	bd70      	pop	{r4, r5, r6, pc}
 801ba1e:	466a      	mov	r2, sp
 801ba20:	f000 f848 	bl	801bab4 <_fstat_r>
 801ba24:	2800      	cmp	r0, #0
 801ba26:	dbec      	blt.n	801ba02 <__swhatbuf_r+0x12>
 801ba28:	9901      	ldr	r1, [sp, #4]
 801ba2a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801ba2e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801ba32:	4259      	negs	r1, r3
 801ba34:	4159      	adcs	r1, r3
 801ba36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801ba3a:	e7eb      	b.n	801ba14 <__swhatbuf_r+0x24>

0801ba3c <__smakebuf_r>:
 801ba3c:	898b      	ldrh	r3, [r1, #12]
 801ba3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801ba40:	079d      	lsls	r5, r3, #30
 801ba42:	4606      	mov	r6, r0
 801ba44:	460c      	mov	r4, r1
 801ba46:	d507      	bpl.n	801ba58 <__smakebuf_r+0x1c>
 801ba48:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801ba4c:	6023      	str	r3, [r4, #0]
 801ba4e:	6123      	str	r3, [r4, #16]
 801ba50:	2301      	movs	r3, #1
 801ba52:	6163      	str	r3, [r4, #20]
 801ba54:	b003      	add	sp, #12
 801ba56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ba58:	ab01      	add	r3, sp, #4
 801ba5a:	466a      	mov	r2, sp
 801ba5c:	f7ff ffc8 	bl	801b9f0 <__swhatbuf_r>
 801ba60:	9f00      	ldr	r7, [sp, #0]
 801ba62:	4605      	mov	r5, r0
 801ba64:	4639      	mov	r1, r7
 801ba66:	4630      	mov	r0, r6
 801ba68:	f7fe ff26 	bl	801a8b8 <_malloc_r>
 801ba6c:	b948      	cbnz	r0, 801ba82 <__smakebuf_r+0x46>
 801ba6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ba72:	059a      	lsls	r2, r3, #22
 801ba74:	d4ee      	bmi.n	801ba54 <__smakebuf_r+0x18>
 801ba76:	f023 0303 	bic.w	r3, r3, #3
 801ba7a:	f043 0302 	orr.w	r3, r3, #2
 801ba7e:	81a3      	strh	r3, [r4, #12]
 801ba80:	e7e2      	b.n	801ba48 <__smakebuf_r+0xc>
 801ba82:	89a3      	ldrh	r3, [r4, #12]
 801ba84:	6020      	str	r0, [r4, #0]
 801ba86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801ba8a:	81a3      	strh	r3, [r4, #12]
 801ba8c:	9b01      	ldr	r3, [sp, #4]
 801ba8e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801ba92:	b15b      	cbz	r3, 801baac <__smakebuf_r+0x70>
 801ba94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ba98:	4630      	mov	r0, r6
 801ba9a:	f000 f81d 	bl	801bad8 <_isatty_r>
 801ba9e:	b128      	cbz	r0, 801baac <__smakebuf_r+0x70>
 801baa0:	89a3      	ldrh	r3, [r4, #12]
 801baa2:	f023 0303 	bic.w	r3, r3, #3
 801baa6:	f043 0301 	orr.w	r3, r3, #1
 801baaa:	81a3      	strh	r3, [r4, #12]
 801baac:	89a3      	ldrh	r3, [r4, #12]
 801baae:	431d      	orrs	r5, r3
 801bab0:	81a5      	strh	r5, [r4, #12]
 801bab2:	e7cf      	b.n	801ba54 <__smakebuf_r+0x18>

0801bab4 <_fstat_r>:
 801bab4:	b538      	push	{r3, r4, r5, lr}
 801bab6:	4d07      	ldr	r5, [pc, #28]	@ (801bad4 <_fstat_r+0x20>)
 801bab8:	2300      	movs	r3, #0
 801baba:	4604      	mov	r4, r0
 801babc:	4608      	mov	r0, r1
 801babe:	4611      	mov	r1, r2
 801bac0:	602b      	str	r3, [r5, #0]
 801bac2:	f7e7 fa65 	bl	8002f90 <_fstat>
 801bac6:	1c43      	adds	r3, r0, #1
 801bac8:	d102      	bne.n	801bad0 <_fstat_r+0x1c>
 801baca:	682b      	ldr	r3, [r5, #0]
 801bacc:	b103      	cbz	r3, 801bad0 <_fstat_r+0x1c>
 801bace:	6023      	str	r3, [r4, #0]
 801bad0:	bd38      	pop	{r3, r4, r5, pc}
 801bad2:	bf00      	nop
 801bad4:	2001181c 	.word	0x2001181c

0801bad8 <_isatty_r>:
 801bad8:	b538      	push	{r3, r4, r5, lr}
 801bada:	4d06      	ldr	r5, [pc, #24]	@ (801baf4 <_isatty_r+0x1c>)
 801badc:	2300      	movs	r3, #0
 801bade:	4604      	mov	r4, r0
 801bae0:	4608      	mov	r0, r1
 801bae2:	602b      	str	r3, [r5, #0]
 801bae4:	f7e7 fa64 	bl	8002fb0 <_isatty>
 801bae8:	1c43      	adds	r3, r0, #1
 801baea:	d102      	bne.n	801baf2 <_isatty_r+0x1a>
 801baec:	682b      	ldr	r3, [r5, #0]
 801baee:	b103      	cbz	r3, 801baf2 <_isatty_r+0x1a>
 801baf0:	6023      	str	r3, [r4, #0]
 801baf2:	bd38      	pop	{r3, r4, r5, pc}
 801baf4:	2001181c 	.word	0x2001181c

0801baf8 <abort>:
 801baf8:	b508      	push	{r3, lr}
 801bafa:	2006      	movs	r0, #6
 801bafc:	f000 f834 	bl	801bb68 <raise>
 801bb00:	2001      	movs	r0, #1
 801bb02:	f7e7 f9f5 	bl	8002ef0 <_exit>

0801bb06 <_malloc_usable_size_r>:
 801bb06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801bb0a:	1f18      	subs	r0, r3, #4
 801bb0c:	2b00      	cmp	r3, #0
 801bb0e:	bfbc      	itt	lt
 801bb10:	580b      	ldrlt	r3, [r1, r0]
 801bb12:	18c0      	addlt	r0, r0, r3
 801bb14:	4770      	bx	lr

0801bb16 <_raise_r>:
 801bb16:	291f      	cmp	r1, #31
 801bb18:	b538      	push	{r3, r4, r5, lr}
 801bb1a:	4605      	mov	r5, r0
 801bb1c:	460c      	mov	r4, r1
 801bb1e:	d904      	bls.n	801bb2a <_raise_r+0x14>
 801bb20:	2316      	movs	r3, #22
 801bb22:	6003      	str	r3, [r0, #0]
 801bb24:	f04f 30ff 	mov.w	r0, #4294967295
 801bb28:	bd38      	pop	{r3, r4, r5, pc}
 801bb2a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801bb2c:	b112      	cbz	r2, 801bb34 <_raise_r+0x1e>
 801bb2e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801bb32:	b94b      	cbnz	r3, 801bb48 <_raise_r+0x32>
 801bb34:	4628      	mov	r0, r5
 801bb36:	f000 f831 	bl	801bb9c <_getpid_r>
 801bb3a:	4622      	mov	r2, r4
 801bb3c:	4601      	mov	r1, r0
 801bb3e:	4628      	mov	r0, r5
 801bb40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801bb44:	f000 b818 	b.w	801bb78 <_kill_r>
 801bb48:	2b01      	cmp	r3, #1
 801bb4a:	d00a      	beq.n	801bb62 <_raise_r+0x4c>
 801bb4c:	1c59      	adds	r1, r3, #1
 801bb4e:	d103      	bne.n	801bb58 <_raise_r+0x42>
 801bb50:	2316      	movs	r3, #22
 801bb52:	6003      	str	r3, [r0, #0]
 801bb54:	2001      	movs	r0, #1
 801bb56:	e7e7      	b.n	801bb28 <_raise_r+0x12>
 801bb58:	2100      	movs	r1, #0
 801bb5a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801bb5e:	4620      	mov	r0, r4
 801bb60:	4798      	blx	r3
 801bb62:	2000      	movs	r0, #0
 801bb64:	e7e0      	b.n	801bb28 <_raise_r+0x12>
	...

0801bb68 <raise>:
 801bb68:	4b02      	ldr	r3, [pc, #8]	@ (801bb74 <raise+0xc>)
 801bb6a:	4601      	mov	r1, r0
 801bb6c:	6818      	ldr	r0, [r3, #0]
 801bb6e:	f7ff bfd2 	b.w	801bb16 <_raise_r>
 801bb72:	bf00      	nop
 801bb74:	20000154 	.word	0x20000154

0801bb78 <_kill_r>:
 801bb78:	b538      	push	{r3, r4, r5, lr}
 801bb7a:	4d07      	ldr	r5, [pc, #28]	@ (801bb98 <_kill_r+0x20>)
 801bb7c:	2300      	movs	r3, #0
 801bb7e:	4604      	mov	r4, r0
 801bb80:	4608      	mov	r0, r1
 801bb82:	4611      	mov	r1, r2
 801bb84:	602b      	str	r3, [r5, #0]
 801bb86:	f7e7 f9a3 	bl	8002ed0 <_kill>
 801bb8a:	1c43      	adds	r3, r0, #1
 801bb8c:	d102      	bne.n	801bb94 <_kill_r+0x1c>
 801bb8e:	682b      	ldr	r3, [r5, #0]
 801bb90:	b103      	cbz	r3, 801bb94 <_kill_r+0x1c>
 801bb92:	6023      	str	r3, [r4, #0]
 801bb94:	bd38      	pop	{r3, r4, r5, pc}
 801bb96:	bf00      	nop
 801bb98:	2001181c 	.word	0x2001181c

0801bb9c <_getpid_r>:
 801bb9c:	f7e7 b990 	b.w	8002ec0 <_getpid>

0801bba0 <_init>:
 801bba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bba2:	bf00      	nop
 801bba4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801bba6:	bc08      	pop	{r3}
 801bba8:	469e      	mov	lr, r3
 801bbaa:	4770      	bx	lr

0801bbac <_fini>:
 801bbac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bbae:	bf00      	nop
 801bbb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801bbb2:	bc08      	pop	{r3}
 801bbb4:	469e      	mov	lr, r3
 801bbb6:	4770      	bx	lr
