Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jul 28 11:22:49 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IIR1stOrder_test_timing_summary_routed.rpt -rpx IIR1stOrder_test_timing_summary_routed.rpx
| Design       : IIR1stOrder_test
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: ADC1/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC1/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC1/spi_data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC1/spi_data_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ADC1/spi_trigger_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: rst_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 107 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 3 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.584       -2.806                      4                 1504       -3.313     -139.910                    116                 1504       -0.350       -0.350                       1                   700  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                              ------------         ----------      --------------
clk                                                {0.000 5.000}        10.000          100.000         
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_data_reg_n_0_[10]               {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_data_reg_n_0_[15]               {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_trigger_reg_n_0                 {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2                             {0.000 2.500}        5.000           200.000         
    DCI1_out_p                                     {0.000 2.500}        5.000           200.000         
  clkDLYi                                          {0.625 3.125}        5.000           200.000         
    CLK_out_p                                      {3.125 5.625}        5.000           200.000         
  clkFB                                            {0.000 5.000}        10.000          100.000         
  clkFB_1                                          {0.000 5.000}        10.000          100.000         
  clkPS_int                                        {0.000 5.000}        10.000          100.000         
  clk_div_int                                      {1.250 6.250}        10.000          100.000         
  clk_int                                          {0.000 0.625}        1.250           800.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                      0.917        0.000                      0                 1128        0.085        0.000                      0                 1128        3.000        0.000                       0                   526  
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        7.685        0.000                      0                   83        0.163        0.000                      0                   83        4.220        0.000                       0                    49  
  AD9783_inst1/spi_data_reg_n_0_[10]                                                                                                                                                                 4.600        0.000                       0                    12  
  AD9783_inst1/spi_data_reg_n_0_[15]                                                                                                                                                                 4.600        0.000                       0                     4  
  AD9783_inst1/spi_trigger_reg_n_0                                                                                                                                                                   4.600        0.000                       0                    41  
  MMCME2_BASE_inst_n_2                                  -1.584       -2.806                      4                   32        0.525        0.000                      0                   32        2.150        0.000                       0                    51  
  clkDLYi                                                                                                                                                                                            3.400        0.000                       0                     3  
  clkFB                                                                                                                                                                                              8.751        0.000                       0                     2  
  clkFB_1                                                                                                                                                                                            8.751        0.000                       0                     2  
  clkPS_int                                                                                                                                                                                          8.400        0.000                       0                     3  
  clk_div_int                                            7.038        0.000                      0                    9        0.189        0.000                      0                    9        4.600        0.000                       0                    11  
  clk_int                                                                                                                                                                                           -0.350       -0.350                       1                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  clk                                                    6.251        0.000                      0                    6        1.002        0.000                      0                    6  
AD9783_inst1/spi_trigger_reg_n_0                 clk                                                    4.096        0.000                      0                    1        0.051        0.000                      0                    1  
clk_div_int                                      clk                                                    0.390        0.000                      0                  100        2.887        0.000                      0                  100  
clk                                              AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        8.803        0.000                      0                    3       -0.195       -0.335                      3                    3  
AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        9.255        0.000                      0                    6       -1.283       -4.557                      6                    6  
AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        9.109        0.000                      0                    1       -0.345       -0.345                      1                    1  
AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        4.821        0.000                      0                   61       -1.733      -40.908                     60                   61  
clk                                              MMCME2_BASE_inst_n_2                                   3.335        0.000                      0                   32       -3.313      -72.730                     32                   32  
clk                                              clk_div_int                                            0.440        0.000                      0                    9        4.440        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                       From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       ----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        4.890        0.000                      0                    8       -1.210       -4.738                      4                    8  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        4.857        0.000                      0                    2       -1.327       -1.327                      1                    2  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        4.722        0.000                      0                   30        3.401        0.000                      0                   30  
**async_default**                                clk                                              AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        8.348        0.000                      0                   43       -1.536      -14.544                     14                   43  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/spi_data_reg_n_0_[10]                     4.284        0.000                      0                    2        4.929        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_data_reg_n_0_[10]                     9.307        0.000                      0                    2       -0.331       -0.508                      2                    2  
**async_default**                                clk                                              AD9783_inst1/spi_data_reg_n_0_[10]                     2.627        0.000                      0                    2        5.481        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/spi_data_reg_n_0_[15]                     4.512        0.000                      0                    1        4.922        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_data_reg_n_0_[15]                     9.649        0.000                      0                    1       -0.434       -0.434                      1                    1  
**async_default**                                clk                                              AD9783_inst1/spi_data_reg_n_0_[15]                     2.909        0.000                      0                    1        5.471        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/spi_trigger_reg_n_0                       4.330        0.000                      0                    2        4.521        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/spi_trigger_reg_n_0                       4.230        0.000                      0                    1        4.748        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_trigger_reg_n_0                       9.441        0.000                      0                    5       -0.444       -1.047                      5                    5  
**async_default**                                clk                                              AD9783_inst1/spi_trigger_reg_n_0                       2.625        0.000                      0                    6        4.496        0.000                      0                    6  
**async_default**                                clk                                              clk                                                    2.590        0.000                      0                   65        0.594        0.000                      0                   65  
**async_default**                                clk                                              clkPS_int                                              4.911        0.000                      0                    1       -3.160       -3.160                      1                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 PID/PI/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/yNew1__2/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 6.302ns (73.703%)  route 2.249ns (26.297%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 14.216 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.650     4.528    static         PID/PI/clk_in
    DSP48_X2Y32          DSP48E1                                      r  static         PID/PI/yNew1__1/CLK
  -------------------------------------------------------------------    ----------------------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.925 r  static         PID/PI/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.925    static         PID/PI/yNew1__1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286     9.211 r  static         PID/PI/yNew1__2/P[0]
                         net (fo=2, routed)           0.911    10.122    static         PID/PI/yNew1__2_n_105
    SLICE_X44Y78         LUT2 (Prop_lut2_I0_O)        0.053    10.175 r  static         PID/PI/yNew1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    10.175    static         PID/PI/yNew1_carry_i_3__0_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.485 r  static         PID/PI/yNew1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.485    static         PID/PI/yNew1_carry_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.545 r  static         PID/PI/yNew1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.545    static         PID/PI/yNew1_carry__0_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.605 r  static         PID/PI/yNew1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.605    static         PID/PI/yNew1_carry__1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.665 r  static         PID/PI/yNew1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.665    static         PID/PI/yNew1_carry__2_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.725 r  static         PID/PI/yNew1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.725    static         PID/PI/yNew1_carry__3_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.785 r  static         PID/PI/yNew1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.785    static         PID/PI/yNew1_carry__4_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.845 r  static         PID/PI/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.845    static         PID/PI/yNew1_carry__5_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.905 r  static         PID/PI/yNew1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.905    static         PID/PI/yNew1_carry__6_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.965 r  static         PID/PI/yNew1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.965    static         PID/PI/yNew1_carry__7_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    11.146 r  static         PID/PI/yNew1_carry__8/O[3]
                         net (fo=2, routed)           0.616    11.762    static         PID/PI/yNew1_carry__8_n_4
    SLICE_X45Y87         LUT2 (Prop_lut2_I0_O)        0.142    11.904 r  static         PID/PI/yNew0_carry__12_i_1__0/O
                         net (fo=1, routed)           0.000    11.904    static         PID/PI/yNew0_carry__12_i_1__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    12.137 r  static         PID/PI/yNew0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.137    static         PID/PI/yNew0_carry__12_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.357 r  static         PID/PI/yNew0_carry__13/O[1]
                         net (fo=3, routed)           0.722    13.078    static         PID/PI/yNew0_carry__13_n_6
    DSP48_X2Y33          DSP48E1                                      r  static         PID/PI/yNew1__2/B[14]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.542    14.216    static         PID/PI/clk_in
    DSP48_X2Y33          DSP48E1                                      r  static         PID/PI/yNew1__2/CLK
                         clock pessimism              0.295    14.511                     
                         clock uncertainty           -0.035    14.476                     
    DSP48_X2Y33          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.480    13.996    static           PID/PI/yNew1__2
  -------------------------------------------------------------------
                         required time                         13.996                     
                         arrival time                         -13.078                     
  -------------------------------------------------------------------
                         slack                                  0.917                     

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 PID/PI/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/yNew1__2/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.481ns  (logic 6.281ns (74.057%)  route 2.200ns (25.943%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 14.216 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.650     4.528    static         PID/PI/clk_in
    DSP48_X2Y32          DSP48E1                                      r  static         PID/PI/yNew1__1/CLK
  -------------------------------------------------------------------    ----------------------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.925 r  static         PID/PI/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.925    static         PID/PI/yNew1__1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286     9.211 r  static         PID/PI/yNew1__2/P[0]
                         net (fo=2, routed)           0.911    10.122    static         PID/PI/yNew1__2_n_105
    SLICE_X44Y78         LUT2 (Prop_lut2_I0_O)        0.053    10.175 r  static         PID/PI/yNew1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    10.175    static         PID/PI/yNew1_carry_i_3__0_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.485 r  static         PID/PI/yNew1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.485    static         PID/PI/yNew1_carry_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.545 r  static         PID/PI/yNew1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.545    static         PID/PI/yNew1_carry__0_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.605 r  static         PID/PI/yNew1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.605    static         PID/PI/yNew1_carry__1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.665 r  static         PID/PI/yNew1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.665    static         PID/PI/yNew1_carry__2_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.725 r  static         PID/PI/yNew1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.725    static         PID/PI/yNew1_carry__3_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.785 r  static         PID/PI/yNew1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.785    static         PID/PI/yNew1_carry__4_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.845 r  static         PID/PI/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.845    static         PID/PI/yNew1_carry__5_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.905 r  static         PID/PI/yNew1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.905    static         PID/PI/yNew1_carry__6_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.965 r  static         PID/PI/yNew1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.965    static         PID/PI/yNew1_carry__7_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.025 r  static         PID/PI/yNew1_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.025    static         PID/PI/yNew1_carry__8_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    11.206 r  static         PID/PI/yNew1_carry__9/O[3]
                         net (fo=2, routed)           0.616    11.822    static         PID/PI/yNew1_carry__9_n_4
    SLICE_X45Y88         LUT2 (Prop_lut2_I0_O)        0.142    11.964 r  static         PID/PI/yNew0_carry__13_i_1__0/O
                         net (fo=1, routed)           0.000    11.964    static         PID/PI/yNew0_carry__13_i_1__0_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    12.197 r  static         PID/PI/yNew0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.197    static         PID/PI/yNew0_carry__13_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.336 r  static         PID/PI/yNew0_carry__14/O[0]
                         net (fo=2, routed)           0.674    13.009    static         PID/PI/yNew0_carry__14_n_7
    DSP48_X2Y33          DSP48E1                                      r  static         PID/PI/yNew1__2/B[17]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.542    14.216    static         PID/PI/clk_in
    DSP48_X2Y33          DSP48E1                                      r  static         PID/PI/yNew1__2/CLK
                         clock pessimism              0.295    14.511                     
                         clock uncertainty           -0.035    14.476                     
    DSP48_X2Y33          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.483    13.993    static           PID/PI/yNew1__2
  -------------------------------------------------------------------
                         required time                         13.993                     
                         arrival time                         -13.009                     
  -------------------------------------------------------------------
                         slack                                  0.983                     

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 PID/PD/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/yNew1__2/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.449ns  (logic 6.205ns (73.440%)  route 2.244ns (26.560%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.712     4.590    static         PID/PD/clk_in
    DSP48_X1Y22          DSP48E1                                      r  static         PID/PD/yNew1__1/CLK
  -------------------------------------------------------------------    ----------------------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.987 r  static         PID/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.987    static         PID/PD/yNew1__1_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.286     9.273 r  static         PID/PD/yNew1__2/P[11]
                         net (fo=2, routed)           0.945    10.218    static         PID/PD/yNew1__2_n_94
    SLICE_X20Y60         LUT2 (Prop_lut2_I0_O)        0.053    10.271 r  static         PID/PD/yNew1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    10.271    static         PID/PD/yNew1_carry__2_i_4_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    10.568 r  static         PID/PD/yNew1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.568    static         PID/PD/yNew1_carry__2_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.628 r  static         PID/PD/yNew1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.628    static         PID/PD/yNew1_carry__3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.688 r  static         PID/PD/yNew1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.688    static         PID/PD/yNew1_carry__4_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.748 r  static         PID/PD/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.748    static         PID/PD/yNew1_carry__5_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.808 r  static         PID/PD/yNew1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.808    static         PID/PD/yNew1_carry__6_n_0
    SLICE_X20Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.868 r  static         PID/PD/yNew1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.868    static         PID/PD/yNew1_carry__7_n_0
    SLICE_X20Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.928 r  static         PID/PD/yNew1_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.928    static         PID/PD/yNew1_carry__8_n_0
    SLICE_X20Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.140 r  static         PID/PD/yNew1_carry__9/O[1]
                         net (fo=2, routed)           0.582    11.722    static         PID/PD/yNew1_carry__9_n_6
    SLICE_X18Y67         LUT2 (Prop_lut2_I0_O)        0.155    11.877 r  static         PID/PD/yNew0_carry__13_i_3/O
                         net (fo=1, routed)           0.000    11.877    static         PID/PD/yNew0_carry__13_i_3_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.187 r  static         PID/PD/yNew0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.187    static         PID/PD/yNew0_carry__13_n_0
    SLICE_X18Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    12.322 r  static         PID/PD/yNew0_carry__14/O[0]
                         net (fo=2, routed)           0.717    13.039    static         PID/PD/yNew[34]
    DSP48_X1Y23          DSP48E1                                      r  static         PID/PD/yNew1__2/B[17]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.600    14.274    static         PID/PD/clk_in
    DSP48_X1Y23          DSP48E1                                      r  static         PID/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.568                     
                         clock uncertainty           -0.035    14.533                     
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.481    14.052    static           PID/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.052                     
                         arrival time                         -13.039                     
  -------------------------------------------------------------------
                         slack                                  1.013                     

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 PID/PD/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/yNew1__2/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.432ns  (logic 6.230ns (73.889%)  route 2.202ns (26.111%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.712     4.590    static         PID/PD/clk_in
    DSP48_X1Y22          DSP48E1                                      r  static         PID/PD/yNew1__1/CLK
  -------------------------------------------------------------------    ----------------------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.987 r  static         PID/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.987    static         PID/PD/yNew1__1_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.286     9.273 r  static         PID/PD/yNew1__2/P[11]
                         net (fo=2, routed)           0.945    10.218    static         PID/PD/yNew1__2_n_94
    SLICE_X20Y60         LUT2 (Prop_lut2_I0_O)        0.053    10.271 r  static         PID/PD/yNew1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    10.271    static         PID/PD/yNew1_carry__2_i_4_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    10.568 r  static         PID/PD/yNew1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.568    static         PID/PD/yNew1_carry__2_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.628 r  static         PID/PD/yNew1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.628    static         PID/PD/yNew1_carry__3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.688 r  static         PID/PD/yNew1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.688    static         PID/PD/yNew1_carry__4_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.748 r  static         PID/PD/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.748    static         PID/PD/yNew1_carry__5_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.808 r  static         PID/PD/yNew1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.808    static         PID/PD/yNew1_carry__6_n_0
    SLICE_X20Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.868 r  static         PID/PD/yNew1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.868    static         PID/PD/yNew1_carry__7_n_0
    SLICE_X20Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.080 r  static         PID/PD/yNew1_carry__8/O[1]
                         net (fo=2, routed)           0.582    11.662    static         PID/PD/yNew1_carry__8_n_6
    SLICE_X18Y66         LUT2 (Prop_lut2_I0_O)        0.155    11.817 r  static         PID/PD/yNew0_carry__12_i_3/O
                         net (fo=1, routed)           0.000    11.817    static         PID/PD/yNew0_carry__12_i_3_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.127 r  static         PID/PD/yNew0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.127    static         PID/PD/yNew0_carry__12_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.347 r  static         PID/PD/yNew0_carry__13/O[1]
                         net (fo=3, routed)           0.674    13.021    static         PID/PD/yNew0[15]
    DSP48_X1Y23          DSP48E1                                      r  static         PID/PD/yNew1__2/B[14]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.600    14.274    static         PID/PD/clk_in
    DSP48_X1Y23          DSP48E1                                      r  static         PID/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.568                     
                         clock uncertainty           -0.035    14.533                     
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.483    14.050    static           PID/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.050                     
                         arrival time                         -13.021                     
  -------------------------------------------------------------------
                         slack                                  1.028                     

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 PID/PD/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/yNew1__2/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 6.170ns (73.300%)  route 2.247ns (26.700%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.712     4.590    static         PID/PD/clk_in
    DSP48_X1Y22          DSP48E1                                      r  static         PID/PD/yNew1__1/CLK
  -------------------------------------------------------------------    ----------------------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.987 r  static         PID/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.987    static         PID/PD/yNew1__1_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.286     9.273 r  static         PID/PD/yNew1__2/P[11]
                         net (fo=2, routed)           0.945    10.218    static         PID/PD/yNew1__2_n_94
    SLICE_X20Y60         LUT2 (Prop_lut2_I0_O)        0.053    10.271 r  static         PID/PD/yNew1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    10.271    static         PID/PD/yNew1_carry__2_i_4_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    10.568 r  static         PID/PD/yNew1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.568    static         PID/PD/yNew1_carry__2_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.628 r  static         PID/PD/yNew1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.628    static         PID/PD/yNew1_carry__3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.688 r  static         PID/PD/yNew1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.688    static         PID/PD/yNew1_carry__4_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.748 r  static         PID/PD/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.748    static         PID/PD/yNew1_carry__5_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.808 r  static         PID/PD/yNew1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.808    static         PID/PD/yNew1_carry__6_n_0
    SLICE_X20Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.020 r  static         PID/PD/yNew1_carry__7/O[1]
                         net (fo=2, routed)           0.582    11.602    static         PID/PD/yNew1_carry__7_n_6
    SLICE_X18Y65         LUT2 (Prop_lut2_I0_O)        0.155    11.757 r  static         PID/PD/yNew0_carry__11_i_3/O
                         net (fo=1, routed)           0.000    11.757    static         PID/PD/yNew0_carry__11_i_3_n_0
    SLICE_X18Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.067 r  static         PID/PD/yNew0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.067    static         PID/PD/yNew0_carry__11_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.287 r  static         PID/PD/yNew0_carry__12/O[1]
                         net (fo=3, routed)           0.720    13.007    static         PID/PD/yNew0[11]
    DSP48_X1Y23          DSP48E1                                      r  static         PID/PD/yNew1__2/B[10]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.600    14.274    static         PID/PD/clk_in
    DSP48_X1Y23          DSP48E1                                      r  static         PID/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.568                     
                         clock uncertainty           -0.035    14.533                     
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.483    14.050    static           PID/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.050                     
                         arrival time                         -13.007                     
  -------------------------------------------------------------------
                         slack                                  1.042                     

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 PID/PD/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/yNew1__2/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.408ns  (logic 6.191ns (73.635%)  route 2.217ns (26.365%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.712     4.590    static         PID/PD/clk_in
    DSP48_X1Y22          DSP48E1                                      r  static         PID/PD/yNew1__1/CLK
  -------------------------------------------------------------------    ----------------------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.987 r  static         PID/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.987    static         PID/PD/yNew1__1_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.286     9.273 r  static         PID/PD/yNew1__2/P[11]
                         net (fo=2, routed)           0.945    10.218    static         PID/PD/yNew1__2_n_94
    SLICE_X20Y60         LUT2 (Prop_lut2_I0_O)        0.053    10.271 r  static         PID/PD/yNew1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    10.271    static         PID/PD/yNew1_carry__2_i_4_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    10.568 r  static         PID/PD/yNew1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.568    static         PID/PD/yNew1_carry__2_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.628 r  static         PID/PD/yNew1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.628    static         PID/PD/yNew1_carry__3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.688 r  static         PID/PD/yNew1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.688    static         PID/PD/yNew1_carry__4_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.748 r  static         PID/PD/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.748    static         PID/PD/yNew1_carry__5_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.808 r  static         PID/PD/yNew1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.808    static         PID/PD/yNew1_carry__6_n_0
    SLICE_X20Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.868 r  static         PID/PD/yNew1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.868    static         PID/PD/yNew1_carry__7_n_0
    SLICE_X20Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.080 r  static         PID/PD/yNew1_carry__8/O[1]
                         net (fo=2, routed)           0.582    11.662    static         PID/PD/yNew1_carry__8_n_6
    SLICE_X18Y66         LUT2 (Prop_lut2_I0_O)        0.155    11.817 r  static         PID/PD/yNew0_carry__12_i_3/O
                         net (fo=1, routed)           0.000    11.817    static         PID/PD/yNew0_carry__12_i_3_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.127 r  static         PID/PD/yNew0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.127    static         PID/PD/yNew0_carry__12_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    12.308 r  static         PID/PD/yNew0_carry__13/O[3]
                         net (fo=2, routed)           0.689    12.998    static         PID/PD/yNew[33]
    DSP48_X1Y23          DSP48E1                                      r  static         PID/PD/yNew1__2/B[16]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.600    14.274    static         PID/PD/clk_in
    DSP48_X1Y23          DSP48E1                                      r  static         PID/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.568                     
                         clock uncertainty           -0.035    14.533                     
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.470    14.063    static           PID/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.063                     
                         arrival time                         -12.998                     
  -------------------------------------------------------------------
                         slack                                  1.065                     

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 PID/PD/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/yNew1__2/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.378ns  (logic 6.152ns (73.433%)  route 2.226ns (26.567%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.712     4.590    static         PID/PD/clk_in
    DSP48_X1Y22          DSP48E1                                      r  static         PID/PD/yNew1__1/CLK
  -------------------------------------------------------------------    ----------------------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.987 r  static         PID/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.987    static         PID/PD/yNew1__1_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.286     9.273 r  static         PID/PD/yNew1__2/P[11]
                         net (fo=2, routed)           0.945    10.218    static         PID/PD/yNew1__2_n_94
    SLICE_X20Y60         LUT2 (Prop_lut2_I0_O)        0.053    10.271 r  static         PID/PD/yNew1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    10.271    static         PID/PD/yNew1_carry__2_i_4_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    10.568 r  static         PID/PD/yNew1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.568    static         PID/PD/yNew1_carry__2_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.628 r  static         PID/PD/yNew1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.628    static         PID/PD/yNew1_carry__3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.688 r  static         PID/PD/yNew1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.688    static         PID/PD/yNew1_carry__4_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.748 r  static         PID/PD/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.748    static         PID/PD/yNew1_carry__5_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.808 r  static         PID/PD/yNew1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.808    static         PID/PD/yNew1_carry__6_n_0
    SLICE_X20Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.868 r  static         PID/PD/yNew1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.868    static         PID/PD/yNew1_carry__7_n_0
    SLICE_X20Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.080 r  static         PID/PD/yNew1_carry__8/O[1]
                         net (fo=2, routed)           0.582    11.662    static         PID/PD/yNew1_carry__8_n_6
    SLICE_X18Y66         LUT2 (Prop_lut2_I0_O)        0.155    11.817 r  static         PID/PD/yNew0_carry__12_i_3/O
                         net (fo=1, routed)           0.000    11.817    static         PID/PD/yNew0_carry__12_i_3_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.127 r  static         PID/PD/yNew0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.127    static         PID/PD/yNew0_carry__12_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142    12.269 r  static         PID/PD/yNew0_carry__13/O[0]
                         net (fo=3, routed)           0.698    12.968    static         PID/PD/yNew0[14]
    DSP48_X1Y23          DSP48E1                                      r  static         PID/PD/yNew1__2/B[13]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.600    14.274    static         PID/PD/clk_in
    DSP48_X1Y23          DSP48E1                                      r  static         PID/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.568                     
                         clock uncertainty           -0.035    14.533                     
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.481    14.052    static           PID/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.052                     
                         arrival time                         -12.968                     
  -------------------------------------------------------------------
                         slack                                  1.084                     

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 PID/PD/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/yNew1__2/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.357ns  (logic 6.110ns (73.108%)  route 2.247ns (26.892%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.712     4.590    static         PID/PD/clk_in
    DSP48_X1Y22          DSP48E1                                      r  static         PID/PD/yNew1__1/CLK
  -------------------------------------------------------------------    ----------------------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.987 r  static         PID/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.987    static         PID/PD/yNew1__1_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.286     9.273 r  static         PID/PD/yNew1__2/P[11]
                         net (fo=2, routed)           0.945    10.218    static         PID/PD/yNew1__2_n_94
    SLICE_X20Y60         LUT2 (Prop_lut2_I0_O)        0.053    10.271 r  static         PID/PD/yNew1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    10.271    static         PID/PD/yNew1_carry__2_i_4_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    10.568 r  static         PID/PD/yNew1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.568    static         PID/PD/yNew1_carry__2_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.628 r  static         PID/PD/yNew1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.628    static         PID/PD/yNew1_carry__3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.688 r  static         PID/PD/yNew1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.688    static         PID/PD/yNew1_carry__4_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.748 r  static         PID/PD/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.748    static         PID/PD/yNew1_carry__5_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.960 r  static         PID/PD/yNew1_carry__6/O[1]
                         net (fo=2, routed)           0.582    11.542    static         PID/PD/yNew1_carry__6_n_6
    SLICE_X18Y64         LUT2 (Prop_lut2_I0_O)        0.155    11.697 r  static         PID/PD/yNew0_carry__10_i_3/O
                         net (fo=1, routed)           0.000    11.697    static         PID/PD/yNew0_carry__10_i_3_n_0
    SLICE_X18Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.007 r  static         PID/PD/yNew0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.007    static         PID/PD/yNew0_carry__10_n_0
    SLICE_X18Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.227 r  static         PID/PD/yNew0_carry__11/O[1]
                         net (fo=3, routed)           0.720    12.947    static         PID/PD/yNew0[7]
    DSP48_X1Y23          DSP48E1                                      r  static         PID/PD/yNew1__2/B[6]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.600    14.274    static         PID/PD/clk_in
    DSP48_X1Y23          DSP48E1                                      r  static         PID/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.568                     
                         clock uncertainty           -0.035    14.533                     
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.483    14.050    static           PID/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.050                     
                         arrival time                         -12.947                     
  -------------------------------------------------------------------
                         slack                                  1.102                     

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 PID/PI/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/yNew1__2/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 6.261ns (74.906%)  route 2.098ns (25.094%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 14.216 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.650     4.528    static         PID/PI/clk_in
    DSP48_X2Y32          DSP48E1                                      r  static         PID/PI/yNew1__1/CLK
  -------------------------------------------------------------------    ----------------------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.925 r  static         PID/PI/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.925    static         PID/PI/yNew1__1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286     9.211 r  static         PID/PI/yNew1__2/P[0]
                         net (fo=2, routed)           0.911    10.122    static         PID/PI/yNew1__2_n_105
    SLICE_X44Y78         LUT2 (Prop_lut2_I0_O)        0.053    10.175 r  static         PID/PI/yNew1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    10.175    static         PID/PI/yNew1_carry_i_3__0_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.485 r  static         PID/PI/yNew1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.485    static         PID/PI/yNew1_carry_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.545 r  static         PID/PI/yNew1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.545    static         PID/PI/yNew1_carry__0_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.605 r  static         PID/PI/yNew1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.605    static         PID/PI/yNew1_carry__1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.665 r  static         PID/PI/yNew1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.665    static         PID/PI/yNew1_carry__2_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.725 r  static         PID/PI/yNew1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.725    static         PID/PI/yNew1_carry__3_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.785 r  static         PID/PI/yNew1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.785    static         PID/PI/yNew1_carry__4_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.845 r  static         PID/PI/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.845    static         PID/PI/yNew1_carry__5_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.905 r  static         PID/PI/yNew1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.905    static         PID/PI/yNew1_carry__6_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.965 r  static         PID/PI/yNew1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.965    static         PID/PI/yNew1_carry__7_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    11.146 r  static         PID/PI/yNew1_carry__8/O[3]
                         net (fo=2, routed)           0.616    11.762    static         PID/PI/yNew1_carry__8_n_4
    SLICE_X45Y87         LUT2 (Prop_lut2_I0_O)        0.142    11.904 r  static         PID/PI/yNew0_carry__12_i_1__0/O
                         net (fo=1, routed)           0.000    11.904    static         PID/PI/yNew0_carry__12_i_1__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    12.137 r  static         PID/PI/yNew0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.137    static         PID/PI/yNew0_carry__12_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    12.316 r  static         PID/PI/yNew0_carry__13/O[3]
                         net (fo=2, routed)           0.571    12.886    static         PID/PI/yNew0_carry__13_n_4
    DSP48_X2Y33          DSP48E1                                      r  static         PID/PI/yNew1__2/B[16]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.542    14.216    static         PID/PI/clk_in
    DSP48_X2Y33          DSP48E1                                      r  static         PID/PI/yNew1__2/CLK
                         clock pessimism              0.295    14.511                     
                         clock uncertainty           -0.035    14.476                     
    DSP48_X2Y33          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.470    14.006    static           PID/PI/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.006                     
                         arrival time                         -12.886                     
  -------------------------------------------------------------------
                         slack                                  1.119                     

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 PID/PD/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/yNew1__2/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.331ns  (logic 6.139ns (73.689%)  route 2.192ns (26.311%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.712     4.590    static         PID/PD/clk_in
    DSP48_X1Y22          DSP48E1                                      r  static         PID/PD/yNew1__1/CLK
  -------------------------------------------------------------------    ----------------------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.987 r  static         PID/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.987    static         PID/PD/yNew1__1_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.286     9.273 r  static         PID/PD/yNew1__2/P[11]
                         net (fo=2, routed)           0.945    10.218    static         PID/PD/yNew1__2_n_94
    SLICE_X20Y60         LUT2 (Prop_lut2_I0_O)        0.053    10.271 r  static         PID/PD/yNew1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    10.271    static         PID/PD/yNew1_carry__2_i_4_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    10.568 r  static         PID/PD/yNew1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.568    static         PID/PD/yNew1_carry__2_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.628 r  static         PID/PD/yNew1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.628    static         PID/PD/yNew1_carry__3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.688 r  static         PID/PD/yNew1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.688    static         PID/PD/yNew1_carry__4_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.748 r  static         PID/PD/yNew1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.748    static         PID/PD/yNew1_carry__5_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.808 r  static         PID/PD/yNew1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.808    static         PID/PD/yNew1_carry__6_n_0
    SLICE_X20Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.020 r  static         PID/PD/yNew1_carry__7/O[1]
                         net (fo=2, routed)           0.582    11.602    static         PID/PD/yNew1_carry__7_n_6
    SLICE_X18Y65         LUT2 (Prop_lut2_I0_O)        0.155    11.757 r  static         PID/PD/yNew0_carry__11_i_3/O
                         net (fo=1, routed)           0.000    11.757    static         PID/PD/yNew0_carry__11_i_3_n_0
    SLICE_X18Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.067 r  static         PID/PD/yNew0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.067    static         PID/PD/yNew0_carry__11_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189    12.256 r  static         PID/PD/yNew0_carry__12/O[3]
                         net (fo=3, routed)           0.665    12.921    static         PID/PD/yNew0[13]
    DSP48_X1Y23          DSP48E1                                      r  static         PID/PD/yNew1__2/B[12]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.600    14.274    static         PID/PD/clk_in
    DSP48_X1Y23          DSP48E1                                      r  static         PID/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.568                     
                         clock uncertainty           -0.035    14.533                     
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.470    14.063    static           PID/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.063                     
                         arrival time                         -12.921                     
  -------------------------------------------------------------------
                         slack                                  1.142                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 relockSweep/current_val_f_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep/signal_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.399%)  route 0.055ns (35.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     1.764    static         relockSweep/clk_in
    SLICE_X7Y92          FDRE                                         r  static         relockSweep/current_val_f_reg[18]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  static         relockSweep/current_val_f_reg[18]/Q
                         net (fo=1, routed)           0.055     1.920    static         relockSweep/current_val_f[18]
    SLICE_X6Y92          FDRE                                         r  static         relockSweep/signal_out_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     2.132    static         relockSweep/clk_in
    SLICE_X6Y92          FDRE                                         r  static         relockSweep/signal_out_reg[2]/C
                         clock pessimism             -0.356     1.775                     
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.059     1.834    static           relockSweep/signal_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.834                     
                         arrival time                           1.920                     
  -------------------------------------------------------------------
                         slack                                  0.085                     

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.128ns (59.777%)  route 0.086ns (40.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541     1.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.100     1.742 r  static         AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/Q
                         net (fo=7, routed)           0.086     1.828    static         AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg_n_0_[2]
    SLICE_X54Y146        LUT6 (Prop_lut6_I4_O)        0.028     1.856 r  static         AD9783_inst1/AD_9783_SPI_inst/clk_counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.856    static         AD9783_inst1/AD_9783_SPI_inst/clk_counter[5]
    SLICE_X54Y146        FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.740     1.989    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X54Y146        FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism             -0.335     1.653                     
    SLICE_X54Y146        FDCE (Hold_fdce_C_D)         0.087     1.740    static           AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.740                     
                         arrival time                           1.856                     
  -------------------------------------------------------------------
                         slack                                  0.116                     

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 relockSweep/current_val_f_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep/signal_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.863%)  route 0.109ns (52.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     1.764    static         relockSweep/clk_in
    SLICE_X7Y92          FDRE                                         r  static         relockSweep/current_val_f_reg[17]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  static         relockSweep/current_val_f_reg[17]/Q
                         net (fo=1, routed)           0.109     1.973    static         relockSweep/current_val_f[17]
    SLICE_X6Y92          FDRE                                         r  static         relockSweep/signal_out_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     2.132    static         relockSweep/clk_in
    SLICE_X6Y92          FDRE                                         r  static         relockSweep/signal_out_reg[1]/C
                         clock pessimism             -0.356     1.775                     
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.059     1.834    static           relockSweep/signal_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.834                     
                         arrival time                           1.973                     
  -------------------------------------------------------------------
                         slack                                  0.139                     

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.305%)  route 0.112ns (46.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541     1.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.100     1.742 r  static         AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/Q
                         net (fo=7, routed)           0.112     1.854    static         AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg_n_0_[1]
    SLICE_X54Y146        LUT5 (Prop_lut5_I2_O)        0.028     1.882 r  static         AD9783_inst1/AD_9783_SPI_inst/clk_counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.882    static         AD9783_inst1/AD_9783_SPI_inst/clk_counter[4]
    SLICE_X54Y146        FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.740     1.989    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X54Y146        FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism             -0.335     1.653                     
    SLICE_X54Y146        FDCE (Hold_fdce_C_D)         0.087     1.740    static           AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.740                     
                         arrival time                           1.882                     
  -------------------------------------------------------------------
                         slack                                  0.142                     

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 relockSweep/current_val_f_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep/signal_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.663     1.764    static         relockSweep/clk_in
    SLICE_X7Y92          FDRE                                         r  static         relockSweep/current_val_f_reg[16]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  static         relockSweep/current_val_f_reg[16]/Q
                         net (fo=1, routed)           0.101     1.965    static         relockSweep/current_val_f[16]
    SLICE_X6Y92          FDRE                                         r  static         relockSweep/signal_out_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     2.132    static         relockSweep/clk_in
    SLICE_X6Y92          FDRE                                         r  static         relockSweep/signal_out_reg[0]/C
                         clock pessimism             -0.356     1.775                     
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.042     1.817    static           relockSweep/signal_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.817                     
                         arrival time                           1.965                     
  -------------------------------------------------------------------
                         slack                                  0.148                     

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.149%)  route 0.100ns (43.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664     1.765    static         AD9783_inst1/clk_in
    SLICE_X4Y96          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.100     1.865 r  static         AD9783_inst1/FSM_onehot_state_f_reg[6]/Q
                         net (fo=4, routed)           0.100     1.965    static         AD9783_inst1/FSM_onehot_state_f_reg_n_0_[6]
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.028     1.993 r  static         AD9783_inst1/FSM_onehot_state_f[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.993    static         AD9783_inst1/FSM_onehot_state_f[7]_i_1__0_n_0
    SLICE_X5Y96          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     2.133    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.356     1.776                     
    SLICE_X5Y96          FDCE (Hold_fdce_C_D)         0.060     1.836    static           AD9783_inst1/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.836                     
                         arrival time                           1.993                     
  -------------------------------------------------------------------
                         slack                                  0.157                     

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 AD9783_inst1/counter_f_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/counter_f_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.146ns (63.742%)  route 0.083ns (36.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.665     1.766    static         AD9783_inst1/clk_in
    SLICE_X6Y99          FDPE                                         r  static         AD9783_inst1/counter_f_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.118     1.884 r  static         AD9783_inst1/counter_f_reg[3]/Q
                         net (fo=5, routed)           0.083     1.967    static         AD9783_inst1/counter_f_reg__0[3]
    SLICE_X7Y99          LUT6 (Prop_lut6_I4_O)        0.028     1.995 r  static         AD9783_inst1/counter_f[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.995    static         AD9783_inst1/counter0__1[5]
    SLICE_X7Y99          FDPE                                         r  static         AD9783_inst1/counter_f_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.885     2.134    static         AD9783_inst1/clk_in
    SLICE_X7Y99          FDPE                                         r  static         AD9783_inst1/counter_f_reg[5]/C
                         clock pessimism             -0.356     1.777                     
    SLICE_X7Y99          FDPE (Hold_fdpe_C_D)         0.060     1.837    static           AD9783_inst1/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.837                     
                         arrival time                           1.995                     
  -------------------------------------------------------------------
                         slack                                  0.158                     

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ADC1/FSM_onehot_state_f_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.571%)  route 0.130ns (50.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.712     1.813    static         ADC1/clk_in
    SLICE_X4Y35          FDCE                                         r  static         ADC1/FSM_onehot_state_f_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.100     1.913 r  static         ADC1/FSM_onehot_state_f_reg[12]/Q
                         net (fo=4, routed)           0.130     2.043    static         ADC1/FSM_onehot_state_f_reg_n_0_[12]
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.028     2.071 r  static         ADC1/spi_trigger_i_1/O
                         net (fo=1, routed)           0.000     2.071    static         ADC1/spi_trigger_i_1_n_0
    SLICE_X6Y34          FDCE                                         r  static         ADC1/spi_trigger_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.950     2.199    static         ADC1/clk_in
    SLICE_X6Y34          FDCE                                         r  static         ADC1/spi_trigger_reg/C
                         clock pessimism             -0.373     1.825                     
    SLICE_X6Y34          FDCE (Hold_fdce_C_D)         0.087     1.912    static           ADC1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.912                     
                         arrival time                           2.071                     
  -------------------------------------------------------------------
                         slack                                  0.159                     

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 PID/PD/b1x0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/b0x1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.271ns (73.138%)  route 0.100ns (26.862%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.686     1.787    static         PID/PD/clk_in
    SLICE_X18Y48         FDRE                                         r  static         PID/PD/b1x0_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.118     1.905 r  static         PID/PD/b1x0_reg[15]/Q
                         net (fo=1, routed)           0.099     2.004    static         PID/PD/b1x0[15]
    SLICE_X19Y49         LUT2 (Prop_lut2_I1_O)        0.028     2.032 r  static         PID/PD/b0x10_carry__2_i_1/O
                         net (fo=1, routed)           0.000     2.032    static         PID/PD/b0x10_carry__2_i_1_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     2.116 r  static         PID/PD/b0x10_carry__2/CO[3]
                         net (fo=1, routed)           0.001     2.117    static         PID/PD/b0x10_carry__2_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.158 r  static         PID/PD/b0x10_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.158    static         PID/PD/b0x10_carry__3_n_7
    SLICE_X19Y50         FDRE                                         r  static         PID/PD/b0x1_reg[16]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.854     2.103    static         PID/PD/clk_in
    SLICE_X19Y50         FDRE                                         r  static         PID/PD/b0x1_reg[16]/C
                         clock pessimism             -0.175     1.927                     
    SLICE_X19Y50         FDRE (Hold_fdre_C_D)         0.071     1.998    static           PID/PD/b0x1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.998                     
                         arrival time                           2.158                     
  -------------------------------------------------------------------
                         slack                                  0.160                     

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 relockSweep/current_val_f_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep/signal_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.181%)  route 0.100ns (45.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664     1.765    static         relockSweep/clk_in
    SLICE_X6Y93          FDRE                                         r  static         relockSweep/current_val_f_reg[22]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.118     1.883 r  static         relockSweep/current_val_f_reg[22]/Q
                         net (fo=1, routed)           0.100     1.983    static         relockSweep/current_val_f[22]
    SLICE_X6Y92          FDRE                                         r  static         relockSweep/signal_out_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     2.132    static         relockSweep/clk_in
    SLICE_X6Y92          FDRE                                         r  static         relockSweep/signal_out_reg[6]/C
                         clock pessimism             -0.353     1.778                     
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.045     1.823    static           relockSweep/signal_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.823                     
                         arrival time                           1.983                     
  -------------------------------------------------------------------
                         slack                                  0.160                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y5    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X55Y146    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X55Y146    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X5Y97      AD9783_inst1/FSM_onehot_state_f_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X6Y96      AD9783_inst1/FSM_onehot_state_f_reg[9]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X6Y99      AD9783_inst1/counter_f_reg[1]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X6Y99      AD9783_inst1/counter_f_reg[4]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X7Y99      AD9783_inst1/counter_f_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X55Y146    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X55Y146    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X5Y97      AD9783_inst1/FSM_onehot_state_f_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X6Y96      AD9783_inst1/FSM_onehot_state_f_reg[9]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X6Y99      AD9783_inst1/counter_f_reg[1]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X6Y99      AD9783_inst1/counter_f_reg[4]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X16Y45     PID/PD/b1x0_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X17Y45     PID/PD/b1x0_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X17Y45     PID/PD/b1x0_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X17Y45     PID/PD/b1x0_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X17Y45     PID/PD/b1x0_reg[19]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X18Y46     PID/PD/b1x0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        7.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.685ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 1.052ns (45.340%)  route 1.268ns (54.660%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.487ns = ( 16.487 - 10.000 ) 
    Source Clock Delay      (SCD):    7.064ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y98          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.308     7.372 f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/Q
                         net (fo=3, routed)           0.567     7.939    static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[2]
    SLICE_X1Y98          LUT1 (Prop_lut1_I0_O)        0.053     7.992 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.992    static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_3__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.316 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.316    static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.374 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     8.375    static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     8.514 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__1/O[0]
                         net (fo=1, routed)           0.700     9.214    static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__1_n_7
    SLICE_X3Y99          LUT2 (Prop_lut2_I1_O)        0.170     9.384 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[9]_i_1__0/O
                         net (fo=1, routed)           0.000     9.384    static         AD9783_inst1/AD_9783_SPI_inst/counter_f[9]_i_1__0_n_0
    SLICE_X3Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.599    16.487    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              0.554    17.042                     
                         clock uncertainty           -0.035    17.006                     
    SLICE_X3Y99          FDCE (Setup_fdce_C_D)        0.063    17.069    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         17.069                     
                         arrival time                          -9.384                     
  -------------------------------------------------------------------
                         slack                                  7.685                     

Slack (MET) :             7.732ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 1.065ns (46.260%)  route 1.237ns (53.740%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.487ns = ( 16.487 - 10.000 ) 
    Source Clock Delay      (SCD):    7.064ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y98          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.308     7.372 f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/Q
                         net (fo=3, routed)           0.567     7.939    static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[2]
    SLICE_X1Y98          LUT1 (Prop_lut1_I0_O)        0.053     7.992 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.992    static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_3__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.316 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.316    static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.529 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0/O[1]
                         net (fo=1, routed)           0.670     9.199    static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_n_6
    SLICE_X2Y99          LUT2 (Prop_lut2_I1_O)        0.167     9.366 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[6]_i_1__2/O
                         net (fo=1, routed)           0.000     9.366    static         AD9783_inst1/AD_9783_SPI_inst/counter_f[6]_i_1__2_n_0
    SLICE_X2Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.599    16.487    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              0.554    17.042                     
                         clock uncertainty           -0.035    17.006                     
    SLICE_X2Y99          FDCE (Setup_fdce_C_D)        0.092    17.098    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         17.098                     
                         arrival time                          -9.366                     
  -------------------------------------------------------------------
                         slack                                  7.732                     

Slack (MET) :             7.754ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 1.118ns (49.657%)  route 1.133ns (50.343%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.487ns = ( 16.487 - 10.000 ) 
    Source Clock Delay      (SCD):    7.064ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y98          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.308     7.372 f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/Q
                         net (fo=3, routed)           0.567     7.939    static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[2]
    SLICE_X1Y98          LUT1 (Prop_lut1_I0_O)        0.053     7.992 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.992    static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_3__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.316 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.316    static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.374 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     8.375    static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.588 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__1/O[1]
                         net (fo=1, routed)           0.565     9.153    static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__1_n_6
    SLICE_X3Y99          LUT2 (Prop_lut2_I1_O)        0.162     9.315 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[10]_i_1__0/O
                         net (fo=1, routed)           0.000     9.315    static         AD9783_inst1/AD_9783_SPI_inst/counter_f[10]_i_1__0_n_0
    SLICE_X3Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.599    16.487    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.554    17.042                     
                         clock uncertainty           -0.035    17.006                     
    SLICE_X3Y99          FDCE (Setup_fdce_C_D)        0.063    17.069    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         17.069                     
                         arrival time                          -9.315                     
  -------------------------------------------------------------------
                         slack                                  7.754                     

Slack (MET) :             7.802ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.541ns (24.861%)  route 1.635ns (75.138%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.487ns = ( 16.487 - 10.000 ) 
    Source Clock Delay      (SCD):    7.064ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y98          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.282     7.346 f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/Q
                         net (fo=3, routed)           0.652     7.998    static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[8]
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.153     8.151 r  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0/O
                         net (fo=1, routed)           0.562     8.712    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I0_O)        0.053     8.765 r  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__0/O
                         net (fo=2, routed)           0.421     9.187    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__0_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I4_O)        0.053     9.240 r  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.240    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__0_n_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.599    16.487    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.554    17.042                     
                         clock uncertainty           -0.035    17.006                     
    SLICE_X3Y97          FDCE (Setup_fdce_C_D)        0.035    17.041    static           AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         17.041                     
                         arrival time                          -9.240                     
  -------------------------------------------------------------------
                         slack                                  7.802                     

Slack (MET) :             7.808ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.375ns (19.848%)  route 1.514ns (80.152%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.486ns = ( 16.486 - 10.000 ) 
    Source Clock Delay      (SCD):    7.064ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y98          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.269     7.333 r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=8, routed)           0.696     8.029    static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X3Y96          LUT3 (Prop_lut3_I2_O)        0.053     8.082 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_3__0/O
                         net (fo=3, routed)           0.578     8.660    static         AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.053     8.713 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           0.240     8.953    static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out2_out
    SLICE_X0Y95          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.486    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y95          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.554    17.041                     
                         clock uncertainty           -0.035    17.005                     
    SLICE_X0Y95          FDRE (Setup_fdre_C_CE)      -0.244    16.761    static           AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         16.761                     
                         arrival time                          -8.953                     
  -------------------------------------------------------------------
                         slack                                  7.808                     

Slack (MET) :             7.854ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.882ns (40.811%)  route 1.279ns (59.189%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.487ns = ( 16.487 - 10.000 ) 
    Source Clock Delay      (SCD):    7.064ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y98          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.308     7.372 f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/Q
                         net (fo=3, routed)           0.567     7.939    static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[2]
    SLICE_X1Y98          LUT1 (Prop_lut1_I0_O)        0.053     7.992 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.992    static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_3__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.379     8.371 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry/O[3]
                         net (fo=1, routed)           0.712     9.083    static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_n_4
    SLICE_X2Y99          LUT2 (Prop_lut2_I0_O)        0.142     9.225 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[4]_i_1__2/O
                         net (fo=1, routed)           0.000     9.225    static         AD9783_inst1/AD_9783_SPI_inst/counter_f[4]_i_1__2_n_0
    SLICE_X2Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.599    16.487    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              0.554    17.042                     
                         clock uncertainty           -0.035    17.006                     
    SLICE_X2Y99          FDCE (Setup_fdce_C_D)        0.073    17.079    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         17.079                     
                         arrival time                          -9.225                     
  -------------------------------------------------------------------
                         slack                                  7.854                     

Slack (MET) :             7.856ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 1.031ns (47.780%)  route 1.127ns (52.220%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.487ns = ( 16.487 - 10.000 ) 
    Source Clock Delay      (SCD):    7.064ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y98          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.308     7.372 f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/Q
                         net (fo=3, routed)           0.567     7.939    static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[2]
    SLICE_X1Y98          LUT1 (Prop_lut1_I0_O)        0.053     7.992 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.992    static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_3__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.316 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.316    static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.374 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     8.375    static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     8.511 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__1/O[2]
                         net (fo=1, routed)           0.559     9.070    static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__1_n_5
    SLICE_X2Y99          LUT2 (Prop_lut2_I1_O)        0.152     9.222 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_2__0/O
                         net (fo=1, routed)           0.000     9.222    static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_2__0_n_0
    SLICE_X2Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.599    16.487    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.554    17.042                     
                         clock uncertainty           -0.035    17.006                     
    SLICE_X2Y99          FDCE (Setup_fdce_C_D)        0.071    17.077    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         17.077                     
                         arrival time                          -9.222                     
  -------------------------------------------------------------------
                         slack                                  7.856                     

Slack (MET) :             7.869ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.858ns (40.701%)  route 1.250ns (59.299%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.487ns = ( 16.487 - 10.000 ) 
    Source Clock Delay      (SCD):    7.064ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y98          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.308     7.372 f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/Q
                         net (fo=3, routed)           0.567     7.939    static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[2]
    SLICE_X1Y98          LUT1 (Prop_lut1_I0_O)        0.053     7.992 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.992    static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_3__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     8.337 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry/O[2]
                         net (fo=1, routed)           0.683     9.020    static         AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_n_5
    SLICE_X3Y99          LUT2 (Prop_lut2_I1_O)        0.152     9.172 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[3]_i_1__2/O
                         net (fo=1, routed)           0.000     9.172    static         AD9783_inst1/AD_9783_SPI_inst/counter_f[3]_i_1__2_n_0
    SLICE_X3Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.599    16.487    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.554    17.042                     
                         clock uncertainty           -0.035    17.006                     
    SLICE_X3Y99          FDCE (Setup_fdce_C_D)        0.034    17.040    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         17.040                     
                         arrival time                          -9.172                     
  -------------------------------------------------------------------
                         slack                                  7.869                     

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.375ns (20.842%)  route 1.424ns (79.158%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.487ns = ( 16.487 - 10.000 ) 
    Source Clock Delay      (SCD):    7.064ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y98          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.269     7.333 r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=8, routed)           0.696     8.029    static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X3Y96          LUT3 (Prop_lut3_I2_O)        0.053     8.082 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_3__0/O
                         net (fo=3, routed)           0.482     8.564    static         AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X2Y97          LUT5 (Prop_lut5_I2_O)        0.053     8.617 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           0.246     8.863    static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X1Y97          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.599    16.487    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y97          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.554    17.042                     
                         clock uncertainty           -0.035    17.006                     
    SLICE_X1Y97          FDRE (Setup_fdre_C_CE)      -0.244    16.762    static           AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         16.762                     
                         arrival time                          -8.863                     
  -------------------------------------------------------------------
                         slack                                  7.899                     

Slack (MET) :             7.976ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.541ns (27.036%)  route 1.460ns (72.964%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.487ns = ( 16.487 - 10.000 ) 
    Source Clock Delay      (SCD):    7.064ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y98          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.282     7.346 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/Q
                         net (fo=3, routed)           0.652     7.998    static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[8]
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.153     8.151 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0/O
                         net (fo=1, routed)           0.562     8.712    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I0_O)        0.053     8.765 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__0/O
                         net (fo=2, routed)           0.246     9.012    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__0_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I5_O)        0.053     9.065 r  static         AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.065    static         AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__0_n_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.599    16.487    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.554    17.042                     
                         clock uncertainty           -0.035    17.006                     
    SLICE_X3Y97          FDCE (Setup_fdce_C_D)        0.034    17.040    static           AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         17.040                     
                         arrival time                          -9.065                     
  -------------------------------------------------------------------
                         slack                                  7.976                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.146ns (62.510%)  route 0.088ns (37.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541     1.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091     1.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242     1.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     2.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     2.703    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.118     2.821 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/Q
                         net (fo=2, routed)           0.088     2.909    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C_n_0
    SLICE_X3Y92          LUT3 (Prop_lut3_I2_O)        0.028     2.937 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000     2.937    static         AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2_n_0
    SLICE_X3Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.740     1.989    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.113     2.102 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.282     2.384    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     2.461 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     3.345    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -0.630     2.714                     
    SLICE_X3Y92          FDCE (Hold_fdce_C_D)         0.060     2.774    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.774                     
                         arrival time                           2.937                     
  -------------------------------------------------------------------
                         slack                                  0.163                     

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.146ns (57.909%)  route 0.106ns (42.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541     1.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091     1.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242     1.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     2.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665     2.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.118     2.822 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/Q
                         net (fo=2, routed)           0.106     2.929    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I2_O)        0.028     2.957 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[4]_C_i_1/O
                         net (fo=1, routed)           0.000     2.957    static         AD9783_inst1/AD_9783_SPI_inst/data_out[4]_C_i_1_n_0
    SLICE_X1Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.740     1.989    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.113     2.102 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.282     2.384    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     2.461 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     3.346    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism             -0.627     2.718                     
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.060     2.778    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -2.778                     
                         arrival time                           2.957                     
  -------------------------------------------------------------------
                         slack                                  0.178                     

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.707%)  route 0.110ns (46.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541     1.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091     1.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242     1.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     2.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.666     2.705    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.100     2.805 r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.110     2.916    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X3Y97          LUT6 (Prop_lut6_I5_O)        0.028     2.944 r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     2.944    static         AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1_n_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.740     1.989    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.113     2.102 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.282     2.384    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     2.461 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.886     3.347    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.641     2.705                     
    SLICE_X3Y97          FDCE (Hold_fdce_C_D)         0.060     2.765    static           AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -2.765                     
                         arrival time                           2.944                     
  -------------------------------------------------------------------
                         slack                                  0.178                     

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.790%)  route 0.108ns (54.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541     1.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091     1.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242     1.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     2.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     2.703    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.091     2.794 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/Q
                         net (fo=2, routed)           0.108     2.902    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[5]
    SLICE_X3Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.740     1.989    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.113     2.102 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.282     2.384    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     2.461 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     3.346    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism             -0.627     2.718                     
    SLICE_X3Y93          FDPE (Hold_fdpe_C_D)         0.003     2.721    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -2.721                     
                         arrival time                           2.902                     
  -------------------------------------------------------------------
                         slack                                  0.181                     

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.790%)  route 0.108ns (54.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541     1.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091     1.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242     1.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     2.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     2.703    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.091     2.794 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/Q
                         net (fo=2, routed)           0.108     2.902    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[5]
    SLICE_X2Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.740     1.989    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.113     2.102 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.282     2.384    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     2.461 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     3.346    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism             -0.627     2.718                     
    SLICE_X2Y93          FDCE (Hold_fdce_C_D)         0.002     2.720    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -2.720                     
                         arrival time                           2.902                     
  -------------------------------------------------------------------
                         slack                                  0.182                     

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.751%)  route 0.129ns (50.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541     1.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091     1.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242     1.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     2.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665     2.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.100     2.804 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/Q
                         net (fo=2, routed)           0.129     2.934    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C_n_0
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.028     2.962 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1/O
                         net (fo=1, routed)           0.000     2.962    static         AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1_n_0
    SLICE_X1Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.740     1.989    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.113     2.102 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.282     2.384    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     2.461 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     3.346    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.641     2.704                     
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.060     2.764    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -2.764                     
                         arrival time                           2.962                     
  -------------------------------------------------------------------
                         slack                                  0.197                     

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.648%)  route 0.172ns (57.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541     1.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091     1.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242     1.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     2.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665     2.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y95          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.100     2.804 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/Q
                         net (fo=2, routed)           0.172     2.977    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[14]
    SLICE_X2Y95          LUT3 (Prop_lut3_I0_O)        0.028     3.005 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[15]_C_i_1/O
                         net (fo=1, routed)           0.000     3.005    static         AD9783_inst1/AD_9783_SPI_inst/data_out[15]_C_i_1_n_0
    SLICE_X2Y95          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.740     1.989    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.113     2.102 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.282     2.384    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     2.461 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     3.346    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y95          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism             -0.627     2.718                     
    SLICE_X2Y95          FDCE (Hold_fdce_C_D)         0.087     2.805    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -2.805                     
                         arrival time                           3.005                     
  -------------------------------------------------------------------
                         slack                                  0.199                     

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.146ns (48.786%)  route 0.153ns (51.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541     1.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091     1.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242     1.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     2.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665     2.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.118     2.822 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/Q
                         net (fo=2, routed)           0.153     2.976    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C_n_0
    SLICE_X2Y92          LUT5 (Prop_lut5_I2_O)        0.028     3.004 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0/O
                         net (fo=1, routed)           0.000     3.004    static         AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0_n_0
    SLICE_X2Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.740     1.989    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.113     2.102 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.282     2.384    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     2.461 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     3.345    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.627     2.717                     
    SLICE_X2Y92          FDCE (Hold_fdce_C_D)         0.087     2.804    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -2.804                     
                         arrival time                           3.004                     
  -------------------------------------------------------------------
                         slack                                  0.199                     

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.658%)  route 0.146ns (53.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541     1.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091     1.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242     1.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     2.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     2.703    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.100     2.803 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/Q
                         net (fo=2, routed)           0.146     2.950    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C_n_0
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.028     2.978 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000     2.978    static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X0Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.740     1.989    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.113     2.102 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.282     2.384    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     2.461 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     3.346    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.627     2.718                     
    SLICE_X0Y93          FDPE (Hold_fdpe_C_D)         0.060     2.778    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -2.778                     
                         arrival time                           2.978                     
  -------------------------------------------------------------------
                         slack                                  0.199                     

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.603%)  route 0.109ns (54.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541     1.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091     1.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242     1.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     2.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665     2.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y95          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.091     2.795 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/Q
                         net (fo=1, routed)           0.109     2.904    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_n_0
    SLICE_X1Y95          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.740     1.989    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.113     2.102 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.282     2.384    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     2.461 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     3.346    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y95          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
                         clock pessimism             -0.641     2.704                     
    SLICE_X1Y95          FDCE (Hold_fdce_C_D)         0.000     2.704    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         -2.704                     
                         arrival time                           2.904                     
  -------------------------------------------------------------------
                         slack                                  0.200                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         10.000      8.400      BUFGCTRL_X0Y6  counter_f_reg[11]_i_3/I
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X3Y99    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X2Y99    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X2Y99    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X2Y99    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X2Y98    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X3Y99    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Min Period        n/a     FDPE/C      n/a            0.750         10.000      9.250      SLICE_X0Y93    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X2Y94    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X3Y92    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y94    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y94    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X3Y99    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X2Y99    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X2Y99    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X2Y99    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X2Y98    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X3Y99    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X3Y92    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X3Y99    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y94    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y94    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X0Y91    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
High Pulse Width  Slow    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X0Y92    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X3Y92    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X2Y92    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X3Y92    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X3Y99    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X3Y99    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X2Y99    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_data_reg_n_0_[10]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_data_reg[10]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y92  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X0Y94  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y92  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X0Y94  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X0Y93  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X0Y93  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X0Y93  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X0Y92  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y94  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X1Y92  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X1Y92  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X0Y92  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_data_reg_n_0_[15]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_data_reg[15]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y94  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y94  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y95  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X3Y94  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X3Y95  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X3Y95  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y95  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X3Y94  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_trigger_reg_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_trigger_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y92  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X0Y94  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y94  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y94  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y92  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X2Y96  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y94  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y92  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X0Y94  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y92  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X1Y95  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X3Y94  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X3Y95  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y93  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X3Y93  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y93  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X3Y93  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y93  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X3Y93  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y93  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            4  Failing Endpoints,  Worst Slack       -1.584ns,  Total Violation       -2.806ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.525ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.584ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 0.269ns (4.623%)  route 5.550ns (95.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.442ns = ( 12.442 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    static         AD9783_inst1/clkD
    SLICE_X4Y94          FDRE                                         r  static         AD9783_inst1/data_in_reg[28]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  static         AD9783_inst1/data_in_reg[28]/Q
                         net (fo=1, routed)           5.550    13.812    static         AD9783_inst1/data_in[28]
    OLOGIC_X0Y224        ODDR                                         r  static         AD9783_inst1/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.583    12.442    static         AD9783_inst1/clkD
    OLOGIC_X0Y224        ODDR                                         r  static         AD9783_inst1/pins[10].ODDR_inst/C
                         clock pessimism              0.426    12.869                     
                         clock uncertainty           -0.072    12.797                     
    OLOGIC_X0Y224        ODDR (Setup_oddr_C_D2)      -0.569    12.228    static           AD9783_inst1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.228                     
                         arrival time                         -13.812                     
  -------------------------------------------------------------------
                         slack                                 -1.584                     

Slack (VIOLATED) :        -0.587ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 0.269ns (5.568%)  route 4.562ns (94.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.452ns = ( 12.452 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    static         AD9783_inst1/clkD
    SLICE_X4Y93          FDRE                                         r  static         AD9783_inst1/data_in_reg[24]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  static         AD9783_inst1/data_in_reg[24]/Q
                         net (fo=1, routed)           4.562    12.825    static         AD9783_inst1/data_in[24]
    OLOGIC_X0Y210        ODDR                                         r  static         AD9783_inst1/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.593    12.452    static         AD9783_inst1/clkD
    OLOGIC_X0Y210        ODDR                                         r  static         AD9783_inst1/pins[6].ODDR_inst/C
                         clock pessimism              0.426    12.879                     
                         clock uncertainty           -0.072    12.807                     
    OLOGIC_X0Y210        ODDR (Setup_oddr_C_D2)      -0.569    12.238    static           AD9783_inst1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.238                     
                         arrival time                         -12.825                     
  -------------------------------------------------------------------
                         slack                                 -0.587                     

Slack (VIOLATED) :        -0.322ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.269ns (5.889%)  route 4.299ns (94.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 12.453 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    static         AD9783_inst1/clkD
    SLICE_X4Y93          FDRE                                         r  static         AD9783_inst1/data_in_reg[23]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  static         AD9783_inst1/data_in_reg[23]/Q
                         net (fo=1, routed)           4.299    12.561    static         AD9783_inst1/data_in[23]
    OLOGIC_X0Y206        ODDR                                         r  static         AD9783_inst1/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.594    12.453    static         AD9783_inst1/clkD
    OLOGIC_X0Y206        ODDR                                         r  static         AD9783_inst1/pins[5].ODDR_inst/C
                         clock pessimism              0.426    12.880                     
                         clock uncertainty           -0.072    12.808                     
    OLOGIC_X0Y206        ODDR (Setup_oddr_C_D2)      -0.569    12.239    static           AD9783_inst1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.239                     
                         arrival time                         -12.561                     
  -------------------------------------------------------------------
                         slack                                 -0.322                     

Slack (VIOLATED) :        -0.313ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 0.269ns (5.898%)  route 4.292ns (94.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.455ns = ( 12.455 - 5.000 ) 
    Source Clock Delay      (SCD):    7.993ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.707     7.993    static         AD9783_inst1/clkD
    SLICE_X4Y92          FDRE                                         r  static         AD9783_inst1/data_in_reg[20]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.269     8.262 r  static         AD9783_inst1/data_in_reg[20]/Q
                         net (fo=1, routed)           4.292    12.554    static         AD9783_inst1/data_in[20]
    OLOGIC_X0Y202        ODDR                                         r  static         AD9783_inst1/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.596    12.455    static         AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  static         AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism              0.426    12.882                     
                         clock uncertainty           -0.072    12.810                     
    OLOGIC_X0Y202        ODDR (Setup_oddr_C_D2)      -0.569    12.241    static           AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.241                     
                         arrival time                         -12.554                     
  -------------------------------------------------------------------
                         slack                                 -0.313                     

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.269ns (6.715%)  route 3.737ns (93.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 12.444 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    static         AD9783_inst1/clkD
    SLICE_X4Y94          FDRE                                         r  static         AD9783_inst1/data_in_reg[29]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  static         AD9783_inst1/data_in_reg[29]/Q
                         net (fo=1, routed)           3.737    11.999    static         AD9783_inst1/data_in[29]
    OLOGIC_X0Y222        ODDR                                         r  static         AD9783_inst1/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.585    12.444    static         AD9783_inst1/clkD
    OLOGIC_X0Y222        ODDR                                         r  static         AD9783_inst1/pins[11].ODDR_inst/C
                         clock pessimism              0.426    12.871                     
                         clock uncertainty           -0.072    12.799                     
    OLOGIC_X0Y222        ODDR (Setup_oddr_C_D2)      -0.569    12.230    static           AD9783_inst1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.230                     
                         arrival time                         -11.999                     
  -------------------------------------------------------------------
                         slack                                  0.231                     

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[7].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.269ns (6.851%)  route 3.657ns (93.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 12.453 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    static         AD9783_inst1/clkD
    SLICE_X4Y93          FDRE                                         r  static         AD9783_inst1/data_in_reg[25]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  static         AD9783_inst1/data_in_reg[25]/Q
                         net (fo=1, routed)           3.657    11.920    static         AD9783_inst1/data_in[25]
    OLOGIC_X0Y208        ODDR                                         r  static         AD9783_inst1/pins[7].ODDR_inst/D2
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.594    12.453    static         AD9783_inst1/clkD
    OLOGIC_X0Y208        ODDR                                         r  static         AD9783_inst1/pins[7].ODDR_inst/C
                         clock pessimism              0.426    12.880                     
                         clock uncertainty           -0.072    12.808                     
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D2)      -0.569    12.239    static           AD9783_inst1/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.239                     
                         arrival time                         -11.920                     
  -------------------------------------------------------------------
                         slack                                  0.319                     

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.269ns (8.308%)  route 2.969ns (91.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.322ns = ( 12.322 - 5.000 ) 
    Source Clock Delay      (SCD):    7.993ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.707     7.993    static         AD9783_inst1/clkD
    SLICE_X4Y92          FDRE                                         r  static         AD9783_inst1/data_in_reg[21]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.269     8.262 r  static         AD9783_inst1/data_in_reg[21]/Q
                         net (fo=1, routed)           2.969    11.230    static         AD9783_inst1/data_in[21]
    OLOGIC_X0Y198        ODDR                                         r  static         AD9783_inst1/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.463    12.322    static         AD9783_inst1/clkD
    OLOGIC_X0Y198        ODDR                                         r  static         AD9783_inst1/pins[3].ODDR_inst/C
                         clock pessimism              0.426    12.749                     
                         clock uncertainty           -0.072    12.677                     
    OLOGIC_X0Y198        ODDR (Setup_oddr_C_D2)      -0.569    12.108    static           AD9783_inst1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.108                     
                         arrival time                         -11.230                     
  -------------------------------------------------------------------
                         slack                                  0.878                     

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.269ns (9.274%)  route 2.632ns (90.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.445ns = ( 12.445 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    static         AD9783_inst1/clkD
    SLICE_X4Y95          FDRE                                         r  static         AD9783_inst1/data_in_reg[31]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  static         AD9783_inst1/data_in_reg[31]/Q
                         net (fo=1, routed)           2.632    10.894    static         AD9783_inst1/data_in[31]
    OLOGIC_X0Y220        ODDR                                         r  static         AD9783_inst1/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.586    12.445    static         AD9783_inst1/clkD
    OLOGIC_X0Y220        ODDR                                         r  static         AD9783_inst1/pins[13].ODDR_inst/C
                         clock pessimism              0.426    12.872                     
                         clock uncertainty           -0.072    12.800                     
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D2)      -0.569    12.231    static           AD9783_inst1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.231                     
                         arrival time                         -10.894                     
  -------------------------------------------------------------------
                         slack                                  1.337                     

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[9].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.269ns (9.610%)  route 2.530ns (90.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 12.450 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    static         AD9783_inst1/clkD
    SLICE_X4Y94          FDRE                                         r  static         AD9783_inst1/data_in_reg[27]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  static         AD9783_inst1/data_in_reg[27]/Q
                         net (fo=1, routed)           2.530    10.793    static         AD9783_inst1/data_in[27]
    OLOGIC_X0Y216        ODDR                                         r  static         AD9783_inst1/pins[9].ODDR_inst/D2
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.591    12.450    static         AD9783_inst1/clkD
    OLOGIC_X0Y216        ODDR                                         r  static         AD9783_inst1/pins[9].ODDR_inst/C
                         clock pessimism              0.426    12.877                     
                         clock uncertainty           -0.072    12.805                     
    OLOGIC_X0Y216        ODDR (Setup_oddr_C_D2)      -0.569    12.236    static           AD9783_inst1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.236                     
                         arrival time                         -10.793                     
  -------------------------------------------------------------------
                         slack                                  1.443                     

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.269ns (9.681%)  route 2.510ns (90.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.451ns = ( 12.451 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    static         AD9783_inst1/clkD
    SLICE_X4Y95          FDRE                                         r  static         AD9783_inst1/data_in_reg[30]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  static         AD9783_inst1/data_in_reg[30]/Q
                         net (fo=1, routed)           2.510    10.772    static         AD9783_inst1/data_in[30]
    OLOGIC_X0Y236        ODDR                                         r  static         AD9783_inst1/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.592    12.451    static         AD9783_inst1/clkD
    OLOGIC_X0Y236        ODDR                                         r  static         AD9783_inst1/pins[12].ODDR_inst/C
                         clock pessimism              0.426    12.878                     
                         clock uncertainty           -0.072    12.806                     
    OLOGIC_X0Y236        ODDR (Setup_oddr_C_D2)      -0.569    12.237    static           AD9783_inst1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.237                     
                         arrival time                         -10.772                     
  -------------------------------------------------------------------
                         slack                                  1.465                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.100ns (13.146%)  route 0.661ns (86.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     1.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.600     2.932    static         AD9783_inst1/clkD
    SLICE_X0Y152         FDRE                                         r  static         AD9783_inst1/data_in_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y152         FDRE (Prop_fdre_C_Q)         0.100     3.032 r  static         AD9783_inst1/data_in_reg[6]/Q
                         net (fo=1, routed)           0.661     3.693    static         AD9783_inst1/data_in[6]
    OLOGIC_X0Y210        ODDR                                         r  static         AD9783_inst1/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.803     2.052    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.931     3.688    static         AD9783_inst1/clkD
    OLOGIC_X0Y210        ODDR                                         r  static         AD9783_inst1/pins[6].ODDR_inst/C
                         clock pessimism             -0.432     3.255                     
    OLOGIC_X0Y210        ODDR (Hold_oddr_C_D1)       -0.087     3.168    static           AD9783_inst1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.168                     
                         arrival time                           3.693                     
  -------------------------------------------------------------------
                         slack                                  0.525                     

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.100ns (12.906%)  route 0.675ns (87.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     1.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.614     2.946    static         AD9783_inst1/clkD
    SLICE_X0Y148         FDRE                                         r  static         AD9783_inst1/data_in_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y148         FDRE (Prop_fdre_C_Q)         0.100     3.046 r  static         AD9783_inst1/data_in_reg[4]/Q
                         net (fo=1, routed)           0.675     3.721    static         AD9783_inst1/data_in[4]
    OLOGIC_X0Y204        ODDR                                         r  static         AD9783_inst1/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.803     2.052    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.933     3.690    static         AD9783_inst1/clkD
    OLOGIC_X0Y204        ODDR                                         r  static         AD9783_inst1/pins[4].ODDR_inst/C
                         clock pessimism             -0.424     3.265                     
    OLOGIC_X0Y204        ODDR (Hold_oddr_C_D1)       -0.087     3.178    static           AD9783_inst1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.178                     
                         arrival time                           3.721                     
  -------------------------------------------------------------------
                         slack                                  0.543                     

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.100ns (12.416%)  route 0.705ns (87.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     1.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.599     2.931    static         AD9783_inst1/clkD
    SLICE_X0Y156         FDRE                                         r  static         AD9783_inst1/data_in_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y156         FDRE (Prop_fdre_C_Q)         0.100     3.031 r  static         AD9783_inst1/data_in_reg[9]/Q
                         net (fo=1, routed)           0.705     3.737    static         AD9783_inst1/data_in[9]
    OLOGIC_X0Y216        ODDR                                         r  static         AD9783_inst1/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.803     2.052    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.928     3.685    static         AD9783_inst1/clkD
    OLOGIC_X0Y216        ODDR                                         r  static         AD9783_inst1/pins[9].ODDR_inst/C
                         clock pessimism             -0.432     3.252                     
    OLOGIC_X0Y216        ODDR (Hold_oddr_C_D1)       -0.087     3.165    static           AD9783_inst1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.165                     
                         arrival time                           3.737                     
  -------------------------------------------------------------------
                         slack                                  0.571                     

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.100ns (12.396%)  route 0.707ns (87.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     1.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.614     2.946    static         AD9783_inst1/clkD
    SLICE_X0Y147         FDRE                                         r  static         AD9783_inst1/data_in_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.100     3.046 r  static         AD9783_inst1/data_in_reg[5]/Q
                         net (fo=1, routed)           0.707     3.753    static         AD9783_inst1/data_in[5]
    OLOGIC_X0Y206        ODDR                                         r  static         AD9783_inst1/pins[5].ODDR_inst/D1
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.803     2.052    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.932     3.689    static         AD9783_inst1/clkD
    OLOGIC_X0Y206        ODDR                                         r  static         AD9783_inst1/pins[5].ODDR_inst/C
                         clock pessimism             -0.424     3.264                     
    OLOGIC_X0Y206        ODDR (Hold_oddr_C_D1)       -0.087     3.177    static           AD9783_inst1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.177                     
                         arrival time                           3.753                     
  -------------------------------------------------------------------
                         slack                                  0.576                     

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.100ns (12.195%)  route 0.720ns (87.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     1.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.664     2.996    static         AD9783_inst1/clkD
    SLICE_X0Y58          FDRE                                         r  static         AD9783_inst1/data_in_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.100     3.096 r  static         AD9783_inst1/data_in_reg[15]/Q
                         net (fo=1, routed)           0.720     3.816    static         AD9783_inst1/data_in[15]
    OLOGIC_X0Y18         ODDR                                         r  static         AD9783_inst1/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.803     2.052    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.979     3.736    static         AD9783_inst1/clkD
    OLOGIC_X0Y18         ODDR                                         r  static         AD9783_inst1/pins[15].ODDR_inst/C
                         clock pessimism             -0.452     3.283                     
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D1)       -0.087     3.196    static           AD9783_inst1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.196                     
                         arrival time                           3.816                     
  -------------------------------------------------------------------
                         slack                                  0.620                     

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.100ns (11.621%)  route 0.761ns (88.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     1.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.598     2.930    static         AD9783_inst1/clkD
    SLICE_X0Y159         FDRE                                         r  static         AD9783_inst1/data_in_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y159         FDRE (Prop_fdre_C_Q)         0.100     3.030 r  static         AD9783_inst1/data_in_reg[11]/Q
                         net (fo=1, routed)           0.761     3.791    static         AD9783_inst1/data_in[11]
    OLOGIC_X0Y222        ODDR                                         r  static         AD9783_inst1/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.803     2.052    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.923     3.680    static         AD9783_inst1/clkD
    OLOGIC_X0Y222        ODDR                                         r  static         AD9783_inst1/pins[11].ODDR_inst/C
                         clock pessimism             -0.432     3.247                     
    OLOGIC_X0Y222        ODDR (Hold_oddr_C_D1)       -0.087     3.160    static           AD9783_inst1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.160                     
                         arrival time                           3.791                     
  -------------------------------------------------------------------
                         slack                                  0.631                     

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.100ns (11.476%)  route 0.771ns (88.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     1.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.594     2.926    static         AD9783_inst1/clkD
    SLICE_X0Y166         FDRE                                         r  static         AD9783_inst1/data_in_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.100     3.026 r  static         AD9783_inst1/data_in_reg[12]/Q
                         net (fo=1, routed)           0.771     3.798    static         AD9783_inst1/data_in[12]
    OLOGIC_X0Y236        ODDR                                         r  static         AD9783_inst1/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.803     2.052    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.928     3.685    static         AD9783_inst1/clkD
    OLOGIC_X0Y236        ODDR                                         r  static         AD9783_inst1/pins[12].ODDR_inst/C
                         clock pessimism             -0.432     3.252                     
    OLOGIC_X0Y236        ODDR (Hold_oddr_C_D1)       -0.087     3.165    static           AD9783_inst1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.165                     
                         arrival time                           3.798                     
  -------------------------------------------------------------------
                         slack                                  0.632                     

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.100ns (11.519%)  route 0.768ns (88.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     1.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.599     2.931    static         AD9783_inst1/clkD
    SLICE_X0Y155         FDRE                                         r  static         AD9783_inst1/data_in_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y155         FDRE (Prop_fdre_C_Q)         0.100     3.031 r  static         AD9783_inst1/data_in_reg[8]/Q
                         net (fo=1, routed)           0.768     3.799    static         AD9783_inst1/data_in[8]
    OLOGIC_X0Y218        ODDR                                         r  static         AD9783_inst1/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.803     2.052    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.926     3.683    static         AD9783_inst1/clkD
    OLOGIC_X0Y218        ODDR                                         r  static         AD9783_inst1/pins[8].ODDR_inst/C
                         clock pessimism             -0.432     3.250                     
    OLOGIC_X0Y218        ODDR (Hold_oddr_C_D1)       -0.087     3.163    static           AD9783_inst1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.163                     
                         arrival time                           3.799                     
  -------------------------------------------------------------------
                         slack                                  0.636                     

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.100ns (11.810%)  route 0.747ns (88.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     1.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.665     2.997    static         AD9783_inst1/clkD
    SLICE_X0Y54          FDRE                                         r  static         AD9783_inst1/data_in_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.100     3.097 r  static         AD9783_inst1/data_in_reg[14]/Q
                         net (fo=1, routed)           0.747     3.844    static         AD9783_inst1/data_in[14]
    OLOGIC_X0Y10         ODDR                                         r  static         AD9783_inst1/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.803     2.052    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.984     3.741    static         AD9783_inst1/clkD
    OLOGIC_X0Y10         ODDR                                         r  static         AD9783_inst1/pins[14].ODDR_inst/C
                         clock pessimism             -0.452     3.288                     
    OLOGIC_X0Y10         ODDR (Hold_oddr_C_D1)       -0.087     3.201    static           AD9783_inst1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.201                     
                         arrival time                           3.844                     
  -------------------------------------------------------------------
                         slack                                  0.643                     

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.100ns (9.856%)  route 0.915ns (90.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     1.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.600     2.932    static         AD9783_inst1/clkD
    SLICE_X0Y151         FDRE                                         r  static         AD9783_inst1/data_in_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.100     3.032 r  static         AD9783_inst1/data_in_reg[7]/Q
                         net (fo=1, routed)           0.915     3.947    static         AD9783_inst1/data_in[7]
    OLOGIC_X0Y208        ODDR                                         r  static         AD9783_inst1/pins[7].ODDR_inst/D1
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.803     2.052    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.932     3.689    static         AD9783_inst1/clkD
    OLOGIC_X0Y208        ODDR                                         r  static         AD9783_inst1/pins[7].ODDR_inst/C
                         clock pessimism             -0.432     3.256                     
    OLOGIC_X0Y208        ODDR (Hold_oddr_C_D1)       -0.087     3.169    static           AD9783_inst1/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.169                     
                         arrival time                           3.947                     
  -------------------------------------------------------------------
                         slack                                  0.778                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y0    AD9783_inst1/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y194    AD9783_inst1/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y224    AD9783_inst1/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y222    AD9783_inst1/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y236    AD9783_inst1/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y220    AD9783_inst1/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y10     AD9783_inst1/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y18     AD9783_inst1/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y212    AD9783_inst1/pins[16].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y54      AD9783_inst1/data_in_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y58      AD9783_inst1/data_in_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y92      AD9783_inst1/data_in_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y92      AD9783_inst1/data_in_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y92      AD9783_inst1/data_in_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y92      AD9783_inst1/data_in_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y93      AD9783_inst1/data_in_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y93      AD9783_inst1/data_in_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y93      AD9783_inst1/data_in_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y93      AD9783_inst1/data_in_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y143     AD9783_inst1/data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y160     AD9783_inst1/data_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y159     AD9783_inst1/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y166     AD9783_inst1/data_in_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y159     AD9783_inst1/data_in_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y54      AD9783_inst1/data_in_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y58      AD9783_inst1/data_in_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y92      AD9783_inst1/data_in_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y92      AD9783_inst1/data_in_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y145     AD9783_inst1/data_in_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y3    AD9783_inst1/BUFG_clkDLY/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT1
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y192    AD9783_inst1/ODDR_CLK/C
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkPS_int
  To Clock:  clkPS_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkPS_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y4    ADC1/BUFG_clkPS/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y36     ADC1/ODDR_inst/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        7.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.038ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.966ns  (logic 0.269ns (9.069%)  route 2.697ns (90.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.757ns = ( 20.007 - 11.250 ) 
    Source Clock Delay      (SCD):    9.129ns = ( 10.379 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.704    10.379    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269    10.648 r  static         ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           2.697    13.345    static         ADC1/bit_slip
    ILOGIC_X0Y6          ISERDESE2                                    r  static         ADC1/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r                 
    AA3                                               0.000    11.250 r  static         clk (IN)
                         net (fo=0)                   0.000    11.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.833    15.756    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.793    20.007    static         ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  static         ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.472    20.480                     
                         clock uncertainty           -0.080    20.400                     
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.383    static           ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.383                     
                         arrival time                         -13.345                     
  -------------------------------------------------------------------
                         slack                                  7.038                     

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.811ns  (logic 0.269ns (9.571%)  route 2.542ns (90.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.754ns = ( 20.004 - 11.250 ) 
    Source Clock Delay      (SCD):    9.129ns = ( 10.379 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.704    10.379    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269    10.648 r  static         ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           2.542    13.189    static         ADC1/bit_slip
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r                 
    AA3                                               0.000    11.250 r  static         clk (IN)
                         net (fo=0)                   0.000    11.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.833    15.756    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.790    20.004    static         ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.472    20.477                     
                         clock uncertainty           -0.080    20.397                     
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.380    static           ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.380                     
                         arrival time                         -13.189                     
  -------------------------------------------------------------------
                         slack                                  7.191                     

Slack (MET) :             8.703ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.170ns  (logic 0.269ns (22.993%)  route 0.901ns (77.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.553ns = ( 19.803 - 11.250 ) 
    Source Clock Delay      (SCD):    9.129ns = ( 10.379 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.704    10.379    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269    10.648 r  static         ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.901    11.548    static         ADC1/bit_slip
    ILOGIC_X0Y70         ISERDESE2                                    r  static         ADC1/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r                 
    AA3                                               0.000    11.250 r  static         clk (IN)
                         net (fo=0)                   0.000    11.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.833    15.756    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.589    19.803    static         ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  static         ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.544    20.348                     
                         clock uncertainty           -0.080    20.268                     
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.251    static           ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.251                     
                         arrival time                         -11.548                     
  -------------------------------------------------------------------
                         slack                                  8.703                     

Slack (MET) :             9.016ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.940ns  (logic 0.322ns (34.268%)  route 0.618ns (65.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.559ns = ( 19.809 - 11.250 ) 
    Source Clock Delay      (SCD):    9.129ns = ( 10.379 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.704    10.379    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/counter_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269    10.648 r  static         ADC1/counter_reg[0]/Q
                         net (fo=3, routed)           0.618    11.265    static         ADC1/counter_reg_n_0_[0]
    SLICE_X0Y87          LUT6 (Prop_lut6_I2_O)        0.053    11.318 r  static         ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    11.318    static         ADC1/BS_state_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  static         ADC1/BS_state_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r                 
    AA3                                               0.000    11.250 r  static         clk (IN)
                         net (fo=0)                   0.000    11.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.833    15.756    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.595    19.809    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/BS_state_reg/C
                         clock pessimism              0.569    20.379                     
                         clock uncertainty           -0.080    20.299                     
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.035    20.334    static           ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         20.334                     
                         arrival time                         -11.318                     
  -------------------------------------------------------------------
                         slack                                  9.016                     

Slack (MET) :             9.042ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.835ns  (logic 0.269ns (32.214%)  route 0.566ns (67.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 19.808 - 11.250 ) 
    Source Clock Delay      (SCD):    9.129ns = ( 10.379 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.704    10.379    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269    10.648 r  static         ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.566    11.214    static         ADC1/bit_slip
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r                 
    AA3                                               0.000    11.250 r  static         clk (IN)
                         net (fo=0)                   0.000    11.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.833    15.756    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.594    19.808    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.544    20.353                     
                         clock uncertainty           -0.080    20.273                     
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.256    static           ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.256                     
                         arrival time                         -11.214                     
  -------------------------------------------------------------------
                         slack                                  9.042                     

Slack (MET) :             9.105ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.878ns  (logic 0.410ns (46.685%)  route 0.468ns (53.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.559ns = ( 19.809 - 11.250 ) 
    Source Clock Delay      (SCD):    9.129ns = ( 10.379 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.704    10.379    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/counter_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.246    10.625 r  static         ADC1/counter_reg[1]/Q
                         net (fo=2, routed)           0.468    11.093    static         ADC1/counter_reg_n_0_[1]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.164    11.257 r  static         ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.257    static         ADC1/counter[1]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  static         ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r                 
    AA3                                               0.000    11.250 r  static         clk (IN)
                         net (fo=0)                   0.000    11.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.833    15.756    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.595    19.809    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/counter_reg[1]/C
                         clock pessimism              0.569    20.379                     
                         clock uncertainty           -0.080    20.299                     
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.063    20.362    static           ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         20.362                     
                         arrival time                         -11.257                     
  -------------------------------------------------------------------
                         slack                                  9.105                     

Slack (MET) :             9.119ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.762ns  (logic 0.269ns (35.308%)  route 0.493ns (64.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.561ns = ( 19.811 - 11.250 ) 
    Source Clock Delay      (SCD):    9.129ns = ( 10.379 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.704    10.379    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269    10.648 r  static         ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.493    11.140    static         ADC1/bit_slip
    ILOGIC_X0Y88         ISERDESE2                                    r  static         ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r                 
    AA3                                               0.000    11.250 r  static         clk (IN)
                         net (fo=0)                   0.000    11.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.833    15.756    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.597    19.811    static         ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  static         ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.544    20.356                     
                         clock uncertainty           -0.080    20.276                     
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.259    static           ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.259                     
                         arrival time                         -11.140                     
  -------------------------------------------------------------------
                         slack                                  9.119                     

Slack (MET) :             9.158ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.796ns  (logic 0.322ns (40.437%)  route 0.474ns (59.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.559ns = ( 19.809 - 11.250 ) 
    Source Clock Delay      (SCD):    9.129ns = ( 10.379 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.704    10.379    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269    10.648 r  static         ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.474    11.122    static         ADC1/bit_slip
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.053    11.175 r  static         ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    11.175    static         ADC1/bit_slip_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  static         ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r                 
    AA3                                               0.000    11.250 r  static         clk (IN)
                         net (fo=0)                   0.000    11.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.833    15.756    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.595    19.809    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/bit_slip_reg/C
                         clock pessimism              0.569    20.379                     
                         clock uncertainty           -0.080    20.299                     
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.034    20.333    static           ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         20.333                     
                         arrival time                         -11.175                     
  -------------------------------------------------------------------
                         slack                                  9.158                     

Slack (MET) :             9.163ns  (required time - arrival time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.793ns  (logic 0.322ns (40.625%)  route 0.471ns (59.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.559ns = ( 19.809 - 11.250 ) 
    Source Clock Delay      (SCD):    9.129ns = ( 10.379 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.704    10.379    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/BS_state_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269    10.648 f  static         ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.471    11.118    static         ADC1/state
    SLICE_X0Y87          LUT3 (Prop_lut3_I1_O)        0.053    11.171 r  static         ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    11.171    static         ADC1/counter[0]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  static         ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r                 
    AA3                                               0.000    11.250 r  static         clk (IN)
                         net (fo=0)                   0.000    11.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.833    15.756    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.595    19.809    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/counter_reg[0]/C
                         clock pessimism              0.569    20.379                     
                         clock uncertainty           -0.080    20.299                     
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.035    20.334    static           ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         20.334                     
                         arrival time                         -11.171                     
  -------------------------------------------------------------------
                         slack                                  9.163                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ADC1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.249ns  (logic 0.155ns (62.152%)  route 0.094ns (37.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 5.405 - 1.250 ) 
    Source Clock Delay      (SCD):    3.467ns = ( 4.717 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.662     4.717    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/counter_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.091     4.808 r  static         ADC1/counter_reg[1]/Q
                         net (fo=2, routed)           0.094     4.903    static         ADC1/counter_reg_n_0_[1]
    SLICE_X0Y87          LUT6 (Prop_lut6_I1_O)        0.064     4.967 r  static         ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     4.967    static         ADC1/BS_state_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  static         ADC1/BS_state_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.946     3.445    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.881     5.405    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/BS_state_reg/C
                         clock pessimism             -0.687     4.717                     
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.060     4.777    static           ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -4.777                     
                         arrival time                           4.967                     
  -------------------------------------------------------------------
                         slack                                  0.189                     

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.189%)  route 0.155ns (54.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 5.405 - 1.250 ) 
    Source Clock Delay      (SCD):    3.467ns = ( 4.717 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.662     4.717    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/BS_state_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     4.817 r  static         ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.155     4.972    static         ADC1/state
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.028     5.000 r  static         ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     5.000    static         ADC1/bit_slip_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  static         ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.946     3.445    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.881     5.405    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/bit_slip_reg/C
                         clock pessimism             -0.687     4.717                     
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.060     4.777    static           ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -4.777                     
                         arrival time                           5.000                     
  -------------------------------------------------------------------
                         slack                                  0.223                     

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.346ns  (logic 0.100ns (28.914%)  route 0.246ns (71.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 5.409 - 1.250 ) 
    Source Clock Delay      (SCD):    3.467ns = ( 4.717 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.662     4.717    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     4.817 r  static         ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.246     5.063    static         ADC1/bit_slip
    ILOGIC_X0Y88         ISERDESE2                                    r  static         ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.946     3.445    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.885     5.409    static         ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  static         ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.656     4.752                     
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.819    static           ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.819                     
                         arrival time                           5.063                     
  -------------------------------------------------------------------
                         slack                                  0.244                     

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ADC1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.329ns  (logic 0.132ns (40.134%)  route 0.197ns (59.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 5.405 - 1.250 ) 
    Source Clock Delay      (SCD):    3.467ns = ( 4.717 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.662     4.717    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/counter_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     4.817 r  static         ADC1/counter_reg[0]/Q
                         net (fo=3, routed)           0.197     5.014    static         ADC1/counter_reg_n_0_[0]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.032     5.046 r  static         ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.046    static         ADC1/counter[1]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  static         ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.946     3.445    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.881     5.405    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/counter_reg[1]/C
                         clock pessimism             -0.687     4.717                     
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.075     4.792    static           ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.792                     
                         arrival time                           5.046                     
  -------------------------------------------------------------------
                         slack                                  0.254                     

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ADC1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.397%)  route 0.197ns (60.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 5.405 - 1.250 ) 
    Source Clock Delay      (SCD):    3.467ns = ( 4.717 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.662     4.717    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/counter_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     4.817 f  static         ADC1/counter_reg[0]/Q
                         net (fo=3, routed)           0.197     5.014    static         ADC1/counter_reg_n_0_[0]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.028     5.042 r  static         ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     5.042    static         ADC1/counter[0]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  static         ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.946     3.445    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.881     5.405    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/counter_reg[0]/C
                         clock pessimism             -0.687     4.717                     
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.061     4.778    static           ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.778                     
                         arrival time                           5.042                     
  -------------------------------------------------------------------
                         slack                                  0.264                     

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.379%)  route 0.294ns (74.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 5.405 - 1.250 ) 
    Source Clock Delay      (SCD):    3.467ns = ( 4.717 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.662     4.717    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     4.817 r  static         ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.294     5.111    static         ADC1/bit_slip
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.946     3.445    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.881     5.405    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.656     4.748                     
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.815    static           ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.815                     
                         arrival time                           5.111                     
  -------------------------------------------------------------------
                         slack                                  0.296                     

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.574ns  (logic 0.100ns (17.424%)  route 0.474ns (82.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 5.400 - 1.250 ) 
    Source Clock Delay      (SCD):    3.467ns = ( 4.717 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.662     4.717    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     4.817 r  static         ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.474     5.291    static         ADC1/bit_slip
    ILOGIC_X0Y70         ISERDESE2                                    r  static         ADC1/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.946     3.445    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.876     5.400    static         ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  static         ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.656     4.743                     
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.810    static           ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.810                     
                         arrival time                           5.291                     
  -------------------------------------------------------------------
                         slack                                  0.481                     

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.385ns  (logic 0.100ns (7.223%)  route 1.285ns (92.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 5.479 - 1.250 ) 
    Source Clock Delay      (SCD):    3.467ns = ( 4.717 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.662     4.717    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     4.817 r  static         ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.285     6.102    static         ADC1/bit_slip
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.946     3.445    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.955     5.479    static         ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.496     4.982                     
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     5.049    static           ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -5.049                     
                         arrival time                           6.102                     
  -------------------------------------------------------------------
                         slack                                  1.053                     

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.461ns  (logic 0.100ns (6.844%)  route 1.361ns (93.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 5.483 - 1.250 ) 
    Source Clock Delay      (SCD):    3.467ns = ( 4.717 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.662     4.717    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     4.817 r  static         ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.361     6.178    static         ADC1/bit_slip
    ILOGIC_X0Y6          ISERDESE2                                    r  static         ADC1/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.946     3.445    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.959     5.483    static         ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  static         ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.496     4.986                     
    ILOGIC_X0Y6          ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     5.053    static           ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -5.053                     
                         arrival time                           6.178                     
  -------------------------------------------------------------------
                         slack                                  1.125                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 1.250 6.250 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y1    ADC1/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X0Y87      ADC1/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y87      ADC1/BS_state_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y87      ADC1/bit_slip_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y87      ADC1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y87      ADC1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC1/BS_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC1/bit_slip_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC1/BS_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC1/bit_slip_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC1/BS_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC1/bit_slip_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC1/BS_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC1/bit_slip_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC1/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y2    ADC1/BUFG_clk/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.250       0.001      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.322ns (27.791%)  route 0.837ns (72.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.064ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.269     7.333 r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.837     8.169    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y95          LUT6 (Prop_lut6_I4_O)        0.053     8.222 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__0/O
                         net (fo=1, routed)           0.000     8.222    static         AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X5Y95          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    14.270    static         AD9783_inst1/clk_in
    SLICE_X5Y95          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism              0.204    14.475                     
                         clock uncertainty           -0.035    14.439                     
    SLICE_X5Y95          FDCE (Setup_fdce_C_D)        0.034    14.473    static           AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         14.473                     
                         arrival time                          -8.222                     
  -------------------------------------------------------------------
                         slack                                  6.251                     

Slack (MET) :             6.254ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.322ns (27.839%)  route 0.835ns (72.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.064ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.269     7.333 f  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.835     8.167    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y95          LUT6 (Prop_lut6_I4_O)        0.053     8.220 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000     8.220    static         AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X5Y95          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    14.270    static         AD9783_inst1/clk_in
    SLICE_X5Y95          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.475                     
                         clock uncertainty           -0.035    14.439                     
    SLICE_X5Y95          FDCE (Setup_fdce_C_D)        0.035    14.474    static           AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.474                     
                         arrival time                          -8.220                     
  -------------------------------------------------------------------
                         slack                                  6.254                     

Slack (MET) :             6.513ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.322ns (35.857%)  route 0.576ns (64.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    7.064ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.269     7.333 f  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.576     7.909    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y97          LUT5 (Prop_lut5_I4_O)        0.053     7.962 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.962    static         AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X5Y97          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.598    14.271    static         AD9783_inst1/clk_in
    SLICE_X5Y97          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.476                     
                         clock uncertainty           -0.035    14.440                     
    SLICE_X5Y97          FDCE (Setup_fdce_C_D)        0.035    14.475    static           AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.475                     
                         arrival time                          -7.962                     
  -------------------------------------------------------------------
                         slack                                  6.513                     

Slack (MET) :             6.530ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.333ns (36.633%)  route 0.576ns (63.367%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    7.064ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.269     7.333 r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.576     7.909    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.064     7.973 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.973    static         AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X5Y97          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.598    14.271    static         AD9783_inst1/clk_in
    SLICE_X5Y97          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism              0.204    14.476                     
                         clock uncertainty           -0.035    14.440                     
    SLICE_X5Y97          FDCE (Setup_fdce_C_D)        0.063    14.503    static           AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.503                     
                         arrival time                          -7.973                     
  -------------------------------------------------------------------
                         slack                                  6.530                     

Slack (MET) :             6.545ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.322ns (35.715%)  route 0.580ns (64.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.064ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.269     7.333 r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.580     7.912    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X6Y96          LUT3 (Prop_lut3_I1_O)        0.053     7.965 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__0/O
                         net (fo=1, routed)           0.000     7.965    static         AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X6Y96          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    14.270    static         AD9783_inst1/clk_in
    SLICE_X6Y96          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism              0.204    14.475                     
                         clock uncertainty           -0.035    14.439                     
    SLICE_X6Y96          FDCE (Setup_fdce_C_D)        0.071    14.510    static           AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.510                     
                         arrival time                          -7.965                     
  -------------------------------------------------------------------
                         slack                                  6.545                     

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.334ns (36.559%)  route 0.580ns (63.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.064ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.269     7.333 f  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.580     7.912    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X6Y96          LUT3 (Prop_lut3_I0_O)        0.065     7.977 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__0/O
                         net (fo=1, routed)           0.000     7.977    static         AD9783_inst1/AD_9783_SPI_inst_n_7
    SLICE_X6Y96          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    14.270    static         AD9783_inst1/clk_in
    SLICE_X6Y96          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.204    14.475                     
                         clock uncertainty           -0.035    14.439                     
    SLICE_X6Y96          FDCE (Setup_fdce_C_D)        0.092    14.531    static           AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.531                     
                         arrival time                          -7.977                     
  -------------------------------------------------------------------
                         slack                                  6.554                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.129ns (34.164%)  route 0.249ns (65.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541     1.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091     1.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242     1.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     2.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.666     2.705    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.100     2.805 f  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.249     3.054    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X6Y96          LUT3 (Prop_lut3_I0_O)        0.029     3.083 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.083    static         AD9783_inst1/AD_9783_SPI_inst_n_7
    SLICE_X6Y96          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     2.133    static         AD9783_inst1/clk_in
    SLICE_X6Y96          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.147     1.985                     
    SLICE_X6Y96          FDCE (Hold_fdce_C_D)         0.096     2.081    static           AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.081                     
                         arrival time                           3.083                     
  -------------------------------------------------------------------
                         slack                                  1.002                     

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.990%)  route 0.249ns (66.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541     1.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091     1.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242     1.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     2.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.666     2.705    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.100     2.805 r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.249     3.054    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X6Y96          LUT3 (Prop_lut3_I1_O)        0.028     3.082 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.082    static         AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X6Y96          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     2.133    static         AD9783_inst1/clk_in
    SLICE_X6Y96          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.147     1.985                     
    SLICE_X6Y96          FDCE (Hold_fdce_C_D)         0.087     2.072    static           AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.072                     
                         arrival time                           3.082                     
  -------------------------------------------------------------------
                         slack                                  1.010                     

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.131ns (34.203%)  route 0.252ns (65.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541     1.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091     1.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242     1.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     2.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.666     2.705    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.100     2.805 r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.252     3.057    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.031     3.088 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.088    static         AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X5Y97          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.885     2.134    static         AD9783_inst1/clk_in
    SLICE_X5Y97          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.147     1.986                     
    SLICE_X5Y97          FDCE (Hold_fdce_C_D)         0.075     2.061    static           AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.061                     
                         arrival time                           3.088                     
  -------------------------------------------------------------------
                         slack                                  1.027                     

Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.683%)  route 0.252ns (66.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541     1.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091     1.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242     1.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     2.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.666     2.705    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.100     2.805 f  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.252     3.057    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y97          LUT5 (Prop_lut5_I4_O)        0.028     3.085 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.085    static         AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X5Y97          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.885     2.134    static         AD9783_inst1/clk_in
    SLICE_X5Y97          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     1.986                     
    SLICE_X5Y97          FDCE (Hold_fdce_C_D)         0.060     2.046    static           AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.046                     
                         arrival time                           3.085                     
  -------------------------------------------------------------------
                         slack                                  1.039                     

Slack (MET) :             1.145ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.410%)  route 0.357ns (73.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541     1.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091     1.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242     1.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     2.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.666     2.705    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.100     2.805 r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.357     3.162    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y95          LUT6 (Prop_lut6_I4_O)        0.028     3.190 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.190    static         AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X5Y95          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     2.133    static         AD9783_inst1/clk_in
    SLICE_X5Y95          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.147     1.985                     
    SLICE_X5Y95          FDCE (Hold_fdce_C_D)         0.060     2.045    static           AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.045                     
                         arrival time                           3.190                     
  -------------------------------------------------------------------
                         slack                                  1.145                     

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.128ns (26.356%)  route 0.358ns (73.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541     1.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091     1.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242     1.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     2.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.666     2.705    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.100     2.805 f  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.358     3.163    static         AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y95          LUT6 (Prop_lut6_I4_O)        0.028     3.191 r  static         AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.191    static         AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X5Y95          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     2.133    static         AD9783_inst1/clk_in
    SLICE_X5Y95          FDCE                                         r  static         AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     1.985                     
    SLICE_X5Y95          FDCE (Hold_fdce_C_D)         0.060     2.045    static           AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.045                     
                         arrival time                           3.191                     
  -------------------------------------------------------------------
                         slack                                  1.146                     





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.096ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.523ns  (logic 0.053ns (10.136%)  route 0.470ns (89.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.855ns = ( 9.855 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     9.586    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.269     9.855 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.470    10.324    static         AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.053    10.377 f  static         AD9783_inst1/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000    10.377    static         AD9783_inst1/spi_trigger_i_1__0_n_0
    SLICE_X5Y96          FDCE                                         f  static         AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    14.270    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE                                         r  static         AD9783_inst1/spi_trigger_reg/C
                         clock pessimism              0.204    14.475                     
                         clock uncertainty           -0.035    14.439                     
    SLICE_X5Y96          FDCE (Setup_fdce_C_D)        0.034    14.473    static           AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.473                     
                         arrival time                         -10.377                     
  -------------------------------------------------------------------
                         slack                                  4.096                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.028ns (12.126%)  route 0.203ns (87.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664     1.765    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.100     1.865 r  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.203     2.068    static         AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.028     2.096 r  static         AD9783_inst1/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000     2.096    static         AD9783_inst1/spi_trigger_i_1__0_n_0
    SLICE_X5Y96          FDCE                                         r  static         AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     2.133    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE                                         r  static         AD9783_inst1/spi_trigger_reg/C
                         clock pessimism             -0.147     1.985                     
    SLICE_X5Y96          FDCE (Hold_fdce_C_D)         0.060     2.045    static           AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -2.045                     
                         arrival time                           2.096                     
  -------------------------------------------------------------------
                         slack                                  0.051                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.887ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__2/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.333ns  (logic 0.573ns (17.192%)  route 2.760ns (82.808%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.471 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573    10.951 r  static         ADC1/pins[2].ISERDESE2_inst/Q8
                         net (fo=16, routed)          2.760    13.710    static         PID/PD/B[14]
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/B[17]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.797    14.471    static         PID/PD/clk_in
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/CLK
                         clock pessimism              0.204    14.675                     
                         clock uncertainty           -0.194    14.481                     
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.381    14.100    static           PID/PD/b1x00__2
  -------------------------------------------------------------------
                         required time                         14.100                     
                         arrival time                         -13.710                     
  -------------------------------------------------------------------
                         slack                                  0.390                     

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__2/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.322ns  (logic 0.573ns (17.248%)  route 2.749ns (82.752%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.471 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573    10.951 r  static         ADC1/pins[2].ISERDESE2_inst/Q8
                         net (fo=16, routed)          2.749    13.700    static         PID/PD/B[14]
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/B[15]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.797    14.471    static         PID/PD/clk_in
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/CLK
                         clock pessimism              0.204    14.675                     
                         clock uncertainty           -0.194    14.481                     
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.381    14.100    static           PID/PD/b1x00__2
  -------------------------------------------------------------------
                         required time                         14.100                     
                         arrival time                         -13.700                     
  -------------------------------------------------------------------
                         slack                                  0.401                     

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__2/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.189ns  (logic 0.573ns (17.967%)  route 2.616ns (82.033%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.471 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573    10.951 r  static         ADC1/pins[2].ISERDESE2_inst/Q8
                         net (fo=16, routed)          2.616    13.567    static         PID/PD/B[14]
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/B[16]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.797    14.471    static         PID/PD/clk_in
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/CLK
                         clock pessimism              0.204    14.675                     
                         clock uncertainty           -0.194    14.481                     
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.381    14.100    static           PID/PD/b1x00__2
  -------------------------------------------------------------------
                         required time                         14.100                     
                         arrival time                         -13.567                     
  -------------------------------------------------------------------
                         slack                                  0.533                     

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__2/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.178ns  (logic 0.573ns (18.028%)  route 2.605ns (81.972%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.471 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573    10.951 r  static         ADC1/pins[2].ISERDESE2_inst/Q8
                         net (fo=16, routed)          2.605    13.556    static         PID/PD/B[14]
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/B[14]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.797    14.471    static         PID/PD/clk_in
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/CLK
                         clock pessimism              0.204    14.675                     
                         clock uncertainty           -0.194    14.481                     
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.381    14.100    static           PID/PD/b1x00__2
  -------------------------------------------------------------------
                         required time                         14.100                     
                         arrival time                         -13.556                     
  -------------------------------------------------------------------
                         slack                                  0.544                     

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__2/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.086ns  (logic 0.573ns (18.567%)  route 2.513ns (81.433%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.471 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573    10.951 r  static         ADC1/pins[2].ISERDESE2_inst/Q7
                         net (fo=4, routed)           2.513    13.464    static         PID/PD/B[12]
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/B[12]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.797    14.471    static         PID/PD/clk_in
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/CLK
                         clock pessimism              0.204    14.675                     
                         clock uncertainty           -0.194    14.481                     
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.381    14.100    static           PID/PD/b1x00__2
  -------------------------------------------------------------------
                         required time                         14.100                     
                         arrival time                         -13.464                     
  -------------------------------------------------------------------
                         slack                                  0.637                     

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__2/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.990ns  (logic 0.573ns (19.162%)  route 2.417ns (80.838%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.471 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573    10.951 r  static         ADC1/pins[2].ISERDESE2_inst/Q6
                         net (fo=4, routed)           2.417    13.368    static         PID/PD/B[10]
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/B[10]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.797    14.471    static         PID/PD/clk_in
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/CLK
                         clock pessimism              0.204    14.675                     
                         clock uncertainty           -0.194    14.481                     
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.381    14.100    static           PID/PD/b1x00__2
  -------------------------------------------------------------------
                         required time                         14.100                     
                         arrival time                         -13.368                     
  -------------------------------------------------------------------
                         slack                                  0.732                     

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__2/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.959ns  (logic 0.573ns (19.368%)  route 2.386ns (80.632%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.471 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    10.951 r  static         ADC1/pins[2].ISERDESE2_inst/Q4
                         net (fo=4, routed)           2.386    13.336    static         PID/PD/B[6]
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/B[6]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.797    14.471    static         PID/PD/clk_in
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/CLK
                         clock pessimism              0.204    14.675                     
                         clock uncertainty           -0.194    14.481                     
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.381    14.100    static           PID/PD/b1x00__2
  -------------------------------------------------------------------
                         required time                         14.100                     
                         arrival time                         -13.336                     
  -------------------------------------------------------------------
                         slack                                  0.764                     

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.952ns  (logic 0.573ns (19.408%)  route 2.379ns (80.592%))
  Logic Levels:           0  
  Clock Path Skew:        -4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573    10.951 r  static         ADC1/pins[2].ISERDESE2_inst/Q8
                         net (fo=16, routed)          2.379    13.330    static         PID/PD/B[14]
    DSP48_X1Y19          DSP48E1                                      r  static         PID/PD/b1x00__0/B[16]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.795    14.469    static         PID/PD/clk_in
    DSP48_X1Y19          DSP48E1                                      r  static         PID/PD/b1x00__0/CLK
                         clock pessimism              0.204    14.673                     
                         clock uncertainty           -0.194    14.479                     
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.381    14.098    static           PID/PD/b1x00__0
  -------------------------------------------------------------------
                         required time                         14.098                     
                         arrival time                         -13.330                     
  -------------------------------------------------------------------
                         slack                                  0.768                     

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__2/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.957ns  (logic 0.573ns (19.376%)  route 2.384ns (80.624%))
  Logic Levels:           0  
  Clock Path Skew:        -4.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.471 - 10.000 ) 
    Source Clock Delay      (SCD):    9.121ns = ( 10.371 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696    10.371    static         ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  static         ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573    10.944 r  static         ADC1/pins[3].ISERDESE2_inst/Q2
                         net (fo=8, routed)           2.384    13.328    static         PID/PD/B[1]
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/B[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.797    14.471    static         PID/PD/clk_in
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/CLK
                         clock pessimism              0.204    14.675                     
                         clock uncertainty           -0.194    14.481                     
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.381    14.100    static           PID/PD/b1x00__2
  -------------------------------------------------------------------
                         required time                         14.100                     
                         arrival time                         -13.328                     
  -------------------------------------------------------------------
                         slack                                  0.772                     

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__2/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.942ns  (logic 0.573ns (19.479%)  route 2.369ns (80.521%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.471 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573    10.951 r  static         ADC1/pins[2].ISERDESE2_inst/Q5
                         net (fo=4, routed)           2.369    13.319    static         PID/PD/B[8]
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/B[8]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.797    14.471    static         PID/PD/clk_in
    DSP48_X0Y19          DSP48E1                                      r  static         PID/PD/b1x00__2/CLK
                         clock pessimism              0.204    14.675                     
                         clock uncertainty           -0.194    14.481                     
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.381    14.100    static           PID/PD/b1x00__2
  -------------------------------------------------------------------
                         required time                         14.100                     
                         arrival time                         -13.319                     
  -------------------------------------------------------------------
                         slack                                  0.781                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.887ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.384ns  (logic 0.193ns (50.212%)  route 0.191ns (49.788%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.720    static         ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  static         ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.913 r  static         ADC1/pins[4].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.191     5.105    static         ADC1/p_0_out
    SLICE_X1Y88          FDRE                                         r  static         ADC1/FR_out_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     2.132    static         ADC1/clk_in
    SLICE_X1Y88          FDRE                                         r  static         ADC1/FR_out_reg[0]/C
                         clock pessimism             -0.147     1.984                     
                         clock uncertainty            0.194     2.178                     
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.040     2.218    static           ADC1/FR_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.218                     
                         arrival time                           5.105                     
  -------------------------------------------------------------------
                         slack                                  2.887                     

Slack (MET) :             2.889ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.384ns  (logic 0.193ns (50.212%)  route 0.191ns (49.788%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.720    static         ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  static         ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     4.913 r  static         ADC1/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.191     5.105    static         ADC1/p_5_out
    SLICE_X0Y88          FDRE                                         r  static         ADC1/FR_out_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.883     2.132    static         ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  static         ADC1/FR_out_reg[5]/C
                         clock pessimism             -0.147     1.984                     
                         clock uncertainty            0.194     2.178                     
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.038     2.216    static           ADC1/FR_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.216                     
                         arrival time                           5.105                     
  -------------------------------------------------------------------
                         slack                                  2.889                     

Slack (MET) :             2.908ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.427ns  (logic 0.193ns (45.152%)  route 0.234ns (54.848%))
  Logic Levels:           0  
  Clock Path Skew:        -1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    3.521ns = ( 4.771 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.771    static         ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     4.964 r  static         ADC1/pins[0].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.234     5.199    static         ADC1/p_38_out
    SLICE_X1Y11          FDRE                                         r  static         ADC1/ADC0_out_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.955     2.204    static         ADC1/clk_in
    SLICE_X1Y11          FDRE                                         r  static         ADC1/ADC0_out_reg[3]/C
                         clock pessimism             -0.147     2.056                     
                         clock uncertainty            0.194     2.250                     
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.041     2.291    static           ADC1/ADC0_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.291                     
                         arrival time                           5.199                     
  -------------------------------------------------------------------
                         slack                                  2.908                     

Slack (MET) :             2.909ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.427ns  (logic 0.193ns (45.184%)  route 0.234ns (54.816%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    3.521ns = ( 4.771 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.771    static         ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.964 r  static         ADC1/pins[0].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.234     5.198    static         ADC1/p_32_out
    SLICE_X1Y12          FDRE                                         r  static         ADC1/ADC0_out_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.953     2.202    static         ADC1/clk_in
    SLICE_X1Y12          FDRE                                         r  static         ADC1/ADC0_out_reg[15]/C
                         clock pessimism             -0.147     2.054                     
                         clock uncertainty            0.194     2.248                     
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.041     2.289    static           ADC1/ADC0_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.289                     
                         arrival time                           5.198                     
  -------------------------------------------------------------------
                         slack                                  2.909                     

Slack (MET) :             2.911ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.427ns  (logic 0.193ns (45.152%)  route 0.234ns (54.848%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    3.521ns = ( 4.771 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.771    static         ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     4.964 r  static         ADC1/pins[0].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.234     5.199    static         ADC1/p_34_out
    SLICE_X1Y12          FDRE                                         r  static         ADC1/ADC0_out_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.953     2.202    static         ADC1/clk_in
    SLICE_X1Y12          FDRE                                         r  static         ADC1/ADC0_out_reg[11]/C
                         clock pessimism             -0.147     2.054                     
                         clock uncertainty            0.194     2.248                     
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.040     2.288    static           ADC1/ADC0_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.288                     
                         arrival time                           5.199                     
  -------------------------------------------------------------------
                         slack                                  2.911                     

Slack (MET) :             2.912ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.431ns  (logic 0.193ns (44.793%)  route 0.238ns (55.207%))
  Logic Levels:           0  
  Clock Path Skew:        -1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    3.521ns = ( 4.771 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.771    static         ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     4.964 r  static         ADC1/pins[0].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.238     5.202    static         ADC1/p_37_out
    SLICE_X0Y11          FDRE                                         r  static         ADC1/ADC0_out_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.955     2.204    static         ADC1/clk_in
    SLICE_X0Y11          FDRE                                         r  static         ADC1/ADC0_out_reg[5]/C
                         clock pessimism             -0.147     2.056                     
                         clock uncertainty            0.194     2.250                     
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.040     2.290    static           ADC1/ADC0_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.290                     
                         arrival time                           5.202                     
  -------------------------------------------------------------------
                         slack                                  2.912                     

Slack (MET) :             2.915ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.431ns  (logic 0.193ns (44.734%)  route 0.238ns (55.266%))
  Logic Levels:           0  
  Clock Path Skew:        -1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    3.521ns = ( 4.771 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.771    static         ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     4.964 r  static         ADC1/pins[0].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.238     5.203    static         ADC1/p_36_out
    SLICE_X0Y11          FDRE                                         r  static         ADC1/ADC0_out_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.955     2.204    static         ADC1/clk_in
    SLICE_X0Y11          FDRE                                         r  static         ADC1/ADC0_out_reg[7]/C
                         clock pessimism             -0.147     2.056                     
                         clock uncertainty            0.194     2.250                     
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.038     2.288    static           ADC1/ADC0_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.288                     
                         arrival time                           5.203                     
  -------------------------------------------------------------------
                         slack                                  2.915                     

Slack (MET) :             2.923ns  (arrival time - required time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.439ns  (logic 0.193ns (43.931%)  route 0.246ns (56.069%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    3.524ns = ( 4.774 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.719     4.774    static         ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  static         ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     4.967 r  static         ADC1/pins[1].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.246     5.214    static         ADC1/p_31_out
    SLICE_X0Y8           FDRE                                         r  static         ADC1/ADC0_out_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.956     2.205    static         ADC1/clk_in
    SLICE_X0Y8           FDRE                                         r  static         ADC1/ADC0_out_reg[0]/C
                         clock pessimism             -0.147     2.057                     
                         clock uncertainty            0.194     2.251                     
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.040     2.291    static           ADC1/ADC0_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.291                     
                         arrival time                           5.214                     
  -------------------------------------------------------------------
                         slack                                  2.923                     

Slack (MET) :             2.924ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.439ns  (logic 0.193ns (43.961%)  route 0.246ns (56.039%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    3.521ns = ( 4.771 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.771    static         ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     4.964 r  static         ADC1/pins[0].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.246     5.210    static         ADC1/p_33_out
    SLICE_X1Y12          FDRE                                         r  static         ADC1/ADC0_out_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.953     2.202    static         ADC1/clk_in
    SLICE_X1Y12          FDRE                                         r  static         ADC1/ADC0_out_reg[13]/C
                         clock pessimism             -0.147     2.054                     
                         clock uncertainty            0.194     2.248                     
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.038     2.286    static           ADC1/ADC0_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.286                     
                         arrival time                           5.210                     
  -------------------------------------------------------------------
                         slack                                  2.924                     

Slack (MET) :             2.926ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.442ns  (logic 0.193ns (43.621%)  route 0.249ns (56.379%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    3.521ns = ( 4.771 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.771    static         ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    ----------------------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     4.964 r  static         ADC1/pins[0].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.249     5.214    static         ADC1/p_35_out
    SLICE_X0Y12          FDRE                                         r  static         ADC1/ADC0_out_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.953     2.202    static         ADC1/clk_in
    SLICE_X0Y12          FDRE                                         r  static         ADC1/ADC0_out_reg[9]/C
                         clock pessimism             -0.147     2.054                     
                         clock uncertainty            0.194     2.248                     
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.040     2.288    static           ADC1/ADC0_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.288                     
                         arrival time                           5.214                     
  -------------------------------------------------------------------
                         slack                                  2.926                     





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        8.803ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.195ns,  Total Violation       -0.335ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.803ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.361ns (11.704%)  route 2.723ns (88.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.486ns = ( 16.486 - 10.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.483     7.314    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.053     7.367 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           0.240     7.608    static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out2_out
    SLICE_X0Y95          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.486    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y95          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    16.691                     
                         clock uncertainty           -0.035    16.655                     
    SLICE_X0Y95          FDRE (Setup_fdre_C_CE)      -0.244    16.411    static           AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         16.411                     
                         arrival time                          -7.608                     
  -------------------------------------------------------------------
                         slack                                  8.803                     

Slack (MET) :             8.814ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.361ns (11.741%)  route 2.714ns (88.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.487ns = ( 16.487 - 10.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.467     7.299    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y97          LUT5 (Prop_lut5_I0_O)        0.053     7.352 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           0.246     7.598    static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X1Y97          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.599    16.487    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y97          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.204    16.692                     
                         clock uncertainty           -0.035    16.656                     
    SLICE_X1Y97          FDRE (Setup_fdre_C_CE)      -0.244    16.412    static           AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         16.412                     
                         arrival time                          -7.598                     
  -------------------------------------------------------------------
                         slack                                  8.814                     

Slack (MET) :             8.942ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.182ns (10.979%)  route 1.476ns (89.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.849     2.098    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.147     2.245 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.356     3.601    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.035     3.636 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           0.119     3.755    static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out3_out
    SLICE_X1Y96          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665    12.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y96          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              0.147    12.852                     
                         clock uncertainty           -0.035    12.816                     
    SLICE_X1Y96          FDRE (Setup_fdre_C_CE)      -0.119    12.697    static           AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         12.697                     
                         arrival time                          -3.755                     
  -------------------------------------------------------------------
                         slack                                  8.942                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.195ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.290ns (11.771%)  route 2.174ns (88.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.535     4.208    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.248     4.456 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.968     6.425    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.042     6.467 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           0.205     6.672    static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out3_out
    SLICE_X1Y96          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y96          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.204     6.858                     
    SLICE_X1Y96          FDRE (Hold_fdre_C_CE)        0.008     6.866    static           AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -6.866                     
                         arrival time                           6.672                     
  -------------------------------------------------------------------
                         slack                                 -0.195                     

Slack (VIOLATED) :        -0.074ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.290ns (11.216%)  route 2.296ns (88.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.064ns
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.535     4.208    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.248     4.456 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.090     6.547    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y97          LUT5 (Prop_lut5_I0_O)        0.042     6.589 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           0.205     6.794    static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X1Y97          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y97          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.204     6.859                     
    SLICE_X1Y97          FDRE (Hold_fdre_C_CE)        0.008     6.867    static           AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -6.867                     
                         arrival time                           6.794                     
  -------------------------------------------------------------------
                         slack                                 -0.074                     

Slack (VIOLATED) :        -0.067ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.290ns (11.191%)  route 2.301ns (88.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.535     4.208    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.248     4.456 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.101     6.557    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.042     6.599 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           0.200     6.800    static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out2_out
    SLICE_X0Y95          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y95          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.204     6.858                     
    SLICE_X0Y95          FDRE (Hold_fdre_C_CE)        0.008     6.866    static           AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -6.866                     
                         arrival time                           6.800                     
  -------------------------------------------------------------------
                         slack                                 -0.067                     





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        9.255ns,  Total Violation        0.000ns
Hold  :            6  Failing Endpoints,  Worst Slack       -1.283ns,  Total Violation       -4.557ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.255ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.412ns (27.622%)  route 1.080ns (72.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.486ns = ( 16.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.763ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     4.586    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.477     5.331    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.053     5.384 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.379     5.763    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y94          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y94          LDCE (EnToQ_ldce_G_Q)        0.349     6.112 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           0.565     6.677    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.063     6.740 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.515     7.255    static         AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X3Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.486    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    16.691                     
                         clock uncertainty           -0.035    16.655                     
    SLICE_X3Y93          FDPE (Setup_fdpe_C_D)       -0.146    16.509    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         16.509                     
                         arrival time                          -7.255                     
  -------------------------------------------------------------------
                         slack                                  9.255                     

Slack (MET) :             9.320ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.196ns (38.179%)  route 0.317ns (61.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     2.133    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.124     2.257 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.237     2.493    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.035     2.528 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.379     2.907    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y92          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y92          LDCE (EnToQ_ldce_G_Q)        0.159     3.066 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)           0.147     3.213    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.037     3.250 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.171     3.420    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X2Y94          SRL16E                                       r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665    12.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y94          SRL16E                                       r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism              0.147    12.852                     
                         clock uncertainty           -0.035    12.816                     
    SLICE_X2Y94          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.076    12.740    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         12.740                     
                         arrival time                          -3.420                     
  -------------------------------------------------------------------
                         slack                                  9.320                     

Slack (MET) :             9.343ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.199ns (29.055%)  route 0.486ns (70.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     2.133    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.124     2.257 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.237     2.493    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.035     2.528 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.201     2.729    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y94          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y94          LDCE (EnToQ_ldce_G_Q)        0.159     2.888 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           0.291     3.179    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.040     3.219 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.195     3.414    static         AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X2Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665    12.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.147    12.852                     
                         clock uncertainty           -0.035    12.816                     
    SLICE_X2Y93          FDCE (Setup_fdce_C_D)       -0.059    12.757    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         12.757                     
                         arrival time                          -3.414                     
  -------------------------------------------------------------------
                         slack                                  9.343                     

Slack (MET) :             9.430ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.194ns (28.929%)  route 0.477ns (71.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     2.133    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.124     2.257 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.237     2.493    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.035     2.528 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.201     2.729    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y94          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y94          LDCE (EnToQ_ldce_G_Q)        0.159     2.888 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           0.291     3.179    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.035     3.214 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.186     3.400    static         AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X3Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664    12.703    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism              0.147    12.851                     
                         clock uncertainty           -0.035    12.815                     
    SLICE_X3Y92          FDCE (Setup_fdce_C_D)        0.014    12.829    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.829                     
                         arrival time                          -3.400                     
  -------------------------------------------------------------------
                         slack                                  9.430                     

Slack (MET) :             9.632ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.194ns (39.859%)  route 0.293ns (60.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     2.133    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.124     2.257 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.237     2.493    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.035     2.528 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.201     2.729    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y94          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y94          LDCE (EnToQ_ldce_G_Q)        0.159     2.888 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           0.293     3.181    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I1_O)        0.035     3.216 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000     3.216    static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X1Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665    12.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.147    12.852                     
                         clock uncertainty           -0.035    12.816                     
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.032    12.848    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         12.848                     
                         arrival time                          -3.216                     
  -------------------------------------------------------------------
                         slack                                  9.632                     

Slack (MET) :             9.788ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.194ns (58.820%)  route 0.136ns (41.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     2.133    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.124     2.257 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.237     2.493    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.035     2.528 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.201     2.729    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y94          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y94          LDCE (EnToQ_ldce_G_Q)        0.159     2.888 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           0.136     3.024    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.035     3.059 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000     3.059    static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X0Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665    12.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.147    12.852                     
                         clock uncertainty           -0.035    12.816                     
    SLICE_X0Y93          FDPE (Setup_fdpe_C_D)        0.031    12.847    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         12.847                     
                         arrival time                          -3.059                     
  -------------------------------------------------------------------
                         slack                                  9.788                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.283ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.322ns (59.760%)  route 0.217ns (40.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.399     4.885    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.042     4.927 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.326     5.253    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y94          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y94          LDCE (EnToQ_ldce_G_Q)        0.280     5.533 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           0.217     5.750    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.042     5.792 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000     5.792    static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X0Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.204     6.858                     
    SLICE_X0Y93          FDPE (Hold_fdpe_C_D)         0.216     7.074    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -7.074                     
                         arrival time                           5.792                     
  -------------------------------------------------------------------
                         slack                                 -1.283                     

Slack (VIOLATED) :        -1.035ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.322ns (40.930%)  route 0.465ns (59.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.399     4.885    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.042     4.927 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.326     5.253    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y94          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y94          LDCE (EnToQ_ldce_G_Q)        0.280     5.533 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           0.465     5.998    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I1_O)        0.042     6.040 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000     6.040    static         AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X1Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.204     6.858                     
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.216     7.074    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -7.074                     
                         arrival time                           6.040                     
  -------------------------------------------------------------------
                         slack                                 -1.035                     

Slack (VIOLATED) :        -0.648ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.322ns (28.889%)  route 0.793ns (71.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.062ns
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.399     4.885    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.042     4.927 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.326     5.253    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y94          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y94          LDCE (EnToQ_ldce_G_Q)        0.280     5.533 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           0.464     5.997    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.042     6.039 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.329     6.368    static         AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X3Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707     7.062    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism             -0.204     6.857                     
    SLICE_X3Y92          FDCE (Hold_fdce_C_D)         0.158     7.015    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.015                     
                         arrival time                           6.368                     
  -------------------------------------------------------------------
                         slack                                 -0.648                     

Slack (VIOLATED) :        -0.598ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.330ns (29.840%)  route 0.776ns (70.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.399     4.885    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.042     4.927 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.326     5.253    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y94          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y94          LDCE (EnToQ_ldce_G_Q)        0.280     5.533 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           0.464     5.997    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.050     6.047 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.312     6.359    static         AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X2Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism             -0.204     6.858                     
    SLICE_X2Y93          FDCE (Hold_fdce_C_D)         0.098     6.956    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -6.956                     
                         arrival time                           6.359                     
  -------------------------------------------------------------------
                         slack                                 -0.598                     

Slack (VIOLATED) :        -0.545ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.325ns (37.951%)  route 0.531ns (62.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.399     4.885    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.042     4.927 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.624     5.551    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y92          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y92          LDCE (EnToQ_ldce_G_Q)        0.280     5.831 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)           0.246     6.076    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.045     6.121 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.286     6.407    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X2Y94          SRL16E                                       r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y94          SRL16E                                       r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism             -0.204     6.858                     
    SLICE_X2Y94          SRL16E (Hold_srl16e_CLK_D)
                                                      0.093     6.951    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         -6.951                     
                         arrival time                           6.407                     
  -------------------------------------------------------------------
                         slack                                 -0.545                     

Slack (VIOLATED) :        -0.450ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.330ns (26.926%)  route 0.896ns (73.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.399     4.885    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.042     4.927 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.326     5.253    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y94          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y94          LDCE (EnToQ_ldce_G_Q)        0.280     5.533 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           0.464     5.997    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.050     6.047 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.432     6.479    static         AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X3Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.204     6.858                     
    SLICE_X3Y93          FDPE (Hold_fdpe_C_D)         0.070     6.928    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -6.928                     
                         arrival time                           6.479                     
  -------------------------------------------------------------------
                         slack                                 -0.450                     





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        9.109ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.345ns,  Total Violation       -0.345ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.109ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.417ns (28.588%)  route 1.042ns (71.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.486ns = ( 16.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     4.586    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.246     4.832 r  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.678     5.510    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.158     5.668 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.266     5.934    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X3Y94          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y94          LDCE (EnToQ_ldce_G_Q)        0.349     6.283 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)           0.687     6.970    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.068     7.038 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.354     7.393    static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X0Y95          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.486    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y95          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    16.691                     
                         clock uncertainty           -0.035    16.655                     
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)       -0.153    16.502    static           AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         16.502                     
                         arrival time                          -7.393                     
  -------------------------------------------------------------------
                         slack                                  9.109                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.345ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.335ns (27.995%)  route 0.862ns (72.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.197     4.467 r  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.558     5.026    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.126     5.152 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.231     5.383    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X3Y94          LDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y94          LDCE (EnToQ_ldce_G_Q)        0.280     5.663 r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)           0.565     6.228    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.055     6.283 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.296     6.580    static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X0Y95          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y95          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.204     6.858                     
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.066     6.924    static           AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -6.924                     
                         arrival time                           6.580                     
  -------------------------------------------------------------------
                         slack                                 -0.345                     





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        4.821ns,  Total Violation        0.000ns
Hold  :           60  Failing Endpoints,  Worst Slack       -1.733ns,  Total Violation      -40.908ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.621ns  (logic 0.035ns (5.639%)  route 0.586ns (94.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.402     7.658    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.035     7.693 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.184     7.877    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.666    12.705    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.147    12.853                     
                         clock uncertainty           -0.035    12.817                     
    SLICE_X3Y99          FDCE (Setup_fdce_C_CE)      -0.119    12.698    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         12.698                     
                         arrival time                          -7.877                     
  -------------------------------------------------------------------
                         slack                                  4.821                     

Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.621ns  (logic 0.035ns (5.639%)  route 0.586ns (94.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.402     7.658    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.035     7.693 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.184     7.877    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.666    12.705    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.147    12.853                     
                         clock uncertainty           -0.035    12.817                     
    SLICE_X3Y99          FDCE (Setup_fdce_C_CE)      -0.119    12.698    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         12.698                     
                         arrival time                          -7.877                     
  -------------------------------------------------------------------
                         slack                                  4.821                     

Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.621ns  (logic 0.035ns (5.639%)  route 0.586ns (94.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.402     7.658    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.035     7.693 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.184     7.877    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.666    12.705    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.147    12.853                     
                         clock uncertainty           -0.035    12.817                     
    SLICE_X3Y99          FDCE (Setup_fdce_C_CE)      -0.119    12.698    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         12.698                     
                         arrival time                          -7.877                     
  -------------------------------------------------------------------
                         slack                                  4.821                     

Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.621ns  (logic 0.035ns (5.639%)  route 0.586ns (94.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.402     7.658    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.035     7.693 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.184     7.877    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.666    12.705    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              0.147    12.853                     
                         clock uncertainty           -0.035    12.817                     
    SLICE_X3Y99          FDCE (Setup_fdce_C_CE)      -0.119    12.698    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         12.698                     
                         arrival time                          -7.877                     
  -------------------------------------------------------------------
                         slack                                  4.821                     

Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.626ns  (logic 0.035ns (5.594%)  route 0.591ns (94.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.402     7.658    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.035     7.693 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.189     7.882    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X2Y98          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.666    12.705    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y98          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              0.147    12.853                     
                         clock uncertainty           -0.035    12.817                     
    SLICE_X2Y98          FDCE (Setup_fdce_C_CE)      -0.105    12.712    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         12.712                     
                         arrival time                          -7.882                     
  -------------------------------------------------------------------
                         slack                                  4.830                     

Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.626ns  (logic 0.035ns (5.594%)  route 0.591ns (94.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.402     7.658    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.035     7.693 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.189     7.882    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X2Y98          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.666    12.705    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y98          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism              0.147    12.853                     
                         clock uncertainty           -0.035    12.817                     
    SLICE_X2Y98          FDCE (Setup_fdce_C_CE)      -0.105    12.712    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         12.712                     
                         arrival time                          -7.882                     
  -------------------------------------------------------------------
                         slack                                  4.830                     

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.621ns  (logic 0.035ns (5.639%)  route 0.586ns (94.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.402     7.658    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.035     7.693 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.184     7.877    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X2Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.666    12.705    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.147    12.853                     
                         clock uncertainty           -0.035    12.817                     
    SLICE_X2Y99          FDCE (Setup_fdce_C_CE)      -0.105    12.712    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         12.712                     
                         arrival time                          -7.877                     
  -------------------------------------------------------------------
                         slack                                  4.835                     

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.621ns  (logic 0.035ns (5.639%)  route 0.586ns (94.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.402     7.658    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.035     7.693 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.184     7.877    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X2Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.666    12.705    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.147    12.853                     
                         clock uncertainty           -0.035    12.817                     
    SLICE_X2Y99          FDCE (Setup_fdce_C_CE)      -0.105    12.712    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         12.712                     
                         arrival time                          -7.877                     
  -------------------------------------------------------------------
                         slack                                  4.835                     

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.621ns  (logic 0.035ns (5.639%)  route 0.586ns (94.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.402     7.658    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.035     7.693 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.184     7.877    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X2Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.666    12.705    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              0.147    12.853                     
                         clock uncertainty           -0.035    12.817                     
    SLICE_X2Y99          FDCE (Setup_fdce_C_CE)      -0.105    12.712    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         12.712                     
                         arrival time                          -7.877                     
  -------------------------------------------------------------------
                         slack                                  4.835                     

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.621ns  (logic 0.035ns (5.639%)  route 0.586ns (94.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.402     7.658    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.035     7.693 r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.184     7.877    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X2Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.666    12.705    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.147    12.853                     
                         clock uncertainty           -0.035    12.817                     
    SLICE_X2Y99          FDCE (Setup_fdce_C_CE)      -0.105    12.712    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         12.712                     
                         arrival time                          -7.877                     
  -------------------------------------------------------------------
                         slack                                  4.835                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.733ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.042ns (6.478%)  route 0.606ns (93.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.064ns
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.401     4.887    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.042     4.929 f  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           0.205     5.135    static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X1Y97          FDRE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y97          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.204     6.859                     
    SLICE_X1Y97          FDRE (Hold_fdre_C_CE)        0.008     6.867    static           AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -6.867                     
                         arrival time                           5.135                     
  -------------------------------------------------------------------
                         slack                                 -1.733                     

Slack (VIOLATED) :        -1.637ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.042ns (5.649%)  route 0.702ns (94.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.501     4.987    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.042     5.029 f  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           0.200     5.230    static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out2_out
    SLICE_X0Y95          FDRE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y95          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.204     6.858                     
    SLICE_X0Y95          FDRE (Hold_fdre_C_CE)        0.008     6.866    static           AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -6.866                     
                         arrival time                           5.230                     
  -------------------------------------------------------------------
                         slack                                 -1.637                     

Slack (VIOLATED) :        -1.624ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.042ns (5.556%)  route 0.714ns (94.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.509     4.995    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.042     5.037 f  static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           0.205     5.242    static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out3_out
    SLICE_X1Y96          FDRE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y96          FDRE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.204     6.858                     
    SLICE_X1Y96          FDRE (Hold_fdre_C_CE)        0.008     6.866    static           AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -6.866                     
                         arrival time                           5.242                     
  -------------------------------------------------------------------
                         slack                                 -1.624                     

Slack (VIOLATED) :        -1.455ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.042ns (4.437%)  route 0.905ns (95.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.064ns
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.605     5.091    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.042     5.133 f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.300     5.433    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X2Y99          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.204     6.859                     
    SLICE_X2Y99          FDCE (Hold_fdce_C_CE)        0.028     6.887    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.887                     
                         arrival time                           5.433                     
  -------------------------------------------------------------------
                         slack                                 -1.455                     

Slack (VIOLATED) :        -1.455ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.042ns (4.437%)  route 0.905ns (95.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.064ns
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.605     5.091    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.042     5.133 f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.300     5.433    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X2Y99          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.204     6.859                     
    SLICE_X2Y99          FDCE (Hold_fdce_C_CE)        0.028     6.887    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.887                     
                         arrival time                           5.433                     
  -------------------------------------------------------------------
                         slack                                 -1.455                     

Slack (VIOLATED) :        -1.455ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.042ns (4.437%)  route 0.905ns (95.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.064ns
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.605     5.091    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.042     5.133 f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.300     5.433    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X2Y99          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.204     6.859                     
    SLICE_X2Y99          FDCE (Hold_fdce_C_CE)        0.028     6.887    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.887                     
                         arrival time                           5.433                     
  -------------------------------------------------------------------
                         slack                                 -1.455                     

Slack (VIOLATED) :        -1.455ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.042ns (4.437%)  route 0.905ns (95.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.064ns
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.605     5.091    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.042     5.133 f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.300     5.433    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X2Y99          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.204     6.859                     
    SLICE_X2Y99          FDCE (Hold_fdce_C_CE)        0.028     6.887    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.887                     
                         arrival time                           5.433                     
  -------------------------------------------------------------------
                         slack                                 -1.455                     

Slack (VIOLATED) :        -1.455ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.042ns (4.437%)  route 0.905ns (95.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.064ns
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.605     5.091    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.042     5.133 f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.300     5.433    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X2Y99          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.204     6.859                     
    SLICE_X2Y99          FDCE (Hold_fdce_C_CE)        0.028     6.887    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.887                     
                         arrival time                           5.433                     
  -------------------------------------------------------------------
                         slack                                 -1.455                     

Slack (VIOLATED) :        -1.455ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.042ns (4.437%)  route 0.905ns (95.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.064ns
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.605     5.091    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.042     5.133 f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.300     5.433    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X2Y99          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.204     6.859                     
    SLICE_X2Y99          FDCE (Hold_fdce_C_CE)        0.028     6.887    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.887                     
                         arrival time                           5.433                     
  -------------------------------------------------------------------
                         slack                                 -1.455                     

Slack (VIOLATED) :        -1.435ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.042ns (4.437%)  route 0.905ns (95.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.064ns
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.605     5.091    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.042     5.133 f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.300     5.433    static         AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y99          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y99          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.204     6.859                     
    SLICE_X3Y99          FDCE (Hold_fdce_C_CE)        0.008     6.867    static           AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.867                     
                         arrival time                           5.433                     
  -------------------------------------------------------------------
                         slack                                 -1.435                     





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        3.335ns,  Total Violation        0.000ns
Hold  :           32  Failing Endpoints,  Worst Slack       -3.313ns,  Total Violation      -72.730ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 PID/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.974ns (22.228%)  route 3.408ns (77.772%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        2.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.246ns = ( 12.246 - 5.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.705     4.583    static         PID/PI/clk_in
    SLICE_X5Y88          FDRE                                         r  static         PID/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.269     4.852 r  static         PID/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           0.779     5.631    static         relockSweep/Q[2]
    SLICE_X4Y92          LUT2 (Prop_lut2_I1_O)        0.053     5.684 r  static         relockSweep/data_in[21]_i_3/O
                         net (fo=1, routed)           0.000     5.684    static         relockSweep/data_in[21]_i_3_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     5.919 r  static         relockSweep/data_in_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.919    static         relockSweep/data_in_reg[21]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.977 r  static         relockSweep/data_in_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.977    static         relockSweep/data_in_reg[25]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.035 r  static         relockSweep/data_in_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.035    static         relockSweep/data_in_reg[29]_i_1_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.146     6.181 f  static         relockSweep/data_in_reg[33]_i_1/O[0]
                         net (fo=2, routed)           2.629     8.809    static         relockSweep/D[28]
    SLICE_X0Y166         LUT1 (Prop_lut1_I0_O)        0.155     8.964 r  static         relockSweep/data_in[12]_i_1/O
                         net (fo=1, routed)           0.000     8.964    static         AD9783_inst1/D[12]
    SLICE_X0Y166         FDRE                                         r  static         AD9783_inst1/data_in_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.445     9.118    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.387    12.246    static         AD9783_inst1/clkD
    SLICE_X0Y166         FDRE                                         r  static         AD9783_inst1/data_in_reg[12]/C
                         clock pessimism              0.204    12.451                     
                         clock uncertainty           -0.186    12.265                     
    SLICE_X0Y166         FDRE (Setup_fdre_C_D)        0.035    12.300    static           AD9783_inst1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         12.300                     
                         arrival time                          -8.964                     
  -------------------------------------------------------------------
                         slack                                  3.335                     

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 PID/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.435ns (20.692%)  route 1.667ns (79.308%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns = ( 7.946 - 5.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.882     2.131    static         PID/PI/clk_in
    SLICE_X5Y88          FDRE                                         r  static         PID/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.124     2.255 r  static         PID/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           0.395     2.650    static         relockSweep/Q[2]
    SLICE_X4Y92          LUT2 (Prop_lut2_I1_O)        0.035     2.685 r  static         relockSweep/data_in[21]_i_3/O
                         net (fo=1, routed)           0.000     2.685    static         relockSweep/data_in[21]_i_3_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.796 r  static         relockSweep/data_in_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.796    static         relockSweep/data_in_reg[21]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.082     2.878 f  static         relockSweep/data_in_reg[25]_i_1/O[1]
                         net (fo=2, routed)           1.272     4.150    static         relockSweep/D[21]
    SLICE_X0Y147         LUT1 (Prop_lut1_I0_O)        0.083     4.233 r  static         relockSweep/data_in[5]_i_1/O
                         net (fo=1, routed)           0.000     4.233    static         AD9783_inst1/D[5]
    SLICE_X0Y147         FDRE                                         r  static         AD9783_inst1/data_in_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     6.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     7.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.614     7.946    static         AD9783_inst1/clkD
    SLICE_X0Y147         FDRE                                         r  static         AD9783_inst1/data_in_reg[5]/C
                         clock pessimism              0.147     8.094                     
                         clock uncertainty           -0.186     7.908                     
    SLICE_X0Y147         FDRE (Setup_fdre_C_D)        0.031     7.939    static           AD9783_inst1/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                          7.939                     
                         arrival time                          -4.233                     
  -------------------------------------------------------------------
                         slack                                  3.706                     

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 PID/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.497ns (24.087%)  route 1.566ns (75.913%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.930ns = ( 7.930 - 5.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.882     2.131    static         PID/PI/clk_in
    SLICE_X5Y88          FDRE                                         r  static         PID/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.124     2.255 r  static         PID/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           0.395     2.650    static         relockSweep/Q[2]
    SLICE_X4Y92          LUT2 (Prop_lut2_I1_O)        0.035     2.685 r  static         relockSweep/data_in[21]_i_3/O
                         net (fo=1, routed)           0.000     2.685    static         relockSweep/data_in[21]_i_3_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.796 r  static         relockSweep/data_in_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.796    static         relockSweep/data_in_reg[21]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.031     2.827 r  static         relockSweep/data_in_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.827    static         relockSweep/data_in_reg[25]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.031     2.858 r  static         relockSweep/data_in_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.858    static         relockSweep/data_in_reg[29]_i_1_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.082     2.940 f  static         relockSweep/data_in_reg[33]_i_1/O[1]
                         net (fo=2, routed)           1.171     4.111    static         relockSweep/D[29]
    SLICE_X0Y159         LUT1 (Prop_lut1_I0_O)        0.083     4.194 r  static         relockSweep/data_in[13]_i_1/O
                         net (fo=1, routed)           0.000     4.194    static         AD9783_inst1/D[13]
    SLICE_X0Y159         FDRE                                         r  static         AD9783_inst1/data_in_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     6.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     7.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.598     7.930    static         AD9783_inst1/clkD
    SLICE_X0Y159         FDRE                                         r  static         AD9783_inst1/data_in_reg[13]/C
                         clock pessimism              0.147     8.078                     
                         clock uncertainty           -0.186     7.892                     
    SLICE_X0Y159         FDRE (Setup_fdre_C_D)        0.031     7.923    static           AD9783_inst1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                          7.923                     
                         arrival time                          -4.194                     
  -------------------------------------------------------------------
                         slack                                  3.729                     

Slack (MET) :             3.741ns  (required time - arrival time)
  Source:                 PID/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.450ns (21.930%)  route 1.602ns (78.070%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        0.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.931ns = ( 7.931 - 5.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.882     2.131    static         PID/PI/clk_in
    SLICE_X5Y88          FDRE                                         r  static         PID/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.124     2.255 r  static         PID/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           0.395     2.650    static         relockSweep/Q[2]
    SLICE_X4Y92          LUT2 (Prop_lut2_I1_O)        0.035     2.685 r  static         relockSweep/data_in[21]_i_3/O
                         net (fo=1, routed)           0.000     2.685    static         relockSweep/data_in[21]_i_3_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.796 r  static         relockSweep/data_in_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.796    static         relockSweep/data_in_reg[21]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.031     2.827 r  static         relockSweep/data_in_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.827    static         relockSweep/data_in_reg[25]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.066     2.893 f  static         relockSweep/data_in_reg[29]_i_1/O[0]
                         net (fo=2, routed)           1.207     4.100    static         relockSweep/D[24]
    SLICE_X0Y155         LUT1 (Prop_lut1_I0_O)        0.083     4.183 r  static         relockSweep/data_in[8]_i_1/O
                         net (fo=1, routed)           0.000     4.183    static         AD9783_inst1/D[8]
    SLICE_X0Y155         FDRE                                         r  static         AD9783_inst1/data_in_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     6.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     7.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.599     7.931    static         AD9783_inst1/clkD
    SLICE_X0Y155         FDRE                                         r  static         AD9783_inst1/data_in_reg[8]/C
                         clock pessimism              0.147     8.079                     
                         clock uncertainty           -0.186     7.893                     
    SLICE_X0Y155         FDRE (Setup_fdre_C_D)        0.031     7.924    static           AD9783_inst1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                          7.924                     
                         arrival time                          -4.183                     
  -------------------------------------------------------------------
                         slack                                  3.741                     

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 PID/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.442ns (21.751%)  route 1.590ns (78.249%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns = ( 7.932 - 5.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.882     2.131    static         PID/PI/clk_in
    SLICE_X5Y88          FDRE                                         r  static         PID/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.124     2.255 r  static         PID/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           0.395     2.650    static         relockSweep/Q[2]
    SLICE_X4Y92          LUT2 (Prop_lut2_I1_O)        0.035     2.685 r  static         relockSweep/data_in[21]_i_3/O
                         net (fo=1, routed)           0.000     2.685    static         relockSweep/data_in[21]_i_3_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.796 r  static         relockSweep/data_in_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.796    static         relockSweep/data_in_reg[21]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.087     2.883 f  static         relockSweep/data_in_reg[25]_i_1/O[3]
                         net (fo=2, routed)           1.195     4.078    static         relockSweep/D[23]
    SLICE_X0Y151         LUT1 (Prop_lut1_I0_O)        0.085     4.163 r  static         relockSweep/data_in[7]_i_1/O
                         net (fo=1, routed)           0.000     4.163    static         AD9783_inst1/D[7]
    SLICE_X0Y151         FDRE                                         r  static         AD9783_inst1/data_in_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     6.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     7.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.600     7.932    static         AD9783_inst1/clkD
    SLICE_X0Y151         FDRE                                         r  static         AD9783_inst1/data_in_reg[7]/C
                         clock pessimism              0.147     8.080                     
                         clock uncertainty           -0.186     7.894                     
    SLICE_X0Y151         FDRE (Setup_fdre_C_D)        0.031     7.925    static           AD9783_inst1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                          7.925                     
                         arrival time                          -4.163                     
  -------------------------------------------------------------------
                         slack                                  3.762                     

Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 PID/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.473ns (23.378%)  route 1.550ns (76.622%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.930ns = ( 7.930 - 5.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.882     2.131    static         PID/PI/clk_in
    SLICE_X5Y88          FDRE                                         r  static         PID/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.124     2.255 r  static         PID/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           0.395     2.650    static         relockSweep/Q[2]
    SLICE_X4Y92          LUT2 (Prop_lut2_I1_O)        0.035     2.685 r  static         relockSweep/data_in[21]_i_3/O
                         net (fo=1, routed)           0.000     2.685    static         relockSweep/data_in[21]_i_3_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.796 r  static         relockSweep/data_in_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.796    static         relockSweep/data_in_reg[21]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.031     2.827 r  static         relockSweep/data_in_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.827    static         relockSweep/data_in_reg[25]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.087     2.914 f  static         relockSweep/data_in_reg[29]_i_1/O[3]
                         net (fo=2, routed)           1.155     4.069    static         relockSweep/D[27]
    SLICE_X0Y159         LUT1 (Prop_lut1_I0_O)        0.085     4.154 r  static         relockSweep/data_in[11]_i_1/O
                         net (fo=1, routed)           0.000     4.154    static         AD9783_inst1/D[11]
    SLICE_X0Y159         FDRE                                         r  static         AD9783_inst1/data_in_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     6.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     7.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.598     7.930    static         AD9783_inst1/clkD
    SLICE_X0Y159         FDRE                                         r  static         AD9783_inst1/data_in_reg[11]/C
                         clock pessimism              0.147     8.078                     
                         clock uncertainty           -0.186     7.892                     
    SLICE_X0Y159         FDRE (Setup_fdre_C_D)        0.031     7.923    static           AD9783_inst1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                          7.923                     
                         arrival time                          -4.154                     
  -------------------------------------------------------------------
                         slack                                  3.769                     

Slack (MET) :             3.855ns  (required time - arrival time)
  Source:                 PID/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.466ns (24.039%)  route 1.473ns (75.961%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        0.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.931ns = ( 7.931 - 5.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.882     2.131    static         PID/PI/clk_in
    SLICE_X5Y88          FDRE                                         r  static         PID/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.124     2.255 r  static         PID/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           0.395     2.650    static         relockSweep/Q[2]
    SLICE_X4Y92          LUT2 (Prop_lut2_I1_O)        0.035     2.685 r  static         relockSweep/data_in[21]_i_3/O
                         net (fo=1, routed)           0.000     2.685    static         relockSweep/data_in[21]_i_3_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.796 r  static         relockSweep/data_in_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.796    static         relockSweep/data_in_reg[21]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.031     2.827 r  static         relockSweep/data_in_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.827    static         relockSweep/data_in_reg[25]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.082     2.909 f  static         relockSweep/data_in_reg[29]_i_1/O[1]
                         net (fo=2, routed)           1.077     3.986    static         relockSweep/D[25]
    SLICE_X0Y156         LUT1 (Prop_lut1_I0_O)        0.083     4.069 r  static         relockSweep/data_in[9]_i_1/O
                         net (fo=1, routed)           0.000     4.069    static         AD9783_inst1/D[9]
    SLICE_X0Y156         FDRE                                         r  static         AD9783_inst1/data_in_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     6.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     7.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.599     7.931    static         AD9783_inst1/clkD
    SLICE_X0Y156         FDRE                                         r  static         AD9783_inst1/data_in_reg[9]/C
                         clock pessimism              0.147     8.079                     
                         clock uncertainty           -0.186     7.893                     
    SLICE_X0Y156         FDRE (Setup_fdre_C_D)        0.031     7.924    static           AD9783_inst1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                          7.924                     
                         arrival time                          -4.069                     
  -------------------------------------------------------------------
                         slack                                  3.855                     

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 PID/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.419ns (21.721%)  route 1.510ns (78.279%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns = ( 7.946 - 5.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.882     2.131    static         PID/PI/clk_in
    SLICE_X5Y88          FDRE                                         r  static         PID/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.124     2.255 r  static         PID/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           0.395     2.650    static         relockSweep/Q[2]
    SLICE_X4Y92          LUT2 (Prop_lut2_I1_O)        0.035     2.685 r  static         relockSweep/data_in[21]_i_3/O
                         net (fo=1, routed)           0.000     2.685    static         relockSweep/data_in[21]_i_3_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.796 r  static         relockSweep/data_in_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.796    static         relockSweep/data_in_reg[21]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.066     2.862 f  static         relockSweep/data_in_reg[25]_i_1/O[0]
                         net (fo=2, routed)           1.115     3.977    static         relockSweep/D[20]
    SLICE_X0Y148         LUT1 (Prop_lut1_I0_O)        0.083     4.060 r  static         relockSweep/data_in[4]_i_1/O
                         net (fo=1, routed)           0.000     4.060    static         AD9783_inst1/D[4]
    SLICE_X0Y148         FDRE                                         r  static         AD9783_inst1/data_in_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     6.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     7.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.614     7.946    static         AD9783_inst1/clkD
    SLICE_X0Y148         FDRE                                         r  static         AD9783_inst1/data_in_reg[4]/C
                         clock pessimism              0.147     8.094                     
                         clock uncertainty           -0.186     7.908                     
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)        0.031     7.939    static           AD9783_inst1/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                          7.939                     
                         arrival time                          -4.060                     
  -------------------------------------------------------------------
                         slack                                  3.879                     

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 PID/PI/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.437ns (23.623%)  route 1.413ns (76.377%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.945ns = ( 7.945 - 5.000 ) 
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.880     2.129    static         PID/PI/clk_in
    SLICE_X6Y87          FDRE                                         r  static         PID/PI/signal_out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.147     2.276 r  static         PID/PI/signal_out_reg[0]/Q
                         net (fo=1, routed)           0.312     2.588    static         relockSweep/Q[0]
    SLICE_X4Y92          LUT2 (Prop_lut2_I1_O)        0.035     2.623 r  static         relockSweep/data_in[21]_i_5/O
                         net (fo=1, routed)           0.000     2.623    static         relockSweep/data_in[21]_i_5_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.170     2.793 f  static         relockSweep/data_in_reg[21]_i_1/O[3]
                         net (fo=2, routed)           1.101     3.893    static         relockSweep/D[19]
    SLICE_X0Y145         LUT1 (Prop_lut1_I0_O)        0.085     3.978 r  static         relockSweep/data_in[3]_i_1/O
                         net (fo=1, routed)           0.000     3.978    static         AD9783_inst1/D[3]
    SLICE_X0Y145         FDRE                                         r  static         AD9783_inst1/data_in_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     6.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     7.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.613     7.945    static         AD9783_inst1/clkD
    SLICE_X0Y145         FDRE                                         r  static         AD9783_inst1/data_in_reg[3]/C
                         clock pessimism              0.147     8.093                     
                         clock uncertainty           -0.186     7.907                     
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)        0.032     7.939    static           AD9783_inst1/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                          7.939                     
                         arrival time                          -3.978                     
  -------------------------------------------------------------------
                         slack                                  3.960                     

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 PID/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.456ns (26.601%)  route 1.258ns (73.399%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.929ns = ( 7.929 - 5.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.882     2.131    static         PID/PI/clk_in
    SLICE_X5Y88          FDRE                                         r  static         PID/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.124     2.255 r  static         PID/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           0.395     2.650    static         relockSweep/Q[2]
    SLICE_X4Y92          LUT2 (Prop_lut2_I1_O)        0.035     2.685 r  static         relockSweep/data_in[21]_i_3/O
                         net (fo=1, routed)           0.000     2.685    static         relockSweep/data_in[21]_i_3_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.796 r  static         relockSweep/data_in_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.796    static         relockSweep/data_in_reg[21]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.031     2.827 r  static         relockSweep/data_in_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.827    static         relockSweep/data_in_reg[25]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.071     2.898 f  static         relockSweep/data_in_reg[29]_i_1/O[2]
                         net (fo=2, routed)           0.863     3.761    static         relockSweep/D[26]
    SLICE_X0Y160         LUT1 (Prop_lut1_I0_O)        0.084     3.845 r  static         relockSweep/data_in[10]_i_1/O
                         net (fo=1, routed)           0.000     3.845    static         AD9783_inst1/D[10]
    SLICE_X0Y160         FDRE                                         r  static         AD9783_inst1/data_in_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.594     6.695    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.745 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     7.306    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.332 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.597     7.929    static         AD9783_inst1/clkD
    SLICE_X0Y160         FDRE                                         r  static         AD9783_inst1/data_in_reg[10]/C
                         clock pessimism              0.147     8.077                     
                         clock uncertainty           -0.186     7.891                     
    SLICE_X0Y160         FDRE (Setup_fdre_C_D)        0.031     7.922    static           AD9783_inst1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                          7.922                     
                         arrival time                          -3.845                     
  -------------------------------------------------------------------
                         slack                                  4.077                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.313ns  (arrival time - required time)
  Source:                 relockSweep/signal_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.401ns (65.039%)  route 0.216ns (34.961%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.994ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         relockSweep/clk_in
    SLICE_X7Y95          FDRE                                         r  static         relockSweep/signal_out_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  static         relockSweep/signal_out_reg[12]/Q
                         net (fo=2, routed)           0.216     4.702    static         relockSweep/signal_out_reg_n_0_[12]
    SLICE_X4Y95          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.185     4.887 r  static         relockSweep/data_in_reg[33]_i_1/O[1]
                         net (fo=2, routed)           0.000     4.887    static         AD9783_inst1/D[29]
    SLICE_X4Y95          FDRE                                         r  static         AD9783_inst1/data_in_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    static         AD9783_inst1/clkD
    SLICE_X4Y95          FDRE                                         r  static         AD9783_inst1/data_in_reg[31]/C
                         clock pessimism             -0.204     7.789                     
                         clock uncertainty            0.186     7.975                     
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.225     8.200    static           AD9783_inst1/data_in_reg[31]
  -------------------------------------------------------------------
                         required time                         -8.200                     
                         arrival time                           4.887                     
  -------------------------------------------------------------------
                         slack                                 -3.313                     

Slack (VIOLATED) :        -3.297ns  (arrival time - required time)
  Source:                 relockSweep/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.365ns (57.718%)  route 0.267ns (42.282%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.994ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         relockSweep/clk_in
    SLICE_X7Y94          FDRE                                         r  static         relockSweep/signal_out_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  static         relockSweep/signal_out_reg[10]/Q
                         net (fo=2, routed)           0.267     4.754    static         relockSweep/signal_out_reg_n_0_[10]
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.042     4.796 r  static         relockSweep/data_in[29]_i_3/O
                         net (fo=1, routed)           0.000     4.796    static         relockSweep/data_in[29]_i_3_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.107     4.903 r  static         relockSweep/data_in_reg[29]_i_1/O[2]
                         net (fo=2, routed)           0.000     4.903    static         AD9783_inst1/D[26]
    SLICE_X4Y94          FDRE                                         r  static         AD9783_inst1/data_in_reg[28]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    static         AD9783_inst1/clkD
    SLICE_X4Y94          FDRE                                         r  static         AD9783_inst1/data_in_reg[28]/C
                         clock pessimism             -0.204     7.789                     
                         clock uncertainty            0.186     7.975                     
    SLICE_X4Y94          FDRE (Hold_fdre_C_D)         0.225     8.200    static           AD9783_inst1/data_in_reg[28]
  -------------------------------------------------------------------
                         required time                         -8.200                     
                         arrival time                           4.903                     
  -------------------------------------------------------------------
                         slack                                 -3.297                     

Slack (VIOLATED) :        -3.296ns  (arrival time - required time)
  Source:                 relockSweep/signal_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.424ns (66.863%)  route 0.210ns (33.137%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.994ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         relockSweep/clk_in
    SLICE_X7Y95          FDRE                                         r  static         relockSweep/signal_out_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  static         relockSweep/signal_out_reg[14]/Q
                         net (fo=2, routed)           0.210     4.696    static         relockSweep/signal_out_reg_n_0_[14]
    SLICE_X4Y95          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.208     4.904 r  static         relockSweep/data_in_reg[33]_i_1/O[3]
                         net (fo=2, routed)           0.000     4.904    static         AD9783_inst1/D[31]
    SLICE_X4Y95          FDRE                                         r  static         AD9783_inst1/data_in_reg[33]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    static         AD9783_inst1/clkD
    SLICE_X4Y95          FDRE                                         r  static         AD9783_inst1/data_in_reg[33]/C
                         clock pessimism             -0.204     7.789                     
                         clock uncertainty            0.186     7.975                     
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.225     8.200    static           AD9783_inst1/data_in_reg[33]
  -------------------------------------------------------------------
                         required time                         -8.200                     
                         arrival time                           4.904                     
  -------------------------------------------------------------------
                         slack                                 -3.296                     

Slack (VIOLATED) :        -3.272ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.365ns (55.430%)  route 0.293ns (44.570%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.994ns
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.596     4.269    static         PID/PI/clk_in
    SLICE_X5Y90          FDRE                                         r  static         PID/PI/signal_out_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.216     4.485 r  static         PID/PI/signal_out_reg[7]/Q
                         net (fo=1, routed)           0.293     4.779    static         relockSweep/Q[7]
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.042     4.821 r  static         relockSweep/data_in[25]_i_2/O
                         net (fo=1, routed)           0.000     4.821    static         relockSweep/data_in[25]_i_2_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.107     4.928 r  static         relockSweep/data_in_reg[25]_i_1/O[3]
                         net (fo=2, routed)           0.000     4.928    static         AD9783_inst1/D[23]
    SLICE_X4Y93          FDRE                                         r  static         AD9783_inst1/data_in_reg[25]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    static         AD9783_inst1/clkD
    SLICE_X4Y93          FDRE                                         r  static         AD9783_inst1/data_in_reg[25]/C
                         clock pessimism             -0.204     7.789                     
                         clock uncertainty            0.186     7.975                     
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.225     8.200    static           AD9783_inst1/data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -8.200                     
                         arrival time                           4.928                     
  -------------------------------------------------------------------
                         slack                                 -3.272                     

Slack (VIOLATED) :        -3.263ns  (arrival time - required time)
  Source:                 relockSweep/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.456ns (68.455%)  route 0.210ns (31.545%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        3.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.993ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         relockSweep/clk_in
    SLICE_X6Y92          FDRE                                         r  static         relockSweep/signal_out_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.248     4.518 r  static         relockSweep/signal_out_reg[2]/Q
                         net (fo=2, routed)           0.210     4.728    static         relockSweep/signal_out_reg_n_0_[2]
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.208     4.936 r  static         relockSweep/data_in_reg[21]_i_1/O[3]
                         net (fo=2, routed)           0.000     4.936    static         AD9783_inst1/D[19]
    SLICE_X4Y92          FDRE                                         r  static         AD9783_inst1/data_in_reg[21]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.707     7.993    static         AD9783_inst1/clkD
    SLICE_X4Y92          FDRE                                         r  static         AD9783_inst1/data_in_reg[21]/C
                         clock pessimism             -0.204     7.788                     
                         clock uncertainty            0.186     7.974                     
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.225     8.199    static           AD9783_inst1/data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         -8.199                     
                         arrival time                           4.936                     
  -------------------------------------------------------------------
                         slack                                 -3.263                     

Slack (VIOLATED) :        -3.252ns  (arrival time - required time)
  Source:                 relockSweep/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.359ns (52.980%)  route 0.319ns (47.020%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.994ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         relockSweep/clk_in
    SLICE_X7Y93          FDRE                                         r  static         relockSweep/signal_out_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  static         relockSweep/signal_out_reg[5]/Q
                         net (fo=2, routed)           0.319     4.805    static         relockSweep/signal_out_reg_n_0_[5]
    SLICE_X4Y93          LUT2 (Prop_lut2_I0_O)        0.042     4.847 r  static         relockSweep/data_in[25]_i_4/O
                         net (fo=1, routed)           0.000     4.847    static         relockSweep/data_in[25]_i_4_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.101     4.948 r  static         relockSweep/data_in_reg[25]_i_1/O[1]
                         net (fo=2, routed)           0.000     4.948    static         AD9783_inst1/D[21]
    SLICE_X4Y93          FDRE                                         r  static         AD9783_inst1/data_in_reg[23]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    static         AD9783_inst1/clkD
    SLICE_X4Y93          FDRE                                         r  static         AD9783_inst1/data_in_reg[23]/C
                         clock pessimism             -0.204     7.789                     
                         clock uncertainty            0.186     7.975                     
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.225     8.200    static           AD9783_inst1/data_in_reg[23]
  -------------------------------------------------------------------
                         required time                         -8.200                     
                         arrival time                           4.948                     
  -------------------------------------------------------------------
                         slack                                 -3.252                     

Slack (VIOLATED) :        -3.252ns  (arrival time - required time)
  Source:                 relockSweep/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.472ns (69.638%)  route 0.206ns (30.362%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.994ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         relockSweep/clk_in
    SLICE_X7Y93          FDRE                                         r  static         relockSweep/signal_out_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  static         relockSweep/signal_out_reg[5]/Q
                         net (fo=2, routed)           0.206     4.692    static         relockSweep/signal_out_reg_n_0_[5]
    SLICE_X4Y93          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.256     4.948 r  static         relockSweep/data_in_reg[25]_i_1/O[2]
                         net (fo=2, routed)           0.000     4.948    static         AD9783_inst1/D[22]
    SLICE_X4Y93          FDRE                                         r  static         AD9783_inst1/data_in_reg[24]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    static         AD9783_inst1/clkD
    SLICE_X4Y93          FDRE                                         r  static         AD9783_inst1/data_in_reg[24]/C
                         clock pessimism             -0.204     7.789                     
                         clock uncertainty            0.186     7.975                     
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.225     8.200    static           AD9783_inst1/data_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -8.200                     
                         arrival time                           4.948                     
  -------------------------------------------------------------------
                         slack                                 -3.252                     

Slack (VIOLATED) :        -3.242ns  (arrival time - required time)
  Source:                 relockSweep/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.420ns (61.101%)  route 0.267ns (38.899%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.994ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         relockSweep/clk_in
    SLICE_X7Y94          FDRE                                         r  static         relockSweep/signal_out_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  static         relockSweep/signal_out_reg[10]/Q
                         net (fo=2, routed)           0.267     4.754    static         relockSweep/signal_out_reg_n_0_[10]
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.042     4.796 r  static         relockSweep/data_in[29]_i_3/O
                         net (fo=1, routed)           0.000     4.796    static         relockSweep/data_in[29]_i_3_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.162     4.958 r  static         relockSweep/data_in_reg[29]_i_1/O[3]
                         net (fo=2, routed)           0.000     4.958    static         AD9783_inst1/D[27]
    SLICE_X4Y94          FDRE                                         r  static         AD9783_inst1/data_in_reg[29]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    static         AD9783_inst1/clkD
    SLICE_X4Y94          FDRE                                         r  static         AD9783_inst1/data_in_reg[29]/C
                         clock pessimism             -0.204     7.789                     
                         clock uncertainty            0.186     7.975                     
    SLICE_X4Y94          FDRE (Hold_fdre_C_D)         0.225     8.200    static           AD9783_inst1/data_in_reg[29]
  -------------------------------------------------------------------
                         required time                         -8.200                     
                         arrival time                           4.958                     
  -------------------------------------------------------------------
                         slack                                 -3.242                     

Slack (VIOLATED) :        -3.234ns  (arrival time - required time)
  Source:                 relockSweep/signal_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.480ns (69.010%)  route 0.216ns (30.990%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.994ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         relockSweep/clk_in
    SLICE_X7Y95          FDRE                                         r  static         relockSweep/signal_out_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  static         relockSweep/signal_out_reg[12]/Q
                         net (fo=2, routed)           0.216     4.702    static         relockSweep/signal_out_reg_n_0_[12]
    SLICE_X4Y95          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.264     4.966 r  static         relockSweep/data_in_reg[33]_i_1/O[2]
                         net (fo=2, routed)           0.000     4.966    static         AD9783_inst1/D[30]
    SLICE_X4Y95          FDRE                                         r  static         AD9783_inst1/data_in_reg[32]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    static         AD9783_inst1/clkD
    SLICE_X4Y95          FDRE                                         r  static         AD9783_inst1/data_in_reg[32]/C
                         clock pessimism             -0.204     7.789                     
                         clock uncertainty            0.186     7.975                     
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.225     8.200    static           AD9783_inst1/data_in_reg[32]
  -------------------------------------------------------------------
                         required time                         -8.200                     
                         arrival time                           4.966                     
  -------------------------------------------------------------------
                         slack                                 -3.234                     

Slack (VIOLATED) :        -3.218ns  (arrival time - required time)
  Source:                 relockSweep/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.370ns (51.961%)  route 0.342ns (48.039%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.994ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         relockSweep/clk_in
    SLICE_X7Y94          FDRE                                         r  static         relockSweep/signal_out_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  static         relockSweep/signal_out_reg[8]/Q
                         net (fo=2, routed)           0.342     4.828    static         relockSweep/signal_out_reg_n_0_[8]
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.042     4.870 r  static         relockSweep/data_in[29]_i_5/O
                         net (fo=1, routed)           0.000     4.870    static         relockSweep/data_in[29]_i_5_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.112     4.982 r  static         relockSweep/data_in_reg[29]_i_1/O[0]
                         net (fo=2, routed)           0.000     4.982    static         AD9783_inst1/D[24]
    SLICE_X4Y94          FDRE                                         r  static         AD9783_inst1/data_in_reg[26]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.573     4.451    static         AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  static         AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    static         AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  static         AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    static         AD9783_inst1/clkD
    SLICE_X4Y94          FDRE                                         r  static         AD9783_inst1/data_in_reg[26]/C
                         clock pessimism             -0.204     7.789                     
                         clock uncertainty            0.186     7.975                     
    SLICE_X4Y94          FDRE (Hold_fdre_C_D)         0.225     8.200    static           AD9783_inst1/data_in_reg[26]
  -------------------------------------------------------------------
                         required time                         -8.200                     
                         arrival time                           4.982                     
  -------------------------------------------------------------------
                         slack                                 -3.218                     





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.147ns (7.557%)  route 1.798ns (92.443%))
  Logic Levels:           0  
  Clock Path Skew:        1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 4.774 - 1.250 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.849     2.098    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.147     2.245 r  static         rst_in_reg/Q
                         net (fo=135, routed)         1.798     4.043    static         ADC1/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    r  static         ADC1/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.719     4.774    static         ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  static         ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.922                     
                         clock uncertainty           -0.194     4.728                     
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.483    static           ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.483                     
                         arrival time                          -4.043                     
  -------------------------------------------------------------------
                         slack                                  0.440                     

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.147ns (7.930%)  route 1.707ns (92.070%))
  Logic Levels:           0  
  Clock Path Skew:        1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 4.771 - 1.250 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.849     2.098    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.147     2.245 r  static         rst_in_reg/Q
                         net (fo=135, routed)         1.707     3.951    static         ADC1/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.771    static         ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.919                     
                         clock uncertainty           -0.194     4.725                     
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.480    static           ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.480                     
                         arrival time                          -3.951                     
  -------------------------------------------------------------------
                         slack                                  0.528                     

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.147ns (13.424%)  route 0.948ns (86.576%))
  Logic Levels:           0  
  Clock Path Skew:        1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.470ns = ( 4.720 - 1.250 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.849     2.098    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.147     2.245 r  static         rst_in_reg/Q
                         net (fo=135, routed)         0.948     3.193    static         ADC1/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  static         ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.720    static         ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  static         ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.868                     
                         clock uncertainty           -0.194     4.674                     
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.429    static           ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.429                     
                         arrival time                          -3.193                     
  -------------------------------------------------------------------
                         slack                                  1.236                     

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.182ns (14.183%)  route 1.101ns (85.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 4.717 - 1.250 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.849     2.098    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.147     2.245 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.101     3.346    static         ADC1/rst_in
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.035     3.381 r  static         ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.381    static         ADC1/counter[0]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  static         ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.662     4.717    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/counter_reg[0]/C
                         clock pessimism              0.147     4.865                     
                         clock uncertainty           -0.194     4.671                     
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.032     4.703    static           ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          4.703                     
                         arrival time                          -3.381                     
  -------------------------------------------------------------------
                         slack                                  1.322                     

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.183ns (14.250%)  route 1.101ns (85.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 4.717 - 1.250 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.849     2.098    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.147     2.245 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.101     3.346    static         ADC1/rst_in
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.036     3.382 r  static         ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.382    static         ADC1/counter[1]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  static         ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.662     4.717    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/counter_reg[1]/C
                         clock pessimism              0.147     4.865                     
                         clock uncertainty           -0.194     4.671                     
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.049     4.720    static           ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          4.720                     
                         arrival time                          -3.382                     
  -------------------------------------------------------------------
                         slack                                  1.338                     

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.182ns (15.114%)  route 1.022ns (84.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 4.717 - 1.250 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.849     2.098    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.147     2.245 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.022     3.267    static         ADC1/rst_in
    SLICE_X0Y87          LUT6 (Prop_lut6_I5_O)        0.035     3.302 r  static         ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     3.302    static         ADC1/BS_state_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  static         ADC1/BS_state_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.662     4.717    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/BS_state_reg/C
                         clock pessimism              0.147     4.865                     
                         clock uncertainty           -0.194     4.671                     
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.031     4.702    static           ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                          4.702                     
                         arrival time                          -3.302                     
  -------------------------------------------------------------------
                         slack                                  1.400                     

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.182ns (15.126%)  route 1.021ns (84.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 4.717 - 1.250 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.849     2.098    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.147     2.245 r  static         rst_in_reg/Q
                         net (fo=135, routed)         1.021     3.266    static         ADC1/rst_in
    SLICE_X0Y87          LUT3 (Prop_lut3_I1_O)        0.035     3.301 r  static         ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     3.301    static         ADC1/bit_slip_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  static         ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.662     4.717    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/bit_slip_reg/C
                         clock pessimism              0.147     4.865                     
                         clock uncertainty           -0.194     4.671                     
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.031     4.702    static           ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                          4.702                     
                         arrival time                          -3.301                     
  -------------------------------------------------------------------
                         slack                                  1.401                     

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.147ns (15.995%)  route 0.772ns (84.005%))
  Logic Levels:           0  
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 4.718 - 1.250 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.849     2.098    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.147     2.245 r  static         rst_in_reg/Q
                         net (fo=135, routed)         0.772     3.017    static         ADC1/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.718    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.866                     
                         clock uncertainty           -0.194     4.672                     
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.427    static           ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.427                     
                         arrival time                          -3.017                     
  -------------------------------------------------------------------
                         slack                                  1.410                     

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.147ns (22.490%)  route 0.507ns (77.510%))
  Logic Levels:           0  
  Clock Path Skew:        1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 4.713 - 1.250 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.849     2.098    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.147     2.245 r  static         rst_in_reg/Q
                         net (fo=135, routed)         0.507     2.751    static         ADC1/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    r  static         ADC1/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     3.048    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.658     4.713    static         ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  static         ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.861                     
                         clock uncertainty           -0.194     4.667                     
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.422    static           ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.422                     
                         arrival time                          -2.751                     
  -------------------------------------------------------------------
                         slack                                  1.671                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.440ns  (arrival time - required time)
  Source:                 ADC1/FR_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        0.755ns  (logic 0.300ns (39.744%)  route 0.455ns (60.256%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        4.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.129ns = ( 10.379 - 1.250 ) 
    Source Clock Delay      (SCD):    4.269ns = ( 14.269 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.596    14.269    static         ADC1/clk_in
    SLICE_X1Y88          FDRE                                         r  static         ADC1/FR_out_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.216    14.485 f  static         ADC1/FR_out_reg[2]/Q
                         net (fo=1, routed)           0.114    14.600    static         ADC1/FR_out[2]
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.042    14.642 r  static         ADC1/BS_state_i_2/O
                         net (fo=1, routed)           0.340    14.982    static         ADC1/BS_state_i_2_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I3_O)        0.042    15.024 r  static         ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    15.024    static         ADC1/BS_state_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  static         ADC1/BS_state_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.704    10.379    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/BS_state_reg/C
                         clock pessimism             -0.204    10.174                     
                         clock uncertainty            0.194    10.368                     
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.216    10.584    static           ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                        -10.584                     
                         arrival time                          15.024                     
  -------------------------------------------------------------------
                         slack                                  4.440                     

Slack (MET) :             5.043ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.019ns  (logic 0.248ns (24.347%)  route 0.771ns (75.653%))
  Logic Levels:           0  
  Clock Path Skew:        4.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.121ns = ( 10.371 - 1.250 ) 
    Source Clock Delay      (SCD):    4.208ns = ( 14.208 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.535    14.208    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.248    14.456 r  static         rst_in_reg/Q
                         net (fo=135, routed)         0.771    15.227    static         ADC1/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    r  static         ADC1/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696    10.371    static         ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  static         ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.166                     
                         clock uncertainty            0.194    10.360                     
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.184    static           ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.184                     
                         arrival time                          15.227                     
  -------------------------------------------------------------------
                         slack                                  5.043                     

Slack (MET) :             5.392ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.767ns  (logic 0.290ns (16.410%)  route 1.477ns (83.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.129ns = ( 10.379 - 1.250 ) 
    Source Clock Delay      (SCD):    4.208ns = ( 14.208 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.535    14.208    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.248    14.456 r  static         rst_in_reg/Q
                         net (fo=135, routed)         1.477    15.933    static         ADC1/rst_in
    SLICE_X0Y87          LUT3 (Prop_lut3_I1_O)        0.042    15.975 r  static         ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    15.975    static         ADC1/bit_slip_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  static         ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.704    10.379    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/bit_slip_reg/C
                         clock pessimism             -0.204    10.174                     
                         clock uncertainty            0.194    10.368                     
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.215    10.583    static           ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                        -10.583                     
                         arrival time                          15.975                     
  -------------------------------------------------------------------
                         slack                                  5.392                     

Slack (MET) :             5.421ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.404ns  (logic 0.248ns (17.663%)  route 1.156ns (82.337%))
  Logic Levels:           0  
  Clock Path Skew:        4.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.128ns = ( 10.378 - 1.250 ) 
    Source Clock Delay      (SCD):    4.208ns = ( 14.208 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.535    14.208    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.248    14.456 r  static         rst_in_reg/Q
                         net (fo=135, routed)         1.156    15.612    static         ADC1/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    static         ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  static         ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.173                     
                         clock uncertainty            0.194    10.367                     
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.191    static           ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.191                     
                         arrival time                          15.612                     
  -------------------------------------------------------------------
                         slack                                  5.421                     

Slack (MET) :             5.531ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.907ns  (logic 0.290ns (15.205%)  route 1.617ns (84.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.129ns = ( 10.379 - 1.250 ) 
    Source Clock Delay      (SCD):    4.208ns = ( 14.208 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.535    14.208    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.248    14.456 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.617    16.073    static         ADC1/rst_in
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.042    16.115 r  static         ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    16.115    static         ADC1/counter[0]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  static         ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.704    10.379    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/counter_reg[0]/C
                         clock pessimism             -0.204    10.174                     
                         clock uncertainty            0.194    10.368                     
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.216    10.584    static           ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.584                     
                         arrival time                          16.115                     
  -------------------------------------------------------------------
                         slack                                  5.531                     

Slack (MET) :             5.533ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.918ns  (logic 0.301ns (15.692%)  route 1.617ns (84.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.129ns = ( 10.379 - 1.250 ) 
    Source Clock Delay      (SCD):    4.208ns = ( 14.208 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.535    14.208    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.248    14.456 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.617    16.073    static         ADC1/rst_in
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.053    16.126 r  static         ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    16.126    static         ADC1/counter[1]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  static         ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.704    10.379    static         ADC1/clk_div
    SLICE_X0Y87          FDRE                                         r  static         ADC1/counter_reg[1]/C
                         clock pessimism             -0.204    10.174                     
                         clock uncertainty            0.194    10.368                     
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.225    10.593    static           ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.593                     
                         arrival time                          16.126                     
  -------------------------------------------------------------------
                         slack                                  5.533                     

Slack (MET) :             5.694ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.680ns  (logic 0.248ns (14.762%)  route 1.432ns (85.238%))
  Logic Levels:           0  
  Clock Path Skew:        4.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.131ns = ( 10.381 - 1.250 ) 
    Source Clock Delay      (SCD):    4.208ns = ( 14.208 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.535    14.208    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.248    14.456 r  static         rst_in_reg/Q
                         net (fo=135, routed)         1.432    15.888    static         ADC1/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  static         ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706    10.381    static         ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  static         ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.176                     
                         clock uncertainty            0.194    10.370                     
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.194    static           ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.194                     
                         arrival time                          15.888                     
  -------------------------------------------------------------------
                         slack                                  5.694                     

Slack (MET) :             6.581ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.762ns  (logic 0.248ns (8.980%)  route 2.514ns (91.020%))
  Logic Levels:           0  
  Clock Path Skew:        4.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.326ns = ( 10.576 - 1.250 ) 
    Source Clock Delay      (SCD):    4.208ns = ( 14.208 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.535    14.208    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.248    14.456 r  static         rst_in_reg/Q
                         net (fo=135, routed)         2.514    16.970    static         ADC1/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.901    10.576    static         ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  static         ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.371                     
                         clock uncertainty            0.194    10.565                     
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.389    static           ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.389                     
                         arrival time                          16.970                     
  -------------------------------------------------------------------
                         slack                                  6.581                     

Slack (MET) :             6.711ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.895ns  (logic 0.248ns (8.566%)  route 2.647ns (91.434%))
  Logic Levels:           0  
  Clock Path Skew:        4.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.330ns = ( 10.580 - 1.250 ) 
    Source Clock Delay      (SCD):    4.208ns = ( 14.208 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.535    14.208    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.248    14.456 r  static         rst_in_reg/Q
                         net (fo=135, routed)         2.647    17.104    static         ADC1/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    r  static         ADC1/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r                 
    AA3                                               0.000     1.250 r  static         clk (IN)
                         net (fo=0)                   0.000     1.250    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     6.093    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  static         ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    static         ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  static         ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.905    10.580    static         ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  static         ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.375                     
                         clock uncertainty            0.194    10.569                     
    ILOGIC_X0Y6          ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.393    static           ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.393                     
                         arrival time                          17.104                     
  -------------------------------------------------------------------
                         slack                                  6.711                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        4.890ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -1.210ns,  Total Violation       -4.738ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        0.574ns  (logic 0.035ns (6.100%)  route 0.539ns (93.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.237     7.493    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.035     7.528 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.302     7.830    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y92          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664    12.703    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y92          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism              0.147    12.851                     
                         clock uncertainty           -0.035    12.815                     
    SLICE_X0Y92          FDPE (Recov_fdpe_C_PRE)     -0.095    12.720    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         12.720                     
                         arrival time                          -7.830                     
  -------------------------------------------------------------------
                         slack                                  4.890                     

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        0.515ns  (logic 0.035ns (6.791%)  route 0.480ns (93.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.237     7.493    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.035     7.528 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.244     7.772    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y93          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665    12.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism              0.147    12.852                     
                         clock uncertainty           -0.035    12.816                     
    SLICE_X0Y93          FDPE (Recov_fdpe_C_PRE)     -0.095    12.721    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         12.721                     
                         arrival time                          -7.772                     
  -------------------------------------------------------------------
                         slack                                  4.950                     

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        0.515ns  (logic 0.035ns (6.791%)  route 0.480ns (93.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.237     7.493    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.035     7.528 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.244     7.772    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y93          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665    12.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.147    12.852                     
                         clock uncertainty           -0.035    12.816                     
    SLICE_X0Y93          FDPE (Recov_fdpe_C_PRE)     -0.095    12.721    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         12.721                     
                         arrival time                          -7.772                     
  -------------------------------------------------------------------
                         slack                                  4.950                     

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        0.515ns  (logic 0.035ns (6.791%)  route 0.480ns (93.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.237     7.493    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.035     7.528 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.244     7.772    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y93          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665    12.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism              0.147    12.852                     
                         clock uncertainty           -0.035    12.816                     
    SLICE_X0Y93          FDPE (Recov_fdpe_C_PRE)     -0.095    12.721    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         12.721                     
                         arrival time                          -7.772                     
  -------------------------------------------------------------------
                         slack                                  4.950                     

Slack (MET) :             9.769ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.035ns (5.198%)  route 0.638ns (94.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     2.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.124     2.257 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.372     2.628    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.035     2.663 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.267     2.930    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y91          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664    12.703    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism              0.147    12.851                     
                         clock uncertainty           -0.035    12.815                     
    SLICE_X0Y91          FDCE (Recov_fdce_C_CLR)     -0.117    12.698    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         12.698                     
                         arrival time                          -2.930                     
  -------------------------------------------------------------------
                         slack                                  9.769                     

Slack (MET) :             9.838ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.035ns (5.785%)  route 0.570ns (94.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     2.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.124     2.257 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.372     2.628    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.035     2.663 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.199     2.862    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y93          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665    12.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.147    12.852                     
                         clock uncertainty           -0.035    12.816                     
    SLICE_X1Y93          FDCE (Recov_fdce_C_CLR)     -0.117    12.699    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         12.699                     
                         arrival time                          -2.862                     
  -------------------------------------------------------------------
                         slack                                  9.838                     

Slack (MET) :             9.838ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.035ns (5.785%)  route 0.570ns (94.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     2.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.124     2.257 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.372     2.628    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.035     2.663 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.199     2.862    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y93          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665    12.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.147    12.852                     
                         clock uncertainty           -0.035    12.816                     
    SLICE_X1Y93          FDCE (Recov_fdce_C_CLR)     -0.117    12.699    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         12.699                     
                         arrival time                          -2.862                     
  -------------------------------------------------------------------
                         slack                                  9.838                     

Slack (MET) :             9.838ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.035ns (5.785%)  route 0.570ns (94.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     2.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.124     2.257 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.372     2.628    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.035     2.663 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.199     2.862    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y93          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665    12.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism              0.147    12.852                     
                         clock uncertainty           -0.035    12.816                     
    SLICE_X1Y93          FDCE (Recov_fdce_C_CLR)     -0.117    12.699    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         12.699                     
                         arrival time                          -2.862                     
  -------------------------------------------------------------------
                         slack                                  9.838                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.210ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.042ns (4.146%)  route 0.971ns (95.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.596     5.082    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.042     5.124 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.376     5.499    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y93          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.204     6.858                     
    SLICE_X1Y93          FDCE (Remov_fdce_C_CLR)     -0.149     6.709    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -6.709                     
                         arrival time                           5.499                     
  -------------------------------------------------------------------
                         slack                                 -1.210                     

Slack (VIOLATED) :        -1.210ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.042ns (4.146%)  route 0.971ns (95.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.596     5.082    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.042     5.124 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.376     5.499    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y93          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.204     6.858                     
    SLICE_X1Y93          FDCE (Remov_fdce_C_CLR)     -0.149     6.709    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -6.709                     
                         arrival time                           5.499                     
  -------------------------------------------------------------------
                         slack                                 -1.210                     

Slack (VIOLATED) :        -1.210ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.042ns (4.146%)  route 0.971ns (95.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.596     5.082    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.042     5.124 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.376     5.499    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y93          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism             -0.204     6.858                     
    SLICE_X1Y93          FDCE (Remov_fdce_C_CLR)     -0.149     6.709    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -6.709                     
                         arrival time                           5.499                     
  -------------------------------------------------------------------
                         slack                                 -1.210                     

Slack (VIOLATED) :        -1.108ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.042ns (3.769%)  route 1.072ns (96.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.062ns
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.596     5.082    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.042     5.124 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.477     5.601    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y91          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707     7.062    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y91          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism             -0.204     6.857                     
    SLICE_X0Y91          FDCE (Remov_fdce_C_CLR)     -0.149     6.708    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -6.708                     
                         arrival time                           5.601                     
  -------------------------------------------------------------------
                         slack                                 -1.108                     

Slack (MET) :             3.607ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        0.859ns  (logic 0.042ns (4.887%)  route 0.817ns (95.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.399     9.885    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.042     9.927 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.419    10.346    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y93          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.204     6.858                     
                         clock uncertainty            0.035     6.894                     
    SLICE_X0Y93          FDPE (Remov_fdpe_C_PRE)     -0.155     6.739    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -6.739                     
                         arrival time                          10.346                     
  -------------------------------------------------------------------
                         slack                                  3.607                     

Slack (MET) :             3.607ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        0.859ns  (logic 0.042ns (4.887%)  route 0.817ns (95.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.399     9.885    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.042     9.927 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.419    10.346    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y93          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.204     6.858                     
                         clock uncertainty            0.035     6.894                     
    SLICE_X0Y93          FDPE (Remov_fdpe_C_PRE)     -0.155     6.739    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -6.739                     
                         arrival time                          10.346                     
  -------------------------------------------------------------------
                         slack                                  3.607                     

Slack (MET) :             3.607ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        0.859ns  (logic 0.042ns (4.887%)  route 0.817ns (95.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.399     9.885    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.042     9.927 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.419    10.346    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y93          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism             -0.204     6.858                     
                         clock uncertainty            0.035     6.894                     
    SLICE_X0Y93          FDPE (Remov_fdpe_C_PRE)     -0.155     6.739    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -6.739                     
                         arrival time                          10.346                     
  -------------------------------------------------------------------
                         slack                                  3.607                     

Slack (MET) :             3.697ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        0.949ns  (logic 0.042ns (4.427%)  route 0.907ns (95.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.062ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.399     9.885    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.042     9.927 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.508    10.435    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y92          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707     7.062    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y92          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism             -0.204     6.857                     
                         clock uncertainty            0.035     6.893                     
    SLICE_X0Y92          FDPE (Remov_fdpe_C_PRE)     -0.155     6.738    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -6.738                     
                         arrival time                          10.435                     
  -------------------------------------------------------------------
                         slack                                  3.697                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        4.857ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.327ns,  Total Violation       -1.327ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        0.619ns  (logic 0.082ns (13.253%)  route 0.537ns (86.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.246ns = ( 7.246 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.113     7.246 f  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.349     7.595    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.082     7.677 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.187     7.864    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X3Y95          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665    12.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y95          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism              0.147    12.852                     
                         clock uncertainty           -0.035    12.816                     
    SLICE_X3Y95          FDPE (Recov_fdpe_C_PRE)     -0.095    12.721    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         12.721                     
                         arrival time                          -7.864                     
  -------------------------------------------------------------------
                         slack                                  4.857                     

Slack (MET) :             9.928ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.082ns (14.530%)  route 0.482ns (85.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     2.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.113     2.246 r  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.349     2.595    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X3Y95          LUT3 (Prop_lut3_I1_O)        0.082     2.677 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.133     2.810    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X2Y95          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665    12.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y95          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.147    12.852                     
                         clock uncertainty           -0.035    12.816                     
    SLICE_X2Y95          FDCE (Recov_fdce_C_CLR)     -0.079    12.737    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         12.737                     
                         arrival time                          -2.810                     
  -------------------------------------------------------------------
                         slack                                  9.928                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.327ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.126ns (13.272%)  route 0.823ns (86.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.197     4.467 r  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.559     5.027    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X3Y95          LUT3 (Prop_lut3_I1_O)        0.126     5.153 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.264     5.417    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X2Y95          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y95          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism             -0.204     6.858                     
    SLICE_X2Y95          FDCE (Remov_fdce_C_CLR)     -0.115     6.743    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -6.743                     
                         arrival time                           5.417                     
  -------------------------------------------------------------------
                         slack                                 -1.327                     

Slack (MET) :             3.762ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        1.034ns  (logic 0.126ns (12.189%)  route 0.908ns (87.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.467ns = ( 9.467 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.197     9.467 f  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.558    10.026    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.126    10.152 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.349    10.501    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X3Y95          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y95          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.204     6.858                     
                         clock uncertainty            0.035     6.894                     
    SLICE_X3Y95          FDPE (Remov_fdpe_C_PRE)     -0.155     6.739    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -6.739                     
                         arrival time                          10.501                     
  -------------------------------------------------------------------
                         slack                                  3.762                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        4.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.742ns  (logic 0.035ns (4.719%)  route 0.707ns (95.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.405     7.661    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.035     7.696 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.302     7.998    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y92          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664    12.703    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y92          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism              0.147    12.851                     
                         clock uncertainty           -0.035    12.815                     
    SLICE_X0Y92          FDPE (Recov_fdpe_C_PRE)     -0.095    12.720    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         12.720                     
                         arrival time                          -7.998                     
  -------------------------------------------------------------------
                         slack                                  4.722                     

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.749ns  (logic 0.035ns (4.675%)  route 0.714ns (95.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.467     7.723    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y94          LUT3 (Prop_lut3_I2_O)        0.035     7.758 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.247     8.005    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X2Y92          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664    12.703    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.147    12.851                     
                         clock uncertainty           -0.035    12.815                     
    SLICE_X2Y92          FDCE (Recov_fdce_C_CLR)     -0.079    12.736    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         12.736                     
                         arrival time                          -8.005                     
  -------------------------------------------------------------------
                         slack                                  4.731                     

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.711ns  (logic 0.035ns (4.923%)  route 0.676ns (95.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.479     7.735    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y94          LUT3 (Prop_lut3_I1_O)        0.035     7.770 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.197     7.967    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X3Y93          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665    12.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.147    12.852                     
                         clock uncertainty           -0.035    12.816                     
    SLICE_X3Y93          FDPE (Recov_fdpe_C_PRE)     -0.095    12.721    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         12.721                     
                         arrival time                          -7.967                     
  -------------------------------------------------------------------
                         slack                                  4.754                     

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.711ns  (logic 0.035ns (4.923%)  route 0.676ns (95.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.479     7.735    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y94          LUT3 (Prop_lut3_I1_O)        0.035     7.770 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.197     7.967    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X3Y93          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665    12.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism              0.147    12.852                     
                         clock uncertainty           -0.035    12.816                     
    SLICE_X3Y93          FDPE (Recov_fdpe_C_PRE)     -0.095    12.721    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         12.721                     
                         arrival time                          -7.967                     
  -------------------------------------------------------------------
                         slack                                  4.754                     

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.711ns  (logic 0.035ns (4.923%)  route 0.676ns (95.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.479     7.735    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y94          LUT3 (Prop_lut3_I1_O)        0.035     7.770 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.197     7.967    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X3Y93          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665    12.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism              0.147    12.852                     
                         clock uncertainty           -0.035    12.816                     
    SLICE_X3Y93          FDPE (Recov_fdpe_C_PRE)     -0.095    12.721    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         12.721                     
                         arrival time                          -7.967                     
  -------------------------------------------------------------------
                         slack                                  4.754                     

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.711ns  (logic 0.035ns (4.923%)  route 0.676ns (95.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.479     7.735    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y94          LUT3 (Prop_lut3_I1_O)        0.035     7.770 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.197     7.967    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X3Y93          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665    12.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.147    12.852                     
                         clock uncertainty           -0.035    12.816                     
    SLICE_X3Y93          FDPE (Recov_fdpe_C_PRE)     -0.095    12.721    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         12.721                     
                         arrival time                          -7.967                     
  -------------------------------------------------------------------
                         slack                                  4.754                     

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.662ns  (logic 0.035ns (5.288%)  route 0.627ns (94.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.344     7.600    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y96          LUT2 (Prop_lut2_I0_O)        0.035     7.635 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=9, routed)           0.283     7.918    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X3Y92          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664    12.703    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism              0.147    12.851                     
                         clock uncertainty           -0.035    12.815                     
    SLICE_X3Y92          FDCE (Recov_fdce_C_CLR)     -0.117    12.698    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.698                     
                         arrival time                          -7.918                     
  -------------------------------------------------------------------
                         slack                                  4.780                     

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.662ns  (logic 0.035ns (5.288%)  route 0.627ns (94.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.344     7.600    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y96          LUT2 (Prop_lut2_I0_O)        0.035     7.635 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=9, routed)           0.283     7.918    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X3Y92          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664    12.703    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism              0.147    12.851                     
                         clock uncertainty           -0.035    12.815                     
    SLICE_X3Y92          FDCE (Recov_fdce_C_CLR)     -0.117    12.698    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         12.698                     
                         arrival time                          -7.918                     
  -------------------------------------------------------------------
                         slack                                  4.780                     

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.683ns  (logic 0.035ns (5.122%)  route 0.648ns (94.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.405     7.661    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.035     7.696 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.244     7.940    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y93          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665    12.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism              0.147    12.852                     
                         clock uncertainty           -0.035    12.816                     
    SLICE_X0Y93          FDPE (Recov_fdpe_C_PRE)     -0.095    12.721    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         12.721                     
                         arrival time                          -7.940                     
  -------------------------------------------------------------------
                         slack                                  4.782                     

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.683ns  (logic 0.035ns (5.122%)  route 0.648ns (94.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.405     7.661    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.035     7.696 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.244     7.940    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y93          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.541    11.642    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.091    11.733 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.242    11.975    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    12.039 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665    12.704    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X0Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.147    12.852                     
                         clock uncertainty           -0.035    12.816                     
    SLICE_X0Y93          FDPE (Recov_fdpe_C_PRE)     -0.095    12.721    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         12.721                     
                         arrival time                          -7.940                     
  -------------------------------------------------------------------
                         slack                                  4.782                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.401ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.693ns  (logic 0.042ns (6.057%)  route 0.651ns (93.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.388     9.874    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y95          LUT3 (Prop_lut3_I2_O)        0.042     9.916 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.264    10.180    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X2Y95          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y95          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism             -0.204     6.858                     
                         clock uncertainty            0.035     6.894                     
    SLICE_X2Y95          FDCE (Remov_fdce_C_CLR)     -0.115     6.779    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -6.779                     
                         arrival time                          10.180                     
  -------------------------------------------------------------------
                         slack                                  3.401                     

Slack (MET) :             3.536ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.828ns  (logic 0.042ns (5.070%)  route 0.786ns (94.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.465     9.951    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.042     9.993 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.322    10.315    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X2Y93          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism             -0.204     6.858                     
                         clock uncertainty            0.035     6.894                     
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.115     6.779    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -6.779                     
                         arrival time                          10.315                     
  -------------------------------------------------------------------
                         slack                                  3.536                     

Slack (MET) :             3.536ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.828ns  (logic 0.042ns (5.070%)  route 0.786ns (94.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.465     9.951    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.042     9.993 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.322    10.315    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X2Y93          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism             -0.204     6.858                     
                         clock uncertainty            0.035     6.894                     
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.115     6.779    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -6.779                     
                         arrival time                          10.315                     
  -------------------------------------------------------------------
                         slack                                  3.536                     

Slack (MET) :             3.536ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.828ns  (logic 0.042ns (5.070%)  route 0.786ns (94.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.465     9.951    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.042     9.993 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.322    10.315    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X2Y93          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism             -0.204     6.858                     
                         clock uncertainty            0.035     6.894                     
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.115     6.779    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -6.779                     
                         arrival time                          10.315                     
  -------------------------------------------------------------------
                         slack                                  3.536                     

Slack (MET) :             3.536ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.828ns  (logic 0.042ns (5.070%)  route 0.786ns (94.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.465     9.951    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.042     9.993 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.322    10.315    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X2Y93          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.204     6.858                     
                         clock uncertainty            0.035     6.894                     
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.115     6.779    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -6.779                     
                         arrival time                          10.315                     
  -------------------------------------------------------------------
                         slack                                  3.536                     

Slack (MET) :             3.547ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.806ns  (logic 0.042ns (5.209%)  route 0.764ns (94.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.064ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.520    10.006    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y96          LUT2 (Prop_lut2_I0_O)        0.042    10.048 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=9, routed)           0.245    10.292    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X3Y97          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.204     6.859                     
                         clock uncertainty            0.035     6.895                     
    SLICE_X3Y97          FDCE (Remov_fdce_C_CLR)     -0.149     6.746    static           AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -6.746                     
                         arrival time                          10.293                     
  -------------------------------------------------------------------
                         slack                                  3.547                     

Slack (MET) :             3.547ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.806ns  (logic 0.042ns (5.209%)  route 0.764ns (94.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.064ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.520    10.006    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y96          LUT2 (Prop_lut2_I0_O)        0.042    10.048 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=9, routed)           0.245    10.292    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X3Y97          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.204     6.859                     
                         clock uncertainty            0.035     6.895                     
    SLICE_X3Y97          FDCE (Remov_fdce_C_CLR)     -0.149     6.746    static           AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.746                     
                         arrival time                          10.293                     
  -------------------------------------------------------------------
                         slack                                  3.547                     

Slack (MET) :             3.547ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.806ns  (logic 0.042ns (5.209%)  route 0.764ns (94.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.064ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.520    10.006    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y96          LUT2 (Prop_lut2_I0_O)        0.042    10.048 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=9, routed)           0.245    10.292    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X3Y97          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.709     7.064    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.204     6.859                     
                         clock uncertainty            0.035     6.895                     
    SLICE_X3Y97          FDCE (Remov_fdce_C_CLR)     -0.149     6.746    static           AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.746                     
                         arrival time                          10.293                     
  -------------------------------------------------------------------
                         slack                                  3.547                     

Slack (MET) :             3.576ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.829ns  (logic 0.042ns (5.067%)  route 0.787ns (94.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.524    10.010    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y96          LUT2 (Prop_lut2_I0_O)        0.042    10.052 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.263    10.315    static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X3Y96          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y96          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.204     6.858                     
                         clock uncertainty            0.035     6.894                     
    SLICE_X3Y96          FDPE (Remov_fdpe_C_PRE)     -0.155     6.739    static           AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -6.739                     
                         arrival time                          10.315                     
  -------------------------------------------------------------------
                         slack                                  3.576                     

Slack (MET) :             3.577ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.830ns  (logic 0.042ns (5.062%)  route 0.788ns (94.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.559    10.045    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y94          LUT3 (Prop_lut3_I1_O)        0.042    10.087 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.229    10.316    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y93          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.204     6.858                     
                         clock uncertainty            0.035     6.894                     
    SLICE_X5Y93          FDPE (Remov_fdpe_C_PRE)     -0.155     6.739    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -6.739                     
                         arrival time                          10.316                     
  -------------------------------------------------------------------
                         slack                                  3.577                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        8.348ns,  Total Violation        0.000ns
Hold  :           14  Failing Endpoints,  Worst Slack       -1.536ns,  Total Violation      -14.544ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.348ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.361ns (10.231%)  route 3.168ns (89.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.486ns = ( 16.486 - 10.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.613     7.445    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.053     7.498 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=9, routed)           0.554     8.052    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X3Y92          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.486    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism              0.204    16.691                     
                         clock uncertainty           -0.035    16.655                     
    SLICE_X3Y92          FDCE (Recov_fdce_C_CLR)     -0.255    16.400    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         16.400                     
                         arrival time                          -8.052                     
  -------------------------------------------------------------------
                         slack                                  8.348                     

Slack (MET) :             8.348ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.361ns (10.231%)  route 3.168ns (89.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.486ns = ( 16.486 - 10.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.613     7.445    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.053     7.498 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=9, routed)           0.554     8.052    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X3Y92          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.486    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism              0.204    16.691                     
                         clock uncertainty           -0.035    16.655                     
    SLICE_X3Y92          FDCE (Recov_fdce_C_CLR)     -0.255    16.400    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         16.400                     
                         arrival time                          -8.052                     
  -------------------------------------------------------------------
                         slack                                  8.348                     

Slack (MET) :             8.517ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.361ns (10.744%)  route 2.999ns (89.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.486ns = ( 16.486 - 10.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.613     7.445    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.053     7.498 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=9, routed)           0.386     7.884    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X1Y95          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.486    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y95          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                         clock pessimism              0.204    16.691                     
                         clock uncertainty           -0.035    16.655                     
    SLICE_X1Y95          FDCE (Recov_fdce_C_CLR)     -0.255    16.400    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         16.400                     
                         arrival time                          -7.884                     
  -------------------------------------------------------------------
                         slack                                  8.517                     

Slack (MET) :             8.517ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.361ns (10.744%)  route 2.999ns (89.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.486ns = ( 16.486 - 10.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.613     7.445    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.053     7.498 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=9, routed)           0.386     7.884    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X1Y95          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.486    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y95          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.204    16.691                     
                         clock uncertainty           -0.035    16.655                     
    SLICE_X1Y95          FDCE (Recov_fdce_C_CLR)     -0.255    16.400    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         16.400                     
                         arrival time                          -7.884                     
  -------------------------------------------------------------------
                         slack                                  8.517                     

Slack (MET) :             8.517ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.361ns (10.744%)  route 2.999ns (89.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.486ns = ( 16.486 - 10.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.613     7.445    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.053     7.498 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=9, routed)           0.386     7.884    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X1Y95          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.486    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y95          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
                         clock pessimism              0.204    16.691                     
                         clock uncertainty           -0.035    16.655                     
    SLICE_X1Y95          FDCE (Recov_fdce_C_CLR)     -0.255    16.400    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         16.400                     
                         arrival time                          -7.884                     
  -------------------------------------------------------------------
                         slack                                  8.517                     

Slack (MET) :             8.517ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.361ns (10.744%)  route 2.999ns (89.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.486ns = ( 16.486 - 10.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.613     7.445    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.053     7.498 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=9, routed)           0.386     7.884    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X1Y95          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.486    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X1Y95          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/C
                         clock pessimism              0.204    16.691                     
                         clock uncertainty           -0.035    16.655                     
    SLICE_X1Y95          FDCE (Recov_fdce_C_CLR)     -0.255    16.400    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5
  -------------------------------------------------------------------
                         required time                         16.400                     
                         arrival time                          -7.884                     
  -------------------------------------------------------------------
                         slack                                  8.517                     

Slack (MET) :             8.554ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.361ns (10.663%)  route 3.025ns (89.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.486ns = ( 16.486 - 10.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.497     7.328    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y94          LUT3 (Prop_lut3_I0_O)        0.053     7.381 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.528     7.909    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X2Y92          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    16.486    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    16.691                     
                         clock uncertainty           -0.035    16.655                     
    SLICE_X2Y92          FDCE (Recov_fdce_C_CLR)     -0.192    16.463    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         16.463                     
                         arrival time                          -7.909                     
  -------------------------------------------------------------------
                         slack                                  8.554                     

Slack (MET) :             8.614ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.361ns (11.060%)  route 2.903ns (88.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.487ns = ( 16.487 - 10.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.613     7.445    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.053     7.498 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=9, routed)           0.290     7.787    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X3Y97          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.599    16.487    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism              0.204    16.692                     
                         clock uncertainty           -0.035    16.656                     
    SLICE_X3Y97          FDCE (Recov_fdce_C_CLR)     -0.255    16.401    static           AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         16.401                     
                         arrival time                          -7.787                     
  -------------------------------------------------------------------
                         slack                                  8.614                     

Slack (MET) :             8.614ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.361ns (11.060%)  route 2.903ns (88.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.487ns = ( 16.487 - 10.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.613     7.445    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.053     7.498 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=9, routed)           0.290     7.787    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X3Y97          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.599    16.487    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204    16.692                     
                         clock uncertainty           -0.035    16.656                     
    SLICE_X3Y97          FDCE (Recov_fdce_C_CLR)     -0.255    16.401    static           AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         16.401                     
                         arrival time                          -7.787                     
  -------------------------------------------------------------------
                         slack                                  8.614                     

Slack (MET) :             8.614ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.361ns (11.060%)  route 2.903ns (88.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.487ns = ( 16.487 - 10.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.613     7.445    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.053     7.498 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=9, routed)           0.290     7.787    static         AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X3Y97          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.197    14.150 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.541    14.691    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    14.888 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.599    16.487    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y97          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    16.692                     
                         clock uncertainty           -0.035    16.656                     
    SLICE_X3Y97          FDCE (Recov_fdce_C_CLR)     -0.255    16.401    static           AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         16.401                     
                         arrival time                          -7.787                     
  -------------------------------------------------------------------
                         slack                                  8.614                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.536ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.258ns (28.761%)  route 0.639ns (71.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE                                         r  static         AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     4.486 f  static         AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           0.410     4.896    static         AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X5Y94          LUT3 (Prop_lut3_I0_O)        0.042     4.938 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.229     5.167    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y93          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.204     6.858                     
    SLICE_X5Y93          FDPE (Remov_fdpe_C_PRE)     -0.155     6.703    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -6.703                     
                         arrival time                           5.167                     
  -------------------------------------------------------------------
                         slack                                 -1.536                     

Slack (VIOLATED) :        -1.447ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.258ns (26.171%)  route 0.728ns (73.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE                                         r  static         AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     4.486 f  static         AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.343     4.830    static         AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.042     4.872 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.384     5.256    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X3Y93          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.204     6.858                     
    SLICE_X3Y93          FDPE (Remov_fdpe_C_PRE)     -0.155     6.703    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -6.703                     
                         arrival time                           5.256                     
  -------------------------------------------------------------------
                         slack                                 -1.447                     

Slack (VIOLATED) :        -1.447ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.258ns (26.171%)  route 0.728ns (73.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE                                         r  static         AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     4.486 f  static         AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.343     4.830    static         AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.042     4.872 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.384     5.256    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X3Y93          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism             -0.204     6.858                     
    SLICE_X3Y93          FDPE (Remov_fdpe_C_PRE)     -0.155     6.703    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -6.703                     
                         arrival time                           5.256                     
  -------------------------------------------------------------------
                         slack                                 -1.447                     

Slack (VIOLATED) :        -1.447ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.258ns (26.171%)  route 0.728ns (73.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE                                         r  static         AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     4.486 f  static         AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.343     4.830    static         AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.042     4.872 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.384     5.256    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X3Y93          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism             -0.204     6.858                     
    SLICE_X3Y93          FDPE (Remov_fdpe_C_PRE)     -0.155     6.703    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -6.703                     
                         arrival time                           5.256                     
  -------------------------------------------------------------------
                         slack                                 -1.447                     

Slack (VIOLATED) :        -1.447ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.258ns (26.171%)  route 0.728ns (73.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE                                         r  static         AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     4.486 f  static         AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.343     4.830    static         AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.042     4.872 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.384     5.256    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X3Y93          FDPE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X3Y93          FDPE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.204     6.858                     
    SLICE_X3Y93          FDPE (Remov_fdpe_C_PRE)     -0.155     6.703    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -6.703                     
                         arrival time                           5.256                     
  -------------------------------------------------------------------
                         slack                                 -1.447                     

Slack (VIOLATED) :        -1.408ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.258ns (24.219%)  route 0.807ns (75.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE                                         r  static         AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.485     4.972    static         AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.042     5.014 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.322     5.336    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X2Y93          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism             -0.204     6.858                     
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.115     6.743    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -6.743                     
                         arrival time                           5.336                     
  -------------------------------------------------------------------
                         slack                                 -1.408                     

Slack (VIOLATED) :        -1.408ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.258ns (24.219%)  route 0.807ns (75.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE                                         r  static         AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.485     4.972    static         AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.042     5.014 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.322     5.336    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X2Y93          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism             -0.204     6.858                     
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.115     6.743    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -6.743                     
                         arrival time                           5.336                     
  -------------------------------------------------------------------
                         slack                                 -1.408                     

Slack (VIOLATED) :        -1.408ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.258ns (24.219%)  route 0.807ns (75.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE                                         r  static         AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.485     4.972    static         AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.042     5.014 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.322     5.336    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X2Y93          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism             -0.204     6.858                     
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.115     6.743    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -6.743                     
                         arrival time                           5.336                     
  -------------------------------------------------------------------
                         slack                                 -1.408                     

Slack (VIOLATED) :        -1.408ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.258ns (24.219%)  route 0.807ns (75.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE                                         r  static         AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.485     4.972    static         AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.042     5.014 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.322     5.336    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X2Y93          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708     7.063    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y93          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.204     6.858                     
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.115     6.743    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -6.743                     
                         arrival time                           5.336                     
  -------------------------------------------------------------------
                         slack                                 -1.408                     

Slack (VIOLATED) :        -1.402ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.258ns (24.106%)  route 0.812ns (75.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.062ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     4.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE                                         r  static         AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  static         AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           0.371     4.858    static         AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X5Y94          LUT3 (Prop_lut3_I1_O)        0.042     4.900 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.441     5.341    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X2Y92          FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.391     4.269    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.246     4.515 r  static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           0.615     5.130    static         AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     5.355 r  static         counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707     7.062    static         AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X2Y92          FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.204     6.857                     
    SLICE_X2Y92          FDCE (Remov_fdce_C_CLR)     -0.115     6.742    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -6.742                     
                         arrival time                           5.341                     
  -------------------------------------------------------------------
                         slack                                 -1.402                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            0  Failing Endpoints,  Worst Slack        4.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.284ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.053ns (4.445%)  route 1.139ns (95.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.253ns = ( 10.253 - 5.000 ) 
    Source Clock Delay      (SCD):    4.855ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     4.586    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.723     5.577    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.053     5.630 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.417     6.047    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.399     9.885    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.042     9.927 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.326    10.253    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.368    10.621                     
                         clock uncertainty           -0.035    10.586                     
    SLICE_X0Y94          LDCE (Recov_ldce_G_CLR)     -0.255    10.331    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         10.331                     
                         arrival time                          -6.047                     
  -------------------------------------------------------------------
                         slack                                  4.284                     

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.053ns (4.067%)  route 1.250ns (95.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns = ( 10.551 - 5.000 ) 
    Source Clock Delay      (SCD):    4.855ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     4.586    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.723     5.577    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.053     5.630 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.528     6.158    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.399     9.885    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.042     9.927 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.624    10.551    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.368    10.919                     
                         clock uncertainty           -0.035    10.883                     
    SLICE_X1Y92          LDCE (Recov_ldce_G_CLR)     -0.255    10.628    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         10.628                     
                         arrival time                          -6.158                     
  -------------------------------------------------------------------
                         slack                                  4.471                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.929ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        1.080ns  (logic 0.042ns (3.888%)  route 1.038ns (96.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.119ns = ( 11.119 - 5.000 ) 
    Source Clock Delay      (SCD):    4.486ns = ( 14.486 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    14.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216    14.486 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.596    15.082    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.042    15.124 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.443    15.566    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     9.586    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.269     9.855 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.477    10.331    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.053    10.384 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.735    11.119    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.368    10.751                     
                         clock uncertainty            0.035    10.786                     
    SLICE_X1Y92          LDCE (Remov_ldce_G_CLR)     -0.149    10.637    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                        -10.637                     
                         arrival time                          15.566                     
  -------------------------------------------------------------------
                         slack                                  4.929                     

Slack (MET) :             5.054ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        0.493ns  (logic 0.028ns (5.677%)  route 0.465ns (94.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 7.729 - 5.000 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 11.865 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664    11.765    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.100    11.865 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.307    12.172    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.028    12.200 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.159    12.358    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.237     7.493    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.035     7.528 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.201     7.729    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.391     7.338                     
                         clock uncertainty            0.035     7.373                     
    SLICE_X0Y94          LDCE (Remov_ldce_G_CLR)     -0.069     7.304    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.304                     
                         arrival time                          12.358                     
  -------------------------------------------------------------------
                         slack                                  5.054                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            0  Failing Endpoints,  Worst Slack        9.307ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.331ns,  Total Violation       -0.508ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.307ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.005ns  (logic 0.053ns (5.272%)  route 0.952ns (94.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.253ns = ( 20.253 - 15.000 ) 
    Source Clock Delay      (SCD):    4.855ns = ( 9.855 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     9.586    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.269     9.855 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.536    10.390    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.053    10.443 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.417    10.860    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r                 
    AA3                                               0.000    15.000 r  static         clk (IN)
                         net (fo=0)                   0.000    15.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    19.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216    19.486 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.399    19.885    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.042    19.927 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.326    20.253    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    20.457                     
                         clock uncertainty           -0.035    20.422                     
    SLICE_X0Y94          LDCE (Recov_ldce_G_CLR)     -0.255    20.167    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         20.167                     
                         arrival time                         -10.860                     
  -------------------------------------------------------------------
                         slack                                  9.307                     

Slack (MET) :             9.494ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.116ns  (logic 0.053ns (4.749%)  route 1.063ns (95.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns = ( 20.551 - 15.000 ) 
    Source Clock Delay      (SCD):    4.855ns = ( 9.855 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     9.586    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.269     9.855 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.536    10.390    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.053    10.443 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.528    10.971    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r                 
    AA3                                               0.000    15.000 r  static         clk (IN)
                         net (fo=0)                   0.000    15.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    19.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216    19.486 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.399    19.885    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.042    19.927 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.624    20.551    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    20.755                     
                         clock uncertainty           -0.035    20.719                     
    SLICE_X1Y92          LDCE (Recov_ldce_G_CLR)     -0.255    20.464    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         20.464                     
                         arrival time                         -10.971                     
  -------------------------------------------------------------------
                         slack                                  9.494                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.331ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.948ns  (logic 0.042ns (4.430%)  route 0.906ns (95.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.119ns = ( 11.119 - 5.000 ) 
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.464     9.950    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.042     9.992 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.443    10.434    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     9.586    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.269     9.855 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.477    10.331    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.053    10.384 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.735    11.119    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.204    10.915                     
    SLICE_X1Y92          LDCE (Remov_ldce_G_CLR)     -0.149    10.766    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                        -10.766                     
                         arrival time                          10.434                     
  -------------------------------------------------------------------
                         slack                                 -0.331                     

Slack (VIOLATED) :        -0.176ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.471ns  (logic 0.028ns (5.942%)  route 0.443ns (94.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 7.729 - 5.000 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 6.865 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664     6.765    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.100     6.865 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.285     7.150    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.028     7.178 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.159     7.336    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.237     7.493    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.035     7.528 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.201     7.729    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     7.582                     
    SLICE_X0Y94          LDCE (Remov_ldce_G_CLR)     -0.069     7.513    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.513                     
                         arrival time                           7.336                     
  -------------------------------------------------------------------
                         slack                                 -0.176                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            0  Failing Endpoints,  Worst Slack        2.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.481ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.361ns (11.968%)  route 2.655ns (88.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.253ns = ( 10.253 - 5.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.239     7.070    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.053     7.123 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.417     7.540    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.399     9.885    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.042     9.927 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.326    10.253    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    10.457                     
                         clock uncertainty           -0.035    10.422                     
    SLICE_X0Y94          LDCE (Recov_ldce_G_CLR)     -0.255    10.167    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         10.167                     
                         arrival time                          -7.540                     
  -------------------------------------------------------------------
                         slack                                  2.627                     

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.361ns (11.543%)  route 2.766ns (88.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns = ( 10.551 - 5.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.239     7.070    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.053     7.123 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.528     7.651    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.399     9.885    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.042     9.927 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.624    10.551    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    10.755                     
                         clock uncertainty           -0.035    10.719                     
    SLICE_X1Y92          LDCE (Recov_ldce_G_CLR)     -0.255    10.464    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         10.464                     
                         arrival time                          -7.651                     
  -------------------------------------------------------------------
                         slack                                  2.814                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.481ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        1.475ns  (logic 0.146ns (9.896%)  route 1.329ns (90.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 7.907 - 5.000 ) 
    Source Clock Delay      (SCD):    1.731ns = ( 11.731 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.630    11.731    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.118    11.849 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.114    12.963    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.028    12.991 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.216    13.207    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.237     7.493    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.035     7.528 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.379     7.907    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     7.760                     
                         clock uncertainty            0.035     7.795                     
    SLICE_X1Y92          LDCE (Remov_ldce_G_CLR)     -0.069     7.726    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.726                     
                         arrival time                          13.207                     
  -------------------------------------------------------------------
                         slack                                  5.481                     

Slack (MET) :             5.601ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        1.418ns  (logic 0.146ns (10.293%)  route 1.272ns (89.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 7.729 - 5.000 ) 
    Source Clock Delay      (SCD):    1.731ns = ( 11.731 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.630    11.731    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.118    11.849 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.114    12.963    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.028    12.991 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.159    13.150    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.237     7.493    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.035     7.528 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.201     7.729    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     7.582                     
                         clock uncertainty            0.035     7.617                     
    SLICE_X0Y94          LDCE (Remov_ldce_G_CLR)     -0.069     7.548    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.548                     
                         arrival time                          13.150                     
  -------------------------------------------------------------------
                         slack                                  5.601                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            0  Failing Endpoints,  Worst Slack        4.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.158ns (14.189%)  route 0.956ns (85.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 10.383 - 5.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     4.586    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.246     4.832 r  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.679     5.511    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X3Y95          LUT3 (Prop_lut3_I1_O)        0.158     5.669 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.276     5.945    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.197     9.467 f  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.558    10.026    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.126    10.152 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.231    10.383    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.364    10.747                     
                         clock uncertainty           -0.035    10.712                     
    SLICE_X3Y94          LDCE (Recov_ldce_G_CLR)     -0.255    10.457    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         10.457                     
                         arrival time                          -5.945                     
  -------------------------------------------------------------------
                         slack                                  4.512                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.922ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@10.000ns)
  Data Path Delay:        0.461ns  (logic 0.066ns (14.332%)  route 0.395ns (85.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 7.817 - 5.000 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 11.856 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664    11.765    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.091    11.856 r  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.289    12.146    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X3Y95          LUT3 (Prop_lut3_I1_O)        0.066    12.212 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.105    12.317    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.113     7.246 f  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.349     7.595    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.082     7.677 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.140     7.817    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.389     7.428                     
                         clock uncertainty            0.035     7.463                     
    SLICE_X3Y94          LDCE (Remov_ldce_G_CLR)     -0.069     7.394    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.394                     
                         arrival time                          12.317                     
  -------------------------------------------------------------------
                         slack                                  4.922                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            0  Failing Endpoints,  Worst Slack        9.649ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.434ns,  Total Violation       -0.434ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.649ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.794ns  (logic 0.053ns (6.679%)  route 0.741ns (93.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 20.383 - 15.000 ) 
    Source Clock Delay      (SCD):    4.855ns = ( 9.855 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     9.586    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.269     9.855 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.465    10.319    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y95          LUT3 (Prop_lut3_I2_O)        0.053    10.372 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.276    10.648    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                     15.000    15.000 r                 
    AA3                                               0.000    15.000 r  static         clk (IN)
                         net (fo=0)                   0.000    15.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    19.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.197    19.467 f  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.558    20.026    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.126    20.152 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.231    20.383    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    20.587                     
                         clock uncertainty           -0.035    20.552                     
    SLICE_X3Y94          LDCE (Recov_ldce_G_CLR)     -0.255    20.297    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.297                     
                         arrival time                         -10.648                     
  -------------------------------------------------------------------
                         slack                                  9.649                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.434ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.661ns  (logic 0.042ns (6.358%)  route 0.619ns (93.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.934ns = ( 10.934 - 5.000 ) 
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.388     9.874    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y95          LUT3 (Prop_lut3_I2_O)        0.042     9.916 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.231    10.147    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     9.586    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.246     9.832 f  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.678    10.510    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.158    10.668 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.266    10.934    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.204    10.730                     
    SLICE_X3Y94          LDCE (Remov_ldce_G_CLR)     -0.149    10.581    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                        -10.581                     
                         arrival time                          10.147                     
  -------------------------------------------------------------------
                         slack                                 -0.434                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            0  Failing Endpoints,  Worst Slack        2.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.471ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.361ns (12.604%)  route 2.503ns (87.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 10.383 - 5.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.227     7.059    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.053     7.112 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.276     7.388    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.197     9.467 f  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.558    10.026    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.126    10.152 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.231    10.383    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    10.587                     
                         clock uncertainty           -0.035    10.552                     
    SLICE_X3Y94          LDCE (Recov_ldce_G_CLR)     -0.255    10.297    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         10.297                     
                         arrival time                          -7.388                     
  -------------------------------------------------------------------
                         slack                                  2.909                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.471ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        1.376ns  (logic 0.146ns (10.609%)  route 1.230ns (89.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 7.817 - 5.000 ) 
    Source Clock Delay      (SCD):    1.731ns = ( 11.731 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.630    11.731    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.118    11.849 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.125    12.974    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.028    13.002 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.105    13.107    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.113     7.246 f  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.349     7.595    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.082     7.677 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.140     7.817    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.670                     
                         clock uncertainty            0.035     7.705                     
    SLICE_X3Y94          LDCE (Remov_ldce_G_CLR)     -0.069     7.636    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.636                     
                         arrival time                          13.107                     
  -------------------------------------------------------------------
                         slack                                  5.471                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        4.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.521ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.053ns (4.445%)  route 1.139ns (95.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 10.463 - 5.000 ) 
    Source Clock Delay      (SCD):    4.855ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     4.586    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.723     5.577    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.053     5.630 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.417     6.047    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.609    10.095    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.042    10.137 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.326    10.463    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    10.667                     
                         clock uncertainty           -0.035    10.632                     
    SLICE_X0Y94          LDCE (Recov_ldce_G_CLR)     -0.255    10.377    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         10.377                     
                         arrival time                          -6.047                     
  -------------------------------------------------------------------
                         slack                                  4.330                     

Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.053ns (4.067%)  route 1.250ns (95.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 10.761 - 5.000 ) 
    Source Clock Delay      (SCD):    4.855ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     4.586    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.723     5.577    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.053     5.630 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.528     6.158    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.609    10.095    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.042    10.137 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.624    10.761    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    10.965                     
                         clock uncertainty           -0.035    10.929                     
    SLICE_X1Y92          LDCE (Recov_ldce_G_CLR)     -0.255    10.674    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         10.674                     
                         arrival time                          -6.158                     
  -------------------------------------------------------------------
                         slack                                  4.517                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.521ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        0.550ns  (logic 0.028ns (5.090%)  route 0.522ns (94.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 8.075 - 5.000 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 11.865 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664    11.765    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.100    11.865 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.307    12.172    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.028    12.200 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.216    12.415    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.405     7.661    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.035     7.696 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.379     8.075    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     7.928                     
                         clock uncertainty            0.035     7.963                     
    SLICE_X1Y92          LDCE (Remov_ldce_G_CLR)     -0.069     7.894    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.894                     
                         arrival time                          12.415                     
  -------------------------------------------------------------------
                         slack                                  4.521                     

Slack (MET) :             4.642ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        0.493ns  (logic 0.028ns (5.677%)  route 0.465ns (94.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 7.897 - 5.000 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 11.865 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664    11.765    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.100    11.865 r  static         AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.307    12.172    static         AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.028    12.200 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.159    12.358    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.405     7.661    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.035     7.696 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.201     7.897    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     7.750                     
                         clock uncertainty            0.035     7.785                     
    SLICE_X0Y94          LDCE (Remov_ldce_G_CLR)     -0.069     7.716    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.716                     
                         arrival time                          12.358                     
  -------------------------------------------------------------------
                         slack                                  4.642                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.748ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.230ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.158ns (14.189%)  route 0.956ns (85.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns = ( 10.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     4.586    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.246     4.832 r  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.679     5.511    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X3Y95          LUT3 (Prop_lut3_I1_O)        0.158     5.669 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.276     5.945    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.502     9.988    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y95          LUT3 (Prop_lut3_I1_O)        0.042    10.030 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.231    10.261    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    10.465                     
                         clock uncertainty           -0.035    10.430                     
    SLICE_X3Y94          LDCE (Recov_ldce_G_CLR)     -0.255    10.175    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         10.175                     
                         arrival time                          -5.945                     
  -------------------------------------------------------------------
                         slack                                  4.230                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.748ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@10.000ns)
  Data Path Delay:        0.461ns  (logic 0.066ns (14.332%)  route 0.395ns (85.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 7.749 - 5.000 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 11.856 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                     10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664    11.765    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.091    11.856 r  static         AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.289    12.146    static         AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X3Y95          LUT3 (Prop_lut3_I1_O)        0.066    12.212 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.105    12.317    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.318     7.574    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y95          LUT3 (Prop_lut3_I1_O)        0.035     7.609 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.140     7.749    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.602                     
                         clock uncertainty            0.035     7.637                     
    SLICE_X3Y94          LDCE (Remov_ldce_G_CLR)     -0.069     7.568    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.568                     
                         arrival time                          12.317                     
  -------------------------------------------------------------------
                         slack                                  4.748                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        9.441ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -0.444ns,  Total Violation       -1.047ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.299ns  (logic 0.053ns (4.080%)  route 1.246ns (95.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.516ns = ( 20.516 - 15.000 ) 
    Source Clock Delay      (SCD):    4.855ns = ( 9.855 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     9.586    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.269     9.855 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.822    10.676    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y94          LUT3 (Prop_lut3_I2_O)        0.053    10.729 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.424    11.153    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r                 
    AA3                                               0.000    15.000 r  static         clk (IN)
                         net (fo=0)                   0.000    15.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    19.270    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216    19.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.559    20.045    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y94          LUT3 (Prop_lut3_I1_O)        0.042    20.087 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.429    20.516    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.368    20.884                     
                         clock uncertainty           -0.035    20.849                     
    SLICE_X5Y92          LDCE (Recov_ldce_G_CLR)     -0.255    20.594    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         20.594                     
                         arrival time                         -11.153                     
  -------------------------------------------------------------------
                         slack                                  9.441                     

Slack (MET) :             9.681ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.005ns  (logic 0.053ns (5.272%)  route 0.952ns (94.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 20.463 - 15.000 ) 
    Source Clock Delay      (SCD):    4.855ns = ( 9.855 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     9.586    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.269     9.855 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.536    10.390    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.053    10.443 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.417    10.860    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r                 
    AA3                                               0.000    15.000 r  static         clk (IN)
                         net (fo=0)                   0.000    15.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    19.270    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216    19.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.609    20.095    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.042    20.137 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.326    20.463    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.368    20.831                     
                         clock uncertainty           -0.035    20.796                     
    SLICE_X0Y94          LDCE (Recov_ldce_G_CLR)     -0.255    20.541    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         20.541                     
                         arrival time                         -10.860                     
  -------------------------------------------------------------------
                         slack                                  9.681                     

Slack (MET) :             9.691ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.794ns  (logic 0.053ns (6.679%)  route 0.741ns (93.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns = ( 20.261 - 15.000 ) 
    Source Clock Delay      (SCD):    4.855ns = ( 9.855 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     9.586    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.269     9.855 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.465    10.319    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y95          LUT3 (Prop_lut3_I2_O)        0.053    10.372 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.276    10.648    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r                 
    AA3                                               0.000    15.000 r  static         clk (IN)
                         net (fo=0)                   0.000    15.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    19.270    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216    19.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.502    19.988    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y95          LUT3 (Prop_lut3_I1_O)        0.042    20.030 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.231    20.261    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.368    20.629                     
                         clock uncertainty           -0.035    20.594                     
    SLICE_X3Y94          LDCE (Recov_ldce_G_CLR)     -0.255    20.339    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.339                     
                         arrival time                         -10.648                     
  -------------------------------------------------------------------
                         slack                                  9.691                     

Slack (MET) :             9.711ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.981ns  (logic 0.053ns (5.401%)  route 0.928ns (94.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 20.469 - 15.000 ) 
    Source Clock Delay      (SCD):    4.855ns = ( 9.855 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     9.586    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.269     9.855 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.543    10.397    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.053    10.450 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.386    10.836    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X1Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r                 
    AA3                                               0.000    15.000 r  static         clk (IN)
                         net (fo=0)                   0.000    15.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    19.270    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216    19.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.712    20.198    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y94          LUT3 (Prop_lut3_I1_O)        0.042    20.240 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.229    20.469    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.368    20.837                     
                         clock uncertainty           -0.035    20.802                     
    SLICE_X1Y94          LDCE (Recov_ldce_G_CLR)     -0.255    20.547    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.547                     
                         arrival time                         -10.836                     
  -------------------------------------------------------------------
                         slack                                  9.711                     

Slack (MET) :             9.868ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.116ns  (logic 0.053ns (4.749%)  route 1.063ns (95.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 20.761 - 15.000 ) 
    Source Clock Delay      (SCD):    4.855ns = ( 9.855 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     9.586    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.269     9.855 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.536    10.390    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.053    10.443 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.528    10.971    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r                 
    AA3                                               0.000    15.000 r  static         clk (IN)
                         net (fo=0)                   0.000    15.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597    19.270    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216    19.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.609    20.095    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.042    20.137 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.624    20.761    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.368    21.129                     
                         clock uncertainty           -0.035    21.093                     
    SLICE_X1Y92          LDCE (Recov_ldce_G_CLR)     -0.255    20.838    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         20.838                     
                         arrival time                         -10.971                     
  -------------------------------------------------------------------
                         slack                                  9.868                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.444ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.948ns  (logic 0.042ns (4.430%)  route 0.906ns (95.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.360ns = ( 11.360 - 5.000 ) 
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.464     9.950    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.042     9.992 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.443    10.434    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     9.586    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.269     9.855 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.718    10.572    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.053    10.625 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.735    11.360    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.368    10.992                     
                         clock uncertainty            0.035    11.027                     
    SLICE_X1Y92          LDCE (Remov_ldce_G_CLR)     -0.149    10.878    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                        -10.878                     
                         arrival time                          10.434                     
  -------------------------------------------------------------------
                         slack                                 -0.444                     

Slack (VIOLATED) :        -0.224ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.825ns  (logic 0.042ns (5.089%)  route 0.783ns (94.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.017ns = ( 11.017 - 5.000 ) 
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.465     9.951    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.042     9.993 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.319    10.312    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X1Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     9.586    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.269     9.855 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.846    10.700    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y94          LUT3 (Prop_lut3_I1_O)        0.053    10.753 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.264    11.017    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.368    10.649                     
                         clock uncertainty            0.035    10.684                     
    SLICE_X1Y94          LDCE (Remov_ldce_G_CLR)     -0.149    10.535    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                        -10.535                     
                         arrival time                          10.312                     
  -------------------------------------------------------------------
                         slack                                 -0.224                     

Slack (VIOLATED) :        -0.182ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.854ns  (logic 0.042ns (4.917%)  route 0.812ns (95.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.004ns = ( 11.004 - 5.000 ) 
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.464     9.950    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.042     9.992 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.349    10.340    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     9.586    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.269     9.855 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.718    10.572    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.053    10.625 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.379    11.004    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.368    10.636                     
                         clock uncertainty            0.035    10.671                     
    SLICE_X0Y94          LDCE (Remov_ldce_G_CLR)     -0.149    10.522    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                        -10.522                     
                         arrival time                          10.340                     
  -------------------------------------------------------------------
                         slack                                 -0.182                     

Slack (VIOLATED) :        -0.152ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.661ns  (logic 0.042ns (6.358%)  route 0.619ns (93.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 10.780 - 5.000 ) 
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.388     9.874    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y95          LUT3 (Prop_lut3_I2_O)        0.042     9.916 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.231    10.147    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.708     9.586    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.269     9.855 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.607    10.461    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y95          LUT3 (Prop_lut3_I1_O)        0.053    10.514 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.266    10.780    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.368    10.412                     
                         clock uncertainty            0.035    10.447                     
    SLICE_X3Y94          LDCE (Remov_ldce_G_CLR)     -0.149    10.298    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                        -10.298                     
                         arrival time                          10.147                     
  -------------------------------------------------------------------
                         slack                                 -0.152                     

Slack (VIOLATED) :        -0.046ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.593ns  (logic 0.028ns (4.722%)  route 0.565ns (95.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.929ns = ( 7.929 - 5.000 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 6.865 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664     6.765    static         AD9783_inst1/clk_in
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.100     6.865 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.404     7.269    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y94          LUT3 (Prop_lut3_I2_O)        0.028     7.297 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.161     7.458    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.387     7.643    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y94          LUT3 (Prop_lut3_I1_O)        0.035     7.678 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.251     7.929    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.391     7.538                     
                         clock uncertainty            0.035     7.574                     
    SLICE_X5Y92          LDCE (Remov_ldce_G_CLR)     -0.069     7.505    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.505                     
                         arrival time                           7.458                     
  -------------------------------------------------------------------
                         slack                                 -0.046                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        2.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.361ns (11.000%)  route 2.921ns (89.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.516ns = ( 10.516 - 5.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.497     7.328    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y94          LUT3 (Prop_lut3_I0_O)        0.053     7.381 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.424     7.805    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.559    10.045    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y94          LUT3 (Prop_lut3_I1_O)        0.042    10.087 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.429    10.516    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    10.720                     
                         clock uncertainty           -0.035    10.685                     
    SLICE_X5Y92          LDCE (Recov_ldce_G_CLR)     -0.255    10.430    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         10.430                     
                         arrival time                          -7.805                     
  -------------------------------------------------------------------
                         slack                                  2.625                     

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.361ns (12.604%)  route 2.503ns (87.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns = ( 10.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.227     7.059    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.053     7.112 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.276     7.388    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.502     9.988    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y95          LUT3 (Prop_lut3_I1_O)        0.042    10.030 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.231    10.261    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    10.465                     
                         clock uncertainty           -0.035    10.430                     
    SLICE_X3Y94          LDCE (Recov_ldce_G_CLR)     -0.255    10.175    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         10.175                     
                         arrival time                          -7.388                     
  -------------------------------------------------------------------
                         slack                                  2.787                     

Slack (MET) :             2.837ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.361ns (11.968%)  route 2.655ns (88.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 10.463 - 5.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.239     7.070    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.053     7.123 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.417     7.540    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.609    10.095    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.042    10.137 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.326    10.463    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    10.667                     
                         clock uncertainty           -0.035    10.632                     
    SLICE_X0Y94          LDCE (Recov_ldce_G_CLR)     -0.255    10.377    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         10.377                     
                         arrival time                          -7.540                     
  -------------------------------------------------------------------
                         slack                                  2.837                     

Slack (MET) :             2.861ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.361ns (12.039%)  route 2.638ns (87.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 10.469 - 5.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.252     7.083    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.053     7.136 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.386     7.522    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X1Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.712    10.198    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y94          LUT3 (Prop_lut3_I1_O)        0.042    10.240 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.229    10.469    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    10.673                     
                         clock uncertainty           -0.035    10.638                     
    SLICE_X1Y94          LDCE (Recov_ldce_G_CLR)     -0.255    10.383    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         10.383                     
                         arrival time                          -7.522                     
  -------------------------------------------------------------------
                         slack                                  2.861                     

Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.361ns (11.543%)  route 2.766ns (88.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 10.761 - 5.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.239     7.070    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.053     7.123 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.528     7.651    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.609    10.095    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.042    10.137 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.624    10.761    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    10.965                     
                         clock uncertainty           -0.035    10.929                     
    SLICE_X1Y92          LDCE (Recov_ldce_G_CLR)     -0.255    10.674    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         10.674                     
                         arrival time                          -7.651                     
  -------------------------------------------------------------------
                         slack                                  3.024                     

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.308ns (11.665%)  route 2.332ns (88.335%))
  Logic Levels:           0  
  Clock Path Skew:        1.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns = ( 10.433 - 5.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         2.332     7.164    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y96          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.597     9.270    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.216     9.486 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.524    10.010    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y96          LUT2 (Prop_lut2_I0_O)        0.042    10.052 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.381    10.433    static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y96          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.204    10.637                     
                         clock uncertainty           -0.035    10.602                     
    SLICE_X2Y96          LDCE (Recov_ldce_G_CLR)     -0.192    10.410    static           AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         10.410                     
                         arrival time                          -7.164                     
  -------------------------------------------------------------------
                         slack                                  3.246                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.496ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        0.480ns  (logic 0.128ns (26.691%)  route 0.352ns (73.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.929ns = ( 7.929 - 5.000 ) 
    Source Clock Delay      (SCD):    1.765ns = ( 11.765 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664    11.765    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE                                         r  static         AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.100    11.865 r  static         AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           0.190    12.056    static         AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X5Y94          LUT3 (Prop_lut3_I1_O)        0.028    12.084 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.161    12.245    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.387     7.643    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y94          LUT3 (Prop_lut3_I1_O)        0.035     7.678 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.251     7.929    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.782                     
                         clock uncertainty            0.035     7.818                     
    SLICE_X5Y92          LDCE (Remov_ldce_G_CLR)     -0.069     7.749    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.749                     
                         arrival time                          12.245                     
  -------------------------------------------------------------------
                         slack                                  4.496                     

Slack (MET) :             4.566ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.184%)  route 0.401ns (75.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 7.909 - 5.000 ) 
    Source Clock Delay      (SCD):    1.765ns = ( 11.765 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.664    11.765    static         AD9783_inst1/clk_in
    SLICE_X5Y94          FDRE                                         r  static         AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.100    11.865 r  static         AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.252    12.118    static         AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.028    12.146 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.149    12.295    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X1Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.479     7.735    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y94          LUT3 (Prop_lut3_I1_O)        0.035     7.770 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.139     7.909    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.762                     
                         clock uncertainty            0.035     7.797                     
    SLICE_X1Y94          LDCE (Remov_ldce_G_CLR)     -0.069     7.728    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.728                     
                         arrival time                          12.295                     
  -------------------------------------------------------------------
                         slack                                  4.566                     

Slack (MET) :             5.313ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        1.475ns  (logic 0.146ns (9.896%)  route 1.329ns (90.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 8.075 - 5.000 ) 
    Source Clock Delay      (SCD):    1.731ns = ( 11.731 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.630    11.731    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.118    11.849 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.114    12.963    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.028    12.991 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.216    13.207    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.405     7.661    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.035     7.696 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.379     8.075    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y92          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     7.928                     
                         clock uncertainty            0.035     7.963                     
    SLICE_X1Y92          LDCE (Remov_ldce_G_CLR)     -0.069     7.894    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.894                     
                         arrival time                          13.207                     
  -------------------------------------------------------------------
                         slack                                  5.313                     

Slack (MET) :             5.334ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        1.290ns  (logic 0.118ns (9.145%)  route 1.172ns (90.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 7.849 - 5.000 ) 
    Source Clock Delay      (SCD):    1.731ns = ( 11.731 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.630    11.731    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.118    11.849 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.172    13.022    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y96          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.347     7.603    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y96          LUT2 (Prop_lut2_I0_O)        0.035     7.638 f  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.211     7.849    static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y96          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.147     7.702                     
                         clock uncertainty            0.035     7.737                     
    SLICE_X2Y96          LDCE (Remov_ldce_G_CLR)     -0.050     7.687    static           AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -7.687                     
                         arrival time                          13.022                     
  -------------------------------------------------------------------
                         slack                                  5.334                     

Slack (MET) :             5.433ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        1.418ns  (logic 0.146ns (10.293%)  route 1.272ns (89.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 7.897 - 5.000 ) 
    Source Clock Delay      (SCD):    1.731ns = ( 11.731 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.630    11.731    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.118    11.849 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.114    12.963    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.028    12.991 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.159    13.150    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.405     7.661    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.035     7.696 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.201     7.897    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     7.750                     
                         clock uncertainty            0.035     7.785                     
    SLICE_X0Y94          LDCE (Remov_ldce_G_CLR)     -0.069     7.716    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.716                     
                         arrival time                          13.150                     
  -------------------------------------------------------------------
                         slack                                  5.433                     

Slack (MET) :             5.539ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        1.376ns  (logic 0.146ns (10.609%)  route 1.230ns (89.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 7.749 - 5.000 ) 
    Source Clock Delay      (SCD):    1.731ns = ( 11.731 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.630    11.731    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.118    11.849 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.125    12.974    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.028    13.002 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.105    13.107    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r                 
    AA3                                               0.000     5.000 r  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.884     7.133    static         AD9783_inst1/clk_in
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.124     7.257 f  static         AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.318     7.574    static         AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y95          LUT3 (Prop_lut3_I1_O)        0.035     7.609 f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.140     7.749    static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X3Y94          LDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.602                     
                         clock uncertainty            0.035     7.637                     
    SLICE_X3Y94          LDCE (Remov_ldce_G_CLR)     -0.069     7.568    static           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.568                     
                         arrival time                          13.107                     
  -------------------------------------------------------------------
                         slack                                  5.539                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.594ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 0.308ns (4.555%)  route 6.454ns (95.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         6.454    11.285    static         ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X56Y146        FDCE                                         f  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.278    13.951    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X56Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism              0.214    14.166                     
                         clock uncertainty           -0.035    14.130                     
    SLICE_X56Y146        FDCE (Recov_fdce_C_CLR)     -0.255    13.875    static           ADC1/LTC2195_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.875                     
                         arrival time                         -11.285                     
  -------------------------------------------------------------------
                         slack                                  2.590                     

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 0.308ns (4.555%)  route 6.454ns (95.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         6.454    11.285    static         ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X56Y146        FDCE                                         f  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.278    13.951    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X56Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism              0.214    14.166                     
                         clock uncertainty           -0.035    14.130                     
    SLICE_X56Y146        FDCE (Recov_fdce_C_CLR)     -0.255    13.875    static           ADC1/LTC2195_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.875                     
                         arrival time                         -11.285                     
  -------------------------------------------------------------------
                         slack                                  2.590                     

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 0.308ns (4.555%)  route 6.454ns (95.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         6.454    11.285    static         ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X56Y146        FDCE                                         f  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.278    13.951    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X56Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism              0.214    14.166                     
                         clock uncertainty           -0.035    14.130                     
    SLICE_X56Y146        FDCE (Recov_fdce_C_CLR)     -0.255    13.875    static           ADC1/LTC2195_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.875                     
                         arrival time                         -11.285                     
  -------------------------------------------------------------------
                         slack                                  2.590                     

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 0.308ns (4.555%)  route 6.454ns (95.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         6.454    11.285    static         ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X56Y146        FDCE                                         f  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.278    13.951    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X56Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism              0.214    14.166                     
                         clock uncertainty           -0.035    14.130                     
    SLICE_X56Y146        FDCE (Recov_fdce_C_CLR)     -0.255    13.875    static           ADC1/LTC2195_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.875                     
                         arrival time                         -11.285                     
  -------------------------------------------------------------------
                         slack                                  2.590                     

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/spi_clk_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 0.308ns (4.555%)  route 6.454ns (95.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         6.454    11.285    static         ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X56Y146        FDCE                                         f  static         ADC1/LTC2195_SPI_inst/spi_clk_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.278    13.951    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X56Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/spi_clk_reg/C
                         clock pessimism              0.214    14.166                     
                         clock uncertainty           -0.035    14.130                     
    SLICE_X56Y146        FDCE (Recov_fdce_C_CLR)     -0.255    13.875    static           ADC1/LTC2195_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         13.875                     
                         arrival time                         -11.285                     
  -------------------------------------------------------------------
                         slack                                  2.590                     

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.759ns  (logic 0.308ns (4.557%)  route 6.451ns (95.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         6.451    11.283    static         ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X57Y146        FDCE                                         f  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.278    13.951    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X57Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism              0.214    14.166                     
                         clock uncertainty           -0.035    14.130                     
    SLICE_X57Y146        FDCE (Recov_fdce_C_CLR)     -0.255    13.875    static           ADC1/LTC2195_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.875                     
                         arrival time                         -11.283                     
  -------------------------------------------------------------------
                         slack                                  2.592                     

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.759ns  (logic 0.308ns (4.557%)  route 6.451ns (95.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         6.451    11.283    static         ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X57Y146        FDCE                                         f  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.278    13.951    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X57Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism              0.214    14.166                     
                         clock uncertainty           -0.035    14.130                     
    SLICE_X57Y146        FDCE (Recov_fdce_C_CLR)     -0.255    13.875    static           ADC1/LTC2195_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.875                     
                         arrival time                         -11.283                     
  -------------------------------------------------------------------
                         slack                                  2.592                     

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.759ns  (logic 0.308ns (4.557%)  route 6.451ns (95.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         6.451    11.283    static         ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X57Y146        FDCE                                         f  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.278    13.951    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X57Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism              0.214    14.166                     
                         clock uncertainty           -0.035    14.130                     
    SLICE_X57Y146        FDCE (Recov_fdce_C_CLR)     -0.255    13.875    static           ADC1/LTC2195_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.875                     
                         arrival time                         -11.283                     
  -------------------------------------------------------------------
                         slack                                  2.592                     

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.759ns  (logic 0.308ns (4.557%)  route 6.451ns (95.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         6.451    11.283    static         ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X57Y146        FDCE                                         f  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.278    13.951    static         ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X57Y146        FDCE                                         r  static         ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism              0.214    14.166                     
                         clock uncertainty           -0.035    14.130                     
    SLICE_X57Y146        FDCE (Recov_fdce_C_CLR)     -0.255    13.875    static           ADC1/LTC2195_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.875                     
                         arrival time                         -11.283                     
  -------------------------------------------------------------------
                         slack                                  2.592                     

Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 0.308ns (4.703%)  route 6.241ns (95.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 13.953 - 10.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.646     4.524    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.308     4.832 f  static         rst_in_reg/Q
                         net (fo=135, routed)         6.241    11.072    static         AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X55Y146        FDCE                                         f  static         AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       10.000    10.000 r                 
    AA3                                               0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.280    13.953    static         AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X55Y146        FDCE                                         r  static         AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism              0.214    14.168                     
                         clock uncertainty           -0.035    14.132                     
    SLICE_X55Y146        FDCE (Recov_fdce_C_CLR)     -0.255    13.877    static           AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.877                     
                         arrival time                         -11.072                     
  -------------------------------------------------------------------
                         slack                                  2.805                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[1]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.118ns (14.130%)  route 0.717ns (85.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.630     1.731    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.118     1.849 f  static         rst_in_reg/Q
                         net (fo=135, routed)         0.717     2.566    static         ADC1/rst_in
    SLICE_X6Y36          FDPE                                         f  static         ADC1/counter_f_reg[1]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.951     2.200    static         ADC1/clk_in
    SLICE_X6Y36          FDPE                                         r  static         ADC1/counter_f_reg[1]/C
                         clock pessimism             -0.175     2.024                     
    SLICE_X6Y36          FDPE (Remov_fdpe_C_PRE)     -0.052     1.972    static           ADC1/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.972                     
                         arrival time                           2.566                     
  -------------------------------------------------------------------
                         slack                                  0.594                     

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[2]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.118ns (14.130%)  route 0.717ns (85.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.630     1.731    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.118     1.849 f  static         rst_in_reg/Q
                         net (fo=135, routed)         0.717     2.566    static         ADC1/rst_in
    SLICE_X6Y36          FDPE                                         f  static         ADC1/counter_f_reg[2]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.951     2.200    static         ADC1/clk_in
    SLICE_X6Y36          FDPE                                         r  static         ADC1/counter_f_reg[2]/C
                         clock pessimism             -0.175     2.024                     
    SLICE_X6Y36          FDPE (Remov_fdpe_C_PRE)     -0.052     1.972    static           ADC1/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.972                     
                         arrival time                           2.566                     
  -------------------------------------------------------------------
                         slack                                  0.594                     

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[6]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.118ns (14.130%)  route 0.717ns (85.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.630     1.731    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.118     1.849 f  static         rst_in_reg/Q
                         net (fo=135, routed)         0.717     2.566    static         ADC1/rst_in
    SLICE_X6Y36          FDPE                                         f  static         ADC1/counter_f_reg[6]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.951     2.200    static         ADC1/clk_in
    SLICE_X6Y36          FDPE                                         r  static         ADC1/counter_f_reg[6]/C
                         clock pessimism             -0.175     2.024                     
    SLICE_X6Y36          FDPE (Remov_fdpe_C_PRE)     -0.052     1.972    static           ADC1/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.972                     
                         arrival time                           2.566                     
  -------------------------------------------------------------------
                         slack                                  0.594                     

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[7]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.118ns (14.130%)  route 0.717ns (85.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.630     1.731    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.118     1.849 f  static         rst_in_reg/Q
                         net (fo=135, routed)         0.717     2.566    static         ADC1/rst_in
    SLICE_X6Y36          FDPE                                         f  static         ADC1/counter_f_reg[7]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.951     2.200    static         ADC1/clk_in
    SLICE_X6Y36          FDPE                                         r  static         ADC1/counter_f_reg[7]/C
                         clock pessimism             -0.175     2.024                     
    SLICE_X6Y36          FDPE (Remov_fdpe_C_PRE)     -0.052     1.972    static           ADC1/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.972                     
                         arrival time                           2.566                     
  -------------------------------------------------------------------
                         slack                                  0.594                     

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.118ns (13.449%)  route 0.759ns (86.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.630     1.731    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.118     1.849 f  static         rst_in_reg/Q
                         net (fo=135, routed)         0.759     2.609    static         ADC1/rst_in
    SLICE_X6Y35          FDCE                                         f  static         ADC1/FSM_onehot_state_f_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.951     2.200    static         ADC1/clk_in
    SLICE_X6Y35          FDCE                                         r  static         ADC1/FSM_onehot_state_f_reg[1]/C
                         clock pessimism             -0.175     2.024                     
    SLICE_X6Y35          FDCE (Remov_fdce_C_CLR)     -0.050     1.974    static           ADC1/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.974                     
                         arrival time                           2.609                     
  -------------------------------------------------------------------
                         slack                                  0.634                     

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.118ns (13.449%)  route 0.759ns (86.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.630     1.731    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.118     1.849 f  static         rst_in_reg/Q
                         net (fo=135, routed)         0.759     2.609    static         ADC1/rst_in
    SLICE_X6Y35          FDPE                                         f  static         ADC1/FSM_onehot_state_f_reg[0]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.951     2.200    static         ADC1/clk_in
    SLICE_X6Y35          FDPE                                         r  static         ADC1/FSM_onehot_state_f_reg[0]/C
                         clock pessimism             -0.175     2.024                     
    SLICE_X6Y35          FDPE (Remov_fdpe_C_PRE)     -0.052     1.972    static           ADC1/FSM_onehot_state_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.972                     
                         arrival time                           2.609                     
  -------------------------------------------------------------------
                         slack                                  0.636                     

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.118ns (13.319%)  route 0.768ns (86.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.630     1.731    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.118     1.849 f  static         rst_in_reg/Q
                         net (fo=135, routed)         0.768     2.617    static         ADC1/rst_in
    SLICE_X6Y34          FDCE                                         f  static         ADC1/FSM_onehot_state_f_reg[10]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.950     2.199    static         ADC1/clk_in
    SLICE_X6Y34          FDCE                                         r  static         ADC1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.175     2.023                     
    SLICE_X6Y34          FDCE (Remov_fdce_C_CLR)     -0.050     1.973    static           ADC1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.973                     
                         arrival time                           2.617                     
  -------------------------------------------------------------------
                         slack                                  0.644                     

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_trigger_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.118ns (13.319%)  route 0.768ns (86.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.630     1.731    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.118     1.849 f  static         rst_in_reg/Q
                         net (fo=135, routed)         0.768     2.617    static         ADC1/rst_in
    SLICE_X6Y34          FDCE                                         f  static         ADC1/spi_trigger_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.950     2.199    static         ADC1/clk_in
    SLICE_X6Y34          FDCE                                         r  static         ADC1/spi_trigger_reg/C
                         clock pessimism             -0.175     2.023                     
    SLICE_X6Y34          FDCE (Remov_fdce_C_CLR)     -0.050     1.973    static           ADC1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.973                     
                         arrival time                           2.617                     
  -------------------------------------------------------------------
                         slack                                  0.644                     

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.118ns (13.449%)  route 0.759ns (86.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.630     1.731    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.118     1.849 f  static         rst_in_reg/Q
                         net (fo=135, routed)         0.759     2.609    static         ADC1/rst_in
    SLICE_X7Y35          FDPE                                         f  static         ADC1/counter_f_reg[0]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.951     2.200    static         ADC1/clk_in
    SLICE_X7Y35          FDPE                                         r  static         ADC1/counter_f_reg[0]/C
                         clock pessimism             -0.175     2.024                     
    SLICE_X7Y35          FDPE (Remov_fdpe_C_PRE)     -0.072     1.952    static           ADC1/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.952                     
                         arrival time                           2.609                     
  -------------------------------------------------------------------
                         slack                                  0.656                     

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[3]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.118ns (13.449%)  route 0.759ns (86.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.630     1.731    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.118     1.849 f  static         rst_in_reg/Q
                         net (fo=135, routed)         0.759     2.609    static         ADC1/rst_in
    SLICE_X7Y35          FDPE                                         f  static         ADC1/counter_f_reg[3]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.951     2.200    static         ADC1/clk_in
    SLICE_X7Y35          FDPE                                         r  static         ADC1/counter_f_reg[3]/C
                         clock pessimism             -0.175     2.024                     
    SLICE_X7Y35          FDPE (Remov_fdpe_C_PRE)     -0.072     1.952    static           ADC1/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.952                     
                         arrival time                           2.609                     
  -------------------------------------------------------------------
                         slack                                  0.656                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clkPS_int

Setup :            0  Failing Endpoints,  Worst Slack        4.911ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -3.160ns,  Total Violation       -3.160ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/ODDR_inst/R
                            (recovery check against falling-edge clock clkPS_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clkPS_int fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.147ns (10.714%)  route 1.225ns (89.286%))
  Logic Levels:           0  
  Clock Path Skew:        1.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.539ns = ( 8.539 - 5.000 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  static         IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  static         BUFG_inst/O
                         net (fo=549, routed)         0.849     2.098    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.147     2.245 f  static         rst_in_reg/Q
                         net (fo=135, routed)         1.225     3.470    static         ADC1/rst_in
    OLOGIC_X0Y36         ODDR                                         f  static         ADC1/ODDR_inst/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkPS_int fall edge)
                                                      5.000     5.000 f                 
    AA3                                               0.000     5.000 f  static         clk (IN)
                         net (fo=0)                   0.000     5.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 f  static         IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 f  static         BUFG_inst/O
                         net (fo=549, routed)         0.697     6.798    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.848 f  static         ADC1/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.931     7.779    static         ADC1/clkPS_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     7.805 f  static         ADC1/BUFG_clkPS/O
                         net (fo=1, routed)           0.734     8.539    static         ADC1/clkPS
    OLOGIC_X0Y36         ODDR                                         f  static         ADC1/ODDR_inst/C
                         clock pessimism              0.147     8.687                     
                         clock uncertainty           -0.194     8.493                     
    OLOGIC_X0Y36         ODDR (Recov_oddr_C_R)       -0.112     8.381    static           ADC1/ODDR_inst
  -------------------------------------------------------------------
                         required time                          8.381                     
                         arrival time                          -3.470                     
  -------------------------------------------------------------------
                         slack                                  4.911                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.160ns  (arrival time - required time)
  Source:                 rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/ODDR_inst/R
                            (removal check against rising-edge clock clkPS_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkPS_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.248ns (11.957%)  route 1.826ns (88.043%))
  Logic Levels:           0  
  Clock Path Skew:        5.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.453ns
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.535     4.208    static         clk_in
    SLICE_X14Y62         FDRE                                         r  static         rst_in_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.248     4.456 r  static         rst_in_reg/Q
                         net (fo=135, routed)         1.826     6.282    static         ADC1/rst_in
    OLOGIC_X0Y36         ODDR                                         r  static         ADC1/ODDR_inst/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkPS_int rise edge)
                                                      0.000     0.000 r                 
    AA3                                               0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  static         IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    static         clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  static         BUFG_inst/O
                         net (fo=549, routed)         1.965     4.843    static         ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  static         ADC1/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    static         ADC1/clkPS_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     7.425 r  static         ADC1/BUFG_clkPS/O
                         net (fo=1, routed)           2.028     9.453    static         ADC1/clkPS
    OLOGIC_X0Y36         ODDR                                         r  static         ADC1/ODDR_inst/C
                         clock pessimism             -0.204     9.248                     
                         clock uncertainty            0.194     9.442                     
    OLOGIC_X0Y36         ODDR (Remov_oddr_C_R)        0.000     9.442    static           ADC1/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -9.442                     
                         arrival time                           6.282                     
  -------------------------------------------------------------------
                         slack                                 -3.160                     





