<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsSERegisterInfo.cpp source code [llvm/llvm/lib/Target/Mips/MipsSERegisterInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/MipsSERegisterInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='MipsSERegisterInfo.cpp.html'>MipsSERegisterInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- MipsSERegisterInfo.cpp - MIPS32/64 Register Information -== -------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the MIPS32/64 implementation of the TargetRegisterInfo</i></td></tr>
<tr><th id="10">10</th><td><i>// class.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MipsSERegisterInfo.h.html">"MipsSERegisterInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="Mips.h.html">"Mips.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MipsMachineFunction.h.html">"MipsMachineFunction.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="MipsSEInstrInfo.h.html">"MipsSEInstrInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="MipsSubtarget.h.html">"MipsSubtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="MipsTargetMachine.h.html">"MipsTargetMachine.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html">"llvm/CodeGen/TargetFrameLowering.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/IR/DebugInfo.h.html">"llvm/IR/DebugInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "mips-reg-info"</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><a class="type" href="MipsSERegisterInfo.h.html#llvm::MipsSERegisterInfo" title='llvm::MipsSERegisterInfo' data-ref="llvm::MipsSERegisterInfo">MipsSERegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm18MipsSERegisterInfoC1ERKNS_13MipsSubtargetE" title='llvm::MipsSERegisterInfo::MipsSERegisterInfo' data-ref="_ZN4llvm18MipsSERegisterInfoC1ERKNS_13MipsSubtargetE">MipsSERegisterInfo</dfn>(<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="1STI">STI</dfn>) :</td></tr>
<tr><th id="43">43</th><td>  <a class="type" href="MipsRegisterInfo.h.html#llvm::MipsRegisterInfo" title='llvm::MipsRegisterInfo' data-ref="llvm::MipsRegisterInfo">MipsRegisterInfo</a><a class="ref" href="MipsRegisterInfo.h.html#_ZN4llvm16MipsRegisterInfoC1ERKNS_13MipsSubtargetE" title='llvm::MipsRegisterInfo::MipsRegisterInfo' data-ref="_ZN4llvm16MipsRegisterInfoC1ERKNS_13MipsSubtargetE">(</a><a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI">STI</a>) {}</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><em>bool</em> <a class="type" href="MipsSERegisterInfo.h.html#llvm::MipsSERegisterInfo" title='llvm::MipsSERegisterInfo' data-ref="llvm::MipsSERegisterInfo">MipsSERegisterInfo</a>::</td></tr>
<tr><th id="46">46</th><td><dfn class="decl def" id="_ZNK4llvm18MipsSERegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" title='llvm::MipsSERegisterInfo::requiresRegisterScavenging' data-ref="_ZNK4llvm18MipsSERegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE">requiresRegisterScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="2MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="47">47</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="48">48</th><td>}</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><em>bool</em> <a class="type" href="MipsSERegisterInfo.h.html#llvm::MipsSERegisterInfo" title='llvm::MipsSERegisterInfo' data-ref="llvm::MipsSERegisterInfo">MipsSERegisterInfo</a>::</td></tr>
<tr><th id="51">51</th><td><dfn class="decl def" id="_ZNK4llvm18MipsSERegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" title='llvm::MipsSERegisterInfo::requiresFrameIndexScavenging' data-ref="_ZNK4llvm18MipsSERegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE">requiresFrameIndexScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="3MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="52">52</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="53">53</th><td>}</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="56">56</th><td><a class="type" href="MipsSERegisterInfo.h.html#llvm::MipsSERegisterInfo" title='llvm::MipsSERegisterInfo' data-ref="llvm::MipsSERegisterInfo">MipsSERegisterInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm18MipsSERegisterInfo11intRegClassEj" title='llvm::MipsSERegisterInfo::intRegClass' data-ref="_ZNK4llvm18MipsSERegisterInfo11intRegClassEj">intRegClass</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="4Size" title='Size' data-type='unsigned int' data-ref="4Size">Size</dfn>) <em>const</em> {</td></tr>
<tr><th id="57">57</th><td>  <b>if</b> (Size == <var>4</var>)</td></tr>
<tr><th id="58">58</th><td>    <b>return</b> &amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Size == 8) ? void (0) : __assert_fail (&quot;Size == 8&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSERegisterInfo.cpp&quot;, 60, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#4Size" title='Size' data-ref="4Size">Size</a> == <var>8</var>);</td></tr>
<tr><th id="61">61</th><td>  <b>return</b> &amp;Mips::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR64RegClass</span>;</td></tr>
<tr><th id="62">62</th><td>}</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><i class="doc" data-doc="_ZL28getLoadStoreOffsetSizeInBitsjN4llvm14MachineOperandE">/// Get the size of the offset supported by the given load/store/inline asm.</i></td></tr>
<tr><th id="65">65</th><td><i class="doc" data-doc="_ZL28getLoadStoreOffsetSizeInBitsjN4llvm14MachineOperandE">/// The result includes the effects of any scale factors applied to the</i></td></tr>
<tr><th id="66">66</th><td><i class="doc" data-doc="_ZL28getLoadStoreOffsetSizeInBitsjN4llvm14MachineOperandE">/// instruction immediate.</i></td></tr>
<tr><th id="67">67</th><td><em>static</em> <b>inline</b> <em>unsigned</em> <dfn class="tu decl def" id="_ZL28getLoadStoreOffsetSizeInBitsjN4llvm14MachineOperandE" title='getLoadStoreOffsetSizeInBits' data-type='unsigned int getLoadStoreOffsetSizeInBits(const unsigned int Opcode, llvm::MachineOperand MO)' data-ref="_ZL28getLoadStoreOffsetSizeInBitsjN4llvm14MachineOperandE">getLoadStoreOffsetSizeInBits</dfn>(<em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="5Opcode" title='Opcode' data-type='const unsigned int' data-ref="5Opcode">Opcode</dfn>,</td></tr>
<tr><th id="68">68</th><td>                                                    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col6 decl" id="6MO" title='MO' data-type='llvm::MachineOperand' data-ref="6MO">MO</dfn>) {</td></tr>
<tr><th id="69">69</th><td>  <b>switch</b> (<a class="local col5 ref" href="#5Opcode" title='Opcode' data-ref="5Opcode">Opcode</a>) {</td></tr>
<tr><th id="70">70</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE8&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE8</span>:</td></tr>
<tr><th id="71">71</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE832&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE832</span>:</td></tr>
<tr><th id="72">72</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD8&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD8</span>:</td></tr>
<tr><th id="73">73</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD832&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD832</span>:</td></tr>
<tr><th id="74">74</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU8&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU8</span>:</td></tr>
<tr><th id="75">75</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU832&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU832</span>:</td></tr>
<tr><th id="76">76</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="77">77</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE16&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE16</span>:</td></tr>
<tr><th id="78">78</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE1632&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE1632</span>:</td></tr>
<tr><th id="79">79</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD16&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD16</span>:</td></tr>
<tr><th id="80">80</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD1632&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD1632</span>:</td></tr>
<tr><th id="81">81</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU16&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU16</span>:</td></tr>
<tr><th id="82">82</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU1632&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU1632</span>:</td></tr>
<tr><th id="83">83</th><td>    <b>return</b> <var>8</var> + <var>1</var> <i>/* scale factor */</i>;</td></tr>
<tr><th id="84">84</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE32&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE32</span>:</td></tr>
<tr><th id="85">85</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE3264&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE3264</span>:</td></tr>
<tr><th id="86">86</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD32&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD32</span>:</td></tr>
<tr><th id="87">87</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD3264&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD3264</span>:</td></tr>
<tr><th id="88">88</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU32&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU32</span>:</td></tr>
<tr><th id="89">89</th><td>    <b>return</b> <var>8</var> + <var>2</var> <i>/* scale factor */</i>;</td></tr>
<tr><th id="90">90</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE64&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE64</span>:</td></tr>
<tr><th id="91">91</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD64&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD64</span>:</td></tr>
<tr><th id="92">92</th><td>    <b>return</b> <var>8</var> + <var>3</var> <i>/* scale factor */</i>;</td></tr>
<tr><th id="93">93</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LOADCAP&apos; in namespace &apos;llvm::Mips&apos;">LOADCAP</span>:</td></tr>
<tr><th id="94">94</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;STORECAP&apos; in namespace &apos;llvm::Mips&apos;">STORECAP</span>:</td></tr>
<tr><th id="95">95</th><td>    <b>return</b> <var>11</var> + <var>4</var> <i>/* scale factor */</i>;</td></tr>
<tr><th id="96">96</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LOADCAP_BigImm&apos; in namespace &apos;llvm::Mips&apos;">LOADCAP_BigImm</span>:</td></tr>
<tr><th id="97">97</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;STORECAP_BigImm&apos; in namespace &apos;llvm::Mips&apos;">STORECAP_BigImm</span>:</td></tr>
<tr><th id="98">98</th><td>    <b>return</b> <var>16</var> + <var>4</var> <i>/* scale factor */</i>;</td></tr>
<tr><th id="99">99</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CIncOffsetImm&apos; in namespace &apos;llvm::Mips&apos;">CIncOffsetImm</span>:</td></tr>
<tr><th id="100">100</th><td>    <b>return</b> <var>11</var>;</td></tr>
<tr><th id="101">101</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CheriBoundedStackPseudo&apos; in namespace &apos;llvm::Mips&apos;">CheriBoundedStackPseudo</span>:</td></tr>
<tr><th id="102">102</th><td>    <b>return</b> <var>1</var>;  <i>// only 0 is valid, otherwise we need a CIncOffset</i></td></tr>
<tr><th id="103">103</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LD_B&apos; in namespace &apos;llvm::Mips&apos;">LD_B</span>:</td></tr>
<tr><th id="104">104</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ST_B&apos; in namespace &apos;llvm::Mips&apos;">ST_B</span>:</td></tr>
<tr><th id="105">105</th><td>    <b>return</b> <var>10</var>;</td></tr>
<tr><th id="106">106</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LD_H&apos; in namespace &apos;llvm::Mips&apos;">LD_H</span>:</td></tr>
<tr><th id="107">107</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ST_H&apos; in namespace &apos;llvm::Mips&apos;">ST_H</span>:</td></tr>
<tr><th id="108">108</th><td>    <b>return</b> <var>10</var> + <var>1</var> <i>/* scale factor */</i>;</td></tr>
<tr><th id="109">109</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LD_W&apos; in namespace &apos;llvm::Mips&apos;">LD_W</span>:</td></tr>
<tr><th id="110">110</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ST_W&apos; in namespace &apos;llvm::Mips&apos;">ST_W</span>:</td></tr>
<tr><th id="111">111</th><td>    <b>return</b> <var>10</var> + <var>2</var> <i>/* scale factor */</i>;</td></tr>
<tr><th id="112">112</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LD_D&apos; in namespace &apos;llvm::Mips&apos;">LD_D</span>:</td></tr>
<tr><th id="113">113</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ST_D&apos; in namespace &apos;llvm::Mips&apos;">ST_D</span>:</td></tr>
<tr><th id="114">114</th><td>    <b>return</b> <var>10</var> + <var>3</var> <i>/* scale factor */</i>;</td></tr>
<tr><th id="115">115</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LL&apos; in namespace &apos;llvm::Mips&apos;">LL</span>:</td></tr>
<tr><th id="116">116</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LL64&apos; in namespace &apos;llvm::Mips&apos;">LL64</span>:</td></tr>
<tr><th id="117">117</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LLD&apos; in namespace &apos;llvm::Mips&apos;">LLD</span>:</td></tr>
<tr><th id="118">118</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LLE&apos; in namespace &apos;llvm::Mips&apos;">LLE</span>:</td></tr>
<tr><th id="119">119</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SC&apos; in namespace &apos;llvm::Mips&apos;">SC</span>:</td></tr>
<tr><th id="120">120</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SC64&apos; in namespace &apos;llvm::Mips&apos;">SC64</span>:</td></tr>
<tr><th id="121">121</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SCD&apos; in namespace &apos;llvm::Mips&apos;">SCD</span>:</td></tr>
<tr><th id="122">122</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SCE&apos; in namespace &apos;llvm::Mips&apos;">SCE</span>:</td></tr>
<tr><th id="123">123</th><td>    <b>return</b> <var>16</var>;</td></tr>
<tr><th id="124">124</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LLE_MM&apos; in namespace &apos;llvm::Mips&apos;">LLE_MM</span>:</td></tr>
<tr><th id="125">125</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LL_MM&apos; in namespace &apos;llvm::Mips&apos;">LL_MM</span>:</td></tr>
<tr><th id="126">126</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SCE_MM&apos; in namespace &apos;llvm::Mips&apos;">SCE_MM</span>:</td></tr>
<tr><th id="127">127</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SC_MM&apos; in namespace &apos;llvm::Mips&apos;">SC_MM</span>:</td></tr>
<tr><th id="128">128</th><td>    <b>return</b> <var>12</var>;</td></tr>
<tr><th id="129">129</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LL64_R6&apos; in namespace &apos;llvm::Mips&apos;">LL64_R6</span>:</td></tr>
<tr><th id="130">130</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LL_R6&apos; in namespace &apos;llvm::Mips&apos;">LL_R6</span>:</td></tr>
<tr><th id="131">131</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LLD_R6&apos; in namespace &apos;llvm::Mips&apos;">LLD_R6</span>:</td></tr>
<tr><th id="132">132</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SC64_R6&apos; in namespace &apos;llvm::Mips&apos;">SC64_R6</span>:</td></tr>
<tr><th id="133">133</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SCD_R6&apos; in namespace &apos;llvm::Mips&apos;">SCD_R6</span>:</td></tr>
<tr><th id="134">134</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SC_R6&apos; in namespace &apos;llvm::Mips&apos;">SC_R6</span>:</td></tr>
<tr><th id="135">135</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LL_MMR6&apos; in namespace &apos;llvm::Mips&apos;">LL_MMR6</span>:</td></tr>
<tr><th id="136">136</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">SC_MMR6</span>:</td></tr>
<tr><th id="137">137</th><td>    <b>return</b> <var>9</var>;</td></tr>
<tr><th id="138">138</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;INLINEASM&apos; in namespace &apos;llvm::Mips&apos;">INLINEASM</span>: {</td></tr>
<tr><th id="139">139</th><td>    <em>unsigned</em> ConstraintID = InlineAsm::getMemoryConstraintID(MO.getImm());</td></tr>
<tr><th id="140">140</th><td>    <b>switch</b> (ConstraintID) {</td></tr>
<tr><th id="141">141</th><td>    <b>case</b> InlineAsm::Constraint_ZC: {</td></tr>
<tr><th id="142">142</th><td>      <em>const</em> MipsSubtarget &amp;Subtarget = MO.getParent()</td></tr>
<tr><th id="143">143</th><td>                                           -&gt;getParent()</td></tr>
<tr><th id="144">144</th><td>                                           -&gt;getParent()</td></tr>
<tr><th id="145">145</th><td>                                           -&gt;getSubtarget&lt;MipsSubtarget&gt;();</td></tr>
<tr><th id="146">146</th><td>      <b>if</b> (Subtarget.inMicroMipsMode())</td></tr>
<tr><th id="147">147</th><td>        <b>return</b> <var>12</var>;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>      <b>if</b> (Subtarget.hasMips32r6())</td></tr>
<tr><th id="150">150</th><td>        <b>return</b> <var>9</var>;</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>      <b>return</b> <var>16</var>;</td></tr>
<tr><th id="153">153</th><td>    }</td></tr>
<tr><th id="154">154</th><td>    <b>default</b>:</td></tr>
<tr><th id="155">155</th><td>      <b>return</b> <var>16</var>;</td></tr>
<tr><th id="156">156</th><td>    }</td></tr>
<tr><th id="157">157</th><td>  }</td></tr>
<tr><th id="158">158</th><td>  <b>default</b>:</td></tr>
<tr><th id="159">159</th><td>    <b>return</b> <var>16</var>;</td></tr>
<tr><th id="160">160</th><td>  }</td></tr>
<tr><th id="161">161</th><td>}</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><i class="doc" data-doc="_ZL23getLoadStoreOffsetAlignj">/// Get the scale factor applied to the immediate in the given load/store.</i></td></tr>
<tr><th id="164">164</th><td><em>static</em> <b>inline</b> <em>unsigned</em> <dfn class="tu decl def" id="_ZL23getLoadStoreOffsetAlignj" title='getLoadStoreOffsetAlign' data-type='unsigned int getLoadStoreOffsetAlign(const unsigned int Opcode)' data-ref="_ZL23getLoadStoreOffsetAlignj">getLoadStoreOffsetAlign</dfn>(<em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="7Opcode" title='Opcode' data-type='const unsigned int' data-ref="7Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="165">165</th><td>  <b>switch</b> (<a class="local col7 ref" href="#7Opcode" title='Opcode' data-ref="7Opcode">Opcode</a>) {</td></tr>
<tr><th id="166">166</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CheriBoundedStackPseudo&apos; in namespace &apos;llvm::Mips&apos;">CheriBoundedStackPseudo</span>:</td></tr>
<tr><th id="167">167</th><td>    <b>return</b> <var>64</var>; <i>// Ensure that only 0 is valid (since max witdth is 1)</i></td></tr>
<tr><th id="168">168</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE16&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE16</span>:</td></tr>
<tr><th id="169">169</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD16&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD16</span>:</td></tr>
<tr><th id="170">170</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD1632&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD1632</span>:</td></tr>
<tr><th id="171">171</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU1632&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU1632</span>:</td></tr>
<tr><th id="172">172</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU16&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU16</span>:</td></tr>
<tr><th id="173">173</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="174">174</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE32&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE32</span>:</td></tr>
<tr><th id="175">175</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD32&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD32</span>:</td></tr>
<tr><th id="176">176</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU32&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU32</span>:</td></tr>
<tr><th id="177">177</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="178">178</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE64&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE64</span>:</td></tr>
<tr><th id="179">179</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD64&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD64</span>:</td></tr>
<tr><th id="180">180</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="181">181</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LOADCAP&apos; in namespace &apos;llvm::Mips&apos;">LOADCAP</span>:</td></tr>
<tr><th id="182">182</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LOADCAP_BigImm&apos; in namespace &apos;llvm::Mips&apos;">LOADCAP_BigImm</span>:</td></tr>
<tr><th id="183">183</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;STORECAP&apos; in namespace &apos;llvm::Mips&apos;">STORECAP</span>:</td></tr>
<tr><th id="184">184</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;STORECAP_BigImm&apos; in namespace &apos;llvm::Mips&apos;">STORECAP_BigImm</span>:</td></tr>
<tr><th id="185">185</th><td>    <b>return</b> <var>16</var>;</td></tr>
<tr><th id="186">186</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LD_H&apos; in namespace &apos;llvm::Mips&apos;">LD_H</span>:</td></tr>
<tr><th id="187">187</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ST_H&apos; in namespace &apos;llvm::Mips&apos;">ST_H</span>:</td></tr>
<tr><th id="188">188</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="189">189</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LD_W&apos; in namespace &apos;llvm::Mips&apos;">LD_W</span>:</td></tr>
<tr><th id="190">190</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ST_W&apos; in namespace &apos;llvm::Mips&apos;">ST_W</span>:</td></tr>
<tr><th id="191">191</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="192">192</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LD_D&apos; in namespace &apos;llvm::Mips&apos;">LD_D</span>:</td></tr>
<tr><th id="193">193</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ST_D&apos; in namespace &apos;llvm::Mips&apos;">ST_D</span>:</td></tr>
<tr><th id="194">194</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="195">195</th><td>  <b>default</b>:</td></tr>
<tr><th id="196">196</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="197">197</th><td>  }</td></tr>
<tr><th id="198">198</th><td>}</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><em>void</em> <a class="type" href="MipsSERegisterInfo.h.html#llvm::MipsSERegisterInfo" title='llvm::MipsSERegisterInfo' data-ref="llvm::MipsSERegisterInfo">MipsSERegisterInfo</a>::<span class='error' title="out-of-line definition of &apos;eliminateFI&apos; does not match any declaration in &apos;llvm::MipsSERegisterInfo&apos;"><dfn class="decl def" id="_ZNK4llvm18MipsSERegisterInfo11eliminateFIENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjimlPNS_12RegScavengerE" title='llvm::MipsSERegisterInfo::eliminateFI' data-ref="_ZNK4llvm18MipsSERegisterInfo11eliminateFIENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjimlPNS_12RegScavengerE">eliminateFI</dfn></span>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="8II" title='II' data-type='MachineBasicBlock::iterator' data-ref="8II">II</dfn>,</td></tr>
<tr><th id="201">201</th><td>                                     <em>unsigned</em> <dfn class="local col9 decl" id="9OpNo" title='OpNo' data-type='unsigned int' data-ref="9OpNo">OpNo</dfn>, <em>int</em> <dfn class="local col0 decl" id="10FrameIndex" title='FrameIndex' data-type='int' data-ref="10FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="202">202</th><td>                                     <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="11StackSize" title='StackSize' data-type='uint64_t' data-ref="11StackSize">StackSize</dfn>,</td></tr>
<tr><th id="203">203</th><td>                                     <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="12SPOffset" title='SPOffset' data-type='int64_t' data-ref="12SPOffset">SPOffset</dfn>,</td></tr>
<tr><th id="204">204</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col3 decl" id="13RS" title='RS' data-type='llvm::RegScavenger *' data-ref="13RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="205">205</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="14MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="14MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#8II" title='II' data-ref="8II">II</a>;</td></tr>
<tr><th id="206">206</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="15MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="15MF">MF</dfn> = *<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="207">207</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col6 decl" id="16MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="16MFI">MFI</dfn> = <a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="208">208</th><td>  <a class="type" href="MipsMachineFunction.h.html#llvm::MipsFunctionInfo" title='llvm::MipsFunctionInfo' data-ref="llvm::MipsFunctionInfo">MipsFunctionInfo</a> *<dfn class="local col7 decl" id="17MipsFI" title='MipsFI' data-type='llvm::MipsFunctionInfo *' data-ref="17MipsFI">MipsFI</dfn> = <a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="MipsMachineFunction.h.html#llvm::MipsFunctionInfo" title='llvm::MipsFunctionInfo' data-ref="llvm::MipsFunctionInfo">MipsFunctionInfo</a>&gt;();</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>  <em>auto</em> &amp;<dfn class="local col8 decl" id="18TM" title='TM' data-type='const llvm::MipsTargetMachine &amp;' data-ref="18TM">TM</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="MipsTargetMachine.h.html#llvm::MipsTargetMachine" title='llvm::MipsTargetMachine' data-ref="llvm::MipsTargetMachine">MipsTargetMachine</a> &amp;&gt;(<a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>());</td></tr>
<tr><th id="211">211</th><td>  <a class="type" href="MCTargetDesc/MipsABIInfo.h.html#llvm::MipsABIInfo" title='llvm::MipsABIInfo' data-ref="llvm::MipsABIInfo">MipsABIInfo</a> <dfn class="local col9 decl" id="19ABI" title='ABI' data-type='llvm::MipsABIInfo' data-ref="19ABI">ABI</dfn> = <a class="ref fake" href="MCTargetDesc/MipsABIInfo.h.html#25" title='llvm::MipsABIInfo::MipsABIInfo' data-ref="_ZN4llvm11MipsABIInfoC1ERKS0_"></a><a class="local col8 ref" href="#18TM" title='TM' data-ref="18TM">TM</a>.<a class="ref" href="MipsTargetMachine.h.html#_ZNK4llvm17MipsTargetMachine6getABIEv" title='llvm::MipsTargetMachine::getABI' data-ref="_ZNK4llvm17MipsTargetMachine6getABIEv">getABI</a>();</td></tr>
<tr><th id="212">212</th><td>  <em>const</em> <a class="type" href="MipsRegisterInfo.h.html#llvm::MipsRegisterInfo" title='llvm::MipsRegisterInfo' data-ref="llvm::MipsRegisterInfo">MipsRegisterInfo</a> *<dfn class="local col0 decl" id="20RegInfo" title='RegInfo' data-type='const llvm::MipsRegisterInfo *' data-ref="20RegInfo">RegInfo</dfn> =</td></tr>
<tr><th id="213">213</th><td>    <span class='error' title="static_cast from &apos;const llvm::TargetRegisterInfo *&apos; to &apos;const llvm::MipsRegisterInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> MipsRegisterInfo *&gt;(MF.getSubtarget().getRegisterInfo());</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col1 decl" id="21CSI" title='CSI' data-type='const std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="21CSI">CSI</dfn> = <a class="local col6 ref" href="#16MFI" title='MFI' data-ref="16MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv" title='llvm::MachineFrameInfo::getCalleeSavedInfo' data-ref="_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv">getCalleeSavedInfo</a>();</td></tr>
<tr><th id="216">216</th><td>  <em>int</em> <dfn class="local col2 decl" id="22MinCSFI" title='MinCSFI' data-type='int' data-ref="22MinCSFI">MinCSFI</dfn> = <var>0</var>;</td></tr>
<tr><th id="217">217</th><td>  <em>int</em> <dfn class="local col3 decl" id="23MaxCSFI" title='MaxCSFI' data-type='int' data-ref="23MaxCSFI">MaxCSFI</dfn> = -<var>1</var>;</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>  <b>if</b> (<a class="local col1 ref" href="#21CSI" title='CSI' data-ref="21CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>()) {</td></tr>
<tr><th id="220">220</th><td>    <a class="local col2 ref" href="#22MinCSFI" title='MinCSFI' data-ref="22MinCSFI">MinCSFI</a> = <a class="local col1 ref" href="#21CSI" title='CSI' data-ref="21CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv" title='llvm::CalleeSavedInfo::getFrameIdx' data-ref="_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv">getFrameIdx</a>();</td></tr>
<tr><th id="221">221</th><td>    <a class="local col3 ref" href="#23MaxCSFI" title='MaxCSFI' data-ref="23MaxCSFI">MaxCSFI</a> = <a class="local col1 ref" href="#21CSI" title='CSI' data-ref="21CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col1 ref" href="#21CSI" title='CSI' data-ref="21CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() - <var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv" title='llvm::CalleeSavedInfo::getFrameIdx' data-ref="_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv">getFrameIdx</a>();</td></tr>
<tr><th id="222">222</th><td>  }</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <em>bool</em> <dfn class="local col4 decl" id="24EhDataRegFI" title='EhDataRegFI' data-type='bool' data-ref="24EhDataRegFI">EhDataRegFI</dfn> = <a class="local col7 ref" href="#17MipsFI" title='MipsFI' data-ref="17MipsFI">MipsFI</a>-&gt;<a class="ref" href="MipsMachineFunction.h.html#_ZNK4llvm16MipsFunctionInfo13isEhDataRegFIEi" title='llvm::MipsFunctionInfo::isEhDataRegFI' data-ref="_ZNK4llvm16MipsFunctionInfo13isEhDataRegFIEi">isEhDataRegFI</a>(<a class="local col0 ref" href="#10FrameIndex" title='FrameIndex' data-ref="10FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="225">225</th><td>  <em>bool</em> <dfn class="local col5 decl" id="25IsISRRegFI" title='IsISRRegFI' data-type='bool' data-ref="25IsISRRegFI">IsISRRegFI</dfn> = <a class="local col7 ref" href="#17MipsFI" title='MipsFI' data-ref="17MipsFI">MipsFI</a>-&gt;<a class="ref" href="MipsMachineFunction.h.html#_ZNK4llvm16MipsFunctionInfo10isISRRegFIEi" title='llvm::MipsFunctionInfo::isISRRegFI' data-ref="_ZNK4llvm16MipsFunctionInfo10isISRRegFIEi">isISRRegFI</a>(<a class="local col0 ref" href="#10FrameIndex" title='FrameIndex' data-ref="10FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="226">226</th><td>  <i>// The following stack frame objects are always referenced relative to $sp:</i></td></tr>
<tr><th id="227">227</th><td><i>  //  1. Outgoing arguments.</i></td></tr>
<tr><th id="228">228</th><td><i>  //  2. Pointer to dynamically allocated stack space.</i></td></tr>
<tr><th id="229">229</th><td><i>  //  3. Locations for callee-saved registers.</i></td></tr>
<tr><th id="230">230</th><td><i>  //  4. Locations for eh data registers.</i></td></tr>
<tr><th id="231">231</th><td><i>  //  5. Locations for ISR saved Coprocessor 0 registers 12 &amp; 14.</i></td></tr>
<tr><th id="232">232</th><td><i>  // Everything else is referenced relative to whatever register</i></td></tr>
<tr><th id="233">233</th><td><i>  // getFrameRegister() returns.</i></td></tr>
<tr><th id="234">234</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="26FrameReg" title='FrameReg' data-type='unsigned int' data-ref="26FrameReg">FrameReg</dfn>;</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <b>if</b> ((<a class="local col0 ref" href="#10FrameIndex" title='FrameIndex' data-ref="10FrameIndex">FrameIndex</a> &gt;= <a class="local col2 ref" href="#22MinCSFI" title='MinCSFI' data-ref="22MinCSFI">MinCSFI</a> &amp;&amp; <a class="local col0 ref" href="#10FrameIndex" title='FrameIndex' data-ref="10FrameIndex">FrameIndex</a> &lt;= <a class="local col3 ref" href="#23MaxCSFI" title='MaxCSFI' data-ref="23MaxCSFI">MaxCSFI</a>) || <a class="local col4 ref" href="#24EhDataRegFI" title='EhDataRegFI' data-ref="24EhDataRegFI">EhDataRegFI</a> ||</td></tr>
<tr><th id="237">237</th><td>      <a class="local col5 ref" href="#25IsISRRegFI" title='IsISRRegFI' data-ref="25IsISRRegFI">IsISRRegFI</a>)</td></tr>
<tr><th id="238">238</th><td>    <a class="local col6 ref" href="#26FrameReg" title='FrameReg' data-ref="26FrameReg">FrameReg</a> = <a class="local col9 ref" href="#19ABI" title='ABI' data-ref="19ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo11GetStackPtrEv" title='llvm::MipsABIInfo::GetStackPtr' data-ref="_ZNK4llvm11MipsABIInfo11GetStackPtrEv">GetStackPtr</a>();</td></tr>
<tr><th id="239">239</th><td>  <b>else</b> <b>if</b> (RegInfo-&gt;<span class='error' title="no member named &apos;needsStackRealignment&apos; in &apos;llvm::MipsRegisterInfo&apos;">needsStackRealignment</span>(MF)) {</td></tr>
<tr><th id="240">240</th><td>    <b>if</b> (<a class="local col6 ref" href="#16MFI" title='MFI' data-ref="16MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>() &amp;&amp; !<a class="local col6 ref" href="#16MFI" title='MFI' data-ref="16MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi" title='llvm::MachineFrameInfo::isFixedObjectIndex' data-ref="_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi">isFixedObjectIndex</a>(<a class="local col0 ref" href="#10FrameIndex" title='FrameIndex' data-ref="10FrameIndex">FrameIndex</a>))</td></tr>
<tr><th id="241">241</th><td>      <a class="local col6 ref" href="#26FrameReg" title='FrameReg' data-ref="26FrameReg">FrameReg</a> = <a class="local col9 ref" href="#19ABI" title='ABI' data-ref="19ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo10GetBasePtrEv" title='llvm::MipsABIInfo::GetBasePtr' data-ref="_ZNK4llvm11MipsABIInfo10GetBasePtrEv">GetBasePtr</a>();</td></tr>
<tr><th id="242">242</th><td>    <b>else</b> <b>if</b> (<a class="local col6 ref" href="#16MFI" title='MFI' data-ref="16MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi" title='llvm::MachineFrameInfo::isFixedObjectIndex' data-ref="_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi">isFixedObjectIndex</a>(<a class="local col0 ref" href="#10FrameIndex" title='FrameIndex' data-ref="10FrameIndex">FrameIndex</a>))</td></tr>
<tr><th id="243">243</th><td>      FrameReg = <span class='error' title="cannot initialize object parameter of type &apos;const llvm::MipsRegisterInfo&apos; with an expression of type &apos;const llvm::MipsSERegisterInfo&apos;">getFrameRegister</span>(MF);</td></tr>
<tr><th id="244">244</th><td>    <b>else</b></td></tr>
<tr><th id="245">245</th><td>      <a class="local col6 ref" href="#26FrameReg" title='FrameReg' data-ref="26FrameReg">FrameReg</a> = <a class="local col9 ref" href="#19ABI" title='ABI' data-ref="19ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo11GetStackPtrEv" title='llvm::MipsABIInfo::GetStackPtr' data-ref="_ZNK4llvm11MipsABIInfo11GetStackPtrEv">GetStackPtr</a>();</td></tr>
<tr><th id="246">246</th><td>  } <b>else</b></td></tr>
<tr><th id="247">247</th><td>    FrameReg = <span class='error' title="cannot initialize object parameter of type &apos;const llvm::MipsRegisterInfo&apos; with an expression of type &apos;const llvm::MipsSERegisterInfo&apos;">getFrameRegister</span>(MF);</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>  <i>// Calculate final offset.</i></td></tr>
<tr><th id="250">250</th><td><i>  // - There is no need to change the offset if the frame object is one of the</i></td></tr>
<tr><th id="251">251</th><td><i>  //   following: an outgoing argument, pointer to a dynamically allocated</i></td></tr>
<tr><th id="252">252</th><td><i>  //   stack space or a $gp restore location,</i></td></tr>
<tr><th id="253">253</th><td><i>  // - If the frame object is any of the following, its offset must be adjusted</i></td></tr>
<tr><th id="254">254</th><td><i>  //   by adding the size of the stack:</i></td></tr>
<tr><th id="255">255</th><td><i>  //   incoming argument, callee-saved register location or local variable.</i></td></tr>
<tr><th id="256">256</th><td>  <em>bool</em> <dfn class="local col7 decl" id="27IsKill" title='IsKill' data-type='bool' data-ref="27IsKill">IsKill</dfn> = <b>false</b>;</td></tr>
<tr><th id="257">257</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="28Offset" title='Offset' data-type='int64_t' data-ref="28Offset">Offset</dfn>;</td></tr>
<tr><th id="258">258</th><td>  <em>int</em> <dfn class="local col9 decl" id="29RegOpNo" title='RegOpNo' data-type='int' data-ref="29RegOpNo">RegOpNo</dfn> = <a class="local col9 ref" href="#9OpNo" title='OpNo' data-ref="9OpNo">OpNo</a>;</td></tr>
<tr><th id="259">259</th><td>  <em>int</em> <dfn class="local col0 decl" id="30ImmOpNo" title='ImmOpNo' data-type='int' data-ref="30ImmOpNo">ImmOpNo</dfn> = <a class="local col9 ref" href="#9OpNo" title='OpNo' data-ref="9OpNo">OpNo</a> + <var>1</var>;</td></tr>
<tr><th id="260">260</th><td>  <b>if</b> (<a class="local col9 ref" href="#19ABI" title='ABI' data-ref="19ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo14IsCheriPureCapEv" title='llvm::MipsABIInfo::IsCheriPureCap' data-ref="_ZNK4llvm11MipsABIInfo14IsCheriPureCapEv">IsCheriPureCap</a>()) {</td></tr>
<tr><th id="261">261</th><td>    <a class="local col9 ref" href="#29RegOpNo" title='RegOpNo' data-ref="29RegOpNo">RegOpNo</a> = <a class="local col9 ref" href="#9OpNo" title='OpNo' data-ref="9OpNo">OpNo</a>;</td></tr>
<tr><th id="262">262</th><td>    <b>switch</b> (<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="263">263</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE64&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE64</span>:</td></tr>
<tr><th id="264">264</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE32&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE32</span>:</td></tr>
<tr><th id="265">265</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE3264&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE3264</span>:</td></tr>
<tr><th id="266">266</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE16&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE16</span>:</td></tr>
<tr><th id="267">267</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE1632&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE1632</span>:</td></tr>
<tr><th id="268">268</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE8&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE8</span>:</td></tr>
<tr><th id="269">269</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE832&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE832</span>:</td></tr>
<tr><th id="270">270</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;STORECAP&apos; in namespace &apos;llvm::Mips&apos;">STORECAP</span>:</td></tr>
<tr><th id="271">271</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;LOADCAP&apos; in namespace &apos;llvm::Mips&apos;">LOADCAP</span>:</td></tr>
<tr><th id="272">272</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD64&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD64</span>:</td></tr>
<tr><th id="273">273</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD32&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD32</span>:</td></tr>
<tr><th id="274">274</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD3264&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD3264</span>:</td></tr>
<tr><th id="275">275</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU32&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU32</span>:</td></tr>
<tr><th id="276">276</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD16&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD16</span>:</td></tr>
<tr><th id="277">277</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD1632&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD1632</span>:</td></tr>
<tr><th id="278">278</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU16&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU16</span>:</td></tr>
<tr><th id="279">279</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU1632&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU1632</span>:</td></tr>
<tr><th id="280">280</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD8&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD8</span>:</td></tr>
<tr><th id="281">281</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD832&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD832</span>:</td></tr>
<tr><th id="282">282</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU8&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU8</span>:</td></tr>
<tr><th id="283">283</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU832&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU832</span>:</td></tr>
<tr><th id="284">284</th><td>      ImmOpNo = <var>2</var>;</td></tr>
<tr><th id="285">285</th><td>      <a class="local col9 ref" href="#29RegOpNo" title='RegOpNo' data-ref="29RegOpNo">RegOpNo</a> = <var>3</var>;</td></tr>
<tr><th id="286">286</th><td>      <b>break</b>;</td></tr>
<tr><th id="287">287</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CIncOffsetImm&apos; in namespace &apos;llvm::Mips&apos;">CIncOffsetImm</span>:</td></tr>
<tr><th id="288">288</th><td>      ImmOpNo = <var>2</var>;</td></tr>
<tr><th id="289">289</th><td>      <a class="local col9 ref" href="#29RegOpNo" title='RegOpNo' data-ref="29RegOpNo">RegOpNo</a> = <var>1</var>;</td></tr>
<tr><th id="290">290</th><td>      <b>break</b>;</td></tr>
<tr><th id="291">291</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CheriBoundedStackPseudo&apos; in namespace &apos;llvm::Mips&apos;">CheriBoundedStackPseudo</span>:</td></tr>
<tr><th id="292">292</th><td>      ImmOpNo = <var>2</var>;</td></tr>
<tr><th id="293">293</th><td>      <a class="local col9 ref" href="#29RegOpNo" title='RegOpNo' data-ref="29RegOpNo">RegOpNo</a> = <var>1</var>;</td></tr>
<tr><th id="294">294</th><td>      <b>break</b>;</td></tr>
<tr><th id="295">295</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CIncOffset&apos; in namespace &apos;llvm::Mips&apos;">CIncOffset</span>:</td></tr>
<tr><th id="296">296</th><td>      <b>break</b>;</td></tr>
<tr><th id="297">297</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;INLINEASM&apos; in namespace &apos;llvm::Mips&apos;">INLINEASM</span>:</td></tr>
<tr><th id="298">298</th><td>      <b>break</b>;</td></tr>
<tr><th id="299">299</th><td>    <b>default</b>:</td></tr>
<tr><th id="300">300</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported instruction in eliminateFI!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSERegisterInfo.cpp&quot;, 300)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported instruction in eliminateFI!"</q>);</td></tr>
<tr><th id="301">301</th><td>    }</td></tr>
<tr><th id="302">302</th><td>  }</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>  <a class="local col8 ref" href="#28Offset" title='Offset' data-ref="28Offset">Offset</a> = <a class="local col2 ref" href="#12SPOffset" title='SPOffset' data-ref="12SPOffset">SPOffset</a> + (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>)<a class="local col1 ref" href="#11StackSize" title='StackSize' data-ref="11StackSize">StackSize</a>;</td></tr>
<tr><th id="306">306</th><td>  <b>if</b> (<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#30ImmOpNo" title='ImmOpNo' data-ref="30ImmOpNo">ImmOpNo</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="307">307</th><td>    <a class="local col8 ref" href="#28Offset" title='Offset' data-ref="28Offset">Offset</a> += <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#30ImmOpNo" title='ImmOpNo' data-ref="30ImmOpNo">ImmOpNo</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <i>// For CHERI spills, we store the offset as an immediate operand from the</i></td></tr>
<tr><th id="310">310</th><td><i>  // FrameIndex where the register operand should go and then replace it with</i></td></tr>
<tr><th id="311">311</th><td><i>  // the real register here.</i></td></tr>
<tr><th id="312">312</th><td>  <b>if</b> (<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#29RegOpNo" title='RegOpNo' data-ref="29RegOpNo">RegOpNo</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="313">313</th><td>    <a class="local col8 ref" href="#28Offset" title='Offset' data-ref="28Offset">Offset</a> += <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#29RegOpNo" title='RegOpNo' data-ref="29RegOpNo">RegOpNo</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-reg-info&quot;)) { errs() &lt;&lt; &quot;Offset     : &quot; &lt;&lt; Offset &lt;&lt; &quot;\n&quot; &lt;&lt; &quot;&lt;---------&gt;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Offset     : "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEl" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEl">&lt;&lt;</a> <a class="local col8 ref" href="#28Offset" title='Offset' data-ref="28Offset">Offset</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q></td></tr>
<tr><th id="316">316</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"&lt;---------&gt;\n"</q>);</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>  <b>if</b> (!<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>()) {</td></tr>
<tr><th id="319">319</th><td>    <i>// Make sure Offset fits within the field available.</i></td></tr>
<tr><th id="320">320</th><td><i>    // For MSA instructions, this is a 10-bit signed immediate (scaled by</i></td></tr>
<tr><th id="321">321</th><td><i>    // element size), otherwise it is a 16-bit signed immediate.</i></td></tr>
<tr><th id="322">322</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="31OffsetBitSize" title='OffsetBitSize' data-type='unsigned int' data-ref="31OffsetBitSize">OffsetBitSize</dfn> =</td></tr>
<tr><th id="323">323</th><td>        <a class="tu ref" href="#_ZL28getLoadStoreOffsetSizeInBitsjN4llvm14MachineOperandE" title='getLoadStoreOffsetSizeInBits' data-use='c' data-ref="_ZL28getLoadStoreOffsetSizeInBitsjN4llvm14MachineOperandE">getLoadStoreOffsetSizeInBits</a>(<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#9OpNo" title='OpNo' data-ref="9OpNo">OpNo</a> - <var>1</var>));</td></tr>
<tr><th id="324">324</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="32OffsetAlign" title='OffsetAlign' data-type='unsigned int' data-ref="32OffsetAlign">OffsetAlign</dfn> = <a class="tu ref" href="#_ZL23getLoadStoreOffsetAlignj" title='getLoadStoreOffsetAlign' data-use='c' data-ref="_ZL23getLoadStoreOffsetAlignj">getLoadStoreOffsetAlign</a>(<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>    <em>auto</em> *<dfn class="local col3 decl" id="33STI" title='STI' data-type='const llvm::MipsSubtarget *' data-ref="33STI">STI</dfn> = <a class="local col8 ref" href="#18TM" title='TM' data-ref="18TM">TM</a>.<a class="virtual ref" href="MipsTargetMachine.h.html#_ZNK4llvm17MipsTargetMachine16getSubtargetImplERKNS_8FunctionE" title='llvm::MipsTargetMachine::getSubtargetImpl' data-ref="_ZNK4llvm17MipsTargetMachine16getSubtargetImplERKNS_8FunctionE">getSubtargetImpl</a>(<a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>());</td></tr>
<tr><th id="327">327</th><td>    <em>const</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a> &amp;<dfn class="local col4 decl" id="34TII" title='TII' data-type='const llvm::MipsSEInstrInfo &amp;' data-ref="34TII">TII</dfn> = *<b>static_cast</b>&lt;<em>const</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a> *&gt;(</td></tr>
<tr><th id="328">328</th><td>          <a class="local col3 ref" href="#33STI" title='STI' data-ref="33STI">STI</a>-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget12getInstrInfoEv" title='llvm::MipsSubtarget::getInstrInfo' data-ref="_ZNK4llvm13MipsSubtarget12getInstrInfoEv">getInstrInfo</a>());</td></tr>
<tr><th id="329">329</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col5 decl" id="35DL" title='DL' data-type='llvm::DebugLoc' data-ref="35DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col8 ref" href="#8II" title='II' data-ref="8II">II</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>    <i>// Convert CIncOffset &lt;-&gt; CIncOffsetImm depending on offset value</i></td></tr>
<tr><th id="332">332</th><td>    <b>if</b> (MI.getOpcode() == Mips::<span class='error' title="no member named &apos;CIncOffset&apos; in namespace &apos;llvm::Mips&apos;">CIncOffset</span> || MI.getOpcode() == Mips::<span class='error' title="no member named &apos;CIncOffsetImm&apos; in namespace &apos;llvm::Mips&apos;">CIncOffsetImm</span>) {</td></tr>
<tr><th id="333">333</th><td>      <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col6 ref" href="#26FrameReg" title='FrameReg' data-ref="26FrameReg">FrameReg</a>, <b>false</b>);</td></tr>
<tr><th id="334">334</th><td>      <i>// If this is an 11-bit offset, then replace the CIncOffset that takes a</i></td></tr>
<tr><th id="335">335</th><td><i>      // register with one that takes an immediate.</i></td></tr>
<tr><th id="336">336</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>11</var>&gt;(<a class="local col8 ref" href="#28Offset" title='Offset' data-ref="28Offset">Offset</a>)) {</td></tr>
<tr><th id="337">337</th><td>        <b>if</b> (MI.getOpcode() == Mips::<span class='error' title="no member named &apos;CIncOffset&apos; in namespace &apos;llvm::Mips&apos;">CIncOffset</span>)</td></tr>
<tr><th id="338">338</th><td>          MI.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;CIncOffsetImm&apos; in namespace &apos;llvm::Mips&apos;">CIncOffsetImm</span>));</td></tr>
<tr><th id="339">339</th><td>        <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col8 ref" href="#28Offset" title='Offset' data-ref="28Offset">Offset</a>);</td></tr>
<tr><th id="340">340</th><td>      } <b>else</b> {</td></tr>
<tr><th id="341">341</th><td>        <b>if</b> (MI.getOpcode() == Mips::<span class='error' title="no member named &apos;CIncOffsetImm&apos; in namespace &apos;llvm::Mips&apos;">CIncOffsetImm</span>)</td></tr>
<tr><th id="342">342</th><td>          MI.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;CIncOffset&apos; in namespace &apos;llvm::Mips&apos;">CIncOffset</span>));</td></tr>
<tr><th id="343">343</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="36MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="36MBB">MBB</dfn> = *<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="344">344</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="37Reg" title='Reg' data-type='unsigned int' data-ref="37Reg">Reg</dfn> = <a class="local col4 ref" href="#34TII" title='TII' data-ref="34TII">TII</a>.<a class="ref" href="MipsSEInstrInfo.h.html#_ZNK4llvm15MipsSEInstrInfo13loadImmediateElRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPj" title='llvm::MipsSEInstrInfo::loadImmediate' data-ref="_ZNK4llvm15MipsSEInstrInfo13loadImmediateElRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPj">loadImmediate</a>(<a class="local col8 ref" href="#28Offset" title='Offset' data-ref="28Offset">Offset</a>, <span class='refarg'><a class="local col6 ref" href="#36MBB" title='MBB' data-ref="36MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#8II" title='II' data-ref="8II">II</a>, <a class="local col5 ref" href="#35DL" title='DL' data-ref="35DL">DL</a>, <b>nullptr</b>);</td></tr>
<tr><th id="345">345</th><td>        <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col7 ref" href="#37Reg" title='Reg' data-ref="37Reg">Reg</a>, <b>false</b>, <b>false</b>, <b>true</b>);</td></tr>
<tr><th id="346">346</th><td>      }</td></tr>
<tr><th id="347">347</th><td>      <b>return</b>;</td></tr>
<tr><th id="348">348</th><td>    }</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>    <b>if</b> (<a class="local col9 ref" href="#19ABI" title='ABI' data-ref="19ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo14IsCheriPureCapEv" title='llvm::MipsABIInfo::IsCheriPureCap' data-ref="_ZNK4llvm11MipsABIInfo14IsCheriPureCapEv">IsCheriPureCap</a>()) {</td></tr>
<tr><th id="351">351</th><td>      <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isIntNEjl" title='llvm::isIntN' data-ref="_ZN4llvm6isIntNEjl">isIntN</a>(<a class="local col1 ref" href="#31OffsetBitSize" title='OffsetBitSize' data-ref="31OffsetBitSize">OffsetBitSize</a>, <a class="local col8 ref" href="#28Offset" title='Offset' data-ref="28Offset">Offset</a>) || <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17OffsetToAlignmentEmm" title='llvm::OffsetToAlignment' data-ref="_ZN4llvm17OffsetToAlignmentEmm">OffsetToAlignment</a>(<a class="local col8 ref" href="#28Offset" title='Offset' data-ref="28Offset">Offset</a>, <a class="local col2 ref" href="#32OffsetAlign" title='OffsetAlign' data-ref="32OffsetAlign">OffsetAlign</a>) != <var>0</var>) {</td></tr>
<tr><th id="352">352</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="38MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="38MBB">MBB</dfn> = *<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="353">353</th><td>        <i>// If we have an offset that needs to fit into a signed n-bit immediate</i></td></tr>
<tr><th id="354">354</th><td><i>        // (where n &lt; 16) and doesn't, but does fit into 16-bits then use an ADDiu</i></td></tr>
<tr><th id="355">355</th><td>        <em>bool</em> <dfn class="local col9 decl" id="39isFrameRegLoad" title='isFrameRegLoad' data-type='bool' data-ref="39isFrameRegLoad">isFrameRegLoad</dfn> = MI.getOperand(<var>0</var>).getReg() == FrameReg &amp;&amp; MI.getOpcode() != Mips::<span class='error' title="no member named &apos;STORECAP&apos; in namespace &apos;llvm::Mips&apos;">STORECAP</span>;</td></tr>
<tr><th id="356">356</th><td>        <i>// bounded stack caps always need inc-offset (except for offset 0)</i></td></tr>
<tr><th id="357">357</th><td>        <em>bool</em> <dfn class="local col0 decl" id="40needsIncOffset" title='needsIncOffset' data-type='bool' data-ref="40needsIncOffset">needsIncOffset</dfn> = MI.isPseudo() || MI.getOperand(<var>1</var>).getReg() != Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>;</td></tr>
<tr><th id="358">358</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="41RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="41RegInfo">RegInfo</dfn> = <a class="local col8 ref" href="#38MBB" title='MBB' data-ref="38MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="359">359</th><td><u>#<span data-ppcond="359">if</span> 0</u></td></tr>
<tr><th id="360">360</th><td>        <i>// This was the original code which avoids allocating a new capreg.</i></td></tr>
<tr><th id="361">361</th><td>        <em>const</em> TargetRegisterClass *PtrRC =</td></tr>
<tr><th id="362">362</th><td>            ABI.ArePtrs64bit() ? &amp;Mips::GPR64RegClass : &amp;Mips::GPR32RegClass;</td></tr>
<tr><th id="363">363</th><td>        MachineRegisterInfo &amp;RegInfo = MBB.getParent()-&gt;getRegInfo();</td></tr>
<tr><th id="364">364</th><td>        <em>unsigned</em> Reg = TII.loadImmediate(Offset, MBB, II, DL, <b>nullptr</b>);</td></tr>
<tr><th id="365">365</th><td>        <i>// TODO: use CIncOffsetImmediate here!</i></td></tr>
<tr><th id="366">366</th><td>        <b>if</b> (needsIncOffset) {</td></tr>
<tr><th id="367">367</th><td>          BuildMI(MBB, II, DL, TII.get(Mips::CIncOffset), FrameReg)</td></tr>
<tr><th id="368">368</th><td>              .addReg(FrameReg)</td></tr>
<tr><th id="369">369</th><td>              .addReg(Reg, isFrameReg ? RegState::Kill : <var>0</var>);</td></tr>
<tr><th id="370">370</th><td>          <b>if</b> (!isFrameReg) {</td></tr>
<tr><th id="371">371</th><td>            <em>unsigned</em> NegReg = RegInfo.createVirtualRegister(PtrRC);</td></tr>
<tr><th id="372">372</th><td>            BuildMI(MBB, (++II), DL, TII.get(Mips::DSUBu), NegReg)</td></tr>
<tr><th id="373">373</th><td>              .addReg(Mips::ZERO_64)</td></tr>
<tr><th id="374">374</th><td>              .addReg(Reg, RegState::Kill);</td></tr>
<tr><th id="375">375</th><td>            BuildMI(MBB, II, DL, TII.get(Mips::CIncOffset), FrameReg)</td></tr>
<tr><th id="376">376</th><td>              .addReg(FrameReg)</td></tr>
<tr><th id="377">377</th><td>              .addReg(NegReg, RegState::Kill);</td></tr>
<tr><th id="378">378</th><td>          }</td></tr>
<tr><th id="379">379</th><td><u>#<span data-ppcond="359">endif</span></u></td></tr>
<tr><th id="380">380</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="42TmpCap" title='TmpCap' data-type='unsigned int' data-ref="42TmpCap">TmpCap</dfn> = -<var>1</var>;</td></tr>
<tr><th id="381">381</th><td>        <b>if</b> (isFrameRegLoad || MI.getOpcode() == Mips::<span class='error' title="no member named &apos;CheriBoundedStackPseudo&apos; in namespace &apos;llvm::Mips&apos;">CheriBoundedStackPseudo</span>) {</td></tr>
<tr><th id="382">382</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOpcode() == Mips::LOADCAP || MI.isPseudo()) ? void (0) : __assert_fail (&quot;MI.getOpcode() == Mips::LOADCAP || MI.isPseudo()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSERegisterInfo.cpp&quot;, 382, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.getOpcode() == Mips::<span class='error' title="no member named &apos;LOADCAP&apos; in namespace &apos;llvm::Mips&apos;">LOADCAP</span> || MI.isPseudo());</td></tr>
<tr><th id="383">383</th><td>          <a class="local col2 ref" href="#42TmpCap" title='TmpCap' data-ref="42TmpCap">TmpCap</a> = <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="384">384</th><td>        } <b>else</b> {</td></tr>
<tr><th id="385">385</th><td>          TmpCap = RegInfo.createVirtualRegister(&amp;Mips::<span class='error' title="no member named &apos;CheriGPRRegClass&apos; in namespace &apos;llvm::Mips&apos;">CheriGPRRegClass</span>);</td></tr>
<tr><th id="386">386</th><td>        }</td></tr>
<tr><th id="387">387</th><td>        <i>// TODO: use CIncOffsetImmediate here!</i></td></tr>
<tr><th id="388">388</th><td>        <b>if</b> (<a class="local col0 ref" href="#40needsIncOffset" title='needsIncOffset' data-ref="40needsIncOffset">needsIncOffset</a>) {</td></tr>
<tr><th id="389">389</th><td>          <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>11</var>&gt;(<a class="local col8 ref" href="#28Offset" title='Offset' data-ref="28Offset">Offset</a>)) {</td></tr>
<tr><th id="390">390</th><td>            BuildMI(MBB, II, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;CIncOffsetImm&apos; in namespace &apos;llvm::Mips&apos;">CIncOffsetImm</span>), TmpCap)</td></tr>
<tr><th id="391">391</th><td>                .addReg(FrameReg, isFrameRegLoad ? RegState::Kill : <var>0</var>)</td></tr>
<tr><th id="392">392</th><td>                .addImm(Offset);</td></tr>
<tr><th id="393">393</th><td>          } <b>else</b> {</td></tr>
<tr><th id="394">394</th><td>            <em>unsigned</em> <dfn class="local col3 decl" id="43Reg" title='Reg' data-type='unsigned int' data-ref="43Reg">Reg</dfn> = <a class="local col4 ref" href="#34TII" title='TII' data-ref="34TII">TII</a>.<a class="ref" href="MipsSEInstrInfo.h.html#_ZNK4llvm15MipsSEInstrInfo13loadImmediateElRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPj" title='llvm::MipsSEInstrInfo::loadImmediate' data-ref="_ZNK4llvm15MipsSEInstrInfo13loadImmediateElRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPj">loadImmediate</a>(<a class="local col8 ref" href="#28Offset" title='Offset' data-ref="28Offset">Offset</a>, <span class='refarg'><a class="local col8 ref" href="#38MBB" title='MBB' data-ref="38MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#8II" title='II' data-ref="8II">II</a>, <a class="local col5 ref" href="#35DL" title='DL' data-ref="35DL">DL</a>, <b>nullptr</b>);</td></tr>
<tr><th id="395">395</th><td>            BuildMI(MBB, II, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;CIncOffset&apos; in namespace &apos;llvm::Mips&apos;">CIncOffset</span>), TmpCap)</td></tr>
<tr><th id="396">396</th><td>                .addReg(FrameReg, isFrameRegLoad ? RegState::Kill : <var>0</var>)</td></tr>
<tr><th id="397">397</th><td>                .addReg(Reg, RegState::Kill);</td></tr>
<tr><th id="398">398</th><td>          }</td></tr>
<tr><th id="399">399</th><td>          <a class="local col6 ref" href="#26FrameReg" title='FrameReg' data-ref="26FrameReg">FrameReg</a> = <a class="local col2 ref" href="#42TmpCap" title='TmpCap' data-ref="42TmpCap">TmpCap</a>;</td></tr>
<tr><th id="400">400</th><td>          <a class="local col7 ref" href="#27IsKill" title='IsKill' data-ref="27IsKill">IsKill</a> = <b>true</b>;</td></tr>
<tr><th id="401">401</th><td>        } <b>else</b> {</td></tr>
<tr><th id="402">402</th><td>          <em>unsigned</em> <dfn class="local col4 decl" id="44Reg" title='Reg' data-type='unsigned int' data-ref="44Reg">Reg</dfn> = <a class="local col4 ref" href="#34TII" title='TII' data-ref="34TII">TII</a>.<a class="ref" href="MipsSEInstrInfo.h.html#_ZNK4llvm15MipsSEInstrInfo13loadImmediateElRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPj" title='llvm::MipsSEInstrInfo::loadImmediate' data-ref="_ZNK4llvm15MipsSEInstrInfo13loadImmediateElRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPj">loadImmediate</a>(<a class="local col8 ref" href="#28Offset" title='Offset' data-ref="28Offset">Offset</a>, <span class='refarg'><a class="local col8 ref" href="#38MBB" title='MBB' data-ref="38MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#8II" title='II' data-ref="8II">II</a>, <a class="local col5 ref" href="#35DL" title='DL' data-ref="35DL">DL</a>, <b>nullptr</b>);</td></tr>
<tr><th id="403">403</th><td>          <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col4 ref" href="#44Reg" title='Reg' data-ref="44Reg">Reg</a>, <b>false</b>, <b>false</b>, <b>true</b>);</td></tr>
<tr><th id="404">404</th><td>        }</td></tr>
<tr><th id="405">405</th><td>        <a class="local col8 ref" href="#28Offset" title='Offset' data-ref="28Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="406">406</th><td>      }</td></tr>
<tr><th id="407">407</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#31OffsetBitSize" title='OffsetBitSize' data-ref="31OffsetBitSize">OffsetBitSize</a> &lt; <var>16</var> &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col8 ref" href="#28Offset" title='Offset' data-ref="28Offset">Offset</a>) &amp;&amp;</td></tr>
<tr><th id="408">408</th><td>        (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isIntNEjl" title='llvm::isIntN' data-ref="_ZN4llvm6isIntNEjl">isIntN</a>(<a class="local col1 ref" href="#31OffsetBitSize" title='OffsetBitSize' data-ref="31OffsetBitSize">OffsetBitSize</a>, <a class="local col8 ref" href="#28Offset" title='Offset' data-ref="28Offset">Offset</a>) ||</td></tr>
<tr><th id="409">409</th><td>         <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17OffsetToAlignmentEmm" title='llvm::OffsetToAlignment' data-ref="_ZN4llvm17OffsetToAlignmentEmm">OffsetToAlignment</a>(<a class="local col8 ref" href="#28Offset" title='Offset' data-ref="28Offset">Offset</a>, <a class="local col2 ref" href="#32OffsetAlign" title='OffsetAlign' data-ref="32OffsetAlign">OffsetAlign</a>) != <var>0</var>)) {</td></tr>
<tr><th id="410">410</th><td>      <i>// If we have an offset that needs to fit into a signed n-bit immediate</i></td></tr>
<tr><th id="411">411</th><td><i>      // (where n &lt; 16) and doesn't, but does fit into 16-bits then use an ADDiu</i></td></tr>
<tr><th id="412">412</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="45MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="45MBB">MBB</dfn> = *<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="413">413</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="46PtrRC" title='PtrRC' data-type='const llvm::TargetRegisterClass *' data-ref="46PtrRC">PtrRC</dfn> =</td></tr>
<tr><th id="414">414</th><td>          ABI.ArePtrs64bit() ? &amp;Mips::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR64RegClass</span> : &amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="415">415</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="47RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="47RegInfo">RegInfo</dfn> = <a class="local col5 ref" href="#45MBB" title='MBB' data-ref="45MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="416">416</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="48Reg" title='Reg' data-type='unsigned int' data-ref="48Reg">Reg</dfn> = <a class="local col7 ref" href="#47RegInfo" title='RegInfo' data-ref="47RegInfo">RegInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#46PtrRC" title='PtrRC' data-ref="46PtrRC">PtrRC</a>);</td></tr>
<tr><th id="417">417</th><td>      BuildMI(MBB, II, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(ABI.GetPtrAddiuOp()), Reg)</td></tr>
<tr><th id="418">418</th><td>          .addReg(FrameReg)</td></tr>
<tr><th id="419">419</th><td>          .addImm(Offset);</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>      <a class="local col6 ref" href="#26FrameReg" title='FrameReg' data-ref="26FrameReg">FrameReg</a> = <a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg">Reg</a>;</td></tr>
<tr><th id="422">422</th><td>      <a class="local col8 ref" href="#28Offset" title='Offset' data-ref="28Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="423">423</th><td>      <a class="local col7 ref" href="#27IsKill" title='IsKill' data-ref="27IsKill">IsKill</a> = <b>true</b>;</td></tr>
<tr><th id="424">424</th><td>    } <b>else</b> <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col8 ref" href="#28Offset" title='Offset' data-ref="28Offset">Offset</a>)) {</td></tr>
<tr><th id="425">425</th><td>      <i>// Otherwise split the offset into 16-bit pieces and add it in multiple</i></td></tr>
<tr><th id="426">426</th><td><i>      // instructions.</i></td></tr>
<tr><th id="427">427</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="49MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="49MBB">MBB</dfn> = *<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="428">428</th><td>      <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="50DL" title='DL' data-type='llvm::DebugLoc' data-ref="50DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col8 ref" href="#8II" title='II' data-ref="8II">II</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="429">429</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="51NewImm" title='NewImm' data-type='unsigned int' data-ref="51NewImm">NewImm</dfn> = <var>0</var>;</td></tr>
<tr><th id="430">430</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="52Reg" title='Reg' data-type='unsigned int' data-ref="52Reg">Reg</dfn> = <a class="local col4 ref" href="#34TII" title='TII' data-ref="34TII">TII</a>.<a class="ref" href="MipsSEInstrInfo.h.html#_ZNK4llvm15MipsSEInstrInfo13loadImmediateElRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPj" title='llvm::MipsSEInstrInfo::loadImmediate' data-ref="_ZNK4llvm15MipsSEInstrInfo13loadImmediateElRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPj">loadImmediate</a>(<a class="local col8 ref" href="#28Offset" title='Offset' data-ref="28Offset">Offset</a>, <span class='refarg'><a class="local col9 ref" href="#49MBB" title='MBB' data-ref="49MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#8II" title='II' data-ref="8II">II</a>, <a class="local col0 ref" href="#50DL" title='DL' data-ref="50DL">DL</a>,</td></tr>
<tr><th id="431">431</th><td>                                       <a class="local col1 ref" href="#31OffsetBitSize" title='OffsetBitSize' data-ref="31OffsetBitSize">OffsetBitSize</a> == <var>16</var> ? &amp;<a class="local col1 ref" href="#51NewImm" title='NewImm' data-ref="51NewImm">NewImm</a> : <b>nullptr</b>);</td></tr>
<tr><th id="432">432</th><td>      BuildMI(MBB, II, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(ABI.GetPtrAdduOp()), Reg).addReg(FrameReg)</td></tr>
<tr><th id="433">433</th><td>        .addReg(Reg, RegState::Kill);</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>      <a class="local col6 ref" href="#26FrameReg" title='FrameReg' data-ref="26FrameReg">FrameReg</a> = <a class="local col2 ref" href="#52Reg" title='Reg' data-ref="52Reg">Reg</a>;</td></tr>
<tr><th id="436">436</th><td>      <a class="local col8 ref" href="#28Offset" title='Offset' data-ref="28Offset">Offset</a> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend64Em" title='llvm::SignExtend64' data-ref="_ZN4llvm12SignExtend64Em">SignExtend64</a>&lt;<var>16</var>&gt;(<a class="local col1 ref" href="#51NewImm" title='NewImm' data-ref="51NewImm">NewImm</a>);</td></tr>
<tr><th id="437">437</th><td>      <a class="local col7 ref" href="#27IsKill" title='IsKill' data-ref="27IsKill">IsKill</a> = <b>true</b>;</td></tr>
<tr><th id="438">438</th><td>    }</td></tr>
<tr><th id="439">439</th><td>  }</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>  <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#29RegOpNo" title='RegOpNo' data-ref="29RegOpNo">RegOpNo</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col6 ref" href="#26FrameReg" title='FrameReg' data-ref="26FrameReg">FrameReg</a>, <b>false</b>, <b>false</b>, <a class="local col7 ref" href="#27IsKill" title='IsKill' data-ref="27IsKill">IsKill</a>);</td></tr>
<tr><th id="442">442</th><td>  <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#30ImmOpNo" title='ImmOpNo' data-ref="30ImmOpNo">ImmOpNo</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col8 ref" href="#28Offset" title='Offset' data-ref="28Offset">Offset</a>);</td></tr>
<tr><th id="443">443</th><td>}</td></tr>
<tr><th id="444">444</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
