{"vcs1":{"timestamp_begin":1731519382.668571312, "rt":1.96, "ut":0.81, "st":0.27}}
{"vcselab":{"timestamp_begin":1731519384.710786544, "rt":1.00, "ut":0.32, "st":0.13}}
{"link":{"timestamp_begin":1731519385.794581348, "rt":0.45, "ut":0.16, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731519382.011926607}
{"VCS_COMP_START_TIME": 1731519382.011926607}
{"VCS_COMP_END_TIME": 1731519388.637619333}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331848}}
{"stitch_vcselab": {"peak_mem": 231548}}
