Analysis & Synthesis report for i281_CPU
Fri Mar 19 04:40:16 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Mar 19 04:40:16 2021           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; i281_CPU                                    ;
; Top-level Entity Name              ; i281_CPU                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; i281_CPU           ; i281_CPU           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Mar 19 04:40:10 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Warning (12019): Can't analyze file -- file output_files/Serial_slow.bdf is missing
Warning (12019): Can't analyze file -- file Serial_slow.bdf is missing
Warning (12019): Can't analyze file -- file output_files/1024_Slow.bdf is missing
Warning (12019): Can't analyze file -- file Clock_divider_8_and_16.bdf is missing
Warning (12019): Can't analyze file -- file Clock_divider_1024.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file Clock_dividers.bdf
    Info (12023): Found entity 1: Clock_dividers
Warning (12019): Can't analyze file -- file Clock_divider_4_and_16.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file Clock_divider_512.bdf
    Info (12023): Found entity 1: Clock_divider_512
Warning (12019): Can't analyze file -- file output_files/Clock_divider_4_8_and_32.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file Clock_divider_4_16_and_64.bdf
    Info (12023): Found entity 1: Clock_divider_4_16_and_64
Warning (12125): Using design file i281_CPU.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: i281_CPU
Info (12127): Elaborating entity "i281_CPU" for the top level hierarchy
Warning (12125): Using design file ProgramCounter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ProgramCounter
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "ProgramCounter:inst17"
Warning (12125): Using design file Block3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Block3
Info (12128): Elaborating entity "Block3" for hierarchy "ProgramCounter:inst17|Block3:inst1"
Info (12128): Elaborating entity "Clock_dividers" for hierarchy "Clock_dividers:inst4"
Info (12128): Elaborating entity "Clock_divider_4_16_and_64" for hierarchy "Clock_dividers:inst4|Clock_divider_4_16_and_64:inst4"
Info (12128): Elaborating entity "Clock_divider_512" for hierarchy "Clock_dividers:inst4|Clock_divider_512:inst"
Warning (12125): Using design file Control_FSM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Control_FSM
Info (12128): Elaborating entity "Control_FSM" for hierarchy "Control_FSM:inst23"
Warning (275009): Pin "NOOP" not connected
Warning (275009): Pin "CARRY_FLAG" not connected
Warning (12125): Using design file ALU.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ALU
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst6"
Warning (12125): Using design file Flag_Registers.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Flag_Registers
Info (12128): Elaborating entity "Flag_Registers" for hierarchy "ALU:inst6|Flag_Registers:inst1"
Warning (12125): Using design file ALU_Flag_Calculator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ALU_Flag_Calculator
Info (12128): Elaborating entity "ALU_Flag_Calculator" for hierarchy "ALU:inst6|ALU_Flag_Calculator:inst3"
Warning (12125): Using design file 8WidWideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 8WidWideBusMux
Info (12128): Elaborating entity "8WidWideBusMux" for hierarchy "ALU:inst6|8WidWideBusMux:inst4"
Warning (12125): Using design file ShiftNoDff.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ShiftNoDff
Info (12128): Elaborating entity "ShiftNoDff" for hierarchy "ALU:inst6|ShiftNoDff:inst"
Warning (12125): Using design file 8bitAdder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 8bitAdder
Info (12128): Elaborating entity "8bitAdder" for hierarchy "ALU:inst6|8bitAdder:inst5"
Warning (12125): Using design file FullAdder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: FullAdder
Info (12128): Elaborating entity "FullAdder" for hierarchy "ALU:inst6|8bitAdder:inst5|FullAdder:inst32"
Warning (12125): Using design file 4x8BitRegisters.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 4x8BitRegisters
Info (12128): Elaborating entity "4x8BitRegisters" for hierarchy "4x8BitRegisters:inst"
Warning (12125): Using design file Registers8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Registers8bit
Info (12128): Elaborating entity "Registers8bit" for hierarchy "4x8BitRegisters:inst|Registers8bit:A"
Warning (12125): Using design file 2BitDecoderWithEnable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 2BitDecoderWithEnable
Info (12128): Elaborating entity "2BitDecoderWithEnable" for hierarchy "4x8BitRegisters:inst|2BitDecoderWithEnable:inst"
Warning (12125): Using design file 8wide4to1BusMUX.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 8wide4to1BusMUX
Info (12128): Elaborating entity "8wide4to1BusMUX" for hierarchy "4x8BitRegisters:inst|8wide4to1BusMUX:inst5"
Warning (12125): Using design file IMEM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: IMEM
Info (12128): Elaborating entity "IMEM" for hierarchy "IMEM:inst22"
Warning (12125): Using design file 16Wide4To1BusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 16Wide4To1BusMux
Info (12128): Elaborating entity "16Wide4To1BusMux" for hierarchy "IMEM:inst22|16Wide4To1BusMux:inst252"
Warning (12125): Using design file SixteenWideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SixteenWideBusMux
Info (12128): Elaborating entity "SixteenWideBusMux" for hierarchy "IMEM:inst22|16Wide4To1BusMux:inst252|SixteenWideBusMux:inst10"
Warning (12125): Using design file ReadOnly_16x16_Register_File_Low.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ReadOnly_16x16_Register_File_Low
Info (12128): Elaborating entity "ReadOnly_16x16_Register_File_Low" for hierarchy "IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2"
Warning (12125): Using design file C16to1BusMUX.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: C16to1BusMUX
Info (12128): Elaborating entity "C16to1BusMUX" for hierarchy "IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|C16to1BusMUX:inst35"
Warning (12125): Using design file Registers16bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Registers16bit
Info (12128): Elaborating entity "Registers16bit" for hierarchy "IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|Registers16bit:inst22"
Warning (12125): Using design file ONES.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ONES File: /home/aiman/Downloads/i281_CPU_Hardware/ONES.v Line: 1
Info (12128): Elaborating entity "ONES" for hierarchy "IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|ONES:inst1"
Warning (12125): Using design file 4to16DecoderWithEnable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 4to16DecoderWithEnable
Info (12128): Elaborating entity "4to16DecoderWithEnable" for hierarchy "IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|4to16DecoderWithEnable:inst37"
Warning (12125): Using design file BIOS_Hardcoded_Low.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BIOS_Hardcoded_Low File: /home/aiman/Downloads/i281_CPU_Hardware/BIOS_Hardcoded_Low.v Line: 1
Info (12128): Elaborating entity "BIOS_Hardcoded_Low" for hierarchy "IMEM:inst22|ReadOnly_16x16_Register_File_Low:inst2|BIOS_Hardcoded_Low:inst"
Warning (12125): Using design file 2to4DecoderWithEnable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 2to4DecoderWithEnable
Info (12128): Elaborating entity "2to4DecoderWithEnable" for hierarchy "IMEM:inst22|2to4DecoderWithEnable:inst7"
Warning (12125): Using design file ReadOnly_16x16_Register_File_High.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ReadOnly_16x16_Register_File_High
Info (12128): Elaborating entity "ReadOnly_16x16_Register_File_High" for hierarchy "IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251"
Warning (12125): Using design file BIOS_Hardcoded_High.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BIOS_Hardcoded_High File: /home/aiman/Downloads/i281_CPU_Hardware/BIOS_Hardcoded_High.v Line: 1
Info (12128): Elaborating entity "BIOS_Hardcoded_High" for hierarchy "IMEM:inst22|ReadOnly_16x16_Register_File_High:inst251|BIOS_Hardcoded_High:inst"
Warning (12125): Using design file IMEM_low.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: IMEM_low
Info (12128): Elaborating entity "IMEM_low" for hierarchy "IMEM:inst22|IMEM_low:inst5"
Warning (12125): Using design file User_Code_Low.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: User_Code_Low File: /home/aiman/Downloads/i281_CPU_Hardware/User_Code_Low.v Line: 1
Info (12128): Elaborating entity "User_Code_Low" for hierarchy "IMEM:inst22|IMEM_low:inst5|User_Code_Low:inst3"
Warning (12125): Using design file IMEM_high.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: IMEM_high
Info (12128): Elaborating entity "IMEM_high" for hierarchy "IMEM:inst22|IMEM_high:inst1"
Warning (12125): Using design file User_Code_High.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: User_Code_High File: /home/aiman/Downloads/i281_CPU_Hardware/User_Code_High.v Line: 1
Info (12128): Elaborating entity "User_Code_High" for hierarchy "IMEM:inst22|IMEM_high:inst1|User_Code_High:inst"
Warning (12125): Using design file Opcode_Decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Opcode_Decoder
Info (12128): Elaborating entity "Opcode_Decoder" for hierarchy "Opcode_Decoder:inst1"
Warning (12125): Using design file 1to2DecoderWithEnable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 1to2DecoderWithEnable
Info (12128): Elaborating entity "1to2DecoderWithEnable" for hierarchy "Opcode_Decoder:inst1|1to2DecoderWithEnable:inst6"
Warning (12125): Using design file 6WideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 6WideBusMux
Info (12128): Elaborating entity "6WideBusMux" for hierarchy "6WideBusMux:Program_Counter_Multiplexer"
Warning (275011): Block or symbol "Block3" of instance "inst5" overlaps another block or symbol
Warning (12125): Using design file 6bitAdder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 6bitAdder
Info (12128): Elaborating entity "6bitAdder" for hierarchy "6bitAdder:Program_Counter_Increment_By_1"
Warning (12125): Using design file Video_Card.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Video_Card
Info (12128): Elaborating entity "Video_Card" for hierarchy "Video_Card:inst7"
Warning (12125): Using design file 7WidWideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 7WidWideBusMux
Info (12128): Elaborating entity "7WidWideBusMux" for hierarchy "Video_Card:inst7|7WidWideBusMux:inst43"
Warning (275011): Block or symbol "BusNot" of instance "inst1" overlaps another block or symbol
Warning (12125): Using design file BusNot.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BusNot
Info (12128): Elaborating entity "BusNot" for hierarchy "Video_Card:inst7|7WidWideBusMux:inst43|BusNot:inst1"
Warning (12125): Using design file seven_seg_decoder_BUSOUT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: seven_seg_decoder_BUSOUT File: /home/aiman/Downloads/i281_CPU_Hardware/seven_seg_decoder_BUSOUT.v Line: 1
Info (12128): Elaborating entity "seven_seg_decoder_BUSOUT" for hierarchy "Video_Card:inst7|seven_seg_decoder_BUSOUT:inst2"
Warning (12125): Using design file 4WideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 4WideBusMux
Info (12128): Elaborating entity "4WideBusMux" for hierarchy "Video_Card:inst7|4WideBusMux:inst37"
Error (12006): Node instance "inst8" instantiates undefined entity "DMEM". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP.
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 52 warnings
    Error: Peak virtual memory: 375 megabytes
    Error: Processing ended: Fri Mar 19 04:40:16 2021
    Error: Elapsed time: 00:00:06
    Error: Total CPU time (on all processors): 00:00:17


