<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="kgprisc.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Single_Cycle_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Single_Cycle_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Single_Cycle_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Single_Cycle_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/KGPRISC.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/KGPRISC.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/KGPRISC.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/KGPRISC.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/KGPRISC.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/KGPRISC.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/KGPRISC.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_RESPONSE" xil_pn:name="ipcore_dir/coregen.rsp"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/kgpriscmemory.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/kgpriscmemory.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/kgpriscmemory.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/kgpriscmemory.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/kgpriscmemory.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/kgpriscmemory.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/kgpriscmemory.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1541240908" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1541240908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541240909" xil_pn:in_ck="-727060767505604888" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1541240908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Single_Cycle.v"/>
      <outfile xil_pn:name="Single_Cycle_test.v"/>
      <outfile xil_pn:name="adder.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alu_logic.v"/>
      <outfile xil_pn:name="alu_logic_test.v"/>
      <outfile xil_pn:name="alu_test.v"/>
      <outfile xil_pn:name="control_file.v"/>
      <outfile xil_pn:name="control_file_test.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="half_adder.v"/>
      <outfile xil_pn:name="next_address.v"/>
      <outfile xil_pn:name="next_address_test.v"/>
      <outfile xil_pn:name="reg_file.v"/>
    </transform>
    <transform xil_pn:end_ts="1541241329" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7603295163821871751" xil_pn:start_ts="1541241329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541241329" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5901814901115535423" xil_pn:start_ts="1541241329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541240909" xil_pn:in_ck="467074483129154605" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5146835203725108769" xil_pn:start_ts="1541240909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/KGPRISC.ngc"/>
      <outfile xil_pn:name="ipcore_dir/KGPRISC.v"/>
      <outfile xil_pn:name="ipcore_dir/kgpriscmemory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/kgpriscmemory.v"/>
    </transform>
    <transform xil_pn:end_ts="1541240909" xil_pn:in_ck="-2222534317281041459" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1541240909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Single_Cycle.v"/>
      <outfile xil_pn:name="Single_Cycle_test.v"/>
      <outfile xil_pn:name="adder.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alu_logic.v"/>
      <outfile xil_pn:name="alu_logic_test.v"/>
      <outfile xil_pn:name="alu_test.v"/>
      <outfile xil_pn:name="control_file.v"/>
      <outfile xil_pn:name="control_file_test.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="half_adder.v"/>
      <outfile xil_pn:name="ipcore_dir/KGPRISC.v"/>
      <outfile xil_pn:name="ipcore_dir/kgpriscmemory.v"/>
      <outfile xil_pn:name="next_address.v"/>
      <outfile xil_pn:name="next_address_test.v"/>
      <outfile xil_pn:name="reg_file.v"/>
    </transform>
    <transform xil_pn:end_ts="1541241333" xil_pn:in_ck="-2222534317281041459" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3746997118602000266" xil_pn:start_ts="1541241329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Single_Cycle_test_beh.prj"/>
      <outfile xil_pn:name="Single_Cycle_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1541329943" xil_pn:in_ck="4520356864786007103" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2894143988578462829" xil_pn:start_ts="1541329940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Single_Cycle_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
