// Seed: 3367908996
module module_0;
  wire id_1, id_2;
  wire id_3;
  generate
    wire id_4 = id_3;
  endgenerate
  wire id_5;
endmodule
module module_1;
  wire id_2;
  module_0 modCall_1 ();
  wire id_3;
  logic [7:0][1] id_4 = id_1[(1)];
endmodule
module module_2 (
    output supply0 id_0,
    input supply0 id_1,
    output wire id_2,
    input uwire id_3
);
  always_comb
    if ({id_3, -1}) $display;
    else;
  module_0 modCall_1 ();
  id_5(
      -1, 1'h0, id_0, id_3
  );
endmodule
