

================================================================
== Vitis HLS Report for 'AddRoundKey'
================================================================
* Date:           Thu Apr 17 13:41:47 2025

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        aes_full
* Solution:       full (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   17|   17|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    297|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    462|    -|
|Register         |        -|    -|     169|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     169|    759|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln148_10_fu_557_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln148_11_fu_572_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln148_12_fu_582_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln148_13_fu_598_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln148_14_fu_608_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln148_1_fu_462_p2   |         +|   0|  0|  15|           8|           2|
    |add_ln148_2_fu_472_p2   |         +|   0|  0|  15|           8|           2|
    |add_ln148_3_fu_482_p2   |         +|   0|  0|  15|           8|           3|
    |add_ln148_4_fu_492_p2   |         +|   0|  0|  15|           8|           3|
    |add_ln148_5_fu_502_p2   |         +|   0|  0|  15|           8|           3|
    |add_ln148_6_fu_512_p2   |         +|   0|  0|  15|           8|           3|
    |add_ln148_7_fu_522_p2   |         +|   0|  0|  15|           8|           4|
    |add_ln148_8_fu_532_p2   |         +|   0|  0|  15|           8|           4|
    |add_ln148_9_fu_547_p2   |         +|   0|  0|  15|           8|           4|
    |add_ln148_fu_452_p2     |         +|   0|  0|  15|           8|           1|
    |grp_fu_398_p2           |       xor|   0|  0|   8|           8|           8|
    |grp_fu_404_p2           |       xor|   0|  0|   8|           8|           8|
    |grp_fu_410_p2           |       xor|   0|  0|   8|           8|           8|
    |grp_fu_416_p2           |       xor|   0|  0|   8|           8|           8|
    |xor_ln148_11_fu_567_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln148_13_fu_592_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln148_15_fu_618_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln148_9_fu_542_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln148_fu_446_p2     |       xor|   0|  0|   8|           8|           8|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 297|         192|         121|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  87|         18|    1|         18|
    |expandedKey_address0  |  81|         17|    8|        136|
    |reg_378               |   9|          2|    8|         16|
    |reg_383               |   9|          2|    8|         16|
    |reg_388               |   9|          2|    8|         16|
    |reg_393               |   9|          2|    8|         16|
    |state_address0        |  81|         17|    4|         68|
    |state_address1        |  81|         17|    4|         68|
    |state_d0              |  48|          9|    8|         72|
    |state_d1              |  48|          9|    8|         72|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 462|         95|   65|        498|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  17|   0|   17|          0|
    |reg_378                |   8|   0|    8|          0|
    |reg_383                |   8|   0|    8|          0|
    |reg_388                |   8|   0|    8|          0|
    |reg_393                |   8|   0|    8|          0|
    |reg_423                |   8|   0|    8|          0|
    |reg_429                |   8|   0|    8|          0|
    |reg_435                |   8|   0|    8|          0|
    |roundKey_read_reg_624  |   8|   0|    8|          0|
    |state_load_91_reg_738  |   8|   0|    8|          0|
    |state_load_93_reg_758  |   8|   0|    8|          0|
    |state_load_95_reg_783  |   8|   0|    8|          0|
    |state_load_97_reg_810  |   8|   0|    8|          0|
    |xor_ln148_11_reg_835   |   8|   0|    8|          0|
    |xor_ln148_2_reg_693    |   8|   0|    8|          0|
    |xor_ln148_4_reg_728    |   8|   0|    8|          0|
    |xor_ln148_6_reg_773    |   8|   0|    8|          0|
    |xor_ln148_7_reg_800    |   8|   0|    8|          0|
    |xor_ln148_9_reg_820    |   8|   0|    8|          0|
    |xor_ln148_reg_658      |   8|   0|    8|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 169|   0|  169|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|   AddRoundKey|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|   AddRoundKey|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|   AddRoundKey|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|   AddRoundKey|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|   AddRoundKey|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|   AddRoundKey|  return value|
|ap_ce                 |   in|    1|  ap_ctrl_hs|   AddRoundKey|  return value|
|state_address0        |  out|    4|   ap_memory|         state|         array|
|state_ce0             |  out|    1|   ap_memory|         state|         array|
|state_we0             |  out|    1|   ap_memory|         state|         array|
|state_d0              |  out|    8|   ap_memory|         state|         array|
|state_q0              |   in|    8|   ap_memory|         state|         array|
|state_address1        |  out|    4|   ap_memory|         state|         array|
|state_ce1             |  out|    1|   ap_memory|         state|         array|
|state_we1             |  out|    1|   ap_memory|         state|         array|
|state_d1              |  out|    8|   ap_memory|         state|         array|
|state_q1              |   in|    8|   ap_memory|         state|         array|
|expandedKey_address0  |  out|    8|   ap_memory|   expandedKey|         array|
|expandedKey_ce0       |  out|    1|   ap_memory|   expandedKey|         array|
|expandedKey_q0        |   in|    8|   ap_memory|   expandedKey|         array|
|roundKey              |   in|    8|     ap_none|      roundKey|        scalar|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 17, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 17, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%roundKey_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %roundKey"   --->   Operation 18 'read' 'roundKey_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%roundKey_cast = zext i8 %roundKey_read"   --->   Operation 19 'zext' 'roundKey_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 0" [source/AESfunctions.cpp:144]   --->   Operation 20 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%expandedKey_addr = getelementptr i8 %expandedKey, i64 0, i64 %roundKey_cast" [source/AESfunctions.cpp:148]   --->   Operation 21 'getelementptr' 'expandedKey_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%expandedKey_load = load i8 %expandedKey_addr" [source/AESfunctions.cpp:148]   --->   Operation 22 'load' 'expandedKey_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [source/AESfunctions.cpp:148]   --->   Operation 23 'load' 'state_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%state_addr_83 = getelementptr i8 %state, i64 0, i64 1" [source/AESfunctions.cpp:148]   --->   Operation 24 'getelementptr' 'state_addr_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%state_load_83 = load i4 %state_addr_83" [source/AESfunctions.cpp:148]   --->   Operation 25 'load' 'state_load_83' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%expandedKey_load = load i8 %expandedKey_addr" [source/AESfunctions.cpp:148]   --->   Operation 26 'load' 'expandedKey_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 27 [1/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [source/AESfunctions.cpp:148]   --->   Operation 27 'load' 'state_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 28 [1/1] (0.99ns)   --->   "%xor_ln148 = xor i8 %state_load, i8 %expandedKey_load" [source/AESfunctions.cpp:148]   --->   Operation 28 'xor' 'xor_ln148' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.91ns)   --->   "%add_ln148 = add i8 %roundKey_read, i8 1" [source/AESfunctions.cpp:148]   --->   Operation 29 'add' 'add_ln148' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i8 %add_ln148" [source/AESfunctions.cpp:148]   --->   Operation 30 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%expandedKey_addr_1 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148" [source/AESfunctions.cpp:148]   --->   Operation 31 'getelementptr' 'expandedKey_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (3.25ns)   --->   "%expandedKey_load_1 = load i8 %expandedKey_addr_1" [source/AESfunctions.cpp:148]   --->   Operation 32 'load' 'expandedKey_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 33 [1/2] (2.32ns)   --->   "%state_load_83 = load i4 %state_addr_83" [source/AESfunctions.cpp:148]   --->   Operation 33 'load' 'state_load_83' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%state_addr_84 = getelementptr i8 %state, i64 0, i64 2" [source/AESfunctions.cpp:148]   --->   Operation 34 'getelementptr' 'state_addr_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.32ns)   --->   "%state_load_84 = load i4 %state_addr_84" [source/AESfunctions.cpp:148]   --->   Operation 35 'load' 'state_load_84' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%state_addr_85 = getelementptr i8 %state, i64 0, i64 3" [source/AESfunctions.cpp:148]   --->   Operation 36 'getelementptr' 'state_addr_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.32ns)   --->   "%state_load_85 = load i4 %state_addr_85" [source/AESfunctions.cpp:148]   --->   Operation 37 'load' 'state_load_85' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 38 [1/2] (3.25ns)   --->   "%expandedKey_load_1 = load i8 %expandedKey_addr_1" [source/AESfunctions.cpp:148]   --->   Operation 38 'load' 'expandedKey_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 39 [1/1] (0.99ns)   --->   "%xor_ln148_1 = xor i8 %state_load_83, i8 %expandedKey_load_1" [source/AESfunctions.cpp:148]   --->   Operation 39 'xor' 'xor_ln148_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.91ns)   --->   "%add_ln148_1 = add i8 %roundKey_read, i8 2" [source/AESfunctions.cpp:148]   --->   Operation 40 'add' 'add_ln148_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln148_1 = zext i8 %add_ln148_1" [source/AESfunctions.cpp:148]   --->   Operation 41 'zext' 'zext_ln148_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%expandedKey_addr_2 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_1" [source/AESfunctions.cpp:148]   --->   Operation 42 'getelementptr' 'expandedKey_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%expandedKey_load_2 = load i8 %expandedKey_addr_2" [source/AESfunctions.cpp:148]   --->   Operation 43 'load' 'expandedKey_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 44 [1/2] (2.32ns)   --->   "%state_load_84 = load i4 %state_addr_84" [source/AESfunctions.cpp:148]   --->   Operation 44 'load' 'state_load_84' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 45 [1/2] (2.32ns)   --->   "%state_load_85 = load i4 %state_addr_85" [source/AESfunctions.cpp:148]   --->   Operation 45 'load' 'state_load_85' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%state_addr_86 = getelementptr i8 %state, i64 0, i64 4" [source/AESfunctions.cpp:148]   --->   Operation 46 'getelementptr' 'state_addr_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (2.32ns)   --->   "%state_load_86 = load i4 %state_addr_86" [source/AESfunctions.cpp:148]   --->   Operation 47 'load' 'state_load_86' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%state_addr_87 = getelementptr i8 %state, i64 0, i64 5" [source/AESfunctions.cpp:148]   --->   Operation 48 'getelementptr' 'state_addr_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (2.32ns)   --->   "%state_load_87 = load i4 %state_addr_87" [source/AESfunctions.cpp:148]   --->   Operation 49 'load' 'state_load_87' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 5.16>
ST_4 : Operation 50 [1/2] (3.25ns)   --->   "%expandedKey_load_2 = load i8 %expandedKey_addr_2" [source/AESfunctions.cpp:148]   --->   Operation 50 'load' 'expandedKey_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 51 [1/1] (0.99ns)   --->   "%xor_ln148_2 = xor i8 %state_load_84, i8 %expandedKey_load_2" [source/AESfunctions.cpp:148]   --->   Operation 51 'xor' 'xor_ln148_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.91ns)   --->   "%add_ln148_2 = add i8 %roundKey_read, i8 3" [source/AESfunctions.cpp:148]   --->   Operation 52 'add' 'add_ln148_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln148_2 = zext i8 %add_ln148_2" [source/AESfunctions.cpp:148]   --->   Operation 53 'zext' 'zext_ln148_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%expandedKey_addr_3 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_2" [source/AESfunctions.cpp:148]   --->   Operation 54 'getelementptr' 'expandedKey_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (3.25ns)   --->   "%expandedKey_load_3 = load i8 %expandedKey_addr_3" [source/AESfunctions.cpp:148]   --->   Operation 55 'load' 'expandedKey_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 56 [1/2] (2.32ns)   --->   "%state_load_86 = load i4 %state_addr_86" [source/AESfunctions.cpp:148]   --->   Operation 56 'load' 'state_load_86' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 57 [1/2] (2.32ns)   --->   "%state_load_87 = load i4 %state_addr_87" [source/AESfunctions.cpp:148]   --->   Operation 57 'load' 'state_load_87' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%state_addr_88 = getelementptr i8 %state, i64 0, i64 6" [source/AESfunctions.cpp:148]   --->   Operation 58 'getelementptr' 'state_addr_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (2.32ns)   --->   "%state_load_88 = load i4 %state_addr_88" [source/AESfunctions.cpp:148]   --->   Operation 59 'load' 'state_load_88' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%state_addr_89 = getelementptr i8 %state, i64 0, i64 7" [source/AESfunctions.cpp:148]   --->   Operation 60 'getelementptr' 'state_addr_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (2.32ns)   --->   "%state_load_89 = load i4 %state_addr_89" [source/AESfunctions.cpp:148]   --->   Operation 61 'load' 'state_load_89' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 5.16>
ST_5 : Operation 62 [1/2] (3.25ns)   --->   "%expandedKey_load_3 = load i8 %expandedKey_addr_3" [source/AESfunctions.cpp:148]   --->   Operation 62 'load' 'expandedKey_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 63 [1/1] (0.99ns)   --->   "%xor_ln148_3 = xor i8 %state_load_85, i8 %expandedKey_load_3" [source/AESfunctions.cpp:148]   --->   Operation 63 'xor' 'xor_ln148_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.91ns)   --->   "%add_ln148_3 = add i8 %roundKey_read, i8 4" [source/AESfunctions.cpp:148]   --->   Operation 64 'add' 'add_ln148_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln148_3 = zext i8 %add_ln148_3" [source/AESfunctions.cpp:148]   --->   Operation 65 'zext' 'zext_ln148_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%expandedKey_addr_4 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_3" [source/AESfunctions.cpp:148]   --->   Operation 66 'getelementptr' 'expandedKey_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (3.25ns)   --->   "%expandedKey_load_4 = load i8 %expandedKey_addr_4" [source/AESfunctions.cpp:148]   --->   Operation 67 'load' 'expandedKey_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 68 [1/2] (2.32ns)   --->   "%state_load_88 = load i4 %state_addr_88" [source/AESfunctions.cpp:148]   --->   Operation 68 'load' 'state_load_88' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 69 [1/2] (2.32ns)   --->   "%state_load_89 = load i4 %state_addr_89" [source/AESfunctions.cpp:148]   --->   Operation 69 'load' 'state_load_89' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%state_addr_90 = getelementptr i8 %state, i64 0, i64 8" [source/AESfunctions.cpp:148]   --->   Operation 70 'getelementptr' 'state_addr_90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (2.32ns)   --->   "%state_load_90 = load i4 %state_addr_90" [source/AESfunctions.cpp:148]   --->   Operation 71 'load' 'state_load_90' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%state_addr_91 = getelementptr i8 %state, i64 0, i64 9" [source/AESfunctions.cpp:148]   --->   Operation 72 'getelementptr' 'state_addr_91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (2.32ns)   --->   "%state_load_91 = load i4 %state_addr_91" [source/AESfunctions.cpp:148]   --->   Operation 73 'load' 'state_load_91' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 5.16>
ST_6 : Operation 74 [1/2] (3.25ns)   --->   "%expandedKey_load_4 = load i8 %expandedKey_addr_4" [source/AESfunctions.cpp:148]   --->   Operation 74 'load' 'expandedKey_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 75 [1/1] (0.99ns)   --->   "%xor_ln148_4 = xor i8 %state_load_86, i8 %expandedKey_load_4" [source/AESfunctions.cpp:148]   --->   Operation 75 'xor' 'xor_ln148_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (1.91ns)   --->   "%add_ln148_4 = add i8 %roundKey_read, i8 5" [source/AESfunctions.cpp:148]   --->   Operation 76 'add' 'add_ln148_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln148_4 = zext i8 %add_ln148_4" [source/AESfunctions.cpp:148]   --->   Operation 77 'zext' 'zext_ln148_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%expandedKey_addr_5 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_4" [source/AESfunctions.cpp:148]   --->   Operation 78 'getelementptr' 'expandedKey_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [2/2] (3.25ns)   --->   "%expandedKey_load_5 = load i8 %expandedKey_addr_5" [source/AESfunctions.cpp:148]   --->   Operation 79 'load' 'expandedKey_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 80 [1/2] (2.32ns)   --->   "%state_load_90 = load i4 %state_addr_90" [source/AESfunctions.cpp:148]   --->   Operation 80 'load' 'state_load_90' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 81 [1/2] (2.32ns)   --->   "%state_load_91 = load i4 %state_addr_91" [source/AESfunctions.cpp:148]   --->   Operation 81 'load' 'state_load_91' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%state_addr_92 = getelementptr i8 %state, i64 0, i64 10" [source/AESfunctions.cpp:148]   --->   Operation 82 'getelementptr' 'state_addr_92' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [2/2] (2.32ns)   --->   "%state_load_92 = load i4 %state_addr_92" [source/AESfunctions.cpp:148]   --->   Operation 83 'load' 'state_load_92' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%state_addr_93 = getelementptr i8 %state, i64 0, i64 11" [source/AESfunctions.cpp:148]   --->   Operation 84 'getelementptr' 'state_addr_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [2/2] (2.32ns)   --->   "%state_load_93 = load i4 %state_addr_93" [source/AESfunctions.cpp:148]   --->   Operation 85 'load' 'state_load_93' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 5.16>
ST_7 : Operation 86 [1/2] (3.25ns)   --->   "%expandedKey_load_5 = load i8 %expandedKey_addr_5" [source/AESfunctions.cpp:148]   --->   Operation 86 'load' 'expandedKey_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 87 [1/1] (0.99ns)   --->   "%xor_ln148_5 = xor i8 %state_load_87, i8 %expandedKey_load_5" [source/AESfunctions.cpp:148]   --->   Operation 87 'xor' 'xor_ln148_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (1.91ns)   --->   "%add_ln148_5 = add i8 %roundKey_read, i8 6" [source/AESfunctions.cpp:148]   --->   Operation 88 'add' 'add_ln148_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln148_5 = zext i8 %add_ln148_5" [source/AESfunctions.cpp:148]   --->   Operation 89 'zext' 'zext_ln148_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%expandedKey_addr_6 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_5" [source/AESfunctions.cpp:148]   --->   Operation 90 'getelementptr' 'expandedKey_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (3.25ns)   --->   "%expandedKey_load_6 = load i8 %expandedKey_addr_6" [source/AESfunctions.cpp:148]   --->   Operation 91 'load' 'expandedKey_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 92 [1/2] (2.32ns)   --->   "%state_load_92 = load i4 %state_addr_92" [source/AESfunctions.cpp:148]   --->   Operation 92 'load' 'state_load_92' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 93 [1/2] (2.32ns)   --->   "%state_load_93 = load i4 %state_addr_93" [source/AESfunctions.cpp:148]   --->   Operation 93 'load' 'state_load_93' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%state_addr_94 = getelementptr i8 %state, i64 0, i64 12" [source/AESfunctions.cpp:148]   --->   Operation 94 'getelementptr' 'state_addr_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [2/2] (2.32ns)   --->   "%state_load_94 = load i4 %state_addr_94" [source/AESfunctions.cpp:148]   --->   Operation 95 'load' 'state_load_94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%state_addr_95 = getelementptr i8 %state, i64 0, i64 13" [source/AESfunctions.cpp:148]   --->   Operation 96 'getelementptr' 'state_addr_95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [2/2] (2.32ns)   --->   "%state_load_95 = load i4 %state_addr_95" [source/AESfunctions.cpp:148]   --->   Operation 97 'load' 'state_load_95' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 5.16>
ST_8 : Operation 98 [1/2] (3.25ns)   --->   "%expandedKey_load_6 = load i8 %expandedKey_addr_6" [source/AESfunctions.cpp:148]   --->   Operation 98 'load' 'expandedKey_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 99 [1/1] (0.99ns)   --->   "%xor_ln148_6 = xor i8 %state_load_88, i8 %expandedKey_load_6" [source/AESfunctions.cpp:148]   --->   Operation 99 'xor' 'xor_ln148_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (1.91ns)   --->   "%add_ln148_6 = add i8 %roundKey_read, i8 7" [source/AESfunctions.cpp:148]   --->   Operation 100 'add' 'add_ln148_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln148_6 = zext i8 %add_ln148_6" [source/AESfunctions.cpp:148]   --->   Operation 101 'zext' 'zext_ln148_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%expandedKey_addr_7 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_6" [source/AESfunctions.cpp:148]   --->   Operation 102 'getelementptr' 'expandedKey_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [2/2] (3.25ns)   --->   "%expandedKey_load_7 = load i8 %expandedKey_addr_7" [source/AESfunctions.cpp:148]   --->   Operation 103 'load' 'expandedKey_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 104 [1/2] (2.32ns)   --->   "%state_load_94 = load i4 %state_addr_94" [source/AESfunctions.cpp:148]   --->   Operation 104 'load' 'state_load_94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 105 [1/2] (2.32ns)   --->   "%state_load_95 = load i4 %state_addr_95" [source/AESfunctions.cpp:148]   --->   Operation 105 'load' 'state_load_95' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%state_addr_96 = getelementptr i8 %state, i64 0, i64 14" [source/AESfunctions.cpp:148]   --->   Operation 106 'getelementptr' 'state_addr_96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [2/2] (2.32ns)   --->   "%state_load_96 = load i4 %state_addr_96" [source/AESfunctions.cpp:148]   --->   Operation 107 'load' 'state_load_96' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%state_addr_97 = getelementptr i8 %state, i64 0, i64 15" [source/AESfunctions.cpp:148]   --->   Operation 108 'getelementptr' 'state_addr_97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [2/2] (2.32ns)   --->   "%state_load_97 = load i4 %state_addr_97" [source/AESfunctions.cpp:148]   --->   Operation 109 'load' 'state_load_97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 5.16>
ST_9 : Operation 110 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148, i4 %state_addr" [source/AESfunctions.cpp:148]   --->   Operation 110 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_1, i4 %state_addr_83" [source/AESfunctions.cpp:148]   --->   Operation 111 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 112 [1/2] (3.25ns)   --->   "%expandedKey_load_7 = load i8 %expandedKey_addr_7" [source/AESfunctions.cpp:148]   --->   Operation 112 'load' 'expandedKey_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 113 [1/1] (0.99ns)   --->   "%xor_ln148_7 = xor i8 %state_load_89, i8 %expandedKey_load_7" [source/AESfunctions.cpp:148]   --->   Operation 113 'xor' 'xor_ln148_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (1.91ns)   --->   "%add_ln148_7 = add i8 %roundKey_read, i8 8" [source/AESfunctions.cpp:148]   --->   Operation 114 'add' 'add_ln148_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln148_7 = zext i8 %add_ln148_7" [source/AESfunctions.cpp:148]   --->   Operation 115 'zext' 'zext_ln148_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%expandedKey_addr_8 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_7" [source/AESfunctions.cpp:148]   --->   Operation 116 'getelementptr' 'expandedKey_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [2/2] (3.25ns)   --->   "%expandedKey_load_8 = load i8 %expandedKey_addr_8" [source/AESfunctions.cpp:148]   --->   Operation 117 'load' 'expandedKey_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 118 [1/2] (2.32ns)   --->   "%state_load_96 = load i4 %state_addr_96" [source/AESfunctions.cpp:148]   --->   Operation 118 'load' 'state_load_96' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 119 [1/2] (2.32ns)   --->   "%state_load_97 = load i4 %state_addr_97" [source/AESfunctions.cpp:148]   --->   Operation 119 'load' 'state_load_97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 5.16>
ST_10 : Operation 120 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_2, i4 %state_addr_84" [source/AESfunctions.cpp:148]   --->   Operation 120 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_3, i4 %state_addr_85" [source/AESfunctions.cpp:148]   --->   Operation 121 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 122 [1/2] (3.25ns)   --->   "%expandedKey_load_8 = load i8 %expandedKey_addr_8" [source/AESfunctions.cpp:148]   --->   Operation 122 'load' 'expandedKey_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_10 : Operation 123 [1/1] (0.99ns)   --->   "%xor_ln148_8 = xor i8 %state_load_90, i8 %expandedKey_load_8" [source/AESfunctions.cpp:148]   --->   Operation 123 'xor' 'xor_ln148_8' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (1.91ns)   --->   "%add_ln148_8 = add i8 %roundKey_read, i8 9" [source/AESfunctions.cpp:148]   --->   Operation 124 'add' 'add_ln148_8' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln148_8 = zext i8 %add_ln148_8" [source/AESfunctions.cpp:148]   --->   Operation 125 'zext' 'zext_ln148_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%expandedKey_addr_9 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_8" [source/AESfunctions.cpp:148]   --->   Operation 126 'getelementptr' 'expandedKey_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [2/2] (3.25ns)   --->   "%expandedKey_load_9 = load i8 %expandedKey_addr_9" [source/AESfunctions.cpp:148]   --->   Operation 127 'load' 'expandedKey_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>

State 11 <SV = 10> <Delay = 5.16>
ST_11 : Operation 128 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_4, i4 %state_addr_86" [source/AESfunctions.cpp:148]   --->   Operation 128 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 129 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_5, i4 %state_addr_87" [source/AESfunctions.cpp:148]   --->   Operation 129 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 130 [1/2] (3.25ns)   --->   "%expandedKey_load_9 = load i8 %expandedKey_addr_9" [source/AESfunctions.cpp:148]   --->   Operation 130 'load' 'expandedKey_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_11 : Operation 131 [1/1] (0.99ns)   --->   "%xor_ln148_9 = xor i8 %state_load_91, i8 %expandedKey_load_9" [source/AESfunctions.cpp:148]   --->   Operation 131 'xor' 'xor_ln148_9' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (1.91ns)   --->   "%add_ln148_9 = add i8 %roundKey_read, i8 10" [source/AESfunctions.cpp:148]   --->   Operation 132 'add' 'add_ln148_9' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln148_9 = zext i8 %add_ln148_9" [source/AESfunctions.cpp:148]   --->   Operation 133 'zext' 'zext_ln148_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%expandedKey_addr_10 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_9" [source/AESfunctions.cpp:148]   --->   Operation 134 'getelementptr' 'expandedKey_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [2/2] (3.25ns)   --->   "%expandedKey_load_10 = load i8 %expandedKey_addr_10" [source/AESfunctions.cpp:148]   --->   Operation 135 'load' 'expandedKey_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>

State 12 <SV = 11> <Delay = 5.16>
ST_12 : Operation 136 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_6, i4 %state_addr_88" [source/AESfunctions.cpp:148]   --->   Operation 136 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 137 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_7, i4 %state_addr_89" [source/AESfunctions.cpp:148]   --->   Operation 137 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 138 [1/2] (3.25ns)   --->   "%expandedKey_load_10 = load i8 %expandedKey_addr_10" [source/AESfunctions.cpp:148]   --->   Operation 138 'load' 'expandedKey_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_12 : Operation 139 [1/1] (0.99ns)   --->   "%xor_ln148_10 = xor i8 %state_load_92, i8 %expandedKey_load_10" [source/AESfunctions.cpp:148]   --->   Operation 139 'xor' 'xor_ln148_10' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (1.91ns)   --->   "%add_ln148_10 = add i8 %roundKey_read, i8 11" [source/AESfunctions.cpp:148]   --->   Operation 140 'add' 'add_ln148_10' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln148_10 = zext i8 %add_ln148_10" [source/AESfunctions.cpp:148]   --->   Operation 141 'zext' 'zext_ln148_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%expandedKey_addr_11 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_10" [source/AESfunctions.cpp:148]   --->   Operation 142 'getelementptr' 'expandedKey_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [2/2] (3.25ns)   --->   "%expandedKey_load_11 = load i8 %expandedKey_addr_11" [source/AESfunctions.cpp:148]   --->   Operation 143 'load' 'expandedKey_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>

State 13 <SV = 12> <Delay = 5.16>
ST_13 : Operation 144 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_8, i4 %state_addr_90" [source/AESfunctions.cpp:148]   --->   Operation 144 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 145 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_9, i4 %state_addr_91" [source/AESfunctions.cpp:148]   --->   Operation 145 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 146 [1/2] (3.25ns)   --->   "%expandedKey_load_11 = load i8 %expandedKey_addr_11" [source/AESfunctions.cpp:148]   --->   Operation 146 'load' 'expandedKey_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_13 : Operation 147 [1/1] (0.99ns)   --->   "%xor_ln148_11 = xor i8 %state_load_93, i8 %expandedKey_load_11" [source/AESfunctions.cpp:148]   --->   Operation 147 'xor' 'xor_ln148_11' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (1.91ns)   --->   "%add_ln148_11 = add i8 %roundKey_read, i8 12" [source/AESfunctions.cpp:148]   --->   Operation 148 'add' 'add_ln148_11' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln148_11 = zext i8 %add_ln148_11" [source/AESfunctions.cpp:148]   --->   Operation 149 'zext' 'zext_ln148_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%expandedKey_addr_12 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_11" [source/AESfunctions.cpp:148]   --->   Operation 150 'getelementptr' 'expandedKey_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [2/2] (3.25ns)   --->   "%expandedKey_load_12 = load i8 %expandedKey_addr_12" [source/AESfunctions.cpp:148]   --->   Operation 151 'load' 'expandedKey_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>

State 14 <SV = 13> <Delay = 5.16>
ST_14 : Operation 152 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_10, i4 %state_addr_92" [source/AESfunctions.cpp:148]   --->   Operation 152 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 153 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_11, i4 %state_addr_93" [source/AESfunctions.cpp:148]   --->   Operation 153 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 154 [1/2] (3.25ns)   --->   "%expandedKey_load_12 = load i8 %expandedKey_addr_12" [source/AESfunctions.cpp:148]   --->   Operation 154 'load' 'expandedKey_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_14 : Operation 155 [1/1] (0.99ns)   --->   "%xor_ln148_12 = xor i8 %state_load_94, i8 %expandedKey_load_12" [source/AESfunctions.cpp:148]   --->   Operation 155 'xor' 'xor_ln148_12' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [1/1] (1.91ns)   --->   "%add_ln148_12 = add i8 %roundKey_read, i8 13" [source/AESfunctions.cpp:148]   --->   Operation 156 'add' 'add_ln148_12' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln148_12 = zext i8 %add_ln148_12" [source/AESfunctions.cpp:148]   --->   Operation 157 'zext' 'zext_ln148_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%expandedKey_addr_13 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_12" [source/AESfunctions.cpp:148]   --->   Operation 158 'getelementptr' 'expandedKey_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [2/2] (3.25ns)   --->   "%expandedKey_load_13 = load i8 %expandedKey_addr_13" [source/AESfunctions.cpp:148]   --->   Operation 159 'load' 'expandedKey_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>

State 15 <SV = 14> <Delay = 6.56>
ST_15 : Operation 160 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_12, i4 %state_addr_94" [source/AESfunctions.cpp:148]   --->   Operation 160 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 161 [1/2] (3.25ns)   --->   "%expandedKey_load_13 = load i8 %expandedKey_addr_13" [source/AESfunctions.cpp:148]   --->   Operation 161 'load' 'expandedKey_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_15 : Operation 162 [1/1] (0.99ns)   --->   "%xor_ln148_13 = xor i8 %state_load_95, i8 %expandedKey_load_13" [source/AESfunctions.cpp:148]   --->   Operation 162 'xor' 'xor_ln148_13' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_13, i4 %state_addr_95" [source/AESfunctions.cpp:148]   --->   Operation 163 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 164 [1/1] (1.91ns)   --->   "%add_ln148_13 = add i8 %roundKey_read, i8 14" [source/AESfunctions.cpp:148]   --->   Operation 164 'add' 'add_ln148_13' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln148_13 = zext i8 %add_ln148_13" [source/AESfunctions.cpp:148]   --->   Operation 165 'zext' 'zext_ln148_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%expandedKey_addr_14 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_13" [source/AESfunctions.cpp:148]   --->   Operation 166 'getelementptr' 'expandedKey_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [2/2] (3.25ns)   --->   "%expandedKey_load_14 = load i8 %expandedKey_addr_14" [source/AESfunctions.cpp:148]   --->   Operation 167 'load' 'expandedKey_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>

State 16 <SV = 15> <Delay = 6.56>
ST_16 : Operation 168 [1/2] (3.25ns)   --->   "%expandedKey_load_14 = load i8 %expandedKey_addr_14" [source/AESfunctions.cpp:148]   --->   Operation 168 'load' 'expandedKey_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_16 : Operation 169 [1/1] (0.99ns)   --->   "%xor_ln148_14 = xor i8 %state_load_96, i8 %expandedKey_load_14" [source/AESfunctions.cpp:148]   --->   Operation 169 'xor' 'xor_ln148_14' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 170 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_14, i4 %state_addr_96" [source/AESfunctions.cpp:148]   --->   Operation 170 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 171 [1/1] (1.91ns)   --->   "%add_ln148_14 = add i8 %roundKey_read, i8 15" [source/AESfunctions.cpp:148]   --->   Operation 171 'add' 'add_ln148_14' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln148_14 = zext i8 %add_ln148_14" [source/AESfunctions.cpp:148]   --->   Operation 172 'zext' 'zext_ln148_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%expandedKey_addr_15 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln148_14" [source/AESfunctions.cpp:148]   --->   Operation 173 'getelementptr' 'expandedKey_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [2/2] (3.25ns)   --->   "%expandedKey_load_15 = load i8 %expandedKey_addr_15" [source/AESfunctions.cpp:148]   --->   Operation 174 'load' 'expandedKey_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>

State 17 <SV = 16> <Delay = 6.56>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %expandedKey, i64 666, i64 207, i64 1"   --->   Operation 175 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %expandedKey, void @empty_6, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 177 [1/2] (3.25ns)   --->   "%expandedKey_load_15 = load i8 %expandedKey_addr_15" [source/AESfunctions.cpp:148]   --->   Operation 177 'load' 'expandedKey_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 176> <RAM>
ST_17 : Operation 178 [1/1] (0.99ns)   --->   "%xor_ln148_15 = xor i8 %state_load_97, i8 %expandedKey_load_15" [source/AESfunctions.cpp:148]   --->   Operation 178 'xor' 'xor_ln148_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 179 [1/1] (2.32ns)   --->   "%store_ln148 = store i8 %xor_ln148_15, i4 %state_addr_97" [source/AESfunctions.cpp:148]   --->   Operation 179 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%ret_ln150 = ret" [source/AESfunctions.cpp:150]   --->   Operation 180 'ret' 'ret_ln150' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ expandedKey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ roundKey]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
roundKey_read       (read         ) [ 001111111111111110]
roundKey_cast       (zext         ) [ 000000000000000000]
state_addr          (getelementptr) [ 001111111100000000]
expandedKey_addr    (getelementptr) [ 001000000000000000]
state_addr_83       (getelementptr) [ 001111111100000000]
expandedKey_load    (load         ) [ 000000000000000000]
state_load          (load         ) [ 000000000000000000]
xor_ln148           (xor          ) [ 000111111100000000]
add_ln148           (add          ) [ 000000000000000000]
zext_ln148          (zext         ) [ 000000000000000000]
expandedKey_addr_1  (getelementptr) [ 000100000000000000]
state_load_83       (load         ) [ 000100000000000000]
state_addr_84       (getelementptr) [ 000111111110000000]
state_addr_85       (getelementptr) [ 000111111110000000]
expandedKey_load_1  (load         ) [ 000000000000000000]
xor_ln148_1         (xor          ) [ 000011111100000000]
add_ln148_1         (add          ) [ 000000000000000000]
zext_ln148_1        (zext         ) [ 000000000000000000]
expandedKey_addr_2  (getelementptr) [ 000010000000000000]
state_load_84       (load         ) [ 000010000000000000]
state_load_85       (load         ) [ 000011000000000000]
state_addr_86       (getelementptr) [ 000011111111000000]
state_addr_87       (getelementptr) [ 000011111111000000]
expandedKey_load_2  (load         ) [ 000000000000000000]
xor_ln148_2         (xor          ) [ 000001111110000000]
add_ln148_2         (add          ) [ 000000000000000000]
zext_ln148_2        (zext         ) [ 000000000000000000]
expandedKey_addr_3  (getelementptr) [ 000001000000000000]
state_load_86       (load         ) [ 000001100000000000]
state_load_87       (load         ) [ 000001110000000000]
state_addr_88       (getelementptr) [ 000001111111100000]
state_addr_89       (getelementptr) [ 000001111111100000]
expandedKey_load_3  (load         ) [ 000000000000000000]
xor_ln148_3         (xor          ) [ 000000111110000000]
add_ln148_3         (add          ) [ 000000000000000000]
zext_ln148_3        (zext         ) [ 000000000000000000]
expandedKey_addr_4  (getelementptr) [ 000000100000000000]
state_load_88       (load         ) [ 000000111000000000]
state_load_89       (load         ) [ 000000111100000000]
state_addr_90       (getelementptr) [ 000000111111110000]
state_addr_91       (getelementptr) [ 000000111111110000]
expandedKey_load_4  (load         ) [ 000000000000000000]
xor_ln148_4         (xor          ) [ 000000011111000000]
add_ln148_4         (add          ) [ 000000000000000000]
zext_ln148_4        (zext         ) [ 000000000000000000]
expandedKey_addr_5  (getelementptr) [ 000000010000000000]
state_load_90       (load         ) [ 000000011110000000]
state_load_91       (load         ) [ 000000011111000000]
state_addr_92       (getelementptr) [ 000000011111111000]
state_addr_93       (getelementptr) [ 000000011111111000]
expandedKey_load_5  (load         ) [ 000000000000000000]
xor_ln148_5         (xor          ) [ 000000001111000000]
add_ln148_5         (add          ) [ 000000000000000000]
zext_ln148_5        (zext         ) [ 000000000000000000]
expandedKey_addr_6  (getelementptr) [ 000000001000000000]
state_load_92       (load         ) [ 000000001111100000]
state_load_93       (load         ) [ 000000001111110000]
state_addr_94       (getelementptr) [ 000000001111111100]
state_addr_95       (getelementptr) [ 000000001111111100]
expandedKey_load_6  (load         ) [ 000000000000000000]
xor_ln148_6         (xor          ) [ 000000000111100000]
add_ln148_6         (add          ) [ 000000000000000000]
zext_ln148_6        (zext         ) [ 000000000000000000]
expandedKey_addr_7  (getelementptr) [ 000000000100000000]
state_load_94       (load         ) [ 000000000111111000]
state_load_95       (load         ) [ 000000000111111100]
state_addr_96       (getelementptr) [ 000000000111111110]
state_addr_97       (getelementptr) [ 000000000111111111]
store_ln148         (store        ) [ 000000000000000000]
store_ln148         (store        ) [ 000000000000000000]
expandedKey_load_7  (load         ) [ 000000000000000000]
xor_ln148_7         (xor          ) [ 000000000011100000]
add_ln148_7         (add          ) [ 000000000000000000]
zext_ln148_7        (zext         ) [ 000000000000000000]
expandedKey_addr_8  (getelementptr) [ 000000000010000000]
state_load_96       (load         ) [ 000000000011111110]
state_load_97       (load         ) [ 000000000011111111]
store_ln148         (store        ) [ 000000000000000000]
store_ln148         (store        ) [ 000000000000000000]
expandedKey_load_8  (load         ) [ 000000000000000000]
xor_ln148_8         (xor          ) [ 000000000001110000]
add_ln148_8         (add          ) [ 000000000000000000]
zext_ln148_8        (zext         ) [ 000000000000000000]
expandedKey_addr_9  (getelementptr) [ 000000000001000000]
store_ln148         (store        ) [ 000000000000000000]
store_ln148         (store        ) [ 000000000000000000]
expandedKey_load_9  (load         ) [ 000000000000000000]
xor_ln148_9         (xor          ) [ 000000000000110000]
add_ln148_9         (add          ) [ 000000000000000000]
zext_ln148_9        (zext         ) [ 000000000000000000]
expandedKey_addr_10 (getelementptr) [ 000000000000100000]
store_ln148         (store        ) [ 000000000000000000]
store_ln148         (store        ) [ 000000000000000000]
expandedKey_load_10 (load         ) [ 000000000000000000]
xor_ln148_10        (xor          ) [ 000000000000011000]
add_ln148_10        (add          ) [ 000000000000000000]
zext_ln148_10       (zext         ) [ 000000000000000000]
expandedKey_addr_11 (getelementptr) [ 000000000000010000]
store_ln148         (store        ) [ 000000000000000000]
store_ln148         (store        ) [ 000000000000000000]
expandedKey_load_11 (load         ) [ 000000000000000000]
xor_ln148_11        (xor          ) [ 000000000000001000]
add_ln148_11        (add          ) [ 000000000000000000]
zext_ln148_11       (zext         ) [ 000000000000000000]
expandedKey_addr_12 (getelementptr) [ 000000000000001000]
store_ln148         (store        ) [ 000000000000000000]
store_ln148         (store        ) [ 000000000000000000]
expandedKey_load_12 (load         ) [ 000000000000000000]
xor_ln148_12        (xor          ) [ 000000000000000100]
add_ln148_12        (add          ) [ 000000000000000000]
zext_ln148_12       (zext         ) [ 000000000000000000]
expandedKey_addr_13 (getelementptr) [ 000000000000000100]
store_ln148         (store        ) [ 000000000000000000]
expandedKey_load_13 (load         ) [ 000000000000000000]
xor_ln148_13        (xor          ) [ 000000000000000000]
store_ln148         (store        ) [ 000000000000000000]
add_ln148_13        (add          ) [ 000000000000000000]
zext_ln148_13       (zext         ) [ 000000000000000000]
expandedKey_addr_14 (getelementptr) [ 000000000000000010]
expandedKey_load_14 (load         ) [ 000000000000000000]
xor_ln148_14        (xor          ) [ 000000000000000000]
store_ln148         (store        ) [ 000000000000000000]
add_ln148_14        (add          ) [ 000000000000000000]
zext_ln148_14       (zext         ) [ 000000000000000000]
expandedKey_addr_15 (getelementptr) [ 000000000000000001]
specmemcore_ln0     (specmemcore  ) [ 000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000]
expandedKey_load_15 (load         ) [ 000000000000000000]
xor_ln148_15        (xor          ) [ 000000000000000000]
store_ln148         (store        ) [ 000000000000000000]
ret_ln150           (ret          ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="expandedKey">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expandedKey"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="roundKey">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="roundKey"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="roundKey_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="roundKey_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="state_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="expandedKey_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="expandedKey_load/1 expandedKey_load_1/2 expandedKey_load_2/3 expandedKey_load_3/4 expandedKey_load_4/5 expandedKey_load_5/6 expandedKey_load_6/7 expandedKey_load_7/8 expandedKey_load_8/9 expandedKey_load_9/10 expandedKey_load_10/11 expandedKey_load_11/12 expandedKey_load_12/13 expandedKey_load_13/14 expandedKey_load_14/15 expandedKey_load_15/16 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="0"/>
<pin id="118" dir="0" index="4" bw="4" slack="0"/>
<pin id="119" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="120" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="8" slack="1"/>
<pin id="121" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/1 state_load_83/1 state_load_84/2 state_load_85/2 state_load_86/3 state_load_87/3 state_load_88/4 state_load_89/4 state_load_90/5 state_load_91/5 state_load_92/6 state_load_93/6 state_load_94/7 state_load_95/7 state_load_96/8 state_load_97/8 store_ln148/9 store_ln148/9 store_ln148/10 store_ln148/10 store_ln148/11 store_ln148/11 store_ln148/12 store_ln148/12 store_ln148/13 store_ln148/13 store_ln148/14 store_ln148/14 store_ln148/15 store_ln148/15 store_ln148/16 store_ln148/17 "/>
</bind>
</comp>

<comp id="123" class="1004" name="state_addr_83_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_83/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="expandedKey_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_addr_1/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="state_addr_84_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="3" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_84/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="state_addr_85_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="3" slack="0"/>
<pin id="153" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_85/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="expandedKey_addr_2_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="8" slack="0"/>
<pin id="162" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_addr_2/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="state_addr_86_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_86/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="state_addr_87_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="4" slack="0"/>
<pin id="179" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_87/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="expandedKey_addr_3_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_addr_3/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="state_addr_88_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_88/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="state_addr_89_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="4" slack="0"/>
<pin id="205" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_89/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="expandedKey_addr_4_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_addr_4/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="state_addr_90_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="5" slack="0"/>
<pin id="222" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_90/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="state_addr_91_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="5" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_91/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="expandedKey_addr_5_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="8" slack="0"/>
<pin id="240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_addr_5/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="state_addr_92_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_92/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="state_addr_93_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="5" slack="0"/>
<pin id="257" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_93/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="expandedKey_addr_6_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="8" slack="0"/>
<pin id="266" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_addr_6/7 "/>
</bind>
</comp>

<comp id="270" class="1004" name="state_addr_94_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="5" slack="0"/>
<pin id="274" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_94/7 "/>
</bind>
</comp>

<comp id="279" class="1004" name="state_addr_95_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="5" slack="0"/>
<pin id="283" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_95/7 "/>
</bind>
</comp>

<comp id="288" class="1004" name="expandedKey_addr_7_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="8" slack="0"/>
<pin id="292" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_addr_7/8 "/>
</bind>
</comp>

<comp id="296" class="1004" name="state_addr_96_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_96/8 "/>
</bind>
</comp>

<comp id="305" class="1004" name="state_addr_97_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_97/8 "/>
</bind>
</comp>

<comp id="314" class="1004" name="expandedKey_addr_8_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="8" slack="0"/>
<pin id="318" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_addr_8/9 "/>
</bind>
</comp>

<comp id="322" class="1004" name="expandedKey_addr_9_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="8" slack="0"/>
<pin id="326" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_addr_9/10 "/>
</bind>
</comp>

<comp id="330" class="1004" name="expandedKey_addr_10_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="8" slack="0"/>
<pin id="334" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_addr_10/11 "/>
</bind>
</comp>

<comp id="338" class="1004" name="expandedKey_addr_11_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="8" slack="0"/>
<pin id="342" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_addr_11/12 "/>
</bind>
</comp>

<comp id="346" class="1004" name="expandedKey_addr_12_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="8" slack="0"/>
<pin id="350" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_addr_12/13 "/>
</bind>
</comp>

<comp id="354" class="1004" name="expandedKey_addr_13_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="8" slack="0"/>
<pin id="358" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_addr_13/14 "/>
</bind>
</comp>

<comp id="362" class="1004" name="expandedKey_addr_14_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="8" slack="0"/>
<pin id="366" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_addr_14/15 "/>
</bind>
</comp>

<comp id="370" class="1004" name="expandedKey_addr_15_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="8" slack="0"/>
<pin id="374" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_addr_15/16 "/>
</bind>
</comp>

<comp id="378" class="1005" name="reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="1"/>
<pin id="380" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load_83 state_load_84 state_load_86 state_load_90 "/>
</bind>
</comp>

<comp id="383" class="1005" name="reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="2"/>
<pin id="385" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="state_load_85 state_load_88 state_load_94 "/>
</bind>
</comp>

<comp id="388" class="1005" name="reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="3"/>
<pin id="390" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="state_load_87 state_load_92 "/>
</bind>
</comp>

<comp id="393" class="1005" name="reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="4"/>
<pin id="395" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="state_load_89 state_load_96 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="1"/>
<pin id="400" dir="0" index="1" bw="8" slack="0"/>
<pin id="401" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln148_1/3 xor_ln148_2/4 xor_ln148_4/6 xor_ln148_8/10 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="2"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln148_3/5 xor_ln148_6/8 xor_ln148_12/14 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="3"/>
<pin id="412" dir="0" index="1" bw="8" slack="0"/>
<pin id="413" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln148_5/7 xor_ln148_10/12 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="4"/>
<pin id="418" dir="0" index="1" bw="8" slack="0"/>
<pin id="419" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln148_7/9 xor_ln148_14/16 "/>
</bind>
</comp>

<comp id="423" class="1005" name="reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="3"/>
<pin id="425" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln148_1 xor_ln148_8 "/>
</bind>
</comp>

<comp id="429" class="1005" name="reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="1"/>
<pin id="431" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln148_3 xor_ln148_12 "/>
</bind>
</comp>

<comp id="435" class="1005" name="reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="2"/>
<pin id="437" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln148_5 xor_ln148_10 "/>
</bind>
</comp>

<comp id="441" class="1004" name="roundKey_cast_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="roundKey_cast/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="xor_ln148_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln148/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln148_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="1"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln148_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln148_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="2"/>
<pin id="464" dir="0" index="1" bw="3" slack="0"/>
<pin id="465" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148_1/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln148_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_1/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln148_2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="3"/>
<pin id="474" dir="0" index="1" bw="3" slack="0"/>
<pin id="475" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148_2/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln148_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_2/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln148_3_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="4"/>
<pin id="484" dir="0" index="1" bw="4" slack="0"/>
<pin id="485" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148_3/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln148_3_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_3/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln148_4_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="5"/>
<pin id="494" dir="0" index="1" bw="4" slack="0"/>
<pin id="495" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148_4/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln148_4_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_4/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln148_5_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="6"/>
<pin id="504" dir="0" index="1" bw="4" slack="0"/>
<pin id="505" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148_5/7 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln148_5_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_5/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln148_6_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="7"/>
<pin id="514" dir="0" index="1" bw="4" slack="0"/>
<pin id="515" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148_6/8 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln148_6_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="0"/>
<pin id="519" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_6/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln148_7_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="8"/>
<pin id="524" dir="0" index="1" bw="5" slack="0"/>
<pin id="525" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148_7/9 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln148_7_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="0"/>
<pin id="529" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_7/9 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln148_8_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="9"/>
<pin id="534" dir="0" index="1" bw="5" slack="0"/>
<pin id="535" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148_8/10 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln148_8_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_8/10 "/>
</bind>
</comp>

<comp id="542" class="1004" name="xor_ln148_9_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="5"/>
<pin id="544" dir="0" index="1" bw="8" slack="0"/>
<pin id="545" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln148_9/11 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln148_9_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="10"/>
<pin id="549" dir="0" index="1" bw="5" slack="0"/>
<pin id="550" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148_9/11 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln148_9_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_9/11 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln148_10_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="11"/>
<pin id="559" dir="0" index="1" bw="5" slack="0"/>
<pin id="560" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148_10/12 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln148_10_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="0"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_10/12 "/>
</bind>
</comp>

<comp id="567" class="1004" name="xor_ln148_11_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="6"/>
<pin id="569" dir="0" index="1" bw="8" slack="0"/>
<pin id="570" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln148_11/13 "/>
</bind>
</comp>

<comp id="572" class="1004" name="add_ln148_11_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="12"/>
<pin id="574" dir="0" index="1" bw="5" slack="0"/>
<pin id="575" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148_11/13 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln148_11_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="0"/>
<pin id="579" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_11/13 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln148_12_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="13"/>
<pin id="584" dir="0" index="1" bw="5" slack="0"/>
<pin id="585" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148_12/14 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln148_12_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_12/14 "/>
</bind>
</comp>

<comp id="592" class="1004" name="xor_ln148_13_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="7"/>
<pin id="594" dir="0" index="1" bw="8" slack="0"/>
<pin id="595" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln148_13/15 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln148_13_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="14"/>
<pin id="600" dir="0" index="1" bw="5" slack="0"/>
<pin id="601" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148_13/15 "/>
</bind>
</comp>

<comp id="603" class="1004" name="zext_ln148_13_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="0"/>
<pin id="605" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_13/15 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln148_14_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="15"/>
<pin id="610" dir="0" index="1" bw="5" slack="0"/>
<pin id="611" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148_14/16 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln148_14_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="0"/>
<pin id="615" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_14/16 "/>
</bind>
</comp>

<comp id="618" class="1004" name="xor_ln148_15_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="8"/>
<pin id="620" dir="0" index="1" bw="8" slack="0"/>
<pin id="621" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln148_15/17 "/>
</bind>
</comp>

<comp id="624" class="1005" name="roundKey_read_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="1"/>
<pin id="626" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="roundKey_read "/>
</bind>
</comp>

<comp id="643" class="1005" name="state_addr_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="4" slack="1"/>
<pin id="645" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="648" class="1005" name="expandedKey_addr_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="1"/>
<pin id="650" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_addr "/>
</bind>
</comp>

<comp id="653" class="1005" name="state_addr_83_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="4" slack="1"/>
<pin id="655" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_83 "/>
</bind>
</comp>

<comp id="658" class="1005" name="xor_ln148_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="7"/>
<pin id="660" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="xor_ln148 "/>
</bind>
</comp>

<comp id="663" class="1005" name="expandedKey_addr_1_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="1"/>
<pin id="665" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_addr_1 "/>
</bind>
</comp>

<comp id="668" class="1005" name="state_addr_84_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="4" slack="1"/>
<pin id="670" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_84 "/>
</bind>
</comp>

<comp id="673" class="1005" name="state_addr_85_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="4" slack="1"/>
<pin id="675" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_85 "/>
</bind>
</comp>

<comp id="678" class="1005" name="expandedKey_addr_2_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="1"/>
<pin id="680" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_addr_2 "/>
</bind>
</comp>

<comp id="683" class="1005" name="state_addr_86_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="4" slack="1"/>
<pin id="685" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_86 "/>
</bind>
</comp>

<comp id="688" class="1005" name="state_addr_87_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="4" slack="1"/>
<pin id="690" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_87 "/>
</bind>
</comp>

<comp id="693" class="1005" name="xor_ln148_2_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="6"/>
<pin id="695" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="xor_ln148_2 "/>
</bind>
</comp>

<comp id="698" class="1005" name="expandedKey_addr_3_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="1"/>
<pin id="700" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_addr_3 "/>
</bind>
</comp>

<comp id="703" class="1005" name="state_addr_88_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="4" slack="1"/>
<pin id="705" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_88 "/>
</bind>
</comp>

<comp id="708" class="1005" name="state_addr_89_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="4" slack="1"/>
<pin id="710" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_89 "/>
</bind>
</comp>

<comp id="713" class="1005" name="expandedKey_addr_4_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="1"/>
<pin id="715" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_addr_4 "/>
</bind>
</comp>

<comp id="718" class="1005" name="state_addr_90_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="4" slack="1"/>
<pin id="720" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_90 "/>
</bind>
</comp>

<comp id="723" class="1005" name="state_addr_91_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="4" slack="1"/>
<pin id="725" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_91 "/>
</bind>
</comp>

<comp id="728" class="1005" name="xor_ln148_4_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="5"/>
<pin id="730" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="xor_ln148_4 "/>
</bind>
</comp>

<comp id="733" class="1005" name="expandedKey_addr_5_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="1"/>
<pin id="735" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_addr_5 "/>
</bind>
</comp>

<comp id="738" class="1005" name="state_load_91_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="5"/>
<pin id="740" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="state_load_91 "/>
</bind>
</comp>

<comp id="743" class="1005" name="state_addr_92_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="4" slack="1"/>
<pin id="745" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_92 "/>
</bind>
</comp>

<comp id="748" class="1005" name="state_addr_93_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="4" slack="1"/>
<pin id="750" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_93 "/>
</bind>
</comp>

<comp id="753" class="1005" name="expandedKey_addr_6_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="8" slack="1"/>
<pin id="755" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_addr_6 "/>
</bind>
</comp>

<comp id="758" class="1005" name="state_load_93_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="6"/>
<pin id="760" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="state_load_93 "/>
</bind>
</comp>

<comp id="763" class="1005" name="state_addr_94_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="4" slack="1"/>
<pin id="765" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_94 "/>
</bind>
</comp>

<comp id="768" class="1005" name="state_addr_95_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="4" slack="1"/>
<pin id="770" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_95 "/>
</bind>
</comp>

<comp id="773" class="1005" name="xor_ln148_6_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="4"/>
<pin id="775" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln148_6 "/>
</bind>
</comp>

<comp id="778" class="1005" name="expandedKey_addr_7_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="1"/>
<pin id="780" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_addr_7 "/>
</bind>
</comp>

<comp id="783" class="1005" name="state_load_95_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="7"/>
<pin id="785" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="state_load_95 "/>
</bind>
</comp>

<comp id="788" class="1005" name="state_addr_96_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="4" slack="1"/>
<pin id="790" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_96 "/>
</bind>
</comp>

<comp id="794" class="1005" name="state_addr_97_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="4" slack="1"/>
<pin id="796" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_97 "/>
</bind>
</comp>

<comp id="800" class="1005" name="xor_ln148_7_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="3"/>
<pin id="802" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln148_7 "/>
</bind>
</comp>

<comp id="805" class="1005" name="expandedKey_addr_8_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="1"/>
<pin id="807" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_addr_8 "/>
</bind>
</comp>

<comp id="810" class="1005" name="state_load_97_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="8"/>
<pin id="812" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="state_load_97 "/>
</bind>
</comp>

<comp id="815" class="1005" name="expandedKey_addr_9_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="1"/>
<pin id="817" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_addr_9 "/>
</bind>
</comp>

<comp id="820" class="1005" name="xor_ln148_9_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="2"/>
<pin id="822" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln148_9 "/>
</bind>
</comp>

<comp id="825" class="1005" name="expandedKey_addr_10_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="1"/>
<pin id="827" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_addr_10 "/>
</bind>
</comp>

<comp id="830" class="1005" name="expandedKey_addr_11_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="1"/>
<pin id="832" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_addr_11 "/>
</bind>
</comp>

<comp id="835" class="1005" name="xor_ln148_11_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="1"/>
<pin id="837" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln148_11 "/>
</bind>
</comp>

<comp id="840" class="1005" name="expandedKey_addr_12_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="1"/>
<pin id="842" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_addr_12 "/>
</bind>
</comp>

<comp id="845" class="1005" name="expandedKey_addr_13_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="1"/>
<pin id="847" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_addr_13 "/>
</bind>
</comp>

<comp id="850" class="1005" name="expandedKey_addr_14_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="8" slack="1"/>
<pin id="852" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_addr_14 "/>
</bind>
</comp>

<comp id="855" class="1005" name="expandedKey_addr_15_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="1"/>
<pin id="857" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_addr_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="122"><net_src comp="92" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="131"><net_src comp="123" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="132" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="148"><net_src comp="140" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="157"><net_src comp="149" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="158" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="174"><net_src comp="166" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="183"><net_src comp="175" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="8" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="200"><net_src comp="192" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="206"><net_src comp="0" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="28" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="209"><net_src comp="201" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="215"><net_src comp="2" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="210" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="8" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="226"><net_src comp="218" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="232"><net_src comp="0" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="8" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="235"><net_src comp="227" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="241"><net_src comp="2" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="8" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="236" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="249"><net_src comp="0" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="8" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="38" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="252"><net_src comp="244" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="258"><net_src comp="0" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="8" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="261"><net_src comp="253" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="267"><net_src comp="2" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="8" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="262" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="275"><net_src comp="0" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="8" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="44" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="278"><net_src comp="270" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="284"><net_src comp="0" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="8" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="46" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="287"><net_src comp="279" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="293"><net_src comp="2" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="8" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="288" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="301"><net_src comp="0" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="8" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="50" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="296" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="310"><net_src comp="0" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="8" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="52" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="313"><net_src comp="305" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="319"><net_src comp="2" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="8" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="314" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="327"><net_src comp="2" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="8" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="322" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="335"><net_src comp="2" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="8" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="330" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="343"><net_src comp="2" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="8" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="338" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="351"><net_src comp="2" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="8" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="346" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="359"><net_src comp="2" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="8" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="354" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="367"><net_src comp="2" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="8" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="362" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="375"><net_src comp="2" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="8" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="370" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="381"><net_src comp="113" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="113" pin="7"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="113" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="113" pin="7"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="113" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="113" pin="7"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="113" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="113" pin="7"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="378" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="107" pin="3"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="383" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="107" pin="3"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="388" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="107" pin="3"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="393" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="107" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="422"><net_src comp="416" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="426"><net_src comp="398" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="113" pin=4"/></net>

<net id="432"><net_src comp="404" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="113" pin=4"/></net>

<net id="438"><net_src comp="410" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="113" pin=4"/></net>

<net id="444"><net_src comp="86" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="450"><net_src comp="113" pin="7"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="107" pin="3"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="12" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="452" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="466"><net_src comp="18" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="462" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="476"><net_src comp="24" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="472" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="486"><net_src comp="30" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="490"><net_src comp="482" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="496"><net_src comp="36" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="500"><net_src comp="492" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="506"><net_src comp="42" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="502" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="516"><net_src comp="48" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="512" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="526"><net_src comp="54" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="530"><net_src comp="522" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="536"><net_src comp="56" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="540"><net_src comp="532" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="546"><net_src comp="107" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="58" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="547" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="561"><net_src comp="60" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="565"><net_src comp="557" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="571"><net_src comp="107" pin="3"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="62" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="572" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="586"><net_src comp="64" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="582" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="596"><net_src comp="107" pin="3"/><net_sink comp="592" pin=1"/></net>

<net id="597"><net_src comp="592" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="602"><net_src comp="66" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="598" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="612"><net_src comp="68" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="608" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="622"><net_src comp="107" pin="3"/><net_sink comp="618" pin=1"/></net>

<net id="623"><net_src comp="618" pin="2"/><net_sink comp="113" pin=4"/></net>

<net id="627"><net_src comp="86" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="630"><net_src comp="624" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="631"><net_src comp="624" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="632"><net_src comp="624" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="633"><net_src comp="624" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="634"><net_src comp="624" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="635"><net_src comp="624" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="636"><net_src comp="624" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="637"><net_src comp="624" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="638"><net_src comp="624" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="639"><net_src comp="624" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="640"><net_src comp="624" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="641"><net_src comp="624" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="642"><net_src comp="624" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="646"><net_src comp="92" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="651"><net_src comp="100" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="656"><net_src comp="123" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="661"><net_src comp="446" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="113" pin=4"/></net>

<net id="666"><net_src comp="132" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="671"><net_src comp="140" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="676"><net_src comp="149" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="681"><net_src comp="158" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="686"><net_src comp="166" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="691"><net_src comp="175" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="696"><net_src comp="398" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="113" pin=4"/></net>

<net id="701"><net_src comp="184" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="706"><net_src comp="192" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="711"><net_src comp="201" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="716"><net_src comp="210" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="721"><net_src comp="218" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="726"><net_src comp="227" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="731"><net_src comp="398" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="113" pin=4"/></net>

<net id="736"><net_src comp="236" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="741"><net_src comp="113" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="746"><net_src comp="244" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="751"><net_src comp="253" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="756"><net_src comp="262" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="761"><net_src comp="113" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="766"><net_src comp="270" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="771"><net_src comp="279" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="776"><net_src comp="404" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="113" pin=4"/></net>

<net id="781"><net_src comp="288" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="786"><net_src comp="113" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="791"><net_src comp="296" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="797"><net_src comp="305" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="803"><net_src comp="416" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="808"><net_src comp="314" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="813"><net_src comp="113" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="818"><net_src comp="322" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="823"><net_src comp="542" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="828"><net_src comp="330" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="833"><net_src comp="338" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="838"><net_src comp="567" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="843"><net_src comp="346" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="848"><net_src comp="354" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="853"><net_src comp="362" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="858"><net_src comp="370" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="107" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {9 10 11 12 13 14 15 16 17 }
	Port: expandedKey | {}
	Port: roundKey | {}
 - Input state : 
	Port: AddRoundKey : state | {1 2 3 4 5 6 7 8 9 }
	Port: AddRoundKey : expandedKey | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
	Port: AddRoundKey : roundKey | {1 }
  - Chain level:
	State 1
		expandedKey_addr : 1
		expandedKey_load : 2
		state_load : 1
		state_load_83 : 1
	State 2
		xor_ln148 : 1
		zext_ln148 : 1
		expandedKey_addr_1 : 2
		expandedKey_load_1 : 3
		state_load_84 : 1
		state_load_85 : 1
	State 3
		xor_ln148_1 : 1
		zext_ln148_1 : 1
		expandedKey_addr_2 : 2
		expandedKey_load_2 : 3
		state_load_86 : 1
		state_load_87 : 1
	State 4
		xor_ln148_2 : 1
		zext_ln148_2 : 1
		expandedKey_addr_3 : 2
		expandedKey_load_3 : 3
		state_load_88 : 1
		state_load_89 : 1
	State 5
		xor_ln148_3 : 1
		zext_ln148_3 : 1
		expandedKey_addr_4 : 2
		expandedKey_load_4 : 3
		state_load_90 : 1
		state_load_91 : 1
	State 6
		xor_ln148_4 : 1
		zext_ln148_4 : 1
		expandedKey_addr_5 : 2
		expandedKey_load_5 : 3
		state_load_92 : 1
		state_load_93 : 1
	State 7
		xor_ln148_5 : 1
		zext_ln148_5 : 1
		expandedKey_addr_6 : 2
		expandedKey_load_6 : 3
		state_load_94 : 1
		state_load_95 : 1
	State 8
		xor_ln148_6 : 1
		zext_ln148_6 : 1
		expandedKey_addr_7 : 2
		expandedKey_load_7 : 3
		state_load_96 : 1
		state_load_97 : 1
	State 9
		xor_ln148_7 : 1
		zext_ln148_7 : 1
		expandedKey_addr_8 : 2
		expandedKey_load_8 : 3
	State 10
		xor_ln148_8 : 1
		zext_ln148_8 : 1
		expandedKey_addr_9 : 2
		expandedKey_load_9 : 3
	State 11
		xor_ln148_9 : 1
		zext_ln148_9 : 1
		expandedKey_addr_10 : 2
		expandedKey_load_10 : 3
	State 12
		xor_ln148_10 : 1
		zext_ln148_10 : 1
		expandedKey_addr_11 : 2
		expandedKey_load_11 : 3
	State 13
		xor_ln148_11 : 1
		zext_ln148_11 : 1
		expandedKey_addr_12 : 2
		expandedKey_load_12 : 3
	State 14
		xor_ln148_12 : 1
		zext_ln148_12 : 1
		expandedKey_addr_13 : 2
		expandedKey_load_13 : 3
	State 15
		xor_ln148_13 : 1
		store_ln148 : 1
		zext_ln148_13 : 1
		expandedKey_addr_14 : 2
		expandedKey_load_14 : 3
	State 16
		xor_ln148_14 : 1
		store_ln148 : 1
		zext_ln148_14 : 1
		expandedKey_addr_15 : 2
		expandedKey_load_15 : 3
	State 17
		xor_ln148_15 : 1
		store_ln148 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln148_fu_452     |    0    |    15   |
|          |    add_ln148_1_fu_462    |    0    |    15   |
|          |    add_ln148_2_fu_472    |    0    |    15   |
|          |    add_ln148_3_fu_482    |    0    |    15   |
|          |    add_ln148_4_fu_492    |    0    |    15   |
|          |    add_ln148_5_fu_502    |    0    |    15   |
|          |    add_ln148_6_fu_512    |    0    |    15   |
|    add   |    add_ln148_7_fu_522    |    0    |    15   |
|          |    add_ln148_8_fu_532    |    0    |    15   |
|          |    add_ln148_9_fu_547    |    0    |    15   |
|          |    add_ln148_10_fu_557   |    0    |    15   |
|          |    add_ln148_11_fu_572   |    0    |    15   |
|          |    add_ln148_12_fu_582   |    0    |    15   |
|          |    add_ln148_13_fu_598   |    0    |    15   |
|          |    add_ln148_14_fu_608   |    0    |    15   |
|----------|--------------------------|---------|---------|
|          |        grp_fu_398        |    0    |    8    |
|          |        grp_fu_404        |    0    |    8    |
|          |        grp_fu_410        |    0    |    8    |
|          |        grp_fu_416        |    0    |    8    |
|    xor   |     xor_ln148_fu_446     |    0    |    8    |
|          |    xor_ln148_9_fu_542    |    0    |    8    |
|          |    xor_ln148_11_fu_567   |    0    |    8    |
|          |    xor_ln148_13_fu_592   |    0    |    8    |
|          |    xor_ln148_15_fu_618   |    0    |    8    |
|----------|--------------------------|---------|---------|
|   read   | roundKey_read_read_fu_86 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |   roundKey_cast_fu_441   |    0    |    0    |
|          |     zext_ln148_fu_457    |    0    |    0    |
|          |    zext_ln148_1_fu_467   |    0    |    0    |
|          |    zext_ln148_2_fu_477   |    0    |    0    |
|          |    zext_ln148_3_fu_487   |    0    |    0    |
|          |    zext_ln148_4_fu_497   |    0    |    0    |
|          |    zext_ln148_5_fu_507   |    0    |    0    |
|   zext   |    zext_ln148_6_fu_517   |    0    |    0    |
|          |    zext_ln148_7_fu_527   |    0    |    0    |
|          |    zext_ln148_8_fu_537   |    0    |    0    |
|          |    zext_ln148_9_fu_552   |    0    |    0    |
|          |   zext_ln148_10_fu_562   |    0    |    0    |
|          |   zext_ln148_11_fu_577   |    0    |    0    |
|          |   zext_ln148_12_fu_587   |    0    |    0    |
|          |   zext_ln148_13_fu_603   |    0    |    0    |
|          |   zext_ln148_14_fu_613   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   297   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|expandedKey_addr_10_reg_825|    8   |
|expandedKey_addr_11_reg_830|    8   |
|expandedKey_addr_12_reg_840|    8   |
|expandedKey_addr_13_reg_845|    8   |
|expandedKey_addr_14_reg_850|    8   |
|expandedKey_addr_15_reg_855|    8   |
| expandedKey_addr_1_reg_663|    8   |
| expandedKey_addr_2_reg_678|    8   |
| expandedKey_addr_3_reg_698|    8   |
| expandedKey_addr_4_reg_713|    8   |
| expandedKey_addr_5_reg_733|    8   |
| expandedKey_addr_6_reg_753|    8   |
| expandedKey_addr_7_reg_778|    8   |
| expandedKey_addr_8_reg_805|    8   |
| expandedKey_addr_9_reg_815|    8   |
|  expandedKey_addr_reg_648 |    8   |
|          reg_378          |    8   |
|          reg_383          |    8   |
|          reg_388          |    8   |
|          reg_393          |    8   |
|          reg_423          |    8   |
|          reg_429          |    8   |
|          reg_435          |    8   |
|   roundKey_read_reg_624   |    8   |
|   state_addr_83_reg_653   |    4   |
|   state_addr_84_reg_668   |    4   |
|   state_addr_85_reg_673   |    4   |
|   state_addr_86_reg_683   |    4   |
|   state_addr_87_reg_688   |    4   |
|   state_addr_88_reg_703   |    4   |
|   state_addr_89_reg_708   |    4   |
|   state_addr_90_reg_718   |    4   |
|   state_addr_91_reg_723   |    4   |
|   state_addr_92_reg_743   |    4   |
|   state_addr_93_reg_748   |    4   |
|   state_addr_94_reg_763   |    4   |
|   state_addr_95_reg_768   |    4   |
|   state_addr_96_reg_788   |    4   |
|   state_addr_97_reg_794   |    4   |
|     state_addr_reg_643    |    4   |
|   state_load_91_reg_738   |    8   |
|   state_load_93_reg_758   |    8   |
|   state_load_95_reg_783   |    8   |
|   state_load_97_reg_810   |    8   |
|    xor_ln148_11_reg_835   |    8   |
|    xor_ln148_2_reg_693    |    8   |
|    xor_ln148_4_reg_728    |    8   |
|    xor_ln148_6_reg_773    |    8   |
|    xor_ln148_7_reg_800    |    8   |
|    xor_ln148_9_reg_820    |    8   |
|     xor_ln148_reg_658     |    8   |
+---------------------------+--------+
|           Total           |   344  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |  32  |   8  |   256  ||   142   |
| grp_access_fu_113 |  p0  |  17  |   4  |   68   ||    81   |
| grp_access_fu_113 |  p1  |   8  |   8  |   64   ||    42   |
| grp_access_fu_113 |  p2  |  17  |   0  |    0   ||    81   |
| grp_access_fu_113 |  p4  |   8  |   4  |   32   ||    42   |
|      reg_378      |  p0  |   2  |   8  |   16   ||    9    |
|      reg_383      |  p0  |   2  |   8  |   16   ||    9    |
|      reg_388      |  p0  |   2  |   8  |   16   ||    9    |
|      reg_393      |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   484  || 19.6686 ||   424   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   297  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   19   |    -   |   424  |
|  Register |    -   |   344  |    -   |
+-----------+--------+--------+--------+
|   Total   |   19   |   344  |   721  |
+-----------+--------+--------+--------+
