<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4868" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4868{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4868{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4868{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4868{left:189px;bottom:979px;}
#t5_4868{left:534px;bottom:979px;letter-spacing:-0.15px;}
#t6_4868{left:534px;bottom:958px;letter-spacing:-0.11px;}
#t7_4868{left:534px;bottom:941px;letter-spacing:-0.15px;}
#t8_4868{left:189px;bottom:917px;}
#t9_4868{left:534px;bottom:917px;letter-spacing:-0.12px;}
#ta_4868{left:189px;bottom:892px;}
#tb_4868{left:534px;bottom:892px;letter-spacing:-0.15px;}
#tc_4868{left:534px;bottom:871px;letter-spacing:-0.11px;word-spacing:-0.25px;}
#td_4868{left:534px;bottom:854px;letter-spacing:-0.11px;}
#te_4868{left:534px;bottom:837px;letter-spacing:-0.11px;}
#tf_4868{left:534px;bottom:820px;letter-spacing:-0.12px;}
#tg_4868{left:189px;bottom:796px;letter-spacing:-0.14px;}
#th_4868{left:534px;bottom:796px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_4868{left:85px;bottom:771px;letter-spacing:-0.17px;}
#tj_4868{left:142px;bottom:771px;letter-spacing:-0.15px;}
#tk_4868{left:189px;bottom:771px;letter-spacing:-0.15px;}
#tl_4868{left:534px;bottom:771px;letter-spacing:-0.13px;}
#tm_4868{left:534px;bottom:750px;letter-spacing:-0.11px;}
#tn_4868{left:85px;bottom:726px;letter-spacing:-0.18px;}
#to_4868{left:142px;bottom:726px;letter-spacing:-0.15px;}
#tp_4868{left:189px;bottom:726px;letter-spacing:-0.16px;}
#tq_4868{left:447px;bottom:726px;letter-spacing:-0.13px;}
#tr_4868{left:534px;bottom:726px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ts_4868{left:189px;bottom:701px;letter-spacing:-0.14px;}
#tt_4868{left:534px;bottom:701px;letter-spacing:-0.13px;}
#tu_4868{left:189px;bottom:677px;letter-spacing:-0.15px;}
#tv_4868{left:534px;bottom:677px;letter-spacing:-0.15px;}
#tw_4868{left:534px;bottom:655px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#tx_4868{left:534px;bottom:639px;letter-spacing:-0.12px;}
#ty_4868{left:189px;bottom:614px;letter-spacing:-0.14px;}
#tz_4868{left:534px;bottom:614px;letter-spacing:-0.13px;}
#t10_4868{left:534px;bottom:593px;letter-spacing:-0.11px;}
#t11_4868{left:534px;bottom:576px;letter-spacing:-0.12px;}
#t12_4868{left:189px;bottom:551px;letter-spacing:-0.14px;}
#t13_4868{left:534px;bottom:551px;letter-spacing:-0.12px;}
#t14_4868{left:86px;bottom:527px;letter-spacing:-0.17px;}
#t15_4868{left:142px;bottom:527px;letter-spacing:-0.15px;}
#t16_4868{left:189px;bottom:527px;letter-spacing:-0.16px;}
#t17_4868{left:447px;bottom:527px;letter-spacing:-0.13px;}
#t18_4868{left:534px;bottom:527px;letter-spacing:-0.12px;}
#t19_4868{left:189px;bottom:503px;letter-spacing:-0.16px;}
#t1a_4868{left:534px;bottom:503px;letter-spacing:-0.13px;}
#t1b_4868{left:189px;bottom:478px;letter-spacing:-0.15px;}
#t1c_4868{left:534px;bottom:478px;letter-spacing:-0.15px;}
#t1d_4868{left:534px;bottom:457px;letter-spacing:-0.11px;}
#t1e_4868{left:534px;bottom:440px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1f_4868{left:189px;bottom:415px;letter-spacing:-0.11px;}
#t1g_4868{left:534px;bottom:415px;letter-spacing:-0.13px;}
#t1h_4868{left:86px;bottom:391px;letter-spacing:-0.17px;}
#t1i_4868{left:142px;bottom:391px;letter-spacing:-0.15px;}
#t1j_4868{left:189px;bottom:391px;letter-spacing:-0.16px;}
#t1k_4868{left:447px;bottom:391px;letter-spacing:-0.13px;}
#t1l_4868{left:534px;bottom:391px;letter-spacing:-0.12px;}
#t1m_4868{left:189px;bottom:367px;letter-spacing:-0.16px;}
#t1n_4868{left:534px;bottom:367px;letter-spacing:-0.13px;}
#t1o_4868{left:189px;bottom:342px;letter-spacing:-0.15px;}
#t1p_4868{left:534px;bottom:342px;letter-spacing:-0.15px;}
#t1q_4868{left:534px;bottom:321px;letter-spacing:-0.11px;word-spacing:-0.48px;}
#t1r_4868{left:534px;bottom:304px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1s_4868{left:189px;bottom:279px;letter-spacing:-0.14px;}
#t1t_4868{left:534px;bottom:279px;letter-spacing:-0.12px;}
#t1u_4868{left:85px;bottom:255px;letter-spacing:-0.18px;}
#t1v_4868{left:142px;bottom:255px;letter-spacing:-0.15px;}
#t1w_4868{left:189px;bottom:255px;letter-spacing:-0.16px;}
#t1x_4868{left:447px;bottom:255px;letter-spacing:-0.13px;}
#t1y_4868{left:534px;bottom:255px;letter-spacing:-0.12px;}
#t1z_4868{left:189px;bottom:231px;letter-spacing:-0.13px;}
#t20_4868{left:534px;bottom:231px;letter-spacing:-0.12px;}
#t21_4868{left:189px;bottom:206px;letter-spacing:-0.13px;}
#t22_4868{left:534px;bottom:206px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t23_4868{left:534px;bottom:185px;letter-spacing:-0.12px;}
#t24_4868{left:189px;bottom:160px;letter-spacing:-0.14px;}
#t25_4868{left:534px;bottom:160px;letter-spacing:-0.11px;}
#t26_4868{left:534px;bottom:144px;letter-spacing:-0.11px;word-spacing:-0.32px;}
#t27_4868{left:113px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t28_4868{left:199px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t29_4868{left:221px;bottom:1068px;letter-spacing:0.13px;word-spacing:0.01px;}
#t2a_4868{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t2b_4868{left:101px;bottom:1028px;letter-spacing:-0.12px;}
#t2c_4868{left:231px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2d_4868{left:466px;bottom:1028px;letter-spacing:-0.13px;}
#t2e_4868{left:644px;bottom:1028px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2f_4868{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t2g_4868{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4868{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4868{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4868{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4868{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4868{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4868" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4868Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4868" style="-webkit-user-select: none;"><object width="935" height="1210" data="4868/4868.svg" type="image/svg+xml" id="pdf4868" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4868" class="t s1_4868">2-346 </span><span id="t2_4868" class="t s1_4868">Vol. 4 </span>
<span id="t3_4868" class="t s2_4868">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4868" class="t s3_4868">5 </span><span id="t5_4868" class="t s3_4868">SPLIT_LOCK_DISABLE_SUPPORTED </span>
<span id="t6_4868" class="t s3_4868">When read as 1, software can set bit 29 of </span>
<span id="t7_4868" class="t s3_4868">MSR_MEMORY_CTRL. </span>
<span id="t8_4868" class="t s3_4868">6 </span><span id="t9_4868" class="t s3_4868">Reserved: returns zero. </span>
<span id="ta_4868" class="t s3_4868">7 </span><span id="tb_4868" class="t s3_4868">UC_STORE_THROTTLING_SUPPORTED </span>
<span id="tc_4868" class="t s3_4868">Indicates that the snoop filter quality of service MSRs </span>
<span id="td_4868" class="t s3_4868">are supported on this core. This is based on the </span>
<span id="te_4868" class="t s3_4868">existence of a non-inclusive cache and the L2/MLC </span>
<span id="tf_4868" class="t s3_4868">QoS feature supported. </span>
<span id="tg_4868" class="t s3_4868">63:8 </span><span id="th_4868" class="t s3_4868">Reserved: returns zero. </span>
<span id="ti_4868" class="t s3_4868">E1H </span><span id="tj_4868" class="t s3_4868">225 </span><span id="tk_4868" class="t s3_4868">IA32_UMWAIT_CONTROL </span><span id="tl_4868" class="t s3_4868">UMWAIT Control (R/W) </span>
<span id="tm_4868" class="t s3_4868">See Table 2-2. </span>
<span id="tn_4868" class="t s3_4868">EDH </span><span id="to_4868" class="t s3_4868">237 </span><span id="tp_4868" class="t s3_4868">MSR_RAR_CONTROL </span><span id="tq_4868" class="t s3_4868">Thread </span><span id="tr_4868" class="t s3_4868">RAR Control (R/W) </span>
<span id="ts_4868" class="t s3_4868">63:32 </span><span id="tt_4868" class="t s3_4868">Reserved. </span>
<span id="tu_4868" class="t s3_4868">31 </span><span id="tv_4868" class="t s3_4868">ENABLE </span>
<span id="tw_4868" class="t s3_4868">RAR events are recognized. When RAR is not enabled, </span>
<span id="tx_4868" class="t s3_4868">RARs are dropped. </span>
<span id="ty_4868" class="t s3_4868">30 </span><span id="tz_4868" class="t s3_4868">IGNORE_IF </span>
<span id="t10_4868" class="t s3_4868">Allow RAR servicing at the RLP regardless of the </span>
<span id="t11_4868" class="t s3_4868">value of RFLAGS.IF. </span>
<span id="t12_4868" class="t s3_4868">29:0 </span><span id="t13_4868" class="t s3_4868">Reserved. </span>
<span id="t14_4868" class="t s3_4868">EEH </span><span id="t15_4868" class="t s3_4868">238 </span><span id="t16_4868" class="t s3_4868">MSR_RAR_ACTION_VECTOR_BASE </span><span id="t17_4868" class="t s3_4868">Thread </span><span id="t18_4868" class="t s3_4868">Pointer to RAR Action Vector (R/W) </span>
<span id="t19_4868" class="t s3_4868">63:MAXPHYADDR </span><span id="t1a_4868" class="t s3_4868">Reserved. </span>
<span id="t1b_4868" class="t s3_4868">MAXPHYADDR-1:6 </span><span id="t1c_4868" class="t s3_4868">VECTOR_PHYSICAL_ADDRESS </span>
<span id="t1d_4868" class="t s3_4868">Pointer to the physical address of the 64B aligned </span>
<span id="t1e_4868" class="t s3_4868">RAR action vector. </span>
<span id="t1f_4868" class="t s3_4868">5:0 </span><span id="t1g_4868" class="t s3_4868">Reserved. </span>
<span id="t1h_4868" class="t s3_4868">EFH </span><span id="t1i_4868" class="t s3_4868">239 </span><span id="t1j_4868" class="t s3_4868">MSR_RAR_PAYLOAD_TABLE_BASE </span><span id="t1k_4868" class="t s3_4868">Thread </span><span id="t1l_4868" class="t s3_4868">Pointer to Base of RAR Payload Table (R/W) </span>
<span id="t1m_4868" class="t s3_4868">63:MAXPHYADDR </span><span id="t1n_4868" class="t s3_4868">Reserved. </span>
<span id="t1o_4868" class="t s3_4868">MAXPHYADDR-1:12 </span><span id="t1p_4868" class="t s3_4868">TABLE_PHYSICAL_ADDRESS </span>
<span id="t1q_4868" class="t s3_4868">Pointer to the base physical address of the 4K aligned </span>
<span id="t1r_4868" class="t s3_4868">RAR payload table. </span>
<span id="t1s_4868" class="t s3_4868">11:0 </span><span id="t1t_4868" class="t s3_4868">Reserved. </span>
<span id="t1u_4868" class="t s3_4868">F0H </span><span id="t1v_4868" class="t s3_4868">240 </span><span id="t1w_4868" class="t s3_4868">MSR_RAR_INFO </span><span id="t1x_4868" class="t s3_4868">Thread </span><span id="t1y_4868" class="t s3_4868">Read Only RAR Information (RO) </span>
<span id="t1z_4868" class="t s3_4868">63:38 </span><span id="t20_4868" class="t s3_4868">Always zero. </span>
<span id="t21_4868" class="t s3_4868">37:32 </span><span id="t22_4868" class="t s3_4868">Table Max Index </span>
<span id="t23_4868" class="t s3_4868">Maximum supported payload table index. </span>
<span id="t24_4868" class="t s3_4868">31:0 </span><span id="t25_4868" class="t s3_4868">Supported payload type bitmap. A value of 1 in bit </span>
<span id="t26_4868" class="t s3_4868">position [i] indicates that payload type [i] is supported. </span>
<span id="t27_4868" class="t s4_4868">Table 2-52. </span><span id="t28_4868" class="t s4_4868">Additional MSRs Supported by the 4th Generation Intel® Xeon® Scalable Processor Family </span>
<span id="t29_4868" class="t s4_4868">with a CPUID Signature DisplayFamily_DisplayModel Value of 06_8FH </span>
<span id="t2a_4868" class="t s5_4868">Register </span>
<span id="t2b_4868" class="t s5_4868">Address </span><span id="t2c_4868" class="t s5_4868">Register Name / Bit Fields </span><span id="t2d_4868" class="t s5_4868">Scope </span><span id="t2e_4868" class="t s5_4868">Bit Description </span>
<span id="t2f_4868" class="t s5_4868">Hex </span><span id="t2g_4868" class="t s5_4868">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
