# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Digital_Design_Lab4.srcs/sources_1/new/Register_8bit.v" \
"../../../../Digital_Design_Lab4.srcs/sources_1/new/Laser_FSM.v" \
"../../../../Digital_Design_Lab4.srcs/sim_1/new/register_8ibt_tb.v" \
"../../../../Digital_Design_Lab4.srcs/sim_1/new/Laser_FSM_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
