{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 20 10:49:31 2017 " "Info: Processing started: Wed Sep 20 10:49:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto-de-Hardware -c Projeto-de-Hardware " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto-de-Hardware -c Projeto-de-Hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_0.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_0 " "Info: Found entity 1: Mux_0" {  } { { "Mux_0.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Mux_0.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_de_controle.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file unidade_de_controle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_de_Controle " "Info: Found entity 1: Unidade_de_Controle" {  } { { "Unidade_de_Controle.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Unidade_de_Controle.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUOut main.sv(21) " "Warning (10236): Verilog HDL Implicit Net warning at main.sv(21): created implicit net for \"ALUOut\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(18) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.sv(18): instance has no name" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_de_Controle Unidade_de_Controle:comb_3 " "Info: Elaborating entity \"Unidade_de_Controle\" for hierarchy \"Unidade_de_Controle:comb_3\"" {  } { { "main.sv" "comb_3" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "main.sv" "PC" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_0 Mux_0:PCMux " "Info: Elaborating entity \"Mux_0\" for hierarchy \"Mux_0:PCMux\"" {  } { { "main.sv" "PCMux" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:Memoria " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:Memoria\"" {  } { { "main.sv" "Memoria" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:Memoria\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 144 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 20 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e1a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e1a1 " "Info: Found entity 1: altsyncram_e1a1" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e1a1 Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated " "Info: Elaborating entity \"altsyncram_e1a1\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 156 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 156 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 156 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 156 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 156 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 156 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 156 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 156 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 152 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 152 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 152 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 152 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 152 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 152 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 152 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 152 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 148 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 148 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 148 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 148 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 148 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 148 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 148 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 148 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 144 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 144 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 144 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 144 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 144 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 144 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 144 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/db/altsyncram_e1a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/ccal2/documents/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Memoria.vhd" 144 0 0 } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[0\] " "Info: Register \"Registrador:PC\|Saida\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[1\] " "Info: Register \"Registrador:PC\|Saida\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[2\] " "Info: Register \"Registrador:PC\|Saida\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[3\] " "Info: Register \"Registrador:PC\|Saida\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[4\] " "Info: Register \"Registrador:PC\|Saida\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[5\] " "Info: Register \"Registrador:PC\|Saida\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[6\] " "Info: Register \"Registrador:PC\|Saida\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[7\] " "Info: Register \"Registrador:PC\|Saida\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Warning: Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[0\] " "Warning (15610): No output dependent on input pin \"PCin\[0\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[1\] " "Warning (15610): No output dependent on input pin \"PCin\[1\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[2\] " "Warning (15610): No output dependent on input pin \"PCin\[2\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[3\] " "Warning (15610): No output dependent on input pin \"PCin\[3\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[4\] " "Warning (15610): No output dependent on input pin \"PCin\[4\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[5\] " "Warning (15610): No output dependent on input pin \"PCin\[5\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[6\] " "Warning (15610): No output dependent on input pin \"PCin\[6\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[7\] " "Warning (15610): No output dependent on input pin \"PCin\[7\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[8\] " "Warning (15610): No output dependent on input pin \"PCin\[8\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[9\] " "Warning (15610): No output dependent on input pin \"PCin\[9\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[10\] " "Warning (15610): No output dependent on input pin \"PCin\[10\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[11\] " "Warning (15610): No output dependent on input pin \"PCin\[11\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[12\] " "Warning (15610): No output dependent on input pin \"PCin\[12\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[13\] " "Warning (15610): No output dependent on input pin \"PCin\[13\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[14\] " "Warning (15610): No output dependent on input pin \"PCin\[14\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[15\] " "Warning (15610): No output dependent on input pin \"PCin\[15\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[16\] " "Warning (15610): No output dependent on input pin \"PCin\[16\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[17\] " "Warning (15610): No output dependent on input pin \"PCin\[17\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[18\] " "Warning (15610): No output dependent on input pin \"PCin\[18\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[19\] " "Warning (15610): No output dependent on input pin \"PCin\[19\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[20\] " "Warning (15610): No output dependent on input pin \"PCin\[20\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[21\] " "Warning (15610): No output dependent on input pin \"PCin\[21\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[22\] " "Warning (15610): No output dependent on input pin \"PCin\[22\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[23\] " "Warning (15610): No output dependent on input pin \"PCin\[23\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[24\] " "Warning (15610): No output dependent on input pin \"PCin\[24\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[25\] " "Warning (15610): No output dependent on input pin \"PCin\[25\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[26\] " "Warning (15610): No output dependent on input pin \"PCin\[26\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[27\] " "Warning (15610): No output dependent on input pin \"PCin\[27\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[28\] " "Warning (15610): No output dependent on input pin \"PCin\[28\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[29\] " "Warning (15610): No output dependent on input pin \"PCin\[29\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[30\] " "Warning (15610): No output dependent on input pin \"PCin\[30\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin\[31\] " "Warning (15610): No output dependent on input pin \"PCin\[31\]\"" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Info: Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Info: Implemented 34 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Info: Implemented 3 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 20 10:49:33 2017 " "Info: Processing ended: Wed Sep 20 10:49:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 20 10:49:35 2017 " "Info: Processing started: Wed Sep 20 10:49:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Projeto-de-Hardware -c Projeto-de-Hardware " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Projeto-de-Hardware -c Projeto-de-Hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Projeto-de-Hardware EP2C70F896C7 " "Info: Selected device EP2C70F896C7 for design \"Projeto-de-Hardware\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "Critical Warning: No exact pin location assignment(s) for 36 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[0\] " "Info: Pin PCin\[0\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[0] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 29 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[1\] " "Info: Pin PCin\[1\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[1] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 30 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[2\] " "Info: Pin PCin\[2\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[2] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[3\] " "Info: Pin PCin\[3\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[3] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 32 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[4\] " "Info: Pin PCin\[4\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[4] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[5\] " "Info: Pin PCin\[5\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[5] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[6\] " "Info: Pin PCin\[6\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[6] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[7\] " "Info: Pin PCin\[7\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[7] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[8\] " "Info: Pin PCin\[8\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[8] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[9\] " "Info: Pin PCin\[9\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[9] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[10\] " "Info: Pin PCin\[10\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[10] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[11\] " "Info: Pin PCin\[11\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[11] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[12\] " "Info: Pin PCin\[12\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[12] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[13\] " "Info: Pin PCin\[13\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[13] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[14\] " "Info: Pin PCin\[14\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[14] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[15\] " "Info: Pin PCin\[15\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[15] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[16\] " "Info: Pin PCin\[16\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[16] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[17\] " "Info: Pin PCin\[17\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[17] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[18\] " "Info: Pin PCin\[18\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[18] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[19\] " "Info: Pin PCin\[19\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[19] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[20\] " "Info: Pin PCin\[20\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[20] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[21\] " "Info: Pin PCin\[21\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[21] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[22\] " "Info: Pin PCin\[22\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[22] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[23\] " "Info: Pin PCin\[23\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[23] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[24\] " "Info: Pin PCin\[24\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[24] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[25\] " "Info: Pin PCin\[25\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[25] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[26\] " "Info: Pin PCin\[26\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[26] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[27\] " "Info: Pin PCin\[27\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[27] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[28\] " "Info: Pin PCin\[28\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[28] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[29\] " "Info: Pin PCin\[29\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[29] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[30\] " "Info: Pin PCin\[30\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[30] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin\[31\] " "Info: Pin PCin\[31\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { PCin[31] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCin[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "State_out\[0\] " "Info: Pin State_out\[0\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { State_out[0] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { State_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "State_out\[1\] " "Info: Pin State_out\[1\] not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { State_out[1] } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { State_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { clock } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { reset } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { clock } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN T3 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node reset (placed in PIN T3 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/ccal2/documents/quartus/bin/pin_planner.ppl" { reset } } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ccal2/Downloads/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 3.3V 32 2 0 " "Info: Number of I/O pins in group: 34 (unused VREF, 3.3V VCCIO, 32 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 83 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  83 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.746 ns register register " "Info: Estimated most critical path is register to register delay of 0.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Unidade_de_Controle:comb_3\|state.Fetch_PC 1 REG LAB_X92_Y50 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X92_Y50; Fanout = 1; REG Node = 'Unidade_de_Controle:comb_3\|state.Fetch_PC'" {  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { Unidade_de_Controle:comb_3|state.Fetch_PC } "NODE_NAME" } } { "Unidade_de_Controle.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.193 ns) + CELL(0.457 ns) 0.650 ns Unidade_de_Controle:comb_3\|state.Fetch_E1~0 2 COMB LAB_X92_Y50 1 " "Info: 2: + IC(0.193 ns) + CELL(0.457 ns) = 0.650 ns; Loc. = LAB_X92_Y50; Fanout = 1; COMB Node = 'Unidade_de_Controle:comb_3\|state.Fetch_E1~0'" {  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { Unidade_de_Controle:comb_3|state.Fetch_PC Unidade_de_Controle:comb_3|state.Fetch_E1~0 } "NODE_NAME" } } { "Unidade_de_Controle.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.746 ns Unidade_de_Controle:comb_3\|state.Fetch_E1 3 REG LAB_X92_Y50 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.746 ns; Loc. = LAB_X92_Y50; Fanout = 2; REG Node = 'Unidade_de_Controle:comb_3\|state.Fetch_E1'" {  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Unidade_de_Controle:comb_3|state.Fetch_E1~0 Unidade_de_Controle:comb_3|state.Fetch_E1 } "NODE_NAME" } } { "Unidade_de_Controle.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.553 ns ( 74.13 % ) " "Info: Total cell delay = 0.553 ns ( 74.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.193 ns ( 25.87 % ) " "Info: Total interconnect delay = 0.193 ns ( 25.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { Unidade_de_Controle:comb_3|state.Fetch_PC Unidade_de_Controle:comb_3|state.Fetch_E1~0 Unidade_de_Controle:comb_3|state.Fetch_E1 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X84_Y39 X95_Y51 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X84_Y39 to location X95_Y51" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Warning: Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "State_out\[0\] 0 " "Info: Pin \"State_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "State_out\[1\] 0 " "Info: Pin \"State_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Projeto-de-Hardware.fit.smsg " "Info: Generated suppressed messages file C:/Users/ccal2/Downloads/Projeto-de-Hardware/Projeto-de-Hardware.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Info: Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 20 10:49:45 2017 " "Info: Processing ended: Wed Sep 20 10:49:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 20 10:49:47 2017 " "Info: Processing started: Wed Sep 20 10:49:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Projeto-de-Hardware -c Projeto-de-Hardware " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Projeto-de-Hardware -c Projeto-de-Hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "333 " "Info: Peak virtual memory: 333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 20 10:49:51 2017 " "Info: Processing ended: Wed Sep 20 10:49:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 20 10:49:53 2017 " "Info: Processing started: Wed Sep 20 10:49:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Projeto-de-Hardware -c Projeto-de-Hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Projeto-de-Hardware -c Projeto-de-Hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "c:/users/ccal2/documents/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/ccal2/documents/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register Unidade_de_Controle:comb_3\|state.Fetch_E2 Unidade_de_Controle:comb_3\|state.Fetch_PC 380.08 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 380.08 MHz between source register \"Unidade_de_Controle:comb_3\|state.Fetch_E2\" and destination register \"Unidade_de_Controle:comb_3\|state.Fetch_PC\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.630 ns + Longest register register " "Info: + Longest register to register delay is 0.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Unidade_de_Controle:comb_3\|state.Fetch_E2 1 REG LCFF_X92_Y50_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X92_Y50_N3; Fanout = 2; REG Node = 'Unidade_de_Controle:comb_3\|state.Fetch_E2'" {  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { Unidade_de_Controle:comb_3|state.Fetch_E2 } "NODE_NAME" } } { "Unidade_de_Controle.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.177 ns) 0.534 ns Unidade_de_Controle:comb_3\|state.Fetch_PC~0 2 COMB LCCOMB_X92_Y50_N12 1 " "Info: 2: + IC(0.357 ns) + CELL(0.177 ns) = 0.534 ns; Loc. = LCCOMB_X92_Y50_N12; Fanout = 1; COMB Node = 'Unidade_de_Controle:comb_3\|state.Fetch_PC~0'" {  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Unidade_de_Controle:comb_3|state.Fetch_E2 Unidade_de_Controle:comb_3|state.Fetch_PC~0 } "NODE_NAME" } } { "Unidade_de_Controle.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.630 ns Unidade_de_Controle:comb_3\|state.Fetch_PC 3 REG LCFF_X92_Y50_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.630 ns; Loc. = LCFF_X92_Y50_N13; Fanout = 1; REG Node = 'Unidade_de_Controle:comb_3\|state.Fetch_PC'" {  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Unidade_de_Controle:comb_3|state.Fetch_PC~0 Unidade_de_Controle:comb_3|state.Fetch_PC } "NODE_NAME" } } { "Unidade_de_Controle.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.273 ns ( 43.33 % ) " "Info: Total cell delay = 0.273 ns ( 43.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.357 ns ( 56.67 % ) " "Info: Total interconnect delay = 0.357 ns ( 56.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { Unidade_de_Controle:comb_3|state.Fetch_E2 Unidade_de_Controle:comb_3|state.Fetch_PC~0 Unidade_de_Controle:comb_3|state.Fetch_PC } "NODE_NAME" } } { "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "0.630 ns" { Unidade_de_Controle:comb_3|state.Fetch_E2 {} Unidade_de_Controle:comb_3|state.Fetch_PC~0 {} Unidade_de_Controle:comb_3|state.Fetch_PC {} } { 0.000ns 0.357ns 0.000ns } { 0.000ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.123 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 3.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.602 ns) 3.123 ns Unidade_de_Controle:comb_3\|state.Fetch_PC 3 REG LCFF_X92_Y50_N13 1 " "Info: 3: + IC(1.371 ns) + CELL(0.602 ns) = 3.123 ns; Loc. = LCFF_X92_Y50_N13; Fanout = 1; REG Node = 'Unidade_de_Controle:comb_3\|state.Fetch_PC'" {  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { clock~clkctrl Unidade_de_Controle:comb_3|state.Fetch_PC } "NODE_NAME" } } { "Unidade_de_Controle.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 52.13 % ) " "Info: Total cell delay = 1.628 ns ( 52.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.495 ns ( 47.87 % ) " "Info: Total interconnect delay = 1.495 ns ( 47.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "3.123 ns" { clock clock~clkctrl Unidade_de_Controle:comb_3|state.Fetch_PC } "NODE_NAME" } } { "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "3.123 ns" { clock {} clock~combout {} clock~clkctrl {} Unidade_de_Controle:comb_3|state.Fetch_PC {} } { 0.000ns 0.000ns 0.124ns 1.371ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.123 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.602 ns) 3.123 ns Unidade_de_Controle:comb_3\|state.Fetch_E2 3 REG LCFF_X92_Y50_N3 2 " "Info: 3: + IC(1.371 ns) + CELL(0.602 ns) = 3.123 ns; Loc. = LCFF_X92_Y50_N3; Fanout = 2; REG Node = 'Unidade_de_Controle:comb_3\|state.Fetch_E2'" {  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { clock~clkctrl Unidade_de_Controle:comb_3|state.Fetch_E2 } "NODE_NAME" } } { "Unidade_de_Controle.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 52.13 % ) " "Info: Total cell delay = 1.628 ns ( 52.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.495 ns ( 47.87 % ) " "Info: Total interconnect delay = 1.495 ns ( 47.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "3.123 ns" { clock clock~clkctrl Unidade_de_Controle:comb_3|state.Fetch_E2 } "NODE_NAME" } } { "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "3.123 ns" { clock {} clock~combout {} clock~clkctrl {} Unidade_de_Controle:comb_3|state.Fetch_E2 {} } { 0.000ns 0.000ns 0.124ns 1.371ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "3.123 ns" { clock clock~clkctrl Unidade_de_Controle:comb_3|state.Fetch_PC } "NODE_NAME" } } { "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "3.123 ns" { clock {} clock~combout {} clock~clkctrl {} Unidade_de_Controle:comb_3|state.Fetch_PC {} } { 0.000ns 0.000ns 0.124ns 1.371ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "3.123 ns" { clock clock~clkctrl Unidade_de_Controle:comb_3|state.Fetch_E2 } "NODE_NAME" } } { "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "3.123 ns" { clock {} clock~combout {} clock~clkctrl {} Unidade_de_Controle:comb_3|state.Fetch_E2 {} } { 0.000ns 0.000ns 0.124ns 1.371ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Unidade_de_Controle.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Unidade_de_Controle.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { Unidade_de_Controle:comb_3|state.Fetch_E2 Unidade_de_Controle:comb_3|state.Fetch_PC~0 Unidade_de_Controle:comb_3|state.Fetch_PC } "NODE_NAME" } } { "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "0.630 ns" { Unidade_de_Controle:comb_3|state.Fetch_E2 {} Unidade_de_Controle:comb_3|state.Fetch_PC~0 {} Unidade_de_Controle:comb_3|state.Fetch_PC {} } { 0.000ns 0.357ns 0.000ns } { 0.000ns 0.177ns 0.096ns } "" } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "3.123 ns" { clock clock~clkctrl Unidade_de_Controle:comb_3|state.Fetch_PC } "NODE_NAME" } } { "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "3.123 ns" { clock {} clock~combout {} clock~clkctrl {} Unidade_de_Controle:comb_3|state.Fetch_PC {} } { 0.000ns 0.000ns 0.124ns 1.371ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "3.123 ns" { clock clock~clkctrl Unidade_de_Controle:comb_3|state.Fetch_E2 } "NODE_NAME" } } { "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "3.123 ns" { clock {} clock~combout {} clock~clkctrl {} Unidade_de_Controle:comb_3|state.Fetch_E2 {} } { 0.000ns 0.000ns 0.124ns 1.371ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { Unidade_de_Controle:comb_3|state.Fetch_PC } "NODE_NAME" } } { "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "" { Unidade_de_Controle:comb_3|state.Fetch_PC {} } {  } {  } "" } } { "Unidade_de_Controle.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock State_out\[1\] Unidade_de_Controle:comb_3\|state.Fetch_E2 7.359 ns register " "Info: tco from clock \"clock\" to destination pin \"State_out\[1\]\" through register \"Unidade_de_Controle:comb_3\|state.Fetch_E2\" is 7.359 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.123 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.602 ns) 3.123 ns Unidade_de_Controle:comb_3\|state.Fetch_E2 3 REG LCFF_X92_Y50_N3 2 " "Info: 3: + IC(1.371 ns) + CELL(0.602 ns) = 3.123 ns; Loc. = LCFF_X92_Y50_N3; Fanout = 2; REG Node = 'Unidade_de_Controle:comb_3\|state.Fetch_E2'" {  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { clock~clkctrl Unidade_de_Controle:comb_3|state.Fetch_E2 } "NODE_NAME" } } { "Unidade_de_Controle.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 52.13 % ) " "Info: Total cell delay = 1.628 ns ( 52.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.495 ns ( 47.87 % ) " "Info: Total interconnect delay = 1.495 ns ( 47.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "3.123 ns" { clock clock~clkctrl Unidade_de_Controle:comb_3|state.Fetch_E2 } "NODE_NAME" } } { "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "3.123 ns" { clock {} clock~combout {} clock~clkctrl {} Unidade_de_Controle:comb_3|state.Fetch_E2 {} } { 0.000ns 0.000ns 0.124ns 1.371ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Unidade_de_Controle.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.959 ns + Longest register pin " "Info: + Longest register to pin delay is 3.959 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Unidade_de_Controle:comb_3\|state.Fetch_E2 1 REG LCFF_X92_Y50_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X92_Y50_N3; Fanout = 2; REG Node = 'Unidade_de_Controle:comb_3\|state.Fetch_E2'" {  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "" { Unidade_de_Controle:comb_3|state.Fetch_E2 } "NODE_NAME" } } { "Unidade_de_Controle.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/Unidade_de_Controle.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(2.820 ns) 3.959 ns State_out\[1\] 2 PIN PIN_H24 0 " "Info: 2: + IC(1.139 ns) + CELL(2.820 ns) = 3.959 ns; Loc. = PIN_H24; Fanout = 0; PIN Node = 'State_out\[1\]'" {  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "3.959 ns" { Unidade_de_Controle:comb_3|state.Fetch_E2 State_out[1] } "NODE_NAME" } } { "main.sv" "" { Text "C:/Users/ccal2/Downloads/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.820 ns ( 71.23 % ) " "Info: Total cell delay = 2.820 ns ( 71.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 28.77 % ) " "Info: Total interconnect delay = 1.139 ns ( 28.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "3.959 ns" { Unidade_de_Controle:comb_3|state.Fetch_E2 State_out[1] } "NODE_NAME" } } { "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "3.959 ns" { Unidade_de_Controle:comb_3|state.Fetch_E2 {} State_out[1] {} } { 0.000ns 1.139ns } { 0.000ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "3.123 ns" { clock clock~clkctrl Unidade_de_Controle:comb_3|state.Fetch_E2 } "NODE_NAME" } } { "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "3.123 ns" { clock {} clock~combout {} clock~clkctrl {} Unidade_de_Controle:comb_3|state.Fetch_E2 {} } { 0.000ns 0.000ns 0.124ns 1.371ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ccal2/documents/quartus/bin/TimingClosureFloorplan.fld" "" "3.959 ns" { Unidade_de_Controle:comb_3|state.Fetch_E2 State_out[1] } "NODE_NAME" } } { "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ccal2/documents/quartus/bin/Technology_Viewer.qrui" "3.959 ns" { Unidade_de_Controle:comb_3|state.Fetch_E2 {} State_out[1] {} } { 0.000ns 1.139ns } { 0.000ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 20 10:49:53 2017 " "Info: Processing ended: Wed Sep 20 10:49:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 75 s " "Info: Quartus II Full Compilation was successful. 0 errors, 75 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
