#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun 26 21:12:29 2023
# Process ID: 24464
# Current directory: C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30316 C:\Users\Admin\Desktop\TRAB ORG\MIPS-Multiciclo\MIPS\MIPS.xpr
# Log file: C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/vivado.log
# Journal file: C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/lucas/Desktop/ORG TRABSON/MIPS-Multiciclo/MIPS' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.gen/sources_1', nor could it be found using path 'C:/Users/lucas/Desktop/ORG TRABSON/MIPS-Multiciclo/MIPS/MIPS.gen/sources_1'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.ip_user_files', nor could it be found using path 'C:/Users/lucas/Desktop/ORG TRABSON/MIPS-Multiciclo/MIPS/MIPS.ip_user_files'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg', nor could it be found using path 'C:/Users/lucas/Desktop/ORG TRABSON/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1081.902 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Topo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Topo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Topo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xelab -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'alu_flag' is not connected on this instance [C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_Control_v
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.Topo
Compiling module xil_defaultlib.glbl
Built simulation snapshot Topo_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Admin/Desktop/TRAB -notrace
couldn't read file "C:/Users/Admin/Desktop/TRAB": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 26 23:37:01 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1081.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Topo_behav -key {Behavioral:sim_1:Functional:Topo} -tclbatch {Topo.tcl} -view {{C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}
source Topo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Sinal Halt finalizou
$finish called at time : 175 ns : File "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Topo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1081.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Topo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Topo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Topo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xelab -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'alu_flag' is not connected on this instance [C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_Control_v
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.Topo
Compiling module xil_defaultlib.glbl
Built simulation snapshot Topo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Topo_behav -key {Behavioral:sim_1:Functional:Topo} -tclbatch {Topo.tcl} -view {{C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}
source Topo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Sinal Halt finalizou
$finish called at time : 175 ns : File "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" Line 27
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1874.695 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Topo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1874.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Topo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Topo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Topo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xelab -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'alu_flag' is not connected on this instance [C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_Control_v
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.Topo
Compiling module xil_defaultlib.glbl
Built simulation snapshot Topo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Topo_behav -key {Behavioral:sim_1:Functional:Topo} -tclbatch {Topo.tcl} -view {{C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}
source Topo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Sinal Halt finalizou
$finish called at time : 175 ns : File "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Topo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1874.695 ; gain = 0.000
current_wave_config {Topo_behav.wcfg}
Topo_behav.wcfg
add_wave {{/Topo/datapath_i}} 
save_wave_config {C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}
save_wave_config {C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}
save_wave_config {C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}
save_wave_config {C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}
save_wave_config {C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Topo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Topo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Topo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xelab -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'alu_flag' is not connected on this instance [C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_Control_v
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.Topo
Compiling module xil_defaultlib.glbl
Built simulation snapshot Topo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Topo_behav -key {Behavioral:sim_1:Functional:Topo} -tclbatch {Topo.tcl} -view {{C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}
source Topo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Sinal Halt finalizou
$finish called at time : 175 ns : File "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Topo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1874.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Topo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Topo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Topo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xelab -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'alu_flag' is not connected on this instance [C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_Control_v
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.Topo
Compiling module xil_defaultlib.glbl
Built simulation snapshot Topo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Topo_behav -key {Behavioral:sim_1:Functional:Topo} -tclbatch {Topo.tcl} -view {{C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}
source Topo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Sinal Halt finalizou
$finish called at time : 175 ns : File "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" Line 27
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1874.695 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Topo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1874.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Topo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Topo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Topo
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xelab -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'alu_flag' is not connected on this instance [C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_Control_v
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.Topo
Compiling module xil_defaultlib.glbl
Built simulation snapshot Topo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Topo_behav -key {Behavioral:sim_1:Functional:Topo} -tclbatch {Topo.tcl} -view {{C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}
source Topo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Sinal Halt finalizou
$finish called at time : 175 ns : File "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Topo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1874.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Topo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Topo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Topo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xelab -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'alu_flag' is not connected on this instance [C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_Control_v
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.Topo
Compiling module xil_defaultlib.glbl
Built simulation snapshot Topo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Topo_behav -key {Behavioral:sim_1:Functional:Topo} -tclbatch {Topo.tcl} -view {{C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}
source Topo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Sinal Halt finalizou
$finish called at time : 175 ns : File "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Topo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2038.516 ; gain = 30.219
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Topo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Topo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Topo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xelab -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'alu_flag' is not connected on this instance [C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_Control_v
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.Topo
Compiling module xil_defaultlib.glbl
Built simulation snapshot Topo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Topo_behav -key {Behavioral:sim_1:Functional:Topo} -tclbatch {Topo.tcl} -view {{C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}
source Topo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Sinal Halt finalizou
$finish called at time : 175 ns : File "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Topo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2038.516 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Topo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Topo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Topo
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xelab -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'alu_flag' is not connected on this instance [C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_Control_v
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.Topo
Compiling module xil_defaultlib.glbl
Built simulation snapshot Topo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Topo_behav -key {Behavioral:sim_1:Functional:Topo} -tclbatch {Topo.tcl} -view {{C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}
source Topo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Sinal Halt finalizou
$finish called at time : 175 ns : File "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Topo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.516 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
open_project {C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Topo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Topo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Topo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xelab -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'alu_flag' is not connected on this instance [C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_Control_v
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.Topo
Compiling module xil_defaultlib.glbl
Built simulation snapshot Topo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Topo_behav -key {Behavioral:sim_1:Functional:Topo} -tclbatch {Topo.tcl} -view {{C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}
source Topo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Sinal Halt finalizou
$finish called at time : 175 ns : File "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Topo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2213.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Topo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Topo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Topo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xelab -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'alu_flag' is not connected on this instance [C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_Control_v
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.Topo
Compiling module xil_defaultlib.glbl
Built simulation snapshot Topo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Topo_behav -key {Behavioral:sim_1:Functional:Topo} -tclbatch {Topo.tcl} -view {{C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}
source Topo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Sinal Halt finalizou
$finish called at time : 175 ns : File "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Topo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2213.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Topo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Topo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Topo
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
"xelab -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc7e066413a04fe098a035dec6c3be6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Topo_behav xil_defaultlib.Topo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'alu_flag' is not connected on this instance [C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sources_1/new/Topo.sv:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_Control_v
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.Topo
Compiling module xil_defaultlib.glbl
Built simulation snapshot Topo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Topo_behav -key {Behavioral:sim_1:Functional:Topo} -tclbatch {Topo.tcl} -view {{C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}
source Topo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Sinal Halt finalizou
$finish called at time : 175 ns : File "C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/MIPS.srcs/sim_1/new/Testbench.sv" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Topo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2213.766 ; gain = 0.000
save_wave_config {C:/Users/Admin/Desktop/TRAB ORG/MIPS-Multiciclo/MIPS/Topo_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 27 00:28:28 2023...
