Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 45b487749c1f41099588870e48665600 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L axi_bram_ctrl_v4_1_1 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_4 -L lib_fifo_v1_0_13 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_21 -L axi_sg_v4_1_12 -L axi_cdma_v4_1_19 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L xlconstant_v1_1_6 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_lite_ipif_v3_0_4 -L axi_timer_v2_0_21 -L axi_uartlite_v2_0_23 -L mdm_v3_2_16 -L microblaze_v11_0_1 -L lmb_bram_if_cntlr_v4_0_16 -L lmb_v10_v3_0_9 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AlohaHE_wrapper_behav xil_defaultlib.AlohaHE_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/sam/Documents/thesis-defense/thesis_Aloha-HE/Aloha-HE_Common/ModRing/MontRed_Stage.sv:49]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/sam/Documents/thesis-defense/thesis_Aloha-HE/Aloha-HE_Common/ModRing/MontRed_Stage.sv:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/sam/Documents/thesis-defense/thesis_Aloha-HE/Aloha-HE_Common/ModRing/MontRed_Stage.sv:49]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/sam/Documents/thesis-defense/thesis_Aloha-HE/Aloha-HE_Common/ModRing/MontRed_Stage.sv:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/sam/Documents/thesis-defense/thesis_Aloha-HE/Aloha-HE_Common/ModRing/MontRed_Stage.sv:49]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/sam/Documents/thesis-defense/thesis_Aloha-HE/Aloha-HE_Common/ModRing/MontRed_Stage.sv:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/sam/Documents/thesis-defense/thesis_Aloha-HE/Aloha-HE_Common/ModRing/MontRed_Stage.sv:49]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/sam/Documents/thesis-defense/thesis_Aloha-HE/Aloha-HE_Common/ModRing/MontRed_Stage.sv:49]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 12 for port 'm_axi_arprot' [/home/sam/Documents/thesis-defense/thesis_Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.ip_user_files/bd/AlohaHE/sim/AlohaHE.v:2569]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 12 for port 'm_axi_awprot' [/home/sam/Documents/thesis-defense/thesis_Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.ip_user_files/bd/AlohaHE/sim/AlohaHE.v:2573]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'm_axi_wstrb' [/home/sam/Documents/thesis-defense/thesis_Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.ip_user_files/bd/AlohaHE/sim/AlohaHE.v:2585]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_dqs_found_lanes' [/home/sam/Documents/thesis-defense/thesis_Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.ip_user_files/bd/AlohaHE/ip/AlohaHE_mig_7series_0_0/AlohaHE_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_phase_locked_lanes' [/home/sam/Documents/thesis-defense/thesis_Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.ip_user_files/bd/AlohaHE/ip/AlohaHE_mig_7series_0_0/AlohaHE_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_dqs_found_lanes' [/home/sam/Documents/thesis-defense/thesis_Aloha-HE/Aloha-HE_Kintex/Aloha-HE_Kintex.ip_user_files/bd/AlohaHE/ip/AlohaHE_mig_7series_0_0/AlohaHE_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/sam/Documents/thesis-defense/thesis_Aloha-HE/Aloha-HE_Common/ModRing/MontRed_Stage.sv:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv_com...
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_1.axi_bram_ctrl_funcs
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_19.axi_cdma_pkg
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_21.tc_types
Compiling package mdm_v3_2_16.mdm_funcs
Compiling package microblaze_v11_0_1.microblaze_types
Compiling package microblaze_v11_0_1.microblaze_isa
Compiling package ieee.std_logic_textio
Compiling package microblaze_v11_0_1.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_16.lmb_bram_if_funcs
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module xil_defaultlib.AXI_Slave8Ports_new_v1_0_S00_AXI...
Compiling module xil_defaultlib.AXISlave8Ports
Compiling module xil_defaultlib.AlohaHE_AXISlave8Ports_0_0
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="kin...
Compiling module xil_defaultlib.NTTPolyBank
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="kin...
Compiling module xil_defaultlib.SharedFFTBramBank
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=1,CYCLE_C...
Compiling module xil_defaultlib.SharedFFTBrams
Compiling module xil_defaultlib.BitReverse(BITWIDTH=13)
Compiling module xil_defaultlib.Expand_default
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=2,CYCLE_C...
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1,CY...
Compiling module xil_defaultlib.Project_default
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="kin...
Compiling module xil_defaultlib.CBDPolyBRAM
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="kin...
Compiling module xil_defaultlib.TernaryPolyBRAM
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="kin...
Compiling module xil_defaultlib.FFTTw_RNS_ROM
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1,CY...
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1)
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=1,CYCLE_C...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=1)
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=25...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=18...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=48...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture dsp_a_x_b_arch of entity xil_defaultlib.DSP_A_x_B [dsp_a_x_b_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture dsp_a_x_b_p_c_arch of entity xil_defaultlib.DSP_A_x_B_p_C [dsp_a_x_b_p_c_default]
Compiling module xil_defaultlib.IntMultiplier_24x34
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=21...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=7)...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture dsp_a_x_b_doublebuffer_arch of entity xil_defaultlib.DSP_A_x_B_doublebuffer [dsp_a_x_b_doublebuffer_default]
Compiling module xil_defaultlib.CarrySaveAdder(BITWIDTH=60)
Compiling module xil_defaultlib.CarrySaveAdder(BITWIDTH=82)
Compiling module xil_defaultlib.CarrySaveAdder(BITWIDTH=107)
Compiling module xil_defaultlib.CarrySaveAdder
Compiling module xil_defaultlib.IntMultiplier_54x54
Compiling module xil_defaultlib.IntMultPool_default
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,bc...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture montred_dsp_mult_arch of entity xil_defaultlib.MontRed_DSP_Mult [montred_dsp_mult_default]
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=85)
Compiling module xil_defaultlib.MontRed_Stage(T_BITS=108,FIRST_S...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=62)
Compiling module xil_defaultlib.MontRed_Stage(T_BITS=85)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,bc...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture montred_dsp_multadd_arch of entity xil_defaultlib.MontRed_DSP_MultAdd [montred_dsp_multadd_default]
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=24,CYCLE_...
Compiling module xil_defaultlib.MontRed_Stage(T_BITS=62,OUTPUT_S...
Compiling module xil_defaultlib.MontRed
Compiling module xil_defaultlib.ModMul
Compiling module xil_defaultlib.UnifiedTwFctGen(FFT_ON_THE_FLY_G...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=28)
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=28,CYCLE_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="kin...
Compiling module xil_defaultlib.FFTAllTwiddleROM
Compiling module xil_defaultlib.FFTTwFctStorage
Compiling module xil_defaultlib.FLPAdderDenormalization
Compiling module xil_defaultlib.LeadingZeroCount(BITWIDTH=53)
Compiling module xil_defaultlib.FLPAdderSigAddNormalize
Compiling module xil_defaultlib.FFTButterflyAddStage
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=1,CYCLE_C...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=12,CYCLE_...
Compiling module xil_defaultlib.FLPMultiplier
Compiling module xil_defaultlib.FLPAdderDenormalization(DO_SUBST...
Compiling module xil_defaultlib.FLPAdder(DO_SUBSTRACTION=1)
Compiling module xil_defaultlib.FLPAdder
Compiling module xil_defaultlib.ComplexMultiplier
Compiling module xil_defaultlib.FFTButterfly
Compiling module xil_defaultlib.ModAdd
Compiling module xil_defaultlib.ModSub
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=54,CYCLE_...
Compiling module xil_defaultlib.INTTScale
Compiling module xil_defaultlib.NTTButterfly
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1,CY...
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1,CY...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=1,CYCLE_C...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=12)
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=12,CYCLE_...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=128)
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=54)
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=12,CYCLE_...
Compiling module xil_defaultlib.UnifiedLoadLogic(MULT_LAT=14)
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=1,CYCLE_C...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=1,CYCLE_C...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=1,CYCLE_C...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=1,CYCLE_C...
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1,CY...
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1,CY...
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1,CY...
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1,CY...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=12,CYCLE_...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=12,CYCLE_...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=12,CYCLE_...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=12,CYCLE_...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=64)
Compiling module xil_defaultlib.UnifiedStoreLogic(MULT_LAT=14)
Compiling module xil_defaultlib.UnifiedTransformation(FFT_ON_THE...
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1,CY...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=2,CYCLE_C...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=1,CYCLE_C...
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1,CY...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=13,CYCLE_...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=13,CYCLE_...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=13,CYCLE_...
Compiling module xil_defaultlib.RNSErrorPolys
Compiling module xil_defaultlib.RNS(ROM_BASE_ADDR=39)
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=13,CYCLE_...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=13,CYCLE_...
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1,CY...
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.HammingWeight
Compiling module xil_defaultlib.trivium64_update
Compiling module xil_defaultlib.TriviumAdapter
Compiling module xil_defaultlib.RandomSampling
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=13,CYCLE_...
Compiling module xil_defaultlib.IntToFlPDouble
Compiling module xil_defaultlib.IntToFlPWrapper
Compiling module xil_defaultlib.ComputeCore
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.INS_RAM
Compiling module xil_defaultlib.ISA_control
Compiling module xil_defaultlib.ComputeCoreWrapper
Compiling module xil_defaultlib.AlohaHE_ComputeCoreWrapper_0_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.wrap_brst [\wrap_brst(c_axi_addr_width=18,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_1.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.wr_chnl [\wr_chnl(c_axi_addr_width=18,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.rd_chnl [\rd_chnl(c_axi_addr_width=18,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.full_axi [\full_axi(c_s_axi_addr_width=18,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=32...]
Compiling architecture alohahe_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.AlohaHE_axi_bram_ctrl_0_0 [alohahe_axi_bram_ctrl_0_0_defaul...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=38,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=38,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=38,...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_19.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_19.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_19.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_19.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_19.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_19.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_19.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_19.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_19.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_m_axi_da...]
Compiling architecture implementation of entity axi_cdma_v4_1_19.axi_cdma [\axi_cdma(c_m_axi_data_width=64,...]
Compiling architecture alohahe_axi_cdma_0_0_arch of entity xil_defaultlib.AlohaHE_axi_cdma_0_0 [alohahe_axi_cdma_0_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_HUXNNQ
Compiling module xil_defaultlib.m01_couplers_imp_1JHKEH1
Compiling module xil_defaultlib.s00_couplers_imp_1JBLOD6
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_srl_f...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_si_transact...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_splitter
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_reg_s...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_wdata_route...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axi_r...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_srl_f...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_arbite...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_decerr_slav...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_crossbar(C_...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_axi_crossba...
Compiling module xil_defaultlib.AlohaHE_xbar_0
Compiling module xil_defaultlib.AlohaHE_axi_interconnect_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.bd_7499_one_0
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="kintex...]
Compiling architecture bd_7499_psr0_0_arch of entity xil_defaultlib.bd_7499_psr0_0 [bd_7499_psr0_0_default]
Compiling architecture bd_7499_psr_aclk_0_arch of entity xil_defaultlib.bd_7499_psr_aclk_0 [bd_7499_psr_aclk_0_default]
Compiling architecture bd_7499_psr_aclk1_0_arch of entity xil_defaultlib.bd_7499_psr_aclk1_0 [bd_7499_psr_aclk1_0_default]
Compiling module xil_defaultlib.clk_map_imp_EM5CPO
Compiling module xil_defaultlib.bd_7499_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1KLUDS7
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=50...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xil_defaultlib.bd_7499_m00arn_0
Compiling module xil_defaultlib.bd_7499_m00awn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=64...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=25...
Compiling module xil_defaultlib.bd_7499_m00bn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=44...
Compiling module xil_defaultlib.bd_7499_m00rn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=4,...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=51...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=51...
Compiling module xil_defaultlib.bd_7499_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_17CDO4R
Compiling module xil_defaultlib.bd_7499_m00s2a_0
Compiling module xil_defaultlib.bd_7499_s00a2s_0
Compiling module xil_defaultlib.bd_7499_s00mmu_0
Compiling module xil_defaultlib.bd_7499_s00sic_0
Compiling module xil_defaultlib.bd_7499_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_LYRE4K
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=57...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=44...
Compiling module xil_defaultlib.bd_7499_sarn_0
Compiling module xil_defaultlib.bd_7499_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=83...
Compiling module xil_defaultlib.bd_7499_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=47...
Compiling module xil_defaultlib.bd_7499_srn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=48...
Compiling module xil_defaultlib.bd_7499_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_P4Q3BY
Compiling module xil_defaultlib.bd_7499_s01a2s_0
Compiling module xil_defaultlib.bd_7499_s01mmu_0
Compiling module xil_defaultlib.bd_7499_s01sic_0
Compiling module xil_defaultlib.bd_7499_s01tr_0
Compiling module xil_defaultlib.s01_entry_pipeline_imp_1MX3YXC
Compiling module xil_defaultlib.bd_7499_sarn_1
Compiling module xil_defaultlib.bd_7499_srn_1
Compiling module xil_defaultlib.s01_nodes_imp_1JDVP60
Compiling module xil_defaultlib.bd_7499_s02a2s_0
Compiling module xil_defaultlib.bd_7499_s02mmu_0
Compiling module xil_defaultlib.bd_7499_s02sic_0
Compiling module xil_defaultlib.bd_7499_s02tr_0
Compiling module xil_defaultlib.s02_entry_pipeline_imp_195J165
Compiling module xil_defaultlib.bd_7499_sarn_2
Compiling module xil_defaultlib.bd_7499_sawn_1
Compiling module xil_defaultlib.bd_7499_sbn_1
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=47...
Compiling module xil_defaultlib.bd_7499_srn_2
Compiling module xil_defaultlib.bd_7499_swn_1
Compiling module xil_defaultlib.s02_nodes_imp_1G5SOHF
Compiling module xil_defaultlib.bd_7499_arsw_0
Compiling module xil_defaultlib.bd_7499_awsw_0
Compiling module xil_defaultlib.bd_7499_bsw_0
Compiling module xil_defaultlib.bd_7499_rsw_0
Compiling module xil_defaultlib.bd_7499_wsw_0
Compiling module xil_defaultlib.switchboards_imp_DPDE8A
Compiling module xil_defaultlib.bd_7499
Compiling module xil_defaultlib.AlohaHE_axi_smc_0
Compiling architecture imp of entity axi_timer_v2_0_21.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="k...]
Compiling architecture imp of entity axi_timer_v2_0_21.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_21.count_module [\count_module(c_family="kintex7"...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_21.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_21.tc_core [\tc_core(c_family="kintex7",c_ar...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_21.axi_timer [\axi_timer(c_family="kintex7")(1...]
Compiling architecture alohahe_axi_timer_0_0_arch of entity xil_defaultlib.AlohaHE_axi_timer_0_0 [alohahe_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_23.baudrate [\baudrate(c_ratio=1302)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_23.uartlite_rx [\uartlite_rx(c_family="kintex7")...]
Compiling architecture rtl of entity axi_uartlite_v2_0_23.uartlite_tx [\uartlite_tx(c_family="kintex7")...]
Compiling architecture rtl of entity axi_uartlite_v2_0_23.uartlite_core [\uartlite_core(c_family="kintex7...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_23.axi_uartlite [\axi_uartlite(c_family="kintex7"...]
Compiling architecture alohahe_axi_uartlite_0_0_arch of entity xil_defaultlib.AlohaHE_axi_uartlite_0_0 [alohahe_axi_uartlite_0_0_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.AlohaHE_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.AlohaHE_clk_wiz_0_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_16.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_16.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_16.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_16.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_16.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_16.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_16.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_16.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_16.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_16.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_16.MDM [\MDM(c_family="kintex7",c_bscani...]
Compiling architecture alohahe_mdm_1_0_arch of entity xil_defaultlib.AlohaHE_mdm_1_0 [alohahe_mdm_1_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_1NP0U9P
Compiling module xil_defaultlib.m01_couplers_imp_MC8P6M
Compiling module xil_defaultlib.m02_couplers_imp_UYOL6
Compiling module xil_defaultlib.m03_couplers_imp_10TZ2RD
Compiling module xil_defaultlib.s00_couplers_imp_M84BKX
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_decode...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_splitter(C_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_decerr_slav...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_crossbar_sa...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_axi_crossba...
Compiling module xil_defaultlib.AlohaHE_xbar_1
Compiling module xil_defaultlib.AlohaHE_microblaze_0_axi_periph_...
Compiling architecture imp of entity microblaze_v11_0_1.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101011000000...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT5 [\MB_LUT5(c_target=kintex7,init="...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101100")(0...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT4 [\MB_LUT4(c_target=kintex7,init="...]
Compiling architecture ram32x1d_v of entity unisim.RAM32X1D [ram32x1d_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_RAM32X1D [\MB_RAM32X1D(c_target=kintex7,c_...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_RAM16X1D [\MB_RAM16X1D(c_target=kintex7,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111100001100...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE(init='0')\]
Compiling architecture imp of entity microblaze_v11_0_1.MB_FDSE [\MB_FDSE(c_target=kintex7,init='...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010000011111100...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture imp of entity microblaze_v11_0_1.Cache_Interface [\Cache_Interface(c_target=kintex...]
Compiling architecture imp of entity microblaze_v11_0_1.comparator [\comparator(c_target=kintex7,c_i...]
Compiling architecture imp of entity microblaze_v11_0_1.cache_valid_bit_detect [\cache_valid_bit_detect(c_addr_s...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=36,read_w...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_RAMB36 [\MB_RAMB36(c_target=kintex7,c_us...]
Compiling architecture imp of entity microblaze_v11_0_1.RAM_Module [\RAM_Module(c_id=300,c_target=ki...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=18,read_w...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_RAMB36 [\MB_RAMB36(c_target=kintex7,c_us...]
Compiling architecture imp of entity microblaze_v11_0_1.RAM_Module [\RAM_Module(c_id=400,c_target=ki...]
Compiling architecture imp of entity microblaze_v11_0_1.DCache_gti [\DCache_gti(c_target=kintex7,c_a...]
Compiling architecture imp of entity microblaze_v11_0_1.comparator [\comparator(c_target=kintex7,c_i...]
Compiling architecture imp of entity microblaze_v11_0_1.RAM_Module [\RAM_Module(c_id=1200,c_target=k...]
Compiling architecture imp of entity microblaze_v11_0_1.RAM_Module [\RAM_Module(c_id=1300,c_target=k...]
Compiling architecture imp of entity microblaze_v11_0_1.Cache_Interface [\Cache_Interface(c_target=kintex...]
Compiling architecture imp of entity microblaze_v11_0_1.Icache [\Icache(c_target=kintex7,c_allow...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=kintex7,c_us...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=kintex7,c_us...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1000000000000000")...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=kintex7,c_us...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1000100000011011")...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=kintex7,c_us...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=kintex7,c_us...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=kintex7,c_us...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRL16E [\MB_SRL16E(c_target=kintex7,c_us...]
Compiling architecture imp of entity microblaze_v11_0_1.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_1.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_1.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_1.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_1.MB_SRLC16E [\MB_SRLC16E(c_target=kintex7,c_u...]
Compiling architecture imp of entity microblaze_v11_0_1.address_hit [\address_hit(c_target=kintex7,c_...]
Compiling architecture imp of entity microblaze_v11_0_1.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_1.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_AND2B1L [\MB_AND2B1L(c_target=kintex7)\]
Compiling architecture imp of entity microblaze_v11_0_1.MB_MUXCY [\MB_MUXCY(c_target=kintex7)\]
Compiling architecture imp of entity microblaze_v11_0_1.carry_or [\carry_or(c_target=kintex7)\]
Compiling architecture imp of entity microblaze_v11_0_1.carry_and [\carry_and(c_target=kintex7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_FDRE [\MB_FDRE(c_target=kintex7)\]
Compiling architecture imp of entity microblaze_v11_0_1.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=kintex7...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_MUXF7 [\MB_MUXF7(c_target=kintex7)\]
Compiling architecture imp of entity microblaze_v11_0_1.MB_FDR [\MB_FDR(c_target=kintex7)\]
Compiling architecture imp of entity microblaze_v11_0_1.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_FDS [\MB_FDS(c_target=kintex7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture imp of entity microblaze_v11_0_1.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_1.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_1.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6_2 [\MB_LUT6_2(c_target=kintex7,init...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_RAM32M [\MB_RAM32M(c_target=kintex7,c_us...]
Compiling architecture imp of entity microblaze_v11_0_1.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_1.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6_2 [\MB_LUT6_2(c_target=kintex7,init...]
Compiling architecture imp of entity microblaze_v11_0_1.ALU_Bit [\ALU_Bit(c_target=kintex7,c_allo...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT4 [\MB_LUT4(c_target=kintex7,init="...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_MULT_AND [\MB_MULT_AND(c_target=kintex7)\]
Compiling architecture imp of entity microblaze_v11_0_1.ALU_Bit [\ALU_Bit(c_target=kintex7,c_allo...]
Compiling architecture imp of entity microblaze_v11_0_1.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_1.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_1.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_1.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_1.WB_Mux_Bit [\WB_Mux_Bit(c_target=kintex7,c_l...]
Compiling architecture imp of entity microblaze_v11_0_1.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_1.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_1.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_1.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_1.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6_2 [\MB_LUT6_2(c_target=kintex7,init...]
Compiling architecture imp of entity microblaze_v11_0_1.mux_bus [\mux_bus(c_target=kintex7,c_allo...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_1.MB_LUT6_2 [\MB_LUT6_2(c_target=kintex7,init...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_1.MB_FDE [\MB_FDE(c_target=kintex7)\]
Compiling architecture imp of entity microblaze_v11_0_1.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_1.Fpu [\Fpu(c_data_size=32,c_target=kin...]
Compiling architecture imp of entity microblaze_v11_0_1.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_1.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_1.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_1.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_1.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_1.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_1.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_1.MicroBlaze_Core [\MicroBlaze_Core(c_freq=20000000...]
Compiling architecture imp of entity microblaze_v11_0_1.MicroBlaze [\MicroBlaze(c_freq=200000000,c_e...]
Compiling architecture alohahe_microblaze_1_0_arch of entity xil_defaultlib.AlohaHE_microblaze_1_0 [alohahe_microblaze_1_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.lmb_mux [\lmb_mux(c_target=kintex7,c_base...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="kin...]
Compiling architecture alohahe_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.AlohaHE_dlmb_bram_if_cntlr_0 [alohahe_dlmb_bram_if_cntlr_0_def...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture alohahe_dlmb_v10_0_arch of entity xil_defaultlib.AlohaHE_dlmb_v10_0 [alohahe_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.lmb_mux [\lmb_mux(c_target=kintex7,c_base...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_16.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="kin...]
Compiling architecture alohahe_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.AlohaHE_ilmb_bram_if_cntlr_0 [alohahe_ilmb_bram_if_cntlr_0_def...]
Compiling architecture alohahe_ilmb_v10_0_arch of entity xil_defaultlib.AlohaHE_ilmb_v10_0 [alohahe_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="kin...
Compiling module xil_defaultlib.AlohaHE_lmb_bram_0
Compiling module xil_defaultlib.microblaze_1_local_memory_imp_1T...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.IBUFGDS(IBUF_LOW_PWR="FALSE")
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(DIFF_T...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=4,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nCK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(CL=6,COL_WID...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_DCIEN(IBUF_LOW_PWR="FALSE"...
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_DCIEN(DQS_BIAS=...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_2_poc_pd_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(BYTE...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(DDR3_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(nCK_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(nCK_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(COL_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_axi...
Compiling module xil_defaultlib.AlohaHE_mig_7series_0_0_mig_defa...
Compiling module xil_defaultlib.AlohaHE_mig_7series_0_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="kintex...]
Compiling architecture alohahe_proc_sys_reset_0_0_arch of entity xil_defaultlib.AlohaHE_proc_sys_reset_0_0 [alohahe_proc_sys_reset_0_0_defau...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="kintex...]
Compiling architecture alohahe_rst_mig_7series_0_100m_0_arch of entity xil_defaultlib.AlohaHE_rst_mig_7series_0_100M_0 [alohahe_rst_mig_7series_0_100m_0...]
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.AlohaHE_xlconstant_0_0
Compiling module xil_defaultlib.AlohaHE
Compiling module xil_defaultlib.AlohaHE_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot AlohaHE_wrapper_behav
