// Seed: 1405960292
module module_0 (
    output uwire id_0,
    input wire id_1,
    input wand id_2,
    input wand id_3,
    output uwire id_4,
    input tri0 id_5,
    output wor id_6,
    input tri id_7,
    input supply0 id_8
    , id_16,
    output wire id_9,
    input uwire id_10,
    input supply1 id_11,
    output supply1 id_12,
    output tri0 id_13,
    input wor id_14
);
  wire id_17;
  wire id_18;
  supply1 id_19 = 1;
  specify
    (id_20[1] => id_21) = 1;
  endspecify
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    output wor id_2,
    input wand id_3,
    input supply1 id_4
);
  initial begin
    id_1 = new(id_0, 1 + 1 + (id_4) - id_4 == id_0, 1'b0);
  end
  module_0(
      id_2, id_3, id_4, id_3, id_2, id_3, id_2, id_4, id_3, id_2, id_4, id_4, id_2, id_2, id_3
  );
  wire id_6, id_7, id_8;
  wire id_9;
endmodule
