// Seed: 637857956
module module_0 (
    input uwire id_0,
    input tri1  id_1
);
  assign id_3 = -1'b0;
  assign id_4 = 1 << 1;
  wand id_5;
  assign id_4 = -1;
  supply0 id_6, id_7 = id_3;
  wire id_8;
  assign id_7 = id_4;
  wire id_9, id_10;
  wire id_11;
endmodule
module module_1 (
    input supply0 id_0,
    \id_16 ,
    output supply1 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wire id_4,
    input wire id_5,
    input wor id_6,
    output tri0 id_7,
    output tri0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    input tri id_11,
    input tri id_12,
    input uwire id_13,
    input uwire id_14
);
  assign id_7 = id_6;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  assign modCall_1.id_7 = 0;
  wire id_17, id_18, id_19;
  time id_20;
  wire id_21;
  integer id_22;
  always_latch
    if (id_5);
    else;
  assign id_19 = 1;
endmodule
