Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-03-25 02:23:57	19	19.48	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/510751974	push	false	false	master	449cee7805d71ed47c46f685c19b14927a6f05f1	28adba14817c...449cee7805d7	Merge pull request #306 from per1234/trim-trailing-whitespace	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5opti:LTO=disable,TimerClockSource=default,chip=85,clock=14external,eesave=aenable,bod=1v8	1.6.7	302	9	1	false	0	0		0	
2019-03-25 02:24:04	19	19.48	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/510751974	push	false	false	master	449cee7805d71ed47c46f685c19b14927a6f05f1	28adba14817c...449cee7805d7	Merge pull request #306 from per1234/trim-trailing-whitespace	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5opti:LTO=disable,TimerClockSource=default,chip=85,clock=14external,eesave=aenable,bod=1v8	1.6.9	302	9	1	false	0	0		0	
2019-03-25 02:24:11	19	19.48	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/510751974	push	false	false	master	449cee7805d71ed47c46f685c19b14927a6f05f1	28adba14817c...449cee7805d7	Merge pull request #306 from per1234/trim-trailing-whitespace	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5opti:LTO=disable,TimerClockSource=default,chip=85,clock=14external,eesave=aenable,bod=1v8	1.6.13	302	9	1	false	0	0		0	
2019-03-25 02:24:17	19	19.48	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/510751974	push	false	false	master	449cee7805d71ed47c46f685c19b14927a6f05f1	28adba14817c...449cee7805d7	Merge pull request #306 from per1234/trim-trailing-whitespace	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5opti:LTO=disable,TimerClockSource=default,chip=85,clock=14external,eesave=aenable,bod=1v8	1.8.5	302	9	1	false	0	0		0	
2019-03-25 02:24:22	19	19.48	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/510751974	push	false	false	master	449cee7805d71ed47c46f685c19b14927a6f05f1	28adba14817c...449cee7805d7	Merge pull request #306 from per1234/trim-trailing-whitespace	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5opti:LTO=disable,TimerClockSource=default,chip=85,clock=14external,eesave=aenable,bod=1v8	1.8.9	302	9	1	false	0	0		0	
