// Seed: 696337758
module module_0 (
    output supply0 id_0,
    output supply0 id_1,
    output supply1 id_2
);
  wire id_4;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input uwire id_2,
    output uwire id_3,
    input wor id_4,
    input tri id_5,
    input tri id_6,
    output supply0 id_7,
    output tri id_8
);
  assign id_8 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_0
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd57
) (
    output uwire id_0,
    output tri1 id_1,
    output tri1 id_2,
    input tri1 _id_3,
    output wor id_4,
    input wire id_5,
    output supply1 id_6,
    output tri id_7
);
  wire id_9;
  logic [-1 : -1] id_10;
  logic id_11[1 : 1 'b0];
  module_0 modCall_1 (
      id_6,
      id_0,
      id_4
  );
  assign modCall_1.id_2 = 0;
  assign id_10[id_3] = 1;
endmodule
