Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Sep 26 17:57:41 2025
| Host         : DESKTOP-S15BKKL running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -file ./report/case_1_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                           Violations  
---------  --------  ----------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                         788         
XDCC-4     Warning   User Clock constraint overwritten with the same name  8           
XDCC-8     Warning   User Clock constraint overwritten on the same source  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (116)
6. checking no_output_delay (520)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (116)
--------------------------------
 There are 116 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (520)
---------------------------------
 There are 520 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.491        0.000                      0                 4008        0.159        0.000                      0                 4008        4.500        0.000                       0                   685  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.491        0.000                      0                 4008        0.159        0.000                      0                 4008        4.500        0.000                       0                   685  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 5.221ns (57.610%)  route 3.842ns (42.390%))
  Logic Levels:           3  (CARRY4=2 DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y15         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, routed)           0.626     2.055    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
    SLICE_X68Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.562 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.801 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[2]
                         net (fo=32, routed)          2.051     4.852    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_5
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      4.019     8.871 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[12]
                         net (fo=19, routed)          1.164    10.036    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product_0[12]
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  0.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/am_addmul_6ns_6ns_6s_6_4_1_U143/case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0_U/p_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/m93_reg_2989_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/am_addmul_6ns_6ns_6s_6_4_1_U143/case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0_U/ap_clk
    SLICE_X91Y34         FDRE                                         r  bd_0_i/hls_inst/inst/am_addmul_6ns_6ns_6s_6_4_1_U143/case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0_U/p_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/am_addmul_6ns_6ns_6s_6_4_1_U143/case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0_U/p_reg_reg[0]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/P[0]
    SLICE_X91Y33         FDRE                                         r  bd_0_i/hls_inst/inst/m93_reg_2989_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X91Y33         FDRE                                         r  bd_0_i/hls_inst/inst/m93_reg_2989_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X91Y33         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/m93_reg_2989_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y16   bd_0_i/hls_inst/inst/m111_reg_3106_reg/CLK
Low Pulse Width   Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X60Y44  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X60Y44  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C



