{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 09 00:14:47 2011 " "Info: Processing started: Sat Apr 09 00:14:47 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vdc_top -c vdc_top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vdc_top -c vdc_top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 register huc6270:VDC\|X\[1\] register huc6270:VDC\|REN_SP_OPQ\[14\] 9.879 ns " "Info: Slack time is 9.879 ns for clock \"pll:pll\|altpll:altpll_component\|_clk0\" between source register \"huc6270:VDC\|X\[1\]\" and destination register \"huc6270:VDC\|REN_SP_OPQ\[14\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "74.33 MHz 13.453 ns " "Info: Fmax is 74.33 MHz (period= 13.453 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "23.109 ns + Largest register register " "Info: + Largest register to register requirement is 23.109 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "23.332 ns + " "Info: + Setup relationship between source and destination is 23.332 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.909 ns " "Info: + Latch edge is 20.909 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll\|altpll:altpll_component\|_clk0 23.332 ns -2.423 ns  50 " "Info: Clock period of Destination clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 23.332 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.423 ns " "Info: - Launch edge is -2.423 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll\|altpll:altpll_component\|_clk0 23.332 ns -2.423 ns  50 " "Info: Clock period of Source clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 23.332 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.016 ns + Largest " "Info: + Largest clock skew is 0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.501 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 2995 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 2995; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.501 ns huc6270:VDC\|REN_SP_OPQ\[14\] 3 REG LCFF_X19_Y17_N1 2 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.501 ns; Loc. = LCFF_X19_Y17_N1; Fanout = 2; REG Node = 'huc6270:VDC\|REN_SP_OPQ\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl huc6270:VDC|REN_SP_OPQ[14] } "NODE_NAME" } } { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 1459 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.07 % ) " "Info: Total cell delay = 0.602 ns ( 24.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.899 ns ( 75.93 % ) " "Info: Total interconnect delay = 1.899 ns ( 75.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6270:VDC|REN_SP_OPQ[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6270:VDC|REN_SP_OPQ[14] {} } { 0.000ns 0.918ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 source 2.485 ns - Longest register " "Info: - Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to source register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 2995 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 2995; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.602 ns) 2.485 ns huc6270:VDC\|X\[1\] 3 REG LCFF_X16_Y19_N27 70 " "Info: 3: + IC(0.965 ns) + CELL(0.602 ns) = 2.485 ns; Loc. = LCFF_X16_Y19_N27; Fanout = 70; REG Node = 'huc6270:VDC\|X\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl huc6270:VDC|X[1] } "NODE_NAME" } } { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 471 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.23 % ) " "Info: Total cell delay = 0.602 ns ( 24.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.883 ns ( 75.77 % ) " "Info: Total interconnect delay = 1.883 ns ( 75.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6270:VDC|X[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6270:VDC|X[1] {} } { 0.000ns 0.918ns 0.965ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6270:VDC|REN_SP_OPQ[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6270:VDC|REN_SP_OPQ[14] {} } { 0.000ns 0.918ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6270:VDC|X[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6270:VDC|X[1] {} } { 0.000ns 0.918ns 0.965ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 471 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 1459 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6270:VDC|REN_SP_OPQ[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6270:VDC|REN_SP_OPQ[14] {} } { 0.000ns 0.918ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6270:VDC|X[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6270:VDC|X[1] {} } { 0.000ns 0.918ns 0.965ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.230 ns - Longest register register " "Info: - Longest register to register delay is 13.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns huc6270:VDC\|X\[1\] 1 REG LCFF_X16_Y19_N27 70 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y19_N27; Fanout = 70; REG Node = 'huc6270:VDC\|X\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { huc6270:VDC|X[1] } "NODE_NAME" } } { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 471 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.512 ns) + CELL(0.517 ns) 3.029 ns huc6270:VDC\|Add69~3 2 COMB LCCOMB_X30_Y15_N10 2 " "Info: 2: + IC(2.512 ns) + CELL(0.517 ns) = 3.029 ns; Loc. = LCCOMB_X30_Y15_N10; Fanout = 2; COMB Node = 'huc6270:VDC\|Add69~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.029 ns" { huc6270:VDC|X[1] huc6270:VDC|Add69~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.487 ns huc6270:VDC\|Add69~4 3 COMB LCCOMB_X30_Y15_N12 1 " "Info: 3: + IC(0.000 ns) + CELL(0.458 ns) = 3.487 ns; Loc. = LCCOMB_X30_Y15_N12; Fanout = 1; COMB Node = 'huc6270:VDC\|Add69~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { huc6270:VDC|Add69~3 huc6270:VDC|Add69~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 3.961 ns huc6270:VDC\|V_X~59 4 COMB LCCOMB_X30_Y15_N16 15 " "Info: 4: + IC(0.296 ns) + CELL(0.178 ns) = 3.961 ns; Loc. = LCCOMB_X30_Y15_N16; Fanout = 15; COMB Node = 'huc6270:VDC\|V_X~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { huc6270:VDC|Add69~4 huc6270:VDC|V_X~59 } "NODE_NAME" } } { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 1457 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.698 ns) + CELL(0.521 ns) 6.180 ns huc6270:VDC\|Mux1395~4 5 COMB LCCOMB_X29_Y18_N20 1 " "Info: 5: + IC(1.698 ns) + CELL(0.521 ns) = 6.180 ns; Loc. = LCCOMB_X29_Y18_N20; Fanout = 1; COMB Node = 'huc6270:VDC\|Mux1395~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { huc6270:VDC|V_X~59 huc6270:VDC|Mux1395~4 } "NODE_NAME" } } { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 1499 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.545 ns) 7.036 ns huc6270:VDC\|Mux1395~5 6 COMB LCCOMB_X29_Y18_N16 1 " "Info: 6: + IC(0.311 ns) + CELL(0.545 ns) = 7.036 ns; Loc. = LCCOMB_X29_Y18_N16; Fanout = 1; COMB Node = 'huc6270:VDC\|Mux1395~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { huc6270:VDC|Mux1395~4 huc6270:VDC|Mux1395~5 } "NODE_NAME" } } { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 1499 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.521 ns) 8.431 ns huc6270:VDC\|Mux1395~6 7 COMB LCCOMB_X30_Y15_N18 1 " "Info: 7: + IC(0.874 ns) + CELL(0.521 ns) = 8.431 ns; Loc. = LCCOMB_X30_Y15_N18; Fanout = 1; COMB Node = 'huc6270:VDC\|Mux1395~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { huc6270:VDC|Mux1395~5 huc6270:VDC|Mux1395~6 } "NODE_NAME" } } { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 1499 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.544 ns) 10.259 ns huc6270:VDC\|Mux1395~9 8 COMB LCCOMB_X30_Y16_N24 2 " "Info: 8: + IC(1.284 ns) + CELL(0.544 ns) = 10.259 ns; Loc. = LCCOMB_X30_Y16_N24; Fanout = 2; COMB Node = 'huc6270:VDC\|Mux1395~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { huc6270:VDC|Mux1395~6 huc6270:VDC|Mux1395~9 } "NODE_NAME" } } { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 1499 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.278 ns) 10.840 ns huc6270:VDC\|REN_SP_OPQ~29 9 COMB LCCOMB_X30_Y16_N14 1 " "Info: 9: + IC(0.303 ns) + CELL(0.278 ns) = 10.840 ns; Loc. = LCCOMB_X30_Y16_N14; Fanout = 1; COMB Node = 'huc6270:VDC\|REN_SP_OPQ~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { huc6270:VDC|Mux1395~9 huc6270:VDC|REN_SP_OPQ~29 } "NODE_NAME" } } { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 288 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.521 ns) 13.134 ns huc6270:VDC\|REN_SP_OPQ~30 10 COMB LCCOMB_X19_Y17_N0 1 " "Info: 10: + IC(1.773 ns) + CELL(0.521 ns) = 13.134 ns; Loc. = LCCOMB_X19_Y17_N0; Fanout = 1; COMB Node = 'huc6270:VDC\|REN_SP_OPQ~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { huc6270:VDC|REN_SP_OPQ~29 huc6270:VDC|REN_SP_OPQ~30 } "NODE_NAME" } } { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 288 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 13.230 ns huc6270:VDC\|REN_SP_OPQ\[14\] 11 REG LCFF_X19_Y17_N1 2 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 13.230 ns; Loc. = LCFF_X19_Y17_N1; Fanout = 2; REG Node = 'huc6270:VDC\|REN_SP_OPQ\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { huc6270:VDC|REN_SP_OPQ~30 huc6270:VDC|REN_SP_OPQ[14] } "NODE_NAME" } } { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 1459 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.179 ns ( 31.59 % ) " "Info: Total cell delay = 4.179 ns ( 31.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.051 ns ( 68.41 % ) " "Info: Total interconnect delay = 9.051 ns ( 68.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.230 ns" { huc6270:VDC|X[1] huc6270:VDC|Add69~3 huc6270:VDC|Add69~4 huc6270:VDC|V_X~59 huc6270:VDC|Mux1395~4 huc6270:VDC|Mux1395~5 huc6270:VDC|Mux1395~6 huc6270:VDC|Mux1395~9 huc6270:VDC|REN_SP_OPQ~29 huc6270:VDC|REN_SP_OPQ~30 huc6270:VDC|REN_SP_OPQ[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.230 ns" { huc6270:VDC|X[1] {} huc6270:VDC|Add69~3 {} huc6270:VDC|Add69~4 {} huc6270:VDC|V_X~59 {} huc6270:VDC|Mux1395~4 {} huc6270:VDC|Mux1395~5 {} huc6270:VDC|Mux1395~6 {} huc6270:VDC|Mux1395~9 {} huc6270:VDC|REN_SP_OPQ~29 {} huc6270:VDC|REN_SP_OPQ~30 {} huc6270:VDC|REN_SP_OPQ[14] {} } { 0.000ns 2.512ns 0.000ns 0.296ns 1.698ns 0.311ns 0.874ns 1.284ns 0.303ns 1.773ns 0.000ns } { 0.000ns 0.517ns 0.458ns 0.178ns 0.521ns 0.545ns 0.521ns 0.544ns 0.278ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6270:VDC|REN_SP_OPQ[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6270:VDC|REN_SP_OPQ[14] {} } { 0.000ns 0.918ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6270:VDC|X[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6270:VDC|X[1] {} } { 0.000ns 0.918ns 0.965ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.230 ns" { huc6270:VDC|X[1] huc6270:VDC|Add69~3 huc6270:VDC|Add69~4 huc6270:VDC|V_X~59 huc6270:VDC|Mux1395~4 huc6270:VDC|Mux1395~5 huc6270:VDC|Mux1395~6 huc6270:VDC|Mux1395~9 huc6270:VDC|REN_SP_OPQ~29 huc6270:VDC|REN_SP_OPQ~30 huc6270:VDC|REN_SP_OPQ[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.230 ns" { huc6270:VDC|X[1] {} huc6270:VDC|Add69~3 {} huc6270:VDC|Add69~4 {} huc6270:VDC|V_X~59 {} huc6270:VDC|Mux1395~4 {} huc6270:VDC|Mux1395~5 {} huc6270:VDC|Mux1395~6 {} huc6270:VDC|Mux1395~9 {} huc6270:VDC|REN_SP_OPQ~29 {} huc6270:VDC|REN_SP_OPQ~30 {} huc6270:VDC|REN_SP_OPQ[14] {} } { 0.000ns 2.512ns 0.000ns 0.296ns 1.698ns 0.311ns 0.874ns 1.284ns 0.303ns 1.773ns 0.000ns } { 0.000ns 0.517ns 0.458ns 0.178ns 0.521ns 0.545ns 0.521ns 0.544ns 0.278ns 0.521ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_24\[0\] " "Info: No valid register-to-register data paths exist for clock \"CLOCK_24\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 register huc6260:VCE\|VGA_HS_N_FF register huc6260:VCE\|VGA_HS_N_FF 445 ps " "Info: Minimum slack time is 445 ps for clock \"pll:pll\|altpll:altpll_component\|_clk0\" between source register \"huc6260:VCE\|VGA_HS_N_FF\" and destination register \"huc6260:VCE\|VGA_HS_N_FF\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns huc6260:VCE\|VGA_HS_N_FF 1 REG LCFF_X22_Y24_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y24_N3; Fanout = 3; REG Node = 'huc6260:VCE\|VGA_HS_N_FF'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { huc6260:VCE|VGA_HS_N_FF } "NODE_NAME" } } { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns huc6260:VCE\|VGA_HS_N_FF~3 2 COMB LCCOMB_X22_Y24_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X22_Y24_N2; Fanout = 1; COMB Node = 'huc6260:VCE\|VGA_HS_N_FF~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { huc6260:VCE|VGA_HS_N_FF huc6260:VCE|VGA_HS_N_FF~3 } "NODE_NAME" } } { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns huc6260:VCE\|VGA_HS_N_FF 3 REG LCFF_X22_Y24_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X22_Y24_N3; Fanout = 3; REG Node = 'huc6260:VCE\|VGA_HS_N_FF'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { huc6260:VCE|VGA_HS_N_FF~3 huc6260:VCE|VGA_HS_N_FF } "NODE_NAME" } } { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { huc6260:VCE|VGA_HS_N_FF huc6260:VCE|VGA_HS_N_FF~3 huc6260:VCE|VGA_HS_N_FF } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { huc6260:VCE|VGA_HS_N_FF {} huc6260:VCE|VGA_HS_N_FF~3 {} huc6260:VCE|VGA_HS_N_FF {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.423 ns " "Info: + Latch edge is -2.423 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll\|altpll:altpll_component\|_clk0 23.332 ns -2.423 ns  50 " "Info: Clock period of Destination clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 23.332 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.423 ns " "Info: - Launch edge is -2.423 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll\|altpll:altpll_component\|_clk0 23.332 ns -2.423 ns  50 " "Info: Clock period of Source clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 23.332 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.507 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 2995 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 2995; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 2.507 ns huc6260:VCE\|VGA_HS_N_FF 3 REG LCFF_X22_Y24_N3 3 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.507 ns; Loc. = LCFF_X22_Y24_N3; Fanout = 3; REG Node = 'huc6260:VCE\|VGA_HS_N_FF'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl huc6260:VCE|VGA_HS_N_FF } "NODE_NAME" } } { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.01 % ) " "Info: Total cell delay = 0.602 ns ( 24.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.905 ns ( 75.99 % ) " "Info: Total interconnect delay = 1.905 ns ( 75.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6260:VCE|VGA_HS_N_FF } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.507 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6260:VCE|VGA_HS_N_FF {} } { 0.000ns 0.918ns 0.987ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 source 2.507 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to source register is 2.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 2995 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 2995; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 2.507 ns huc6260:VCE\|VGA_HS_N_FF 3 REG LCFF_X22_Y24_N3 3 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.507 ns; Loc. = LCFF_X22_Y24_N3; Fanout = 3; REG Node = 'huc6260:VCE\|VGA_HS_N_FF'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl huc6260:VCE|VGA_HS_N_FF } "NODE_NAME" } } { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.01 % ) " "Info: Total cell delay = 0.602 ns ( 24.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.905 ns ( 75.99 % ) " "Info: Total interconnect delay = 1.905 ns ( 75.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6260:VCE|VGA_HS_N_FF } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.507 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6260:VCE|VGA_HS_N_FF {} } { 0.000ns 0.918ns 0.987ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6260:VCE|VGA_HS_N_FF } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.507 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6260:VCE|VGA_HS_N_FF {} } { 0.000ns 0.918ns 0.987ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 278 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 278 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6260:VCE|VGA_HS_N_FF } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.507 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6260:VCE|VGA_HS_N_FF {} } { 0.000ns 0.918ns 0.987ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { huc6260:VCE|VGA_HS_N_FF huc6260:VCE|VGA_HS_N_FF~3 huc6260:VCE|VGA_HS_N_FF } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { huc6260:VCE|VGA_HS_N_FF {} huc6260:VCE|VGA_HS_N_FF~3 {} huc6260:VCE|VGA_HS_N_FF {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6260:VCE|VGA_HS_N_FF } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.507 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6260:VCE|VGA_HS_N_FF {} } { 0.000ns 0.918ns 0.987ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "huc6270:VDC\|BG_RAM_DO\[12\] SRAM_DQ\[12\] CLOCK_24\[0\] 7.912 ns register " "Info: tsu for register \"huc6270:VDC\|BG_RAM_DO\[12\]\" (data pin = \"SRAM_DQ\[12\]\", clock pin = \"CLOCK_24\[0\]\") is 7.912 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.031 ns + Longest pin register " "Info: + Longest pin to register delay is 8.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_DQ\[12\] 1 PIN PIN_R9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_R9; Fanout = 1; PIN Node = 'SRAM_DQ\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "../src/vdc_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/vdc_top.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.853 ns) 0.853 ns SRAM_DQ\[12\]~12 2 COMB IOC_X13_Y0_N0 3 " "Info: 2: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = IOC_X13_Y0_N0; Fanout = 3; COMB Node = 'SRAM_DQ\[12\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { SRAM_DQ[12] SRAM_DQ[12]~12 } "NODE_NAME" } } { "../src/vdc_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/vdc_top.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.904 ns) + CELL(0.178 ns) 7.935 ns huc6270:VDC\|BG_RAM_DO\[12\]~feeder 3 COMB LCCOMB_X18_Y11_N2 1 " "Info: 3: + IC(6.904 ns) + CELL(0.178 ns) = 7.935 ns; Loc. = LCCOMB_X18_Y11_N2; Fanout = 1; COMB Node = 'huc6270:VDC\|BG_RAM_DO\[12\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.082 ns" { SRAM_DQ[12]~12 huc6270:VDC|BG_RAM_DO[12]~feeder } "NODE_NAME" } } { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 1614 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.031 ns huc6270:VDC\|BG_RAM_DO\[12\] 4 REG LCFF_X18_Y11_N3 3 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.031 ns; Loc. = LCFF_X18_Y11_N3; Fanout = 3; REG Node = 'huc6270:VDC\|BG_RAM_DO\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { huc6270:VDC|BG_RAM_DO[12]~feeder huc6270:VDC|BG_RAM_DO[12] } "NODE_NAME" } } { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 1614 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.127 ns ( 14.03 % ) " "Info: Total cell delay = 1.127 ns ( 14.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.904 ns ( 85.97 % ) " "Info: Total interconnect delay = 6.904 ns ( 85.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.031 ns" { SRAM_DQ[12] SRAM_DQ[12]~12 huc6270:VDC|BG_RAM_DO[12]~feeder huc6270:VDC|BG_RAM_DO[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.031 ns" { SRAM_DQ[12] {} SRAM_DQ[12]~12 {} huc6270:VDC|BG_RAM_DO[12]~feeder {} huc6270:VDC|BG_RAM_DO[12] {} } { 0.000ns 0.000ns 6.904ns 0.000ns } { 0.000ns 0.853ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 1614 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_24\[0\] pll:pll\|altpll:altpll_component\|_clk0 -2.423 ns - " "Info: - Offset between input clock \"CLOCK_24\[0\]\" and output clock \"pll:pll\|altpll:altpll_component\|_clk0\" is -2.423 ns" {  } { { "../src/vdc_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/vdc_top.vhd" 23 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.504 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 2995 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 2995; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.504 ns huc6270:VDC\|BG_RAM_DO\[12\] 3 REG LCFF_X18_Y11_N3 3 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.504 ns; Loc. = LCFF_X18_Y11_N3; Fanout = 3; REG Node = 'huc6270:VDC\|BG_RAM_DO\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl huc6270:VDC|BG_RAM_DO[12] } "NODE_NAME" } } { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 1614 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.04 % ) " "Info: Total cell delay = 0.602 ns ( 24.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.902 ns ( 75.96 % ) " "Info: Total interconnect delay = 1.902 ns ( 75.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6270:VDC|BG_RAM_DO[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.504 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6270:VDC|BG_RAM_DO[12] {} } { 0.000ns 0.918ns 0.984ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.031 ns" { SRAM_DQ[12] SRAM_DQ[12]~12 huc6270:VDC|BG_RAM_DO[12]~feeder huc6270:VDC|BG_RAM_DO[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.031 ns" { SRAM_DQ[12] {} SRAM_DQ[12]~12 {} huc6270:VDC|BG_RAM_DO[12]~feeder {} huc6270:VDC|BG_RAM_DO[12] {} } { 0.000ns 0.000ns 6.904ns 0.000ns } { 0.000ns 0.853ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6270:VDC|BG_RAM_DO[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.504 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6270:VDC|BG_RAM_DO[12] {} } { 0.000ns 0.918ns 0.984ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_24\[0\] SRAM_ADDR\[17\] RESET_N 9.515 ns register " "Info: tco from clock \"CLOCK_24\[0\]\" to destination pin \"SRAM_ADDR\[17\]\" through register \"RESET_N\" is 9.515 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_24\[0\] pll:pll\|altpll:altpll_component\|_clk0 -2.423 ns + " "Info: + Offset between input clock \"CLOCK_24\[0\]\" and output clock \"pll:pll\|altpll:altpll_component\|_clk0\" is -2.423 ns" {  } { { "../src/vdc_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/vdc_top.vhd" 23 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 source 2.512 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to source register is 2.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 2995 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 2995; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.512 ns RESET_N 3 REG LCFF_X32_Y1_N23 373 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.512 ns; Loc. = LCFF_X32_Y1_N23; Fanout = 373; REG Node = 'RESET_N'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl RESET_N } "NODE_NAME" } } { "../src/vdc_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/vdc_top.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.96 % ) " "Info: Total cell delay = 0.602 ns ( 23.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.910 ns ( 76.04 % ) " "Info: Total interconnect delay = 1.910 ns ( 76.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl RESET_N } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} RESET_N {} } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../src/vdc_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/vdc_top.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.149 ns + Longest register pin " "Info: + Longest register to pin delay is 9.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RESET_N 1 REG LCFF_X32_Y1_N23 373 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y1_N23; Fanout = 373; REG Node = 'RESET_N'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET_N } "NODE_NAME" } } { "../src/vdc_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/vdc_top.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.595 ns) + CELL(0.457 ns) 4.052 ns SRAM_ADDR~17 2 COMB LCCOMB_X21_Y1_N30 1 " "Info: 2: + IC(3.595 ns) + CELL(0.457 ns) = 4.052 ns; Loc. = LCCOMB_X21_Y1_N30; Fanout = 1; COMB Node = 'SRAM_ADDR~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.052 ns" { RESET_N SRAM_ADDR~17 } "NODE_NAME" } } { "../src/vdc_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/vdc_top.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.091 ns) + CELL(3.006 ns) 9.149 ns SRAM_ADDR\[17\] 3 PIN PIN_Y5 0 " "Info: 3: + IC(2.091 ns) + CELL(3.006 ns) = 9.149 ns; Loc. = PIN_Y5; Fanout = 0; PIN Node = 'SRAM_ADDR\[17\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.097 ns" { SRAM_ADDR~17 SRAM_ADDR[17] } "NODE_NAME" } } { "../src/vdc_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/vdc_top.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.463 ns ( 37.85 % ) " "Info: Total cell delay = 3.463 ns ( 37.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.686 ns ( 62.15 % ) " "Info: Total interconnect delay = 5.686 ns ( 62.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.149 ns" { RESET_N SRAM_ADDR~17 SRAM_ADDR[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.149 ns" { RESET_N {} SRAM_ADDR~17 {} SRAM_ADDR[17] {} } { 0.000ns 3.595ns 2.091ns } { 0.000ns 0.457ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl RESET_N } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} RESET_N {} } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.149 ns" { RESET_N SRAM_ADDR~17 SRAM_ADDR[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.149 ns" { RESET_N {} SRAM_ADDR~17 {} SRAM_ADDR[17] {} } { 0.000ns 3.595ns 2.091ns } { 0.000ns 0.457ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "INI.INI_WR2 SW\[0\] CLOCK_24\[0\] -2.784 ns register " "Info: th for register \"INI.INI_WR2\" (data pin = \"SW\[0\]\", clock pin = \"CLOCK_24\[0\]\") is -2.784 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_24\[0\] pll:pll\|altpll:altpll_component\|_clk0 -2.423 ns + " "Info: + Offset between input clock \"CLOCK_24\[0\]\" and output clock \"pll:pll\|altpll:altpll_component\|_clk0\" is -2.423 ns" {  } { { "../src/vdc_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/vdc_top.vhd" 23 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.512 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 2995 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 2995; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.512 ns INI.INI_WR2 3 REG LCFF_X31_Y1_N9 5 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.512 ns; Loc. = LCFF_X31_Y1_N9; Fanout = 5; REG Node = 'INI.INI_WR2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl INI.INI_WR2 } "NODE_NAME" } } { "../src/vdc_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/vdc_top.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.96 % ) " "Info: Total cell delay = 0.602 ns ( 23.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.910 ns ( 76.04 % ) " "Info: Total interconnect delay = 1.910 ns ( 76.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl INI.INI_WR2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} INI.INI_WR2 {} } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../src/vdc_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/vdc_top.vhd" 87 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.159 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[0\] 1 PIN PIN_L22 55 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 55; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "../src/vdc_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/vdc_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.177 ns) 3.063 ns INI~12 2 COMB LCCOMB_X31_Y1_N8 1 " "Info: 2: + IC(1.860 ns) + CELL(0.177 ns) = 3.063 ns; Loc. = LCCOMB_X31_Y1_N8; Fanout = 1; COMB Node = 'INI~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { SW[0] INI~12 } "NODE_NAME" } } { "../src/vdc_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/vdc_top.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.159 ns INI.INI_WR2 3 REG LCFF_X31_Y1_N9 5 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.159 ns; Loc. = LCFF_X31_Y1_N9; Fanout = 5; REG Node = 'INI.INI_WR2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { INI~12 INI.INI_WR2 } "NODE_NAME" } } { "../src/vdc_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/vdc_top.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.299 ns ( 41.12 % ) " "Info: Total cell delay = 1.299 ns ( 41.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.860 ns ( 58.88 % ) " "Info: Total interconnect delay = 1.860 ns ( 58.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.159 ns" { SW[0] INI~12 INI.INI_WR2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.159 ns" { SW[0] {} SW[0]~combout {} INI~12 {} INI.INI_WR2 {} } { 0.000ns 0.000ns 1.860ns 0.000ns } { 0.000ns 1.026ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl INI.INI_WR2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} INI.INI_WR2 {} } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.159 ns" { SW[0] INI~12 INI.INI_WR2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.159 ns" { SW[0] {} SW[0]~combout {} INI~12 {} INI.INI_WR2 {} } { 0.000ns 0.000ns 1.860ns 0.000ns } { 0.000ns 1.026ns 0.177ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "148 " "Info: Peak virtual memory: 148 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 09 00:14:49 2011 " "Info: Processing ended: Sat Apr 09 00:14:49 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
