<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br955.v</a>
defines: 
time_elapsed: 3.868s
ram usage: 65796 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmphapk00s2/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br955.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:4</a>: Compile module &#34;work@mux_2_to_1&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:15</a>: Compile module &#34;work@mux_n_to_1&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-64" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:64</a>: Compile module &#34;work@top&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:8</a>: Implicit port type (wire) for &#34;dat_o&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:23</a>: Implicit port type (wire) for &#34;output_o&#34;.

[INF:EL0526] Design Elaboration...

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:35</a>: Compile generate block &#34;work@top.dut.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:38</a>: Compile generate block &#34;work@top.dut.genblk1.SELECT_STAGE[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:39</a>: Compile generate block &#34;work@top.dut.genblk1.SELECT_STAGE[0].genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:40</a>: Compile generate block &#34;work@top.dut.genblk1.SELECT_STAGE[0].genblk1.FIRST_STAGE[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:38</a>: Compile generate block &#34;work@top.dut.genblk1.SELECT_STAGE[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:48</a>: Compile generate block &#34;work@top.dut.genblk1.SELECT_STAGE[1].genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:49</a>: Compile generate block &#34;work@top.dut.genblk1.SELECT_STAGE[1].genblk1.INTERMEDIARY_STAGE[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:38</a>: Compile generate block &#34;work@top.dut.genblk1.SELECT_STAGE[2]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:48</a>: Compile generate block &#34;work@top.dut.genblk1.SELECT_STAGE[2].genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:49</a>: Compile generate block &#34;work@top.dut.genblk1.SELECT_STAGE[2].genblk1.INTERMEDIARY_STAGE[0]&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-64" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:64</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 7.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 7
+ cat /tmpfs/tmp/tmphapk00s2/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_mux_2_to_1
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmphapk00s2/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmphapk00s2/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@mux_2_to_1, file:<a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br955.v</a>, line:4, parent:work@top
   |vpiDefName:work@mux_2_to_1
   |vpiFullName:work@mux_2_to_1
   |vpiPort:
   \_port: (sel_i), line:6
     |vpiName:sel_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sel_i), line:6
         |vpiName:sel_i
         |vpiFullName:work@mux_2_to_1.sel_i
   |vpiPort:
   \_port: (dat_i), line:7
     |vpiName:dat_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dat_i), line:7
         |vpiName:dat_i
         |vpiFullName:work@mux_2_to_1.dat_i
   |vpiPort:
   \_port: (dat_o), line:8
     |vpiName:dat_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dat_o), line:8
         |vpiName:dat_o
         |vpiFullName:work@mux_2_to_1.dat_o
   |vpiContAssign:
   \_cont_assign: , line:11
     |vpiRhs:
     \_operation: , line:11
       |vpiOpType:27
       |vpiOperand:
       \_operation: , line:11
         |vpiOpType:26
         |vpiOperand:
         \_ref_obj: (sel_i), line:11
           |vpiName:sel_i
           |vpiFullName:work@mux_2_to_1.sel_i
         |vpiOperand:
         \_bit_select: (dat_i), line:11
           |vpiName:dat_i
           |vpiFullName:work@mux_2_to_1.dat_i
           |vpiIndex:
           \_constant: , line:11
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiOperand:
       \_operation: , line:11
         |vpiOpType:26
         |vpiOperand:
         \_operation: , line:11
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (sel_i), line:11
             |vpiName:sel_i
             |vpiFullName:work@mux_2_to_1.sel_i
         |vpiOperand:
         \_bit_select: (dat_i), line:11
           |vpiName:dat_i
           |vpiFullName:work@mux_2_to_1.dat_i
           |vpiIndex:
           \_constant: , line:11
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiLhs:
     \_ref_obj: (dat_o), line:11
       |vpiName:dat_o
       |vpiFullName:work@mux_2_to_1.dat_o
       |vpiActual:
       \_logic_net: (dat_o), line:8
   |vpiNet:
   \_logic_net: (sel_i), line:6
   |vpiNet:
   \_logic_net: (dat_i), line:7
   |vpiNet:
   \_logic_net: (dat_o), line:8
 |uhdmallModules:
 \_module: work@mux_n_to_1, file:<a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br955.v</a>, line:15, parent:work@top
   |vpiDefName:work@mux_n_to_1
   |vpiFullName:work@mux_n_to_1
   |vpiPort:
   \_port: (inputs_i), line:21
     |vpiName:inputs_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inputs_i), line:21
         |vpiName:inputs_i
         |vpiFullName:work@mux_n_to_1.inputs_i
   |vpiPort:
   \_port: (sel_i), line:22
     |vpiName:sel_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sel_i), line:22
         |vpiName:sel_i
         |vpiFullName:work@mux_n_to_1.sel_i
   |vpiPort:
   \_port: (output_o), line:23
     |vpiName:output_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (output_o), line:23
         |vpiName:output_o
         |vpiFullName:work@mux_n_to_1.output_o
   |vpiNet:
   \_logic_net: (inputs_i), line:21
   |vpiNet:
   \_logic_net: (sel_i), line:22
   |vpiNet:
   \_logic_net: (output_o), line:23
   |vpiParamAssign:
   \_param_assign: , line:17
     |vpiRhs:
     \_constant: , line:17
       |vpiConstType:7
       |vpiDecompile:4
       |vpiSize:32
       |INT:4
     |vpiLhs:
     \_parameter: (sel_w), line:17
       |vpiName:sel_w
   |vpiParamAssign:
   \_param_assign: , line:18
     |vpiRhs:
     \_operation: , line:18
       |vpiOpType:43
       |vpiOperand:
       \_constant: , line:18
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiOperand:
       \_constant: , line:18
         |vpiConstType:7
         |vpiDecompile:4
         |vpiSize:32
         |INT:4
     |vpiLhs:
     \_parameter: (n_inputs), line:18
       |vpiName:n_inputs
   |vpiParameter:
   \_parameter: (sel_w), line:17
   |vpiParameter:
   \_parameter: (n_inputs), line:18
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br955.v</a>, line:64, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:86
       |vpiFullName:work@top
       |vpiStmt:
       \_assignment: , line:87
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (pass), line:87
           |vpiName:pass
           |vpiFullName:work@top.pass
         |vpiRhs:
         \_constant: , line:87
           |vpiConstType:3
           |vpiDecompile:&#39;b1
           |vpiSize:1
           |BIN:1
       |vpiStmt:
       \_for_stmt: , line:89
         |vpiFullName:work@top
         |vpiCondition:
         \_operation: , line:89
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (lp), line:89
             |vpiName:lp
             |vpiFullName:work@top.lp
           |vpiOperand:
           \_ref_obj: (num_inputs), line:89
             |vpiName:num_inputs
             |vpiFullName:work@top.num_inputs
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_unsupported_expr: , line:1
             |STRING:`timescale 1 ps / 1 ps

           |vpiLhs:
           \_logic_var: (@@BAD_SYMBOL@@), line:89
             |vpiName:@@BAD_SYMBOL@@
             |vpiFullName:work@top.@@BAD_SYMBOL@@
         |vpiForIncStmt:
         \_operation: , line:89
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (lp), line:89
             |vpiName:lp
         |vpiStmt:
         \_begin: , line:89
           |vpiFullName:work@top
           |vpiStmt:
           \_assignment: , line:90
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (sel), line:90
               |vpiName:sel
               |vpiFullName:work@top.sel
             |vpiRhs:
             \_ref_obj: (lp), line:90
               |vpiName:lp
               |vpiFullName:work@top.lp
           |vpiStmt:
           \_assignment: , line:91
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (in), line:91
               |vpiName:in
               |vpiFullName:work@top.in
             |vpiRhs:
             \_operation: , line:91
               |vpiOpType:43
               |vpiOperand:
               \_constant: , line:91
                 |vpiConstType:7
                 |vpiDecompile:2
                 |vpiSize:32
                 |INT:2
               |vpiOperand:
               \_ref_obj: (lp), line:91
                 |vpiName:lp
                 |vpiFullName:work@top.lp
           |vpiStmt:
           \_sys_func_call: ($display), line:92
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:92
               |vpiConstType:6
               |vpiDecompile:&#34;Checking input %0d;&#34;
               |vpiSize:21
               |STRING:&#34;Checking input %0d;&#34;
             |vpiArgument:
             \_ref_obj: (sel), line:92
               |vpiName:sel
           |vpiStmt:
           \_delay_control: , line:93
             |#1
           |vpiStmt:
           \_if_stmt: , line:94
             |vpiCondition:
             \_operation: , line:94
               |vpiOpType:17
               |vpiOperand:
               \_ref_obj: (out), line:94
                 |vpiName:out
                 |vpiFullName:work@top.out
               |vpiOperand:
               \_constant: , line:94
                 |vpiConstType:3
                 |vpiDecompile:&#39;b1
                 |vpiSize:1
                 |BIN:1
             |vpiStmt:
             \_begin: , line:94
               |vpiFullName:work@top
               |vpiStmt:
               \_sys_func_call: ($display), line:95
                 |vpiName:$display
                 |vpiArgument:
                 \_constant: , line:95
                   |vpiConstType:6
                   |vpiDecompile:&#34;  Failed input high (%b), got %b&#34;
                   |vpiSize:34
                   |STRING:&#34;  Failed input high (%b), got %b&#34;
                 |vpiArgument:
                 \_ref_obj: (in), line:95
                   |vpiName:in
                 |vpiArgument:
                 \_ref_obj: (out), line:95
                   |vpiName:out
               |vpiStmt:
               \_assignment: , line:96
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (pass), line:96
                   |vpiName:pass
                   |vpiFullName:work@top.pass
                 |vpiRhs:
                 \_constant: , line:96
                   |vpiConstType:3
                   |vpiDecompile:&#39;b0
                   |vpiSize:1
                   |BIN:0
           |vpiStmt:
           \_assignment: , line:98
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (in), line:98
               |vpiName:in
               |vpiFullName:work@top.in
             |vpiRhs:
             \_operation: , line:98
               |vpiOpType:4
               |vpiOperand:
               \_ref_obj: (in), line:98
                 |vpiName:in
                 |vpiFullName:work@top.in
           |vpiStmt:
           \_delay_control: , line:99
             |#1
           |vpiStmt:
           \_if_stmt: , line:100
             |vpiCondition:
             \_operation: , line:100
               |vpiOpType:17
               |vpiOperand:
               \_ref_obj: (out), line:100
                 |vpiName:out
                 |vpiFullName:work@top.out
               |vpiOperand:
               \_constant: , line:100
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_begin: , line:100
               |vpiFullName:work@top
               |vpiStmt:
               \_sys_func_call: ($display), line:101
                 |vpiName:$display
                 |vpiArgument:
                 \_constant: , line:101
                   |vpiConstType:6
                   |vpiDecompile:&#34;  Failed input low (%b), got %b&#34;
                   |vpiSize:33
                   |STRING:&#34;  Failed input low (%b), got %b&#34;
                 |vpiArgument:
                 \_ref_obj: (in), line:101
                   |vpiName:in
                 |vpiArgument:
                 \_ref_obj: (out), line:101
                   |vpiName:out
               |vpiStmt:
               \_assignment: , line:102
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (pass), line:102
                   |vpiName:pass
                   |vpiFullName:work@top.pass
                 |vpiRhs:
                 \_constant: , line:102
                   |vpiConstType:3
                   |vpiDecompile:&#39;b0
                   |vpiSize:1
                   |BIN:0
       |vpiStmt:
       \_if_stmt: , line:106
         |vpiCondition:
         \_ref_obj: (pass), line:106
           |vpiName:pass
           |vpiFullName:work@top.pass
         |vpiStmt:
         \_sys_func_call: ($display), line:106
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:106
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (in), line:68
     |vpiName:in
     |vpiFullName:work@top.in
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (sel), line:69
     |vpiName:sel
     |vpiFullName:work@top.sel
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (out), line:70
     |vpiName:out
     |vpiFullName:work@top.out
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (lp), line:71
     |vpiName:lp
     |vpiFullName:work@top.lp
   |vpiNet:
   \_logic_net: (pass), line:72
     |vpiName:pass
     |vpiFullName:work@top.pass
     |vpiNetType:48
   |vpiParamAssign:
   \_param_assign: , line:65
     |vpiRhs:
     \_constant: , line:65
       |vpiConstType:7
       |vpiDecompile:3
       |vpiSize:32
       |INT:3
     |vpiLhs:
     \_parameter: (sel_wid), line:65
       |vpiName:sel_wid
   |vpiParamAssign:
   \_param_assign: , line:66
     |vpiRhs:
     \_operation: , line:66
       |vpiOpType:43
       |vpiOperand:
       \_constant: , line:66
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiOperand:
       \_constant: , line:66
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
     |vpiLhs:
     \_parameter: (num_inputs), line:66
       |vpiName:num_inputs
   |vpiParameter:
   \_parameter: (sel_wid), line:65
   |vpiParameter:
   \_parameter: (num_inputs), line:66
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br955.v</a>, line:64
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiModule:
   \_module: work@mux_n_to_1 (dut), file:<a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br955.v</a>, line:74, parent:work@top
     |vpiDefName:work@mux_n_to_1
     |vpiName:dut
     |vpiFullName:work@top.dut
     |vpiPort:
     \_port: (inputs_i), line:21, parent:dut
       |vpiName:inputs_i
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (in), line:81
         |vpiName:in
         |vpiActual:
         \_logic_net: (in), line:68, parent:work@top
           |vpiName:in
           |vpiFullName:work@top.in
           |vpiNetType:48
           |vpiRange:
           \_range: , line:68
             |vpiLeftRange:
             \_constant: , line:68
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
             |vpiRightRange:
             \_constant: , line:68
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (inputs_i), line:21, parent:dut
           |vpiName:inputs_i
           |vpiFullName:work@top.dut.inputs_i
     |vpiPort:
     \_port: (sel_i), line:22, parent:dut
       |vpiName:sel_i
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (sel), line:82
         |vpiName:sel
         |vpiActual:
         \_logic_net: (sel), line:69, parent:work@top
           |vpiName:sel
           |vpiFullName:work@top.sel
           |vpiNetType:48
           |vpiRange:
           \_range: , line:69
             |vpiLeftRange:
             \_constant: , line:69
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
             |vpiRightRange:
             \_constant: , line:69
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (sel_i), line:22, parent:dut
           |vpiName:sel_i
           |vpiFullName:work@top.dut.sel_i
     |vpiPort:
     \_port: (output_o), line:23, parent:dut
       |vpiName:output_o
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (out), line:83
         |vpiName:out
         |vpiActual:
         \_logic_net: (out), line:70, parent:work@top
           |vpiName:out
           |vpiFullName:work@top.out
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (output_o), line:23, parent:dut
           |vpiName:output_o
           |vpiFullName:work@top.dut.output_o
     |vpiGenScopeArray:
     \_gen_scope_array: (genblk1), line:35, parent:dut
       |vpiName:genblk1
       |vpiFullName:work@top.dut.genblk1
       |vpiGenScope:
       \_gen_scope: , parent:genblk1
         |vpiFullName:work@top.dut.genblk1
         |vpiNet:
         \_logic_net: (inter_w), line:36
           |vpiName:inter_w
           |vpiFullName:work@top.dut.genblk1.inter_w
           |vpiNetType:1
           |vpiRange:
           \_range: , line:36
             |vpiLeftRange:
             \_constant: , line:36
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:36
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
         |vpiContAssign:
         \_cont_assign: , line:59
           |vpiRhs:
           \_bit_select: (inter_w), line:59
             |vpiName:inter_w
             |vpiFullName:work@top.dut.genblk1.inter_w
             |vpiIndex:
             \_operation: , line:59
               |vpiOpType:25
               |vpiOperand:
               \_operation: , line:59
                 |vpiOpType:12
                 |vpiOperand:
                 \_ref_obj: (n_inputs), line:59
                   |vpiName:n_inputs
                 |vpiOperand:
                 \_operation: , line:59
                   |vpiOpType:43
                   |vpiOperand:
                   \_constant: , line:59
                     |vpiConstType:7
                     |vpiDecompile:2
                     |vpiSize:32
                     |INT:2
                   |vpiOperand:
                   \_operation: , line:59
                     |vpiOpType:11
                     |vpiOperand:
                     \_ref_obj: (sel_w), line:59
                       |vpiName:sel_w
                     |vpiOperand:
                     \_constant: , line:59
                       |vpiConstType:7
                       |vpiDecompile:1
                       |vpiSize:32
                       |INT:1
               |vpiOperand:
               \_operation: , line:59
                 |vpiOpType:11
                 |vpiOperand:
                 \_operation: , line:59
                   |vpiOpType:43
                   |vpiOperand:
                   \_constant: , line:59
                     |vpiConstType:7
                     |vpiDecompile:2
                     |vpiSize:32
                     |INT:2
                   |vpiOperand:
                   \_operation: , line:59
                     |vpiOpType:11
                     |vpiOperand:
                     \_ref_obj: (sel_w), line:59
                       |vpiName:sel_w
                     |vpiOperand:
                     \_constant: , line:59
                       |vpiConstType:7
                       |vpiDecompile:1
                       |vpiSize:32
                       |INT:1
                 |vpiOperand:
                 \_constant: , line:59
                   |vpiConstType:7
                   |vpiDecompile:1
                   |vpiSize:32
                   |INT:1
           |vpiLhs:
           \_ref_obj: (output_o), line:59
             |vpiName:output_o
             |vpiFullName:work@top.dut.genblk1.output_o
         |vpiGenScopeArray:
         \_gen_scope_array: (SELECT_STAGE[0]), line:38
           |vpiName:SELECT_STAGE[0]
           |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[0]
           |vpiGenScope:
           \_gen_scope: , parent:SELECT_STAGE[0]
             |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[0]
             |vpiGenScopeArray:
             \_gen_scope_array: (genblk1), line:39
               |vpiName:genblk1
               |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[0].genblk1
               |vpiGenScope:
               \_gen_scope: , parent:genblk1
                 |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[0].genblk1
                 |vpiGenScopeArray:
                 \_gen_scope_array: (FIRST_STAGE[0]), line:40
                   |vpiName:FIRST_STAGE[0]
                   |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[0].genblk1.FIRST_STAGE[0]
                   |vpiGenScope:
                   \_gen_scope: , parent:FIRST_STAGE[0]
                     |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[0].genblk1.FIRST_STAGE[0]
                     |vpiModule:
                     \_module: work@mux_2_to_1 (mux_first_stage), file:<a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br955.v</a>, line:41
                       |vpiDefName:work@mux_2_to_1
                       |vpiName:mux_first_stage
                       |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[0].genblk1.FIRST_STAGE[0].mux_first_stage
                       |vpiPort:
                       \_port: (sel_i), line:6, parent:mux_first_stage
                         |vpiName:sel_i
                         |vpiDirection:1
                         |vpiHighConn:
                         \_ref_obj: (sel_i), line:43
                           |vpiName:sel_i
                         |vpiLowConn:
                         \_ref_obj: 
                           |vpiActual:
                           \_logic_net: (sel_i), line:6, parent:mux_first_stage
                             |vpiName:sel_i
                             |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[0].genblk1.FIRST_STAGE[0].mux_first_stage.sel_i
                       |vpiPort:
                       \_port: (dat_i), line:7, parent:mux_first_stage
                         |vpiName:dat_i
                         |vpiDirection:1
                         |vpiHighConn:
                         \_ref_obj: (inputs_i), line:44
                           |vpiName:inputs_i
                         |vpiLowConn:
                         \_ref_obj: 
                           |vpiActual:
                           \_logic_net: (dat_i), line:7, parent:mux_first_stage
                             |vpiName:dat_i
                             |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[0].genblk1.FIRST_STAGE[0].mux_first_stage.dat_i
                       |vpiPort:
                       \_port: (dat_o), line:8, parent:mux_first_stage
                         |vpiName:dat_o
                         |vpiDirection:2
                         |vpiHighConn:
                         \_ref_obj: (inter_w), line:45
                           |vpiName:inter_w
                         |vpiLowConn:
                         \_ref_obj: 
                           |vpiActual:
                           \_logic_net: (dat_o), line:8, parent:mux_first_stage
                             |vpiName:dat_o
                             |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[0].genblk1.FIRST_STAGE[0].mux_first_stage.dat_o
                       |vpiNet:
                       \_logic_net: (sel_i), line:6, parent:mux_first_stage
                       |vpiNet:
                       \_logic_net: (dat_i), line:7, parent:mux_first_stage
                       |vpiNet:
                       \_logic_net: (dat_o), line:8, parent:mux_first_stage
                     |vpiParameter:
                     \_parameter: (j), line:40
                       |vpiName:j
                       |INT:0
             |vpiParameter:
             \_parameter: (i), line:38
               |vpiName:i
               |INT:0
         |vpiGenScopeArray:
         \_gen_scope_array: (SELECT_STAGE[1]), line:38
           |vpiName:SELECT_STAGE[1]
           |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[1]
           |vpiGenScope:
           \_gen_scope: , parent:SELECT_STAGE[1]
             |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[1]
             |vpiGenScopeArray:
             \_gen_scope_array: (genblk1), line:48
               |vpiName:genblk1
               |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[1].genblk1
               |vpiGenScope:
               \_gen_scope: , parent:genblk1
                 |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[1].genblk1
                 |vpiGenScopeArray:
                 \_gen_scope_array: (INTERMEDIARY_STAGE[0]), line:49
                   |vpiName:INTERMEDIARY_STAGE[0]
                   |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[1].genblk1.INTERMEDIARY_STAGE[0]
                   |vpiGenScope:
                   \_gen_scope: , parent:INTERMEDIARY_STAGE[0]
                     |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[1].genblk1.INTERMEDIARY_STAGE[0]
                     |vpiModule:
                     \_module: work@mux_2_to_1 (mux_intermediary_stages), file:<a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br955.v</a>, line:50
                       |vpiDefName:work@mux_2_to_1
                       |vpiName:mux_intermediary_stages
                       |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[1].genblk1.INTERMEDIARY_STAGE[0].mux_intermediary_stages
                       |vpiPort:
                       \_port: (sel_i), line:6, parent:mux_intermediary_stages
                         |vpiName:sel_i
                         |vpiDirection:1
                         |vpiHighConn:
                         \_ref_obj: (sel_i), line:52
                           |vpiName:sel_i
                         |vpiLowConn:
                         \_ref_obj: 
                           |vpiActual:
                           \_logic_net: (sel_i), line:6, parent:mux_intermediary_stages
                             |vpiName:sel_i
                             |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[1].genblk1.INTERMEDIARY_STAGE[0].mux_intermediary_stages.sel_i
                       |vpiPort:
                       \_port: (dat_i), line:7, parent:mux_intermediary_stages
                         |vpiName:dat_i
                         |vpiDirection:1
                         |vpiHighConn:
                         \_ref_obj: (inter_w), line:53
                           |vpiName:inter_w
                         |vpiLowConn:
                         \_ref_obj: 
                           |vpiActual:
                           \_logic_net: (dat_i), line:7, parent:mux_intermediary_stages
                             |vpiName:dat_i
                             |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[1].genblk1.INTERMEDIARY_STAGE[0].mux_intermediary_stages.dat_i
                       |vpiPort:
                       \_port: (dat_o), line:8, parent:mux_intermediary_stages
                         |vpiName:dat_o
                         |vpiDirection:2
                         |vpiHighConn:
                         \_ref_obj: (inter_w), line:54
                           |vpiName:inter_w
                         |vpiLowConn:
                         \_ref_obj: 
                           |vpiActual:
                           \_logic_net: (dat_o), line:8, parent:mux_intermediary_stages
                             |vpiName:dat_o
                             |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[1].genblk1.INTERMEDIARY_STAGE[0].mux_intermediary_stages.dat_o
                       |vpiNet:
                       \_logic_net: (sel_i), line:6, parent:mux_intermediary_stages
                       |vpiNet:
                       \_logic_net: (dat_i), line:7, parent:mux_intermediary_stages
                       |vpiNet:
                       \_logic_net: (dat_o), line:8, parent:mux_intermediary_stages
                     |vpiParameter:
                     \_parameter: (j), line:49
                       |vpiName:j
                       |INT:0
             |vpiParameter:
             \_parameter: (i), line:38
               |vpiName:i
               |INT:1
         |vpiGenScopeArray:
         \_gen_scope_array: (SELECT_STAGE[2]), line:38
           |vpiName:SELECT_STAGE[2]
           |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[2]
           |vpiGenScope:
           \_gen_scope: , parent:SELECT_STAGE[2]
             |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[2]
             |vpiGenScopeArray:
             \_gen_scope_array: (genblk1), line:48
               |vpiName:genblk1
               |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[2].genblk1
               |vpiGenScope:
               \_gen_scope: , parent:genblk1
                 |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[2].genblk1
                 |vpiGenScopeArray:
                 \_gen_scope_array: (INTERMEDIARY_STAGE[0]), line:49
                   |vpiName:INTERMEDIARY_STAGE[0]
                   |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[2].genblk1.INTERMEDIARY_STAGE[0]
                   |vpiGenScope:
                   \_gen_scope: , parent:INTERMEDIARY_STAGE[0]
                     |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[2].genblk1.INTERMEDIARY_STAGE[0]
                     |vpiModule:
                     \_module: work@mux_2_to_1 (mux_intermediary_stages), file:<a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br955.v</a>, line:50
                       |vpiDefName:work@mux_2_to_1
                       |vpiName:mux_intermediary_stages
                       |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[2].genblk1.INTERMEDIARY_STAGE[0].mux_intermediary_stages
                       |vpiPort:
                       \_port: (sel_i), line:6, parent:mux_intermediary_stages
                         |vpiName:sel_i
                         |vpiDirection:1
                         |vpiHighConn:
                         \_ref_obj: (sel_i), line:52
                           |vpiName:sel_i
                         |vpiLowConn:
                         \_ref_obj: 
                           |vpiActual:
                           \_logic_net: (sel_i), line:6, parent:mux_intermediary_stages
                             |vpiName:sel_i
                             |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[2].genblk1.INTERMEDIARY_STAGE[0].mux_intermediary_stages.sel_i
                       |vpiPort:
                       \_port: (dat_i), line:7, parent:mux_intermediary_stages
                         |vpiName:dat_i
                         |vpiDirection:1
                         |vpiHighConn:
                         \_ref_obj: (inter_w), line:53
                           |vpiName:inter_w
                         |vpiLowConn:
                         \_ref_obj: 
                           |vpiActual:
                           \_logic_net: (dat_i), line:7, parent:mux_intermediary_stages
                             |vpiName:dat_i
                             |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[2].genblk1.INTERMEDIARY_STAGE[0].mux_intermediary_stages.dat_i
                       |vpiPort:
                       \_port: (dat_o), line:8, parent:mux_intermediary_stages
                         |vpiName:dat_o
                         |vpiDirection:2
                         |vpiHighConn:
                         \_ref_obj: (inter_w), line:54
                           |vpiName:inter_w
                         |vpiLowConn:
                         \_ref_obj: 
                           |vpiActual:
                           \_logic_net: (dat_o), line:8, parent:mux_intermediary_stages
                             |vpiName:dat_o
                             |vpiFullName:work@top.dut.genblk1.SELECT_STAGE[2].genblk1.INTERMEDIARY_STAGE[0].mux_intermediary_stages.dat_o
                       |vpiNet:
                       \_logic_net: (sel_i), line:6, parent:mux_intermediary_stages
                       |vpiNet:
                       \_logic_net: (dat_i), line:7, parent:mux_intermediary_stages
                       |vpiNet:
                       \_logic_net: (dat_o), line:8, parent:mux_intermediary_stages
                     |vpiParameter:
                     \_parameter: (j), line:49
                       |vpiName:j
                       |INT:0
             |vpiParameter:
             \_parameter: (i), line:38
               |vpiName:i
               |INT:2
     |vpiNet:
     \_logic_net: (inputs_i), line:21, parent:dut
     |vpiNet:
     \_logic_net: (sel_i), line:22, parent:dut
     |vpiNet:
     \_logic_net: (output_o), line:23, parent:dut
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br955.v</a>, line:64
     |vpiParameter:
     \_parameter: (n_inputs), line:77
       |vpiName:n_inputs
       |INT:2
     |vpiParameter:
     \_parameter: (sel_w), line:76
       |vpiName:sel_w
       |INT:3
   |vpiNet:
   \_logic_net: (in), line:68, parent:work@top
   |vpiNet:
   \_logic_net: (sel), line:69, parent:work@top
   |vpiNet:
   \_logic_net: (out), line:70, parent:work@top
   |vpiNet:
   \_logic_net: (lp), line:71, parent:work@top
     |vpiName:lp
     |vpiFullName:work@top.lp
   |vpiNet:
   \_logic_net: (pass), line:72, parent:work@top
     |vpiName:pass
     |vpiFullName:work@top.pass
     |vpiNetType:48
   |vpiParameter:
   \_parameter: (num_inputs), line:66
     |vpiName:num_inputs
     |INT:2
   |vpiParameter:
   \_parameter: (sel_wid), line:65
     |vpiName:sel_wid
     |INT:3
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \dut of type 32
Object: \inputs_i of type 44
Object: \sel_i of type 44
Object: \output_o of type 44
Object: \genblk1 of type 133
Object:  of type 134
Object:  of type 8
Object: \output_o of type 608
Object: \inter_w of type 106
Object:  of type 39
Object:  of type 39
Object: \n_inputs of type 608
Object:  of type 39
Object:  of type 7
Object:  of type 39
Object: \sel_w of type 608
Object:  of type 7
ERROR: Encountered unhandled operation: 43

</pre>
</body>