INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/Traffic_Light_Basic_Moore/Traffic_Light_Basic_Moore.srcs/sources_1/new/Traffic_Light_Basic_Moore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Light_Basic_Moore
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/Traffic_Light_Basic_Moore/Traffic_Light_Basic_Moore.srcs/sim_1/new/Traffic_Light_Basic_Moore_Tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Light_Basic_Moore_Tb
