Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5aeff1ab3fd2446aad340c82a19da735 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_full_adder_8bit_behav xil_defaultlib.tb_full_adder_8bit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_addre_4bit
Compiling module xil_defaultlib.ful_addre_8bits
Compiling module xil_defaultlib.tb_full_adder_8bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_full_adder_8bit_behav
