@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_1 (in view: work.fifo_sync_8bit_8s_0(verilog)) on net oRdData_1 (in view: work.fifo_sync_8bit_8s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_2 (in view: work.fifo_sync_8bit_8s_0(verilog)) on net oRdData_2 (in view: work.fifo_sync_8bit_8s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_3 (in view: work.fifo_sync_8bit_8s_0(verilog)) on net oRdData_3 (in view: work.fifo_sync_8bit_8s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_4 (in view: work.fifo_sync_8bit_8s_0(verilog)) on net oRdData_4 (in view: work.fifo_sync_8bit_8s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_5 (in view: work.fifo_sync_8bit_8s_0(verilog)) on net oRdData_5 (in view: work.fifo_sync_8bit_8s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_6 (in view: work.fifo_sync_8bit_8s_0(verilog)) on net oRdData_6 (in view: work.fifo_sync_8bit_8s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_7 (in view: work.fifo_sync_8bit_8s_0(verilog)) on net oRdData_7 (in view: work.fifo_sync_8bit_8s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":23:13:23:19|Tristate driver oRdData_8 (in view: work.fifo_sync_8bit_8s_0(verilog)) on net oRdData_8 (in view: work.fifo_sync_8bit_8s_0(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver oRxData_t[0] (in view: work.ftdi_fifo_async_8s_8s(verilog)) on net oRxData[0] (in view: work.ftdi_fifo_async_8s_8s(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver oRxData_t[1] (in view: work.ftdi_fifo_async_8s_8s(verilog)) on net oRxData[1] (in view: work.ftdi_fifo_async_8s_8s(verilog)) has its enable tied to GND.
@N: MT206 |Auto Constrain mode is enabled
@N: MO231 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":91:0:91:5|Found counter in view:work.uart_Z1(verilog) instance tx_clk_divider[13:0] 
@N: MF135 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\fifo.v":46:0:46:5|RAM rFifoData[7:0] (in view: work.fifo_4s_8s(verilog)) is 4 words by 8 bits.
@N: MF135 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\fifo.v":46:0:46:5|RAM rFifoData[7:0] (in view: work.fifo_4s_8s(verilog)) is 4 words by 8 bits.
@N: MF794 |RAM rFifoData[7:0] required 36 registers during mapping 
@N: MF794 |RAM rFifoData[7:0] required 72 registers during mapping 
@N: FX1017 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\top_pll.v":13:13:13:24|SB_GB inserted on the net wPllLocked.
@N: FX1017 :|SB_GB inserted on the net wPllLocked_i.
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.edf
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 11.17ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack
