This repo has verilog implementation of 5-stage pipelined MIPS processor with forwarding and hazard detection
