
         Lattice Mapping Report File for Design Module 'Display_Ctl'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     Display_Ctl_impl1.ngd -o Display_Ctl_impl1_map.ncd -pr
     Display_Ctl_impl1.prf -mp Display_Ctl_impl1.mrp -lpf
     F:/Fpga_Project/BaseBoard/LAB5_Display_Ctl/impl1/Display_Ctl_impl1.lpf -lpf
     F:/Fpga_Project/BaseBoard/LAB5_Display_Ctl/Display_Ctl.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.9.0.99.2
Mapped on:  01/25/19  10:03:03

Design Summary
--------------

   Number of registers:    110 out of  4635 (2%)
      PFU registers:          110 out of  4320 (3%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       106 out of  2160 (5%)
      SLICEs as Logic/ROM:    106 out of  2160 (5%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         12 out of  2160 (1%)
   Number of LUT4s:        156 out of  4320 (4%)
      Number used as logic LUTs:        132
      Number used as distributed RAM:     0
      Number used as ripple logic:       24
      Number used as shift registers:     0
   Number of PIO sites used: 6 + 4(JTAG) out of 105 (10%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  3
     Net clk_c: 26 loads, 26 rising, 0 falling (Driver: PIO clk )
     Net rx_data_valid: 20 loads, 20 rising, 0 falling (Driver:
     u1/Uart_Rx_uut/rx_data_valid_53 )

                                    Page 1




Design:  Display_Ctl                                   Date:  01/25/19  10:03:03

Design Summary (cont)
---------------------
     Net u3/clk_40khz: 20 loads, 20 rising, 0 falling (Driver: u3/clk_40khz_68 )
     
   Number of Clock Enables:  12
     Net u1/Uart_Rx_uut/clk_c_enable_4: 2 loads, 2 LSLICEs
     Net u1/clk_c_enable_5: 1 loads, 1 LSLICEs
     Net u1/clk_c_enable_6: 1 loads, 1 LSLICEs
     Net u1/clk_c_enable_7: 1 loads, 1 LSLICEs
     Net u1/clk_c_enable_8: 1 loads, 1 LSLICEs
     Net u3/state_0: 3 loads, 3 LSLICEs
     Net u3/clk_40khz_enable_25: 10 loads, 10 LSLICEs
     Net u3/clk_40khz_enable_8: 1 loads, 1 LSLICEs
     Net u3/clk_40khz_enable_13: 1 loads, 1 LSLICEs
     Net u3/clk_40khz_enable_14: 1 loads, 1 LSLICEs
     Net u3/clk_40khz_enable_23: 1 loads, 1 LSLICEs
     Net u3/state_1: 2 loads, 2 LSLICEs
   Number of LSRs:  5
     Net u1/bps_en_rx: 2 loads, 2 LSLICEs
     Net u1/cnt_12__N_29: 7 loads, 7 LSLICEs
     Net u3/n1298: 3 loads, 3 LSLICEs
     Net u3/cnt_9__N_128: 5 loads, 5 LSLICEs
     Net u3/n1311: 3 loads, 3 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net u3/cnt_main_0: 39 loads
     Net u3/cnt_main_1: 24 loads
     Net u3/cnt_main_2: 16 loads
     Net u3/cnt_write_1: 15 loads
     Net u3/state_0: 14 loads
     Net u3/state_1: 12 loads
     Net u1/num_0: 10 loads
     Net u1/num_1: 10 loads
     Net u3/clk_40khz_enable_25: 10 loads
     Net u3/cnt_write_0: 10 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| seg_din             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| uart_rx             | INPUT     | LVCMOS33  |            |

                                    Page 2




Design:  Display_Ctl                                   Date:  01/25/19  10:03:03

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| rst_n               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg_sck             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg_rck             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i2583 undriven or does not drive anything - clipped.
Signal u3/clk_40khz_enable_26 was merged into signal u3/state_1
Signal u3/clk_40khz_enable_28 was merged into signal u3/state_0
Signal u1/Uart_Rx_uut/n2795 was merged into signal u1/bps_en_rx
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal u3/cnt_423_424_add_4_1/S0 undriven or does not drive anything - clipped.
Signal u3/cnt_423_424_add_4_1/CI undriven or does not drive anything - clipped.
Signal u3/cnt_423_424_add_4_9/CO undriven or does not drive anything - clipped.
Signal u1/Baud_rx/cnt_425_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal u1/Baud_rx/cnt_425_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal u1/Baud_rx/cnt_425_add_4_13/CO undriven or does not drive anything -
     clipped.
Block u3/i2_1_lut_rep_40 was optimized away.
Block u3/i2524_2_lut was optimized away.
Block u1/Uart_Rx_uut/i1191_1_lut_rep_42 was optimized away.
Block i1 was optimized away.

Memory Usage
------------


     

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'rst_n_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------


                                    Page 3




Design:  Display_Ctl                                   Date:  01/25/19  10:03:03

GSR Usage (cont)
----------------
     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'rst_n_c' via the GSR component.

     Type and number of components of the type: 
   Register = 18 

     Type and instance name of component: 
   Register : u1/Uart_Rx_uut/uart_rx1_47
   Register : u1/Uart_Rx_uut/uart_rx2_48
   Register : u1/Uart_Rx_uut/uart_rx0_46
   Register : u3/data_i0_i1
   Register : u3/data_i0_i2
   Register : u3/data_i0_i4
   Register : u3/data_i0_i6
   Register : u3/data_i0_i8
   Register : u3/data_i0_i15
   Register : u3/data_i0_i14
   Register : u3/data_i0_i13
   Register : u3/data_i0_i12
   Register : u3/data_i0_i11
   Register : u3/data_i0_i10
   Register : u3/data_i0_i9
   Register : u3/data_i0_i7
   Register : u3/data_i0_i5
   Register : u3/data_i0_i3

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'rst_n_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 36 

     Type and instance name of component: 
   Register : u1/Uart_Rx_uut/num_426__i0
   Register : u1/Uart_Rx_uut/num_426__i3
   Register : u1/Uart_Rx_uut/num_426__i2
   Register : u1/Uart_Rx_uut/num_426__i1
   Register : u1/Baud_rx/cnt_425__i12
   Register : u1/Baud_rx/cnt_425__i11
   Register : u1/Baud_rx/cnt_425__i10
   Register : u1/Baud_rx/cnt_425__i9
   Register : u1/Baud_rx/cnt_425__i8
   Register : u1/Baud_rx/cnt_425__i7
   Register : u1/Baud_rx/cnt_425__i6
   Register : u1/Baud_rx/cnt_425__i5
   Register : u1/Baud_rx/cnt_425__i4
   Register : u1/Baud_rx/cnt_425__i3
   Register : u1/Baud_rx/cnt_425__i2
   Register : u1/Baud_rx/cnt_425__i1
   Register : u1/Baud_rx/cnt_425__i0
   Register : u3/cnt_main_i0_i1

                                    Page 4




Design:  Display_Ctl                                   Date:  01/25/19  10:03:03

GSR Usage (cont)
----------------
   Register : u3/cnt_423_424__i1
   Register : u3/cnt_main_i0_i2
   Register : u3/seg_rck_74
   Register : u3/cnt_write_i0_i3
   Register : u3/cnt_write_i0_i0
   Register : u3/cnt_write_i0_i2
   Register : u3/cnt_write_i0_i4
   Register : u3/cnt_423_424__i9
   Register : u3/cnt_423_424__i8
   Register : u3/cnt_423_424__i7
   Register : u3/cnt_423_424__i6
   Register : u3/cnt_423_424__i5
   Register : u3/cnt_423_424__i4
   Register : u3/cnt_423_424__i3
   Register : u3/cnt_423_424__i2
   Register : u3/cnt_main_i0_i0
   Register : u3/cnt_write_i0_i5
   Register : u3/cnt_write_i0_i1

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 50 MB
        































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
