
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000359                       # Number of seconds simulated
sim_ticks                                   358866500                       # Number of ticks simulated
final_tick                               2259637399000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              181998051                       # Simulator instruction rate (inst/s)
host_op_rate                                181990992                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              615800153                       # Simulator tick rate (ticks/s)
host_mem_usage                                 729188                       # Number of bytes of host memory used
host_seconds                                     0.58                       # Real time elapsed on the host
sim_insts                                   106053898                       # Number of instructions simulated
sim_ops                                     106053898                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus1.inst       241152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       853952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1095104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       241152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        241152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       555968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          555968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        13343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8687                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8687                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus1.inst    671982478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data   2379581265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3051563743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    671982478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        671982478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1549233489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1549233489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1549233489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    671982478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data   2379581265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4600797232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               358671500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 173500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           358845000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                0                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          372.183043                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   370.466931                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     1.716112                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.723568                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.003352                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.726920                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              312                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             312                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           81                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             81                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           61                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            61                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            2                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            1                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          142                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             142                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          142                       # number of overall hits
system.cpu0.dcache.overall_hits::total            142                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            4                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::total            6                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          148                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          148                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          148                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          148                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              776                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             776                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          388                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            388                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          388                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             388                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          388                       # number of overall hits
system.cpu0.icache.overall_hits::total            388                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          388                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          388                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          388                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          388                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2366                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     476     49.22%     49.22% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    491     50.78%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 967                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      474     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     474     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  948                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               336351500     93.70%     93.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               22615500      6.30%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           358967000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.995798                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.965377                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.980352                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      5.56%      5.56% # number of syscalls executed
system.cpu1.kern.syscall::3                         2     11.11%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     11.11%     27.78% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      5.56%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      5.56%     38.89% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      5.56%     44.44% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     16.67%     61.11% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      5.56%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      5.56%     72.22% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     22.22%     94.44% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      5.56%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    18                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.09%      0.09% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  112      9.96%     10.05% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.44%     10.50% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  793     70.55%     81.05% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.18%     81.23% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.09%     81.32% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.09%     81.41% # number of callpals executed
system.cpu1.kern.callpal::rti                     174     15.48%     96.89% # number of callpals executed
system.cpu1.kern.callpal::callsys                  31      2.76%     99.64% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.36%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1124                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              286                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                172                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                172                      
system.cpu1.kern.mode_good::user                  172                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel     0.601399                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.751092                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         257478500     71.73%     71.73% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           101488500     28.27%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     112                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            18811                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.990969                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             240768                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            18811                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.799320                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    24.189667                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   487.801302                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.047245                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.952737                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           537871                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          537871                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       122302                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         122302                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       114063                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        114063                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2247                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2247                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       236365                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          236365                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       236365                       # number of overall hits
system.cpu1.dcache.overall_hits::total         236365                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9320                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9320                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         9321                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         9321                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          227                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          227                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           10                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18641                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18641                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18641                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18641                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       131622                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       131622                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       123384                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       123384                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       255006                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       255006                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       255006                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       255006                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.070809                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070809                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.075545                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.075545                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.073100                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.073100                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.073100                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.073100                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12127                       # number of writebacks
system.cpu1.dcache.writebacks::total            12127                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             7397                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.966660                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             710796                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7397                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            96.092470                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    24.907584                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   487.059076                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.048648                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.951287                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1442204                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1442204                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       710002                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         710002                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       710002                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          710002                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       710002                       # number of overall hits
system.cpu1.icache.overall_hits::total         710002                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         7400                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7400                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         7400                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7400                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         7400                       # number of overall misses
system.cpu1.icache.overall_misses::total         7400                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       717402                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       717402                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       717402                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       717402                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       717402                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       717402                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010315                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010315                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010315                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010315                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010315                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010315                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         7397                       # number of writebacks
system.cpu1.icache.writebacks::total             7397                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   2                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       16                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     17926                       # number of replacements
system.l2.tags.tagsinuse                  3993.646295                       # Cycle average of tags in use
system.l2.tags.total_refs                       22401                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17926                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.249637                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1796.854274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         8.811568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         3.155354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        17.231292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        47.492286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   891.845871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1228.255649                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.438685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.002151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.004207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.011595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.217736                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.299867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975011                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1010                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2898                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    427996                       # Number of tag accesses
system.l2.tags.data_accesses                   427996                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12127                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12127                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5942                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5942                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1111                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1111                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3632                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3632                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         4134                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4135                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3632                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5245                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8878                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3632                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5245                       # number of overall hits
system.l2.overall_hits::total                    8878                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         8137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8137                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         3768                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3768                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         5206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5206                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus1.inst         3768                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13343                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17111                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus1.inst         3768                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13343                       # number of overall misses
system.l2.overall_misses::total                 17111                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12127                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12127                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5942                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5942                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         9248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         7400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         9340                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9341                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         7400                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        18588                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25989                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         7400                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        18588                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25989                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.879866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.879866                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.509189                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.509189                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.557388                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.557328                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.509189                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.717829                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.658394                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.509189                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.717829                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.658394                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8687                       # number of writebacks
system.l2.writebacks::total                      8687                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               8974                       # Transaction distribution
system.membus.trans_dist::WriteReq                  2                       # Transaction distribution
system.membus.trans_dist::WriteResp                 2                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8687                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7819                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               53                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             12                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8160                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8137                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8974                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        50819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        50823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  50823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1651072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1651088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1651088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             33707                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   33707    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               33707                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  86                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 69                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 155                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4518864528                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                388                       # Number of instructions committed
system.switch_cpus0.committedOps                  388                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          364                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           32                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 364                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          488                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          261                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  156                       # number of memory refs
system.switch_cpus0.num_load_insts                 86                       # Number of load instructions
system.switch_cpus0.num_store_insts                70                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4516427966.538478                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2436561.461522                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000539                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999461                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            7      1.80%      1.80% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              198     51.03%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              95     24.48%     77.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             71     18.30%     95.62% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.38%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               388                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              132849                       # DTB read hits
system.switch_cpus1.dtb.read_misses               736                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           43398                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             125479                       # DTB write hits
system.switch_cpus1.dtb.write_misses              149                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          20612                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              258328                       # DTB hits
system.switch_cpus1.dtb.data_misses               885                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           64010                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             222333                       # ITB hits
system.switch_cpus1.itb.fetch_misses              331                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         222664                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  717733                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             716491                       # Number of instructions committed
system.switch_cpus1.committedOps               716491                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       689780                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          3891                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              14413                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        76395                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              689780                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 3891                       # number of float instructions
system.switch_cpus1.num_int_register_reads       971312                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       481374                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         2507                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         2473                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               260613                       # number of memory refs
system.switch_cpus1.num_load_insts             134634                       # Number of load instructions
system.switch_cpus1.num_store_insts            125979                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles            717733                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.Branches                    95634                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        14762      2.06%      2.06% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           418230     58.30%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             720      0.10%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1218      0.17%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            230      0.03%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          138684     19.33%     79.99% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         126325     17.61%     97.60% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         17233      2.40%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            717402                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        52495                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        26293                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2165                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1446                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1144                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          302                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             16950                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 2                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12127                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5942                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6046                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              54                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             66                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9271                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9271                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7400                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9550                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        55931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       853888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1980424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2834576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           17926                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            70423                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.086662                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.296767                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  64634     91.78%     91.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5475      7.77%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    314      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              70423                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.027126                       # Number of seconds simulated
sim_ticks                                 27126197000                       # Number of ticks simulated
final_tick                               2287136908000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                4506274                       # Simulator instruction rate (inst/s)
host_op_rate                                  4506271                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              759153267                       # Simulator tick rate (ticks/s)
host_mem_usage                                 731364                       # Number of bytes of host memory used
host_seconds                                    35.73                       # Real time elapsed on the host
sim_insts                                   161018745                       # Number of instructions simulated
sim_ops                                     161018745                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       514304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      1172544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        91904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       225344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2004096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       514304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        91904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        606208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1861888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1861888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         8036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        18321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               31314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         29092                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29092                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     18959679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     43225521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      3388016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      8307246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              73880463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     18959679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      3388016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22347696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        68638003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             68638003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        68638003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     18959679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     43225521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      3388016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      8307246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            142518467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      90                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     51782                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1920     37.74%     37.74% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    178      3.50%     41.23% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     28      0.55%     41.78% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.02%     41.80% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2961     58.20%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                5088                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1918     47.45%     47.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     178      4.40%     51.86% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      28      0.69%     52.55% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.02%     52.57% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1917     47.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 4042                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             26807961500     98.83%     98.83% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               13262500      0.05%     98.87% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1372000      0.01%     98.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.00%     98.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              303707500      1.12%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         27126415500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998958                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.647416                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.794418                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                        64     73.56%     73.56% # number of syscalls executed
system.cpu0.kern.syscall::4                         6      6.90%     80.46% # number of syscalls executed
system.cpu0.kern.syscall::6                         2      2.30%     82.76% # number of syscalls executed
system.cpu0.kern.syscall::17                        4      4.60%     87.36% # number of syscalls executed
system.cpu0.kern.syscall::45                        1      1.15%     88.51% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      1.15%     89.66% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      1.15%     90.80% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      1.15%     91.95% # number of syscalls executed
system.cpu0.kern.syscall::71                        3      3.45%     95.40% # number of syscalls executed
system.cpu0.kern.syscall::73                        1      1.15%     96.55% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      1.15%     97.70% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      1.15%     98.85% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      1.15%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    87                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    2      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  132      0.26%      0.27% # number of callpals executed
system.cpu0.kern.callpal::tbi                       5      0.01%      0.28% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 4429      8.78%      9.06% # number of callpals executed
system.cpu0.kern.callpal::rdps                    189      0.37%      9.44% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.00%      9.44% # number of callpals executed
system.cpu0.kern.callpal::rti                     452      0.90%     10.33% # number of callpals executed
system.cpu0.kern.callpal::callsys                 103      0.20%     10.54% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.00%     10.54% # number of callpals executed
system.cpu0.kern.callpal::rdunique              45101     89.46%    100.00% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 50417                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              584                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                272                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                272                      
system.cpu0.kern.mode_good::user                  272                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.465753                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.635514                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         984462500      3.63%      3.63% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         26141953000     96.37%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     132                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            54630                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.570422                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           15166224                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            54630                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           277.617133                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.570422                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999161                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999161                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          486                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         30516711                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        30516711                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10565326                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10565326                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4582748                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4582748                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        13727                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        13727                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        14181                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        14181                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15148074                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15148074                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15148074                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15148074                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        27197                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        27197                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        27073                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        27073                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          651                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          651                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           39                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           39                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        54270                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         54270                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        54270                       # number of overall misses
system.cpu0.dcache.overall_misses::total        54270                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10592523                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10592523                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4609821                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4609821                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        14378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        14378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        14220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        14220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15202344                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15202344                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15202344                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15202344                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.002568                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.002568                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.005873                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005873                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.045278                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.045278                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.002743                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.002743                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003570                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003570                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003570                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003570                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        35209                       # number of writebacks
system.cpu0.dcache.writebacks::total            35209                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           220162                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           53719255                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           220162                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           243.998760                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000801                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999199                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000002                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          239                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        108065992                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       108065992                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     53702753                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       53702753                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     53702753                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        53702753                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     53702753                       # number of overall hits
system.cpu0.icache.overall_hits::total       53702753                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       220162                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       220162                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       220162                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        220162                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       220162                       # number of overall misses
system.cpu0.icache.overall_misses::total       220162                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     53922915                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     53922915                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     53922915                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     53922915                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     53922915                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     53922915                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.004083                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004083                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.004083                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004083                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.004083                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004083                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       220162                       # number of writebacks
system.cpu0.icache.writebacks::total           220162                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      30                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1206                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     336     37.33%     37.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     28      3.11%     40.44% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.22%     40.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    534     59.33%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 900                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      336     48.00%     48.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      28      4.00%     52.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.29%     52.29% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     334     47.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  700                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             27281597000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                1372000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 285500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               24144000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         27307398500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.625468                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.777778                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.11%      0.11% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   11      1.16%      1.26% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.21%      1.47% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  822     86.53%     88.00% # number of callpals executed
system.cpu1.kern.callpal::rdps                     56      5.89%     93.89% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.11%     94.00% # number of callpals executed
system.cpu1.kern.callpal::rti                      48      5.05%     99.05% # number of callpals executed
system.cpu1.kern.callpal::callsys                   8      0.84%     99.89% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.11%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   950                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               28                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 18                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 31                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 19                      
system.cpu1.kern.mode_good::user                   18                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.678571                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.032258                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.493506                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          45449500     13.03%     13.03% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            61946500     17.76%     30.79% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle           241376500     69.21%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      11                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             4705                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          472.952436                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              88807                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4705                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.875027                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   472.952436                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.923735                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.923735                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          468                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           212165                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          212165                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        56356                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          56356                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        41259                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         41259                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          360                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          360                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          422                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          422                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        97615                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           97615                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        97615                       # number of overall hits
system.cpu1.dcache.overall_hits::total          97615                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2895                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2895                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2150                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2150                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           96                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           34                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           34                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5045                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5045                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5045                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5045                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        59251                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        59251                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        43409                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        43409                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          456                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          456                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       102660                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       102660                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       102660                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       102660                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.048860                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.048860                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.049529                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.049529                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.210526                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.210526                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.074561                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.074561                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.049143                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.049143                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.049143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.049143                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2698                       # number of writebacks
system.cpu1.dcache.writebacks::total             2698                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2543                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999894                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             231720                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2543                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            91.120724                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999894                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           548696                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          548696                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       270532                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         270532                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       270532                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          270532                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       270532                       # number of overall hits
system.cpu1.icache.overall_hits::total         270532                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2544                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2544                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2544                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2544                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2544                       # number of overall misses
system.cpu1.icache.overall_misses::total         2544                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       273076                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       273076                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       273076                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       273076                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       273076                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       273076                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009316                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009316                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009316                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009316                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009316                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009316                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2543                       # number of writebacks
system.cpu1.icache.writebacks::total             2543                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1229                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1229                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16691                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16691                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          580                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1586                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4650                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   35840                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1683                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          793                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5711                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995672                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995672                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1001383                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                15595                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15595                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140355                       # Number of tag accesses
system.iocache.tags.data_accesses              140355                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           43                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               43                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           43                       # number of demand (read+write) misses
system.iocache.demand_misses::total                43                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           43                       # number of overall misses
system.iocache.overall_misses::total               43                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           43                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             43                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           43                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              43                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           43                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             43                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     33653                       # number of replacements
system.l2.tags.tagsinuse                  3976.698842                       # Cycle average of tags in use
system.l2.tags.total_refs                      480532                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33653                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.279024                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1060.097395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         1.020059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.998676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.006797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.081987                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1163.524217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1595.441492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    81.701833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    72.826386                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.258813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.284064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.389512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.019947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.017780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970874                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4051                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3770                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.989014                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4496359                       # Number of tag accesses
system.l2.tags.data_accesses                  4496359                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        37907                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37907                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       214910                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           214910                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           66                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   80                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  8                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        19161                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          178                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19339                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       212126                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1108                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             213234                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data        17162                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1167                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18329                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       212126                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        36323                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1108                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1345                       # number of demand (read+write) hits
system.l2.demand_hits::total                   250902                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       212126                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        36323                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1108                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1345                       # number of overall hits
system.l2.overall_hits::total                  250902                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 53                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         7814                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1831                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9645                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         8036                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         1436                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9472                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data        10528                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1690                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12218                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         8036                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        18342                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1436                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3521                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31335                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         8036                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        18342                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1436                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3521                       # number of overall misses
system.l2.overall_misses::total                 31335                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        37907                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37907                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       214910                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       214910                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           90                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              133                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        26975                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2009                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             28984                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       220162                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2544                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         222706                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        27690                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         2857                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30547                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       220162                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        54665                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2544                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4866                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               282237                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       220162                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        54665                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2544                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4866                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              282237                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.674419                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.266667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.398496                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.300000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.428571                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.289676                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.911399                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.332770                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.036500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.564465                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.042531                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.380209                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.591530                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.399974                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.036500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.335535                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.564465                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.723592                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.111024                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.036500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.335535                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.564465                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.723592                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.111024                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13540                       # number of writebacks
system.l2.writebacks::total                     13540                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1186                       # Transaction distribution
system.membus.trans_dist::ReadResp              22919                       # Transaction distribution
system.membus.trans_dist::WriteReq               1139                       # Transaction distribution
system.membus.trans_dist::WriteResp              1139                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29092                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16603                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              155                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             65                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              80                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9649                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9624                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21733                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        15552                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        46742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        46742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        93096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        97746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 144488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       998080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       998080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5711                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2870656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2876367                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3874447                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             95217                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   95217    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               95217                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            10561538                       # DTB read hits
system.switch_cpus0.dtb.read_misses               619                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        10259207                       # DTB read accesses
system.switch_cpus0.dtb.write_hits            4625173                       # DTB write hits
system.switch_cpus0.dtb.write_misses              165                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        4424188                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            15186711                       # DTB hits
system.switch_cpus0.dtb.data_misses               784                       # DTB misses
system.switch_cpus0.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        14683395                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           52358221                       # ITB hits
system.switch_cpus0.itb.fetch_misses              353                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       52358574                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                54252484                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts           53922110                       # Number of instructions committed
system.switch_cpus0.committedOps             53922110                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses     51610879                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses        281104                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             773588                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts      6876333                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts            51610879                       # number of integer instructions
system.switch_cpus0.num_fp_insts               281104                       # number of float instructions
system.switch_cpus0.num_int_register_reads     72368187                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     39596153                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads       267423                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes       177204                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             15234493                       # number of memory refs
system.switch_cpus0.num_load_insts           10608718                       # Number of load instructions
system.switch_cpus0.num_store_insts           4625775                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      329205.374110                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      53923278.625890                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.993932                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.006068                       # Percentage of idle cycles
system.switch_cpus0.Branches                  9003518                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass       892721      1.66%      1.66% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         37541538     69.62%     71.28% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           28088      0.05%     71.33% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     71.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd          65981      0.12%     71.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     71.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt          57311      0.11%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             1      0.00%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              6      0.00%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        10630171     19.71%     91.27% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        4626242      8.58%     99.85% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         80856      0.15%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total          53922915                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               59606                       # DTB read hits
system.switch_cpus1.dtb.read_misses               103                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           28142                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              43880                       # DTB write hits
system.switch_cpus1.dtb.write_misses               14                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          16338                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              103486                       # DTB hits
system.switch_cpus1.dtb.data_misses               117                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           44480                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             134931                       # ITB hits
system.switch_cpus1.itb.fetch_misses               99                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         135030                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                54614827                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             272949                       # Number of instructions committed
system.switch_cpus1.committedOps               272949                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       263579                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           348                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               7508                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        26930                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              263579                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  348                       # number of float instructions
system.switch_cpus1.num_int_register_reads       361637                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       189727                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          184                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               103778                       # number of memory refs
system.switch_cpus1.num_load_insts              59810                       # Number of load instructions
system.switch_cpus1.num_store_insts             43968                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      54339857.255432                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      274969.744568                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.005035                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.994965                       # Percentage of idle cycles
system.switch_cpus1.Branches                    37171                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         4571      1.67%      1.67% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           157500     57.68%     59.35% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             305      0.11%     59.46% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     59.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             45      0.02%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           60536     22.17%     81.65% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          44248     16.20%     97.85% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          5868      2.15%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            273076                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       564881                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       282440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10552                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4125                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3831                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          294                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1186                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            254731                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1139                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1139                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        37907                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       214910                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18971                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             214                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            73                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            287                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29009                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29009                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        222706                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        30839                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       653242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       167049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        14749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                842120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     27717120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      5767767                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       290304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       494264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               34269455                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           64843                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           632049                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.040570                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.199730                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 606713     95.99%     95.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  25030      3.96%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    306      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             632049                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.213485                       # Number of seconds simulated
sim_ticks                                213485474000                       # Number of ticks simulated
final_tick                               2500622382000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1861308                       # Simulator instruction rate (inst/s)
host_op_rate                                  1861308                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              391573982                       # Simulator tick rate (ticks/s)
host_mem_usage                                 731364                       # Number of bytes of host memory used
host_seconds                                   545.20                       # Real time elapsed on the host
sim_insts                                  1014782146                       # Number of instructions simulated
sim_ops                                    1014782146                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       117568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        27648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        65344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             259712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        49152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        27648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         76800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       107968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          107968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         1837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1687                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1687                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       230236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       550707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       129508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       306082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1216532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       230236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       129508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           359743                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          505739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               505739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          505739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       230236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       550707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       129508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       306082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1722272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   3652607                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                 1215336     49.96%     49.96% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    218      0.01%     49.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      4      0.00%     49.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                1217235     50.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total             2432793                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                  1215336     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     218      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       4      0.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                 1215333     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total              2430891                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            182315111000     85.40%     85.40% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               10682000      0.01%     85.40% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 744000      0.00%     85.40% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            31158866500     14.60%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        213485403500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.998437                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.999218                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu0.kern.syscall::71                        2      0.00%      0.00% # number of syscalls executed
system.cpu0.kern.syscall::74                        2      0.00%      0.00% # number of syscalls executed
system.cpu0.kern.syscall::256                  404800     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::257                  809600     66.67%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total               1214405                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpipl              1217935     33.35%     33.35% # number of callpals executed
system.cpu0.kern.callpal::rdps                    440      0.01%     33.36% # number of callpals executed
system.cpu0.kern.callpal::rti                 1214636     33.26%     66.62% # number of callpals executed
system.cpu0.kern.callpal::callsys             1214410     33.25%     99.87% # number of callpals executed
system.cpu0.kern.callpal::rdunique               4825      0.13%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total               3652261                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel          1214648                       # number of protection mode switches
system.cpu0.kern.mode_switch::user            1214560                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel            1214560                      
system.cpu0.kern.mode_good::user              1214560                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.999928                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.999964                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      107912911500     50.55%     50.55% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        105572492000     49.45%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements           890203                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.986530                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          133157753                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           890203                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           149.581335                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.986530                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999974                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        272866239                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       272866239                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     80285130                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       80285130                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     54809074                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      54809074                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1483                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1483                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1727                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1727                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    135094204                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       135094204                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    135094204                       # number of overall hits
system.cpu0.dcache.overall_hits::total      135094204                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       853313                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       853313                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        36937                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        36937                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          283                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          283                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           38                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           38                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       890250                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        890250                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       890250                       # number of overall misses
system.cpu0.dcache.overall_misses::total       890250                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     81138443                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     81138443                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     54846011                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     54846011                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1765                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1765                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    135984454                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    135984454                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    135984454                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    135984454                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010517                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010517                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000673                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000673                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.160249                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.160249                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.021530                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.021530                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006547                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006547                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006547                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006547                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       111260                       # number of writebacks
system.cpu0.dcache.writebacks::total           111260                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            11679                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          269565007                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11679                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         23081.171933                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          250                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          223                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        853953513                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       853953513                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    426959238                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      426959238                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    426959238                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       426959238                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    426959238                       # number of overall hits
system.cpu0.icache.overall_hits::total      426959238                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        11679                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11679                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        11679                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11679                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        11679                       # number of overall misses
system.cpu0.icache.overall_misses::total        11679                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    426970917                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    426970917                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    426970917                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    426970917                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    426970917                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    426970917                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000027                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000027                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        11679                       # number of writebacks
system.cpu0.icache.writebacks::total            11679                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   3651985                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                 1215291     49.97%     49.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    218      0.01%     49.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      0.00%     49.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                1216749     50.03%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total             2432261                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                  1215291     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     218      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      0.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                 1215289     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total              2430801                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            182328357000     85.43%     85.43% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               10682000      0.01%     85.43% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 446500      0.00%     85.43% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            31090884000     14.57%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        213430369500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.998800                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.999400                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu1.kern.syscall::256                  404800     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::257                  809600     66.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total               1214401                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    4      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpctx                    5      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl              1217414     33.34%     33.34% # number of callpals executed
system.cpu1.kern.callpal::rdps                    442      0.01%     33.35% # number of callpals executed
system.cpu1.kern.callpal::rti                 1214626     33.26%     66.61% # number of callpals executed
system.cpu1.kern.callpal::callsys             1214402     33.26%     99.87% # number of callpals executed
system.cpu1.kern.callpal::rdunique               4803      0.13%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total               3651696                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel          1214629                       # number of protection mode switches
system.cpu1.kern.mode_switch::user            1214546                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel            1214547                      
system.cpu1.kern.mode_good::user              1214546                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.999932                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.500000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.999966                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      107832527000     44.86%     44.86% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        105563370500     43.91%     88.77% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         27004167000     11.23%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       5                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements           799738                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          510.155547                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           54779458                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           799738                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            68.496755                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   510.155547                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.996398                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996398                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          180                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        272646968                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       272646968                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     80321504                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       80321504                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     54800375                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      54800375                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          601                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          601                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          719                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          719                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    135121879                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       135121879                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    135121879                       # number of overall hits
system.cpu1.dcache.overall_hits::total      135121879                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       778828                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       778828                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        21219                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        21219                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          140                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          140                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           22                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       800047                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        800047                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       800047                       # number of overall misses
system.cpu1.dcache.overall_misses::total       800047                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     81100332                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     81100332                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     54821594                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     54821594                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          741                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          741                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    135921926                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    135921926                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    135921926                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    135921926                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009603                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009603                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000387                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000387                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.188934                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.188934                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.029690                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.029690                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005886                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005886                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005886                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005886                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        44241                       # number of writebacks
system.cpu1.dcache.writebacks::total            44241                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             5574                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          187208094                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5574                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         33585.951561                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          214                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        853590824                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       853590824                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    426787051                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      426787051                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    426787051                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       426787051                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    426787051                       # number of overall hits
system.cpu1.icache.overall_hits::total      426787051                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         5574                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5574                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         5574                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5574                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         5574                       # number of overall misses
system.cpu1.icache.overall_misses::total         5574                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    426792625                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    426792625                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    426792625                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    426792625                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    426792625                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    426792625                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         5574                       # number of writebacks
system.cpu1.icache.writebacks::total             5574                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                 450                       # Transaction distribution
system.iobus.trans_dist::WriteResp                450                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          900                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          900                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     900                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3600                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      4785                       # number of replacements
system.l2.tags.tagsinuse                  3846.716477                       # Cycle average of tags in use
system.l2.tags.total_refs                      181118                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4785                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     37.851202                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1193.204900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   596.258582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1125.501426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   132.488822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   799.262747                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.291310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.145571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.274781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.032346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.195133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.939140                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3968                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          492                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3338                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26707312                       # Number of tag accesses
system.l2.tags.data_accesses                 26707312                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       155501                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           155501                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         8265                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             8265                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        35652                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        21060                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 56712                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst        10911                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         5142                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16053                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       852260                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       777870                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1630130                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst        10911                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       887912                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         5142                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       798930                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1702895                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        10911                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       887912                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         5142                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       798930                       # number of overall hits
system.l2.overall_hits::total                 1702895                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          121                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                127                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          911                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          110                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1021                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          768                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          432                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1200                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data          928                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          913                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1841                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst          768                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1839                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          432                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1023                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4062                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          768                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1839                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          432                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1023                       # number of overall misses
system.l2.overall_misses::total                  4062                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       155501                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       155501                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         8265                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         8265                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          126                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              133                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        36563                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        21170                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             57733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        11679                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         5574                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17253                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data       853188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       778783                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1631971                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        11679                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       889751                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         5574                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       799953                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1706957                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        11679                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       889751                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         5574                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       799953                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1706957                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.960317                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.954887                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.024916                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.005196                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.017685                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.065759                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.077503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.069553                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.001088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.001172                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001128                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.065759                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.002067                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.077503                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.001279                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002380                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.065759                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.002067                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.077503                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.001279                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002380                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1687                       # number of writebacks
system.l2.writebacks::total                      1687                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3041                       # Transaction distribution
system.membus.trans_dist::WriteReq                450                       # Transaction distribution
system.membus.trans_dist::WriteResp               450                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1687                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2927                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              297                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             60                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             137                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1141                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1017                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3041                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        14248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       367680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       371280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  371280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              9603                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    9603    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                9603                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            81135284                       # DTB read hits
system.switch_cpus0.dtb.read_misses                74                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        30022225                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           56062376                       # DTB write hits
system.switch_cpus0.dtb.write_misses               19                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       11469369                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           137197660                       # DTB hits
system.switch_cpus0.dtb.data_misses                93                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        41491594                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          256128806                       # ITB hits
system.switch_cpus0.itb.fetch_misses               31                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      256128837                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               426970948                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          426970824                       # Number of instructions committed
system.switch_cpus0.committedOps            426970824                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    342064225                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      90962398                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           13061081                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     24948658                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           342064225                       # number of integer instructions
system.switch_cpus0.num_fp_insts             90962398                       # number of float instructions
system.switch_cpus0.num_int_register_reads    547114594                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    243197976                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    105372287                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     73538982                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            137202939                       # number of memory refs
system.switch_cpus0.num_load_insts           81140283                       # Number of load instructions
system.switch_cpus0.num_store_insts          56062656                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles         426970948                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.Branches                 44177340                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     18950033      4.44%      4.44% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        186352963     43.65%     48.08% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            2087      0.00%     48.08% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     48.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       36354630      8.51%     56.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        4578300      1.07%     57.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        5223303      1.22%     58.89% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      14042600      3.29%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         956101      0.22%     62.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt        204800      0.05%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        81144656     19.00%     81.46% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       56063114     13.13%     94.59% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess      23098330      5.41%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         426970917                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            81096227                       # DTB read hits
system.switch_cpus1.dtb.read_misses                45                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        30019862                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           56036946                       # DTB write hits
system.switch_cpus1.dtb.write_misses                3                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       11468963                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           137133173                       # DTB hits
system.switch_cpus1.dtb.data_misses                48                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        41488825                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          256105190                       # ITB hits
system.switch_cpus1.itb.fetch_misses               20                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      256105210                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               426860800                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          426792577                       # Number of instructions committed
system.switch_cpus1.committedOps            426792577                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    341902099                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses      90952282                       # Number of float alu accesses
system.switch_cpus1.num_func_calls           13053217                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     24935651                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           341902099                       # number of integer instructions
system.switch_cpus1.num_fp_insts             90952282                       # number of float instructions
system.switch_cpus1.num_int_register_reads    546881330                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    243079206                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    105356886                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     73528878                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            137138307                       # number of memory refs
system.switch_cpus1.num_load_insts           81101118                       # Number of load instructions
system.switch_cpus1.num_store_insts          56037189                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      178258.003953                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      426682541.996047                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.999582                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.000418                       # Percentage of idle cycles
system.switch_cpus1.Branches                 44153648                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     18947969      4.44%      4.44% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        186255620     43.64%     48.08% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            1555      0.00%     48.08% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     48.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       36349009      8.52%     56.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        4578500      1.07%     57.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        5223103      1.22%     58.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      14040600      3.29%     62.18% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv         955901      0.22%     62.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt        204800      0.05%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        81102891     19.00%     81.46% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       56037198     13.13%     94.59% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess      23095479      5.41%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         426792625                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      3415227                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1707981                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        84173                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            352                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          237                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          115                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1649817                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               450                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              450                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       155501                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8265                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1459727                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             299                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            60                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            359                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            57857                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           57857                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17253                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1632564                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        29868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2637067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        12903                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2360621                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5040459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1164096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     64099656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       469056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     54042952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              119775760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4785                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3420462                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.049479                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.217024                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3251337     95.06%     95.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 169008      4.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    117      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3420462                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011997                       # Number of seconds simulated
sim_ticks                                 11997280000                       # Number of ticks simulated
final_tick                               2512619662000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               69117023                       # Simulator instruction rate (inst/s)
host_op_rate                                 69116920                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              798232034                       # Simulator tick rate (ticks/s)
host_mem_usage                                 731364                       # Number of bytes of host memory used
host_seconds                                    15.03                       # Real time elapsed on the host
sim_insts                                  1038813025                       # Number of instructions simulated
sim_ops                                    1038813025                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       324544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       444992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       137344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       678464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1585344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       324544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       137344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        461888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       558336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          558336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         5071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         6953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        10601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               24771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8724                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8724                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     27051465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     37091074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     11447928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     56551485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             132141952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     27051465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     11447928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         38499393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        46538549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             46538549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        46538549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     27051465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     37091074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     11447928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     56551485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            178680501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      17                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     31565                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     828     39.54%     39.54% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     96      4.58%     44.13% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     12      0.57%     44.70% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.05%     44.75% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1157     55.25%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                2094                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      828     46.94%     46.94% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      96      5.44%     52.38% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      12      0.68%     53.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.06%     53.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     827     46.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1764                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             11684716500     99.10%     99.10% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                7186000      0.06%     99.17% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 588000      0.00%     99.17% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 173500      0.00%     99.17% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               97618000      0.83%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         11790282000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.714780                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.842407                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      2.78%      2.78% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      2.78%      5.56% # number of syscalls executed
system.cpu0.kern.syscall::4                        26     72.22%     77.78% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      2.78%     80.56% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      2.78%     83.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        1      2.78%     86.11% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      2.78%     88.89% # number of syscalls executed
system.cpu0.kern.syscall::71                        2      5.56%     94.44% # number of syscalls executed
system.cpu0.kern.syscall::73                        2      5.56%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    36                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   24      0.08%      0.08% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.01%      0.09% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 1815      5.87%      5.96% # number of callpals executed
system.cpu0.kern.callpal::rdps                     96      0.31%      6.27% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%      6.27% # number of callpals executed
system.cpu0.kern.callpal::rti                     170      0.55%      6.82% # number of callpals executed
system.cpu0.kern.callpal::callsys                  46      0.15%      6.97% # number of callpals executed
system.cpu0.kern.callpal::imb                       5      0.02%      6.99% # number of callpals executed
system.cpu0.kern.callpal::rdunique              28752     93.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 30912                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              195                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 73                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 74                      
system.cpu0.kern.mode_good::user                   73                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.379487                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.548507                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         306936000      2.62%      2.62% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         11417390500     97.38%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      24                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            14871                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          510.060132                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            7351350                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            15224                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           482.879007                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   510.060132                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.996211                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996211                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          353                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         10822452                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        10822452                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      3439143                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3439143                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1928213                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1928213                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        10564                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        10564                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        10785                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        10785                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      5367356                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5367356                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      5367356                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5367356                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9611                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9611                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         5105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5105                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          337                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          337                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           18                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14716                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14716                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14716                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14716                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      3448754                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      3448754                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1933318                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1933318                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        10901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        10901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        10803                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        10803                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      5382072                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5382072                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      5382072                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5382072                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.002787                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.002787                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.002641                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002641                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.030915                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.030915                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.001666                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001666                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.002734                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.002734                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.002734                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.002734                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8211                       # number of writebacks
system.cpu0.dcache.writebacks::total             8211                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            39652                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.997352                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          180938251                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            40164                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4504.985833                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.997352                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999995                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         46900307                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        46900307                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     23390668                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       23390668                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     23390668                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        23390668                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     23390668                       # number of overall hits
system.cpu0.icache.overall_hits::total       23390668                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        39657                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        39657                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        39657                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         39657                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        39657                       # number of overall misses
system.cpu0.icache.overall_misses::total        39657                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     23430325                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     23430325                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     23430325                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     23430325                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     23430325                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     23430325                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001693                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001693                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001693                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001693                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001693                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001693                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        39652                       # number of writebacks
system.cpu0.icache.writebacks::total            39652                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      12                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2178                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     389     44.82%     44.82% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     12      1.38%     46.20% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.12%     46.31% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    466     53.69%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 868                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      387     49.24%     49.24% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      12      1.53%     50.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.13%     50.89% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     386     49.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  786                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             12056611000     99.81%     99.81% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 588000      0.00%     99.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 112000      0.00%     99.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               21764000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         12079075000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.994859                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.828326                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.905530                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::3                         1      6.67%      6.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     13.33%     20.00% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      6.67%     26.67% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      6.67%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     20.00%     53.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      6.67%     60.00% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      6.67%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     26.67%     93.33% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      6.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    15                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.10%      0.10% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  107     10.46%     10.56% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.49%     11.05% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  676     66.08%     77.13% # number of callpals executed
system.cpu1.kern.callpal::rdps                     26      2.54%     79.67% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.10%     79.77% # number of callpals executed
system.cpu1.kern.callpal::rti                     179     17.50%     97.26% # number of callpals executed
system.cpu1.kern.callpal::callsys                  24      2.35%     99.61% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.39%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1023                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              272                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                164                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 13                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                164                      
system.cpu1.kern.mode_good::user                  164                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel     0.602941                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.730512                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         208114500      1.72%      1.72% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            83696000      0.69%      2.42% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         11787326500     97.58%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     107                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            14606                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          478.328521                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           80564131                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            15118                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          5329.020439                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   478.328521                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.934235                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.934235                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          445                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           443463                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          443463                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       101658                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         101658                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        94430                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         94430                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1633                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1633                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1746                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1746                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       196088                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          196088                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       196088                       # number of overall hits
system.cpu1.dcache.overall_hits::total         196088                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7190                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7190                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         7527                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         7527                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          130                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          130                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           11                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14717                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14717                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14717                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14717                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       108848                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       108848                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       101957                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       101957                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1757                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1757                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       210805                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       210805                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       210805                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       210805                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066055                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066055                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.073825                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.073825                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.073738                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.073738                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.006261                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.006261                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.069813                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.069813                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.069813                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.069813                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9074                       # number of writebacks
system.cpu1.dcache.writebacks::total             9074                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             5547                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.996029                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          240257503                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6058                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         39659.541598                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.996029                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999992                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          335                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1208960                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1208960                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       596158                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         596158                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       596158                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          596158                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       596158                       # number of overall hits
system.cpu1.icache.overall_hits::total         596158                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         5548                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5548                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         5548                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5548                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         5548                       # number of overall misses
system.cpu1.icache.overall_misses::total         5548                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       601706                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       601706                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       601706                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       601706                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       601706                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       601706                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009220                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009220                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009220                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009220                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009220                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009220                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         5547                       # number of writebacks
system.cpu1.icache.writebacks::total             5547                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    16384                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  600                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 600                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 740                       # Transaction distribution
system.iobus.trans_dist::WriteResp                740                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2680                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2716                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    19132                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  260                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  276                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 2340                       # Number of tag accesses
system.iocache.tags.data_accesses                2340                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          256                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          256                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 4                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            4                       # number of overall misses
system.iocache.overall_misses::total                4                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               4                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              4                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             256                       # number of writebacks
system.iocache.writebacks::total                  256                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     25550                       # number of replacements
system.l2.tags.tagsinuse                  3954.628065                       # Cycle average of tags in use
system.l2.tags.total_refs                     3208328                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     29587                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    108.437084                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1157.322177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1706.129669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   803.568942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   145.647735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   141.959540                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.282549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.416536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.196184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.035559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.034658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.965485                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4037                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          996                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2940                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.985596                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1190009                       # Number of tag accesses
system.l2.tags.data_accesses                  1190009                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        17285                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17285                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        41343                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            41343                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           98                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  105                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1306                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          857                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2163                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst        34586                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3401                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              37987                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         6466                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         3294                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9760                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst        34586                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         7772                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3401                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4151                       # number of demand (read+write) hits
system.l2.demand_hits::total                    49910                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        34586                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         7772                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3401                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4151                       # number of overall hits
system.l2.overall_hits::total                   49910                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 18                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         3643                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         6630                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10273                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         5071                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         2146                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7217                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         3319                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         3974                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7293                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         5071                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         6962                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         2146                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10604                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24783                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         5071                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         6962                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         2146                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10604                       # number of overall misses
system.l2.overall_misses::total                 24783                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        17285                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17285                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        41343                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        41343                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              123                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         4949                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         7487                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12436                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        39657                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         5547                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          45204                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         9785                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         7268                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17053                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        39657                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        14734                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         5547                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        14755                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                74693                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        39657                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        14734                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         5547                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        14755                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               74693                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.066667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.611111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.146341                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.736108                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.885535                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.826069                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.127871                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.386876                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.159654                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.339193                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.546780                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.427667                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.127871                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.472513                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.386876                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.718672                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.331798                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.127871                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.472513                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.386876                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.718672                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.331798                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8468                       # number of writebacks
system.l2.writebacks::total                      8468                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 596                       # Transaction distribution
system.membus.trans_dist::ReadResp              15110                       # Transaction distribution
system.membus.trans_dist::WriteReq                484                       # Transaction distribution
system.membus.trans_dist::WriteResp               484                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8724                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14136                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               90                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             27                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              29                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10274                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10265                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14514                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           256                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          256                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        72309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        74469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  75245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        16640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        16640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2716                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2127552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2130268                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2146908                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             49105                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   49105    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               49105                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits             3431101                       # DTB read hits
system.switch_cpus0.dtb.read_misses               249                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses         3324564                       # DTB read accesses
system.switch_cpus0.dtb.write_hits            1944675                       # DTB write hits
system.switch_cpus0.dtb.write_misses               26                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        1861450                       # DTB write accesses
system.switch_cpus0.dtb.data_hits             5375776                       # DTB hits
system.switch_cpus0.dtb.data_misses               275                       # DTB misses
system.switch_cpus0.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus0.dtb.data_accesses         5186014                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           22864441                       # ITB hits
system.switch_cpus0.itb.fetch_misses              257                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       22864698                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                23580429                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts           23430038                       # Number of instructions committed
system.switch_cpus0.committedOps             23430038                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses     22856134                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses         66776                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             555512                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts      2009784                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts            22856134                       # number of integer instructions
system.switch_cpus0.num_fp_insts                66776                       # number of float instructions
system.switch_cpus0.num_int_register_reads     35758216                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     18644025                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads        62101                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes        29259                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs              5405299                       # number of memory refs
system.switch_cpus0.num_load_insts            3460500                       # Number of load instructions
system.switch_cpus0.num_store_insts           1944799                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      554256.925384                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      23026172.074616                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.976495                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.023505                       # Percentage of idle cycles
system.switch_cpus0.Branches                  2817733                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass       267700      1.14%      1.14% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         17505857     74.71%     75.86% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          169150      0.72%     76.58% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     76.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd          12467      0.05%     76.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp           4097      0.02%     76.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           8194      0.03%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             1      0.00%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv             15      0.00%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     76.68% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         3474540     14.83%     91.51% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        1945164      8.30%     99.82% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         43140      0.18%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total          23430325                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              109617                       # DTB read hits
system.switch_cpus1.dtb.read_misses               698                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           35872                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             103572                       # DTB write hits
system.switch_cpus1.dtb.write_misses              141                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          16388                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              213189                       # DTB hits
system.switch_cpus1.dtb.data_misses               839                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           52260                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             186955                       # ITB hits
system.switch_cpus1.itb.fetch_misses              277                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         187232                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                24158495                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             600841                       # Number of instructions committed
system.switch_cpus1.committedOps               600841                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       578002                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          3713                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              11680                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        63920                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              578002                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 3713                       # number of float instructions
system.switch_cpus1.num_int_register_reads       815593                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       404774                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         2421                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         2405                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               215383                       # number of memory refs
system.switch_cpus1.num_load_insts             111321                       # Number of load instructions
system.switch_cpus1.num_store_insts            104062                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      23552412.234479                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      606082.765521                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.025088                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.974912                       # Percentage of idle cycles
system.switch_cpus1.Branches                    79774                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        12632      2.10%      2.10% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           352143     58.52%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             645      0.11%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1190      0.20%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            230      0.04%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          114653     19.05%     80.02% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         104132     17.31%     97.33% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         16081      2.67%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            601706                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       149810                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        74692                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         5746                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           3334                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2997                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          337                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                596                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             63069                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               484                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              484                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        17285                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        41343                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10523                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             187                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            29                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            216                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12445                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12445                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         45205                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17268                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       116156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        45896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        43930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                221579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      4895936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1481708                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       643136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1528880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8549660                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           26070                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           176960                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.084590                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.285270                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 162339     91.74%     91.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14274      8.07%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    346      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             176960                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
