==18024== Cachegrind, a cache and branch-prediction profiler
==18024== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==18024== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==18024== Command: ./inst/amd64-linux.gcc-serial.pre/bin/vips --vips-concurrency=1 im_benchmark ./inputs/bigben_2662x5500.v output-large-date.v
==18024== 
--18024-- warning: L3 cache found, using its data for the LL simulation.
--18024-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--18024-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==18024== 
==18024== I   refs:      33,946,172,953
==18024== I1  misses:         1,978,885
==18024== LLi misses:             5,616
==18024== I1  miss rate:           0.01%
==18024== LLi miss rate:           0.00%
==18024== 
==18024== D   refs:       8,762,361,948  (7,209,195,660 rd   + 1,553,166,288 wr)
==18024== D1  misses:       156,039,348  (  102,176,577 rd   +    53,862,771 wr)
==18024== LLd misses:           130,791  (       57,887 rd   +        72,904 wr)
==18024== D1  miss rate:            1.8% (          1.4%     +           3.5%  )
==18024== LLd miss rate:            0.0% (          0.0%     +           0.0%  )
==18024== 
==18024== LL refs:          158,018,233  (  104,155,462 rd   +    53,862,771 wr)
==18024== LL misses:            136,407  (       63,503 rd   +        72,904 wr)
==18024== LL miss rate:             0.0% (          0.0%     +           0.0%  )
