{
    "projectConfig": {
        "general": {
            "projectName": "bme280_data_comp",
            "swProjectName": "bme280_data_comp_sim",
            "vendor": "xilinx",
            "topLevelName": "bme280_data_comp",
            "testbenchName": "bme280_data_comp_tb",
            "outputFilesName": "",
            "autogenerateBitstream": false,
            "vhdlStandard": "2008",
            "svStandard": "",
            "runImpl": false
        },
        "xilinx": {
            "vivadoVersion": "2020.2",
            "fpgaPart": "xc7a100tcsg324-2",
            "implStrat": "",
            "IPIntegrator": {
                "blockDesignFiles": {
                    "designs": [
                    ]
                }
            },
            "IPPackager": {
                "configFile": "",
                "packageIP": false,
                "genereateIP": false,
                "synthCheck": false
            }
        },
        "intel": {
            "quartusVersion": "",
            "familyName": "",
            "deviceName": "",
            "implStrat": "",
            "genereateIP": false,
            "synthCheck": false
        }
    },
    "versionInfo": {
        "major": 1,
        "minor": 2,
        "patch": 3,
        "userdata": "Test String!1"
    },
    "hdl": {
        "vhdl": [
            { "path": "vhdl/generic/bme280_data_comp/bme280_data_comp_tb.vhd", "library": "gen" },
            { "path": "vhdl/generic/bme280_data_comp/bme280_data_comp.vhd", "library": "gen" }
        ],
        "systemverilog": [
        ]
    },
    "constraints": {
        "xilinx": [
        ]
    },
    "ip": {
        "xilinx": [ 
        ],
        "3rdParty": [
        ]
    },
    "misc": {
        "tcl": [
        ],
        "textfiles": [
        ],
        "elf": [
        ]

    }
}