{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1495532152873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495532152874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 11:35:52 2017 " "Processing started: Tue May 23 11:35:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1495532152874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495532152874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocessador2 -c microprocessador2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessador2 -c microprocessador2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495532152875 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1495532153441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1495532153441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/UnitatControl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/UnitatControl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnitatControl-behav " "Found design unit 1: UnitatControl-behav" {  } { { "Components/UnitatControl.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/UnitatControl.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176819 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnitatControl " "Found entity 1: UnitatControl" {  } { { "Components/UnitatControl.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/UnitatControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495532176819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-behavior " "Found design unit 1: sumador-behavior" {  } { { "Components/sumador.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/sumador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176821 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "Components/sumador.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/sumador.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495532176821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/mux2x1_5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/mux2x1_5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_5bits-behavior " "Found design unit 1: mux2x1_5bits-behavior" {  } { { "Components/mux2x1_5bits.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/mux2x1_5bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176823 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_5bits " "Found entity 1: mux2x1_5bits" {  } { { "Components/mux2x1_5bits.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/mux2x1_5bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495532176823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-atrib " "Found design unit 1: mux2x1-atrib" {  } { { "Components/mux2x1.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/mux2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176824 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "Components/mux2x1.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495532176824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/MemInst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/MemInst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemInst-Behavioral " "Found design unit 1: MemInst-Behavioral" {  } { { "Components/MemInst.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/MemInst.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176827 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemInst " "Found entity 1: MemInst" {  } { { "Components/MemInst.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/MemInst.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495532176827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/memData.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/memData.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memData-behavior " "Found design unit 1: memData-behavior" {  } { { "Components/memData.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/memData.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176830 ""} { "Info" "ISGN_ENTITY_NAME" "1 memData " "Found entity 1: memData" {  } { { "Components/memData.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/memData.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495532176830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/extSig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/extSig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extSig-behavior " "Found design unit 1: extSig-behavior" {  } { { "Components/extSig.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/extSig.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176833 ""} { "Info" "ISGN_ENTITY_NAME" "1 extSig " "Found entity 1: extSig" {  } { { "Components/extSig.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/extSig.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495532176833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/ControlALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/ControlALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlALU-behav " "Found design unit 1: ControlALU-behav" {  } { { "Components/ControlALU.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/ControlALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176834 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlALU " "Found entity 1: ControlALU" {  } { { "Components/ControlALU.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/ControlALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495532176834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/ComptadorPrograma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/ComptadorPrograma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ComptadorPrograma-ArqPC " "Found design unit 1: ComptadorPrograma-ArqPC" {  } { { "Components/ComptadorPrograma.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/ComptadorPrograma.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176836 ""} { "Info" "ISGN_ENTITY_NAME" "1 ComptadorPrograma " "Found entity 1: ComptadorPrograma" {  } { { "Components/ComptadorPrograma.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/ComptadorPrograma.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495532176836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/BancRegistres.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/BancRegistres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancRegistres-behav " "Found design unit 1: BancRegistres-behav" {  } { { "Components/BancRegistres.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/BancRegistres.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176837 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancRegistres " "Found entity 1: BancRegistres" {  } { { "Components/BancRegistres.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/BancRegistres.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495532176837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/ALU32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/ALU32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU32-behavior " "Found design unit 1: ALU32-behavior" {  } { { "Components/ALU32.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/ALU32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176839 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU32 " "Found entity 1: ALU32" {  } { { "Components/ALU32.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/ALU32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495532176839 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microprocessador2.vhd 2 1 " "Using design file microprocessador2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microprocessador2-Behavioral " "Found design unit 1: microprocessador2-Behavioral" {  } { { "microprocessador2.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/microprocessador2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176963 ""} { "Info" "ISGN_ENTITY_NAME" "1 microprocessador2 " "Found entity 1: microprocessador2" {  } { { "microprocessador2.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/microprocessador2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495532176963 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1495532176963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprocessador2 " "Elaborating entity \"microprocessador2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1495532176965 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry microprocessador2.vhd(126) " "Verilog HDL or VHDL warning at microprocessador2.vhd(126): object \"carry\" assigned a value but never read" {  } { { "microprocessador2.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/microprocessador2.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495532176968 "|microprocessador2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Const4 microprocessador2.vhd(150) " "VHDL Signal Declaration warning at microprocessador2.vhd(150): used explicit default value for signal \"Const4\" because signal was never assigned a value" {  } { { "microprocessador2.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/microprocessador2.vhd" 150 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1495532176968 "|microprocessador2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU32 ALU32:ALU " "Elaborating entity \"ALU32\" for hierarchy \"ALU32:ALU\"" {  } { { "microprocessador2.vhd" "ALU" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/microprocessador2.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495532176970 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result ALU32.vhd(16) " "VHDL Process Statement warning at ALU32.vhd(16): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "Components/ALU32.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/Components/ALU32.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1495532176972 "|microprocessador2|ALU32:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnitatControl UnitatControl:UC " "Elaborating entity \"UnitatControl\" for hierarchy \"UnitatControl:UC\"" {  } { { "microprocessador2.vhd" "UC" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/microprocessador2.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495532176974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlALU ControlALU:ContrALU " "Elaborating entity \"ControlALU\" for hierarchy \"ControlALU:ContrALU\"" {  } { { "microprocessador2.vhd" "ContrALU" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/microprocessador2.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495532176976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:suma1 " "Elaborating entity \"sumador\" for hierarchy \"sumador:suma1\"" {  } { { "microprocessador2.vhd" "suma1" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/microprocessador2.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495532176977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_5bits mux2x1_5bits:mux1 " "Elaborating entity \"mux2x1_5bits\" for hierarchy \"mux2x1_5bits:mux1\"" {  } { { "microprocessador2.vhd" "mux1" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/microprocessador2.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495532176979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComptadorPrograma ComptadorPrograma:PC " "Elaborating entity \"ComptadorPrograma\" for hierarchy \"ComptadorPrograma:PC\"" {  } { { "microprocessador2.vhd" "PC" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/microprocessador2.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495532176980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancRegistres BancRegistres:BancReg " "Elaborating entity \"BancRegistres\" for hierarchy \"BancRegistres:BancReg\"" {  } { { "microprocessador2.vhd" "BancReg" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/microprocessador2.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495532176981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extSig extSig:ExSig " "Elaborating entity \"extSig\" for hierarchy \"extSig:ExSig\"" {  } { { "microprocessador2.vhd" "ExSig" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/microprocessador2.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495532176983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:mux2 " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:mux2\"" {  } { { "microprocessador2.vhd" "mux2" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/microprocessador2.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495532176984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemInst MemInst:MemoriaPrograma " "Elaborating entity \"MemInst\" for hierarchy \"MemInst:MemoriaPrograma\"" {  } { { "microprocessador2.vhd" "MemoriaPrograma" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/microprocessador2.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495532176986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memData memData:MemDades " "Elaborating entity \"memData\" for hierarchy \"memData:MemDades\"" {  } { { "microprocessador2.vhd" "MemDades" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/microprocessador2.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495532177092 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1495532178615 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495532178615 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "microprocessador2.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/microprocessador2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1495532178675 "|microprocessador2|Reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "microprocessador2.vhd" "" { Text "/home/comnu/Documents/Q4/ArquitecturaComputadors/P4/microprocessador2.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1495532178675 "|microprocessador2|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1495532178675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1495532178675 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1495532178675 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1495532178675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "965 " "Peak virtual memory: 965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1495532178686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 11:36:18 2017 " "Processing ended: Tue May 23 11:36:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1495532178686 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1495532178686 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1495532178686 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1495532178686 ""}
