Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Sep 13 03:11:39 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/cascade/square20/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  400         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (400)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (400)
5. checking no_input_delay (20)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (400)
--------------------------
 There are 400 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[15]/C
src0_reg[16]/C
src0_reg[17]/C
src0_reg[18]/C
src0_reg[19]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[15]/C
src10_reg[16]/C
src10_reg[17]/C
src10_reg[18]/C
src10_reg[19]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[15]/C
src11_reg[16]/C
src11_reg[17]/C
src11_reg[18]/C
src11_reg[19]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[15]/C
src12_reg[16]/C
src12_reg[17]/C
src12_reg[18]/C
src12_reg[19]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[15]/C
src13_reg[16]/C
src13_reg[17]/C
src13_reg[18]/C
src13_reg[19]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[15]/C
src14_reg[16]/C
src14_reg[17]/C
src14_reg[18]/C
src14_reg[19]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[16]/C
src15_reg[17]/C
src15_reg[18]/C
src15_reg[19]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[17]/C
src16_reg[18]/C
src16_reg[19]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[18]/C
src17_reg[19]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[19]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[18]/C
src19_reg[19]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[15]/C
src1_reg[16]/C
src1_reg[17]/C
src1_reg[18]/C
src1_reg[19]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[15]/C
src2_reg[16]/C
src2_reg[17]/C
src2_reg[18]/C
src2_reg[19]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[15]/C
src3_reg[16]/C
src3_reg[17]/C
src3_reg[18]/C
src3_reg[19]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[15]/C
src4_reg[16]/C
src4_reg[17]/C
src4_reg[18]/C
src4_reg[19]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[15]/C
src5_reg[16]/C
src5_reg[17]/C
src5_reg[18]/C
src5_reg[19]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[15]/C
src6_reg[16]/C
src6_reg[17]/C
src6_reg[18]/C
src6_reg[19]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[15]/C
src7_reg[16]/C
src7_reg[17]/C
src7_reg[18]/C
src7_reg[19]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[15]/C
src8_reg[16]/C
src8_reg[17]/C
src8_reg[18]/C
src8_reg[19]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[15]/C
src9_reg[16]/C
src9_reg[17]/C
src9_reg[18]/C
src9_reg[19]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (400)
--------------------------------------------------
 There are 400 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[15]/D
src0_reg[16]/D
src0_reg[17]/D
src0_reg[18]/D
src0_reg[19]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[15]/D
src10_reg[16]/D
src10_reg[17]/D
src10_reg[18]/D
src10_reg[19]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[15]/D
src11_reg[16]/D
src11_reg[17]/D
src11_reg[18]/D
src11_reg[19]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[15]/D
src12_reg[16]/D
src12_reg[17]/D
src12_reg[18]/D
src12_reg[19]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[15]/D
src13_reg[16]/D
src13_reg[17]/D
src13_reg[18]/D
src13_reg[19]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[15]/D
src14_reg[16]/D
src14_reg[17]/D
src14_reg[18]/D
src14_reg[19]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[16]/D
src15_reg[17]/D
src15_reg[18]/D
src15_reg[19]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[17]/D
src16_reg[18]/D
src16_reg[19]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[18]/D
src17_reg[19]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[19]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[18]/D
src19_reg[19]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[15]/D
src1_reg[16]/D
src1_reg[17]/D
src1_reg[18]/D
src1_reg[19]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[15]/D
src2_reg[16]/D
src2_reg[17]/D
src2_reg[18]/D
src2_reg[19]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[15]/D
src3_reg[16]/D
src3_reg[17]/D
src3_reg[18]/D
src3_reg[19]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[15]/D
src4_reg[16]/D
src4_reg[17]/D
src4_reg[18]/D
src4_reg[19]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[15]/D
src5_reg[16]/D
src5_reg[17]/D
src5_reg[18]/D
src5_reg[19]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[15]/D
src6_reg[16]/D
src6_reg[17]/D
src6_reg[18]/D
src6_reg[19]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[15]/D
src7_reg[16]/D
src7_reg[17]/D
src7_reg[18]/D
src7_reg[19]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[15]/D
src8_reg[16]/D
src8_reg[17]/D
src8_reg[18]/D
src8_reg[19]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[15]/D
src9_reg[16]/D
src9_reg[17]/D
src9_reg[18]/D
src9_reg[19]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  425          inf        0.000                      0                  425           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           425 Endpoints
Min Delay           425 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.357ns  (logic 5.616ns (49.450%)  route 5.741ns (50.550%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE                         0.000     0.000 r  src1_reg[5]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src1_reg[5]/Q
                         net (fo=5, routed)           1.052     1.413    compressor/chain0_3/src1[4]
    SLICE_X3Y78                                                       r  compressor/chain0_3/lut5_prop1/I3
    SLICE_X3Y78          LUT5 (Prop_lut5_I3_O)        0.202     1.615 r  compressor/chain0_3/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.615    compressor/chain0_3/prop[1]
    SLICE_X3Y78                                                       r  compressor/chain0_3/carry4_inst0/S[1]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.027 r  compressor/chain0_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.027    compressor/chain0_3/carryout[3]
    SLICE_X3Y79                                                       r  compressor/chain0_3/carry4_inst1/CI
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.116 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.116    compressor/chain0_3/carryout[7]
    SLICE_X3Y80                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     2.350 r  compressor/chain0_3/carry4_inst2/O[3]
                         net (fo=4, routed)           1.127     3.477    compressor/chain1_1/lut5_prop15_0[5]
    SLICE_X8Y78                                                       r  compressor/chain1_1/lut5_prop11/I2
    SLICE_X8Y78          LUT5 (Prop_lut5_I2_O)        0.234     3.711 r  compressor/chain1_1/lut5_prop11/O
                         net (fo=1, routed)           0.000     3.711    compressor/chain1_1/prop[11]
    SLICE_X8Y78                                                       r  compressor/chain1_1/carry4_inst2/S[3]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.995 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.995    compressor/chain1_1/carryout[11]
    SLICE_X8Y79                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.218 r  compressor/chain1_1/carry4_inst3/O[1]
                         net (fo=4, routed)           0.774     4.992    compressor/chain2_4/src0[0]
    SLICE_X6Y80                                                       r  compressor/chain2_4/lut4_prop1/I0
    SLICE_X6Y80          LUT4 (Prop_lut4_I0_O)        0.216     5.208 r  compressor/chain2_4/lut4_prop1/O
                         net (fo=1, routed)           0.000     5.208    compressor/chain2_4/prop[1]
    SLICE_X6Y80                                                       r  compressor/chain2_4/carry4_inst0/S[1]
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.610 r  compressor/chain2_4/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.610    compressor/chain2_4/carryout[3]
    SLICE_X6Y81                                                       r  compressor/chain2_4/carry4_inst1/CI
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.790 r  compressor/chain2_4/carry4_inst1/O[2]
                         net (fo=6, routed)           0.996     6.786    compressor/chain3_0/lut6_2_inst23/I0
    SLICE_X5Y80                                                       r  compressor/chain3_0/lut6_2_inst23/LUT6/I0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.217     7.003 r  compressor/chain3_0/lut6_2_inst23/LUT6/O
                         net (fo=1, routed)           0.000     7.003    compressor/chain3_0/prop[23]
    SLICE_X5Y80                                                       r  compressor/chain3_0/carry4_inst5/S[3]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.302 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           1.792     9.094    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.263    11.357 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.357    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.308ns  (logic 5.952ns (52.632%)  route 5.356ns (47.368%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT2=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE                         0.000     0.000 r  src1_reg[5]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src1_reg[5]/Q
                         net (fo=5, routed)           1.052     1.413    compressor/chain0_3/src1[4]
    SLICE_X3Y78                                                       r  compressor/chain0_3/lut5_prop1/I3
    SLICE_X3Y78          LUT5 (Prop_lut5_I3_O)        0.202     1.615 r  compressor/chain0_3/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.615    compressor/chain0_3/prop[1]
    SLICE_X3Y78                                                       r  compressor/chain0_3/carry4_inst0/S[1]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.027 r  compressor/chain0_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.027    compressor/chain0_3/carryout[3]
    SLICE_X3Y79                                                       r  compressor/chain0_3/carry4_inst1/CI
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.116 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.116    compressor/chain0_3/carryout[7]
    SLICE_X3Y80                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     2.350 r  compressor/chain0_3/carry4_inst2/O[3]
                         net (fo=4, routed)           1.127     3.477    compressor/chain1_1/lut5_prop15_0[5]
    SLICE_X8Y78                                                       r  compressor/chain1_1/lut5_prop11/I2
    SLICE_X8Y78          LUT5 (Prop_lut5_I2_O)        0.234     3.711 r  compressor/chain1_1/lut5_prop11/O
                         net (fo=1, routed)           0.000     3.711    compressor/chain1_1/prop[11]
    SLICE_X8Y78                                                       r  compressor/chain1_1/carry4_inst2/S[3]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.995 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.995    compressor/chain1_1/carryout[11]
    SLICE_X8Y79                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.218 r  compressor/chain1_1/carry4_inst3/O[1]
                         net (fo=4, routed)           0.774     4.992    compressor/chain2_4/src0[0]
    SLICE_X6Y80                                                       r  compressor/chain2_4/lut4_prop1/I0
    SLICE_X6Y80          LUT4 (Prop_lut4_I0_O)        0.216     5.208 r  compressor/chain2_4/lut4_prop1/O
                         net (fo=1, routed)           0.000     5.208    compressor/chain2_4/prop[1]
    SLICE_X6Y80                                                       r  compressor/chain2_4/carry4_inst0/S[1]
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.610 r  compressor/chain2_4/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.610    compressor/chain2_4/carryout[3]
    SLICE_X6Y81                                                       r  compressor/chain2_4/carry4_inst1/CI
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.767 r  compressor/chain2_4/carry4_inst1/O[0]
                         net (fo=2, routed)           0.690     6.457    compressor/chain3_0/lut6_2_inst22_0[4]
    SLICE_X5Y79                                                       r  compressor/chain3_0/lut2_prop19/I0
    SLICE_X5Y79          LUT2 (Prop_lut2_I0_O)        0.209     6.666 r  compressor/chain3_0/lut2_prop19/O
                         net (fo=1, routed)           0.000     6.666    compressor/chain3_0/prop[19]
    SLICE_X5Y79                                                       r  compressor/chain3_0/carry4_inst4/S[3]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.965 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.965    compressor/chain3_0/carryout[19]
    SLICE_X5Y80                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.195 r  compressor/chain3_0/carry4_inst5/O[1]
                         net (fo=1, routed)           1.714     8.908    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.400    11.308 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.308    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.278ns  (logic 5.641ns (50.019%)  route 5.637ns (49.981%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE                         0.000     0.000 r  src1_reg[5]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src1_reg[5]/Q
                         net (fo=5, routed)           1.052     1.413    compressor/chain0_3/src1[4]
    SLICE_X3Y78                                                       r  compressor/chain0_3/lut5_prop1/I3
    SLICE_X3Y78          LUT5 (Prop_lut5_I3_O)        0.202     1.615 r  compressor/chain0_3/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.615    compressor/chain0_3/prop[1]
    SLICE_X3Y78                                                       r  compressor/chain0_3/carry4_inst0/S[1]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.027 r  compressor/chain0_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.027    compressor/chain0_3/carryout[3]
    SLICE_X3Y79                                                       r  compressor/chain0_3/carry4_inst1/CI
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.116 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.116    compressor/chain0_3/carryout[7]
    SLICE_X3Y80                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     2.350 r  compressor/chain0_3/carry4_inst2/O[3]
                         net (fo=4, routed)           1.127     3.477    compressor/chain1_1/lut5_prop15_0[5]
    SLICE_X8Y78                                                       r  compressor/chain1_1/lut5_prop11/I2
    SLICE_X8Y78          LUT5 (Prop_lut5_I2_O)        0.234     3.711 r  compressor/chain1_1/lut5_prop11/O
                         net (fo=1, routed)           0.000     3.711    compressor/chain1_1/prop[11]
    SLICE_X8Y78                                                       r  compressor/chain1_1/carry4_inst2/S[3]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.995 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.995    compressor/chain1_1/carryout[11]
    SLICE_X8Y79                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.218 r  compressor/chain1_1/carry4_inst3/O[1]
                         net (fo=4, routed)           0.774     4.992    compressor/chain2_4/src0[0]
    SLICE_X6Y80                                                       r  compressor/chain2_4/lut4_prop1/I0
    SLICE_X6Y80          LUT4 (Prop_lut4_I0_O)        0.216     5.208 r  compressor/chain2_4/lut4_prop1/O
                         net (fo=1, routed)           0.000     5.208    compressor/chain2_4/prop[1]
    SLICE_X6Y80                                                       r  compressor/chain2_4/carry4_inst0/S[1]
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.610 r  compressor/chain2_4/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.610    compressor/chain2_4/carryout[3]
    SLICE_X6Y81                                                       r  compressor/chain2_4/carry4_inst1/CI
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.790 r  compressor/chain2_4/carry4_inst1/O[2]
                         net (fo=6, routed)           0.993     6.783    compressor/chain3_0/lut6_2_inst22/I0
    SLICE_X5Y80                                                       r  compressor/chain3_0/lut6_2_inst22/LUT6/I0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.217     7.000 r  compressor/chain3_0/lut6_2_inst22/LUT6/O
                         net (fo=1, routed)           0.000     7.000    compressor/chain3_0/prop[22]
    SLICE_X5Y80                                                       r  compressor/chain3_0/carry4_inst5/S[2]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     7.189 r  compressor/chain3_0/carry4_inst5/O[2]
                         net (fo=1, routed)           1.691     8.880    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.398    11.278 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.278    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.273ns  (logic 5.759ns (51.089%)  route 5.514ns (48.911%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE                         0.000     0.000 r  src1_reg[5]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src1_reg[5]/Q
                         net (fo=5, routed)           1.052     1.413    compressor/chain0_3/src1[4]
    SLICE_X3Y78                                                       r  compressor/chain0_3/lut5_prop1/I3
    SLICE_X3Y78          LUT5 (Prop_lut5_I3_O)        0.202     1.615 r  compressor/chain0_3/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.615    compressor/chain0_3/prop[1]
    SLICE_X3Y78                                                       r  compressor/chain0_3/carry4_inst0/S[1]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.027 r  compressor/chain0_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.027    compressor/chain0_3/carryout[3]
    SLICE_X3Y79                                                       r  compressor/chain0_3/carry4_inst1/CI
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.116 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.116    compressor/chain0_3/carryout[7]
    SLICE_X3Y80                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     2.350 r  compressor/chain0_3/carry4_inst2/O[3]
                         net (fo=4, routed)           1.127     3.477    compressor/chain1_1/lut5_prop15_0[5]
    SLICE_X8Y78                                                       r  compressor/chain1_1/lut5_prop11/I2
    SLICE_X8Y78          LUT5 (Prop_lut5_I2_O)        0.234     3.711 r  compressor/chain1_1/lut5_prop11/O
                         net (fo=1, routed)           0.000     3.711    compressor/chain1_1/prop[11]
    SLICE_X8Y78                                                       r  compressor/chain1_1/carry4_inst2/S[3]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.995 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.995    compressor/chain1_1/carryout[11]
    SLICE_X8Y79                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.218 r  compressor/chain1_1/carry4_inst3/O[1]
                         net (fo=4, routed)           0.774     4.992    compressor/chain2_4/src0[0]
    SLICE_X6Y80                                                       r  compressor/chain2_4/lut4_prop1/I0
    SLICE_X6Y80          LUT4 (Prop_lut4_I0_O)        0.216     5.208 r  compressor/chain2_4/lut4_prop1/O
                         net (fo=1, routed)           0.000     5.208    compressor/chain2_4/prop[1]
    SLICE_X6Y80                                                       r  compressor/chain2_4/carry4_inst0/S[1]
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.610 r  compressor/chain2_4/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.610    compressor/chain2_4/carryout[3]
    SLICE_X6Y81                                                       r  compressor/chain2_4/carry4_inst1/CI
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.790 r  compressor/chain2_4/carry4_inst1/O[2]
                         net (fo=6, routed)           0.993     6.783    compressor/chain3_0/lut6_2_inst22/I0
    SLICE_X5Y80                                                       r  compressor/chain3_0/lut6_2_inst22/LUT5/I0
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.223     7.006 r  compressor/chain3_0/lut6_2_inst22/LUT5/O
                         net (fo=1, routed)           0.000     7.006    compressor/chain3_0/gene[22]
    SLICE_X5Y80                                                       r  compressor/chain3_0/carry4_inst5/DI[2]
    SLICE_X5Y80          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     7.297 r  compressor/chain3_0/carry4_inst5/O[3]
                         net (fo=1, routed)           1.568     8.865    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.408    11.273 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.273    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.208ns  (logic 5.876ns (52.430%)  route 5.331ns (47.570%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT2=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE                         0.000     0.000 r  src1_reg[5]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src1_reg[5]/Q
                         net (fo=5, routed)           1.052     1.413    compressor/chain0_3/src1[4]
    SLICE_X3Y78                                                       r  compressor/chain0_3/lut5_prop1/I3
    SLICE_X3Y78          LUT5 (Prop_lut5_I3_O)        0.202     1.615 r  compressor/chain0_3/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.615    compressor/chain0_3/prop[1]
    SLICE_X3Y78                                                       r  compressor/chain0_3/carry4_inst0/S[1]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.027 r  compressor/chain0_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.027    compressor/chain0_3/carryout[3]
    SLICE_X3Y79                                                       r  compressor/chain0_3/carry4_inst1/CI
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.116 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.116    compressor/chain0_3/carryout[7]
    SLICE_X3Y80                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     2.350 r  compressor/chain0_3/carry4_inst2/O[3]
                         net (fo=4, routed)           1.127     3.477    compressor/chain1_1/lut5_prop15_0[5]
    SLICE_X8Y78                                                       r  compressor/chain1_1/lut5_prop11/I2
    SLICE_X8Y78          LUT5 (Prop_lut5_I2_O)        0.234     3.711 r  compressor/chain1_1/lut5_prop11/O
                         net (fo=1, routed)           0.000     3.711    compressor/chain1_1/prop[11]
    SLICE_X8Y78                                                       r  compressor/chain1_1/carry4_inst2/S[3]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.995 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.995    compressor/chain1_1/carryout[11]
    SLICE_X8Y79                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.218 r  compressor/chain1_1/carry4_inst3/O[1]
                         net (fo=4, routed)           0.774     4.992    compressor/chain2_4/src0[0]
    SLICE_X6Y80                                                       r  compressor/chain2_4/lut4_prop1/I0
    SLICE_X6Y80          LUT4 (Prop_lut4_I0_O)        0.216     5.208 r  compressor/chain2_4/lut4_prop1/O
                         net (fo=1, routed)           0.000     5.208    compressor/chain2_4/prop[1]
    SLICE_X6Y80                                                       r  compressor/chain2_4/carry4_inst0/S[1]
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.610 r  compressor/chain2_4/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.610    compressor/chain2_4/carryout[3]
    SLICE_X6Y81                                                       r  compressor/chain2_4/carry4_inst1/CI
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.767 r  compressor/chain2_4/carry4_inst1/O[0]
                         net (fo=2, routed)           0.690     6.457    compressor/chain3_0/lut6_2_inst22_0[4]
    SLICE_X5Y79                                                       r  compressor/chain3_0/lut2_prop19/I0
    SLICE_X5Y79          LUT2 (Prop_lut2_I0_O)        0.209     6.666 r  compressor/chain3_0/lut2_prop19/O
                         net (fo=1, routed)           0.000     6.666    compressor/chain3_0/prop[19]
    SLICE_X5Y79                                                       r  compressor/chain3_0/carry4_inst4/S[3]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.965 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.965    compressor/chain3_0/carryout[19]
    SLICE_X5Y80                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.124 r  compressor/chain3_0/carry4_inst5/O[0]
                         net (fo=1, routed)           1.689     8.812    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.395    11.208 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.208    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.007ns  (logic 5.458ns (49.582%)  route 5.550ns (50.418%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE                         0.000     0.000 r  src1_reg[5]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src1_reg[5]/Q
                         net (fo=5, routed)           1.052     1.413    compressor/chain0_3/src1[4]
    SLICE_X3Y78                                                       r  compressor/chain0_3/lut5_prop1/I3
    SLICE_X3Y78          LUT5 (Prop_lut5_I3_O)        0.202     1.615 r  compressor/chain0_3/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.615    compressor/chain0_3/prop[1]
    SLICE_X3Y78                                                       r  compressor/chain0_3/carry4_inst0/S[1]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.092 r  compressor/chain0_3/carry4_inst0/O[3]
                         net (fo=4, routed)           0.988     3.080    compressor/chain1_1/lut6_2_inst2/I2
    SLICE_X8Y76                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I2
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.234     3.314 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.314    compressor/chain1_1/prop[2]
    SLICE_X8Y76                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.600 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.600    compressor/chain1_1/carryout[3]
    SLICE_X8Y77                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.823 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=6, routed)           0.926     4.748    compressor/chain2_1/lut6_2_inst2/I0
    SLICE_X4Y77                                                       r  compressor/chain2_1/lut6_2_inst2/LUT5/I0
    SLICE_X4Y77          LUT5 (Prop_lut5_I0_O)        0.222     4.970 r  compressor/chain2_1/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     4.970    compressor/chain2_1/lut6_2_inst2_n_0
    SLICE_X4Y77                                                       r  compressor/chain2_1/carry4_inst0/DI[2]
    SLICE_X4Y77          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.261 r  compressor/chain2_1/carry4_inst0/O[3]
                         net (fo=6, routed)           0.628     5.890    compressor/chain3_0/lut6_2_inst11/I1
    SLICE_X5Y77                                                       r  compressor/chain3_0/lut6_2_inst11/LUT6/I1
    SLICE_X5Y77          LUT6 (Prop_lut6_I1_O)        0.234     6.124 r  compressor/chain3_0/lut6_2_inst11/LUT6/O
                         net (fo=1, routed)           0.000     6.124    compressor/chain3_0/prop[11]
    SLICE_X5Y77                                                       r  compressor/chain3_0/carry4_inst2/S[3]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.423 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.423    compressor/chain3_0/carryout[11]
    SLICE_X5Y78                                                       r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.653 r  compressor/chain3_0/carry4_inst3/O[1]
                         net (fo=1, routed)           1.956     8.609    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.399    11.007 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.007    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.967ns  (logic 5.628ns (51.319%)  route 5.339ns (48.681%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE                         0.000     0.000 r  src1_reg[5]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src1_reg[5]/Q
                         net (fo=5, routed)           1.052     1.413    compressor/chain0_3/src1[4]
    SLICE_X3Y78                                                       r  compressor/chain0_3/lut5_prop1/I3
    SLICE_X3Y78          LUT5 (Prop_lut5_I3_O)        0.202     1.615 r  compressor/chain0_3/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.615    compressor/chain0_3/prop[1]
    SLICE_X3Y78                                                       r  compressor/chain0_3/carry4_inst0/S[1]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.027 r  compressor/chain0_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     2.027    compressor/chain0_3/carryout[3]
    SLICE_X3Y79                                                       r  compressor/chain0_3/carry4_inst1/CI
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.116 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.116    compressor/chain0_3/carryout[7]
    SLICE_X3Y80                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     2.350 r  compressor/chain0_3/carry4_inst2/O[3]
                         net (fo=4, routed)           1.127     3.477    compressor/chain1_1/lut5_prop15_0[5]
    SLICE_X8Y78                                                       r  compressor/chain1_1/lut5_prop11/I2
    SLICE_X8Y78          LUT5 (Prop_lut5_I2_O)        0.234     3.711 r  compressor/chain1_1/lut5_prop11/O
                         net (fo=1, routed)           0.000     3.711    compressor/chain1_1/prop[11]
    SLICE_X8Y78                                                       r  compressor/chain1_1/carry4_inst2/S[3]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.995 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.995    compressor/chain1_1/carryout[11]
    SLICE_X8Y79                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.218 r  compressor/chain1_1/carry4_inst3/O[1]
                         net (fo=4, routed)           0.774     4.992    compressor/chain2_4/src0[0]
    SLICE_X6Y80                                                       r  compressor/chain2_4/lut4_prop1/I0
    SLICE_X6Y80          LUT4 (Prop_lut4_I0_O)        0.216     5.208 r  compressor/chain2_4/lut4_prop1/O
                         net (fo=1, routed)           0.000     5.208    compressor/chain2_4/prop[1]
    SLICE_X6Y80                                                       r  compressor/chain2_4/carry4_inst0/S[1]
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.610 r  compressor/chain2_4/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.610    compressor/chain2_4/carryout[3]
    SLICE_X6Y81                                                       r  compressor/chain2_4/carry4_inst1/CI
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.767 r  compressor/chain2_4/carry4_inst1/O[0]
                         net (fo=2, routed)           0.690     6.457    compressor/chain3_0/lut6_2_inst22_0[4]
    SLICE_X5Y79                                                       r  compressor/chain3_0/lut2_prop19/I0
    SLICE_X5Y79          LUT2 (Prop_lut2_I0_O)        0.209     6.666 r  compressor/chain3_0/lut2_prop19/O
                         net (fo=1, routed)           0.000     6.666    compressor/chain3_0/prop[19]
    SLICE_X5Y79                                                       r  compressor/chain3_0/carry4_inst4/S[3]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.187     6.853 r  compressor/chain3_0/carry4_inst4/O[3]
                         net (fo=1, routed)           1.696     8.549    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.418    10.967 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.967    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.953ns  (logic 5.388ns (49.196%)  route 5.564ns (50.804%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE                         0.000     0.000 r  src1_reg[5]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src1_reg[5]/Q
                         net (fo=5, routed)           1.052     1.413    compressor/chain0_3/src1[4]
    SLICE_X3Y78                                                       r  compressor/chain0_3/lut5_prop1/I3
    SLICE_X3Y78          LUT5 (Prop_lut5_I3_O)        0.202     1.615 r  compressor/chain0_3/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.615    compressor/chain0_3/prop[1]
    SLICE_X3Y78                                                       r  compressor/chain0_3/carry4_inst0/S[1]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.092 r  compressor/chain0_3/carry4_inst0/O[3]
                         net (fo=4, routed)           0.988     3.080    compressor/chain1_1/lut6_2_inst2/I2
    SLICE_X8Y76                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I2
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.234     3.314 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.314    compressor/chain1_1/prop[2]
    SLICE_X8Y76                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.600 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.600    compressor/chain1_1/carryout[3]
    SLICE_X8Y77                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.823 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=6, routed)           0.926     4.748    compressor/chain2_1/lut6_2_inst2/I0
    SLICE_X4Y77                                                       r  compressor/chain2_1/lut6_2_inst2/LUT5/I0
    SLICE_X4Y77          LUT5 (Prop_lut5_I0_O)        0.222     4.970 r  compressor/chain2_1/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     4.970    compressor/chain2_1/lut6_2_inst2_n_0
    SLICE_X4Y77                                                       r  compressor/chain2_1/carry4_inst0/DI[2]
    SLICE_X4Y77          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.261 r  compressor/chain2_1/carry4_inst0/O[3]
                         net (fo=6, routed)           0.628     5.890    compressor/chain3_0/lut6_2_inst11/I1
    SLICE_X5Y77                                                       r  compressor/chain3_0/lut6_2_inst11/LUT6/I1
    SLICE_X5Y77          LUT6 (Prop_lut6_I1_O)        0.234     6.124 r  compressor/chain3_0/lut6_2_inst11/LUT6/O
                         net (fo=1, routed)           0.000     6.124    compressor/chain3_0/prop[11]
    SLICE_X5Y77                                                       r  compressor/chain3_0/carry4_inst2/S[3]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.423 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.423    compressor/chain3_0/carryout[11]
    SLICE_X5Y78                                                       r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.582 r  compressor/chain3_0/carry4_inst3/O[0]
                         net (fo=1, routed)           1.971     8.552    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.400    10.953 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.953    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.925ns  (logic 5.499ns (50.339%)  route 5.425ns (49.661%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE                         0.000     0.000 r  src1_reg[5]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src1_reg[5]/Q
                         net (fo=5, routed)           1.052     1.413    compressor/chain0_3/src1[4]
    SLICE_X3Y78                                                       r  compressor/chain0_3/lut5_prop1/I3
    SLICE_X3Y78          LUT5 (Prop_lut5_I3_O)        0.202     1.615 r  compressor/chain0_3/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.615    compressor/chain0_3/prop[1]
    SLICE_X3Y78                                                       r  compressor/chain0_3/carry4_inst0/S[1]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.092 r  compressor/chain0_3/carry4_inst0/O[3]
                         net (fo=4, routed)           0.988     3.080    compressor/chain1_1/lut6_2_inst2/I2
    SLICE_X8Y76                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I2
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.234     3.314 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.314    compressor/chain1_1/prop[2]
    SLICE_X8Y76                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.600 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.600    compressor/chain1_1/carryout[3]
    SLICE_X8Y77                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.823 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=6, routed)           0.926     4.748    compressor/chain2_1/lut6_2_inst2/I0
    SLICE_X4Y77                                                       r  compressor/chain2_1/lut6_2_inst2/LUT5/I0
    SLICE_X4Y77          LUT5 (Prop_lut5_I0_O)        0.222     4.970 r  compressor/chain2_1/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     4.970    compressor/chain2_1/lut6_2_inst2_n_0
    SLICE_X4Y77                                                       r  compressor/chain2_1/carry4_inst0/DI[2]
    SLICE_X4Y77          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.261 r  compressor/chain2_1/carry4_inst0/O[3]
                         net (fo=6, routed)           0.628     5.890    compressor/chain3_0/lut6_2_inst11/I1
    SLICE_X5Y77                                                       r  compressor/chain3_0/lut6_2_inst11/LUT6/I1
    SLICE_X5Y77          LUT6 (Prop_lut6_I1_O)        0.234     6.124 r  compressor/chain3_0/lut6_2_inst11/LUT6/O
                         net (fo=1, routed)           0.000     6.124    compressor/chain3_0/prop[11]
    SLICE_X5Y77                                                       r  compressor/chain3_0/carry4_inst2/S[3]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.423 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.423    compressor/chain3_0/carryout[11]
    SLICE_X5Y78                                                       r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.512 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.512    compressor/chain3_0/carryout[15]
    SLICE_X5Y79                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.671 r  compressor/chain3_0/carry4_inst4/O[0]
                         net (fo=1, routed)           1.832     8.502    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.422    10.925 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.925    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.886ns  (logic 5.563ns (51.101%)  route 5.323ns (48.899%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE                         0.000     0.000 r  src1_reg[5]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src1_reg[5]/Q
                         net (fo=5, routed)           1.052     1.413    compressor/chain0_3/src1[4]
    SLICE_X3Y78                                                       r  compressor/chain0_3/lut5_prop1/I3
    SLICE_X3Y78          LUT5 (Prop_lut5_I3_O)        0.202     1.615 r  compressor/chain0_3/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.615    compressor/chain0_3/prop[1]
    SLICE_X3Y78                                                       r  compressor/chain0_3/carry4_inst0/S[1]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.092 r  compressor/chain0_3/carry4_inst0/O[3]
                         net (fo=4, routed)           0.988     3.080    compressor/chain1_1/lut6_2_inst2/I2
    SLICE_X8Y76                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I2
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.234     3.314 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.314    compressor/chain1_1/prop[2]
    SLICE_X8Y76                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.600 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.600    compressor/chain1_1/carryout[3]
    SLICE_X8Y77                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.823 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=6, routed)           0.926     4.748    compressor/chain2_1/lut6_2_inst2/I0
    SLICE_X4Y77                                                       r  compressor/chain2_1/lut6_2_inst2/LUT5/I0
    SLICE_X4Y77          LUT5 (Prop_lut5_I0_O)        0.222     4.970 r  compressor/chain2_1/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     4.970    compressor/chain2_1/lut6_2_inst2_n_0
    SLICE_X4Y77                                                       r  compressor/chain2_1/carry4_inst0/DI[2]
    SLICE_X4Y77          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.261 r  compressor/chain2_1/carry4_inst0/O[3]
                         net (fo=6, routed)           0.628     5.890    compressor/chain3_0/lut6_2_inst11/I1
    SLICE_X5Y77                                                       r  compressor/chain3_0/lut6_2_inst11/LUT6/I1
    SLICE_X5Y77          LUT6 (Prop_lut6_I1_O)        0.234     6.124 r  compressor/chain3_0/lut6_2_inst11/LUT6/O
                         net (fo=1, routed)           0.000     6.124    compressor/chain3_0/prop[11]
    SLICE_X5Y77                                                       r  compressor/chain3_0/carry4_inst2/S[3]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.423 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.423    compressor/chain3_0/carryout[11]
    SLICE_X5Y78                                                       r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.512 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.512    compressor/chain3_0/carryout[15]
    SLICE_X5Y79                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.742 r  compressor/chain3_0/carry4_inst4/O[1]
                         net (fo=1, routed)           1.730     8.471    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415    10.886 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.886    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src6_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.128ns (66.775%)  route 0.064ns (33.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  src6_reg[9]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[9]/Q
                         net (fo=5, routed)           0.064     0.192    src6[9]
    SLICE_X7Y75          FDRE                                         r  src6_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.148ns (68.717%)  route 0.067ns (31.283%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE                         0.000     0.000 r  src0_reg[9]/C
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src0_reg[9]/Q
                         net (fo=5, routed)           0.067     0.215    src0[9]
    SLICE_X6Y74          FDRE                                         r  src0_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.164ns (73.259%)  route 0.060ns (26.741%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE                         0.000     0.000 r  src3_reg[12]/C
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src3_reg[12]/Q
                         net (fo=2, routed)           0.060     0.224    src3[12]
    SLICE_X11Y77         FDRE                                         r  src3_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.788%)  route 0.061ns (27.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE                         0.000     0.000 r  src10_reg[10]/C
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src10_reg[10]/Q
                         net (fo=5, routed)           0.061     0.225    src10[10]
    SLICE_X7Y75          FDRE                                         r  src10_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.788%)  route 0.061ns (27.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE                         0.000     0.000 r  src17_reg[12]/C
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src17_reg[12]/Q
                         net (fo=2, routed)           0.061     0.225    src17[12]
    SLICE_X9Y81          FDRE                                         r  src17_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE                         0.000     0.000 r  src8_reg[7]/C
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[7]/Q
                         net (fo=5, routed)           0.113     0.241    src8[7]
    SLICE_X7Y77          FDRE                                         r  src8_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.617%)  route 0.115ns (47.383%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE                         0.000     0.000 r  src15_reg[14]/C
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src15_reg[14]/Q
                         net (fo=5, routed)           0.115     0.243    src15[14]
    SLICE_X11Y81         FDRE                                         r  src15_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.491%)  route 0.109ns (43.509%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE                         0.000     0.000 r  src5_reg[12]/C
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[12]/Q
                         net (fo=2, routed)           0.109     0.250    src5[12]
    SLICE_X11Y78         FDRE                                         r  src5_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (56.029%)  route 0.111ns (43.971%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  src12_reg[0]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src12_reg[0]/Q
                         net (fo=2, routed)           0.111     0.252    src12[0]
    SLICE_X3Y79          FDRE                                         r  src12_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.730%)  route 0.124ns (49.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  src6_reg[5]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[5]/Q
                         net (fo=5, routed)           0.124     0.252    src6[5]
    SLICE_X0Y77          FDRE                                         r  src6_reg[6]/D
  -------------------------------------------------------------------    -------------------





