raddr_lo	,	V_90
TSI721_DMA_MINSTSSZ	,	V_30
tsi721_tx_desc	,	V_11
spin_lock_init	,	F_74
dma_addr_t	,	T_2
TSI721_DMAC_DSSZ_SIZE	,	F_14
tsi721_bdma_handler	,	F_20
dev	,	V_20
tsi721_device_control	,	F_71
tsi721_dma_sts	,	V_31
"Failed to register DMA device\n"	,	L_31
dchan	,	V_4
DMA_MEM_TO_DEV	,	V_145
TSI721_DMAC_INT_ERR	,	V_112
ch_stat	,	V_52
irq_name	,	V_126
for_each_sg	,	F_69
active	,	V_59
tasklet	,	V_60
request_irq	,	F_57
nr_channels	,	V_163
EIO	,	V_128
"BUG: Attempt to start non-idle channel\n"	,	L_4
DMA_PRIVATE	,	V_172
"SG element is too large\n"	,	L_9
rc	,	V_117
sts	,	V_58
srd_ptr	,	V_105
TSI721_DMAC_DPTRL	,	V_40
GFP_KERNEL	,	V_27
"Failed to build desc: %d\n"	,	L_30
tsi721_tx_submit	,	F_49
device	,	V_19
t1	,	V_92
LIST_HEAD	,	F_40
DMA_TERMINATE_ALL	,	V_160
free_irq	,	F_58
device_node	,	V_170
device_issue_pending	,	V_177
sg	,	V_77
s_dist	,	V_95
EBUSY	,	V_156
list_splice	,	F_56
tsi721_bdma_chan	,	V_1
next_lo	,	V_35
arg	,	V_159
tsi721_device	,	V_5
vector	,	V_125
rext	,	V_142
mport	,	V_165
tmp_list	,	V_116
TSI721_DMAC_INT_ALL	,	V_45
txd	,	V_13
scatterlist	,	V_76
tsi721_bdma_ch_free	,	F_17
"BDMA%d-DONE\n"	,	L_21
irq	,	V_61
i	,	V_73
kcalloc	,	F_53
regs	,	V_38
j	,	V_106
tsi721_issue_pending	,	F_66
dma_async_device_register	,	F_78
TSI721_DMAC_DSBL_MASK	,	V_42
ioread32	,	F_15
tsi721_bdma_msix	,	F_22
TSI721_VECT_DMA0_INT	,	V_127
tasklet_kill	,	F_62
tsi721_tx_status	,	F_63
RDW_ALL_NWRITE_R	,	V_149
"Not enough descriptors available\n"	,	L_29
raddr_hi	,	V_91
sts_ptr	,	V_21
"bd_ptr = %p did=%d raddr=0x%llx\n"	,	L_11
tsi721_dma_chain_complete	,	F_37
dma_zalloc_coherent	,	F_9
dev_dbg	,	F_8
dir	,	V_138
"desc %p not ACKed\n"	,	L_8
INIT_LIST_HEAD	,	F_55
sg_is_last	,	F_70
sys_size	,	V_80
NREAD	,	V_144
sgl	,	V_135
priv	,	V_10
bd_base	,	V_29
sts_base	,	V_32
ret	,	V_72
rio_addr_u	,	V_89
DTYPE1	,	V_85
TSI721_DMAC_INT_IOFDONE	,	V_115
last_completed	,	V_134
err_out	,	V_118
DTYPE3	,	V_34
iowrite32	,	F_13
desc_node	,	V_16
list	,	V_103
dma_async_tx_descriptor	,	V_12
"desc: 0x%llx, addr: 0x%llx len: 0x%x\n"	,	L_10
channels	,	V_167
callback_param	,	V_99
free_list	,	V_69
sg_dma_address	,	F_36
list_is_singular	,	F_45
TSI721_DMAC_INT_STFULL	,	V_113
completed_cookie	,	V_100
desc	,	V_66
"%s: DMA ERROR - DMAC%d_STS = 0x%x\n"	,	L_15
BUG_ON	,	F_41
device_control	,	V_179
roundup_pow_of_two	,	F_10
tasklet_init	,	F_75
to_tsi721_desc	,	F_4
dev_err	,	F_24
rtype	,	V_79
TSI721_DMAD_IOF	,	V_87
list_del	,	F_33
tsi721_bdma_interrupt_enable	,	F_18
dma_chan	,	V_2
param	,	V_98
LAST_NWRITE_R	,	V_152
cpu_to_le32	,	F_12
"%s: DMA channel still busy\n"	,	L_25
device_free_chan_resources	,	V_175
bd_phys	,	V_22
sts_phys	,	V_23
TSI721_DMAC_INTE	,	V_57
chancnt	,	V_166
bd_num	,	V_25
wr_type	,	V_146
dma_tx_state	,	V_131
"%s: sg #%d\n"	,	L_28
cap_mask	,	V_171
"BDMA%d-INT\n"	,	L_22
ALL_NWRITE_R	,	V_150
tx_submit	,	V_119
spin_unlock	,	F_48
spin_unlock_bh	,	F_29
device_alloc_chan_resources	,	V_174
"%s: Unsupported DMA direction option\n"	,	L_27
ptr	,	V_62
async_tx_test_ack	,	F_32
tsi721_prep_rio_sg	,	F_67
dma	,	V_9
ENOMEM	,	V_28
"%s: DMAC%d_INT = 0x%x\n"	,	L_14
dma_transfer_direction	,	V_137
list_empty	,	F_42
to_tsi721_chan	,	F_1
tsi721_fill_desc	,	F_34
"%s: Active_list NOT empty\n"	,	L_13
bcount	,	V_88
enable	,	V_56
lock	,	V_67
id	,	V_26
TSI721_DMACH_MAINT	,	V_169
device_tx_status	,	V_176
ddev	,	V_7
tsi721_alloc_chan_resources	,	F_51
chan_id	,	V_64
list_for_each_entry_safe	,	F_31
cookie	,	V_101
phys	,	V_74
TSI721_DMAC_INT_DONE	,	V_114
tsi721_desc_put	,	F_25
bufptr_lo	,	V_93
wr_count_next	,	V_50
device_prep_slave_sg	,	V_178
txstate	,	V_132
IRQ_HANDLED	,	V_63
synchronize_irq	,	F_61
TSI721_DMAC_STS	,	V_53
__func__	,	V_108
tsi721_dma_tasklet	,	F_46
dmac_int	,	V_110
dma_to_mport	,	F_68
cmd	,	V_158
_tx_desc	,	V_71
TSI721_DMA_MAXCH	,	V_164
rio_addr	,	V_81
"Unable to allocate MSI-X interrupt for "	,	L_20
kfree	,	F_59
CONFIG_PCI_MSI	,	F_52
flags	,	V_120
dma_async_tx_descriptor_init	,	F_54
list_add_tail	,	F_50
tsi721_start_dma	,	F_23
destid	,	V_84
TSI721_DMAC_CTL_INIT	,	V_47
TSI721_DMAC_BASE	,	F_73
tsi721_dma_complete_all	,	F_39
TSI721_DMAC_CTL	,	V_48
wr_count	,	V_49
err	,	V_153
active_list	,	V_15
dma_set_tx_state	,	F_65
type_id	,	V_33
msix	,	V_123
tsi721_desc_get	,	F_30
TSI721_DMAC_INT	,	V_46
EFAULT	,	V_55
RDW_LAST_NWRITE_R	,	V_151
EINVAL	,	V_83
DMA_DEV_TO_MEM	,	V_143
"desc status FIFO @ %p (phys = %llx) size=0x%x\n"	,	L_3
bdma	,	V_168
udelay	,	F_16
dma_status	,	V_130
dma_free_coherent	,	F_11
"%s: No SG list\n"	,	L_26
chan	,	V_3
to_tsi721	,	F_3
"Put desc: %p into free list\n"	,	L_7
dmac_sts	,	V_111
dma_device	,	V_6
rio_mport	,	V_8
queue	,	V_104
first	,	V_140
"%s: Active_list empty\n"	,	L_12
list_first_entry	,	F_6
data	,	V_109
bdma_chan	,	V_14
TSI721_DMAC_DSRP	,	V_107
tsi721_dma_first_active	,	F_5
"BUG: Attempt to start DMA with no BDs ready\n"	,	L_5
TSI721_USING_MSIX	,	V_122
list_splice_init	,	F_27
tsi721_dma_is_idle	,	F_19
TSI721_DMAC_DSBL	,	V_43
pdev	,	V_129
u32	,	T_3
rio_dma_ext	,	V_141
TSI721_DMAC_CTL_SUSP	,	V_162
interrupt	,	V_86
bd_ptr	,	V_18
TSI721_DMAC_DSBH	,	V_41
"DMA descriptors @ %p (phys = %llx)\n"	,	L_2
tsi721_clr_stat	,	F_43
" channel %d, aborting\n"	,	L_18
tasklet_schedule	,	F_21
dma_cookie_t	,	T_6
TSI721_DMAC_DWRCNT	,	V_65
"%s: exit, ret: %d, last_completed: %d, last_used: %d\n"	,	L_24
dma_async_is_complete	,	F_64
RDW_ALL_NWRITE	,	V_147
tsi721_dma_desc	,	V_17
bufptr_hi	,	V_94
"%s: DMAC%d descriptor status FIFO is full\n"	,	L_16
tinfo	,	V_139
list_add	,	F_28
DMA_PREP_INTERRUPT	,	V_155
dma_cap_zero	,	F_76
DMA_SLAVE	,	V_173
sg_len	,	V_136
tsi721_bdma_ch_init	,	F_7
dma_ctrl_cmd	,	V_157
hw_desc	,	V_75
ENXIO	,	V_161
TSI721_DMAC_DPTRH	,	V_39
TSI721_DMAC_STS_RUN	,	V_54
last_used	,	V_133
sts_size	,	V_24
dma_async_tx_callback	,	T_5
tsi721_advance_work	,	F_44
dma_cap_set	,	F_77
TSI721_DMAD_BCOUNT1	,	V_82
"Unable to initialize data DMA"	,	L_17
dma_rtype	,	V_78
list_move	,	F_38
next_hi	,	V_37
spin_lock	,	F_47
DMA_CTRL_ACK	,	V_121
s_size	,	V_96
_d	,	V_102
TSI721_VECT_DMA0_DONE	,	V_124
"%s: Entry\n"	,	L_23
ALL_NWRITE	,	V_148
"Failed to allocate logical descriptors\n"	,	L_19
irqreturn_t	,	T_4
tsi721_register_dma	,	F_72
sg_dma_len	,	F_35
sts_rdptr	,	V_51
err_desc_get	,	V_154
tx_desc	,	V_70
container_of	,	F_2
u64	,	T_1
"Init Block DMA Engine, CH%d\n"	,	L_1
callback	,	V_97
TSI721_DMAC_DPTRL_MASK	,	V_36
TSI721_DMAC_DSSZ	,	V_44
"tx_chan: %p, chan: %d, regs: %p\n"	,	L_6
tx_list	,	V_68
tsi721_free_chan_resources	,	F_60
spin_lock_bh	,	F_26
