Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 22 15:54:44 2017
| Host         : Jesus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopLevel_control_sets_placed.rpt
| Design       : TopLevel
| Device       : xc7k70t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             383 |          148 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             104 |           49 |
| Yes          | No                    | No                     |              64 |           27 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+------------------------------+-----------------------+------------------+----------------+
|          Clock Signal          |         Enable Signal        |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------------------------+------------------------------+-----------------------+------------------+----------------+
|  IFID/ReadDataSelect_reg_reg_0 |                              | IFID/ALUOp_reg_reg[0] |                1 |              1 |
|  IFID/RegWrite_reg_reg__0_0    |                              | IFID/ALUOp_reg_reg[0] |                1 |              1 |
|  IFID/E[0]                     |                              | IFID/ALUOp_reg_reg[0] |                2 |              6 |
|  IFID/mtlo_reg_reg_0[0]        |                              | IFID/ALUOp_reg_reg[0] |                4 |              9 |
|  Clk_IBUF_BUFG                 |                              | u0/out[0]             |               23 |             25 |
|  Clk_IBUF_BUFG                 |                              | Rst_IBUF              |                8 |             30 |
|  Clk_IBUF_BUFG                 | IDEX/E[0]                    |                       |               14 |             32 |
|  Clk_IBUF_BUFG                 | IDEX/LoOut_stored_reg[31][0] |                       |               13 |             32 |
|  n_0_1458_BUFG                 |                              |                       |               24 |             32 |
|  n_1_1983_BUFG                 |                              | IDEX/AS[0]            |               10 |             32 |
|  n_2_1457_BUFG                 |                              |                       |               30 |             32 |
|  RdEn_EX_BUFG                  |                              |                       |               31 |             64 |
|  Clk_IBUF_BUFG                 |                              |                       |               65 |            257 |
+--------------------------------+------------------------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 6      |                     1 |
| 9      |                     1 |
| 16+    |                     9 |
+--------+-----------------------+


