// Seed: 2314569125
module module_0 (
    input  wire  id_0,
    output tri   id_1,
    output tri   id_2,
    output uwire id_3,
    input  wor   id_4,
    output wor   id_5,
    input  tri   id_6
);
endmodule
module module_1 (
    output wor id_0,
    output wand id_1,
    output logic id_2,
    output wor id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri1 id_6,
    output wor id_7,
    input supply1 id_8,
    input wor id_9,
    input supply1 id_10,
    output tri0 id_11
);
  always_ff @(posedge 1) @(posedge id_10) id_2 <= 1;
  module_0(
      id_10, id_4, id_4, id_1, id_6, id_11, id_5
  );
endmodule
