[N
4
3
9 structure
2
13 tb_alucontrol
4
13 HalfCycle_CLK
1
74 /home/dchism03/Documents/CPRE381/Project1/mips-single-cycle-processor/work
]
[G
1
2
3
1
4
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
