Even in the earliest MIPS CPUs, the result registers are interlocked: If you try to read the result before it is ready, <SPAN class=cloze>[...]</SPAN>