// ==============================================================
// Generated by Vitis HLS v2025.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* DowngradeIPIdentifiedWarnings="yes" *)
module bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        hidden_out_address0,
        hidden_out_ce0,
        hidden_out_q0,
        class_idx_11_out,
        class_idx_11_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] hidden_out_address0;
output   hidden_out_ce0;
input  [6:0] hidden_out_q0;
output  [31:0] class_idx_11_out;
output   class_idx_11_out_ap_vld;

reg ap_idle;
reg class_idx_11_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln75_fu_187_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [12:0] weights_l2_address0;
wire  signed [5:0] weights_l2_q0;
wire   [3:0] bias_l2_address0;
wire   [3:0] bias_l2_q0;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln75_reg_489;
reg   [0:0] icmp_ln75_reg_489_pp0_iter1_reg;
reg   [0:0] icmp_ln75_reg_489_pp0_iter2_reg;
reg   [0:0] icmp_ln75_reg_489_pp0_iter3_reg;
wire   [0:0] icmp_ln79_fu_205_p2;
reg   [0:0] icmp_ln79_reg_493;
reg   [0:0] icmp_ln79_reg_493_pp0_iter1_reg;
reg   [0:0] icmp_ln79_reg_493_pp0_iter2_reg;
reg   [0:0] icmp_ln79_reg_493_pp0_iter3_reg;
reg   [0:0] icmp_ln79_reg_493_pp0_iter4_reg;
wire   [9:0] select_ln72_fu_211_p3;
reg   [9:0] select_ln72_reg_500;
wire   [3:0] select_ln75_fu_225_p3;
reg   [3:0] select_ln75_reg_506;
reg   [3:0] select_ln75_reg_506_pp0_iter1_reg;
reg   [3:0] select_ln75_reg_506_pp0_iter2_reg;
reg   [3:0] select_ln75_reg_506_pp0_iter3_reg;
reg   [3:0] select_ln75_reg_506_pp0_iter4_reg;
wire   [63:0] zext_ln79_1_fu_278_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln82_fu_291_p1;
wire   [63:0] zext_ln75_fu_314_p1;
reg   [30:0] accumulator_fu_76;
wire  signed [30:0] grp_fu_424_p3;
reg   [30:0] ap_sig_allocacmp_accumulator_load;
wire    ap_loop_init;
reg   [9:0] j_fu_80;
wire   [9:0] add_ln79_fu_233_p2;
reg   [9:0] ap_sig_allocacmp_j_load;
reg   [31:0] class_idx_11_fu_84;
wire   [31:0] class_idx_1_fu_388_p3;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [31:0] max_score_12_fu_88;
wire   [31:0] max_score_1_fu_377_p3;
reg   [31:0] max_score_fu_92;
wire   [31:0] select_ln75_2_fu_337_p3;
reg   [31:0] class_idx_fu_96;
wire   [31:0] select_ln75_1_fu_330_p3;
reg   [3:0] i_fu_100;
reg   [3:0] ap_sig_allocacmp_i_load;
reg   [12:0] indvar_flatten8_fu_104;
wire   [12:0] add_ln75_fu_193_p2;
reg   [12:0] ap_sig_allocacmp_indvar_flatten8_load;
wire    ap_block_pp0_stage0_01001;
reg    hidden_out_ce0_local;
reg    weights_l2_ce0_local;
reg    bias_l2_ce0_local;
wire   [3:0] add_ln75_1_fu_219_p2;
wire   [10:0] tmp_fu_261_p3;
wire   [12:0] p_shl_fu_254_p3;
wire   [12:0] zext_ln79_fu_268_p1;
wire   [12:0] zext_ln79_2_fu_282_p1;
wire   [12:0] add_ln79_1_fu_272_p2;
wire   [12:0] add_ln82_fu_285_p2;
wire   [24:0] trunc_ln1_fu_344_p4;
wire  signed [25:0] sext_ln86_fu_353_p1;
wire  signed [25:0] sext_ln86_1_fu_357_p1;
wire   [25:0] final_score_fu_361_p2;
wire  signed [31:0] sext_ln86_2_fu_367_p1;
wire   [0:0] icmp_ln91_fu_371_p2;
wire   [31:0] zext_ln91_fu_385_p1;
wire   [6:0] grp_fu_424_p0;
wire  signed [30:0] grp_fu_424_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [12:0] grp_fu_424_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 accumulator_fu_76 = 31'd0;
#0 j_fu_80 = 10'd0;
#0 class_idx_11_fu_84 = 32'd0;
#0 max_score_12_fu_88 = 32'd0;
#0 max_score_fu_92 = 32'd0;
#0 class_idx_fu_96 = 32'd0;
#0 i_fu_100 = 4'd0;
#0 indvar_flatten8_fu_104 = 13'd0;
#0 ap_done_reg = 1'b0;
end

bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_weights_l2_ROM_1P_BRAM_1R #(
    .DataWidth( 6 ),
    .AddressRange( 6400 ),
    .AddressWidth( 13 ))
weights_l2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_l2_address0),
    .ce0(weights_l2_ce0_local),
    .q0(weights_l2_q0)
);

bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_bias_l2_ROM_1P_BRAM_1R #(
    .DataWidth( 4 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
bias_l2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bias_l2_address0),
    .ce0(bias_l2_ce0_local),
    .q0(bias_l2_q0)
);

bgn_inference_mac_muladd_7ns_6s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_7ns_6s_31s_31_4_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_424_p0),
    .din1(weights_l2_q0),
    .din2(grp_fu_424_p2),
    .ce(1'b1),
    .dout(grp_fu_424_p3)
);

bgn_inference_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            accumulator_fu_76 <= 31'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            accumulator_fu_76 <= grp_fu_424_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            class_idx_fu_96 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            class_idx_fu_96 <= select_ln75_1_fu_330_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln75_fu_187_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_100 <= select_ln75_fu_225_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_100 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln75_fu_187_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten8_fu_104 <= add_ln75_fu_193_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten8_fu_104 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln75_fu_187_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_80 <= add_ln79_fu_233_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_80 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_score_fu_92 <= 32'd2147483648;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            max_score_fu_92 <= select_ln75_2_fu_337_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln75_reg_489 <= icmp_ln75_fu_187_p2;
        icmp_ln75_reg_489_pp0_iter1_reg <= icmp_ln75_reg_489;
        icmp_ln79_reg_493 <= icmp_ln79_fu_205_p2;
        icmp_ln79_reg_493_pp0_iter1_reg <= icmp_ln79_reg_493;
        select_ln72_reg_500 <= select_ln72_fu_211_p3;
        select_ln75_reg_506 <= select_ln75_fu_225_p3;
        select_ln75_reg_506_pp0_iter1_reg <= select_ln75_reg_506;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        icmp_ln75_reg_489_pp0_iter2_reg <= icmp_ln75_reg_489_pp0_iter1_reg;
        icmp_ln75_reg_489_pp0_iter3_reg <= icmp_ln75_reg_489_pp0_iter2_reg;
        icmp_ln79_reg_493_pp0_iter2_reg <= icmp_ln79_reg_493_pp0_iter1_reg;
        icmp_ln79_reg_493_pp0_iter3_reg <= icmp_ln79_reg_493_pp0_iter2_reg;
        icmp_ln79_reg_493_pp0_iter4_reg <= icmp_ln79_reg_493_pp0_iter3_reg;
        select_ln75_reg_506_pp0_iter2_reg <= select_ln75_reg_506_pp0_iter1_reg;
        select_ln75_reg_506_pp0_iter3_reg <= select_ln75_reg_506_pp0_iter2_reg;
        select_ln75_reg_506_pp0_iter4_reg <= select_ln75_reg_506_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        class_idx_11_fu_84 <= class_idx_1_fu_388_p3;
        max_score_12_fu_88 <= max_score_1_fu_377_p3;
    end
end

always @ (*) begin
    if (((icmp_ln75_fu_187_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_accumulator_load = grp_fu_424_p3;
    end else begin
        ap_sig_allocacmp_accumulator_load = accumulator_fu_76;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_load = 4'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_100;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten8_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten8_load = indvar_flatten8_fu_104;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_load = 10'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_80;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        bias_l2_ce0_local = 1'b1;
    end else begin
        bias_l2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (icmp_ln75_reg_489_pp0_iter3_reg == 1'd1))) begin
        class_idx_11_out_ap_vld = 1'b1;
    end else begin
        class_idx_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hidden_out_ce0_local = 1'b1;
    end else begin
        hidden_out_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_l2_ce0_local = 1'b1;
    end else begin
        weights_l2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln75_1_fu_219_p2 = (ap_sig_allocacmp_i_load + 4'd1);

assign add_ln75_fu_193_p2 = (ap_sig_allocacmp_indvar_flatten8_load + 13'd1);

assign add_ln79_1_fu_272_p2 = (p_shl_fu_254_p3 + zext_ln79_fu_268_p1);

assign add_ln79_fu_233_p2 = (select_ln72_fu_211_p3 + 10'd1);

assign add_ln82_fu_285_p2 = (zext_ln79_2_fu_282_p1 + add_ln79_1_fu_272_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bias_l2_address0 = zext_ln75_fu_314_p1;

assign class_idx_11_out = class_idx_11_fu_84;

assign class_idx_1_fu_388_p3 = ((icmp_ln91_fu_371_p2[0:0] == 1'b1) ? zext_ln91_fu_385_p1 : select_ln75_1_fu_330_p3);

assign final_score_fu_361_p2 = ($signed(sext_ln86_fu_353_p1) + $signed(sext_ln86_1_fu_357_p1));

assign grp_fu_424_p0 = grp_fu_424_p00;

assign grp_fu_424_p00 = hidden_out_q0;

assign grp_fu_424_p2 = ((icmp_ln79_reg_493_pp0_iter3_reg[0:0] == 1'b1) ? 31'd0 : ap_sig_allocacmp_accumulator_load);

assign hidden_out_address0 = zext_ln79_1_fu_278_p1;

assign hidden_out_ce0 = hidden_out_ce0_local;

assign icmp_ln75_fu_187_p2 = ((ap_sig_allocacmp_indvar_flatten8_load == 13'd6400) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_205_p2 = ((ap_sig_allocacmp_j_load == 10'd640) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_371_p2 = (($signed(sext_ln86_2_fu_367_p1) > $signed(select_ln75_2_fu_337_p3)) ? 1'b1 : 1'b0);

assign max_score_1_fu_377_p3 = ((icmp_ln91_fu_371_p2[0:0] == 1'b1) ? sext_ln86_2_fu_367_p1 : select_ln75_2_fu_337_p3);

assign p_shl_fu_254_p3 = {{select_ln75_reg_506}, {9'd0}};

assign select_ln72_fu_211_p3 = ((icmp_ln79_fu_205_p2[0:0] == 1'b1) ? 10'd0 : ap_sig_allocacmp_j_load);

assign select_ln75_1_fu_330_p3 = ((icmp_ln79_reg_493_pp0_iter4_reg[0:0] == 1'b1) ? class_idx_11_fu_84 : class_idx_fu_96);

assign select_ln75_2_fu_337_p3 = ((icmp_ln79_reg_493_pp0_iter4_reg[0:0] == 1'b1) ? max_score_12_fu_88 : max_score_fu_92);

assign select_ln75_fu_225_p3 = ((icmp_ln79_fu_205_p2[0:0] == 1'b1) ? add_ln75_1_fu_219_p2 : ap_sig_allocacmp_i_load);

assign sext_ln86_1_fu_357_p1 = $signed(bias_l2_q0);

assign sext_ln86_2_fu_367_p1 = $signed(final_score_fu_361_p2);

assign sext_ln86_fu_353_p1 = $signed(trunc_ln1_fu_344_p4);

assign tmp_fu_261_p3 = {{select_ln75_reg_506}, {7'd0}};

assign trunc_ln1_fu_344_p4 = {{grp_fu_424_p3[30:6]}};

assign weights_l2_address0 = zext_ln82_fu_291_p1;

assign zext_ln75_fu_314_p1 = select_ln75_reg_506_pp0_iter3_reg;

assign zext_ln79_1_fu_278_p1 = select_ln72_reg_500;

assign zext_ln79_2_fu_282_p1 = select_ln72_reg_500;

assign zext_ln79_fu_268_p1 = tmp_fu_261_p3;

assign zext_ln82_fu_291_p1 = add_ln82_fu_285_p2;

assign zext_ln91_fu_385_p1 = select_ln75_reg_506_pp0_iter4_reg;

endmodule //bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2
