
---

# ğŸ”µ Phase A1 â€” SystemVerilog Randomization (FOUNDATION)

> Goal: You must **feel** randomization, not memorize it.

We cover **only**:

* `foreach`
* `inside`
* `dist`

Nothing else.

---

## 1ï¸âƒ£ `foreach` â€” Controlled Iteration (VERY IMPORTANT)

### âŒ Verilog mindset (wrong for SV)

```verilog
for (i = 0; i < 8; i = i + 1)
```

### âœ… SV mindset

> â€œIterate over what existsâ€

### Example 1: Basic `foreach`

```systemverilog
class pkt;
    rand bit [7:0] data[4]; // unpacked array
endclass

pkt p = new();
initial begin
    p.randomize();

    foreach (p.data[i]) begin
        $display("data[%0d] = %0d", i, p.data[i]);
    end
end
```

### Why `foreach` matters

* No hardcoded size
* Works with queues, arrays, associative arrays
* Used **everywhere** in coverage, scoreboards, monitors

---

## 2ï¸âƒ£ `inside` â€” Legal Value Filtering

> `inside` answers:
> **â€œIs this value allowed?â€**

### Example 2: `inside` with ranges

```systemverilog
class pkt;
    rand int addr;

    constraint addr_c {
        addr inside {[0:15], [32:63]};
    }
endclass
```

âœ” Valid: `0â€“15`, `32â€“63`
âŒ Invalid: `16â€“31`

---

### Example 3: `inside` with sets

```systemverilog
constraint legal_vals {
    addr inside {3, 7, 9, 12};
}
```

ğŸ’¡ Used heavily in:

* Protocol fields
* Opcode selection
* Avoiding illegal DUT states

---

## 3ï¸âƒ£ `dist` â€” Weighted Randomization (CRITICAL FOR REAL TBs)

> `dist` answers:
> **â€œHow often should this value appear?â€**

### Example 4: Simple distribution

```systemverilog
class pkt;
    rand bit en;

    constraint en_dist {
        en dist {1 := 80, 0 := 20};
    }
endclass
```

ğŸ§  Meaning:
ğŸ“Œ `:=` â†’ **absolute weight**

* `en = 1` â†’ ~80%
* `en = 0` â†’ ~20%

---

### Example 5: Range-based distribution

```systemverilog
class pkt;
    rand int size;

    constraint size_dist {
        size dist {
            [1:4]  := 60,
            [5:8]  := 30,
            [9:16] := 10
        };
    }
endclass
```

âœ” Small packets common
âœ” Big packets rare
ğŸ‘‰ This is **exactly** how real traffic is modeled

---

## ğŸ”¥ Combine `foreach + inside + dist`

### Example 6: Realistic packet fields

```systemverilog
class pkt;
    rand bit [3:0] payload[8];

    constraint payload_c {
        foreach (payload[i]) {
            payload[i] inside {[1:10]};
            payload[i] dist { [1:5] := 70, [6:10] := 30 };
        }
    }
endclass
```

ğŸ’¡ Every byte:

* Is legal
* Is biased
* Is controlled

---

## ğŸ§  Mental Model (IMPORTANT)

| Keyword   | Purpose             |
| --------- | ------------------- |
| `foreach` | Iterate safely      |
| `inside`  | Enforce legality    |
| `dist`    | Control probability |

If you miss **any one**, randomization becomes useless.

---

## ğŸ§ª Mini Self-Test (DO NOT SKIP)

Answer mentally:

1. Why is `foreach` preferred over `for` in TBs?
2. Can `inside` reject values completely? (yes/no)
3. Can `dist` guarantee exact percentages? (no â€” probabilistic)

If these feel obvious â†’ youâ€™re ready.

---

## âœ… Phase A1 Status

âœ” foreach â€” DONE
âœ” inside â€” DONE
âœ” dist â€” DONE

---

## â¡ï¸ Next Step (Phase A2)

**OOP Foundations (CLEAN & SLOW)**

Topics:

* Classes & objects
* Constructors
* Inheritance
* Polymorphism
* Virtual methods
* Shallow vs deep copy

Still:
ğŸš« No mailbox
ğŸš« No driver
ğŸš« No monitor

Say:

**â€œStart Phase A2â€**

We continue properly.
