Library {
  Name			  "isi_correlator_lib"
  Version		  7.4
  MdlSubVersion		  0
  SavedCharacterEncoding  "windows-1252"
  LibraryType		  "BlockLibrary"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  MaxMDLFileLineLength	  120
  Created		  "Wed Oct 01 17:10:16 2008"
  Creator		  "wjm"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "wjm"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri Apr  9 19:27:12 2010"
  RTWModifiedTimeStamp	  192742030
  ModelVersionFormat	  "1.%<AutoIncrement:575>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  off
	  BooleanDataType	  off
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "Warning"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		17
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 520, 285, 1400, 915 ] "
    }
    PropName		    "ConfigurationSets"
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "isi_correlator_lib"
    Location		    [5, 77, 1340, 544]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    1349
    Block {
      BlockType		      SubSystem
      Name		      "adc_ctrl"
      SID		      28
      Ports		      [6, 3]
      Position		      [165, 272, 215, 363]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"adc_ctrl"
	Location		[809, 312, 1160, 639]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync0"
	  SID			  29
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "oor0"
	  SID			  30
	  Position		  [15, 123, 45, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid0"
	  SID			  31
	  Position		  [15, 248, 45, 262]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync1"
	  SID			  32
	  Position		  [15, 83, 45, 97]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "oor1"
	  SID			  33
	  Position		  [15, 183, 45, 197]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid1"
	  SID			  34
	  Position		  [15, 283, 45, 297]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  SID			  35
	  Ports			  [1, 1]
	  Position		  [220, 268, 270, 282]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,636,521"
	  block_type		  "convert"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,d6ffdbcd,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  36
	  Ports			  [1, 1]
	  Position		  [70, 13, 120, 27]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "2"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  SID			  37
	  Ports			  [1, 1]
	  Position		  [70, 123, 120, 137]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "2"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  SID			  38
	  Ports			  [1, 1]
	  Position		  [70, 183, 120, 197]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "2"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  SID			  39
	  Ports			  [1, 1]
	  Position		  [70, 248, 120, 262]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "2"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  SID			  40
	  Ports			  [1, 1]
	  Position		  [70, 283, 120, 297]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "2"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  SID			  41
	  Ports			  [2, 1]
	  Position		  [145, 258, 195, 287]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  "off"
	  latency		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,357"
	  block_type		  "logical"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,bbc740a2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\ne"
	  "wlineor\\newlinez^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical4"
	  SID			  42
	  Ports			  [4, 1]
	  Position		  [220, 13, 270, 72]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "4"
	  en			  "off"
	  latency		  "3"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,357"
	  block_type		  "logical"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,59,4,1,white,blue,0,6c389b58,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1694"
	  "92 0.305085 0.508475 0.711864 0.847458 0.847458 0.779661 0.847458 0.847458 0.661017 0.847458 0.711864 0.508475 0.30"
	  "5085 0.169492 0.355932 0.169492 0.169492 0.237288 0.169492 0.169492 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 "
	  "1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\"
	  "newlineor\\newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical5"
	  SID			  43
	  Ports			  [8, 1]
	  Position		  [220, 122, 270, 243]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "8"
	  en			  "off"
	  latency		  "3"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,357"
	  block_type		  "logical"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,121,8,1,white,blue,0,f8299635,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.3388"
	  "43 0.404959 0.504132 0.603306 0.669421 0.669421 0.636364 0.669421 0.669421 0.578512 0.669421 0.603306 0.504132 0.40"
	  "4959 0.338843 0.429752 0.338843 0.338843 0.371901 0.338843 0.338843 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 "
	  "1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\"
	  "newlineor\\newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator26"
	  SID			  44
	  Position		  [70, 80, 90, 100]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "control1"
	  SID			  45
	  Ports			  [1, 1]
	  Position		  [145, 228, 195, 242]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "on"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "control16"
	  SID			  46
	  Ports			  [1, 1]
	  Position		  [145, 58, 195, 72]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "on"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "control17"
	  SID			  47
	  Ports			  [1, 1]
	  Position		  [145, 43, 195, 57]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "on"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "control18"
	  SID			  48
	  Ports			  [1, 1]
	  Position		  [145, 28, 195, 42]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "on"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "2"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "control19"
	  SID			  49
	  Ports			  [1, 1]
	  Position		  [145, 13, 195, 27]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "on"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "3"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "control2"
	  SID			  50
	  Ports			  [1, 1]
	  Position		  [145, 213, 195, 227]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "on"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "control20"
	  SID			  51
	  Ports			  [1, 1]
	  Position		  [145, 168, 195, 182]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "on"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "control21"
	  SID			  52
	  Ports			  [1, 1]
	  Position		  [145, 153, 195, 167]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "on"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "control22"
	  SID			  53
	  Ports			  [1, 1]
	  Position		  [145, 138, 195, 152]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "on"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "2"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "control23"
	  SID			  54
	  Ports			  [1, 1]
	  Position		  [145, 123, 195, 137]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "on"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "3"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "control3"
	  SID			  55
	  Ports			  [1, 1]
	  Position		  [145, 198, 195, 212]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "on"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "2"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "control4"
	  SID			  56
	  Ports			  [1, 1]
	  Position		  [145, 183, 195, 197]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "on"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "3"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync"
	  SID			  57
	  Position		  [295, 38, 325, 52]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "oor"
	  SID			  58
	  Position		  [295, 178, 325, 192]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  SID			  59
	  Position		  [295, 268, 325, 282]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Logical2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Logical2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "control4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      DstBlock		      "control3"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 15]
	      Branch {
		DstBlock		"control1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"control2"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "control23"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      DstBlock		      "control22"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 15]
	      Branch {
		DstBlock		"control20"
		DstPort			1
	      }
	      Branch {
		DstBlock		"control21"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "control19"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      DstBlock		      "control18"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 15]
	      Branch {
		DstBlock		"control16"
		DstPort			1
	      }
	      Branch {
		DstBlock		"control17"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "control23"
	  SrcPort		  1
	  DstBlock		  "Logical5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "control22"
	  SrcPort		  1
	  DstBlock		  "Logical5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "control21"
	  SrcPort		  1
	  DstBlock		  "Logical5"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "control20"
	  SrcPort		  1
	  DstBlock		  "Logical5"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "sync0"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "control19"
	  SrcPort		  1
	  DstBlock		  "Logical4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "control18"
	  SrcPort		  1
	  DstBlock		  "Logical4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "control17"
	  SrcPort		  1
	  DstBlock		  "Logical4"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "control16"
	  SrcPort		  1
	  DstBlock		  "Logical4"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "oor0"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "control4"
	  SrcPort		  1
	  DstBlock		  "Logical5"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "control3"
	  SrcPort		  1
	  DstBlock		  "Logical5"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "control2"
	  SrcPort		  1
	  DstBlock		  "Logical5"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "control1"
	  SrcPort		  1
	  DstBlock		  "Logical5"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "sync1"
	  SrcPort		  1
	  DstBlock		  "Terminator26"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical5"
	  SrcPort		  1
	  DstBlock		  "oor"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical4"
	  SrcPort		  1
	  DstBlock		  "sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "oor1"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid0"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid1"
	  SrcPort		  1
	  DstBlock		  "Delay5"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "adc_pipeline"
      SID		      60
      Ports		      [16, 16]
      Position		      [165, 12, 215, 253]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "adc_pipeline"
      MaskDescription	      "This block delays 16 parallel inputs to help meet timing."
      MaskPromptString	      "Latency:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "latency=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "5"
      System {
	Name			"adc_pipeline"
	Location		[173, 394, 368, 902]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "i0"
	  SID			  61
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i1"
	  SID			  62
	  Position		  [15, 43, 45, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i2"
	  SID			  63
	  Position		  [15, 73, 45, 87]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i3"
	  SID			  64
	  Position		  [15, 103, 45, 117]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i4"
	  SID			  65
	  Position		  [15, 133, 45, 147]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i5"
	  SID			  66
	  Position		  [15, 163, 45, 177]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i6"
	  SID			  67
	  Position		  [15, 193, 45, 207]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i7"
	  SID			  68
	  Position		  [15, 223, 45, 237]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i8"
	  SID			  69
	  Position		  [15, 253, 45, 267]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i9"
	  SID			  70
	  Position		  [15, 283, 45, 297]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i10"
	  SID			  71
	  Position		  [15, 313, 45, 327]
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i11"
	  SID			  72
	  Position		  [15, 343, 45, 357]
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i12"
	  SID			  73
	  Position		  [15, 373, 45, 387]
	  Port			  "13"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i13"
	  SID			  74
	  Position		  [15, 403, 45, 417]
	  Port			  "14"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i14"
	  SID			  75
	  Position		  [15, 433, 45, 447]
	  Port			  "15"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i15"
	  SID			  76
	  Position		  [15, 463, 45, 477]
	  Port			  "16"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay0"
	  SID			  77
	  Ports			  [1, 1]
	  Position		  [70, 13, 120, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,ec356abf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-5}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  78
	  Ports			  [1, 1]
	  Position		  [70, 43, 120, 57]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,ec356abf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-5}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay10"
	  SID			  79
	  Ports			  [1, 1]
	  Position		  [70, 313, 120, 327]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,ec356abf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-5}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay11"
	  SID			  80
	  Ports			  [1, 1]
	  Position		  [70, 343, 120, 357]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,ec356abf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-5}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay12"
	  SID			  81
	  Ports			  [1, 1]
	  Position		  [70, 373, 120, 387]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,ec356abf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-5}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay13"
	  SID			  82
	  Ports			  [1, 1]
	  Position		  [70, 403, 120, 417]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,ec356abf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-5}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay14"
	  SID			  83
	  Ports			  [1, 1]
	  Position		  [70, 433, 120, 447]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,ec356abf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-5}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay15"
	  SID			  84
	  Ports			  [1, 1]
	  Position		  [70, 463, 120, 477]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,ec356abf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-5}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  SID			  85
	  Ports			  [1, 1]
	  Position		  [70, 73, 120, 87]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,ec356abf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-5}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  SID			  86
	  Ports			  [1, 1]
	  Position		  [70, 103, 120, 117]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,ec356abf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-5}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  SID			  87
	  Ports			  [1, 1]
	  Position		  [70, 133, 120, 147]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,ec356abf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-5}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  SID			  88
	  Ports			  [1, 1]
	  Position		  [70, 163, 120, 177]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,ec356abf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-5}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  SID			  89
	  Ports			  [1, 1]
	  Position		  [70, 193, 120, 207]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,ec356abf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-5}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay7"
	  SID			  90
	  Ports			  [1, 1]
	  Position		  [70, 223, 120, 237]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,ec356abf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-5}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay8"
	  SID			  91
	  Ports			  [1, 1]
	  Position		  [70, 253, 120, 267]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,ec356abf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-5}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay9"
	  SID			  92
	  Ports			  [1, 1]
	  Position		  [70, 283, 120, 297]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,ec356abf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-5}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o0"
	  SID			  93
	  Position		  [145, 13, 175, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o1"
	  SID			  94
	  Position		  [145, 43, 175, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o2"
	  SID			  95
	  Position		  [145, 73, 175, 87]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o3"
	  SID			  96
	  Position		  [145, 103, 175, 117]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o4"
	  SID			  97
	  Position		  [145, 133, 175, 147]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o5"
	  SID			  98
	  Position		  [145, 163, 175, 177]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o6"
	  SID			  99
	  Position		  [145, 193, 175, 207]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o7"
	  SID			  100
	  Position		  [145, 223, 175, 237]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o8"
	  SID			  101
	  Position		  [145, 253, 175, 267]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o9"
	  SID			  102
	  Position		  [145, 283, 175, 297]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o10"
	  SID			  103
	  Position		  [145, 313, 175, 327]
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o11"
	  SID			  104
	  Position		  [145, 343, 175, 357]
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o12"
	  SID			  105
	  Position		  [145, 373, 175, 387]
	  Port			  "13"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o13"
	  SID			  106
	  Position		  [145, 403, 175, 417]
	  Port			  "14"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o14"
	  SID			  107
	  Position		  [145, 433, 175, 447]
	  Port			  "15"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o15"
	  SID			  108
	  Position		  [145, 463, 175, 477]
	  Port			  "16"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "i0"
	  SrcPort		  1
	  DstBlock		  "Delay0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay0"
	  SrcPort		  1
	  DstBlock		  "o0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i1"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "o1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i2"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "o2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i3"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "o3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i4"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  DstBlock		  "o4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i5"
	  SrcPort		  1
	  DstBlock		  "Delay5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  DstBlock		  "o5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i6"
	  SrcPort		  1
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  DstBlock		  "o6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i7"
	  SrcPort		  1
	  DstBlock		  "Delay7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay7"
	  SrcPort		  1
	  DstBlock		  "o7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i8"
	  SrcPort		  1
	  DstBlock		  "Delay8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay8"
	  SrcPort		  1
	  DstBlock		  "o8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i9"
	  SrcPort		  1
	  DstBlock		  "Delay9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay9"
	  SrcPort		  1
	  DstBlock		  "o9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i10"
	  SrcPort		  1
	  DstBlock		  "Delay10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay10"
	  SrcPort		  1
	  DstBlock		  "o10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i11"
	  SrcPort		  1
	  DstBlock		  "Delay11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay11"
	  SrcPort		  1
	  DstBlock		  "o11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i12"
	  SrcPort		  1
	  DstBlock		  "Delay12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay12"
	  SrcPort		  1
	  DstBlock		  "o12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i13"
	  SrcPort		  1
	  DstBlock		  "Delay13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay13"
	  SrcPort		  1
	  DstBlock		  "o13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i14"
	  SrcPort		  1
	  DstBlock		  "Delay14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay14"
	  SrcPort		  1
	  DstBlock		  "o14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i15"
	  SrcPort		  1
	  DstBlock		  "Delay15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay15"
	  SrcPort		  1
	  DstBlock		  "o15"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "adc_tvg"
      SID		      109
      Ports		      [1, 17]
      Position		      [240, 16, 290, 274]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"adc_tvg"
	Location		[477, 663, 776, 1085]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  SID			  110
	  Position		  [15, 33, 45, 47]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator0"
	  SID			  111
	  Position		  [170, 115, 190, 135]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  112
	  Position		  [170, 215, 190, 235]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  SID			  113
	  Position		  [170, 315, 190, 335]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice0"
	  SID			  114
	  Ports			  [1, 1]
	  Position		  [170, 43, 220, 57]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice1"
	  SID			  115
	  Ports			  [1, 1]
	  Position		  [170, 58, 220, 72]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice10"
	  SID			  116
	  Ports			  [1, 1]
	  Position		  [170, 273, 220, 287]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice11"
	  SID			  117
	  Ports			  [1, 1]
	  Position		  [170, 288, 220, 302]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "24"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice12"
	  SID			  118
	  Ports			  [1, 1]
	  Position		  [170, 343, 220, 357]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice13"
	  SID			  119
	  Ports			  [1, 1]
	  Position		  [170, 358, 220, 372]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice14"
	  SID			  120
	  Ports			  [1, 1]
	  Position		  [170, 373, 220, 387]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice15"
	  SID			  121
	  Ports			  [1, 1]
	  Position		  [170, 388, 220, 402]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "24"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice2"
	  SID			  122
	  Ports			  [1, 1]
	  Position		  [170, 73, 220, 87]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice3"
	  SID			  123
	  Ports			  [1, 1]
	  Position		  [170, 88, 220, 102]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "24"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice4"
	  SID			  124
	  Ports			  [1, 1]
	  Position		  [170, 143, 220, 157]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice5"
	  SID			  125
	  Ports			  [1, 1]
	  Position		  [170, 158, 220, 172]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice6"
	  SID			  126
	  Ports			  [1, 1]
	  Position		  [170, 173, 220, 187]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice7"
	  SID			  127
	  Ports			  [1, 1]
	  Position		  [170, 188, 220, 202]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "24"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice8"
	  SID			  128
	  Ports			  [1, 1]
	  Position		  [170, 243, 220, 257]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice9"
	  SID			  129
	  Ports			  [1, 1]
	  Position		  [170, 258, 220, 272]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "tvg0"
	  SID			  130
	  Ports			  [1, 2]
	  Position		  [95, 12, 145, 63]
	  SourceBlock		  "isi_correlator_lib/tvg"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  addr_width		  "11"
	}
	Block {
	  BlockType		  Reference
	  Name			  "tvg1"
	  SID			  131
	  Ports			  [1, 2]
	  Position		  [95, 112, 145, 163]
	  SourceBlock		  "isi_correlator_lib/tvg"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  addr_width		  "11"
	}
	Block {
	  BlockType		  Reference
	  Name			  "tvg2"
	  SID			  132
	  Ports			  [1, 2]
	  Position		  [95, 212, 145, 263]
	  SourceBlock		  "isi_correlator_lib/tvg"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  addr_width		  "11"
	}
	Block {
	  BlockType		  Reference
	  Name			  "tvg3"
	  SID			  133
	  Ports			  [1, 2]
	  Position		  [95, 312, 145, 363]
	  SourceBlock		  "isi_correlator_lib/tvg"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  addr_width		  "11"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  134
	  Position		  [245, 18, 275, 32]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "b0"
	  SID			  135
	  Position		  [245, 43, 275, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "b1"
	  SID			  136
	  Position		  [245, 58, 275, 72]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "b2"
	  SID			  137
	  Position		  [245, 73, 275, 87]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "b3"
	  SID			  138
	  Position		  [245, 88, 275, 102]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "b4"
	  SID			  139
	  Position		  [245, 143, 275, 157]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "b5"
	  SID			  140
	  Position		  [245, 158, 275, 172]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "b6"
	  SID			  141
	  Position		  [245, 173, 275, 187]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "b7"
	  SID			  142
	  Position		  [245, 188, 275, 202]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "b8"
	  SID			  143
	  Position		  [245, 243, 275, 257]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "b9"
	  SID			  144
	  Position		  [245, 258, 275, 272]
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "b10"
	  SID			  145
	  Position		  [245, 273, 275, 287]
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "b11"
	  SID			  146
	  Position		  [245, 288, 275, 302]
	  Port			  "13"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "b12"
	  SID			  147
	  Position		  [245, 343, 275, 357]
	  Port			  "14"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "b13"
	  SID			  148
	  Position		  [245, 358, 275, 372]
	  Port			  "15"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "b14"
	  SID			  149
	  Position		  [245, 373, 275, 387]
	  Port			  "16"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "b15"
	  SID			  150
	  Position		  [245, 388, 275, 402]
	  Port			  "17"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "tvg3"
	  SrcPort		  2
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      Points		      [0, 15]
	      Branch {
		DstBlock		"slice14"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice15"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "slice13"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "slice12"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "tvg2"
	  SrcPort		  2
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      Points		      [0, 15]
	      Branch {
		DstBlock		"slice10"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice11"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "slice9"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "slice8"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "tvg1"
	  SrcPort		  2
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      Points		      [0, 15]
	      Branch {
		DstBlock		"slice6"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice7"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "slice5"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "slice4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "tvg0"
	  SrcPort		  2
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      Points		      [0, 15]
	      Branch {
		DstBlock		"slice2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice3"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "slice1"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "slice0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "tvg0"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice0"
	  SrcPort		  1
	  DstBlock		  "b0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice1"
	  SrcPort		  1
	  DstBlock		  "b1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice2"
	  SrcPort		  1
	  DstBlock		  "b2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice3"
	  SrcPort		  1
	  DstBlock		  "b3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice4"
	  SrcPort		  1
	  DstBlock		  "b4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice5"
	  SrcPort		  1
	  DstBlock		  "b5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice6"
	  SrcPort		  1
	  DstBlock		  "b6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice7"
	  SrcPort		  1
	  DstBlock		  "b7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice8"
	  SrcPort		  1
	  DstBlock		  "b8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice9"
	  SrcPort		  1
	  DstBlock		  "b9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice10"
	  SrcPort		  1
	  DstBlock		  "b10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice11"
	  SrcPort		  1
	  DstBlock		  "b11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice12"
	  SrcPort		  1
	  DstBlock		  "b12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice13"
	  SrcPort		  1
	  DstBlock		  "b13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice14"
	  SrcPort		  1
	  DstBlock		  "b14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice15"
	  SrcPort		  1
	  DstBlock		  "b15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "tvg0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 100]
	    Branch {
	      DstBlock		      "tvg1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 100]
	      Branch {
		Points			[0, 100]
		DstBlock		"tvg3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"tvg2"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "tvg1"
	  SrcPort		  1
	  DstBlock		  "Terminator0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tvg2"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tvg3"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "armed_trig"
      SID		      151
      Ports		      [2, 2]
      Position		      [15, 87, 65, 138]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"armed_trig"
	Location		[917, 523, 1283, 653]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  SID			  152
	  Position		  [15, 33, 45, 47]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "arm"
	  SID			  153
	  Position		  [15, 88, 45, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  SID			  154
	  Ports			  [0, 1]
	  Position		  [75, 58, 125, 72]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "1"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,1c72b5be,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  155
	  Ports			  [2, 1]
	  Position		  [235, 27, 285, 78]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,51,2,1,white,blue,0,0a851f85,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1176"
	  "47 0.27451 0.509804 0.745098 0.901961 0.901961 0.823529 0.901961 0.901961 0.686275 0.901961 0.745098 0.509804 0.274"
	  "51 0.117647 0.333333 0.117647 0.117647 0.196078 0.117647 0.117647 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 "
	  "0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\n"
	  "ewlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  SID			  156
	  Ports			  [3, 1]
	  Position		  [155, 54, 205, 106]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,52,3,1,white,blue,0,b821322c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1153"
	  "85 0.269231 0.5 0.730769 0.884615 0.884615 0.807692 0.884615 0.884615 0.673077 0.884615 0.730769 0.5 0.269231 0.115"
	  "385 0.326923 0.115385 0.115385 0.192308 0.115385 0.115385 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nf"
	  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input"
	  "',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black');"
	  "port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon tex"
	  "t');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  SID			  157
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [75, 88, 125, 102]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Outport
	  Name			  "trig_out"
	  SID			  158
	  Position		  [315, 48, 345, 62]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "armed"
	  SID			  159
	  Position		  [315, 88, 345, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Logical"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 15]
	    DstBlock		    "armed"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "arm"
	  SrcPort		  1
	  DstBlock		  "posedge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "trig_out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -40; -160, 0; 0, 65]
	    DstBlock		    "Register"
	    DstPort		    2
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "capt_adc"
      SID		      160
      Ports		      [18, 1]
      Position		      [1190, 12, 1240, 283]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"capt_adc"
	Location		[1494, 73, 1874, 462]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din0"
	  SID			  161
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  SID			  162
	  Position		  [15, 28, 45, 42]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  SID			  163
	  Position		  [15, 43, 45, 57]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din3"
	  SID			  164
	  Position		  [15, 58, 45, 72]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din4"
	  SID			  165
	  Position		  [15, 93, 45, 107]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din5"
	  SID			  166
	  Position		  [15, 108, 45, 122]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din6"
	  SID			  167
	  Position		  [15, 123, 45, 137]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din7"
	  SID			  168
	  Position		  [15, 138, 45, 152]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din8"
	  SID			  169
	  Position		  [15, 173, 45, 187]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din9"
	  SID			  170
	  Position		  [15, 188, 45, 202]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din10"
	  SID			  171
	  Position		  [15, 203, 45, 217]
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din11"
	  SID			  172
	  Position		  [15, 218, 45, 232]
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din12"
	  SID			  173
	  Position		  [15, 253, 45, 267]
	  Port			  "13"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din13"
	  SID			  174
	  Position		  [15, 268, 45, 282]
	  Port			  "14"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din14"
	  SID			  175
	  Position		  [15, 283, 45, 297]
	  Port			  "15"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din15"
	  SID			  176
	  Position		  [15, 298, 45, 312]
	  Port			  "16"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  SID			  177
	  Position		  [15, 333, 45, 347]
	  Port			  "17"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  SID			  178
	  Position		  [15, 348, 45, 362]
	  Port			  "18"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat0"
	  SID			  179
	  Ports			  [4, 1]
	  Position		  [155, 13, 205, 72]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "4"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,272"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,59,4,1,white,blue,0,47b26f1b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1694"
	  "92 0.305085 0.508475 0.711864 0.847458 0.847458 0.779661 0.847458 0.847458 0.661017 0.847458 0.711864 0.508475 0.30"
	  "5085 0.169492 0.355932 0.169492 0.169492 0.237288 0.169492 0.169492 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 "
	  "1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_la"
	  "bel('input',1,'hi');\ncolor('black');port_label('input',4,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  SID			  180
	  Ports			  [4, 1]
	  Position		  [155, 93, 205, 152]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "4"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,165"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,59,4,1,white,blue,0,47b26f1b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1694"
	  "92 0.305085 0.508475 0.711864 0.847458 0.847458 0.779661 0.847458 0.847458 0.661017 0.847458 0.711864 0.508475 0.30"
	  "5085 0.169492 0.355932 0.169492 0.169492 0.237288 0.169492 0.169492 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 "
	  "1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_la"
	  "bel('input',1,'hi');\ncolor('black');port_label('input',4,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat2"
	  SID			  181
	  Ports			  [4, 1]
	  Position		  [155, 173, 205, 232]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "4"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,165"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,59,4,1,white,blue,0,47b26f1b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1694"
	  "92 0.305085 0.508475 0.711864 0.847458 0.847458 0.779661 0.847458 0.847458 0.661017 0.847458 0.711864 0.508475 0.30"
	  "5085 0.169492 0.355932 0.169492 0.169492 0.237288 0.169492 0.169492 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 "
	  "1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_la"
	  "bel('input',1,'hi');\ncolor('black');port_label('input',4,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat3"
	  SID			  182
	  Ports			  [4, 1]
	  Position		  [155, 253, 205, 312]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "4"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,165"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,59,4,1,white,blue,0,47b26f1b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1694"
	  "92 0.305085 0.508475 0.711864 0.847458 0.847458 0.779661 0.847458 0.847458 0.661017 0.847458 0.711864 0.508475 0.30"
	  "5085 0.169492 0.355932 0.169492 0.169492 0.237288 0.169492 0.169492 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 "
	  "1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_la"
	  "bel('input',1,'hi');\ncolor('black');port_label('input',4,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret0"
	  SID			  183
	  Ports			  [1, 1]
	  Position		  [75, 13, 125, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  SID			  184
	  Ports			  [1, 1]
	  Position		  [75, 28, 125, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret10"
	  SID			  185
	  Ports			  [1, 1]
	  Position		  [75, 203, 125, 217]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret11"
	  SID			  186
	  Ports			  [1, 1]
	  Position		  [75, 218, 125, 232]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret12"
	  SID			  187
	  Ports			  [1, 1]
	  Position		  [75, 253, 125, 267]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret13"
	  SID			  188
	  Ports			  [1, 1]
	  Position		  [75, 268, 125, 282]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret14"
	  SID			  189
	  Ports			  [1, 1]
	  Position		  [75, 283, 125, 297]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret15"
	  SID			  190
	  Ports			  [1, 1]
	  Position		  [75, 298, 125, 312]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  SID			  191
	  Ports			  [1, 1]
	  Position		  [75, 43, 125, 57]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  SID			  192
	  Ports			  [1, 1]
	  Position		  [75, 58, 125, 72]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  SID			  193
	  Ports			  [1, 1]
	  Position		  [75, 93, 125, 107]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret5"
	  SID			  194
	  Ports			  [1, 1]
	  Position		  [75, 108, 125, 122]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret6"
	  SID			  195
	  Ports			  [1, 1]
	  Position		  [75, 123, 125, 137]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret7"
	  SID			  196
	  Ports			  [1, 1]
	  Position		  [75, 138, 125, 152]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret8"
	  SID			  197
	  Ports			  [1, 1]
	  Position		  [75, 173, 125, 187]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret9"
	  SID			  198
	  Ports			  [1, 1]
	  Position		  [75, 188, 125, 202]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "data"
	  SID			  199
	  Ports			  [6, 1]
	  Position		  [260, 272, 310, 363]
	  AncestorBlock		  "isi_correlator_lib/capture"
	  UserDataPersistent	  on
	  UserData		  "DataTag0"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "capture"
	  MaskDescription	  "This block captures N data lines into N separate BRAMs."
	  MaskPromptString	  "Number of BRAMs:|Address width:|Provide done port"
	  MaskStyleString	  "edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVariables		  "num_brams=@1;addr_width=@2;done_port=&3;"
	  MaskInitialization	  "capture_init(gcb, ...\n    'num_brams', num_brams, ...\n    'addr_width', addr_width, ...\n  "
	  "  'done_port', done_port);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|11|on"
	  System {
	    Name		    "data"
	    Location		    [1003, 51, 1472, 324]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    22
	    Block {
	      BlockType		      Inport
	      Name		      "din0"
	      SID		      1
	      Position		      [15, 28, 45, 42]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din1"
	      SID		      2
	      Position		      [15, 93, 45, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din2"
	      SID		      3
	      Position		      [15, 158, 45, 172]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din3"
	      SID		      4
	      Position		      [15, 223, 45, 237]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      SID		      5
	      Position		      [15, 288, 45, 302]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "trig"
	      SID		      6
	      Position		      [15, 328, 45, 342]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      SID		      7
	      Ports		      [0, 1]
	      Position		      [95, 288, 145, 302]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Boolean"
	      const		      "1"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,14,0,1,white,blue,0,1c72b5be,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      SID		      8
	      Ports		      [2, 1]
	      Position		      [95, 303, 145, 347]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,44,2,1,white,blue,0,0a851f85,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.26 0.12 0.32 0.12 0.26 0.5 0.56 0.62 0.86 0.66 0.48 0.34 0.52 0.34 0.48 0.66 0.86 0.62 0.56 0.5 0"
	      ".26 ],[0.113636 0.272727 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0"
	      ".5 0.295455 0.136364 0.340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 "
	      "0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('"
	      "black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram0"
	      SID		      9
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [275, 13, 375, 57]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      arith_type	      "Unsigned"
	      addr_width	      "addr_width"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram1"
	      SID		      10
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [275, 78, 375, 122]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      arith_type	      "Unsigned"
	      addr_width	      "addr_width"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram2"
	      SID		      11
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [275, 143, 375, 187]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      arith_type	      "Unsigned"
	      addr_width	      "addr_width"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram3"
	      SID		      12
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [275, 208, 375, 252]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      arith_type	      "Unsigned"
	      addr_width	      "addr_width"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "freeze_cntr"
	      SID		      13
	      Ports		      [2, 3]
	      Position		      [170, 283, 220, 327]
	      SourceBlock	      "casper_library/Misc/freeze_cntr"
	      SourceType	      "freeze_cntr"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      CounterBits	      "addr_width"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterp0"
	      SID		      14
	      Ports		      [1, 1]
	      Position		      [170, 28, 220, 42]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterp1"
	      SID		      15
	      Ports		      [1, 1]
	      Position		      [170, 93, 220, 107]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterp2"
	      SID		      16
	      Ports		      [1, 1]
	      Position		      [170, 158, 220, 172]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterp3"
	      SID		      17
	      Ports		      [1, 1]
	      Position		      [170, 223, 220, 237]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "terminator0"
	      SID		      18
	      Position		      [405, 25, 425, 45]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "terminator1"
	      SID		      19
	      Position		      [405, 90, 425, 110]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "terminator2"
	      SID		      20
	      Position		      [405, 155, 425, 175]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "terminator3"
	      SID		      21
	      Position		      [405, 220, 425, 240]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "done"
	      SID		      22
	      Position		      [405, 313, 435, 327]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "din0"
	      SrcPort		      1
	      DstBlock		      "reinterp0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterp0"
	      SrcPort		      1
	      DstBlock		      "bram0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bram0"
	      SrcPort		      1
	      DstBlock		      "terminator0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din1"
	      SrcPort		      1
	      DstBlock		      "reinterp1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterp1"
	      SrcPort		      1
	      DstBlock		      "bram1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bram1"
	      SrcPort		      1
	      DstBlock		      "terminator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din2"
	      SrcPort		      1
	      DstBlock		      "reinterp2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterp2"
	      SrcPort		      1
	      DstBlock		      "bram2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bram2"
	      SrcPort		      1
	      DstBlock		      "terminator2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din3"
	      SrcPort		      1
	      DstBlock		      "reinterp3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterp3"
	      SrcPort		      1
	      DstBlock		      "bram3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bram3"
	      SrcPort		      1
	      DstBlock		      "terminator3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      3
	      DstBlock		      "done"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "trig"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"bram0"
		DstPort			1
	      }
	      Branch {
		DstBlock		"bram1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"bram2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"bram3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		DstBlock		"bram0"
		DstPort			3
	      }
	      Branch {
		DstBlock		"bram1"
		DstPort			3
	      }
	      Branch {
		DstBlock		"bram2"
		DstPort			3
	      }
	      Branch {
		DstBlock		"bram3"
		DstPort			3
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "done"
	  SID			  200
	  Position		  [335, 308, 365, 322]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Reinterpret15"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Reinterpret14"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Reinterpret13"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret12"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret11"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Reinterpret10"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Reinterpret9"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret8"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret7"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Reinterpret6"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Reinterpret5"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  DstBlock		  "Concat0"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "Concat0"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Concat0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret0"
	  SrcPort		  1
	  DstBlock		  "Concat0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din0"
	  SrcPort		  1
	  DstBlock		  "Reinterpret0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din3"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din4"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din5"
	  SrcPort		  1
	  DstBlock		  "Reinterpret5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din6"
	  SrcPort		  1
	  DstBlock		  "Reinterpret6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din7"
	  SrcPort		  1
	  DstBlock		  "Reinterpret7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din8"
	  SrcPort		  1
	  DstBlock		  "Reinterpret8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din9"
	  SrcPort		  1
	  DstBlock		  "Reinterpret9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din10"
	  SrcPort		  1
	  DstBlock		  "Reinterpret10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din11"
	  SrcPort		  1
	  DstBlock		  "Reinterpret11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din12"
	  SrcPort		  1
	  DstBlock		  "Reinterpret12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din13"
	  SrcPort		  1
	  DstBlock		  "Reinterpret13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din14"
	  SrcPort		  1
	  DstBlock		  "Reinterpret14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din15"
	  SrcPort		  1
	  DstBlock		  "Reinterpret15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data"
	  SrcPort		  1
	  DstBlock		  "done"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat0"
	  SrcPort		  1
	  Points		  [35, 0]
	  DstBlock		  "data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [25, 0; 0, 170]
	  DstBlock		  "data"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat2"
	  SrcPort		  1
	  Points		  [15, 0; 0, 105]
	  DstBlock		  "data"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Concat3"
	  SrcPort		  1
	  Points		  [5, 0; 0, 40]
	  DstBlock		  "data"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  DstBlock		  "data"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "data"
	  DstPort		  6
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "capture"
      SID		      201
      Ports		      [3]
      Position		      [90, 142, 140, 188]
      UserDataPersistent      on
      UserData		      "DataTag1"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "capture"
      MaskDescription	      "This block captures N data lines into N separate BRAMs."
      MaskPromptString	      "Number of BRAMs:|Address width:|Logic latency:|Fanout latency:|Counter latency:|BRAM lat"
      "ency:"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on"
      MaskCallbackString      "|||||"
      MaskEnableString	      "on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on"
      MaskVariables	      "num_brams=@1;addr_width=@2;logic_latency=@3;fanout_latency=@4;cntr_latency=@5;bram_latency="
      "@6;"
      MaskInitialization      "capture_init(gcb, ...\n    'num_brams', num_brams, ...\n    'addr_width', addr_width, ."
      "..\n    'logic_latency', logic_latency, ...\n    'fanout_latency', fanout_latency, ...\n    'cntr_latency', cntr"
      "_latency, ...\n    'bram_latency', bram_latency);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|11|2|2|2|1"
      System {
	Name			"capture"
	Location		[968, 353, 1623, 715]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	14
	Block {
	  BlockType		  Inport
	  Name			  "din0"
	  SID			  1
	  Position		  [15, 28, 45, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  SID			  2
	  Position		  [15, 93, 45, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  SID			  3
	  Position		  [15, 133, 45, 147]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  4
	  Ports			  [2, 1]
	  Position		  [95, 108, 145, 152]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  "off"
	  latency		  "logic_latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,44,2,1,white,blue,0,1978429b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.12 0.32 0.12 0.26 0.5 0.56 0.62 0.86 0.66 0.48 0.34 0.52 0.34 0.48 0.66 0.86 0.62 0.56 0.5 0.26 ],[0.113"
	  "636 0.272727 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.13"
	  "6364 0.340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlinea"
	  "nd\\newlinez^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram0"
	  SID			  5
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [495, 13, 595, 57]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram0_delay1"
	  SID			  6
	  Ports			  [1, 1]
	  Position		  [420, 13, 470, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "bram_latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram0_delay2"
	  SID			  7
	  Ports			  [1, 1]
	  Position		  [420, 28, 470, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "bram_latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram0_delay3"
	  SID			  8
	  Ports			  [1, 1]
	  Position		  [420, 43, 470, 57]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "bram_latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cntr_delay0"
	  SID			  9
	  Ports			  [1, 1]
	  Position		  [295, 28, 345, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "cntr_latency + 1"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "din_delay0"
	  SID			  10
	  Ports			  [1, 1]
	  Position		  [220, 28, 270, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "logic_latency + fanout_latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,d390c2d8,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-4}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp0"
	  SID			  11
	  Ports			  [1, 1]
	  Position		  [95, 28, 145, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator0"
	  SID			  12
	  Position		  [620, 25, 640, 45]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "trig_cntr0"
	  SID			  13
	  Ports			  [1, 2]
	  Position		  [295, 43, 345, 72]
	  SourceBlock		  "isi_correlator_lib/trig_cntr"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bitwidth		  "addr_width"
	  latency		  "cntr_latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "trig_delay0"
	  SID			  14
	  Ports			  [1, 1]
	  Position		  [220, 48, 270, 62]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "fanout_latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Line {
	  SrcBlock		  "bram0_delay1"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram0_delay3"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "din0"
	  SrcPort		  1
	  DstBlock		  "reinterp0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp0"
	  SrcPort		  1
	  DstBlock		  "din_delay0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din_delay0"
	  SrcPort		  1
	  DstBlock		  "cntr_delay0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cntr_delay0"
	  SrcPort		  1
	  DstBlock		  "bram0_delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram0_delay2"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram0"
	  SrcPort		  1
	  DstBlock		  "terminator0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig_delay0"
	  SrcPort		  1
	  DstBlock		  "trig_cntr0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig_cntr0"
	  SrcPort		  1
	  DstBlock		  "bram0_delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig_cntr0"
	  SrcPort		  2
	  DstBlock		  "bram0_delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "trig_delay0"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "clump"
      SID		      202
      Ports		      [9, 5]
      Position		      [465, 14, 515, 186]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Latency:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "latency=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1"
      System {
	Name			"clump"
	Location		[459, 692, 803, 1068]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  SID			  203
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in0"
	  SID			  204
	  Position		  [15, 68, 45, 82]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in1"
	  SID			  205
	  Position		  [15, 83, 45, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in2"
	  SID			  206
	  Position		  [15, 98, 45, 112]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in3"
	  SID			  207
	  Position		  [15, 153, 45, 167]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in4"
	  SID			  208
	  Position		  [15, 168, 45, 182]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in5"
	  SID			  209
	  Position		  [15, 183, 45, 197]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in6"
	  SID			  210
	  Position		  [15, 238, 45, 252]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in7"
	  SID			  211
	  Position		  [15, 253, 45, 267]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  212
	  Ports			  [2, 1]
	  Position		  [220, 323, 270, 352]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  "off"
	  latency		  "latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,357"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,d26eadf1,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\ne"
	  "wlineor\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice0"
	  SID			  213
	  Ports			  [1, 1]
	  Position		  [145, 323, 195, 337]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "on"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  SID			  214
	  Ports			  [1, 1]
	  Position		  [145, 338, 195, 352]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "on"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "compressA"
	  SID			  215
	  Ports			  [4, 1]
	  Position		  [220, 53, 270, 112]
	  SourceBlock		  "isi_correlator_lib/compress"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  latency		  "latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "compressB"
	  SID			  216
	  Ports			  [4, 1]
	  Position		  [220, 138, 270, 197]
	  SourceBlock		  "isi_correlator_lib/compress"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  latency		  "latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "compressC"
	  SID			  217
	  Ports			  [4, 1]
	  Position		  [220, 223, 270, 282]
	  SourceBlock		  "isi_correlator_lib/compress"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  latency		  "latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ground"
	  SID			  218
	  Ports			  [0, 1]
	  Position		  [15, 268, 45, 282]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "8"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,554,541"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "30,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.3 0.4 0.3 0.366667 0.5 0.533333 0.566667 0.7 0.6 0.5 0.433333 0.533333 0.433333 0.5 0.6 0.7 0.566667"
	  " 0.533333 0.5 0.366667 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.85"
	  "7143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  SID			  219
	  Ports			  [1, 1]
	  Position		  [220, 13, 270, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "synced_cntr"
	  SID			  220
	  Ports			  [1, 1]
	  Position		  [70, 33, 120, 47]
	  SourceBlock		  "isi_correlator_lib/synced_cntr"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bitwidth		  "2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  221
	  Position		  [295, 13, 325, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "A"
	  SID			  222
	  Position		  [295, 78, 325, 92]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "B"
	  SID			  223
	  Position		  [295, 163, 325, 177]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "C"
	  SID			  224
	  Position		  [295, 248, 325, 262]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  SID			  225
	  Position		  [295, 333, 325, 347]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Slice0"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "compressA"
	  SrcPort		  1
	  DstBlock		  "A"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "compressB"
	  SrcPort		  1
	  DstBlock		  "B"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "compressC"
	  SrcPort		  1
	  DstBlock		  "C"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "sync_delay"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "synced_cntr"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "in3"
	  SrcPort		  1
	  DstBlock		  "compressB"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "in4"
	  SrcPort		  1
	  DstBlock		  "compressB"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "in5"
	  SrcPort		  1
	  DstBlock		  "compressB"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "in6"
	  SrcPort		  1
	  DstBlock		  "compressC"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "in7"
	  SrcPort		  1
	  DstBlock		  "compressC"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "ground"
	  SrcPort		  1
	  DstBlock		  "compressC"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "in0"
	  SrcPort		  1
	  DstBlock		  "compressA"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "in1"
	  SrcPort		  1
	  DstBlock		  "compressA"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "in2"
	  SrcPort		  1
	  DstBlock		  "compressA"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "synced_cntr"
	  SrcPort		  1
	  Points		  [5, 0; 0, 20]
	  Branch {
	    Points		    [0, 85]
	    Branch {
	      Points		      [0, 85]
	      Branch {
		Points			[0, 100]
		Branch {
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Slice0"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"compressC"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "compressB"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "compressA"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "compress"
      SID		      226
      Ports		      [4, 1]
      Position		      [465, 208, 515, 267]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Latency:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "latency=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1"
      System {
	Name			"compress"
	Location		[181, 670, 674, 809]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "dsel"
	  SID			  227
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din0"
	  SID			  228
	  Position		  [15, 53, 45, 67]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  SID			  229
	  Position		  [15, 68, 45, 82]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  SID			  230
	  Position		  [15, 83, 45, 97]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat0"
	  SID			  231
	  Ports			  [3, 1]
	  Position		  [70, 53, 120, 97]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "3"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,328,272"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,44,3,1,white,blue,0,cc9eafd1,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.12 0.32 0.12 0.26 0.5 0.56 0.62 0.86 0.66 0.48 0.34 0.52 0.34 0.48 0.66 0.86 0.62 0.56 0.5 0.26 ],[0.113"
	  "636 0.272727 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.13"
	  "6364 0.340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inpu"
	  "t',1,'hi');\ncolor('black');port_label('input',3,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  SID			  232
	  Ports			  [2, 1]
	  Position		  [220, 68, 270, 97]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,328,272"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  SID			  233
	  Ports			  [0, 1]
	  Position		  [295, 63, 345, 77]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,554,541"
	  block_type		  "constant"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay0"
	  SID			  234
	  Ports			  [1, 1]
	  Position		  [145, 68, 195, 82]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  SID			  235
	  Ports			  [5, 1]
	  Position		  [370, 46, 420, 124]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "4"
	  en			  "off"
	  latency		  "latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,429"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,78,5,1,white,blue,3,9e2a33b8,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 "
	  "0.22 ],[0.24359 0.346154 0.5 0.653846 0.75641 0.75641 0.705128 0.75641 0.75641 0.615385 0.75641 0.653846 0.5 0.3461"
	  "54 0.24359 0.384615 0.24359 0.24359 0.294872 0.24359 0.24359 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0.142857 0."
	  "857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	  "port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1')"
	  ";\ncolor('black');port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black');disp('\\b"
	  "f{  z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice0"
	  SID			  236
	  Ports			  [1, 1]
	  Position		  [295, 78, 345, 92]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  SID			  237
	  Ports			  [1, 1]
	  Position		  [295, 93, 345, 107]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "-8"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  SID			  238
	  Ports			  [1, 1]
	  Position		  [295, 108, 345, 122]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "-16"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data"
	  SID			  239
	  Position		  [445, 78, 475, 92]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "din0"
	  SrcPort		  1
	  DstBlock		  "Concat0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  DstBlock		  "Concat0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  DstBlock		  "Concat0"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Concat0"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Delay0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15]
	    DstBlock		    "Concat1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Delay0"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Slice0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      DstBlock		      "Slice2"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "dsel"
	  SrcPort		  1
	  Points		  [305, 0]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice0"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  5
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cplx_mult"
      SID		      240
      Ports		      [2, 2]
      Position		      [990, 239, 1040, 286]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Input bit width:|Input binary point:|Mult latency:|Add latency:"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVariables	      "in_bit_width=@1;in_bin_point=@2;mult_latency=@3;add_latency=@4;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "4|3|3|2"
      System {
	Name			"cplx_mult"
	Location		[472, 163, 766, 322]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "a+bi"
	  SID			  241
	  Position		  [15, 23, 45, 37]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "c+di"
	  SID			  242
	  Position		  [15, 103, 45, 117]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri"
	  SID			  243
	  Ports			  [1, 2]
	  Position		  [70, 13, 120, 42]
	  AttributesFormatString  "_ r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag2"
	  SourceBlock		  "casper_library/Misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_bits		  "in_bit_width"
	  bin_pt		  "in_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri1"
	  SID			  244
	  Ports			  [1, 2]
	  Position		  [70, 93, 120, 122]
	  AttributesFormatString  "_ r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag3"
	  SourceBlock		  "casper_library/Misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_bits		  "in_bit_width"
	  bin_pt		  "in_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cmult_4bit_em*"
	  SID			  245
	  Ports			  [4, 2]
	  Position		  [170, 38, 225, 97]
	  BackgroundColor	  "gray"
	  SourceBlock		  "casper_library/Multipliers/cmult_4bit_em*"
	  SourceType		  "cmult_4bit_em*"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  mult_latency		  "mult_latency"
	  add_latency		  "add_latency"
	}
	Block {
	  BlockType		  Outport
	  Name			  "real"
	  SID			  246
	  Position		  [250, 48, 280, 62]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "imag"
	  SID			  247
	  Position		  [250, 78, 280, 92]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  1
	  Points		  [25, 0; 0, 25]
	  DstBlock		  "cmult_4bit_em*"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  2
	  Points		  [10, 0; 0, 25]
	  DstBlock		  "cmult_4bit_em*"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "c_to_ri1"
	  SrcPort		  1
	  Points		  [10, 0; 0, -25]
	  DstBlock		  "cmult_4bit_em*"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "c_to_ri1"
	  SrcPort		  2
	  Points		  [25, 0; 0, -25]
	  DstBlock		  "cmult_4bit_em*"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "a+bi"
	  SrcPort		  1
	  DstBlock		  "c_to_ri"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c+di"
	  SrcPort		  1
	  DstBlock		  "c_to_ri1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cmult_4bit_em*"
	  SrcPort		  1
	  DstBlock		  "real"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cmult_4bit_em*"
	  SrcPort		  2
	  DstBlock		  "imag"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cross_mult"
      SID		      248
      Ports		      [4, 10]
      Position		      [990, 15, 1040, 215]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Input bit width: (cplx)|Input binary point: (cplx)|Output bit width: (cplx)|Output binar"
      "y point: (cplx)|Mult latency:|Add latency:"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on"
      MaskCallbackString      "|||||"
      MaskEnableString	      "on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on"
      MaskVariables	      "in_bit_width=@1;in_bin_point=@2;out_bit_width=@3;out_bin_point=@4;mult_latency=@5;add_laten"
      "cy=@6;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "4|3|8|6|3|2"
      System {
	Name			"cross_mult"
	Location		[534, 757, 906, 1110]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  SID			  249
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "X"
	  SID			  250
	  Position		  [15, 48, 45, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Y"
	  SID			  251
	  Position		  [15, 83, 45, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Z"
	  SID			  252
	  Position		  [15, 118, 45, 132]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  SID			  253
	  Ports			  [1, 1]
	  Position		  [250, 48, 300, 62]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "773,83,461,334"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  SID			  254
	  Ports			  [1, 1]
	  Position		  [250, 83, 300, 97]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "19,31,461,334"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  SID			  255
	  Ports			  [1, 1]
	  Position		  [250, 118, 300, 132]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,334"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  SID			  256
	  Ports			  [1, 1]
	  Position		  [250, 153, 300, 167]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,334"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert4"
	  SID			  257
	  Ports			  [1, 1]
	  Position		  [250, 178, 300, 192]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,334"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert5"
	  SID			  258
	  Ports			  [1, 1]
	  Position		  [250, 218, 300, 232]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,334"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert6"
	  SID			  259
	  Ports			  [1, 1]
	  Position		  [250, 243, 300, 257]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,334"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert7"
	  SID			  260
	  Ports			  [1, 1]
	  Position		  [250, 283, 300, 297]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,334"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert8"
	  SID			  261
	  Ports			  [1, 1]
	  Position		  [250, 308, 300, 322]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,334"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay0"
	  SID			  262
	  Ports			  [1, 1]
	  Position		  [175, 13, 225, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "mult_latency + add_latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,ec356abf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-5}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cplx_mult_XY"
	  SID			  263
	  Ports			  [2, 2]
	  Position		  [175, 149, 225, 196]
	  SourceBlock		  "isi_correlator_lib/cplx_mult"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width"
	  in_bin_point		  "in_bin_point"
	  mult_latency		  "mult_latency"
	  add_latency		  "add_latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cplx_mult_YZ"
	  SID			  264
	  Ports			  [2, 2]
	  Position		  [175, 214, 225, 261]
	  SourceBlock		  "isi_correlator_lib/cplx_mult"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width"
	  in_bin_point		  "in_bin_point"
	  mult_latency		  "mult_latency"
	  add_latency		  "add_latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cplx_mult_ZX"
	  SID			  265
	  Ports			  [2, 2]
	  Position		  [175, 279, 225, 326]
	  SourceBlock		  "isi_correlator_lib/cplx_mult"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width"
	  in_bin_point		  "in_bin_point"
	  mult_latency		  "mult_latency"
	  add_latency		  "add_latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power_XX"
	  SID			  266
	  Ports			  [1, 1]
	  Position		  [175, 48, 225, 62]
	  SourceBlock		  "casper_library/Misc/power"
	  SourceType		  "power"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  BitWidth		  "in_bit_width"
	  add_latency		  "add_latency"
	  mult_latency		  "mult_latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power_YY"
	  SID			  267
	  Ports			  [1, 1]
	  Position		  [175, 83, 225, 97]
	  SourceBlock		  "casper_library/Misc/power"
	  SourceType		  "power"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  BitWidth		  "in_bit_width"
	  add_latency		  "add_latency"
	  mult_latency		  "mult_latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power_ZZ"
	  SID			  268
	  Ports			  [1, 1]
	  Position		  [175, 118, 225, 132]
	  SourceBlock		  "casper_library/Misc/power"
	  SourceType		  "power"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  BitWidth		  "in_bit_width"
	  add_latency		  "add_latency"
	  mult_latency		  "mult_latency"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  269
	  Position		  [325, 13, 355, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "XX_r"
	  SID			  270
	  Position		  [325, 48, 355, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "YY_r"
	  SID			  271
	  Position		  [325, 83, 355, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ZZ_r"
	  SID			  272
	  Position		  [325, 118, 355, 132]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "XY_r"
	  SID			  273
	  Position		  [325, 153, 355, 167]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "XY_i"
	  SID			  274
	  Position		  [325, 178, 355, 192]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "YZ_r"
	  SID			  275
	  Position		  [325, 218, 355, 232]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "YZ_i"
	  SID			  276
	  Position		  [325, 243, 355, 257]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ZX_r"
	  SID			  277
	  Position		  [325, 283, 355, 297]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ZX_i"
	  SID			  278
	  Position		  [325, 308, 355, 322]
	  Port			  "10"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Convert8"
	  SrcPort		  1
	  DstBlock		  "ZX_i"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert7"
	  SrcPort		  1
	  DstBlock		  "ZX_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert6"
	  SrcPort		  1
	  DstBlock		  "YZ_i"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert5"
	  SrcPort		  1
	  DstBlock		  "YZ_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert4"
	  SrcPort		  1
	  DstBlock		  "XY_i"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  DstBlock		  "XY_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "ZZ_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "YY_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "XX_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cplx_mult_ZX"
	  SrcPort		  2
	  DstBlock		  "Convert8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cplx_mult_ZX"
	  SrcPort		  1
	  DstBlock		  "Convert7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cplx_mult_YZ"
	  SrcPort		  2
	  DstBlock		  "Convert6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cplx_mult_YZ"
	  SrcPort		  1
	  DstBlock		  "Convert5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cplx_mult_XY"
	  SrcPort		  2
	  DstBlock		  "Convert4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cplx_mult_XY"
	  SrcPort		  1
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "power_ZZ"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "power_YY"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "power_XX"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "X"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [75, 0]
	    Branch {
	      Points		      [0, 105]
	      DstBlock		      "cplx_mult_XY"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "power_XX"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 260]
	    DstBlock		    "cplx_mult_ZX"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Y"
	  SrcPort		  1
	  Points		  [65, 0]
	  Branch {
	    Points		    [15, 0]
	    Branch {
	      Points		      [0, 95]
	      DstBlock		      "cplx_mult_XY"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "power_YY"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 135]
	    DstBlock		    "cplx_mult_YZ"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Z"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [15, 0]
	    Branch {
	      Points		      [0, 125]
	      DstBlock		      "cplx_mult_YZ"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "power_ZZ"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 165]
	    DstBlock		    "cplx_mult_ZX"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay0"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "Delay0"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "decompress"
      SID		      279
      Ports		      [2, 3]
      Position		      [915, 259, 965, 321]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Latency:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "latency=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1"
      System {
	Name			"decompress"
	Location		[570, 763, 1063, 892]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "dsel"
	  SID			  280
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "data"
	  SID			  281
	  Position		  [15, 43, 45, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  SID			  282
	  Ports			  [2, 1]
	  Position		  [145, 43, 195, 72]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,328,272"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay0"
	  SID			  283
	  Ports			  [1, 1]
	  Position		  [70, 43, 120, 57]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  SID			  284
	  Ports			  [5, 1]
	  Position		  [295, 36, 345, 114]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "4"
	  en			  "off"
	  latency		  "latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,429"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,78,5,1,white,blue,3,9e2a33b8,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 "
	  "0.22 ],[0.24359 0.346154 0.5 0.653846 0.75641 0.75641 0.705128 0.75641 0.75641 0.615385 0.75641 0.653846 0.5 0.3461"
	  "54 0.24359 0.384615 0.24359 0.24359 0.294872 0.24359 0.24359 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0.142857 0."
	  "857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	  "port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1')"
	  ";\ncolor('black');port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black');disp('\\b"
	  "f{  z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice0"
	  SID			  285
	  Ports			  [1, 1]
	  Position		  [220, 53, 270, 67]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "24"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  SID			  286
	  Ports			  [1, 1]
	  Position		  [220, 68, 270, 82]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "24"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  SID			  287
	  Ports			  [1, 1]
	  Position		  [220, 83, 270, 97]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "24"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "24"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  SID			  288
	  Ports			  [1, 1]
	  Position		  [220, 98, 270, 112]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "24"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "32"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  SID			  289
	  Ports			  [1, 1]
	  Position		  [370, 18, 420, 32]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice5"
	  SID			  290
	  Ports			  [1, 1]
	  Position		  [370, 43, 420, 57]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "-8"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice6"
	  SID			  291
	  Ports			  [1, 1]
	  Position		  [370, 68, 420, 82]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "-16"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout0"
	  SID			  292
	  Position		  [445, 18, 475, 32]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout1"
	  SID			  293
	  Position		  [445, 43, 475, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout2"
	  SID			  294
	  Position		  [445, 68, 475, 82]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Slice0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 15]
	      Branch {
		DstBlock		"Slice3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice2"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Slice0"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "dsel"
	  SrcPort		  1
	  Points		  [230, 0]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, -25]
	    Branch {
	      DstBlock		      "Slice4"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Slice5"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Slice6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay0"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Delay0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15]
	    DstBlock		    "Concat1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  DstBlock		  "dout0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice5"
	  SrcPort		  1
	  DstBlock		  "dout1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice6"
	  SrcPort		  1
	  DstBlock		  "dout2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "delay_bram_en"
      SID		      1053
      Ports		      [2, 2]
      Position		      [15, 296, 65, 329]
      LibraryVersion	      "1.561"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "delay_bram_en_plus"
      MaskDescription	      "A delay block that uses BRAM for its storage and only shifts when enabled.\nHowever, BRAM"
      " latency cannot be enabled, so output appears bram_latency\nclocks after an enable."
      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Delay_bram_en_plus'')')"
      MaskPromptString	      "Delay:|BRAM Latency:"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVariables	      "DelayLen=@1;bram_latency=@2;"
      MaskInitialization      "if (DelayLen <= bram_latency)\n	error('Delay value must be greater than BRAM Latency.')"
      ";\nend\nBitWidth = max(nextpow2(DelayLen), 2);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8|2"
      System {
	Name			"delay_bram_en"
	Location		[117, 53, 342, 196]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	1060
	SIDPrevWatermark	1060
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  SID			  1054
	  Position		  [15, 38, 45, 52]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  SID			  1055
	  Position		  [40, 58, 70, 72]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  SID			  1056
	  Ports			  [0, 1]
	  Position		  [20, 18, 70, 32]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Count Limited"
	  cnt_to		  "DelayLen - bram_latency - 1"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "BitWidth"
	  bin_pt		  "0"
	  load_pin		  "off"
	  rst			  "off"
	  en			  "off"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  implementation	  "Fabric"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "0,25,419,748"
	  block_type		  "counter"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,335d209d,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  SID			  1057
	  Ports			  [1, 1]
	  Position		  [100, 98, 150, 112]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "DelayLen"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,e47f993a,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-8}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Single Port RAM"
	  SID			  1058
	  Ports			  [3, 1]
	  Position		  [100, 15, 150, 75]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Single Port RAM"
	  SourceType		  "Xilinx Single Port Random Access Memory Block"
	  depth			  "2^BitWidth"
	  initVector		  "0"
	  distributed_mem	  "Block RAM"
	  write_mode		  "Read Before Write"
	  rst			  "off"
	  init_reg		  "0"
	  en			  "off"
	  latency		  "bram_latency"
	  dbl_ovrd		  "off"
	  optimize		  "Area"
	  use_rpm		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "spram"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,60,3,1,white,blue,0,f2d5aa4c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1666"
	  "67 0.3 0.5 0.7 0.833333 0.833333 0.766667 0.833333 0.833333 0.65 0.833333 0.7 0.5 0.3 0.166667 0.35 0.166667 0.1666"
	  "67 0.233333 0.166667 0.166667 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon"
	  " graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('black')"
	  ";port_label('input',2,'data');\ncolor('black');port_label('input',3,'we');\ncolor('black');disp('z^{-2}','texmode',"
	  "'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  SID			  1059
	  Position		  [175, 38, 205, 52]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  SID			  1060
	  Position		  [175, 98, 205, 112]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  DstBlock		  "Single Port RAM"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Single Port RAM"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Single Port RAM"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Delay"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Single Port RAM"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "valid"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "downshift"
      SID		      295
      Ports		      [16, 16]
      Position		      [315, 15, 365, 260]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Bit width:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "bit_width=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "18"
      System {
	Name			"downshift"
	Location		[629, 230, 1074, 1044]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "i1"
	  SID			  296
	  Position		  [15, 28, 45, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i2"
	  SID			  297
	  Position		  [15, 78, 45, 92]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i3"
	  SID			  298
	  Position		  [15, 128, 45, 142]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i4"
	  SID			  299
	  Position		  [15, 178, 45, 192]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i5"
	  SID			  300
	  Position		  [15, 228, 45, 242]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i6"
	  SID			  301
	  Position		  [15, 278, 45, 292]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i7"
	  SID			  302
	  Position		  [15, 328, 45, 342]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i8"
	  SID			  303
	  Position		  [15, 378, 45, 392]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i9"
	  SID			  304
	  Position		  [15, 428, 45, 442]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i10"
	  SID			  305
	  Position		  [15, 478, 45, 492]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i11"
	  SID			  306
	  Position		  [15, 528, 45, 542]
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i12"
	  SID			  307
	  Position		  [15, 578, 45, 592]
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i13"
	  SID			  308
	  Position		  [15, 628, 45, 642]
	  Port			  "13"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i14"
	  SID			  309
	  Position		  [15, 678, 45, 692]
	  Port			  "14"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i15"
	  SID			  310
	  Position		  [15, 728, 45, 742]
	  Port			  "15"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i16"
	  SID			  311
	  Position		  [15, 778, 45, 792]
	  Port			  "16"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat0"
	  SID			  312
	  Ports			  [2, 1]
	  Position		  [245, 13, 295, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  SID			  313
	  Ports			  [2, 1]
	  Position		  [245, 63, 295, 92]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat10"
	  SID			  314
	  Ports			  [2, 1]
	  Position		  [245, 513, 295, 542]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat11"
	  SID			  315
	  Ports			  [2, 1]
	  Position		  [245, 563, 295, 592]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat12"
	  SID			  316
	  Ports			  [2, 1]
	  Position		  [245, 613, 295, 642]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat13"
	  SID			  317
	  Ports			  [2, 1]
	  Position		  [245, 663, 295, 692]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat14"
	  SID			  318
	  Ports			  [2, 1]
	  Position		  [245, 713, 295, 742]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat15"
	  SID			  319
	  Ports			  [2, 1]
	  Position		  [245, 763, 295, 792]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat2"
	  SID			  320
	  Ports			  [2, 1]
	  Position		  [245, 113, 295, 142]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat3"
	  SID			  321
	  Ports			  [2, 1]
	  Position		  [245, 163, 295, 192]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat4"
	  SID			  322
	  Ports			  [2, 1]
	  Position		  [245, 213, 295, 242]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat5"
	  SID			  323
	  Ports			  [2, 1]
	  Position		  [245, 263, 295, 292]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat6"
	  SID			  324
	  Ports			  [2, 1]
	  Position		  [245, 313, 295, 342]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat7"
	  SID			  325
	  Ports			  [2, 1]
	  Position		  [245, 363, 295, 392]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat8"
	  SID			  326
	  Ports			  [2, 1]
	  Position		  [245, 413, 295, 442]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat9"
	  SID			  327
	  Ports			  [2, 1]
	  Position		  [245, 463, 295, 492]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret0"
	  SID			  328
	  Ports			  [1, 1]
	  Position		  [70, 28, 120, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  SID			  329
	  Ports			  [1, 1]
	  Position		  [70, 78, 120, 92]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret10"
	  SID			  330
	  Ports			  [1, 1]
	  Position		  [70, 528, 120, 542]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret11"
	  SID			  331
	  Ports			  [1, 1]
	  Position		  [70, 578, 120, 592]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret12"
	  SID			  332
	  Ports			  [1, 1]
	  Position		  [70, 628, 120, 642]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret13"
	  SID			  333
	  Ports			  [1, 1]
	  Position		  [70, 678, 120, 692]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret14"
	  SID			  334
	  Ports			  [1, 1]
	  Position		  [70, 728, 120, 742]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret15"
	  SID			  335
	  Ports			  [1, 1]
	  Position		  [70, 778, 120, 792]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret16"
	  SID			  336
	  Ports			  [1, 1]
	  Position		  [320, 23, 370, 37]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret17"
	  SID			  337
	  Ports			  [1, 1]
	  Position		  [320, 73, 370, 87]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret18"
	  SID			  338
	  Ports			  [1, 1]
	  Position		  [320, 123, 370, 137]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret19"
	  SID			  339
	  Ports			  [1, 1]
	  Position		  [320, 173, 370, 187]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  SID			  340
	  Ports			  [1, 1]
	  Position		  [70, 128, 120, 142]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret20"
	  SID			  341
	  Ports			  [1, 1]
	  Position		  [320, 223, 370, 237]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret21"
	  SID			  342
	  Ports			  [1, 1]
	  Position		  [320, 273, 370, 287]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret22"
	  SID			  343
	  Ports			  [1, 1]
	  Position		  [320, 323, 370, 337]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret23"
	  SID			  344
	  Ports			  [1, 1]
	  Position		  [320, 373, 370, 387]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret24"
	  SID			  345
	  Ports			  [1, 1]
	  Position		  [320, 423, 370, 437]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret25"
	  SID			  346
	  Ports			  [1, 1]
	  Position		  [320, 473, 370, 487]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret26"
	  SID			  347
	  Ports			  [1, 1]
	  Position		  [320, 523, 370, 537]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret27"
	  SID			  348
	  Ports			  [1, 1]
	  Position		  [320, 573, 370, 587]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret28"
	  SID			  349
	  Ports			  [1, 1]
	  Position		  [320, 623, 370, 637]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret29"
	  SID			  350
	  Ports			  [1, 1]
	  Position		  [320, 673, 370, 687]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  SID			  351
	  Ports			  [1, 1]
	  Position		  [70, 178, 120, 192]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret30"
	  SID			  352
	  Ports			  [1, 1]
	  Position		  [320, 723, 370, 737]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret31"
	  SID			  353
	  Ports			  [1, 1]
	  Position		  [320, 773, 370, 787]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  SID			  354
	  Ports			  [1, 1]
	  Position		  [70, 228, 120, 242]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret5"
	  SID			  355
	  Ports			  [1, 1]
	  Position		  [70, 278, 120, 292]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret6"
	  SID			  356
	  Ports			  [1, 1]
	  Position		  [70, 328, 120, 342]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret7"
	  SID			  357
	  Ports			  [1, 1]
	  Position		  [70, 378, 120, 392]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret8"
	  SID			  358
	  Ports			  [1, 1]
	  Position		  [70, 428, 120, 442]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret9"
	  SID			  359
	  Ports			  [1, 1]
	  Position		  [70, 478, 120, 492]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice0"
	  SID			  360
	  Ports			  [1, 1]
	  Position		  [170, 28, 220, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  SID			  361
	  Ports			  [1, 1]
	  Position		  [170, 78, 220, 92]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice10"
	  SID			  362
	  Ports			  [1, 1]
	  Position		  [170, 528, 220, 542]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice11"
	  SID			  363
	  Ports			  [1, 1]
	  Position		  [170, 578, 220, 592]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice12"
	  SID			  364
	  Ports			  [1, 1]
	  Position		  [170, 628, 220, 642]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice13"
	  SID			  365
	  Ports			  [1, 1]
	  Position		  [170, 678, 220, 692]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice14"
	  SID			  366
	  Ports			  [1, 1]
	  Position		  [170, 728, 220, 742]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice15"
	  SID			  367
	  Ports			  [1, 1]
	  Position		  [170, 778, 220, 792]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice16"
	  SID			  368
	  Ports			  [1, 1]
	  Position		  [170, 13, 220, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice17"
	  SID			  369
	  Ports			  [1, 1]
	  Position		  [170, 63, 220, 77]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice18"
	  SID			  370
	  Ports			  [1, 1]
	  Position		  [170, 113, 220, 127]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice19"
	  SID			  371
	  Ports			  [1, 1]
	  Position		  [170, 163, 220, 177]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  SID			  372
	  Ports			  [1, 1]
	  Position		  [170, 128, 220, 142]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice20"
	  SID			  373
	  Ports			  [1, 1]
	  Position		  [170, 213, 220, 227]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice21"
	  SID			  374
	  Ports			  [1, 1]
	  Position		  [170, 263, 220, 277]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice22"
	  SID			  375
	  Ports			  [1, 1]
	  Position		  [170, 313, 220, 327]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice23"
	  SID			  376
	  Ports			  [1, 1]
	  Position		  [170, 363, 220, 377]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice24"
	  SID			  377
	  Ports			  [1, 1]
	  Position		  [170, 413, 220, 427]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice25"
	  SID			  378
	  Ports			  [1, 1]
	  Position		  [170, 463, 220, 477]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice26"
	  SID			  379
	  Ports			  [1, 1]
	  Position		  [170, 513, 220, 527]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice27"
	  SID			  380
	  Ports			  [1, 1]
	  Position		  [170, 563, 220, 577]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice28"
	  SID			  381
	  Ports			  [1, 1]
	  Position		  [170, 613, 220, 627]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice29"
	  SID			  382
	  Ports			  [1, 1]
	  Position		  [170, 663, 220, 677]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  SID			  383
	  Ports			  [1, 1]
	  Position		  [170, 178, 220, 192]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice30"
	  SID			  384
	  Ports			  [1, 1]
	  Position		  [170, 713, 220, 727]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice31"
	  SID			  385
	  Ports			  [1, 1]
	  Position		  [170, 763, 220, 777]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  SID			  386
	  Ports			  [1, 1]
	  Position		  [170, 228, 220, 242]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice5"
	  SID			  387
	  Ports			  [1, 1]
	  Position		  [170, 278, 220, 292]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice6"
	  SID			  388
	  Ports			  [1, 1]
	  Position		  [170, 328, 220, 342]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice7"
	  SID			  389
	  Ports			  [1, 1]
	  Position		  [170, 378, 220, 392]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice8"
	  SID			  390
	  Ports			  [1, 1]
	  Position		  [170, 428, 220, 442]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice9"
	  SID			  391
	  Ports			  [1, 1]
	  Position		  [170, 478, 220, 492]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o1"
	  SID			  392
	  Position		  [395, 23, 425, 37]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o2"
	  SID			  393
	  Position		  [395, 73, 425, 87]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o3"
	  SID			  394
	  Position		  [395, 123, 425, 137]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o4"
	  SID			  395
	  Position		  [395, 173, 425, 187]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o5"
	  SID			  396
	  Position		  [395, 223, 425, 237]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o6"
	  SID			  397
	  Position		  [395, 273, 425, 287]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o7"
	  SID			  398
	  Position		  [395, 323, 425, 337]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o8"
	  SID			  399
	  Position		  [395, 373, 425, 387]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o9"
	  SID			  400
	  Position		  [395, 423, 425, 437]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o10"
	  SID			  401
	  Position		  [395, 473, 425, 487]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o11"
	  SID			  402
	  Position		  [395, 523, 425, 537]
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o12"
	  SID			  403
	  Position		  [395, 573, 425, 587]
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o13"
	  SID			  404
	  Position		  [395, 623, 425, 637]
	  Port			  "13"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o14"
	  SID			  405
	  Position		  [395, 673, 425, 687]
	  Port			  "14"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o15"
	  SID			  406
	  Position		  [395, 723, 425, 737]
	  Port			  "15"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o16"
	  SID			  407
	  Position		  [395, 773, 425, 787]
	  Port			  "16"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Reinterpret31"
	  SrcPort		  1
	  DstBlock		  "o16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret30"
	  SrcPort		  1
	  DstBlock		  "o15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret29"
	  SrcPort		  1
	  DstBlock		  "o14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret28"
	  SrcPort		  1
	  DstBlock		  "o13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret27"
	  SrcPort		  1
	  DstBlock		  "o12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret26"
	  SrcPort		  1
	  DstBlock		  "o11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret25"
	  SrcPort		  1
	  DstBlock		  "o10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret24"
	  SrcPort		  1
	  DstBlock		  "o9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret23"
	  SrcPort		  1
	  DstBlock		  "o8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret22"
	  SrcPort		  1
	  DstBlock		  "o7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret21"
	  SrcPort		  1
	  DstBlock		  "o6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret20"
	  SrcPort		  1
	  DstBlock		  "o5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret19"
	  SrcPort		  1
	  DstBlock		  "o4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret18"
	  SrcPort		  1
	  DstBlock		  "o3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret17"
	  SrcPort		  1
	  DstBlock		  "o2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret16"
	  SrcPort		  1
	  DstBlock		  "o1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret15"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice31"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice15"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret14"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice30"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice14"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret13"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice29"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice13"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret12"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice28"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice12"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret11"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice27"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice11"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret10"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice26"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice10"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret9"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice25"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice9"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret8"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice24"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice8"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret7"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice23"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice7"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret6"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice22"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret5"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice21"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice20"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice19"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice18"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice17"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret0"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice16"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice16"
	  SrcPort		  1
	  DstBlock		  "Concat0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice0"
	  SrcPort		  1
	  DstBlock		  "Concat0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat0"
	  SrcPort		  1
	  DstBlock		  "Reinterpret16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice17"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret17"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice18"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret18"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i3"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice19"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat3"
	  SrcPort		  1
	  DstBlock		  "Reinterpret19"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i4"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice20"
	  SrcPort		  1
	  DstBlock		  "Concat4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  DstBlock		  "Concat4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat4"
	  SrcPort		  1
	  DstBlock		  "Reinterpret20"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i5"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice21"
	  SrcPort		  1
	  DstBlock		  "Concat5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice5"
	  SrcPort		  1
	  DstBlock		  "Concat5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat5"
	  SrcPort		  1
	  DstBlock		  "Reinterpret21"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i6"
	  SrcPort		  1
	  DstBlock		  "Reinterpret5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice22"
	  SrcPort		  1
	  DstBlock		  "Concat6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice6"
	  SrcPort		  1
	  DstBlock		  "Concat6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat6"
	  SrcPort		  1
	  DstBlock		  "Reinterpret22"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i7"
	  SrcPort		  1
	  DstBlock		  "Reinterpret6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice23"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice7"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat7"
	  SrcPort		  1
	  DstBlock		  "Reinterpret23"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i8"
	  SrcPort		  1
	  DstBlock		  "Reinterpret7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice24"
	  SrcPort		  1
	  DstBlock		  "Concat8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice8"
	  SrcPort		  1
	  DstBlock		  "Concat8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat8"
	  SrcPort		  1
	  DstBlock		  "Reinterpret24"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i9"
	  SrcPort		  1
	  DstBlock		  "Reinterpret8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice25"
	  SrcPort		  1
	  DstBlock		  "Concat9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice9"
	  SrcPort		  1
	  DstBlock		  "Concat9"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat9"
	  SrcPort		  1
	  DstBlock		  "Reinterpret25"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i10"
	  SrcPort		  1
	  DstBlock		  "Reinterpret9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice26"
	  SrcPort		  1
	  DstBlock		  "Concat10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice10"
	  SrcPort		  1
	  DstBlock		  "Concat10"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat10"
	  SrcPort		  1
	  DstBlock		  "Reinterpret26"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i11"
	  SrcPort		  1
	  DstBlock		  "Reinterpret10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice27"
	  SrcPort		  1
	  DstBlock		  "Concat11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice11"
	  SrcPort		  1
	  DstBlock		  "Concat11"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat11"
	  SrcPort		  1
	  DstBlock		  "Reinterpret27"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i12"
	  SrcPort		  1
	  DstBlock		  "Reinterpret11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice28"
	  SrcPort		  1
	  DstBlock		  "Concat12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice12"
	  SrcPort		  1
	  DstBlock		  "Concat12"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat12"
	  SrcPort		  1
	  DstBlock		  "Reinterpret28"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i13"
	  SrcPort		  1
	  DstBlock		  "Reinterpret12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice29"
	  SrcPort		  1
	  DstBlock		  "Concat13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice13"
	  SrcPort		  1
	  DstBlock		  "Concat13"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat13"
	  SrcPort		  1
	  DstBlock		  "Reinterpret29"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i14"
	  SrcPort		  1
	  DstBlock		  "Reinterpret13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice30"
	  SrcPort		  1
	  DstBlock		  "Concat14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice14"
	  SrcPort		  1
	  DstBlock		  "Concat14"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat14"
	  SrcPort		  1
	  DstBlock		  "Reinterpret30"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i15"
	  SrcPort		  1
	  DstBlock		  "Reinterpret14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice31"
	  SrcPort		  1
	  DstBlock		  "Concat15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice15"
	  SrcPort		  1
	  DstBlock		  "Concat15"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat15"
	  SrcPort		  1
	  DstBlock		  "Reinterpret31"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i16"
	  SrcPort		  1
	  DstBlock		  "Reinterpret15"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "equalizer"
      SID		      408
      Ports		      [10, 10]
      Position		      [390, 14, 440, 216]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Input bit width:|Input binary point:|Coeff bit width:|Coeff binary point:|Output bit wid"
      "th:|Output binary point:"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on"
      MaskCallbackString      "|||||"
      MaskEnableString	      "on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on"
      MaskVariables	      "in_bit_width=@1;in_bin_point=@2;coeff_bit_width=@3;coeff_bin_point=@4;out_bit_width=@5;out_"
      "bin_point=@6;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "18|17|16|8|4|3"
      System {
	Name			"equalizer"
	Location		[1023, 105, 1408, 865]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  SID			  409
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in0"
	  SID			  410
	  Position		  [15, 53, 45, 67]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in1"
	  SID			  411
	  Position		  [15, 123, 45, 137]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in2"
	  SID			  412
	  Position		  [15, 193, 45, 207]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in3"
	  SID			  413
	  Position		  [15, 263, 45, 277]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in4"
	  SID			  414
	  Position		  [15, 333, 45, 347]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in5"
	  SID			  415
	  Position		  [15, 403, 45, 417]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in6"
	  SID			  416
	  Position		  [15, 473, 45, 487]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in7"
	  SID			  417
	  Position		  [15, 543, 45, 557]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "scale"
	  SID			  418
	  Position		  [15, 613, 45, 627]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay_out0"
	  SID			  419
	  Ports			  [1, 1]
	  Position		  [250, 53, 295, 67]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "3"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay_out1"
	  SID			  420
	  Ports			  [1, 1]
	  Position		  [250, 123, 295, 137]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "3"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay_out2"
	  SID			  421
	  Ports			  [1, 1]
	  Position		  [250, 193, 295, 207]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "3"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay_out3"
	  SID			  422
	  Ports			  [1, 1]
	  Position		  [250, 263, 295, 277]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "3"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay_out4"
	  SID			  423
	  Ports			  [1, 1]
	  Position		  [250, 333, 295, 347]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "3"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay_out5"
	  SID			  424
	  Ports			  [1, 1]
	  Position		  [250, 403, 295, 417]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "3"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay_out6"
	  SID			  425
	  Ports			  [1, 1]
	  Position		  [250, 473, 295, 487]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "3"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay_out7"
	  SID			  426
	  Ports			  [1, 1]
	  Position		  [250, 543, 295, 557]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "3"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay_sync0"
	  SID			  427
	  Ports			  [1, 1]
	  Position		  [90, 13, 135, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "5"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,ec356abf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-5}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay_sync1"
	  SID			  428
	  Ports			  [1, 1]
	  Position		  [250, 13, 295, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "3"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  429
	  Ports			  [8, 1]
	  Position		  [250, 608, 295, 737]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "8"
	  en			  "off"
	  latency		  "3"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,261"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,129,8,1,white,blue,0,f8299635,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0.311111 0"
	  ".555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.364341 0.418605 0.503876 0.589"
	  "147 0.643411 0.643411 0.620155 0.643411 0.643411 0.565891 0.643411 0.589147 0.503876 0.418605 0.364341 0.44186 0.36"
	  "4341 0.364341 0.387597 0.364341 0.364341 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-3}',"
	  "'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "scale0"
	  SID			  430
	  Ports			  [2, 2]
	  Position		  [90, 48, 135, 97]
	  SourceBlock		  "isi_correlator_lib/scale"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width"
	  in_bin_point		  "in_bin_point"
	  coeff_bit_width	  "coeff_bit_width"
	  coeff_bin_point	  "coeff_bin_point"
	  out_bit_width		  "out_bit_width"
	  out_bin_point		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "scale1"
	  SID			  431
	  Ports			  [2, 2]
	  Position		  [90, 118, 135, 167]
	  SourceBlock		  "isi_correlator_lib/scale"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width"
	  in_bin_point		  "in_bin_point"
	  coeff_bit_width	  "coeff_bit_width"
	  coeff_bin_point	  "coeff_bin_point"
	  out_bit_width		  "out_bit_width"
	  out_bin_point		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "scale2"
	  SID			  432
	  Ports			  [2, 2]
	  Position		  [90, 188, 135, 237]
	  SourceBlock		  "isi_correlator_lib/scale"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width"
	  in_bin_point		  "in_bin_point"
	  coeff_bit_width	  "coeff_bit_width"
	  coeff_bin_point	  "coeff_bin_point"
	  out_bit_width		  "out_bit_width"
	  out_bin_point		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "scale3"
	  SID			  433
	  Ports			  [2, 2]
	  Position		  [90, 258, 135, 307]
	  SourceBlock		  "isi_correlator_lib/scale"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width"
	  in_bin_point		  "in_bin_point"
	  coeff_bit_width	  "coeff_bit_width"
	  coeff_bin_point	  "coeff_bin_point"
	  out_bit_width		  "out_bit_width"
	  out_bin_point		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "scale4"
	  SID			  434
	  Ports			  [2, 2]
	  Position		  [90, 328, 135, 377]
	  SourceBlock		  "isi_correlator_lib/scale"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width"
	  in_bin_point		  "in_bin_point"
	  coeff_bit_width	  "coeff_bit_width"
	  coeff_bin_point	  "coeff_bin_point"
	  out_bit_width		  "out_bit_width"
	  out_bin_point		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "scale5"
	  SID			  435
	  Ports			  [2, 2]
	  Position		  [90, 398, 135, 447]
	  SourceBlock		  "isi_correlator_lib/scale"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width"
	  in_bin_point		  "in_bin_point"
	  coeff_bit_width	  "coeff_bit_width"
	  coeff_bin_point	  "coeff_bin_point"
	  out_bit_width		  "out_bit_width"
	  out_bin_point		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "scale6"
	  SID			  436
	  Ports			  [2, 2]
	  Position		  [90, 468, 135, 517]
	  SourceBlock		  "isi_correlator_lib/scale"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width"
	  in_bin_point		  "in_bin_point"
	  coeff_bit_width	  "coeff_bit_width"
	  coeff_bin_point	  "coeff_bin_point"
	  out_bit_width		  "out_bit_width"
	  out_bin_point		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "scale7"
	  SID			  437
	  Ports			  [2, 2]
	  Position		  [90, 538, 135, 587]
	  SourceBlock		  "isi_correlator_lib/scale"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width"
	  in_bin_point		  "in_bin_point"
	  coeff_bit_width	  "coeff_bit_width"
	  coeff_bin_point	  "coeff_bin_point"
	  out_bit_width		  "out_bit_width"
	  out_bin_point		  "out_bin_point"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  438
	  Position		  [330, 13, 360, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out0"
	  SID			  439
	  Position		  [330, 53, 360, 67]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out1"
	  SID			  440
	  Position		  [330, 123, 360, 137]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out2"
	  SID			  441
	  Position		  [330, 193, 360, 207]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out3"
	  SID			  442
	  Position		  [330, 263, 360, 277]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out4"
	  SID			  443
	  Position		  [330, 333, 360, 347]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out5"
	  SID			  444
	  Position		  [330, 403, 360, 417]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out6"
	  SID			  445
	  Position		  [330, 473, 360, 487]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out7"
	  SID			  446
	  Position		  [330, 543, 360, 557]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "clip"
	  SID			  447
	  Position		  [330, 668, 360, 682]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "in0"
	  SrcPort		  1
	  DstBlock		  "scale0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in1"
	  SrcPort		  1
	  DstBlock		  "scale1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in2"
	  SrcPort		  1
	  DstBlock		  "scale2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in3"
	  SrcPort		  1
	  DstBlock		  "scale3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in4"
	  SrcPort		  1
	  DstBlock		  "scale4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in5"
	  SrcPort		  1
	  DstBlock		  "scale5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in6"
	  SrcPort		  1
	  DstBlock		  "scale6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in7"
	  SrcPort		  1
	  DstBlock		  "scale7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scale0"
	  SrcPort		  1
	  DstBlock		  "Delay_out0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scale1"
	  SrcPort		  1
	  DstBlock		  "Delay_out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scale2"
	  SrcPort		  1
	  DstBlock		  "Delay_out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scale3"
	  SrcPort		  1
	  DstBlock		  "Delay_out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scale4"
	  SrcPort		  1
	  DstBlock		  "Delay_out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scale5"
	  SrcPort		  1
	  DstBlock		  "Delay_out5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scale6"
	  SrcPort		  1
	  DstBlock		  "Delay_out6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scale7"
	  SrcPort		  1
	  DstBlock		  "Delay_out7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scale7"
	  SrcPort		  2
	  Points		  [15, 0; 0, 150]
	  DstBlock		  "Logical"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "scale6"
	  SrcPort		  2
	  Points		  [25, 0; 0, 205]
	  DstBlock		  "Logical"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "scale5"
	  SrcPort		  2
	  Points		  [35, 0; 0, 260]
	  DstBlock		  "Logical"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "scale4"
	  SrcPort		  2
	  Points		  [45, 0; 0, 315]
	  DstBlock		  "Logical"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "scale3"
	  SrcPort		  2
	  Points		  [55, 0; 0, 370]
	  DstBlock		  "Logical"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "scale2"
	  SrcPort		  2
	  Points		  [65, 0; 0, 425]
	  DstBlock		  "Logical"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "scale1"
	  SrcPort		  2
	  Points		  [75, 0; 0, 480]
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "scale0"
	  SrcPort		  2
	  Points		  [85, 0; 0, 535]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay_sync0"
	  SrcPort		  1
	  DstBlock		  "Delay_sync1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay_sync1"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "Delay_sync0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "clip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scale"
	  SrcPort		  1
	  Points		  [15, 0; 0, -45]
	  Branch {
	    Points		    [0, -70]
	    Branch {
	      Points		      [0, -70]
	      Branch {
		Points			[0, -70]
		Branch {
		  Points		  [0, -70]
		  Branch {
		    Points		    [0, -70]
		    Branch {
		    Points		    [0, -70]
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "scale0"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "scale1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "scale2"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "scale3"
		    DstPort		    2
		  }
		}
		Branch {
		  DstBlock		  "scale4"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"scale5"
		DstPort			2
	      }
	    }
	    Branch {
	      DstBlock		      "scale6"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "scale7"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Delay_out0"
	  SrcPort		  1
	  DstBlock		  "out0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay_out1"
	  SrcPort		  1
	  DstBlock		  "out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay_out2"
	  SrcPort		  1
	  DstBlock		  "out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay_out3"
	  SrcPort		  1
	  DstBlock		  "out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay_out4"
	  SrcPort		  1
	  DstBlock		  "out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay_out5"
	  SrcPort		  1
	  DstBlock		  "out5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay_out6"
	  SrcPort		  1
	  DstBlock		  "out6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay_out7"
	  SrcPort		  1
	  DstBlock		  "out7"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "fanout"
      SID		      448
      Ports		      [1, 2]
      Position		      [90, 212, 140, 243]
      AttributesFormatString  "delay=2"
      UserDataPersistent      on
      UserData		      "DataTag4"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "fanout"
      MaskDescription	      "This block provides a timing-friendly way to create large fanouts."
      MaskPromptString	      "Fanout:|Delays:"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVariables	      "fanout=@1;delays=@2;"
      MaskInitialization      "fanout_init(gcb, ...\n    'fanout', fanout, ...\n    'delays', delays);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2|1"
      System {
	Name			"fanout"
	Location		[1390, 367, 1847, 594]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	6
	Block {
	  BlockType		  Inport
	  Name			  "in"
	  SID			  1
	  Position		  [15, 48, 45, 62]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "pipeline1"
	  SID			  2
	  Ports			  [1, 1]
	  Position		  [100, 48, 150, 62]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "delays"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "pipeline2"
	  SID			  3
	  Ports			  [1, 1]
	  Position		  [200, 23, 250, 37]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "delays"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "pipeline3"
	  SID			  4
	  Ports			  [1, 1]
	  Position		  [200, 73, 250, 87]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "delays"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out0"
	  SID			  5
	  Position		  [300, 23, 330, 37]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out1"
	  SID			  6
	  Position		  [300, 73, 330, 87]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "in"
	  SrcPort		  1
	  DstBlock		  "pipeline1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pipeline1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "pipeline2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "pipeline3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "pipeline2"
	  SrcPort		  1
	  DstBlock		  "out0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pipeline3"
	  SrcPort		  1
	  DstBlock		  "out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "fft_power"
      SID		      449
      Ports		      [10, 10]
      Position		      [1265, 12, 1315, 163]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Bit width (in):"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "bit_width=@1;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "18"
      System {
	Name			"fft_power"
	Location		[1294, 477, 1648, 801]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	46
	Block {
	  BlockType		  Inport
	  Name			  "d0"
	  SID			  1
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "d1"
	  SID			  2
	  Position		  [15, 43, 45, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "d2"
	  SID			  3
	  Position		  [15, 73, 45, 87]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "d3"
	  SID			  4
	  Position		  [15, 103, 45, 117]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "d4"
	  SID			  5
	  Position		  [15, 133, 45, 147]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "d5"
	  SID			  6
	  Position		  [15, 163, 45, 177]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "d6"
	  SID			  7
	  Position		  [15, 193, 45, 207]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "d7"
	  SID			  8
	  Position		  [15, 223, 45, 237]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  SID			  9
	  Position		  [15, 253, 45, 267]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  SID			  10
	  Position		  [15, 283, 45, 297]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret0"
	  SID			  11
	  Ports			  [1, 1]
	  Position		  [155, 13, 205, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  SID			  12
	  Ports			  [1, 1]
	  Position		  [155, 43, 205, 57]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  SID			  13
	  Ports			  [1, 1]
	  Position		  [155, 73, 205, 87]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  SID			  14
	  Ports			  [1, 1]
	  Position		  [155, 103, 205, 117]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  SID			  15
	  Ports			  [1, 1]
	  Position		  [155, 133, 205, 147]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret5"
	  SID			  16
	  Ports			  [1, 1]
	  Position		  [155, 163, 205, 177]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret6"
	  SID			  17
	  Ports			  [1, 1]
	  Position		  [155, 193, 205, 207]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret7"
	  SID			  18
	  Ports			  [1, 1]
	  Position		  [155, 223, 205, 237]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice0"
	  SID			  19
	  Ports			  [1, 1]
	  Position		  [230, 13, 280, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "min(32, bit_width*2)"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  SID			  20
	  Ports			  [1, 1]
	  Position		  [230, 43, 280, 57]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "min(32, bit_width*2)"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  SID			  21
	  Ports			  [1, 1]
	  Position		  [230, 73, 280, 87]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "min(32, bit_width*2)"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  SID			  22
	  Ports			  [1, 1]
	  Position		  [230, 103, 280, 117]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "min(32, bit_width*2)"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  SID			  23
	  Ports			  [1, 1]
	  Position		  [230, 133, 280, 147]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "min(32, bit_width*2)"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice5"
	  SID			  24
	  Ports			  [1, 1]
	  Position		  [230, 163, 280, 177]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "min(32, bit_width*2)"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice6"
	  SID			  25
	  Ports			  [1, 1]
	  Position		  [230, 193, 280, 207]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "min(32, bit_width*2)"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice7"
	  SID			  26
	  Ports			  [1, 1]
	  Position		  [230, 223, 280, 237]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "min(32, bit_width*2)"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "pipeline0"
	  SID			  27
	  Ports			  [1, 1]
	  Position		  [75, 253, 125, 267]
	  UserDataPersistent	  on
	  UserData		  "DataTag5"
	  SourceBlock		  "casper_library/Delays/pipeline"
	  SourceType		  "pipeline"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  latency		  "5"
	}
	Block {
	  BlockType		  Reference
	  Name			  "pipeline1"
	  SID			  28
	  Ports			  [1, 1]
	  Position		  [75, 283, 125, 297]
	  UserDataPersistent	  on
	  UserData		  "DataTag6"
	  SourceBlock		  "casper_library/Delays/pipeline"
	  SourceType		  "pipeline"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  latency		  "5"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power0"
	  SID			  29
	  Ports			  [1, 1]
	  Position		  [75, 13, 125, 27]
	  ShowName		  off
	  SourceBlock		  "casper_library/Misc/power"
	  SourceType		  "power"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  BitWidth		  "bit_width"
	  add_latency		  "2"
	  mult_latency		  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power1"
	  SID			  30
	  Ports			  [1, 1]
	  Position		  [75, 43, 125, 57]
	  ShowName		  off
	  SourceBlock		  "casper_library/Misc/power"
	  SourceType		  "power"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  BitWidth		  "bit_width"
	  add_latency		  "2"
	  mult_latency		  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power2"
	  SID			  31
	  Ports			  [1, 1]
	  Position		  [75, 73, 125, 87]
	  ShowName		  off
	  SourceBlock		  "casper_library/Misc/power"
	  SourceType		  "power"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  BitWidth		  "bit_width"
	  add_latency		  "2"
	  mult_latency		  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power3"
	  SID			  32
	  Ports			  [1, 1]
	  Position		  [75, 103, 125, 117]
	  ShowName		  off
	  SourceBlock		  "casper_library/Misc/power"
	  SourceType		  "power"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  BitWidth		  "bit_width"
	  add_latency		  "2"
	  mult_latency		  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power4"
	  SID			  33
	  Ports			  [1, 1]
	  Position		  [75, 133, 125, 147]
	  ShowName		  off
	  SourceBlock		  "casper_library/Misc/power"
	  SourceType		  "power"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  BitWidth		  "bit_width"
	  add_latency		  "2"
	  mult_latency		  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power5"
	  SID			  34
	  Ports			  [1, 1]
	  Position		  [75, 163, 125, 177]
	  ShowName		  off
	  SourceBlock		  "casper_library/Misc/power"
	  SourceType		  "power"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  BitWidth		  "bit_width"
	  add_latency		  "2"
	  mult_latency		  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power6"
	  SID			  35
	  Ports			  [1, 1]
	  Position		  [75, 193, 125, 207]
	  ShowName		  off
	  SourceBlock		  "casper_library/Misc/power"
	  SourceType		  "power"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  BitWidth		  "bit_width"
	  add_latency		  "2"
	  mult_latency		  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power7"
	  SID			  36
	  Ports			  [1, 1]
	  Position		  [75, 223, 125, 237]
	  ShowName		  off
	  SourceBlock		  "casper_library/Misc/power"
	  SourceType		  "power"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  BitWidth		  "bit_width"
	  add_latency		  "2"
	  mult_latency		  "3"
	}
	Block {
	  BlockType		  Outport
	  Name			  "p0"
	  SID			  37
	  Position		  [305, 13, 335, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "p1"
	  SID			  38
	  Position		  [305, 43, 335, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "p2"
	  SID			  39
	  Position		  [305, 73, 335, 87]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "p3"
	  SID			  40
	  Position		  [305, 103, 335, 117]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "p4"
	  SID			  41
	  Position		  [305, 133, 335, 147]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "p5"
	  SID			  42
	  Position		  [305, 163, 335, 177]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "p6"
	  SID			  43
	  Position		  [305, 193, 335, 207]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "p7"
	  SID			  44
	  Position		  [305, 223, 335, 237]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "eout"
	  SID			  45
	  Position		  [305, 253, 335, 267]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "tout"
	  SID			  46
	  Position		  [305, 283, 335, 297]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "power7"
	  SrcPort		  1
	  DstBlock		  "Reinterpret7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "d7"
	  SrcPort		  1
	  DstBlock		  "power7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "pipeline1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  DstBlock		  "pipeline0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  DstBlock		  "Slice3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "Slice2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Slice1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret7"
	  SrcPort		  1
	  DstBlock		  "Slice7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret6"
	  SrcPort		  1
	  DstBlock		  "Slice6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret5"
	  SrcPort		  1
	  DstBlock		  "Slice5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  DstBlock		  "Slice4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "power6"
	  SrcPort		  1
	  DstBlock		  "Reinterpret6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "d6"
	  SrcPort		  1
	  DstBlock		  "power6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "power5"
	  SrcPort		  1
	  DstBlock		  "Reinterpret5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "d5"
	  SrcPort		  1
	  DstBlock		  "power5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "power4"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "d4"
	  SrcPort		  1
	  DstBlock		  "power4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "power3"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "d3"
	  SrcPort		  1
	  DstBlock		  "power3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "power2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "d2"
	  SrcPort		  1
	  DstBlock		  "power2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "power1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "d1"
	  SrcPort		  1
	  DstBlock		  "power1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret0"
	  SrcPort		  1
	  DstBlock		  "Slice0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "power0"
	  SrcPort		  1
	  DstBlock		  "Reinterpret0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "d0"
	  SrcPort		  1
	  DstBlock		  "power0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "p1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "p2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "p3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  DstBlock		  "p4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice5"
	  SrcPort		  1
	  DstBlock		  "p5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice6"
	  SrcPort		  1
	  DstBlock		  "p6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice7"
	  SrcPort		  1
	  DstBlock		  "p7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pipeline0"
	  SrcPort		  1
	  DstBlock		  "eout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pipeline1"
	  SrcPort		  1
	  DstBlock		  "tout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice0"
	  SrcPort		  1
	  DstBlock		  "p0"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "integral_cntr"
      SID		      731
      Ports		      [2, 2]
      Position		      [90, 86, 140, 119]
      LibraryVersion	      "*1.556"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "integral_cntr"
      MaskDescription	      "Counts out an integral number of full periods.\n\nIt acts as a count-limited counter (for"
      " arbitrary count limits) as long as enable is high.  But when enable goes low, it finishes counting its current "
      "sequence before stopping.\n\nIt indicates when data is valid, and it supports synchronous resets."
      MaskPromptString	      "Period:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "period=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "9"
      System {
	Name			"integral_cntr"
	Location		[1329, 520, 1829, 741]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  SID			  732
	  Position		  [15, 103, 45, 117]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  SID			  770
	  Position		  [15, 173, 45, 187]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  SID			  930
	  Ports			  [0, 1]
	  Position		  [95, 88, 145, 102]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "period - 1"
	  n_bits		  "nextpow2(period)"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,7a8c02d8,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'8');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','inp"
	  "1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN + A"
	  "*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','opsel"
	  "ect'=>'C'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant3"
	  SID			  932
	  Ports			  [0, 1]
	  Position		  [270, 28, 320, 42]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "period - 1"
	  n_bits		  "nextpow2(period)"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,7a8c02d8,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'8');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','inp"
	  "1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN + A"
	  "*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','opsel"
	  "ect'=>'C'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant4"
	  SID			  934
	  Ports			  [0, 1]
	  Position		  [95, 73, 145, 87]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "nextpow2(period)"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','inp"
	  "1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN + A"
	  "*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','opsel"
	  "ect'=>'C'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  SID			  734
	  Ports			  [3, 1]
	  Position		  [270, 57, 320, 103]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "nextpow2(period)"
	  bin_pt		  "0"
	  load_pin		  "on"
	  rst			  "off"
	  en			  "on"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  implementation	  "Fabric"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "0,0,543,936"
	  block_type		  "counter"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,46,3,1,white,blue,0,993b2a6f,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.1 0.32 0.1 0.26 0.5 0.56 0.62 0.88 0.68 0.48 0.34 0.58 0.34 0.48 0.68 0.88 0.62 0.56 0.5 0.26 ],[0.10869"
	  "6 0.282609 0.521739 0.76087 0.934783 0.934783 0.869565 0.934783 0.934783 0.717391 0.934783 0.782609 0.521739 0.2608"
	  "7 0.108696 0.326087 0.108696 0.108696 0.173913 0.108696 0.108696 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'load');\ncolor('black');port_label('input',2,'din');\ncolor('black');port_label('input',3,'en');\ncolor"
	  "('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  SID			  938
	  Ports			  [1, 1]
	  Position		  [170, 173, 220, 187]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfpri"
	  "ntf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  SID			  943
	  Ports			  [1, 1]
	  Position		  [345, 138, 395, 152]
	  BlockMirror		  on
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,267846e5,left,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfpri"
	  "ntf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  737
	  Ports			  [2, 1]
	  Position		  [170, 104, 220, 131]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "0,0,543,357"
	  block_type		  "logical"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,27,2,1,white,blue,0,fc354646,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.26 0.38 0.26 0.34 0.48 0.52 0.56 0.72 0.6 0.48 0.4 0.52 0.4 0.48 0.6 0.72 0.56 0.52 0.48 0.34 ],[0.11111"
	  "1 0.259259 0.481481 0.703704 0.851852 0.851852 0.777778 0.851852 0.851852 0.62963 0.851852 0.703704 0.481481 0.2592"
	  "59 0.111111 0.333333 0.111111 0.111111 0.185185 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 "
	  "0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\n"
	  "ewlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'logical_fu"
	  "nction'=>'OR'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  SID			  939
	  Ports			  [2, 1]
	  Position		  [270, 159, 320, 186]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  "off"
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "0,0,543,357"
	  block_type		  "logical"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,27,2,1,white,blue,0,2d68f70b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.26 0.38 0.26 0.34 0.48 0.52 0.56 0.72 0.6 0.48 0.4 0.52 0.4 0.48 0.6 0.72 0.56 0.52 0.48 0.34 ],[0.11111"
	  "1 0.259259 0.481481 0.703704 0.851852 0.851852 0.777778 0.851852 0.851852 0.62963 0.851852 0.703704 0.481481 0.2592"
	  "59 0.111111 0.333333 0.111111 0.111111 0.185185 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 "
	  "0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\n"
	  "ewlineand\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'logical_fu"
	  "nction'=>'AND'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  SID			  935
	  Ports			  [2, 1]
	  Position		  [170, 29, 220, 56]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "0,0,543,357"
	  block_type		  "logical"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,27,2,1,white,blue,0,fc354646,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.26 0.38 0.26 0.34 0.48 0.52 0.56 0.72 0.6 0.48 0.4 0.52 0.4 0.48 0.6 0.72 0.56 0.52 0.48 0.34 ],[0.11111"
	  "1 0.259259 0.481481 0.703704 0.851852 0.851852 0.777778 0.851852 0.851852 0.62963 0.851852 0.703704 0.481481 0.2592"
	  "59 0.111111 0.333333 0.111111 0.111111 0.185185 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 "
	  "0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\n"
	  "ewlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'logical_fu"
	  "nction'=>'OR'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  SID			  933
	  Ports			  [3, 1]
	  Position		  [170, 57, 220, 103]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,429"
	  block_type		  "mux"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,46,3,1,white,blue,3,eb98d690,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.26 0.1 0.32 0.1 0.26 0.5 0.56 0.62 0.88 0.68 0.48 0.34 0.58 0.34 0.48 0.68 0.88 0.62 0.56 0.5 0"
	  ".26 ],[0.108696 0.282609 0.521739 0.76087 0.934783 0.934783 0.869565 0.934783 0.934783 0.717391 0.934783 0.782609 0"
	  ".521739 0.26087 0.108696 0.326087 0.108696 0.108696 0.173913 0.108696 0.108696 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 "
	  "0 ],[0 0.142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	  ";\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_lab"
	  "el('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational2"
	  SID			  931
	  Ports			  [2, 1]
	  Position		  [345, 29, 395, 56]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a=b"
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "0,0,419,209"
	  block_type		  "relational"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,27,2,1,white,blue,0,2dfefa50,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.26 0.38 0.26 0.34 0.48 0.52 0.56 0.72 0.6 0.48 0.4 0.52 0.4 0.48 0.6 0.72 0.56 0.52 0.48 0.34 ],[0.11111"
	  "1 0.259259 0.481481 0.703704 0.851852 0.851852 0.777778 0.851852 0.851852 0.62963 0.851852 0.703704 0.481481 0.2592"
	  "59 0.111111 0.333333 0.111111 0.111111 0.185185 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 "
	  "0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_labe"
	  "l('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newlinez^{-0"
	  "}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a=b'}}}"
	}
	Block {
	  BlockType		  Outport
	  Name			  "addr"
	  SID			  739
	  Position		  [445, 73, 475, 87]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "we"
	  SID			  740
	  Position		  [445, 168, 475, 182]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  Points		  [-185, 0]
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  Points		  [15, 0; 0, 20]
	  DstBlock		  "Counter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 45]
	    DstBlock		    "Logical1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Counter"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -115]
	    Branch {
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -15]
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational2"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Inverter1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -30; -260, 0; 0, 20]
	    DstBlock		    "Logical2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Counter"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "Relational2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Relational2"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "addr"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "loopback"
      SID		      450
      Ports		      [3, 3]
      Position		      [615, 16, 765, 114]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "loopback"
      MaskDescription	      "A loopback link. Stores data in BRAM for long delay periods.\n\nIntended for buffering a "
      "stream of data until the other two\narrive over XAUI for resyncing.  Its delay should be set to\nsomething on th"
      "e order of (but less than) the XAUI latency."
      MaskPromptString	      "Delay: (2^?)"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "delay=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8"
      System {
	Name			"loopback"
	Location		[1131, 128, 1393, 253]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  SID			  451
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_fifo"
	  SID			  452
	  Position		  [15, 48, 45, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid_fifo"
	  SID			  453
	  Position		  [15, 83, 45, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_bram0"
	  SID			  454
	  Ports			  [1, 1]
	  Position		  [95, 12, 145, 28]
	  BackgroundColor	  "gray"
	  LibraryVersion	  "1.1208"
	  SourceBlock		  "casper_library/Delays/delay_bram"
	  SourceType		  "delay_bram"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  DelayLen		  "2^delay"
	  bram_latency		  "4"
	  use_dsp48		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_bram1"
	  SID			  455
	  Ports			  [1, 1]
	  Position		  [95, 47, 145, 63]
	  BackgroundColor	  "gray"
	  LibraryVersion	  "1.1208"
	  SourceBlock		  "casper_library/Delays/delay_bram"
	  SourceType		  "delay_bram"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  DelayLen		  "2^delay"
	  bram_latency		  "4"
	  use_dsp48		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_bram2"
	  SID			  456
	  Ports			  [1, 1]
	  Position		  [95, 82, 145, 98]
	  BackgroundColor	  "gray"
	  LibraryVersion	  "1.1208"
	  SourceBlock		  "casper_library/Delays/delay_bram"
	  SourceType		  "delay_bram"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  DelayLen		  "2^delay"
	  bram_latency		  "4"
	  use_dsp48		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  457
	  Position		  [195, 13, 225, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_fifo_out"
	  SID			  458
	  Position		  [195, 48, 225, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid_fifo_out"
	  SID			  459
	  Position		  [195, 83, 225, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "delay_bram0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_fifo"
	  SrcPort		  1
	  DstBlock		  "delay_bram1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_fifo"
	  SrcPort		  1
	  DstBlock		  "delay_bram2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_bram0"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_bram1"
	  SrcPort		  1
	  DstBlock		  "data_fifo_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_bram2"
	  SrcPort		  1
	  DstBlock		  "valid_fifo_out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "pos_extend"
      SID		      892
      Ports		      [1, 1]
      Position		      [15, 258, 65, 272]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "pos_extend"
      MaskDescription	      "Extends a boolean signal to be high for the specified number of clocks after the last hig"
      "h input."
      MaskPromptString	      "Duration:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "duration=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8"
      System {
	Name			"pos_extend"
	Location		[629, 299, 961, 422]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in"
	  SID			  893
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  SID			  894
	  Ports			  [0, 1]
	  Position		  [90, 48, 140, 62]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "duration + 1"
	  n_bits		  "nextpow2(duration + 2)"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,350ae870,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'9');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','inp"
	  "1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN + A"
	  "*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','opsel"
	  "ect'=>'C'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  SID			  895
	  Ports			  [2, 1]
	  Position		  [90, 12, 140, 43]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "nextpow2(duration + 2)"
	  bin_pt		  "0"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  implementation	  "Fabric"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  use_rpm		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "counter"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,31,2,1,white,blue,0,d605779c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0.34 ],[0.096"
	  "7742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.709677 0.483871 0."
	  "258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],["
	  "0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	  "ort_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'out'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  SID			  896
	  Ports			  [2, 1]
	  Position		  [165, 27, 215, 58]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a!=b"
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "relational"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,31,2,1,white,blue,0,6a9ac0d0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0.34 ],[0.096"
	  "7742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.709677 0.483871 0."
	  "258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],["
	  "0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	  "ort_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a!=b}\\new"
	  "linez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out"
	  SID			  897
	  Position		  [255, 38, 285, 52]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 30; -165, 0; 0, -40]
	    DstBlock		    "Counter"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "in"
	  SrcPort		  1
	  DstBlock		  "Counter"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "pulse_hold"
      SID		      460
      Ports		      [2, 1]
      Position		      [15, 166, 65, 199]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"pulse_hold"
	Location		[861, 421, 1089, 508]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  SID			  461
	  Position		  [15, 18, 45, 32]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  SID			  462
	  Position		  [15, 48, 45, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  SID			  463
	  Ports			  [3, 1]
	  Position		  [100, 14, 150, 66]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,52,3,1,white,blue,0,b821322c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1153"
	  "85 0.269231 0.5 0.730769 0.884615 0.884615 0.807692 0.884615 0.884615 0.673077 0.884615 0.730769 0.5 0.269231 0.115"
	  "385 0.326923 0.115385 0.115385 0.192308 0.115385 0.115385 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nf"
	  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input"
	  "',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black');"
	  "port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon tex"
	  "t');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "hold"
	  SID			  464
	  Position		  [180, 33, 210, 47]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "Register"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Register"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  Points		  [10, 0; 0, -15]
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "hold"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "resync"
      SID		      465
      Ports		      [3, 2]
      Position		      [790, 316, 890, 374]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "resync"
      MaskDescription	      "Realigns a data stream with another based on sync pulses."
      MaskPromptString	      "Buffer depth: (2^?)"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "depth=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "4"
      System {
	Name			"resync"
	Location		[107, 861, 723, 1039]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync_ref"
	  SID			  466
	  Position		  [15, 38, 45, 52]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  SID			  467
	  Position		  [15, 98, 45, 112]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  SID			  468
	  Position		  [15, 138, 45, 152]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ASR0"
	  SID			  469
	  Ports			  [2, 1]
	  Position		  [490, 16, 540, 69]
	  SourceBlock		  "xbsIndex_r4/Addressable Shift Register"
	  SourceType		  "Xilinx Addressable Shift Register Block"
	  infoedit		  "Delay of configurable length.  Any element in the delay line can be addressed and driven onto the outp"
	  "ut port.<br><br>Hardware notes: Implemented using SRL16s.  If Virtex-4, Virtex-II or Spartan-3 devices are used, mu"
	  "ltiple SRLC16s are cascaded together."
	  infer_latency		  "on"
	  depth			  "2^depth"
	  initVector		  "[0]"
	  en			  "off"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,470"
	  block_type		  "addrsr"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,53,2,1,white,blue,0,a352fb33,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1320"
	  "75 0.283019 0.509434 0.735849 0.886792 0.886792 0.811321 0.886792 0.886792 0.679245 0.886792 0.735849 0.509434 0.28"
	  "3019 0.132075 0.339623 0.132075 0.132075 0.207547 0.132075 0.132075 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 "
	  "1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_la"
	  "bel('input',1,'d');\ncolor('black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,'q');\nfpri"
	  "ntf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ASR1"
	  SID			  470
	  Ports			  [2, 1]
	  Position		  [490, 91, 540, 144]
	  SourceBlock		  "xbsIndex_r4/Addressable Shift Register"
	  SourceType		  "Xilinx Addressable Shift Register Block"
	  infoedit		  "Delay of configurable length.  Any element in the delay line can be addressed and driven onto the outp"
	  "ut port.<br><br>Hardware notes: Implemented using SRL16s.  If Virtex-4, Virtex-II or Spartan-3 devices are used, mu"
	  "ltiple SRLC16s are cascaded together."
	  infer_latency		  "on"
	  depth			  "2^depth"
	  initVector		  "[0]"
	  en			  "off"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,470"
	  block_type		  "addrsr"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,53,2,1,white,blue,0,a352fb33,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1320"
	  "75 0.283019 0.509434 0.735849 0.886792 0.886792 0.811321 0.886792 0.886792 0.679245 0.886792 0.735849 0.509434 0.28"
	  "3019 0.132075 0.339623 0.132075 0.132075 0.207547 0.132075 0.132075 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 "
	  "1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_la"
	  "bel('input',1,'d');\ncolor('black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,'q');\nfpri"
	  "ntf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  SID			  471
	  Ports			  [2, 1]
	  Position		  [390, 37, 440, 68]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Down"
	  start_count		  "2^depth-1"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "depth"
	  bin_pt		  "0"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  implementation	  "Fabric"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,936"
	  block_type		  "counter"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,31,2,1,white,blue,0,d605779c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0.34 ],[0.096"
	  "7742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.709677 0.483871 0."
	  "258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],["
	  "0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	  "ort_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'out'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter0"
	  SID			  472
	  Ports			  [1, 1]
	  Position		  [70, 73, 120, 87]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,376"
	  block_type		  "inv"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfpri"
	  "ntf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  SID			  473
	  Ports			  [1, 1]
	  Position		  [315, 83, 365, 97]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,376"
	  block_type		  "inv"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfpri"
	  "ntf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  SID			  474
	  Ports			  [2, 1]
	  Position		  [145, 58, 195, 87]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,357"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,0a851f85,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\ne"
	  "wlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  SID			  475
	  Ports			  [3, 1]
	  Position		  [240, 64, 290, 116]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,249"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,52,3,1,white,blue,0,b821322c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1153"
	  "85 0.269231 0.5 0.730769 0.884615 0.884615 0.807692 0.884615 0.884615 0.673077 0.884615 0.730769 0.5 0.269231 0.115"
	  "385 0.326923 0.115385 0.115385 0.192308 0.115385 0.115385 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nf"
	  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input"
	  "',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black');"
	  "port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon tex"
	  "t');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  SID			  476
	  Position		  [565, 38, 595, 52]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "aligned"
	  SID			  477
	  Position		  [565, 113, 595, 127]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "ASR1"
	  SrcPort		  1
	  DstBlock		  "aligned"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter0"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [10, 0; 0, 15]
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 15]
	    DstBlock		    "ASR1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Inverter1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "ASR1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "ASR0"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  Points		  [0, -30]
	  DstBlock		  "Counter"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ASR0"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [165, 0]
	    Branch {
	      Points		      [0, -30]
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Register"
	      DstPort		      3
	    }
	  }
	  Branch {
	    DstBlock		    "Inverter0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "sync_ref"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 20]
	    DstBlock		    "Logical1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  Points		  [405, 0; 0, -115]
	  DstBlock		  "ASR0"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "saturate"
      SID		      478
      Ports		      [1, 2]
      Position		      [390, 308, 440, 357]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Input bit width:|Input binary point:|Output bit width:|Output binary point:"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVariables	      "in_bit_width=@1;in_bin_point=@2;out_bit_width=@3;out_bin_point=@4;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "34|25|4|3"
      System {
	Name			"saturate"
	Location		[843, 694, 1420, 890]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  SID			  479
	  Position		  [30, 28, 60, 42]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  SID			  480
	  Ports			  [2, 1]
	  Position		  [290, 80, 335, 140]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,165"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,60,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0.311111 0"
	  ".555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.2 0.316667 0.5 0.683333 0.8 0."
	  "8 0.75 0.8 0.8 0.633333 0.8 0.683333 0.5 0.316667 0.2 0.366667 0.2 0.2 0.25 0.2 0.2 ],[0.98 0.96 0.92]);\nplot([0 1"
	  " 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	  "'black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon tex"
	  "t');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  SID			  481
	  Ports			  [1, 1]
	  Position		  [115, 28, 160, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "2"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,636,521"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,5129c5aa,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\ncolor('black');disp('\\newli"
	  "nez^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  482
	  Ports			  [2, 1]
	  Position		  [455, 143, 500, 172]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,261"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,29,2,1,white,blue,0,fc354646,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.333333 0.222222 0.377778 0.222222 0.333333 0.511111 0.555556 0.6 0.777778 0.644444 0.511111 0.4 0.555556 0.4 "
	  "0.511111 0.644444 0.777778 0.6 0.555556 0.511111 0.333333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 "
	  "0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.17241"
	  "4 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics'"
	  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Max"
	  SID			  483
	  Ports			  [0, 1]
	  Position		  [15, 93, 60, 107]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Signed (2's comp)"
	  const			  "(2^(out_bit_width-1)-1)/(2^(out_bit_width-1))"
	  n_bits		  "in_bit_width"
	  bin_pt		  "in_bin_point"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "95,381,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,0,1,white,blue,0,9115a688,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0.875');\nfprintf('','COMMENT: end ic"
	  "on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Max1"
	  SID			  484
	  Ports			  [0, 1]
	  Position		  [380, 58, 425, 72]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Signed (2's comp)"
	  const			  "(2^(out_bit_width-1)-1)/(2^(out_bit_width-1))"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "95,381,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,0,1,white,blue,0,9115a688,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0.875');\nfprintf('','COMMENT: end ic"
	  "on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Max2"
	  SID			  485
	  Ports			  [0, 1]
	  Position		  [380, 73, 425, 87]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Signed (2's comp)"
	  const			  "0"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "95,381,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon t"
	  "ext');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Min"
	  SID			  486
	  Ports			  [0, 1]
	  Position		  [15, 123, 60, 137]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Signed (2's comp)"
	  const			  "-(2^(out_bit_width - 1) - 1) / 2^(out_bit_width - 1)"
	  n_bits		  "in_bit_width"
	  bin_pt		  "in_bin_point"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "465,54,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,0,1,white,blue,0,5fc2cb76,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'-0.875');\nfprintf('','COMMENT: end i"
	  "con text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Min1"
	  SID			  487
	  Ports			  [0, 1]
	  Position		  [380, 43, 425, 57]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Signed (2's comp)"
	  const			  "-(2^(out_bit_width - 1) - 1) / 2^(out_bit_width - 1)"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "465,54,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,0,1,white,blue,0,5fc2cb76,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'-0.875');\nfprintf('','COMMENT: end i"
	  "con text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  SID			  488
	  Ports			  [5, 1]
	  Position		  [455, 13, 500, 87]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "4"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,303"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,74,5,1,white,blue,3,d6c79293,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466"
	  "667 0.311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.256757 0.351351 "
	  "0.5 0.648649 0.743243 0.743243 0.702703 0.743243 0.743243 0.608108 0.743243 0.648649 0.5 0.351351 0.256757 0.391892"
	  " 0.256757 0.256757 0.297297 0.256757 0.256757 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0.142857 0.857143 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inpu"
	  "t',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black'"
	  ");port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black');disp('\\bf{}','texmode','"
	  "on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret_Max"
	  SID			  489
	  Ports			  [1, 1]
	  Position		  [215, 88, 260, 102]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret_Min"
	  SID			  490
	  Ports			  [1, 1]
	  Position		  [215, 118, 260, 132]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational_Max"
	  SID			  491
	  Ports			  [2, 1]
	  Position		  [115, 78, 160, 107]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a>b"
	  en			  "off"
	  latency		  "2"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "relational"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,29,2,1,white,blue,0,1572da41,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.333333 0.222222 0.377778 0.222222 0.333333 0.511111 0.555556 0.6 0.777778 0.644444 0.511111 0.4 0.555556 0.4 "
	  "0.511111 0.644444 0.777778 0.6 0.555556 0.511111 0.333333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 "
	  "0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.17241"
	  "4 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics'"
	  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('"
	  "input',2,'b');\ncolor('black');disp('\\newline\\bf{a>b}\\newlinez^{-2}','texmode','on');\nfprintf('','COMMENT: end "
	  "icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational_Min"
	  SID			  492
	  Ports			  [2, 1]
	  Position		  [115, 108, 160, 137]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a<b"
	  en			  "off"
	  latency		  "2"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "relational"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,29,2,1,white,blue,0,484889fd,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.333333 0.222222 0.377778 0.222222 0.333333 0.511111 0.555556 0.6 0.777778 0.644444 0.511111 0.4 0.555556 0.4 "
	  "0.511111 0.644444 0.777778 0.6 0.555556 0.511111 0.333333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 "
	  "0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.17241"
	  "4 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics'"
	  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('"
	  "input',2,'b');\ncolor('black');disp('\\newline\\bf{a<b}\\newlinez^{-2}','texmode','on');\nfprintf('','COMMENT: end "
	  "icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  SID			  493
	  Position		  [525, 43, 555, 57]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "clip"
	  SID			  494
	  Position		  [525, 153, 555, 167]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Relational_Max"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Reinterpret_Max"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Relational_Min"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Logical"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Reinterpret_Min"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  Points		  [15, 0; 0, -90]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "clip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 50]
	    Branch {
	      Points		      [0, 30]
	      DstBlock		      "Relational_Min"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Relational_Max"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Convert"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Max"
	  SrcPort		  1
	  DstBlock		  "Relational_Max"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Min"
	  SrcPort		  1
	  DstBlock		  "Relational_Min"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Min1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Max1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret_Min"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret_Max"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Max2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  5
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "scale"
      SID		      495
      Ports		      [2, 2]
      Position		      [390, 238, 440, 287]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Input bit width:|Input binary point:|Coeff bit width:|Coeff binary point:|Output bit wid"
      "th:|Output binary point:"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on"
      MaskCallbackString      "|||||"
      MaskEnableString	      "on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on"
      MaskVariables	      "in_bit_width=@1;in_bin_point=@2;coeff_bit_width=@3;coeff_bin_point=@4;out_bit_width=@5;out_"
      "bin_point=@6;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8|7|16|8|5|4"
      System {
	Name			"scale"
	Location		[843, 907, 1416, 1062]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  SID			  496
	  Position		  [15, 23, 45, 37]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "scale"
	  SID			  497
	  Position		  [15, 93, 45, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  498
	  Ports			  [2, 1]
	  Position		  [445, 98, 495, 127]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,357"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,fc354646,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\ne"
	  "wlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult_imag"
	  SID			  499
	  Ports			  [2, 1]
	  Position		  [260, 78, 310, 107]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mult"
	  SourceType		  "Xilinx Multiplier Block"
	  infoedit		  "Hardware notes: To use the internal pipeline stage of the dedicated multiplier you must select 'Pipeli"
	  "ne for maximum performance'."
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  "off"
	  latency		  "3"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  opt			  "Speed"
	  use_embedded		  "on"
	  optimum_pipeline	  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Triangular"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,433"
	  block_type		  "mult"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,42380145,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('"
	  "black');disp('\\newline\\bf{}\\newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult_real"
	  SID			  500
	  Ports			  [2, 1]
	  Position		  [260, 13, 310, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mult"
	  SourceType		  "Xilinx Multiplier Block"
	  infoedit		  "Hardware notes: To use the internal pipeline stage of the dedicated multiplier you must select 'Pipeli"
	  "ne for maximum performance'."
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  "off"
	  latency		  "3"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  opt			  "Speed"
	  use_embedded		  "on"
	  optimum_pipeline	  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Triangular"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,778"
	  block_type		  "mult"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,42380145,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('"
	  "black');disp('\\newline\\bf{}\\newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret0"
	  SID			  501
	  Ports			  [1, 1]
	  Position		  [75, 23, 125, 37]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  SID			  502
	  Ports			  [1, 1]
	  Position		  [155, 93, 205, 107]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "coeff_bin_point"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  SID			  503
	  Ports			  [1, 1]
	  Position		  [75, 93, 125, 107]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "coeff_bit_width"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri"
	  SID			  504
	  Ports			  [1, 2]
	  Position		  [155, 13, 205, 42]
	  AttributesFormatString  "_ r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag7"
	  SourceBlock		  "casper_library/Misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_bits		  "in_bit_width"
	  bin_pt		  "in_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ri_to_c"
	  SID			  505
	  Ports			  [2, 1]
	  Position		  [445, 38, 495, 67]
	  UserDataPersistent	  on
	  UserData		  "DataTag8"
	  SourceBlock		  "casper_library/Misc/ri_to_c"
	  SourceType		  "ri_to_c"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "saturate_imag"
	  SID			  506
	  Ports			  [1, 2]
	  Position		  [340, 78, 390, 107]
	  SourceBlock		  "isi_correlator_lib/saturate"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width + coeff_bit_width"
	  in_bin_point		  "in_bin_point + coeff_bin_point"
	  out_bit_width		  "out_bit_width"
	  out_bin_point		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "saturate_real"
	  SID			  507
	  Ports			  [1, 2]
	  Position		  [340, 13, 390, 42]
	  SourceBlock		  "isi_correlator_lib/saturate"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width + coeff_bit_width"
	  in_bin_point		  "in_bin_point + coeff_bin_point"
	  out_bit_width		  "out_bit_width"
	  out_bin_point		  "out_bin_point"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  SID			  508
	  Position		  [525, 48, 555, 62]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "clip"
	  SID			  509
	  Position		  [525, 108, 555, 122]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  2
	  Points		  [10, 0; 0, 50]
	  DstBlock		  "Mult_imag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "clip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "Mult_real"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Mult_imag"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "scale"
	  SrcPort		  1
	  DstBlock		  "Slice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  1
	  DstBlock		  "Mult_real"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ri_to_c"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mult_real"
	  SrcPort		  1
	  DstBlock		  "saturate_real"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mult_imag"
	  SrcPort		  1
	  DstBlock		  "saturate_imag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "saturate_real"
	  SrcPort		  1
	  Points		  [30, 0; 0, 25]
	  DstBlock		  "ri_to_c"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "saturate_imag"
	  SrcPort		  1
	  Points		  [30, 0; 0, -25]
	  DstBlock		  "ri_to_c"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "saturate_real"
	  SrcPort		  2
	  Points		  [15, 0; 0, 70]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "saturate_imag"
	  SrcPort		  2
	  Points		  [5, 0; 0, 20]
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Reinterpret0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret0"
	  SrcPort		  1
	  DstBlock		  "c_to_ri"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "shuffle"
      SID		      510
      Ports		      [6, 5]
      Position		      [540, 14, 590, 221]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Latency:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "latency=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "3"
      System {
	Name			"shuffle"
	Location		[1172, 434, 1537, 932]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  SID			  511
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "A"
	  SID			  512
	  Position		  [15, 73, 45, 87]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "B"
	  SID			  513
	  Position		  [15, 93, 45, 107]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "C"
	  SID			  514
	  Position		  [15, 113, 45, 127]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid"
	  SID			  515
	  Position		  [15, 423, 45, 437]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "id"
	  SID			  516
	  Position		  [15, 463, 45, 477]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant0"
	  SID			  517
	  Ports			  [0, 1]
	  Position		  [15, 133, 45, 147]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "30,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.3 0.4 0.3 0.366667 0.5 0.533333 0.566667 0.7 0.6 0.5 0.433333 0.533333 0.433333 0.5 0.6 0.7 0.566667"
	  " 0.533333 0.5 0.366667 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.85"
	  "7143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  SID			  518
	  Ports			  [0, 1]
	  Position		  [15, 258, 45, 272]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "30,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.3 0.4 0.3 0.366667 0.5 0.533333 0.566667 0.7 0.6 0.5 0.433333 0.533333 0.433333 0.5 0.6 0.7 0.566667"
	  " 0.533333 0.5 0.366667 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.85"
	  "7143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  SID			  519
	  Ports			  [0, 1]
	  Position		  [15, 383, 45, 397]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "30,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.3 0.4 0.3 0.366667 0.5 0.533333 0.566667 0.7 0.6 0.5 0.433333 0.533333 0.433333 0.5 0.6 0.7 0.566667"
	  " 0.533333 0.5 0.366667 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.85"
	  "7143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  SID			  520
	  Ports			  [1, 1]
	  Position		  [155, 463, 205, 477]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  SID			  521
	  Ports			  [1, 1]
	  Position		  [75, 463, 125, 477]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "2"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,449,376"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_X"
	  SID			  522
	  Ports			  [5, 1]
	  Position		  [235, 47, 285, 153]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "4"
	  en			  "off"
	  latency		  "latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,303"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,106,5,1,white,blue,3,641f70b6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 "
	  "0.22 ],[0.311321 0.386792 0.5 0.613208 0.688679 0.688679 0.650943 0.688679 0.688679 0.584906 0.688679 0.613208 0.5 "
	  "0.386792 0.311321 0.415094 0.311321 0.311321 0.349057 0.311321 0.311321 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	  "0.142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	  "r('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('inp"
	  "ut',3,'d1');\ncolor('black');port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black'"
	  ");disp('\\bf{  z^{-3}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_Y"
	  SID			  523
	  Ports			  [5, 1]
	  Position		  [235, 172, 285, 278]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "4"
	  en			  "off"
	  latency		  "latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,303"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,106,5,1,white,blue,3,641f70b6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 "
	  "0.22 ],[0.311321 0.386792 0.5 0.613208 0.688679 0.688679 0.650943 0.688679 0.688679 0.584906 0.688679 0.613208 0.5 "
	  "0.386792 0.311321 0.415094 0.311321 0.311321 0.349057 0.311321 0.311321 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	  "0.142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	  "r('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('inp"
	  "ut',3,'d1');\ncolor('black');port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black'"
	  ");disp('\\bf{  z^{-3}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_Z"
	  SID			  524
	  Ports			  [5, 1]
	  Position		  [235, 297, 285, 403]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "4"
	  en			  "off"
	  latency		  "latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,303"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,106,5,1,white,blue,3,641f70b6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 "
	  "0.22 ],[0.311321 0.386792 0.5 0.613208 0.688679 0.688679 0.650943 0.688679 0.688679 0.584906 0.688679 0.613208 0.5 "
	  "0.386792 0.311321 0.415094 0.311321 0.311321 0.349057 0.311321 0.311321 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	  "0.142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	  "r('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('inp"
	  "ut',3,'d1');\ncolor('black');port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black'"
	  ");disp('\\bf{  z^{-3}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  SID			  525
	  Ports			  [1, 1]
	  Position		  [235, 13, 285, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "valid_delay"
	  SID			  526
	  Ports			  [1, 1]
	  Position		  [235, 423, 285, 437]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  527
	  Position		  [315, 13, 345, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "X"
	  SID			  528
	  Position		  [315, 93, 345, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Y"
	  SID			  529
	  Position		  [315, 218, 345, 232]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Z"
	  SID			  530
	  Position		  [315, 343, 345, 357]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid_out"
	  SID			  531
	  Position		  [315, 423, 345, 437]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "mux_Z"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "mux_Y"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Constant0"
	  SrcPort		  1
	  DstBlock		  "mux_X"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "mux_X"
	  SrcPort		  1
	  DstBlock		  "X"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mux_Y"
	  SrcPort		  1
	  DstBlock		  "Y"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "A"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    Points		    [45, 0]
	    Branch {
	      DstBlock		      "mux_X"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 165]
	      DstBlock		      "mux_Y"
	      DstPort		      4
	    }
	  }
	  Branch {
	    Points		    [0, 270]
	    DstBlock		    "mux_Z"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "B"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [90, 0]
	    Branch {
	      DstBlock		      "mux_X"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [0, 105]
	      DstBlock		      "mux_Y"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Points		    [0, 270]
	    DstBlock		    "mux_Z"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "C"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    Points		    [45, 0]
	    Branch {
	      DstBlock		      "mux_X"
	      DstPort		      4
	    }
	    Branch {
	      Points		      [0, 105]
	      DstBlock		      "mux_Y"
	      DstPort		      3
	    }
	  }
	  Branch {
	    Points		    [0, 210]
	    DstBlock		    "mux_Z"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "sync_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "id"
	  SrcPort		  1
	  DstBlock		  "Slice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mux_Z"
	  SrcPort		  1
	  DstBlock		  "Z"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  Points		  [5, 0; 0, -160]
	  Branch {
	    Points		    [0, -125]
	    Branch {
	      Points		      [0, -125]
	      DstBlock		      "mux_X"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "mux_Y"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "mux_Z"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid"
	  SrcPort		  1
	  DstBlock		  "valid_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_delay"
	  SrcPort		  1
	  DstBlock		  "valid_out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "sync_gen2"
      SID		      532
      Ports		      [1, 1]
      Position		      [15, 15, 65, 65]
      UserDataPersistent      on
      UserData		      "DataTag9"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "sync_gen2"
      MaskDescription	      "This block generates a sync pulse with the period specified in a software register."
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"sync_gen2"
	Location		[1203, 514, 1846, 668]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  SID			  533
	  Position		  [15, 113, 45, 127]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub"
	  SID			  534
	  Ports			  [2, 1]
	  Position		  [275, 57, 325, 108]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  hw_selection		  "Fabric"
	  pipelined		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,344"
	  block_type		  "addsub"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,51,2,1,white,blue,0,57a258cf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1176"
	  "47 0.27451 0.509804 0.745098 0.901961 0.901961 0.823529 0.901961 0.901961 0.686275 0.901961 0.745098 0.509804 0.274"
	  "51 0.117647 0.333333 0.117647 0.117647 0.196078 0.117647 0.117647 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 "
	  "0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_labe"
	  "l('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','t"
	  "exmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-2}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  SID			  535
	  Ports			  [1, 1]
	  Position		  [195, 63, 245, 77]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "3"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  SID			  536
	  Ports			  [2, 1]
	  Position		  [435, 67, 485, 118]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,261"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,51,2,1,white,blue,0,fc354646,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1176"
	  "47 0.27451 0.509804 0.745098 0.901961 0.901961 0.823529 0.901961 0.901961 0.686275 0.901961 0.745098 0.509804 0.274"
	  "51 0.117647 0.333333 0.117647 0.117647 0.196078 0.117647 0.117647 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 "
	  "0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\n"
	  "ewlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  SID			  537
	  Ports			  [2, 1]
	  Position		  [355, 37, 405, 88]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a>=b"
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "relational"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,51,2,1,white,blue,0,e163381b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1176"
	  "47 0.27451 0.509804 0.745098 0.901961 0.901961 0.823529 0.901961 0.901961 0.686275 0.901961 0.745098 0.509804 0.274"
	  "51 0.117647 0.333333 0.117647 0.117647 0.196078 0.117647 0.117647 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 "
	  "0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_labe"
	  "l('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a>=b}\\newlinez^{-"
	  "1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "counter"
	  SID			  538
	  Ports			  [1, 1]
	  Position		  [275, 33, 325, 47]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  implementation	  "Fabric"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,936"
	  block_type		  "counter"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,c59595e6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
	  ",1,'rst');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Constant
	  Name			  "default_period"
	  SID			  539
	  Position		  [15, 55, 45, 85]
	  ShowName		  off
	  Value			  "1024"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "period"
	  SID			  540
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [70, 62, 170, 78]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "isi_correlator_lib_sync_gen2_period_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "period_offset"
	  SID			  541
	  Ports			  [0, 1]
	  Position		  [195, 88, 245, 102]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "3"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,279a71c8,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'3');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  SID			  542
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [515, 88, 565, 102]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync"
	  SID			  543
	  Position		  [595, 88, 625, 102]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  Points		  [370, 0]
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  DstBlock		  "sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, -80; -235, 0]
	    DstBlock		    "counter"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "posedge"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "counter"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "period_offset"
	  SrcPort		  1
	  DstBlock		  "AddSub"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "default_period"
	  SrcPort		  1
	  DstBlock		  "period"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "period"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "AddSub"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "synced_cntr"
      SID		      544
      Ports		      [1, 1]
      Position		      [15, 218, 65, 232]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Counter bitwidth:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "bitwidth=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "10"
      System {
	Name			"synced_cntr"
	Location		[1144, 584, 1641, 659]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  SID			  545
	  Position		  [15, 23, 45, 37]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  SID			  546
	  Ports			  [1, 1]
	  Position		  [220, 33, 270, 47]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "bitwidth"
	  bin_pt		  "0"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  implementation	  "Fabric"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,936"
	  block_type		  "counter"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,c59595e6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
	  ",1,'rst');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  SID			  547
	  Ports			  [1, 1]
	  Position		  [70, 38, 120, 52]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfpri"
	  "ntf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  548
	  Ports			  [2, 1]
	  Position		  [145, 24, 195, 51]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,357"
	  block_type		  "logical"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,27,2,1,white,blue,0,0a851f85,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.26 0.38 0.26 0.34 0.48 0.52 0.56 0.72 0.6 0.48 0.4 0.52 0.4 0.48 0.6 0.72 0.56 0.52 0.48 0.34 ],[0.11111"
	  "1 0.259259 0.481481 0.703704 0.851852 0.851852 0.777778 0.851852 0.851852 0.62963 0.851852 0.703704 0.481481 0.2592"
	  "59 0.111111 0.333333 0.111111 0.111111 0.185185 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 "
	  "0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\n"
	  "ewlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  SID			  549
	  Ports			  [1, 1]
	  Position		  [295, 33, 345, 47]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "on"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "negedge"
	  SID			  550
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [370, 33, 420, 47]
	  SourceBlock		  "casper_library/Misc/negedge"
	  SourceType		  "negedge"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cnt"
	  SID			  551
	  Position		  [445, 13, 475, 27]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "negedge"
	  SrcPort		  1
	  Points		  [5, 0; 0, 25; -375, 0]
	  DstBlock		  "Inverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Counter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "negedge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Slice"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "cnt"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "trig_cntr"
      SID		      552
      Ports		      [1, 2]
      Position		      [90, 276, 140, 309]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "trig_cntr"
      MaskPromptString	      "Counter bitwidth:|Latency:"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVariables	      "bitwidth=@1;latency=@2;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "11|0"
      System {
	Name			"trig_cntr"
	Location		[175, 637, 615, 756]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  SID			  553
	  Position		  [15, 38, 45, 52]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  SID			  554
	  Ports			  [2, 1]
	  Position		  [95, 39, 145, 66]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "bitwidth + 1"
	  bin_pt		  "0"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  implementation	  "Fabric"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,936"
	  block_type		  "counter"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,27,2,1,white,blue,0,d605779c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.26 0.38 0.26 0.34 0.48 0.52 0.56 0.72 0.6 0.48 0.4 0.52 0.4 0.48 0.6 0.72 0.56 0.52 0.48 0.34 ],[0.11111"
	  "1 0.259259 0.481481 0.703704 0.851852 0.851852 0.777778 0.851852 0.851852 0.62963 0.851852 0.703704 0.481481 0.2592"
	  "59 0.111111 0.333333 0.111111 0.111111 0.185185 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 "
	  "0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_labe"
	  "l('input',1,'rst');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'out');\nfpri"
	  "ntf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  SID			  555
	  Ports			  [1, 1]
	  Position		  [245, 48, 295, 62]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfpri"
	  "ntf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  SID			  556
	  Ports			  [1, 1]
	  Position		  [245, 88, 295, 102]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfpri"
	  "ntf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  557
	  Ports			  [2, 1]
	  Position		  [320, 74, 370, 101]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  "off"
	  latency		  "latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,357"
	  block_type		  "logical"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,27,2,1,white,blue,0,0a851f85,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.26 0.38 0.26 0.34 0.48 0.52 0.56 0.72 0.6 0.48 0.4 0.52 0.4 0.48 0.6 0.72 0.56 0.52 0.48 0.34 ],[0.11111"
	  "1 0.259259 0.481481 0.703704 0.851852 0.851852 0.777778 0.851852 0.851852 0.62963 0.851852 0.703704 0.481481 0.2592"
	  "59 0.111111 0.333333 0.111111 0.111111 0.185185 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 "
	  "0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\n"
	  "ewlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "address"
	  SID			  558
	  Ports			  [1, 1]
	  Position		  [170, 13, 220, 27]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bitwidth"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cntr_delay0"
	  SID			  559
	  Ports			  [1, 1]
	  Position		  [320, 13, 370, 27]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,24450e6f,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "overflow"
	  SID			  560
	  Ports			  [1, 1]
	  Position		  [170, 48, 220, 62]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "on"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "addr"
	  SID			  561
	  Position		  [395, 13, 425, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "we"
	  SID			  562
	  Position		  [395, 83, 425, 97]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "overflow"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "address"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "Inverter1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "address"
	  SrcPort		  1
	  DstBlock		  "cntr_delay0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "overflow"
	  SrcPort		  1
	  DstBlock		  "Inverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  Points		  [0, 25]
	  Branch {
	    Points		    [-220, 0]
	    DstBlock		    "Counter"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cntr_delay0"
	  SrcPort		  1
	  DstBlock		  "addr"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "tvg"
      SID		      563
      Ports		      [1, 2]
      Position		      [90, 12, 140, 63]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Address width:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "addr_width=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "11"
      System {
	Name			"tvg"
	Location		[250, 441, 604, 571]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  SID			  564
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  SID			  565
	  Ports			  [0, 1]
	  Position		  [95, 68, 145, 82]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,554,541"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  SID			  566
	  Ports			  [0, 1]
	  Position		  [95, 88, 145, 102]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "0"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,554,541"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram"
	  SID			  567
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [170, 46, 270, 104]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Signed  (2's comp)"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay3"
	  SID			  568
	  Ports			  [1, 1]
	  Position		  [95, 13, 145, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "synced_cntr"
	  SID			  569
	  Ports			  [1, 1]
	  Position		  [95, 48, 145, 62]
	  ShowName		  off
	  SourceBlock		  "isi_correlator_lib/synced_cntr"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bitwidth		  "addr_width"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  570
	  Position		  [300, 13, 330, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  SID			  571
	  Position		  [300, 68, 330, 82]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "delay3"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "synced_cntr"
	  SrcPort		  1
	  DstBlock		  "bram"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "delay3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "synced_cntr"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "bram"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "bram"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "unclump"
      SID		      572
      Ports		      [4, 10]
      Position		      [915, 15, 965, 235]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Latency:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "latency=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1"
      System {
	Name			"unclump"
	Location		[810, 677, 1158, 995]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  SID			  573
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "X"
	  SID			  574
	  Position		  [15, 83, 45, 97]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Y"
	  SID			  575
	  Position		  [15, 173, 45, 187]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Z"
	  SID			  576
	  Position		  [15, 263, 45, 277]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "decompressX"
	  SID			  577
	  Ports			  [2, 3]
	  Position		  [220, 44, 270, 106]
	  SourceBlock		  "isi_correlator_lib/decompress"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  latency		  "latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "decompressY"
	  SID			  578
	  Ports			  [2, 3]
	  Position		  [220, 134, 270, 196]
	  SourceBlock		  "isi_correlator_lib/decompress"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  latency		  "latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "decompressZ"
	  SID			  579
	  Ports			  [2, 3]
	  Position		  [220, 224, 270, 286]
	  SourceBlock		  "isi_correlator_lib/decompress"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  latency		  "latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  SID			  580
	  Ports			  [1, 1]
	  Position		  [220, 13, 270, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay1"
	  SID			  581
	  Ports			  [1, 1]
	  Position		  [70, 13, 120, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "synced_cntr"
	  SID			  582
	  Ports			  [1, 1]
	  Position		  [145, 28, 195, 42]
	  SourceBlock		  "isi_correlator_lib/synced_cntr"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bitwidth		  "2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  583
	  Position		  [295, 13, 325, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "XA"
	  SID			  584
	  Position		  [295, 48, 325, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "XB"
	  SID			  585
	  Position		  [295, 68, 325, 82]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "XC"
	  SID			  586
	  Position		  [295, 88, 325, 102]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "YA"
	  SID			  587
	  Position		  [295, 138, 325, 152]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "YB"
	  SID			  588
	  Position		  [295, 158, 325, 172]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "YC"
	  SID			  589
	  Position		  [295, 178, 325, 192]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ZA"
	  SID			  590
	  Position		  [295, 228, 325, 242]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ZB"
	  SID			  591
	  Position		  [295, 248, 325, 262]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ZC"
	  SID			  592
	  Position		  [295, 268, 325, 282]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "sync_delay1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "sync_delay"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "synced_cntr"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Z"
	  SrcPort		  1
	  DstBlock		  "decompressZ"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Y"
	  SrcPort		  1
	  DstBlock		  "decompressY"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "X"
	  SrcPort		  1
	  DstBlock		  "decompressX"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "decompressX"
	  SrcPort		  1
	  DstBlock		  "XA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decompressX"
	  SrcPort		  2
	  DstBlock		  "XB"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decompressX"
	  SrcPort		  3
	  DstBlock		  "XC"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decompressY"
	  SrcPort		  1
	  DstBlock		  "YA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decompressY"
	  SrcPort		  2
	  DstBlock		  "YB"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decompressY"
	  SrcPort		  3
	  DstBlock		  "YC"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decompressZ"
	  SrcPort		  1
	  DstBlock		  "ZA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decompressZ"
	  SrcPort		  2
	  DstBlock		  "ZB"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decompressZ"
	  SrcPort		  3
	  DstBlock		  "ZC"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "sync_delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "synced_cntr"
	  SrcPort		  1
	  Points		  [0, 25]
	  Branch {
	    DstBlock		    "decompressX"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 90]
	    Branch {
	      Points		      [0, 90]
	      DstBlock		      "decompressZ"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "decompressY"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "vacc"
      SID		      961
      Ports		      [11]
      Position		      [1065, 15, 1165, 235]
      LibraryVersion	      "*1.573"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Vector length:|Output bit width:|Output binary point:|Fanin latency:"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVariables	      "vector_length=@1;out_bit_width=@2;out_bin_point=@3;fanin_latency=@4;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8|27|4|3"
      System {
	Name			"vacc"
	Location		[1072, 77, 1890, 738]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  SID			  962
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_XX_r"
	  SID			  963
	  Position		  [15, 73, 45, 87]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_YY_r"
	  SID			  964
	  Position		  [15, 133, 45, 147]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_ZZ_r"
	  SID			  965
	  Position		  [15, 193, 45, 207]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_XY_r"
	  SID			  966
	  Position		  [15, 253, 45, 267]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_XY_i"
	  SID			  967
	  Position		  [15, 313, 45, 327]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_YZ_r"
	  SID			  968
	  Position		  [15, 373, 45, 387]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_YZ_i"
	  SID			  969
	  Position		  [15, 433, 45, 447]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_ZX_r"
	  SID			  970
	  Position		  [15, 493, 45, 507]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_ZX_i"
	  SID			  971
	  Position		  [15, 553, 45, 567]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  SID			  973
	  Position		  [15, 613, 45, 627]
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  SID			  1145
	  Ports			  [2, 1]
	  Position		  [575, 272, 625, 303]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,31,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0.34 ],[0.096"
	  "7742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.709677 0.483871 0."
	  "258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],["
	  "0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	  "ort_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  SID			  1346
	  Ports			  [1, 1]
	  Position		  [475, 358, 525, 372]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator0"
	  SID			  980
	  Position		  [775, 355, 795, 375]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  1251
	  Position		  [775, 280, 795, 300]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "addr"
	  SID			  1250
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [650, 275, 750, 305]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_vacc_vacc2_addr_user_data_in"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "addr_counter"
	  SID			  1105
	  Ports			  [2, 3]
	  Position		  [475, 488, 525, 532]
	  LibraryVersion	  "1.565"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "addr_counter"
	    Location		    [747, 577, 1474, 851]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      SID		      1330
	      Position		      [15, 213, 45, 227]
	      NamePlacement	      "alternate"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      SID		      1329
	      Position		      [15, 228, 45, 242]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      1143
	      Ports		      [2, 1]
	      Position		      [600, 114, 650, 141]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,27,2,1,white,blue,0,97b7e8d2,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.26 0.38 0.26 0.34 0.48 0.52 0.56 0.72 0.6 0.48 0.4 0.52 0.4 0.48 0.6 0.72 0.56 0.52 0.48 0.3"
	      "4 ],[0.111111 0.259259 0.481481 0.703704 0.851852 0.851852 0.777778 0.851852 0.851852 0.62963 0.851852 0.703704"
	      " 0.481481 0.259259 0.111111 0.333333 0.111111 0.111111 0.185185 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0"
	      " 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	      "color('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      SID		      1109
	      Ports		      [0, 1]
	      Position		      [345, 83, 395, 97]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "2015"
	      n_bits		      "11"
	      bin_pt		      "0"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,0,1,white,blue,0,49d29baa,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('output',1,'2015');\nfprintf('','COMMENT: end icon text');\n"
	      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B"
	      "))','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + "
	      "A*B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'"
	      "PCIN>>17','opselect'=>'C'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      SID		      1110
	      Ports		      [0, 1]
	      Position		      [270, 128, 320, 142]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "0"
	      n_bits		      "11"
	      bin_pt		      "0"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,0,1,white,blue,0,bf4ddd8b,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B"
	      "))','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + "
	      "A*B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'"
	      "PCIN>>17','opselect'=>'C'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      1112
	      Ports		      [1, 1]
	      Position		      [270, 228, 320, 242]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      SID		      1115
	      Ports		      [2, 1]
	      Position		      [345, 214, 395, 241]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "0,0,543,357"
	      block_type	      "logical"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,27,2,1,white,blue,0,0a851f85,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.26 0.38 0.26 0.34 0.48 0.52 0.56 0.72 0.6 0.48 0.4 0.52 0.4 0.48 0.6 0.72 0.56 0.52 0.48 0.3"
	      "4 ],[0.111111 0.259259 0.481481 0.703704 0.851852 0.851852 0.777778 0.851852 0.851852 0.62963 0.851852 0.703704"
	      " 0.481481 0.259259 0.111111 0.333333 0.111111 0.111111 0.185185 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0"
	      " 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	      "color('black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	      sg_list_contents	      "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'lo"
	      "gical_function'=>'AND'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      SID		      1116
	      Ports		      [2, 1]
	      Position		      [195, 84, 245, 111]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "0,0,543,357"
	      block_type	      "logical"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,27,2,1,white,blue,0,fc354646,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.26 0.38 0.26 0.34 0.48 0.52 0.56 0.72 0.6 0.48 0.4 0.52 0.4 0.48 0.6 0.72 0.56 0.52 0.48 0.3"
	      "4 ],[0.111111 0.259259 0.481481 0.703704 0.851852 0.851852 0.777778 0.851852 0.851852 0.62963 0.851852 0.703704"
	      " 0.481481 0.259259 0.111111 0.333333 0.111111 0.111111 0.185185 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0"
	      " 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	      "color('black');disp('\\newlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	      sg_list_contents	      "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'lo"
	      "gical_function'=>'OR'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      SID		      1344
	      Ports		      [2, 1]
	      Position		      [270, 144, 320, 171]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "0,0,543,357"
	      block_type	      "logical"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,27,2,1,white,blue,0,fc354646,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.26 0.38 0.26 0.34 0.48 0.52 0.56 0.72 0.6 0.48 0.4 0.52 0.4 0.48 0.6 0.72 0.56 0.52 0.48 0.3"
	      "4 ],[0.111111 0.259259 0.481481 0.703704 0.851852 0.851852 0.777778 0.851852 0.851852 0.62963 0.851852 0.703704"
	      " 0.481481 0.259259 0.111111 0.333333 0.111111 0.111111 0.185185 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0"
	      " 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	      "color('black');disp('\\newlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	      sg_list_contents	      "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'lo"
	      "gical_function'=>'OR'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      SID		      1118
	      Ports		      [2, 1]
	      Position		      [420, 84, 470, 111]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a=b"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "0,0,419,209"
	      block_type	      "relational"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,27,2,1,white,blue,0,2dfefa50,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.26 0.38 0.26 0.34 0.48 0.52 0.56 0.72 0.6 0.48 0.4 0.52 0.4 0.48 0.6 0.72 0.56 0.52 0.48 0.3"
	      "4 ],[0.111111 0.259259 0.481481 0.703704 0.851852 0.851852 0.777778 0.851852 0.851852 0.62963 0.851852 0.703704"
	      " 0.481481 0.259259 0.111111 0.333333 0.111111 0.111111 0.185185 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0"
	      " 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	      "color('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\ne"
	      "wline\\bf{a=b}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	      sg_list_contents	      "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a=b'"
	      "}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram_addr"
	      SID		      1111
	      Ports		      [3, 1]
	      Position		      [345, 112, 395, 158]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited co"
	      "unter is implemented by combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "11"
	      bin_pt		      "0"
	      load_pin		      on
	      rst		      off
	      en		      on
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "0,0,543,936"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,46,3,1,white,blue,0,993b2a6f,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.26 0.1 0.32 0.1 0.26 0.5 0.56 0.62 0.88 0.68 0.48 0.34 0.58 0.34 0.48 0.68 0.88 0.62 0.56 0.5 0.2"
	      "6 ],[0.108696 0.282609 0.521739 0.76087 0.934783 0.934783 0.869565 0.934783 0.934783 0.717391 0.934783 0.782609"
	      " 0.521739 0.26087 0.108696 0.326087 0.108696 0.108696 0.173913 0.108696 0.108696 ],[0.98 0.96 0.92]);\nplot([0 "
	      "1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
	      "olor('black');port_label('input',1,'load');\ncolor('black');port_label('input',2,'din');\ncolor('black');port_l"
	      "abel('input',3,'en');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram_slot"
	      SID		      1306
	      Ports		      [2, 1]
	      Position		      [520, 77, 570, 108]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited co"
	      "unter is implemented by combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      on
	      en		      on
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "0,0,543,936"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,31,2,1,white,blue,0,d605779c,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0"
	      ".34 ],[0.0967742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.70"
	      "9677 0.483871 0.258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\n"
	      "plot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\ncolor('black');"
	      "port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "packet_id"
	      SID		      1263
	      Ports		      [2, 1]
	      Position		      [520, 12, 570, 43]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited co"
	      "unter is implemented by combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "20"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      on
	      en		      on
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "0,0,543,936"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,31,2,1,white,blue,0,d605779c,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0"
	      ".34 ],[0.0967742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.70"
	      "9677 0.483871 0.258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\n"
	      "plot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\ncolor('black');"
	      "port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "rst_filter"
	      SID		      1310
	      Ports		      [2, 2]
	      Position		      [70, 212, 120, 243]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"rst_filter"
		Location		[1098, 708, 1639, 850]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  SID			  1311
		  Position		  [15, 13, 45, 27]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  SID			  1328
		  Position		  [15, 98, 45, 112]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  SID			  1327
		  Ports			  [1, 1]
		  Position		  [270, 13, 320, 27]
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "0,0,419,315"
		  block_type		  "delay"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.142"
		  "857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1"
		  "42857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}'"
		  ",'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  SID			  1339
		  Ports			  [1, 1]
		  Position		  [270, 98, 320, 112]
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.142"
		  "857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1"
		  "42857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}'"
		  ",'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  SID			  1322
		  Ports			  [1, 1]
		  Position		  [95, 58, 145, 72]
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "11.3"
		  sg_icon_stat		  "50,14,1,1,white,blue,0,267846e5,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.142"
		  "857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1"
		  "42857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\n"
		  "fprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter2"
		  SID			  1323
		  Ports			  [1, 1]
		  Position		  [95, 73, 145, 87]
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "11.3"
		  sg_icon_stat		  "50,14,1,1,white,blue,0,267846e5,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.142"
		  "857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1"
		  "42857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\n"
		  "fprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter3"
		  SID			  1332
		  Ports			  [1, 1]
		  Position		  [345, 28, 395, 42]
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "11.3"
		  sg_icon_stat		  "50,14,1,1,white,blue,0,267846e5,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.142"
		  "857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1"
		  "42857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\n"
		  "fprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  SID			  1308
		  Ports			  [2, 1]
		  Position		  [170, 29, 220, 56]
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "0"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "0,0,543,357"
		  block_type		  "logical"
		  block_version		  "11.3"
		  sg_icon_stat		  "50,27,2,1,white,blue,0,0a851f85,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.34 0.26 0.38 0.26 0.34 0.48 0.52 0.56 0.72 0.6 0.48 0.4 0.52 0.4 0.48 0.6 0.72 0.56 0.52 0.48 0.34 ],[0.111"
		  "111 0.259259 0.481481 0.703704 0.851852 0.851852 0.777778 0.851852 0.851852 0.62963 0.851852 0.703704 0.481481 0.2"
		  "59259 0.111111 0.333333 0.111111 0.111111 0.185185 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
		  "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp"
		  "('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'logical_f"
		  "unction'=>'AND'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  SID			  1309
		  Ports			  [2, 1]
		  Position		  [170, 59, 220, 86]
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "0"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "0,0,543,357"
		  block_type		  "logical"
		  block_version		  "11.3"
		  sg_icon_stat		  "50,27,2,1,white,blue,0,0a851f85,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.34 0.26 0.38 0.26 0.34 0.48 0.52 0.56 0.72 0.6 0.48 0.4 0.52 0.4 0.48 0.6 0.72 0.56 0.52 0.48 0.34 ],[0.111"
		  "111 0.259259 0.481481 0.703704 0.851852 0.851852 0.777778 0.851852 0.851852 0.62963 0.851852 0.703704 0.481481 0.2"
		  "59259 0.111111 0.333333 0.111111 0.111111 0.185185 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
		  "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp"
		  "('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'logical_f"
		  "unction'=>'AND'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical3"
		  SID			  1324
		  Ports			  [2, 1]
		  Position		  [420, 84, 470, 111]
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "0"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "0,0,543,357"
		  block_type		  "logical"
		  block_version		  "11.3"
		  sg_icon_stat		  "50,27,2,1,white,blue,0,fc354646,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.34 0.26 0.38 0.26 0.34 0.48 0.52 0.56 0.72 0.6 0.48 0.4 0.52 0.4 0.48 0.6 0.72 0.56 0.52 0.48 0.34 ],[0.111"
		  "111 0.259259 0.481481 0.703704 0.851852 0.851852 0.777778 0.851852 0.851852 0.62963 0.851852 0.703704 0.481481 0.2"
		  "59259 0.111111 0.333333 0.111111 0.111111 0.185185 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
		  "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp"
		  "('\\newlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'logical_f"
		  "unction'=>'OR'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  SID			  1331
		  Ports			  [2, 1]
		  Position		  [420, 14, 470, 41]
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "0"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "0,0,543,357"
		  block_type		  "logical"
		  block_version		  "11.3"
		  sg_icon_stat		  "50,27,2,1,white,blue,0,0a851f85,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.34 0.26 0.38 0.26 0.34 0.48 0.52 0.56 0.72 0.6 0.48 0.4 0.52 0.4 0.48 0.6 0.72 0.56 0.52 0.48 0.34 ],[0.111"
		  "111 0.259259 0.481481 0.703704 0.851852 0.851852 0.777778 0.851852 0.851852 0.62963 0.851852 0.703704 0.481481 0.2"
		  "59259 0.111111 0.333333 0.111111 0.111111 0.185185 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
		  "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp"
		  "('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'logical_f"
		  "unction'=>'AND'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  SID			  1307
		  Ports			  [3, 1]
		  Position		  [270, 37, 320, 83]
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  block_version		  "11.4"
		  sg_icon_stat		  "50,46,3,1,white,blue,0,b821322c,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.26 0.1 0.32 0.1 0.26 0.5 0.56 0.62 0.88 0.68 0.48 0.34 0.58 0.34 0.48 0.68 0.88 0.62 0.56 0.5 0.26 ],[0.108"
		  "696 0.282609 0.521739 0.76087 0.934783 0.934783 0.869565 0.934783 0.934783 0.717391 0.934783 0.782609 0.521739 0.2"
		  "6087 0.108696 0.326087 0.108696 0.108696 0.173913 0.108696 0.108696 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1"
		  " 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
		  "label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\nco"
		  "lor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT"
		  ": end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "e"
		  SID			  1326
		  Position		  [495, 23, 525, 37]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "r"
		  SID			  1325
		  Position		  [495, 93, 525, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "Logical3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter3"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  DstBlock		  "e"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [10, 0; 0, -15]
		  DstBlock		  "Register"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, 15]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "Delay1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    Branch {
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  SrcBlock		  "Logical3"
		  SrcPort		  1
		  DstBlock		  "r"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Inverter3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    DstBlock		    "Logical3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter2"
		  SrcPort		  1
		  DstBlock		  "Logical2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  DstBlock		  "Logical2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    Points		    [0, 30]
		    DstBlock		    "Register"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pkt_id"
	      SID		      1264
	      Position		      [675, 23, 705, 37]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "addr"
	      SID		      1142
	      Position		      [675, 123, 705, 137]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "we"
	      SID		      1120
	      Position		      [675, 223, 705, 237]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "bram_addr"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "bram_addr"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      DstBlock		      "rst_filter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "rst_filter"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bram_addr"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Concat"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Relational2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Relational2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "we"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -30]
		Branch {
		  Points		  [-310, 0; 0, 20]
		  DstBlock		  "Logical2"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -35]
		  DstBlock		  "packet_id"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"bram_slot"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst_filter"
	      SrcPort		      2
	      Points		      [25, 0]
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	      Branch {
		Points			[0, -130]
		Branch {
		  Points		  [0, -85; 350, 0]
		  Branch {
		    Points		    [0, 65]
		    DstBlock		    "bram_slot"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "packet_id"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "Logical2"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "rst_filter"
	      SrcPort		      1
	      Points		      [130, 0]
	      Branch {
		DstBlock		"Logical3"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Logical1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [5, 0; 60, 20; 0, 0]
	      Branch {
		DstBlock		"Logical3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"bram_addr"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "bram_slot"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "packet_id"
	      SrcPort		      1
	      DstBlock		      "pkt_id"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram"
	  SID			  1007
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [650, 327, 750, 403]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Signed  (2's comp)"
	  addr_width		  "12"
	  data_width		  "32"
	  data_bin_pt		  "out_bin_point"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_bram1"
	  SID			  1071
	  Ports			  [2, 2]
	  Position		  [225, 116, 275, 149]
	  LibraryVersion	  "1.573"
	  SourceBlock		  "isi_correlator_lib/delay_bram_en"
	  SourceType		  "delay_bram_en_plus"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  DelayLen		  "8"
	  bram_latency		  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_bram2"
	  SID			  1061
	  Ports			  [2, 2]
	  Position		  [225, 176, 275, 209]
	  LibraryVersion	  "1.573"
	  SourceBlock		  "isi_correlator_lib/delay_bram_en"
	  SourceType		  "delay_bram_en_plus"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  DelayLen		  "16"
	  bram_latency		  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_bram3"
	  SID			  1062
	  Ports			  [2, 2]
	  Position		  [225, 236, 275, 269]
	  LibraryVersion	  "1.573"
	  SourceBlock		  "isi_correlator_lib/delay_bram_en"
	  SourceType		  "delay_bram_en_plus"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  DelayLen		  "24"
	  bram_latency		  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_bram4"
	  SID			  1063
	  Ports			  [2, 2]
	  Position		  [225, 296, 275, 329]
	  LibraryVersion	  "1.573"
	  SourceBlock		  "isi_correlator_lib/delay_bram_en"
	  SourceType		  "delay_bram_en_plus"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  DelayLen		  "32"
	  bram_latency		  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_bram5"
	  SID			  1064
	  Ports			  [2, 2]
	  Position		  [225, 356, 275, 389]
	  LibraryVersion	  "1.573"
	  SourceBlock		  "isi_correlator_lib/delay_bram_en"
	  SourceType		  "delay_bram_en_plus"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  DelayLen		  "40"
	  bram_latency		  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_bram6"
	  SID			  1065
	  Ports			  [2, 2]
	  Position		  [225, 416, 275, 449]
	  LibraryVersion	  "1.573"
	  SourceBlock		  "isi_correlator_lib/delay_bram_en"
	  SourceType		  "delay_bram_en_plus"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  DelayLen		  "48"
	  bram_latency		  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_bram7"
	  SID			  1066
	  Ports			  [2, 2]
	  Position		  [225, 476, 275, 509]
	  LibraryVersion	  "1.573"
	  SourceBlock		  "isi_correlator_lib/delay_bram_en"
	  SourceType		  "delay_bram_en_plus"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  DelayLen		  "56"
	  bram_latency		  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_bram8"
	  SID			  1067
	  Ports			  [2, 2]
	  Position		  [225, 536, 275, 569]
	  LibraryVersion	  "1.573"
	  SourceBlock		  "isi_correlator_lib/delay_bram_en"
	  SourceType		  "delay_bram_en_plus"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  DelayLen		  "64"
	  bram_latency		  "2"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "interleave"
	  SID			  1159
	  Ports			  [18, 2]
	  Position		  [375, 297, 425, 568]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Bit width:|Binary point:|Logic latency:|Fanin latency:"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVariables		  "bit_width=@1;bin_point=@2;logic_latency=@3;fanin_latency=@4;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "out_bit_width|out_bin_point|1|fanin_latency"
	  System {
	    Name		    "interleave"
	    Location		    [416, 175, 1062, 850]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "data0"
	      SID		      1160
	      Position		      [15, 13, 45, 27]
	      NamePlacement	      "alternate"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid0"
	      SID		      1162
	      Position		      [15, 28, 45, 42]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data1"
	      SID		      1167
	      Position		      [15, 73, 45, 87]
	      NamePlacement	      "alternate"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid1"
	      SID		      1168
	      Position		      [15, 88, 45, 102]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data2"
	      SID		      1169
	      Position		      [15, 133, 45, 147]
	      NamePlacement	      "alternate"
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid2"
	      SID		      1170
	      Position		      [15, 148, 45, 162]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data3"
	      SID		      1171
	      Position		      [15, 193, 45, 207]
	      NamePlacement	      "alternate"
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid3"
	      SID		      1172
	      Position		      [15, 208, 45, 222]
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data4"
	      SID		      1173
	      Position		      [15, 253, 45, 267]
	      NamePlacement	      "alternate"
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid4"
	      SID		      1174
	      Position		      [15, 268, 45, 282]
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data5"
	      SID		      1175
	      Position		      [15, 313, 45, 327]
	      NamePlacement	      "alternate"
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid5"
	      SID		      1176
	      Position		      [15, 328, 45, 342]
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data6"
	      SID		      1177
	      Position		      [15, 373, 45, 387]
	      NamePlacement	      "alternate"
	      Port		      "13"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid6"
	      SID		      1178
	      Position		      [15, 388, 45, 402]
	      Port		      "14"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data7"
	      SID		      1179
	      Position		      [15, 433, 45, 447]
	      NamePlacement	      "alternate"
	      Port		      "15"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid7"
	      SID		      1180
	      Position		      [15, 448, 45, 462]
	      Port		      "16"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data8"
	      SID		      1181
	      Position		      [15, 493, 45, 507]
	      NamePlacement	      "alternate"
	      Port		      "17"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid8"
	      SID		      1182
	      Position		      [15, 508, 45, 522]
	      Port		      "18"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Assert0"
	      SID		      1188
	      Ports		      [1, 1]
	      Position		      [170, 13, 220, 27]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Assert"
	      SourceType	      "Xilinx Assert Block"
	      infoedit		      "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware"
	      " this block costs nothing."
	      assert_type	      on
	      type_source	      "Explicitly"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bit_width"
	      bin_pt		      "bin_point"
	      assert_rate	      on
	      rate_source	      "Explicitly"
	      period		      "1"
	      output_port	      on
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "assert"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,9657e937,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('Assert');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Assert1"
	      SID		      1252
	      Ports		      [1, 1]
	      Position		      [170, 73, 220, 87]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Assert"
	      SourceType	      "Xilinx Assert Block"
	      infoedit		      "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware"
	      " this block costs nothing."
	      assert_type	      on
	      type_source	      "Explicitly"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bit_width"
	      bin_pt		      "bin_point"
	      assert_rate	      on
	      rate_source	      "Explicitly"
	      period		      "1"
	      output_port	      on
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "assert"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,9657e937,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('Assert');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Assert2"
	      SID		      1253
	      Ports		      [1, 1]
	      Position		      [170, 133, 220, 147]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Assert"
	      SourceType	      "Xilinx Assert Block"
	      infoedit		      "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware"
	      " this block costs nothing."
	      assert_type	      on
	      type_source	      "Explicitly"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bit_width"
	      bin_pt		      "bin_point"
	      assert_rate	      on
	      rate_source	      "Explicitly"
	      period		      "1"
	      output_port	      on
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "assert"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,9657e937,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('Assert');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Assert3"
	      SID		      1254
	      Ports		      [1, 1]
	      Position		      [170, 193, 220, 207]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Assert"
	      SourceType	      "Xilinx Assert Block"
	      infoedit		      "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware"
	      " this block costs nothing."
	      assert_type	      on
	      type_source	      "Explicitly"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bit_width"
	      bin_pt		      "bin_point"
	      assert_rate	      on
	      rate_source	      "Explicitly"
	      period		      "1"
	      output_port	      on
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "assert"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,9657e937,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('Assert');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Assert4"
	      SID		      1255
	      Ports		      [1, 1]
	      Position		      [170, 253, 220, 267]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Assert"
	      SourceType	      "Xilinx Assert Block"
	      infoedit		      "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware"
	      " this block costs nothing."
	      assert_type	      on
	      type_source	      "Explicitly"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bit_width"
	      bin_pt		      "bin_point"
	      assert_rate	      on
	      rate_source	      "Explicitly"
	      period		      "1"
	      output_port	      on
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "assert"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,9657e937,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('Assert');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Assert5"
	      SID		      1256
	      Ports		      [1, 1]
	      Position		      [170, 313, 220, 327]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Assert"
	      SourceType	      "Xilinx Assert Block"
	      infoedit		      "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware"
	      " this block costs nothing."
	      assert_type	      on
	      type_source	      "Explicitly"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bit_width"
	      bin_pt		      "bin_point"
	      assert_rate	      on
	      rate_source	      "Explicitly"
	      period		      "1"
	      output_port	      on
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "assert"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,9657e937,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('Assert');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Assert6"
	      SID		      1257
	      Ports		      [1, 1]
	      Position		      [170, 373, 220, 387]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Assert"
	      SourceType	      "Xilinx Assert Block"
	      infoedit		      "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware"
	      " this block costs nothing."
	      assert_type	      on
	      type_source	      "Explicitly"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bit_width"
	      bin_pt		      "bin_point"
	      assert_rate	      on
	      rate_source	      "Explicitly"
	      period		      "1"
	      output_port	      on
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "assert"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,9657e937,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('Assert');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Assert7"
	      SID		      1258
	      Ports		      [1, 1]
	      Position		      [170, 433, 220, 447]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Assert"
	      SourceType	      "Xilinx Assert Block"
	      infoedit		      "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware"
	      " this block costs nothing."
	      assert_type	      on
	      type_source	      "Explicitly"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bit_width"
	      bin_pt		      "bin_point"
	      assert_rate	      on
	      rate_source	      "Explicitly"
	      period		      "1"
	      output_port	      on
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "assert"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,9657e937,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('Assert');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Assert8"
	      SID		      1259
	      Ports		      [1, 1]
	      Position		      [170, 493, 220, 507]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Assert"
	      SourceType	      "Xilinx Assert Block"
	      infoedit		      "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware"
	      " this block costs nothing."
	      assert_type	      on
	      type_source	      "Explicitly"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bit_width"
	      bin_pt		      "bin_point"
	      assert_rate	      on
	      rate_source	      "Explicitly"
	      period		      "1"
	      output_port	      on
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "assert"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,9657e937,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('Assert');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert0"
	      SID		      1271
	      Ports		      [1, 1]
	      Position		      [245, 28, 295, 42]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bit_width"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      SID		      1272
	      Ports		      [1, 1]
	      Position		      [245, 88, 295, 102]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bit_width"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      SID		      1275
	      Ports		      [1, 1]
	      Position		      [245, 148, 295, 162]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bit_width"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      SID		      1276
	      Ports		      [1, 1]
	      Position		      [245, 208, 295, 222]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bit_width"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert4"
	      SID		      1279
	      Ports		      [1, 1]
	      Position		      [245, 268, 295, 282]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bit_width"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert5"
	      SID		      1280
	      Ports		      [1, 1]
	      Position		      [245, 328, 295, 342]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bit_width"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert6"
	      SID		      1283
	      Ports		      [1, 1]
	      Position		      [245, 388, 295, 402]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bit_width"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert7"
	      SID		      1284
	      Ports		      [1, 1]
	      Position		      [245, 448, 295, 462]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bit_width"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert8"
	      SID		      1287
	      Ports		      [1, 1]
	      Position		      [245, 508, 295, 522]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bit_width"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical0"
	      SID		      1157
	      Ports		      [2, 1]
	      Position		      [320, 12, 370, 43]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "logic_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "15,-4,543,357"
	      block_type	      "logical"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,31,2,1,white,blue,0,2d68f70b,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0"
	      ".34 ],[0.0967742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.70"
	      "9677 0.483871 0.258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\n"
	      "plot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');disp('\\newlineand\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text')"
	      ";\n"
	      sg_list_contents	      "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'lo"
	      "gical_function'=>'AND'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      SID		      1191
	      Ports		      [2, 1]
	      Position		      [320, 72, 370, 103]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "logic_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "15,-4,543,357"
	      block_type	      "logical"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,31,2,1,white,blue,0,2d68f70b,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0"
	      ".34 ],[0.0967742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.70"
	      "9677 0.483871 0.258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\n"
	      "plot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');disp('\\newlineand\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text')"
	      ";\n"
	      sg_list_contents	      "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'lo"
	      "gical_function'=>'AND'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical10"
	      SID		      1236
	      Ports		      [9, 1]
	      Position		      [445, 522, 495, 658]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "OR"
	      inputs		      "9"
	      en		      off
	      latency		      "logic_latency + fanin_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "15,-4,543,357"
	      block_type	      "logical"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,136,9,1,white,blue,0,48d3c950,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0."
	      "22 ],[0.352941 0.411765 0.5 0.588235 0.647059 0.647059 0.617647 0.647059 0.647059 0.566176 0.647059 0.588235 0."
	      "5 0.411765 0.352941 0.433824 0.352941 0.352941 0.382353 0.352941 0.352941 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0"
	      " ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('b"
	      "lack');disp('\\newlineor\\newlinez^{-4}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	      sg_list_contents	      "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'lo"
	      "gical_function'=>'OR'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      SID		      1198
	      Ports		      [2, 1]
	      Position		      [320, 132, 370, 163]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "logic_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "15,-4,543,357"
	      block_type	      "logical"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,31,2,1,white,blue,0,2d68f70b,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0"
	      ".34 ],[0.0967742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.70"
	      "9677 0.483871 0.258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\n"
	      "plot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');disp('\\newlineand\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text')"
	      ";\n"
	      sg_list_contents	      "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'lo"
	      "gical_function'=>'AND'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      SID		      1199
	      Ports		      [2, 1]
	      Position		      [320, 192, 370, 223]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "logic_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "15,-4,543,357"
	      block_type	      "logical"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,31,2,1,white,blue,0,2d68f70b,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0"
	      ".34 ],[0.0967742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.70"
	      "9677 0.483871 0.258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\n"
	      "plot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');disp('\\newlineand\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text')"
	      ";\n"
	      sg_list_contents	      "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'lo"
	      "gical_function'=>'AND'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      SID		      1212
	      Ports		      [2, 1]
	      Position		      [320, 252, 370, 283]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "logic_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "15,-4,543,357"
	      block_type	      "logical"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,31,2,1,white,blue,0,2d68f70b,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0"
	      ".34 ],[0.0967742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.70"
	      "9677 0.483871 0.258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\n"
	      "plot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');disp('\\newlineand\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text')"
	      ";\n"
	      sg_list_contents	      "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'lo"
	      "gical_function'=>'AND'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical5"
	      SID		      1213
	      Ports		      [2, 1]
	      Position		      [320, 312, 370, 343]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "logic_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "15,-4,543,357"
	      block_type	      "logical"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,31,2,1,white,blue,0,2d68f70b,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0"
	      ".34 ],[0.0967742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.70"
	      "9677 0.483871 0.258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\n"
	      "plot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');disp('\\newlineand\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text')"
	      ";\n"
	      sg_list_contents	      "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'lo"
	      "gical_function'=>'AND'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical6"
	      SID		      1214
	      Ports		      [2, 1]
	      Position		      [320, 372, 370, 403]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "logic_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "15,-4,543,357"
	      block_type	      "logical"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,31,2,1,white,blue,0,2d68f70b,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0"
	      ".34 ],[0.0967742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.70"
	      "9677 0.483871 0.258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\n"
	      "plot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');disp('\\newlineand\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text')"
	      ";\n"
	      sg_list_contents	      "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'lo"
	      "gical_function'=>'AND'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical7"
	      SID		      1215
	      Ports		      [2, 1]
	      Position		      [320, 432, 370, 463]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "logic_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "15,-4,543,357"
	      block_type	      "logical"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,31,2,1,white,blue,0,2d68f70b,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0"
	      ".34 ],[0.0967742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.70"
	      "9677 0.483871 0.258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\n"
	      "plot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');disp('\\newlineand\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text')"
	      ";\n"
	      sg_list_contents	      "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'lo"
	      "gical_function'=>'AND'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical8"
	      SID		      1228
	      Ports		      [2, 1]
	      Position		      [320, 492, 370, 523]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "logic_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "15,-4,543,357"
	      block_type	      "logical"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,31,2,1,white,blue,0,2d68f70b,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0"
	      ".34 ],[0.0967742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.70"
	      "9677 0.483871 0.258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\n"
	      "plot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');disp('\\newlineand\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text')"
	      ";\n"
	      sg_list_contents	      "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'lo"
	      "gical_function'=>'AND'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical9"
	      SID		      1234
	      Ports		      [9, 1]
	      Position		      [445, 382, 495, 518]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "OR"
	      inputs		      "9"
	      en		      off
	      latency		      "fanin_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "15,-4,543,357"
	      block_type	      "logical"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,136,9,1,white,blue,0,0e309926,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0."
	      "22 ],[0.352941 0.411765 0.5 0.588235 0.647059 0.647059 0.617647 0.647059 0.647059 0.566176 0.647059 0.588235 0."
	      "5 0.411765 0.352941 0.433824 0.352941 0.352941 0.382353 0.352941 0.352941 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0"
	      " ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('b"
	      "lack');disp('\\newlineor\\newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	      sg_list_contents	      "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'lo"
	      "gical_function'=>'OR'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret0"
	      SID		      1270
	      Ports		      [1, 1]
	      Position		      [170, 28, 220, 42]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      SID		      1187
	      Ports		      [1, 1]
	      Position		      [245, 13, 295, 27]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret10"
	      SID		      1281
	      Ports		      [1, 1]
	      Position		      [170, 328, 220, 342]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret11"
	      SID		      1219
	      Ports		      [1, 1]
	      Position		      [245, 313, 295, 327]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret12"
	      SID		      1282
	      Ports		      [1, 1]
	      Position		      [170, 388, 220, 402]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret13"
	      SID		      1221
	      Ports		      [1, 1]
	      Position		      [245, 373, 295, 387]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret14"
	      SID		      1285
	      Ports		      [1, 1]
	      Position		      [170, 448, 220, 462]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "15,25,372,364"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret15"
	      SID		      1223
	      Ports		      [1, 1]
	      Position		      [245, 433, 295, 447]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret16"
	      SID		      1286
	      Ports		      [1, 1]
	      Position		      [170, 508, 220, 522]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret17"
	      SID		      1231
	      Ports		      [1, 1]
	      Position		      [245, 493, 295, 507]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret18"
	      SID		      1235
	      Ports		      [1, 1]
	      Position		      [520, 443, 570, 457]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "bin_point"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      SID		      1273
	      Ports		      [1, 1]
	      Position		      [170, 88, 220, 102]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret3"
	      SID		      1193
	      Ports		      [1, 1]
	      Position		      [245, 73, 295, 87]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret4"
	      SID		      1274
	      Ports		      [1, 1]
	      Position		      [170, 148, 220, 162]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret5"
	      SID		      1201
	      Ports		      [1, 1]
	      Position		      [245, 133, 295, 147]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret6"
	      SID		      1277
	      Ports		      [1, 1]
	      Position		      [170, 208, 220, 222]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret7"
	      SID		      1203
	      Ports		      [1, 1]
	      Position		      [245, 193, 295, 207]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret8"
	      SID		      1278
	      Ports		      [1, 1]
	      Position		      [170, 268, 220, 282]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret9"
	      SID		      1217
	      Ports		      [1, 1]
	      Position		      [245, 253, 295, 267]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,14,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.4"
	      "2 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5"
	      " 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
	      "],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data"
	      SID		      1161
	      Position		      [595, 443, 625, 457]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      SID		      1238
	      Position		      [595, 583, 625, 597]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "data0"
	      SrcPort		      1
	      DstBlock		      "Assert0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "valid0"
	      SrcPort		      1
	      Points		      [95, 0]
	      Branch {
		DstBlock		"Reinterpret0"
		DstPort			1
	      }
	      Branch {
		Points			[0, 495]
		DstBlock		"Logical10"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret0"
	      SrcPort		      1
	      DstBlock		      "Convert0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert0"
	      SrcPort		      1
	      DstBlock		      "Logical0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Logical0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Assert0"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret3"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Assert1"
	      SrcPort		      1
	      DstBlock		      "Reinterpret3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret4"
	      SrcPort		      1
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret5"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Assert2"
	      SrcPort		      1
	      DstBlock		      "Reinterpret5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret6"
	      SrcPort		      1
	      DstBlock		      "Convert3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret7"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Assert3"
	      SrcPort		      1
	      DstBlock		      "Reinterpret7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret8"
	      SrcPort		      1
	      DstBlock		      "Convert4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert4"
	      SrcPort		      1
	      DstBlock		      "Logical4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret9"
	      SrcPort		      1
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Assert4"
	      SrcPort		      1
	      DstBlock		      "Reinterpret9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret10"
	      SrcPort		      1
	      DstBlock		      "Convert5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert5"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret11"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Assert5"
	      SrcPort		      1
	      DstBlock		      "Reinterpret11"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret12"
	      SrcPort		      1
	      DstBlock		      "Convert6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert6"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret13"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Assert6"
	      SrcPort		      1
	      DstBlock		      "Reinterpret13"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret14"
	      SrcPort		      1
	      DstBlock		      "Convert7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert7"
	      SrcPort		      1
	      DstBlock		      "Logical7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret15"
	      SrcPort		      1
	      DstBlock		      "Logical7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Assert7"
	      SrcPort		      1
	      DstBlock		      "Reinterpret15"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret16"
	      SrcPort		      1
	      DstBlock		      "Convert8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert8"
	      SrcPort		      1
	      DstBlock		      "Logical8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret17"
	      SrcPort		      1
	      DstBlock		      "Logical8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Assert8"
	      SrcPort		      1
	      DstBlock		      "Reinterpret17"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data1"
	      SrcPort		      1
	      DstBlock		      "Assert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "valid1"
	      SrcPort		      1
	      Points		      [85, 0]
	      Branch {
		DstBlock		"Reinterpret2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 450]
		DstBlock		"Logical10"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "data2"
	      SrcPort		      1
	      DstBlock		      "Assert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "valid2"
	      SrcPort		      1
	      Points		      [75, 0]
	      Branch {
		DstBlock		"Reinterpret4"
		DstPort			1
	      }
	      Branch {
		Points			[0, 405]
		DstBlock		"Logical10"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "data3"
	      SrcPort		      1
	      DstBlock		      "Assert3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "valid3"
	      SrcPort		      1
	      Points		      [65, 0]
	      Branch {
		DstBlock		"Reinterpret6"
		DstPort			1
	      }
	      Branch {
		Points			[0, 360]
		DstBlock		"Logical10"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "data4"
	      SrcPort		      1
	      DstBlock		      "Assert4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "valid4"
	      SrcPort		      1
	      Points		      [55, 0]
	      Branch {
		DstBlock		"Reinterpret8"
		DstPort			1
	      }
	      Branch {
		Points			[0, 315]
		DstBlock		"Logical10"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "data5"
	      SrcPort		      1
	      DstBlock		      "Assert5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "valid5"
	      SrcPort		      1
	      Points		      [45, 0]
	      Branch {
		DstBlock		"Reinterpret10"
		DstPort			1
	      }
	      Branch {
		Points			[0, 270]
		DstBlock		"Logical10"
		DstPort			6
	      }
	    }
	    Line {
	      SrcBlock		      "data6"
	      SrcPort		      1
	      DstBlock		      "Assert6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "valid6"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		DstBlock		"Reinterpret12"
		DstPort			1
	      }
	      Branch {
		Points			[0, 225]
		DstBlock		"Logical10"
		DstPort			7
	      }
	    }
	    Line {
	      SrcBlock		      "data7"
	      SrcPort		      1
	      DstBlock		      "Assert7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "valid7"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		DstBlock		"Reinterpret14"
		DstPort			1
	      }
	      Branch {
		Points			[0, 180]
		DstBlock		"Logical10"
		DstPort			8
	      }
	    }
	    Line {
	      SrcBlock		      "data8"
	      SrcPort		      1
	      DstBlock		      "Assert8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "valid8"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Reinterpret16"
		DstPort			1
	      }
	      Branch {
		Points			[0, 135]
		DstBlock		"Logical10"
		DstPort			9
	      }
	    }
	    Line {
	      SrcBlock		      "Logical8"
	      SrcPort		      1
	      DstBlock		      "Logical9"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "Logical9"
	      SrcPort		      1
	      DstBlock		      "Reinterpret18"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret18"
	      SrcPort		      1
	      DstBlock		      "data"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical10"
	      SrcPort		      1
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical0"
	      SrcPort		      1
	      Points		      [50, 0; 0, 360]
	      DstBlock		      "Logical9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [45, 0; 0, 315]
	      DstBlock		      "Logical9"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [40, 0; 0, 270]
	      DstBlock		      "Logical9"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [35, 0; 0, 225]
	      DstBlock		      "Logical9"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      Points		      [30, 0; 0, 180]
	      DstBlock		      "Logical9"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Logical5"
	      SrcPort		      1
	      Points		      [25, 0; 0, 135]
	      DstBlock		      "Logical9"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Logical6"
	      SrcPort		      1
	      Points		      [20, 0; 0, 90]
	      DstBlock		      "Logical9"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Logical7"
	      SrcPort		      1
	      Points		      [15, 0; 0, 45]
	      DstBlock		      "Logical9"
	      DstPort		      8
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_XX_r"
	  SID			  1043
	  Ports			  [2, 2]
	  Position		  [100, 57, 200, 88]
	  LibraryVersion	  "1.1209"
	  UserDataPersistent	  on
	  UserData		  "DataTag10"
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_bram_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vec_len		  "8"
	  arith_type		  "Signed"
	  n_bits		  "27"
	  bin_pt		  "4"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_XY_i"
	  SID			  1044
	  Ports			  [2, 2]
	  Position		  [100, 297, 200, 328]
	  LibraryVersion	  "1.1209"
	  UserDataPersistent	  on
	  UserData		  "DataTag11"
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_bram_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vec_len		  "8"
	  arith_type		  "Signed"
	  n_bits		  "27"
	  bin_pt		  "4"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_XY_r"
	  SID			  1045
	  Ports			  [2, 2]
	  Position		  [100, 237, 200, 268]
	  LibraryVersion	  "1.1209"
	  UserDataPersistent	  on
	  UserData		  "DataTag12"
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_bram_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vec_len		  "8"
	  arith_type		  "Signed"
	  n_bits		  "27"
	  bin_pt		  "4"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_YY_r"
	  SID			  1046
	  Ports			  [2, 2]
	  Position		  [100, 117, 200, 148]
	  LibraryVersion	  "1.1209"
	  UserDataPersistent	  on
	  UserData		  "DataTag13"
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_bram_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vec_len		  "8"
	  arith_type		  "Signed"
	  n_bits		  "27"
	  bin_pt		  "4"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_YZ_i"
	  SID			  1047
	  Ports			  [2, 2]
	  Position		  [100, 417, 200, 448]
	  LibraryVersion	  "1.1209"
	  UserDataPersistent	  on
	  UserData		  "DataTag14"
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_bram_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vec_len		  "8"
	  arith_type		  "Signed"
	  n_bits		  "27"
	  bin_pt		  "4"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_YZ_r"
	  SID			  1048
	  Ports			  [2, 2]
	  Position		  [100, 357, 200, 388]
	  LibraryVersion	  "1.1209"
	  UserDataPersistent	  on
	  UserData		  "DataTag15"
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_bram_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vec_len		  "8"
	  arith_type		  "Signed"
	  n_bits		  "27"
	  bin_pt		  "4"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_ZX_i"
	  SID			  1049
	  Ports			  [2, 2]
	  Position		  [100, 537, 200, 568]
	  LibraryVersion	  "1.1209"
	  UserDataPersistent	  on
	  UserData		  "DataTag16"
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_bram_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vec_len		  "8"
	  arith_type		  "Signed"
	  n_bits		  "27"
	  bin_pt		  "4"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_ZX_r"
	  SID			  1050
	  Ports			  [2, 2]
	  Position		  [100, 477, 200, 508]
	  LibraryVersion	  "1.1209"
	  UserDataPersistent	  on
	  UserData		  "DataTag17"
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_bram_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vec_len		  "8"
	  arith_type		  "Signed"
	  n_bits		  "27"
	  bin_pt		  "4"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_ZZ_r"
	  SID			  1051
	  Ports			  [2, 2]
	  Position		  [100, 177, 200, 208]
	  LibraryVersion	  "1.1209"
	  UserDataPersistent	  on
	  UserData		  "DataTag18"
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_bram_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vec_len		  "8"
	  arith_type		  "Signed"
	  n_bits		  "27"
	  bin_pt		  "4"
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "bram"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram"
	  SrcPort		  1
	  DstBlock		  "Terminator0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din_ZX_i"
	  SrcPort		  1
	  DstBlock		  "vacc_ZX_i"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_ZX_r"
	  SrcPort		  1
	  DstBlock		  "vacc_ZX_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_YZ_i"
	  SrcPort		  1
	  DstBlock		  "vacc_YZ_i"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_YZ_r"
	  SrcPort		  1
	  DstBlock		  "vacc_YZ_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_XY_i"
	  SrcPort		  1
	  DstBlock		  "vacc_XY_i"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_XY_r"
	  SrcPort		  1
	  DstBlock		  "vacc_XY_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_ZZ_r"
	  SrcPort		  1
	  DstBlock		  "vacc_ZZ_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_YY_r"
	  SrcPort		  1
	  DstBlock		  "vacc_YY_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_XX_r"
	  SrcPort		  1
	  DstBlock		  "vacc_XX_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [25, 0; 0, 45]
	  Branch {
	    DstBlock		    "vacc_XX_r"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 60]
	    Branch {
	      Points		      [0, 60]
	      Branch {
		DstBlock		"vacc_ZZ_r"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		Branch {
		  DstBlock		  "vacc_XY_r"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 60]
		  Branch {
		    DstBlock		    "vacc_XY_i"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 60]
		    Branch {
		    DstBlock		    "vacc_YZ_r"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    Branch {
		    DstBlock		    "vacc_YZ_i"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    Branch {
		    DstBlock		    "vacc_ZX_r"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "vacc_ZX_i"
		    DstPort		    1
		    }
		    }
		    }
		  }
		}
	      }
	    }
	    Branch {
	      DstBlock		      "vacc_YY_r"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "vacc_ZZ_r"
	  SrcPort		  1
	  DstBlock		  "delay_bram2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_ZZ_r"
	  SrcPort		  2
	  DstBlock		  "delay_bram2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "vacc_XY_r"
	  SrcPort		  1
	  DstBlock		  "delay_bram3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_XY_r"
	  SrcPort		  2
	  DstBlock		  "delay_bram3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "vacc_XY_i"
	  SrcPort		  1
	  DstBlock		  "delay_bram4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_XY_i"
	  SrcPort		  2
	  DstBlock		  "delay_bram4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "vacc_YZ_r"
	  SrcPort		  1
	  DstBlock		  "delay_bram5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_YZ_r"
	  SrcPort		  2
	  DstBlock		  "delay_bram5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "vacc_YY_r"
	  SrcPort		  1
	  DstBlock		  "delay_bram1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_YY_r"
	  SrcPort		  2
	  DstBlock		  "delay_bram1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "vacc_ZX_i"
	  SrcPort		  1
	  DstBlock		  "delay_bram8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_ZX_i"
	  SrcPort		  2
	  DstBlock		  "delay_bram8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "vacc_ZX_r"
	  SrcPort		  1
	  DstBlock		  "delay_bram7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_ZX_r"
	  SrcPort		  2
	  DstBlock		  "delay_bram7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "vacc_YZ_i"
	  SrcPort		  1
	  DstBlock		  "delay_bram6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_YZ_i"
	  SrcPort		  2
	  DstBlock		  "delay_bram6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "vacc_XX_r"
	  SrcPort		  1
	  Points		  [155, 0]
	  DstBlock		  "interleave"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_XX_r"
	  SrcPort		  2
	  Points		  [150, 0; 0, 240]
	  DstBlock		  "interleave"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "delay_bram1"
	  SrcPort		  1
	  Points		  [70, 0; 0, 210]
	  DstBlock		  "interleave"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "delay_bram1"
	  SrcPort		  2
	  Points		  [65, 0; 0, 210]
	  DstBlock		  "interleave"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "delay_bram2"
	  SrcPort		  1
	  Points		  [60, 0; 0, 180]
	  DstBlock		  "interleave"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "delay_bram2"
	  SrcPort		  2
	  Points		  [55, 0; 0, 180]
	  DstBlock		  "interleave"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "delay_bram3"
	  SrcPort		  1
	  Points		  [50, 0; 0, 150]
	  DstBlock		  "interleave"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "delay_bram3"
	  SrcPort		  2
	  Points		  [45, 0; 0, 150]
	  DstBlock		  "interleave"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  Points		  [400, 0; 0, -100]
	  DstBlock		  "addr_counter"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "delay_bram8"
	  SrcPort		  1
	  DstBlock		  "interleave"
	  DstPort		  17
	}
	Line {
	  SrcBlock		  "delay_bram8"
	  SrcPort		  2
	  DstBlock		  "interleave"
	  DstPort		  18
	}
	Line {
	  SrcBlock		  "delay_bram4"
	  SrcPort		  1
	  Points		  [40, 0; 0, 120]
	  DstBlock		  "interleave"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "delay_bram4"
	  SrcPort		  2
	  Points		  [35, 0; 0, 120]
	  DstBlock		  "interleave"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "delay_bram5"
	  SrcPort		  1
	  Points		  [30, 0; 0, 90]
	  DstBlock		  "interleave"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "delay_bram5"
	  SrcPort		  2
	  Points		  [25, 0; 0, 90]
	  DstBlock		  "interleave"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "delay_bram6"
	  SrcPort		  1
	  Points		  [20, 0; 0, 60]
	  DstBlock		  "interleave"
	  DstPort		  13
	}
	Line {
	  SrcBlock		  "delay_bram6"
	  SrcPort		  2
	  Points		  [15, 0; 0, 60]
	  DstBlock		  "interleave"
	  DstPort		  14
	}
	Line {
	  SrcBlock		  "delay_bram7"
	  SrcPort		  1
	  Points		  [10, 0; 0, 30]
	  DstBlock		  "interleave"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "delay_bram7"
	  SrcPort		  2
	  Points		  [5, 0; 0, 30]
	  DstBlock		  "interleave"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "interleave"
	  SrcPort		  2
	  DstBlock		  "addr_counter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "interleave"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "addr_counter"
	  SrcPort		  3
	  Points		  [35, 0; 0, -135]
	  DstBlock		  "bram"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "addr"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "addr_counter"
	  SrcPort		  2
	  Points		  [25, 0; 0, -170]
	  Branch {
	    DstBlock		    "bram"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -45]
	    DstBlock		    "Concat"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "addr_counter"
	  SrcPort		  1
	  Points		  [15, 0; 0, -215]
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Annotation {
	  Position		  [500, 489]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "xaui_resync"
      SID		      676
      Ports		      [9, 5]
      Position		      [790, 15, 890, 295]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "link_demux"
      MaskDescription	      "Resynchronizes three data streams based on their sync pulses.\n\nMaximum buffer depth is "
      "2^10."
      MaskPromptString	      "Buffer depth: (2^?)|Logic latency:"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVariables	      "buffer_depth=@1;logic_latency=@2;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "10|1"
      System {
	Name			"xaui_resync"
	Location		[562, 442, 1101, 916]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "syncX"
	  SID			  677
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "dataX"
	  SID			  678
	  Position		  [15, 43, 45, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "validX"
	  SID			  679
	  Position		  [15, 73, 45, 87]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "syncY"
	  SID			  680
	  Position		  [15, 148, 45, 162]
	  NamePlacement		  "alternate"
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "dataY"
	  SID			  681
	  Position		  [15, 168, 45, 182]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "validY"
	  SID			  682
	  Position		  [15, 208, 45, 222]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "syncZ"
	  SID			  683
	  Position		  [15, 283, 45, 297]
	  NamePlacement		  "alternate"
	  Port			  "7"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "dataZ"
	  SID			  684
	  Position		  [15, 303, 45, 317]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "validZ"
	  SID			  685
	  Position		  [15, 343, 45, 357]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay0"
	  SID			  686
	  Ports			  [1, 1]
	  Position		  [415, 13, 465, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "logic_latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  687
	  Ports			  [1, 1]
	  Position		  [415, 43, 465, 57]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "logic_latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  SID			  688
	  Ports			  [1, 1]
	  Position		  [415, 133, 465, 147]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "logic_latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  SID			  689
	  Ports			  [1, 1]
	  Position		  [415, 268, 465, 282]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "logic_latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  690
	  Position		  [330, 383, 390, 397]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "alignedY"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  SID			  691
	  Position		  [330, 398, 390, 412]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "alignedZ"
	}
	Block {
	  BlockType		  From
	  Name			  "From20"
	  SID			  692
	  Position		  [330, 13, 390, 27]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "syncX"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  SID			  693
	  Position		  [330, 413, 390, 427]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "validX"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  SID			  694
	  Position		  [330, 428, 390, 442]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "validY"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  SID			  695
	  Position		  [330, 443, 390, 457]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "validZ"
	}
	Block {
	  BlockType		  From
	  Name			  "From54"
	  SID			  696
	  Position		  [330, 43, 390, 57]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "dataX"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  SID			  697
	  Position		  [330, 133, 390, 147]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "dataY"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  SID			  698
	  Position		  [330, 268, 390, 282]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "dataZ"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto10"
	  SID			  699
	  Position		  [220, 208, 280, 222]
	  ShowName		  off
	  GotoTag		  "validY"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  SID			  700
	  Position		  [220, 343, 280, 357]
	  ShowName		  off
	  GotoTag		  "validZ"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto16"
	  SID			  701
	  Position		  [220, 133, 280, 147]
	  ShowName		  off
	  GotoTag		  "dataY"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto18"
	  SID			  702
	  Position		  [220, 268, 280, 282]
	  ShowName		  off
	  GotoTag		  "dataZ"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto21"
	  SID			  703
	  Position		  [220, 43, 280, 57]
	  ShowName		  off
	  GotoTag		  "dataX"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto22"
	  SID			  704
	  Position		  [220, 163, 280, 177]
	  ShowName		  off
	  GotoTag		  "alignedY"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto23"
	  SID			  705
	  Position		  [220, 298, 280, 312]
	  ShowName		  off
	  GotoTag		  "alignedZ"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto26"
	  SID			  706
	  Position		  [220, 73, 280, 87]
	  ShowName		  off
	  GotoTag		  "validX"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto7"
	  SID			  707
	  Position		  [220, 13, 280, 27]
	  ShowName		  off
	  GotoTag		  "syncX"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  SID			  708
	  Ports			  [5, 1]
	  Position		  [415, 383, 465, 457]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "5"
	  en			  "off"
	  latency		  "logic_latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,357"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,74,5,1,white,blue,0,a1ade2f6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.2297"
	  "3 0.337838 0.5 0.662162 0.77027 0.77027 0.716216 0.77027 0.77027 0.621622 0.77027 0.662162 0.5 0.337838 0.22973 0.3"
	  "78378 0.22973 0.22973 0.283784 0.22973 0.22973 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez"
	  "^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_data"
	  SID			  709
	  Ports			  [1, 1]
	  Position		  [120, 43, 170, 57]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "2^buffer_depth"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,949cb0f6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1024}','"
	  "texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_sync"
	  SID			  710
	  Ports			  [1, 1]
	  Position		  [120, 13, 170, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "2^buffer_depth"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,949cb0f6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1024}','"
	  "texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_validX"
	  SID			  711
	  Ports			  [1, 1]
	  Position		  [120, 73, 170, 87]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "2^buffer_depth"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,949cb0f6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1024}','"
	  "texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_validY"
	  SID			  712
	  Ports			  [1, 1]
	  Position		  [120, 208, 170, 222]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "2^buffer_depth"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,949cb0f6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1024}','"
	  "texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_validZ"
	  SID			  713
	  Ports			  [1, 1]
	  Position		  [120, 343, 170, 357]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "2^buffer_depth"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,949cb0f6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1024}','"
	  "texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "resyncY"
	  SID			  714
	  Ports			  [3, 2]
	  Position		  [95, 126, 195, 184]
	  SourceBlock		  "isi_correlator_lib/resync"
	  SourceType		  "resync"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  depth			  "buffer_depth"
	}
	Block {
	  BlockType		  Reference
	  Name			  "resyncZ"
	  SID			  715
	  Ports			  [3, 2]
	  Position		  [95, 261, 195, 319]
	  SourceBlock		  "isi_correlator_lib/resync"
	  SourceType		  "resync"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  depth			  "buffer_depth"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  716
	  Position		  [490, 13, 520, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "X"
	  SID			  717
	  Position		  [490, 43, 520, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Y"
	  SID			  718
	  Position		  [490, 133, 520, 147]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Z"
	  SID			  719
	  Position		  [490, 268, 520, 282]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  SID			  720
	  Position		  [490, 413, 520, 427]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "From54"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "X"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "syncY"
	  SrcPort		  1
	  DstBlock		  "resyncY"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "dataY"
	  SrcPort		  1
	  DstBlock		  "resyncY"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "syncZ"
	  SrcPort		  1
	  DstBlock		  "resyncZ"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "dataZ"
	  SrcPort		  1
	  DstBlock		  "resyncZ"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "syncX"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 115]
	    Branch {
	      DstBlock		      "resyncY"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 135]
	      DstBlock		      "resyncZ"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "delay_sync"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "dataX"
	  SrcPort		  1
	  DstBlock		  "delay_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "validX"
	  SrcPort		  1
	  DstBlock		  "delay_validX"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_data"
	  SrcPort		  1
	  DstBlock		  "Goto21"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_sync"
	  SrcPort		  1
	  DstBlock		  "Goto7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_validX"
	  SrcPort		  1
	  DstBlock		  "Goto26"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From20"
	  SrcPort		  1
	  DstBlock		  "Delay0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay0"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "resyncY"
	  SrcPort		  1
	  DstBlock		  "Goto16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "resyncY"
	  SrcPort		  2
	  DstBlock		  "Goto22"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "resyncZ"
	  SrcPort		  1
	  DstBlock		  "Goto18"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "resyncZ"
	  SrcPort		  2
	  DstBlock		  "Goto23"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_validY"
	  SrcPort		  1
	  DstBlock		  "Goto10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_validZ"
	  SrcPort		  1
	  DstBlock		  "Goto11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "validY"
	  SrcPort		  1
	  DstBlock		  "delay_validY"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "validZ"
	  SrcPort		  1
	  DstBlock		  "delay_validZ"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "Y"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "Z"
	  DstPort		  1
	}
      }
    }
  }
}
MatData {
  NumRecords		  19
  DataRecord {
    Tag			    DataTag18
    Data		    "  %)30     .    , (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .&->04.    H $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    W    9&5F875L=',   !V96-?;&5N     &%R:71H7W"
    "1Y<&4 ;E]B:71S      !B:6Y?<'0        .    *     8    (     0         %    \"                0         .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"     0         !0   "
    " @    !    !@    $         $     8   !3:6=N960   X    X    !@    @    &          4    (     0    $    !          D"
    "    (            .T .    .     8    (    !@         %    \"     $    !     0         )    \"            !! "
  }
  DataRecord {
    Tag			    DataTag17
    Data		    "  %)30     .    , (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .&->04.    H $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    W    9&5F875L=',   !V96-?;&5N     &%R:71H7W"
    "1Y<&4 ;E]B:71S      !B:6Y?<'0        .    *     8    (     0         %    \"                0         .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"     0         !0   "
    " @    !    !@    $         $     8   !3:6=N960   X    X    !@    @    &          4    (     0    $    !          D"
    "    (            .T .    .     8    (    !@         %    \"     $    !     0         )    \"            !! "
  }
  DataRecord {
    Tag			    DataTag16
    Data		    "  %)30     .    , (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .&->04.    H $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    W    9&5F875L=',   !V96-?;&5N     &%R:71H7W"
    "1Y<&4 ;E]B:71S      !B:6Y?<'0        .    *     8    (     0         %    \"                0         .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"     0         !0   "
    " @    !    !@    $         $     8   !3:6=N960   X    X    !@    @    &          4    (     0    $    !          D"
    "    (            .T .    .     8    (    !@         %    \"     $    !     0         )    \"            !! "
  }
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    , (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .&->04.    H $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    W    9&5F875L=',   !V96-?;&5N     &%R:71H7W"
    "1Y<&4 ;E]B:71S      !B:6Y?<'0        .    *     8    (     0         %    \"                0         .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"     0         !0   "
    " @    !    !@    $         $     8   !3:6=N960   X    X    !@    @    &          4    (     0    $    !          D"
    "    (            .T .    .     8    (    !@         %    \"     $    !     0         )    \"            !! "
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    , (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .&->04.    H $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    W    9&5F875L=',   !V96-?;&5N     &%R:71H7W"
    "1Y<&4 ;E]B:71S      !B:6Y?<'0        .    *     8    (     0         %    \"                0         .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"     0         !0   "
    " @    !    !@    $         $     8   !3:6=N960   X    X    !@    @    &          4    (     0    $    !          D"
    "    (            .T .    .     8    (    !@         %    \"     $    !     0         )    \"            !! "
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    , (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .&->04.    H $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    W    9&5F875L=',   !V96-?;&5N     &%R:71H7W"
    "1Y<&4 ;E]B:71S      !B:6Y?<'0        .    *     8    (     0         %    \"                0         .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"     0         !0   "
    " @    !    !@    $         $     8   !3:6=N960   X    X    !@    @    &          4    (     0    $    !          D"
    "    (            .T .    .     8    (    !@         %    \"     $    !     0         )    \"            !! "
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    , (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .&->04.    H $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    W    9&5F875L=',   !V96-?;&5N     &%R:71H7W"
    "1Y<&4 ;E]B:71S      !B:6Y?<'0        .    *     8    (     0         %    \"                0         .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"     0         !0   "
    " @    !    !@    $         $     8   !3:6=N960   X    X    !@    @    &          4    (     0    $    !          D"
    "    (            .T .    .     8    (    !@         %    \"     $    !     0         )    \"            !! "
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    , (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .&->04.    H $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    W    9&5F875L=',   !V96-?;&5N     &%R:71H7W"
    "1Y<&4 ;E]B:71S      !B:6Y?<'0        .    *     8    (     0         %    \"                0         .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"     0         !0   "
    " @    !    !@    $         $     8   !3:6=N960   X    X    !@    @    &          4    (     0    $    !          D"
    "    (            .T .    .     8    (    !@         %    \"     $    !     0         )    \"            !! "
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    , (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .&->04.    H $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    W    9&5F875L=',   !V96-?;&5N     &%R:71H7W"
    "1Y<&4 ;E]B:71S      !B:6Y?<'0        .    *     8    (     0         %    \"                0         .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"     0         !0   "
    " @    !    !@    $         $     8   !3:6=N960   X    X    !@    @    &          4    (     0    $    !          D"
    "    (            .T .    .     8    (    !@         %    \"     $    !     0         )    \"            !! "
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    \" 4   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ':#20$.    > 0  "
    " 8    (     @         %    \"     $    !     0         %  0 $P    $   #W    9&5F875L=',              '5S:6YG7W!F8E"
    "]F:7(       !P9F)?9FER7W1A<',         =7-I;F=?9F9T             &9F=%]S:7IE              !F9G1?:6YP=71S            "
    "9F9T7V]R9&5R<P           '5S:6YG7V-T              !C=%]T>7!E                =7-I;F=?=F%C8P           '9A8V-?;&5N9W"
    "1H          !U<VEN9U]S8V%L95]F86-T;W( <V-A;&5?9F%C=&]R           .    *     8    (     0         %    \"          "
    "      0         .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @            00 X    X    !@    @    &          4    "
    "(     0    $    !          D    (               .    .     8    (    !@         %    \"     $    !     0         )"
    "    \"            !Q #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            00 X   !"
    "0    !@    @    &          4    (     0    0    !          D    @             $          0         !         \\#\\"
    ".    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    &    \"     8   "
    "      !0    @    !     0    $         \"0    @           #P/PX    X    !@    @    &          4    (     0    $    "
    "!          D    (               .    .     8    (    !@         %    \"     $    !     0         )    \"          "
    "     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @    "
    "&          4    (     0    $    !          D    (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    4 $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !CT  0.    P     "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', ;&%T96YC>0          #@   \""
    "@    &    \"     $         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    4 $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !CT  0.    P     "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', ;&%T96YC>0          #@   \""
    "@    &    \"     $         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    F $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .[(+  .    \" $  "
    " 8    (     @         %    \"     $    !     0         %  0 \"0    $    ;    9&5F875L=', 9F%N;W5T    9&5L87ES     "
    "      .    *     8    (     0         %    \"                0         .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"             ! #@   #@    &    \"     8         !0    @    !     0    $         \"0  "
    "  @           #P/P"
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    Z (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ (#N6@$.    6 (   "
    "8    (     @         %    \"     $    !     0         %  0 #P    $   !I    9&5F875L=',         ;G5M7V)R86US       "
    " 861D<E]W:61T:       ;&]G:6-?;&%T96YC>0  9F%N;W5T7VQA=&5N8WD 8VYT<E]L871E;F-Y    8G)A;5]L871E;F-Y              X  "
    "  H    !@    @    !          4    (               !          X    X    !@    @    &          4    (     0    $    "
    "!          D    (            \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"        "
    "    \"9 #@   #@    &    \"     8         !0    @    !     0    $         \"0    @             0 X    X    !@    @ "
    "   &          4    (     0    $    !          D    (             $ .    .     8    (    !@         %    \"     $  "
    "  !     0         )    \"             ! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "          #P/P"
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    X $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ (MJ%P<.    4 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    L    9&5F875L=',   !N=6U?8G)A;7,  &%D9')?=V"
    "ED=&@ 9&]N95]P;W)T        #@   \"@    &    \"     $         !0    @               $         #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            00 X    X    !@    @    &          4    (     0    "
    "$    !          D    (            )D .    ,     8    (    !          %    \"     $    \"     0         0  ( ;VX   "
  }
}
