{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732425170629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732425170630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 13:12:50 2024 " "Processing started: Sun Nov 24 13:12:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732425170630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732425170630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter2 -c counter2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter2 -c counter2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732425170630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1732425171068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Found design unit 1: counter-Behavioral" {  } { { "counter.vhd" "" { Text "C:/altera/counter/counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732425172477 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/altera/counter/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732425172477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732425172477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_tb-behavioral " "Found design unit 1: counter_tb-behavioral" {  } { { "counter_tb.vhd" "" { Text "C:/altera/counter/counter_tb.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732425172482 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_tb " "Found entity 1: counter_tb" {  } { { "counter_tb.vhd" "" { Text "C:/altera/counter/counter_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732425172482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732425172482 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter " "Elaborating entity \"counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732425172537 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_counter1_min counter.vhd(27) " "VHDL Process Statement warning at counter.vhd(27): signal \"i_counter1_min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/altera/counter/counter.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1732425172545 "|counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_counter2_min counter.vhd(50) " "VHDL Process Statement warning at counter.vhd(50): signal \"i_counter2_min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/altera/counter/counter.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1732425172546 "|counter"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter1\[0\] counter1\[0\]~_emulated counter1\[0\]~1 " "Register \"counter1\[0\]\" is converted into an equivalent circuit using register \"counter1\[0\]~_emulated\" and latch \"counter1\[0\]~1\"" {  } { { "counter.vhd" "" { Text "C:/altera/counter/counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1732425173180 "|counter|counter1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter1\[1\] counter1\[1\]~_emulated counter1\[1\]~5 " "Register \"counter1\[1\]\" is converted into an equivalent circuit using register \"counter1\[1\]~_emulated\" and latch \"counter1\[1\]~5\"" {  } { { "counter.vhd" "" { Text "C:/altera/counter/counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1732425173180 "|counter|counter1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter1\[2\] counter1\[2\]~_emulated counter1\[2\]~9 " "Register \"counter1\[2\]\" is converted into an equivalent circuit using register \"counter1\[2\]~_emulated\" and latch \"counter1\[2\]~9\"" {  } { { "counter.vhd" "" { Text "C:/altera/counter/counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1732425173180 "|counter|counter1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter1\[3\] counter1\[3\]~_emulated counter1\[3\]~13 " "Register \"counter1\[3\]\" is converted into an equivalent circuit using register \"counter1\[3\]~_emulated\" and latch \"counter1\[3\]~13\"" {  } { { "counter.vhd" "" { Text "C:/altera/counter/counter.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1732425173180 "|counter|counter1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter2\[0\] counter2\[0\]~_emulated counter2\[0\]~1 " "Register \"counter2\[0\]\" is converted into an equivalent circuit using register \"counter2\[0\]~_emulated\" and latch \"counter2\[0\]~1\"" {  } { { "counter.vhd" "" { Text "C:/altera/counter/counter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1732425173180 "|counter|counter2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter2\[1\] counter2\[1\]~_emulated counter2\[1\]~5 " "Register \"counter2\[1\]\" is converted into an equivalent circuit using register \"counter2\[1\]~_emulated\" and latch \"counter2\[1\]~5\"" {  } { { "counter.vhd" "" { Text "C:/altera/counter/counter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1732425173180 "|counter|counter2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter2\[2\] counter2\[2\]~_emulated counter2\[2\]~9 " "Register \"counter2\[2\]\" is converted into an equivalent circuit using register \"counter2\[2\]~_emulated\" and latch \"counter2\[2\]~9\"" {  } { { "counter.vhd" "" { Text "C:/altera/counter/counter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1732425173180 "|counter|counter2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter2\[3\] counter2\[3\]~_emulated counter2\[3\]~13 " "Register \"counter2\[3\]\" is converted into an equivalent circuit using register \"counter2\[3\]~_emulated\" and latch \"counter2\[3\]~13\"" {  } { { "counter.vhd" "" { Text "C:/altera/counter/counter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1732425173180 "|counter|counter2[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1732425173180 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1732425173328 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732425174215 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732425174215 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732425174474 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732425174474 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732425174474 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732425174474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732425174499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 24 13:12:54 2024 " "Processing ended: Sun Nov 24 13:12:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732425174499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732425174499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732425174499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732425174499 ""}
