# TCL File Generated by Component Editor 18.0
# Tue Jan 27 02:18:59 GMT+08:00 2026
# DO NOT MODIFY


# 
# aes_uart "aes_uart" v1.0
#  2026.01.27.02:18:59
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module aes_uart
# 
set_module_property DESCRIPTION ""
set_module_property NAME aes_uart
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME aes_uart
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL AES_UART_wrapper
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file taxi_axil_if.sv SYSTEM_VERILOG PATH ../AES_UART/port/taxi_axil_if.sv
add_fileset_file taxi_axis_if.sv SYSTEM_VERILOG PATH ../AES_UART/port/taxi_axis_if.sv
add_fileset_file axilregs_pkg.sv SYSTEM_VERILOG PATH ../AES_UART/axilregs/rtl/axilregs_pkg.sv
add_fileset_file AES_UART_wrapper.sv SYSTEM_VERILOG PATH ../AES_UART/AES_UART_wrapper.sv TOP_LEVEL_FILE
add_fileset_file AES_UART.sv SYSTEM_VERILOG PATH ../AES_UART/AES_UART.sv
add_fileset_file AESCipher.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/cipher/AESCipher.sv
add_fileset_file AESRound.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/cipher/AESRound.sv
add_fileset_file MixColumns.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/cipher/MixColumns.sv
add_fileset_file ShiftRows.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/cipher/ShiftRows.sv
add_fileset_file SubBytes.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/cipher/SubBytes.sv
add_fileset_file AddRoundKey.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/common/AddRoundKey.sv
add_fileset_file KeyExpander.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/common/KeyExpander.sv
add_fileset_file SBox.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/common/SBox.sv
add_fileset_file xTimes.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/common/xTimes.sv
add_fileset_file InvAESCipher.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/invcipher/InvAESCipher.sv
add_fileset_file InvAESRound.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/invcipher/InvAESRound.sv
add_fileset_file InvMixColumns.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/invcipher/InvMixColumns.sv
add_fileset_file InvSBox.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/invcipher/InvSBox.sv
add_fileset_file InvShiftRows.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/invcipher/InvShiftRows.sv
add_fileset_file InvSubBytes.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/invcipher/InvSubBytes.sv
add_fileset_file axil_regs.sv SYSTEM_VERILOG PATH ../AES_UART/axilregs/rtl/axil_regs.sv
add_fileset_file fifo.sv SYSTEM_VERILOG PATH ../AES_UART/fifo/rtl/fifo.sv
add_fileset_file data_stream_sel_aes_rf.sv SYSTEM_VERILOG PATH ../AES_UART/middlewares/data_stream_sel_aes_rf.sv
add_fileset_file data_stream_sel_aes_tf.sv SYSTEM_VERILOG PATH ../AES_UART/middlewares/data_stream_sel_aes_tf.sv
add_fileset_file regs_aes_bridge.sv SYSTEM_VERILOG PATH ../AES_UART/middlewares/regs_aes_bridge.sv
add_fileset_file uart.sv SYSTEM_VERILOG PATH ../AES_UART/uart/rtl/uart.sv
add_fileset_file uart_brg.sv SYSTEM_VERILOG PATH ../AES_UART/uart/rtl/uart_brg.sv
add_fileset_file uart_rx.sv SYSTEM_VERILOG PATH ../AES_UART/uart/rtl/uart_rx.sv
add_fileset_file uart_tx.sv SYSTEM_VERILOG PATH ../AES_UART/uart/rtl/uart_tx.sv

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL AES_UART_wrapper
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file taxi_axil_if.sv SYSTEM_VERILOG PATH ../AES_UART/port/taxi_axil_if.sv
add_fileset_file taxi_axis_if.sv SYSTEM_VERILOG PATH ../AES_UART/port/taxi_axis_if.sv
add_fileset_file axilregs_pkg.sv SYSTEM_VERILOG PATH ../AES_UART/axilregs/rtl/axilregs_pkg.sv
add_fileset_file AES_UART_wrapper.sv SYSTEM_VERILOG PATH ../AES_UART/AES_UART_wrapper.sv
add_fileset_file AES_UART.sv SYSTEM_VERILOG PATH ../AES_UART/AES_UART.sv
add_fileset_file AESCipher.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/cipher/AESCipher.sv
add_fileset_file AESRound.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/cipher/AESRound.sv
add_fileset_file MixColumns.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/cipher/MixColumns.sv
add_fileset_file ShiftRows.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/cipher/ShiftRows.sv
add_fileset_file SubBytes.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/cipher/SubBytes.sv
add_fileset_file AddRoundKey.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/common/AddRoundKey.sv
add_fileset_file KeyExpander.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/common/KeyExpander.sv
add_fileset_file SBox.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/common/SBox.sv
add_fileset_file xTimes.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/common/xTimes.sv
add_fileset_file InvAESCipher.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/invcipher/InvAESCipher.sv
add_fileset_file InvAESRound.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/invcipher/InvAESRound.sv
add_fileset_file InvMixColumns.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/invcipher/InvMixColumns.sv
add_fileset_file InvSBox.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/invcipher/InvSBox.sv
add_fileset_file InvShiftRows.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/invcipher/InvShiftRows.sv
add_fileset_file InvSubBytes.sv SYSTEM_VERILOG PATH ../AES_UART/aescore/rtl/invcipher/InvSubBytes.sv
add_fileset_file axil_regs.sv SYSTEM_VERILOG PATH ../AES_UART/axilregs/rtl/axil_regs.sv
add_fileset_file fifo.sv SYSTEM_VERILOG PATH ../AES_UART/fifo/rtl/fifo.sv
add_fileset_file data_stream_sel_aes_rf.sv SYSTEM_VERILOG PATH ../AES_UART/middlewares/data_stream_sel_aes_rf.sv
add_fileset_file data_stream_sel_aes_tf.sv SYSTEM_VERILOG PATH ../AES_UART/middlewares/data_stream_sel_aes_tf.sv
add_fileset_file regs_aes_bridge.sv SYSTEM_VERILOG PATH ../AES_UART/middlewares/regs_aes_bridge.sv
add_fileset_file uart.sv SYSTEM_VERILOG PATH ../AES_UART/uart/rtl/uart.sv
add_fileset_file uart_brg.sv SYSTEM_VERILOG PATH ../AES_UART/uart/rtl/uart_brg.sv
add_fileset_file uart_rx.sv SYSTEM_VERILOG PATH ../AES_UART/uart/rtl/uart_rx.sv
add_fileset_file uart_tx.sv SYSTEM_VERILOG PATH ../AES_UART/uart/rtl/uart_tx.sv


# 
# parameters
# 
add_parameter DATA_W INTEGER 32
set_parameter_property DATA_W DEFAULT_VALUE 32
set_parameter_property DATA_W DISPLAY_NAME DATA_W
set_parameter_property DATA_W TYPE INTEGER
set_parameter_property DATA_W UNITS None
set_parameter_property DATA_W ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DATA_W HDL_PARAMETER true
add_parameter ADDR_W INTEGER 32
set_parameter_property ADDR_W DEFAULT_VALUE 32
set_parameter_property ADDR_W DISPLAY_NAME ADDR_W
set_parameter_property ADDR_W TYPE INTEGER
set_parameter_property ADDR_W UNITS None
set_parameter_property ADDR_W ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ADDR_W HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock Clk clk Input 1


# 
# connection point altera_axi4lite_slave
# 
add_interface altera_axi4lite_slave axi4lite end
set_interface_property altera_axi4lite_slave associatedClock clock
set_interface_property altera_axi4lite_slave associatedReset reset_sink
set_interface_property altera_axi4lite_slave readAcceptanceCapability 1
set_interface_property altera_axi4lite_slave writeAcceptanceCapability 1
set_interface_property altera_axi4lite_slave combinedAcceptanceCapability 1
set_interface_property altera_axi4lite_slave readDataReorderingDepth 1
set_interface_property altera_axi4lite_slave bridgesToMaster ""
set_interface_property altera_axi4lite_slave ENABLED true
set_interface_property altera_axi4lite_slave EXPORT_OF ""
set_interface_property altera_axi4lite_slave PORT_NAME_MAP ""
set_interface_property altera_axi4lite_slave CMSIS_SVD_VARIABLES ""
set_interface_property altera_axi4lite_slave SVD_ADDRESS_GROUP ""

add_interface_port altera_axi4lite_slave s_axi_awaddr awaddr Input ADDR_W
add_interface_port altera_axi4lite_slave s_axi_awvalid awvalid Input 1
add_interface_port altera_axi4lite_slave s_axi_awready awready Output 1
add_interface_port altera_axi4lite_slave s_axi_awprot awprot Input 3
add_interface_port altera_axi4lite_slave s_axi_wdata wdata Input DATA_W
add_interface_port altera_axi4lite_slave s_axi_wstrb wstrb Input DATA_W/8
add_interface_port altera_axi4lite_slave s_axi_wvalid wvalid Input 1
add_interface_port altera_axi4lite_slave s_axi_wready wready Output 1
add_interface_port altera_axi4lite_slave s_axi_bresp bresp Output 2
add_interface_port altera_axi4lite_slave s_axi_bvalid bvalid Output 1
add_interface_port altera_axi4lite_slave s_axi_bready bready Input 1
add_interface_port altera_axi4lite_slave s_axi_araddr araddr Input ADDR_W
add_interface_port altera_axi4lite_slave s_axi_arvalid arvalid Input 1
add_interface_port altera_axi4lite_slave s_axi_arready arready Output 1
add_interface_port altera_axi4lite_slave s_axi_arprot arprot Input 3
add_interface_port altera_axi4lite_slave s_axi_rdata rdata Output DATA_W
add_interface_port altera_axi4lite_slave s_axi_rresp rresp Output 2
add_interface_port altera_axi4lite_slave s_axi_rvalid rvalid Output 1
add_interface_port altera_axi4lite_slave s_axi_rready rready Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink Rst reset Input 1


# 
# connection point conduit_end
# 
add_interface conduit_end conduit end
set_interface_property conduit_end associatedClock clock
set_interface_property conduit_end associatedReset ""
set_interface_property conduit_end ENABLED true
set_interface_property conduit_end EXPORT_OF ""
set_interface_property conduit_end PORT_NAME_MAP ""
set_interface_property conduit_end CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end SVD_ADDRESS_GROUP ""

add_interface_port conduit_end Rx rx Input 1
add_interface_port conduit_end Tx tx Output 1

