Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 14 17:39:14 2020
| Host         : J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_test_control_sets_placed.rpt
| Design       : vga_test
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   121 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    26 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |             116 |           60 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             551 |          186 |
| Yes          | No                    | Yes                    |              20 |            8 |
| Yes          | Yes                   | No                     |             100 |           37 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+-------------------------------------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+-------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                      |                                                 |                4 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | edge_detector_unit/red_filtered[7]_i_1__0_n_0   |                1 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | high_boost_9_unit/red_filtered[7]_i_1_n_0       |                1 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | sobel_y_unit/green_filtered[7]_i_1__2_n_0       |                1 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | high_boost_9_unit/green_filtered[7]_i_1_n_0     |                1 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | edge_detector_unit/blue_filtered[7]_i_1__0_n_0  |                1 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | high_boost_9_unit/blue_filtered[7]_i_1_n_0      |                1 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | grayscale_unit/red_filtered[7]_i_1__7_n_0       |                3 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | green_filter_unit/red_filtered[7]_i_1__4_n_0    |                3 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | green_filter_unit/blue_filtered[7]_i_1__5_n_0   |                1 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | blue_filter_unit/red_filtered[7]_i_1__5_n_0     |                3 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | blue_filter_unit/green_filtered[7]_i_1__5_n_0   |                2 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | colorinv_unit/red_filtered[7]_i_1__6_n_0        |                2 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | colorinv_unit/green_filtered[7]_i_1__6_n_0      |                1 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | colorinv_unit/blue_filtered[7]_i_1__6_n_0       |                1 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | edge_detector_unit/green_filtered[7]_i_1__0_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | nolabel_line64/blue_filtered[7]_i_1__1_n_0      |                1 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | nolabel_line64/green_filtered[7]_i_1__1_n_0     |                1 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | nolabel_line64/red_filtered[7]_i_1__1_n_0       |                1 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | red_filter_unit/green_filtered[7]_i_1__4_n_0    |                3 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | red_filter_unit/blue_filtered[7]_i_1__4_n_0     |                2 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | sobel_x_unit/blue_filtered[7]_i_1__3_n_0        |                1 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | sobel_x_unit/green_filtered[7]_i_1__3_n_0       |                1 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | sobel_x_unit/red_filtered[7]_i_1__3_n_0         |                1 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | sobel_y_unit/blue_filtered[7]_i_1__2_n_0        |                2 |              4 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              | sobel_y_unit/red_filtered[7]_i_1__2_n_0         |                1 |              4 |
|  clk_IBUF_BUFG | vga_sync_unit/h_count_reg[9]_i_1_n_0 | reset_IBUF                                      |                4 |             10 |
|  clk_IBUF_BUFG | vga_sync_unit/v_count_reg0           | reset_IBUF                                      |                4 |             10 |
|  clk_IBUF_BUFG |                                      | reset_IBUF                                      |               60 |            116 |
|  clk_IBUF_BUFG | edge_detector_unit/E[0]              |                                                 |              186 |            551 |
+----------------+--------------------------------------+-------------------------------------------------+------------------+----------------+


