{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.16629",
   "Default View_TopLeft":"-151,383",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port S00_AXI_0 -pg 1 -lvl 0 -x -170 -y 20 -defaultsOSRD
preplace port S01_AXI_0 -pg 1 -lvl 0 -x -170 -y 100 -defaultsOSRD
preplace port S02_AXI_0 -pg 1 -lvl 0 -x -170 -y 120 -defaultsOSRD
preplace port UART_0 -pg 1 -lvl 3 -x 670 -y 0 -defaultsOSRD
preplace port ACLK_0 -pg 1 -lvl 0 -x -170 -y 0 -defaultsOSRD
preplace port ARESETN_0 -pg 1 -lvl 0 -x -170 -y 40 -defaultsOSRD
preplace port S00_ACLK_0 -pg 1 -lvl 0 -x -170 -y 60 -defaultsOSRD
preplace port S00_ARESETN_0 -pg 1 -lvl 0 -x -170 -y 80 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 2 -x 470 -y 60 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 470 -y 340 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 2 -x 470 -y 620 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 2 -x 470 -y 750 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 1 -x 90 -y 430 -defaultsOSRD
preplace netloc ACLK_0_1 1 0 2 N 0 240
preplace netloc ARESETN_0_1 1 0 2 N 40 210
preplace netloc S00_ACLK_0_1 1 0 2 N 60 250
preplace netloc S00_ARESETN_0_1 1 0 2 N 80 220
preplace netloc S00_AXI_0_1 1 0 2 N 20 260
preplace netloc S01_AXI_0_1 1 0 2 N 100 230
preplace netloc S02_AXI_0_1 1 0 2 N 120 200
preplace netloc axi_uartlite_0_UART 1 2 1 650 0n
preplace netloc axi_interconnect_0_M00_AXI 1 1 2 280 -20 640
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 1 2 270 -30 630
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 1 2 280 140 620
preplace netloc axi_interconnect_0_M01_AXI 1 1 2 290 540 620
levelinfo -pg 1 -170 90 470 670
pagesize -pg 1 -db -bbox -sgen -340 -50 780 1160
"
}
0
