<p class="auto-cursor-target"><strong> </strong></p><h1 class="auto-cursor-target" id="NCore3.3timing-2000paths:"><strong>2000 paths :</strong></h1><p class="auto-cursor-target"><strong><a class="external-link" href="http://webfile.arteris.com/~bmadon/buckets/gen_wrapper/gen_wrapper_dc_max_functional_1.00/index.html" rel="nofollow">http://webfile.arteris.com/~bmadon/buckets/gen_wrapper/gen_wrapper_dc_max_functional_1.00/index.html</a></strong></p><h1 class="auto-cursor-target" id="NCore3.3timing-500paths"><strong>500 paths</strong></h1><p class="auto-cursor-target"><strong><a class="external-link" href="http://webfile.arteris.com/~bmadon/buckets/gen_wrapper/gen_wrapper_dc_max_functional_2.00/index.html" rel="nofollow">http://webfile.arteris.com/~bmadon/buckets/gen_wrapper/gen_wrapper_dc_max_functional_2.00/index.html</a></strong></p><p class="auto-cursor-target">Paths in red have a high number of violating paths.</p><p class="auto-cursor-target">To Fault Checker:</p><p class="auto-cursor-target">The following paths from the above link are caused by block outputs to SRAMs not coming from registers, so there isn't enough time to go through the logic trees to OR when outputs diverge:</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Bucket Number</th><th class="confluenceTh">Paths</th><th class="confluenceTh">Slack</th></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">1</td><td class="confluenceTd">-0.169</td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd">1</td><td class="confluenceTd">-0.149</td></tr><tr><td colspan="1" class="confluenceTd">6</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">-0.117</td></tr><tr><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">-0.109</td></tr><tr><td colspan="1" class="confluenceTd">10</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">-0.103</td></tr><tr><td colspan="1" class="confluenceTd">11</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">-0.100</td></tr><tr><td colspan="1" class="confluenceTd">19</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">-0.078</td></tr><tr><td colspan="1" class="confluenceTd">22</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">-0.072</td></tr><tr><td colspan="1" class="confluenceTd">24</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">-0.070</td></tr><tr><td colspan="1" class="confluenceTd">26</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">-0.063</td></tr><tr><td colspan="1" class="confluenceTd">29</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">-0.055</td></tr><tr><td colspan="1" class="confluenceTd">30</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">-0.054</td></tr><tr><td colspan="1" class="confluenceTd">32</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">-0.051</td></tr><tr><td colspan="1" class="confluenceTd">34</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">-0.049</td></tr><tr><td colspan="1" class="confluenceTd">38</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">-0.047</td></tr><tr><td colspan="1" class="confluenceTd">47</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">-0.037</td></tr></tbody></table></div><p class="auto-cursor-target">Proposed solution is to pipe selected signals into the fault_checker. This solution would add area, but not affect functionality or latency. Solves 16 of 49 buckets, but not a high path count (16). In addition, there are lots of opportunities to use logic_tree in the fault checker, which would ease synthesis load.</p><p class="auto-cursor-target">I removed these paths from below.</p><h1 class="auto-cursor-target" id="NCore3.3timing-DMIpaths:"><strong style="letter-spacing: 0.0px;">DMI paths:</strong></h1><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 34.7688%;"/><col style="width: 7.38196%;"/><col style="width: 3.64952%;"/><col style="width: 4.46913%;"/><col style="width: 2.71186%;"/><col style="width: 38.3753%;"/><col style="width: 4.31416%;"/><col style="width: 4.33838%;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><p>Failing path</p></th><th style="text-align: left;" class="confluenceTh"><p>Owner</p></th><th colspan="1" class="confluenceTh">DMI instance</th><th colspan="1" class="confluenceTh"><p>Report date</p></th><th colspan="1" class="confluenceTh">Fixed date</th><th colspan="1" class="confluenceTh">Timing report/Path</th><th style="text-align: left;" class="confluenceTh"><p>WNS</p></th><th style="text-align: left;" class="confluenceTh"><p>comments</p></th></tr></thead><tbody><tr><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><pre title="">  Startpoint: dmi0/dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_tagpipe_tag_mem_u_mem_data_out3_q_reg_52_ (rising edge-triggered flip-flop clocked by clk_main)
  Endpoint: dmi0/TagMem0_external_mem_inst_dmi_tag_mem_inst_DMI_TAGmem0_0 (rising edge-triggered flip-flop clocked by clk_main)</pre></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd">dmi0</td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/buckets/gen_wrapper/gen_wrapper_dc_max_functional_1.00/Internal_StartEnd_Point/dmi0.dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_tagpipe_tag_mem_u_mem_data_outAAA_q_reg_AAA__to_dmi0.TagMemAAA_external_mem_inst_dmi_tag_mem_inst_DMI_TAGmemAAA_AAA.p.-0.131.txt" rel="nofollow" title="">Link</a></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd">131ps</td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><p>Bucket: 4</p><p>Number of paths: 119</p><p>Look at this once we confirm SRAM speeds</p></td></tr><tr><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><pre title="">  Startpoint: dmi0/dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank0_control_queue_rd_ptr_reg_1__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank1_pipe_ctrl_u_data_mem_read_en_R_q_reg_0_ (rising edge-triggered flip-flop clocked by clk_main)
  Endpoint: dmi0/dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank0_order_fifo_mem0_dffre_q_reg_0__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank0_order_fifo_mem2_dffre_q_reg_0__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank0_order_fifo_mem6_dffre_q_reg_1__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank0_order_fifo_mem1_dffre_q_reg_0__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank0_order_fifo_mem6_dffre_q_reg_0__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank0_order_fifo_mem1_dffre_q_reg_1_ (rising edge-triggered flip-flop clocked by clk_main)</pre></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b371ead6b7e006aa7d7f4" href="https://arterisip.atlassian.net/wiki/people/624b371ead6b7e006aa7d7f4?ref=confluence" target="_blank" data-linked-resource-id="755377" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Boon Chuan</a></p></div></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd">dmi0</td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/buckets/gen_wrapper/gen_wrapper_dc_max_functional_1.00/Internal_StartEnd_Point/dmi0.dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bankAAA_control_queue_rd_ptr_reg_AAA__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank.531416.710271639.txt" rel="nofollow" title="">Link</a></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd">119ps</td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><p>Bucket: 5</p><p>Numbers of paths: 23</p><p>The path is from CCP to DMI back to CCP.</p><p>control_queue__push_ready =&gt; ctrl_op_ready =&gt; datapipe_ctrl_op_ready =&gt; <strong>cache_nack_p2 =&gt; DMI logic =&gt; ctrl_op_{read,write,port_sel,port_bypass}_p2 =&gt; ctrl_op_valid </strong>=&gt; control_queue__push_valid =&gt; order_fifo_do_write =&gt; order_fifo_mem0</p></td></tr><tr><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><pre title="">  Startpoint: dmi0/dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank0_control_queue_rd_ptr_reg_1__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank1_pipe_ctrl_u_data_mem_read_en_R_q_reg_0_ (rising edge-triggered flip-flop clocked by clk_main)
  Endpoint: dmi0/dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank0_order_fifo_mem0_dffre_q_reg_0__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank0_order_fifo_mem2_dffre_q_reg_0__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank0_order_fifo_mem6_dffre_q_reg_1__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank0_order_fifo_mem1_dffre_q_reg_0__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank0_order_fifo_mem6_dffre_q_reg_0__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank0_order_fifo_mem1_dffre_q_reg_1_ (rising edge-triggered flip-flop clocked by clk_main)</pre></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b371ead6b7e006aa7d7f4" href="https://arterisip.atlassian.net/wiki/people/624b371ead6b7e006aa7d7f4?ref=confluence" target="_blank" data-linked-resource-id="755377" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Boon Chuan</a></p></div></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd">dmi0</td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/buckets/gen_wrapper/gen_wrapper_dc_max_functional_1.00/Internal_StartEnd_Point/dmi0.dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bankAAA_control_queue_rd_ptr_reg_AAA__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank.387603.04180591.txt" rel="nofollow" title="">Link</a></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd">119ps</td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd">Same as above.</td></tr><tr><td data-highlight-colour="#ffbdad" class="confluenceTd">StartPoint : dmi0/dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank0_pipe_ctrl_u_read_bypass_detected_R_q_q_reg_0_<pre>Endpoint : multiple endpoints. <br/>Largest slack endpoint : dmi0/dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_dout_scr_rdrsp_port_fifo_wr_ptr_dffre_q_reg_1_ </pre><pre><br/>Largest bucket worst path endpoint :datapipe_data_dout_rdrsp_port_fifo</pre></td><td data-highlight-colour="#ffbdad" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b36fe258562006fa6923c" href="https://arterisip.atlassian.net/wiki/people/624b36fe258562006fa6923c?ref=confluence" target="_blank" data-linked-resource-id="787347" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Benjamin Madon</a></p></div></td><td data-highlight-colour="#ffbdad" class="confluenceTd">dmi0</td><td data-highlight-colour="#ffbdad" class="confluenceTd"><br/></td><td data-highlight-colour="#ffbdad" class="confluenceTd"><br/></td><td data-highlight-colour="#ffbdad" class="confluenceTd"><br/></td><td data-highlight-colour="#ffbdad" class="confluenceTd">60ps</td><td data-highlight-colour="#ffbdad" class="confluenceTd"><p>Buckets : 27,33,35,36,37,42,43,44,46</p><p>Total number of path in the buckets :  ~ 800</p><p>Largest bucket :</p><p>42 : 312 signals ranging from 41ps → 13ps. &lt;25 level of logic including buffers. 8 buffers on this path taking around 120ps.</p><p>Discussed it with Boon, there are no easy solution to this one. The amount of logic is already small, and some optimization have already happened in the past on this path.</p></td></tr><tr><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><pre>  Startpoint: dmi0/dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_tagpipe_tag_mem_u_mem_data_out3_q_reg_52_ 
  Endpoint: dmi0/dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_tagpipe_tag_mem_u_mem_data_out4_q_reg_18__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_tagpipe_tag_mem_u_mem_data_out4_q_reg_9__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_tagpipe_tag_mem_u_mem_data_out4_q_reg_38__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_tagpipe_tag_mem_u_mem_data_out4_q_reg_42__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_tagpipe_tag_mem_u_mem_data_out4_q_reg_35__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_tagpipe_tag_mem_u_mem_data_out4_q_reg_8_</pre></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b37de258562006fa692da" href="https://arterisip.atlassian.net/wiki/people/624b37de258562006fa692da?ref=confluence" target="_blank" data-linked-resource-id="789965" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Jason Villanueva</a></p></div></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd">dmi0</td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/buckets/gen_wrapper/gen_wrapper_dc_max_functional_1.00/Internal_StartEnd_Point/dmi0.dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_tagpipe_tag_mem_u_mem_data_outAAA_q_reg_AAA__to_dmi0.dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_tagpipe_tag_mem_u_me.145422.606229392.txt" rel="nofollow">Link</a></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd">37ps</td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><p>Bucket : 47</p><p>Number of paths: 819</p><p>This is a path that includes the DMI &quot;recycle_valid&quot; signal that is used to drive data from the cache_pipe from the p2 stage directly into the p0 stage. </p><p>recycle_valid includes cache_nack_p2 &amp; ~cache_nack_ce_p2. </p><p><br/></p></td></tr></tbody></table></div><h1 class="auto-cursor-target" id="NCore3.3timing-DCEpaths:"><strong>DCE paths:</strong></h1><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 34.7688%;"/><col style="width: 7.38196%;"/><col style="width: 3.64952%;"/><col style="width: 4.46913%;"/><col style="width: 2.71186%;"/><col style="width: 38.3753%;"/><col style="width: 4.31416%;"/><col style="width: 4.33838%;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><p>Failing path</p></th><th style="text-align: left;" class="confluenceTh"><p>Owner</p></th><th colspan="1" class="confluenceTh">DCE instance</th><th colspan="1" class="confluenceTh"><p>Report date</p></th><th colspan="1" class="confluenceTh">Fixed date</th><th colspan="1" class="confluenceTh">Timing report/Path</th><th style="text-align: left;" class="confluenceTh"><p>WNS</p></th><th style="text-align: left;" class="confluenceTh"><p>comments</p></th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd" data-highlight-colour="#ffbdad"><pre title="">  Startpoint: dce0/dce_func_unit_dce_skid_buffer_cmd_skid_buffer_dealloc_q_dffre_q_reg_0_ (rising edge-triggered flip-flop clocked by clk_main)
  Endpoint: dce0/E0S0_TagMem_way_0_external_mem_inst_sf_mem1_DCE0_TAGmem0 (rising edge-triggered flip-flop clocked by clk_main)</pre></td><td style="text-align: left;" class="confluenceTd" data-highlight-colour="#ffbdad"><br/></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd">dce0</td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/buckets/gen_wrapper/gen_wrapper_dc_max_functional_1.00/Internal_StartEnd_Point/dce0.dce_func_unit_dce_skid_buffer_cmd_skid_buffer_dealloc_q_dffre_q_reg_AAA__to_dce0.E0SAAA_TagMem_way_AAA_external_mem_inst_sf_memAAA_DCEAAA_TAGmemAAA.p.-0.141.txt" rel="nofollow" title="">Link</a></td><td style="text-align: left;" class="confluenceTd" data-highlight-colour="#ffbdad">141ps</td><td style="text-align: left;" class="confluenceTd" data-highlight-colour="#ffbdad"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h1 class="auto-cursor-target" id="NCore3.3timing-NCAIUpaths:"><strong>NCAIU paths:</strong></h1><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 34.7688%;"/><col style="width: 7.38196%;"/><col style="width: 3.64952%;"/><col style="width: 4.46913%;"/><col style="width: 2.71186%;"/><col style="width: 38.3753%;"/><col style="width: 4.31416%;"/><col style="width: 4.33838%;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><p>Failing path</p></th><th style="text-align: left;" class="confluenceTh"><p>Owner</p></th><th colspan="1" class="confluenceTh">NCAIU instance</th><th colspan="1" class="confluenceTh"><p>Report date</p></th><th colspan="1" class="confluenceTh">Fixed date</th><th colspan="1" class="confluenceTh">Timing report/Path</th><th style="text-align: left;" class="confluenceTh"><p>WNS</p></th><th style="text-align: left;" class="confluenceTh"><p>comments</p></th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd" data-highlight-colour="#ffbdad"><pre title="">  Startpoint: ncaiu2/ioaiu_core_ioaiu_control_g_lite_q_oc_bar_reg_0__0__MB_ioaiu_core_ioaiu_control_g_lite_q_oc_domain_reg_0__1__MB_ioaiu_core_ioaiu_control_g_lite_q_oc_domain_reg_0__0__MB_ioaiu_core_ioaiu_control_g_lite_q_oc_snoop_reg_0__0_ (rising edge-triggered flip-flop clocked by clk_main)
  Endpoint: ncaiu2/OttMem3_external_mem_inst_mcaiu_a_mem_inst_NCAIU0_OTTbuf0 (rising edge-triggered flip-flop clocked by clk_main)</pre></td><td style="text-align: left;" class="confluenceTd" data-highlight-colour="#ffbdad"><br/></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd">ncaiu2</td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/buckets/gen_wrapper/gen_wrapper_dc_max_functional_1.00/Internal_StartEnd_Point/ncaiu2.ioaiu_core_ioaiu_control_g_lite_q_oc_bar_reg_AAA__AAA__MB_ioaiu_core_ioaiu_control_g_lite_q_oc_domain_reg_AAA__AAA__MB_ioaiu_core_ioaiu_control_g_lite_q_oc_domain_reg_AAA__AAA__MB_ioaiu_core_io.421942.831933833.txt" rel="nofollow" title="">Link</a></td><td style="text-align: left;" class="confluenceTd" data-highlight-colour="#ffbdad">92ps</td><td style="text-align: left;" class="confluenceTd" data-highlight-colour="#ffbdad">Look at this once we confirm SRAM speeds</td></tr><tr><td style="text-align: left;" class="confluenceTd"><pre>  Startpoint: ncaiu2/ioaiu_core_ioaiu_control_g_odr_odr_arb_q_round_vec_reg_27__MB_ioaiu_core_ioaiu_control_g_odr_odr_arb_q_round_vec_reg_0__MB_ioaiu_core_ioaiu_control_g_odr_odr_arb_q_round_vec_reg_13__MB_ioaiu_core_ioaiu_control_g_odr_odr_arb_q_round_vec_reg_1__MB_ioaiu_core_ioaiu_control_sod_g_enable_g_rdf_q_rd_valid_reg_MB_ioaiu_core_ioaiu_control_g_odr_odr_arb_q_round_vec_reg_3_ (rising edge-triggered flip-flop clocked by clk_main)
  Endpoint: ncaiu2/OttMem1_external_mem_inst_mcaiu_a_mem_inst_NCAIU0_OTTbuf0 (rising edge-triggered flip-flop clocked by clk_main)</pre></td><td style="text-align: left;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ncaiu2</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/buckets/gen_wrapper/gen_wrapper_dc_max_functional_1.00/Internal_StartEnd_Point/ncaiu2.ioaiu_core_ioaiu_control_g_odr_odr_arb_q_round_vec_reg_AAA__MB_ioaiu_core_ioaiu_control_g_odr_odr_arb_q_round_vec_reg_AAA__MB_ioaiu_core_ioaiu_control_g_odr_odr_arb_q_round_vec_reg_AAA__MB_ioai.804998.139444024.txt" rel="nofollow">Link</a></td><td style="text-align: left;" class="confluenceTd">82ps</td><td style="text-align: left;" class="confluenceTd">Look at this once we confirm SRAM speeds</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h1 class="auto-cursor-target" id="NCore3.3timing-CHIAIUpaths:"><strong>CHIAIU paths:</strong></h1><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 34.7688%;"/><col style="width: 7.38196%;"/><col style="width: 3.64952%;"/><col style="width: 4.46913%;"/><col style="width: 2.71186%;"/><col style="width: 38.3753%;"/><col style="width: 4.31416%;"/><col style="width: 4.33838%;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><p>Failing path</p></th><th style="text-align: left;" class="confluenceTh"><p>Owner</p></th><th colspan="1" class="confluenceTh">CAIU instance</th><th colspan="1" class="confluenceTh"><p>Report date</p></th><th colspan="1" class="confluenceTh">Fixed date</th><th colspan="1" class="confluenceTh">Timing report/Path</th><th style="text-align: left;" class="confluenceTh"><p>WNS</p></th><th style="text-align: left;" class="confluenceTh"><p>comments</p></th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd"><pre> Startpoint: caiu0/u_chi_aiu_fault_checker_func_delay_1_25_dffre_q_reg_0__MB_delay_signal_reg_0_24_dffre_q_reg_0__MB_unit_aiu_concerto_mux_smi_rx1_fifo_fifo_rd_ptr_dffre_q_reg_0__MB_unit_aiu_concerto_mux_smi_rx1_fifo_fifo_rd_ptr_dffre_q_reg_1__MB_unit_aiu_concerto_mux_smi_rx1_fifo_fifo_wr_ptr_dffre_q_reg_1__MB_delay_signal_reg_0_42_dffre_q_reg_0_ (rising edge-triggered flip-flop clocked by clk_main)
 Endpoint: pma_clk_dom_1300/u_ACTIVE_DENY_ACCEPTn_R_reg_out_dffre_q_reg_0_ (rising edge-triggered flip-flop clocked by clk_main)</pre></td><td style="text-align: left;" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b371ead6b7e006aa7d7f4" href="https://arterisip.atlassian.net/wiki/people/624b371ead6b7e006aa7d7f4?ref=confluence" target="_blank" data-linked-resource-id="755377" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Boon Chuan</a></p></div></td><td colspan="1" class="confluenceTd"><pre>caiu0</pre></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/buckets/gen_wrapper/gen_wrapper_dc_max_functional_1.00/Internal_StartEnd_Point/caiu0.u_chi_aiu_fault_checker_func_delay_AAA_AAA_dffre_q_reg_AAA__MB_delay_signal_reg_AAA_AAA_dffre_q_reg_AAA__MB_unit_aiu_concerto_mux_smi_rxAAA_fifo_fifo_rd_ptr_dffre_q_reg_AAA__MB_unit_aiu_concerto.897443.253355128.txt" rel="nofollow">Link</a></td><td style="text-align: left;" class="confluenceTd"><pre>89ps</pre></td><td style="text-align: left;" class="confluenceTd"><p>The path is from Concerto MUX SMI RX1 FIFO through the Concerto MUX Busy output to the PMA Busy input to the PMA flop. The solution is to use a flop version of Concerto MUX busy signal in the PMA Busy generation logic.</p><p>Startpoint: caiu0/unit_aiu_concerto_mux_smi_rx1_fifo_fifo_rd_ptr[0]</p><p>Midpoint: caiu0/q_ACTIVE</p><p>Endpoint: pma_clk_dom_1300/u_ACTIVE_DENY_ACCEPTn_R_reg_out_dffre_q_reg_0_/D</p></td></tr><tr><td style="text-align: left;" class="confluenceTd"><pre>  Startpoint: caiu0/u_chi_aiu_fault_checker_func_delay_1_25_dffre_q_reg_0__MB_delay_signal_reg_0_24_dffre_q_reg_0__MB_unit_aiu_concerto_mux_smi_rx1_fifo_fifo_rd_ptr_dffre_q_reg_0__MB_unit_aiu_concerto_mux_smi_rx1_fifo_fifo_rd_ptr_dffre_q_reg_1__MB_unit_aiu_concerto_mux_smi_rx1_fifo_fifo_wr_ptr_dffre_q_reg_1__MB_delay_signal_reg_0_42_dffre_q_reg_0_ (rising edge-triggered flip-flop clocked by clk_main)
  Endpoint: caiu0/unit_trace_capture_capture_frc_dffre_q_reg_25__MB_unit_trace_capture_capture_frc_dffre_q_reg_18__MB_unit_trace_capture_smi_rx2_fifo_fifo_wr_ptr_dffre_q_reg_2__MB_unit_trace_capture_smi_rx2_fifo_fifo_wr_ptr_dffre_q_reg_1_ (rising edge-triggered flip-flop clocked by clk_main)</pre></td><td style="text-align: left;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">caiu0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/buckets/gen_wrapper/gen_wrapper_dc_max_functional_1.00/Internal_StartEnd_Point/caiu0.u_chi_aiu_fault_checker_func_delay_AAA_AAA_dffre_q_reg_AAA__MB_delay_signal_reg_AAA_AAA_dffre_q_reg_AAA__MB_unit_aiu_concerto_mux_smi_rxAAA_fifo_fifo_rd_ptr_dffre_q_reg_AAA__MB_unit_aiu_concerto.707310.23960936.txt" rel="nofollow">Link</a></td><td style="text-align: left;" class="confluenceTd">16ps</td><td style="text-align: left;" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><pre>  Startpoint: caiu0/u_chi_aiu_fault_checker_func_delay_1_25_dffre_q_reg_0__MB_delay_signal_reg_0_24_dffre_q_reg_0__MB_unit_aiu_concerto_mux_smi_rx1_fifo_fifo_rd_ptr_dffre_q_reg_0__MB_unit_aiu_concerto_mux_smi_rx1_fifo_fifo_rd_ptr_dffre_q_reg_1__MB_unit_aiu_concerto_mux_smi_rx1_fifo_fifo_wr_ptr_dffre_q_reg_1__MB_delay_signal_reg_0_42_dffre_q_reg_0_ (rising edge-triggered flip-flop clocked by clk_main)
  Endpoint: caiu0/unit_trace_capture_smi_rx2_fifo_fifo_wr_ptr_dffre_q_reg_0__MB_unit_trace_capture_capture_frc_dffre_q_reg_31__MB_unit_trace_capture_capture_frc_dffre_q_reg_27__MB_unit_trace_capture_capture_frc_dffre_q_reg_13__MB_unit_trace_capture_capture_frc_dffre_q_reg_12__MB_unit_trace_capture_capture_frc_dffre_q_reg_30_ (rising edge-triggered flip-flop clocked by clk_main)</pre></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">caiu0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/buckets/gen_wrapper/gen_wrapper_dc_max_functional_1.00/Internal_StartEnd_Point/caiu0.u_chi_aiu_fault_checker_func_delay_AAA_AAA_dffre_q_reg_AAA__MB_delay_signal_reg_AAA_AAA_dffre_q_reg_AAA__MB_unit_aiu_concerto_mux_smi_rxAAA_fifo_fifo_rd_ptr_dffre_q_reg_AAA__MB_unit_aiu_concerto.260249.173161057.txt" rel="nofollow">Link</a></td><td colspan="1" class="confluenceTd">16ps</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h1 class="auto-cursor-target" id="NCore3.3timing-Additionalpathswithhighpathcounts[&gt;35ps]:"><strong>Additional paths with high path counts [&gt; 35ps]:</strong></h1><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 34.7688%;"/><col style="width: 7.38196%;"/><col style="width: 3.64952%;"/><col/><col style="width: 4.46913%;"/><col style="width: 2.71186%;"/><col style="width: 38.3753%;"/><col style="width: 4.31416%;"/><col style="width: 4.33838%;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><p>Failing path</p></th><th style="text-align: left;" class="confluenceTh"><p>Owner</p></th><th colspan="1" class="confluenceTh">Block instance</th><th colspan="1" class="confluenceTh"><p>Numb Paths</p></th><th colspan="1" class="confluenceTh"><p>Report date</p></th><th colspan="1" class="confluenceTh">Fixed date</th><th colspan="1" class="confluenceTh">Timing report/Path</th><th style="text-align: left;" class="confluenceTh"><p>WNS</p></th><th style="text-align: left;" class="confluenceTh"><p>comments</p></th></tr></thead><tbody><tr><td colspan="1" class="confluenceTd"><pre>  Startpoint: dmi0/dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_tagpipe_tag_mem_u_mem_data_out3_q_reg_52_ (rising edge-triggered flip-flop clocked by clk_main)
  Endpoint: dmi0/dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_tagpipe_tag_mem_u_mem_data_out4_q_reg_18__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_tagpipe_tag_mem_u_mem_data_out4_q_reg_9__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_tagpipe_tag_mem_u_mem_data_out4_q_reg_38__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_tagpipe_tag_mem_u_mem_data_out4_q_reg_42__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_tagpipe_tag_mem_u_mem_data_out4_q_reg_35__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_tagpipe_tag_mem_u_mem_data_out4_q_reg_8_ (rising edge-triggered flip-flop clocked by clk_main)</pre></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dmi0</td><td colspan="1" class="confluenceTd">819</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/buckets/gen_wrapper/gen_wrapper_dc_max_functional_1.00/Internal_StartEnd_Point/dmi0.dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_tagpipe_tag_mem_u_mem_data_outAAA_q_reg_AAA__to_dmi0.dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_tagpipe_tag_mem_u_me.145422.606229392.txt" rel="nofollow">Link</a></td><td colspan="1" class="confluenceTd">38ps</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td style="text-align: left;" class="confluenceTd"><pre> Startpoint: dmi0/dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank0_pipe_ctrl_u_read_bypass_detected_R_q_q_reg_0_ (rising edge-triggered flip-flop clocked by clk_main)
 Endpoint: dmi0/dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_dout_rdrsp_port_fifo_mem0_dffre_q_reg_97__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_dout_rdrsp_port_fifo_mem0_dffre_q_reg_96__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_dout_rdrsp_port_fifo_mem0_dffre_q_reg_95__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_dout_rdrsp_port_fifo_mem0_dffre_q_reg_94__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_dout_rdrsp_port_fifo_mem0_dffre_q_reg_93__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_dout_rdrsp_port_fifo_mem0_dffre_q_reg_92_ (rising edge-triggered flip-flop clocked by clk_main)</pre></td><td style="text-align: left;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dmi0</td><td colspan="1" class="confluenceTd">312</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/buckets/gen_wrapper/gen_wrapper_dc_max_functional_1.00/Internal_StartEnd_Point/dmi0.dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bankAAA_pipe_ctrl_u_read_bypass_detected_R_q_q_reg_AAA__to_dmi0.dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_c.467174.347476593.txt" rel="nofollow">Link</a></td><td style="text-align: left;" class="confluenceTd">41ps</td><td style="text-align: left;" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><pre>  Startpoint: dce0/dce_func_unit_dce_conc_mux_smi_rx0_fifo_fifo_wr_ptr_dffre_q_reg_0_ (rising edge-triggered flip-flop clocked by clk_main)
  Endpoint: dce0/E0S0_TagMem_way_0_external_mem_inst_sf_mem1_DCE0_TAGmem0 (rising edge-triggered flip-flop clocked by clk_main)</pre></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dce0</td><td colspan="1" class="confluenceTd">75</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/buckets/gen_wrapper/gen_wrapper_dc_max_functional_1.00/Internal_StartEnd_Point/dce0.dce_func_unit_dce_conc_mux_smi_rxAAA_fifo_fifo_wr_ptr_dffre_q_reg_AAA__to_dce0.E0SAAA_TagMem_way_AAA_external_mem_inst_sf_memAAA_DCEAAA_TAGmemAAA.p.-0.064.txt" rel="nofollow">Link</a></td><td colspan="1" class="confluenceTd">64p</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><pre>  Startpoint: dmi0/dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank0_control_queue_rd_ptr_reg_1__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank1_pipe_ctrl_u_data_mem_read_en_R_q_reg_0_ (rising edge-triggered flip-flop clocked by clk_main)
  Endpoint: dmi0/dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank0_control_queue_mem2_reg_14__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank0_control_queue_mem2_reg_13__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank0_control_queue_mem2_reg_12__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank0_control_queue_mem2_reg_11__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank0_control_queue_mem2_reg_10__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank0_control_queue_mem2_reg_9_ (rising edge-triggered flip-flop clocked by clk_main)</pre></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dmi0</td><td colspan="1" class="confluenceTd">61</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~bmadon/buckets/gen_wrapper/gen_wrapper_dc_max_functional_1.00/Internal_StartEnd_Point/dmi0.dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bankAAA_control_queue_rd_ptr_reg_AAA__MB_dmi_unit_dmi_resource_control_dmi_cache_wrap_dmi_ccp_u_ccp_u_datapipe_data_bank.250779.694493545.txt" rel="nofollow">Link</a></td><td colspan="1" class="confluenceTd">84ps</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h1 class="auto-cursor-target" id="NCore3.3timing-LinktofixStatusSpreadSheet:"><strong>Link to fix Status Spread Sheet:</strong></h1><p class="auto-cursor-target"><strong><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166349/Proposed+Fix+Status" data-linked-resource-id="16166349" data-linked-resource-version="2" data-linked-resource-type="page">Proposed Fix Status</a></strong></p><h1 class="auto-cursor-target" id="NCore3.3timing-NXPnext100Paths:"><strong>NXP next 100 Paths:</strong></h1><p><strong><a class="external-link" href="http://webfile.arteris.com/~jcodd/nxp_timing/buckets/design_top/design_top_dc_max_functional_1.00/Internal_StartEnd_Point/index.html" rel="nofollow">http://webfile.arteris.com/~jcodd/nxp_timing/buckets/design_top/design_top_dc_max_functional_1.00/Internal_StartEnd_Point/index.html</a></strong></p><p><strong>Link to fix Status</strong></p><p><strong><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167794/NXP+next+100+status" data-linked-resource-id="16167794" data-linked-resource-version="2" data-linked-resource-type="page">NXP next 100 status</a></strong></p>