/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [10:0] _03_;
  wire [3:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [10:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [18:0] celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [14:0] celloutsig_0_38z;
  wire [3:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [5:0] celloutsig_0_42z;
  wire [3:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [13:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [13:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [13:0] celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [32:0] celloutsig_0_61z;
  wire [6:0] celloutsig_0_62z;
  wire [11:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [21:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = ~(celloutsig_0_30z & celloutsig_0_21z);
  assign celloutsig_1_10z = ~(celloutsig_1_0z[4] & celloutsig_1_1z[19]);
  assign celloutsig_0_16z = ~(celloutsig_0_3z & _00_);
  assign celloutsig_0_31z = ~(celloutsig_0_11z & _01_);
  assign celloutsig_0_0z = ~((in_data[2] | in_data[37]) & in_data[26]);
  assign celloutsig_0_48z = ~((celloutsig_0_14z | celloutsig_0_23z[1]) & celloutsig_0_15z);
  assign celloutsig_0_51z = ~((celloutsig_0_7z[5] | celloutsig_0_10z) & celloutsig_0_48z);
  assign celloutsig_1_19z = ~((celloutsig_1_1z[19] | celloutsig_1_11z) & celloutsig_1_4z);
  assign celloutsig_0_41z = celloutsig_0_7z[8] | celloutsig_0_16z;
  assign celloutsig_0_58z = celloutsig_0_18z | celloutsig_0_46z;
  assign celloutsig_0_8z = celloutsig_0_3z | in_data[65];
  assign celloutsig_0_17z = _02_ | celloutsig_0_3z;
  assign celloutsig_0_18z = _01_ | celloutsig_0_5z;
  assign celloutsig_0_24z = celloutsig_0_6z[6] | celloutsig_0_1z;
  reg [3:0] _19_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 4'h0;
    else _19_ <= { in_data[51:49], celloutsig_0_8z };
  assign { _02_, _00_, _01_, _04_[0] } = _19_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 11'h000;
    else _03_ <= in_data[81:71];
  assign celloutsig_0_36z = { _03_[9:8], celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_24z } == { celloutsig_0_27z[10:7], celloutsig_0_10z };
  assign celloutsig_0_49z = { _01_, celloutsig_0_45z, celloutsig_0_5z } == { celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_0_57z = { celloutsig_0_50z[10:0], celloutsig_0_7z } == { celloutsig_0_28z[8:3], celloutsig_0_11z, celloutsig_0_35z, celloutsig_0_34z, celloutsig_0_52z };
  assign celloutsig_0_10z = in_data[29:26] == celloutsig_0_7z[4:1];
  assign celloutsig_0_19z = { celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_15z } == { celloutsig_0_6z[9:8], celloutsig_0_1z };
  assign celloutsig_0_25z = { celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_10z } == { celloutsig_0_6z[8:2], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_21z };
  assign celloutsig_0_33z = in_data[72:67] === { celloutsig_0_10z, celloutsig_0_11z, _02_, _00_, _01_, _04_[0] };
  assign celloutsig_1_7z = celloutsig_1_0z[10:3] === celloutsig_1_0z[8:1];
  assign celloutsig_1_14z = in_data[107:103] === { celloutsig_1_6z[8:7], celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_9z };
  assign celloutsig_1_18z = { celloutsig_1_0z[6:5], celloutsig_1_17z, celloutsig_1_12z } === { celloutsig_1_6z[7], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_14z };
  assign celloutsig_0_1z = in_data[89:81] === in_data[85:77];
  assign celloutsig_0_21z = { celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_6z } === { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_54z = { celloutsig_0_52z[10:7], celloutsig_0_10z } && { celloutsig_0_47z[10:8], celloutsig_0_30z, celloutsig_0_10z };
  assign celloutsig_1_3z = celloutsig_1_0z[10:1] && in_data[158:149];
  assign celloutsig_1_9z = { celloutsig_1_0z[3:1], celloutsig_1_7z, celloutsig_1_2z } && celloutsig_1_6z[12:8];
  assign celloutsig_0_14z = { in_data[51:36], celloutsig_0_3z, celloutsig_0_6z } && in_data[68:40];
  assign celloutsig_1_2z = ! celloutsig_1_0z[9:0];
  assign celloutsig_0_5z = ! { _03_[8:2], celloutsig_0_3z };
  assign celloutsig_1_4z = ! { celloutsig_1_1z[18:8], celloutsig_1_3z };
  assign celloutsig_1_5z = ! celloutsig_1_0z[8:2];
  assign celloutsig_1_11z = ! { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_0_11z = ! { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_13z = ! { _00_, _03_ };
  assign celloutsig_0_38z = { celloutsig_0_32z[1:0], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_0z } % { 1'h1, celloutsig_0_28z[7:1], celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_5z, _02_, _00_, _01_, _04_[0] };
  assign celloutsig_1_1z = in_data[135:114] % { 1'h1, in_data[155:135] };
  assign celloutsig_0_28z = { _03_[10:3], celloutsig_0_25z } % { 1'h1, celloutsig_0_7z[10:4], celloutsig_0_15z };
  assign celloutsig_0_62z = { celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_21z } * { celloutsig_0_58z, celloutsig_0_54z, celloutsig_0_19z, celloutsig_0_49z, celloutsig_0_0z, celloutsig_0_37z, celloutsig_0_5z };
  assign celloutsig_0_9z = { celloutsig_0_6z[3:0], celloutsig_0_1z, celloutsig_0_0z } * { celloutsig_0_6z[8:7], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_27z = { celloutsig_0_7z[4], celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_0z } * { celloutsig_0_7z[2:1], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_3z, _03_, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_0_52z = { celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_7z } | { celloutsig_0_7z[8:2], _02_, _00_, _01_, _04_[0], celloutsig_0_35z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[189:179] | in_data[118:108];
  assign celloutsig_0_20z = { celloutsig_0_9z[5], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_17z } | celloutsig_0_9z[5:1];
  assign celloutsig_0_46z = ~^ { celloutsig_0_36z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_1_17z = ~^ { in_data[168:144], celloutsig_1_14z, celloutsig_1_11z };
  assign celloutsig_0_15z = ~^ { _03_[9:3], celloutsig_0_3z };
  assign celloutsig_0_30z = ~^ { celloutsig_0_23z[3:1], celloutsig_0_15z };
  assign celloutsig_0_22z = { celloutsig_0_7z[3:1], celloutsig_0_10z } >> { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_0_23z = { celloutsig_0_22z[2:0], celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_19z } >> { in_data[44], celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_40z = { celloutsig_0_36z, celloutsig_0_8z, celloutsig_0_31z, celloutsig_0_26z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_29z, celloutsig_0_15z, celloutsig_0_37z, celloutsig_0_11z, celloutsig_0_18z } >> { celloutsig_0_32z[1], celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_0_42z = { celloutsig_0_9z[4:0], celloutsig_0_34z } >> { celloutsig_0_23z[3:1], celloutsig_0_14z, celloutsig_0_37z, celloutsig_0_30z };
  assign celloutsig_1_6z = { celloutsig_1_1z[19:4], celloutsig_1_3z } >> celloutsig_1_1z[19:3];
  assign celloutsig_0_6z = { _03_[10:4], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z } >> { _03_[9:4], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_7z = celloutsig_0_6z >> in_data[81:70];
  assign celloutsig_0_29z = { celloutsig_0_22z, celloutsig_0_3z } >> { celloutsig_0_23z[5], celloutsig_0_22z };
  assign celloutsig_0_32z = { celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_5z } <<< { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_39z = { celloutsig_0_17z, celloutsig_0_35z, celloutsig_0_13z, celloutsig_0_34z } <<< { in_data[64:63], celloutsig_0_30z, celloutsig_0_14z };
  assign celloutsig_0_47z = { _03_[5:0], celloutsig_0_45z, _02_, _00_, _01_, _04_[0] } <<< { celloutsig_0_38z[9:3], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_39z, celloutsig_0_33z };
  assign celloutsig_0_45z = { celloutsig_0_6z[8:6], celloutsig_0_41z } >>> celloutsig_0_9z[5:2];
  assign celloutsig_0_50z = { celloutsig_0_47z[12:0], celloutsig_0_31z } >>> { celloutsig_0_40z[9:2], celloutsig_0_17z, celloutsig_0_29z };
  assign celloutsig_0_61z = { celloutsig_0_28z[8:2], celloutsig_0_13z, celloutsig_0_38z, celloutsig_0_31z, celloutsig_0_34z, celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_57z, celloutsig_0_45z } >>> { celloutsig_0_47z[6:1], celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_57z, celloutsig_0_16z, celloutsig_0_51z, _03_, celloutsig_0_51z, celloutsig_0_42z };
  assign celloutsig_0_35z = ~((celloutsig_0_16z & celloutsig_0_15z) | celloutsig_0_3z);
  assign celloutsig_1_12z = ~((celloutsig_1_4z & celloutsig_1_0z[3]) | celloutsig_1_11z);
  assign celloutsig_0_26z = ~((_01_ & celloutsig_0_1z) | celloutsig_0_15z);
  assign celloutsig_0_34z = ~((celloutsig_0_0z & celloutsig_0_24z) | (celloutsig_0_11z & celloutsig_0_7z[8]));
  assign celloutsig_0_3z = ~((in_data[50] & _03_[1]) | (celloutsig_0_1z & in_data[65]));
  assign _04_[3:1] = { _02_, _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[63:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z[32:1], celloutsig_0_62z };
endmodule
