\hypertarget{structLTDC__Layer__TypeDef}{}\doxysection{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def Struct Reference}
\label{structLTDC__Layer__TypeDef}\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}


LCD-\/\+TFT Display layer x Controller.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga3f9827b30a402fd3d85fe4f4b8eb49c9}{CR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga9c72a83598a0ee20148f01a486f54ac0}{WHPCR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gaa3238d4c30b3ec500b2007bc061020db}{WVPCR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga1037f0255519c1c6c14af5b17a4de3ca}{CKCR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga401b8bbdd7d666b112a747b1a6d163ae}{PFCR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gaf3708f47198ca52e0149584a8c382362}{CACR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gaaedb1dc65cb10a98f4c53f162b19bb39}{DCCR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gad597faecb079859e9cdb849c8cf78aec}{BFCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga69d1bd327c7b02f9a1c9372992939406}{RESERVED0}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gaa79c0c2be9b6f8e4f034d8d5fe8e9345}{CFBAR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gae4673c5b4a2df7b770d82e43b1806ccf}{CFBLR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gadbd3ad2a70d1578d630acfdb9a526320}{CFBLNR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gad08bb6a4577311f9dfcc7a3a15f0c7c9}{RESERVED1}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gae4ce84d11912847542fcdc03ae337176}{CLUTWR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
LCD-\/\+TFT Display layer x Controller. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
CMSIS/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
