{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "yosys-abc",
	"source": "yosys",
	"version": "0.52-2",
	"section": "electronics",
	"priority": "optional",
	"architecture": "amd64",
	"depends": [
		"libbz2-1.0",
		"libc6 (>= 2.38)",
		"libgcc-s1 (>= 3.0)",
		"libreadline8t64 (>= 6.0)",
		"libstdc++6 (>= 13.1)",
		"zlib1g (>= 1:1.1.4)"
	],
	"replaces": [
		"yosys (<< 0.32-1)"
	],
	"breaks": [
		"yosys (<< 0.32-1)"
	],
	"installedSize": 12925,
	"maintainer": "Debian Electronics Team <pkg-electronics-devel@lists.alioth.debian.org>",
	"description": "Sequential Logic Synthesis and Verification Algorithms",
	"homepage": "https://github.com/YosysHQ/yosys",
	"filename": "pool/main/y/yosys/yosys-abc_0.52-2_amd64.deb",
	"size": 4944476,
	"md5": "cce86565ab8b7e572c94472a56e41c5c",
	"sha256": "f54c92c5ce88959f6aedc71c7b01eaf2b39d6c8c3e5f02784b6ce24736dc50e4",
	"descriptionMd5": "78d3a02b9e594b464ee6a916e86b3b3e"
}