{
  "design": {
    "design_info": {
      "boundary_crc": "0x5CB5D629B00C804D",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../vivado_oled.gen/sources_1/bd/oled_block_design_1",
      "name": "oled_block_design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz": "",
      "util_vector_logic_0": "",
      "top_0": ""
    },
    "ports": {
      "rst": {
        "direction": "I"
      },
      "oled_spi_clk": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "oled_block_design_1_top_0_0_oled_spi_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "oled_spi_data": {
        "direction": "O"
      },
      "oled_vdd": {
        "direction": "O"
      },
      "oled_vbat": {
        "direction": "O"
      },
      "oled_reset_n": {
        "direction": "O"
      },
      "oled_dc_n": {
        "direction": "O"
      },
      "switches": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "clk": {
        "direction": "I"
      }
    },
    "components": {
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "oled_block_design_1_clk_wiz_0",
        "xci_path": "ip\\oled_block_design_1_clk_wiz_0\\oled_block_design_1_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz"
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "oled_block_design_1_util_vector_logic_0_0",
        "xci_path": "ip\\oled_block_design_1_util_vector_logic_0_0\\oled_block_design_1_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "top_0": {
        "vlnv": "xilinx.com:module_ref:top:1.0",
        "xci_name": "oled_block_design_1_top_0_0",
        "xci_path": "ip\\oled_block_design_1_top_0_0\\oled_block_design_1_top_0_0.xci",
        "inst_hier_path": "top_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "top",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "switches": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "oled_spi_clk": {
            "type": "clk",
            "direction": "O"
          },
          "oled_spi_data": {
            "direction": "O"
          },
          "oled_vdd": {
            "direction": "O"
          },
          "oled_vbat": {
            "direction": "O"
          },
          "oled_reset_n": {
            "direction": "O"
          },
          "oled_dc_n": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "rst_1": {
        "ports": [
          "rst",
          "clk_wiz/reset"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "top_0/rst"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "util_vector_logic_0/Op1"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "clk_wiz/clk_in1"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "top_0/clk"
        ]
      },
      "switches_1": {
        "ports": [
          "switches",
          "top_0/switches"
        ]
      },
      "top_0_oled_spi_clk": {
        "ports": [
          "top_0/oled_spi_clk",
          "oled_spi_clk"
        ]
      },
      "top_0_oled_spi_data": {
        "ports": [
          "top_0/oled_spi_data",
          "oled_spi_data"
        ]
      },
      "top_0_oled_vdd": {
        "ports": [
          "top_0/oled_vdd",
          "oled_vdd"
        ]
      },
      "top_0_oled_vbat": {
        "ports": [
          "top_0/oled_vbat",
          "oled_vbat"
        ]
      },
      "top_0_oled_reset_n": {
        "ports": [
          "top_0/oled_reset_n",
          "oled_reset_n"
        ]
      },
      "top_0_oled_dc_n": {
        "ports": [
          "top_0/oled_dc_n",
          "oled_dc_n"
        ]
      }
    }
  }
}