{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616102950428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616102950428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 18:29:10 2021 " "Processing started: Thu Mar 18 18:29:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616102950428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616102950428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nor_generic -c nor_generic " "Command: quartus_map --read_settings_files=on --write_settings_files=off nor_generic -c nor_generic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616102950428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616102950809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616102950809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nor_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_1bit-nor_1bit " "Found design unit 1: nor_1bit-nor_1bit" {  } { { "nor_1bit.vhd" "" { Text "C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/nor_generic/nor_1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616102958932 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_1bit " "Found entity 1: nor_1bit" {  } { { "nor_1bit.vhd" "" { Text "C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/nor_generic/nor_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616102958932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616102958932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nor_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_generic-nor_generic " "Found design unit 1: nor_generic-nor_generic" {  } { { "nor_generic.vhd" "" { Text "C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/nor_generic/nor_generic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616102958933 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_generic " "Found entity 1: nor_generic" {  } { { "nor_generic.vhd" "" { Text "C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/nor_generic/nor_generic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616102958933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616102958933 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "output out output in nor_generic.vhd(29) " "VHDL error at nor_generic.vhd(29): actual port \"output\" of mode \"in\" cannot be associated with formal port \"output\" of mode \"out\"" {  } { { "nor_generic.vhd" "" { Text "C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/nor_generic/nor_generic.vhd" 29 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616102958934 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_IN_CANNOT_BE_UPDATED" "output nor_generic.vhd(29) " "VHDL error at nor_generic.vhd(29): can't update value of interface object \"output\" of mode IN" {  } { { "nor_generic.vhd" "" { Text "C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/nor_generic/nor_generic.vhd" 29 0 0 } }  } 0 10599 "VHDL error at %2!s!: can't update value of interface object \"%1!s!\" of mode IN" 0 0 "Analysis & Synthesis" 0 -1 1616102958934 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616102959156 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 18 18:29:19 2021 " "Processing ended: Thu Mar 18 18:29:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616102959156 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616102959156 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616102959156 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616102959156 ""}
