ARM GAS  /tmp/ccVS4Ape.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_sdram.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_SDRAM_Init,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_SDRAM_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_SDRAM_Init:
  27              	.LFB126:
  28              		.file 1 "./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c"
   1:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
   2:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   ******************************************************************************
   3:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @file    stm32f4xx_hal_sdram.c
   4:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @author  MCD Application Team
   5:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief   SDRAM HAL module driver.
   6:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *          This file provides a generic firmware to drive SDRAM memories mounted 
   7:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *          as external device.
   8:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *         
   9:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   @verbatim
  10:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   ==============================================================================
  11:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****                        ##### How to use this driver #####
  12:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   ============================================================================== 
  13:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   [..]
  14:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     This driver is a generic layered driver which contains a set of APIs used to 
  15:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     control SDRAM memories. It uses the FMC layer functions to interface 
  16:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     with SDRAM devices.  
  17:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     The following sequence should be followed to configure the FMC to interface
  18:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     with SDRAM memories: 
  19:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****       
  20:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****    (#) Declare a SDRAM_HandleTypeDef handle structure, for example:
  21:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****           SDRAM_HandleTypeDef  hdsram 
  22:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****           
  23:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****        (++) Fill the SDRAM_HandleTypeDef handle "Init" field with the allowed 
  24:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****             values of the structure member.
  25:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****             
  26:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****        (++) Fill the SDRAM_HandleTypeDef handle "Instance" field with a predefined 
  27:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****             base register instance for NOR or SDRAM device 
  28:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****              
  29:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****    (#) Declare a FMC_SDRAM_TimingTypeDef structure; for example:
  30:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****           FMC_SDRAM_TimingTypeDef  Timing;
ARM GAS  /tmp/ccVS4Ape.s 			page 2


  31:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****       and fill its fields with the allowed values of the structure member.
  32:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****       
  33:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****    (#) Initialize the SDRAM Controller by calling the function HAL_SDRAM_Init(). This function
  34:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****        performs the following sequence:
  35:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****           
  36:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****        (##) MSP hardware layer configuration using the function HAL_SDRAM_MspInit()
  37:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****        (##) Control register configuration using the FMC SDRAM interface function 
  38:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****             FMC_SDRAM_Init()
  39:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****        (##) Timing register configuration using the FMC SDRAM interface function 
  40:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****             FMC_SDRAM_Timing_Init()
  41:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****        (##) Program the SDRAM external device by applying its initialization sequence
  42:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****             according to the device plugged in your hardware. This step is mandatory
  43:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****             for accessing the SDRAM device.   
  44:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
  45:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****    (#) At this stage you can perform read/write accesses from/to the memory connected 
  46:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****        to the SDRAM Bank. You can perform either polling or DMA transfer using the
  47:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****        following APIs:
  48:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****        (++) HAL_SDRAM_Read()/HAL_SDRAM_Write() for polling read/write access
  49:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****        (++) HAL_SDRAM_Read_DMA()/HAL_SDRAM_Write_DMA() for DMA read/write transfer
  50:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****        
  51:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****    (#) You can also control the SDRAM device by calling the control APIs HAL_SDRAM_WriteOperation_E
  52:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****        HAL_SDRAM_WriteOperation_Disable() to respectively enable/disable the SDRAM write operation 
  53:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****        the function HAL_SDRAM_SendCommand() to send a specified command to the SDRAM
  54:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****        device. The command to be sent must be configured with the FMC_SDRAM_CommandTypeDef 
  55:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****        structure.   
  56:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****        
  57:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****    (#) You can continuously monitor the SDRAM device HAL state by calling the function
  58:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****        HAL_SDRAM_GetState()         
  59:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****       
  60:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   @endverbatim
  61:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   ******************************************************************************
  62:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @attention
  63:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *
  64:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  65:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *
  66:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * Redistribution and use in source and binary forms, with or without modification,
  67:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * are permitted provided that the following conditions are met:
  68:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  69:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *      this list of conditions and the following disclaimer.
  70:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  71:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *      this list of conditions and the following disclaimer in the documentation
  72:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *      and/or other materials provided with the distribution.
  73:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  74:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *      may be used to endorse or promote products derived from this software
  75:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *      without specific prior written permission.
  76:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *
  77:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  78:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  79:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  80:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  81:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  82:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  83:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  84:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  85:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  86:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  87:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *
ARM GAS  /tmp/ccVS4Ape.s 			page 3


  88:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   ******************************************************************************
  89:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */ 
  90:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
  91:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /* Includes ------------------------------------------------------------------*/
  92:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** #include "stm32f4xx_hal.h"
  93:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
  94:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /** @addtogroup STM32F4xx_HAL_Driver
  95:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @{
  96:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
  97:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
  98:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /** @defgroup SDRAM SDRAM
  99:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief SDRAM driver modules
 100:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @{
 101:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 102:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** #ifdef HAL_SDRAM_MODULE_ENABLED
 103:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||
 104:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
 105:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 106:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /* Private typedef -----------------------------------------------------------*/
 107:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /* Private define ------------------------------------------------------------*/
 108:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /* Private macro -------------------------------------------------------------*/    
 109:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /* Private variables ---------------------------------------------------------*/
 110:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /* Private functions ---------------------------------------------------------*/
 111:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /* Exported functions --------------------------------------------------------*/
 112:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /** @defgroup SDRAM_Exported_Functions SDRAM Exported Functions
 113:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @{
 114:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 115:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 116:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /** @defgroup SDRAM_Exported_Functions_Group1 Initialization and de-initialization functions 
 117:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief    Initialization and Configuration functions 
 118:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *
 119:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   @verbatim    
 120:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   ==============================================================================
 121:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****            ##### SDRAM Initialization and de_initialization functions #####
 122:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   ==============================================================================
 123:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   [..]  
 124:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     This section provides functions allowing to initialize/de-initialize
 125:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     the SDRAM memory
 126:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 127:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** @endverbatim
 128:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @{
 129:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 130:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     
 131:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 132:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief  Performs the SDRAM device initialization sequence.
 133:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
 134:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 135:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  Timing Pointer to SDRAM control timing structure 
 136:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @retval HAL status
 137:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 138:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
 139:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** {   
  29              		.loc 1 139 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccVS4Ape.s 			page 4


  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 82B0     		sub	sp, sp, #8
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44 0006 7860     		str	r0, [r7, #4]
  45 0008 3960     		str	r1, [r7]
 140:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Check the SDRAM handle parameter */
 141:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   if(hsdram == NULL)
  46              		.loc 1 141 5
  47 000a 7B68     		ldr	r3, [r7, #4]
  48 000c 002B     		cmp	r3, #0
  49 000e 01D1     		bne	.L2
 142:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 143:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     return HAL_ERROR;
  50              		.loc 1 143 12
  51 0010 0123     		movs	r3, #1
  52 0012 25E0     		b	.L3
  53              	.L2:
 144:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 145:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 146:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   if(hsdram->State == HAL_SDRAM_STATE_RESET)
  54              		.loc 1 146 12
  55 0014 7B68     		ldr	r3, [r7, #4]
  56 0016 93F82C30 		ldrb	r3, [r3, #44]
  57 001a DBB2     		uxtb	r3, r3
  58              		.loc 1 146 5
  59 001c 002B     		cmp	r3, #0
  60 001e 06D1     		bne	.L4
 147:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {  
 148:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     /* Allocate lock resource and initialize it */
 149:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     hsdram->Lock = HAL_UNLOCKED;
  61              		.loc 1 149 18
  62 0020 7B68     		ldr	r3, [r7, #4]
  63 0022 0022     		movs	r2, #0
  64 0024 83F82D20 		strb	r2, [r3, #45]
 150:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     /* Initialize the low level hardware (MSP) */
 151:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     HAL_SDRAM_MspInit(hsdram);
  65              		.loc 1 151 5
  66 0028 7868     		ldr	r0, [r7, #4]
  67 002a FFF7FEFF 		bl	HAL_SDRAM_MspInit
  68              	.L4:
 152:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 153:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 154:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Initialize the SDRAM controller state */
 155:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_BUSY;
  69              		.loc 1 155 17
  70 002e 7B68     		ldr	r3, [r7, #4]
  71 0030 0222     		movs	r2, #2
  72 0032 83F82C20 		strb	r2, [r3, #44]
 156:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 157:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Initialize SDRAM control Interface */
ARM GAS  /tmp/ccVS4Ape.s 			page 5


 158:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
  73              		.loc 1 158 3
  74 0036 7B68     		ldr	r3, [r7, #4]
  75 0038 1A68     		ldr	r2, [r3]
  76 003a 7B68     		ldr	r3, [r7, #4]
  77 003c 0433     		adds	r3, r3, #4
  78 003e 1946     		mov	r1, r3
  79 0040 1046     		mov	r0, r2
  80 0042 FFF7FEFF 		bl	FMC_SDRAM_Init
 159:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 160:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Initialize SDRAM timing Interface */
 161:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
  81              		.loc 1 161 3
  82 0046 7B68     		ldr	r3, [r7, #4]
  83 0048 1868     		ldr	r0, [r3]
  84 004a 7B68     		ldr	r3, [r7, #4]
  85 004c 5B68     		ldr	r3, [r3, #4]
  86 004e 1A46     		mov	r2, r3
  87 0050 3968     		ldr	r1, [r7]
  88 0052 FFF7FEFF 		bl	FMC_SDRAM_Timing_Init
 162:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 163:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Update the SDRAM controller state */
 164:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_READY;
  89              		.loc 1 164 17
  90 0056 7B68     		ldr	r3, [r7, #4]
  91 0058 0122     		movs	r2, #1
  92 005a 83F82C20 		strb	r2, [r3, #44]
 165:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 166:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   return HAL_OK;
  93              		.loc 1 166 10
  94 005e 0023     		movs	r3, #0
  95              	.L3:
 167:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** }
  96              		.loc 1 167 1
  97 0060 1846     		mov	r0, r3
  98 0062 0837     		adds	r7, r7, #8
  99              	.LCFI3:
 100              		.cfi_def_cfa_offset 8
 101 0064 BD46     		mov	sp, r7
 102              	.LCFI4:
 103              		.cfi_def_cfa_register 13
 104              		@ sp needed
 105 0066 80BD     		pop	{r7, pc}
 106              		.cfi_endproc
 107              	.LFE126:
 109              		.section	.text.HAL_SDRAM_DeInit,"ax",%progbits
 110              		.align	1
 111              		.global	HAL_SDRAM_DeInit
 112              		.syntax unified
 113              		.thumb
 114              		.thumb_func
 115              		.fpu fpv4-sp-d16
 117              	HAL_SDRAM_DeInit:
 118              	.LFB127:
 168:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 169:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 170:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief  Perform the SDRAM device initialization sequence.
ARM GAS  /tmp/ccVS4Ape.s 			page 6


 171:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
 172:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 173:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @retval HAL status
 174:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 175:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_DeInit(SDRAM_HandleTypeDef *hsdram)
 176:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** {
 119              		.loc 1 176 1
 120              		.cfi_startproc
 121              		@ args = 0, pretend = 0, frame = 8
 122              		@ frame_needed = 1, uses_anonymous_args = 0
 123 0000 80B5     		push	{r7, lr}
 124              	.LCFI5:
 125              		.cfi_def_cfa_offset 8
 126              		.cfi_offset 7, -8
 127              		.cfi_offset 14, -4
 128 0002 82B0     		sub	sp, sp, #8
 129              	.LCFI6:
 130              		.cfi_def_cfa_offset 16
 131 0004 00AF     		add	r7, sp, #0
 132              	.LCFI7:
 133              		.cfi_def_cfa_register 7
 134 0006 7860     		str	r0, [r7, #4]
 177:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Initialize the low level hardware (MSP) */
 178:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   HAL_SDRAM_MspDeInit(hsdram);
 135              		.loc 1 178 3
 136 0008 7868     		ldr	r0, [r7, #4]
 137 000a FFF7FEFF 		bl	HAL_SDRAM_MspDeInit
 179:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 180:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Configure the SDRAM registers with their reset values */
 181:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   FMC_SDRAM_DeInit(hsdram->Instance, hsdram->Init.SDBank);
 138              		.loc 1 181 3
 139 000e 7B68     		ldr	r3, [r7, #4]
 140 0010 1A68     		ldr	r2, [r3]
 141 0012 7B68     		ldr	r3, [r7, #4]
 142 0014 5B68     		ldr	r3, [r3, #4]
 143 0016 1946     		mov	r1, r3
 144 0018 1046     		mov	r0, r2
 145 001a FFF7FEFF 		bl	FMC_SDRAM_DeInit
 182:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 183:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Reset the SDRAM controller state */
 184:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_RESET;
 146              		.loc 1 184 17
 147 001e 7B68     		ldr	r3, [r7, #4]
 148 0020 0022     		movs	r2, #0
 149 0022 83F82C20 		strb	r2, [r3, #44]
 185:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 186:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Release Lock */
 187:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   __HAL_UNLOCK(hsdram);
 150              		.loc 1 187 3
 151 0026 7B68     		ldr	r3, [r7, #4]
 152 0028 0022     		movs	r2, #0
 153 002a 83F82D20 		strb	r2, [r3, #45]
 188:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 189:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   return HAL_OK;
 154              		.loc 1 189 10
 155 002e 0023     		movs	r3, #0
 190:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** }
ARM GAS  /tmp/ccVS4Ape.s 			page 7


 156              		.loc 1 190 1
 157 0030 1846     		mov	r0, r3
 158 0032 0837     		adds	r7, r7, #8
 159              	.LCFI8:
 160              		.cfi_def_cfa_offset 8
 161 0034 BD46     		mov	sp, r7
 162              	.LCFI9:
 163              		.cfi_def_cfa_register 13
 164              		@ sp needed
 165 0036 80BD     		pop	{r7, pc}
 166              		.cfi_endproc
 167              	.LFE127:
 169              		.section	.text.HAL_SDRAM_MspInit,"ax",%progbits
 170              		.align	1
 171              		.weak	HAL_SDRAM_MspInit
 172              		.syntax unified
 173              		.thumb
 174              		.thumb_func
 175              		.fpu fpv4-sp-d16
 177              	HAL_SDRAM_MspInit:
 178              	.LFB128:
 191:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 192:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 193:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief  SDRAM MSP Init.
 194:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
 195:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 196:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @retval None
 197:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 198:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** __weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
 199:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** {
 179              		.loc 1 199 1
 180              		.cfi_startproc
 181              		@ args = 0, pretend = 0, frame = 8
 182              		@ frame_needed = 1, uses_anonymous_args = 0
 183              		@ link register save eliminated.
 184 0000 80B4     		push	{r7}
 185              	.LCFI10:
 186              		.cfi_def_cfa_offset 4
 187              		.cfi_offset 7, -4
 188 0002 83B0     		sub	sp, sp, #12
 189              	.LCFI11:
 190              		.cfi_def_cfa_offset 16
 191 0004 00AF     		add	r7, sp, #0
 192              	.LCFI12:
 193              		.cfi_def_cfa_register 7
 194 0006 7860     		str	r0, [r7, #4]
 200:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Prevent unused argument(s) compilation warning */
 201:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   UNUSED(hsdram);
 202:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* NOTE: This function Should not be modified, when the callback is needed,
 203:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****             the HAL_SDRAM_MspInit could be implemented in the user file
 204:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****    */ 
 205:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** }
 195              		.loc 1 205 1
 196 0008 00BF     		nop
 197 000a 0C37     		adds	r7, r7, #12
 198              	.LCFI13:
 199              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccVS4Ape.s 			page 8


 200 000c BD46     		mov	sp, r7
 201              	.LCFI14:
 202              		.cfi_def_cfa_register 13
 203              		@ sp needed
 204 000e 5DF8047B 		ldr	r7, [sp], #4
 205              	.LCFI15:
 206              		.cfi_restore 7
 207              		.cfi_def_cfa_offset 0
 208 0012 7047     		bx	lr
 209              		.cfi_endproc
 210              	.LFE128:
 212              		.section	.text.HAL_SDRAM_MspDeInit,"ax",%progbits
 213              		.align	1
 214              		.weak	HAL_SDRAM_MspDeInit
 215              		.syntax unified
 216              		.thumb
 217              		.thumb_func
 218              		.fpu fpv4-sp-d16
 220              	HAL_SDRAM_MspDeInit:
 221              	.LFB129:
 206:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 207:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 208:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief  SDRAM MSP DeInit.
 209:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
 210:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 211:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @retval None
 212:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 213:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** __weak void HAL_SDRAM_MspDeInit(SDRAM_HandleTypeDef *hsdram)
 214:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** {
 222              		.loc 1 214 1
 223              		.cfi_startproc
 224              		@ args = 0, pretend = 0, frame = 8
 225              		@ frame_needed = 1, uses_anonymous_args = 0
 226              		@ link register save eliminated.
 227 0000 80B4     		push	{r7}
 228              	.LCFI16:
 229              		.cfi_def_cfa_offset 4
 230              		.cfi_offset 7, -4
 231 0002 83B0     		sub	sp, sp, #12
 232              	.LCFI17:
 233              		.cfi_def_cfa_offset 16
 234 0004 00AF     		add	r7, sp, #0
 235              	.LCFI18:
 236              		.cfi_def_cfa_register 7
 237 0006 7860     		str	r0, [r7, #4]
 215:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Prevent unused argument(s) compilation warning */
 216:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   UNUSED(hsdram);
 217:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* NOTE: This function Should not be modified, when the callback is needed,
 218:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****             the HAL_SDRAM_MspDeInit could be implemented in the user file
 219:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****    */ 
 220:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** }
 238              		.loc 1 220 1
 239 0008 00BF     		nop
 240 000a 0C37     		adds	r7, r7, #12
 241              	.LCFI19:
 242              		.cfi_def_cfa_offset 4
 243 000c BD46     		mov	sp, r7
ARM GAS  /tmp/ccVS4Ape.s 			page 9


 244              	.LCFI20:
 245              		.cfi_def_cfa_register 13
 246              		@ sp needed
 247 000e 5DF8047B 		ldr	r7, [sp], #4
 248              	.LCFI21:
 249              		.cfi_restore 7
 250              		.cfi_def_cfa_offset 0
 251 0012 7047     		bx	lr
 252              		.cfi_endproc
 253              	.LFE129:
 255              		.section	.text.HAL_SDRAM_IRQHandler,"ax",%progbits
 256              		.align	1
 257              		.global	HAL_SDRAM_IRQHandler
 258              		.syntax unified
 259              		.thumb
 260              		.thumb_func
 261              		.fpu fpv4-sp-d16
 263              	HAL_SDRAM_IRQHandler:
 264              	.LFB130:
 221:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 222:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 223:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief  This function handles SDRAM refresh error interrupt request.
 224:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
 225:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 226:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @retval HAL status
 227:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** */
 228:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** void HAL_SDRAM_IRQHandler(SDRAM_HandleTypeDef *hsdram)
 229:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** {
 265              		.loc 1 229 1
 266              		.cfi_startproc
 267              		@ args = 0, pretend = 0, frame = 8
 268              		@ frame_needed = 1, uses_anonymous_args = 0
 269 0000 80B5     		push	{r7, lr}
 270              	.LCFI22:
 271              		.cfi_def_cfa_offset 8
 272              		.cfi_offset 7, -8
 273              		.cfi_offset 14, -4
 274 0002 82B0     		sub	sp, sp, #8
 275              	.LCFI23:
 276              		.cfi_def_cfa_offset 16
 277 0004 00AF     		add	r7, sp, #0
 278              	.LCFI24:
 279              		.cfi_def_cfa_register 7
 280 0006 7860     		str	r0, [r7, #4]
 230:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Check SDRAM interrupt Rising edge flag */
 231:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   if(__FMC_SDRAM_GET_FLAG(hsdram->Instance, FMC_SDRAM_FLAG_REFRESH_IT))
 281              		.loc 1 231 6
 282 0008 7B68     		ldr	r3, [r7, #4]
 283 000a 1B68     		ldr	r3, [r3]
 284 000c 9B69     		ldr	r3, [r3, #24]
 285 000e 03F00103 		and	r3, r3, #1
 286              		.loc 1 231 5
 287 0012 012B     		cmp	r3, #1
 288 0014 0AD1     		bne	.L11
 232:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 233:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     /* SDRAM refresh error interrupt callback */
 234:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     HAL_SDRAM_RefreshErrorCallback(hsdram);
ARM GAS  /tmp/ccVS4Ape.s 			page 10


 289              		.loc 1 234 5
 290 0016 7868     		ldr	r0, [r7, #4]
 291 0018 FFF7FEFF 		bl	HAL_SDRAM_RefreshErrorCallback
 235:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     
 236:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     /* Clear SDRAM refresh error interrupt pending bit */
 237:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     __FMC_SDRAM_CLEAR_FLAG(hsdram->Instance, FMC_SDRAM_FLAG_REFRESH_ERROR);
 292              		.loc 1 237 5
 293 001c 7B68     		ldr	r3, [r7, #4]
 294 001e 1B68     		ldr	r3, [r3]
 295 0020 5A69     		ldr	r2, [r3, #20]
 296 0022 7B68     		ldr	r3, [r7, #4]
 297 0024 1B68     		ldr	r3, [r3]
 298 0026 42F00102 		orr	r2, r2, #1
 299 002a 5A61     		str	r2, [r3, #20]
 300              	.L11:
 238:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 239:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** }
 301              		.loc 1 239 1
 302 002c 00BF     		nop
 303 002e 0837     		adds	r7, r7, #8
 304              	.LCFI25:
 305              		.cfi_def_cfa_offset 8
 306 0030 BD46     		mov	sp, r7
 307              	.LCFI26:
 308              		.cfi_def_cfa_register 13
 309              		@ sp needed
 310 0032 80BD     		pop	{r7, pc}
 311              		.cfi_endproc
 312              	.LFE130:
 314              		.section	.text.HAL_SDRAM_RefreshErrorCallback,"ax",%progbits
 315              		.align	1
 316              		.weak	HAL_SDRAM_RefreshErrorCallback
 317              		.syntax unified
 318              		.thumb
 319              		.thumb_func
 320              		.fpu fpv4-sp-d16
 322              	HAL_SDRAM_RefreshErrorCallback:
 323              	.LFB131:
 240:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 241:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 242:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief  SDRAM Refresh error callback.
 243:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
 244:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *                the configuration information for SDRAM module. 
 245:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @retval None
 246:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 247:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** __weak void HAL_SDRAM_RefreshErrorCallback(SDRAM_HandleTypeDef *hsdram)
 248:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** {
 324              		.loc 1 248 1
 325              		.cfi_startproc
 326              		@ args = 0, pretend = 0, frame = 8
 327              		@ frame_needed = 1, uses_anonymous_args = 0
 328              		@ link register save eliminated.
 329 0000 80B4     		push	{r7}
 330              	.LCFI27:
 331              		.cfi_def_cfa_offset 4
 332              		.cfi_offset 7, -4
 333 0002 83B0     		sub	sp, sp, #12
ARM GAS  /tmp/ccVS4Ape.s 			page 11


 334              	.LCFI28:
 335              		.cfi_def_cfa_offset 16
 336 0004 00AF     		add	r7, sp, #0
 337              	.LCFI29:
 338              		.cfi_def_cfa_register 7
 339 0006 7860     		str	r0, [r7, #4]
 249:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Prevent unused argument(s) compilation warning */
 250:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   UNUSED(hsdram);
 251:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* NOTE: This function Should not be modified, when the callback is needed,
 252:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****             the HAL_SDRAM_RefreshErrorCallback could be implemented in the user file
 253:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****    */ 
 254:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** }
 340              		.loc 1 254 1
 341 0008 00BF     		nop
 342 000a 0C37     		adds	r7, r7, #12
 343              	.LCFI30:
 344              		.cfi_def_cfa_offset 4
 345 000c BD46     		mov	sp, r7
 346              	.LCFI31:
 347              		.cfi_def_cfa_register 13
 348              		@ sp needed
 349 000e 5DF8047B 		ldr	r7, [sp], #4
 350              	.LCFI32:
 351              		.cfi_restore 7
 352              		.cfi_def_cfa_offset 0
 353 0012 7047     		bx	lr
 354              		.cfi_endproc
 355              	.LFE131:
 357              		.section	.text.HAL_SDRAM_DMA_XferCpltCallback,"ax",%progbits
 358              		.align	1
 359              		.weak	HAL_SDRAM_DMA_XferCpltCallback
 360              		.syntax unified
 361              		.thumb
 362              		.thumb_func
 363              		.fpu fpv4-sp-d16
 365              	HAL_SDRAM_DMA_XferCpltCallback:
 366              	.LFB132:
 255:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 256:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 257:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief  DMA transfer complete callback.
 258:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
 259:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *                the configuration information for the specified DMA module.
 260:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @retval None
 261:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 262:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** __weak void HAL_SDRAM_DMA_XferCpltCallback(DMA_HandleTypeDef *hdma)
 263:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** {
 367              		.loc 1 263 1
 368              		.cfi_startproc
 369              		@ args = 0, pretend = 0, frame = 8
 370              		@ frame_needed = 1, uses_anonymous_args = 0
 371              		@ link register save eliminated.
 372 0000 80B4     		push	{r7}
 373              	.LCFI33:
 374              		.cfi_def_cfa_offset 4
 375              		.cfi_offset 7, -4
 376 0002 83B0     		sub	sp, sp, #12
 377              	.LCFI34:
ARM GAS  /tmp/ccVS4Ape.s 			page 12


 378              		.cfi_def_cfa_offset 16
 379 0004 00AF     		add	r7, sp, #0
 380              	.LCFI35:
 381              		.cfi_def_cfa_register 7
 382 0006 7860     		str	r0, [r7, #4]
 264:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Prevent unused argument(s) compilation warning */
 265:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   UNUSED(hdma);
 266:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* NOTE: This function Should not be modified, when the callback is needed,
 267:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****             the HAL_SDRAM_DMA_XferCpltCallback could be implemented in the user file
 268:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****    */ 
 269:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** }
 383              		.loc 1 269 1
 384 0008 00BF     		nop
 385 000a 0C37     		adds	r7, r7, #12
 386              	.LCFI36:
 387              		.cfi_def_cfa_offset 4
 388 000c BD46     		mov	sp, r7
 389              	.LCFI37:
 390              		.cfi_def_cfa_register 13
 391              		@ sp needed
 392 000e 5DF8047B 		ldr	r7, [sp], #4
 393              	.LCFI38:
 394              		.cfi_restore 7
 395              		.cfi_def_cfa_offset 0
 396 0012 7047     		bx	lr
 397              		.cfi_endproc
 398              	.LFE132:
 400              		.section	.text.HAL_SDRAM_DMA_XferErrorCallback,"ax",%progbits
 401              		.align	1
 402              		.weak	HAL_SDRAM_DMA_XferErrorCallback
 403              		.syntax unified
 404              		.thumb
 405              		.thumb_func
 406              		.fpu fpv4-sp-d16
 408              	HAL_SDRAM_DMA_XferErrorCallback:
 409              	.LFB133:
 270:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 271:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 272:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief  DMA transfer complete error callback.
 273:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  hdma DMA handle
 274:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @retval None
 275:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 276:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** __weak void HAL_SDRAM_DMA_XferErrorCallback(DMA_HandleTypeDef *hdma)
 277:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** {
 410              		.loc 1 277 1
 411              		.cfi_startproc
 412              		@ args = 0, pretend = 0, frame = 8
 413              		@ frame_needed = 1, uses_anonymous_args = 0
 414              		@ link register save eliminated.
 415 0000 80B4     		push	{r7}
 416              	.LCFI39:
 417              		.cfi_def_cfa_offset 4
 418              		.cfi_offset 7, -4
 419 0002 83B0     		sub	sp, sp, #12
 420              	.LCFI40:
 421              		.cfi_def_cfa_offset 16
 422 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccVS4Ape.s 			page 13


 423              	.LCFI41:
 424              		.cfi_def_cfa_register 7
 425 0006 7860     		str	r0, [r7, #4]
 278:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Prevent unused argument(s) compilation warning */
 279:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   UNUSED(hdma);
 280:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* NOTE: This function Should not be modified, when the callback is needed,
 281:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****             the HAL_SDRAM_DMA_XferErrorCallback could be implemented in the user file
 282:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****    */ 
 283:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** }
 426              		.loc 1 283 1
 427 0008 00BF     		nop
 428 000a 0C37     		adds	r7, r7, #12
 429              	.LCFI42:
 430              		.cfi_def_cfa_offset 4
 431 000c BD46     		mov	sp, r7
 432              	.LCFI43:
 433              		.cfi_def_cfa_register 13
 434              		@ sp needed
 435 000e 5DF8047B 		ldr	r7, [sp], #4
 436              	.LCFI44:
 437              		.cfi_restore 7
 438              		.cfi_def_cfa_offset 0
 439 0012 7047     		bx	lr
 440              		.cfi_endproc
 441              	.LFE133:
 443              		.section	.text.HAL_SDRAM_Read_8b,"ax",%progbits
 444              		.align	1
 445              		.global	HAL_SDRAM_Read_8b
 446              		.syntax unified
 447              		.thumb
 448              		.thumb_func
 449              		.fpu fpv4-sp-d16
 451              	HAL_SDRAM_Read_8b:
 452              	.LFB134:
 284:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 285:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @}
 286:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 287:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 288:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /** @defgroup SDRAM_Exported_Functions_Group2 Input and Output functions 
 289:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief    Input Output and memory control functions 
 290:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *
 291:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   @verbatim    
 292:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   ==============================================================================
 293:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****                     ##### SDRAM Input and Output functions #####
 294:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   ==============================================================================
 295:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   [..]  
 296:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     This section provides functions allowing to use and control the SDRAM memory
 297:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 298:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** @endverbatim
 299:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @{
 300:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 301:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 302:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 303:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief  Reads 8-bit data buffer from the SDRAM memory.
 304:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
 305:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 306:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  pAddress Pointer to read start address
ARM GAS  /tmp/ccVS4Ape.s 			page 14


 307:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  pDstBuffer Pointer to destination buffer  
 308:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  BufferSize Size of the buffer to read from memory
 309:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @retval HAL status
 310:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 311:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_Read_8b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint8_t *pDstB
 312:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** {
 453              		.loc 1 312 1
 454              		.cfi_startproc
 455              		@ args = 0, pretend = 0, frame = 24
 456              		@ frame_needed = 1, uses_anonymous_args = 0
 457              		@ link register save eliminated.
 458 0000 80B4     		push	{r7}
 459              	.LCFI45:
 460              		.cfi_def_cfa_offset 4
 461              		.cfi_offset 7, -4
 462 0002 87B0     		sub	sp, sp, #28
 463              	.LCFI46:
 464              		.cfi_def_cfa_offset 32
 465 0004 00AF     		add	r7, sp, #0
 466              	.LCFI47:
 467              		.cfi_def_cfa_register 7
 468 0006 F860     		str	r0, [r7, #12]
 469 0008 B960     		str	r1, [r7, #8]
 470 000a 7A60     		str	r2, [r7, #4]
 471 000c 3B60     		str	r3, [r7]
 313:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   __IO uint8_t *pSdramAddress = (uint8_t *)pAddress;
 472              		.loc 1 313 17
 473 000e BB68     		ldr	r3, [r7, #8]
 474 0010 7B61     		str	r3, [r7, #20]
 314:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 315:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Process Locked */
 316:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   __HAL_LOCK(hsdram);
 475              		.loc 1 316 3
 476 0012 FB68     		ldr	r3, [r7, #12]
 477 0014 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 478 0018 012B     		cmp	r3, #1
 479 001a 01D1     		bne	.L16
 480              		.loc 1 316 3 is_stmt 0 discriminator 1
 481 001c 0223     		movs	r3, #2
 482 001e 29E0     		b	.L17
 483              	.L16:
 484              		.loc 1 316 3 discriminator 2
 485 0020 FB68     		ldr	r3, [r7, #12]
 486 0022 0122     		movs	r2, #1
 487 0024 83F82D20 		strb	r2, [r3, #45]
 317:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 318:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Check the SDRAM controller state */
 319:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 488              		.loc 1 319 12 is_stmt 1 discriminator 2
 489 0028 FB68     		ldr	r3, [r7, #12]
 490 002a 93F82C30 		ldrb	r3, [r3, #44]
 491 002e DBB2     		uxtb	r3, r3
 492              		.loc 1 319 5 discriminator 2
 493 0030 022B     		cmp	r3, #2
 494 0032 01D1     		bne	.L18
 320:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 321:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     return HAL_BUSY;
ARM GAS  /tmp/ccVS4Ape.s 			page 15


 495              		.loc 1 321 12
 496 0034 0223     		movs	r3, #2
 497 0036 1DE0     		b	.L17
 498              	.L18:
 322:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 323:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   else if(hsdram->State == HAL_SDRAM_STATE_PRECHARGED)
 499              		.loc 1 323 17
 500 0038 FB68     		ldr	r3, [r7, #12]
 501 003a 93F82C30 		ldrb	r3, [r3, #44]
 502 003e DBB2     		uxtb	r3, r3
 503              		.loc 1 323 10
 504 0040 052B     		cmp	r3, #5
 505 0042 0FD1     		bne	.L20
 324:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 325:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     return  HAL_ERROR; 
 506              		.loc 1 325 13
 507 0044 0123     		movs	r3, #1
 508 0046 15E0     		b	.L17
 509              	.L21:
 326:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }  
 327:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 328:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Read data from source */
 329:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   for(; BufferSize != 0U; BufferSize--)
 330:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 331:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     *pDstBuffer = *(__IO uint8_t *)pSdramAddress;  
 510              		.loc 1 331 19 discriminator 2
 511 0048 7B69     		ldr	r3, [r7, #20]
 512 004a 1B78     		ldrb	r3, [r3]
 513 004c DAB2     		uxtb	r2, r3
 514              		.loc 1 331 17 discriminator 2
 515 004e 7B68     		ldr	r3, [r7, #4]
 516 0050 1A70     		strb	r2, [r3]
 332:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     pDstBuffer++;
 517              		.loc 1 332 15 discriminator 2
 518 0052 7B68     		ldr	r3, [r7, #4]
 519 0054 0133     		adds	r3, r3, #1
 520 0056 7B60     		str	r3, [r7, #4]
 333:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     pSdramAddress++;
 521              		.loc 1 333 18 discriminator 2
 522 0058 7B69     		ldr	r3, [r7, #20]
 523 005a 0133     		adds	r3, r3, #1
 524 005c 7B61     		str	r3, [r7, #20]
 329:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 525              		.loc 1 329 37 discriminator 2
 526 005e 3B68     		ldr	r3, [r7]
 527 0060 013B     		subs	r3, r3, #1
 528 0062 3B60     		str	r3, [r7]
 529              	.L20:
 329:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 530              		.loc 1 329 3 discriminator 1
 531 0064 3B68     		ldr	r3, [r7]
 532 0066 002B     		cmp	r3, #0
 533 0068 EED1     		bne	.L21
 334:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 335:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 336:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Process Unlocked */
 337:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   __HAL_UNLOCK(hsdram);
ARM GAS  /tmp/ccVS4Ape.s 			page 16


 534              		.loc 1 337 3
 535 006a FB68     		ldr	r3, [r7, #12]
 536 006c 0022     		movs	r2, #0
 537 006e 83F82D20 		strb	r2, [r3, #45]
 338:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 339:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   return HAL_OK; 
 538              		.loc 1 339 10
 539 0072 0023     		movs	r3, #0
 540              	.L17:
 340:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** }
 541              		.loc 1 340 1
 542 0074 1846     		mov	r0, r3
 543 0076 1C37     		adds	r7, r7, #28
 544              	.LCFI48:
 545              		.cfi_def_cfa_offset 4
 546 0078 BD46     		mov	sp, r7
 547              	.LCFI49:
 548              		.cfi_def_cfa_register 13
 549              		@ sp needed
 550 007a 5DF8047B 		ldr	r7, [sp], #4
 551              	.LCFI50:
 552              		.cfi_restore 7
 553              		.cfi_def_cfa_offset 0
 554 007e 7047     		bx	lr
 555              		.cfi_endproc
 556              	.LFE134:
 558              		.section	.text.HAL_SDRAM_Write_8b,"ax",%progbits
 559              		.align	1
 560              		.global	HAL_SDRAM_Write_8b
 561              		.syntax unified
 562              		.thumb
 563              		.thumb_func
 564              		.fpu fpv4-sp-d16
 566              	HAL_SDRAM_Write_8b:
 567              	.LFB135:
 341:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****  
 342:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 343:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief  Writes 8-bit data buffer to SDRAM memory.
 344:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
 345:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 346:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  pAddress Pointer to write start address
 347:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  pSrcBuffer Pointer to source buffer to write  
 348:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  BufferSize Size of the buffer to write to memory
 349:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @retval HAL status
 350:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 351:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_Write_8b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint8_t *pSrc
 352:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** {
 568              		.loc 1 352 1
 569              		.cfi_startproc
 570              		@ args = 0, pretend = 0, frame = 24
 571              		@ frame_needed = 1, uses_anonymous_args = 0
 572              		@ link register save eliminated.
 573 0000 80B4     		push	{r7}
 574              	.LCFI51:
 575              		.cfi_def_cfa_offset 4
 576              		.cfi_offset 7, -4
 577 0002 87B0     		sub	sp, sp, #28
ARM GAS  /tmp/ccVS4Ape.s 			page 17


 578              	.LCFI52:
 579              		.cfi_def_cfa_offset 32
 580 0004 00AF     		add	r7, sp, #0
 581              	.LCFI53:
 582              		.cfi_def_cfa_register 7
 583 0006 F860     		str	r0, [r7, #12]
 584 0008 B960     		str	r1, [r7, #8]
 585 000a 7A60     		str	r2, [r7, #4]
 586 000c 3B60     		str	r3, [r7]
 353:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   __IO uint8_t *pSdramAddress = (uint8_t *)pAddress;
 587              		.loc 1 353 17
 588 000e BB68     		ldr	r3, [r7, #8]
 589 0010 7B61     		str	r3, [r7, #20]
 354:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   uint32_t tmp = 0U;
 590              		.loc 1 354 12
 591 0012 0023     		movs	r3, #0
 592 0014 3B61     		str	r3, [r7, #16]
 355:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 356:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Process Locked */
 357:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   __HAL_LOCK(hsdram);
 593              		.loc 1 357 3
 594 0016 FB68     		ldr	r3, [r7, #12]
 595 0018 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 596 001c 012B     		cmp	r3, #1
 597 001e 01D1     		bne	.L23
 598              		.loc 1 357 3 is_stmt 0 discriminator 1
 599 0020 0223     		movs	r3, #2
 600 0022 2AE0     		b	.L24
 601              	.L23:
 602              		.loc 1 357 3 discriminator 2
 603 0024 FB68     		ldr	r3, [r7, #12]
 604 0026 0122     		movs	r2, #1
 605 0028 83F82D20 		strb	r2, [r3, #45]
 358:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 359:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Check the SDRAM controller state */
 360:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   tmp = hsdram->State;
 606              		.loc 1 360 15 is_stmt 1 discriminator 2
 607 002c FB68     		ldr	r3, [r7, #12]
 608 002e 93F82C30 		ldrb	r3, [r3, #44]
 609 0032 DBB2     		uxtb	r3, r3
 610              		.loc 1 360 7 discriminator 2
 611 0034 3B61     		str	r3, [r7, #16]
 361:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 362:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   if(tmp == HAL_SDRAM_STATE_BUSY)
 612              		.loc 1 362 5 discriminator 2
 613 0036 3B69     		ldr	r3, [r7, #16]
 614 0038 022B     		cmp	r3, #2
 615 003a 01D1     		bne	.L25
 363:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 364:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     return HAL_BUSY;
 616              		.loc 1 364 12
 617 003c 0223     		movs	r3, #2
 618 003e 1CE0     		b	.L24
 619              	.L25:
 365:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 366:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   else if((tmp == HAL_SDRAM_STATE_PRECHARGED) || (tmp == HAL_SDRAM_STATE_WRITE_PROTECTED))
 620              		.loc 1 366 10
ARM GAS  /tmp/ccVS4Ape.s 			page 18


 621 0040 3B69     		ldr	r3, [r7, #16]
 622 0042 052B     		cmp	r3, #5
 623 0044 02D0     		beq	.L26
 624              		.loc 1 366 47 discriminator 1
 625 0046 3B69     		ldr	r3, [r7, #16]
 626 0048 042B     		cmp	r3, #4
 627 004a 0ED1     		bne	.L28
 628              	.L26:
 367:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 368:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     return  HAL_ERROR; 
 629              		.loc 1 368 13
 630 004c 0123     		movs	r3, #1
 631 004e 14E0     		b	.L24
 632              	.L29:
 369:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 370:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 371:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Write data to memory */
 372:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   for(; BufferSize != 0U; BufferSize--)
 373:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 374:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     *(__IO uint8_t *)pSdramAddress = *pSrcBuffer;
 633              		.loc 1 374 38 discriminator 2
 634 0050 7B68     		ldr	r3, [r7, #4]
 635 0052 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 636              		.loc 1 374 36 discriminator 2
 637 0054 7B69     		ldr	r3, [r7, #20]
 638 0056 1A70     		strb	r2, [r3]
 375:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     pSrcBuffer++;
 639              		.loc 1 375 15 discriminator 2
 640 0058 7B68     		ldr	r3, [r7, #4]
 641 005a 0133     		adds	r3, r3, #1
 642 005c 7B60     		str	r3, [r7, #4]
 376:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     pSdramAddress++;
 643              		.loc 1 376 18 discriminator 2
 644 005e 7B69     		ldr	r3, [r7, #20]
 645 0060 0133     		adds	r3, r3, #1
 646 0062 7B61     		str	r3, [r7, #20]
 372:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 647              		.loc 1 372 37 discriminator 2
 648 0064 3B68     		ldr	r3, [r7]
 649 0066 013B     		subs	r3, r3, #1
 650 0068 3B60     		str	r3, [r7]
 651              	.L28:
 372:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 652              		.loc 1 372 3 discriminator 1
 653 006a 3B68     		ldr	r3, [r7]
 654 006c 002B     		cmp	r3, #0
 655 006e EFD1     		bne	.L29
 377:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 378:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 379:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Process Unlocked */
 380:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   __HAL_UNLOCK(hsdram);    
 656              		.loc 1 380 3
 657 0070 FB68     		ldr	r3, [r7, #12]
 658 0072 0022     		movs	r2, #0
 659 0074 83F82D20 		strb	r2, [r3, #45]
 381:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 382:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   return HAL_OK;   
ARM GAS  /tmp/ccVS4Ape.s 			page 19


 660              		.loc 1 382 10
 661 0078 0023     		movs	r3, #0
 662              	.L24:
 383:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** }
 663              		.loc 1 383 1
 664 007a 1846     		mov	r0, r3
 665 007c 1C37     		adds	r7, r7, #28
 666              	.LCFI54:
 667              		.cfi_def_cfa_offset 4
 668 007e BD46     		mov	sp, r7
 669              	.LCFI55:
 670              		.cfi_def_cfa_register 13
 671              		@ sp needed
 672 0080 5DF8047B 		ldr	r7, [sp], #4
 673              	.LCFI56:
 674              		.cfi_restore 7
 675              		.cfi_def_cfa_offset 0
 676 0084 7047     		bx	lr
 677              		.cfi_endproc
 678              	.LFE135:
 680              		.section	.text.HAL_SDRAM_Read_16b,"ax",%progbits
 681              		.align	1
 682              		.global	HAL_SDRAM_Read_16b
 683              		.syntax unified
 684              		.thumb
 685              		.thumb_func
 686              		.fpu fpv4-sp-d16
 688              	HAL_SDRAM_Read_16b:
 689              	.LFB136:
 384:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 385:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 386:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief  Reads 16-bit data buffer from the SDRAM memory. 
 387:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
 388:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 389:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  pAddress Pointer to read start address
 390:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  pDstBuffer Pointer to destination buffer  
 391:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  BufferSize Size of the buffer to read from memory
 392:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @retval HAL status
 393:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 394:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_Read_16b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint16_t *pDs
 395:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** {
 690              		.loc 1 395 1
 691              		.cfi_startproc
 692              		@ args = 0, pretend = 0, frame = 24
 693              		@ frame_needed = 1, uses_anonymous_args = 0
 694              		@ link register save eliminated.
 695 0000 80B4     		push	{r7}
 696              	.LCFI57:
 697              		.cfi_def_cfa_offset 4
 698              		.cfi_offset 7, -4
 699 0002 87B0     		sub	sp, sp, #28
 700              	.LCFI58:
 701              		.cfi_def_cfa_offset 32
 702 0004 00AF     		add	r7, sp, #0
 703              	.LCFI59:
 704              		.cfi_def_cfa_register 7
 705 0006 F860     		str	r0, [r7, #12]
ARM GAS  /tmp/ccVS4Ape.s 			page 20


 706 0008 B960     		str	r1, [r7, #8]
 707 000a 7A60     		str	r2, [r7, #4]
 708 000c 3B60     		str	r3, [r7]
 396:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   __IO uint16_t *pSdramAddress = (uint16_t *)pAddress;
 709              		.loc 1 396 18
 710 000e BB68     		ldr	r3, [r7, #8]
 711 0010 7B61     		str	r3, [r7, #20]
 397:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 398:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Process Locked */
 399:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   __HAL_LOCK(hsdram);
 712              		.loc 1 399 3
 713 0012 FB68     		ldr	r3, [r7, #12]
 714 0014 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 715 0018 012B     		cmp	r3, #1
 716 001a 01D1     		bne	.L31
 717              		.loc 1 399 3 is_stmt 0 discriminator 1
 718 001c 0223     		movs	r3, #2
 719 001e 29E0     		b	.L32
 720              	.L31:
 721              		.loc 1 399 3 discriminator 2
 722 0020 FB68     		ldr	r3, [r7, #12]
 723 0022 0122     		movs	r2, #1
 724 0024 83F82D20 		strb	r2, [r3, #45]
 400:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 401:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Check the SDRAM controller state */
 402:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 725              		.loc 1 402 12 is_stmt 1 discriminator 2
 726 0028 FB68     		ldr	r3, [r7, #12]
 727 002a 93F82C30 		ldrb	r3, [r3, #44]
 728 002e DBB2     		uxtb	r3, r3
 729              		.loc 1 402 5 discriminator 2
 730 0030 022B     		cmp	r3, #2
 731 0032 01D1     		bne	.L33
 403:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 404:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     return HAL_BUSY;
 732              		.loc 1 404 12
 733 0034 0223     		movs	r3, #2
 734 0036 1DE0     		b	.L32
 735              	.L33:
 405:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 406:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   else if(hsdram->State == HAL_SDRAM_STATE_PRECHARGED)
 736              		.loc 1 406 17
 737 0038 FB68     		ldr	r3, [r7, #12]
 738 003a 93F82C30 		ldrb	r3, [r3, #44]
 739 003e DBB2     		uxtb	r3, r3
 740              		.loc 1 406 10
 741 0040 052B     		cmp	r3, #5
 742 0042 0FD1     		bne	.L35
 407:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 408:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     return  HAL_ERROR; 
 743              		.loc 1 408 13
 744 0044 0123     		movs	r3, #1
 745 0046 15E0     		b	.L32
 746              	.L36:
 409:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }  
 410:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 411:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Read data from source */
ARM GAS  /tmp/ccVS4Ape.s 			page 21


 412:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   for(; BufferSize != 0U; BufferSize--)
 413:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 414:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     *pDstBuffer = *(__IO uint16_t *)pSdramAddress;  
 747              		.loc 1 414 19 discriminator 2
 748 0048 7B69     		ldr	r3, [r7, #20]
 749 004a 1B88     		ldrh	r3, [r3]	@ movhi
 750 004c 9AB2     		uxth	r2, r3
 751              		.loc 1 414 17 discriminator 2
 752 004e 7B68     		ldr	r3, [r7, #4]
 753 0050 1A80     		strh	r2, [r3]	@ movhi
 415:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     pDstBuffer++;
 754              		.loc 1 415 15 discriminator 2
 755 0052 7B68     		ldr	r3, [r7, #4]
 756 0054 0233     		adds	r3, r3, #2
 757 0056 7B60     		str	r3, [r7, #4]
 416:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     pSdramAddress++;               
 758              		.loc 1 416 18 discriminator 2
 759 0058 7B69     		ldr	r3, [r7, #20]
 760 005a 0233     		adds	r3, r3, #2
 761 005c 7B61     		str	r3, [r7, #20]
 412:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 762              		.loc 1 412 37 discriminator 2
 763 005e 3B68     		ldr	r3, [r7]
 764 0060 013B     		subs	r3, r3, #1
 765 0062 3B60     		str	r3, [r7]
 766              	.L35:
 412:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 767              		.loc 1 412 3 discriminator 1
 768 0064 3B68     		ldr	r3, [r7]
 769 0066 002B     		cmp	r3, #0
 770 0068 EED1     		bne	.L36
 417:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 418:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 419:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Process Unlocked */
 420:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   __HAL_UNLOCK(hsdram);       
 771              		.loc 1 420 3
 772 006a FB68     		ldr	r3, [r7, #12]
 773 006c 0022     		movs	r2, #0
 774 006e 83F82D20 		strb	r2, [r3, #45]
 421:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 422:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   return HAL_OK; 
 775              		.loc 1 422 10
 776 0072 0023     		movs	r3, #0
 777              	.L32:
 423:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** }
 778              		.loc 1 423 1
 779 0074 1846     		mov	r0, r3
 780 0076 1C37     		adds	r7, r7, #28
 781              	.LCFI60:
 782              		.cfi_def_cfa_offset 4
 783 0078 BD46     		mov	sp, r7
 784              	.LCFI61:
 785              		.cfi_def_cfa_register 13
 786              		@ sp needed
 787 007a 5DF8047B 		ldr	r7, [sp], #4
 788              	.LCFI62:
 789              		.cfi_restore 7
ARM GAS  /tmp/ccVS4Ape.s 			page 22


 790              		.cfi_def_cfa_offset 0
 791 007e 7047     		bx	lr
 792              		.cfi_endproc
 793              	.LFE136:
 795              		.section	.text.HAL_SDRAM_Write_16b,"ax",%progbits
 796              		.align	1
 797              		.global	HAL_SDRAM_Write_16b
 798              		.syntax unified
 799              		.thumb
 800              		.thumb_func
 801              		.fpu fpv4-sp-d16
 803              	HAL_SDRAM_Write_16b:
 804              	.LFB137:
 424:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 425:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 426:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief  Writes 16-bit data buffer to SDRAM memory. 
 427:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
 428:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 429:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  pAddress Pointer to write start address
 430:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  pSrcBuffer Pointer to source buffer to write  
 431:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  BufferSize Size of the buffer to write to memory
 432:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @retval HAL status
 433:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 434:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_Write_16b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint16_t *pS
 435:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** {
 805              		.loc 1 435 1
 806              		.cfi_startproc
 807              		@ args = 0, pretend = 0, frame = 24
 808              		@ frame_needed = 1, uses_anonymous_args = 0
 809              		@ link register save eliminated.
 810 0000 80B4     		push	{r7}
 811              	.LCFI63:
 812              		.cfi_def_cfa_offset 4
 813              		.cfi_offset 7, -4
 814 0002 87B0     		sub	sp, sp, #28
 815              	.LCFI64:
 816              		.cfi_def_cfa_offset 32
 817 0004 00AF     		add	r7, sp, #0
 818              	.LCFI65:
 819              		.cfi_def_cfa_register 7
 820 0006 F860     		str	r0, [r7, #12]
 821 0008 B960     		str	r1, [r7, #8]
 822 000a 7A60     		str	r2, [r7, #4]
 823 000c 3B60     		str	r3, [r7]
 436:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   __IO uint16_t *pSdramAddress = (uint16_t *)pAddress;
 824              		.loc 1 436 18
 825 000e BB68     		ldr	r3, [r7, #8]
 826 0010 7B61     		str	r3, [r7, #20]
 437:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   uint32_t tmp = 0U;
 827              		.loc 1 437 12
 828 0012 0023     		movs	r3, #0
 829 0014 3B61     		str	r3, [r7, #16]
 438:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 439:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Process Locked */
 440:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   __HAL_LOCK(hsdram);
 830              		.loc 1 440 3
 831 0016 FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccVS4Ape.s 			page 23


 832 0018 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 833 001c 012B     		cmp	r3, #1
 834 001e 01D1     		bne	.L38
 835              		.loc 1 440 3 is_stmt 0 discriminator 1
 836 0020 0223     		movs	r3, #2
 837 0022 2AE0     		b	.L39
 838              	.L38:
 839              		.loc 1 440 3 discriminator 2
 840 0024 FB68     		ldr	r3, [r7, #12]
 841 0026 0122     		movs	r2, #1
 842 0028 83F82D20 		strb	r2, [r3, #45]
 441:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 442:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Check the SDRAM controller state */
 443:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   tmp = hsdram->State;
 843              		.loc 1 443 15 is_stmt 1 discriminator 2
 844 002c FB68     		ldr	r3, [r7, #12]
 845 002e 93F82C30 		ldrb	r3, [r3, #44]
 846 0032 DBB2     		uxtb	r3, r3
 847              		.loc 1 443 7 discriminator 2
 848 0034 3B61     		str	r3, [r7, #16]
 444:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 445:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   if(tmp == HAL_SDRAM_STATE_BUSY)
 849              		.loc 1 445 5 discriminator 2
 850 0036 3B69     		ldr	r3, [r7, #16]
 851 0038 022B     		cmp	r3, #2
 852 003a 01D1     		bne	.L40
 446:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 447:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     return HAL_BUSY;
 853              		.loc 1 447 12
 854 003c 0223     		movs	r3, #2
 855 003e 1CE0     		b	.L39
 856              	.L40:
 448:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 449:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   else if((tmp == HAL_SDRAM_STATE_PRECHARGED) || (tmp == HAL_SDRAM_STATE_WRITE_PROTECTED))
 857              		.loc 1 449 10
 858 0040 3B69     		ldr	r3, [r7, #16]
 859 0042 052B     		cmp	r3, #5
 860 0044 02D0     		beq	.L41
 861              		.loc 1 449 47 discriminator 1
 862 0046 3B69     		ldr	r3, [r7, #16]
 863 0048 042B     		cmp	r3, #4
 864 004a 0ED1     		bne	.L43
 865              	.L41:
 450:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 451:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     return  HAL_ERROR; 
 866              		.loc 1 451 13
 867 004c 0123     		movs	r3, #1
 868 004e 14E0     		b	.L39
 869              	.L44:
 452:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 453:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 454:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Write data to memory */
 455:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   for(; BufferSize != 0U; BufferSize--)
 456:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 457:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     *(__IO uint16_t *)pSdramAddress = *pSrcBuffer;
 870              		.loc 1 457 39 discriminator 2
 871 0050 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccVS4Ape.s 			page 24


 872 0052 1A88     		ldrh	r2, [r3]
 873              		.loc 1 457 37 discriminator 2
 874 0054 7B69     		ldr	r3, [r7, #20]
 875 0056 1A80     		strh	r2, [r3]	@ movhi
 458:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     pSrcBuffer++;
 876              		.loc 1 458 15 discriminator 2
 877 0058 7B68     		ldr	r3, [r7, #4]
 878 005a 0233     		adds	r3, r3, #2
 879 005c 7B60     		str	r3, [r7, #4]
 459:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     pSdramAddress++;            
 880              		.loc 1 459 18 discriminator 2
 881 005e 7B69     		ldr	r3, [r7, #20]
 882 0060 0233     		adds	r3, r3, #2
 883 0062 7B61     		str	r3, [r7, #20]
 455:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 884              		.loc 1 455 37 discriminator 2
 885 0064 3B68     		ldr	r3, [r7]
 886 0066 013B     		subs	r3, r3, #1
 887 0068 3B60     		str	r3, [r7]
 888              	.L43:
 455:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 889              		.loc 1 455 3 discriminator 1
 890 006a 3B68     		ldr	r3, [r7]
 891 006c 002B     		cmp	r3, #0
 892 006e EFD1     		bne	.L44
 460:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 461:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 462:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Process Unlocked */
 463:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   __HAL_UNLOCK(hsdram);    
 893              		.loc 1 463 3
 894 0070 FB68     		ldr	r3, [r7, #12]
 895 0072 0022     		movs	r2, #0
 896 0074 83F82D20 		strb	r2, [r3, #45]
 464:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 465:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   return HAL_OK;   
 897              		.loc 1 465 10
 898 0078 0023     		movs	r3, #0
 899              	.L39:
 466:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** }
 900              		.loc 1 466 1
 901 007a 1846     		mov	r0, r3
 902 007c 1C37     		adds	r7, r7, #28
 903              	.LCFI66:
 904              		.cfi_def_cfa_offset 4
 905 007e BD46     		mov	sp, r7
 906              	.LCFI67:
 907              		.cfi_def_cfa_register 13
 908              		@ sp needed
 909 0080 5DF8047B 		ldr	r7, [sp], #4
 910              	.LCFI68:
 911              		.cfi_restore 7
 912              		.cfi_def_cfa_offset 0
 913 0084 7047     		bx	lr
 914              		.cfi_endproc
 915              	.LFE137:
 917              		.section	.text.HAL_SDRAM_Read_32b,"ax",%progbits
 918              		.align	1
ARM GAS  /tmp/ccVS4Ape.s 			page 25


 919              		.global	HAL_SDRAM_Read_32b
 920              		.syntax unified
 921              		.thumb
 922              		.thumb_func
 923              		.fpu fpv4-sp-d16
 925              	HAL_SDRAM_Read_32b:
 926              	.LFB138:
 467:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 468:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 469:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief  Reads 32-bit data buffer from the SDRAM memory. 
 470:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
 471:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 472:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  pAddress Pointer to read start address
 473:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  pDstBuffer Pointer to destination buffer  
 474:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  BufferSize Size of the buffer to read from memory
 475:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @retval HAL status
 476:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 477:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_Read_32b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pDs
 478:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** {
 927              		.loc 1 478 1
 928              		.cfi_startproc
 929              		@ args = 0, pretend = 0, frame = 24
 930              		@ frame_needed = 1, uses_anonymous_args = 0
 931              		@ link register save eliminated.
 932 0000 80B4     		push	{r7}
 933              	.LCFI69:
 934              		.cfi_def_cfa_offset 4
 935              		.cfi_offset 7, -4
 936 0002 87B0     		sub	sp, sp, #28
 937              	.LCFI70:
 938              		.cfi_def_cfa_offset 32
 939 0004 00AF     		add	r7, sp, #0
 940              	.LCFI71:
 941              		.cfi_def_cfa_register 7
 942 0006 F860     		str	r0, [r7, #12]
 943 0008 B960     		str	r1, [r7, #8]
 944 000a 7A60     		str	r2, [r7, #4]
 945 000c 3B60     		str	r3, [r7]
 479:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   __IO uint32_t *pSdramAddress = (uint32_t *)pAddress;
 946              		.loc 1 479 18
 947 000e BB68     		ldr	r3, [r7, #8]
 948 0010 7B61     		str	r3, [r7, #20]
 480:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 481:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Process Locked */
 482:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   __HAL_LOCK(hsdram);
 949              		.loc 1 482 3
 950 0012 FB68     		ldr	r3, [r7, #12]
 951 0014 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 952 0018 012B     		cmp	r3, #1
 953 001a 01D1     		bne	.L46
 954              		.loc 1 482 3 is_stmt 0 discriminator 1
 955 001c 0223     		movs	r3, #2
 956 001e 28E0     		b	.L47
 957              	.L46:
 958              		.loc 1 482 3 discriminator 2
 959 0020 FB68     		ldr	r3, [r7, #12]
 960 0022 0122     		movs	r2, #1
ARM GAS  /tmp/ccVS4Ape.s 			page 26


 961 0024 83F82D20 		strb	r2, [r3, #45]
 483:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 484:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Check the SDRAM controller state */
 485:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 962              		.loc 1 485 12 is_stmt 1 discriminator 2
 963 0028 FB68     		ldr	r3, [r7, #12]
 964 002a 93F82C30 		ldrb	r3, [r3, #44]
 965 002e DBB2     		uxtb	r3, r3
 966              		.loc 1 485 5 discriminator 2
 967 0030 022B     		cmp	r3, #2
 968 0032 01D1     		bne	.L48
 486:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 487:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     return HAL_BUSY;
 969              		.loc 1 487 12
 970 0034 0223     		movs	r3, #2
 971 0036 1CE0     		b	.L47
 972              	.L48:
 488:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 489:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   else if(hsdram->State == HAL_SDRAM_STATE_PRECHARGED)
 973              		.loc 1 489 17
 974 0038 FB68     		ldr	r3, [r7, #12]
 975 003a 93F82C30 		ldrb	r3, [r3, #44]
 976 003e DBB2     		uxtb	r3, r3
 977              		.loc 1 489 10
 978 0040 052B     		cmp	r3, #5
 979 0042 0ED1     		bne	.L50
 490:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 491:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     return  HAL_ERROR; 
 980              		.loc 1 491 13
 981 0044 0123     		movs	r3, #1
 982 0046 14E0     		b	.L47
 983              	.L51:
 492:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }  
 493:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 494:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Read data from source */
 495:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   for(; BufferSize != 0U; BufferSize--)
 496:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 497:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     *pDstBuffer = *(__IO uint32_t *)pSdramAddress;  
 984              		.loc 1 497 19 discriminator 2
 985 0048 7B69     		ldr	r3, [r7, #20]
 986 004a 1A68     		ldr	r2, [r3]
 987              		.loc 1 497 17 discriminator 2
 988 004c 7B68     		ldr	r3, [r7, #4]
 989 004e 1A60     		str	r2, [r3]
 498:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     pDstBuffer++;
 990              		.loc 1 498 15 discriminator 2
 991 0050 7B68     		ldr	r3, [r7, #4]
 992 0052 0433     		adds	r3, r3, #4
 993 0054 7B60     		str	r3, [r7, #4]
 499:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     pSdramAddress++;               
 994              		.loc 1 499 18 discriminator 2
 995 0056 7B69     		ldr	r3, [r7, #20]
 996 0058 0433     		adds	r3, r3, #4
 997 005a 7B61     		str	r3, [r7, #20]
 495:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 998              		.loc 1 495 37 discriminator 2
 999 005c 3B68     		ldr	r3, [r7]
ARM GAS  /tmp/ccVS4Ape.s 			page 27


 1000 005e 013B     		subs	r3, r3, #1
 1001 0060 3B60     		str	r3, [r7]
 1002              	.L50:
 495:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 1003              		.loc 1 495 3 discriminator 1
 1004 0062 3B68     		ldr	r3, [r7]
 1005 0064 002B     		cmp	r3, #0
 1006 0066 EFD1     		bne	.L51
 500:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 501:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 502:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Process Unlocked */
 503:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   __HAL_UNLOCK(hsdram);       
 1007              		.loc 1 503 3
 1008 0068 FB68     		ldr	r3, [r7, #12]
 1009 006a 0022     		movs	r2, #0
 1010 006c 83F82D20 		strb	r2, [r3, #45]
 504:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 505:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   return HAL_OK; 
 1011              		.loc 1 505 10
 1012 0070 0023     		movs	r3, #0
 1013              	.L47:
 506:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** }
 1014              		.loc 1 506 1
 1015 0072 1846     		mov	r0, r3
 1016 0074 1C37     		adds	r7, r7, #28
 1017              	.LCFI72:
 1018              		.cfi_def_cfa_offset 4
 1019 0076 BD46     		mov	sp, r7
 1020              	.LCFI73:
 1021              		.cfi_def_cfa_register 13
 1022              		@ sp needed
 1023 0078 5DF8047B 		ldr	r7, [sp], #4
 1024              	.LCFI74:
 1025              		.cfi_restore 7
 1026              		.cfi_def_cfa_offset 0
 1027 007c 7047     		bx	lr
 1028              		.cfi_endproc
 1029              	.LFE138:
 1031              		.section	.text.HAL_SDRAM_Write_32b,"ax",%progbits
 1032              		.align	1
 1033              		.global	HAL_SDRAM_Write_32b
 1034              		.syntax unified
 1035              		.thumb
 1036              		.thumb_func
 1037              		.fpu fpv4-sp-d16
 1039              	HAL_SDRAM_Write_32b:
 1040              	.LFB139:
 507:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 508:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 509:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief  Writes 32-bit data buffer to SDRAM memory. 
 510:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
 511:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 512:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  pAddress Pointer to write start address
 513:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  pSrcBuffer Pointer to source buffer to write  
 514:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  BufferSize Size of the buffer to write to memory
 515:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @retval HAL status
 516:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
ARM GAS  /tmp/ccVS4Ape.s 			page 28


 517:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_Write_32b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pS
 518:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** {
 1041              		.loc 1 518 1
 1042              		.cfi_startproc
 1043              		@ args = 0, pretend = 0, frame = 24
 1044              		@ frame_needed = 1, uses_anonymous_args = 0
 1045              		@ link register save eliminated.
 1046 0000 80B4     		push	{r7}
 1047              	.LCFI75:
 1048              		.cfi_def_cfa_offset 4
 1049              		.cfi_offset 7, -4
 1050 0002 87B0     		sub	sp, sp, #28
 1051              	.LCFI76:
 1052              		.cfi_def_cfa_offset 32
 1053 0004 00AF     		add	r7, sp, #0
 1054              	.LCFI77:
 1055              		.cfi_def_cfa_register 7
 1056 0006 F860     		str	r0, [r7, #12]
 1057 0008 B960     		str	r1, [r7, #8]
 1058 000a 7A60     		str	r2, [r7, #4]
 1059 000c 3B60     		str	r3, [r7]
 519:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   __IO uint32_t *pSdramAddress = (uint32_t *)pAddress;
 1060              		.loc 1 519 18
 1061 000e BB68     		ldr	r3, [r7, #8]
 1062 0010 7B61     		str	r3, [r7, #20]
 520:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   uint32_t tmp = 0U;
 1063              		.loc 1 520 12
 1064 0012 0023     		movs	r3, #0
 1065 0014 3B61     		str	r3, [r7, #16]
 521:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 522:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Process Locked */
 523:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   __HAL_LOCK(hsdram);
 1066              		.loc 1 523 3
 1067 0016 FB68     		ldr	r3, [r7, #12]
 1068 0018 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1069 001c 012B     		cmp	r3, #1
 1070 001e 01D1     		bne	.L53
 1071              		.loc 1 523 3 is_stmt 0 discriminator 1
 1072 0020 0223     		movs	r3, #2
 1073 0022 2AE0     		b	.L54
 1074              	.L53:
 1075              		.loc 1 523 3 discriminator 2
 1076 0024 FB68     		ldr	r3, [r7, #12]
 1077 0026 0122     		movs	r2, #1
 1078 0028 83F82D20 		strb	r2, [r3, #45]
 524:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 525:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Check the SDRAM controller state */
 526:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   tmp = hsdram->State;
 1079              		.loc 1 526 15 is_stmt 1 discriminator 2
 1080 002c FB68     		ldr	r3, [r7, #12]
 1081 002e 93F82C30 		ldrb	r3, [r3, #44]
 1082 0032 DBB2     		uxtb	r3, r3
 1083              		.loc 1 526 7 discriminator 2
 1084 0034 3B61     		str	r3, [r7, #16]
 527:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 528:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   if(tmp == HAL_SDRAM_STATE_BUSY)
 1085              		.loc 1 528 5 discriminator 2
ARM GAS  /tmp/ccVS4Ape.s 			page 29


 1086 0036 3B69     		ldr	r3, [r7, #16]
 1087 0038 022B     		cmp	r3, #2
 1088 003a 01D1     		bne	.L55
 529:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 530:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     return HAL_BUSY;
 1089              		.loc 1 530 12
 1090 003c 0223     		movs	r3, #2
 1091 003e 1CE0     		b	.L54
 1092              	.L55:
 531:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 532:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   else if((tmp == HAL_SDRAM_STATE_PRECHARGED) || (tmp == HAL_SDRAM_STATE_WRITE_PROTECTED))
 1093              		.loc 1 532 10
 1094 0040 3B69     		ldr	r3, [r7, #16]
 1095 0042 052B     		cmp	r3, #5
 1096 0044 02D0     		beq	.L56
 1097              		.loc 1 532 47 discriminator 1
 1098 0046 3B69     		ldr	r3, [r7, #16]
 1099 0048 042B     		cmp	r3, #4
 1100 004a 0ED1     		bne	.L58
 1101              	.L56:
 533:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 534:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     return  HAL_ERROR; 
 1102              		.loc 1 534 13
 1103 004c 0123     		movs	r3, #1
 1104 004e 14E0     		b	.L54
 1105              	.L59:
 535:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 536:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 537:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Write data to memory */
 538:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   for(; BufferSize != 0U; BufferSize--)
 539:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 540:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     *(__IO uint32_t *)pSdramAddress = *pSrcBuffer;
 1106              		.loc 1 540 39 discriminator 2
 1107 0050 7B68     		ldr	r3, [r7, #4]
 1108 0052 1A68     		ldr	r2, [r3]
 1109              		.loc 1 540 37 discriminator 2
 1110 0054 7B69     		ldr	r3, [r7, #20]
 1111 0056 1A60     		str	r2, [r3]
 541:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     pSrcBuffer++;
 1112              		.loc 1 541 15 discriminator 2
 1113 0058 7B68     		ldr	r3, [r7, #4]
 1114 005a 0433     		adds	r3, r3, #4
 1115 005c 7B60     		str	r3, [r7, #4]
 542:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     pSdramAddress++;          
 1116              		.loc 1 542 18 discriminator 2
 1117 005e 7B69     		ldr	r3, [r7, #20]
 1118 0060 0433     		adds	r3, r3, #4
 1119 0062 7B61     		str	r3, [r7, #20]
 538:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 1120              		.loc 1 538 37 discriminator 2
 1121 0064 3B68     		ldr	r3, [r7]
 1122 0066 013B     		subs	r3, r3, #1
 1123 0068 3B60     		str	r3, [r7]
 1124              	.L58:
 538:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 1125              		.loc 1 538 3 discriminator 1
 1126 006a 3B68     		ldr	r3, [r7]
ARM GAS  /tmp/ccVS4Ape.s 			page 30


 1127 006c 002B     		cmp	r3, #0
 1128 006e EFD1     		bne	.L59
 543:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 544:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 545:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Process Unlocked */
 546:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   __HAL_UNLOCK(hsdram);    
 1129              		.loc 1 546 3
 1130 0070 FB68     		ldr	r3, [r7, #12]
 1131 0072 0022     		movs	r2, #0
 1132 0074 83F82D20 		strb	r2, [r3, #45]
 547:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 548:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   return HAL_OK;  
 1133              		.loc 1 548 10
 1134 0078 0023     		movs	r3, #0
 1135              	.L54:
 549:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** }
 1136              		.loc 1 549 1
 1137 007a 1846     		mov	r0, r3
 1138 007c 1C37     		adds	r7, r7, #28
 1139              	.LCFI78:
 1140              		.cfi_def_cfa_offset 4
 1141 007e BD46     		mov	sp, r7
 1142              	.LCFI79:
 1143              		.cfi_def_cfa_register 13
 1144              		@ sp needed
 1145 0080 5DF8047B 		ldr	r7, [sp], #4
 1146              	.LCFI80:
 1147              		.cfi_restore 7
 1148              		.cfi_def_cfa_offset 0
 1149 0084 7047     		bx	lr
 1150              		.cfi_endproc
 1151              	.LFE139:
 1153              		.section	.text.HAL_SDRAM_Read_DMA,"ax",%progbits
 1154              		.align	1
 1155              		.global	HAL_SDRAM_Read_DMA
 1156              		.syntax unified
 1157              		.thumb
 1158              		.thumb_func
 1159              		.fpu fpv4-sp-d16
 1161              	HAL_SDRAM_Read_DMA:
 1162              	.LFB140:
 550:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 551:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 552:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief  Reads a Words data from the SDRAM memory using DMA transfer. 
 553:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
 554:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 555:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  pAddress Pointer to read start address
 556:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  pDstBuffer Pointer to destination buffer  
 557:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  BufferSize Size of the buffer to read from memory
 558:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @retval HAL status
 559:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 560:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_Read_DMA(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pDs
 561:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** {
 1163              		.loc 1 561 1
 1164              		.cfi_startproc
 1165              		@ args = 0, pretend = 0, frame = 24
 1166              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccVS4Ape.s 			page 31


 1167 0000 80B5     		push	{r7, lr}
 1168              	.LCFI81:
 1169              		.cfi_def_cfa_offset 8
 1170              		.cfi_offset 7, -8
 1171              		.cfi_offset 14, -4
 1172 0002 86B0     		sub	sp, sp, #24
 1173              	.LCFI82:
 1174              		.cfi_def_cfa_offset 32
 1175 0004 00AF     		add	r7, sp, #0
 1176              	.LCFI83:
 1177              		.cfi_def_cfa_register 7
 1178 0006 F860     		str	r0, [r7, #12]
 1179 0008 B960     		str	r1, [r7, #8]
 1180 000a 7A60     		str	r2, [r7, #4]
 1181 000c 3B60     		str	r3, [r7]
 562:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   uint32_t tmp = 0U;
 1182              		.loc 1 562 12
 1183 000e 0023     		movs	r3, #0
 1184 0010 7B61     		str	r3, [r7, #20]
 563:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     
 564:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Process Locked */
 565:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   __HAL_LOCK(hsdram);
 1185              		.loc 1 565 3
 1186 0012 FB68     		ldr	r3, [r7, #12]
 1187 0014 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1188 0018 012B     		cmp	r3, #1
 1189 001a 01D1     		bne	.L61
 1190              		.loc 1 565 3 is_stmt 0 discriminator 1
 1191 001c 0223     		movs	r3, #2
 1192 001e 26E0     		b	.L62
 1193              	.L61:
 1194              		.loc 1 565 3 discriminator 2
 1195 0020 FB68     		ldr	r3, [r7, #12]
 1196 0022 0122     		movs	r2, #1
 1197 0024 83F82D20 		strb	r2, [r3, #45]
 566:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 567:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Check the SDRAM controller state */  
 568:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   tmp = hsdram->State;
 1198              		.loc 1 568 15 is_stmt 1 discriminator 2
 1199 0028 FB68     		ldr	r3, [r7, #12]
 1200 002a 93F82C30 		ldrb	r3, [r3, #44]
 1201 002e DBB2     		uxtb	r3, r3
 1202              		.loc 1 568 7 discriminator 2
 1203 0030 7B61     		str	r3, [r7, #20]
 569:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 570:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   if(tmp == HAL_SDRAM_STATE_BUSY)
 1204              		.loc 1 570 5 discriminator 2
 1205 0032 7B69     		ldr	r3, [r7, #20]
 1206 0034 022B     		cmp	r3, #2
 1207 0036 01D1     		bne	.L63
 571:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 572:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     return HAL_BUSY;
 1208              		.loc 1 572 12
 1209 0038 0223     		movs	r3, #2
 1210 003a 18E0     		b	.L62
 1211              	.L63:
 573:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
ARM GAS  /tmp/ccVS4Ape.s 			page 32


 574:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   else if(tmp == HAL_SDRAM_STATE_PRECHARGED)
 1212              		.loc 1 574 10
 1213 003c 7B69     		ldr	r3, [r7, #20]
 1214 003e 052B     		cmp	r3, #5
 1215 0040 01D1     		bne	.L64
 575:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 576:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     return  HAL_ERROR; 
 1216              		.loc 1 576 13
 1217 0042 0123     		movs	r3, #1
 1218 0044 13E0     		b	.L62
 1219              	.L64:
 577:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }  
 578:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 579:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Configure DMA user callbacks */
 580:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   hsdram->hdma->XferCpltCallback  = HAL_SDRAM_DMA_XferCpltCallback;
 1220              		.loc 1 580 9
 1221 0046 FB68     		ldr	r3, [r7, #12]
 1222 0048 1B6B     		ldr	r3, [r3, #48]
 1223              		.loc 1 580 35
 1224 004a 0B4A     		ldr	r2, .L65
 1225 004c DA63     		str	r2, [r3, #60]
 581:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   hsdram->hdma->XferErrorCallback = HAL_SDRAM_DMA_XferErrorCallback;
 1226              		.loc 1 581 9
 1227 004e FB68     		ldr	r3, [r7, #12]
 1228 0050 1B6B     		ldr	r3, [r3, #48]
 1229              		.loc 1 581 35
 1230 0052 0A4A     		ldr	r2, .L65+4
 1231 0054 DA64     		str	r2, [r3, #76]
 582:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 583:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Enable the DMA Stream */
 584:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   HAL_DMA_Start_IT(hsdram->hdma, (uint32_t)pAddress, (uint32_t)pDstBuffer, (uint32_t)BufferSize);
 1232              		.loc 1 584 3
 1233 0056 FB68     		ldr	r3, [r7, #12]
 1234 0058 186B     		ldr	r0, [r3, #48]
 1235 005a B968     		ldr	r1, [r7, #8]
 1236 005c 7A68     		ldr	r2, [r7, #4]
 1237 005e 3B68     		ldr	r3, [r7]
 1238 0060 FFF7FEFF 		bl	HAL_DMA_Start_IT
 585:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 586:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Process Unlocked */
 587:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   __HAL_UNLOCK(hsdram);  
 1239              		.loc 1 587 3
 1240 0064 FB68     		ldr	r3, [r7, #12]
 1241 0066 0022     		movs	r2, #0
 1242 0068 83F82D20 		strb	r2, [r3, #45]
 588:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 589:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   return HAL_OK; 
 1243              		.loc 1 589 10
 1244 006c 0023     		movs	r3, #0
 1245              	.L62:
 590:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** }
 1246              		.loc 1 590 1
 1247 006e 1846     		mov	r0, r3
 1248 0070 1837     		adds	r7, r7, #24
 1249              	.LCFI84:
 1250              		.cfi_def_cfa_offset 8
 1251 0072 BD46     		mov	sp, r7
ARM GAS  /tmp/ccVS4Ape.s 			page 33


 1252              	.LCFI85:
 1253              		.cfi_def_cfa_register 13
 1254              		@ sp needed
 1255 0074 80BD     		pop	{r7, pc}
 1256              	.L66:
 1257 0076 00BF     		.align	2
 1258              	.L65:
 1259 0078 00000000 		.word	HAL_SDRAM_DMA_XferCpltCallback
 1260 007c 00000000 		.word	HAL_SDRAM_DMA_XferErrorCallback
 1261              		.cfi_endproc
 1262              	.LFE140:
 1264              		.section	.text.HAL_SDRAM_Write_DMA,"ax",%progbits
 1265              		.align	1
 1266              		.global	HAL_SDRAM_Write_DMA
 1267              		.syntax unified
 1268              		.thumb
 1269              		.thumb_func
 1270              		.fpu fpv4-sp-d16
 1272              	HAL_SDRAM_Write_DMA:
 1273              	.LFB141:
 591:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 592:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 593:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief  Writes a Words data buffer to SDRAM memory using DMA transfer.
 594:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
 595:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 596:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  pAddress Pointer to write start address
 597:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  pSrcBuffer Pointer to source buffer to write  
 598:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  BufferSize Size of the buffer to write to memory
 599:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @retval HAL status
 600:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 601:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_Write_DMA(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pS
 602:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** {
 1274              		.loc 1 602 1
 1275              		.cfi_startproc
 1276              		@ args = 0, pretend = 0, frame = 24
 1277              		@ frame_needed = 1, uses_anonymous_args = 0
 1278 0000 80B5     		push	{r7, lr}
 1279              	.LCFI86:
 1280              		.cfi_def_cfa_offset 8
 1281              		.cfi_offset 7, -8
 1282              		.cfi_offset 14, -4
 1283 0002 86B0     		sub	sp, sp, #24
 1284              	.LCFI87:
 1285              		.cfi_def_cfa_offset 32
 1286 0004 00AF     		add	r7, sp, #0
 1287              	.LCFI88:
 1288              		.cfi_def_cfa_register 7
 1289 0006 F860     		str	r0, [r7, #12]
 1290 0008 B960     		str	r1, [r7, #8]
 1291 000a 7A60     		str	r2, [r7, #4]
 1292 000c 3B60     		str	r3, [r7]
 603:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   uint32_t tmp = 0U;
 1293              		.loc 1 603 12
 1294 000e 0023     		movs	r3, #0
 1295 0010 7B61     		str	r3, [r7, #20]
 604:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 605:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Process Locked */
ARM GAS  /tmp/ccVS4Ape.s 			page 34


 606:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   __HAL_LOCK(hsdram);
 1296              		.loc 1 606 3
 1297 0012 FB68     		ldr	r3, [r7, #12]
 1298 0014 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1299 0018 012B     		cmp	r3, #1
 1300 001a 01D1     		bne	.L68
 1301              		.loc 1 606 3 is_stmt 0 discriminator 1
 1302 001c 0223     		movs	r3, #2
 1303 001e 29E0     		b	.L69
 1304              	.L68:
 1305              		.loc 1 606 3 discriminator 2
 1306 0020 FB68     		ldr	r3, [r7, #12]
 1307 0022 0122     		movs	r2, #1
 1308 0024 83F82D20 		strb	r2, [r3, #45]
 607:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 608:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Check the SDRAM controller state */  
 609:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   tmp = hsdram->State;
 1309              		.loc 1 609 15 is_stmt 1 discriminator 2
 1310 0028 FB68     		ldr	r3, [r7, #12]
 1311 002a 93F82C30 		ldrb	r3, [r3, #44]
 1312 002e DBB2     		uxtb	r3, r3
 1313              		.loc 1 609 7 discriminator 2
 1314 0030 7B61     		str	r3, [r7, #20]
 610:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 611:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   if(tmp == HAL_SDRAM_STATE_BUSY)
 1315              		.loc 1 611 5 discriminator 2
 1316 0032 7B69     		ldr	r3, [r7, #20]
 1317 0034 022B     		cmp	r3, #2
 1318 0036 01D1     		bne	.L70
 612:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 613:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     return HAL_BUSY;
 1319              		.loc 1 613 12
 1320 0038 0223     		movs	r3, #2
 1321 003a 1BE0     		b	.L69
 1322              	.L70:
 614:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 615:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   else if((tmp == HAL_SDRAM_STATE_PRECHARGED) || (tmp == HAL_SDRAM_STATE_WRITE_PROTECTED))
 1323              		.loc 1 615 10
 1324 003c 7B69     		ldr	r3, [r7, #20]
 1325 003e 052B     		cmp	r3, #5
 1326 0040 02D0     		beq	.L71
 1327              		.loc 1 615 47 discriminator 1
 1328 0042 7B69     		ldr	r3, [r7, #20]
 1329 0044 042B     		cmp	r3, #4
 1330 0046 01D1     		bne	.L72
 1331              	.L71:
 616:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 617:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     return  HAL_ERROR; 
 1332              		.loc 1 617 13
 1333 0048 0123     		movs	r3, #1
 1334 004a 13E0     		b	.L69
 1335              	.L72:
 618:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }  
 619:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 620:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Configure DMA user callbacks */
 621:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   hsdram->hdma->XferCpltCallback  = HAL_SDRAM_DMA_XferCpltCallback;
 1336              		.loc 1 621 9
ARM GAS  /tmp/ccVS4Ape.s 			page 35


 1337 004c FB68     		ldr	r3, [r7, #12]
 1338 004e 1B6B     		ldr	r3, [r3, #48]
 1339              		.loc 1 621 35
 1340 0050 0A4A     		ldr	r2, .L73
 1341 0052 DA63     		str	r2, [r3, #60]
 622:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   hsdram->hdma->XferErrorCallback = HAL_SDRAM_DMA_XferErrorCallback;
 1342              		.loc 1 622 9
 1343 0054 FB68     		ldr	r3, [r7, #12]
 1344 0056 1B6B     		ldr	r3, [r3, #48]
 1345              		.loc 1 622 35
 1346 0058 094A     		ldr	r2, .L73+4
 1347 005a DA64     		str	r2, [r3, #76]
 623:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 624:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Enable the DMA Stream */
 625:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   HAL_DMA_Start_IT(hsdram->hdma, (uint32_t)pSrcBuffer, (uint32_t)pAddress, (uint32_t)BufferSize);
 1348              		.loc 1 625 3
 1349 005c FB68     		ldr	r3, [r7, #12]
 1350 005e 186B     		ldr	r0, [r3, #48]
 1351 0060 7968     		ldr	r1, [r7, #4]
 1352 0062 BA68     		ldr	r2, [r7, #8]
 1353 0064 3B68     		ldr	r3, [r7]
 1354 0066 FFF7FEFF 		bl	HAL_DMA_Start_IT
 626:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 627:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Process Unlocked */
 628:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   __HAL_UNLOCK(hsdram);
 1355              		.loc 1 628 3
 1356 006a FB68     		ldr	r3, [r7, #12]
 1357 006c 0022     		movs	r2, #0
 1358 006e 83F82D20 		strb	r2, [r3, #45]
 629:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 630:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   return HAL_OK;
 1359              		.loc 1 630 10
 1360 0072 0023     		movs	r3, #0
 1361              	.L69:
 631:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** }
 1362              		.loc 1 631 1
 1363 0074 1846     		mov	r0, r3
 1364 0076 1837     		adds	r7, r7, #24
 1365              	.LCFI89:
 1366              		.cfi_def_cfa_offset 8
 1367 0078 BD46     		mov	sp, r7
 1368              	.LCFI90:
 1369              		.cfi_def_cfa_register 13
 1370              		@ sp needed
 1371 007a 80BD     		pop	{r7, pc}
 1372              	.L74:
 1373              		.align	2
 1374              	.L73:
 1375 007c 00000000 		.word	HAL_SDRAM_DMA_XferCpltCallback
 1376 0080 00000000 		.word	HAL_SDRAM_DMA_XferErrorCallback
 1377              		.cfi_endproc
 1378              	.LFE141:
 1380              		.section	.text.HAL_SDRAM_WriteProtection_Enable,"ax",%progbits
 1381              		.align	1
 1382              		.global	HAL_SDRAM_WriteProtection_Enable
 1383              		.syntax unified
 1384              		.thumb
ARM GAS  /tmp/ccVS4Ape.s 			page 36


 1385              		.thumb_func
 1386              		.fpu fpv4-sp-d16
 1388              	HAL_SDRAM_WriteProtection_Enable:
 1389              	.LFB142:
 632:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 633:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @}
 634:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 635:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 636:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /** @defgroup SDRAM_Exported_Functions_Group3 Control functions 
 637:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****  *  @brief   management functions 
 638:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****  *
 639:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** @verbatim   
 640:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   ==============================================================================
 641:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****                          ##### SDRAM Control functions #####
 642:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   ==============================================================================  
 643:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   [..]
 644:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     This subsection provides a set of functions allowing to control dynamically
 645:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     the SDRAM interface.
 646:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 647:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** @endverbatim
 648:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @{
 649:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 650:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 651:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 652:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief  Enables dynamically SDRAM write protection.
 653:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
 654:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 655:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @retval HAL status
 656:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 657:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_WriteProtection_Enable(SDRAM_HandleTypeDef *hsdram)
 658:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** { 
 1390              		.loc 1 658 1
 1391              		.cfi_startproc
 1392              		@ args = 0, pretend = 0, frame = 8
 1393              		@ frame_needed = 1, uses_anonymous_args = 0
 1394 0000 80B5     		push	{r7, lr}
 1395              	.LCFI91:
 1396              		.cfi_def_cfa_offset 8
 1397              		.cfi_offset 7, -8
 1398              		.cfi_offset 14, -4
 1399 0002 82B0     		sub	sp, sp, #8
 1400              	.LCFI92:
 1401              		.cfi_def_cfa_offset 16
 1402 0004 00AF     		add	r7, sp, #0
 1403              	.LCFI93:
 1404              		.cfi_def_cfa_register 7
 1405 0006 7860     		str	r0, [r7, #4]
 659:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Check the SDRAM controller state */ 
 660:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 1406              		.loc 1 660 12
 1407 0008 7B68     		ldr	r3, [r7, #4]
 1408 000a 93F82C30 		ldrb	r3, [r3, #44]
 1409 000e DBB2     		uxtb	r3, r3
 1410              		.loc 1 660 5
 1411 0010 022B     		cmp	r3, #2
 1412 0012 01D1     		bne	.L76
 661:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
ARM GAS  /tmp/ccVS4Ape.s 			page 37


 662:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     return HAL_BUSY;
 1413              		.loc 1 662 12
 1414 0014 0223     		movs	r3, #2
 1415 0016 10E0     		b	.L77
 1416              	.L76:
 663:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 664:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 665:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Update the SDRAM state */
 666:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_BUSY;
 1417              		.loc 1 666 17
 1418 0018 7B68     		ldr	r3, [r7, #4]
 1419 001a 0222     		movs	r2, #2
 1420 001c 83F82C20 		strb	r2, [r3, #44]
 667:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 668:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Enable write protection */
 669:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   FMC_SDRAM_WriteProtection_Enable(hsdram->Instance, hsdram->Init.SDBank);
 1421              		.loc 1 669 3
 1422 0020 7B68     		ldr	r3, [r7, #4]
 1423 0022 1A68     		ldr	r2, [r3]
 1424 0024 7B68     		ldr	r3, [r7, #4]
 1425 0026 5B68     		ldr	r3, [r3, #4]
 1426 0028 1946     		mov	r1, r3
 1427 002a 1046     		mov	r0, r2
 1428 002c FFF7FEFF 		bl	FMC_SDRAM_WriteProtection_Enable
 670:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 671:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Update the SDRAM state */
 672:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_WRITE_PROTECTED;
 1429              		.loc 1 672 17
 1430 0030 7B68     		ldr	r3, [r7, #4]
 1431 0032 0422     		movs	r2, #4
 1432 0034 83F82C20 		strb	r2, [r3, #44]
 673:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 674:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   return HAL_OK;  
 1433              		.loc 1 674 10
 1434 0038 0023     		movs	r3, #0
 1435              	.L77:
 675:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** }
 1436              		.loc 1 675 1
 1437 003a 1846     		mov	r0, r3
 1438 003c 0837     		adds	r7, r7, #8
 1439              	.LCFI94:
 1440              		.cfi_def_cfa_offset 8
 1441 003e BD46     		mov	sp, r7
 1442              	.LCFI95:
 1443              		.cfi_def_cfa_register 13
 1444              		@ sp needed
 1445 0040 80BD     		pop	{r7, pc}
 1446              		.cfi_endproc
 1447              	.LFE142:
 1449              		.section	.text.HAL_SDRAM_WriteProtection_Disable,"ax",%progbits
 1450              		.align	1
 1451              		.global	HAL_SDRAM_WriteProtection_Disable
 1452              		.syntax unified
 1453              		.thumb
 1454              		.thumb_func
 1455              		.fpu fpv4-sp-d16
 1457              	HAL_SDRAM_WriteProtection_Disable:
ARM GAS  /tmp/ccVS4Ape.s 			page 38


 1458              	.LFB143:
 676:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 677:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 678:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief  Disables dynamically SDRAM write protection.
 679:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
 680:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 681:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @retval HAL status
 682:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 683:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_WriteProtection_Disable(SDRAM_HandleTypeDef *hsdram)
 684:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** {
 1459              		.loc 1 684 1
 1460              		.cfi_startproc
 1461              		@ args = 0, pretend = 0, frame = 8
 1462              		@ frame_needed = 1, uses_anonymous_args = 0
 1463 0000 80B5     		push	{r7, lr}
 1464              	.LCFI96:
 1465              		.cfi_def_cfa_offset 8
 1466              		.cfi_offset 7, -8
 1467              		.cfi_offset 14, -4
 1468 0002 82B0     		sub	sp, sp, #8
 1469              	.LCFI97:
 1470              		.cfi_def_cfa_offset 16
 1471 0004 00AF     		add	r7, sp, #0
 1472              	.LCFI98:
 1473              		.cfi_def_cfa_register 7
 1474 0006 7860     		str	r0, [r7, #4]
 685:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Check the SDRAM controller state */
 686:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 1475              		.loc 1 686 12
 1476 0008 7B68     		ldr	r3, [r7, #4]
 1477 000a 93F82C30 		ldrb	r3, [r3, #44]
 1478 000e DBB2     		uxtb	r3, r3
 1479              		.loc 1 686 5
 1480 0010 022B     		cmp	r3, #2
 1481 0012 01D1     		bne	.L79
 687:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 688:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     return HAL_BUSY;
 1482              		.loc 1 688 12
 1483 0014 0223     		movs	r3, #2
 1484 0016 10E0     		b	.L80
 1485              	.L79:
 689:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 690:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 691:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Update the SDRAM state */
 692:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_BUSY;
 1486              		.loc 1 692 17
 1487 0018 7B68     		ldr	r3, [r7, #4]
 1488 001a 0222     		movs	r2, #2
 1489 001c 83F82C20 		strb	r2, [r3, #44]
 693:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 694:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Disable write protection */
 695:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   FMC_SDRAM_WriteProtection_Disable(hsdram->Instance, hsdram->Init.SDBank);
 1490              		.loc 1 695 3
 1491 0020 7B68     		ldr	r3, [r7, #4]
 1492 0022 1A68     		ldr	r2, [r3]
 1493 0024 7B68     		ldr	r3, [r7, #4]
 1494 0026 5B68     		ldr	r3, [r3, #4]
ARM GAS  /tmp/ccVS4Ape.s 			page 39


 1495 0028 1946     		mov	r1, r3
 1496 002a 1046     		mov	r0, r2
 1497 002c FFF7FEFF 		bl	FMC_SDRAM_WriteProtection_Disable
 696:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 697:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Update the SDRAM state */
 698:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_READY;
 1498              		.loc 1 698 17
 1499 0030 7B68     		ldr	r3, [r7, #4]
 1500 0032 0122     		movs	r2, #1
 1501 0034 83F82C20 		strb	r2, [r3, #44]
 699:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 700:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   return HAL_OK;
 1502              		.loc 1 700 10
 1503 0038 0023     		movs	r3, #0
 1504              	.L80:
 701:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** }
 1505              		.loc 1 701 1
 1506 003a 1846     		mov	r0, r3
 1507 003c 0837     		adds	r7, r7, #8
 1508              	.LCFI99:
 1509              		.cfi_def_cfa_offset 8
 1510 003e BD46     		mov	sp, r7
 1511              	.LCFI100:
 1512              		.cfi_def_cfa_register 13
 1513              		@ sp needed
 1514 0040 80BD     		pop	{r7, pc}
 1515              		.cfi_endproc
 1516              	.LFE143:
 1518              		.section	.text.HAL_SDRAM_SendCommand,"ax",%progbits
 1519              		.align	1
 1520              		.global	HAL_SDRAM_SendCommand
 1521              		.syntax unified
 1522              		.thumb
 1523              		.thumb_func
 1524              		.fpu fpv4-sp-d16
 1526              	HAL_SDRAM_SendCommand:
 1527              	.LFB144:
 702:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 703:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 704:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief  Sends Command to the SDRAM bank.
 705:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
 706:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 707:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  Command SDRAM command structure
 708:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  Timeout Timeout duration
 709:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @retval HAL status
 710:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */  
 711:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Comm
 712:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** {
 1528              		.loc 1 712 1
 1529              		.cfi_startproc
 1530              		@ args = 0, pretend = 0, frame = 16
 1531              		@ frame_needed = 1, uses_anonymous_args = 0
 1532 0000 80B5     		push	{r7, lr}
 1533              	.LCFI101:
 1534              		.cfi_def_cfa_offset 8
 1535              		.cfi_offset 7, -8
 1536              		.cfi_offset 14, -4
ARM GAS  /tmp/ccVS4Ape.s 			page 40


 1537 0002 84B0     		sub	sp, sp, #16
 1538              	.LCFI102:
 1539              		.cfi_def_cfa_offset 24
 1540 0004 00AF     		add	r7, sp, #0
 1541              	.LCFI103:
 1542              		.cfi_def_cfa_register 7
 1543 0006 F860     		str	r0, [r7, #12]
 1544 0008 B960     		str	r1, [r7, #8]
 1545 000a 7A60     		str	r2, [r7, #4]
 713:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Check the SDRAM controller state */
 714:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 1546              		.loc 1 714 12
 1547 000c FB68     		ldr	r3, [r7, #12]
 1548 000e 93F82C30 		ldrb	r3, [r3, #44]
 1549 0012 DBB2     		uxtb	r3, r3
 1550              		.loc 1 714 5
 1551 0014 022B     		cmp	r3, #2
 1552 0016 01D1     		bne	.L82
 715:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 716:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     return HAL_BUSY;
 1553              		.loc 1 716 12
 1554 0018 0223     		movs	r3, #2
 1555 001a 18E0     		b	.L83
 1556              	.L82:
 717:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 718:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 719:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Update the SDRAM state */
 720:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_BUSY;
 1557              		.loc 1 720 17
 1558 001c FB68     		ldr	r3, [r7, #12]
 1559 001e 0222     		movs	r2, #2
 1560 0020 83F82C20 		strb	r2, [r3, #44]
 721:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 722:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Send SDRAM command */
 723:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 1561              		.loc 1 723 3
 1562 0024 FB68     		ldr	r3, [r7, #12]
 1563 0026 1B68     		ldr	r3, [r3]
 1564 0028 7A68     		ldr	r2, [r7, #4]
 1565 002a B968     		ldr	r1, [r7, #8]
 1566 002c 1846     		mov	r0, r3
 1567 002e FFF7FEFF 		bl	FMC_SDRAM_SendCommand
 724:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 725:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Update the SDRAM controller state */
 726:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 1568              		.loc 1 726 13
 1569 0032 BB68     		ldr	r3, [r7, #8]
 1570 0034 1B68     		ldr	r3, [r3]
 1571              		.loc 1 726 5
 1572 0036 022B     		cmp	r3, #2
 1573 0038 04D1     		bne	.L84
 727:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 728:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 1574              		.loc 1 728 19
 1575 003a FB68     		ldr	r3, [r7, #12]
 1576 003c 0522     		movs	r2, #5
 1577 003e 83F82C20 		strb	r2, [r3, #44]
ARM GAS  /tmp/ccVS4Ape.s 			page 41


 1578 0042 03E0     		b	.L85
 1579              	.L84:
 729:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 730:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   else
 731:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 732:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     hsdram->State = HAL_SDRAM_STATE_READY;
 1580              		.loc 1 732 19
 1581 0044 FB68     		ldr	r3, [r7, #12]
 1582 0046 0122     		movs	r2, #1
 1583 0048 83F82C20 		strb	r2, [r3, #44]
 1584              	.L85:
 733:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   }
 734:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 735:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   return HAL_OK;  
 1585              		.loc 1 735 10
 1586 004c 0023     		movs	r3, #0
 1587              	.L83:
 736:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** }
 1588              		.loc 1 736 1
 1589 004e 1846     		mov	r0, r3
 1590 0050 1037     		adds	r7, r7, #16
 1591              	.LCFI104:
 1592              		.cfi_def_cfa_offset 8
 1593 0052 BD46     		mov	sp, r7
 1594              	.LCFI105:
 1595              		.cfi_def_cfa_register 13
 1596              		@ sp needed
 1597 0054 80BD     		pop	{r7, pc}
 1598              		.cfi_endproc
 1599              	.LFE144:
 1601              		.section	.text.HAL_SDRAM_ProgramRefreshRate,"ax",%progbits
 1602              		.align	1
 1603              		.global	HAL_SDRAM_ProgramRefreshRate
 1604              		.syntax unified
 1605              		.thumb
 1606              		.thumb_func
 1607              		.fpu fpv4-sp-d16
 1609              	HAL_SDRAM_ProgramRefreshRate:
 1610              	.LFB145:
 737:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 738:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 739:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief  Programs the SDRAM Memory Refresh rate.
 740:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
 741:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *                the configuration information for SDRAM module.  
 742:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  RefreshRate The SDRAM refresh rate value       
 743:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @retval HAL status
 744:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 745:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
 746:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** {
 1611              		.loc 1 746 1
 1612              		.cfi_startproc
 1613              		@ args = 0, pretend = 0, frame = 8
 1614              		@ frame_needed = 1, uses_anonymous_args = 0
 1615 0000 80B5     		push	{r7, lr}
 1616              	.LCFI106:
 1617              		.cfi_def_cfa_offset 8
 1618              		.cfi_offset 7, -8
ARM GAS  /tmp/ccVS4Ape.s 			page 42


 1619              		.cfi_offset 14, -4
 1620 0002 82B0     		sub	sp, sp, #8
 1621              	.LCFI107:
 1622              		.cfi_def_cfa_offset 16
 1623 0004 00AF     		add	r7, sp, #0
 1624              	.LCFI108:
 1625              		.cfi_def_cfa_register 7
 1626 0006 7860     		str	r0, [r7, #4]
 1627 0008 3960     		str	r1, [r7]
 747:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Check the SDRAM controller state */
 748:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 1628              		.loc 1 748 12
 1629 000a 7B68     		ldr	r3, [r7, #4]
 1630 000c 93F82C30 		ldrb	r3, [r3, #44]
 1631 0010 DBB2     		uxtb	r3, r3
 1632              		.loc 1 748 5
 1633 0012 022B     		cmp	r3, #2
 1634 0014 01D1     		bne	.L87
 749:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 750:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     return HAL_BUSY;
 1635              		.loc 1 750 12
 1636 0016 0223     		movs	r3, #2
 1637 0018 0EE0     		b	.L88
 1638              	.L87:
 751:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   } 
 752:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 753:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Update the SDRAM state */
 754:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_BUSY;
 1639              		.loc 1 754 17
 1640 001a 7B68     		ldr	r3, [r7, #4]
 1641 001c 0222     		movs	r2, #2
 1642 001e 83F82C20 		strb	r2, [r3, #44]
 755:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 756:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Program the refresh rate */
 757:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 1643              		.loc 1 757 3
 1644 0022 7B68     		ldr	r3, [r7, #4]
 1645 0024 1B68     		ldr	r3, [r3]
 1646 0026 3968     		ldr	r1, [r7]
 1647 0028 1846     		mov	r0, r3
 1648 002a FFF7FEFF 		bl	FMC_SDRAM_ProgramRefreshRate
 758:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 759:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Update the SDRAM state */
 760:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_READY;
 1649              		.loc 1 760 17
 1650 002e 7B68     		ldr	r3, [r7, #4]
 1651 0030 0122     		movs	r2, #1
 1652 0032 83F82C20 		strb	r2, [r3, #44]
 761:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 762:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   return HAL_OK;   
 1653              		.loc 1 762 10
 1654 0036 0023     		movs	r3, #0
 1655              	.L88:
 763:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** }
 1656              		.loc 1 763 1
 1657 0038 1846     		mov	r0, r3
 1658 003a 0837     		adds	r7, r7, #8
ARM GAS  /tmp/ccVS4Ape.s 			page 43


 1659              	.LCFI109:
 1660              		.cfi_def_cfa_offset 8
 1661 003c BD46     		mov	sp, r7
 1662              	.LCFI110:
 1663              		.cfi_def_cfa_register 13
 1664              		@ sp needed
 1665 003e 80BD     		pop	{r7, pc}
 1666              		.cfi_endproc
 1667              	.LFE145:
 1669              		.section	.text.HAL_SDRAM_SetAutoRefreshNumber,"ax",%progbits
 1670              		.align	1
 1671              		.global	HAL_SDRAM_SetAutoRefreshNumber
 1672              		.syntax unified
 1673              		.thumb
 1674              		.thumb_func
 1675              		.fpu fpv4-sp-d16
 1677              	HAL_SDRAM_SetAutoRefreshNumber:
 1678              	.LFB146:
 764:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 765:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 766:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief  Sets the Number of consecutive SDRAM Memory auto Refresh commands.
 767:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
 768:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *                the configuration information for SDRAM module.  
 769:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  AutoRefreshNumber The SDRAM auto Refresh number       
 770:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @retval HAL status
 771:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 772:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** HAL_StatusTypeDef HAL_SDRAM_SetAutoRefreshNumber(SDRAM_HandleTypeDef *hsdram, uint32_t AutoRefreshN
 773:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** {
 1679              		.loc 1 773 1
 1680              		.cfi_startproc
 1681              		@ args = 0, pretend = 0, frame = 8
 1682              		@ frame_needed = 1, uses_anonymous_args = 0
 1683 0000 80B5     		push	{r7, lr}
 1684              	.LCFI111:
 1685              		.cfi_def_cfa_offset 8
 1686              		.cfi_offset 7, -8
 1687              		.cfi_offset 14, -4
 1688 0002 82B0     		sub	sp, sp, #8
 1689              	.LCFI112:
 1690              		.cfi_def_cfa_offset 16
 1691 0004 00AF     		add	r7, sp, #0
 1692              	.LCFI113:
 1693              		.cfi_def_cfa_register 7
 1694 0006 7860     		str	r0, [r7, #4]
 1695 0008 3960     		str	r1, [r7]
 774:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Check the SDRAM controller state */
 775:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 1696              		.loc 1 775 12
 1697 000a 7B68     		ldr	r3, [r7, #4]
 1698 000c 93F82C30 		ldrb	r3, [r3, #44]
 1699 0010 DBB2     		uxtb	r3, r3
 1700              		.loc 1 775 5
 1701 0012 022B     		cmp	r3, #2
 1702 0014 01D1     		bne	.L90
 776:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   {
 777:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     return HAL_BUSY;
 1703              		.loc 1 777 12
ARM GAS  /tmp/ccVS4Ape.s 			page 44


 1704 0016 0223     		movs	r3, #2
 1705 0018 0EE0     		b	.L91
 1706              	.L90:
 778:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   } 
 779:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 780:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Update the SDRAM state */
 781:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_BUSY;
 1707              		.loc 1 781 17
 1708 001a 7B68     		ldr	r3, [r7, #4]
 1709 001c 0222     		movs	r2, #2
 1710 001e 83F82C20 		strb	r2, [r3, #44]
 782:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 783:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Set the Auto-Refresh number */
 784:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   FMC_SDRAM_SetAutoRefreshNumber(hsdram->Instance ,AutoRefreshNumber);
 1711              		.loc 1 784 3
 1712 0022 7B68     		ldr	r3, [r7, #4]
 1713 0024 1B68     		ldr	r3, [r3]
 1714 0026 3968     		ldr	r1, [r7]
 1715 0028 1846     		mov	r0, r3
 1716 002a FFF7FEFF 		bl	FMC_SDRAM_SetAutoRefreshNumber
 785:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 786:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Update the SDRAM state */
 787:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   hsdram->State = HAL_SDRAM_STATE_READY;
 1717              		.loc 1 787 17
 1718 002e 7B68     		ldr	r3, [r7, #4]
 1719 0030 0122     		movs	r2, #1
 1720 0032 83F82C20 		strb	r2, [r3, #44]
 788:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 789:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   return HAL_OK;
 1721              		.loc 1 789 10
 1722 0036 0023     		movs	r3, #0
 1723              	.L91:
 790:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** }
 1724              		.loc 1 790 1
 1725 0038 1846     		mov	r0, r3
 1726 003a 0837     		adds	r7, r7, #8
 1727              	.LCFI114:
 1728              		.cfi_def_cfa_offset 8
 1729 003c BD46     		mov	sp, r7
 1730              	.LCFI115:
 1731              		.cfi_def_cfa_register 13
 1732              		@ sp needed
 1733 003e 80BD     		pop	{r7, pc}
 1734              		.cfi_endproc
 1735              	.LFE146:
 1737              		.section	.text.HAL_SDRAM_GetModeStatus,"ax",%progbits
 1738              		.align	1
 1739              		.global	HAL_SDRAM_GetModeStatus
 1740              		.syntax unified
 1741              		.thumb
 1742              		.thumb_func
 1743              		.fpu fpv4-sp-d16
 1745              	HAL_SDRAM_GetModeStatus:
 1746              	.LFB147:
 791:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 792:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 793:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief  Returns the SDRAM memory current mode.
ARM GAS  /tmp/ccVS4Ape.s 			page 45


 794:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
 795:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 796:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @retval The SDRAM memory mode.        
 797:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 798:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** uint32_t HAL_SDRAM_GetModeStatus(SDRAM_HandleTypeDef *hsdram)
 799:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** {
 1747              		.loc 1 799 1
 1748              		.cfi_startproc
 1749              		@ args = 0, pretend = 0, frame = 8
 1750              		@ frame_needed = 1, uses_anonymous_args = 0
 1751 0000 80B5     		push	{r7, lr}
 1752              	.LCFI116:
 1753              		.cfi_def_cfa_offset 8
 1754              		.cfi_offset 7, -8
 1755              		.cfi_offset 14, -4
 1756 0002 82B0     		sub	sp, sp, #8
 1757              	.LCFI117:
 1758              		.cfi_def_cfa_offset 16
 1759 0004 00AF     		add	r7, sp, #0
 1760              	.LCFI118:
 1761              		.cfi_def_cfa_register 7
 1762 0006 7860     		str	r0, [r7, #4]
 800:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   /* Return the SDRAM memory current mode */
 801:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   return(FMC_SDRAM_GetModeStatus(hsdram->Instance, hsdram->Init.SDBank));
 1763              		.loc 1 801 10
 1764 0008 7B68     		ldr	r3, [r7, #4]
 1765 000a 1A68     		ldr	r2, [r3]
 1766 000c 7B68     		ldr	r3, [r7, #4]
 1767 000e 5B68     		ldr	r3, [r3, #4]
 1768 0010 1946     		mov	r1, r3
 1769 0012 1046     		mov	r0, r2
 1770 0014 FFF7FEFF 		bl	FMC_SDRAM_GetModeStatus
 1771 0018 0346     		mov	r3, r0
 802:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** }
 1772              		.loc 1 802 1
 1773 001a 1846     		mov	r0, r3
 1774 001c 0837     		adds	r7, r7, #8
 1775              	.LCFI119:
 1776              		.cfi_def_cfa_offset 8
 1777 001e BD46     		mov	sp, r7
 1778              	.LCFI120:
 1779              		.cfi_def_cfa_register 13
 1780              		@ sp needed
 1781 0020 80BD     		pop	{r7, pc}
 1782              		.cfi_endproc
 1783              	.LFE147:
 1785              		.section	.text.HAL_SDRAM_GetState,"ax",%progbits
 1786              		.align	1
 1787              		.global	HAL_SDRAM_GetState
 1788              		.syntax unified
 1789              		.thumb
 1790              		.thumb_func
 1791              		.fpu fpv4-sp-d16
 1793              	HAL_SDRAM_GetState:
 1794              	.LFB148:
 803:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 804:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
ARM GAS  /tmp/ccVS4Ape.s 			page 46


 805:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @}
 806:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 807:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   
 808:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /** @defgroup SDRAM_Exported_Functions_Group4 State functions 
 809:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****  *  @brief   Peripheral State functions 
 810:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****  *
 811:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** @verbatim   
 812:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   ==============================================================================
 813:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****                       ##### SDRAM State functions #####
 814:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   ==============================================================================  
 815:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   [..]
 816:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     This subsection permits to get in run-time the status of the SDRAM controller 
 817:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****     and the data flow.
 818:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 819:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** @endverbatim
 820:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @{
 821:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 822:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** 
 823:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** /**
 824:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @brief  Returns the SDRAM state.
 825:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
 826:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   *                the configuration information for SDRAM module.
 827:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   * @retval HAL state
 828:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   */
 829:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** HAL_SDRAM_StateTypeDef HAL_SDRAM_GetState(SDRAM_HandleTypeDef *hsdram)
 830:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** {
 1795              		.loc 1 830 1
 1796              		.cfi_startproc
 1797              		@ args = 0, pretend = 0, frame = 8
 1798              		@ frame_needed = 1, uses_anonymous_args = 0
 1799              		@ link register save eliminated.
 1800 0000 80B4     		push	{r7}
 1801              	.LCFI121:
 1802              		.cfi_def_cfa_offset 4
 1803              		.cfi_offset 7, -4
 1804 0002 83B0     		sub	sp, sp, #12
 1805              	.LCFI122:
 1806              		.cfi_def_cfa_offset 16
 1807 0004 00AF     		add	r7, sp, #0
 1808              	.LCFI123:
 1809              		.cfi_def_cfa_register 7
 1810 0006 7860     		str	r0, [r7, #4]
 831:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c ****   return hsdram->State;
 1811              		.loc 1 831 16
 1812 0008 7B68     		ldr	r3, [r7, #4]
 1813 000a 93F82C30 		ldrb	r3, [r3, #44]
 1814 000e DBB2     		uxtb	r3, r3
 832:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_sdram.c **** }
 1815              		.loc 1 832 1
 1816 0010 1846     		mov	r0, r3
 1817 0012 0C37     		adds	r7, r7, #12
 1818              	.LCFI124:
 1819              		.cfi_def_cfa_offset 4
 1820 0014 BD46     		mov	sp, r7
 1821              	.LCFI125:
 1822              		.cfi_def_cfa_register 13
 1823              		@ sp needed
ARM GAS  /tmp/ccVS4Ape.s 			page 47


 1824 0016 5DF8047B 		ldr	r7, [sp], #4
 1825              	.LCFI126:
 1826              		.cfi_restore 7
 1827              		.cfi_def_cfa_offset 0
 1828 001a 7047     		bx	lr
 1829              		.cfi_endproc
 1830              	.LFE148:
 1832              		.text
 1833              	.Letext0:
 1834              		.file 2 "/home/hao/Documents/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 1835              		.file 3 "/home/hao/Documents/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 1836              		.file 4 "./Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 1837              		.file 5 "./Libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1838              		.file 6 "./Libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1839              		.file 7 "./Libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_fmc.h"
 1840              		.file 8 "./Libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sdram.h"
ARM GAS  /tmp/ccVS4Ape.s 			page 48


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_sdram.c
     /tmp/ccVS4Ape.s:18     .text.HAL_SDRAM_Init:0000000000000000 $t
     /tmp/ccVS4Ape.s:26     .text.HAL_SDRAM_Init:0000000000000000 HAL_SDRAM_Init
     /tmp/ccVS4Ape.s:177    .text.HAL_SDRAM_MspInit:0000000000000000 HAL_SDRAM_MspInit
     /tmp/ccVS4Ape.s:110    .text.HAL_SDRAM_DeInit:0000000000000000 $t
     /tmp/ccVS4Ape.s:117    .text.HAL_SDRAM_DeInit:0000000000000000 HAL_SDRAM_DeInit
     /tmp/ccVS4Ape.s:220    .text.HAL_SDRAM_MspDeInit:0000000000000000 HAL_SDRAM_MspDeInit
     /tmp/ccVS4Ape.s:170    .text.HAL_SDRAM_MspInit:0000000000000000 $t
     /tmp/ccVS4Ape.s:213    .text.HAL_SDRAM_MspDeInit:0000000000000000 $t
     /tmp/ccVS4Ape.s:256    .text.HAL_SDRAM_IRQHandler:0000000000000000 $t
     /tmp/ccVS4Ape.s:263    .text.HAL_SDRAM_IRQHandler:0000000000000000 HAL_SDRAM_IRQHandler
     /tmp/ccVS4Ape.s:322    .text.HAL_SDRAM_RefreshErrorCallback:0000000000000000 HAL_SDRAM_RefreshErrorCallback
     /tmp/ccVS4Ape.s:315    .text.HAL_SDRAM_RefreshErrorCallback:0000000000000000 $t
     /tmp/ccVS4Ape.s:358    .text.HAL_SDRAM_DMA_XferCpltCallback:0000000000000000 $t
     /tmp/ccVS4Ape.s:365    .text.HAL_SDRAM_DMA_XferCpltCallback:0000000000000000 HAL_SDRAM_DMA_XferCpltCallback
     /tmp/ccVS4Ape.s:401    .text.HAL_SDRAM_DMA_XferErrorCallback:0000000000000000 $t
     /tmp/ccVS4Ape.s:408    .text.HAL_SDRAM_DMA_XferErrorCallback:0000000000000000 HAL_SDRAM_DMA_XferErrorCallback
     /tmp/ccVS4Ape.s:444    .text.HAL_SDRAM_Read_8b:0000000000000000 $t
     /tmp/ccVS4Ape.s:451    .text.HAL_SDRAM_Read_8b:0000000000000000 HAL_SDRAM_Read_8b
     /tmp/ccVS4Ape.s:559    .text.HAL_SDRAM_Write_8b:0000000000000000 $t
     /tmp/ccVS4Ape.s:566    .text.HAL_SDRAM_Write_8b:0000000000000000 HAL_SDRAM_Write_8b
     /tmp/ccVS4Ape.s:681    .text.HAL_SDRAM_Read_16b:0000000000000000 $t
     /tmp/ccVS4Ape.s:688    .text.HAL_SDRAM_Read_16b:0000000000000000 HAL_SDRAM_Read_16b
     /tmp/ccVS4Ape.s:796    .text.HAL_SDRAM_Write_16b:0000000000000000 $t
     /tmp/ccVS4Ape.s:803    .text.HAL_SDRAM_Write_16b:0000000000000000 HAL_SDRAM_Write_16b
     /tmp/ccVS4Ape.s:918    .text.HAL_SDRAM_Read_32b:0000000000000000 $t
     /tmp/ccVS4Ape.s:925    .text.HAL_SDRAM_Read_32b:0000000000000000 HAL_SDRAM_Read_32b
     /tmp/ccVS4Ape.s:1032   .text.HAL_SDRAM_Write_32b:0000000000000000 $t
     /tmp/ccVS4Ape.s:1039   .text.HAL_SDRAM_Write_32b:0000000000000000 HAL_SDRAM_Write_32b
     /tmp/ccVS4Ape.s:1154   .text.HAL_SDRAM_Read_DMA:0000000000000000 $t
     /tmp/ccVS4Ape.s:1161   .text.HAL_SDRAM_Read_DMA:0000000000000000 HAL_SDRAM_Read_DMA
     /tmp/ccVS4Ape.s:1259   .text.HAL_SDRAM_Read_DMA:0000000000000078 $d
     /tmp/ccVS4Ape.s:1265   .text.HAL_SDRAM_Write_DMA:0000000000000000 $t
     /tmp/ccVS4Ape.s:1272   .text.HAL_SDRAM_Write_DMA:0000000000000000 HAL_SDRAM_Write_DMA
     /tmp/ccVS4Ape.s:1375   .text.HAL_SDRAM_Write_DMA:000000000000007c $d
     /tmp/ccVS4Ape.s:1381   .text.HAL_SDRAM_WriteProtection_Enable:0000000000000000 $t
     /tmp/ccVS4Ape.s:1388   .text.HAL_SDRAM_WriteProtection_Enable:0000000000000000 HAL_SDRAM_WriteProtection_Enable
     /tmp/ccVS4Ape.s:1450   .text.HAL_SDRAM_WriteProtection_Disable:0000000000000000 $t
     /tmp/ccVS4Ape.s:1457   .text.HAL_SDRAM_WriteProtection_Disable:0000000000000000 HAL_SDRAM_WriteProtection_Disable
     /tmp/ccVS4Ape.s:1519   .text.HAL_SDRAM_SendCommand:0000000000000000 $t
     /tmp/ccVS4Ape.s:1526   .text.HAL_SDRAM_SendCommand:0000000000000000 HAL_SDRAM_SendCommand
     /tmp/ccVS4Ape.s:1602   .text.HAL_SDRAM_ProgramRefreshRate:0000000000000000 $t
     /tmp/ccVS4Ape.s:1609   .text.HAL_SDRAM_ProgramRefreshRate:0000000000000000 HAL_SDRAM_ProgramRefreshRate
     /tmp/ccVS4Ape.s:1670   .text.HAL_SDRAM_SetAutoRefreshNumber:0000000000000000 $t
     /tmp/ccVS4Ape.s:1677   .text.HAL_SDRAM_SetAutoRefreshNumber:0000000000000000 HAL_SDRAM_SetAutoRefreshNumber
     /tmp/ccVS4Ape.s:1738   .text.HAL_SDRAM_GetModeStatus:0000000000000000 $t
     /tmp/ccVS4Ape.s:1745   .text.HAL_SDRAM_GetModeStatus:0000000000000000 HAL_SDRAM_GetModeStatus
     /tmp/ccVS4Ape.s:1786   .text.HAL_SDRAM_GetState:0000000000000000 $t
     /tmp/ccVS4Ape.s:1793   .text.HAL_SDRAM_GetState:0000000000000000 HAL_SDRAM_GetState

UNDEFINED SYMBOLS
FMC_SDRAM_Init
FMC_SDRAM_Timing_Init
FMC_SDRAM_DeInit
HAL_DMA_Start_IT
FMC_SDRAM_WriteProtection_Enable
ARM GAS  /tmp/ccVS4Ape.s 			page 49


FMC_SDRAM_WriteProtection_Disable
FMC_SDRAM_SendCommand
FMC_SDRAM_ProgramRefreshRate
FMC_SDRAM_SetAutoRefreshNumber
FMC_SDRAM_GetModeStatus
