
*** Running vivado
    with args -log design_1_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_top_0_0.tcl -notrace
Command: synth_design -top design_1_top_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20996 
WARNING: [Synth 8-1935] empty port in module declaration [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/add1.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 384.297 ; gain = 112.027
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_0_0' [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top' [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/top.v:23]
INFO: [Synth 8-638] synthesizing module 'frequence_divider' [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/frenquence_divider.v:23]
INFO: [Synth 8-256] done synthesizing module 'frequence_divider' (1#1) [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/frenquence_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'calculate_error' [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/calculate_error.v:23]
INFO: [Synth 8-256] done synthesizing module 'calculate_error' (2#1) [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/calculate_error.v:23]
INFO: [Synth 8-638] synthesizing module 'error_register' [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/error_register.v:23]
INFO: [Synth 8-256] done synthesizing module 'error_register' (3#1) [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/error_register.v:23]
INFO: [Synth 8-638] synthesizing module 'calculate2_rol' [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/calculate2_rol.v:23]
INFO: [Synth 8-256] done synthesizing module 'calculate2_rol' (4#1) [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/calculate2_rol.v:23]
INFO: [Synth 8-638] synthesizing module 'calculate2_pit' [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/calculate2_pit.v:1]
INFO: [Synth 8-256] done synthesizing module 'calculate2_pit' (5#1) [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/calculate2_pit.v:1]
INFO: [Synth 8-638] synthesizing module 'multiple' [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/mulitple.v:23]
	Parameter rol_p bound to: 10 - type: integer 
	Parameter rol_d bound to: 95 - type: integer 
	Parameter pit_p bound to: 10 - type: integer 
	Parameter pit_d bound to: 95 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiple' (6#1) [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/mulitple.v:23]
INFO: [Synth 8-638] synthesizing module 'add1' [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/add1.v:23]
	Parameter base_rol bound to: 5500 - type: integer 
	Parameter rol_uplim bound to: 1500 - type: integer 
	Parameter rol_dwlim bound to: 1300 - type: integer 
	Parameter rol_mod bound to: 0 - type: integer 
WARNING: [Synth 8-308] ignoring empty port [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/add1.v:23]
INFO: [Synth 8-256] done synthesizing module 'add1' (7#1) [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/add1.v:23]
WARNING: [Synth 8-350] instance 'add1_1' of module 'add1' requires 4 connections, but only 3 given [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/top.v:71]
INFO: [Synth 8-638] synthesizing module 'add2' [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/add2.v:23]
	Parameter base_pit bound to: 7400 - type: integer 
	Parameter pit_uplim bound to: 1100 - type: integer 
	Parameter pit_dwlim bound to: 1100 - type: integer 
	Parameter pit_mod bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add2' (8#1) [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/add2.v:23]
INFO: [Synth 8-256] done synthesizing module 'top' (9#1) [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/top.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_0_0' (10#1) [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 416.859 ; gain = 144.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 416.859 ; gain = 144.590
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 747.699 ; gain = 0.012
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 747.699 ; gain = 475.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 747.699 ; gain = 475.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 747.699 ; gain = 475.430
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'rol_pwm_reg' [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/add1.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'rol_return_reg' [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/add1.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'pit_pwm_reg' [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/add2.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'pit_return_reg' [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/add2.v:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 747.699 ; gain = 475.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 12    
	   2 Input     16 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 14    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 24    
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module frequence_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module calculate_error 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 4     
+---Registers : 
	               17 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module error_register 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module calculate2_rol 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module calculate2_pit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module multiple 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 4     
Module add1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module add2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "frequence_divider_1/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "frequence_divider_1/cout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP multiple_1/rol_dTerm0, operation Mode is: A*(B:0x5f).
DSP Report: operator multiple_1/rol_dTerm0 is absorbed into DSP multiple_1/rol_dTerm0.
DSP Report: Generating DSP multiple_1/pit_dTerm0, operation Mode is: A*(B:0x5f).
DSP Report: operator multiple_1/pit_dTerm0 is absorbed into DSP multiple_1/pit_dTerm0.
INFO: [Synth 8-3886] merging instance 'inst/multiple_1/pit_pTerm_reg[0]' (FDC) to 'inst/multiple_1/rol_pTerm_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/multiple_1/rol_pTerm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/add2_1/pit_pwm_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/add1_1/rol_pwm_reg[16] )
INFO: [Synth 8-3332] Sequential element (inst/calculate2_1/rol_Error3_reg[15]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/calculate2_2/pit_Error3_reg[15]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/add1_1/rol_pwm_reg[16]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/add2_1/pit_pwm_reg[16]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/multiple_1/rol_pTerm_reg[0]) is unused and will be removed from module design_1_top_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 747.699 ; gain = 475.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiple    | A*(B:0x5f)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiple    | A*(B:0x5f)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 798.836 ; gain = 526.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 799.648 ; gain = 527.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/mulitple.v:54]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/mulitple.v:80]
INFO: [Synth 8-3886] merging instance 'i_1091' (FDC) to 'i_1074'
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/calculate2_rol.v:41]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/bd0b/calculate2_pit.v:18]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 821.273 ; gain = 549.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 821.273 ; gain = 549.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 821.273 ; gain = 549.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 821.273 ; gain = 549.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 821.273 ; gain = 549.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 821.273 ; gain = 549.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 821.273 ; gain = 549.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   124|
|2     |DSP48E1 |     2|
|3     |LUT1    |    50|
|4     |LUT2    |   223|
|5     |LUT3    |   161|
|6     |LUT4    |   149|
|7     |LUT5    |   111|
|8     |LUT6    |    92|
|9     |FDCE    |   238|
|10    |FDPE    |     1|
|11    |LD      |    34|
|12    |LDC     |    20|
|13    |LDP     |    12|
+------+--------+------+

Report Instance Areas: 
+------+------------------------+------------------+------+
|      |Instance                |Module            |Cells |
+------+------------------------+------------------+------+
|1     |top                     |                  |  1217|
|2     |  inst                  |top               |  1215|
|3     |    add1_1              |add1              |   112|
|4     |    add2_1              |add2              |   117|
|5     |    calculate2_1        |calculate2_rol    |    96|
|6     |    calculate2_2        |calculate2_pit    |    96|
|7     |    calculate_error_1   |calculate_error   |   222|
|8     |    error_register_1    |error_register    |   188|
|9     |    frequence_divider_1 |frequence_divider |    82|
|10    |    multiple_1          |multiple          |   302|
+------+------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 821.273 ; gain = 549.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 821.273 ; gain = 218.164
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 821.273 ; gain = 549.004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 192 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  LD => LDCE: 34 instances
  LDC => LDCE: 20 instances
  LDP => LDPE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 821.273 ; gain = 560.473
INFO: [Common 17-1381] The checkpoint 'D:/micropc_project1/our_project2/our_project2.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/design_1_top_0_0.xci
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/micropc_project1/our_project2/our_project2.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_top_0_0_utilization_synth.rpt -pb design_1_top_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 821.273 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 27 20:27:23 2018...
