# ERROR: No extended dataflow license exists
# do t2b_riscv_cpu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/saish_k/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/verilog_codes {/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/verilog_codes/registerfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:53:39 on Nov 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/verilog_codes" /home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/verilog_codes/registerfile.v 
# -- Compiling module registerfile
# 
# Top level modules:
# 	registerfile
# End time: 14:53:39 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/verilog_codes {/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/verilog_codes/pc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:53:39 on Nov 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/verilog_codes" /home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/verilog_codes/pc.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 14:53:39 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/verilog_codes {/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/verilog_codes/decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:53:39 on Nov 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/verilog_codes" /home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/verilog_codes/decoder.v 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 14:53:39 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/verilog_codes {/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/verilog_codes/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:53:39 on Nov 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/verilog_codes" /home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/verilog_codes/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 14:53:39 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/verilog_codes {/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/verilog_codes/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:53:39 on Nov 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/verilog_codes" /home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/verilog_codes/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:53:39 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu {/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/data_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:53:39 on Nov 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu" /home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/data_mem.v 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 14:53:39 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu {/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/riscv_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:53:39 on Nov 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu" /home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/riscv_cpu.v 
# -- Compiling module riscv_cpu
# 
# Top level modules:
# 	riscv_cpu
# End time: 14:53:39 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu {/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/t2b_riscv_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:53:39 on Nov 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu" /home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/t2b_riscv_cpu.v 
# -- Compiling module t2b_riscv_cpu
# 
# Top level modules:
# 	t2b_riscv_cpu
# End time: 14:53:39 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu {/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/instr_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:53:39 on Nov 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu" /home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/instr_mem.v 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 14:53:39 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/simulation/modelsim {/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/simulation/modelsim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:53:39 on Nov 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/simulation/modelsim" /home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/simulation/modelsim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:53:39 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 14:53:39 on Nov 10,2023
# Loading work.tb
# Loading work.t2b_riscv_cpu
# Loading work.riscv_cpu
# Loading work.PC
# Loading work.alu
# Loading work.control_unit
# Loading work.decoder
# Loading work.registerfile
# Loading work.instr_mem
# Loading work.data_mem
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'b2v_inst2'.  Expected 20, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut/rvsingle/b2v_inst2 File: /home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/riscv_cpu.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (47) does not match connection size (37) for port 'instructions'. The port definition is at: /home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/verilog_codes/control_unit.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut/rvsingle/b2v_inst2 File: /home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/riscv_cpu.v Line: 81
# ** Warning: (vsim-3722) /home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/riscv_cpu.v(81): [TFMPC] - Missing connection for port 'rd_en'.
# ** Warning: (vsim-3722) /home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/riscv_cpu.v(81): [TFMPC] - Missing connection for port 'ALUenabled'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5 ms
add wave -position insertpoint  \
sim:/tb/uut/rvsingle/b2v_inst2/rs2_input \
sim:/tb/uut/rvsingle/b2v_inst2/rs1_input \
sim:/tb/uut/rvsingle/b2v_inst2/out_signal \
sim:/tb/uut/rvsingle/b2v_inst2/opcode \
sim:/tb/uut/rvsingle/b2v_inst2/ALUoutput \
sim:/tb/uut/rvsingle/b2v_inst2/j_signal
# Break key hit
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'b2v_inst2'.  Expected 20, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut/rvsingle/b2v_inst2 File: /home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/riscv_cpu.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (47) does not match connection size (37) for port 'instructions'. The port definition is at: /home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/verilog_codes/control_unit.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut/rvsingle/b2v_inst2 File: /home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/riscv_cpu.v Line: 81
# ** Warning: (vsim-3722) /home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/riscv_cpu.v(81): [TFMPC] - Missing connection for port 'rd_en'.
# ** Warning: (vsim-3722) /home/saish_k/E-yantra_Astrotinker-bot/t2b_riscv_cpu/riscv_cpu.v(81): [TFMPC] - Missing connection for port 'ALUenabled'.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
