Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Fri Apr 22 12:31:01 2016
| Host         : bdbm11 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_utilization -hierarchical -file /mnt/nfs/var/nfs/ldemeyer/speck/Bluespec/scemi2/fpga/xilinx/mkBridge/mkBridge.runs/impl_1/mkBridge_utilization_placed_hierarchical.rpt
| Design       : mkBridge
| Device       : xc7vx485t
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------+----------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                            Instance                            |                 Module                 | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------------------------------------------+----------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| mkBridge                                                       |                                  (top) |      18383 |      18308 |      70 |    5 | 12091 |     14 |      0 |            0 |
|   (mkBridge)                                                   |                                  (top) |        380 |        376 |       0 |    4 |  3068 |      0 |      0 |            0 |
|   scemi_1_outFifo                                              |                                  FIFO2 |        234 |        234 |       0 |    0 |   148 |      0 |      0 |            0 |
|   scemi_bridge                                                 |                    mkPCIEtoBNoCSceMi_4 |      13173 |      13169 |       4 |    0 |  4160 |      6 |      0 |            0 |
|     (scemi_bridge)                                             |                    mkPCIEtoBNoCSceMi_4 |       6004 |       6004 |       0 |    0 |  2056 |      0 |      0 |            0 |
|     pbb_arbiter                                                |                           mkTLPArbiter |        870 |        870 |       0 |    0 |   851 |      0 |      0 |            0 |
|       (pbb_arbiter)                                            |                           mkTLPArbiter |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|       tlp_out_cfg_fifo                                         |              FIFO2__parameterized0_137 |        340 |        340 |       0 |    0 |   281 |      0 |      0 |            0 |
|       tlp_out_dma_fifo                                         |              FIFO2__parameterized0_138 |        368 |        368 |       0 |    0 |   277 |      0 |      0 |            0 |
|       tlp_out_fifo                                             |              FIFO2__parameterized0_139 |        162 |        162 |       0 |    0 |   289 |      0 |      0 |            0 |
|     pbb_csr_clock_control                                      |              FIFO2__parameterized1_130 |         39 |         39 |       0 |    0 |    46 |      0 |      0 |            0 |
|     pbb_csr_clock_status                                       |              FIFO2__parameterized1_131 |         54 |         54 |       0 |    0 |    34 |      0 |      0 |            0 |
|     pbb_csr_intr_info                                          |                  FIFO2__parameterized2 |        130 |        130 |       0 |    0 |   190 |      0 |      0 |            0 |
|     pbb_csr_rd_addr_queue                                      |                  FIFO2__parameterized3 |        709 |        709 |       0 |    0 |    28 |      0 |      0 |            0 |
|     pbb_dispatcher                                             |                        mkTLPDispatcher |       3262 |       3262 |       0 |    0 |   817 |      0 |      0 |            0 |
|       (pbb_dispatcher)                                         |                        mkTLPDispatcher |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       tlp_in_cfg_fifo                                          |                  FIFO2__parameterized0 |       1556 |       1556 |       0 |    0 |   275 |      0 |      0 |            0 |
|       tlp_in_dma_fifo                                          |              FIFO2__parameterized0_135 |       1398 |       1398 |       0 |    0 |   264 |      0 |      0 |            0 |
|       tlp_in_fifo                                              |              FIFO2__parameterized0_136 |        308 |        308 |       0 |    0 |   276 |      0 |      0 |            0 |
|     pbb_dma_dont_wait_out                                      |              FIFO2__parameterized4_132 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |            0 |
|     pbb_dma_intr_info                                          |              FIFO2__parameterized2_133 |        182 |        182 |       0 |    0 |    96 |      0 |      0 |            0 |
|     pbb_dma_last_tag_queue                                     |                              SizedFIFO |        152 |        148 |       4 |    0 |    18 |      0 |      0 |            0 |
|     pbb_dma_msg_len_out                                        |                  FIFO2__parameterized5 |       1530 |       1530 |       0 |    0 |    20 |      0 |      0 |            0 |
|     pbb_dma_rd_buffer_queue_memory                             |                                  BRAM2 |        134 |        134 |       0 |    0 |     0 |      3 |      0 |            0 |
|     pbb_dma_wr_buffer_queue_memory                             |                              BRAM2_134 |        105 |        105 |       0 |    0 |     0 |      3 |      0 |            0 |
|   scemi_clk_port_scemi_clkgen                                  |                              MakeClock |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|   scemi_clk_port_scemi_rstgen_inv_rstgen                       |                             MakeResetA |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     rstSync                                                    |                         SyncResetA_129 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|   scemi_clk_port_scemi_rstgen_rstgen                           |                             MakeReset0 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|   scemi_epReset125                                             |             SyncResetA__parameterized1 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_epReset250                                             |           SyncResetA__parameterized1_0 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_fToBridgeBeat                                          |                                 FIFOL1 |         10 |         10 |       0 |    0 |    33 |      0 |      0 |            0 |
|   scemi_inFifo                                                 |                                FIFO2_1 |        368 |        368 |       0 |    0 |   148 |      0 |      0 |            0 |
|   scemi_init_state_msgFIFO                                     |                               SyncFIFO |         76 |         24 |      52 |    0 |   112 |      0 |      0 |            0 |
|   scemi_network_status                                         |             MakeResetA__parameterized0 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|     (scemi_network_status)                                     |             MakeResetA__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     rstSync                                                    |             SyncResetA__parameterized2 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |            0 |
|   scemi_pcie_ep                                                |                 xilinx_v7_pcie_wrapper |       3030 |       3030 |       0 |    0 |  3628 |      8 |      0 |            0 |
|     ext_clk.pipe_clock_i                                       |               pcie_7x_v1_10_pipe_clock |          3 |          3 |       0 |    0 |    17 |      0 |      0 |            0 |
|     pcie_7x_v1_10_i                                            |                          pcie_7x_v1_10 |       3027 |       3027 |       0 |    0 |  3611 |      8 |      0 |            0 |
|       (pcie_7x_v1_10_i)                                        |                          pcie_7x_v1_10 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |            0 |
|       gt_top_i                                                 |                   pcie_7x_v1_10_gt_top |       2770 |       2770 |       0 |    0 |  2918 |      0 |      0 |            0 |
|         (gt_top_i)                                             |                   pcie_7x_v1_10_gt_top |          3 |          3 |       0 |    0 |     8 |      0 |      0 |            0 |
|         gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst       |    pcie_7x_v1_10_gt_rx_valid_filter_7x |         18 |         18 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst       | pcie_7x_v1_10_gt_rx_valid_filter_7x_71 |         17 |         17 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst       | pcie_7x_v1_10_gt_rx_valid_filter_7x_72 |         17 |         17 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst       | pcie_7x_v1_10_gt_rx_valid_filter_7x_73 |         19 |         19 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst       | pcie_7x_v1_10_gt_rx_valid_filter_7x_74 |         17 |         17 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst       | pcie_7x_v1_10_gt_rx_valid_filter_7x_75 |         18 |         18 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst       | pcie_7x_v1_10_gt_rx_valid_filter_7x_76 |         18 |         18 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst       | pcie_7x_v1_10_gt_rx_valid_filter_7x_77 |         20 |         20 |       0 |    0 |    30 |      0 |      0 |            0 |
|         pipe_wrapper_i                                         |             pcie_7x_v1_10_pipe_wrapper |       2624 |       2624 |       0 |    0 |  2670 |      0 |      0 |            0 |
|           (pipe_wrapper_i)                                     |             pcie_7x_v1_10_pipe_wrapper |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           pipe_lane[0].gt_wrapper_i                            |               pcie_7x_v1_10_gt_wrapper |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_drp.pipe_drp_i                     |                 pcie_7x_v1_10_pipe_drp |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_eq.pipe_eq_i                       |                  pcie_7x_v1_10_pipe_eq |        123 |        123 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[0].pipe_eq.pipe_eq_i)                   |                  pcie_7x_v1_10_pipe_eq |         73 |         73 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                        |            pcie_7x_v1_10_rxeq_scan_128 |         50 |         50 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i        |                 pcie_7x_v1_10_qpll_drp |         50 |         50 |       0 |    0 |    76 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i    |             pcie_7x_v1_10_qpll_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_rate.pipe_rate_i                   |                pcie_7x_v1_10_pipe_rate |         75 |         75 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_sync_i                             |                pcie_7x_v1_10_pipe_sync |         21 |         21 |       0 |    0 |    17 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_user_i                             |                pcie_7x_v1_10_pipe_user |         27 |         27 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[1].gt_wrapper_i                            |            pcie_7x_v1_10_gt_wrapper_78 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[1].pipe_drp.pipe_drp_i                     |              pcie_7x_v1_10_pipe_drp_79 |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[1].pipe_eq.pipe_eq_i                       |               pcie_7x_v1_10_pipe_eq_80 |        126 |        126 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[1].pipe_eq.pipe_eq_i)                   |               pcie_7x_v1_10_pipe_eq_80 |         76 |         76 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                        |            pcie_7x_v1_10_rxeq_scan_127 |         50 |         50 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[1].pipe_rate.pipe_rate_i                   |             pcie_7x_v1_10_pipe_rate_81 |         75 |         75 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[1].pipe_sync_i                             |             pcie_7x_v1_10_pipe_sync_82 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[1].pipe_user_i                             |             pcie_7x_v1_10_pipe_user_83 |         27 |         27 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[2].gt_wrapper_i                            |            pcie_7x_v1_10_gt_wrapper_84 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[2].pipe_drp.pipe_drp_i                     |              pcie_7x_v1_10_pipe_drp_85 |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[2].pipe_eq.pipe_eq_i                       |               pcie_7x_v1_10_pipe_eq_86 |        118 |        118 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[2].pipe_eq.pipe_eq_i)                   |               pcie_7x_v1_10_pipe_eq_86 |         68 |         68 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                        |            pcie_7x_v1_10_rxeq_scan_126 |         50 |         50 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[2].pipe_rate.pipe_rate_i                   |             pcie_7x_v1_10_pipe_rate_87 |         75 |         75 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[2].pipe_sync_i                             |             pcie_7x_v1_10_pipe_sync_88 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[2].pipe_user_i                             |             pcie_7x_v1_10_pipe_user_89 |         27 |         27 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[3].gt_wrapper_i                            |            pcie_7x_v1_10_gt_wrapper_90 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[3].pipe_drp.pipe_drp_i                     |              pcie_7x_v1_10_pipe_drp_91 |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[3].pipe_eq.pipe_eq_i                       |               pcie_7x_v1_10_pipe_eq_92 |        124 |        124 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[3].pipe_eq.pipe_eq_i)                   |               pcie_7x_v1_10_pipe_eq_92 |         74 |         74 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                        |            pcie_7x_v1_10_rxeq_scan_125 |         50 |         50 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[3].pipe_rate.pipe_rate_i                   |             pcie_7x_v1_10_pipe_rate_93 |         75 |         75 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[3].pipe_sync_i                             |             pcie_7x_v1_10_pipe_sync_94 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[3].pipe_user_i                             |             pcie_7x_v1_10_pipe_user_95 |         27 |         27 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[4].gt_wrapper_i                            |            pcie_7x_v1_10_gt_wrapper_96 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_drp.pipe_drp_i                     |              pcie_7x_v1_10_pipe_drp_97 |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_eq.pipe_eq_i                       |               pcie_7x_v1_10_pipe_eq_98 |        120 |        120 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[4].pipe_eq.pipe_eq_i)                   |               pcie_7x_v1_10_pipe_eq_98 |         70 |         70 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                        |            pcie_7x_v1_10_rxeq_scan_124 |         50 |         50 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i        |              pcie_7x_v1_10_qpll_drp_99 |         50 |         50 |       0 |    0 |    78 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i    |         pcie_7x_v1_10_qpll_wrapper_100 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_rate.pipe_rate_i                   |            pcie_7x_v1_10_pipe_rate_101 |         75 |         75 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_sync_i                             |            pcie_7x_v1_10_pipe_sync_102 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_user_i                             |            pcie_7x_v1_10_pipe_user_103 |         27 |         27 |       0 |    0 |    62 |      0 |      0 |            0 |
|           pipe_lane[5].gt_wrapper_i                            |           pcie_7x_v1_10_gt_wrapper_104 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[5].pipe_drp.pipe_drp_i                     |             pcie_7x_v1_10_pipe_drp_105 |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[5].pipe_eq.pipe_eq_i                       |              pcie_7x_v1_10_pipe_eq_106 |        123 |        123 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[5].pipe_eq.pipe_eq_i)                   |              pcie_7x_v1_10_pipe_eq_106 |         73 |         73 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                        |            pcie_7x_v1_10_rxeq_scan_123 |         50 |         50 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[5].pipe_rate.pipe_rate_i                   |            pcie_7x_v1_10_pipe_rate_107 |         75 |         75 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[5].pipe_sync_i                             |            pcie_7x_v1_10_pipe_sync_108 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[5].pipe_user_i                             |            pcie_7x_v1_10_pipe_user_109 |         29 |         29 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[6].gt_wrapper_i                            |           pcie_7x_v1_10_gt_wrapper_110 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[6].pipe_drp.pipe_drp_i                     |             pcie_7x_v1_10_pipe_drp_111 |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[6].pipe_eq.pipe_eq_i                       |              pcie_7x_v1_10_pipe_eq_112 |        124 |        124 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[6].pipe_eq.pipe_eq_i)                   |              pcie_7x_v1_10_pipe_eq_112 |         74 |         74 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                        |            pcie_7x_v1_10_rxeq_scan_122 |         50 |         50 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[6].pipe_rate.pipe_rate_i                   |            pcie_7x_v1_10_pipe_rate_113 |         74 |         74 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[6].pipe_sync_i                             |            pcie_7x_v1_10_pipe_sync_114 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[6].pipe_user_i                             |            pcie_7x_v1_10_pipe_user_115 |         30 |         30 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[7].gt_wrapper_i                            |           pcie_7x_v1_10_gt_wrapper_116 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[7].pipe_drp.pipe_drp_i                     |             pcie_7x_v1_10_pipe_drp_117 |         60 |         60 |       0 |    0 |    75 |      0 |      0 |            0 |
|           pipe_lane[7].pipe_eq.pipe_eq_i                       |              pcie_7x_v1_10_pipe_eq_118 |        119 |        119 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[7].pipe_eq.pipe_eq_i)                   |              pcie_7x_v1_10_pipe_eq_118 |         69 |         69 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                        |                pcie_7x_v1_10_rxeq_scan |         50 |         50 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[7].pipe_rate.pipe_rate_i                   |            pcie_7x_v1_10_pipe_rate_119 |         75 |         75 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[7].pipe_sync_i                             |            pcie_7x_v1_10_pipe_sync_120 |         16 |         16 |       0 |    0 |    20 |      0 |      0 |            0 |
|           pipe_lane[7].pipe_user_i                             |            pcie_7x_v1_10_pipe_user_121 |         28 |         28 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_reset.pipe_reset_i                              |               pcie_7x_v1_10_pipe_reset |         71 |         71 |       0 |    0 |   123 |      0 |      0 |            0 |
|           qpll_reset.qpll_reset_i                              |               pcie_7x_v1_10_qpll_reset |         23 |         23 |       0 |    0 |    64 |      0 |      0 |            0 |
|       pcie_top_i                                               |                 pcie_7x_v1_10_pcie_top |        256 |        256 |       0 |    0 |   685 |      8 |      0 |            0 |
|         (pcie_top_i)                                           |                 pcie_7x_v1_10_pcie_top |          3 |          3 |       0 |    0 |    16 |      0 |      0 |            0 |
|         axi_basic_top                                          |            pcie_7x_v1_10_axi_basic_top |        231 |        231 |       0 |    0 |   264 |      0 |      0 |            0 |
|           rx_inst                                              |             pcie_7x_v1_10_axi_basic_rx |        206 |        206 |       0 |    0 |   169 |      0 |      0 |            0 |
|             rx_null_gen_inst                                   |    pcie_7x_v1_10_axi_basic_rx_null_gen |         40 |         40 |       0 |    0 |    13 |      0 |      0 |            0 |
|             rx_pipeline_inst                                   |    pcie_7x_v1_10_axi_basic_rx_pipeline |        168 |        168 |       0 |    0 |   156 |      0 |      0 |            0 |
|           tx_inst                                              |             pcie_7x_v1_10_axi_basic_tx |         25 |         25 |       0 |    0 |    95 |      0 |      0 |            0 |
|             thrtl_ctl_enabled.tx_thrl_ctl_inst                 |   pcie_7x_v1_10_axi_basic_tx_thrtl_ctl |         20 |         20 |       0 |    0 |    24 |      0 |      0 |            0 |
|             tx_pipeline_inst                                   |    pcie_7x_v1_10_axi_basic_tx_pipeline |          5 |          5 |       0 |    0 |    71 |      0 |      0 |            0 |
|         pcie_7x_i                                              |                  pcie_7x_v1_10_pcie_7x |         22 |         22 |       0 |    0 |     0 |      8 |      0 |            0 |
|           (pcie_7x_i)                                          |                  pcie_7x_v1_10_pcie_7x |         22 |         22 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pcie_bram_top                                        |         pcie_7x_v1_10_pcie_bram_top_7x |          0 |          0 |       0 |    0 |     0 |      8 |      0 |            0 |
|             pcie_brams_rx                                      |            pcie_7x_v1_10_pcie_brams_7x |          0 |          0 |       0 |    0 |     0 |      4 |      0 |            0 |
|               brams[0].ram                                     |          pcie_7x_v1_10_pcie_bram_7x_63 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                                 |                      BRAM_TDP_MACRO_70 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[1].ram                                     |          pcie_7x_v1_10_pcie_bram_7x_64 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                                 |                      BRAM_TDP_MACRO_69 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[2].ram                                     |          pcie_7x_v1_10_pcie_bram_7x_65 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                                 |                      BRAM_TDP_MACRO_68 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[3].ram                                     |          pcie_7x_v1_10_pcie_bram_7x_66 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                                 |                      BRAM_TDP_MACRO_67 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|             pcie_brams_tx                                      |         pcie_7x_v1_10_pcie_brams_7x_56 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |            0 |
|               brams[0].ram                                     |             pcie_7x_v1_10_pcie_bram_7x |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                                 |                      BRAM_TDP_MACRO_62 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[1].ram                                     |          pcie_7x_v1_10_pcie_bram_7x_57 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                                 |                      BRAM_TDP_MACRO_61 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[2].ram                                     |          pcie_7x_v1_10_pcie_bram_7x_58 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                                 |                      BRAM_TDP_MACRO_60 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[3].ram                                     |          pcie_7x_v1_10_pcie_bram_7x_59 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                                 |                         BRAM_TDP_MACRO |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|         pcie_pipe_pipeline_i                                   |       pcie_7x_v1_10_pcie_pipe_pipeline |          0 |          0 |       0 |    0 |   405 |      0 |      0 |            0 |
|           pipe_2_lane.pipe_lane_1_i                            |           pcie_7x_v1_10_pcie_pipe_lane |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_4_lane.pipe_lane_2_i                            |        pcie_7x_v1_10_pcie_pipe_lane_49 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_4_lane.pipe_lane_3_i                            |        pcie_7x_v1_10_pcie_pipe_lane_50 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_8_lane.pipe_lane_4_i                            |        pcie_7x_v1_10_pcie_pipe_lane_51 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_8_lane.pipe_lane_5_i                            |        pcie_7x_v1_10_pcie_pipe_lane_52 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_8_lane.pipe_lane_6_i                            |        pcie_7x_v1_10_pcie_pipe_lane_53 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_8_lane.pipe_lane_7_i                            |        pcie_7x_v1_10_pcie_pipe_lane_54 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_lane_0_i                                        |        pcie_7x_v1_10_pcie_pipe_lane_55 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_misc_i                                          |           pcie_7x_v1_10_pcie_pipe_misc |          0 |          0 |       0 |    0 |    21 |      0 |      0 |            0 |
|   scemi_processor_req_inport_buffer_empty_sp                   |                          SyncHandshake |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_processor_req_inport_buffer_full_sp                    |                        SyncHandshake_2 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_processor_req_inport_ending_reset                      |                              SyncPulse |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_processor_req_inport_next_sp                           |                        SyncHandshake_3 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_processor_req_inport_starting_reset                    |                            SyncPulse_4 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_processor_req_inport_wait_sp                           |                        SyncHandshake_5 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_processor_req_res_fifo                                 |               SyncFIFO__parameterized0 |          8 |          8 |       0 |    0 |    20 |      0 |      0 |            0 |
|   scemi_processor_resp_outport_finished                        |                        SyncHandshake_6 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_processor_resp_outport_next                            |                        SyncHandshake_7 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |            0 |
|   scemi_processor_resp_res_fifo                                |             SyncFIFO__parameterized0_8 |         13 |         11 |       2 |    0 |    23 |      0 |      0 |            0 |
|   scemi_rstgen_inv_rstgen                                      |                           MakeResetA_9 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|     (scemi_rstgen_inv_rstgen)                                  |                           MakeResetA_9 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     rstSync                                                    |                             SyncResetA |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|   scemi_scemi_clkgen_fRequest                                  |                  FIFO2__parameterized6 |        180 |        180 |       0 |    0 |    46 |      0 |      0 |            0 |
|   scemi_scemi_clkgen_fResponse                                 |                  FIFO2__parameterized7 |          2 |          2 |       0 |    0 |    34 |      0 |      0 |            0 |
|   scemi_setkey_inport_buffer_empty_sp                          |                       SyncHandshake_10 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_setkey_inport_buffer_full_sp                           |                       SyncHandshake_11 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_setkey_inport_ending_reset                             |                           SyncPulse_12 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_setkey_inport_next_sp                                  |                       SyncHandshake_13 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_setkey_inport_starting_reset                           |                           SyncPulse_14 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_setkey_inport_wait_sp                                  |                       SyncHandshake_15 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_setkey_res_fifo                                        |               SyncFIFO__parameterized1 |         21 |         17 |       4 |    0 |    28 |      0 |      0 |            0 |
|   scemi_settabledut_dut_dutIfc_didreset                        |                  FIFO2__parameterized4 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |            0 |
|   scemi_settabledut_dut_dutIfc_m_dut                           |                           mkDutWrapper |        148 |        141 |       6 |    1 |   323 |      0 |      0 |            0 |
|     fromSyncQ                                                  |            SyncFIFO__parameterized0_43 |         11 |          9 |       2 |    0 |    23 |      0 |      0 |            0 |
|     rst_usr                                                    |             SyncResetA__parameterized3 |          3 |          2 |       0 |    1 |     7 |      0 |      0 |            0 |
|     toKeySyncQ                                                 |            SyncFIFO__parameterized1_44 |         13 |          9 |       4 |    0 |    23 |      0 |      0 |            0 |
|     toSyncQ                                                    |            SyncFIFO__parameterized0_45 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |            0 |
|     tpDec                                                      |                    mkThroughputDecrypt |         50 |         50 |       0 |    0 |   125 |      0 |      0 |            0 |
|       (tpDec)                                                  |                    mkThroughputDecrypt |         16 |         16 |       0 |    0 |   121 |      0 |      0 |            0 |
|       decrypt_ciphertextFIFO                                   |               FIFO2__parameterized8_47 |         20 |         20 |       0 |    0 |     2 |      0 |      0 |            0 |
|       decrypt_plaintextFIFO                                    |               FIFO2__parameterized8_48 |         14 |         14 |       0 |    0 |     2 |      0 |      0 |            0 |
|     tpEnc                                                      |                    mkThroughputEncrypt |         62 |         62 |       0 |    0 |   125 |      0 |      0 |            0 |
|       (tpEnc)                                                  |                    mkThroughputEncrypt |         24 |         24 |       0 |    0 |   121 |      0 |      0 |            0 |
|       encrypt_ciphertextFIFO                                   |                  FIFO2__parameterized8 |         10 |         10 |       0 |    0 |     2 |      0 |      0 |            0 |
|       encrypt_plaintextFIFO                                    |               FIFO2__parameterized8_46 |         28 |         28 |       0 |    0 |     2 |      0 |      0 |            0 |
|   scemi_settabledut_dut_dutIfc_myrst                           |             MakeResetA__parameterized1 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |            0 |
|     (scemi_settabledut_dut_dutIfc_myrst)                       |             MakeResetA__parameterized1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|     rstSync                                                    |             SyncResetA__parameterized4 |          2 |          2 |       0 |    0 |     7 |      0 |      0 |            0 |
|   scemi_settabledut_dut_prb_control_ackFifo                    |                  FIFO2__parameterized1 |         70 |         70 |       0 |    0 |    34 |      0 |      0 |            0 |
|   scemi_settabledut_dut_prb_control_control_in_buffer_empty_sp |                       SyncHandshake_16 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_settabledut_dut_prb_control_control_in_buffer_full_sp  |                       SyncHandshake_17 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_settabledut_dut_prb_control_control_in_ending_reset    |                           SyncPulse_18 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_settabledut_dut_prb_control_control_in_next_sp         |                       SyncHandshake_19 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_settabledut_dut_prb_control_control_in_starting_reset  |                           SyncPulse_20 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_settabledut_dut_prb_control_control_in_wait_sp         |                       SyncHandshake_21 |          7 |          7 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_settabledut_dut_prb_control_data_out_finished          |                       SyncHandshake_22 |        326 |        326 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_settabledut_dut_prb_control_data_out_next              |                       SyncHandshake_23 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |            0 |
|   scemi_settabledut_dut_prb_control_enff                       |                  FIFO2__parameterized9 |        102 |        102 |       0 |    0 |     2 |      0 |      0 |            0 |
|   scemi_settabledut_softrst_req_inport_buffer_empty_sp         |                       SyncHandshake_24 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_settabledut_softrst_req_inport_buffer_full_sp          |                       SyncHandshake_25 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_settabledut_softrst_req_inport_ending_reset            |                           SyncPulse_26 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_settabledut_softrst_req_inport_next_sp                 |                       SyncHandshake_27 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_settabledut_softrst_req_inport_starting_reset          |                           SyncPulse_28 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_settabledut_softrst_req_inport_wait_sp                 |                       SyncHandshake_29 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_settabledut_softrst_req_res_fifo                       |            SyncFIFO__parameterized0_30 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |            0 |
|   scemi_settabledut_softrst_resp_outport_finished              |                       SyncHandshake_31 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_settabledut_softrst_resp_outport_next                  |                       SyncHandshake_32 |         76 |         76 |       0 |    0 |     5 |      0 |      0 |            0 |
|   scemi_settabledut_softrst_resp_res_fifo                      |            SyncFIFO__parameterized0_33 |         12 |         10 |       2 |    0 |    23 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_buffer_empty_sp                       |                       SyncHandshake_34 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_buffer_full_sp                        |                       SyncHandshake_35 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_ending_reset                          |                           SyncPulse_36 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_next_sp                               |                       SyncHandshake_37 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_starting_reset                        |                           SyncPulse_38 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_wait_sp                               |                       SyncHandshake_39 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_out_finished                             |                       SyncHandshake_40 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_out_next                                 |                       SyncHandshake_41 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |            0 |
|   scemi_uclkgen                                                |                           MakeClock_42 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|   scemi_user_reset_half                                        |             SyncResetA__parameterized5 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
+----------------------------------------------------------------+----------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


