// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/12/2020 12:59:05"

// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module divider (
	quotient,
	remainder,
	ready,
	dividend,
	divider,
	start,
	clk);
output 	[7:0] quotient;
output 	[7:0] remainder;
output 	ready;
input 	[7:0] dividend;
input 	[7:0] divider;
input 	start;
input 	clk;

// Design Ports Information
// quotient[0]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// quotient[1]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// quotient[2]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// quotient[3]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// quotient[4]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// quotient[5]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// quotient[6]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// quotient[7]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// remainder[0]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// remainder[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// remainder[2]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// remainder[3]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// remainder[4]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// remainder[5]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// remainder[6]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// remainder[7]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ready	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// start	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dividend[0]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dividend[1]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dividend[7]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dividend[2]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dividend[3]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dividend[4]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dividend[5]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dividend[6]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// divider[6]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// divider[7]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// divider[5]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// divider[4]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// divider[3]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// divider[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// divider[1]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// divider[0]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Add2~14_combout ;
wire \Add2~20_combout ;
wire \Add2~22_combout ;
wire \Add2~26_combout ;
wire \Add0~9_combout ;
wire \sign_flag~regout ;
wire \always0~0_combout ;
wire \always0~2_combout ;
wire \dividend_copy~9_combout ;
wire \dividend_copy~11_combout ;
wire \dividend_copy~12_combout ;
wire \divider_copy~7_combout ;
wire \divider_copy~8_combout ;
wire \divider_copy~9_combout ;
wire \divider_copy~10_combout ;
wire \sign_flag~0_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \start~combout ;
wire \bit~1_combout ;
wire \bit~0_combout ;
wire \bit~4_combout ;
wire \bit~2_combout ;
wire \WideNor0~0_combout ;
wire \always0~3_combout ;
wire \bit~3_combout ;
wire \Add3~0_combout ;
wire \always0~1_combout ;
wire \divider_copy~0_combout ;
wire \divider_copy~1_combout ;
wire \divider_copy~2_combout ;
wire \divider_copy~3_combout ;
wire \divider_copy~4_combout ;
wire \divider_copy~5_combout ;
wire \divider_copy~6_combout ;
wire \Add0~2_cout ;
wire \Add0~4 ;
wire \Add0~6 ;
wire \Add0~8 ;
wire \Add0~10 ;
wire \Add0~12 ;
wire \Add0~13_combout ;
wire \dividend_copy[6]~5_combout ;
wire \Add0~11_combout ;
wire \dividend_copy[5]~4_combout ;
wire \dividend_copy[4]~3_combout ;
wire \Add0~7_combout ;
wire \dividend_copy[3]~2_combout ;
wire \dividend_copy[3]~feeder_combout ;
wire \divider_copy~11_combout ;
wire \divider_copy~12_combout ;
wire \divider_copy~13_combout ;
wire \Add2~1 ;
wire \Add2~3 ;
wire \Add2~5 ;
wire \Add2~6_combout ;
wire \dividend_copy[0]~7_combout ;
wire \Add2~7 ;
wire \Add2~8_combout ;
wire \Add2~9 ;
wire \Add2~10_combout ;
wire \Add2~11 ;
wire \Add2~12_combout ;
wire \Add2~13 ;
wire \Add2~15 ;
wire \Add2~16_combout ;
wire \dividend_copy~14_combout ;
wire \Add2~17 ;
wire \Add2~18_combout ;
wire \dividend_copy~13_combout ;
wire \Add2~19 ;
wire \Add2~21 ;
wire \Add2~23 ;
wire \Add2~24_combout ;
wire \dividend_copy~10_combout ;
wire \Add2~25 ;
wire \Add2~27 ;
wire \Add2~28_combout ;
wire \dividend_copy~8_combout ;
wire \Add2~29 ;
wire \Add2~30_combout ;
wire \Add4~0_combout ;
wire \quotient[0]~8_combout ;
wire \quotient[0]~reg0_regout ;
wire \quotient[0]~9 ;
wire \quotient[1]~10_combout ;
wire \quotient[1]~reg0_regout ;
wire \quotient[1]~11 ;
wire \quotient[2]~12_combout ;
wire \quotient[2]~reg0_regout ;
wire \quotient[2]~13 ;
wire \quotient[3]~14_combout ;
wire \quotient[3]~reg0_regout ;
wire \quotient[3]~15 ;
wire \quotient[4]~16_combout ;
wire \quotient[4]~reg0_regout ;
wire \quotient[4]~17 ;
wire \quotient[5]~18_combout ;
wire \quotient[5]~reg0_regout ;
wire \quotient[5]~19 ;
wire \quotient[6]~20_combout ;
wire \quotient[6]~reg0_regout ;
wire \quotient[6]~21 ;
wire \quotient[7]~22_combout ;
wire \quotient[7]~reg0_regout ;
wire \Add2~0_combout ;
wire \Add0~0_combout ;
wire \Add0~3_combout ;
wire \dividend_copy[1]~0_combout ;
wire \Add2~2_combout ;
wire \Add0~5_combout ;
wire \dividend_copy[2]~1_combout ;
wire \dividend_copy[2]~feeder_combout ;
wire \Add2~4_combout ;
wire \dividend_copy[7]~6_combout ;
wire \Add0~14 ;
wire \Add0~15_combout ;
wire \Add0~17_combout ;
wire \WideNor0~combout ;
wire [15:0] dividend_copy;
wire [15:0] divider_copy;
wire [7:0] \divider~combout ;
wire [7:0] \dividend~combout ;
wire [5:0] \bit ;


// Location: LCCOMB_X4_Y31_N14
cycloneii_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (dividend_copy[7] & ((divider_copy[7] & (!\Add2~13 )) # (!divider_copy[7] & (\Add2~13  & VCC)))) # (!dividend_copy[7] & ((divider_copy[7] & ((\Add2~13 ) # (GND))) # (!divider_copy[7] & (!\Add2~13 ))))
// \Add2~15  = CARRY((dividend_copy[7] & (divider_copy[7] & !\Add2~13 )) # (!dividend_copy[7] & ((divider_copy[7]) # (!\Add2~13 ))))

	.dataa(dividend_copy[7]),
	.datab(divider_copy[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'h694D;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y31_N20
cycloneii_lcell_comb \Add2~20 (
// Equation(s):
// \Add2~20_combout  = ((dividend_copy[10] $ (divider_copy[10] $ (\Add2~19 )))) # (GND)
// \Add2~21  = CARRY((dividend_copy[10] & ((!\Add2~19 ) # (!divider_copy[10]))) # (!dividend_copy[10] & (!divider_copy[10] & !\Add2~19 )))

	.dataa(dividend_copy[10]),
	.datab(divider_copy[10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~19 ),
	.combout(\Add2~20_combout ),
	.cout(\Add2~21 ));
// synopsys translate_off
defparam \Add2~20 .lut_mask = 16'h962B;
defparam \Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y31_N22
cycloneii_lcell_comb \Add2~22 (
// Equation(s):
// \Add2~22_combout  = (dividend_copy[11] & ((divider_copy[11] & (!\Add2~21 )) # (!divider_copy[11] & (\Add2~21  & VCC)))) # (!dividend_copy[11] & ((divider_copy[11] & ((\Add2~21 ) # (GND))) # (!divider_copy[11] & (!\Add2~21 ))))
// \Add2~23  = CARRY((dividend_copy[11] & (divider_copy[11] & !\Add2~21 )) # (!dividend_copy[11] & ((divider_copy[11]) # (!\Add2~21 ))))

	.dataa(dividend_copy[11]),
	.datab(divider_copy[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~21 ),
	.combout(\Add2~22_combout ),
	.cout(\Add2~23 ));
// synopsys translate_off
defparam \Add2~22 .lut_mask = 16'h694D;
defparam \Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y31_N26
cycloneii_lcell_comb \Add2~26 (
// Equation(s):
// \Add2~26_combout  = (dividend_copy[13] & ((divider_copy[13] & (!\Add2~25 )) # (!divider_copy[13] & (\Add2~25  & VCC)))) # (!dividend_copy[13] & ((divider_copy[13] & ((\Add2~25 ) # (GND))) # (!divider_copy[13] & (!\Add2~25 ))))
// \Add2~27  = CARRY((dividend_copy[13] & (divider_copy[13] & !\Add2~25 )) # (!dividend_copy[13] & ((divider_copy[13]) # (!\Add2~25 ))))

	.dataa(dividend_copy[13]),
	.datab(divider_copy[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~25 ),
	.combout(\Add2~26_combout ),
	.cout(\Add2~27 ));
// synopsys translate_off
defparam \Add2~26 .lut_mask = 16'h694D;
defparam \Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N8
cycloneii_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_combout  = (\dividend~combout [4] & (!\Add0~8  & VCC)) # (!\dividend~combout [4] & (\Add0~8  $ (GND)))
// \Add0~10  = CARRY((!\dividend~combout [4] & !\Add0~8 ))

	.dataa(vcc),
	.datab(\dividend~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~8 ),
	.combout(\Add0~9_combout ),
	.cout(\Add0~10 ));
// synopsys translate_off
defparam \Add0~9 .lut_mask = 16'h3C03;
defparam \Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X3_Y31_N31
cycloneii_lcell_ff \dividend_copy[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dividend_copy[13]));

// Location: LCFF_X3_Y31_N3
cycloneii_lcell_ff \dividend_copy[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dividend_copy[11]));

// Location: LCFF_X3_Y31_N25
cycloneii_lcell_ff \dividend_copy[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dividend_copy[10]));

// Location: LCFF_X4_Y31_N17
cycloneii_lcell_ff \divider_copy[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(divider_copy[6]));

// Location: LCFF_X4_Y31_N13
cycloneii_lcell_ff \divider_copy[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(divider_copy[5]));

// Location: LCFF_X4_Y31_N21
cycloneii_lcell_ff \divider_copy[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(divider_copy[4]));

// Location: LCFF_X4_Y31_N11
cycloneii_lcell_ff \divider_copy[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(divider_copy[3]));

// Location: LCFF_X2_Y31_N17
cycloneii_lcell_ff sign_flag(
	.clk(\clk~clkctrl_outclk ),
	.datain(\sign_flag~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sign_flag~regout ));

// Location: LCCOMB_X2_Y31_N10
cycloneii_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (!\bit [2] & (\bit [0] $ (\bit [1])))

	.dataa(\bit [0]),
	.datab(vcc),
	.datac(\bit [1]),
	.datad(\bit [2]),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h005A;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y31_N30
cycloneii_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (\sign_flag~regout  & (\always0~1_combout  & \bit [0]))

	.dataa(\sign_flag~regout ),
	.datab(vcc),
	.datac(\always0~1_combout ),
	.datad(\bit [0]),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'hA000;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y31_N30
cycloneii_lcell_comb \dividend_copy~9 (
// Equation(s):
// \dividend_copy~9_combout  = (\Add2~26_combout  & !\always0~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~26_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\dividend_copy~9_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy~9 .lut_mask = 16'h00F0;
defparam \dividend_copy~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y31_N2
cycloneii_lcell_comb \dividend_copy~11 (
// Equation(s):
// \dividend_copy~11_combout  = (!\always0~3_combout  & \Add2~22_combout )

	.dataa(\always0~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~22_combout ),
	.cin(gnd),
	.combout(\dividend_copy~11_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy~11 .lut_mask = 16'h5500;
defparam \dividend_copy~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y31_N24
cycloneii_lcell_comb \dividend_copy~12 (
// Equation(s):
// \dividend_copy~12_combout  = (!\always0~3_combout  & \Add2~20_combout )

	.dataa(\always0~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~20_combout ),
	.cin(gnd),
	.combout(\dividend_copy~12_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy~12 .lut_mask = 16'h5500;
defparam \dividend_copy~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N20
cycloneii_lcell_comb \divider_copy~7 (
// Equation(s):
// \divider_copy~7_combout  = (divider_copy[7] & !\always0~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(divider_copy[7]),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\divider_copy~7_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~7 .lut_mask = 16'h00F0;
defparam \divider_copy~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N2
cycloneii_lcell_comb \divider_copy~8 (
// Equation(s):
// \divider_copy~8_combout  = (divider_copy[6] & !\always0~3_combout )

	.dataa(vcc),
	.datab(divider_copy[6]),
	.datac(vcc),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\divider_copy~8_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~8 .lut_mask = 16'h00CC;
defparam \divider_copy~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N16
cycloneii_lcell_comb \divider_copy~9 (
// Equation(s):
// \divider_copy~9_combout  = (divider_copy[5] & !\always0~3_combout )

	.dataa(divider_copy[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\divider_copy~9_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~9 .lut_mask = 16'h00AA;
defparam \divider_copy~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N26
cycloneii_lcell_comb \divider_copy~10 (
// Equation(s):
// \divider_copy~10_combout  = (divider_copy[4] & !\always0~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(divider_copy[4]),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\divider_copy~10_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~10 .lut_mask = 16'h00F0;
defparam \divider_copy~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y31_N16
cycloneii_lcell_comb \sign_flag~0 (
// Equation(s):
// \sign_flag~0_combout  = (\always0~3_combout  & (\divider~combout [7] $ ((\dividend~combout [7])))) # (!\always0~3_combout  & (((\sign_flag~regout ))))

	.dataa(\divider~combout [7]),
	.datab(\dividend~combout [7]),
	.datac(\sign_flag~regout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\sign_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \sign_flag~0 .lut_mask = 16'h66F0;
defparam \sign_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dividend[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dividend~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend[1]));
// synopsys translate_off
defparam \dividend[1]~I .input_async_reset = "none";
defparam \dividend[1]~I .input_power_up = "low";
defparam \dividend[1]~I .input_register_mode = "none";
defparam \dividend[1]~I .input_sync_reset = "none";
defparam \dividend[1]~I .oe_async_reset = "none";
defparam \dividend[1]~I .oe_power_up = "low";
defparam \dividend[1]~I .oe_register_mode = "none";
defparam \dividend[1]~I .oe_sync_reset = "none";
defparam \dividend[1]~I .operation_mode = "input";
defparam \dividend[1]~I .output_async_reset = "none";
defparam \dividend[1]~I .output_power_up = "low";
defparam \dividend[1]~I .output_register_mode = "none";
defparam \dividend[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dividend[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dividend~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend[3]));
// synopsys translate_off
defparam \dividend[3]~I .input_async_reset = "none";
defparam \dividend[3]~I .input_power_up = "low";
defparam \dividend[3]~I .input_register_mode = "none";
defparam \dividend[3]~I .input_sync_reset = "none";
defparam \dividend[3]~I .oe_async_reset = "none";
defparam \dividend[3]~I .oe_power_up = "low";
defparam \dividend[3]~I .oe_register_mode = "none";
defparam \dividend[3]~I .oe_sync_reset = "none";
defparam \dividend[3]~I .operation_mode = "input";
defparam \dividend[3]~I .output_async_reset = "none";
defparam \dividend[3]~I .output_power_up = "low";
defparam \dividend[3]~I .output_register_mode = "none";
defparam \dividend[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dividend[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dividend~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend[5]));
// synopsys translate_off
defparam \dividend[5]~I .input_async_reset = "none";
defparam \dividend[5]~I .input_power_up = "low";
defparam \dividend[5]~I .input_register_mode = "none";
defparam \dividend[5]~I .input_sync_reset = "none";
defparam \dividend[5]~I .oe_async_reset = "none";
defparam \dividend[5]~I .oe_power_up = "low";
defparam \dividend[5]~I .oe_register_mode = "none";
defparam \dividend[5]~I .oe_sync_reset = "none";
defparam \dividend[5]~I .operation_mode = "input";
defparam \dividend[5]~I .output_async_reset = "none";
defparam \dividend[5]~I .output_power_up = "low";
defparam \dividend[5]~I .output_register_mode = "none";
defparam \dividend[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dividend[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dividend~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend[6]));
// synopsys translate_off
defparam \dividend[6]~I .input_async_reset = "none";
defparam \dividend[6]~I .input_power_up = "low";
defparam \dividend[6]~I .input_register_mode = "none";
defparam \dividend[6]~I .input_sync_reset = "none";
defparam \dividend[6]~I .oe_async_reset = "none";
defparam \dividend[6]~I .oe_power_up = "low";
defparam \dividend[6]~I .oe_register_mode = "none";
defparam \dividend[6]~I .oe_sync_reset = "none";
defparam \dividend[6]~I .operation_mode = "input";
defparam \dividend[6]~I .output_async_reset = "none";
defparam \dividend[6]~I .output_power_up = "low";
defparam \dividend[6]~I .output_register_mode = "none";
defparam \dividend[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \divider[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\divider~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider[4]));
// synopsys translate_off
defparam \divider[4]~I .input_async_reset = "none";
defparam \divider[4]~I .input_power_up = "low";
defparam \divider[4]~I .input_register_mode = "none";
defparam \divider[4]~I .input_sync_reset = "none";
defparam \divider[4]~I .oe_async_reset = "none";
defparam \divider[4]~I .oe_power_up = "low";
defparam \divider[4]~I .oe_register_mode = "none";
defparam \divider[4]~I .oe_sync_reset = "none";
defparam \divider[4]~I .operation_mode = "input";
defparam \divider[4]~I .output_async_reset = "none";
defparam \divider[4]~I .output_power_up = "low";
defparam \divider[4]~I .output_register_mode = "none";
defparam \divider[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \divider[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\divider~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider[0]));
// synopsys translate_off
defparam \divider[0]~I .input_async_reset = "none";
defparam \divider[0]~I .input_power_up = "low";
defparam \divider[0]~I .input_register_mode = "none";
defparam \divider[0]~I .input_sync_reset = "none";
defparam \divider[0]~I .oe_async_reset = "none";
defparam \divider[0]~I .oe_power_up = "low";
defparam \divider[0]~I .oe_register_mode = "none";
defparam \divider[0]~I .oe_sync_reset = "none";
defparam \divider[0]~I .operation_mode = "input";
defparam \divider[0]~I .output_async_reset = "none";
defparam \divider[0]~I .output_power_up = "low";
defparam \divider[0]~I .output_register_mode = "none";
defparam \divider[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \start~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\start~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(start));
// synopsys translate_off
defparam \start~I .input_async_reset = "none";
defparam \start~I .input_power_up = "low";
defparam \start~I .input_register_mode = "none";
defparam \start~I .input_sync_reset = "none";
defparam \start~I .oe_async_reset = "none";
defparam \start~I .oe_power_up = "low";
defparam \start~I .oe_register_mode = "none";
defparam \start~I .oe_sync_reset = "none";
defparam \start~I .operation_mode = "input";
defparam \start~I .output_async_reset = "none";
defparam \start~I .output_power_up = "low";
defparam \start~I .output_register_mode = "none";
defparam \start~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y31_N2
cycloneii_lcell_comb \bit~1 (
// Equation(s):
// \bit~1_combout  = (\WideNor0~0_combout  & (!\bit [4] & ((\bit [5]) # (!\start~combout )))) # (!\WideNor0~0_combout  & (((\bit [4]))))

	.dataa(\WideNor0~0_combout ),
	.datab(\bit [5]),
	.datac(\bit [4]),
	.datad(\start~combout ),
	.cin(gnd),
	.combout(\bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \bit~1 .lut_mask = 16'h585A;
defparam \bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y31_N3
cycloneii_lcell_ff \bit[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bit~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bit [4]));

// Location: LCCOMB_X2_Y31_N0
cycloneii_lcell_comb \bit~0 (
// Equation(s):
// \bit~0_combout  = (\WideNor0~0_combout  & ((\bit [4] & (\bit [5])) # (!\bit [4] & (!\bit [5] & !\start~combout )))) # (!\WideNor0~0_combout  & (((\bit [5]))))

	.dataa(\WideNor0~0_combout ),
	.datab(\bit [4]),
	.datac(\bit [5]),
	.datad(\start~combout ),
	.cin(gnd),
	.combout(\bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit~0 .lut_mask = 16'hD0D2;
defparam \bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y31_N1
cycloneii_lcell_ff \bit[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bit~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bit [5]));

// Location: LCCOMB_X2_Y31_N6
cycloneii_lcell_comb \bit~4 (
// Equation(s):
// \bit~4_combout  = (!\bit [0] & !\always0~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bit [0]),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\bit~4_combout ),
	.cout());
// synopsys translate_off
defparam \bit~4 .lut_mask = 16'h000F;
defparam \bit~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y31_N7
cycloneii_lcell_ff \bit[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bit~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bit [0]));

// Location: LCCOMB_X2_Y31_N26
cycloneii_lcell_comb \bit~2 (
// Equation(s):
// \bit~2_combout  = (!\always0~3_combout  & (\bit [2] $ (((!\bit [1] & !\bit [0])))))

	.dataa(\always0~3_combout ),
	.datab(\bit [1]),
	.datac(\bit [2]),
	.datad(\bit [0]),
	.cin(gnd),
	.combout(\bit~2_combout ),
	.cout());
// synopsys translate_off
defparam \bit~2 .lut_mask = 16'h5041;
defparam \bit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y31_N27
cycloneii_lcell_ff \bit[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bit~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bit [2]));

// Location: LCCOMB_X2_Y31_N20
cycloneii_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = (!\bit [0] & (!\bit [1] & (!\bit [3] & !\bit [2])))

	.dataa(\bit [0]),
	.datab(\bit [1]),
	.datac(\bit [3]),
	.datad(\bit [2]),
	.cin(gnd),
	.combout(\WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~0 .lut_mask = 16'h0001;
defparam \WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y31_N12
cycloneii_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = (\start~combout  & (!\bit [5] & (\WideNor0~0_combout  & !\bit [4])))

	.dataa(\start~combout ),
	.datab(\bit [5]),
	.datac(\WideNor0~0_combout ),
	.datad(\bit [4]),
	.cin(gnd),
	.combout(\always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \always0~3 .lut_mask = 16'h0020;
defparam \always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y31_N4
cycloneii_lcell_comb \bit~3 (
// Equation(s):
// \bit~3_combout  = (!\always0~3_combout  & (\bit [0] $ (!\bit [1])))

	.dataa(\bit [0]),
	.datab(vcc),
	.datac(\bit [1]),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\bit~3_combout ),
	.cout());
// synopsys translate_off
defparam \bit~3 .lut_mask = 16'h00A5;
defparam \bit~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y31_N5
cycloneii_lcell_ff \bit[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bit~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bit [1]));

// Location: LCCOMB_X2_Y31_N8
cycloneii_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = \bit [3] $ (((!\bit [0] & (!\bit [1] & !\bit [2]))))

	.dataa(\bit [0]),
	.datab(\bit [1]),
	.datac(\bit [3]),
	.datad(\bit [2]),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'hF0E1;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y31_N9
cycloneii_lcell_ff \bit[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bit [3]));

// Location: LCCOMB_X2_Y31_N24
cycloneii_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (\always0~0_combout  & (!\bit [5] & (!\bit [3] & !\bit [4])))

	.dataa(\always0~0_combout ),
	.datab(\bit [5]),
	.datac(\bit [3]),
	.datad(\bit [4]),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'h0002;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \divider[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\divider~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider[7]));
// synopsys translate_off
defparam \divider[7]~I .input_async_reset = "none";
defparam \divider[7]~I .input_power_up = "low";
defparam \divider[7]~I .input_register_mode = "none";
defparam \divider[7]~I .input_sync_reset = "none";
defparam \divider[7]~I .oe_async_reset = "none";
defparam \divider[7]~I .oe_power_up = "low";
defparam \divider[7]~I .oe_register_mode = "none";
defparam \divider[7]~I .oe_sync_reset = "none";
defparam \divider[7]~I .operation_mode = "input";
defparam \divider[7]~I .output_async_reset = "none";
defparam \divider[7]~I .output_power_up = "low";
defparam \divider[7]~I .output_register_mode = "none";
defparam \divider[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \divider[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\divider~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider[6]));
// synopsys translate_off
defparam \divider[6]~I .input_async_reset = "none";
defparam \divider[6]~I .input_power_up = "low";
defparam \divider[6]~I .input_register_mode = "none";
defparam \divider[6]~I .input_sync_reset = "none";
defparam \divider[6]~I .oe_async_reset = "none";
defparam \divider[6]~I .oe_power_up = "low";
defparam \divider[6]~I .oe_register_mode = "none";
defparam \divider[6]~I .oe_sync_reset = "none";
defparam \divider[6]~I .operation_mode = "input";
defparam \divider[6]~I .output_async_reset = "none";
defparam \divider[6]~I .output_power_up = "low";
defparam \divider[6]~I .output_register_mode = "none";
defparam \divider[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N14
cycloneii_lcell_comb \divider_copy~0 (
// Equation(s):
// \divider_copy~0_combout  = (!\divider~combout [7] & (\divider~combout [6] & \always0~3_combout ))

	.dataa(vcc),
	.datab(\divider~combout [7]),
	.datac(\divider~combout [6]),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\divider_copy~0_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~0 .lut_mask = 16'h3000;
defparam \divider_copy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y31_N1
cycloneii_lcell_ff \divider_copy[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(divider_copy[13]));

// Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \divider[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\divider~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider[5]));
// synopsys translate_off
defparam \divider[5]~I .input_async_reset = "none";
defparam \divider[5]~I .input_power_up = "low";
defparam \divider[5]~I .input_register_mode = "none";
defparam \divider[5]~I .input_sync_reset = "none";
defparam \divider[5]~I .oe_async_reset = "none";
defparam \divider[5]~I .oe_power_up = "low";
defparam \divider[5]~I .oe_register_mode = "none";
defparam \divider[5]~I .oe_sync_reset = "none";
defparam \divider[5]~I .operation_mode = "input";
defparam \divider[5]~I .output_async_reset = "none";
defparam \divider[5]~I .output_power_up = "low";
defparam \divider[5]~I .output_register_mode = "none";
defparam \divider[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N12
cycloneii_lcell_comb \divider_copy~1 (
// Equation(s):
// \divider_copy~1_combout  = (\always0~3_combout  & (((!\divider~combout [7] & \divider~combout [5])))) # (!\always0~3_combout  & (divider_copy[13]))

	.dataa(divider_copy[13]),
	.datab(\divider~combout [7]),
	.datac(\divider~combout [5]),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\divider_copy~1_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~1 .lut_mask = 16'h30AA;
defparam \divider_copy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y31_N5
cycloneii_lcell_ff \divider_copy[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(divider_copy[12]));

// Location: LCCOMB_X5_Y31_N22
cycloneii_lcell_comb \divider_copy~2 (
// Equation(s):
// \divider_copy~2_combout  = (\always0~3_combout  & (\divider~combout [4] & (!\divider~combout [7]))) # (!\always0~3_combout  & (((divider_copy[12]))))

	.dataa(\divider~combout [4]),
	.datab(\divider~combout [7]),
	.datac(divider_copy[12]),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\divider_copy~2_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~2 .lut_mask = 16'h22F0;
defparam \divider_copy~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y31_N3
cycloneii_lcell_ff \divider_copy[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(divider_copy[11]));

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \divider[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\divider~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider[3]));
// synopsys translate_off
defparam \divider[3]~I .input_async_reset = "none";
defparam \divider[3]~I .input_power_up = "low";
defparam \divider[3]~I .input_register_mode = "none";
defparam \divider[3]~I .input_sync_reset = "none";
defparam \divider[3]~I .oe_async_reset = "none";
defparam \divider[3]~I .oe_power_up = "low";
defparam \divider[3]~I .oe_register_mode = "none";
defparam \divider[3]~I .oe_sync_reset = "none";
defparam \divider[3]~I .operation_mode = "input";
defparam \divider[3]~I .output_async_reset = "none";
defparam \divider[3]~I .output_power_up = "low";
defparam \divider[3]~I .output_register_mode = "none";
defparam \divider[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N0
cycloneii_lcell_comb \divider_copy~3 (
// Equation(s):
// \divider_copy~3_combout  = (\always0~3_combout  & (((!\divider~combout [7] & \divider~combout [3])))) # (!\always0~3_combout  & (divider_copy[11]))

	.dataa(divider_copy[11]),
	.datab(\divider~combout [7]),
	.datac(\divider~combout [3]),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\divider_copy~3_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~3 .lut_mask = 16'h30AA;
defparam \divider_copy~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y31_N29
cycloneii_lcell_ff \divider_copy[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(divider_copy[10]));

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \divider[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\divider~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider[2]));
// synopsys translate_off
defparam \divider[2]~I .input_async_reset = "none";
defparam \divider[2]~I .input_power_up = "low";
defparam \divider[2]~I .input_register_mode = "none";
defparam \divider[2]~I .input_sync_reset = "none";
defparam \divider[2]~I .oe_async_reset = "none";
defparam \divider[2]~I .oe_power_up = "low";
defparam \divider[2]~I .oe_register_mode = "none";
defparam \divider[2]~I .oe_sync_reset = "none";
defparam \divider[2]~I .operation_mode = "input";
defparam \divider[2]~I .output_async_reset = "none";
defparam \divider[2]~I .output_power_up = "low";
defparam \divider[2]~I .output_register_mode = "none";
defparam \divider[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N6
cycloneii_lcell_comb \divider_copy~4 (
// Equation(s):
// \divider_copy~4_combout  = (\always0~3_combout  & (!\divider~combout [7] & ((\divider~combout [2])))) # (!\always0~3_combout  & (((divider_copy[10]))))

	.dataa(\divider~combout [7]),
	.datab(divider_copy[10]),
	.datac(\divider~combout [2]),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\divider_copy~4_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~4 .lut_mask = 16'h50CC;
defparam \divider_copy~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y31_N25
cycloneii_lcell_ff \divider_copy[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(divider_copy[9]));

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \divider[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\divider~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider[1]));
// synopsys translate_off
defparam \divider[1]~I .input_async_reset = "none";
defparam \divider[1]~I .input_power_up = "low";
defparam \divider[1]~I .input_register_mode = "none";
defparam \divider[1]~I .input_sync_reset = "none";
defparam \divider[1]~I .oe_async_reset = "none";
defparam \divider[1]~I .oe_power_up = "low";
defparam \divider[1]~I .oe_register_mode = "none";
defparam \divider[1]~I .oe_sync_reset = "none";
defparam \divider[1]~I .operation_mode = "input";
defparam \divider[1]~I .output_async_reset = "none";
defparam \divider[1]~I .output_power_up = "low";
defparam \divider[1]~I .output_register_mode = "none";
defparam \divider[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N8
cycloneii_lcell_comb \divider_copy~5 (
// Equation(s):
// \divider_copy~5_combout  = (\always0~3_combout  & (!\divider~combout [7] & ((\divider~combout [1])))) # (!\always0~3_combout  & (((divider_copy[9]))))

	.dataa(\divider~combout [7]),
	.datab(divider_copy[9]),
	.datac(\divider~combout [1]),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\divider_copy~5_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~5 .lut_mask = 16'h50CC;
defparam \divider_copy~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y31_N7
cycloneii_lcell_ff \divider_copy[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(divider_copy[8]));

// Location: LCCOMB_X5_Y31_N10
cycloneii_lcell_comb \divider_copy~6 (
// Equation(s):
// \divider_copy~6_combout  = (\always0~3_combout  & (\divider~combout [0] & (!\divider~combout [7]))) # (!\always0~3_combout  & (((divider_copy[8]))))

	.dataa(\divider~combout [0]),
	.datab(\divider~combout [7]),
	.datac(divider_copy[8]),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\divider_copy~6_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~6 .lut_mask = 16'h22F0;
defparam \divider_copy~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y31_N31
cycloneii_lcell_ff \divider_copy[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(divider_copy[7]));

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dividend[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dividend~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend[7]));
// synopsys translate_off
defparam \dividend[7]~I .input_async_reset = "none";
defparam \dividend[7]~I .input_power_up = "low";
defparam \dividend[7]~I .input_register_mode = "none";
defparam \dividend[7]~I .input_sync_reset = "none";
defparam \dividend[7]~I .oe_async_reset = "none";
defparam \dividend[7]~I .oe_power_up = "low";
defparam \dividend[7]~I .oe_register_mode = "none";
defparam \dividend[7]~I .oe_sync_reset = "none";
defparam \dividend[7]~I .operation_mode = "input";
defparam \dividend[7]~I .output_async_reset = "none";
defparam \dividend[7]~I .output_power_up = "low";
defparam \dividend[7]~I .output_register_mode = "none";
defparam \dividend[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dividend[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dividend~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend[4]));
// synopsys translate_off
defparam \dividend[4]~I .input_async_reset = "none";
defparam \dividend[4]~I .input_power_up = "low";
defparam \dividend[4]~I .input_register_mode = "none";
defparam \dividend[4]~I .input_sync_reset = "none";
defparam \dividend[4]~I .oe_async_reset = "none";
defparam \dividend[4]~I .oe_power_up = "low";
defparam \dividend[4]~I .oe_register_mode = "none";
defparam \dividend[4]~I .oe_sync_reset = "none";
defparam \dividend[4]~I .operation_mode = "input";
defparam \dividend[4]~I .output_async_reset = "none";
defparam \dividend[4]~I .output_power_up = "low";
defparam \dividend[4]~I .output_register_mode = "none";
defparam \dividend[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dividend[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dividend~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend[2]));
// synopsys translate_off
defparam \dividend[2]~I .input_async_reset = "none";
defparam \dividend[2]~I .input_power_up = "low";
defparam \dividend[2]~I .input_register_mode = "none";
defparam \dividend[2]~I .input_sync_reset = "none";
defparam \dividend[2]~I .oe_async_reset = "none";
defparam \dividend[2]~I .oe_power_up = "low";
defparam \dividend[2]~I .oe_register_mode = "none";
defparam \dividend[2]~I .oe_sync_reset = "none";
defparam \dividend[2]~I .operation_mode = "input";
defparam \dividend[2]~I .output_async_reset = "none";
defparam \dividend[2]~I .output_power_up = "low";
defparam \dividend[2]~I .output_register_mode = "none";
defparam \dividend[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dividend[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dividend~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend[0]));
// synopsys translate_off
defparam \dividend[0]~I .input_async_reset = "none";
defparam \dividend[0]~I .input_power_up = "low";
defparam \dividend[0]~I .input_register_mode = "none";
defparam \dividend[0]~I .input_sync_reset = "none";
defparam \dividend[0]~I .oe_async_reset = "none";
defparam \dividend[0]~I .oe_power_up = "low";
defparam \dividend[0]~I .oe_register_mode = "none";
defparam \dividend[0]~I .oe_sync_reset = "none";
defparam \dividend[0]~I .operation_mode = "input";
defparam \dividend[0]~I .output_async_reset = "none";
defparam \dividend[0]~I .output_power_up = "low";
defparam \dividend[0]~I .output_register_mode = "none";
defparam \dividend[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N0
cycloneii_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_cout  = CARRY(!\dividend~combout [0])

	.dataa(vcc),
	.datab(\dividend~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add0~2_cout ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h0033;
defparam \Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N2
cycloneii_lcell_comb \Add0~3 (
// Equation(s):
// \Add0~3_combout  = (\dividend~combout [1] & ((\Add0~2_cout ) # (GND))) # (!\dividend~combout [1] & (!\Add0~2_cout ))
// \Add0~4  = CARRY((\dividend~combout [1]) # (!\Add0~2_cout ))

	.dataa(\dividend~combout [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~2_cout ),
	.combout(\Add0~3_combout ),
	.cout(\Add0~4 ));
// synopsys translate_off
defparam \Add0~3 .lut_mask = 16'hA5AF;
defparam \Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N4
cycloneii_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_combout  = (\dividend~combout [2] & (!\Add0~4  & VCC)) # (!\dividend~combout [2] & (\Add0~4  $ (GND)))
// \Add0~6  = CARRY((!\dividend~combout [2] & !\Add0~4 ))

	.dataa(vcc),
	.datab(\dividend~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~4 ),
	.combout(\Add0~5_combout ),
	.cout(\Add0~6 ));
// synopsys translate_off
defparam \Add0~5 .lut_mask = 16'h3C03;
defparam \Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N6
cycloneii_lcell_comb \Add0~7 (
// Equation(s):
// \Add0~7_combout  = (\dividend~combout [3] & ((\Add0~6 ) # (GND))) # (!\dividend~combout [3] & (!\Add0~6 ))
// \Add0~8  = CARRY((\dividend~combout [3]) # (!\Add0~6 ))

	.dataa(\dividend~combout [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~6 ),
	.combout(\Add0~7_combout ),
	.cout(\Add0~8 ));
// synopsys translate_off
defparam \Add0~7 .lut_mask = 16'hA5AF;
defparam \Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N10
cycloneii_lcell_comb \Add0~11 (
// Equation(s):
// \Add0~11_combout  = (\dividend~combout [5] & ((\Add0~10 ) # (GND))) # (!\dividend~combout [5] & (!\Add0~10 ))
// \Add0~12  = CARRY((\dividend~combout [5]) # (!\Add0~10 ))

	.dataa(\dividend~combout [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~10 ),
	.combout(\Add0~11_combout ),
	.cout(\Add0~12 ));
// synopsys translate_off
defparam \Add0~11 .lut_mask = 16'hA5AF;
defparam \Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N12
cycloneii_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_combout  = (\dividend~combout [6] & (!\Add0~12  & VCC)) # (!\dividend~combout [6] & (\Add0~12  $ (GND)))
// \Add0~14  = CARRY((!\dividend~combout [6] & !\Add0~12 ))

	.dataa(\dividend~combout [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~12 ),
	.combout(\Add0~13_combout ),
	.cout(\Add0~14 ));
// synopsys translate_off
defparam \Add0~13 .lut_mask = 16'h5A05;
defparam \Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N26
cycloneii_lcell_comb \dividend_copy[6]~5 (
// Equation(s):
// \dividend_copy[6]~5_combout  = (\dividend~combout [7] & ((\Add0~13_combout ))) # (!\dividend~combout [7] & (\dividend~combout [6]))

	.dataa(\dividend~combout [6]),
	.datab(\dividend~combout [7]),
	.datac(vcc),
	.datad(\Add0~13_combout ),
	.cin(gnd),
	.combout(\dividend_copy[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy[6]~5 .lut_mask = 16'hEE22;
defparam \dividend_copy[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N24
cycloneii_lcell_comb \dividend_copy[5]~4 (
// Equation(s):
// \dividend_copy[5]~4_combout  = (\dividend~combout [7] & ((\Add0~11_combout ))) # (!\dividend~combout [7] & (\dividend~combout [5]))

	.dataa(\dividend~combout [5]),
	.datab(\dividend~combout [7]),
	.datac(vcc),
	.datad(\Add0~11_combout ),
	.cin(gnd),
	.combout(\dividend_copy[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy[5]~4 .lut_mask = 16'hEE22;
defparam \dividend_copy[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N18
cycloneii_lcell_comb \dividend_copy[4]~3 (
// Equation(s):
// \dividend_copy[4]~3_combout  = (\dividend~combout [7] & (\Add0~9_combout )) # (!\dividend~combout [7] & ((\dividend~combout [4])))

	.dataa(\Add0~9_combout ),
	.datab(\dividend~combout [7]),
	.datac(vcc),
	.datad(\dividend~combout [4]),
	.cin(gnd),
	.combout(\dividend_copy[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy[4]~3 .lut_mask = 16'hBB88;
defparam \dividend_copy[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N22
cycloneii_lcell_comb \dividend_copy[3]~2 (
// Equation(s):
// \dividend_copy[3]~2_combout  = (\dividend~combout [7] & ((\Add0~7_combout ))) # (!\dividend~combout [7] & (\dividend~combout [3]))

	.dataa(\dividend~combout [3]),
	.datab(vcc),
	.datac(\dividend~combout [7]),
	.datad(\Add0~7_combout ),
	.cin(gnd),
	.combout(\dividend_copy[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy[3]~2 .lut_mask = 16'hFA0A;
defparam \dividend_copy[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y31_N18
cycloneii_lcell_comb \dividend_copy[3]~feeder (
// Equation(s):
// \dividend_copy[3]~feeder_combout  = \dividend_copy[3]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dividend_copy[3]~2_combout ),
	.cin(gnd),
	.combout(\dividend_copy[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy[3]~feeder .lut_mask = 16'hFF00;
defparam \dividend_copy[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y31_N24
cycloneii_lcell_comb \divider_copy~11 (
// Equation(s):
// \divider_copy~11_combout  = (divider_copy[3] & !\always0~3_combout )

	.dataa(divider_copy[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\divider_copy~11_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~11 .lut_mask = 16'h00AA;
defparam \divider_copy~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y31_N27
cycloneii_lcell_ff \divider_copy[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(divider_copy[2]));

// Location: LCCOMB_X5_Y31_N18
cycloneii_lcell_comb \divider_copy~12 (
// Equation(s):
// \divider_copy~12_combout  = (divider_copy[2] & !\always0~3_combout )

	.dataa(vcc),
	.datab(divider_copy[2]),
	.datac(vcc),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\divider_copy~12_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~12 .lut_mask = 16'h00CC;
defparam \divider_copy~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y31_N19
cycloneii_lcell_ff \divider_copy[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(divider_copy[1]));

// Location: LCCOMB_X5_Y31_N28
cycloneii_lcell_comb \divider_copy~13 (
// Equation(s):
// \divider_copy~13_combout  = (divider_copy[1] & !\always0~3_combout )

	.dataa(vcc),
	.datab(divider_copy[1]),
	.datac(vcc),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\divider_copy~13_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~13 .lut_mask = 16'h00CC;
defparam \divider_copy~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y31_N9
cycloneii_lcell_ff \divider_copy[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(divider_copy[0]));

// Location: LCCOMB_X4_Y31_N0
cycloneii_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = (dividend_copy[0] & ((GND) # (!divider_copy[0]))) # (!dividend_copy[0] & (divider_copy[0] $ (GND)))
// \Add2~1  = CARRY((dividend_copy[0]) # (!divider_copy[0]))

	.dataa(dividend_copy[0]),
	.datab(divider_copy[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h66BB;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y31_N2
cycloneii_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (dividend_copy[1] & ((divider_copy[1] & (!\Add2~1 )) # (!divider_copy[1] & (\Add2~1  & VCC)))) # (!dividend_copy[1] & ((divider_copy[1] & ((\Add2~1 ) # (GND))) # (!divider_copy[1] & (!\Add2~1 ))))
// \Add2~3  = CARRY((dividend_copy[1] & (divider_copy[1] & !\Add2~1 )) # (!dividend_copy[1] & ((divider_copy[1]) # (!\Add2~1 ))))

	.dataa(dividend_copy[1]),
	.datab(divider_copy[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h694D;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y31_N4
cycloneii_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = ((dividend_copy[2] $ (divider_copy[2] $ (\Add2~3 )))) # (GND)
// \Add2~5  = CARRY((dividend_copy[2] & ((!\Add2~3 ) # (!divider_copy[2]))) # (!dividend_copy[2] & (!divider_copy[2] & !\Add2~3 )))

	.dataa(dividend_copy[2]),
	.datab(divider_copy[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'h962B;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y31_N6
cycloneii_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (divider_copy[3] & ((dividend_copy[3] & (!\Add2~5 )) # (!dividend_copy[3] & ((\Add2~5 ) # (GND))))) # (!divider_copy[3] & ((dividend_copy[3] & (\Add2~5  & VCC)) # (!dividend_copy[3] & (!\Add2~5 ))))
// \Add2~7  = CARRY((divider_copy[3] & ((!\Add2~5 ) # (!dividend_copy[3]))) # (!divider_copy[3] & (!dividend_copy[3] & !\Add2~5 )))

	.dataa(divider_copy[3]),
	.datab(dividend_copy[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h692B;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y31_N14
cycloneii_lcell_comb \dividend_copy[0]~7 (
// Equation(s):
// \dividend_copy[0]~7_combout  = (\always0~3_combout ) # (!\Add2~30_combout )

	.dataa(\always0~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~30_combout ),
	.cin(gnd),
	.combout(\dividend_copy[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy[0]~7 .lut_mask = 16'hAAFF;
defparam \dividend_copy[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y31_N19
cycloneii_lcell_ff \dividend_copy[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy[3]~feeder_combout ),
	.sdata(\Add2~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\always0~3_combout ),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dividend_copy[3]));

// Location: LCCOMB_X4_Y31_N8
cycloneii_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = ((divider_copy[4] $ (dividend_copy[4] $ (\Add2~7 )))) # (GND)
// \Add2~9  = CARRY((divider_copy[4] & (dividend_copy[4] & !\Add2~7 )) # (!divider_copy[4] & ((dividend_copy[4]) # (!\Add2~7 ))))

	.dataa(divider_copy[4]),
	.datab(dividend_copy[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'h964D;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X1_Y31_N19
cycloneii_lcell_ff \dividend_copy[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy[4]~3_combout ),
	.sdata(\Add2~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\always0~3_combout ),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dividend_copy[4]));

// Location: LCCOMB_X4_Y31_N10
cycloneii_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (divider_copy[5] & ((dividend_copy[5] & (!\Add2~9 )) # (!dividend_copy[5] & ((\Add2~9 ) # (GND))))) # (!divider_copy[5] & ((dividend_copy[5] & (\Add2~9  & VCC)) # (!dividend_copy[5] & (!\Add2~9 ))))
// \Add2~11  = CARRY((divider_copy[5] & ((!\Add2~9 ) # (!dividend_copy[5]))) # (!divider_copy[5] & (!dividend_copy[5] & !\Add2~9 )))

	.dataa(divider_copy[5]),
	.datab(dividend_copy[5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h692B;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X1_Y31_N25
cycloneii_lcell_ff \dividend_copy[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy[5]~4_combout ),
	.sdata(\Add2~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\always0~3_combout ),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dividend_copy[5]));

// Location: LCCOMB_X4_Y31_N12
cycloneii_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = ((divider_copy[6] $ (dividend_copy[6] $ (\Add2~11 )))) # (GND)
// \Add2~13  = CARRY((divider_copy[6] & (dividend_copy[6] & !\Add2~11 )) # (!divider_copy[6] & ((dividend_copy[6]) # (!\Add2~11 ))))

	.dataa(divider_copy[6]),
	.datab(dividend_copy[6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'h964D;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X1_Y31_N27
cycloneii_lcell_ff \dividend_copy[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy[6]~5_combout ),
	.sdata(\Add2~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\always0~3_combout ),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dividend_copy[6]));

// Location: LCCOMB_X4_Y31_N16
cycloneii_lcell_comb \Add2~16 (
// Equation(s):
// \Add2~16_combout  = ((divider_copy[8] $ (dividend_copy[8] $ (\Add2~15 )))) # (GND)
// \Add2~17  = CARRY((divider_copy[8] & (dividend_copy[8] & !\Add2~15 )) # (!divider_copy[8] & ((dividend_copy[8]) # (!\Add2~15 ))))

	.dataa(divider_copy[8]),
	.datab(dividend_copy[8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~15 ),
	.combout(\Add2~16_combout ),
	.cout(\Add2~17 ));
// synopsys translate_off
defparam \Add2~16 .lut_mask = 16'h964D;
defparam \Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y31_N28
cycloneii_lcell_comb \dividend_copy~14 (
// Equation(s):
// \dividend_copy~14_combout  = (\Add2~16_combout  & !\always0~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~16_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\dividend_copy~14_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy~14 .lut_mask = 16'h00F0;
defparam \dividend_copy~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y31_N29
cycloneii_lcell_ff \dividend_copy[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dividend_copy[8]));

// Location: LCCOMB_X4_Y31_N18
cycloneii_lcell_comb \Add2~18 (
// Equation(s):
// \Add2~18_combout  = (divider_copy[9] & ((dividend_copy[9] & (!\Add2~17 )) # (!dividend_copy[9] & ((\Add2~17 ) # (GND))))) # (!divider_copy[9] & ((dividend_copy[9] & (\Add2~17  & VCC)) # (!dividend_copy[9] & (!\Add2~17 ))))
// \Add2~19  = CARRY((divider_copy[9] & ((!\Add2~17 ) # (!dividend_copy[9]))) # (!divider_copy[9] & (!dividend_copy[9] & !\Add2~17 )))

	.dataa(divider_copy[9]),
	.datab(dividend_copy[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~17 ),
	.combout(\Add2~18_combout ),
	.cout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~18 .lut_mask = 16'h692B;
defparam \Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y31_N22
cycloneii_lcell_comb \dividend_copy~13 (
// Equation(s):
// \dividend_copy~13_combout  = (!\always0~3_combout  & \Add2~18_combout )

	.dataa(\always0~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~18_combout ),
	.cin(gnd),
	.combout(\dividend_copy~13_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy~13 .lut_mask = 16'h5500;
defparam \dividend_copy~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y31_N23
cycloneii_lcell_ff \dividend_copy[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dividend_copy[9]));

// Location: LCCOMB_X4_Y31_N24
cycloneii_lcell_comb \Add2~24 (
// Equation(s):
// \Add2~24_combout  = ((divider_copy[12] $ (dividend_copy[12] $ (\Add2~23 )))) # (GND)
// \Add2~25  = CARRY((divider_copy[12] & (dividend_copy[12] & !\Add2~23 )) # (!divider_copy[12] & ((dividend_copy[12]) # (!\Add2~23 ))))

	.dataa(divider_copy[12]),
	.datab(dividend_copy[12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~23 ),
	.combout(\Add2~24_combout ),
	.cout(\Add2~25 ));
// synopsys translate_off
defparam \Add2~24 .lut_mask = 16'h964D;
defparam \Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y31_N4
cycloneii_lcell_comb \dividend_copy~10 (
// Equation(s):
// \dividend_copy~10_combout  = (!\always0~3_combout  & \Add2~24_combout )

	.dataa(\always0~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~24_combout ),
	.cin(gnd),
	.combout(\dividend_copy~10_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy~10 .lut_mask = 16'h5500;
defparam \dividend_copy~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y31_N5
cycloneii_lcell_ff \dividend_copy[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dividend_copy[12]));

// Location: LCCOMB_X4_Y31_N28
cycloneii_lcell_comb \Add2~28 (
// Equation(s):
// \Add2~28_combout  = (dividend_copy[14] & ((GND) # (!\Add2~27 ))) # (!dividend_copy[14] & (\Add2~27  $ (GND)))
// \Add2~29  = CARRY((dividend_copy[14]) # (!\Add2~27 ))

	.dataa(vcc),
	.datab(dividend_copy[14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~27 ),
	.combout(\Add2~28_combout ),
	.cout(\Add2~29 ));
// synopsys translate_off
defparam \Add2~28 .lut_mask = 16'h3CCF;
defparam \Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y31_N22
cycloneii_lcell_comb \dividend_copy~8 (
// Equation(s):
// \dividend_copy~8_combout  = (!\always0~3_combout  & \Add2~28_combout )

	.dataa(\always0~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~28_combout ),
	.cin(gnd),
	.combout(\dividend_copy~8_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy~8 .lut_mask = 16'h5500;
defparam \dividend_copy~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y31_N23
cycloneii_lcell_ff \dividend_copy[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dividend_copy[14]));

// Location: LCCOMB_X4_Y31_N30
cycloneii_lcell_comb \Add2~30 (
// Equation(s):
// \Add2~30_combout  = !\Add2~29 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~29 ),
	.combout(\Add2~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~30 .lut_mask = 16'h0F0F;
defparam \Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y31_N26
cycloneii_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = \Add2~30_combout  $ (((\sign_flag~regout  & (\always0~1_combout  & \bit [0]))))

	.dataa(\sign_flag~regout ),
	.datab(\always0~1_combout ),
	.datac(\bit [0]),
	.datad(\Add2~30_combout ),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h7F80;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y31_N6
cycloneii_lcell_comb \quotient[0]~8 (
// Equation(s):
// \quotient[0]~8_combout  = (\always0~2_combout  & (\Add4~0_combout  $ (GND))) # (!\always0~2_combout  & (!\Add4~0_combout  & VCC))
// \quotient[0]~9  = CARRY((\always0~2_combout  & !\Add4~0_combout ))

	.dataa(\always0~2_combout ),
	.datab(\Add4~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\quotient[0]~8_combout ),
	.cout(\quotient[0]~9 ));
// synopsys translate_off
defparam \quotient[0]~8 .lut_mask = 16'h9922;
defparam \quotient[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y31_N7
cycloneii_lcell_ff \quotient[0]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\quotient[0]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\quotient[0]~reg0_regout ));

// Location: LCCOMB_X3_Y31_N8
cycloneii_lcell_comb \quotient[1]~10 (
// Equation(s):
// \quotient[1]~10_combout  = (\quotient[0]~9  & (\always0~2_combout  $ ((!\quotient[0]~reg0_regout )))) # (!\quotient[0]~9  & ((\always0~2_combout  $ (\quotient[0]~reg0_regout )) # (GND)))
// \quotient[1]~11  = CARRY((\always0~2_combout  $ (!\quotient[0]~reg0_regout )) # (!\quotient[0]~9 ))

	.dataa(\always0~2_combout ),
	.datab(\quotient[0]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\quotient[0]~9 ),
	.combout(\quotient[1]~10_combout ),
	.cout(\quotient[1]~11 ));
// synopsys translate_off
defparam \quotient[1]~10 .lut_mask = 16'h969F;
defparam \quotient[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X3_Y31_N9
cycloneii_lcell_ff \quotient[1]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\quotient[1]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\quotient[1]~reg0_regout ));

// Location: LCCOMB_X3_Y31_N10
cycloneii_lcell_comb \quotient[2]~12 (
// Equation(s):
// \quotient[2]~12_combout  = (\quotient[1]~11  & ((\always0~2_combout  $ (\quotient[1]~reg0_regout )))) # (!\quotient[1]~11  & (\always0~2_combout  $ (\quotient[1]~reg0_regout  $ (VCC))))
// \quotient[2]~13  = CARRY((!\quotient[1]~11  & (\always0~2_combout  $ (\quotient[1]~reg0_regout ))))

	.dataa(\always0~2_combout ),
	.datab(\quotient[1]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\quotient[1]~11 ),
	.combout(\quotient[2]~12_combout ),
	.cout(\quotient[2]~13 ));
// synopsys translate_off
defparam \quotient[2]~12 .lut_mask = 16'h6906;
defparam \quotient[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X3_Y31_N11
cycloneii_lcell_ff \quotient[2]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\quotient[2]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\quotient[2]~reg0_regout ));

// Location: LCCOMB_X3_Y31_N12
cycloneii_lcell_comb \quotient[3]~14 (
// Equation(s):
// \quotient[3]~14_combout  = (\quotient[2]~13  & (\always0~2_combout  $ ((!\quotient[2]~reg0_regout )))) # (!\quotient[2]~13  & ((\always0~2_combout  $ (\quotient[2]~reg0_regout )) # (GND)))
// \quotient[3]~15  = CARRY((\always0~2_combout  $ (!\quotient[2]~reg0_regout )) # (!\quotient[2]~13 ))

	.dataa(\always0~2_combout ),
	.datab(\quotient[2]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\quotient[2]~13 ),
	.combout(\quotient[3]~14_combout ),
	.cout(\quotient[3]~15 ));
// synopsys translate_off
defparam \quotient[3]~14 .lut_mask = 16'h969F;
defparam \quotient[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X3_Y31_N13
cycloneii_lcell_ff \quotient[3]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\quotient[3]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\quotient[3]~reg0_regout ));

// Location: LCCOMB_X3_Y31_N14
cycloneii_lcell_comb \quotient[4]~16 (
// Equation(s):
// \quotient[4]~16_combout  = (\quotient[3]~15  & ((\always0~2_combout  $ (\quotient[3]~reg0_regout )))) # (!\quotient[3]~15  & (\always0~2_combout  $ (\quotient[3]~reg0_regout  $ (VCC))))
// \quotient[4]~17  = CARRY((!\quotient[3]~15  & (\always0~2_combout  $ (\quotient[3]~reg0_regout ))))

	.dataa(\always0~2_combout ),
	.datab(\quotient[3]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\quotient[3]~15 ),
	.combout(\quotient[4]~16_combout ),
	.cout(\quotient[4]~17 ));
// synopsys translate_off
defparam \quotient[4]~16 .lut_mask = 16'h6906;
defparam \quotient[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X3_Y31_N15
cycloneii_lcell_ff \quotient[4]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\quotient[4]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\quotient[4]~reg0_regout ));

// Location: LCCOMB_X3_Y31_N16
cycloneii_lcell_comb \quotient[5]~18 (
// Equation(s):
// \quotient[5]~18_combout  = (\quotient[4]~17  & (\always0~2_combout  $ ((!\quotient[4]~reg0_regout )))) # (!\quotient[4]~17  & ((\always0~2_combout  $ (\quotient[4]~reg0_regout )) # (GND)))
// \quotient[5]~19  = CARRY((\always0~2_combout  $ (!\quotient[4]~reg0_regout )) # (!\quotient[4]~17 ))

	.dataa(\always0~2_combout ),
	.datab(\quotient[4]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\quotient[4]~17 ),
	.combout(\quotient[5]~18_combout ),
	.cout(\quotient[5]~19 ));
// synopsys translate_off
defparam \quotient[5]~18 .lut_mask = 16'h969F;
defparam \quotient[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X3_Y31_N17
cycloneii_lcell_ff \quotient[5]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\quotient[5]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\quotient[5]~reg0_regout ));

// Location: LCCOMB_X3_Y31_N18
cycloneii_lcell_comb \quotient[6]~20 (
// Equation(s):
// \quotient[6]~20_combout  = (\quotient[5]~19  & ((\always0~2_combout  $ (\quotient[5]~reg0_regout )))) # (!\quotient[5]~19  & (\always0~2_combout  $ (\quotient[5]~reg0_regout  $ (VCC))))
// \quotient[6]~21  = CARRY((!\quotient[5]~19  & (\always0~2_combout  $ (\quotient[5]~reg0_regout ))))

	.dataa(\always0~2_combout ),
	.datab(\quotient[5]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\quotient[5]~19 ),
	.combout(\quotient[6]~20_combout ),
	.cout(\quotient[6]~21 ));
// synopsys translate_off
defparam \quotient[6]~20 .lut_mask = 16'h6906;
defparam \quotient[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X3_Y31_N19
cycloneii_lcell_ff \quotient[6]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\quotient[6]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\quotient[6]~reg0_regout ));

// Location: LCCOMB_X3_Y31_N20
cycloneii_lcell_comb \quotient[7]~22 (
// Equation(s):
// \quotient[7]~22_combout  = \always0~2_combout  $ (\quotient[6]~21  $ (\quotient[6]~reg0_regout ))

	.dataa(\always0~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\quotient[6]~reg0_regout ),
	.cin(\quotient[6]~21 ),
	.combout(\quotient[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \quotient[7]~22 .lut_mask = 16'hA55A;
defparam \quotient[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X3_Y31_N21
cycloneii_lcell_ff \quotient[7]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\quotient[7]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\quotient[7]~reg0_regout ));

// Location: LCCOMB_X3_Y31_N0
cycloneii_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (\always0~3_combout  & ((\dividend~combout [0]))) # (!\always0~3_combout  & (\Add2~0_combout ))

	.dataa(\always0~3_combout ),
	.datab(vcc),
	.datac(\Add2~0_combout ),
	.datad(\dividend~combout [0]),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'hFA50;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y31_N1
cycloneii_lcell_ff \dividend_copy[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dividend_copy[0]));

// Location: LCCOMB_X1_Y31_N20
cycloneii_lcell_comb \dividend_copy[1]~0 (
// Equation(s):
// \dividend_copy[1]~0_combout  = (\dividend~combout [7] & ((\Add0~3_combout ))) # (!\dividend~combout [7] & (\dividend~combout [1]))

	.dataa(\dividend~combout [1]),
	.datab(\dividend~combout [7]),
	.datac(vcc),
	.datad(\Add0~3_combout ),
	.cin(gnd),
	.combout(\dividend_copy[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy[1]~0 .lut_mask = 16'hEE22;
defparam \dividend_copy[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y31_N21
cycloneii_lcell_ff \dividend_copy[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy[1]~0_combout ),
	.sdata(\Add2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\always0~3_combout ),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dividend_copy[1]));

// Location: LCCOMB_X1_Y31_N16
cycloneii_lcell_comb \dividend_copy[2]~1 (
// Equation(s):
// \dividend_copy[2]~1_combout  = (\dividend~combout [7] & (\Add0~5_combout )) # (!\dividend~combout [7] & ((\dividend~combout [2])))

	.dataa(vcc),
	.datab(\dividend~combout [7]),
	.datac(\Add0~5_combout ),
	.datad(\dividend~combout [2]),
	.cin(gnd),
	.combout(\dividend_copy[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy[2]~1 .lut_mask = 16'hF3C0;
defparam \dividend_copy[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y31_N28
cycloneii_lcell_comb \dividend_copy[2]~feeder (
// Equation(s):
// \dividend_copy[2]~feeder_combout  = \dividend_copy[2]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dividend_copy[2]~1_combout ),
	.cin(gnd),
	.combout(\dividend_copy[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy[2]~feeder .lut_mask = 16'hFF00;
defparam \dividend_copy[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y31_N29
cycloneii_lcell_ff \dividend_copy[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy[2]~feeder_combout ),
	.sdata(\Add2~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\always0~3_combout ),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dividend_copy[2]));

// Location: LCCOMB_X5_Y31_N4
cycloneii_lcell_comb \dividend_copy[7]~6 (
// Equation(s):
// \dividend_copy[7]~6_combout  = (\Add2~30_combout  & ((dividend_copy[7]))) # (!\Add2~30_combout  & (\Add2~14_combout ))

	.dataa(\Add2~14_combout ),
	.datab(vcc),
	.datac(dividend_copy[7]),
	.datad(\Add2~30_combout ),
	.cin(gnd),
	.combout(\dividend_copy[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy[7]~6 .lut_mask = 16'hF0AA;
defparam \dividend_copy[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N14
cycloneii_lcell_comb \Add0~15 (
// Equation(s):
// \Add0~15_combout  = \dividend~combout [7] $ (!\Add0~14 )

	.dataa(vcc),
	.datab(\dividend~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~14 ),
	.combout(\Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~15 .lut_mask = 16'hC3C3;
defparam \Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N30
cycloneii_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_combout  = (\dividend~combout [7] & \Add0~15_combout )

	.dataa(vcc),
	.datab(\dividend~combout [7]),
	.datac(\Add0~15_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~17 .lut_mask = 16'hC0C0;
defparam \Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y31_N5
cycloneii_lcell_ff \dividend_copy[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy[7]~6_combout ),
	.sdata(\Add0~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\always0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dividend_copy[7]));

// Location: LCCOMB_X1_Y31_N28
cycloneii_lcell_comb WideNor0(
// Equation(s):
// \WideNor0~combout  = ((\bit [5]) # (\bit [4])) # (!\WideNor0~0_combout )

	.dataa(vcc),
	.datab(\WideNor0~0_combout ),
	.datac(\bit [5]),
	.datad(\bit [4]),
	.cin(gnd),
	.combout(\WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam WideNor0.lut_mask = 16'hFFF3;
defparam WideNor0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \quotient[0]~I (
	.datain(\quotient[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(quotient[0]));
// synopsys translate_off
defparam \quotient[0]~I .input_async_reset = "none";
defparam \quotient[0]~I .input_power_up = "low";
defparam \quotient[0]~I .input_register_mode = "none";
defparam \quotient[0]~I .input_sync_reset = "none";
defparam \quotient[0]~I .oe_async_reset = "none";
defparam \quotient[0]~I .oe_power_up = "low";
defparam \quotient[0]~I .oe_register_mode = "none";
defparam \quotient[0]~I .oe_sync_reset = "none";
defparam \quotient[0]~I .operation_mode = "output";
defparam \quotient[0]~I .output_async_reset = "none";
defparam \quotient[0]~I .output_power_up = "low";
defparam \quotient[0]~I .output_register_mode = "none";
defparam \quotient[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \quotient[1]~I (
	.datain(\quotient[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(quotient[1]));
// synopsys translate_off
defparam \quotient[1]~I .input_async_reset = "none";
defparam \quotient[1]~I .input_power_up = "low";
defparam \quotient[1]~I .input_register_mode = "none";
defparam \quotient[1]~I .input_sync_reset = "none";
defparam \quotient[1]~I .oe_async_reset = "none";
defparam \quotient[1]~I .oe_power_up = "low";
defparam \quotient[1]~I .oe_register_mode = "none";
defparam \quotient[1]~I .oe_sync_reset = "none";
defparam \quotient[1]~I .operation_mode = "output";
defparam \quotient[1]~I .output_async_reset = "none";
defparam \quotient[1]~I .output_power_up = "low";
defparam \quotient[1]~I .output_register_mode = "none";
defparam \quotient[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \quotient[2]~I (
	.datain(\quotient[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(quotient[2]));
// synopsys translate_off
defparam \quotient[2]~I .input_async_reset = "none";
defparam \quotient[2]~I .input_power_up = "low";
defparam \quotient[2]~I .input_register_mode = "none";
defparam \quotient[2]~I .input_sync_reset = "none";
defparam \quotient[2]~I .oe_async_reset = "none";
defparam \quotient[2]~I .oe_power_up = "low";
defparam \quotient[2]~I .oe_register_mode = "none";
defparam \quotient[2]~I .oe_sync_reset = "none";
defparam \quotient[2]~I .operation_mode = "output";
defparam \quotient[2]~I .output_async_reset = "none";
defparam \quotient[2]~I .output_power_up = "low";
defparam \quotient[2]~I .output_register_mode = "none";
defparam \quotient[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \quotient[3]~I (
	.datain(\quotient[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(quotient[3]));
// synopsys translate_off
defparam \quotient[3]~I .input_async_reset = "none";
defparam \quotient[3]~I .input_power_up = "low";
defparam \quotient[3]~I .input_register_mode = "none";
defparam \quotient[3]~I .input_sync_reset = "none";
defparam \quotient[3]~I .oe_async_reset = "none";
defparam \quotient[3]~I .oe_power_up = "low";
defparam \quotient[3]~I .oe_register_mode = "none";
defparam \quotient[3]~I .oe_sync_reset = "none";
defparam \quotient[3]~I .operation_mode = "output";
defparam \quotient[3]~I .output_async_reset = "none";
defparam \quotient[3]~I .output_power_up = "low";
defparam \quotient[3]~I .output_register_mode = "none";
defparam \quotient[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \quotient[4]~I (
	.datain(\quotient[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(quotient[4]));
// synopsys translate_off
defparam \quotient[4]~I .input_async_reset = "none";
defparam \quotient[4]~I .input_power_up = "low";
defparam \quotient[4]~I .input_register_mode = "none";
defparam \quotient[4]~I .input_sync_reset = "none";
defparam \quotient[4]~I .oe_async_reset = "none";
defparam \quotient[4]~I .oe_power_up = "low";
defparam \quotient[4]~I .oe_register_mode = "none";
defparam \quotient[4]~I .oe_sync_reset = "none";
defparam \quotient[4]~I .operation_mode = "output";
defparam \quotient[4]~I .output_async_reset = "none";
defparam \quotient[4]~I .output_power_up = "low";
defparam \quotient[4]~I .output_register_mode = "none";
defparam \quotient[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \quotient[5]~I (
	.datain(\quotient[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(quotient[5]));
// synopsys translate_off
defparam \quotient[5]~I .input_async_reset = "none";
defparam \quotient[5]~I .input_power_up = "low";
defparam \quotient[5]~I .input_register_mode = "none";
defparam \quotient[5]~I .input_sync_reset = "none";
defparam \quotient[5]~I .oe_async_reset = "none";
defparam \quotient[5]~I .oe_power_up = "low";
defparam \quotient[5]~I .oe_register_mode = "none";
defparam \quotient[5]~I .oe_sync_reset = "none";
defparam \quotient[5]~I .operation_mode = "output";
defparam \quotient[5]~I .output_async_reset = "none";
defparam \quotient[5]~I .output_power_up = "low";
defparam \quotient[5]~I .output_register_mode = "none";
defparam \quotient[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \quotient[6]~I (
	.datain(\quotient[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(quotient[6]));
// synopsys translate_off
defparam \quotient[6]~I .input_async_reset = "none";
defparam \quotient[6]~I .input_power_up = "low";
defparam \quotient[6]~I .input_register_mode = "none";
defparam \quotient[6]~I .input_sync_reset = "none";
defparam \quotient[6]~I .oe_async_reset = "none";
defparam \quotient[6]~I .oe_power_up = "low";
defparam \quotient[6]~I .oe_register_mode = "none";
defparam \quotient[6]~I .oe_sync_reset = "none";
defparam \quotient[6]~I .operation_mode = "output";
defparam \quotient[6]~I .output_async_reset = "none";
defparam \quotient[6]~I .output_power_up = "low";
defparam \quotient[6]~I .output_register_mode = "none";
defparam \quotient[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \quotient[7]~I (
	.datain(\quotient[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(quotient[7]));
// synopsys translate_off
defparam \quotient[7]~I .input_async_reset = "none";
defparam \quotient[7]~I .input_power_up = "low";
defparam \quotient[7]~I .input_register_mode = "none";
defparam \quotient[7]~I .input_sync_reset = "none";
defparam \quotient[7]~I .oe_async_reset = "none";
defparam \quotient[7]~I .oe_power_up = "low";
defparam \quotient[7]~I .oe_register_mode = "none";
defparam \quotient[7]~I .oe_sync_reset = "none";
defparam \quotient[7]~I .operation_mode = "output";
defparam \quotient[7]~I .output_async_reset = "none";
defparam \quotient[7]~I .output_power_up = "low";
defparam \quotient[7]~I .output_register_mode = "none";
defparam \quotient[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \remainder[0]~I (
	.datain(dividend_copy[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(remainder[0]));
// synopsys translate_off
defparam \remainder[0]~I .input_async_reset = "none";
defparam \remainder[0]~I .input_power_up = "low";
defparam \remainder[0]~I .input_register_mode = "none";
defparam \remainder[0]~I .input_sync_reset = "none";
defparam \remainder[0]~I .oe_async_reset = "none";
defparam \remainder[0]~I .oe_power_up = "low";
defparam \remainder[0]~I .oe_register_mode = "none";
defparam \remainder[0]~I .oe_sync_reset = "none";
defparam \remainder[0]~I .operation_mode = "output";
defparam \remainder[0]~I .output_async_reset = "none";
defparam \remainder[0]~I .output_power_up = "low";
defparam \remainder[0]~I .output_register_mode = "none";
defparam \remainder[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \remainder[1]~I (
	.datain(dividend_copy[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(remainder[1]));
// synopsys translate_off
defparam \remainder[1]~I .input_async_reset = "none";
defparam \remainder[1]~I .input_power_up = "low";
defparam \remainder[1]~I .input_register_mode = "none";
defparam \remainder[1]~I .input_sync_reset = "none";
defparam \remainder[1]~I .oe_async_reset = "none";
defparam \remainder[1]~I .oe_power_up = "low";
defparam \remainder[1]~I .oe_register_mode = "none";
defparam \remainder[1]~I .oe_sync_reset = "none";
defparam \remainder[1]~I .operation_mode = "output";
defparam \remainder[1]~I .output_async_reset = "none";
defparam \remainder[1]~I .output_power_up = "low";
defparam \remainder[1]~I .output_register_mode = "none";
defparam \remainder[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \remainder[2]~I (
	.datain(dividend_copy[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(remainder[2]));
// synopsys translate_off
defparam \remainder[2]~I .input_async_reset = "none";
defparam \remainder[2]~I .input_power_up = "low";
defparam \remainder[2]~I .input_register_mode = "none";
defparam \remainder[2]~I .input_sync_reset = "none";
defparam \remainder[2]~I .oe_async_reset = "none";
defparam \remainder[2]~I .oe_power_up = "low";
defparam \remainder[2]~I .oe_register_mode = "none";
defparam \remainder[2]~I .oe_sync_reset = "none";
defparam \remainder[2]~I .operation_mode = "output";
defparam \remainder[2]~I .output_async_reset = "none";
defparam \remainder[2]~I .output_power_up = "low";
defparam \remainder[2]~I .output_register_mode = "none";
defparam \remainder[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \remainder[3]~I (
	.datain(dividend_copy[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(remainder[3]));
// synopsys translate_off
defparam \remainder[3]~I .input_async_reset = "none";
defparam \remainder[3]~I .input_power_up = "low";
defparam \remainder[3]~I .input_register_mode = "none";
defparam \remainder[3]~I .input_sync_reset = "none";
defparam \remainder[3]~I .oe_async_reset = "none";
defparam \remainder[3]~I .oe_power_up = "low";
defparam \remainder[3]~I .oe_register_mode = "none";
defparam \remainder[3]~I .oe_sync_reset = "none";
defparam \remainder[3]~I .operation_mode = "output";
defparam \remainder[3]~I .output_async_reset = "none";
defparam \remainder[3]~I .output_power_up = "low";
defparam \remainder[3]~I .output_register_mode = "none";
defparam \remainder[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \remainder[4]~I (
	.datain(dividend_copy[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(remainder[4]));
// synopsys translate_off
defparam \remainder[4]~I .input_async_reset = "none";
defparam \remainder[4]~I .input_power_up = "low";
defparam \remainder[4]~I .input_register_mode = "none";
defparam \remainder[4]~I .input_sync_reset = "none";
defparam \remainder[4]~I .oe_async_reset = "none";
defparam \remainder[4]~I .oe_power_up = "low";
defparam \remainder[4]~I .oe_register_mode = "none";
defparam \remainder[4]~I .oe_sync_reset = "none";
defparam \remainder[4]~I .operation_mode = "output";
defparam \remainder[4]~I .output_async_reset = "none";
defparam \remainder[4]~I .output_power_up = "low";
defparam \remainder[4]~I .output_register_mode = "none";
defparam \remainder[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \remainder[5]~I (
	.datain(dividend_copy[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(remainder[5]));
// synopsys translate_off
defparam \remainder[5]~I .input_async_reset = "none";
defparam \remainder[5]~I .input_power_up = "low";
defparam \remainder[5]~I .input_register_mode = "none";
defparam \remainder[5]~I .input_sync_reset = "none";
defparam \remainder[5]~I .oe_async_reset = "none";
defparam \remainder[5]~I .oe_power_up = "low";
defparam \remainder[5]~I .oe_register_mode = "none";
defparam \remainder[5]~I .oe_sync_reset = "none";
defparam \remainder[5]~I .operation_mode = "output";
defparam \remainder[5]~I .output_async_reset = "none";
defparam \remainder[5]~I .output_power_up = "low";
defparam \remainder[5]~I .output_register_mode = "none";
defparam \remainder[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \remainder[6]~I (
	.datain(dividend_copy[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(remainder[6]));
// synopsys translate_off
defparam \remainder[6]~I .input_async_reset = "none";
defparam \remainder[6]~I .input_power_up = "low";
defparam \remainder[6]~I .input_register_mode = "none";
defparam \remainder[6]~I .input_sync_reset = "none";
defparam \remainder[6]~I .oe_async_reset = "none";
defparam \remainder[6]~I .oe_power_up = "low";
defparam \remainder[6]~I .oe_register_mode = "none";
defparam \remainder[6]~I .oe_sync_reset = "none";
defparam \remainder[6]~I .operation_mode = "output";
defparam \remainder[6]~I .output_async_reset = "none";
defparam \remainder[6]~I .output_power_up = "low";
defparam \remainder[6]~I .output_register_mode = "none";
defparam \remainder[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \remainder[7]~I (
	.datain(dividend_copy[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(remainder[7]));
// synopsys translate_off
defparam \remainder[7]~I .input_async_reset = "none";
defparam \remainder[7]~I .input_power_up = "low";
defparam \remainder[7]~I .input_register_mode = "none";
defparam \remainder[7]~I .input_sync_reset = "none";
defparam \remainder[7]~I .oe_async_reset = "none";
defparam \remainder[7]~I .oe_power_up = "low";
defparam \remainder[7]~I .oe_register_mode = "none";
defparam \remainder[7]~I .oe_sync_reset = "none";
defparam \remainder[7]~I .operation_mode = "output";
defparam \remainder[7]~I .output_async_reset = "none";
defparam \remainder[7]~I .output_power_up = "low";
defparam \remainder[7]~I .output_register_mode = "none";
defparam \remainder[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ready~I (
	.datain(!\WideNor0~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ready));
// synopsys translate_off
defparam \ready~I .input_async_reset = "none";
defparam \ready~I .input_power_up = "low";
defparam \ready~I .input_register_mode = "none";
defparam \ready~I .input_sync_reset = "none";
defparam \ready~I .oe_async_reset = "none";
defparam \ready~I .oe_power_up = "low";
defparam \ready~I .oe_register_mode = "none";
defparam \ready~I .oe_sync_reset = "none";
defparam \ready~I .operation_mode = "output";
defparam \ready~I .output_async_reset = "none";
defparam \ready~I .output_power_up = "low";
defparam \ready~I .output_register_mode = "none";
defparam \ready~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
