{
  "sha": "8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6OGE2ZTFkMWQ3ZjJmYjA5MjQ1ZmU0MmY3YjhkYzZkNTNmNjFkZjFkMQ==",
  "commit": {
    "author": {
      "name": "Sudakshina Das",
      "email": "sudi.das@arm.com",
      "date": "2020-04-20T09:50:52Z"
    },
    "committer": {
      "name": "Sudakshina Das",
      "email": "sudi.das@arm.com",
      "date": "2020-04-20T09:50:52Z"
    },
    "message": "[AArch64, Binutils] Make hint space instructions valid for Armv8-a\n\nThere are a few instruction in AArch64 that are in the HINT space. Any of\nthese instructions should be accepted by the assembler/disassembler at any\narchitecture version. This patch fixes the existing instructions that are\nnot behaving accordingly.\nI have used all of the instructions mentioned in the following to make the\nchanges:\nhttps://developer.arm.com/docs/ddi0596/f/base-instructions-alphabetic-order/\nhint-hint-instruction\n\ngas/ChangeLog:\n\n2020-04-20  Sudakshina Das  <sudi.das@arm.com>\n\n\t* testsuite/gas/aarch64/bti.d: Update -march option.\n\t* testsuite/gas/aarch64/illegal-bti.d: Remove.\n\t* testsuite/gas/aarch64/illegal-bti.l: Remove.\n\t* testsuite/gas/aarch64/illegal-ras-1.l: Remove esb.\n\t* testsuite/gas/aarch64/illegal-ras-1.s: Remove esb.\n\nopcodes/ChangeLog:\n\n2020-04-20  Sudakshina Das  <sudi.das@arm.com>\n\n\t* aarch64-tbl.h (aarch64_feature_bti, BTI, BTI_INSN): Remove.\n\t(aarch64_feature_ras, RAS): Likewise.\n\t(aarch64_feature_stat_profile, STAT_PROFILE): Likewise.\n\t(aarch64_opcode_table): Update bti, xpaclri, pacia1716, pacib1716,\n\tautia1716, autib1716, esb, psb, dgh, paciaz, paciasp, pacibz, pacibsp,\n\tautiaz, autiasp, autibz, autibsp to be CORE_INSN.\n\t* aarch64-asm-2.c: Regenerated.\n\t* aarch64-dis-2.c: Regenerated.\n\t* aarch64-opc-2.c: Regenerated.",
    "tree": {
      "sha": "1b2be15fc82d86079b45a1d3596d7fcaaf335304",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/1b2be15fc82d86079b45a1d3596d7fcaaf335304"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1/comments",
  "author": {
    "login": "sudakshina-das-arm",
    "id": 28538945,
    "node_id": "MDQ6VXNlcjI4NTM4OTQ1",
    "avatar_url": "https://avatars.githubusercontent.com/u/28538945?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/sudakshina-das-arm",
    "html_url": "https://github.com/sudakshina-das-arm",
    "followers_url": "https://api.github.com/users/sudakshina-das-arm/followers",
    "following_url": "https://api.github.com/users/sudakshina-das-arm/following{/other_user}",
    "gists_url": "https://api.github.com/users/sudakshina-das-arm/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/sudakshina-das-arm/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/sudakshina-das-arm/subscriptions",
    "organizations_url": "https://api.github.com/users/sudakshina-das-arm/orgs",
    "repos_url": "https://api.github.com/users/sudakshina-das-arm/repos",
    "events_url": "https://api.github.com/users/sudakshina-das-arm/events{/privacy}",
    "received_events_url": "https://api.github.com/users/sudakshina-das-arm/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "sudakshina-das-arm",
    "id": 28538945,
    "node_id": "MDQ6VXNlcjI4NTM4OTQ1",
    "avatar_url": "https://avatars.githubusercontent.com/u/28538945?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/sudakshina-das-arm",
    "html_url": "https://github.com/sudakshina-das-arm",
    "followers_url": "https://api.github.com/users/sudakshina-das-arm/followers",
    "following_url": "https://api.github.com/users/sudakshina-das-arm/following{/other_user}",
    "gists_url": "https://api.github.com/users/sudakshina-das-arm/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/sudakshina-das-arm/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/sudakshina-das-arm/subscriptions",
    "organizations_url": "https://api.github.com/users/sudakshina-das-arm/orgs",
    "repos_url": "https://api.github.com/users/sudakshina-das-arm/repos",
    "events_url": "https://api.github.com/users/sudakshina-das-arm/events{/privacy}",
    "received_events_url": "https://api.github.com/users/sudakshina-das-arm/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "3052c068aa737824a035e72f65de18524fd2aad5",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/3052c068aa737824a035e72f65de18524fd2aad5",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/3052c068aa737824a035e72f65de18524fd2aad5"
    }
  ],
  "stats": {
    "total": 2764,
    "additions": 1378,
    "deletions": 1386
  },
  "files": [
    {
      "sha": "c03a9e638c376a7173d079f2d4dc6b8badd60394",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 8,
      "deletions": 0,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1",
      "patch": "@@ -1,3 +1,11 @@\n+2020-04-20  Sudakshina Das  <sudi.das@arm.com>\n+\n+\t* testsuite/gas/aarch64/bti.d: Update -march option.\n+\t* testsuite/gas/aarch64/illegal-bti.d: Remove.\n+\t* testsuite/gas/aarch64/illegal-bti.l: Remove.\n+\t* testsuite/gas/aarch64/illegal-ras-1.l: Remove esb.\n+\t* testsuite/gas/aarch64/illegal-ras-1.s: Remove esb.\n+\n 2020-04-17  Alan Modra  <amodra@gmail.com>\n \n \t* config/tc-bfin.h (TC_EQUAL_IN_INSN): Allow assignment to dot."
    },
    {
      "sha": "434efa32cde1ea814838d6876cd54af6dd579e9f",
      "filename": "gas/testsuite/gas/aarch64/bti.d",
      "status": "modified",
      "additions": 1,
      "deletions": 1,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1/gas/testsuite/gas/aarch64/bti.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1/gas/testsuite/gas/aarch64/bti.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/bti.d?ref=8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1",
      "patch": "@@ -1,4 +1,4 @@\n-#as: -march=armv8.5-a\n+#as: -march=armv8-a\n #objdump: -dr\n \n .*:     file format .*"
    },
    {
      "sha": "174d97a0376771d02a197bca7d59b74fb504102e",
      "filename": "gas/testsuite/gas/aarch64/illegal-bti.d",
      "status": "removed",
      "additions": 0,
      "deletions": 3,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/3052c068aa737824a035e72f65de18524fd2aad5/gas/testsuite/gas/aarch64/illegal-bti.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/3052c068aa737824a035e72f65de18524fd2aad5/gas/testsuite/gas/aarch64/illegal-bti.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/illegal-bti.d?ref=3052c068aa737824a035e72f65de18524fd2aad5",
      "patch": "@@ -1,3 +0,0 @@\n-#as: -march=armv8-a\n-#source: bti.s\n-#error_output: illegal-bti.l"
    },
    {
      "sha": "d18f8c57d293cedf2d3e79883173eb0c54765a6e",
      "filename": "gas/testsuite/gas/aarch64/illegal-bti.l",
      "status": "removed",
      "additions": 0,
      "deletions": 8,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/3052c068aa737824a035e72f65de18524fd2aad5/gas/testsuite/gas/aarch64/illegal-bti.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/3052c068aa737824a035e72f65de18524fd2aad5/gas/testsuite/gas/aarch64/illegal-bti.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/illegal-bti.l?ref=3052c068aa737824a035e72f65de18524fd2aad5",
      "patch": "@@ -1,8 +0,0 @@\n-[^:]*: Assembler messages:\n-[^:]*:[0-9]+: Error: selected processor does not support `bti'\n-[^:]*:[0-9]+: Error: selected processor does not support `bti c'\n-[^:]*:[0-9]+: Error: selected processor does not support `bti j'\n-[^:]*:[0-9]+: Error: selected processor does not support `bti jc'\n-[^:]*:[0-9]+: Error: selected processor does not support `bti C'\n-[^:]*:[0-9]+: Error: selected processor does not support `bti J'\n-[^:]*:[0-9]+: Error: selected processor does not support `bti JC'"
    },
    {
      "sha": "bf8ca6b98a91eb06edf212d2790838b20222302c",
      "filename": "gas/testsuite/gas/aarch64/illegal-ras-1.l",
      "status": "modified",
      "additions": 0,
      "deletions": 2,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1/gas/testsuite/gas/aarch64/illegal-ras-1.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1/gas/testsuite/gas/aarch64/illegal-ras-1.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/illegal-ras-1.l?ref=8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1",
      "patch": "@@ -1,5 +1,4 @@\n [^:]+: Assembler messages:\n-^[^:]+:[0-9]+: Error: selected processor does not support `esb'\n ^[^:]+:[0-9]+: Error: selected processor does not support system register name 'erridr_el1'\n ^[^:]+:[0-9]+: Error: selected processor does not support system register name 'errselr_el1'\n ^[^:]+:[0-9]+: Error: selected processor does not support system register name 'errselr_el1'\n@@ -18,7 +17,6 @@\n ^[^:]+:[0-9]+: Error: selected processor does not support system register name 'disr_el1'\n ^[^:]+:[0-9]+: Error: selected processor does not support system register name 'disr_el1'\n ^[^:]+:[0-9]+: Error: selected processor does not support system register name 'vdisr_el2'\n-^[^:]+:[0-9]+: Error: selected processor does not support `esb'\n ^[^:]+:[0-9]+: Error: selected processor does not support system register name 'erridr_el1'\n ^[^:]+:[0-9]+: Error: selected processor does not support system register name 'errselr_el1'\n ^[^:]+:[0-9]+: Error: selected processor does not support system register name 'errselr_el1'"
    },
    {
      "sha": "ae85e8d892b5a467b5ab1a75552b2e626a94a618",
      "filename": "gas/testsuite/gas/aarch64/illegal-ras-1.s",
      "status": "modified",
      "additions": 0,
      "deletions": 2,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1/gas/testsuite/gas/aarch64/illegal-ras-1.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1/gas/testsuite/gas/aarch64/illegal-ras-1.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/illegal-ras-1.s?ref=8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1",
      "patch": "@@ -12,7 +12,6 @@\n \n \t/* ARMv8-A.  */\n \t.arch armv8-a\n-\tesb\n \thint #0x10\n \n \trw_sys_reg sys_reg=erridr_el1 xreg=x5 r=1 w=0\n@@ -33,7 +32,6 @@\n \t/* ARMv8.1-A.  */\n \n \t.arch armv8.1-a\n-\tesb\n \thint #0x10\n \n \trw_sys_reg sys_reg=erridr_el1 xreg=x5 r=1 w=0"
    },
    {
      "sha": "afcc477681dad284b8d79de5efa110b9f4748922",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 12,
      "deletions": 0,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1",
      "patch": "@@ -1,3 +1,15 @@\n+2020-04-20  Sudakshina Das  <sudi.das@arm.com>\n+\n+\t* aarch64-tbl.h (aarch64_feature_bti, BTI, BTI_INSN): Remove.\n+\t(aarch64_feature_ras, RAS): Likewise.\n+\t(aarch64_feature_stat_profile, STAT_PROFILE): Likewise.\n+\t(aarch64_opcode_table): Update bti, xpaclri, pacia1716, pacib1716,\n+\tautia1716, autib1716, esb, psb, dgh, paciaz, paciasp, pacibz, pacibsp,\n+\tautiaz, autiasp, autibz, autibsp to be CORE_INSN.\n+\t* aarch64-asm-2.c: Regenerated.\n+\t* aarch64-dis-2.c: Regenerated.\n+\t* aarch64-opc-2.c: Regenerated.\n+\n 2020-04-17  Fredrik Strupe  <fredrik@strupe.net>\n \n \t* arm-dis.c (neon_opcodes): Fix VDUP instruction masks."
    },
    {
      "sha": "464fd8d16f78e666720038dda62f8103ba12f39b",
      "filename": "opcodes/aarch64-asm-2.c",
      "status": "modified",
      "additions": 109,
      "deletions": 109,
      "changes": 218,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1/opcodes/aarch64-asm-2.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1/opcodes/aarch64-asm-2.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-asm-2.c?ref=8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1",
      "patch": "@@ -426,21 +426,21 @@ aarch64_find_real_opcode (const aarch64_opcode *opcode)\n     case 1183:\t/* movz */\n       value = 1183;\t/* --> movz.  */\n       break;\n-    case 1235:\t/* autibsp */\n-    case 1234:\t/* autibz */\n-    case 1233:\t/* autiasp */\n-    case 1232:\t/* autiaz */\n-    case 1231:\t/* pacibsp */\n-    case 1230:\t/* pacibz */\n-    case 1229:\t/* paciasp */\n-    case 1228:\t/* paciaz */\n-    case 1208:\t/* psb */\n-    case 1207:\t/* esb */\n-    case 1206:\t/* autib1716 */\n-    case 1205:\t/* autia1716 */\n-    case 1204:\t/* pacib1716 */\n-    case 1203:\t/* pacia1716 */\n-    case 1202:\t/* xpaclri */\n+    case 1236:\t/* autibsp */\n+    case 1235:\t/* autibz */\n+    case 1234:\t/* autiasp */\n+    case 1233:\t/* autiaz */\n+    case 1232:\t/* pacibsp */\n+    case 1231:\t/* pacibz */\n+    case 1230:\t/* paciasp */\n+    case 1229:\t/* paciaz */\n+    case 1209:\t/* psb */\n+    case 1208:\t/* esb */\n+    case 1207:\t/* autib1716 */\n+    case 1206:\t/* autia1716 */\n+    case 1205:\t/* pacib1716 */\n+    case 1204:\t/* pacia1716 */\n+    case 1203:\t/* xpaclri */\n     case 1201:\t/* sevl */\n     case 1200:\t/* sev */\n     case 1199:\t/* wfi */\n@@ -452,140 +452,140 @@ aarch64_find_real_opcode (const aarch64_opcode *opcode)\n     case 1193:\t/* hint */\n       value = 1193;\t/* --> hint.  */\n       break;\n-    case 1212:\t/* pssbb */\n-    case 1211:\t/* ssbb */\n-    case 1210:\t/* dsb */\n-      value = 1210;\t/* --> dsb.  */\n-      break;\n-    case 1223:\t/* cpp */\n-    case 1222:\t/* dvp */\n-    case 1221:\t/* cfp */\n-    case 1220:\t/* tlbi */\n-    case 1219:\t/* ic */\n-    case 1218:\t/* dc */\n-    case 1217:\t/* at */\n-    case 1216:\t/* sys */\n-      value = 1216;\t/* --> sys.  */\n-      break;\n-    case 2033:\t/* bic */\n-    case 1283:\t/* and */\n-      value = 1283;\t/* --> and.  */\n+    case 1213:\t/* pssbb */\n+    case 1212:\t/* ssbb */\n+    case 1211:\t/* dsb */\n+      value = 1211;\t/* --> dsb.  */\n+      break;\n+    case 1224:\t/* cpp */\n+    case 1223:\t/* dvp */\n+    case 1222:\t/* cfp */\n+    case 1221:\t/* tlbi */\n+    case 1220:\t/* ic */\n+    case 1219:\t/* dc */\n+    case 1218:\t/* at */\n+    case 1217:\t/* sys */\n+      value = 1217;\t/* --> sys.  */\n+      break;\n+    case 2034:\t/* bic */\n+    case 1284:\t/* and */\n+      value = 1284;\t/* --> and.  */\n       break;\n-    case 1266:\t/* mov */\n-    case 1285:\t/* and */\n-      value = 1285;\t/* --> and.  */\n-      break;\n-    case 1270:\t/* movs */\n-    case 1286:\t/* ands */\n-      value = 1286;\t/* --> ands.  */\n+    case 1267:\t/* mov */\n+    case 1286:\t/* and */\n+      value = 1286;\t/* --> and.  */\n       break;\n-    case 2034:\t/* cmple */\n-    case 1321:\t/* cmpge */\n-      value = 1321;\t/* --> cmpge.  */\n+    case 1271:\t/* movs */\n+    case 1287:\t/* ands */\n+      value = 1287;\t/* --> ands.  */\n       break;\n-    case 2037:\t/* cmplt */\n-    case 1324:\t/* cmpgt */\n-      value = 1324;\t/* --> cmpgt.  */\n+    case 2035:\t/* cmple */\n+    case 1322:\t/* cmpge */\n+      value = 1322;\t/* --> cmpge.  */\n       break;\n-    case 2035:\t/* cmplo */\n-    case 1326:\t/* cmphi */\n-      value = 1326;\t/* --> cmphi.  */\n+    case 2038:\t/* cmplt */\n+    case 1325:\t/* cmpgt */\n+      value = 1325;\t/* --> cmpgt.  */\n       break;\n-    case 2036:\t/* cmpls */\n-    case 1329:\t/* cmphs */\n-      value = 1329;\t/* --> cmphs.  */\n+    case 2036:\t/* cmplo */\n+    case 1327:\t/* cmphi */\n+      value = 1327;\t/* --> cmphi.  */\n       break;\n-    case 1263:\t/* mov */\n-    case 1351:\t/* cpy */\n-      value = 1351;\t/* --> cpy.  */\n+    case 2037:\t/* cmpls */\n+    case 1330:\t/* cmphs */\n+      value = 1330;\t/* --> cmphs.  */\n       break;\n-    case 1265:\t/* mov */\n+    case 1264:\t/* mov */\n     case 1352:\t/* cpy */\n       value = 1352;\t/* --> cpy.  */\n       break;\n-    case 2044:\t/* fmov */\n-    case 1268:\t/* mov */\n+    case 1266:\t/* mov */\n     case 1353:\t/* cpy */\n       value = 1353;\t/* --> cpy.  */\n       break;\n-    case 1258:\t/* mov */\n-    case 1365:\t/* dup */\n-      value = 1365;\t/* --> dup.  */\n+    case 2045:\t/* fmov */\n+    case 1269:\t/* mov */\n+    case 1354:\t/* cpy */\n+      value = 1354;\t/* --> cpy.  */\n       break;\n-    case 1260:\t/* mov */\n-    case 1257:\t/* mov */\n+    case 1259:\t/* mov */\n     case 1366:\t/* dup */\n       value = 1366;\t/* --> dup.  */\n       break;\n-    case 2043:\t/* fmov */\n-    case 1262:\t/* mov */\n+    case 1261:\t/* mov */\n+    case 1258:\t/* mov */\n     case 1367:\t/* dup */\n       value = 1367;\t/* --> dup.  */\n       break;\n-    case 1261:\t/* mov */\n-    case 1368:\t/* dupm */\n-      value = 1368;\t/* --> dupm.  */\n+    case 2044:\t/* fmov */\n+    case 1263:\t/* mov */\n+    case 1368:\t/* dup */\n+      value = 1368;\t/* --> dup.  */\n       break;\n-    case 2038:\t/* eon */\n-    case 1370:\t/* eor */\n-      value = 1370;\t/* --> eor.  */\n+    case 1262:\t/* mov */\n+    case 1369:\t/* dupm */\n+      value = 1369;\t/* --> dupm.  */\n       break;\n-    case 1271:\t/* not */\n-    case 1372:\t/* eor */\n-      value = 1372;\t/* --> eor.  */\n+    case 2039:\t/* eon */\n+    case 1371:\t/* eor */\n+      value = 1371;\t/* --> eor.  */\n       break;\n-    case 1272:\t/* nots */\n-    case 1373:\t/* eors */\n-      value = 1373;\t/* --> eors.  */\n+    case 1272:\t/* not */\n+    case 1373:\t/* eor */\n+      value = 1373;\t/* --> eor.  */\n       break;\n-    case 2039:\t/* facle */\n-    case 1378:\t/* facge */\n-      value = 1378;\t/* --> facge.  */\n+    case 1273:\t/* nots */\n+    case 1374:\t/* eors */\n+      value = 1374;\t/* --> eors.  */\n       break;\n-    case 2040:\t/* faclt */\n-    case 1379:\t/* facgt */\n-      value = 1379;\t/* --> facgt.  */\n+    case 2040:\t/* facle */\n+    case 1379:\t/* facge */\n+      value = 1379;\t/* --> facge.  */\n       break;\n-    case 2041:\t/* fcmle */\n-    case 1392:\t/* fcmge */\n-      value = 1392;\t/* --> fcmge.  */\n+    case 2041:\t/* faclt */\n+    case 1380:\t/* facgt */\n+      value = 1380;\t/* --> facgt.  */\n       break;\n-    case 2042:\t/* fcmlt */\n-    case 1394:\t/* fcmgt */\n-      value = 1394;\t/* --> fcmgt.  */\n+    case 2042:\t/* fcmle */\n+    case 1393:\t/* fcmge */\n+      value = 1393;\t/* --> fcmge.  */\n       break;\n-    case 1255:\t/* fmov */\n-    case 1400:\t/* fcpy */\n-      value = 1400;\t/* --> fcpy.  */\n+    case 2043:\t/* fcmlt */\n+    case 1395:\t/* fcmgt */\n+      value = 1395;\t/* --> fcmgt.  */\n       break;\n-    case 1254:\t/* fmov */\n-    case 1423:\t/* fdup */\n-      value = 1423;\t/* --> fdup.  */\n+    case 1256:\t/* fmov */\n+    case 1401:\t/* fcpy */\n+      value = 1401;\t/* --> fcpy.  */\n       break;\n-    case 1256:\t/* mov */\n-    case 1754:\t/* orr */\n-      value = 1754;\t/* --> orr.  */\n+    case 1255:\t/* fmov */\n+    case 1424:\t/* fdup */\n+      value = 1424;\t/* --> fdup.  */\n       break;\n-    case 2045:\t/* orn */\n+    case 1257:\t/* mov */\n     case 1755:\t/* orr */\n       value = 1755;\t/* --> orr.  */\n       break;\n-    case 1259:\t/* mov */\n-    case 1757:\t/* orr */\n-      value = 1757;\t/* --> orr.  */\n+    case 2046:\t/* orn */\n+    case 1756:\t/* orr */\n+      value = 1756;\t/* --> orr.  */\n       break;\n-    case 1269:\t/* movs */\n-    case 1758:\t/* orrs */\n-      value = 1758;\t/* --> orrs.  */\n+    case 1260:\t/* mov */\n+    case 1758:\t/* orr */\n+      value = 1758;\t/* --> orr.  */\n       break;\n-    case 1264:\t/* mov */\n-    case 1820:\t/* sel */\n-      value = 1820;\t/* --> sel.  */\n+    case 1270:\t/* movs */\n+    case 1759:\t/* orrs */\n+      value = 1759;\t/* --> orrs.  */\n       break;\n-    case 1267:\t/* mov */\n+    case 1265:\t/* mov */\n     case 1821:\t/* sel */\n       value = 1821;\t/* --> sel.  */\n       break;\n+    case 1268:\t/* mov */\n+    case 1822:\t/* sel */\n+      value = 1822;\t/* --> sel.  */\n+      break;\n     default: return NULL;\n     }\n "
    },
    {
      "sha": "c128e87b15adc6dacde6d2e1d6a5a4b937a49852",
      "filename": "opcodes/aarch64-dis-2.c",
      "status": "modified",
      "additions": 1223,
      "deletions": 1223,
      "changes": 2446,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1/opcodes/aarch64-dis-2.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1/opcodes/aarch64-dis-2.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-dis-2.c?ref=8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1"
    },
    {
      "sha": "5ac40daf56a0714357e726b1d2d766ed0301f05e",
      "filename": "opcodes/aarch64-opc-2.c",
      "status": "modified",
      "additions": 8,
      "deletions": 8,
      "changes": 16,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1/opcodes/aarch64-opc-2.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1/opcodes/aarch64-opc-2.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-opc-2.c?ref=8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1",
      "patch": "@@ -309,17 +309,17 @@ static const unsigned op_enum_table [] =\n   391,\n   413,\n   415,\n-  1259,\n-  1264,\n-  1257,\n-  1256,\n   1260,\n-  1267,\n-  1269,\n+  1265,\n+  1258,\n+  1257,\n+  1261,\n+  1268,\n   1270,\n-  1266,\n-  1272,\n   1271,\n+  1267,\n+  1273,\n+  1272,\n   131,\n };\n "
    },
    {
      "sha": "3c3731d6d0e30e6fa2dc2d144e39ca0bb56d0f91",
      "filename": "opcodes/aarch64-tbl.h",
      "status": "modified",
      "additions": 17,
      "deletions": 30,
      "changes": 47,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1/opcodes/aarch64-tbl.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1/opcodes/aarch64-tbl.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-tbl.h?ref=8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1",
      "patch": "@@ -2332,16 +2332,12 @@ static const aarch64_feature_set aarch64_feature_lor =\n   AARCH64_FEATURE (AARCH64_FEATURE_LOR, 0);\n static const aarch64_feature_set aarch64_feature_rdma =\n   AARCH64_FEATURE (AARCH64_FEATURE_RDMA, 0);\n-static const aarch64_feature_set aarch64_feature_ras =\n-  AARCH64_FEATURE (AARCH64_FEATURE_RAS, 0);\n static const aarch64_feature_set aarch64_feature_v8_2 =\n   AARCH64_FEATURE (AARCH64_FEATURE_V8_2, 0);\n static const aarch64_feature_set aarch64_feature_fp_f16 =\n   AARCH64_FEATURE (AARCH64_FEATURE_F16 | AARCH64_FEATURE_FP, 0);\n static const aarch64_feature_set aarch64_feature_simd_f16 =\n   AARCH64_FEATURE (AARCH64_FEATURE_F16 | AARCH64_FEATURE_SIMD, 0);\n-static const aarch64_feature_set aarch64_feature_stat_profile =\n-  AARCH64_FEATURE (AARCH64_FEATURE_PROFILE, 0);\n static const aarch64_feature_set aarch64_feature_sve =\n   AARCH64_FEATURE (AARCH64_FEATURE_SVE, 0);\n static const aarch64_feature_set aarch64_feature_v8_3 =\n@@ -2379,8 +2375,6 @@ static const aarch64_feature_set aarch64_feature_sb =\n   AARCH64_FEATURE (AARCH64_FEATURE_SB, 0);\n static const aarch64_feature_set aarch64_feature_predres =\n   AARCH64_FEATURE (AARCH64_FEATURE_PREDRES, 0);\n-static const aarch64_feature_set aarch64_feature_bti =\n-  AARCH64_FEATURE (AARCH64_FEATURE_BTI, 0);\n static const aarch64_feature_set aarch64_feature_memtag =\n   AARCH64_FEATURE (AARCH64_FEATURE_V8_5 | AARCH64_FEATURE_MEMTAG, 0);\n static const aarch64_feature_set aarch64_feature_bfloat16 =\n@@ -2423,8 +2417,6 @@ static const aarch64_feature_set aarch64_feature_f64mm_sve =\n #define RDMA\t\t&aarch64_feature_rdma\n #define FP_F16\t\t&aarch64_feature_fp_f16\n #define SIMD_F16\t&aarch64_feature_simd_f16\n-#define RAS\t\t&aarch64_feature_ras\n-#define STAT_PROFILE\t&aarch64_feature_stat_profile\n #define ARMV8_2\t\t&aarch64_feature_v8_2\n #define SVE\t\t&aarch64_feature_sve\n #define ARMV8_3\t\t&aarch64_feature_v8_3\n@@ -2443,7 +2435,6 @@ static const aarch64_feature_set aarch64_feature_f64mm_sve =\n #define FRINTTS\t\t&aarch64_feature_frintts\n #define SB\t\t&aarch64_feature_sb\n #define PREDRES\t\t&aarch64_feature_predres\n-#define BTI\t\t&aarch64_feature_bti\n #define MEMTAG\t\t&aarch64_feature_memtag\n #define TME\t\t&aarch64_feature_tme\n #define SVE2\t\t&aarch64_feature_sve2\n@@ -2518,8 +2509,6 @@ static const aarch64_feature_set aarch64_feature_f64mm_sve =\n   { NAME, OPCODE, MASK, CLASS, 0, SB, OPS, QUALS, FLAGS, 0, 0, NULL }\n #define PREDRES_INSN(NAME,OPCODE,MASK,CLASS,OPS,QUALS,FLAGS) \\\n   { NAME, OPCODE, MASK, CLASS, 0, PREDRES, OPS, QUALS, FLAGS, 0, 0, NULL }\n-#define BTI_INSN(NAME,OPCODE,MASK,CLASS,OPS,QUALS,FLAGS) \\\n-  { NAME, OPCODE, MASK, CLASS, 0, BTI, OPS, QUALS, FLAGS, 0, 0, NULL }\n #define MEMTAG_INSN(NAME,OPCODE,MASK,CLASS,OPS,QUALS,FLAGS) \\\n   { NAME, OPCODE, MASK, CLASS, 0, MEMTAG, OPS, QUALS, FLAGS, 0, 0, NULL }\n #define _TME_INSN(NAME,OPCODE,MASK,CLASS,OP,OPS,QUALS,FLAGS) \\\n@@ -3838,19 +3827,20 @@ struct aarch64_opcode aarch64_opcode_table[] =\n   CORE_INSN (\"hint\",0xd503201f, 0xfffff01f, ic_system, 0, OP1 (UIMM7), {}, F_HAS_ALIAS),\n   CORE_INSN (\"nop\", 0xd503201f, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n   CORE_INSN (\"csdb\",0xd503229f, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n-  BTI_INSN (\"bti\",0xd503241f, 0xffffff3f, ic_system, OP1 (BTI_TARGET), {}, F_ALIAS | F_OPD0_OPT | F_DEFAULT (0x0)),\n+  CORE_INSN (\"bti\",0xd503241f, 0xffffff3f, ic_system, 0, OP1 (BTI_TARGET), {}, F_ALIAS | F_OPD0_OPT | F_DEFAULT (0x0)),\n   CORE_INSN (\"yield\", 0xd503203f, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n   CORE_INSN (\"wfe\", 0xd503205f, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n   CORE_INSN (\"wfi\", 0xd503207f, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n   CORE_INSN (\"sev\", 0xd503209f, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n   CORE_INSN (\"sevl\",0xd50320bf, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n-  V8_3_INSN (\"xpaclri\", 0xd50320ff, 0xffffffff, ic_system, OP0 (), {}, F_ALIAS),\n-  V8_3_INSN (\"pacia1716\", 0xd503211f, 0xffffffff, ic_system, OP0 (), {}, F_ALIAS),\n-  V8_3_INSN (\"pacib1716\", 0xd503215f, 0xffffffff, ic_system, OP0 (), {}, F_ALIAS),\n-  V8_3_INSN (\"autia1716\", 0xd503219f, 0xffffffff, ic_system, OP0 (), {}, F_ALIAS),\n-  V8_3_INSN (\"autib1716\", 0xd50321df, 0xffffffff, ic_system, OP0 (), {}, F_ALIAS),\n-  {\"esb\", 0xd503221f, 0xffffffff, ic_system, 0, RAS, OP0 (), {}, F_ALIAS, 0, 0, NULL},\n-  {\"psb\", 0xd503223f, 0xffffffff, ic_system, 0, STAT_PROFILE, OP1 (BARRIER_PSB), {}, F_ALIAS, 0, 0, NULL},\n+  CORE_INSN (\"dgh\", 0xd50320df, 0xffffffff, ic_system, 0, OP0 (), {}, 0),\n+  CORE_INSN (\"xpaclri\", 0xd50320ff, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n+  CORE_INSN (\"pacia1716\", 0xd503211f, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n+  CORE_INSN (\"pacib1716\", 0xd503215f, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n+  CORE_INSN (\"autia1716\", 0xd503219f, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n+  CORE_INSN (\"autib1716\", 0xd50321df, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n+  CORE_INSN (\"esb\", 0xd503221f, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n+  CORE_INSN (\"psb\", 0xd503223f, 0xffffffff, ic_system, 0, OP1 (BARRIER_PSB), {}, F_ALIAS),\n   CORE_INSN (\"clrex\", 0xd503305f, 0xfffff0ff, ic_system, 0, OP1 (UIMM4), {}, F_OPD0_OPT | F_DEFAULT (0xF)),\n   CORE_INSN (\"dsb\", 0xd503309f, 0xfffff0ff, ic_system, 0, OP1 (BARRIER), {}, F_HAS_ALIAS),\n   CORE_INSN (\"ssbb\", 0xd503309f, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n@@ -3877,14 +3867,14 @@ struct aarch64_opcode aarch64_opcode_table[] =\n   CORE_INSN (\"msr\", 0xd5000000, 0xffe00000, ic_system, 0, OP2 (SYSREG, Rt), QL_SRC_X, F_SYS_WRITE),\n   CORE_INSN (\"sysl\",0xd5280000, 0xfff80000, ic_system, 0, OP5 (Rt, UIMM3_OP1, CRn, CRm, UIMM3_OP2), QL_SYSL, 0),\n   CORE_INSN (\"mrs\", 0xd5200000, 0xffe00000, ic_system, 0, OP2 (Rt, SYSREG), QL_DST_X, F_SYS_READ),\n-  V8_3_INSN (\"paciaz\",  0xd503231f, 0xffffffff, ic_system, OP0 (), {}, F_ALIAS),\n-  V8_3_INSN (\"paciasp\", 0xd503233f, 0xffffffff, ic_system, OP0 (), {}, F_ALIAS),\n-  V8_3_INSN (\"pacibz\",  0xd503235f, 0xffffffff, ic_system, OP0 (), {}, F_ALIAS),\n-  V8_3_INSN (\"pacibsp\", 0xd503237f, 0xffffffff, ic_system, OP0 (), {}, F_ALIAS),\n-  V8_3_INSN (\"autiaz\",  0xd503239f, 0xffffffff, ic_system, OP0 (), {}, F_ALIAS),\n-  V8_3_INSN (\"autiasp\", 0xd50323bf, 0xffffffff, ic_system, OP0 (), {}, F_ALIAS),\n-  V8_3_INSN (\"autibz\",  0xd50323df, 0xffffffff, ic_system, OP0 (), {}, F_ALIAS),\n-  V8_3_INSN (\"autibsp\", 0xd50323ff, 0xffffffff, ic_system, OP0 (), {}, F_ALIAS),\n+  CORE_INSN (\"paciaz\",  0xd503231f, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n+  CORE_INSN (\"paciasp\", 0xd503233f, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n+  CORE_INSN (\"pacibz\",  0xd503235f, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n+  CORE_INSN (\"pacibsp\", 0xd503237f, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n+  CORE_INSN (\"autiaz\",  0xd503239f, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n+  CORE_INSN (\"autiasp\", 0xd50323bf, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n+  CORE_INSN (\"autibz\",  0xd50323df, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n+  CORE_INSN (\"autibsp\", 0xd50323ff, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n   /* Test & branch (immediate).  */\n   CORE_INSN (\"tbz\", 0x36000000, 0x7f000000, testbranch, 0, OP3 (Rt, BIT_NUM, ADDR_PCREL14), QL_PCREL_14, 0),\n   CORE_INSN (\"tbnz\",0x37000000, 0x7f000000, testbranch, 0, OP3 (Rt, BIT_NUM, ADDR_PCREL14), QL_PCREL_14, 0),\n@@ -5069,9 +5059,6 @@ struct aarch64_opcode aarch64_opcode_table[] =\n   V8_4_INSN (\"stlur\",    0xd9000000, 0xffe00c00, ldst_unscaled, OP2 (Rt, ADDR_OFFSET), QL_STLX, 0),\n   V8_4_INSN (\"ldapur\",   0xd9400000, 0xffe00c00, ldst_unscaled, OP2 (Rt, ADDR_OFFSET), QL_STLX, 0),\n \n-  /* V8.6 instructions */\n-  V8_6_INSN(\"dgh\",  0xd50320df, 0xffffffff, aarch64_misc, OP0 (), {}, 0),\n-\n   /* Matrix Multiply instructions.  */\n   INT8MATMUL_SVE_INSNC (\"smmla\",  0x45009800, 0xffe0fc00, sve_misc, OP3 (SVE_Zd, SVE_Zn, SVE_Zm_16), OP_SVE_SBB, 0, C_SCAN_MOVPRFX, 0),\n   INT8MATMUL_SVE_INSNC (\"ummla\",  0x45c09800, 0xffe0fc00, sve_misc, OP3 (SVE_Zd, SVE_Zn, SVE_Zm_16), OP_SVE_SBB, 0, C_SCAN_MOVPRFX, 0),"
    }
  ]
}