// Seed: 1567302032
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  assign module_1.id_0 = 0;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  wire id_8;
  ;
endmodule
module module_1 (
    output wire id_0
    , id_3,
    input  wire id_1
);
  specify
    (posedge id_4 => (id_5 +: 1)) = (id_1  : id_5 - -1  : id_1, 1);
  endspecify
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4
  );
endmodule
