# Bitstream Configuration
# ------------------------------------------------------------------------
set_property CONFIG_VOLTAGE 1.8 [current_design]
set_property BITSTREAM.CONFIG.CONFIGFALLBACK Enable [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property CONFIG_MODE SPIx4 [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 63.8 [current_design]
set_property BITSTREAM.CONFIG.EXTMASTERCCLK_EN disable [current_design]
set_property BITSTREAM.CONFIG.SPI_FALL_EDGE YES [current_design]
set_property BITSTREAM.CONFIG.UNUSEDPIN Pullup [current_design]
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR Yes [current_design]
# ------------------------------------------------------------------------

# Don't time the GPIO reset signals
set_false_path -from [get_pins -hier *Not_Dual.gpio_Data_Out_reg*/C]



# 100 MHz General purpose system clock
set_property PACKAGE_PIN BJ43 [get_ports chipset_clk_osc_p]
set_property PACKAGE_PIN BJ44 [get_ports chipset_clk_osc_n]

set_property IOSTANDARD LVDS [get_ports chipset_clk*]


set_property PACKAGE_PIN L30 [get_ports resetn]
set_property IOSTANDARD LVCMOS12 [get_ports resetn]


# UART
set_property PACKAGE_PIN A28 [get_ports uart_rx]
set_property PACKAGE_PIN B33 [get_ports uart_tx]
set_property IOSTANDARD LVCMOS12 [get_ports uart_*]

##
## PCIe MGTY Interface
##
set_property PACKAGE_PIN BH26             [get_ports pcie_perstn]                          ;# Bank  67 VCCO - VCC1V8   - IO_L13P_T2L_N0_GC_QBC_67
set_property IOSTANDARD  LVCMOS18         [get_ports pcie_perstn]                          ;# Bank  67 VCCO - VCC1V8   - IO_L13P_T2L_N0_GC_QBC_67

set_property PACKAGE_PIN BC1              [get_ports {pci_express_x16_rxn[15]} ]                   ;# Bank 224 - MGTYRXN0_224
set_property PACKAGE_PIN BB3              [get_ports {pci_express_x16_rxn[14]} ]                   ;# Bank 224 - MGTYRXN1_224
set_property PACKAGE_PIN BA1              [get_ports {pci_express_x16_rxn[13]} ]                   ;# Bank 224 - MGTYRXN2_224
set_property PACKAGE_PIN BA5              [get_ports {pci_express_x16_rxn[12]} ]                   ;# Bank 224 - MGTYRXN3_224
set_property PACKAGE_PIN BC2              [get_ports {pci_express_x16_rxp[15]} ]                   ;# Bank 224 - MGTYRXP0_224
set_property PACKAGE_PIN BB4              [get_ports {pci_express_x16_rxp[14]} ]                   ;# Bank 224 - MGTYRXP1_224
set_property PACKAGE_PIN BA2              [get_ports {pci_express_x16_rxp[13]} ]                   ;# Bank 224 - MGTYRXP2_224
set_property PACKAGE_PIN BA6              [get_ports {pci_express_x16_rxp[12]} ]                   ;# Bank 224 - MGTYRXP3_224
set_property PACKAGE_PIN BC6              [get_ports {pci_express_x16_txn[15]} ]                   ;# Bank 224 - MGTYTXN0_224
set_property PACKAGE_PIN BC10             [get_ports {pci_express_x16_txn[14]} ]                   ;# Bank 224 - MGTYTXN1_224
set_property PACKAGE_PIN BB8              [get_ports {pci_express_x16_txn[13]} ]                   ;# Bank 224 - MGTYTXN2_224
set_property PACKAGE_PIN BA10             [get_ports {pci_express_x16_txn[12]} ]                   ;# Bank 224 - MGTYTXN3_224
set_property PACKAGE_PIN BC7              [get_ports {pci_express_x16_txp[15]} ]                   ;# Bank 224 - MGTYTXP0_224
set_property PACKAGE_PIN BC11             [get_ports {pci_express_x16_txp[14]} ]                   ;# Bank 224 - MGTYTXP1_224
set_property PACKAGE_PIN BB9              [get_ports {pci_express_x16_txp[13]} ]                   ;# Bank 224 - MGTYTXP2_224
set_property PACKAGE_PIN BA11             [get_ports {pci_express_x16_txp[12]} ]                   ;# Bank 224 - MGTYTXP3_224
set_property PACKAGE_PIN AR14             [get_ports pcie_refclk_clk_n ]                       ;# Bank 225 - MGTREFCLK0N_225
set_property PACKAGE_PIN AR15             [get_ports pcie_refclk_clk_p ]                       ;# Bank 225 - MGTREFCLK0P_225
#set_property PACKAGE_PIN AP12             [get_ports "SYSCLK5_N"]                          ;# Bank 225 - MGTREFCLK1N_225
#set_property PACKAGE_PIN AP13             [get_ports "SYSCLK5_P"]                          ;# Bank 225 - MGTREFCLK1P_225
set_property PACKAGE_PIN AY3              [get_ports {pci_express_x16_rxn[11]} ]                   ;# Bank 225 - MGTYRXN0_225
set_property PACKAGE_PIN AW1              [get_ports {pci_express_x16_rxn[10]} ]                   ;# Bank 225 - MGTYRXN1_225
set_property PACKAGE_PIN AW5              [get_ports {pci_express_x16_rxn[9]} ]                    ;# Bank 225 - MGTYRXN2_225
set_property PACKAGE_PIN AV3              [get_ports {pci_express_x16_rxn[8]} ]                    ;# Bank 225 - MGTYRXN3_225
set_property PACKAGE_PIN AY4              [get_ports {pci_express_x16_rxp[11]} ]                   ;# Bank 225 - MGTYRXP0_225
set_property PACKAGE_PIN AW2              [get_ports {pci_express_x16_rxp[10]} ]                   ;# Bank 225 - MGTYRXP1_225
set_property PACKAGE_PIN AW6              [get_ports {pci_express_x16_rxp[9]} ]                    ;# Bank 225 - MGTYRXP2_225
set_property PACKAGE_PIN AV4              [get_ports {pci_express_x16_rxp[8]} ]                    ;# Bank 225 - MGTYRXP3_225
set_property PACKAGE_PIN AY8              [get_ports {pci_express_x16_txn[11]} ]                   ;# Bank 225 - MGTYTXN0_225
set_property PACKAGE_PIN AW10             [get_ports {pci_express_x16_txn[10]} ]                   ;# Bank 225 - MGTYTXN1_225
set_property PACKAGE_PIN AV8              [get_ports {pci_express_x16_txn[9]} ]                    ;# Bank 225 - MGTYTXN2_225
set_property PACKAGE_PIN AU6              [get_ports {pci_express_x16_txn[8]} ]                    ;# Bank 225 - MGTYTXN3_225
set_property PACKAGE_PIN AY9              [get_ports {pci_express_x16_txp[11]} ]                   ;# Bank 225 - MGTYTXP0_225
set_property PACKAGE_PIN AW11             [get_ports {pci_express_x16_txp[10]} ]                   ;# Bank 225 - MGTYTXP1_225
set_property PACKAGE_PIN AU7              [get_ports {pci_express_x16_txp[8]} ]                    ;# Bank 225 - MGTYTXP2_225
set_property PACKAGE_PIN AV9              [get_ports {pci_express_x16_txp[9]} ]                    ;# Bank 225 - MGTYTXP3_225
set_property PACKAGE_PIN AU1              [get_ports {pci_express_x16_rxn[7]} ]                    ;# Bank 226 - MGTYRXN0_226
set_property PACKAGE_PIN AT3              [get_ports {pci_express_x16_rxn[6]} ]                    ;# Bank 226 - MGTYRXN1_226
set_property PACKAGE_PIN AR1              [get_ports {pci_express_x16_rxn[5]} ]                    ;# Bank 226 - MGTYRXN2_226
set_property PACKAGE_PIN AP3              [get_ports {pci_express_x16_rxn[4]} ]                    ;# Bank 226 - MGTYRXN3_226
set_property PACKAGE_PIN AU2              [get_ports {pci_express_x16_rxp[7]} ]                    ;# Bank 226 - MGTYRXP0_226
set_property PACKAGE_PIN AT4              [get_ports {pci_express_x16_rxp[6]} ]                    ;# Bank 226 - MGTYRXP1_226
set_property PACKAGE_PIN AR2              [get_ports {pci_express_x16_rxp[5]} ]                    ;# Bank 226 - MGTYRXP2_226
set_property PACKAGE_PIN AP4              [get_ports {pci_express_x16_rxp[4]} ]                    ;# Bank 226 - MGTYRXP3_226
set_property PACKAGE_PIN AU10             [get_ports {pci_express_x16_txn[7]} ]                    ;# Bank 226 - MGTYTXN0_226
set_property PACKAGE_PIN AT8              [get_ports {pci_express_x16_txn[6]} ]                    ;# Bank 226 - MGTYTXN1_226
set_property PACKAGE_PIN AR6              [get_ports {pci_express_x16_txn[5]} ]                    ;# Bank 226 - MGTYTXN2_226
set_property PACKAGE_PIN AR10             [get_ports {pci_express_x16_txn[4]} ]                    ;# Bank 226 - MGTYTXN3_226
set_property PACKAGE_PIN AU11             [get_ports {pci_express_x16_txp[7]} ]                    ;# Bank 226 - MGTYTXP0_226
set_property PACKAGE_PIN AT9              [get_ports {pci_express_x16_txp[6]} ]                    ;# Bank 226 - MGTYTXP1_226
set_property PACKAGE_PIN AR7              [get_ports {pci_express_x16_txp[5]} ]                    ;# Bank 226 - MGTYTXP2_226
set_property PACKAGE_PIN AR11             [get_ports {pci_express_x16_txp[4]} ]                    ;# Bank 226 - MGTYTXP3_226
#set_property PACKAGE_PIN AL14             [get_ports {pcie_clk0_n} ]                       ;# Bank 227 - MGTREFCLK0N_227
#set_property PACKAGE_PIN AL15             [get_ports {pcie_clk0_n} ]                       ;# Bank 227 - MGTREFCLK0P_227
#set_property PACKAGE_PIN AK12             [get_ports {sys_clk2_n} ]                        ;# Bank 227 - MGTREFCLK1N_227
#set_property PACKAGE_PIN AK13             [get_ports {sys_clk2_n} ]                        ;# Bank 227 - MGTREFCLK1P_227
set_property PACKAGE_PIN AN1              [get_ports {pci_express_x16_rxn[3]} ]                    ;# Bank 227 - MGTYRXN0_227
set_property PACKAGE_PIN AN5              [get_ports {pci_express_x16_rxn[2]} ]                    ;# Bank 227 - MGTYRXN1_227
set_property PACKAGE_PIN AM3              [get_ports {pci_express_x16_rxn[1]} ]                    ;# Bank 227 - MGTYRXN2_227
set_property PACKAGE_PIN AL1              [get_ports {pci_express_x16_rxn[0]} ]                    ;# Bank 227 - MGTYRXN3_227
set_property PACKAGE_PIN AN2              [get_ports {pci_express_x16_rxp[3]} ]                    ;# Bank 227 - MGTYRXP0_227
set_property PACKAGE_PIN AN6              [get_ports {pci_express_x16_rxp[2]} ]                    ;# Bank 227 - MGTYRXP1_227
set_property PACKAGE_PIN AM4              [get_ports {pci_express_x16_rxp[1]} ]                    ;# Bank 227 - MGTYRXP2_227
set_property PACKAGE_PIN AL2              [get_ports {pci_express_x16_rxp[0]} ]                    ;# Bank 227 - MGTYRXP3_227
set_property PACKAGE_PIN AP8              [get_ports {pci_express_x16_txn[3]} ]                    ;# Bank 227 - MGTYTXN0_227
set_property PACKAGE_PIN AN10             [get_ports {pci_express_x16_txn[2]} ]                    ;# Bank 227 - MGTYTXN1_227
set_property PACKAGE_PIN AM8              [get_ports {pci_express_x16_txn[1]} ]                    ;# Bank 227 - MGTYTXN2_227
set_property PACKAGE_PIN AL10             [get_ports {pci_express_x16_txn[0]} ]                    ;# Bank 227 - MGTYTXN3_227
set_property PACKAGE_PIN AP9              [get_ports {pci_express_x16_txp[3]} ]                    ;# Bank 227 - MGTYTXP0_227
set_property PACKAGE_PIN AN11             [get_ports {pci_express_x16_txp[2]} ]                    ;# Bank 227 - MGTYTXP1_227
set_property PACKAGE_PIN AM9              [get_ports {pci_express_x16_txp[1]} ]                    ;# Bank 227 - MGTYTXP2_227
set_property PACKAGE_PIN AL11             [get_ports {pci_express_x16_txp[0]} ]  

create_clock -period 10.000 -name pcie_refclk [get_ports pcie_refclk_clk_p]
set_clock_groups -asynchronous -group pcie_refclk

#There are other 3 DDR chips in the u200, here it is only the C0
#300MHz DDR0 system clock
set_property PACKAGE_PIN BH6 [get_ports mc_clk_p]
set_property PACKAGE_PIN BJ6 [get_ports mc_clk_n]

# DDR4 RDIMM Controller 0, 72-bit Data Interface, x4 Componets, Single Rank
##     <<<NOTE>>> DQS Clock strobes have been swapped from JEDEC standard to match Xilinx MIG Clock order:
##                JEDEC Order   DQS ->  0  9  1 10  2 11  3 12  4 13  5 14  6 15  7 16  8 17
##                Xil MIG Order DQS ->  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17
##
set_property PACKAGE_PIN BE51               [ get_ports  {ddr_dq[42]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ42"    - IO_L24N_T3U_N11_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[42]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ42"    - IO_L24N_T3U_N11_66
set_property PACKAGE_PIN BD51               [ get_ports  {ddr_dq[43]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ43"    - IO_L24P_T3U_N10_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[43]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ43"    - IO_L24P_T3U_N10_66
set_property PACKAGE_PIN BE50               [ get_ports  {ddr_dq[40]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ40"    - IO_L23N_T3U_N9_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[40]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ40"    - IO_L23N_T3U_N9_66
set_property PACKAGE_PIN BE49               [ get_ports  {ddr_dq[41]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ41"    - IO_L23P_T3U_N8_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[41]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ41"    - IO_L23P_T3U_N8_66
set_property PACKAGE_PIN BF48               [ get_ports  {ddr_dqs_c[10]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C5"  - IO_L22N_T3U_N7_DBC_AD0N_66
set_property IOSTANDARD  DIFF_POD12_DCI     [ get_ports  {ddr_dqs_c[10]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C5"  - IO_L22N_T3U_N7_DBC_AD0N_66
set_property PACKAGE_PIN BF47               [ get_ports  {ddr_dqs_t[10]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T5"  - IO_L22P_T3U_N6_DBC_AD0P_66
set_property IOSTANDARD  DIFF_POD12_DCI     [ get_ports  {ddr_dqs_t[10]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T5"  - IO_L22P_T3U_N6_DBC_AD0P_66
set_property PACKAGE_PIN BF52               [ get_ports  {ddr_dq[44]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ44"    - IO_L21N_T3L_N5_AD8N_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[44]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ44"    - IO_L21N_T3L_N5_AD8N_66
set_property PACKAGE_PIN BF51               [ get_ports  {ddr_dq[45]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ45"    - IO_L21P_T3L_N4_AD8P_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[45]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ45"    - IO_L21P_T3L_N4_AD8P_66
set_property PACKAGE_PIN BG50               [ get_ports  {ddr_dq[46]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ46"    - IO_L20N_T3L_N3_AD1N_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[46]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ46"    - IO_L20N_T3L_N3_AD1N_66
set_property PACKAGE_PIN BF50               [ get_ports  {ddr_dq[47]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ47"    - IO_L20P_T3L_N2_AD1P_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[47]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ47"    - IO_L20P_T3L_N2_AD1P_66
set_property PACKAGE_PIN BG49               [ get_ports  {ddr_dqs_c[11]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C14" - IO_L19N_T3L_N1_DBC_AD9N_66
set_property IOSTANDARD  DIFF_POD12_DCI     [ get_ports  {ddr_dqs_c[11]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C14" - IO_L19N_T3L_N1_DBC_AD9N_66
set_property PACKAGE_PIN BG48               [ get_ports  {ddr_dqs_t[11]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T14" - IO_L19P_T3L_N0_DBC_AD9P_66
set_property IOSTANDARD  DIFF_POD12_DCI     [ get_ports  {ddr_dqs_t[11]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T14" - IO_L19P_T3L_N0_DBC_AD9P_66
#set_property PACKAGE_PIN BG47               #N/A                                  ;# Bank  66 VCCO - VCC1V2 Net "Not Connected"   - IO_T3U_N12_66
#set_property IOSTANDARD  LVCMOS18           #N/A                                  ;# Bank  66 VCCO - VCC1V2 Net "Not Connected"   - IO_T3U_N12_66
#set_property PACKAGE_PIN BF53               #N/A                                  ;# Bank  66 VCCO - VCC1V2 Net "Not Connected"   - IO_T2U_N12_66
#set_property IOSTANDARD  LVCMOS18           #N/A                                  ;# Bank  66 VCCO - VCC1V2 Net "Not Connected"   - IO_T2U_N12_66
set_property PACKAGE_PIN BE54               [ get_ports  {ddr_dq[67]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ67"    - IO_L18N_T2U_N11_AD2N_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[67]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ67"    - IO_L18N_T2U_N11_AD2N_66
set_property PACKAGE_PIN BE53               [ get_ports  {ddr_dq[66]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ66"    - IO_L18P_T2U_N10_AD2P_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[66]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ66"    - IO_L18P_T2U_N10_AD2P_66
set_property PACKAGE_PIN BG54               [ get_ports  {ddr_dq[64]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ64"    - IO_L17N_T2U_N9_AD10N_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[64]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ64"    - IO_L17N_T2U_N9_AD10N_66
set_property PACKAGE_PIN BG53               [ get_ports  {ddr_dq[65]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ65"    - IO_L17P_T2U_N8_AD10P_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[65]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ65"    - IO_L17P_T2U_N8_AD10P_66
set_property PACKAGE_PIN BJ54               [ get_ports  {ddr_dqs_c[16]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C8"  - IO_L16N_T2U_N7_QBC_AD3N_66
set_property IOSTANDARD  DIFF_POD12_DCI     [ get_ports  {ddr_dqs_c[16]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C8"  - IO_L16N_T2U_N7_QBC_AD3N_66
set_property PACKAGE_PIN BH54               [ get_ports  {ddr_dqs_t[16]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T8"  - IO_L16P_T2U_N6_QBC_AD3P_66
set_property IOSTANDARD  DIFF_POD12_DCI     [ get_ports  {ddr_dqs_t[16]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T8"  - IO_L16P_T2U_N6_QBC_AD3P_66
set_property PACKAGE_PIN BK54               [ get_ports  {ddr_dq[70]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ70"    - IO_L15N_T2L_N5_AD11N_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[70]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ70"    - IO_L15N_T2L_N5_AD11N_66
set_property PACKAGE_PIN BK53               [ get_ports  {ddr_dq[71]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ71"    - IO_L15P_T2L_N4_AD11P_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[71]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ71"    - IO_L15P_T2L_N4_AD11P_66
set_property PACKAGE_PIN BH52               [ get_ports  {ddr_dq[68]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ68"    - IO_L14N_T2L_N3_GC_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[68]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ68"    - IO_L14N_T2L_N3_GC_66
set_property PACKAGE_PIN BG52               [ get_ports  {ddr_dq[69]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ69"    - IO_L14P_T2L_N2_GC_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[69]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ69"    - IO_L14P_T2L_N2_GC_66
set_property PACKAGE_PIN BJ53               [ get_ports  {ddr_dqs_c[17]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C17" - IO_L13N_T2L_N1_GC_QBC_66
set_property IOSTANDARD DIFF_POD12_DCI      [ get_ports  {ddr_dqs_c[17]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C17" - IO_L13N_T2L_N1_GC_QBC_66
set_property PACKAGE_PIN BJ52               [ get_ports  {ddr_dqs_t[17]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T17" - IO_L13P_T2L_N0_GC_QBC_66
set_property IOSTANDARD DIFF_POD12_DCI      [ get_ports  {ddr_dqs_t[17]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T17" - IO_L13P_T2L_N0_GC_QBC_66
set_property PACKAGE_PIN BH50               [ get_ports  {ddr_dq[48]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ48"    - IO_L12N_T1U_N11_GC_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[48]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ48"    - IO_L12N_T1U_N11_GC_66
set_property PACKAGE_PIN BH49               [ get_ports  {ddr_dq[51]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ51"    - IO_L12P_T1U_N10_GC_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[51]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ51"    - IO_L12P_T1U_N10_GC_66
set_property PACKAGE_PIN BJ51               [ get_ports  {ddr_dq[49]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ49"    - IO_L11N_T1U_N9_GC_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[49]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ49"    - IO_L11N_T1U_N9_GC_66
set_property PACKAGE_PIN BH51               [ get_ports  {ddr_dq[50]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ50"    - IO_L11P_T1U_N8_GC_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[50]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ50"    - IO_L11P_T1U_N8_GC_66
set_property PACKAGE_PIN BJ47               [ get_ports  {ddr_dqs_c[12]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C6"  - IO_L10N_T1U_N7_QBC_AD4N_66
set_property IOSTANDARD DIFF_POD12_DCI      [ get_ports  {ddr_dqs_c[12]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C6"  - IO_L10N_T1U_N7_QBC_AD4N_66
set_property PACKAGE_PIN BH47               [ get_ports  {ddr_dqs_t[12]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T6"  - IO_L10P_T1U_N6_QBC_AD4P_66
set_property IOSTANDARD DIFF_POD12_DCI      [ get_ports  {ddr_dqs_t[12]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T6"  - IO_L10P_T1U_N6_QBC_AD4P_66
set_property PACKAGE_PIN BJ49               [ get_ports  {ddr_dq[54]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ54"    - IO_L9N_T1L_N5_AD12N_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[54]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ54"    - IO_L9N_T1L_N5_AD12N_66
set_property PACKAGE_PIN BJ48               [ get_ports  {ddr_dq[55]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ55"    - IO_L9P_T1L_N4_AD12P_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[55]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ55"    - IO_L9P_T1L_N4_AD12P_66
set_property PACKAGE_PIN BK51               [ get_ports  {ddr_dq[53]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ53"    - IO_L8N_T1L_N3_AD5N_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[53]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ53"    - IO_L8N_T1L_N3_AD5N_66
set_property PACKAGE_PIN BK50               [ get_ports  {ddr_dq[52]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ52"    - IO_L8P_T1L_N2_AD5P_66
set_property IOSTANDARD  POD12_DCI          [ get_ports  {ddr_dq[52]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ52"    - IO_L8P_T1L_N2_AD5P_66
set_property PACKAGE_PIN BK49               [ get_ports  {ddr_dqs_c[13]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C15" - IO_L7N_T1L_N1_QBC_AD13N_66
set_property IOSTANDARD DIFF_POD12_DCI      [ get_ports  {ddr_dqs_c[13]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C15" - IO_L7N_T1L_N1_QBC_AD13N_66
set_property PACKAGE_PIN BK48               [ get_ports  {ddr_dqs_t[13]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T15" - IO_L7P_T1L_N0_QBC_AD13P_66
set_property IOSTANDARD DIFF_POD12_DCI      [ get_ports  {ddr_dqs_t[13]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T15" - IO_L7P_T1L_N0_QBC_AD13P_66
#set_property PACKAGE_PIN BL48              #N/A                                   ;# Bank  66 VCCO - VCC1V2 Net "Not Connected"   - IO_T1U_N12_66
#set_property IOSTANDARD  LVCMOS18          #N/A                                   ;# Bank  66 VCCO - VCC1V2 Net "Not Connected"   - IO_T1U_N12_66
#set_property PACKAGE_PIN BL50              #N/A                                   ;# Bank  66 VCCO - VCC1V2 Net "VRP_61"          - IO_T0U_N12_VRP_66
#set_property IOSTANDARD  LVCMOS18          #N/A                                   ;# Bank  66 VCCO - VCC1V2 Net "VRP_61"          - IO_T0U_N12_VRP_66
set_property PACKAGE_PIN BL53              [ get_ports  {ddr_dq[33]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ33"    - IO_L6N_T0U_N11_AD6N_66
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[33]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ33"    - IO_L6N_T0U_N11_AD6N_66
set_property PACKAGE_PIN BL52              [ get_ports  {ddr_dq[34]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ34"    - IO_L6P_T0U_N10_AD6P_66
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[34]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ34"    - IO_L6P_T0U_N10_AD6P_66
set_property PACKAGE_PIN BM52              [ get_ports  {ddr_dq[32]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ32"    - IO_L5N_T0U_N9_AD14N_66
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[32]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ32"    - IO_L5N_T0U_N9_AD14N_66
set_property PACKAGE_PIN BL51              [ get_ports  {ddr_dq[35]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ35"    - IO_L5P_T0U_N8_AD14P_66
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[35]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ35"    - IO_L5P_T0U_N8_AD14P_66
set_property PACKAGE_PIN BM50              [ get_ports  {ddr_dqs_c[8]} ]       ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C4"  - IO_L4N_T0U_N7_DBC_AD7N_66
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_c[8]} ]       ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C4"  - IO_L4N_T0U_N7_DBC_AD7N_66
set_property PACKAGE_PIN BM49              [ get_ports  {ddr_dqs_t[8]} ]       ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T4"  - IO_L4P_T0U_N6_DBC_AD7P_66
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_t[8]} ]       ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T4"  - IO_L4P_T0U_N6_DBC_AD7P_66
set_property PACKAGE_PIN BN49              [ get_ports  {ddr_dq[38]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ38"    - IO_L3N_T0L_N5_AD15N_66
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[38]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ38"    - IO_L3N_T0L_N5_AD15N_66
set_property PACKAGE_PIN BM48              [ get_ports  {ddr_dq[39]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ39"    - IO_L3P_T0L_N4_AD15P_66
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[39]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ39"    - IO_L3P_T0L_N4_AD15P_66
set_property PACKAGE_PIN BN51              [ get_ports  {ddr_dq[37]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ37"    - IO_L2N_T0L_N3_66
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[37]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ37"    - IO_L2N_T0L_N3_66
set_property PACKAGE_PIN BN50              [ get_ports  {ddr_dq[36]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ36"    - IO_L2P_T0L_N2_66
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[36]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ36"    - IO_L2P_T0L_N2_66
set_property PACKAGE_PIN BP49              [ get_ports  {ddr_dqs_c[9]} ]       ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C13" - IO_L1N_T0L_N1_DBC_66
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_c[9]} ]       ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C13" - IO_L1N_T0L_N1_DBC_66
set_property PACKAGE_PIN BP48              [ get_ports  {ddr_dqs_t[9]} ]       ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T13" - IO_L1P_T0L_N0_DBC_66
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_t[9]} ]       ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T13" - IO_L1P_T0L_N0_DBC_66
##
##  DDR4 RDIMM Control, Command and Address
##       The DIMM interfaces have connectivity to support UDIMM, RDIMM, LRDIMM and 3DS devices.
##       The below constraints are configured to support DDR4, Single Rank, RDIMMs with x4 Compnent Connectivity and the unused pins are commented out.
##       The System Clock for the MEMORY interface are comemented out and moved to the Clock section of the XDC file
##
set_property PACKAGE_PIN BE44              [ get_ports  {ddr_adr[13]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR13"   - IO_L24N_T3U_N11_DOUT_CSO_B_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_adr[13]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR13"   - IO_L24N_T3U_N11_DOUT_CSO_B_65
set_property PACKAGE_PIN BE43              [ get_ports  {ddr_adr[14]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR14"   - IO_L24P_T3U_N10_EMCCLK_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_adr[14]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR14"   - IO_L24P_T3U_N10_EMCCLK_65
#set_property PACKAGE_PIN BD42              [ get_ports  {ddr_cs_n[2]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CS_B2"   - IO_L23N_T3U_N9_PERSTN1_I2C_SDA_65
#set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_cs_n[2]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CS_B2"   - IO_L23N_T3U_N9_PERSTN1_I2C_SDA_65
#set_property PACKAGE_PIN BC42              [ get_ports  {ddr_alert_n} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ALERT_B" - IO_L23P_T3U_N8_I2C_SCLK_65
#set_property IOSTANDARD  LVCMOS12          [ get_ports  {ddr_alert_n} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ALERT_B" - IO_L23P_T3U_N8_I2C_SCLK_65
#set_property PACKAGE_PIN BE46              [ get_ports  {ddr_odt[1]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ODT1"    - IO_L22N_T3U_N7_DBC_AD0N_D05_65
#set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_odt[1]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ODT1"    - IO_L22N_T3U_N7_DBC_AD0N_D05_65
#set_property PACKAGE_PIN BE45              [ get_ports  {ddr_cs_n[1]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CS_B1"   - IO_L22P_T3U_N6_DBC_AD0P_D04_65
#set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_cs_n[1]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CS_B1"   - IO_L22P_T3U_N6_DBC_AD0P_D04_65
set_property PACKAGE_PIN BF43              [ get_ports  {ddr_adr[5]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR5"    - IO_L21N_T3L_N5_AD8N_D07_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_adr[5]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR5"    - IO_L21N_T3L_N5_AD8N_D07_65
set_property PACKAGE_PIN BF42              [ get_ports  {ddr_adr[3]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR3"    - IO_L21P_T3L_N4_AD8P_D06_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_adr[3]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR3"    - IO_L21P_T3L_N4_AD8P_D06_65
set_property PACKAGE_PIN BF46              [ get_ports  {ddr_adr[0]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR0"    - IO_L20N_T3L_N3_AD1N_D09_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_adr[0]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR0"    - IO_L20N_T3L_N3_AD1N_D09_65
set_property PACKAGE_PIN BF45              [ get_ports  {ddr_parity} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_PAR"     - IO_L20P_T3L_N2_AD1P_D08_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_parity} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_PAR"     - IO_L20P_T3L_N2_AD1P_D08_65
set_property PACKAGE_PIN BE41              [ get_ports  {ddr_bg[1]} ]          ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_BG1"     - IO_L19N_T3L_N1_DBC_AD9N_D11_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_bg[1]} ]          ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_BG1"     - IO_L19N_T3L_N1_DBC_AD9N_D11_65
set_property PACKAGE_PIN BD41              [ get_ports  {ddr_adr[11]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR11"   - IO_L19P_T3L_N0_DBC_AD9P_D10_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_adr[11]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR11"   - IO_L19P_T3L_N0_DBC_AD9P_D10_65
set_property PACKAGE_PIN BF41              [ get_ports  {ddr_bg[0]} ]          ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_BG0"     - IO_T3U_N12_PERSTN0_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_bg[0]} ]          ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_BG0"     - IO_T3U_N12_PERSTN0_65
set_property PACKAGE_PIN BH41              [ get_ports  {ddr_act_n} ]          ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ACT_B"   - IO_T2U_N12_CSI_ADV_B_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_act_n} ]          ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ACT_B"   - IO_T2U_N12_CSI_ADV_B_65
set_property PACKAGE_PIN BG45              [ get_ports  {ddr_adr[10]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR10"   - IO_L18N_T2U_N11_AD2N_D13_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_adr[10]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR10"   - IO_L18N_T2U_N11_AD2N_D13_65
set_property PACKAGE_PIN BG44              [ get_ports  {ddr_odt[0]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ODT0"    - IO_L18P_T2U_N10_AD2P_D12_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_odt[0]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ODT0"    - IO_L18P_T2U_N10_AD2P_D12_65
set_property PACKAGE_PIN BG43              [ get_ports  {ddr_adr[1]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR1"    - IO_L17N_T2U_N9_AD10N_D15_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_adr[1]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR1"    - IO_L17N_T2U_N9_AD10N_D15_65
set_property PACKAGE_PIN BG42              [ get_ports  {ddr_adr[6]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR6"    - IO_L17P_T2U_N8_AD10P_D14_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_adr[6]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR6"    - IO_L17P_T2U_N8_AD10P_D14_65
set_property PACKAGE_PIN BJ46              [ get_ports  {ddr_ck_c[0]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CK_C0"   - IO_L16N_T2U_N7_QBC_AD3N_A01_D17_65
set_property IOSTANDARD  DIFF_SSTL12_DCI   [ get_ports  {ddr_ck_c[0]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CK_C0"   - IO_L16N_T2U_N7_QBC_AD3N_A01_D17_65
set_property PACKAGE_PIN BH46              [ get_ports  {ddr_ck_t[0]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CK_T0"   - IO_L16P_T2U_N6_QBC_AD3P_A00_D16_65
set_property IOSTANDARD  DIFF_SSTL12_DCI   [ get_ports  {ddr_ck_t[0]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CK_T0"   - IO_L16P_T2U_N6_QBC_AD3P_A00_D16_65
#set_property PACKAGE_PIN BK41              [ get_ports  {ddr_ck_c[1]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CK_C1"   - IO_L15N_T2L_N5_AD11N_A03_D19_65
#set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_ck_c[1]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CK_C1"   - IO_L15N_T2L_N5_AD11N_A03_D19_65
#set_property PACKAGE_PIN BJ41              [ get_ports  {ddr_ck_t[1]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CK_T1"   - IO_L15P_T2L_N4_AD11P_A02_D18_65
#set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_ck_t[1]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CK_T1"   - IO_L15P_T2L_N4_AD11P_A02_D18_65
set_property PACKAGE_PIN BH45              [ get_ports  {ddr_ba[0]} ]          ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_BA0"     - IO_L14N_T2L_N3_GC_A05_D21_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_ba[0]} ]          ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_BA0"     - IO_L14N_T2L_N3_GC_A05_D21_65
set_property PACKAGE_PIN BH44              [ get_ports  {ddr_adr[16]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR16"   - IO_L14P_T2L_N2_GC_A04_D20_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_adr[16]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR16"   - IO_L14P_T2L_N2_GC_A04_D20_65
#set_property PACKAGE_PIN BJ42              [ get_ports  {ddr_cke[1]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CKE1"    - IO_L13N_T2L_N1_GC_QBC_A07_D23_65
#set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_cke[1]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CKE1"    - IO_L13N_T2L_N1_GC_QBC_A07_D23_65
set_property PACKAGE_PIN BH42              [ get_ports  {ddr_cke[0]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CKE0"    - IO_L13P_T2L_N0_GC_QBC_A06_D22_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_cke[0]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CKE0"    - IO_L13P_T2L_N0_GC_QBC_A06_D22_65
## Clocks at top of XDC
#set_property PACKAGE_PIN BJ44              [ get_ports  {sys_clk0_n} ]             ;# Bank  65 VCCO - VCC1V2 Net "SYSCLK0_N"       - IO_L12N_T1U_N11_GC_A09_D25_65
#set_property IOSTANDARD  LVDS              [ get_ports  {sys_clk0_n} ]             ;# Bank  65 VCCO - VCC1V2 Net "SYSCLK0_N"       - IO_L12N_T1U_N11_GC_A09_D25_65
#set_property PACKAGE_PIN BJ43              [ get_ports  {sys_clk0_p} ]             ;# Bank  65 VCCO - VCC1V2 Net "SYSCLK0_P"       - IO_L12P_T1U_N10_GC_A08_D24_65
#set_property IOSTANDARD  LVDS              [ get_ports  {sys_clk0_p} ]             ;# Bank  65 VCCO - VCC1V2 Net "SYSCLK0_P"       - IO_L12P_T1U_N10_GC_A08_D24_65
###  <<<<NOTE>>>> No external BIAS on AC coupled LVDS clock inputs to 1.2V bank so this constraint is added to recenter LVDS signal on 1.2V IO standard.
#set_property DQS_BIAS    TRUE              [ get_ports  {sys_clk0_p} ]             ;# Bank  65 VCCO - VCC1V2 Net "SYSCLK0_P"       - IO_L12P_T1U_N10_GC_A08_D24_65
#set_property PACKAGE_PIN BK44              #N/A                                    ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CS_B3"   - IO_L11N_T1U_N9_GC_A11_D27_65
#set_property IOSTANDARD  LVCMOS18          #N/A                                    ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CS_B3"   - IO_L11N_T1U_N9_GC_A11_D27_65
set_property PACKAGE_PIN BK43              [ get_ports  {ddr_adr[8]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR8"    - IO_L11P_T1U_N8_GC_A10_D26_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_adr[8]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR8"    - IO_L11P_T1U_N8_GC_A10_D26_65
set_property PACKAGE_PIN BK46              [ get_ports  {ddr_cs_n[0]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CS_B0"   - IO_L10N_T1U_N7_QBC_AD4N_A13_D29_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_cs_n[0]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CS_B0"   - IO_L10N_T1U_N7_QBC_AD4N_A13_D29_65
set_property PACKAGE_PIN BK45              [ get_ports  {ddr_adr[2]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR2"    - IO_L10P_T1U_N6_QBC_AD4P_A12_D28_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_adr[2]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR2"    - IO_L10P_T1U_N6_QBC_AD4P_A12_D28_65
set_property PACKAGE_PIN BL43              [ get_ports  {ddr_adr[7]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR7"    - IO_L9N_T1L_N5_AD12N_A15_D31_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_adr[7]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR7"    - IO_L9N_T1L_N5_AD12N_A15_D31_65
set_property PACKAGE_PIN BL42              [ get_ports  {ddr_adr[12]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR12"   - IO_L9P_T1L_N4_AD12P_A14_D30_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_adr[12]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR12"   - IO_L9P_T1L_N4_AD12P_A14_D30_65
set_property PACKAGE_PIN BL46              [ get_ports  {ddr_adr[15]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR15"   - IO_L8N_T1L_N3_AD5N_A17_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_adr[15]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR15"   - IO_L8N_T1L_N3_AD5N_A17_65
set_property PACKAGE_PIN BL45              [ get_ports  {ddr_adr[4]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR4"    - IO_L8P_T1L_N2_AD5P_A16_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_adr[4]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR4"    - IO_L8P_T1L_N2_AD5P_A16_65
set_property PACKAGE_PIN BM47              [ get_ports  {ddr_ba[1]} ]          ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_BA1"     - IO_L7N_T1L_N1_QBC_AD13N_A19_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_ba[1]} ]          ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_BA1"     - IO_L7N_T1L_N1_QBC_AD13N_A19_65
#set_property PACKAGE_PIN BL47              [ get_ports  {ddr_adr[17]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR17"   - IO_L7P_T1L_N0_QBC_AD13P_A18_65
#set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_adr[17]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR17"   - IO_L7P_T1L_N0_QBC_AD13P_A18_65
set_property PACKAGE_PIN BM42              [ get_ports  {ddr_adr[9]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR9"    - IO_T1U_N12_SMBALERT_65
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {ddr_adr[9]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR9"    - IO_T1U_N12_SMBALERT_65
set_property PACKAGE_PIN BN45              [ get_ports  {ddr_dq[57]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ57"    - IO_L6N_T0U_N11_AD6N_A21_65
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[57]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ57"    - IO_L6N_T0U_N11_AD6N_A21_65
set_property PACKAGE_PIN BM45              [ get_ports  {ddr_dq[59]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ59"    - IO_L6P_T0U_N10_AD6P_A20_65
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[59]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ59"    - IO_L6P_T0U_N10_AD6P_A20_65
set_property PACKAGE_PIN BN44              [ get_ports  {ddr_dq[56]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ56"    - IO_L5N_T0U_N9_AD14N_A23_65
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[56]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ56"    - IO_L5N_T0U_N9_AD14N_A23_65
set_property PACKAGE_PIN BM44              [ get_ports  {ddr_dq[58]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ58"    - IO_L5P_T0U_N8_AD14P_A22_65
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[58]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ58"    - IO_L5P_T0U_N8_AD14P_A22_65
set_property PACKAGE_PIN BP46              [ get_ports  {ddr_dqs_c[14]} ]      ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQS_C7"  - IO_L4N_T0U_N7_DBC_AD7N_A25_65
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_c[14]} ]      ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQS_C7"  - IO_L4N_T0U_N7_DBC_AD7N_A25_65
set_property PACKAGE_PIN BN46              [ get_ports  {ddr_dqs_t[14]} ]      ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQS_T7"  - IO_L4P_T0U_N6_DBC_AD7P_A24_65
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_t[14]} ]      ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQS_T7"  - IO_L4P_T0U_N6_DBC_AD7P_A24_65
set_property PACKAGE_PIN BP44              [ get_ports  {ddr_dq[61]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ61"    - IO_L3N_T0L_N5_AD15N_A27_65
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[61]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ61"    - IO_L3N_T0L_N5_AD15N_A27_65
set_property PACKAGE_PIN BP43              [ get_ports  {ddr_dq[60]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ60"    - IO_L3P_T0L_N4_AD15P_A26_65
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[60]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ60"    - IO_L3P_T0L_N4_AD15P_A26_65
set_property PACKAGE_PIN BP47              [ get_ports  {ddr_dq[63]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ63"    - IO_L2N_T0L_N3_FWE_FCS2_B_65
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[63]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ63"    - IO_L2N_T0L_N3_FWE_FCS2_B_65
set_property PACKAGE_PIN BN47              [ get_ports  {ddr_dq[62]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ62"    - IO_L2P_T0L_N2_FOE_B_65
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[62]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ62"    - IO_L2P_T0L_N2_FOE_B_65
set_property PACKAGE_PIN BP42              [ get_ports  {ddr_dqs_c[15]} ]      ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQS_C16" - IO_L1N_T0L_N1_DBC_RS1_65
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_c[15]} ]      ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQS_C16" - IO_L1N_T0L_N1_DBC_RS1_65
set_property PACKAGE_PIN BN42              [ get_ports  {ddr_dqs_t[15]} ]      ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQS_T16" - IO_L1P_T0L_N0_DBC_RS0_65
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_t[15]} ]      ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQS_T16" - IO_L1P_T0L_N0_DBC_RS0_65
set_property PACKAGE_PIN BJ31              [ get_ports  {ddr_dq[8]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ8"     - IO_L24N_T3U_N11_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[8]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ8"     - IO_L24N_T3U_N11_64
set_property PACKAGE_PIN BH31              [ get_ports  {ddr_dq[9]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ9"     - IO_L24P_T3U_N10_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[9]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ9"     - IO_L24P_T3U_N10_64
set_property PACKAGE_PIN BF33              [ get_ports  {ddr_dq[11]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ11"    - IO_L23N_T3U_N9_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[11]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ11"    - IO_L23N_T3U_N9_64
set_property PACKAGE_PIN BF32              [ get_ports  {ddr_dq[10]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ10"    - IO_L23P_T3U_N8_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[10]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ10"    - IO_L23P_T3U_N8_64
set_property PACKAGE_PIN BK30              [ get_ports  {ddr_dqs_c[2]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C1"  - IO_L22N_T3U_N7_DBC_AD0N_64
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_c[2]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C1"  - IO_L22N_T3U_N7_DBC_AD0N_64
set_property PACKAGE_PIN BJ29              [ get_ports  {ddr_dqs_t[2]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T1"  - IO_L22P_T3U_N6_DBC_AD0P_64
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_t[2]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T1"  - IO_L22P_T3U_N6_DBC_AD0P_64
set_property PACKAGE_PIN BG32              [ get_ports  {ddr_dq[15]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ15"    - IO_L21N_T3L_N5_AD8N_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[15]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ15"    - IO_L21N_T3L_N5_AD8N_64
set_property PACKAGE_PIN BF31              [ get_ports  {ddr_dq[14]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ14"    - IO_L21P_T3L_N4_AD8P_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[14]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ14"    - IO_L21P_T3L_N4_AD8P_64
set_property PACKAGE_PIN BH30              [ get_ports  {ddr_dq[13]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ13"    - IO_L20N_T3L_N3_AD1N_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[13]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ13"    - IO_L20N_T3L_N3_AD1N_64
set_property PACKAGE_PIN BH29              [ get_ports  {ddr_dq[12]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ12"    - IO_L20P_T3L_N2_AD1P_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[12]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ12"    - IO_L20P_T3L_N2_AD1P_64
set_property PACKAGE_PIN BG30              [ get_ports  {ddr_dqs_c[3]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C10" - IO_L19N_T3L_N1_DBC_AD9N_64
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_c[3]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C10" - IO_L19N_T3L_N1_DBC_AD9N_64
set_property PACKAGE_PIN BG29              [ get_ports  {ddr_dqs_t[3]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T10" - IO_L19P_T3L_N0_DBC_AD9P_64
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_t[3]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T10" - IO_L19P_T3L_N0_DBC_AD9P_64
#set_property PACKAGE_PIN BK29              [ get_ports  {ddr_event_n} ]        ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_EVENT_B" - IO_T3U_N12_64
#set_property IOSTANDARD  LVCMOS12          [ get_ports  {ddr_event_n} ]        ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_EVENT_B" - IO_T3U_N12_64
set_property PACKAGE_PIN BG33              [ get_ports  {ddr_reset_n} ]        ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_RESET_N" - IO_T2U_N12_64
set_property IOSTANDARD  LVCMOS12          [ get_ports  {ddr_reset_n} ]        ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_RESET_N" - IO_T2U_N12_64
set_property PACKAGE_PIN BH35              [ get_ports  {ddr_dq[25]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ25"    - IO_L18N_T2U_N11_AD2N_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[25]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ25"    - IO_L18N_T2U_N11_AD2N_64
set_property PACKAGE_PIN BH34              [ get_ports  {ddr_dq[24]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ24"    - IO_L18P_T2U_N10_AD2P_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[24]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ24"    - IO_L18P_T2U_N10_AD2P_64
set_property PACKAGE_PIN BF36              [ get_ports  {ddr_dq[27]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ27"    - IO_L17N_T2U_N9_AD10N_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[27]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ27"    - IO_L17N_T2U_N9_AD10N_64
set_property PACKAGE_PIN BF35              [ get_ports  {ddr_dq[26]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ26"    - IO_L17P_T2U_N8_AD10P_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[26]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ26"    - IO_L17P_T2U_N8_AD10P_64
set_property PACKAGE_PIN BK35              [ get_ports  {ddr_dqs_c[6]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C3"  - IO_L16N_T2U_N7_QBC_AD3N_64
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_c[6]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C3"  - IO_L16N_T2U_N7_QBC_AD3N_64
set_property PACKAGE_PIN BK34              [ get_ports  {ddr_dqs_t[6]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T3"  - IO_L16P_T2U_N6_QBC_AD3P_64
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_t[6]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T3"  - IO_L16P_T2U_N6_QBC_AD3P_64
set_property PACKAGE_PIN BG35              [ get_ports  {ddr_dq[31]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ31"    - IO_L15N_T2L_N5_AD11N_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[31]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ31"    - IO_L15N_T2L_N5_AD11N_64
set_property PACKAGE_PIN BG34              [ get_ports  {ddr_dq[30]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ30"    - IO_L15P_T2L_N4_AD11P_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[30]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ30"    - IO_L15P_T2L_N4_AD11P_64
set_property PACKAGE_PIN BJ34              [ get_ports  {ddr_dq[29]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ29"    - IO_L14N_T2L_N3_GC_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[29]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ29"    - IO_L14N_T2L_N3_GC_64
set_property PACKAGE_PIN BJ33              [ get_ports  {ddr_dq[28]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ28"    - IO_L14P_T2L_N2_GC_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[28]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ28"    - IO_L14P_T2L_N2_GC_64
set_property PACKAGE_PIN BJ32              [ get_ports  {ddr_dqs_c[7]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C12" - IO_L13N_T2L_N1_GC_QBC_64
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_c[7]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C12" - IO_L13N_T2L_N1_GC_QBC_64
set_property PACKAGE_PIN BH32              [ get_ports  {ddr_dqs_t[7]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T12" - IO_L13P_T2L_N0_GC_QBC_64
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_t[7]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T12" - IO_L13P_T2L_N0_GC_QBC_64
set_property PACKAGE_PIN BL33              [ get_ports  {ddr_dq[19]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ19"    - IO_L12N_T1U_N11_GC_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[19]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ19"    - IO_L12N_T1U_N11_GC_64
set_property PACKAGE_PIN BK33              [ get_ports  {ddr_dq[18]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ18"    - IO_L12P_T1U_N10_GC_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[18]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ18"    - IO_L12P_T1U_N10_GC_64
set_property PACKAGE_PIN BL31              [ get_ports  {ddr_dq[17]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ17"    - IO_L11N_T1U_N9_GC_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[17]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ17"    - IO_L11N_T1U_N9_GC_64
set_property PACKAGE_PIN BK31              [ get_ports  {ddr_dq[16]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ16"    - IO_L11P_T1U_N8_GC_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[16]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ16"    - IO_L11P_T1U_N8_GC_64
set_property PACKAGE_PIN BM35              [ get_ports  {ddr_dqs_c[4]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C2"  - IO_L10N_T1U_N7_QBC_AD4N_64
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_c[4]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C2"  - IO_L10N_T1U_N7_QBC_AD4N_64
set_property PACKAGE_PIN BL35              [ get_ports  {ddr_dqs_t[4]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T2"  - IO_L10P_T1U_N6_QBC_AD4P_64
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_t[4]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T2"  - IO_L10P_T1U_N6_QBC_AD4P_64
set_property PACKAGE_PIN BM33              [ get_ports  {ddr_dq[21]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ21"    - IO_L9N_T1L_N5_AD12N_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[21]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ21"    - IO_L9N_T1L_N5_AD12N_64
set_property PACKAGE_PIN BL32              [ get_ports  {ddr_dq[20]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ20"    - IO_L9P_T1L_N4_AD12P_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[20]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ20"    - IO_L9P_T1L_N4_AD12P_64
set_property PACKAGE_PIN BP34              [ get_ports  {ddr_dq[23]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ23"    - IO_L8N_T1L_N3_AD5N_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[23]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ23"    - IO_L8N_T1L_N3_AD5N_64
set_property PACKAGE_PIN BN34              [ get_ports  {ddr_dq[22]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ22"    - IO_L8P_T1L_N2_AD5P_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[22]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ22"    - IO_L8P_T1L_N2_AD5P_64
set_property PACKAGE_PIN BN35              [ get_ports  {ddr_dqs_c[5]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C11" - IO_L7N_T1L_N1_QBC_AD13N_64
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_c[5]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C11" - IO_L7N_T1L_N1_QBC_AD13N_64
set_property PACKAGE_PIN BM34              [ get_ports  {ddr_dqs_t[5]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T11" - IO_L7P_T1L_N0_QBC_AD13P_64
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_t[5]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T11" - IO_L7P_T1L_N0_QBC_AD13P_64
#set_property PACKAGE_PIN BP33              #N/A                                    ;# Bank  64 VCCO - VCC1V2 Net "Not Connected"   - IO_T1U_N12_64
#set_property IOSTANDARD  LVCMOS12          #N/A                                    ;# Bank  64 VCCO - VCC1V2 Net "Not Connected"   - IO_T1U_N12_64
set_property PACKAGE_PIN BP32              [ get_ports  {ddr_dq[1]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ1"     - IO_L6N_T0U_N11_AD6N_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[1]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ1"     - IO_L6N_T0U_N11_AD6N_64
set_property PACKAGE_PIN BN32              [ get_ports  {ddr_dq[0]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ0"     - IO_L6P_T0U_N10_AD6P_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[0]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ0"     - IO_L6P_T0U_N10_AD6P_64
set_property PACKAGE_PIN BM30              [ get_ports  {ddr_dq[3]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ3"     - IO_L5N_T0U_N9_AD14N_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[3]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ3"     - IO_L5N_T0U_N9_AD14N_64
set_property PACKAGE_PIN BL30              [ get_ports  {ddr_dq[2]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ2"     - IO_L5P_T0U_N8_AD14P_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[2]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ2"     - IO_L5P_T0U_N8_AD14P_64
set_property PACKAGE_PIN BN30              [ get_ports  {ddr_dqs_c[0]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C0"  - IO_L4N_T0U_N7_DBC_AD7N_64
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_c[0]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C0"  - IO_L4N_T0U_N7_DBC_AD7N_64
set_property PACKAGE_PIN BN29              [ get_ports  {ddr_dqs_t[0]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T0"  - IO_L4P_T0U_N6_DBC_AD7P_64
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_t[0]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T0"  - IO_L4P_T0U_N6_DBC_AD7P_64
set_property PACKAGE_PIN BP31              [ get_ports  {ddr_dq[6]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ6"     - IO_L3N_T0L_N5_AD15N_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[6]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ6"     - IO_L3N_T0L_N5_AD15N_64
set_property PACKAGE_PIN BN31              [ get_ports  {ddr_dq[7]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ7"     - IO_L3P_T0L_N4_AD15P_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[7]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ7"     - IO_L3P_T0L_N4_AD15P_64
set_property PACKAGE_PIN BP29              [ get_ports  {ddr_dq[4]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ4"     - IO_L2N_T0L_N3_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[4]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ4"     - IO_L2N_T0L_N3_64
set_property PACKAGE_PIN BP28              [ get_ports  {ddr_dq[5]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ5"     - IO_L2P_T0L_N2_64
set_property IOSTANDARD  POD12_DCI         [ get_ports  {ddr_dq[5]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ5"     - IO_L2P_T0L_N2_64
set_property PACKAGE_PIN BM29              [ get_ports  {ddr_dqs_c[1]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C9"  - IO_L1N_T0L_N1_DBC_64
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_c[1]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C9"  - IO_L1N_T0L_N1_DBC_64
set_property PACKAGE_PIN BM28              [ get_ports  {ddr_dqs_t[1]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T9"  - IO_L1P_T0L_N0_DBC_64
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {ddr_dqs_t[1]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T9"  - IO_L1P_T0L_N0_DBC_64
##

set_property PACKAGE_PIN BC21 [get_ports hbm_cattrip]
set_property IOSTANDARD LVCMOS12 [get_ports hbm_cattrip]
set_property PULLDOWN true [get_ports hbm_cattrip]

set_false_path -from [get_pins chipset/chipset_impl/u200_shell_i/meep_shell_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/*/C] -to [get_pins chipset/chipset_impl/init_calib_complete_f_reg/D]


# set_property strategy Performance_EarlyBlockPlacement [get_runs impl_1]

connect_debug_port u_ila_0/probe0 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][rd][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][rd][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][rd][2]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][rd][3]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][rd][4]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][rd][5]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][2]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][3]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][4]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][5]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][6]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][7]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][8]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][9]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][10]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][11]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][12]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][13]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][14]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][15]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][16]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][17]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][18]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][19]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][20]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][21]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][22]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][23]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][24]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][25]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][26]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][27]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][28]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][29]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][30]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][31]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][32]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][33]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][34]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][35]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][36]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][37]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][38]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][39]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][40]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][41]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][42]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][43]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][44]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][45]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][46]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][47]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][48]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][49]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][50]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][51]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][52]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][53]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][54]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][55]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][56]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][57]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][58]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][59]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][60]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][61]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][62]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][tval][63]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][2]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][3]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][4]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][5]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][6]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][7]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][8]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][9]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][10]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][11]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][12]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][13]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][14]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][15]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][16]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][17]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][18]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][19]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][20]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][21]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][22]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][23]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][24]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][25]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][26]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][27]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][28]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][29]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][30]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][31]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][32]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][33]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][34]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][35]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][36]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][37]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][38]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][39]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][40]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][41]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][42]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][43]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][44]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][45]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][46]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][47]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][48]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][49]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][50]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][51]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][52]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][53]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][54]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][55]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][56]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][57]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][58]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][59]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][60]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][61]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][62]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][cause][63]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][2]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][3]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][4]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][5]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][6]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][7]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][8]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][9]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][10]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][11]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][12]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][13]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][14]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][15]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][16]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][17]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][18]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][19]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][20]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][21]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][22]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][23]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][24]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][25]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][26]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][27]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][28]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][29]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][30]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][31]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][32]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][33]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][34]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][35]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][36]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][37]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][38]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][39]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][40]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][41]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][42]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][43]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][44]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][45]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][46]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][47]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][48]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][49]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][50]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][51]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][52]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][53]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][54]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][55]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][56]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][57]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][58]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][59]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][60]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][61]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][62]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][cause][63]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][cf][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][cf][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][cf][2]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][2]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][3]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][4]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][5]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][6]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][7]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][8]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][9]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][10]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][11]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][12]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][13]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][14]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][15]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][16]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][17]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][18]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][19]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][20]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][21]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][22]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][23]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][24]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][25]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][26]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][27]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][28]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][29]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][30]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][31]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][32]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][33]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][34]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][35]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][36]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][37]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][38]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][39]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][40]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][41]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][42]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][43]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][44]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][45]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][46]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][47]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][48]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][49]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][50]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][51]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][52]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][53]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][54]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][55]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][56]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][57]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][58]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][59]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][60]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][61]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][62]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][pc][63]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][2]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][3]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][4]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][5]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][6]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][7]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][8]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][9]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][10]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][11]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][12]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][13]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][14]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][15]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][16]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][17]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][18]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][19]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][20]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][21]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][22]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][23]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][24]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][25]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][26]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][27]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][28]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][29]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][30]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][31]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][32]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][33]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][34]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][35]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][36]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][37]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][38]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][39]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][40]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][41]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][42]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][43]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][44]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][45]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][46]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][47]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][48]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][49]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][50]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][51]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][52]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][53]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][54]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][55]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][56]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][57]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][58]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][59]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][60]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][61]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][62]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][result][63]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][2]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][3]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][4]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][5]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][6]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][7]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][8]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][9]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][10]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][11]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][12]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][13]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][14]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][15]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][16]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][17]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][18]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][19]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][20]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][21]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][22]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][23]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][24]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][25]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][26]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][27]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][28]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][29]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][30]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][31]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][32]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][33]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][34]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][35]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][36]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][37]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][38]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][39]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][40]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][41]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][42]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][43]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][44]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][45]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][46]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][47]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][48]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][49]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][50]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][51]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][52]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][53]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][54]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][55]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][56]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][57]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][58]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][59]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][60]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][61]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][62]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][predict_address][63]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][rs1][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][rs1][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][rs1][2]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][rs1][3]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][rs1][4]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][rs1][5]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][rd][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][rd][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][rd][2]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][rd][3]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][rd][4]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][rd][5]}]]
connect_debug_port u_ila_0/probe10 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][fu][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][fu][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][fu][2]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][fu][3]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][op][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][op][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][op][2]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][op][3]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][op][4]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][op][5]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][op][6]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][op][7]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][trans_id][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][trans_id][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][trans_id][2]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][op][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][op][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][op][2]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][op][3]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][op][4]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][op][5]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][op][6]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][op][7]}]]
connect_debug_port u_ila_0/probe14 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][2]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][3]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][4]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][5]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][6]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][7]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][8]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][9]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][10]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][11]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][12]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][13]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][14]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][15]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][16]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][17]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][18]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][19]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][20]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][21]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][22]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][23]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][24]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][25]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][26]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][27]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][28]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][29]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][30]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][31]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][32]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][33]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][34]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][35]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][36]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][37]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][38]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][39]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][40]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][41]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][42]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][43]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][44]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][45]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][46]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][47]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][48]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][49]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][50]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][51]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][52]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][53]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][54]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][55]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][56]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][57]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][58]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][59]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][60]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][61]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][62]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][bp][predict_address][63]}]]
connect_debug_port u_ila_0/probe15 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][2]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][3]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][4]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][5]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][6]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][7]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][8]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][9]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][10]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][11]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][12]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][13]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][14]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][15]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][16]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][17]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][18]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][19]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][20]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][21]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][22]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][23]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][24]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][25]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][26]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][27]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][28]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][29]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][30]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][31]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][32]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][33]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][34]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][35]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][36]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][37]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][38]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][39]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][40]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][41]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][42]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][43]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][44]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][45]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][46]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][47]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][48]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][49]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][50]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][51]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][52]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][53]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][54]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][55]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][56]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][57]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][58]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][59]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][60]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][61]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][62]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][tval][63]}]]
connect_debug_port u_ila_0/probe16 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][cf][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][cf][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][bp][cf][2]}]]
connect_debug_port u_ila_0/probe17 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][2]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][3]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][4]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][5]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][6]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][7]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][8]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][9]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][10]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][11]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][12]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][13]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][14]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][15]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][16]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][17]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][18]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][19]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][20]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][21]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][22]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][23]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][24]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][25]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][26]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][27]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][28]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][29]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][30]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][31]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][32]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][33]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][34]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][35]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][36]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][37]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][38]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][39]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][40]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][41]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][42]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][43]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][44]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][45]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][46]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][47]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][48]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][49]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][50]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][51]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][52]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][53]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][54]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][55]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][56]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][57]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][58]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][59]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][60]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][61]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][62]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][pc][63]}]]
connect_debug_port u_ila_0/probe18 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][rs2][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][rs2][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][rs2][2]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][rs2][3]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][rs2][4]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][rs2][5]}]]
connect_debug_port u_ila_0/probe19 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][fu][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][fu][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][fu][2]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][fu][3]}]]
connect_debug_port u_ila_0/probe27 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][trans_id][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][trans_id][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][trans_id][2]}]]
connect_debug_port u_ila_0/probe28 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][2]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][3]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][4]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][5]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][6]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][7]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][8]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][9]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][10]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][11]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][12]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][13]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][14]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][15]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][16]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][17]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][18]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][19]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][20]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][21]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][22]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][23]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][24]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][25]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][26]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][27]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][28]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][29]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][30]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][31]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][32]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][33]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][34]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][35]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][36]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][37]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][38]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][39]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][40]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][41]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][42]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][43]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][44]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][45]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][46]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][47]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][48]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][49]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][50]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][51]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][52]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][53]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][54]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][55]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][56]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][57]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][58]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][59]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][60]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][61]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][62]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][result][63]}]]
connect_debug_port u_ila_0/probe29 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][rs2][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][rs2][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][rs2][2]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][rs2][3]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][rs2][4]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][rs2][5]}]]
connect_debug_port u_ila_0/probe30 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][rs1][0]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][rs1][1]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][rs1][2]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][rs1][3]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][rs1][4]} {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][rs1][5]}]]
connect_debug_port u_ila_0/probe31 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][ex][valid]}]]
connect_debug_port u_ila_0/probe32 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][is_compressed]}]]
connect_debug_port u_ila_0/probe33 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][use_imm]}]]
connect_debug_port u_ila_0/probe34 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][use_pc]}]]
connect_debug_port u_ila_0/probe35 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][use_zimm]}]]
connect_debug_port u_ila_0/probe36 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[0][valid]}]]
connect_debug_port u_ila_0/probe37 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][ex][valid]}]]
connect_debug_port u_ila_0/probe38 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][is_compressed]}]]
connect_debug_port u_ila_0/probe39 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][use_imm]}]]
connect_debug_port u_ila_0/probe40 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][use_pc]}]]
connect_debug_port u_ila_0/probe41 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][use_zimm]}]]
connect_debug_port u_ila_0/probe42 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_cva6/commit_instr_id_commit[1][valid]}]]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 6 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list chipset/chipset_impl/u200_shell_i/meep_shell_i/ddr4_0/inst/u_ddr4_infrastructure/div_clk]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {chipset/chipset_impl/u200_shell_i/m_axi_araddr[0]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[1]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[2]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[3]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[4]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[5]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[6]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[7]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[8]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[9]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[10]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[11]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[12]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[13]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[14]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[15]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[16]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[17]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[18]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[19]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[20]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[21]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[22]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[23]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[24]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[25]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[26]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[27]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[28]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[29]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[30]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[31]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[32]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[33]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[34]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[35]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[36]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[37]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[38]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[39]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[40]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[41]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[42]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[43]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[44]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[45]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[46]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[47]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[48]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[49]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[50]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[51]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[52]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[53]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[54]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[55]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[56]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[57]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[58]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[59]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[60]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[61]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[62]} {chipset/chipset_impl/u200_shell_i/m_axi_araddr[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 64 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[0]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[1]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[2]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[3]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[4]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[5]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[6]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[7]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[8]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[9]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[10]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[11]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[12]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[13]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[14]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[15]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[16]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[17]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[18]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[19]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[20]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[21]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[22]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[23]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[24]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[25]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[26]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[27]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[28]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[29]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[30]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[31]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[32]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[33]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[34]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[35]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[36]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[37]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[38]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[39]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[40]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[41]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[42]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[43]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[44]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[45]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[46]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[47]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[48]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[49]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[50]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[51]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[52]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[53]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[54]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[55]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[56]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[57]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[58]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[59]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[60]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[61]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[62]} {chipset/chipset_impl/u200_shell_i/m_axi_awaddr[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list chipset/chipset_impl/u200_shell_i/m_axi_arready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list chipset/chipset_impl/u200_shell_i/m_axi_arvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list chipset/chipset_impl/u200_shell_i/m_axi_awready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list chipset/chipset_impl/u200_shell_i/m_axi_awvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list chipset/chipset_impl/u200_shell_i/m_axi_bready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list chipset/chipset_impl/u200_shell_i/m_axi_bvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list chipset/chipset_impl/u200_shell_i/m_axi_rready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list chipset/chipset_impl/u200_shell_i/m_axi_rvalid]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 6 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list chipset/clk_mmcm/inst/chipset_clk]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 2 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {chipset/chipset_impl/uart_top/s_axi_rresp[0]} {chipset/chipset_impl/uart_top/s_axi_rresp[1]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 32 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {chipset/chipset_impl/uart_top/s_axi_rdata[0]} {chipset/chipset_impl/uart_top/s_axi_rdata[1]} {chipset/chipset_impl/uart_top/s_axi_rdata[2]} {chipset/chipset_impl/uart_top/s_axi_rdata[3]} {chipset/chipset_impl/uart_top/s_axi_rdata[4]} {chipset/chipset_impl/uart_top/s_axi_rdata[5]} {chipset/chipset_impl/uart_top/s_axi_rdata[6]} {chipset/chipset_impl/uart_top/s_axi_rdata[7]} {chipset/chipset_impl/uart_top/s_axi_rdata[8]} {chipset/chipset_impl/uart_top/s_axi_rdata[9]} {chipset/chipset_impl/uart_top/s_axi_rdata[10]} {chipset/chipset_impl/uart_top/s_axi_rdata[11]} {chipset/chipset_impl/uart_top/s_axi_rdata[12]} {chipset/chipset_impl/uart_top/s_axi_rdata[13]} {chipset/chipset_impl/uart_top/s_axi_rdata[14]} {chipset/chipset_impl/uart_top/s_axi_rdata[15]} {chipset/chipset_impl/uart_top/s_axi_rdata[16]} {chipset/chipset_impl/uart_top/s_axi_rdata[17]} {chipset/chipset_impl/uart_top/s_axi_rdata[18]} {chipset/chipset_impl/uart_top/s_axi_rdata[19]} {chipset/chipset_impl/uart_top/s_axi_rdata[20]} {chipset/chipset_impl/uart_top/s_axi_rdata[21]} {chipset/chipset_impl/uart_top/s_axi_rdata[22]} {chipset/chipset_impl/uart_top/s_axi_rdata[23]} {chipset/chipset_impl/uart_top/s_axi_rdata[24]} {chipset/chipset_impl/uart_top/s_axi_rdata[25]} {chipset/chipset_impl/uart_top/s_axi_rdata[26]} {chipset/chipset_impl/uart_top/s_axi_rdata[27]} {chipset/chipset_impl/uart_top/s_axi_rdata[28]} {chipset/chipset_impl/uart_top/s_axi_rdata[29]} {chipset/chipset_impl/uart_top/s_axi_rdata[30]} {chipset/chipset_impl/uart_top/s_axi_rdata[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property port_width 2 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {chipset/chipset_impl/uart_top/s_axi_bresp[0]} {chipset/chipset_impl/uart_top/s_axi_bresp[1]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property port_width 13 [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {chipset/chipset_impl/uart_top/s_axi_araddr[0]} {chipset/chipset_impl/uart_top/s_axi_araddr[1]} {chipset/chipset_impl/uart_top/s_axi_araddr[2]} {chipset/chipset_impl/uart_top/s_axi_araddr[3]} {chipset/chipset_impl/uart_top/s_axi_araddr[4]} {chipset/chipset_impl/uart_top/s_axi_araddr[5]} {chipset/chipset_impl/uart_top/s_axi_araddr[6]} {chipset/chipset_impl/uart_top/s_axi_araddr[7]} {chipset/chipset_impl/uart_top/s_axi_araddr[8]} {chipset/chipset_impl/uart_top/s_axi_araddr[9]} {chipset/chipset_impl/uart_top/s_axi_araddr[10]} {chipset/chipset_impl/uart_top/s_axi_araddr[11]} {chipset/chipset_impl/uart_top/s_axi_araddr[12]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
set_property port_width 13 [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {chipset/chipset_impl/uart_top/s_axi_awaddr[0]} {chipset/chipset_impl/uart_top/s_axi_awaddr[1]} {chipset/chipset_impl/uart_top/s_axi_awaddr[2]} {chipset/chipset_impl/uart_top/s_axi_awaddr[3]} {chipset/chipset_impl/uart_top/s_axi_awaddr[4]} {chipset/chipset_impl/uart_top/s_axi_awaddr[5]} {chipset/chipset_impl/uart_top/s_axi_awaddr[6]} {chipset/chipset_impl/uart_top/s_axi_awaddr[7]} {chipset/chipset_impl/uart_top/s_axi_awaddr[8]} {chipset/chipset_impl/uart_top/s_axi_awaddr[9]} {chipset/chipset_impl/uart_top/s_axi_awaddr[10]} {chipset/chipset_impl/uart_top/s_axi_awaddr[11]} {chipset/chipset_impl/uart_top/s_axi_awaddr[12]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
set_property port_width 4 [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {chipset/chipset_impl/uart_top/s_axi_wstrb[0]} {chipset/chipset_impl/uart_top/s_axi_wstrb[1]} {chipset/chipset_impl/uart_top/s_axi_wstrb[2]} {chipset/chipset_impl/uart_top/s_axi_wstrb[3]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
set_property port_width 32 [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list {chipset/chipset_impl/uart_top/s_axi_wdata[0]} {chipset/chipset_impl/uart_top/s_axi_wdata[1]} {chipset/chipset_impl/uart_top/s_axi_wdata[2]} {chipset/chipset_impl/uart_top/s_axi_wdata[3]} {chipset/chipset_impl/uart_top/s_axi_wdata[4]} {chipset/chipset_impl/uart_top/s_axi_wdata[5]} {chipset/chipset_impl/uart_top/s_axi_wdata[6]} {chipset/chipset_impl/uart_top/s_axi_wdata[7]} {chipset/chipset_impl/uart_top/s_axi_wdata[8]} {chipset/chipset_impl/uart_top/s_axi_wdata[9]} {chipset/chipset_impl/uart_top/s_axi_wdata[10]} {chipset/chipset_impl/uart_top/s_axi_wdata[11]} {chipset/chipset_impl/uart_top/s_axi_wdata[12]} {chipset/chipset_impl/uart_top/s_axi_wdata[13]} {chipset/chipset_impl/uart_top/s_axi_wdata[14]} {chipset/chipset_impl/uart_top/s_axi_wdata[15]} {chipset/chipset_impl/uart_top/s_axi_wdata[16]} {chipset/chipset_impl/uart_top/s_axi_wdata[17]} {chipset/chipset_impl/uart_top/s_axi_wdata[18]} {chipset/chipset_impl/uart_top/s_axi_wdata[19]} {chipset/chipset_impl/uart_top/s_axi_wdata[20]} {chipset/chipset_impl/uart_top/s_axi_wdata[21]} {chipset/chipset_impl/uart_top/s_axi_wdata[22]} {chipset/chipset_impl/uart_top/s_axi_wdata[23]} {chipset/chipset_impl/uart_top/s_axi_wdata[24]} {chipset/chipset_impl/uart_top/s_axi_wdata[25]} {chipset/chipset_impl/uart_top/s_axi_wdata[26]} {chipset/chipset_impl/uart_top/s_axi_wdata[27]} {chipset/chipset_impl/uart_top/s_axi_wdata[28]} {chipset/chipset_impl/uart_top/s_axi_wdata[29]} {chipset/chipset_impl/uart_top/s_axi_wdata[30]} {chipset/chipset_impl/uart_top/s_axi_wdata[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list chipset/chipset_impl/uart_top/rst_n]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
set_property port_width 1 [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list chipset/chipset_impl/uart_top/s_axi_arready]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list chipset/chipset_impl/uart_top/s_axi_arvalid]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list chipset/chipset_impl/uart_top/s_axi_awready]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list chipset/chipset_impl/uart_top/s_axi_awvalid]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
set_property port_width 1 [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list chipset/chipset_impl/uart_top/s_axi_bready]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
set_property port_width 1 [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list chipset/chipset_impl/uart_top/s_axi_bvalid]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe14]
set_property port_width 1 [get_debug_ports u_ila_1/probe14]
connect_debug_port u_ila_1/probe14 [get_nets [list chipset/chipset_impl/uart_top/s_axi_rready]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe15]
set_property port_width 1 [get_debug_ports u_ila_1/probe15]
connect_debug_port u_ila_1/probe15 [get_nets [list chipset/chipset_impl/uart_top/s_axi_rvalid]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe16]
set_property port_width 1 [get_debug_ports u_ila_1/probe16]
connect_debug_port u_ila_1/probe16 [get_nets [list chipset/chipset_impl/uart_top/s_axi_wready]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe17]
set_property port_width 1 [get_debug_ports u_ila_1/probe17]
connect_debug_port u_ila_1/probe17 [get_nets [list chipset/chipset_impl/uart_top/s_axi_wvalid]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
