

================================================================
== Vitis HLS Report for 'gesummv'
================================================================
* Date:           Sun Jun 23 03:31:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gesummv
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   393234|   393234|  1.966 ms|  1.966 ms|  393235|  393235|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_14_1_loop_2  |   393232|   393232|        23|          6|          1|  65536|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 6, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.04>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%t_tmp = alloca i32 1" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:15]   --->   Operation 26 'alloca' 't_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%t_y = alloca i32 1" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:16]   --->   Operation 27 'alloca' 't_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:19]   --->   Operation 28 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add_ln271 = alloca i32 1"   --->   Operation 29 'alloca' 'add_ln271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:14]   --->   Operation 30 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:13]   --->   Operation 31 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 32 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:8]   --->   Operation 33 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tmp, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tmp"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.46ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 45 [1/1] (0.46ns)   --->   "%store_ln13 = store i17 0, i17 %ii" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:13]   --->   Operation 45 'store' 'store_ln13' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln14 = store i9 0, i9 %i" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:14]   --->   Operation 46 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln19 = store i9 0, i9 %j" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:19]   --->   Operation 47 'store' 'store_ln19' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln16 = store i32 0, i32 %t_y" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:16]   --->   Operation 48 'store' 'store_ln16' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln15 = store i32 0, i32 %t_tmp" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:15]   --->   Operation 49 'store' 'store_ln15' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:14]   --->   Operation 50 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:14]   --->   Operation 51 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.12ns)   --->   "%icmp_ln14 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:14]   --->   Operation 52 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.12ns)   --->   "%add_ln14 = add i17 %indvar_flatten_load, i17 1" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:14]   --->   Operation 53 'add' 'add_ln14' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc21, void %for.end23" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:14]   --->   Operation 54 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:19]   --->   Operation 55 'load' 'j_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.90ns)   --->   "%icmp_ln19 = icmp_eq  i9 %j_load, i9 256" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:19]   --->   Operation 56 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln14)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%select_ln13 = select i1 %icmp_ln19, i9 0, i9 %j_load" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:13]   --->   Operation 57 'select' 'select_ln13' <Predicate = (!icmp_ln14)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i9 %select_ln13" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:19]   --->   Operation 58 'zext' 'zext_ln19' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln19" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:20]   --->   Operation 59 'getelementptr' 'x_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (1.29ns)   --->   "%x_load = load i8 %x_addr" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:20]   --->   Operation 60 'load' 'x_load' <Predicate = (!icmp_ln14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%add_ln271_load = load i17 %add_ln271" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:14]   --->   Operation 61 'load' 'add_ln271_load' <Predicate = (!icmp_ln14 & icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ii_load = load i17 %ii" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:14]   --->   Operation 62 'load' 'ii_load' <Predicate = (!icmp_ln14 & !icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.32ns)   --->   "%select_ln14 = select i1 %icmp_ln19, i17 %add_ln271_load, i17 %ii_load" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:14]   --->   Operation 63 'select' 'select_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i17 %select_ln14" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:14]   --->   Operation 64 'trunc' 'trunc_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i9 %select_ln13" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:19]   --->   Operation 65 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 66 [1/2] (1.29ns)   --->   "%x_load = load i8 %x_addr" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:20]   --->   Operation 66 'load' 'x_load' <Predicate = (!icmp_ln14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 67 [1/1] (1.12ns)   --->   "%add_ln21 = add i16 %zext_ln19_1, i16 %trunc_ln14" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:21]   --->   Operation 67 'add' 'add_ln21' <Predicate = (!icmp_ln14)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i16 %add_ln21" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:21]   --->   Operation 68 'zext' 'zext_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln21" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:21]   --->   Operation 69 'getelementptr' 'A_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (1.29ns)   --->   "%A_load = load i16 %A_addr" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:21]   --->   Operation 70 'load' 'A_load' <Predicate = (!icmp_ln14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln21" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:22]   --->   Operation 71 'getelementptr' 'B_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (1.29ns)   --->   "%B_load = load i16 %B_addr" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:22]   --->   Operation 72 'load' 'B_load' <Predicate = (!icmp_ln14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 73 [1/1] (1.12ns)   --->   "%add_ln27 = add i17 %select_ln14, i17 256" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:27]   --->   Operation 73 'add' 'add_ln27' <Predicate = (!icmp_ln14)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.46ns)   --->   "%store_ln14 = store i17 %add_ln14, i17 %indvar_flatten" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:14]   --->   Operation 74 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.46>
ST_2 : Operation 75 [1/1] (0.46ns)   --->   "%store_ln13 = store i17 %select_ln14, i17 %ii" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:13]   --->   Operation 75 'store' 'store_ln13' <Predicate = (!icmp_ln14)> <Delay = 0.46>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln27 = store i17 %add_ln27, i17 %add_ln271" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:27]   --->   Operation 76 'store' 'store_ln27' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 77 [1/2] (1.29ns)   --->   "%A_load = load i16 %A_addr" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:21]   --->   Operation 77 'load' 'A_load' <Predicate = (!icmp_ln14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 78 [1/2] (1.29ns)   --->   "%B_load = load i16 %B_addr" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:22]   --->   Operation 78 'load' 'B_load' <Predicate = (!icmp_ln14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%t_x = bitcast i32 %x_load" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:20]   --->   Operation 79 'bitcast' 't_x' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %A_load" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:21]   --->   Operation 80 'bitcast' 'bitcast_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 81 [4/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln21, i32 %t_x" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:21]   --->   Operation 81 'fmul' 'mul' <Predicate = (!icmp_ln14)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 82 [3/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln21, i32 %t_x" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:21]   --->   Operation 82 'fmul' 'mul' <Predicate = (!icmp_ln14)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %B_load" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:22]   --->   Operation 83 'bitcast' 'bitcast_ln22' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 84 [4/4] (2.78ns)   --->   "%mul3 = fmul i32 %bitcast_ln22, i32 %t_x" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:22]   --->   Operation 84 'fmul' 'mul3' <Predicate = (!icmp_ln14)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 85 [2/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln21, i32 %t_x" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:21]   --->   Operation 85 'fmul' 'mul' <Predicate = (!icmp_ln14)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [3/4] (2.78ns)   --->   "%mul3 = fmul i32 %bitcast_ln22, i32 %t_x" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:22]   --->   Operation 86 'fmul' 'mul3' <Predicate = (!icmp_ln14)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.90ns)   --->   "%add_ln19 = add i9 %select_ln13, i9 1" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:19]   --->   Operation 87 'add' 'add_ln19' <Predicate = (!icmp_ln14)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.90ns)   --->   "%icmp_ln19_1 = icmp_eq  i9 %add_ln19, i9 256" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:19]   --->   Operation 88 'icmp' 'icmp_ln19_1' <Predicate = (!icmp_ln14)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19_1, void %new.latch.for.inc.split, void %last.iter.for.inc.split" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:19]   --->   Operation 89 'br' 'br_ln19' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.46ns)   --->   "%store_ln19 = store i9 %add_ln19, i9 %j" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:19]   --->   Operation 90 'store' 'store_ln19' <Predicate = (!icmp_ln14)> <Delay = 0.46>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%t_tmp_load = load i32 %t_tmp" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:13]   --->   Operation 91 'load' 't_tmp_load' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.28ns)   --->   "%select_ln13_2 = select i1 %icmp_ln19, i32 0, i32 %t_tmp_load" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:13]   --->   Operation 92 'select' 'select_ln13_2' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 93 [1/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln21, i32 %t_x" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:21]   --->   Operation 93 'fmul' 'mul' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [2/4] (2.78ns)   --->   "%mul3 = fmul i32 %bitcast_ln22, i32 %t_x" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:22]   --->   Operation 94 'fmul' 'mul3' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.57>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%t_y_load = load i32 %t_y" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:13]   --->   Operation 95 'load' 't_y_load' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.28ns)   --->   "%select_ln13_1 = select i1 %icmp_ln19, i32 0, i32 %t_y_load" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:13]   --->   Operation 96 'select' 'select_ln13_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 97 [5/5] (3.57ns)   --->   "%t_tmp_1 = fadd i32 %mul, i32 %select_ln13_2" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:21]   --->   Operation 97 'fadd' 't_tmp_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/4] (2.78ns)   --->   "%mul3 = fmul i32 %bitcast_ln22, i32 %t_x" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:22]   --->   Operation 98 'fmul' 'mul3' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.57>
ST_9 : Operation 99 [4/5] (3.57ns)   --->   "%t_tmp_1 = fadd i32 %mul, i32 %select_ln13_2" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:21]   --->   Operation 99 'fadd' 't_tmp_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [5/5] (3.57ns)   --->   "%t_y_1 = fadd i32 %mul3, i32 %select_ln13_1" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:22]   --->   Operation 100 'fadd' 't_y_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.57>
ST_10 : Operation 101 [3/5] (3.57ns)   --->   "%t_tmp_1 = fadd i32 %mul, i32 %select_ln13_2" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:21]   --->   Operation 101 'fadd' 't_tmp_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [4/5] (3.57ns)   --->   "%t_y_1 = fadd i32 %mul3, i32 %select_ln13_1" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:22]   --->   Operation 102 'fadd' 't_y_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.57>
ST_11 : Operation 103 [2/5] (3.57ns)   --->   "%t_tmp_1 = fadd i32 %mul, i32 %select_ln13_2" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:21]   --->   Operation 103 'fadd' 't_tmp_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [3/5] (3.57ns)   --->   "%t_y_1 = fadd i32 %mul3, i32 %select_ln13_1" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:22]   --->   Operation 104 'fadd' 't_y_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.57>
ST_12 : Operation 105 [1/5] (3.57ns)   --->   "%t_tmp_1 = fadd i32 %mul, i32 %select_ln13_2" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:21]   --->   Operation 105 'fadd' 't_tmp_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [2/5] (3.57ns)   --->   "%t_y_1 = fadd i32 %mul3, i32 %select_ln13_1" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:22]   --->   Operation 106 'fadd' 't_y_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.57>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:14]   --->   Operation 107 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.90ns)   --->   "%add_ln14_1 = add i9 %i_load, i9 1" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:14]   --->   Operation 108 'add' 'add_ln14_1' <Predicate = (icmp_ln19)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (0.38ns)   --->   "%select_ln14_1 = select i1 %icmp_ln19, i9 %add_ln14_1, i9 %i_load" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:14]   --->   Operation 109 'select' 'select_ln14_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i9 %select_ln14_1" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:14]   --->   Operation 110 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/5] (3.57ns)   --->   "%t_y_1 = fadd i32 %mul3, i32 %select_ln13_1" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:22]   --->   Operation 111 'fadd' 't_y_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i32 %t_tmp_1" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:25]   --->   Operation 112 'bitcast' 'bitcast_ln25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr i32 %tmp, i64 0, i64 %zext_ln14" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:25]   --->   Operation 113 'getelementptr' 'tmp_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [4/4] (2.78ns)   --->   "%mul1 = fmul i32 %t_tmp_1, i32 0.73" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:26]   --->   Operation 114 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln14" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:26]   --->   Operation 115 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %bitcast_ln25, i8 %tmp_addr" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:25]   --->   Operation 116 'store' 'store_ln25' <Predicate = (icmp_ln19_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 117 [1/1] (0.46ns)   --->   "%store_ln14 = store i9 %select_ln14_1, i9 %i" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:14]   --->   Operation 117 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_13 : Operation 118 [1/1] (0.46ns)   --->   "%store_ln15 = store i32 %t_tmp_1, i32 %t_tmp" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:15]   --->   Operation 118 'store' 'store_ln15' <Predicate = true> <Delay = 0.46>

State 14 <SV = 13> <Delay = 2.78>
ST_14 : Operation 119 [3/4] (2.78ns)   --->   "%mul1 = fmul i32 %t_tmp_1, i32 0.73" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:26]   --->   Operation 119 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [4/4] (2.78ns)   --->   "%mul2 = fmul i32 %t_y_1, i32 1.63" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:26]   --->   Operation 120 'fmul' 'mul2' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/1] (0.46ns)   --->   "%store_ln16 = store i32 %t_y_1, i32 %t_y" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:16]   --->   Operation 121 'store' 'store_ln16' <Predicate = true> <Delay = 0.46>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:19]   --->   Operation 122 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.78>
ST_15 : Operation 123 [2/4] (2.78ns)   --->   "%mul1 = fmul i32 %t_tmp_1, i32 0.73" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:26]   --->   Operation 123 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 124 [3/4] (2.78ns)   --->   "%mul2 = fmul i32 %t_y_1, i32 1.63" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:26]   --->   Operation 124 'fmul' 'mul2' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.78>
ST_16 : Operation 125 [1/4] (2.78ns)   --->   "%mul1 = fmul i32 %t_tmp_1, i32 0.73" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:26]   --->   Operation 125 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 126 [2/4] (2.78ns)   --->   "%mul2 = fmul i32 %t_y_1, i32 1.63" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:26]   --->   Operation 126 'fmul' 'mul2' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.78>
ST_17 : Operation 127 [1/4] (2.78ns)   --->   "%mul2 = fmul i32 %t_y_1, i32 1.63" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:26]   --->   Operation 127 'fmul' 'mul2' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:29]   --->   Operation 139 'ret' 'ret_ln29' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 3.57>
ST_18 : Operation 128 [5/5] (3.57ns)   --->   "%add = fadd i32 %mul1, i32 %mul2" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:26]   --->   Operation 128 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.57>
ST_19 : Operation 129 [4/5] (3.57ns)   --->   "%add = fadd i32 %mul1, i32 %mul2" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:26]   --->   Operation 129 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.57>
ST_20 : Operation 130 [3/5] (3.57ns)   --->   "%add = fadd i32 %mul1, i32 %mul2" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:26]   --->   Operation 130 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.57>
ST_21 : Operation 131 [2/5] (3.57ns)   --->   "%add = fadd i32 %mul1, i32 %mul2" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:26]   --->   Operation 131 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.57>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_14_1_loop_2_str"   --->   Operation 132 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 133 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:15]   --->   Operation 134 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 135 [1/5] (3.57ns)   --->   "%add = fadd i32 %mul1, i32 %mul2" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:26]   --->   Operation 135 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i32 %add" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:26]   --->   Operation 136 'bitcast' 'bitcast_ln26' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 1.29>
ST_23 : Operation 137 [1/1] (1.29ns)   --->   "%store_ln26 = store i32 %bitcast_ln26, i8 %y_addr" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:26]   --->   Operation 137 'store' 'store_ln26' <Predicate = (icmp_ln19_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln19 = br void %new.latch.for.inc.split" [HLS-benchmarks/C-Slow/gesummv/gesummv.cpp:19]   --->   Operation 138 'br' 'br_ln19' <Predicate = (icmp_ln19_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_tmp                 (alloca           ) [ 011111111111110000000000]
t_y                   (alloca           ) [ 011111111111111000000000]
j                     (alloca           ) [ 011111100000000000000000]
add_ln271             (alloca           ) [ 001000000000000000000000]
i                     (alloca           ) [ 011111111111110000000000]
ii                    (alloca           ) [ 011000000000000000000000]
indvar_flatten        (alloca           ) [ 011000000000000000000000]
spectopmodule_ln8     (spectopmodule    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000]
store_ln13            (store            ) [ 000000000000000000000000]
store_ln14            (store            ) [ 000000000000000000000000]
store_ln19            (store            ) [ 000000000000000000000000]
store_ln16            (store            ) [ 000000000000000000000000]
store_ln15            (store            ) [ 000000000000000000000000]
br_ln14               (br               ) [ 000000000000000000000000]
indvar_flatten_load   (load             ) [ 000000000000000000000000]
icmp_ln14             (icmp             ) [ 011111111111111111000000]
add_ln14              (add              ) [ 001000000000000000000000]
br_ln14               (br               ) [ 000000000000000000000000]
j_load                (load             ) [ 000000000000000000000000]
icmp_ln19             (icmp             ) [ 011111111111110000000000]
select_ln13           (select           ) [ 001111100000000000000000]
zext_ln19             (zext             ) [ 000000000000000000000000]
x_addr                (getelementptr    ) [ 001000000000000000000000]
add_ln271_load        (load             ) [ 000000000000000000000000]
ii_load               (load             ) [ 000000000000000000000000]
select_ln14           (select           ) [ 000000000000000000000000]
trunc_ln14            (trunc            ) [ 000000000000000000000000]
zext_ln19_1           (zext             ) [ 000000000000000000000000]
x_load                (load             ) [ 000110000000000000000000]
add_ln21              (add              ) [ 000000000000000000000000]
zext_ln21             (zext             ) [ 000000000000000000000000]
A_addr                (getelementptr    ) [ 000100000000000000000000]
B_addr                (getelementptr    ) [ 000100000000000000000000]
add_ln27              (add              ) [ 000000000000000000000000]
store_ln14            (store            ) [ 000000000000000000000000]
store_ln13            (store            ) [ 000000000000000000000000]
store_ln27            (store            ) [ 000000000000000000000000]
A_load                (load             ) [ 000010000000000000000000]
B_load                (load             ) [ 000011000000000000000000]
t_x                   (bitcast          ) [ 011001111000000000000000]
bitcast_ln21          (bitcast          ) [ 010001110000000000000000]
bitcast_ln22          (bitcast          ) [ 011000111000000000000000]
add_ln19              (add              ) [ 000000000000000000000000]
icmp_ln19_1           (icmp             ) [ 011111111111111111111111]
br_ln19               (br               ) [ 000000000000000000000000]
store_ln19            (store            ) [ 000000000000000000000000]
t_tmp_load            (load             ) [ 000000000000000000000000]
select_ln13_2         (select           ) [ 001111101111100000000000]
mul                   (fmul             ) [ 001111101111100000000000]
t_y_load              (load             ) [ 000000000000000000000000]
select_ln13_1         (select           ) [ 010111100111110000000000]
mul3                  (fmul             ) [ 010111100111110000000000]
t_tmp_1               (fadd             ) [ 011110000000011110000000]
i_load                (load             ) [ 000000000000000000000000]
add_ln14_1            (add              ) [ 000000000000000000000000]
select_ln14_1         (select           ) [ 000000000000000000000000]
zext_ln14             (zext             ) [ 000000000000000000000000]
t_y_1                 (fadd             ) [ 001111000000001111000000]
bitcast_ln25          (bitcast          ) [ 000000000000000000000000]
tmp_addr              (getelementptr    ) [ 000000000000000000000000]
y_addr                (getelementptr    ) [ 011111100000001111111111]
store_ln25            (store            ) [ 000000000000000000000000]
store_ln14            (store            ) [ 000000000000000000000000]
store_ln15            (store            ) [ 000000000000000000000000]
store_ln16            (store            ) [ 000000000000000000000000]
br_ln19               (br               ) [ 000000000000000000000000]
mul1                  (fmul             ) [ 011111100000000001111110]
mul2                  (fmul             ) [ 011110100000000000111110]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000]
specpipeline_ln15     (specpipeline     ) [ 000000000000000000000000]
add                   (fadd             ) [ 000000000000000000000000]
bitcast_ln26          (bitcast          ) [ 000001000000000000000001]
store_ln26            (store            ) [ 000000000000000000000000]
br_ln19               (br               ) [ 000000000000000000000000]
ret_ln29              (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_14_1_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="t_tmp_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_tmp/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="t_y_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_y/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="j_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="add_ln271_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln271/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="ii_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvar_flatten_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="x_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="9" slack="0"/>
<pin id="92" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="A_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="16" slack="0"/>
<pin id="105" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="B_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="16" slack="0"/>
<pin id="118" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="9" slack="0"/>
<pin id="131" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr/13 "/>
</bind>
</comp>

<comp id="134" class="1004" name="y_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="9" slack="0"/>
<pin id="138" dir="1" index="3" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/13 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln25_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/13 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln26_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="10"/>
<pin id="149" dir="0" index="1" bw="32" slack="1"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/23 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_tmp_1/8 t_y_1/9 add/18 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 mul3/5 mul1/13 mul2/14 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln0_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="17" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln13_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="17" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln14_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="9" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln19_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="9" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln16_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln15_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="indvar_flatten_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="17" slack="0"/>
<pin id="194" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln14_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="17" slack="0"/>
<pin id="197" dir="0" index="1" bw="17" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln14_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="17" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="j_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="9" slack="0"/>
<pin id="209" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln19_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="9" slack="0"/>
<pin id="212" dir="0" index="1" bw="9" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="select_ln13_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="9" slack="0"/>
<pin id="220" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln19_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="9" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln271_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="17" slack="1"/>
<pin id="231" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln271_load/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="ii_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="17" slack="1"/>
<pin id="234" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii_load/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="select_ln14_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="17" slack="0"/>
<pin id="238" dir="0" index="2" bw="17" slack="0"/>
<pin id="239" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="trunc_ln14_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="17" slack="0"/>
<pin id="244" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln19_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="9" slack="1"/>
<pin id="248" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln21_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="9" slack="0"/>
<pin id="251" dir="0" index="1" bw="16" slack="0"/>
<pin id="252" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln21_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln27_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="17" slack="0"/>
<pin id="263" dir="0" index="1" bw="10" slack="0"/>
<pin id="264" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln14_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="17" slack="1"/>
<pin id="269" dir="0" index="1" bw="17" slack="1"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln13_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="17" slack="0"/>
<pin id="273" dir="0" index="1" bw="17" slack="1"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln27_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="17" slack="0"/>
<pin id="278" dir="0" index="1" bw="17" slack="1"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="t_x_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="2"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="t_x/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="bitcast_ln21_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="bitcast_ln22_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="2"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln19_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="9" slack="5"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/6 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln19_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="9" slack="0"/>
<pin id="300" dir="0" index="1" bw="9" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln19_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="9" slack="0"/>
<pin id="306" dir="0" index="1" bw="9" slack="5"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="t_tmp_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="6"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_tmp_load/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln13_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="6"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="32" slack="0"/>
<pin id="316" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_2/7 "/>
</bind>
</comp>

<comp id="319" class="1004" name="t_y_load_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="7"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_y_load/8 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln13_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="7"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="32" slack="0"/>
<pin id="326" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/8 "/>
</bind>
</comp>

<comp id="329" class="1004" name="i_load_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="9" slack="12"/>
<pin id="331" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/13 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln14_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="9" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/13 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln14_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="12"/>
<pin id="340" dir="0" index="1" bw="9" slack="0"/>
<pin id="341" dir="0" index="2" bw="9" slack="0"/>
<pin id="342" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/13 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln14_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/13 "/>
</bind>
</comp>

<comp id="351" class="1004" name="bitcast_ln25_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25/13 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln14_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="9" slack="0"/>
<pin id="357" dir="0" index="1" bw="9" slack="12"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/13 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln15_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="0" index="1" bw="32" slack="12"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/13 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln16_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="0" index="1" bw="32" slack="13"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/14 "/>
</bind>
</comp>

<comp id="368" class="1004" name="bitcast_ln26_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26/22 "/>
</bind>
</comp>

<comp id="372" class="1005" name="t_tmp_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="t_tmp "/>
</bind>
</comp>

<comp id="379" class="1005" name="t_y_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="t_y "/>
</bind>
</comp>

<comp id="386" class="1005" name="j_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="0"/>
<pin id="388" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="393" class="1005" name="add_ln271_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="17" slack="1"/>
<pin id="395" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln271 "/>
</bind>
</comp>

<comp id="399" class="1005" name="i_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="9" slack="0"/>
<pin id="401" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="406" class="1005" name="ii_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="17" slack="0"/>
<pin id="408" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

<comp id="413" class="1005" name="indvar_flatten_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="17" slack="0"/>
<pin id="415" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="420" class="1005" name="icmp_ln14_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="424" class="1005" name="add_ln14_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="17" slack="1"/>
<pin id="426" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="429" class="1005" name="icmp_ln19_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="437" class="1005" name="select_ln13_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="9" slack="1"/>
<pin id="439" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="443" class="1005" name="x_addr_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="1"/>
<pin id="445" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="448" class="1005" name="x_load_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="2"/>
<pin id="450" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="453" class="1005" name="A_addr_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="1"/>
<pin id="455" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="458" class="1005" name="B_addr_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="1"/>
<pin id="460" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="463" class="1005" name="A_load_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="468" class="1005" name="B_load_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="2"/>
<pin id="470" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="473" class="1005" name="t_x_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_x "/>
</bind>
</comp>

<comp id="478" class="1005" name="bitcast_ln21_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21 "/>
</bind>
</comp>

<comp id="483" class="1005" name="bitcast_ln22_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln22 "/>
</bind>
</comp>

<comp id="488" class="1005" name="icmp_ln19_1_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="7"/>
<pin id="490" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19_1 "/>
</bind>
</comp>

<comp id="492" class="1005" name="select_ln13_2_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_2 "/>
</bind>
</comp>

<comp id="497" class="1005" name="mul_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="502" class="1005" name="select_ln13_1_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_1 "/>
</bind>
</comp>

<comp id="507" class="1005" name="mul3_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul3 "/>
</bind>
</comp>

<comp id="512" class="1005" name="t_tmp_1_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_tmp_1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="t_y_1_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_y_1 "/>
</bind>
</comp>

<comp id="525" class="1005" name="y_addr_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="10"/>
<pin id="527" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="y_addr "/>
</bind>
</comp>

<comp id="530" class="1005" name="mul1_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="2"/>
<pin id="532" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="535" class="1005" name="mul2_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="540" class="1005" name="bitcast_ln26_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln26 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="40" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="40" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="127" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="161"><net_src comp="48" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="34" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="192" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="38" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="30" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="207" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="240"><net_src comp="229" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="232" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="245"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="242" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="265"><net_src comp="235" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="42" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="275"><net_src comp="235" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="261" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="288"><net_src comp="285" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="297"><net_src comp="44" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="293" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="38" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="293" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="309" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="328"><net_src comp="319" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="336"><net_src comp="329" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="44" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="332" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="329" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="348"><net_src comp="338" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="354"><net_src comp="351" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="359"><net_src comp="338" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="371"><net_src comp="152" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="60" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="382"><net_src comp="64" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="385"><net_src comp="379" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="389"><net_src comp="68" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="392"><net_src comp="386" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="396"><net_src comp="72" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="402"><net_src comp="76" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="409"><net_src comp="80" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="416"><net_src comp="84" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="419"><net_src comp="413" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="423"><net_src comp="195" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="201" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="432"><net_src comp="210" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="435"><net_src comp="429" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="436"><net_src comp="429" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="440"><net_src comp="216" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="446"><net_src comp="88" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="451"><net_src comp="95" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="456"><net_src comp="101" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="461"><net_src comp="114" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="466"><net_src comp="108" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="471"><net_src comp="121" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="476"><net_src comp="281" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="481"><net_src comp="285" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="486"><net_src comp="289" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="491"><net_src comp="298" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="312" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="500"><net_src comp="156" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="505"><net_src comp="322" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="510"><net_src comp="156" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="515"><net_src comp="152" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="518"><net_src comp="512" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="522"><net_src comp="152" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="528"><net_src comp="134" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="533"><net_src comp="156" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="538"><net_src comp="156" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="543"><net_src comp="368" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="147" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tmp | {13 }
	Port: y | {23 }
 - Input state : 
	Port: gesummv : A | {2 3 }
	Port: gesummv : B | {2 3 }
	Port: gesummv : x | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln13 : 1
		store_ln14 : 1
		store_ln19 : 1
		store_ln16 : 1
		store_ln15 : 1
		indvar_flatten_load : 1
		icmp_ln14 : 2
		add_ln14 : 2
		br_ln14 : 3
		j_load : 1
		icmp_ln19 : 2
		select_ln13 : 3
		zext_ln19 : 4
		x_addr : 5
		x_load : 6
	State 2
		select_ln14 : 1
		trunc_ln14 : 2
		add_ln21 : 3
		zext_ln21 : 4
		A_addr : 5
		A_load : 6
		B_addr : 5
		B_load : 6
		add_ln27 : 2
		store_ln13 : 2
		store_ln27 : 3
	State 3
	State 4
		mul : 1
	State 5
		mul3 : 1
	State 6
		icmp_ln19_1 : 1
		br_ln19 : 2
		store_ln19 : 1
	State 7
		select_ln13_2 : 1
	State 8
		select_ln13_1 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
		add_ln14_1 : 1
		select_ln14_1 : 2
		zext_ln14 : 3
		tmp_addr : 4
		y_addr : 4
		store_ln25 : 5
		store_ln14 : 3
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		bitcast_ln26 : 1
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_152      |    2    |   205   |   219   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_156      |    3    |   143   |    78   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln14_fu_201   |    0    |    0    |    24   |
|          |    add_ln21_fu_249   |    0    |    0    |    23   |
|    add   |    add_ln27_fu_261   |    0    |    0    |    24   |
|          |    add_ln19_fu_293   |    0    |    0    |    16   |
|          |   add_ln14_1_fu_332  |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln13_fu_216  |    0    |    0    |    9    |
|          |  select_ln14_fu_235  |    0    |    0    |    17   |
|  select  | select_ln13_2_fu_312 |    0    |    0    |    32   |
|          | select_ln13_1_fu_322 |    0    |    0    |    32   |
|          | select_ln14_1_fu_338 |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln14_fu_195   |    0    |    0    |    24   |
|   icmp   |   icmp_ln19_fu_210   |    0    |    0    |    16   |
|          |  icmp_ln19_1_fu_298  |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln19_fu_224   |    0    |    0    |    0    |
|   zext   |  zext_ln19_1_fu_246  |    0    |    0    |    0    |
|          |   zext_ln21_fu_255   |    0    |    0    |    0    |
|          |   zext_ln14_fu_345   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln14_fu_242  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   348   |   555   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    A_addr_reg_453    |   16   |
|    A_load_reg_463    |   32   |
|    B_addr_reg_458    |   16   |
|    B_load_reg_468    |   32   |
|   add_ln14_reg_424   |   17   |
|   add_ln271_reg_393  |   17   |
| bitcast_ln21_reg_478 |   32   |
| bitcast_ln22_reg_483 |   32   |
| bitcast_ln26_reg_540 |   32   |
|       i_reg_399      |    9   |
|   icmp_ln14_reg_420  |    1   |
|  icmp_ln19_1_reg_488 |    1   |
|   icmp_ln19_reg_429  |    1   |
|      ii_reg_406      |   17   |
|indvar_flatten_reg_413|   17   |
|       j_reg_386      |    9   |
|     mul1_reg_530     |   32   |
|     mul2_reg_535     |   32   |
|     mul3_reg_507     |   32   |
|      mul_reg_497     |   32   |
| select_ln13_1_reg_502|   32   |
| select_ln13_2_reg_492|   32   |
|  select_ln13_reg_437 |    9   |
|    t_tmp_1_reg_512   |   32   |
|     t_tmp_reg_372    |   32   |
|      t_x_reg_473     |   32   |
|     t_y_1_reg_519    |   32   |
|      t_y_reg_379     |   32   |
|    x_addr_reg_443    |    8   |
|    x_load_reg_448    |   32   |
|    y_addr_reg_525    |    8   |
+----------------------+--------+
|         Total        |   690  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_108 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_121 |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_152    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_152    |  p1  |   3  |  32  |   96   ||    14   |
|     grp_fu_156    |  p0  |   6  |  32  |   192  ||    31   |
|     grp_fu_156    |  p1  |   4  |  32  |   128  ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   592  || 3.55714 ||   100   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   555  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   100  |
|  Register |    -   |    -   |   690  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |  1038  |   655  |
+-----------+--------+--------+--------+--------+
