/* Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/home/raghavendra/qorc-sdk/assignment1/assign1.v:5.1-30.10" *)
module Assignment1(F, x, y, z);
  wire _0_;
  (* src = "/home/raghavendra/qorc-sdk/assignment1/assign1.v:11.13-11.14" *)
  output F;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \F_LUT3_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \F_LUT3_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \F_LUT3_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \F_LUT3_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \F_LUT3_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \F_LUT3_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \F_LUT3_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \F_LUT3_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \F_LUT3_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \F_LUT3_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/assignment1/assign1.v:9.12-9.13" *)
  input x;
  (* src = "/home/raghavendra/qorc-sdk/assignment1/assign1.v:8.12-8.13" *)
  input y;
  (* src = "/home/raghavendra/qorc-sdk/assignment1/assign1.v:7.12-7.13" *)
  input z;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _1_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_0_),
    .O_EN(1'h1),
    .\O_PAD_$out (F)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _2_ (
    .I_DAT(\F_LUT3_O.XSL ),
    .I_EN(1'h1),
    .\I_PAD_$inp (x),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:26.20-33.8" *)
  SDIOMUX_CELL _3_ (
    .I_DAT(\F_LUT3_O.XA2 ),
    .I_EN(1'h1),
    .\I_PAD_$inp (y),
    .O_DAT(),
    .O_EN(1'h1),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:26.20-33.8" *)
  SDIOMUX_CELL _4_ (
    .I_DAT(\F_LUT3_O.XAB ),
    .I_EN(1'h1),
    .\I_PAD_$inp (z),
    .O_DAT(),
    .O_EN(1'h1),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \F_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\F_LUT3_O.XA2 ),
    .XAB(\F_LUT3_O.XAB ),
    .XB1(\F_LUT3_O.XA2 ),
    .XB2(\F_LUT3_O.XA2 ),
    .XSL(\F_LUT3_O.XSL ),
    .XZ(_0_)
  );
  assign \F_LUT3_O.XB2  = \F_LUT3_O.XA2 ;
  assign \F_LUT3_O.XA1  = 1'h0;
  assign \F_LUT3_O.I2  = 1'h0;
  assign \F_LUT3_O.I1  = 1'h0;
  assign \F_LUT3_O.I0  = 1'h0;
  assign \F_LUT3_O.O  = 1'h0;
  assign \F_LUT3_O.XB1  = \F_LUT3_O.XA2 ;
endmodule
