<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='262' type='bool llvm::SITargetLowering::isLegalGlobalAddressingMode(const llvm::TargetLoweringBase::AddrMode &amp; AM) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1218' ll='1239' type='bool llvm::SITargetLowering::isLegalGlobalAddressingMode(const llvm::TargetLoweringBase::AddrMode &amp; AM) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1284' u='c' c='_ZNK4llvm16SITargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1300' u='c' c='_ZNK4llvm16SITargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1355' u='c' c='_ZNK4llvm16SITargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1885' u='c' c='_ZNK12_GLOBAL__N_120SILoadStoreOptimizer26promoteConstantOffsetToImmERN4llvm12MachineInstrERNS1_8DenseMapIPS2_NS0_10MemAddressENS1_12DenseMapInfoIS5_E1717430'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1911' u='c' c='_ZNK12_GLOBAL__N_120SILoadStoreOptimizer26promoteConstantOffsetToImmERN4llvm12MachineInstrERNS1_8DenseMapIPS2_NS0_10MemAddressENS1_12DenseMapInfoIS5_E1717430'/>
