# MIPs_CPU
Final Project for CS3650: Implement a five-stage MIPS pipeline.

This project is built in 4 different steps:
---
1. Program counter and instruction memory
2. Data memory
3. register file
4. ALU
