// Seed: 1404826231
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wire id_3,
    input tri id_4,
    input tri id_5
);
  wire  id_7;
  logic id_8;
  assign module_1.id_5 = 0;
  parameter id_9 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1
);
  final $clog2(16);
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  wire  id_3;
  logic id_4;
  logic id_5 = -1;
  initial begin : LABEL_0
    id_4 <= id_5;
  end
endmodule
module module_2 #(
    parameter id_11 = 32'd40
) (
    input supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    input wor id_3,
    output uwire id_4
);
  wire  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  _id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ;
  wire [id_11 : -1] id_29;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_1,
      id_0,
      id_2
  );
endmodule
