# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do RegisterFile_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Matheus/Desktop/processor_mips_8bits/RegisterFile/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:08 on Mar 18,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Matheus/Desktop/processor_mips_8bits/RegisterFile/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterFile
# -- Compiling architecture Behavioral of RegisterFile
# End time: 00:45:08 on Mar 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Matheus/Desktop/processor_mips_8bits/RegisterFile/RegisterFile_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:08 on Mar 18,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Matheus/Desktop/processor_mips_8bits/RegisterFile/RegisterFile_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterFile_tb
# -- Compiling architecture test of RegisterFile_tb
# End time: 00:45:08 on Mar 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  RegisterFile_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" RegisterFile_tb 
# Start time: 00:45:08 on Mar 18,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.registerfile_tb(test)
# Loading work.registerfile(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 30 us
# ** Note: Registers: R0=00000000 R1=00000000 R2=00000000 R3=00000000
#    Time: 5 ns  Iteration: 1  Instance: /registerfile_tb/uut
# ** Note: Registers: R0=00000000 R1=00000000 R2=00000000 R3=00000000
#    Time: 15 ns  Iteration: 1  Instance: /registerfile_tb/uut
# ** Note: Registers: R0=00000000 R1=01010100 R2=00000000 R3=00000000
#    Time: 25 ns  Iteration: 1  Instance: /registerfile_tb/uut
# ** Note: Registers: R0=00000000 R1=01010100 R2=00100110 R3=00000000
#    Time: 35 ns  Iteration: 1  Instance: /registerfile_tb/uut
# ** Note: Registers: R0=00000000 R1=01010100 R2=00100110 R3=00000000
#    Time: 45 ns  Iteration: 1  Instance: /registerfile_tb/uut
# ** Note: Registers: R0=00000000 R1=01010100 R2=00100110 R3=00000000
#    Time: 55 ns  Iteration: 1  Instance: /registerfile_tb/uut
# ** Note: Registers: R0=00000000 R1=01010100 R2=00100110 R3=00000000
#    Time: 65 ns  Iteration: 1  Instance: /registerfile_tb/uut
# ** Note: Registers: R0=00000000 R1=01010100 R2=00100110 R3=00000000
#    Time: 75 ns  Iteration: 1  Instance: /registerfile_tb/uut
# ** Note: Registers: R0=00000000 R1=01010100 R2=00100110 R3=00000000
#    Time: 85 ns  Iteration: 1  Instance: /registerfile_tb/uut
# ** Note: Registers: R0=00000000 R1=01010100 R2=00100110 R3=00000000
#    Time: 95 ns  Iteration: 1  Instance: /registerfile_tb/uut
# End time: 00:46:32 on Mar 18,2025, Elapsed time: 0:01:24
# Errors: 0, Warnings: 0
