<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>third_party/ti/cc26xxware/inc/hw_ssi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">CLI and NCP Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_44f42edf5dd23d4deca0321224e9ce90.html">third_party</a></li><li class="navelem"><a class="el" href="dir_b6fe208a7a21be315c3bff71fe2aa296.html">ti</a></li><li class="navelem"><a class="el" href="dir_0f87a7e18e8ebfd6e62490fd1e1c0c84.html">cc26xxware</a></li><li class="navelem"><a class="el" href="dir_55f3f6d3cea898fdc8055b789ade61d3.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_ssi.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__ssi_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_ssi_h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        2016-03-14 09:20:59 +0100 (Mon, 14 Mar 2016)</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       45924</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* Copyright (c) 2015 - 2016, Texas Instruments Incorporated</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">* All rights reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">* modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">* 1) Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">* 2) Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">* 3) Neither the name of the ORGANIZATION nor the names of its contributors may</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    be used to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    specific prior written permission.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">* POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __HW_SSI_H__</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __HW_SSI_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// This section defines the register offsets of</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// SSI component</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// Control 0</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#af5caf77b05fba513a8efed0d5cb2ad86">   47</a></span>&#160;<span class="preprocessor">#define SSI_O_CR0                                                   0x00000000</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// Control 1</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aec1fe28f5cd05494ac48c76861a6a455">   50</a></span>&#160;<span class="preprocessor">#define SSI_O_CR1                                                   0x00000004</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// Data</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aeee45da597a7055c2b8468367cd8e920">   53</a></span>&#160;<span class="preprocessor">#define SSI_O_DR                                                    0x00000008</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// Status</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a55f7cbb2343be8bcf82ec043a3df7ee6">   56</a></span>&#160;<span class="preprocessor">#define SSI_O_SR                                                    0x0000000C</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// Clock Prescale</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#adb98ea55a965206ca63052dfaacdd5e8">   59</a></span>&#160;<span class="preprocessor">#define SSI_O_CPSR                                                  0x00000010</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">// Interrupt Mask Set and Clear</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aad02c807d2cd487299ba6bbcd2bd0d5f">   62</a></span>&#160;<span class="preprocessor">#define SSI_O_IMSC                                                  0x00000014</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// Raw Interrupt Status</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab5b9af4f6f0164617f176ab7a65f760c">   65</a></span>&#160;<span class="preprocessor">#define SSI_O_RIS                                                   0x00000018</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// Masked Interrupt Status</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#adb7055b4042d647c5810778257911c2f">   68</a></span>&#160;<span class="preprocessor">#define SSI_O_MIS                                                   0x0000001C</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// Interrupt Clear</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aaf63879f2c29b6fd6d9903153dd4271a">   71</a></span>&#160;<span class="preprocessor">#define SSI_O_ICR                                                   0x00000020</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// DMA Control</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a871f8603b8edb5ca471108ba55103b45">   74</a></span>&#160;<span class="preprocessor">#define SSI_O_DMACR                                                 0x00000024</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">// Register: SSI_O_CR0</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">// Field:  [15:8] SCR</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">// Serial clock rate:</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">// This is used to generate the transmit and receive bit rate of the SSI. The</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">// bit rate is</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">// (SSI&#39;s clock frequency)/((SCR+1)*CPSR.CPSDVSR).</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">// SCR is a value from 0-255.</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a81582bb834a5b43edaf6e929ae95c405">   88</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SCR_W                                                        8</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#afc33c4b7b043f13d035f7d3d89f9a13d">   89</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SCR_M                                               0x0000FF00</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#abd0cd7047845f6a52ed9cb60b0796000">   90</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SCR_S                                                        8</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">// Field:     [7] SPH</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">// CLKOUT phase (Motorola SPI frame format only)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">// This bit selects the clock edge that captures data and enables it to change</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">// state. It</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">// has the most impact on the first bit transmitted by either permitting or not</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">// permitting a clock transition before the first data capture edge.</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// 2ND_CLK_EDGE             Data is captured on the second clock edge</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">//                          transition.</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">// 1ST_CLK_EDGE             Data is captured on the first clock edge</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">//                          transition.</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ad448b8bdd1611b78b945036b2c85c362">  104</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPH                                                 0x00000080</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a82acbac30bbcfbbe066c995e82f0b6fe">  105</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPH_BITN                                                     7</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aa2ab50f7b1eb24b7ab38054759027cd5">  106</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPH_M                                               0x00000080</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#afdab49d13976e87d5076e4ae2b286f06">  107</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPH_S                                                        7</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a601667dfbcb30b9494b1c689684e7e5f">  108</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPH_2ND_CLK_EDGE                                    0x00000080</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a7a0354a9851e2f2671d9af644306a207">  109</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPH_1ST_CLK_EDGE                                    0x00000000</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">// Field:     [6] SPO</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">// CLKOUT polarity (Motorola SPI frame format only)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">// HIGH                     SSI produces a steady state HIGH value on the</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">//                          CLKOUT pin when data is not being transferred.</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">// LOW                      SSI produces a steady state LOW value on the</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">//                          CLKOUT pin when data is</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">//                          not being transferred.</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#af7cdb2c4a4068dd6fb50b6bae0aa2f6d">  120</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPO                                                 0x00000040</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a9a210c73cf467f72acba21ec6f4e3c45">  121</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPO_BITN                                                     6</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a79e0b933b226700f029e02cbc955a75a">  122</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPO_M                                               0x00000040</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ad95649afc39c6d4e2af6af45a4b3a961">  123</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPO_S                                                        6</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ada03f86219310f1f4c9e77029a46b773">  124</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPO_HIGH                                            0x00000040</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a3f0f397f3c8f4a7954e50d0b371c5876">  125</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPO_LOW                                             0x00000000</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">// Field:   [5:4] FRF</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">// Frame format.</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">// The supported frame formats are Motorola SPI, TI synchronous serial and</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">// National Microwire.</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">// Value 0&#39;b11 is reserved and shall not be used.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// NATIONAL_MICROWIRE       National Microwire frame format</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">// TI_SYNC_SERIAL           TI synchronous serial frame format</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">// MOTOROLA_SPI             Motorola SPI frame format</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a706d62bb7259ffe96452a2d0f52168f6">  137</a></span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_W                                                        2</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#af6e4bbc661f3cc7a137f24d58a7cc5ca">  138</a></span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_M                                               0x00000030</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a66428861b5b2cc10cdc5e6ce0a0d53a8">  139</a></span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_S                                                        4</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a60942f9feef05aad3469774651a7080f">  140</a></span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_NATIONAL_MICROWIRE                              0x00000020</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a7af6ce21b92f7b35b56a043b42b179a7">  141</a></span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_TI_SYNC_SERIAL                                  0x00000010</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a09a01ee216d429df5ae52c3eb6026b05">  142</a></span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_MOTOROLA_SPI                                    0x00000000</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">// Field:   [3:0] DSS</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">// Data Size Select.</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">// Values 0b0000, 0b0001, 0b0010 are reserved and shall not be used.</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">// 16_BIT                   16-bit data</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">// 15_BIT                   15-bit data</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">// 14_BIT                   14-bit data</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">// 13_BIT                   13-bit data</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">// 12_BIT                   12-bit data</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">// 11_BIT                   11-bit data</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">// 10_BIT                   10-bit data</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">// 9_BIT                    9-bit data</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">// 8_BIT                    8-bit data</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">// 7_BIT                    7-bit data</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">// 6_BIT                    6-bit data</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">// 5_BIT                    5-bit data</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">// 4_BIT                    4-bit data</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ae8af3496ab35159a27f5fcca72f42fa0">  162</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_W                                                        4</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ad68778d4ef8eef95119c7977a9fec1f6">  163</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_M                                               0x0000000F</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a048cd4717d70eade67a40783ec45e99c">  164</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_S                                                        0</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a8067f4e192b121fc06e2c9595328ce75">  165</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_16_BIT                                          0x0000000F</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a3f45f392967fa6e7a3bf5f94939a7524">  166</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_15_BIT                                          0x0000000E</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a9575974d2a7e91ed9ee7e993041428f0">  167</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_14_BIT                                          0x0000000D</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a327cf2c67329d16885edb8d87c0ec31b">  168</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_13_BIT                                          0x0000000C</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a568748b7134ac90fbd6276b789cca016">  169</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_12_BIT                                          0x0000000B</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a1337b1ce1f5a6714583b64bae6add763">  170</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_11_BIT                                          0x0000000A</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a986029706f373d16cd067f574ea20acd">  171</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_10_BIT                                          0x00000009</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a25a6d0325532812f33fe19a5f1b5b39e">  172</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_9_BIT                                           0x00000008</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a7518eac5d4067368373ad92d2f10f864">  173</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_8_BIT                                           0x00000007</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aa778f2117d880af455f34b36b1cf2c00">  174</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_7_BIT                                           0x00000006</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a050fcb7a02b215622fa5687798ef0cd8">  175</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_6_BIT                                           0x00000005</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ade795a5edfe9eaddb5b3446b089a4c49">  176</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_5_BIT                                           0x00000004</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a8192ad3af2f5ce4e69f90c61a7eb81af">  177</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_4_BIT                                           0x00000003</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">// Register: SSI_O_CR1</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">// Field:     [3] SOD</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">// Slave-mode output disabled</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">// This bit is relevant only in the slave mode, MS=1. In multiple-slave</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">// systems, it is possible for an SSI master to broadcast a message to all</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">// slaves in the system while ensuring that only one slave drives data onto its</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">// serial output line. In such systems the RXD lines from multiple slaves could</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">// be tied together. To operate in such systems, this bitfield can be set if</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">// the SSI slave is not supposed to drive the TXD line:</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">// 0: SSI can drive the TXD output in slave mode.</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">// 1: SSI cannot drive the TXD output in slave mode.</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aaf7015c8244a4d18bf28dd1f6d7d1e71">  196</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SOD                                                 0x00000008</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a3f8e27076fcbc732ea31422cae578eb9">  197</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SOD_BITN                                                     3</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a83770d343b96b1f230a20394145d885d">  198</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SOD_M                                               0x00000008</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#abe2ba38a3ad479aca70a1a36c0efdc9c">  199</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SOD_S                                                        3</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">// Field:     [2] MS</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">// Master or slave mode select. This bit can be modified only when SSI is</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">// disabled, SSE=0.</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">// SLAVE                    Device configured as slave</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">// MASTER                   Device configured as master</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a736cd39b92a6cbdbefe5cba845f0a23c">  208</a></span>&#160;<span class="preprocessor">#define SSI_CR1_MS                                                  0x00000004</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aff7c4d8b0b32300feaa577462eba0a8b">  209</a></span>&#160;<span class="preprocessor">#define SSI_CR1_MS_BITN                                                      2</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a709bccfede029ca33075032893b603d9">  210</a></span>&#160;<span class="preprocessor">#define SSI_CR1_MS_M                                                0x00000004</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a01df3552d66a174367836e044e72070b">  211</a></span>&#160;<span class="preprocessor">#define SSI_CR1_MS_S                                                         2</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a31245240a84ce0b9f7a9fe2c928ee4d1">  212</a></span>&#160;<span class="preprocessor">#define SSI_CR1_MS_SLAVE                                            0x00000004</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a0be885dc5f23432ce7fe2f7c03542b3a">  213</a></span>&#160;<span class="preprocessor">#define SSI_CR1_MS_MASTER                                           0x00000000</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">// Field:     [1] SSE</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">// Synchronous serial interface enable.</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">// SSI_ENABLED              Operation enabled</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">// SSI_DISABLED             Operation disabled</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#afbe2b458f072bd35828e4cb1b5c3ceb1">  221</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SSE                                                 0x00000002</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#af1dac334eaafcbc316d2312016c1e04f">  222</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SSE_BITN                                                     1</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a708d2344b67485881fcfb1cf98cb9b4c">  223</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SSE_M                                               0x00000002</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a23b3b652d3a4727deb1d80d762a90559">  224</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SSE_S                                                        1</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#af50da91affec097de4f7f3afdca49363">  225</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SSE_SSI_ENABLED                                     0x00000002</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a0d42e886b5b940575c70465e16b9162c">  226</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SSE_SSI_DISABLED                                    0x00000000</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">// Field:     [0] LBM</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">// Loop back mode:</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">// 0: Normal serial port operation enabled.</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">// 1: Output of transmit serial shifter is connected to input of receive serial</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">// shifter internally.</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aa4f8c02fe160be0f57fe89043e75f441">  235</a></span>&#160;<span class="preprocessor">#define SSI_CR1_LBM                                                 0x00000001</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a471b32d170d6243df389b33b4abf6917">  236</a></span>&#160;<span class="preprocessor">#define SSI_CR1_LBM_BITN                                                     0</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a06e982ffea5cbcd5b17ab06f9542cf4a">  237</a></span>&#160;<span class="preprocessor">#define SSI_CR1_LBM_M                                               0x00000001</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a22dc72cfc132f22f5ef7194d43d82ec2">  238</a></span>&#160;<span class="preprocessor">#define SSI_CR1_LBM_S                                                        0</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">// Register: SSI_O_DR</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">// Field:  [15:0] DATA</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">// Transmit/receive data</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">// The values read from this field or written to this field must be</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">// right-justified when SSI is programmed for a data size that is less than 16</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">// bits (CR0.DSS != 0b1111). Unused bits at the top are ignored by transmit</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">// logic. The receive logic automatically right-justifies.</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ac91e45ba7636f5954a36cef3db825e52">  252</a></span>&#160;<span class="preprocessor">#define SSI_DR_DATA_W                                                       16</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a5ddafae7777be33d5eecb99da1b8a05a">  253</a></span>&#160;<span class="preprocessor">#define SSI_DR_DATA_M                                               0x0000FFFF</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a9b1a44baadd6213589ee861721ac0a0c">  254</a></span>&#160;<span class="preprocessor">#define SSI_DR_DATA_S                                                        0</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">// Register: SSI_O_SR</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">// Field:     [4] BSY</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">// Serial interface busy:</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">// 0: SSI is idle</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">// 1: SSI is currently transmitting and/or receiving a frame or the transmit</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">// FIFO is not empty.</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a2001ab9e16bea9e0368913d175166305">  268</a></span>&#160;<span class="preprocessor">#define SSI_SR_BSY                                                  0x00000010</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a7d624232b0a0b04b59c4e7d05639af88">  269</a></span>&#160;<span class="preprocessor">#define SSI_SR_BSY_BITN                                                      4</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a86c3acf9480787fd841f9757a207dd89">  270</a></span>&#160;<span class="preprocessor">#define SSI_SR_BSY_M                                                0x00000010</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ae4072a125367b7d9fa65b035d3bae1f4">  271</a></span>&#160;<span class="preprocessor">#define SSI_SR_BSY_S                                                         4</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">// Field:     [3] RFF</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">// Receive FIFO full:</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">// 0: Receive FIFO is not full.</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">// 1: Receive FIFO is full.</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a92a38ea113ddadfe34512396ca7c9a46">  279</a></span>&#160;<span class="preprocessor">#define SSI_SR_RFF                                                  0x00000008</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a6d7d85bf9255e81b148b5e36a04c4614">  280</a></span>&#160;<span class="preprocessor">#define SSI_SR_RFF_BITN                                                      3</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#afb921136748502891165d40df061d2de">  281</a></span>&#160;<span class="preprocessor">#define SSI_SR_RFF_M                                                0x00000008</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aca4c79aeadcf0fdc6cf3df001548dfd9">  282</a></span>&#160;<span class="preprocessor">#define SSI_SR_RFF_S                                                         3</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">// Field:     [2] RNE</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">// Receive FIFO not empty</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">// 0: Receive FIFO is empty.</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">// 1: Receive FIFO is not empty.</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ae0653371c86992b7f364d3909b10fd7b">  290</a></span>&#160;<span class="preprocessor">#define SSI_SR_RNE                                                  0x00000004</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a319d339d17f49ea0e73847e1cd5e9f49">  291</a></span>&#160;<span class="preprocessor">#define SSI_SR_RNE_BITN                                                      2</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a941edc71dbd1d07ac369a416a0e666e8">  292</a></span>&#160;<span class="preprocessor">#define SSI_SR_RNE_M                                                0x00000004</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a8b21f57989076b0ded5718e526476f1a">  293</a></span>&#160;<span class="preprocessor">#define SSI_SR_RNE_S                                                         2</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">// Field:     [1] TNF</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">// Transmit FIFO not full:</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">// 0: Transmit FIFO is full.</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">// 1: Transmit FIFO is not full.</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a5d9ec4b4633a33b42c8c1b56e8ca7d0e">  301</a></span>&#160;<span class="preprocessor">#define SSI_SR_TNF                                                  0x00000002</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a478ca29369ca0247e7945eee86f6203f">  302</a></span>&#160;<span class="preprocessor">#define SSI_SR_TNF_BITN                                                      1</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a280cc980fb1c20696ddba86e984d21c2">  303</a></span>&#160;<span class="preprocessor">#define SSI_SR_TNF_M                                                0x00000002</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a1eb48a11df9ec69ad9c6ffae79324c7f">  304</a></span>&#160;<span class="preprocessor">#define SSI_SR_TNF_S                                                         1</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">// Field:     [0] TFE</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">// Transmit FIFO empty:</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">// 0: Transmit FIFO is not empty.</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">// 1: Transmit FIFO is empty.</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a2b3277b0a04d62e7674155c89881b86c">  312</a></span>&#160;<span class="preprocessor">#define SSI_SR_TFE                                                  0x00000001</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a81a2b6c1a8666e27114542f6773d65fe">  313</a></span>&#160;<span class="preprocessor">#define SSI_SR_TFE_BITN                                                      0</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aa2980a778b5c8fe0cf01bff32589723d">  314</a></span>&#160;<span class="preprocessor">#define SSI_SR_TFE_M                                                0x00000001</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#af8738891925ba00df46483f65abac6ba">  315</a></span>&#160;<span class="preprocessor">#define SSI_SR_TFE_S                                                         0</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">// Register: SSI_O_CPSR</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">// Field:   [7:0] CPSDVSR</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">// Clock prescale divisor:</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">// This field specifies the division factor by which the input system clock to</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">// SSI must be internally divided before further use.</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">// The value programmed into this field must be an even non-zero number</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">// (2-254). The least significant bit of the programmed number is hard-coded to</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">// zero. If an odd number is written to this register, data read back from</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">// this register has the least significant bit as zero.</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a5fade573fe7b4bbb7f1bddcb5874eecf">  331</a></span>&#160;<span class="preprocessor">#define SSI_CPSR_CPSDVSR_W                                                   8</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a1ccb03d587b0533504201b1224cb6710">  332</a></span>&#160;<span class="preprocessor">#define SSI_CPSR_CPSDVSR_M                                          0x000000FF</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab24c55bea4eb7168928b903681f0ceed">  333</a></span>&#160;<span class="preprocessor">#define SSI_CPSR_CPSDVSR_S                                                   0</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">// Register: SSI_O_IMSC</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">// Field:     [3] TXIM</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">// Transmit FIFO interrupt mask:</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">// A read returns the current mask for transmit FIFO interrupt. On a write of</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">// 1, the mask for transmit FIFO interrupt is set which means the interrupt</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">// state will be reflected in MIS.TXMIS. A write of 0 clears the mask which</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">// means MIS.TXMIS will not reflect the interrupt.</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a8c675eafd3f33b8e50500261cb40a542">  347</a></span>&#160;<span class="preprocessor">#define SSI_IMSC_TXIM                                               0x00000008</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a26685e2d9dc19bec97b858248b67fae8">  348</a></span>&#160;<span class="preprocessor">#define SSI_IMSC_TXIM_BITN                                                   3</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a41c2ee278f83a02a50593c0747edfb19">  349</a></span>&#160;<span class="preprocessor">#define SSI_IMSC_TXIM_M                                             0x00000008</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a96720d9fd81e11c5622fa0848272cf20">  350</a></span>&#160;<span class="preprocessor">#define SSI_IMSC_TXIM_S                                                      3</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">// Field:     [2] RXIM</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">// Receive FIFO interrupt mask:</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">// A read returns the current mask for receive FIFO interrupt. On a write of 1,</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">// the mask for receive FIFO interrupt is set which means the interrupt state</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">// will be reflected in MIS.RXMIS. A write of 0 clears the mask which means</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">// MIS.RXMIS will not reflect the interrupt.</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ad51f9c565ee33fb49caff5ffb1a3555f">  359</a></span>&#160;<span class="preprocessor">#define SSI_IMSC_RXIM                                               0x00000004</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a460dc600015526a46621079a418f9a80">  360</a></span>&#160;<span class="preprocessor">#define SSI_IMSC_RXIM_BITN                                                   2</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a44835d5bfdd10dbde83e7a6161794eac">  361</a></span>&#160;<span class="preprocessor">#define SSI_IMSC_RXIM_M                                             0x00000004</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a61e0607f20fcad7e98b01655aafb0b8f">  362</a></span>&#160;<span class="preprocessor">#define SSI_IMSC_RXIM_S                                                      2</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">// Field:     [1] RTIM</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">// Receive timeout interrupt mask:</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">// A read returns the current mask for receive timeout interrupt. On a write of</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">// 1, the mask for receive timeout interrupt is set which means the interrupt</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">// state will be reflected in MIS.RTMIS. A write of 0 clears the mask which</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">// means MIS.RTMIS will not reflect the interrupt.</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a7856291c1d8753ad87f6c7fcdc77882c">  371</a></span>&#160;<span class="preprocessor">#define SSI_IMSC_RTIM                                               0x00000002</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ad329ec4ca87e4edf1966630039224d1d">  372</a></span>&#160;<span class="preprocessor">#define SSI_IMSC_RTIM_BITN                                                   1</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a34008d1019e6e0772d66b64704c135b4">  373</a></span>&#160;<span class="preprocessor">#define SSI_IMSC_RTIM_M                                             0x00000002</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#af5e37c6406c593eb9875996c4aeaed37">  374</a></span>&#160;<span class="preprocessor">#define SSI_IMSC_RTIM_S                                                      1</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">// Field:     [0] RORIM</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">// Receive overrun interrupt mask:</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">// A read returns the current mask for receive overrun interrupt. On a write of</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">// 1, the mask for receive overrun interrupt is set which means the interrupt</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">// state will be reflected in MIS.RORMIS. A write of 0 clears the mask which</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">// means MIS.RORMIS will not reflect the interrupt.</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ac7fabed7f274d254a668e892533bc34b">  383</a></span>&#160;<span class="preprocessor">#define SSI_IMSC_RORIM                                              0x00000001</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a9c8ebd13ef8bd049e6397bdb16f54385">  384</a></span>&#160;<span class="preprocessor">#define SSI_IMSC_RORIM_BITN                                                  0</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a4469910e010b93bb7e8f15efaa7bc126">  385</a></span>&#160;<span class="preprocessor">#define SSI_IMSC_RORIM_M                                            0x00000001</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#adaa8d1f31abb486799b7ed555007390a">  386</a></span>&#160;<span class="preprocessor">#define SSI_IMSC_RORIM_S                                                     0</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">// Register: SSI_O_RIS</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">// Field:     [3] TXRIS</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">// Raw transmit FIFO interrupt status:</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">// The transmit interrupt is asserted when there are four or fewer valid</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">// entries in the transmit FIFO. The transmit interrupt is not qualified with</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">// the SSI enable signal. Therefore one of the following ways can be used:</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">//  - data can be written to the transmit FIFO prior to enabling the SSI and</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">// the</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">// interrupts.</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">//  - SSI and interrupts can be enabled so that data can be written to the</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">// transmit FIFO by an interrupt service routine.</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a2eadd9397b3638d5da48ccdbaea3185d">  404</a></span>&#160;<span class="preprocessor">#define SSI_RIS_TXRIS                                               0x00000008</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ac98df65b7b2952c75be1330c2b8979d9">  405</a></span>&#160;<span class="preprocessor">#define SSI_RIS_TXRIS_BITN                                                   3</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab2e137a3cbc8200870d639795bb354c8">  406</a></span>&#160;<span class="preprocessor">#define SSI_RIS_TXRIS_M                                             0x00000008</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a3e000874eb3708bf579d24f0543ab1e6">  407</a></span>&#160;<span class="preprocessor">#define SSI_RIS_TXRIS_S                                                      3</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">// Field:     [2] RXRIS</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">// Raw interrupt state of receive FIFO interrupt:</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">// The receive interrupt is asserted when there are four or more valid entries</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">// in the receive FIFO.</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a8b1c5d9972afeda4f50dda2690835731">  414</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RXRIS                                               0x00000004</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ae107049410b20e885bab64bfa22c20c2">  415</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RXRIS_BITN                                                   2</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a44a6cc24001946a22139d9bff3b4969f">  416</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RXRIS_M                                             0x00000004</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a25800b9990fa9c5dc89a5bd60b69a97c">  417</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RXRIS_S                                                      2</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">// Field:     [1] RTRIS</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">// Raw interrupt state of receive timeout interrupt:</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">// The receive timeout interrupt is asserted when the receive FIFO is not empty</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">// and SSI has remained idle for a fixed 32 bit period. This mechanism can be</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">// used to notify the user that data is still present in the receive FIFO and</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">// requires servicing. This interrupt is deasserted if the receive FIFO becomes</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">// empty by subsequent reads, or if new data is received on RXD.</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">// It can also be cleared by writing to ICR.RTIC.</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aa886afa014f07c99a181ab319dc28080">  428</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RTRIS                                               0x00000002</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a70f27b686daa151f28d2e6210033459e">  429</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RTRIS_BITN                                                   1</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a8940bcdda6b7d8b6672a3a589e76d3cf">  430</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RTRIS_M                                             0x00000002</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a01e9c7a44b5ce3bf6504b2923a24a92f">  431</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RTRIS_S                                                      1</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">// Field:     [0] RORRIS</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">// Raw interrupt state of receive overrun interrupt:</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">// The receive overrun interrupt is asserted when the FIFO is already full and</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">// an additional data frame is received, causing an overrun of the FIFO. Data</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">// is over-written in the</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">// receive shift register, but not the FIFO so the FIFO contents stay valid.</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">// It can also be cleared by writing to ICR.RORIC.</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a5608f1fe7bd658c0d9fd1e2b744abff5">  441</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RORRIS                                              0x00000001</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a3a843f65f9350a70c00c85c276942b69">  442</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RORRIS_BITN                                                  0</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a3f6eab8c934b4d34c5ac6183099fc99b">  443</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RORRIS_M                                            0x00000001</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#adf26cab64fe5b129c26b1bab350dc27d">  444</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RORRIS_S                                                     0</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">// Register: SSI_O_MIS</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">// Field:     [3] TXMIS</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">// Masked interrupt state of transmit FIFO interrupt:</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">// This field returns the masked interrupt state of transmit FIFO interrupt</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">// which is the AND product of raw interrupt state RIS.TXRIS and the mask</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">// setting IMSC.TXIM.</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a7a5ce5ccfadeba575da88fe9ac2f9841">  457</a></span>&#160;<span class="preprocessor">#define SSI_MIS_TXMIS                                               0x00000008</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a1e0575ac49f3f9e8dd9f91867e3c2c4b">  458</a></span>&#160;<span class="preprocessor">#define SSI_MIS_TXMIS_BITN                                                   3</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a6d50764c32e55a5d37a5cd8ef61d6284">  459</a></span>&#160;<span class="preprocessor">#define SSI_MIS_TXMIS_M                                             0x00000008</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aa5fc27ca0f6d7e8e2eb8fc3a8b13a436">  460</a></span>&#160;<span class="preprocessor">#define SSI_MIS_TXMIS_S                                                      3</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">// Field:     [2] RXMIS</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">// Masked interrupt state of receive FIFO interrupt:</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">// This field returns the masked interrupt state of receive FIFO interrupt</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">// which is the AND product of raw interrupt state RIS.RXRIS and the mask</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">// setting IMSC.RXIM.</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab28ba2d50a2c09a9cfcf89993a9386f9">  468</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RXMIS                                               0x00000004</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a270f7d8e048a69de703cc1a50a5de6ab">  469</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RXMIS_BITN                                                   2</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a308f41a6654541c9f8d63d5ba4cf6242">  470</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RXMIS_M                                             0x00000004</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aca7a9d1cd77f59dd1b2fd165185f17a9">  471</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RXMIS_S                                                      2</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">// Field:     [1] RTMIS</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">// Masked interrupt state of receive timeout interrupt:</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">// This field returns the masked interrupt state of receive timeout interrupt</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">// which is the AND product of raw interrupt state RIS.RTRIS and the mask</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">// setting IMSC.RTIM.</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a3cc503e0fe07bef97ba821a1770c7682">  479</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RTMIS                                               0x00000002</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a61dcf6eba0aa4481a4e363b8029ded2c">  480</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RTMIS_BITN                                                   1</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a7c296fd16d6774066fdba5dba6796dd6">  481</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RTMIS_M                                             0x00000002</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#afc4f8373731e542c2b0d5b49beb9fe66">  482</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RTMIS_S                                                      1</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">// Field:     [0] RORMIS</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">// Masked interrupt state of receive overrun interrupt:</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">// This field returns the masked interrupt state of receive overrun interrupt</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">// which is the AND product of raw interrupt state RIS.RORRIS and the mask</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">// setting IMSC.RORIM.</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a169d9731c6f86b5eeb4cfadc9cdc6ad8">  490</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RORMIS                                              0x00000001</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ac7bdbd74bb1b63209f1f7e98e5728a56">  491</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RORMIS_BITN                                                  0</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a273b1ae68cce534a59b4683a62cd3297">  492</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RORMIS_M                                            0x00000001</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aa3f3f9b3dd07b7843172f92daa8202b4">  493</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RORMIS_S                                                     0</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">// Register: SSI_O_ICR</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">// Field:     [1] RTIC</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">// Clear the receive timeout interrupt:</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">// Writing 1 to this field clears the timeout interrupt (RIS.RTRIS). Writing 0</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">// has no effect.</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab08a821d41f3c5491b33d81e51389db2">  505</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RTIC                                                0x00000002</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a482fd6d688db7c266e7d63f4cde9c0f2">  506</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RTIC_BITN                                                    1</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a7e707baf758b302cf79f011a180805a0">  507</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RTIC_M                                              0x00000002</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aaf2f6de2569a77ddf89422ebafac4b89">  508</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RTIC_S                                                       1</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">// Field:     [0] RORIC</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">// Clear the receive overrun interrupt:</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">// Writing 1 to this field clears the overrun error interrupt (RIS.RORRIS).</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">// Writing 0 has no effect.</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ac3e8a8e0bb173b6d757377c4c94379ad">  515</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RORIC                                               0x00000001</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a4426cbbddd56b647c162ccc60d9f7403">  516</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RORIC_BITN                                                   0</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aaade403eb9d817e231063894491b4574">  517</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RORIC_M                                             0x00000001</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a1861bc7c13495eb95ad975c260918991">  518</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RORIC_S                                                      0</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">// Register: SSI_O_DMACR</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">// Field:     [1] TXDMAE</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">// Transmit DMA enable. If this bit is set to 1, DMA for the transmit FIFO is</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">// enabled.</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ac84945c918a7046b4839db1d827fdf14">  529</a></span>&#160;<span class="preprocessor">#define SSI_DMACR_TXDMAE                                            0x00000002</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aed48137306e273c7158422fb81f22956">  530</a></span>&#160;<span class="preprocessor">#define SSI_DMACR_TXDMAE_BITN                                                1</span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ac47f6c88a949946e3073f4876b8f6416">  531</a></span>&#160;<span class="preprocessor">#define SSI_DMACR_TXDMAE_M                                          0x00000002</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a38254e96f5637a9e10bed20f47b9e1c0">  532</a></span>&#160;<span class="preprocessor">#define SSI_DMACR_TXDMAE_S                                                   1</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">// Field:     [0] RXDMAE</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">// Receive DMA enable. If this bit is set to 1, DMA for the receive FIFO is</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">// enabled.</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab9ff821f32417e8a8256bd741f1ae393">  538</a></span>&#160;<span class="preprocessor">#define SSI_DMACR_RXDMAE                                            0x00000001</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ad5b520cefa25fa8302774b891802a2a0">  539</a></span>&#160;<span class="preprocessor">#define SSI_DMACR_RXDMAE_BITN                                                0</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a363c6911e1dfefe5e9e482b2be1fe3aa">  540</a></span>&#160;<span class="preprocessor">#define SSI_DMACR_RXDMAE_M                                          0x00000001</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#accb28ff8b8b3938ac8e8a2c28a7053ec">  541</a></span>&#160;<span class="preprocessor">#define SSI_DMACR_RXDMAE_S                                                   0</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#endif // __SSI__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:32:29 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
