<profile>

<section name = "Vivado HLS Report for 'Array2xfMat'" level="0">
<item name = "Date">Tue Dec 30 00:00:35 2025
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">Canny</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">14, 921613, 14, 921613, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="Array2hlsStrm54_U0">Array2hlsStrm54, 13, 921612, 13, 921612, none</column>
<column name="hlsStrm2xfMat_U0">hlsStrm2xfMat, 5, 921604, 5, 921604, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 6</column>
<column name="FIFO">0, -, 15, 108</column>
<column name="Instance">-, 6, 468, 684</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Array2hlsStrm54_U0">Array2hlsStrm54, 0, 3, 245, 392</column>
<column name="hlsStrm2xfMat_U0">hlsStrm2xfMat, 0, 3, 223, 292</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="dstMat_cols_c_i_i_U">0, 5, 44, 2, 32, 64</column>
<column name="dstMat_rows_c_i_i_U">0, 5, 44, 2, 32, 64</column>
<column name="strm_V_V_U">0, 5, 20, 2, 8, 16</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_continue">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_done">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="m_axi_srcPtr_V_AWVALID">out, 1, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_AWREADY">in, 1, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_AWADDR">out, 32, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_AWID">out, 1, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_AWLEN">out, 32, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_AWSIZE">out, 3, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_AWBURST">out, 2, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_AWLOCK">out, 2, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_AWCACHE">out, 4, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_AWPROT">out, 3, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_AWQOS">out, 4, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_AWREGION">out, 4, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_AWUSER">out, 1, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_WVALID">out, 1, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_WREADY">in, 1, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_WDATA">out, 8, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_WSTRB">out, 1, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_WLAST">out, 1, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_WID">out, 1, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_WUSER">out, 1, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_ARVALID">out, 1, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_ARREADY">in, 1, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_ARADDR">out, 32, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_ARID">out, 1, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_ARLEN">out, 32, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_ARSIZE">out, 3, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_ARBURST">out, 2, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_ARLOCK">out, 2, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_ARCACHE">out, 4, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_ARPROT">out, 3, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_ARQOS">out, 4, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_ARREGION">out, 4, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_ARUSER">out, 1, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_RVALID">in, 1, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_RREADY">out, 1, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_RDATA">in, 8, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_RLAST">in, 1, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_RID">in, 1, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_RUSER">in, 1, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_RRESP">in, 2, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_BVALID">in, 1, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_BREADY">out, 1, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_BRESP">in, 2, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_BID">in, 1, m_axi, srcPtr_V, pointer</column>
<column name="m_axi_srcPtr_V_BUSER">in, 1, m_axi, srcPtr_V, pointer</column>
<column name="srcPtr_V_offset_dout">in, 32, ap_fifo, srcPtr_V_offset, pointer</column>
<column name="srcPtr_V_offset_empty_n">in, 1, ap_fifo, srcPtr_V_offset, pointer</column>
<column name="srcPtr_V_offset_read">out, 1, ap_fifo, srcPtr_V_offset, pointer</column>
<column name="dstMat_rows_dout">in, 32, ap_fifo, dstMat_rows, pointer</column>
<column name="dstMat_rows_empty_n">in, 1, ap_fifo, dstMat_rows, pointer</column>
<column name="dstMat_rows_read">out, 1, ap_fifo, dstMat_rows, pointer</column>
<column name="dstMat_cols_dout">in, 32, ap_fifo, dstMat_cols, pointer</column>
<column name="dstMat_cols_empty_n">in, 1, ap_fifo, dstMat_cols, pointer</column>
<column name="dstMat_cols_read">out, 1, ap_fifo, dstMat_cols, pointer</column>
<column name="dstMat_data_V_address0">out, 20, ap_memory, dstMat_data_V, array</column>
<column name="dstMat_data_V_ce0">out, 1, ap_memory, dstMat_data_V, array</column>
<column name="dstMat_data_V_d0">out, 8, ap_memory, dstMat_data_V, array</column>
<column name="dstMat_data_V_q0">in, 8, ap_memory, dstMat_data_V, array</column>
<column name="dstMat_data_V_we0">out, 1, ap_memory, dstMat_data_V, array</column>
<column name="dstMat_data_V_address1">out, 20, ap_memory, dstMat_data_V, array</column>
<column name="dstMat_data_V_ce1">out, 1, ap_memory, dstMat_data_V, array</column>
<column name="dstMat_data_V_d1">out, 8, ap_memory, dstMat_data_V, array</column>
<column name="dstMat_data_V_q1">in, 8, ap_memory, dstMat_data_V, array</column>
<column name="dstMat_data_V_we1">out, 1, ap_memory, dstMat_data_V, array</column>
<column name="dstMat_rows_out_din">out, 32, ap_fifo, dstMat_rows_out, pointer</column>
<column name="dstMat_rows_out_full_n">in, 1, ap_fifo, dstMat_rows_out, pointer</column>
<column name="dstMat_rows_out_write">out, 1, ap_fifo, dstMat_rows_out, pointer</column>
<column name="dstMat_cols_out_din">out, 32, ap_fifo, dstMat_cols_out, pointer</column>
<column name="dstMat_cols_out_full_n">in, 1, ap_fifo, dstMat_cols_out, pointer</column>
<column name="dstMat_cols_out_write">out, 1, ap_fifo, dstMat_cols_out, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Array2xfMat, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Array2xfMat, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Array2xfMat, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Array2xfMat, return value</column>
<column name="dstMat_data_V_full_n">in, 1, ap_ctrl_hs, Array2xfMat, return value</column>
<column name="dstMat_data_V_write">out, 1, ap_ctrl_hs, Array2xfMat, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Array2xfMat, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Array2xfMat, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Array2xfMat, return value</column>
</table>
</item>
</section>
</profile>
