// Seed: 3050484049
module module_0 (
    output wor id_0,
    input tri id_1,
    input tri0 id_2,
    input uwire id_3,
    output wand id_4,
    input wand id_5,
    input uwire id_6,
    output wire id_7,
    output supply0 id_8,
    output wire id_9,
    input tri id_10,
    input tri id_11
);
  genvar id_13;
  wire id_14;
  wire id_15;
  assign id_7 = 1;
  wire id_16;
  assign module_1.type_5 = 0;
  wire id_17;
  assign id_4  = 1;
  assign id_14 = id_14;
endmodule
module module_1 (
    output tri0  id_0,
    input  wire  id_1,
    output wor   id_2,
    input  tri   id_3,
    input  wand  id_4,
    input  wand  id_5,
    input  uwire id_6,
    output tri0  id_7,
    output wor   id_8,
    output tri1  id_9
);
  tri0 id_11 = id_3;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_1,
      id_1,
      id_7,
      id_1,
      id_11,
      id_8,
      id_0,
      id_11,
      id_11,
      id_5
  );
endmodule
