Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s1238
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:35:15 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: G6 (input port clocked by ideal_clock1)
  Endpoint: DFF_16/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G6 (in)                                  0.00       2.00 r
  U661/Y (NBUFFX2_RVT)                     0.09       2.09 r
  U488/Y (NBUFFX2_RVT)                     0.10       2.20 r
  U456/Y (NBUFFX2_RVT)                     0.18       2.38 r
  U752/Y (NAND4X1_RVT)                     0.52       2.89 f
  U560/Y (INVX0_RVT)                       0.08       2.98 r
  U775/Y (NAND3X0_RVT)                     0.05       3.03 f
  U779/Y (MUX21X1_RVT)                     0.10       3.13 f
  U781/Y (AO21X1_RVT)                      0.09       3.22 f
  U819/Y (OAI221X1_RVT)                    0.14       3.36 r
  DFF_16/d (dff_1)                         0.00       3.36 r
  DFF_16/q_reg/D (DFFX1_RVT)               0.01       3.37 r
  data arrival time                                   3.37

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_16/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.07


  Startpoint: G11 (input port clocked by ideal_clock1)
  Endpoint: DFF_12/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G11 (in)                                 0.00       2.00 f
  U783/Y (INVX0_RVT)                       0.07       2.07 r
  U499/Y (INVX0_RVT)                       0.09       2.16 f
  U500/Y (INVX0_RVT)                       0.17       2.33 r
  U395/Y (NAND3X0_RVT)                     0.20       2.53 f
  U342/Y (OR2X1_RVT)                       0.13       2.66 f
  U425/Y (AND2X1_RVT)                      0.10       2.76 f
  U509/Y (NAND2X0_RVT)                     0.09       2.86 r
  U330/Y (OR2X1_RVT)                       0.13       2.98 r
  U703/Y (INVX0_RVT)                       0.08       3.07 f
  U731/Y (NBUFFX2_RVT)                     0.10       3.17 f
  U598/Y (NAND3X0_RVT)                     0.09       3.26 r
  U839/Y (OA221X1_RVT)                     0.08       3.34 r
  DFF_12/d (dff_5)                         0.00       3.34 r
  DFF_12/q_reg/D (DFFX1_RVT)               0.01       3.35 r
  data arrival time                                   3.35

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_12/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -3.35
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.05


  Startpoint: G6 (input port clocked by ideal_clock1)
  Endpoint: DFF_13/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G6 (in)                                  0.00       2.00 f
  U662/Y (INVX0_RVT)                       0.07       2.07 r
  U413/Y (INVX0_RVT)                       0.08       2.16 f
  U648/Y (INVX0_RVT)                       0.16       2.32 r
  U418/Y (INVX0_RVT)                       0.16       2.47 f
  U617/Y (NBUFFX2_RVT)                     0.11       2.58 f
  U636/Y (NAND3X2_RVT)                     0.66       3.24 r
  U833/Y (OA221X1_RVT)                     0.08       3.32 r
  DFF_13/d (dff_4)                         0.00       3.32 r
  DFF_13/q_reg/D (DFFX1_RVT)               0.01       3.33 r
  data arrival time                                   3.33

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_13/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -3.33
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.03


  Startpoint: G8 (input port clocked by ideal_clock1)
  Endpoint: DFF_4/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G8 (in)                                  0.00       2.00 r
  U524/Y (INVX0_RVT)                       0.07       2.07 f
  U667/Y (NBUFFX2_RVT)                     0.10       2.17 f
  U350/Y (NBUFFX2_RVT)                     0.10       2.27 f
  U397/Y (NAND3X0_RVT)                     0.17       2.44 r
  U739/Y (INVX0_RVT)                       0.09       2.53 f
  U790/Y (NAND2X0_RVT)                     0.10       2.63 r
  U454/Y (NBUFFX2_RVT)                     0.11       2.74 r
  U586/Y (NAND4X0_RVT)                     0.12       2.86 f
  U697/Y (NOR2X0_RVT)                      0.17       3.03 r
  U527/Y (NBUFFX2_RVT)                     0.10       3.13 r
  U850/Y (NAND3X0_RVT)                     0.09       3.22 f
  U851/Y (MUX21X1_RVT)                     0.10       3.32 f
  DFF_4/d (dff_13)                         0.00       3.32 f
  DFF_4/q_reg/D (DFFX1_RVT)                0.01       3.33 f
  data arrival time                                   3.33

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_4/q_reg/CLK (DFFX1_RVT)              0.00       2.35 r
  library setup time                      -0.03       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -3.33
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.01


  Startpoint: G6 (input port clocked by ideal_clock1)
  Endpoint: DFF_14/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G6 (in)                                  0.00       2.00 r
  U662/Y (INVX0_RVT)                       0.07       2.07 f
  U413/Y (INVX0_RVT)                       0.08       2.16 r
  U648/Y (INVX0_RVT)                       0.16       2.32 f
  U418/Y (INVX0_RVT)                       0.15       2.48 r
  U617/Y (NBUFFX2_RVT)                     0.11       2.58 r
  U826/Y (NAND3X0_RVT)                     0.61       3.20 f
  U827/Y (AND4X1_RVT)                      0.12       3.32 f
  DFF_14/d (dff_3)                         0.00       3.32 f
  DFF_14/q_reg/D (DFFX1_RVT)               0.01       3.33 f
  data arrival time                                   3.33

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_14/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.03       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -3.33
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.01


  Startpoint: G6 (input port clocked by ideal_clock1)
  Endpoint: DFF_11/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G6 (in)                                  0.00       2.00 f
  U662/Y (INVX0_RVT)                       0.07       2.07 r
  U413/Y (INVX0_RVT)                       0.08       2.16 f
  U648/Y (INVX0_RVT)                       0.16       2.32 r
  U418/Y (INVX0_RVT)                       0.16       2.47 f
  U617/Y (NBUFFX2_RVT)                     0.11       2.58 f
  U841/Y (AO221X1_RVT)                     0.66       3.24 f
  U842/Y (NAND2X0_RVT)                     0.05       3.29 r
  DFF_11/d (dff_6)                         0.00       3.29 r
  DFF_11/q_reg/D (DFFX1_RVT)               0.01       3.31 r
  data arrival time                                   3.31

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_11/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -3.31
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.01


  Startpoint: G5 (input port clocked by ideal_clock1)
  Endpoint: DFF_5/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G5 (in)                                  0.00       2.00 f
  U595/Y (INVX0_RVT)                       0.07       2.07 r
  U684/Y (NBUFFX2_RVT)                     0.10       2.17 r
  U359/Y (NBUFFX2_RVT)                     0.10       2.28 r
  U304/Y (OR2X1_RVT)                       0.20       2.48 r
  U303/Y (NBUFFX2_RVT)                     0.10       2.58 r
  U398/Y (AND3X1_RVT)                      0.12       2.70 r
  U701/Y (NOR3X0_RVT)                      0.09       2.79 f
  U332/Y (AND3X1_RVT)                      0.07       2.87 f
  U340/Y (NAND3X0_RVT)                     0.10       2.96 r
  U466/Y (NAND3X0_RVT)                     0.11       3.08 f
  U849/Y (NAND2X0_RVT)                     0.19       3.27 r
  DFF_5/d (dff_12)                         0.00       3.27 r
  DFF_5/q_reg/D (DFFX1_RVT)                0.01       3.28 r
  data arrival time                                   3.28

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_5/q_reg/CLK (DFFX1_RVT)              0.00       2.35 r
  library setup time                      -0.06       2.29
  data required time                                  2.29
  -----------------------------------------------------------
  data required time                                  2.29
  data arrival time                                  -3.28
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.99


  Startpoint: G6 (input port clocked by ideal_clock1)
  Endpoint: DFF_8/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G6 (in)                                  0.00       2.00 r
  U662/Y (INVX0_RVT)                       0.07       2.07 f
  U413/Y (INVX0_RVT)                       0.08       2.16 r
  U648/Y (INVX0_RVT)                       0.16       2.32 f
  U418/Y (INVX0_RVT)                       0.15       2.48 r
  U617/Y (NBUFFX2_RVT)                     0.11       2.58 r
  U546/Y (XOR2X1_RVT)                      0.70       3.29 f
  DFF_8/d (dff_9)                          0.00       3.29 f
  DFF_8/q_reg/D (DFFX1_RVT)                0.01       3.30 f
  data arrival time                                   3.30

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_8/q_reg/CLK (DFFX1_RVT)              0.00       2.35 r
  library setup time                      -0.03       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -3.30
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.98


  Startpoint: G6 (input port clocked by ideal_clock1)
  Endpoint: DFF_6/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G6 (in)                                  0.00       2.00 r
  U662/Y (INVX0_RVT)                       0.07       2.07 f
  U413/Y (INVX0_RVT)                       0.08       2.16 r
  U648/Y (INVX0_RVT)                       0.16       2.32 f
  U418/Y (INVX0_RVT)                       0.15       2.48 r
  U617/Y (NBUFFX2_RVT)                     0.11       2.58 r
  U847/Y (MUX21X1_RVT)                     0.66       3.24 r
  DFF_6/d (dff_11)                         0.00       3.24 r
  DFF_6/q_reg/D (DFFX1_RVT)                0.01       3.26 r
  data arrival time                                   3.26

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_6/q_reg/CLK (DFFX1_RVT)              0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -3.26
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.96


  Startpoint: G2 (input port clocked by ideal_clock1)
  Endpoint: DFF_17/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G2 (in)                                  0.00       2.00 f
  U623/Y (INVX0_RVT)                       0.07       2.07 r
  U614/Y (INVX0_RVT)                       0.08       2.15 f
  U616/Y (INVX0_RVT)                       0.10       2.25 r
  U771/Y (NAND2X0_RVT)                     0.62       2.87 f
  U773/Y (MUX21X1_RVT)                     0.10       2.97 f
  U317/Y (AO21X2_RVT)                      0.11       3.07 f
  U774/Y (AND4X1_RVT)                      0.11       3.18 f
  DFF_17/d (dff_0)                         0.00       3.18 f
  DFF_17/q_reg/D (DFFX1_RVT)               0.01       3.19 f
  data arrival time                                   3.19

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_17/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.03       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -3.19
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.88


  Startpoint: G4 (input port clocked by ideal_clock1)
  Endpoint: DFF_3/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G4 (in)                                  0.00       2.00 f
  U696/Y (INVX0_RVT)                       0.15       2.15 r
  U708/Y (NBUFFX2_RVT)                     0.19       2.33 r
  U336/Y (NBUFFX2_RVT)                     0.10       2.44 r
  U485/Y (NBUFFX2_RVT)                     0.10       2.53 r
  U853/Y (NAND2X0_RVT)                     0.16       2.70 f
  U539/Y (INVX0_RVT)                       0.10       2.79 r
  U327/Y (NBUFFX2_RVT)                     0.18       2.98 r
  U855/Y (AO221X1_RVT)                     0.14       3.11 r
  DFF_3/d (dff_14)                         0.00       3.11 r
  DFF_3/q_reg/D (DFFX1_RVT)                0.01       3.12 r
  data arrival time                                   3.12

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_3/q_reg/CLK (DFFX1_RVT)              0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -3.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: G5 (input port clocked by ideal_clock1)
  Endpoint: DFF_10/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G5 (in)                                  0.00       2.00 f
  U595/Y (INVX0_RVT)                       0.07       2.07 r
  U684/Y (NBUFFX2_RVT)                     0.10       2.17 r
  U359/Y (NBUFFX2_RVT)                     0.10       2.28 r
  U304/Y (OR2X1_RVT)                       0.20       2.48 r
  U303/Y (NBUFFX2_RVT)                     0.10       2.58 r
  U727/Y (INVX0_RVT)                       0.09       2.67 f
  U843/Y (XOR2X1_RVT)                      0.43       3.10 r
  DFF_10/d (dff_7)                         0.00       3.10 r
  DFF_10/q_reg/D (DFFX1_RVT)               0.01       3.11 r
  data arrival time                                   3.11

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_10/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.81


  Startpoint: G7 (input port clocked by ideal_clock1)
  Endpoint: DFF_15/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G7 (in)                                  0.00       2.00 f
  U680/Y (INVX0_RVT)                       0.15       2.15 r
  U674/Y (INVX0_RVT)                       0.09       2.24 f
  U679/Y (INVX0_RVT)                       0.18       2.42 r
  U822/Y (AND4X1_RVT)                      0.50       2.92 r
  U554/Y (NAND3X0_RVT)                     0.07       2.99 f
  U824/Y (AND3X1_RVT)                      0.13       3.12 f
  DFF_15/d (dff_2)                         0.00       3.12 f
  DFF_15/q_reg/D (DFFX1_RVT)               0.01       3.13 f
  data arrival time                                   3.13

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_15/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.03       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -3.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.81


  Startpoint: G4 (input port clocked by ideal_clock1)
  Endpoint: DFF_0/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G4 (in)                                  0.00       2.00 r
  U478/Y (NBUFFX2_RVT)                     0.17       2.17 r
  U652/Y (NBUFFX2_RVT)                     0.18       2.35 r
  U858/Y (NAND2X0_RVT)                     0.28       2.63 f
  U537/Y (INVX0_RVT)                       0.17       2.80 r
  U859/Y (NAND3X0_RVT)                     0.17       2.97 f
  U861/Y (AND3X1_RVT)                      0.08       3.06 f
  DFF_0/d (dff_17)                         0.00       3.06 f
  DFF_0/q_reg/D (DFFX1_RVT)                0.01       3.07 f
  data arrival time                                   3.07

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_0/q_reg/CLK (DFFX1_RVT)              0.00       2.35 r
  library setup time                      -0.03       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.75


  Startpoint: G7 (input port clocked by ideal_clock1)
  Endpoint: DFF_7/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G7 (in)                                  0.00       2.00 r
  U769/Y (INVX0_RVT)                       0.16       2.16 f
  U613/Y (OR2X2_RVT)                       0.20       2.36 f
  U682/Y (INVX0_RVT)                       0.08       2.44 r
  U609/Y (NBUFFX2_RVT)                     0.10       2.54 r
  U777/Y (NAND2X0_RVT)                     0.16       2.70 f
  U553/Y (INVX0_RVT)                       0.09       2.79 r
  U439/Y (INVX0_RVT)                       0.08       2.87 f
  U390/Y (INVX0_RVT)                       0.07       2.95 r
  U844/Y (AO21X1_RVT)                      0.08       3.03 r
  DFF_7/d (dff_10)                         0.00       3.03 r
  DFF_7/q_reg/D (DFFX1_RVT)                0.01       3.04 r
  data arrival time                                   3.04

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_7/q_reg/CLK (DFFX1_RVT)              0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -3.04
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.74


  Startpoint: G7 (input port clocked by ideal_clock1)
  Endpoint: DFF_9/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G7 (in)                                  0.00       2.00 r
  U680/Y (INVX0_RVT)                       0.16       2.16 f
  U676/Y (INVX0_RVT)                       0.08       2.24 r
  U677/Y (INVX0_RVT)                       0.09       2.33 f
  U326/Y (INVX0_RVT)                       0.18       2.51 r
  U555/Y (AND4X1_RVT)                      0.39       2.90 r
  DFF_9/d (dff_8)                          0.00       2.90 r
  DFF_9/q_reg/D (DFFX1_RVT)                0.06       2.96 r
  data arrival time                                   2.96

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_9/q_reg/CLK (DFFX1_RVT)              0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -2.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.66


  Startpoint: G7 (input port clocked by ideal_clock1)
  Endpoint: DFF_2/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G7 (in)                                  0.00       2.00 f
  U680/Y (INVX0_RVT)                       0.15       2.15 r
  U674/Y (INVX0_RVT)                       0.09       2.24 f
  U679/Y (INVX0_RVT)                       0.18       2.42 r
  U856/Y (AO22X1_RVT)                      0.47       2.89 r
  DFF_2/d (dff_15)                         0.00       2.89 r
  DFF_2/q_reg/D (DFFX1_RVT)                0.01       2.90 r
  data arrival time                                   2.90

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_2/q_reg/CLK (DFFX1_RVT)              0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -2.90
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.60


  Startpoint: G9 (input port clocked by ideal_clock1)
  Endpoint: DFF_1/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G9 (in)                                  0.00       2.00 f
  U594/Y (INVX0_RVT)                       0.07       2.07 r
  U437/Y (INVX0_RVT)                       0.08       2.15 f
  U412/Y (INVX0_RVT)                       0.09       2.24 r
  U785/Y (NAND2X0_RVT)                     0.17       2.41 f
  U561/Y (INVX0_RVT)                       0.09       2.50 r
  U343/Y (INVX0_RVT)                       0.08       2.58 f
  U857/Y (NAND2X0_RVT)                     0.08       2.66 r
  DFF_1/d (dff_16)                         0.00       2.66 r
  DFF_1/q_reg/D (DFFX1_RVT)                0.01       2.68 r
  data arrival time                                   2.68

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.38


1
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s1238
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:35:15 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_12/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.20       0.60 f
  DFF_1/q (dff_16)                         0.00       0.60 f
  U768/Y (INVX0_RVT)                       0.28       0.88 r
  U396/Y (NAND3X0_RVT)                     0.17       1.05 f
  U730/Y (AND4X1_RVT)                      0.12       1.17 f
  U509/Y (NAND2X0_RVT)                     0.11       1.28 r
  U330/Y (OR2X1_RVT)                       0.13       1.41 r
  U703/Y (INVX0_RVT)                       0.08       1.49 f
  U731/Y (NBUFFX2_RVT)                     0.10       1.59 f
  U598/Y (NAND3X0_RVT)                     0.09       1.68 r
  U839/Y (OA221X1_RVT)                     0.08       1.76 r
  DFF_12/d (dff_5)                         0.00       1.76 r
  DFF_12/q_reg/D (DFFX1_RVT)               0.01       1.77 r
  data arrival time                                   1.77

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_12/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: DFF_2/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_4/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_2/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_2/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  DFF_2/q (dff_15)                         0.00       0.59 r
  U787/Y (INVX0_RVT)                       0.17       0.76 f
  U788/Y (NAND2X0_RVT)                     0.17       0.93 r
  U789/Y (AO221X1_RVT)                     0.09       1.02 r
  U434/Y (NBUFFX2_RVT)                     0.11       1.13 r
  U586/Y (NAND4X0_RVT)                     0.13       1.26 f
  U697/Y (NOR2X0_RVT)                      0.17       1.43 r
  U527/Y (NBUFFX2_RVT)                     0.10       1.53 r
  U850/Y (NAND3X0_RVT)                     0.09       1.62 f
  U851/Y (MUX21X1_RVT)                     0.10       1.73 f
  DFF_4/d (dff_13)                         0.00       1.73 f
  DFF_4/q_reg/D (DFFX1_RVT)                0.01       1.74 f
  data arrival time                                   1.74

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_4/q_reg/CLK (DFFX1_RVT)              0.00       2.35 r
  library setup time                      -0.03       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_5/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  DFF_1/q (dff_16)                         0.00       0.59 r
  U427/Y (NAND3X0_RVT)                     0.31       0.90 f
  U417/Y (AND2X1_RVT)                      0.12       1.03 f
  U451/Y (AND2X1_RVT)                      0.11       1.13 f
  U733/Y (NOR2X0_RVT)                      0.14       1.27 r
  U466/Y (NAND3X0_RVT)                     0.19       1.46 f
  U849/Y (NAND2X0_RVT)                     0.19       1.65 r
  DFF_5/d (dff_12)                         0.00       1.65 r
  DFF_5/q_reg/D (DFFX1_RVT)                0.01       1.67 r
  data arrival time                                   1.67

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_5/q_reg/CLK (DFFX1_RVT)              0.00       2.35 r
  library setup time                      -0.06       2.29
  data required time                                  2.29
  -----------------------------------------------------------
  data required time                                  2.29
  data arrival time                                  -1.67
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: DFF_2/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_16/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_2/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_2/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  DFF_2/q (dff_15)                         0.00       0.59 r
  U787/Y (INVX0_RVT)                       0.17       0.76 f
  U788/Y (NAND2X0_RVT)                     0.17       0.93 r
  U789/Y (AO221X1_RVT)                     0.09       1.02 r
  U434/Y (NBUFFX2_RVT)                     0.11       1.13 r
  U586/Y (NAND4X0_RVT)                     0.13       1.26 f
  U370/Y (OR2X2_RVT)                       0.16       1.42 f
  U700/Y (NAND3X2_RVT)                     0.15       1.57 r
  U819/Y (OAI221X1_RVT)                    0.12       1.69 f
  DFF_16/d (dff_1)                         0.00       1.69 f
  DFF_16/q_reg/D (DFFX1_RVT)               0.01       1.70 f
  data arrival time                                   1.70

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_16/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.02       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_17/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.20       0.60 f
  DFF_1/q (dff_16)                         0.00       0.60 f
  U768/Y (INVX0_RVT)                       0.28       0.88 r
  U383/Y (NAND3X0_RVT)                     0.17       1.05 f
  U774/Y (AND4X1_RVT)                      0.10       1.16 f
  DFF_17/d (dff_0)                         0.00       1.16 f
  DFF_17/q_reg/D (DFFX1_RVT)               0.01       1.17 f
  data arrival time                                   1.17

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_17/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.03       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -1.17
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_11/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  DFF_1/q (dff_16)                         0.00       0.59 r
  U411/Y (NAND3X0_RVT)                     0.31       0.90 f
  U597/Y (INVX0_RVT)                       0.09       0.99 r
  U841/Y (AO221X1_RVT)                     0.09       1.08 r
  U842/Y (NAND2X0_RVT)                     0.05       1.12 f
  DFF_11/d (dff_6)                         0.00       1.12 f
  DFF_11/q_reg/D (DFFX1_RVT)               0.01       1.14 f
  data arrival time                                   1.14

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_11/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.03       2.32
  data required time                                  2.32
  -----------------------------------------------------------
  data required time                                  2.32
  data arrival time                                  -1.14
  -----------------------------------------------------------
  slack (MET)                                         1.19


1
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s1238
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:35:15 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G552 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.20       0.60 f
  DFF_1/q (dff_16)                         0.00       0.60 f
  U768/Y (INVX0_RVT)                       0.28       0.88 r
  U396/Y (NAND3X0_RVT)                     0.17       1.05 f
  U730/Y (AND4X1_RVT)                      0.12       1.17 f
  U509/Y (NAND2X0_RVT)                     0.11       1.28 r
  U330/Y (OR2X1_RVT)                       0.13       1.41 r
  U703/Y (INVX0_RVT)                       0.08       1.49 f
  U423/Y (INVX0_RVT)                       0.08       1.58 r
  U864/Y (OAI222X1_RVT)                    0.17       1.75 f
  G552 (out)                               0.01       1.76 f
  data arrival time                                   1.76

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.81


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G551 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.20       0.60 f
  DFF_1/q (dff_16)                         0.00       0.60 f
  U768/Y (INVX0_RVT)                       0.28       0.88 r
  U396/Y (NAND3X0_RVT)                     0.17       1.05 f
  U730/Y (AND4X1_RVT)                      0.12       1.17 f
  U509/Y (NAND2X0_RVT)                     0.11       1.28 r
  U330/Y (OR2X1_RVT)                       0.13       1.41 r
  U703/Y (INVX0_RVT)                       0.08       1.49 f
  U731/Y (NBUFFX2_RVT)                     0.10       1.59 f
  U602/Y (NAND3X0_RVT)                     0.08       1.68 r
  U872/Y (NAND4X0_RVT)                     0.07       1.74 f
  G551 (out)                               0.01       1.75 f
  data arrival time                                   1.75

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.80


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G530 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.20       0.60 f
  DFF_1/q (dff_16)                         0.00       0.60 f
  U768/Y (INVX0_RVT)                       0.28       0.88 r
  U396/Y (NAND3X0_RVT)                     0.17       1.05 f
  U730/Y (AND4X1_RVT)                      0.12       1.17 f
  U509/Y (NAND2X0_RVT)                     0.11       1.28 r
  U330/Y (OR2X1_RVT)                       0.13       1.41 r
  U703/Y (INVX0_RVT)                       0.08       1.49 f
  U423/Y (INVX0_RVT)                       0.08       1.58 r
  U392/Y (OAI22X1_RVT)                     0.14       1.71 f
  G530 (out)                               0.01       1.72 f
  data arrival time                                   1.72

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.77


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G547 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.20       0.60 f
  DFF_1/q (dff_16)                         0.00       0.60 f
  U768/Y (INVX0_RVT)                       0.28       0.88 r
  U396/Y (NAND3X0_RVT)                     0.17       1.05 f
  U730/Y (AND4X1_RVT)                      0.12       1.17 f
  U509/Y (NAND2X0_RVT)                     0.11       1.28 r
  U330/Y (OR2X1_RVT)                       0.13       1.41 r
  U732/Y (INVX0_RVT)                       0.08       1.49 f
  U704/Y (INVX0_RVT)                       0.08       1.58 r
  U893/Y (OAI22X1_RVT)                     0.13       1.71 f
  G547 (out)                               0.01       1.71 f
  data arrival time                                   1.71

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.76


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G548 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.20       0.60 f
  DFF_1/q (dff_16)                         0.00       0.60 f
  U768/Y (INVX0_RVT)                       0.28       0.88 r
  U396/Y (NAND3X0_RVT)                     0.17       1.05 f
  U730/Y (AND4X1_RVT)                      0.12       1.17 f
  U509/Y (NAND2X0_RVT)                     0.11       1.28 r
  U330/Y (OR2X1_RVT)                       0.13       1.41 r
  U732/Y (INVX0_RVT)                       0.08       1.49 f
  U704/Y (INVX0_RVT)                       0.08       1.58 r
  U886/Y (OAI22X1_RVT)                     0.13       1.71 f
  G548 (out)                               0.01       1.71 f
  data arrival time                                   1.71

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.76


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G532 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.20       0.60 f
  DFF_1/q (dff_16)                         0.00       0.60 f
  U768/Y (INVX0_RVT)                       0.28       0.88 r
  U396/Y (NAND3X0_RVT)                     0.17       1.05 f
  U730/Y (AND4X1_RVT)                      0.12       1.17 f
  U509/Y (NAND2X0_RVT)                     0.11       1.28 r
  U565/Y (INVX0_RVT)                       0.10       1.38 f
  U324/Y (AND2X1_RVT)                      0.19       1.57 f
  U322/Y (AO22X1_RVT)                      0.06       1.63 f
  U445/Y (OR2X1_RVT)                       0.07       1.70 f
  G532 (out)                               0.01       1.71 f
  data arrival time                                   1.71

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.76


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G539 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  DFF_1/q (dff_16)                         0.00       0.59 r
  U427/Y (NAND3X0_RVT)                     0.31       0.90 f
  U417/Y (AND2X1_RVT)                      0.12       1.03 f
  U451/Y (AND2X1_RVT)                      0.11       1.13 f
  U480/Y (NBUFFX2_RVT)                     0.11       1.24 f
  U907/Y (NAND2X0_RVT)                     0.09       1.33 r
  U352/Y (AND3X4_RVT)                      0.16       1.50 r
  U908/Y (AO21X1_RVT)                      0.07       1.57 r
  U909/Y (OAI222X1_RVT)                    0.13       1.70 f
  G539 (out)                               0.01       1.70 f
  data arrival time                                   1.70

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.75


  Startpoint: DFF_2/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G535 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_2/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_2/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  DFF_2/q (dff_15)                         0.00       0.59 r
  U787/Y (INVX0_RVT)                       0.17       0.76 f
  U788/Y (NAND2X0_RVT)                     0.17       0.93 r
  U789/Y (AO221X1_RVT)                     0.09       1.02 r
  U434/Y (NBUFFX2_RVT)                     0.11       1.13 r
  U586/Y (NAND4X0_RVT)                     0.13       1.26 f
  U697/Y (NOR2X0_RVT)                      0.17       1.43 r
  U571/Y (OAI221X1_RVT)                    0.17       1.61 f
  U568/Y (OR3X1_RVT)                       0.07       1.68 f
  G535 (out)                               0.01       1.68 f
  data arrival time                                   1.68

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.73


  Startpoint: DFF_2/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G537 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_2/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_2/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  DFF_2/q (dff_15)                         0.00       0.59 r
  U787/Y (INVX0_RVT)                       0.17       0.76 f
  U788/Y (NAND2X0_RVT)                     0.17       0.93 r
  U789/Y (AO221X1_RVT)                     0.09       1.02 r
  U434/Y (NBUFFX2_RVT)                     0.11       1.13 r
  U586/Y (NAND4X0_RVT)                     0.13       1.26 f
  U370/Y (OR2X2_RVT)                       0.16       1.42 f
  U921/Y (NAND4X0_RVT)                     0.09       1.51 r
  U580/Y (NAND3X0_RVT)                     0.07       1.58 f
  U577/Y (OR3X1_RVT)                       0.10       1.67 f
  G537 (out)                               0.01       1.68 f
  data arrival time                                   1.68

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.73


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G550 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.20       0.60 f
  DFF_1/q (dff_16)                         0.00       0.60 f
  U768/Y (INVX0_RVT)                       0.28       0.88 r
  U396/Y (NAND3X0_RVT)                     0.17       1.05 f
  U730/Y (AND4X1_RVT)                      0.12       1.17 f
  U503/Y (AND2X1_RVT)                      0.12       1.29 f
  U741/Y (NAND4X1_RVT)                     0.25       1.54 r
  U470/Y (OA22X1_RVT)                      0.08       1.62 r
  U520/Y (NAND3X0_RVT)                     0.05       1.67 f
  G550 (out)                               0.01       1.68 f
  data arrival time                                   1.68

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.73


  Startpoint: DFF_2/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G549 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_2/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_2/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  DFF_2/q (dff_15)                         0.00       0.59 r
  U787/Y (INVX0_RVT)                       0.17       0.76 f
  U788/Y (NAND2X0_RVT)                     0.17       0.93 r
  U789/Y (AO221X1_RVT)                     0.09       1.02 r
  U736/Y (AND2X1_RVT)                      0.12       1.14 r
  U532/Y (NBUFFX2_RVT)                     0.10       1.24 r
  U315/Y (NBUFFX2_RVT)                     0.18       1.42 r
  U420/Y (AND3X1_RVT)                      0.12       1.54 r
  U874/Y (NAND3X0_RVT)                     0.05       1.59 f
  U881/Y (NAND4X0_RVT)                     0.06       1.65 r
  G549 (out)                               0.01       1.66 r
  data arrival time                                   1.66

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.66
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.71


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G542 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.20       0.60 f
  DFF_1/q (dff_16)                         0.00       0.60 f
  U768/Y (INVX0_RVT)                       0.28       0.88 r
  U396/Y (NAND3X0_RVT)                     0.17       1.05 f
  U730/Y (AND4X1_RVT)                      0.12       1.17 f
  U509/Y (NAND2X0_RVT)                     0.11       1.28 r
  U330/Y (OR2X1_RVT)                       0.13       1.41 r
  U732/Y (INVX0_RVT)                       0.08       1.49 f
  U381/Y (NAND3X0_RVT)                     0.09       1.58 r
  U899/Y (NAND4X0_RVT)                     0.07       1.65 f
  G542 (out)                               0.01       1.65 f
  data arrival time                                   1.65

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.70


  Startpoint: DFF_12/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G546 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_12/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_12/q_reg/Q (DFFX1_RVT)               0.19       0.59 f
  DFF_12/q (dff_5)                         0.00       0.59 f
  U894/Y (INVX0_RVT)                       0.03       0.62 r
  G546 (out)                               0.01       0.63 r
  data arrival time                                   0.63

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.68


  Startpoint: DFF_16/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G45 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_16/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_16/q_reg/Q (DFFX1_RVT)               0.19       0.59 f
  DFF_16/q (dff_1)                         0.00       0.59 f
  G45 (out)                                0.01       0.59 f
  data arrival time                                   0.59

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.64


1
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s1238
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:35:15 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: G5 (input port clocked by ideal_clock1)
  Endpoint: G552 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G5 (in)                                  0.00       2.00 f
  U595/Y (INVX0_RVT)                       0.07       2.07 r
  U684/Y (NBUFFX2_RVT)                     0.10       2.17 r
  U359/Y (NBUFFX2_RVT)                     0.10       2.28 r
  U304/Y (OR2X1_RVT)                       0.20       2.48 r
  U303/Y (NBUFFX2_RVT)                     0.10       2.58 r
  U398/Y (AND3X1_RVT)                      0.12       2.70 r
  U701/Y (NOR3X0_RVT)                      0.09       2.79 f
  U332/Y (AND3X1_RVT)                      0.07       2.87 f
  U340/Y (NAND3X0_RVT)                     0.10       2.96 r
  U466/Y (NAND3X0_RVT)                     0.11       3.08 f
  U864/Y (OAI222X1_RVT)                    0.26       3.34 r
  G552 (out)                               0.01       3.35 r
  data arrival time                                   3.35

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.35
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.40


  Startpoint: G7 (input port clocked by ideal_clock1)
  Endpoint: G539 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G7 (in)                                  0.00       2.00 r
  U664/Y (NBUFFX2_RVT)                     0.18       2.18 r
  U386/Y (INVX0_RVT)                       0.09       2.26 f
  U600/Y (INVX0_RVT)                       0.17       2.43 r
  U670/Y (NAND4X1_RVT)                     0.35       2.78 f
  U797/Y (OR3X1_RVT)                       0.09       2.87 f
  U798/Y (NAND2X0_RVT)                     0.09       2.96 r
  U799/Y (AO221X1_RVT)                     0.09       3.05 r
  U601/Y (INVX0_RVT)                       0.09       3.14 f
  U363/Y (INVX0_RVT)                       0.08       3.22 r
  U909/Y (OAI222X1_RVT)                    0.12       3.34 f
  G539 (out)                               0.01       3.35 f
  data arrival time                                   3.35

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.35
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.40


  Startpoint: G5 (input port clocked by ideal_clock1)
  Endpoint: G551 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G5 (in)                                  0.00       2.00 f
  U595/Y (INVX0_RVT)                       0.07       2.07 r
  U684/Y (NBUFFX2_RVT)                     0.10       2.17 r
  U359/Y (NBUFFX2_RVT)                     0.10       2.28 r
  U304/Y (OR2X1_RVT)                       0.20       2.48 r
  U303/Y (NBUFFX2_RVT)                     0.10       2.58 r
  U398/Y (AND3X1_RVT)                      0.12       2.70 r
  U701/Y (NOR3X0_RVT)                      0.09       2.79 f
  U332/Y (AND3X1_RVT)                      0.07       2.87 f
  U340/Y (NAND3X0_RVT)                     0.10       2.96 r
  U466/Y (NAND3X0_RVT)                     0.11       3.08 f
  U725/Y (OR2X1_RVT)                       0.21       3.29 f
  U872/Y (NAND4X0_RVT)                     0.04       3.34 r
  G551 (out)                               0.01       3.34 r
  data arrival time                                   3.34

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.34
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.39


  Startpoint: G6 (input port clocked by ideal_clock1)
  Endpoint: G530 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G6 (in)                                  0.00       2.00 r
  U662/Y (INVX0_RVT)                       0.07       2.07 f
  U469/Y (INVX0_RVT)                       0.09       2.16 r
  U452/Y (INVX0_RVT)                       0.17       2.33 f
  U409/Y (NAND3X0_RVT)                     0.18       2.51 r
  U813/Y (AND2X1_RVT)                      0.31       2.82 r
  U816/Y (AO22X1_RVT)                      0.08       2.89 r
  U556/Y (NAND3X0_RVT)                     0.12       3.01 f
  U818/Y (NAND2X0_RVT)                     0.18       3.20 r
  U392/Y (OAI22X1_RVT)                     0.14       3.33 f
  G530 (out)                               0.01       3.34 f
  data arrival time                                   3.34

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.34
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.39


  Startpoint: G8 (input port clocked by ideal_clock1)
  Endpoint: G537 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G8 (in)                                  0.00       2.00 r
  U524/Y (INVX0_RVT)                       0.07       2.07 f
  U667/Y (NBUFFX2_RVT)                     0.10       2.17 f
  U350/Y (NBUFFX2_RVT)                     0.10       2.27 f
  U354/Y (OR3X1_RVT)                       0.21       2.48 f
  U803/Y (NAND2X0_RVT)                     0.10       2.58 r
  U301/Y (NBUFFX2_RVT)                     0.11       2.69 r
  U804/Y (NAND2X0_RVT)                     0.08       2.77 f
  U805/Y (OAI22X1_RVT)                     0.11       2.88 r
  U919/Y (NAND2X0_RVT)                     0.17       3.06 f
  U529/Y (INVX0_RVT)                       0.08       3.14 r
  U319/Y (NAND3X0_RVT)                     0.05       3.19 f
  U580/Y (NAND3X0_RVT)                     0.06       3.25 r
  U577/Y (OR3X1_RVT)                       0.08       3.33 r
  G537 (out)                               0.01       3.34 r
  data arrival time                                   3.34

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.34
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.39


  Startpoint: G5 (input port clocked by ideal_clock1)
  Endpoint: G535 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G5 (in)                                  0.00       2.00 r
  U595/Y (INVX0_RVT)                       0.07       2.07 f
  U684/Y (NBUFFX2_RVT)                     0.10       2.17 f
  U359/Y (NBUFFX2_RVT)                     0.10       2.27 f
  U685/Y (NBUFFX2_RVT)                     0.19       2.46 f
  U516/Y (NAND2X0_RVT)                     0.16       2.62 r
  U320/Y (INVX0_RVT)                       0.04       2.65 f
  U517/Y (NAND2X0_RVT)                     0.08       2.73 r
  U810/Y (NAND2X0_RVT)                     0.05       2.79 f
  U660/Y (INVX0_RVT)                       0.09       2.88 r
  U811/Y (NAND3X0_RVT)                     0.10       2.98 f
  U430/Y (AND2X1_RVT)                      0.13       3.11 f
  U569/Y (AND4X1_RVT)                      0.13       3.24 f
  U568/Y (OR3X1_RVT)                       0.09       3.33 f
  G535 (out)                               0.01       3.34 f
  data arrival time                                   3.34

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.34
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.39


  Startpoint: G5 (input port clocked by ideal_clock1)
  Endpoint: G532 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G5 (in)                                  0.00       2.00 f
  U595/Y (INVX0_RVT)                       0.07       2.07 r
  U684/Y (NBUFFX2_RVT)                     0.10       2.17 r
  U359/Y (NBUFFX2_RVT)                     0.10       2.28 r
  U685/Y (NBUFFX2_RVT)                     0.19       2.47 r
  U516/Y (NAND2X0_RVT)                     0.16       2.63 f
  U320/Y (INVX0_RVT)                       0.04       2.67 r
  U517/Y (NAND2X0_RVT)                     0.08       2.75 f
  U810/Y (NAND2X0_RVT)                     0.06       2.81 r
  U660/Y (INVX0_RVT)                       0.09       2.89 f
  U811/Y (NAND3X0_RVT)                     0.09       2.99 r
  U442/Y (AND2X1_RVT)                      0.12       3.11 r
  U506/Y (NAND3X0_RVT)                     0.09       3.20 f
  U446/Y (NAND3X0_RVT)                     0.06       3.26 r
  U445/Y (OR2X1_RVT)                       0.07       3.33 r
  G532 (out)                               0.01       3.34 r
  data arrival time                                   3.34

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.34
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.39


  Startpoint: G11 (input port clocked by ideal_clock1)
  Endpoint: G547 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G11 (in)                                 0.00       2.00 f
  U783/Y (INVX0_RVT)                       0.07       2.07 r
  U499/Y (INVX0_RVT)                       0.09       2.16 f
  U500/Y (INVX0_RVT)                       0.17       2.33 r
  U395/Y (NAND3X0_RVT)                     0.20       2.53 f
  U342/Y (OR2X1_RVT)                       0.13       2.66 f
  U425/Y (AND2X1_RVT)                      0.10       2.76 f
  U509/Y (NAND2X0_RVT)                     0.09       2.86 r
  U330/Y (OR2X1_RVT)                       0.13       2.98 r
  U732/Y (INVX0_RVT)                       0.08       3.07 f
  U704/Y (INVX0_RVT)                       0.08       3.15 r
  U893/Y (OAI22X1_RVT)                     0.13       3.28 f
  G547 (out)                               0.01       3.29 f
  data arrival time                                   3.29

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.29
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.34


  Startpoint: G11 (input port clocked by ideal_clock1)
  Endpoint: G548 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G11 (in)                                 0.00       2.00 f
  U783/Y (INVX0_RVT)                       0.07       2.07 r
  U499/Y (INVX0_RVT)                       0.09       2.16 f
  U500/Y (INVX0_RVT)                       0.17       2.33 r
  U395/Y (NAND3X0_RVT)                     0.20       2.53 f
  U342/Y (OR2X1_RVT)                       0.13       2.66 f
  U425/Y (AND2X1_RVT)                      0.10       2.76 f
  U509/Y (NAND2X0_RVT)                     0.09       2.86 r
  U330/Y (OR2X1_RVT)                       0.13       2.98 r
  U732/Y (INVX0_RVT)                       0.08       3.07 f
  U704/Y (INVX0_RVT)                       0.08       3.15 r
  U886/Y (OAI22X1_RVT)                     0.13       3.28 f
  G548 (out)                               0.01       3.29 f
  data arrival time                                   3.29

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.29
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.34


  Startpoint: G8 (input port clocked by ideal_clock1)
  Endpoint: G549 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G8 (in)                                  0.00       2.00 f
  U524/Y (INVX0_RVT)                       0.07       2.07 r
  U667/Y (NBUFFX2_RVT)                     0.10       2.17 r
  U350/Y (NBUFFX2_RVT)                     0.10       2.27 r
  U354/Y (OR3X1_RVT)                       0.21       2.48 r
  U803/Y (NAND2X0_RVT)                     0.10       2.58 f
  U301/Y (NBUFFX2_RVT)                     0.11       2.68 f
  U647/Y (NAND2X0_RVT)                     0.09       2.77 r
  U424/Y (NAND4X0_RVT)                     0.13       2.90 f
  U471/Y (NBUFFX2_RVT)                     0.13       3.03 f
  U880/Y (OA21X1_RVT)                      0.20       3.23 f
  U881/Y (NAND4X0_RVT)                     0.05       3.28 r
  G549 (out)                               0.01       3.28 r
  data arrival time                                   3.28

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.28
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.33


  Startpoint: G8 (input port clocked by ideal_clock1)
  Endpoint: G550 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G8 (in)                                  0.00       2.00 f
  U524/Y (INVX0_RVT)                       0.07       2.07 r
  U667/Y (NBUFFX2_RVT)                     0.10       2.17 r
  U350/Y (NBUFFX2_RVT)                     0.10       2.27 r
  U354/Y (OR3X1_RVT)                       0.21       2.48 r
  U803/Y (NAND2X0_RVT)                     0.10       2.58 f
  U301/Y (NBUFFX2_RVT)                     0.11       2.68 f
  U647/Y (NAND2X0_RVT)                     0.09       2.77 r
  U424/Y (NAND4X0_RVT)                     0.13       2.90 f
  U735/Y (INVX0_RVT)                       0.11       3.01 r
  U476/Y (NAND3X0_RVT)                     0.10       3.11 f
  U519/Y (NAND2X0_RVT)                     0.06       3.17 r
  U477/Y (INVX0_RVT)                       0.04       3.21 f
  U520/Y (NAND3X0_RVT)                     0.04       3.25 r
  G550 (out)                               0.01       3.26 r
  data arrival time                                   3.26

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.26
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.31


  Startpoint: G11 (input port clocked by ideal_clock1)
  Endpoint: G542 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G11 (in)                                 0.00       2.00 f
  U783/Y (INVX0_RVT)                       0.07       2.07 r
  U499/Y (INVX0_RVT)                       0.09       2.16 f
  U500/Y (INVX0_RVT)                       0.17       2.33 r
  U395/Y (NAND3X0_RVT)                     0.20       2.53 f
  U342/Y (OR2X1_RVT)                       0.13       2.66 f
  U425/Y (AND2X1_RVT)                      0.10       2.76 f
  U509/Y (NAND2X0_RVT)                     0.09       2.86 r
  U330/Y (OR2X1_RVT)                       0.13       2.98 r
  U732/Y (INVX0_RVT)                       0.08       3.07 f
  U381/Y (NAND3X0_RVT)                     0.09       3.16 r
  U899/Y (NAND4X0_RVT)                     0.07       3.22 f
  G542 (out)                               0.01       3.23 f
  data arrival time                                   3.23

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -3.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.28


1
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : s1238
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:35:15 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_12/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.20       0.60 f
  DFF_1/q (dff_16)                         0.00       0.60 f
  U768/Y (INVX0_RVT)                       0.28       0.88 r
  U396/Y (NAND3X0_RVT)                     0.17       1.05 f
  U730/Y (AND4X1_RVT)                      0.12       1.17 f
  U509/Y (NAND2X0_RVT)                     0.11       1.28 r
  U330/Y (OR2X1_RVT)                       0.13       1.41 r
  U703/Y (INVX0_RVT)                       0.08       1.49 f
  U731/Y (NBUFFX2_RVT)                     0.10       1.59 f
  U598/Y (NAND3X0_RVT)                     0.09       1.68 r
  U839/Y (OA221X1_RVT)                     0.08       1.76 r
  DFF_12/d (dff_5)                         0.00       1.76 r
  DFF_12/q_reg/D (DFFX1_RVT)               0.01       1.77 r
  data arrival time                                   1.77

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_12/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.53


1
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : s1238
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:35:15 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_2/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_11/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_2/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_2/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  DFF_2/q (dff_15)                         0.00       0.59 r
  U840/Y (AO21X1_RVT)                      0.17       0.76 r
  U841/Y (AO221X1_RVT)                     0.10       0.86 r
  U842/Y (NAND2X0_RVT)                     0.04       0.90 f
  DFF_11/d (dff_6)                         0.00       0.90 f
  DFF_11/q_reg/D (DFFX1_RVT)               0.01       0.92 f
  data arrival time                                   0.92

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  clock uncertainty                        0.05       0.45
  DFF_11/q_reg/CLK (DFFX1_RVT)             0.00       0.45 r
  library hold time                        0.01       0.46
  data required time                                  0.46
  -----------------------------------------------------------
  data required time                                  0.46
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (MET)                                         0.46


1
