
MODBUS2024ALT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008dac  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08008f84  08008f84  00009f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008fc4  08008fc4  0000a220  2**0
                  CONTENTS
  4 .ARM          00000008  08008fc4  08008fc4  00009fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008fcc  08008fcc  0000a220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008fcc  08008fcc  00009fcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008fd0  08008fd0  00009fd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000220  20000000  08008fd4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000dcc  20000220  080091f4  0000a220  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000fec  080091f4  0000afec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a220  2**0
                  CONTENTS, READONLY
 12 .debug_info   000163d7  00000000  00000000  0000a250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a6a  00000000  00000000  00020627  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e0  00000000  00000000  00023098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e03  00000000  00000000  00024278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000270aa  00000000  00000000  0002507b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015e39  00000000  00000000  0004c125  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe1b8  00000000  00000000  00061f5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00160116  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e30  00000000  00000000  0016015c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  00164f8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000220 	.word	0x20000220
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08008f6c 	.word	0x08008f6c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000224 	.word	0x20000224
 8000214:	08008f6c 	.word	0x08008f6c

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2iz>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d215      	bcs.n	8000afa <__aeabi_d2iz+0x36>
 8000ace:	d511      	bpl.n	8000af4 <__aeabi_d2iz+0x30>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d912      	bls.n	8000b00 <__aeabi_d2iz+0x3c>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aea:	fa23 f002 	lsr.w	r0, r3, r2
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d105      	bne.n	8000b0c <__aeabi_d2iz+0x48>
 8000b00:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b04:	bf08      	it	eq
 8000b06:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2uiz>:
 8000b14:	004a      	lsls	r2, r1, #1
 8000b16:	d211      	bcs.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b18:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b1c:	d211      	bcs.n	8000b42 <__aeabi_d2uiz+0x2e>
 8000b1e:	d50d      	bpl.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b20:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b28:	d40e      	bmi.n	8000b48 <__aeabi_d2uiz+0x34>
 8000b2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	4770      	bx	lr
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b46:	d102      	bne.n	8000b4e <__aeabi_d2uiz+0x3a>
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	4770      	bx	lr
 8000b4e:	f04f 0000 	mov.w	r0, #0
 8000b52:	4770      	bx	lr

08000b54 <__aeabi_d2f>:
 8000b54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b5c:	bf24      	itt	cs
 8000b5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b66:	d90d      	bls.n	8000b84 <__aeabi_d2f+0x30>
 8000b68:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b74:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b88:	d121      	bne.n	8000bce <__aeabi_d2f+0x7a>
 8000b8a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b8e:	bfbc      	itt	lt
 8000b90:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b94:	4770      	bxlt	lr
 8000b96:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b9e:	f1c2 0218 	rsb	r2, r2, #24
 8000ba2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ba6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000baa:	fa20 f002 	lsr.w	r0, r0, r2
 8000bae:	bf18      	it	ne
 8000bb0:	f040 0001 	orrne.w	r0, r0, #1
 8000bb4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bbc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc0:	ea40 000c 	orr.w	r0, r0, ip
 8000bc4:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bcc:	e7cc      	b.n	8000b68 <__aeabi_d2f+0x14>
 8000bce:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd2:	d107      	bne.n	8000be4 <__aeabi_d2f+0x90>
 8000bd4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd8:	bf1e      	ittt	ne
 8000bda:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bde:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000be2:	4770      	bxne	lr
 8000be4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bec:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop

08000bf4 <__aeabi_uldivmod>:
 8000bf4:	b953      	cbnz	r3, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf6:	b94a      	cbnz	r2, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf8:	2900      	cmp	r1, #0
 8000bfa:	bf08      	it	eq
 8000bfc:	2800      	cmpeq	r0, #0
 8000bfe:	bf1c      	itt	ne
 8000c00:	f04f 31ff 	movne.w	r1, #4294967295
 8000c04:	f04f 30ff 	movne.w	r0, #4294967295
 8000c08:	f000 b96a 	b.w	8000ee0 <__aeabi_idiv0>
 8000c0c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c14:	f000 f806 	bl	8000c24 <__udivmoddi4>
 8000c18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c20:	b004      	add	sp, #16
 8000c22:	4770      	bx	lr

08000c24 <__udivmoddi4>:
 8000c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c28:	9d08      	ldr	r5, [sp, #32]
 8000c2a:	460c      	mov	r4, r1
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d14e      	bne.n	8000cce <__udivmoddi4+0xaa>
 8000c30:	4694      	mov	ip, r2
 8000c32:	458c      	cmp	ip, r1
 8000c34:	4686      	mov	lr, r0
 8000c36:	fab2 f282 	clz	r2, r2
 8000c3a:	d962      	bls.n	8000d02 <__udivmoddi4+0xde>
 8000c3c:	b14a      	cbz	r2, 8000c52 <__udivmoddi4+0x2e>
 8000c3e:	f1c2 0320 	rsb	r3, r2, #32
 8000c42:	4091      	lsls	r1, r2
 8000c44:	fa20 f303 	lsr.w	r3, r0, r3
 8000c48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c4c:	4319      	orrs	r1, r3
 8000c4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c56:	fa1f f68c 	uxth.w	r6, ip
 8000c5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c62:	fb07 1114 	mls	r1, r7, r4, r1
 8000c66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6a:	fb04 f106 	mul.w	r1, r4, r6
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	d90a      	bls.n	8000c88 <__udivmoddi4+0x64>
 8000c72:	eb1c 0303 	adds.w	r3, ip, r3
 8000c76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c7a:	f080 8112 	bcs.w	8000ea2 <__udivmoddi4+0x27e>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 810f 	bls.w	8000ea2 <__udivmoddi4+0x27e>
 8000c84:	3c02      	subs	r4, #2
 8000c86:	4463      	add	r3, ip
 8000c88:	1a59      	subs	r1, r3, r1
 8000c8a:	fa1f f38e 	uxth.w	r3, lr
 8000c8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c92:	fb07 1110 	mls	r1, r7, r0, r1
 8000c96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9a:	fb00 f606 	mul.w	r6, r0, r6
 8000c9e:	429e      	cmp	r6, r3
 8000ca0:	d90a      	bls.n	8000cb8 <__udivmoddi4+0x94>
 8000ca2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ca6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000caa:	f080 80fc 	bcs.w	8000ea6 <__udivmoddi4+0x282>
 8000cae:	429e      	cmp	r6, r3
 8000cb0:	f240 80f9 	bls.w	8000ea6 <__udivmoddi4+0x282>
 8000cb4:	4463      	add	r3, ip
 8000cb6:	3802      	subs	r0, #2
 8000cb8:	1b9b      	subs	r3, r3, r6
 8000cba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa6>
 8000cc2:	40d3      	lsrs	r3, r2
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xba>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb4>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa6>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x150>
 8000ce6:	42a3      	cmp	r3, r4
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xcc>
 8000cea:	4290      	cmp	r0, r2
 8000cec:	f0c0 80f0 	bcc.w	8000ed0 <__udivmoddi4+0x2ac>
 8000cf0:	1a86      	subs	r6, r0, r2
 8000cf2:	eb64 0303 	sbc.w	r3, r4, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	2d00      	cmp	r5, #0
 8000cfa:	d0e6      	beq.n	8000cca <__udivmoddi4+0xa6>
 8000cfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000d00:	e7e3      	b.n	8000cca <__udivmoddi4+0xa6>
 8000d02:	2a00      	cmp	r2, #0
 8000d04:	f040 8090 	bne.w	8000e28 <__udivmoddi4+0x204>
 8000d08:	eba1 040c 	sub.w	r4, r1, ip
 8000d0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d10:	fa1f f78c 	uxth.w	r7, ip
 8000d14:	2101      	movs	r1, #1
 8000d16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000d22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d26:	fb07 f006 	mul.w	r0, r7, r6
 8000d2a:	4298      	cmp	r0, r3
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0x11c>
 8000d2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d36:	d202      	bcs.n	8000d3e <__udivmoddi4+0x11a>
 8000d38:	4298      	cmp	r0, r3
 8000d3a:	f200 80cd 	bhi.w	8000ed8 <__udivmoddi4+0x2b4>
 8000d3e:	4626      	mov	r6, r4
 8000d40:	1a1c      	subs	r4, r3, r0
 8000d42:	fa1f f38e 	uxth.w	r3, lr
 8000d46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000d4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d52:	fb00 f707 	mul.w	r7, r0, r7
 8000d56:	429f      	cmp	r7, r3
 8000d58:	d908      	bls.n	8000d6c <__udivmoddi4+0x148>
 8000d5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x146>
 8000d64:	429f      	cmp	r7, r3
 8000d66:	f200 80b0 	bhi.w	8000eca <__udivmoddi4+0x2a6>
 8000d6a:	4620      	mov	r0, r4
 8000d6c:	1bdb      	subs	r3, r3, r7
 8000d6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x9c>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d84:	fa04 f301 	lsl.w	r3, r4, r1
 8000d88:	ea43 030c 	orr.w	r3, r3, ip
 8000d8c:	40f4      	lsrs	r4, r6
 8000d8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000d92:	0c38      	lsrs	r0, r7, #16
 8000d94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d98:	fbb4 fef0 	udiv	lr, r4, r0
 8000d9c:	fa1f fc87 	uxth.w	ip, r7
 8000da0:	fb00 441e 	mls	r4, r0, lr, r4
 8000da4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da8:	fb0e f90c 	mul.w	r9, lr, ip
 8000dac:	45a1      	cmp	r9, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d90a      	bls.n	8000dca <__udivmoddi4+0x1a6>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dba:	f080 8084 	bcs.w	8000ec6 <__udivmoddi4+0x2a2>
 8000dbe:	45a1      	cmp	r9, r4
 8000dc0:	f240 8081 	bls.w	8000ec6 <__udivmoddi4+0x2a2>
 8000dc4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dc8:	443c      	add	r4, r7
 8000dca:	eba4 0409 	sub.w	r4, r4, r9
 8000dce:	fa1f f983 	uxth.w	r9, r3
 8000dd2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dd6:	fb00 4413 	mls	r4, r0, r3, r4
 8000dda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dde:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d907      	bls.n	8000df6 <__udivmoddi4+0x1d2>
 8000de6:	193c      	adds	r4, r7, r4
 8000de8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dec:	d267      	bcs.n	8000ebe <__udivmoddi4+0x29a>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d965      	bls.n	8000ebe <__udivmoddi4+0x29a>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dfa:	fba0 9302 	umull	r9, r3, r0, r2
 8000dfe:	eba4 040c 	sub.w	r4, r4, ip
 8000e02:	429c      	cmp	r4, r3
 8000e04:	46ce      	mov	lr, r9
 8000e06:	469c      	mov	ip, r3
 8000e08:	d351      	bcc.n	8000eae <__udivmoddi4+0x28a>
 8000e0a:	d04e      	beq.n	8000eaa <__udivmoddi4+0x286>
 8000e0c:	b155      	cbz	r5, 8000e24 <__udivmoddi4+0x200>
 8000e0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000e12:	eb64 040c 	sbc.w	r4, r4, ip
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	40cb      	lsrs	r3, r1
 8000e1c:	431e      	orrs	r6, r3
 8000e1e:	40cc      	lsrs	r4, r1
 8000e20:	e9c5 6400 	strd	r6, r4, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	e750      	b.n	8000cca <__udivmoddi4+0xa6>
 8000e28:	f1c2 0320 	rsb	r3, r2, #32
 8000e2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000e30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e34:	fa24 f303 	lsr.w	r3, r4, r3
 8000e38:	4094      	lsls	r4, r2
 8000e3a:	430c      	orrs	r4, r1
 8000e3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e44:	fa1f f78c 	uxth.w	r7, ip
 8000e48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000e50:	0c23      	lsrs	r3, r4, #16
 8000e52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e56:	fb00 f107 	mul.w	r1, r0, r7
 8000e5a:	4299      	cmp	r1, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x24c>
 8000e5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e66:	d22c      	bcs.n	8000ec2 <__udivmoddi4+0x29e>
 8000e68:	4299      	cmp	r1, r3
 8000e6a:	d92a      	bls.n	8000ec2 <__udivmoddi4+0x29e>
 8000e6c:	3802      	subs	r0, #2
 8000e6e:	4463      	add	r3, ip
 8000e70:	1a5b      	subs	r3, r3, r1
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e78:	fb08 3311 	mls	r3, r8, r1, r3
 8000e7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e80:	fb01 f307 	mul.w	r3, r1, r7
 8000e84:	42a3      	cmp	r3, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x276>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e90:	d213      	bcs.n	8000eba <__udivmoddi4+0x296>
 8000e92:	42a3      	cmp	r3, r4
 8000e94:	d911      	bls.n	8000eba <__udivmoddi4+0x296>
 8000e96:	3902      	subs	r1, #2
 8000e98:	4464      	add	r4, ip
 8000e9a:	1ae4      	subs	r4, r4, r3
 8000e9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea0:	e739      	b.n	8000d16 <__udivmoddi4+0xf2>
 8000ea2:	4604      	mov	r4, r0
 8000ea4:	e6f0      	b.n	8000c88 <__udivmoddi4+0x64>
 8000ea6:	4608      	mov	r0, r1
 8000ea8:	e706      	b.n	8000cb8 <__udivmoddi4+0x94>
 8000eaa:	45c8      	cmp	r8, r9
 8000eac:	d2ae      	bcs.n	8000e0c <__udivmoddi4+0x1e8>
 8000eae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eb6:	3801      	subs	r0, #1
 8000eb8:	e7a8      	b.n	8000e0c <__udivmoddi4+0x1e8>
 8000eba:	4631      	mov	r1, r6
 8000ebc:	e7ed      	b.n	8000e9a <__udivmoddi4+0x276>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	e799      	b.n	8000df6 <__udivmoddi4+0x1d2>
 8000ec2:	4630      	mov	r0, r6
 8000ec4:	e7d4      	b.n	8000e70 <__udivmoddi4+0x24c>
 8000ec6:	46d6      	mov	lr, sl
 8000ec8:	e77f      	b.n	8000dca <__udivmoddi4+0x1a6>
 8000eca:	4463      	add	r3, ip
 8000ecc:	3802      	subs	r0, #2
 8000ece:	e74d      	b.n	8000d6c <__udivmoddi4+0x148>
 8000ed0:	4606      	mov	r6, r0
 8000ed2:	4623      	mov	r3, r4
 8000ed4:	4608      	mov	r0, r1
 8000ed6:	e70f      	b.n	8000cf8 <__udivmoddi4+0xd4>
 8000ed8:	3e02      	subs	r6, #2
 8000eda:	4463      	add	r3, ip
 8000edc:	e730      	b.n	8000d40 <__udivmoddi4+0x11c>
 8000ede:	bf00      	nop

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8000ee8:	4b0d      	ldr	r3, [pc, #52]	@ (8000f20 <modbus_1t5_Timeout+0x3c>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2201      	movs	r2, #1
 8000eee:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8000ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8000f20 <modbus_1t5_Timeout+0x3c>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	691b      	ldr	r3, [r3, #16]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	2200      	movs	r2, #0
 8000efa:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 8000efc:	4b08      	ldr	r3, [pc, #32]	@ (8000f20 <modbus_1t5_Timeout+0x3c>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	691b      	ldr	r3, [r3, #16]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	4b06      	ldr	r3, [pc, #24]	@ (8000f20 <modbus_1t5_Timeout+0x3c>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	691b      	ldr	r3, [r3, #16]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f042 0201 	orr.w	r2, r2, #1
 8000f12:	601a      	str	r2, [r3, #0]
}
 8000f14:	bf00      	nop
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	2000023c 	.word	0x2000023c

08000f24 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8000f2c:	4b04      	ldr	r3, [pc, #16]	@ (8000f40 <modbus_3t5_Timeout+0x1c>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2201      	movs	r2, #1
 8000f32:	755a      	strb	r2, [r3, #21]

}
 8000f34:	bf00      	nop
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr
 8000f40:	2000023c 	.word	0x2000023c

08000f44 <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 8000f4c:	6878      	ldr	r0, [r7, #4]
 8000f4e:	f006 feab 	bl	8007ca8 <HAL_UART_GetError>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b20      	cmp	r3, #32
 8000f56:	d101      	bne.n	8000f5c <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 8000f58:	f7ff ffc4 	bl	8000ee4 <modbus_1t5_Timeout>

	}
}
 8000f5c:	bf00      	nop
 8000f5e:	3708      	adds	r7, #8
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 8000f6e:	4a25      	ldr	r2, [pc, #148]	@ (8001004 <Modbus_init+0xa0>)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8000f74:	4b23      	ldr	r3, [pc, #140]	@ (8001004 <Modbus_init+0xa0>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	683a      	ldr	r2, [r7, #0]
 8000f7a:	605a      	str	r2, [r3, #4]

	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	691b      	ldr	r3, [r3, #16]
 8000f80:	4a21      	ldr	r2, [pc, #132]	@ (8001008 <Modbus_init+0xa4>)
 8000f82:	210e      	movs	r1, #14
 8000f84:	4618      	mov	r0, r3
 8000f86:	f005 f8d3 	bl	8006130 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	68db      	ldr	r3, [r3, #12]
 8000f8e:	2110      	movs	r1, #16
 8000f90:	4618      	mov	r0, r3
 8000f92:	f006 fe33 	bl	8007bfc <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	68db      	ldr	r3, [r3, #12]
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f006 fe4a 	bl	8007c34 <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	68db      	ldr	r3, [r3, #12]
 8000fa4:	4a19      	ldr	r2, [pc, #100]	@ (800100c <Modbus_init+0xa8>)
 8000fa6:	2104      	movs	r1, #4
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f006 f911 	bl	80071d0 <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 8000fae:	4b15      	ldr	r3, [pc, #84]	@ (8001004 <Modbus_init+0xa0>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8000fb4:	4b13      	ldr	r3, [pc, #76]	@ (8001004 <Modbus_init+0xa0>)
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	4b12      	ldr	r3, [pc, #72]	@ (8001004 <Modbus_init+0xa0>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 8000fc0:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8000fc4:	4413      	add	r3, r2
 8000fc6:	3302      	adds	r3, #2
 8000fc8:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000fcc:	4619      	mov	r1, r3
 8000fce:	f006 fa39 	bl	8007444 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8000fd2:	4b0c      	ldr	r3, [pc, #48]	@ (8001004 <Modbus_init+0xa0>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	691b      	ldr	r3, [r3, #16]
 8000fd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	2b01      	cmp	r3, #1
 8000fe0:	d10c      	bne.n	8000ffc <Modbus_init+0x98>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8000fe2:	4b08      	ldr	r3, [pc, #32]	@ (8001004 <Modbus_init+0xa0>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	691b      	ldr	r3, [r3, #16]
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f004 f87d 	bl	80050e8 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8000fee:	4b05      	ldr	r3, [pc, #20]	@ (8001004 <Modbus_init+0xa0>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	691b      	ldr	r3, [r3, #16]
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f004 facc 	bl	8005594 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8000ffc:	bf00      	nop
 8000ffe:	3708      	adds	r7, #8
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	2000023c 	.word	0x2000023c
 8001008:	08000f25 	.word	0x08000f25
 800100c:	08000f45 	.word	0x08000f45

08001010 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8001010:	b480      	push	{r7}
 8001012:	b085      	sub	sp, #20
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	460b      	mov	r3, r1
 800101a:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 800101c:	23ff      	movs	r3, #255	@ 0xff
 800101e:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8001020:	23ff      	movs	r3, #255	@ 0xff
 8001022:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8001024:	e013      	b.n	800104e <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	1c5a      	adds	r2, r3, #1
 800102a:	607a      	str	r2, [r7, #4]
 800102c:	781a      	ldrb	r2, [r3, #0]
 800102e:	7bbb      	ldrb	r3, [r7, #14]
 8001030:	4053      	eors	r3, r2
 8001032:	b2db      	uxtb	r3, r3
 8001034:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 8001036:	4a0f      	ldr	r2, [pc, #60]	@ (8001074 <CRC16+0x64>)
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	4413      	add	r3, r2
 800103c:	781a      	ldrb	r2, [r3, #0]
 800103e:	7bfb      	ldrb	r3, [r7, #15]
 8001040:	4053      	eors	r3, r2
 8001042:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8001044:	4a0c      	ldr	r2, [pc, #48]	@ (8001078 <CRC16+0x68>)
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	4413      	add	r3, r2
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 800104e:	883b      	ldrh	r3, [r7, #0]
 8001050:	1e5a      	subs	r2, r3, #1
 8001052:	803a      	strh	r2, [r7, #0]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d1e6      	bne.n	8001026 <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 8001058:	7bfb      	ldrb	r3, [r7, #15]
 800105a:	021b      	lsls	r3, r3, #8
 800105c:	b21a      	sxth	r2, r3
 800105e:	7bbb      	ldrb	r3, [r7, #14]
 8001060:	b21b      	sxth	r3, r3
 8001062:	4313      	orrs	r3, r2
 8001064:	b21b      	sxth	r3, r3
 8001066:	b29b      	uxth	r3, r3
}
 8001068:	4618      	mov	r0, r3
 800106a:	3714      	adds	r7, #20
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr
 8001074:	20000100 	.word	0x20000100
 8001078:	20000000 	.word	0x20000000

0800107c <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 8001082:	4b7e      	ldr	r3, [pc, #504]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	7ddb      	ldrb	r3, [r3, #23]
 8001088:	3b01      	subs	r3, #1
 800108a:	2b03      	cmp	r3, #3
 800108c:	d80a      	bhi.n	80010a4 <Modbus_Protocal_Worker+0x28>
 800108e:	a201      	add	r2, pc, #4	@ (adr r2, 8001094 <Modbus_Protocal_Worker+0x18>)
 8001090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001094:	080010af 	.word	0x080010af
 8001098:	08001243 	.word	0x08001243
 800109c:	0800113b 	.word	0x0800113b
 80010a0:	0800117f 	.word	0x0800117f
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 80010a4:	4b75      	ldr	r3, [pc, #468]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2201      	movs	r2, #1
 80010aa:	75da      	strb	r2, [r3, #23]
		break;
 80010ac:	e0e1      	b.n	8001272 <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 80010ae:	4b73      	ldr	r3, [pc, #460]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d006      	beq.n	80010c8 <Modbus_Protocal_Worker+0x4c>
		{
			/*set state*/
			hModbus->Mstatus= Modbus_state_Emission;
 80010ba:	4b70      	ldr	r3, [pc, #448]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	2202      	movs	r2, #2
 80010c0:	75da      	strb	r2, [r3, #23]
			Modbus_Emission();
 80010c2:	f000 f9cd 	bl	8001460 <Modbus_Emission>
 80010c6:	e018      	b.n	80010fa <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->huart->RxXferSize!=hModbus->huart->RxXferCount)
 80010c8:	4b6c      	ldr	r3, [pc, #432]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	68db      	ldr	r3, [r3, #12]
 80010ce:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80010d2:	4b6a      	ldr	r3, [pc, #424]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	68db      	ldr	r3, [r3, #12]
 80010d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80010dc:	b29b      	uxth	r3, r3
 80010de:	429a      	cmp	r2, r3
 80010e0:	d00b      	beq.n	80010fa <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 80010e2:	4b66      	ldr	r3, [pc, #408]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	2200      	movs	r2, #0
 80010e8:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 80010ea:	4b64      	ldr	r3, [pc, #400]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	2200      	movs	r2, #0
 80010f0:	755a      	strb	r2, [r3, #21]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 80010f2:	4b62      	ldr	r3, [pc, #392]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	2203      	movs	r2, #3
 80010f8:	75da      	strb	r2, [r3, #23]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 80010fa:	4b60      	ldr	r3, [pc, #384]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001104:	2b20      	cmp	r3, #32
 8001106:	f040 80ad 	bne.w	8001264 <Modbus_Protocal_Worker+0x1e8>
		{
			hModbus->modbusUartStructure.RxTail =0;
 800110a:	4b5c      	ldr	r3, [pc, #368]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	2200      	movs	r2, #0
 8001110:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8001114:	4b59      	ldr	r3, [pc, #356]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	68d8      	ldr	r0, [r3, #12]
		    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 800111a:	4b58      	ldr	r3, [pc, #352]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	4b57      	ldr	r3, [pc, #348]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8001126:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 800112a:	4413      	add	r3, r2
 800112c:	3302      	adds	r3, #2
 800112e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001132:	4619      	mov	r1, r3
 8001134:	f006 f986 	bl	8007444 <HAL_UART_Receive_DMA>
					MODBUS_UART_BUFFER_SIZE );


		}
		break;
 8001138:	e094      	b.n	8001264 <Modbus_Protocal_Worker+0x1e8>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 800113a:	4b50      	ldr	r3, [pc, #320]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	7d1b      	ldrb	r3, [r3, #20]
 8001140:	2b00      	cmp	r3, #0
 8001142:	f000 8091 	beq.w	8001268 <Modbus_Protocal_Worker+0x1ec>
		{
			/*reset recived flag*/
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8001146:	4b4d      	ldr	r3, [pc, #308]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	22fe      	movs	r2, #254	@ 0xfe
 800114c:	759a      	strb	r2, [r3, #22]
			hModbus->modbusUartStructure.RxTail =
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 800114e:	4b4b      	ldr	r3, [pc, #300]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	68db      	ldr	r3, [r3, #12]
 8001154:	f8b3 105c 	ldrh.w	r1, [r3, #92]	@ 0x5c
 8001158:	4b48      	ldr	r3, [pc, #288]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	68db      	ldr	r3, [r3, #12]
 800115e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	b29a      	uxth	r2, r3
			hModbus->modbusUartStructure.RxTail =
 8001168:	4b44      	ldr	r3, [pc, #272]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 800116a:	681b      	ldr	r3, [r3, #0]
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 800116c:	1a8a      	subs	r2, r1, r2
 800116e:	b292      	uxth	r2, r2
			hModbus->modbusUartStructure.RxTail =
 8001170:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 8001174:	4b41      	ldr	r3, [pc, #260]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2204      	movs	r2, #4
 800117a:	75da      	strb	r2, [r3, #23]
		}
		break;
 800117c:	e074      	b.n	8001268 <Modbus_Protocal_Worker+0x1ec>
	case Modbus_state_ControlAndWaiting:

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 800117e:	4b3f      	ldr	r3, [pc, #252]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f993 3016 	ldrsb.w	r3, [r3, #22]
 8001186:	f113 0f02 	cmn.w	r3, #2
 800118a:	d150      	bne.n	800122e <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 800118c:	4b3b      	ldr	r3, [pc, #236]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	2200      	movs	r2, #0
 8001192:	759a      	strb	r2, [r3, #22]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 8001194:	4b39      	ldr	r3, [pc, #228]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f203 2272 	addw	r2, r3, #626	@ 0x272
 800119c:	4b37      	ldr	r3, [pc, #220]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80011a4:	3b02      	subs	r3, #2
 80011a6:	4619      	mov	r1, r3
 80011a8:	4610      	mov	r0, r2
 80011aa:	f7ff ff31 	bl	8001010 <CRC16>
 80011ae:	4603      	mov	r3, r0
 80011b0:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80011b2:	793a      	ldrb	r2, [r7, #4]
 80011b4:	4b31      	ldr	r3, [pc, #196]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80011b6:	6819      	ldr	r1, [r3, #0]
 80011b8:	4b30      	ldr	r3, [pc, #192]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80011c0:	3b02      	subs	r3, #2
 80011c2:	440b      	add	r3, r1
 80011c4:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d10c      	bne.n	80011e6 <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 80011cc:	797a      	ldrb	r2, [r7, #5]
 80011ce:	4b2b      	ldr	r3, [pc, #172]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80011d0:	6819      	ldr	r1, [r3, #0]
 80011d2:	4b2a      	ldr	r3, [pc, #168]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80011da:	3b01      	subs	r3, #1
 80011dc:	440b      	add	r3, r1
 80011de:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d004      	beq.n	80011f0 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 80011e6:	4b25      	ldr	r3, [pc, #148]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	22ff      	movs	r2, #255	@ 0xff
 80011ec:	759a      	strb	r2, [r3, #22]
				break;
 80011ee:	e040      	b.n	8001272 <Modbus_Protocal_Worker+0x1f6>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 80011f0:	4b22      	ldr	r3, [pc, #136]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f893 2272 	ldrb.w	r2, [r3, #626]	@ 0x272
 80011f8:	4b20      	ldr	r3, [pc, #128]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	429a      	cmp	r2, r3
 8001200:	d113      	bne.n	800122a <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 8001202:	4b1e      	ldr	r3, [pc, #120]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f103 0018 	add.w	r0, r3, #24
					hModbus->modbusUartStructure.MessageBufferRx+1,
 800120a:	4b1c      	ldr	r3, [pc, #112]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f203 2372 	addw	r3, r3, #626	@ 0x272
			memcpy(hModbus->Rxframe,
 8001212:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 8001214:	4b19      	ldr	r3, [pc, #100]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 800121c:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 800121e:	461a      	mov	r2, r3
 8001220:	f007 fe96 	bl	8008f50 <memcpy>

			//execute command
			Modbus_frame_response();
 8001224:	f000 f904 	bl	8001430 <Modbus_frame_response>
 8001228:	e001      	b.n	800122e <Modbus_Protocal_Worker+0x1b2>
				break;
 800122a:	bf00      	nop
					}
		break;


	}
}
 800122c:	e021      	b.n	8001272 <Modbus_Protocal_Worker+0x1f6>
		if(hModbus->Flag_T35TimeOut)
 800122e:	4b13      	ldr	r3, [pc, #76]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	7d5b      	ldrb	r3, [r3, #21]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d019      	beq.n	800126c <Modbus_Protocal_Worker+0x1f0>
			hModbus->Mstatus = Modbus_state_Idle;
 8001238:	4b10      	ldr	r3, [pc, #64]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	2201      	movs	r2, #1
 800123e:	75da      	strb	r2, [r3, #23]
		break;
 8001240:	e014      	b.n	800126c <Modbus_Protocal_Worker+0x1f0>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001242:	4b0e      	ldr	r3, [pc, #56]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800124c:	2b20      	cmp	r3, #32
 800124e:	d10f      	bne.n	8001270 <Modbus_Protocal_Worker+0x1f4>
			hModbus->TxCount=0;
 8001250:	4b0a      	ldr	r3, [pc, #40]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	2200      	movs	r2, #0
 8001256:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
			hModbus->Mstatus = Modbus_state_Idle;
 800125a:	4b08      	ldr	r3, [pc, #32]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	2201      	movs	r2, #1
 8001260:	75da      	strb	r2, [r3, #23]
		break;
 8001262:	e005      	b.n	8001270 <Modbus_Protocal_Worker+0x1f4>
		break;
 8001264:	bf00      	nop
 8001266:	e004      	b.n	8001272 <Modbus_Protocal_Worker+0x1f6>
		break;
 8001268:	bf00      	nop
 800126a:	e002      	b.n	8001272 <Modbus_Protocal_Worker+0x1f6>
		break;
 800126c:	bf00      	nop
 800126e:	e000      	b.n	8001272 <Modbus_Protocal_Worker+0x1f6>
		break;
 8001270:	bf00      	nop
}
 8001272:	bf00      	nop
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	2000023c 	.word	0x2000023c

08001280 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 8001286:	4b1d      	ldr	r3, [pc, #116]	@ (80012fc <modbusWrite1Register+0x7c>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	7e5b      	ldrb	r3, [r3, #25]
 800128c:	021b      	lsls	r3, r3, #8
 800128e:	b29b      	uxth	r3, r3
 8001290:	4a1a      	ldr	r2, [pc, #104]	@ (80012fc <modbusWrite1Register+0x7c>)
 8001292:	6812      	ldr	r2, [r2, #0]
 8001294:	7e92      	ldrb	r2, [r2, #26]
 8001296:	4413      	add	r3, r2
 8001298:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 800129a:	88fa      	ldrh	r2, [r7, #6]
 800129c:	4b17      	ldr	r3, [pc, #92]	@ (80012fc <modbusWrite1Register+0x7c>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	429a      	cmp	r2, r3
 80012a4:	d903      	bls.n	80012ae <modbusWrite1Register+0x2e>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 80012a6:	2002      	movs	r0, #2
 80012a8:	f000 f8a0 	bl	80013ec <ModbusErrorReply>
			 return;
 80012ac:	e023      	b.n	80012f6 <modbusWrite1Register+0x76>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 80012ae:	4b13      	ldr	r3, [pc, #76]	@ (80012fc <modbusWrite1Register+0x7c>)
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	4b12      	ldr	r3, [pc, #72]	@ (80012fc <modbusWrite1Register+0x7c>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	6859      	ldr	r1, [r3, #4]
 80012b8:	88fb      	ldrh	r3, [r7, #6]
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	440b      	add	r3, r1
 80012be:	7ed2      	ldrb	r2, [r2, #27]
 80012c0:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 80012c2:	4b0e      	ldr	r3, [pc, #56]	@ (80012fc <modbusWrite1Register+0x7c>)
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	4b0d      	ldr	r3, [pc, #52]	@ (80012fc <modbusWrite1Register+0x7c>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	6859      	ldr	r1, [r3, #4]
 80012cc:	88fb      	ldrh	r3, [r7, #6]
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	440b      	add	r3, r1
 80012d2:	7f12      	ldrb	r2, [r2, #28]
 80012d4:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 80012d6:	4b09      	ldr	r3, [pc, #36]	@ (80012fc <modbusWrite1Register+0x7c>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
			hModbus->Rxframe,
 80012de:	4b07      	ldr	r3, [pc, #28]	@ (80012fc <modbusWrite1Register+0x7c>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	3318      	adds	r3, #24
	memcpy(hModbus->Txframe,
 80012e4:	2208      	movs	r2, #8
 80012e6:	4619      	mov	r1, r3
 80012e8:	f007 fe32 	bl	8008f50 <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 80012ec:	4b03      	ldr	r3, [pc, #12]	@ (80012fc <modbusWrite1Register+0x7c>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2205      	movs	r2, #5
 80012f2:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270



}
 80012f6:	3708      	adds	r7, #8
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	2000023c 	.word	0x2000023c

08001300 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 8001300:	b590      	push	{r4, r7, lr}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 8001306:	4b38      	ldr	r3, [pc, #224]	@ (80013e8 <modbusRead1Register+0xe8>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	7edb      	ldrb	r3, [r3, #27]
 800130c:	021b      	lsls	r3, r3, #8
 800130e:	b29b      	uxth	r3, r3
 8001310:	4a35      	ldr	r2, [pc, #212]	@ (80013e8 <modbusRead1Register+0xe8>)
 8001312:	6812      	ldr	r2, [r2, #0]
 8001314:	7f12      	ldrb	r2, [r2, #28]
 8001316:	4413      	add	r3, r2
 8001318:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 800131a:	4b33      	ldr	r3, [pc, #204]	@ (80013e8 <modbusRead1Register+0xe8>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	7e5b      	ldrb	r3, [r3, #25]
 8001320:	021b      	lsls	r3, r3, #8
 8001322:	b29b      	uxth	r3, r3
 8001324:	4a30      	ldr	r2, [pc, #192]	@ (80013e8 <modbusRead1Register+0xe8>)
 8001326:	6812      	ldr	r2, [r2, #0]
 8001328:	7e92      	ldrb	r2, [r2, #26]
 800132a:	4413      	add	r3, r2
 800132c:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 800132e:	88fb      	ldrh	r3, [r7, #6]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d002      	beq.n	800133a <modbusRead1Register+0x3a>
 8001334:	88fb      	ldrh	r3, [r7, #6]
 8001336:	2b7d      	cmp	r3, #125	@ 0x7d
 8001338:	d903      	bls.n	8001342 <modbusRead1Register+0x42>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 800133a:	2003      	movs	r0, #3
 800133c:	f000 f856 	bl	80013ec <ModbusErrorReply>
		 return;
 8001340:	e04e      	b.n	80013e0 <modbusRead1Register+0xe0>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 8001342:	88ba      	ldrh	r2, [r7, #4]
 8001344:	4b28      	ldr	r3, [pc, #160]	@ (80013e8 <modbusRead1Register+0xe8>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	429a      	cmp	r2, r3
 800134c:	d808      	bhi.n	8001360 <modbusRead1Register+0x60>
 800134e:	88ba      	ldrh	r2, [r7, #4]
 8001350:	88fb      	ldrh	r3, [r7, #6]
 8001352:	4413      	add	r3, r2
 8001354:	461a      	mov	r2, r3
 8001356:	4b24      	ldr	r3, [pc, #144]	@ (80013e8 <modbusRead1Register+0xe8>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	429a      	cmp	r2, r3
 800135e:	d903      	bls.n	8001368 <modbusRead1Register+0x68>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001360:	2002      	movs	r0, #2
 8001362:	f000 f843 	bl	80013ec <ModbusErrorReply>
		 return;
 8001366:	e03b      	b.n	80013e0 <modbusRead1Register+0xe0>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8001368:	4b1f      	ldr	r3, [pc, #124]	@ (80013e8 <modbusRead1Register+0xe8>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	2203      	movs	r2, #3
 800136e:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 8001372:	88fb      	ldrh	r3, [r7, #6]
 8001374:	b2da      	uxtb	r2, r3
 8001376:	4b1c      	ldr	r3, [pc, #112]	@ (80013e8 <modbusRead1Register+0xe8>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	0052      	lsls	r2, r2, #1
 800137c:	b2d2      	uxtb	r2, r2
 800137e:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 8001382:	2400      	movs	r4, #0
 8001384:	e020      	b.n	80013c8 <modbusRead1Register+0xc8>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 8001386:	4b18      	ldr	r3, [pc, #96]	@ (80013e8 <modbusRead1Register+0xe8>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	685a      	ldr	r2, [r3, #4]
 800138c:	88bb      	ldrh	r3, [r7, #4]
 800138e:	4423      	add	r3, r4
 8001390:	005b      	lsls	r3, r3, #1
 8001392:	18d1      	adds	r1, r2, r3
 8001394:	4b14      	ldr	r3, [pc, #80]	@ (80013e8 <modbusRead1Register+0xe8>)
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	1c63      	adds	r3, r4, #1
 800139a:	005b      	lsls	r3, r3, #1
 800139c:	7849      	ldrb	r1, [r1, #1]
 800139e:	4413      	add	r3, r2
 80013a0:	460a      	mov	r2, r1
 80013a2:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 80013a6:	4b10      	ldr	r3, [pc, #64]	@ (80013e8 <modbusRead1Register+0xe8>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	685a      	ldr	r2, [r3, #4]
 80013ac:	88bb      	ldrh	r3, [r7, #4]
 80013ae:	4423      	add	r3, r4
 80013b0:	005b      	lsls	r3, r3, #1
 80013b2:	18d1      	adds	r1, r2, r3
 80013b4:	4b0c      	ldr	r3, [pc, #48]	@ (80013e8 <modbusRead1Register+0xe8>)
 80013b6:	681a      	ldr	r2, [r3, #0]
 80013b8:	0063      	lsls	r3, r4, #1
 80013ba:	3303      	adds	r3, #3
 80013bc:	7809      	ldrb	r1, [r1, #0]
 80013be:	4413      	add	r3, r2
 80013c0:	460a      	mov	r2, r1
 80013c2:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	for(i=0; i<numberOfDataToRead;i++)
 80013c6:	3401      	adds	r4, #1
 80013c8:	88fb      	ldrh	r3, [r7, #6]
 80013ca:	429c      	cmp	r4, r3
 80013cc:	dbdb      	blt.n	8001386 <modbusRead1Register+0x86>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 80013ce:	88fb      	ldrh	r3, [r7, #6]
 80013d0:	3301      	adds	r3, #1
 80013d2:	b2da      	uxtb	r2, r3
 80013d4:	4b04      	ldr	r3, [pc, #16]	@ (80013e8 <modbusRead1Register+0xe8>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	0052      	lsls	r2, r2, #1
 80013da:	b2d2      	uxtb	r2, r2
 80013dc:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270

}
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd90      	pop	{r4, r7, pc}
 80013e6:	bf00      	nop
 80013e8:	2000023c 	.word	0x2000023c

080013ec <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 80013f6:	4b0d      	ldr	r3, [pc, #52]	@ (800142c <ModbusErrorReply+0x40>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	7e1a      	ldrb	r2, [r3, #24]
 80013fc:	4b0b      	ldr	r3, [pc, #44]	@ (800142c <ModbusErrorReply+0x40>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001404:	b2d2      	uxtb	r2, r2
 8001406:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = Errorcode;
 800140a:	4b08      	ldr	r3, [pc, #32]	@ (800142c <ModbusErrorReply+0x40>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	79fa      	ldrb	r2, [r7, #7]
 8001410:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->TxCount = 2;
 8001414:	4b05      	ldr	r3, [pc, #20]	@ (800142c <ModbusErrorReply+0x40>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2202      	movs	r2, #2
 800141a:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
}
 800141e:	bf00      	nop
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	2000023c 	.word	0x2000023c

08001430 <Modbus_frame_response>:

void Modbus_frame_response()
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8001434:	4b09      	ldr	r3, [pc, #36]	@ (800145c <Modbus_frame_response+0x2c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	7e1b      	ldrb	r3, [r3, #24]
 800143a:	2b03      	cmp	r3, #3
 800143c:	d004      	beq.n	8001448 <Modbus_frame_response+0x18>
 800143e:	2b06      	cmp	r3, #6
 8001440:	d105      	bne.n	800144e <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 8001442:	f7ff ff1d 	bl	8001280 <modbusWrite1Register>
		break;
 8001446:	e006      	b.n	8001456 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8001448:	f7ff ff5a 	bl	8001300 <modbusRead1Register>
		break;
 800144c:	e003      	b.n	8001456 <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 800144e:	2001      	movs	r0, #1
 8001450:	f7ff ffcc 	bl	80013ec <ModbusErrorReply>
		break;
 8001454:	bf00      	nop

	}
}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	2000023c 	.word	0x2000023c

08001460 <Modbus_Emission>:

void Modbus_Emission()
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001466:	4b38      	ldr	r3, [pc, #224]	@ (8001548 <Modbus_Emission+0xe8>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001470:	2b20      	cmp	r3, #32
 8001472:	d15d      	bne.n	8001530 <Modbus_Emission+0xd0>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8001474:	4b34      	ldr	r3, [pc, #208]	@ (8001548 <Modbus_Emission+0xe8>)
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	4b33      	ldr	r3, [pc, #204]	@ (8001548 <Modbus_Emission+0xe8>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	7812      	ldrb	r2, [r2, #0]
 800147e:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 8001482:	4b31      	ldr	r3, [pc, #196]	@ (8001548 <Modbus_Emission+0xe8>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f503 7369 	add.w	r3, r3, #932	@ 0x3a4
		memcpy
 800148a:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 800148c:	4b2e      	ldr	r3, [pc, #184]	@ (8001548 <Modbus_Emission+0xe8>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f503 71a2 	add.w	r1, r3, #324	@ 0x144
				hModbus->TxCount
 8001494:	4b2c      	ldr	r3, [pc, #176]	@ (8001548 <Modbus_Emission+0xe8>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
		memcpy
 800149c:	461a      	mov	r2, r3
 800149e:	f007 fd57 	bl	8008f50 <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 80014a2:	4b29      	ldr	r3, [pc, #164]	@ (8001548 <Modbus_Emission+0xe8>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 80014aa:	461a      	mov	r2, r3
 80014ac:	4b26      	ldr	r3, [pc, #152]	@ (8001548 <Modbus_Emission+0xe8>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	3203      	adds	r2, #3
 80014b2:	b292      	uxth	r2, r2
 80014b4:	f8a3 24d4 	strh.w	r2, [r3, #1236]	@ 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80014b8:	4b23      	ldr	r3, [pc, #140]	@ (8001548 <Modbus_Emission+0xe8>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 80014c0:	4b21      	ldr	r3, [pc, #132]	@ (8001548 <Modbus_Emission+0xe8>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80014c8:	3b02      	subs	r3, #2
 80014ca:	4619      	mov	r1, r3
 80014cc:	4610      	mov	r0, r2
 80014ce:	f7ff fd9f 	bl	8001010 <CRC16>
 80014d2:	4603      	mov	r3, r0
 80014d4:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 80014d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001548 <Modbus_Emission+0xe8>)
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	4b1b      	ldr	r3, [pc, #108]	@ (8001548 <Modbus_Emission+0xe8>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 80014e2:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 80014e4:	7939      	ldrb	r1, [r7, #4]
 80014e6:	4413      	add	r3, r2
 80014e8:	460a      	mov	r2, r1
 80014ea:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 80014ee:	4b16      	ldr	r3, [pc, #88]	@ (8001548 <Modbus_Emission+0xe8>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	4b15      	ldr	r3, [pc, #84]	@ (8001548 <Modbus_Emission+0xe8>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 80014fa:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 80014fc:	7979      	ldrb	r1, [r7, #5]
 80014fe:	4413      	add	r3, r2
 8001500:	460a      	mov	r2, r1
 8001502:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001506:	4b10      	ldr	r3, [pc, #64]	@ (8001548 <Modbus_Emission+0xe8>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001510:	2b20      	cmp	r3, #32
 8001512:	d10d      	bne.n	8001530 <Modbus_Emission+0xd0>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8001514:	4b0c      	ldr	r3, [pc, #48]	@ (8001548 <Modbus_Emission+0xe8>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 800151a:	4b0b      	ldr	r3, [pc, #44]	@ (8001548 <Modbus_Emission+0xe8>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f503 7169 	add.w	r1, r3, #932	@ 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 8001522:	4b09      	ldr	r3, [pc, #36]	@ (8001548 <Modbus_Emission+0xe8>)
 8001524:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 8001526:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 800152a:	461a      	mov	r2, r3
 800152c:	f005 ff0a 	bl	8007344 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8001530:	4b05      	ldr	r3, [pc, #20]	@ (8001548 <Modbus_Emission+0xe8>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2200      	movs	r2, #0
 8001536:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8001538:	4b03      	ldr	r3, [pc, #12]	@ (8001548 <Modbus_Emission+0xe8>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2200      	movs	r2, #0
 800153e:	755a      	strb	r2, [r3, #21]

}
 8001540:	bf00      	nop
 8001542:	3708      	adds	r7, #8
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	2000023c 	.word	0x2000023c

0800154c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800154c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001550:	b084      	sub	sp, #16
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001554:	f001 fe2d 	bl	80031b2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001558:	f000 facc 	bl	8001af4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800155c:	f000 fd9a 	bl	8002094 <MX_GPIO_Init>
  MX_DMA_Init();
 8001560:	f000 fd66 	bl	8002030 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001564:	f000 fd16 	bl	8001f94 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8001568:	f000 fce4 	bl	8001f34 <MX_TIM16_Init>
  MX_TIM5_Init();
 800156c:	f000 fc94 	bl	8001e98 <MX_TIM5_Init>
  MX_TIM1_Init();
 8001570:	f000 fb0c 	bl	8001b8c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001574:	f000 fb9e 	bl	8001cb4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001578:	f000 fbea 	bl	8001d50 <MX_TIM3_Init>
  MX_TIM4_Init();
 800157c:	f000 fc3e 	bl	8001dfc <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  //pwm setup
	HAL_TIM_Base_Start(&htim1);
 8001580:	4889      	ldr	r0, [pc, #548]	@ (80017a8 <main+0x25c>)
 8001582:	f003 fd41 	bl	8005008 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001586:	2100      	movs	r1, #0
 8001588:	4887      	ldr	r0, [pc, #540]	@ (80017a8 <main+0x25c>)
 800158a:	f003 fe89 	bl	80052a0 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 800158e:	4b86      	ldr	r3, [pc, #536]	@ (80017a8 <main+0x25c>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	2200      	movs	r2, #0
 8001594:	635a      	str	r2, [r3, #52]	@ 0x34

	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001596:	213c      	movs	r1, #60	@ 0x3c
 8001598:	4884      	ldr	r0, [pc, #528]	@ (80017ac <main+0x260>)
 800159a:	f004 f93d 	bl	8005818 <HAL_TIM_Encoder_Start>
	HAL_TIM_Base_Start_IT(&htim4);
 800159e:	4884      	ldr	r0, [pc, #528]	@ (80017b0 <main+0x264>)
 80015a0:	f003 fda2 	bl	80050e8 <HAL_TIM_Base_Start_IT>
	upper = 0;
 80015a4:	4983      	ldr	r1, [pc, #524]	@ (80017b4 <main+0x268>)
 80015a6:	f04f 0200 	mov.w	r2, #0
 80015aa:	f04f 0300 	mov.w	r3, #0
 80015ae:	e9c1 2300 	strd	r2, r3, [r1]

	PID_init(&pid_control, pid_p, pid_i, pid_d ,timerange);
 80015b2:	4b81      	ldr	r3, [pc, #516]	@ (80017b8 <main+0x26c>)
 80015b4:	edd3 7a00 	vldr	s15, [r3]
 80015b8:	4b80      	ldr	r3, [pc, #512]	@ (80017bc <main+0x270>)
 80015ba:	ed93 7a00 	vldr	s14, [r3]
 80015be:	4b80      	ldr	r3, [pc, #512]	@ (80017c0 <main+0x274>)
 80015c0:	edd3 6a00 	vldr	s13, [r3]
 80015c4:	4b7f      	ldr	r3, [pc, #508]	@ (80017c4 <main+0x278>)
 80015c6:	881b      	ldrh	r3, [r3, #0]
 80015c8:	ee06 3a10 	vmov	s12, r3
 80015cc:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 80015d0:	eef0 1a46 	vmov.f32	s3, s12
 80015d4:	eeb0 1a66 	vmov.f32	s2, s13
 80015d8:	eef0 0a47 	vmov.f32	s1, s14
 80015dc:	eeb0 0a67 	vmov.f32	s0, s15
 80015e0:	4879      	ldr	r0, [pc, #484]	@ (80017c8 <main+0x27c>)
 80015e2:	f001 f9cb 	bl	800297c <PID_init>

	hmodbus.huart = &huart2;
 80015e6:	4b79      	ldr	r3, [pc, #484]	@ (80017cc <main+0x280>)
 80015e8:	4a79      	ldr	r2, [pc, #484]	@ (80017d0 <main+0x284>)
 80015ea:	60da      	str	r2, [r3, #12]
	hmodbus.htim = &htim16;
 80015ec:	4b77      	ldr	r3, [pc, #476]	@ (80017cc <main+0x280>)
 80015ee:	4a79      	ldr	r2, [pc, #484]	@ (80017d4 <main+0x288>)
 80015f0:	611a      	str	r2, [r3, #16]
	hmodbus.slaveAddress = 0x15;
 80015f2:	4b76      	ldr	r3, [pc, #472]	@ (80017cc <main+0x280>)
 80015f4:	2215      	movs	r2, #21
 80015f6:	701a      	strb	r2, [r3, #0]
	hmodbus.RegisterSize =200;
 80015f8:	4b74      	ldr	r3, [pc, #464]	@ (80017cc <main+0x280>)
 80015fa:	22c8      	movs	r2, #200	@ 0xc8
 80015fc:	609a      	str	r2, [r3, #8]
	Modbus_init(&hmodbus, registerFrame);
 80015fe:	4976      	ldr	r1, [pc, #472]	@ (80017d8 <main+0x28c>)
 8001600:	4872      	ldr	r0, [pc, #456]	@ (80017cc <main+0x280>)
 8001602:	f7ff fcaf 	bl	8000f64 <Modbus_init>

	HAL_TIM_Base_Start_IT(&htim5);
 8001606:	4875      	ldr	r0, [pc, #468]	@ (80017dc <main+0x290>)
 8001608:	f003 fd6e 	bl	80050e8 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	Modbus_Protocal_Worker();
 800160c:	f7ff fd36 	bl	800107c <Modbus_Protocal_Worker>
	registerFrame[0x11].U16 =Z[0]; //ZPos
 8001610:	4b73      	ldr	r3, [pc, #460]	@ (80017e0 <main+0x294>)
 8001612:	881a      	ldrh	r2, [r3, #0]
 8001614:	4b70      	ldr	r3, [pc, #448]	@ (80017d8 <main+0x28c>)
 8001616:	845a      	strh	r2, [r3, #34]	@ 0x22
	registerFrame[0x12].U16 =Z[1]; //ZSpeed
 8001618:	4b71      	ldr	r3, [pc, #452]	@ (80017e0 <main+0x294>)
 800161a:	885a      	ldrh	r2, [r3, #2]
 800161c:	4b6e      	ldr	r3, [pc, #440]	@ (80017d8 <main+0x28c>)
 800161e:	849a      	strh	r2, [r3, #36]	@ 0x24
	registerFrame[0x13].U16 =Z[2]; //ZAccel
 8001620:	4b6f      	ldr	r3, [pc, #444]	@ (80017e0 <main+0x294>)
 8001622:	889a      	ldrh	r2, [r3, #4]
 8001624:	4b6c      	ldr	r3, [pc, #432]	@ (80017d8 <main+0x28c>)
 8001626:	84da      	strh	r2, [r3, #38]	@ 0x26
	registerFrame[0x40].U16 =Z[3]; //XPos
 8001628:	4b6d      	ldr	r3, [pc, #436]	@ (80017e0 <main+0x294>)
 800162a:	88da      	ldrh	r2, [r3, #6]
 800162c:	4b6a      	ldr	r3, [pc, #424]	@ (80017d8 <main+0x28c>)
 800162e:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
	BaseVacuum = registerFrame[2].U16; // 0 = off , 1 = on
 8001632:	4b69      	ldr	r3, [pc, #420]	@ (80017d8 <main+0x28c>)
 8001634:	889b      	ldrh	r3, [r3, #4]
 8001636:	b2da      	uxtb	r2, r3
 8001638:	4b6a      	ldr	r3, [pc, #424]	@ (80017e4 <main+0x298>)
 800163a:	701a      	strb	r2, [r3, #0]
	BaseGripper = registerFrame[3].U16; // 0 = Backward , 1 = Forward
 800163c:	4b66      	ldr	r3, [pc, #408]	@ (80017d8 <main+0x28c>)
 800163e:	88db      	ldrh	r3, [r3, #6]
 8001640:	b2da      	uxtb	r2, r3
 8001642:	4b69      	ldr	r3, [pc, #420]	@ (80017e8 <main+0x29c>)
 8001644:	701a      	strb	r2, [r3, #0]

	static uint64_t timestamp = 0;
	int64_t currentTime = Micros();
 8001646:	f000 fe95 	bl	8002374 <Micros>
 800164a:	4602      	mov	r2, r0
 800164c:	460b      	mov	r3, r1
 800164e:	e9c7 2300 	strd	r2, r3, [r7]
	if (currentTime > timestamp) {
 8001652:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001656:	4965      	ldr	r1, [pc, #404]	@ (80017ec <main+0x2a0>)
 8001658:	e9d1 0100 	ldrd	r0, r1, [r1]
 800165c:	4290      	cmp	r0, r2
 800165e:	eb71 0303 	sbcs.w	r3, r1, r3
 8001662:	d232      	bcs.n	80016ca <main+0x17e>
		timestamp = currentTime + timerange;	 //us
 8001664:	4b57      	ldr	r3, [pc, #348]	@ (80017c4 <main+0x278>)
 8001666:	881b      	ldrh	r3, [r3, #0]
 8001668:	b29b      	uxth	r3, r3
 800166a:	2200      	movs	r2, #0
 800166c:	461c      	mov	r4, r3
 800166e:	4615      	mov	r5, r2
 8001670:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001674:	eb14 0802 	adds.w	r8, r4, r2
 8001678:	eb45 0903 	adc.w	r9, r5, r3
 800167c:	4642      	mov	r2, r8
 800167e:	464b      	mov	r3, r9
 8001680:	495a      	ldr	r1, [pc, #360]	@ (80017ec <main+0x2a0>)
 8001682:	e9c1 2300 	strd	r2, r3, [r1]
		QEIEncoderPosVel_Update();
 8001686:	f000 fea7 	bl	80023d8 <QEIEncoderPosVel_Update>
		velodegree = QEIdata.QEIAngularVelocity;
 800168a:	4b59      	ldr	r3, [pc, #356]	@ (80017f0 <main+0x2a4>)
 800168c:	6a1b      	ldr	r3, [r3, #32]
 800168e:	4a59      	ldr	r2, [pc, #356]	@ (80017f4 <main+0x2a8>)
 8001690:	6013      	str	r3, [r2, #0]
		velodegree = (velodegree * 60) / 800;
 8001692:	4b58      	ldr	r3, [pc, #352]	@ (80017f4 <main+0x2a8>)
 8001694:	edd3 7a00 	vldr	s15, [r3]
 8001698:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 80017f8 <main+0x2ac>
 800169c:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016a0:	eddf 6a56 	vldr	s13, [pc, #344]	@ 80017fc <main+0x2b0>
 80016a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016a8:	4b52      	ldr	r3, [pc, #328]	@ (80017f4 <main+0x2a8>)
 80016aa:	edc3 7a00 	vstr	s15, [r3]
		linearspeed = velodegree * 14 / 60.0;
 80016ae:	4b51      	ldr	r3, [pc, #324]	@ (80017f4 <main+0x2a8>)
 80016b0:	edd3 7a00 	vldr	s15, [r3]
 80016b4:	eeb2 7a0c 	vmov.f32	s14, #44	@ 0x41600000  14.0
 80016b8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016bc:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80017f8 <main+0x2ac>
 80016c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016c4:	4b4e      	ldr	r3, [pc, #312]	@ (8001800 <main+0x2b4>)
 80016c6:	edc3 7a00 	vstr	s15, [r3]
	}

	RelayDrive();
 80016ca:	f001 f929 	bl	8002920 <RelayDrive>
	ReadButton();
 80016ce:	f000 ff95 	bl	80025fc <ReadButton>
	ReadLogicConv();
 80016d2:	f000 ff61 	bl	8002598 <ReadLogicConv>
	ReadLimit();
 80016d6:	f000 ffd1 	bl	800267c <ReadLimit>

	if (mode == 1) { //joy
 80016da:	4b4a      	ldr	r3, [pc, #296]	@ (8001804 <main+0x2b8>)
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d122      	bne.n	8001728 <main+0x1dc>
			if (bt3 == 0) {
 80016e2:	4b49      	ldr	r3, [pc, #292]	@ (8001808 <main+0x2bc>)
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d10a      	bne.n	8001700 <main+0x1b4>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 1);
 80016ea:	2201      	movs	r2, #1
 80016ec:	2108      	movs	r1, #8
 80016ee:	4847      	ldr	r0, [pc, #284]	@ (800180c <main+0x2c0>)
 80016f0:	f002 fbac 	bl	8003e4c <HAL_GPIO_WritePin>
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, duty_cycle);
 80016f4:	4b46      	ldr	r3, [pc, #280]	@ (8001810 <main+0x2c4>)
 80016f6:	881a      	ldrh	r2, [r3, #0]
 80016f8:	4b2b      	ldr	r3, [pc, #172]	@ (80017a8 <main+0x25c>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80016fe:	e785      	b.n	800160c <main+0xc0>
			} else if (bt2 == 0) {
 8001700:	4b44      	ldr	r3, [pc, #272]	@ (8001814 <main+0x2c8>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d10a      	bne.n	800171e <main+0x1d2>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 0);
 8001708:	2200      	movs	r2, #0
 800170a:	2108      	movs	r1, #8
 800170c:	483f      	ldr	r0, [pc, #252]	@ (800180c <main+0x2c0>)
 800170e:	f002 fb9d 	bl	8003e4c <HAL_GPIO_WritePin>
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, duty_cycle);
 8001712:	4b3f      	ldr	r3, [pc, #252]	@ (8001810 <main+0x2c4>)
 8001714:	881a      	ldrh	r2, [r3, #0]
 8001716:	4b24      	ldr	r3, [pc, #144]	@ (80017a8 <main+0x25c>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	635a      	str	r2, [r3, #52]	@ 0x34
 800171c:	e776      	b.n	800160c <main+0xc0>
			} else {
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 800171e:	4b22      	ldr	r3, [pc, #136]	@ (80017a8 <main+0x25c>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	2200      	movs	r2, #0
 8001724:	635a      	str	r2, [r3, #52]	@ 0x34
 8001726:	e771      	b.n	800160c <main+0xc0>
			}
		} else if (mode == 2) {
 8001728:	4b36      	ldr	r3, [pc, #216]	@ (8001804 <main+0x2b8>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	2b02      	cmp	r3, #2
 800172e:	f47f af6d 	bne.w	800160c <main+0xc0>

			//Set Home
			if(registerFrame[0x01].U16 == 2){
 8001732:	4b29      	ldr	r3, [pc, #164]	@ (80017d8 <main+0x28c>)
 8001734:	885b      	ldrh	r3, [r3, #2]
 8001736:	2b02      	cmp	r3, #2
 8001738:	d105      	bne.n	8001746 <main+0x1fa>
				registerFrame[0x01].U16 = 0;
 800173a:	4b27      	ldr	r3, [pc, #156]	@ (80017d8 <main+0x28c>)
 800173c:	2200      	movs	r2, #0
 800173e:	805a      	strh	r2, [r3, #2]
				registerFrame[0x10].U16 = 2;
 8001740:	4b25      	ldr	r3, [pc, #148]	@ (80017d8 <main+0x28c>)
 8001742:	2202      	movs	r2, #2
 8001744:	841a      	strh	r2, [r3, #32]
			}
			//Set Shelves
			if (registerFrame[0x01].U16 == 1){
 8001746:	4b24      	ldr	r3, [pc, #144]	@ (80017d8 <main+0x28c>)
 8001748:	885b      	ldrh	r3, [r3, #2]
 800174a:	2b01      	cmp	r3, #1
 800174c:	d105      	bne.n	800175a <main+0x20e>
				registerFrame[0x01].U16 = 0;
 800174e:	4b22      	ldr	r3, [pc, #136]	@ (80017d8 <main+0x28c>)
 8001750:	2200      	movs	r2, #0
 8001752:	805a      	strh	r2, [r3, #2]
				registerFrame[0x10].U16 = 1;
 8001754:	4b20      	ldr	r3, [pc, #128]	@ (80017d8 <main+0x28c>)
 8001756:	2201      	movs	r2, #1
 8001758:	841a      	strh	r2, [r3, #32]
			}

			b_check[0] = 1;
 800175a:	4b2f      	ldr	r3, [pc, #188]	@ (8001818 <main+0x2cc>)
 800175c:	2201      	movs	r2, #1
 800175e:	701a      	strb	r2, [r3, #0]
			//if(bt3 == 0){
				//Goal = 600;
			//}

			//Set Shelves
			if(registerFrame[0x10].U16 == 1){
 8001760:	4b1d      	ldr	r3, [pc, #116]	@ (80017d8 <main+0x28c>)
 8001762:	8c1b      	ldrh	r3, [r3, #32]
 8001764:	2b01      	cmp	r3, #1
 8001766:	f040 80ad 	bne.w	80018c4 <main+0x378>
				if (bt3 == 0) {
 800176a:	4b27      	ldr	r3, [pc, #156]	@ (8001808 <main+0x2bc>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d10a      	bne.n	8001788 <main+0x23c>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 1); //Go Down
 8001772:	2201      	movs	r2, #1
 8001774:	2108      	movs	r1, #8
 8001776:	4825      	ldr	r0, [pc, #148]	@ (800180c <main+0x2c0>)
 8001778:	f002 fb68 	bl	8003e4c <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, duty_cycle);
 800177c:	4b24      	ldr	r3, [pc, #144]	@ (8001810 <main+0x2c4>)
 800177e:	881a      	ldrh	r2, [r3, #0]
 8001780:	4b09      	ldr	r3, [pc, #36]	@ (80017a8 <main+0x25c>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	635a      	str	r2, [r3, #52]	@ 0x34
 8001786:	e055      	b.n	8001834 <main+0x2e8>
				} else if (bt2 == 0) {
 8001788:	4b22      	ldr	r3, [pc, #136]	@ (8001814 <main+0x2c8>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d145      	bne.n	800181c <main+0x2d0>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 0); //Go Up
 8001790:	2200      	movs	r2, #0
 8001792:	2108      	movs	r1, #8
 8001794:	481d      	ldr	r0, [pc, #116]	@ (800180c <main+0x2c0>)
 8001796:	f002 fb59 	bl	8003e4c <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, duty_cycle);
 800179a:	4b1d      	ldr	r3, [pc, #116]	@ (8001810 <main+0x2c4>)
 800179c:	881a      	ldrh	r2, [r3, #0]
 800179e:	4b02      	ldr	r3, [pc, #8]	@ (80017a8 <main+0x25c>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	635a      	str	r2, [r3, #52]	@ 0x34
 80017a4:	e046      	b.n	8001834 <main+0x2e8>
 80017a6:	bf00      	nop
 80017a8:	20000240 	.word	0x20000240
 80017ac:	200003d8 	.word	0x200003d8
 80017b0:	200004a4 	.word	0x200004a4
 80017b4:	20000898 	.word	0x20000898
 80017b8:	20000208 	.word	0x20000208
 80017bc:	2000020c 	.word	0x2000020c
 80017c0:	20000210 	.word	0x20000210
 80017c4:	20000200 	.word	0x20000200
 80017c8:	200008f8 	.word	0x200008f8
 80017cc:	20000914 	.word	0x20000914
 80017d0:	20000708 	.word	0x20000708
 80017d4:	2000063c 	.word	0x2000063c
 80017d8:	20000dec 	.word	0x20000dec
 80017dc:	20000570 	.word	0x20000570
 80017e0:	20000f8c 	.word	0x20000f8c
 80017e4:	20000f94 	.word	0x20000f94
 80017e8:	20000f95 	.word	0x20000f95
 80017ec:	20000fd8 	.word	0x20000fd8
 80017f0:	200008b0 	.word	0x200008b0
 80017f4:	200008a8 	.word	0x200008a8
 80017f8:	42700000 	.word	0x42700000
 80017fc:	44480000 	.word	0x44480000
 8001800:	200008a0 	.word	0x200008a0
 8001804:	20000204 	.word	0x20000204
 8001808:	200008e6 	.word	0x200008e6
 800180c:	48000800 	.word	0x48000800
 8001810:	20000202 	.word	0x20000202
 8001814:	200008e5 	.word	0x200008e5
 8001818:	20000fc8 	.word	0x20000fc8
				} else if(bt3 ==1 && bt2==1){
 800181c:	4b9d      	ldr	r3, [pc, #628]	@ (8001a94 <main+0x548>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	2b01      	cmp	r3, #1
 8001822:	d107      	bne.n	8001834 <main+0x2e8>
 8001824:	4b9c      	ldr	r3, [pc, #624]	@ (8001a98 <main+0x54c>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	2b01      	cmp	r3, #1
 800182a:	d103      	bne.n	8001834 <main+0x2e8>
					__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 800182c:	4b9b      	ldr	r3, [pc, #620]	@ (8001a9c <main+0x550>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	2200      	movs	r2, #0
 8001832:	635a      	str	r2, [r3, #52]	@ 0x34
				}

				if(bt5prev == 1 && bt5 == 0){
 8001834:	4b9a      	ldr	r3, [pc, #616]	@ (8001aa0 <main+0x554>)
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	2b01      	cmp	r3, #1
 800183a:	d11c      	bne.n	8001876 <main+0x32a>
 800183c:	4b99      	ldr	r3, [pc, #612]	@ (8001aa4 <main+0x558>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d118      	bne.n	8001876 <main+0x32a>
					ShelvePos[i] = QEIdata.TotalPos+HomePos;
 8001844:	4b98      	ldr	r3, [pc, #608]	@ (8001aa8 <main+0x55c>)
 8001846:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800184a:	4b98      	ldr	r3, [pc, #608]	@ (8001aac <main+0x560>)
 800184c:	edd3 7a00 	vldr	s15, [r3]
 8001850:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001854:	4b96      	ldr	r3, [pc, #600]	@ (8001ab0 <main+0x564>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	461a      	mov	r2, r3
 800185a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800185e:	ee17 3a90 	vmov	r3, s15
 8001862:	b299      	uxth	r1, r3
 8001864:	4b93      	ldr	r3, [pc, #588]	@ (8001ab4 <main+0x568>)
 8001866:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					i+=1;
 800186a:	4b91      	ldr	r3, [pc, #580]	@ (8001ab0 <main+0x564>)
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	3301      	adds	r3, #1
 8001870:	b2da      	uxtb	r2, r3
 8001872:	4b8f      	ldr	r3, [pc, #572]	@ (8001ab0 <main+0x564>)
 8001874:	701a      	strb	r2, [r3, #0]
				}
				if(i > 4){
 8001876:	4b8e      	ldr	r3, [pc, #568]	@ (8001ab0 <main+0x564>)
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	2b04      	cmp	r3, #4
 800187c:	d905      	bls.n	800188a <main+0x33e>
					i = 0;
 800187e:	4b8c      	ldr	r3, [pc, #560]	@ (8001ab0 <main+0x564>)
 8001880:	2200      	movs	r2, #0
 8001882:	701a      	strb	r2, [r3, #0]
					registerFrame[0x10].U16 = 0;
 8001884:	4b8c      	ldr	r3, [pc, #560]	@ (8001ab8 <main+0x56c>)
 8001886:	2200      	movs	r2, #0
 8001888:	841a      	strh	r2, [r3, #32]
				}


				bt5prev = bt5;
 800188a:	4b86      	ldr	r3, [pc, #536]	@ (8001aa4 <main+0x558>)
 800188c:	781a      	ldrb	r2, [r3, #0]
 800188e:	4b84      	ldr	r3, [pc, #528]	@ (8001aa0 <main+0x554>)
 8001890:	701a      	strb	r2, [r3, #0]
				registerFrame[0x23].U16 = ShelvePos[0];
 8001892:	4b88      	ldr	r3, [pc, #544]	@ (8001ab4 <main+0x568>)
 8001894:	881a      	ldrh	r2, [r3, #0]
 8001896:	4b88      	ldr	r3, [pc, #544]	@ (8001ab8 <main+0x56c>)
 8001898:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
				registerFrame[0x24].U16 = ShelvePos[1];
 800189c:	4b85      	ldr	r3, [pc, #532]	@ (8001ab4 <main+0x568>)
 800189e:	885a      	ldrh	r2, [r3, #2]
 80018a0:	4b85      	ldr	r3, [pc, #532]	@ (8001ab8 <main+0x56c>)
 80018a2:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
				registerFrame[0x25].U16 = ShelvePos[2];
 80018a6:	4b83      	ldr	r3, [pc, #524]	@ (8001ab4 <main+0x568>)
 80018a8:	889a      	ldrh	r2, [r3, #4]
 80018aa:	4b83      	ldr	r3, [pc, #524]	@ (8001ab8 <main+0x56c>)
 80018ac:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
				registerFrame[0x26].U16 = ShelvePos[3];
 80018b0:	4b80      	ldr	r3, [pc, #512]	@ (8001ab4 <main+0x568>)
 80018b2:	88da      	ldrh	r2, [r3, #6]
 80018b4:	4b80      	ldr	r3, [pc, #512]	@ (8001ab8 <main+0x56c>)
 80018b6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
				registerFrame[0x27].U16 = ShelvePos[4];
 80018ba:	4b7e      	ldr	r3, [pc, #504]	@ (8001ab4 <main+0x568>)
 80018bc:	891a      	ldrh	r2, [r3, #8]
 80018be:	4b7e      	ldr	r3, [pc, #504]	@ (8001ab8 <main+0x56c>)
 80018c0:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
				//timestamp = HAL_GetTick()+2000;
			}


			//Set Home Run To limit switch
			if(registerFrame[0x10].U16 == 2){
 80018c4:	4b7c      	ldr	r3, [pc, #496]	@ (8001ab8 <main+0x56c>)
 80018c6:	8c1b      	ldrh	r3, [r3, #32]
 80018c8:	2b02      	cmp	r3, #2
 80018ca:	d10c      	bne.n	80018e6 <main+0x39a>
				b_check[0] = 2;
 80018cc:	4b7b      	ldr	r3, [pc, #492]	@ (8001abc <main+0x570>)
 80018ce:	2202      	movs	r2, #2
 80018d0:	701a      	strb	r2, [r3, #0]

				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 500);
 80018d2:	4b72      	ldr	r3, [pc, #456]	@ (8001a9c <main+0x550>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80018da:	635a      	str	r2, [r3, #52]	@ 0x34
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 1); //End effector Go Down
 80018dc:	2201      	movs	r2, #1
 80018de:	2108      	movs	r1, #8
 80018e0:	4877      	ldr	r0, [pc, #476]	@ (8001ac0 <main+0x574>)
 80018e2:	f002 fab3 	bl	8003e4c <HAL_GPIO_WritePin>
//				}
				//}
			}

			//Run Point Mode
				if(registerFrame[0x01].U16 == 8){
 80018e6:	4b74      	ldr	r3, [pc, #464]	@ (8001ab8 <main+0x56c>)
 80018e8:	885b      	ldrh	r3, [r3, #2]
 80018ea:	2b08      	cmp	r3, #8
 80018ec:	d116      	bne.n	800191c <main+0x3d0>
					registerFrame[0x01].U16 = 0;
 80018ee:	4b72      	ldr	r3, [pc, #456]	@ (8001ab8 <main+0x56c>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	805a      	strh	r2, [r3, #2]
					registerFrame[0x10].U16 = 16;
 80018f4:	4b70      	ldr	r3, [pc, #448]	@ (8001ab8 <main+0x56c>)
 80018f6:	2210      	movs	r2, #16
 80018f8:	841a      	strh	r2, [r3, #32]
					Goal = registerFrame[48].U16+HomePos;
 80018fa:	4b6f      	ldr	r3, [pc, #444]	@ (8001ab8 <main+0x56c>)
 80018fc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8001900:	ee07 3a90 	vmov	s15, r3
 8001904:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001908:	4b68      	ldr	r3, [pc, #416]	@ (8001aac <main+0x560>)
 800190a:	edd3 7a00 	vldr	s15, [r3]
 800190e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001912:	4b6c      	ldr	r3, [pc, #432]	@ (8001ac4 <main+0x578>)
 8001914:	edc3 7a00 	vstr	s15, [r3]
					MotorDrive();
 8001918:	f000 fece 	bl	80026b8 <MotorDrive>
				}
				if(Arrived == 1 && registerFrame[0x10].U16 == 16){
 800191c:	4b6a      	ldr	r3, [pc, #424]	@ (8001ac8 <main+0x57c>)
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	2b01      	cmp	r3, #1
 8001922:	d106      	bne.n	8001932 <main+0x3e6>
 8001924:	4b64      	ldr	r3, [pc, #400]	@ (8001ab8 <main+0x56c>)
 8001926:	8c1b      	ldrh	r3, [r3, #32]
 8001928:	2b10      	cmp	r3, #16
 800192a:	d102      	bne.n	8001932 <main+0x3e6>
					registerFrame[0x10].U16 = 0;
 800192c:	4b62      	ldr	r3, [pc, #392]	@ (8001ab8 <main+0x56c>)
 800192e:	2200      	movs	r2, #0
 8001930:	841a      	strh	r2, [r3, #32]
				}

			//Run Jog Mode
			if(registerFrame[0x01].U16 == 4){
 8001932:	4b61      	ldr	r3, [pc, #388]	@ (8001ab8 <main+0x56c>)
 8001934:	885b      	ldrh	r3, [r3, #2]
 8001936:	2b04      	cmp	r3, #4
 8001938:	d138      	bne.n	80019ac <main+0x460>
				convert_to_string(registerFrame[0x21].U16, PickOrder, sizeof(PickOrder));
 800193a:	4b5f      	ldr	r3, [pc, #380]	@ (8001ab8 <main+0x56c>)
 800193c:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8001940:	2206      	movs	r2, #6
 8001942:	4962      	ldr	r1, [pc, #392]	@ (8001acc <main+0x580>)
 8001944:	4618      	mov	r0, r3
 8001946:	f000 fcdb 	bl	8002300 <convert_to_string>
				convert_to_string(registerFrame[0x22].U16, PlaceOrder, sizeof(PlaceOrder));
 800194a:	4b5b      	ldr	r3, [pc, #364]	@ (8001ab8 <main+0x56c>)
 800194c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001950:	2206      	movs	r2, #6
 8001952:	495f      	ldr	r1, [pc, #380]	@ (8001ad0 <main+0x584>)
 8001954:	4618      	mov	r0, r3
 8001956:	f000 fcd3 	bl	8002300 <convert_to_string>
				registerFrame[0x01].U16 = 0;
 800195a:	4b57      	ldr	r3, [pc, #348]	@ (8001ab8 <main+0x56c>)
 800195c:	2200      	movs	r2, #0
 800195e:	805a      	strh	r2, [r3, #2]
				registerFrame[0x10].U16 = 4;
 8001960:	4b55      	ldr	r3, [pc, #340]	@ (8001ab8 <main+0x56c>)
 8001962:	2204      	movs	r2, #4
 8001964:	841a      	strh	r2, [r3, #32]
				for(int i = 0;i<=4;i++){
 8001966:	2300      	movs	r3, #0
 8001968:	60fb      	str	r3, [r7, #12]
 800196a:	e01c      	b.n	80019a6 <main+0x45a>
					GoalPick[i] = ShelvePos[PickOrder[4-i]-'0'-1];
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	f1c3 0304 	rsb	r3, r3, #4
 8001972:	4a56      	ldr	r2, [pc, #344]	@ (8001acc <main+0x580>)
 8001974:	5cd3      	ldrb	r3, [r2, r3]
 8001976:	3b31      	subs	r3, #49	@ 0x31
 8001978:	4a4e      	ldr	r2, [pc, #312]	@ (8001ab4 <main+0x568>)
 800197a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800197e:	4a55      	ldr	r2, [pc, #340]	@ (8001ad4 <main+0x588>)
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					GoalPlace[i] = ShelvePos[PlaceOrder[4-i]-'0'-1];
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	f1c3 0304 	rsb	r3, r3, #4
 800198c:	4a50      	ldr	r2, [pc, #320]	@ (8001ad0 <main+0x584>)
 800198e:	5cd3      	ldrb	r3, [r2, r3]
 8001990:	3b31      	subs	r3, #49	@ 0x31
 8001992:	4a48      	ldr	r2, [pc, #288]	@ (8001ab4 <main+0x568>)
 8001994:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001998:	4a4f      	ldr	r2, [pc, #316]	@ (8001ad8 <main+0x58c>)
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				for(int i = 0;i<=4;i++){
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	3301      	adds	r3, #1
 80019a4:	60fb      	str	r3, [r7, #12]
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	2b04      	cmp	r3, #4
 80019aa:	dddf      	ble.n	800196c <main+0x420>
					}
			}
		/////////////////START JOG////////////////////////////////////////////////////////////
			if(registerFrame[0x10].U16 == 4 && j < 5){
 80019ac:	4b42      	ldr	r3, [pc, #264]	@ (8001ab8 <main+0x56c>)
 80019ae:	8c1b      	ldrh	r3, [r3, #32]
 80019b0:	2b04      	cmp	r3, #4
 80019b2:	d128      	bne.n	8001a06 <main+0x4ba>
 80019b4:	4b49      	ldr	r3, [pc, #292]	@ (8001adc <main+0x590>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2b04      	cmp	r3, #4
 80019ba:	dc24      	bgt.n	8001a06 <main+0x4ba>
				a=0;
 80019bc:	4b48      	ldr	r3, [pc, #288]	@ (8001ae0 <main+0x594>)
 80019be:	2200      	movs	r2, #0
 80019c0:	701a      	strb	r2, [r3, #0]
					Goal = GoalPick[j];
 80019c2:	4b46      	ldr	r3, [pc, #280]	@ (8001adc <main+0x590>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a43      	ldr	r2, [pc, #268]	@ (8001ad4 <main+0x588>)
 80019c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80019cc:	ee07 3a90 	vmov	s15, r3
 80019d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019d4:	4b3b      	ldr	r3, [pc, #236]	@ (8001ac4 <main+0x578>)
 80019d6:	edc3 7a00 	vstr	s15, [r3]
					MotorDrive();
 80019da:	f000 fe6d 	bl	80026b8 <MotorDrive>
				  //Gripper FW Vacuum On
				if(Arrived == 1 && ActualGripper == 1 && ActualVacuum == 1){
 80019de:	4b3a      	ldr	r3, [pc, #232]	@ (8001ac8 <main+0x57c>)
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	2b01      	cmp	r3, #1
 80019e4:	f040 8082 	bne.w	8001aec <main+0x5a0>
 80019e8:	4b3e      	ldr	r3, [pc, #248]	@ (8001ae4 <main+0x598>)
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d17d      	bne.n	8001aec <main+0x5a0>
 80019f0:	4b3d      	ldr	r3, [pc, #244]	@ (8001ae8 <main+0x59c>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d179      	bne.n	8001aec <main+0x5a0>
					registerFrame[0x10].U16 = 8;
 80019f8:	4b2f      	ldr	r3, [pc, #188]	@ (8001ab8 <main+0x56c>)
 80019fa:	2208      	movs	r2, #8
 80019fc:	841a      	strh	r2, [r3, #32]
					a = 2;
 80019fe:	4b38      	ldr	r3, [pc, #224]	@ (8001ae0 <main+0x594>)
 8001a00:	2202      	movs	r2, #2
 8001a02:	701a      	strb	r2, [r3, #0]
				if(Arrived == 1 && ActualGripper == 1 && ActualVacuum == 1){
 8001a04:	e072      	b.n	8001aec <main+0x5a0>
				}

			}else if(registerFrame[0x10].U16 == 8 && j < 5){
 8001a06:	4b2c      	ldr	r3, [pc, #176]	@ (8001ab8 <main+0x56c>)
 8001a08:	8c1b      	ldrh	r3, [r3, #32]
 8001a0a:	2b08      	cmp	r3, #8
 8001a0c:	d133      	bne.n	8001a76 <main+0x52a>
 8001a0e:	4b33      	ldr	r3, [pc, #204]	@ (8001adc <main+0x590>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	2b04      	cmp	r3, #4
 8001a14:	dc2f      	bgt.n	8001a76 <main+0x52a>
					a = 3;
 8001a16:	4b32      	ldr	r3, [pc, #200]	@ (8001ae0 <main+0x594>)
 8001a18:	2203      	movs	r2, #3
 8001a1a:	701a      	strb	r2, [r3, #0]
				if(ActualGripper == 0){//Gripper BW before move
 8001a1c:	4b31      	ldr	r3, [pc, #196]	@ (8001ae4 <main+0x598>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d110      	bne.n	8001a46 <main+0x4fa>
					Goal = GoalPlace[j];
 8001a24:	4b2d      	ldr	r3, [pc, #180]	@ (8001adc <main+0x590>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a2b      	ldr	r2, [pc, #172]	@ (8001ad8 <main+0x58c>)
 8001a2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a2e:	ee07 3a90 	vmov	s15, r3
 8001a32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a36:	4b23      	ldr	r3, [pc, #140]	@ (8001ac4 <main+0x578>)
 8001a38:	edc3 7a00 	vstr	s15, [r3]
					MotorDrive();
 8001a3c:	f000 fe3c 	bl	80026b8 <MotorDrive>
					a = 4;
 8001a40:	4b27      	ldr	r3, [pc, #156]	@ (8001ae0 <main+0x594>)
 8001a42:	2204      	movs	r2, #4
 8001a44:	701a      	strb	r2, [r3, #0]
				}//Gripper FW Vacuum Off
				if(Arrived == 1 && ActualGripper == 1 && ActualVacuum == 0){
 8001a46:	4b20      	ldr	r3, [pc, #128]	@ (8001ac8 <main+0x57c>)
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d150      	bne.n	8001af0 <main+0x5a4>
 8001a4e:	4b25      	ldr	r3, [pc, #148]	@ (8001ae4 <main+0x598>)
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d14c      	bne.n	8001af0 <main+0x5a4>
 8001a56:	4b24      	ldr	r3, [pc, #144]	@ (8001ae8 <main+0x59c>)
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d148      	bne.n	8001af0 <main+0x5a4>
					registerFrame[0x10].U16 = 4;
 8001a5e:	4b16      	ldr	r3, [pc, #88]	@ (8001ab8 <main+0x56c>)
 8001a60:	2204      	movs	r2, #4
 8001a62:	841a      	strh	r2, [r3, #32]
					j += 1;
 8001a64:	4b1d      	ldr	r3, [pc, #116]	@ (8001adc <main+0x590>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	3301      	adds	r3, #1
 8001a6a:	4a1c      	ldr	r2, [pc, #112]	@ (8001adc <main+0x590>)
 8001a6c:	6013      	str	r3, [r2, #0]
					a = 5;
 8001a6e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ae0 <main+0x594>)
 8001a70:	2205      	movs	r2, #5
 8001a72:	701a      	strb	r2, [r3, #0]
				if(Arrived == 1 && ActualGripper == 1 && ActualVacuum == 0){
 8001a74:	e03c      	b.n	8001af0 <main+0x5a4>
					}
			}else if(j==5){
 8001a76:	4b19      	ldr	r3, [pc, #100]	@ (8001adc <main+0x590>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2b05      	cmp	r3, #5
 8001a7c:	f47f adc6 	bne.w	800160c <main+0xc0>
				registerFrame[0x10].U16 = 0;
 8001a80:	4b0d      	ldr	r3, [pc, #52]	@ (8001ab8 <main+0x56c>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	841a      	strh	r2, [r3, #32]
				j = 0;
 8001a86:	4b15      	ldr	r3, [pc, #84]	@ (8001adc <main+0x590>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
				a = 6;
 8001a8c:	4b14      	ldr	r3, [pc, #80]	@ (8001ae0 <main+0x594>)
 8001a8e:	2206      	movs	r2, #6
 8001a90:	701a      	strb	r2, [r3, #0]
 8001a92:	e5bb      	b.n	800160c <main+0xc0>
 8001a94:	200008e6 	.word	0x200008e6
 8001a98:	200008e5 	.word	0x200008e5
 8001a9c:	20000240 	.word	0x20000240
 8001aa0:	200008e9 	.word	0x200008e9
 8001aa4:	200008e8 	.word	0x200008e8
 8001aa8:	200008b0 	.word	0x200008b0
 8001aac:	20000f88 	.word	0x20000f88
 8001ab0:	20000fc5 	.word	0x20000fc5
 8001ab4:	20000f7c 	.word	0x20000f7c
 8001ab8:	20000dec 	.word	0x20000dec
 8001abc:	20000fc8 	.word	0x20000fc8
 8001ac0:	48000800 	.word	0x48000800
 8001ac4:	200008f0 	.word	0x200008f0
 8001ac8:	20000fc4 	.word	0x20000fc4
 8001acc:	20000f98 	.word	0x20000f98
 8001ad0:	20000fa0 	.word	0x20000fa0
 8001ad4:	20000fa8 	.word	0x20000fa8
 8001ad8:	20000fb4 	.word	0x20000fb4
 8001adc:	20000fc0 	.word	0x20000fc0
 8001ae0:	20000fc6 	.word	0x20000fc6
 8001ae4:	20000f97 	.word	0x20000f97
 8001ae8:	20000f96 	.word	0x20000f96
				if(Arrived == 1 && ActualGripper == 1 && ActualVacuum == 1){
 8001aec:	bf00      	nop
 8001aee:	e58d      	b.n	800160c <main+0xc0>
				if(Arrived == 1 && ActualGripper == 1 && ActualVacuum == 0){
 8001af0:	bf00      	nop
  {
 8001af2:	e58b      	b.n	800160c <main+0xc0>

08001af4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b094      	sub	sp, #80	@ 0x50
 8001af8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001afa:	f107 0318 	add.w	r3, r7, #24
 8001afe:	2238      	movs	r2, #56	@ 0x38
 8001b00:	2100      	movs	r1, #0
 8001b02:	4618      	mov	r0, r3
 8001b04:	f007 f9f8 	bl	8008ef8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b08:	1d3b      	adds	r3, r7, #4
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	601a      	str	r2, [r3, #0]
 8001b0e:	605a      	str	r2, [r3, #4]
 8001b10:	609a      	str	r2, [r3, #8]
 8001b12:	60da      	str	r2, [r3, #12]
 8001b14:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001b16:	2000      	movs	r0, #0
 8001b18:	f002 f9e2 	bl	8003ee0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b20:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b24:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b26:	2340      	movs	r3, #64	@ 0x40
 8001b28:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b2e:	2302      	movs	r3, #2
 8001b30:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001b32:	2304      	movs	r3, #4
 8001b34:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001b36:	2355      	movs	r3, #85	@ 0x55
 8001b38:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001b3e:	2302      	movs	r3, #2
 8001b40:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001b42:	2302      	movs	r3, #2
 8001b44:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b46:	f107 0318 	add.w	r3, r7, #24
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f002 fa7c 	bl	8004048 <HAL_RCC_OscConfig>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001b56:	f000 ff0b 	bl	8002970 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b5a:	230f      	movs	r3, #15
 8001b5c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b62:	2300      	movs	r3, #0
 8001b64:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b66:	2300      	movs	r3, #0
 8001b68:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001b6e:	1d3b      	adds	r3, r7, #4
 8001b70:	2104      	movs	r1, #4
 8001b72:	4618      	mov	r0, r3
 8001b74:	f002 fd7a 	bl	800466c <HAL_RCC_ClockConfig>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001b7e:	f000 fef7 	bl	8002970 <Error_Handler>
  }
}
 8001b82:	bf00      	nop
 8001b84:	3750      	adds	r7, #80	@ 0x50
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
	...

08001b8c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b098      	sub	sp, #96	@ 0x60
 8001b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b92:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b96:	2200      	movs	r2, #0
 8001b98:	601a      	str	r2, [r3, #0]
 8001b9a:	605a      	str	r2, [r3, #4]
 8001b9c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b9e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	601a      	str	r2, [r3, #0]
 8001ba6:	605a      	str	r2, [r3, #4]
 8001ba8:	609a      	str	r2, [r3, #8]
 8001baa:	60da      	str	r2, [r3, #12]
 8001bac:	611a      	str	r2, [r3, #16]
 8001bae:	615a      	str	r2, [r3, #20]
 8001bb0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001bb2:	1d3b      	adds	r3, r7, #4
 8001bb4:	2234      	movs	r2, #52	@ 0x34
 8001bb6:	2100      	movs	r1, #0
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f007 f99d 	bl	8008ef8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001bbe:	4b3b      	ldr	r3, [pc, #236]	@ (8001cac <MX_TIM1_Init+0x120>)
 8001bc0:	4a3b      	ldr	r2, [pc, #236]	@ (8001cb0 <MX_TIM1_Init+0x124>)
 8001bc2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 169;
 8001bc4:	4b39      	ldr	r3, [pc, #228]	@ (8001cac <MX_TIM1_Init+0x120>)
 8001bc6:	22a9      	movs	r2, #169	@ 0xa9
 8001bc8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bca:	4b38      	ldr	r3, [pc, #224]	@ (8001cac <MX_TIM1_Init+0x120>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3999;
 8001bd0:	4b36      	ldr	r3, [pc, #216]	@ (8001cac <MX_TIM1_Init+0x120>)
 8001bd2:	f640 729f 	movw	r2, #3999	@ 0xf9f
 8001bd6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bd8:	4b34      	ldr	r3, [pc, #208]	@ (8001cac <MX_TIM1_Init+0x120>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001bde:	4b33      	ldr	r3, [pc, #204]	@ (8001cac <MX_TIM1_Init+0x120>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001be4:	4b31      	ldr	r3, [pc, #196]	@ (8001cac <MX_TIM1_Init+0x120>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001bea:	4830      	ldr	r0, [pc, #192]	@ (8001cac <MX_TIM1_Init+0x120>)
 8001bec:	f003 faf4 	bl	80051d8 <HAL_TIM_PWM_Init>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001bf6:	f000 febb 	bl	8002970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c02:	2300      	movs	r3, #0
 8001c04:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c06:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	4827      	ldr	r0, [pc, #156]	@ (8001cac <MX_TIM1_Init+0x120>)
 8001c0e:	f005 f905 	bl	8006e1c <HAL_TIMEx_MasterConfigSynchronization>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d001      	beq.n	8001c1c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001c18:	f000 feaa 	bl	8002970 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c1c:	2360      	movs	r3, #96	@ 0x60
 8001c1e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001c20:	2300      	movs	r3, #0
 8001c22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c24:	2300      	movs	r3, #0
 8001c26:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c30:	2300      	movs	r3, #0
 8001c32:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c34:	2300      	movs	r3, #0
 8001c36:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c38:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	4619      	mov	r1, r3
 8001c40:	481a      	ldr	r0, [pc, #104]	@ (8001cac <MX_TIM1_Init+0x120>)
 8001c42:	f003 fff1 	bl	8005c28 <HAL_TIM_PWM_ConfigChannel>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001c4c:	f000 fe90 	bl	8002970 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c50:	2300      	movs	r3, #0
 8001c52:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c54:	2300      	movs	r3, #0
 8001c56:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c60:	2300      	movs	r3, #0
 8001c62:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c64:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c68:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001c72:	2300      	movs	r3, #0
 8001c74:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001c76:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001c7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001c80:	2300      	movs	r3, #0
 8001c82:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c84:	2300      	movs	r3, #0
 8001c86:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001c88:	1d3b      	adds	r3, r7, #4
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4807      	ldr	r0, [pc, #28]	@ (8001cac <MX_TIM1_Init+0x120>)
 8001c8e:	f005 f95b 	bl	8006f48 <HAL_TIMEx_ConfigBreakDeadTime>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001c98:	f000 fe6a 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001c9c:	4803      	ldr	r0, [pc, #12]	@ (8001cac <MX_TIM1_Init+0x120>)
 8001c9e:	f001 f8d7 	bl	8002e50 <HAL_TIM_MspPostInit>

}
 8001ca2:	bf00      	nop
 8001ca4:	3760      	adds	r7, #96	@ 0x60
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	20000240 	.word	0x20000240
 8001cb0:	40012c00 	.word	0x40012c00

08001cb4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b088      	sub	sp, #32
 8001cb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cba:	f107 0310 	add.w	r3, r7, #16
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	601a      	str	r2, [r3, #0]
 8001cc2:	605a      	str	r2, [r3, #4]
 8001cc4:	609a      	str	r2, [r3, #8]
 8001cc6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cc8:	1d3b      	adds	r3, r7, #4
 8001cca:	2200      	movs	r2, #0
 8001ccc:	601a      	str	r2, [r3, #0]
 8001cce:	605a      	str	r2, [r3, #4]
 8001cd0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001cd2:	4b1e      	ldr	r3, [pc, #120]	@ (8001d4c <MX_TIM2_Init+0x98>)
 8001cd4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001cd8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001cda:	4b1c      	ldr	r3, [pc, #112]	@ (8001d4c <MX_TIM2_Init+0x98>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ce0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d4c <MX_TIM2_Init+0x98>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001ce6:	4b19      	ldr	r3, [pc, #100]	@ (8001d4c <MX_TIM2_Init+0x98>)
 8001ce8:	f04f 32ff 	mov.w	r2, #4294967295
 8001cec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cee:	4b17      	ldr	r3, [pc, #92]	@ (8001d4c <MX_TIM2_Init+0x98>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cf4:	4b15      	ldr	r3, [pc, #84]	@ (8001d4c <MX_TIM2_Init+0x98>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001cfa:	4814      	ldr	r0, [pc, #80]	@ (8001d4c <MX_TIM2_Init+0x98>)
 8001cfc:	f003 f920 	bl	8004f40 <HAL_TIM_Base_Init>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001d06:	f000 fe33 	bl	8002970 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d0a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d0e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d10:	f107 0310 	add.w	r3, r7, #16
 8001d14:	4619      	mov	r1, r3
 8001d16:	480d      	ldr	r0, [pc, #52]	@ (8001d4c <MX_TIM2_Init+0x98>)
 8001d18:	f004 f89a 	bl	8005e50 <HAL_TIM_ConfigClockSource>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001d22:	f000 fe25 	bl	8002970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d26:	2300      	movs	r3, #0
 8001d28:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d2e:	1d3b      	adds	r3, r7, #4
 8001d30:	4619      	mov	r1, r3
 8001d32:	4806      	ldr	r0, [pc, #24]	@ (8001d4c <MX_TIM2_Init+0x98>)
 8001d34:	f005 f872 	bl	8006e1c <HAL_TIMEx_MasterConfigSynchronization>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001d3e:	f000 fe17 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d42:	bf00      	nop
 8001d44:	3720      	adds	r7, #32
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	2000030c 	.word	0x2000030c

08001d50 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b08c      	sub	sp, #48	@ 0x30
 8001d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d56:	f107 030c 	add.w	r3, r7, #12
 8001d5a:	2224      	movs	r2, #36	@ 0x24
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f007 f8ca 	bl	8008ef8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d64:	463b      	mov	r3, r7
 8001d66:	2200      	movs	r2, #0
 8001d68:	601a      	str	r2, [r3, #0]
 8001d6a:	605a      	str	r2, [r3, #4]
 8001d6c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d6e:	4b21      	ldr	r3, [pc, #132]	@ (8001df4 <MX_TIM3_Init+0xa4>)
 8001d70:	4a21      	ldr	r2, [pc, #132]	@ (8001df8 <MX_TIM3_Init+0xa8>)
 8001d72:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001d74:	4b1f      	ldr	r3, [pc, #124]	@ (8001df4 <MX_TIM3_Init+0xa4>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d7a:	4b1e      	ldr	r3, [pc, #120]	@ (8001df4 <MX_TIM3_Init+0xa4>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 64799;
 8001d80:	4b1c      	ldr	r3, [pc, #112]	@ (8001df4 <MX_TIM3_Init+0xa4>)
 8001d82:	f64f 521f 	movw	r2, #64799	@ 0xfd1f
 8001d86:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d88:	4b1a      	ldr	r3, [pc, #104]	@ (8001df4 <MX_TIM3_Init+0xa4>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d8e:	4b19      	ldr	r3, [pc, #100]	@ (8001df4 <MX_TIM3_Init+0xa4>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d94:	2303      	movs	r3, #3
 8001d96:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001da0:	2300      	movs	r3, #0
 8001da2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001da4:	2300      	movs	r3, #0
 8001da6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001da8:	2300      	movs	r3, #0
 8001daa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001dac:	2301      	movs	r3, #1
 8001dae:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001db0:	2300      	movs	r3, #0
 8001db2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001db4:	2300      	movs	r3, #0
 8001db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001db8:	f107 030c 	add.w	r3, r7, #12
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	480d      	ldr	r0, [pc, #52]	@ (8001df4 <MX_TIM3_Init+0xa4>)
 8001dc0:	f003 fc76 	bl	80056b0 <HAL_TIM_Encoder_Init>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d001      	beq.n	8001dce <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001dca:	f000 fdd1 	bl	8002970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001dd6:	463b      	mov	r3, r7
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4806      	ldr	r0, [pc, #24]	@ (8001df4 <MX_TIM3_Init+0xa4>)
 8001ddc:	f005 f81e 	bl	8006e1c <HAL_TIMEx_MasterConfigSynchronization>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001de6:	f000 fdc3 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001dea:	bf00      	nop
 8001dec:	3730      	adds	r7, #48	@ 0x30
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	200003d8 	.word	0x200003d8
 8001df8:	40000400 	.word	0x40000400

08001dfc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b088      	sub	sp, #32
 8001e00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e02:	f107 0310 	add.w	r3, r7, #16
 8001e06:	2200      	movs	r2, #0
 8001e08:	601a      	str	r2, [r3, #0]
 8001e0a:	605a      	str	r2, [r3, #4]
 8001e0c:	609a      	str	r2, [r3, #8]
 8001e0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e10:	1d3b      	adds	r3, r7, #4
 8001e12:	2200      	movs	r2, #0
 8001e14:	601a      	str	r2, [r3, #0]
 8001e16:	605a      	str	r2, [r3, #4]
 8001e18:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001e1a:	4b1d      	ldr	r3, [pc, #116]	@ (8001e90 <MX_TIM4_Init+0x94>)
 8001e1c:	4a1d      	ldr	r2, [pc, #116]	@ (8001e94 <MX_TIM4_Init+0x98>)
 8001e1e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 169;
 8001e20:	4b1b      	ldr	r3, [pc, #108]	@ (8001e90 <MX_TIM4_Init+0x94>)
 8001e22:	22a9      	movs	r2, #169	@ 0xa9
 8001e24:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e26:	4b1a      	ldr	r3, [pc, #104]	@ (8001e90 <MX_TIM4_Init+0x94>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 4999;
 8001e2c:	4b18      	ldr	r3, [pc, #96]	@ (8001e90 <MX_TIM4_Init+0x94>)
 8001e2e:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001e32:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e34:	4b16      	ldr	r3, [pc, #88]	@ (8001e90 <MX_TIM4_Init+0x94>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e3a:	4b15      	ldr	r3, [pc, #84]	@ (8001e90 <MX_TIM4_Init+0x94>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001e40:	4813      	ldr	r0, [pc, #76]	@ (8001e90 <MX_TIM4_Init+0x94>)
 8001e42:	f003 f87d 	bl	8004f40 <HAL_TIM_Base_Init>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001e4c:	f000 fd90 	bl	8002970 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e54:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001e56:	f107 0310 	add.w	r3, r7, #16
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	480c      	ldr	r0, [pc, #48]	@ (8001e90 <MX_TIM4_Init+0x94>)
 8001e5e:	f003 fff7 	bl	8005e50 <HAL_TIM_ConfigClockSource>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001e68:	f000 fd82 	bl	8002970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e70:	2300      	movs	r3, #0
 8001e72:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e74:	1d3b      	adds	r3, r7, #4
 8001e76:	4619      	mov	r1, r3
 8001e78:	4805      	ldr	r0, [pc, #20]	@ (8001e90 <MX_TIM4_Init+0x94>)
 8001e7a:	f004 ffcf 	bl	8006e1c <HAL_TIMEx_MasterConfigSynchronization>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001e84:	f000 fd74 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001e88:	bf00      	nop
 8001e8a:	3720      	adds	r7, #32
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	200004a4 	.word	0x200004a4
 8001e94:	40000800 	.word	0x40000800

08001e98 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b088      	sub	sp, #32
 8001e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e9e:	f107 0310 	add.w	r3, r7, #16
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	601a      	str	r2, [r3, #0]
 8001ea6:	605a      	str	r2, [r3, #4]
 8001ea8:	609a      	str	r2, [r3, #8]
 8001eaa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eac:	1d3b      	adds	r3, r7, #4
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	605a      	str	r2, [r3, #4]
 8001eb4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001eb6:	4b1d      	ldr	r3, [pc, #116]	@ (8001f2c <MX_TIM5_Init+0x94>)
 8001eb8:	4a1d      	ldr	r2, [pc, #116]	@ (8001f30 <MX_TIM5_Init+0x98>)
 8001eba:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 8001ebc:	4b1b      	ldr	r3, [pc, #108]	@ (8001f2c <MX_TIM5_Init+0x94>)
 8001ebe:	22a9      	movs	r2, #169	@ 0xa9
 8001ec0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ec2:	4b1a      	ldr	r3, [pc, #104]	@ (8001f2c <MX_TIM5_Init+0x94>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001ec8:	4b18      	ldr	r3, [pc, #96]	@ (8001f2c <MX_TIM5_Init+0x94>)
 8001eca:	f04f 32ff 	mov.w	r2, #4294967295
 8001ece:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ed0:	4b16      	ldr	r3, [pc, #88]	@ (8001f2c <MX_TIM5_Init+0x94>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ed6:	4b15      	ldr	r3, [pc, #84]	@ (8001f2c <MX_TIM5_Init+0x94>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001edc:	4813      	ldr	r0, [pc, #76]	@ (8001f2c <MX_TIM5_Init+0x94>)
 8001ede:	f003 f82f 	bl	8004f40 <HAL_TIM_Base_Init>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001ee8:	f000 fd42 	bl	8002970 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001eec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ef0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001ef2:	f107 0310 	add.w	r3, r7, #16
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	480c      	ldr	r0, [pc, #48]	@ (8001f2c <MX_TIM5_Init+0x94>)
 8001efa:	f003 ffa9 	bl	8005e50 <HAL_TIM_ConfigClockSource>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001f04:	f000 fd34 	bl	8002970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001f10:	1d3b      	adds	r3, r7, #4
 8001f12:	4619      	mov	r1, r3
 8001f14:	4805      	ldr	r0, [pc, #20]	@ (8001f2c <MX_TIM5_Init+0x94>)
 8001f16:	f004 ff81 	bl	8006e1c <HAL_TIMEx_MasterConfigSynchronization>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001f20:	f000 fd26 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001f24:	bf00      	nop
 8001f26:	3720      	adds	r7, #32
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	20000570 	.word	0x20000570
 8001f30:	40000c00 	.word	0x40000c00

08001f34 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001f38:	4b14      	ldr	r3, [pc, #80]	@ (8001f8c <MX_TIM16_Init+0x58>)
 8001f3a:	4a15      	ldr	r2, [pc, #84]	@ (8001f90 <MX_TIM16_Init+0x5c>)
 8001f3c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 8001f3e:	4b13      	ldr	r3, [pc, #76]	@ (8001f8c <MX_TIM16_Init+0x58>)
 8001f40:	22a9      	movs	r2, #169	@ 0xa9
 8001f42:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f44:	4b11      	ldr	r3, [pc, #68]	@ (8001f8c <MX_TIM16_Init+0x58>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1145;
 8001f4a:	4b10      	ldr	r3, [pc, #64]	@ (8001f8c <MX_TIM16_Init+0x58>)
 8001f4c:	f240 4279 	movw	r2, #1145	@ 0x479
 8001f50:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f52:	4b0e      	ldr	r3, [pc, #56]	@ (8001f8c <MX_TIM16_Init+0x58>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001f58:	4b0c      	ldr	r3, [pc, #48]	@ (8001f8c <MX_TIM16_Init+0x58>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001f8c <MX_TIM16_Init+0x58>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001f64:	4809      	ldr	r0, [pc, #36]	@ (8001f8c <MX_TIM16_Init+0x58>)
 8001f66:	f002 ffeb 	bl	8004f40 <HAL_TIM_Base_Init>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8001f70:	f000 fcfe 	bl	8002970 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 8001f74:	2108      	movs	r1, #8
 8001f76:	4805      	ldr	r0, [pc, #20]	@ (8001f8c <MX_TIM16_Init+0x58>)
 8001f78:	f003 faa4 	bl	80054c4 <HAL_TIM_OnePulse_Init>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d001      	beq.n	8001f86 <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 8001f82:	f000 fcf5 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001f86:	bf00      	nop
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	2000063c 	.word	0x2000063c
 8001f90:	40014400 	.word	0x40014400

08001f94 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f98:	4b23      	ldr	r3, [pc, #140]	@ (8002028 <MX_USART2_UART_Init+0x94>)
 8001f9a:	4a24      	ldr	r2, [pc, #144]	@ (800202c <MX_USART2_UART_Init+0x98>)
 8001f9c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8001f9e:	4b22      	ldr	r3, [pc, #136]	@ (8002028 <MX_USART2_UART_Init+0x94>)
 8001fa0:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8001fa4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8001fa6:	4b20      	ldr	r3, [pc, #128]	@ (8002028 <MX_USART2_UART_Init+0x94>)
 8001fa8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001fac:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001fae:	4b1e      	ldr	r3, [pc, #120]	@ (8002028 <MX_USART2_UART_Init+0x94>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8001fb4:	4b1c      	ldr	r3, [pc, #112]	@ (8002028 <MX_USART2_UART_Init+0x94>)
 8001fb6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001fba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001fbc:	4b1a      	ldr	r3, [pc, #104]	@ (8002028 <MX_USART2_UART_Init+0x94>)
 8001fbe:	220c      	movs	r2, #12
 8001fc0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fc2:	4b19      	ldr	r3, [pc, #100]	@ (8002028 <MX_USART2_UART_Init+0x94>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fc8:	4b17      	ldr	r3, [pc, #92]	@ (8002028 <MX_USART2_UART_Init+0x94>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fce:	4b16      	ldr	r3, [pc, #88]	@ (8002028 <MX_USART2_UART_Init+0x94>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001fd4:	4b14      	ldr	r3, [pc, #80]	@ (8002028 <MX_USART2_UART_Init+0x94>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fda:	4b13      	ldr	r3, [pc, #76]	@ (8002028 <MX_USART2_UART_Init+0x94>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001fe0:	4811      	ldr	r0, [pc, #68]	@ (8002028 <MX_USART2_UART_Init+0x94>)
 8001fe2:	f005 f895 	bl	8007110 <HAL_UART_Init>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8001fec:	f000 fcc0 	bl	8002970 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ff0:	2100      	movs	r1, #0
 8001ff2:	480d      	ldr	r0, [pc, #52]	@ (8002028 <MX_USART2_UART_Init+0x94>)
 8001ff4:	f006 feb5 	bl	8008d62 <HAL_UARTEx_SetTxFifoThreshold>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 8001ffe:	f000 fcb7 	bl	8002970 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002002:	2100      	movs	r1, #0
 8002004:	4808      	ldr	r0, [pc, #32]	@ (8002028 <MX_USART2_UART_Init+0x94>)
 8002006:	f006 feea 	bl	8008dde <HAL_UARTEx_SetRxFifoThreshold>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d001      	beq.n	8002014 <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 8002010:	f000 fcae 	bl	8002970 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002014:	4804      	ldr	r0, [pc, #16]	@ (8002028 <MX_USART2_UART_Init+0x94>)
 8002016:	f006 fe6b 	bl	8008cf0 <HAL_UARTEx_DisableFifoMode>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8002020:	f000 fca6 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002024:	bf00      	nop
 8002026:	bd80      	pop	{r7, pc}
 8002028:	20000708 	.word	0x20000708
 800202c:	40004400 	.word	0x40004400

08002030 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002036:	4b16      	ldr	r3, [pc, #88]	@ (8002090 <MX_DMA_Init+0x60>)
 8002038:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800203a:	4a15      	ldr	r2, [pc, #84]	@ (8002090 <MX_DMA_Init+0x60>)
 800203c:	f043 0304 	orr.w	r3, r3, #4
 8002040:	6493      	str	r3, [r2, #72]	@ 0x48
 8002042:	4b13      	ldr	r3, [pc, #76]	@ (8002090 <MX_DMA_Init+0x60>)
 8002044:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002046:	f003 0304 	and.w	r3, r3, #4
 800204a:	607b      	str	r3, [r7, #4]
 800204c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800204e:	4b10      	ldr	r3, [pc, #64]	@ (8002090 <MX_DMA_Init+0x60>)
 8002050:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002052:	4a0f      	ldr	r2, [pc, #60]	@ (8002090 <MX_DMA_Init+0x60>)
 8002054:	f043 0301 	orr.w	r3, r3, #1
 8002058:	6493      	str	r3, [r2, #72]	@ 0x48
 800205a:	4b0d      	ldr	r3, [pc, #52]	@ (8002090 <MX_DMA_Init+0x60>)
 800205c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800205e:	f003 0301 	and.w	r3, r3, #1
 8002062:	603b      	str	r3, [r7, #0]
 8002064:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002066:	2200      	movs	r2, #0
 8002068:	2100      	movs	r1, #0
 800206a:	200b      	movs	r0, #11
 800206c:	f001 f9ed 	bl	800344a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002070:	200b      	movs	r0, #11
 8002072:	f001 fa04 	bl	800347e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002076:	2200      	movs	r2, #0
 8002078:	2100      	movs	r1, #0
 800207a:	200c      	movs	r0, #12
 800207c:	f001 f9e5 	bl	800344a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002080:	200c      	movs	r0, #12
 8002082:	f001 f9fc 	bl	800347e <HAL_NVIC_EnableIRQ>

}
 8002086:	bf00      	nop
 8002088:	3708      	adds	r7, #8
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	40021000 	.word	0x40021000

08002094 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b08a      	sub	sp, #40	@ 0x28
 8002098:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800209a:	f107 0314 	add.w	r3, r7, #20
 800209e:	2200      	movs	r2, #0
 80020a0:	601a      	str	r2, [r3, #0]
 80020a2:	605a      	str	r2, [r3, #4]
 80020a4:	609a      	str	r2, [r3, #8]
 80020a6:	60da      	str	r2, [r3, #12]
 80020a8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020aa:	4b68      	ldr	r3, [pc, #416]	@ (800224c <MX_GPIO_Init+0x1b8>)
 80020ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ae:	4a67      	ldr	r2, [pc, #412]	@ (800224c <MX_GPIO_Init+0x1b8>)
 80020b0:	f043 0304 	orr.w	r3, r3, #4
 80020b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020b6:	4b65      	ldr	r3, [pc, #404]	@ (800224c <MX_GPIO_Init+0x1b8>)
 80020b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ba:	f003 0304 	and.w	r3, r3, #4
 80020be:	613b      	str	r3, [r7, #16]
 80020c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80020c2:	4b62      	ldr	r3, [pc, #392]	@ (800224c <MX_GPIO_Init+0x1b8>)
 80020c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020c6:	4a61      	ldr	r2, [pc, #388]	@ (800224c <MX_GPIO_Init+0x1b8>)
 80020c8:	f043 0320 	orr.w	r3, r3, #32
 80020cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020ce:	4b5f      	ldr	r3, [pc, #380]	@ (800224c <MX_GPIO_Init+0x1b8>)
 80020d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020d2:	f003 0320 	and.w	r3, r3, #32
 80020d6:	60fb      	str	r3, [r7, #12]
 80020d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020da:	4b5c      	ldr	r3, [pc, #368]	@ (800224c <MX_GPIO_Init+0x1b8>)
 80020dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020de:	4a5b      	ldr	r2, [pc, #364]	@ (800224c <MX_GPIO_Init+0x1b8>)
 80020e0:	f043 0301 	orr.w	r3, r3, #1
 80020e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020e6:	4b59      	ldr	r3, [pc, #356]	@ (800224c <MX_GPIO_Init+0x1b8>)
 80020e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ea:	f003 0301 	and.w	r3, r3, #1
 80020ee:	60bb      	str	r3, [r7, #8]
 80020f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020f2:	4b56      	ldr	r3, [pc, #344]	@ (800224c <MX_GPIO_Init+0x1b8>)
 80020f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020f6:	4a55      	ldr	r2, [pc, #340]	@ (800224c <MX_GPIO_Init+0x1b8>)
 80020f8:	f043 0302 	orr.w	r3, r3, #2
 80020fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020fe:	4b53      	ldr	r3, [pc, #332]	@ (800224c <MX_GPIO_Init+0x1b8>)
 8002100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002102:	f003 0302 	and.w	r3, r3, #2
 8002106:	607b      	str	r3, [r7, #4]
 8002108:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_3, GPIO_PIN_RESET);
 800210a:	2200      	movs	r2, #0
 800210c:	210a      	movs	r1, #10
 800210e:	4850      	ldr	r0, [pc, #320]	@ (8002250 <MX_GPIO_Init+0x1bc>)
 8002110:	f001 fe9c 	bl	8003e4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002114:	2200      	movs	r2, #0
 8002116:	2120      	movs	r1, #32
 8002118:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800211c:	f001 fe96 	bl	8003e4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|Relay4_Pin, GPIO_PIN_RESET);
 8002120:	2200      	movs	r2, #0
 8002122:	f240 2106 	movw	r1, #518	@ 0x206
 8002126:	484b      	ldr	r0, [pc, #300]	@ (8002254 <MX_GPIO_Init+0x1c0>)
 8002128:	f001 fe90 	bl	8003e4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800212c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002130:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002132:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002136:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002138:	2300      	movs	r3, #0
 800213a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800213c:	f107 0314 	add.w	r3, r7, #20
 8002140:	4619      	mov	r1, r3
 8002142:	4843      	ldr	r0, [pc, #268]	@ (8002250 <MX_GPIO_Init+0x1bc>)
 8002144:	f001 fce8 	bl	8003b18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8002148:	230a      	movs	r3, #10
 800214a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800214c:	2301      	movs	r3, #1
 800214e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002150:	2300      	movs	r3, #0
 8002152:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002154:	2300      	movs	r3, #0
 8002156:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002158:	f107 0314 	add.w	r3, r7, #20
 800215c:	4619      	mov	r1, r3
 800215e:	483c      	ldr	r0, [pc, #240]	@ (8002250 <MX_GPIO_Init+0x1bc>)
 8002160:	f001 fcda 	bl	8003b18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA8
                           PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_8
 8002164:	f240 7313 	movw	r3, #1811	@ 0x713
 8002168:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800216a:	2300      	movs	r3, #0
 800216c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800216e:	2301      	movs	r3, #1
 8002170:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002172:	f107 0314 	add.w	r3, r7, #20
 8002176:	4619      	mov	r1, r3
 8002178:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800217c:	f001 fccc 	bl	8003b18 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002180:	2320      	movs	r3, #32
 8002182:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002184:	2301      	movs	r3, #1
 8002186:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002188:	2300      	movs	r3, #0
 800218a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800218c:	2300      	movs	r3, #0
 800218e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002190:	f107 0314 	add.w	r3, r7, #20
 8002194:	4619      	mov	r1, r3
 8002196:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800219a:	f001 fcbd 	bl	8003b18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800219e:	2301      	movs	r3, #1
 80021a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021a2:	2300      	movs	r3, #0
 80021a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021a6:	2301      	movs	r3, #1
 80021a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021aa:	f107 0314 	add.w	r3, r7, #20
 80021ae:	4619      	mov	r1, r3
 80021b0:	4828      	ldr	r0, [pc, #160]	@ (8002254 <MX_GPIO_Init+0x1c0>)
 80021b2:	f001 fcb1 	bl	8003b18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 Relay4_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|Relay4_Pin;
 80021b6:	f240 2306 	movw	r3, #518	@ 0x206
 80021ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021bc:	2301      	movs	r3, #1
 80021be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c0:	2300      	movs	r3, #0
 80021c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c4:	2300      	movs	r3, #0
 80021c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021c8:	f107 0314 	add.w	r3, r7, #20
 80021cc:	4619      	mov	r1, r3
 80021ce:	4821      	ldr	r0, [pc, #132]	@ (8002254 <MX_GPIO_Init+0x1c0>)
 80021d0:	f001 fca2 	bl	8003b18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80021d4:	2380      	movs	r3, #128	@ 0x80
 80021d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80021d8:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80021dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021de:	2300      	movs	r3, #0
 80021e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021e2:	f107 0314 	add.w	r3, r7, #20
 80021e6:	4619      	mov	r1, r3
 80021e8:	4819      	ldr	r0, [pc, #100]	@ (8002250 <MX_GPIO_Init+0x1bc>)
 80021ea:	f001 fc95 	bl	8003b18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80021ee:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80021f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021f4:	2300      	movs	r3, #0
 80021f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021f8:	2301      	movs	r3, #1
 80021fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021fc:	f107 0314 	add.w	r3, r7, #20
 8002200:	4619      	mov	r1, r3
 8002202:	4813      	ldr	r0, [pc, #76]	@ (8002250 <MX_GPIO_Init+0x1bc>)
 8002204:	f001 fc88 	bl	8003b18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002208:	2340      	movs	r3, #64	@ 0x40
 800220a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800220c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002210:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002212:	2300      	movs	r3, #0
 8002214:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002216:	f107 0314 	add.w	r3, r7, #20
 800221a:	4619      	mov	r1, r3
 800221c:	480d      	ldr	r0, [pc, #52]	@ (8002254 <MX_GPIO_Init+0x1c0>)
 800221e:	f001 fc7b 	bl	8003b18 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002222:	2200      	movs	r2, #0
 8002224:	2100      	movs	r1, #0
 8002226:	2017      	movs	r0, #23
 8002228:	f001 f90f 	bl	800344a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800222c:	2017      	movs	r0, #23
 800222e:	f001 f926 	bl	800347e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002232:	2200      	movs	r2, #0
 8002234:	2100      	movs	r1, #0
 8002236:	2028      	movs	r0, #40	@ 0x28
 8002238:	f001 f907 	bl	800344a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800223c:	2028      	movs	r0, #40	@ 0x28
 800223e:	f001 f91e 	bl	800347e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002242:	bf00      	nop
 8002244:	3728      	adds	r7, #40	@ 0x28
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	40021000 	.word	0x40021000
 8002250:	48000800 	.word	0x48000800
 8002254:	48000400 	.word	0x48000400

08002258 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback (uint16_t GPIO_Pin)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	4603      	mov	r3, r0
 8002260:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_7){ //limitBottom
 8002262:	88fb      	ldrh	r3, [r7, #6]
 8002264:	2b80      	cmp	r3, #128	@ 0x80
 8002266:	d10a      	bne.n	800227e <HAL_GPIO_EXTI_Callback+0x26>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8002268:	4b0b      	ldr	r3, [pc, #44]	@ (8002298 <HAL_GPIO_EXTI_Callback+0x40>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2200      	movs	r2, #0
 800226e:	635a      	str	r2, [r3, #52]	@ 0x34
		HomePos = QEIdata.TotalPos;
 8002270:	4b0a      	ldr	r3, [pc, #40]	@ (800229c <HAL_GPIO_EXTI_Callback+0x44>)
 8002272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002274:	4a0a      	ldr	r2, [pc, #40]	@ (80022a0 <HAL_GPIO_EXTI_Callback+0x48>)
 8002276:	6013      	str	r3, [r2, #0]
		registerFrame[0x10].U16 = 0;
 8002278:	4b0a      	ldr	r3, [pc, #40]	@ (80022a4 <HAL_GPIO_EXTI_Callback+0x4c>)
 800227a:	2200      	movs	r2, #0
 800227c:	841a      	strh	r2, [r3, #32]


	}
	if(GPIO_Pin == GPIO_PIN_6){
 800227e:	88fb      	ldrh	r3, [r7, #6]
 8002280:	2b40      	cmp	r3, #64	@ 0x40
 8002282:	d102      	bne.n	800228a <HAL_GPIO_EXTI_Callback+0x32>
		mode = 1;
 8002284:	4b08      	ldr	r3, [pc, #32]	@ (80022a8 <HAL_GPIO_EXTI_Callback+0x50>)
 8002286:	2201      	movs	r2, #1
 8002288:	701a      	strb	r2, [r3, #0]

	}
}
 800228a:	bf00      	nop
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	20000240 	.word	0x20000240
 800229c:	200008b0 	.word	0x200008b0
 80022a0:	20000f88 	.word	0x20000f88
 80022a4:	20000dec 	.word	0x20000dec
 80022a8:	20000204 	.word	0x20000204

080022ac <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022ac:	b5b0      	push	{r4, r5, r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
	if(htim == &htim4)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	4a0e      	ldr	r2, [pc, #56]	@ (80022f0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d103      	bne.n	80022c4 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		registerFrame[0].U16 = 22881;
 80022bc:	4b0d      	ldr	r3, [pc, #52]	@ (80022f4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80022be:	f645 1261 	movw	r2, #22881	@ 0x5961
 80022c2:	801a      	strh	r2, [r3, #0]
	}
	if (htim == &htim5) {
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	4a0c      	ldr	r2, [pc, #48]	@ (80022f8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d10d      	bne.n	80022e8 <HAL_TIM_PeriodElapsedCallback+0x3c>
		upper += 1;
 80022cc:	4b0b      	ldr	r3, [pc, #44]	@ (80022fc <HAL_TIM_PeriodElapsedCallback+0x50>)
 80022ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022d2:	1c54      	adds	r4, r2, #1
 80022d4:	f143 0500 	adc.w	r5, r3, #0
 80022d8:	4b08      	ldr	r3, [pc, #32]	@ (80022fc <HAL_TIM_PeriodElapsedCallback+0x50>)
 80022da:	e9c3 4500 	strd	r4, r5, [r3]
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80022de:	2120      	movs	r1, #32
 80022e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022e4:	f001 fdca 	bl	8003e7c <HAL_GPIO_TogglePin>
	}
}
 80022e8:	bf00      	nop
 80022ea:	3708      	adds	r7, #8
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bdb0      	pop	{r4, r5, r7, pc}
 80022f0:	200004a4 	.word	0x200004a4
 80022f4:	20000dec 	.word	0x20000dec
 80022f8:	20000570 	.word	0x20000570
 80022fc:	20000898 	.word	0x20000898

08002300 <convert_to_string>:

void convert_to_string(uint16_t number, char* buffer, int buffer_size) {
 8002300:	b480      	push	{r7}
 8002302:	b087      	sub	sp, #28
 8002304:	af00      	add	r7, sp, #0
 8002306:	4603      	mov	r3, r0
 8002308:	60b9      	str	r1, [r7, #8]
 800230a:	607a      	str	r2, [r7, #4]
 800230c:	81fb      	strh	r3, [r7, #14]
  if (buffer_size < 6) { // Ensure buffer size is at least 6 (for 5 digits + null terminator)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2b05      	cmp	r3, #5
 8002312:	dd26      	ble.n	8002362 <convert_to_string+0x62>
    return; // Handle error (insufficient buffer size)
  }

  int index = 0;
 8002314:	2300      	movs	r3, #0
 8002316:	617b      	str	r3, [r7, #20]
  do {
    uint8_t digit = number % 10;
 8002318:	89fa      	ldrh	r2, [r7, #14]
 800231a:	4b15      	ldr	r3, [pc, #84]	@ (8002370 <convert_to_string+0x70>)
 800231c:	fba3 1302 	umull	r1, r3, r3, r2
 8002320:	08d9      	lsrs	r1, r3, #3
 8002322:	460b      	mov	r3, r1
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	440b      	add	r3, r1
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	1ad3      	subs	r3, r2, r3
 800232c:	b29b      	uxth	r3, r3
 800232e:	74fb      	strb	r3, [r7, #19]
    buffer[index++] = digit + '0';
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	1c5a      	adds	r2, r3, #1
 8002334:	617a      	str	r2, [r7, #20]
 8002336:	461a      	mov	r2, r3
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	4413      	add	r3, r2
 800233c:	7cfa      	ldrb	r2, [r7, #19]
 800233e:	3230      	adds	r2, #48	@ 0x30
 8002340:	b2d2      	uxtb	r2, r2
 8002342:	701a      	strb	r2, [r3, #0]
    number /= 10;
 8002344:	89fb      	ldrh	r3, [r7, #14]
 8002346:	4a0a      	ldr	r2, [pc, #40]	@ (8002370 <convert_to_string+0x70>)
 8002348:	fba2 2303 	umull	r2, r3, r2, r3
 800234c:	08db      	lsrs	r3, r3, #3
 800234e:	81fb      	strh	r3, [r7, #14]
  } while (number > 0);
 8002350:	89fb      	ldrh	r3, [r7, #14]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d1e0      	bne.n	8002318 <convert_to_string+0x18>
  buffer[index] = '\0';
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	68ba      	ldr	r2, [r7, #8]
 800235a:	4413      	add	r3, r2
 800235c:	2200      	movs	r2, #0
 800235e:	701a      	strb	r2, [r3, #0]
 8002360:	e000      	b.n	8002364 <convert_to_string+0x64>
    return; // Handle error (insufficient buffer size)
 8002362:	bf00      	nop
}
 8002364:	371c      	adds	r7, #28
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	cccccccd 	.word	0xcccccccd

08002374 <Micros>:





uint64_t Micros() {
 8002374:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8002378:	b084      	sub	sp, #16
 800237a:	af00      	add	r7, sp, #0
//	static uint32_t timestamp = 0;
	uint32_t lower = 0;
 800237c:	2300      	movs	r3, #0
 800237e:	60fb      	str	r3, [r7, #12]
	uint64_t time = 0;
 8002380:	f04f 0200 	mov.w	r2, #0
 8002384:	f04f 0300 	mov.w	r3, #0
 8002388:	e9c7 2300 	strd	r2, r3, [r7]
	lower = __HAL_TIM_GET_COUNTER(&htim5);
 800238c:	4b10      	ldr	r3, [pc, #64]	@ (80023d0 <Micros+0x5c>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002392:	60fb      	str	r3, [r7, #12]
	time = (upper << 32) | lower;
 8002394:	4b0f      	ldr	r3, [pc, #60]	@ (80023d4 <Micros+0x60>)
 8002396:	e9d3 8900 	ldrd	r8, r9, [r3]
 800239a:	f04f 0200 	mov.w	r2, #0
 800239e:	f04f 0300 	mov.w	r3, #0
 80023a2:	4643      	mov	r3, r8
 80023a4:	2200      	movs	r2, #0
 80023a6:	68fe      	ldr	r6, [r7, #12]
 80023a8:	f04f 0c00 	mov.w	ip, #0
 80023ac:	4630      	mov	r0, r6
 80023ae:	4661      	mov	r1, ip
 80023b0:	ea42 0400 	orr.w	r4, r2, r0
 80023b4:	ea43 0501 	orr.w	r5, r3, r1
 80023b8:	e9c7 4500 	strd	r4, r5, [r7]
	return time;
 80023bc:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 80023c0:	4610      	mov	r0, r2
 80023c2:	4619      	mov	r1, r3
 80023c4:	3710      	adds	r7, #16
 80023c6:	46bd      	mov	sp, r7
 80023c8:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	20000570 	.word	0x20000570
 80023d4:	20000898 	.word	0x20000898

080023d8 <QEIEncoderPosVel_Update>:

void QEIEncoderPosVel_Update() {
 80023d8:	b5b0      	push	{r4, r5, r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
	CurrentPos = QEIdata.TotalPos-HomePos;
 80023de:	4b66      	ldr	r3, [pc, #408]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 80023e0:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80023e4:	4b65      	ldr	r3, [pc, #404]	@ (800257c <QEIEncoderPosVel_Update+0x1a4>)
 80023e6:	edd3 7a00 	vldr	s15, [r3]
 80023ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023ee:	4b64      	ldr	r3, [pc, #400]	@ (8002580 <QEIEncoderPosVel_Update+0x1a8>)
 80023f0:	edc3 7a00 	vstr	s15, [r3]
	//collect data
	QEIdata.TimeStamp[NEW] = Micros();
 80023f4:	f7ff ffbe 	bl	8002374 <Micros>
 80023f8:	4602      	mov	r2, r0
 80023fa:	460b      	mov	r3, r1
 80023fc:	495e      	ldr	r1, [pc, #376]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 80023fe:	e9c1 2302 	strd	r2, r3, [r1, #8]
	QEIdata.Position[NEW] = __HAL_TIM_GET_COUNTER(&htim3);
 8002402:	4b60      	ldr	r3, [pc, #384]	@ (8002584 <QEIEncoderPosVel_Update+0x1ac>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002408:	4a5b      	ldr	r2, [pc, #364]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 800240a:	6013      	str	r3, [r2, #0]
	//Position 1 turn calculation
	QEIdata.QEIPostion_1turn[NEW] = QEIdata.Position[NEW] % 800;
 800240c:	4b5a      	ldr	r3, [pc, #360]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	4b5d      	ldr	r3, [pc, #372]	@ (8002588 <QEIEncoderPosVel_Update+0x1b0>)
 8002412:	fba3 1302 	umull	r1, r3, r3, r2
 8002416:	0a1b      	lsrs	r3, r3, #8
 8002418:	f44f 7148 	mov.w	r1, #800	@ 0x320
 800241c:	fb01 f303 	mul.w	r3, r1, r3
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	ee07 3a90 	vmov	s15, r3
 8002426:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800242a:	4b53      	ldr	r3, [pc, #332]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 800242c:	edc3 7a06 	vstr	s15, [r3, #24]
	QEIdata.Angle = QEIdata.QEIPostion_1turn[NEW] * 360 / 800;
 8002430:	4b51      	ldr	r3, [pc, #324]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 8002432:	edd3 7a06 	vldr	s15, [r3, #24]
 8002436:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800258c <QEIEncoderPosVel_Update+0x1b4>
 800243a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800243e:	eddf 6a54 	vldr	s13, [pc, #336]	@ 8002590 <QEIEncoderPosVel_Update+0x1b8>
 8002442:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002446:	4b4c      	ldr	r3, [pc, #304]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 8002448:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	//calculate dx
	int32_t diffPosition = QEIdata.Position[NEW] - QEIdata.Position[OLD];
 800244c:	4b4a      	ldr	r3, [pc, #296]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	4b49      	ldr	r3, [pc, #292]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	60fb      	str	r3, [r7, #12]
	int32_t diff1turn = QEIdata.QEIPostion_1turn[NEW] - QEIdata.QEIPostion_1turn[OLD];
 8002458:	4b47      	ldr	r3, [pc, #284]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 800245a:	ed93 7a06 	vldr	s14, [r3, #24]
 800245e:	4b46      	ldr	r3, [pc, #280]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 8002460:	edd3 7a07 	vldr	s15, [r3, #28]
 8002464:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002468:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800246c:	ee17 3a90 	vmov	r3, s15
 8002470:	60bb      	str	r3, [r7, #8]
	//Handle Warp around
	if (diffPosition > 32400) {
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	f647 6290 	movw	r2, #32400	@ 0x7e90
 8002478:	4293      	cmp	r3, r2
 800247a:	dd04      	ble.n	8002486 <QEIEncoderPosVel_Update+0xae>
		diffPosition -= 64800;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	f5a3 437d 	sub.w	r3, r3, #64768	@ 0xfd00
 8002482:	3b20      	subs	r3, #32
 8002484:	60fb      	str	r3, [r7, #12]
	}
	if (diffPosition < -32400) {
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	4a42      	ldr	r2, [pc, #264]	@ (8002594 <QEIEncoderPosVel_Update+0x1bc>)
 800248a:	4293      	cmp	r3, r2
 800248c:	da04      	bge.n	8002498 <QEIEncoderPosVel_Update+0xc0>
		diffPosition += 64800;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	f503 437d 	add.w	r3, r3, #64768	@ 0xfd00
 8002494:	3320      	adds	r3, #32
 8002496:	60fb      	str	r3, [r7, #12]
	}
	//Calculate Linear Position in mm unit
	if (diff1turn > 400) {
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 800249e:	dd09      	ble.n	80024b4 <QEIEncoderPosVel_Update+0xdc>
		QEIdata.QEIRound -= 1;
 80024a0:	4b35      	ldr	r3, [pc, #212]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 80024a2:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80024a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80024aa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80024ae:	4b32      	ldr	r3, [pc, #200]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 80024b0:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	}
	if (diff1turn < -400) {
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	f513 7fc8 	cmn.w	r3, #400	@ 0x190
 80024ba:	da09      	bge.n	80024d0 <QEIEncoderPosVel_Update+0xf8>
		QEIdata.QEIRound += 1;
 80024bc:	4b2e      	ldr	r3, [pc, #184]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 80024be:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80024c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80024c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80024ca:	4b2b      	ldr	r3, [pc, #172]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 80024cc:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	}
	QEIdata.TotalPos = (QEIdata.QEIRound * 14) + QEIdata.QEIPostion_1turn[NEW] * 14 / 800; //linear pos in mm uint
 80024d0:	4b29      	ldr	r3, [pc, #164]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 80024d2:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80024d6:	eeb2 7a0c 	vmov.f32	s14, #44	@ 0x41600000  14.0
 80024da:	ee27 7a87 	vmul.f32	s14, s15, s14
 80024de:	4b26      	ldr	r3, [pc, #152]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 80024e0:	edd3 7a06 	vldr	s15, [r3, #24]
 80024e4:	eef2 6a0c 	vmov.f32	s13, #44	@ 0x41600000  14.0
 80024e8:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80024ec:	ed9f 6a28 	vldr	s12, [pc, #160]	@ 8002590 <QEIEncoderPosVel_Update+0x1b8>
 80024f0:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80024f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024f8:	4b1f      	ldr	r3, [pc, #124]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 80024fa:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

			//calculate dt
	float diffTime = (QEIdata.TimeStamp[NEW] - QEIdata.TimeStamp[OLD])
 80024fe:	4b1e      	ldr	r3, [pc, #120]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 8002500:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002504:	4b1c      	ldr	r3, [pc, #112]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 8002506:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800250a:	1a84      	subs	r4, r0, r2
 800250c:	eb61 0503 	sbc.w	r5, r1, r3
			* 1e-6;
 8002510:	4620      	mov	r0, r4
 8002512:	4629      	mov	r1, r5
 8002514:	f7fe f806 	bl	8000524 <__aeabi_ul2d>
 8002518:	a315      	add	r3, pc, #84	@ (adr r3, 8002570 <QEIEncoderPosVel_Update+0x198>)
 800251a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800251e:	f7fe f837 	bl	8000590 <__aeabi_dmul>
 8002522:	4602      	mov	r2, r0
 8002524:	460b      	mov	r3, r1
	float diffTime = (QEIdata.TimeStamp[NEW] - QEIdata.TimeStamp[OLD])
 8002526:	4610      	mov	r0, r2
 8002528:	4619      	mov	r1, r3
 800252a:	f7fe fb13 	bl	8000b54 <__aeabi_d2f>
 800252e:	4603      	mov	r3, r0
 8002530:	607b      	str	r3, [r7, #4]
	//calculate angular velocity
	QEIdata.QEIAngularVelocity = diffPosition / diffTime;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	ee07 3a90 	vmov	s15, r3
 8002538:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800253c:	ed97 7a01 	vldr	s14, [r7, #4]
 8002540:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002544:	4b0c      	ldr	r3, [pc, #48]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 8002546:	edc3 7a08 	vstr	s15, [r3, #32]
	//store value for next loop
	QEIdata.Position[OLD] = QEIdata.Position[NEW];
 800254a:	4b0b      	ldr	r3, [pc, #44]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a0a      	ldr	r2, [pc, #40]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 8002550:	6053      	str	r3, [r2, #4]
	QEIdata.TimeStamp[OLD] = QEIdata.TimeStamp[NEW];
 8002552:	4b09      	ldr	r3, [pc, #36]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 8002554:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002558:	4907      	ldr	r1, [pc, #28]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 800255a:	e9c1 2304 	strd	r2, r3, [r1, #16]
	QEIdata.QEIPostion_1turn[OLD] = QEIdata.QEIPostion_1turn[NEW];
 800255e:	4b06      	ldr	r3, [pc, #24]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 8002560:	699b      	ldr	r3, [r3, #24]
 8002562:	4a05      	ldr	r2, [pc, #20]	@ (8002578 <QEIEncoderPosVel_Update+0x1a0>)
 8002564:	61d3      	str	r3, [r2, #28]

}
 8002566:	bf00      	nop
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bdb0      	pop	{r4, r5, r7, pc}
 800256e:	bf00      	nop
 8002570:	a0b5ed8d 	.word	0xa0b5ed8d
 8002574:	3eb0c6f7 	.word	0x3eb0c6f7
 8002578:	200008b0 	.word	0x200008b0
 800257c:	20000f88 	.word	0x20000f88
 8002580:	200008ac 	.word	0x200008ac
 8002584:	200003d8 	.word	0x200003d8
 8002588:	51eb851f 	.word	0x51eb851f
 800258c:	43b40000 	.word	0x43b40000
 8002590:	44480000 	.word	0x44480000
 8002594:	ffff8170 	.word	0xffff8170

08002598 <ReadLogicConv>:

void ReadLogicConv() {
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
	Lo1 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0); //Lo1
 800259c:	2101      	movs	r1, #1
 800259e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025a2:	f001 fc3b 	bl	8003e1c <HAL_GPIO_ReadPin>
 80025a6:	4603      	mov	r3, r0
 80025a8:	461a      	mov	r2, r3
 80025aa:	4b0f      	ldr	r3, [pc, #60]	@ (80025e8 <ReadLogicConv+0x50>)
 80025ac:	701a      	strb	r2, [r3, #0]
	Lo2 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1); //Lo2
 80025ae:	2102      	movs	r1, #2
 80025b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025b4:	f001 fc32 	bl	8003e1c <HAL_GPIO_ReadPin>
 80025b8:	4603      	mov	r3, r0
 80025ba:	461a      	mov	r2, r3
 80025bc:	4b0b      	ldr	r3, [pc, #44]	@ (80025ec <ReadLogicConv+0x54>)
 80025be:	701a      	strb	r2, [r3, #0]
	Lo3 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4); //Lo3
 80025c0:	2110      	movs	r1, #16
 80025c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025c6:	f001 fc29 	bl	8003e1c <HAL_GPIO_ReadPin>
 80025ca:	4603      	mov	r3, r0
 80025cc:	461a      	mov	r2, r3
 80025ce:	4b08      	ldr	r3, [pc, #32]	@ (80025f0 <ReadLogicConv+0x58>)
 80025d0:	701a      	strb	r2, [r3, #0]
	Lo4 = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0); //Lo4
 80025d2:	2101      	movs	r1, #1
 80025d4:	4807      	ldr	r0, [pc, #28]	@ (80025f4 <ReadLogicConv+0x5c>)
 80025d6:	f001 fc21 	bl	8003e1c <HAL_GPIO_ReadPin>
 80025da:	4603      	mov	r3, r0
 80025dc:	461a      	mov	r2, r3
 80025de:	4b06      	ldr	r3, [pc, #24]	@ (80025f8 <ReadLogicConv+0x60>)
 80025e0:	701a      	strb	r2, [r3, #0]
}
 80025e2:	bf00      	nop
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	200008e0 	.word	0x200008e0
 80025ec:	200008e1 	.word	0x200008e1
 80025f0:	200008e2 	.word	0x200008e2
 80025f4:	48000400 	.word	0x48000400
 80025f8:	200008e3 	.word	0x200008e3

080025fc <ReadButton>:

void ReadButton() {
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
	bt1 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8); //BT1
 8002600:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002604:	4817      	ldr	r0, [pc, #92]	@ (8002664 <ReadButton+0x68>)
 8002606:	f001 fc09 	bl	8003e1c <HAL_GPIO_ReadPin>
 800260a:	4603      	mov	r3, r0
 800260c:	461a      	mov	r2, r3
 800260e:	4b16      	ldr	r3, [pc, #88]	@ (8002668 <ReadButton+0x6c>)
 8002610:	701a      	strb	r2, [r3, #0]
	bt2 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9); //BT2
 8002612:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002616:	4813      	ldr	r0, [pc, #76]	@ (8002664 <ReadButton+0x68>)
 8002618:	f001 fc00 	bl	8003e1c <HAL_GPIO_ReadPin>
 800261c:	4603      	mov	r3, r0
 800261e:	461a      	mov	r2, r3
 8002620:	4b12      	ldr	r3, [pc, #72]	@ (800266c <ReadButton+0x70>)
 8002622:	701a      	strb	r2, [r3, #0]
	bt3 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8); //BT3
 8002624:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002628:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800262c:	f001 fbf6 	bl	8003e1c <HAL_GPIO_ReadPin>
 8002630:	4603      	mov	r3, r0
 8002632:	461a      	mov	r2, r3
 8002634:	4b0e      	ldr	r3, [pc, #56]	@ (8002670 <ReadButton+0x74>)
 8002636:	701a      	strb	r2, [r3, #0]
	bt4 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9); //BT4
 8002638:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800263c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002640:	f001 fbec 	bl	8003e1c <HAL_GPIO_ReadPin>
 8002644:	4603      	mov	r3, r0
 8002646:	461a      	mov	r2, r3
 8002648:	4b0a      	ldr	r3, [pc, #40]	@ (8002674 <ReadButton+0x78>)
 800264a:	701a      	strb	r2, [r3, #0]
	bt5 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10); //BT5
 800264c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002650:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002654:	f001 fbe2 	bl	8003e1c <HAL_GPIO_ReadPin>
 8002658:	4603      	mov	r3, r0
 800265a:	461a      	mov	r2, r3
 800265c:	4b06      	ldr	r3, [pc, #24]	@ (8002678 <ReadButton+0x7c>)
 800265e:	701a      	strb	r2, [r3, #0]
}
 8002660:	bf00      	nop
 8002662:	bd80      	pop	{r7, pc}
 8002664:	48000800 	.word	0x48000800
 8002668:	200008e4 	.word	0x200008e4
 800266c:	200008e5 	.word	0x200008e5
 8002670:	200008e6 	.word	0x200008e6
 8002674:	200008e7 	.word	0x200008e7
 8002678:	200008e8 	.word	0x200008e8

0800267c <ReadLimit>:

void ReadLimit() {
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
	LimitBottom = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7); // LimitTop
 8002680:	2180      	movs	r1, #128	@ 0x80
 8002682:	4808      	ldr	r0, [pc, #32]	@ (80026a4 <ReadLimit+0x28>)
 8002684:	f001 fbca 	bl	8003e1c <HAL_GPIO_ReadPin>
 8002688:	4603      	mov	r3, r0
 800268a:	461a      	mov	r2, r3
 800268c:	4b06      	ldr	r3, [pc, #24]	@ (80026a8 <ReadLimit+0x2c>)
 800268e:	701a      	strb	r2, [r3, #0]
	LimitTop = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6); // LimitBottom
 8002690:	2140      	movs	r1, #64	@ 0x40
 8002692:	4806      	ldr	r0, [pc, #24]	@ (80026ac <ReadLimit+0x30>)
 8002694:	f001 fbc2 	bl	8003e1c <HAL_GPIO_ReadPin>
 8002698:	4603      	mov	r3, r0
 800269a:	461a      	mov	r2, r3
 800269c:	4b04      	ldr	r3, [pc, #16]	@ (80026b0 <ReadLimit+0x34>)
 800269e:	701a      	strb	r2, [r3, #0]

}
 80026a0:	bf00      	nop
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	48000800 	.word	0x48000800
 80026a8:	200008eb 	.word	0x200008eb
 80026ac:	48000400 	.word	0x48000400
 80026b0:	200008ea 	.word	0x200008ea
 80026b4:	00000000 	.word	0x00000000

080026b8 <MotorDrive>:

void MotorDrive() {
 80026b8:	b5b0      	push	{r4, r5, r7, lr}
 80026ba:	af00      	add	r7, sp, #0
	PercentDis = (Goal + HomePos - fabs(QEIdata.TotalPos)) * 100 / Goal;
 80026bc:	4b8c      	ldr	r3, [pc, #560]	@ (80028f0 <MotorDrive+0x238>)
 80026be:	ed93 7a00 	vldr	s14, [r3]
 80026c2:	4b8c      	ldr	r3, [pc, #560]	@ (80028f4 <MotorDrive+0x23c>)
 80026c4:	edd3 7a00 	vldr	s15, [r3]
 80026c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026cc:	ee17 0a90 	vmov	r0, s15
 80026d0:	f7fd ff06 	bl	80004e0 <__aeabi_f2d>
 80026d4:	4604      	mov	r4, r0
 80026d6:	460d      	mov	r5, r1
 80026d8:	4b87      	ldr	r3, [pc, #540]	@ (80028f8 <MotorDrive+0x240>)
 80026da:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80026de:	eef0 7ae7 	vabs.f32	s15, s15
 80026e2:	ee17 0a90 	vmov	r0, s15
 80026e6:	f7fd fefb 	bl	80004e0 <__aeabi_f2d>
 80026ea:	4602      	mov	r2, r0
 80026ec:	460b      	mov	r3, r1
 80026ee:	4620      	mov	r0, r4
 80026f0:	4629      	mov	r1, r5
 80026f2:	f7fd fd95 	bl	8000220 <__aeabi_dsub>
 80026f6:	4602      	mov	r2, r0
 80026f8:	460b      	mov	r3, r1
 80026fa:	4610      	mov	r0, r2
 80026fc:	4619      	mov	r1, r3
 80026fe:	f04f 0200 	mov.w	r2, #0
 8002702:	4b7e      	ldr	r3, [pc, #504]	@ (80028fc <MotorDrive+0x244>)
 8002704:	f7fd ff44 	bl	8000590 <__aeabi_dmul>
 8002708:	4602      	mov	r2, r0
 800270a:	460b      	mov	r3, r1
 800270c:	4614      	mov	r4, r2
 800270e:	461d      	mov	r5, r3
 8002710:	4b77      	ldr	r3, [pc, #476]	@ (80028f0 <MotorDrive+0x238>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4618      	mov	r0, r3
 8002716:	f7fd fee3 	bl	80004e0 <__aeabi_f2d>
 800271a:	4602      	mov	r2, r0
 800271c:	460b      	mov	r3, r1
 800271e:	4620      	mov	r0, r4
 8002720:	4629      	mov	r1, r5
 8002722:	f7fe f85f 	bl	80007e4 <__aeabi_ddiv>
 8002726:	4602      	mov	r2, r0
 8002728:	460b      	mov	r3, r1
 800272a:	4610      	mov	r0, r2
 800272c:	4619      	mov	r1, r3
 800272e:	f7fe f9f1 	bl	8000b14 <__aeabi_d2uiz>
 8002732:	4603      	mov	r3, r0
 8002734:	b2da      	uxtb	r2, r3
 8002736:	4b72      	ldr	r3, [pc, #456]	@ (8002900 <MotorDrive+0x248>)
 8002738:	701a      	strb	r2, [r3, #0]
	if((Goal + HomePos - QEIdata.TotalPos) > 0.2 || (Goal + HomePos - QEIdata.TotalPos) < -0.2){
 800273a:	4b6d      	ldr	r3, [pc, #436]	@ (80028f0 <MotorDrive+0x238>)
 800273c:	ed93 7a00 	vldr	s14, [r3]
 8002740:	4b6c      	ldr	r3, [pc, #432]	@ (80028f4 <MotorDrive+0x23c>)
 8002742:	edd3 7a00 	vldr	s15, [r3]
 8002746:	ee37 7a27 	vadd.f32	s14, s14, s15
 800274a:	4b6b      	ldr	r3, [pc, #428]	@ (80028f8 <MotorDrive+0x240>)
 800274c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002750:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002754:	ee17 0a90 	vmov	r0, s15
 8002758:	f7fd fec2 	bl	80004e0 <__aeabi_f2d>
 800275c:	a360      	add	r3, pc, #384	@ (adr r3, 80028e0 <MotorDrive+0x228>)
 800275e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002762:	f7fe f9a5 	bl	8000ab0 <__aeabi_dcmpgt>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d119      	bne.n	80027a0 <MotorDrive+0xe8>
 800276c:	4b60      	ldr	r3, [pc, #384]	@ (80028f0 <MotorDrive+0x238>)
 800276e:	ed93 7a00 	vldr	s14, [r3]
 8002772:	4b60      	ldr	r3, [pc, #384]	@ (80028f4 <MotorDrive+0x23c>)
 8002774:	edd3 7a00 	vldr	s15, [r3]
 8002778:	ee37 7a27 	vadd.f32	s14, s14, s15
 800277c:	4b5e      	ldr	r3, [pc, #376]	@ (80028f8 <MotorDrive+0x240>)
 800277e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002782:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002786:	ee17 0a90 	vmov	r0, s15
 800278a:	f7fd fea9 	bl	80004e0 <__aeabi_f2d>
 800278e:	a356      	add	r3, pc, #344	@ (adr r3, 80028e8 <MotorDrive+0x230>)
 8002790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002794:	f7fe f96e 	bl	8000a74 <__aeabi_dcmplt>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	f000 8097 	beq.w	80028ce <MotorDrive+0x216>
		Arrived = 0;
 80027a0:	4b58      	ldr	r3, [pc, #352]	@ (8002904 <MotorDrive+0x24c>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	701a      	strb	r2, [r3, #0]
		if( PercentDis <= 20 || PercentDis >= 80){
 80027a6:	4b56      	ldr	r3, [pc, #344]	@ (8002900 <MotorDrive+0x248>)
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	2b14      	cmp	r3, #20
 80027ac:	d903      	bls.n	80027b6 <MotorDrive+0xfe>
 80027ae:	4b54      	ldr	r3, [pc, #336]	@ (8002900 <MotorDrive+0x248>)
 80027b0:	781b      	ldrb	r3, [r3, #0]
 80027b2:	2b4f      	cmp	r3, #79	@ 0x4f
 80027b4:	d91d      	bls.n	80027f2 <MotorDrive+0x13a>
			Vfeedback = Update_pid(&pid_control, Goal + HomePos - QEIdata.TotalPos, 5, 3);
 80027b6:	4b4e      	ldr	r3, [pc, #312]	@ (80028f0 <MotorDrive+0x238>)
 80027b8:	ed93 7a00 	vldr	s14, [r3]
 80027bc:	4b4d      	ldr	r3, [pc, #308]	@ (80028f4 <MotorDrive+0x23c>)
 80027be:	edd3 7a00 	vldr	s15, [r3]
 80027c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027c6:	4b4c      	ldr	r3, [pc, #304]	@ (80028f8 <MotorDrive+0x240>)
 80027c8:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80027cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027d0:	eeb0 1a08 	vmov.f32	s2, #8	@ 0x40400000  3.0
 80027d4:	eef1 0a04 	vmov.f32	s1, #20	@ 0x40a00000  5.0
 80027d8:	eeb0 0a67 	vmov.f32	s0, s15
 80027dc:	484a      	ldr	r0, [pc, #296]	@ (8002908 <MotorDrive+0x250>)
 80027de:	f000 f8f3 	bl	80029c8 <Update_pid>
 80027e2:	ee07 0a90 	vmov	s15, r0
 80027e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027ea:	4b48      	ldr	r3, [pc, #288]	@ (800290c <MotorDrive+0x254>)
 80027ec:	edc3 7a00 	vstr	s15, [r3]
 80027f0:	e024      	b.n	800283c <MotorDrive+0x184>
		}else if( PercentDis > 20 && PercentDis < 80){
 80027f2:	4b43      	ldr	r3, [pc, #268]	@ (8002900 <MotorDrive+0x248>)
 80027f4:	781b      	ldrb	r3, [r3, #0]
 80027f6:	2b14      	cmp	r3, #20
 80027f8:	d920      	bls.n	800283c <MotorDrive+0x184>
 80027fa:	4b41      	ldr	r3, [pc, #260]	@ (8002900 <MotorDrive+0x248>)
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	2b4f      	cmp	r3, #79	@ 0x4f
 8002800:	d81c      	bhi.n	800283c <MotorDrive+0x184>
			Vfeedback = Update_pid(&pid_control, Goal + HomePos - QEIdata.TotalPos, 8, 10);
 8002802:	4b3b      	ldr	r3, [pc, #236]	@ (80028f0 <MotorDrive+0x238>)
 8002804:	ed93 7a00 	vldr	s14, [r3]
 8002808:	4b3a      	ldr	r3, [pc, #232]	@ (80028f4 <MotorDrive+0x23c>)
 800280a:	edd3 7a00 	vldr	s15, [r3]
 800280e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002812:	4b39      	ldr	r3, [pc, #228]	@ (80028f8 <MotorDrive+0x240>)
 8002814:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002818:	ee77 7a67 	vsub.f32	s15, s14, s15
 800281c:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 8002820:	eef2 0a00 	vmov.f32	s1, #32	@ 0x41000000  8.0
 8002824:	eeb0 0a67 	vmov.f32	s0, s15
 8002828:	4837      	ldr	r0, [pc, #220]	@ (8002908 <MotorDrive+0x250>)
 800282a:	f000 f8cd 	bl	80029c8 <Update_pid>
 800282e:	ee07 0a90 	vmov	s15, r0
 8002832:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002836:	4b35      	ldr	r3, [pc, #212]	@ (800290c <MotorDrive+0x254>)
 8002838:	edc3 7a00 	vstr	s15, [r3]
		}

		if (Vfeedback > 0) {
 800283c:	4b33      	ldr	r3, [pc, #204]	@ (800290c <MotorDrive+0x254>)
 800283e:	edd3 7a00 	vldr	s15, [r3]
 8002842:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800284a:	dd05      	ble.n	8002858 <MotorDrive+0x1a0>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 0);
 800284c:	2200      	movs	r2, #0
 800284e:	2108      	movs	r1, #8
 8002850:	482f      	ldr	r0, [pc, #188]	@ (8002910 <MotorDrive+0x258>)
 8002852:	f001 fafb 	bl	8003e4c <HAL_GPIO_WritePin>
 8002856:	e00c      	b.n	8002872 <MotorDrive+0x1ba>
		} else {
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 1);
 8002858:	2201      	movs	r2, #1
 800285a:	2108      	movs	r1, #8
 800285c:	482c      	ldr	r0, [pc, #176]	@ (8002910 <MotorDrive+0x258>)
 800285e:	f001 faf5 	bl	8003e4c <HAL_GPIO_WritePin>
			Vfeedback = Vfeedback * (-1);
 8002862:	4b2a      	ldr	r3, [pc, #168]	@ (800290c <MotorDrive+0x254>)
 8002864:	edd3 7a00 	vldr	s15, [r3]
 8002868:	eef1 7a67 	vneg.f32	s15, s15
 800286c:	4b27      	ldr	r3, [pc, #156]	@ (800290c <MotorDrive+0x254>)
 800286e:	edc3 7a00 	vstr	s15, [r3]
		}

		if(Vfeedback < 1.5 && Vfeedback != 0){
 8002872:	4b26      	ldr	r3, [pc, #152]	@ (800290c <MotorDrive+0x254>)
 8002874:	edd3 7a00 	vldr	s15, [r3]
 8002878:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800287c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002880:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002884:	d50b      	bpl.n	800289e <MotorDrive+0x1e6>
 8002886:	4b21      	ldr	r3, [pc, #132]	@ (800290c <MotorDrive+0x254>)
 8002888:	edd3 7a00 	vldr	s15, [r3]
 800288c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002894:	d003      	beq.n	800289e <MotorDrive+0x1e6>
			Vfeedback = 1.5;
 8002896:	4b1d      	ldr	r3, [pc, #116]	@ (800290c <MotorDrive+0x254>)
 8002898:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
 800289c:	601a      	str	r2, [r3, #0]
		}
		duty_cycle_pid = Vfeedback * 4000 / 12;
 800289e:	4b1b      	ldr	r3, [pc, #108]	@ (800290c <MotorDrive+0x254>)
 80028a0:	edd3 7a00 	vldr	s15, [r3]
 80028a4:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8002914 <MotorDrive+0x25c>
 80028a8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80028ac:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 80028b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80028b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028b8:	ee17 3a90 	vmov	r3, s15
 80028bc:	b29a      	uxth	r2, r3
 80028be:	4b16      	ldr	r3, [pc, #88]	@ (8002918 <MotorDrive+0x260>)
 80028c0:	801a      	strh	r2, [r3, #0]


		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, duty_cycle_pid);
 80028c2:	4b15      	ldr	r3, [pc, #84]	@ (8002918 <MotorDrive+0x260>)
 80028c4:	881a      	ldrh	r2, [r3, #0]
 80028c6:	4b15      	ldr	r3, [pc, #84]	@ (800291c <MotorDrive+0x264>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	635a      	str	r2, [r3, #52]	@ 0x34
 80028cc:	e003      	b.n	80028d6 <MotorDrive+0x21e>
	}else{
		Arrived = 1;
 80028ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002904 <MotorDrive+0x24c>)
 80028d0:	2201      	movs	r2, #1
 80028d2:	701a      	strb	r2, [r3, #0]
	}
}
 80028d4:	bf00      	nop
 80028d6:	bf00      	nop
 80028d8:	bdb0      	pop	{r4, r5, r7, pc}
 80028da:	bf00      	nop
 80028dc:	f3af 8000 	nop.w
 80028e0:	9999999a 	.word	0x9999999a
 80028e4:	3fc99999 	.word	0x3fc99999
 80028e8:	9999999a 	.word	0x9999999a
 80028ec:	bfc99999 	.word	0xbfc99999
 80028f0:	200008f0 	.word	0x200008f0
 80028f4:	20000f88 	.word	0x20000f88
 80028f8:	200008b0 	.word	0x200008b0
 80028fc:	40590000 	.word	0x40590000
 8002900:	20000910 	.word	0x20000910
 8002904:	20000fc4 	.word	0x20000fc4
 8002908:	200008f8 	.word	0x200008f8
 800290c:	200008ec 	.word	0x200008ec
 8002910:	48000800 	.word	0x48000800
 8002914:	457a0000 	.word	0x457a0000
 8002918:	200008f4 	.word	0x200008f4
 800291c:	20000240 	.word	0x20000240

08002920 <RelayDrive>:

void RelayDrive() {
 8002920:	b580      	push	{r7, lr}
 8002922:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, relay[0]); //
 8002924:	4b0f      	ldr	r3, [pc, #60]	@ (8002964 <RelayDrive+0x44>)
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	461a      	mov	r2, r3
 800292a:	2102      	movs	r1, #2
 800292c:	480e      	ldr	r0, [pc, #56]	@ (8002968 <RelayDrive+0x48>)
 800292e:	f001 fa8d 	bl	8003e4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, relay[1]); // Relay1
 8002932:	4b0c      	ldr	r3, [pc, #48]	@ (8002964 <RelayDrive+0x44>)
 8002934:	785b      	ldrb	r3, [r3, #1]
 8002936:	461a      	mov	r2, r3
 8002938:	2102      	movs	r1, #2
 800293a:	480c      	ldr	r0, [pc, #48]	@ (800296c <RelayDrive+0x4c>)
 800293c:	f001 fa86 	bl	8003e4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, relay[2]); // Mode status led
 8002940:	4b08      	ldr	r3, [pc, #32]	@ (8002964 <RelayDrive+0x44>)
 8002942:	789b      	ldrb	r3, [r3, #2]
 8002944:	461a      	mov	r2, r3
 8002946:	2104      	movs	r1, #4
 8002948:	4808      	ldr	r0, [pc, #32]	@ (800296c <RelayDrive+0x4c>)
 800294a:	f001 fa7f 	bl	8003e4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, relay[3]); // Heart beat
 800294e:	4b05      	ldr	r3, [pc, #20]	@ (8002964 <RelayDrive+0x44>)
 8002950:	78db      	ldrb	r3, [r3, #3]
 8002952:	461a      	mov	r2, r3
 8002954:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002958:	4804      	ldr	r0, [pc, #16]	@ (800296c <RelayDrive+0x4c>)
 800295a:	f001 fa77 	bl	8003e4c <HAL_GPIO_WritePin>
}
 800295e:	bf00      	nop
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	200008a4 	.word	0x200008a4
 8002968:	48000800 	.word	0x48000800
 800296c:	48000400 	.word	0x48000400

08002970 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002974:	b672      	cpsid	i
}
 8002976:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002978:	bf00      	nop
 800297a:	e7fd      	b.n	8002978 <Error_Handler+0x8>

0800297c <PID_init>:
 *  Created on: Apr 26, 2024
 *      Author: naker
 */
#include "pid.h"

void PID_init(PID* pid, float32_t _kp,  float32_t _ki, float32_t _kd, float32_t _sampt){
 800297c:	b480      	push	{r7}
 800297e:	b087      	sub	sp, #28
 8002980:	af00      	add	r7, sp, #0
 8002982:	6178      	str	r0, [r7, #20]
 8002984:	ed87 0a04 	vstr	s0, [r7, #16]
 8002988:	edc7 0a03 	vstr	s1, [r7, #12]
 800298c:	ed87 1a02 	vstr	s2, [r7, #8]
 8002990:	edc7 1a01 	vstr	s3, [r7, #4]
	pid -> kp = _kp;
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	693a      	ldr	r2, [r7, #16]
 8002998:	601a      	str	r2, [r3, #0]
	pid -> ki = _ki;
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	68fa      	ldr	r2, [r7, #12]
 800299e:	605a      	str	r2, [r3, #4]
	pid -> kd = _kd;
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	68ba      	ldr	r2, [r7, #8]
 80029a4:	609a      	str	r2, [r3, #8]
	pid -> sampt = _sampt;
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	687a      	ldr	r2, [r7, #4]
 80029aa:	60da      	str	r2, [r3, #12]
	pid -> y_n = 0.0;
 80029ac:	6979      	ldr	r1, [r7, #20]
 80029ae:	f04f 0200 	mov.w	r2, #0
 80029b2:	f04f 0300 	mov.w	r3, #0
 80029b6:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 80029ba:	bf00      	nop
 80029bc:	371c      	adds	r7, #28
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
	...

080029c8 <Update_pid>:
int32_t Update_pid(PID *pid, float32_t error, float32_t pid_sat, float32_t plant_sat) {
 80029c8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80029cc:	b08a      	sub	sp, #40	@ 0x28
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	60f8      	str	r0, [r7, #12]
 80029d2:	ed87 0a02 	vstr	s0, [r7, #8]
 80029d6:	edc7 0a01 	vstr	s1, [r7, #4]
 80029da:	ed87 1a00 	vstr	s2, [r7]
//	static float32_t y_n = 0; // Output[n]
	static float32_t y_n_1 = 0; // Output[n-1]
	float32_t e_n = error; // error[n]
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	61bb      	str	r3, [r7, #24]
	static float32_t e_n_1 = 0; // error[n-1]

	float32_t p_term = e_n * pid -> kp;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	edd3 7a00 	vldr	s15, [r3]
 80029e8:	ed97 7a06 	vldr	s14, [r7, #24]
 80029ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029f0:	edc7 7a05 	vstr	s15, [r7, #20]
	float32_t d_term = ((e_n - e_n_1) * pid -> kd) / pid -> sampt;
 80029f4:	4b96      	ldr	r3, [pc, #600]	@ (8002c50 <Update_pid+0x288>)
 80029f6:	edd3 7a00 	vldr	s15, [r3]
 80029fa:	ed97 7a06 	vldr	s14, [r7, #24]
 80029fe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a08:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	ed93 7a03 	vldr	s14, [r3, #12]
 8002a12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a16:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	float32_t i_term = ((pid -> ki * pid -> sampt / 2.0)*(e_n + e_n_1)) + y_n_1;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	ed93 7a01 	vldr	s14, [r3, #4]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	edd3 7a03 	vldr	s15, [r3, #12]
 8002a26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a2a:	ee17 0a90 	vmov	r0, s15
 8002a2e:	f7fd fd57 	bl	80004e0 <__aeabi_f2d>
 8002a32:	f04f 0200 	mov.w	r2, #0
 8002a36:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002a3a:	f7fd fed3 	bl	80007e4 <__aeabi_ddiv>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	460b      	mov	r3, r1
 8002a42:	4690      	mov	r8, r2
 8002a44:	4699      	mov	r9, r3
 8002a46:	4b82      	ldr	r3, [pc, #520]	@ (8002c50 <Update_pid+0x288>)
 8002a48:	ed93 7a00 	vldr	s14, [r3]
 8002a4c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a54:	ee17 0a90 	vmov	r0, s15
 8002a58:	f7fd fd42 	bl	80004e0 <__aeabi_f2d>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	460b      	mov	r3, r1
 8002a60:	4640      	mov	r0, r8
 8002a62:	4649      	mov	r1, r9
 8002a64:	f7fd fd94 	bl	8000590 <__aeabi_dmul>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	460b      	mov	r3, r1
 8002a6c:	4690      	mov	r8, r2
 8002a6e:	4699      	mov	r9, r3
 8002a70:	4b78      	ldr	r3, [pc, #480]	@ (8002c54 <Update_pid+0x28c>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7fd fd33 	bl	80004e0 <__aeabi_f2d>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	4640      	mov	r0, r8
 8002a80:	4649      	mov	r1, r9
 8002a82:	f7fd fbcf 	bl	8000224 <__adddf3>
 8002a86:	4602      	mov	r2, r0
 8002a88:	460b      	mov	r3, r1
 8002a8a:	4610      	mov	r0, r2
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	f7fe f861 	bl	8000b54 <__aeabi_d2f>
 8002a92:	4603      	mov	r3, r0
 8002a94:	623b      	str	r3, [r7, #32]

	if(pid -> ki == 0){
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a9c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002aa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aa4:	d102      	bne.n	8002aac <Update_pid+0xe4>
		i_term = 0;
 8002aa6:	f04f 0300 	mov.w	r3, #0
 8002aaa:	623b      	str	r3, [r7, #32]
	}
	if(pid -> kd == 0){
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ab2:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002ab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aba:	d102      	bne.n	8002ac2 <Update_pid+0xfa>
		d_term = 0;
 8002abc:	f04f 0300 	mov.w	r3, #0
 8002ac0:	627b      	str	r3, [r7, #36]	@ 0x24
	}
	pid -> y_n = p_term + d_term + i_term; // pid output
 8002ac2:	ed97 7a05 	vldr	s14, [r7, #20]
 8002ac6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002aca:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ace:	edd7 7a08 	vldr	s15, [r7, #32]
 8002ad2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ad6:	ee17 0a90 	vmov	r0, s15
 8002ada:	f7fd fd01 	bl	80004e0 <__aeabi_f2d>
 8002ade:	4602      	mov	r2, r0
 8002ae0:	460b      	mov	r3, r1
 8002ae2:	68f9      	ldr	r1, [r7, #12]
 8002ae4:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uint8_t is_sat = 0;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	77fb      	strb	r3, [r7, #31]
	// check is pid output is saturating
	if(pid -> y_n > pid_sat){
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	e9d3 8904 	ldrd	r8, r9, [r3, #16]
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f7fd fcf4 	bl	80004e0 <__aeabi_f2d>
 8002af8:	4602      	mov	r2, r0
 8002afa:	460b      	mov	r3, r1
 8002afc:	4640      	mov	r0, r8
 8002afe:	4649      	mov	r1, r9
 8002b00:	f7fd ffd6 	bl	8000ab0 <__aeabi_dcmpgt>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d002      	beq.n	8002b10 <Update_pid+0x148>
		is_sat = 1;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	77fb      	strb	r3, [r7, #31]
 8002b0e:	e016      	b.n	8002b3e <Update_pid+0x176>
	}
	else if(pid -> y_n < -(pid_sat)){
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	e9d3 8904 	ldrd	r8, r9, [r3, #16]
 8002b16:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b1a:	eef1 7a67 	vneg.f32	s15, s15
 8002b1e:	ee17 3a90 	vmov	r3, s15
 8002b22:	4618      	mov	r0, r3
 8002b24:	f7fd fcdc 	bl	80004e0 <__aeabi_f2d>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	4640      	mov	r0, r8
 8002b2e:	4649      	mov	r1, r9
 8002b30:	f7fd ffa0 	bl	8000a74 <__aeabi_dcmplt>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <Update_pid+0x176>
		is_sat = 1;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	77fb      	strb	r3, [r7, #31]
	}
	// check is error sign and output sign is equal
	if(e_n * pid -> y_n == fabs(e_n * pid -> y_n)){
 8002b3e:	69b8      	ldr	r0, [r7, #24]
 8002b40:	f7fd fcce 	bl	80004e0 <__aeabi_f2d>
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002b4a:	f7fd fd21 	bl	8000590 <__aeabi_dmul>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	460b      	mov	r3, r1
 8002b52:	4690      	mov	r8, r2
 8002b54:	4699      	mov	r9, r3
 8002b56:	69b8      	ldr	r0, [r7, #24]
 8002b58:	f7fd fcc2 	bl	80004e0 <__aeabi_f2d>
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002b62:	f7fd fd15 	bl	8000590 <__aeabi_dmul>
 8002b66:	4602      	mov	r2, r0
 8002b68:	460b      	mov	r3, r1
 8002b6a:	4614      	mov	r4, r2
 8002b6c:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8002b70:	4622      	mov	r2, r4
 8002b72:	462b      	mov	r3, r5
 8002b74:	4640      	mov	r0, r8
 8002b76:	4649      	mov	r1, r9
 8002b78:	f7fd ff72 	bl	8000a60 <__aeabi_dcmpeq>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d011      	beq.n	8002ba6 <Update_pid+0x1de>
		// if pid output is saturating and error sign and output sign is  i_term = 0;
		if(is_sat == 1){
 8002b82:	7ffb      	ldrb	r3, [r7, #31]
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d10e      	bne.n	8002ba6 <Update_pid+0x1de>
			pid -> y_n = p_term + d_term;
 8002b88:	ed97 7a05 	vldr	s14, [r7, #20]
 8002b8c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002b90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b94:	ee17 0a90 	vmov	r0, s15
 8002b98:	f7fd fca2 	bl	80004e0 <__aeabi_f2d>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	460b      	mov	r3, r1
 8002ba0:	68f9      	ldr	r1, [r7, #12]
 8002ba2:	e9c1 2304 	strd	r2, r3, [r1, #16]
		}
	}
	// Plant saturation
	if(pid -> y_n > plant_sat){
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8002bac:	6838      	ldr	r0, [r7, #0]
 8002bae:	f7fd fc97 	bl	80004e0 <__aeabi_f2d>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	4620      	mov	r0, r4
 8002bb8:	4629      	mov	r1, r5
 8002bba:	f7fd ff79 	bl	8000ab0 <__aeabi_dcmpgt>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d008      	beq.n	8002bd6 <Update_pid+0x20e>
		pid -> y_n = plant_sat;
 8002bc4:	6838      	ldr	r0, [r7, #0]
 8002bc6:	f7fd fc8b 	bl	80004e0 <__aeabi_f2d>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	460b      	mov	r3, r1
 8002bce:	68f9      	ldr	r1, [r7, #12]
 8002bd0:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8002bd4:	e022      	b.n	8002c1c <Update_pid+0x254>
	}
	else if(pid -> y_n < -(plant_sat)){
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8002bdc:	edd7 7a00 	vldr	s15, [r7]
 8002be0:	eef1 7a67 	vneg.f32	s15, s15
 8002be4:	ee17 3a90 	vmov	r3, s15
 8002be8:	4618      	mov	r0, r3
 8002bea:	f7fd fc79 	bl	80004e0 <__aeabi_f2d>
 8002bee:	4602      	mov	r2, r0
 8002bf0:	460b      	mov	r3, r1
 8002bf2:	4620      	mov	r0, r4
 8002bf4:	4629      	mov	r1, r5
 8002bf6:	f7fd ff3d 	bl	8000a74 <__aeabi_dcmplt>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d00d      	beq.n	8002c1c <Update_pid+0x254>
		pid -> y_n = (-(plant_sat));
 8002c00:	edd7 7a00 	vldr	s15, [r7]
 8002c04:	eef1 7a67 	vneg.f32	s15, s15
 8002c08:	ee17 3a90 	vmov	r3, s15
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7fd fc67 	bl	80004e0 <__aeabi_f2d>
 8002c12:	4602      	mov	r2, r0
 8002c14:	460b      	mov	r3, r1
 8002c16:	68f9      	ldr	r1, [r7, #12]
 8002c18:	e9c1 2304 	strd	r2, r3, [r1, #16]
	}
	// Update value
	y_n_1 = pid -> y_n;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002c22:	4610      	mov	r0, r2
 8002c24:	4619      	mov	r1, r3
 8002c26:	f7fd ff95 	bl	8000b54 <__aeabi_d2f>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	4a09      	ldr	r2, [pc, #36]	@ (8002c54 <Update_pid+0x28c>)
 8002c2e:	6013      	str	r3, [r2, #0]
	e_n_1 = e_n;
 8002c30:	4a07      	ldr	r2, [pc, #28]	@ (8002c50 <Update_pid+0x288>)
 8002c32:	69bb      	ldr	r3, [r7, #24]
 8002c34:	6013      	str	r3, [r2, #0]
	return pid -> y_n;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002c3c:	4610      	mov	r0, r2
 8002c3e:	4619      	mov	r1, r3
 8002c40:	f7fd ff40 	bl	8000ac4 <__aeabi_d2iz>
 8002c44:	4603      	mov	r3, r0
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3728      	adds	r7, #40	@ 0x28
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002c50:	20000fe0 	.word	0x20000fe0
 8002c54:	20000fe4 	.word	0x20000fe4

08002c58 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c5e:	4b0f      	ldr	r3, [pc, #60]	@ (8002c9c <HAL_MspInit+0x44>)
 8002c60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c62:	4a0e      	ldr	r2, [pc, #56]	@ (8002c9c <HAL_MspInit+0x44>)
 8002c64:	f043 0301 	orr.w	r3, r3, #1
 8002c68:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c6a:	4b0c      	ldr	r3, [pc, #48]	@ (8002c9c <HAL_MspInit+0x44>)
 8002c6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c6e:	f003 0301 	and.w	r3, r3, #1
 8002c72:	607b      	str	r3, [r7, #4]
 8002c74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c76:	4b09      	ldr	r3, [pc, #36]	@ (8002c9c <HAL_MspInit+0x44>)
 8002c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c7a:	4a08      	ldr	r2, [pc, #32]	@ (8002c9c <HAL_MspInit+0x44>)
 8002c7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c80:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c82:	4b06      	ldr	r3, [pc, #24]	@ (8002c9c <HAL_MspInit+0x44>)
 8002c84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c8a:	603b      	str	r3, [r7, #0]
 8002c8c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002c8e:	f001 f9cb 	bl	8004028 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c92:	bf00      	nop
 8002c94:	3708      	adds	r7, #8
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	40021000 	.word	0x40021000

08002ca0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b084      	sub	sp, #16
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a0d      	ldr	r2, [pc, #52]	@ (8002ce4 <HAL_TIM_PWM_MspInit+0x44>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d113      	bne.n	8002cda <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8002ce8 <HAL_TIM_PWM_MspInit+0x48>)
 8002cb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cb6:	4a0c      	ldr	r2, [pc, #48]	@ (8002ce8 <HAL_TIM_PWM_MspInit+0x48>)
 8002cb8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002cbc:	6613      	str	r3, [r2, #96]	@ 0x60
 8002cbe:	4b0a      	ldr	r3, [pc, #40]	@ (8002ce8 <HAL_TIM_PWM_MspInit+0x48>)
 8002cc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cc2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002cc6:	60fb      	str	r3, [r7, #12]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002cca:	2200      	movs	r2, #0
 8002ccc:	2100      	movs	r1, #0
 8002cce:	2019      	movs	r0, #25
 8002cd0:	f000 fbbb 	bl	800344a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002cd4:	2019      	movs	r0, #25
 8002cd6:	f000 fbd2 	bl	800347e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002cda:	bf00      	nop
 8002cdc:	3710      	adds	r7, #16
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	40012c00 	.word	0x40012c00
 8002ce8:	40021000 	.word	0x40021000

08002cec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b086      	sub	sp, #24
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cfc:	d10c      	bne.n	8002d18 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002cfe:	4b2b      	ldr	r3, [pc, #172]	@ (8002dac <HAL_TIM_Base_MspInit+0xc0>)
 8002d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d02:	4a2a      	ldr	r2, [pc, #168]	@ (8002dac <HAL_TIM_Base_MspInit+0xc0>)
 8002d04:	f043 0301 	orr.w	r3, r3, #1
 8002d08:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d0a:	4b28      	ldr	r3, [pc, #160]	@ (8002dac <HAL_TIM_Base_MspInit+0xc0>)
 8002d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d0e:	f003 0301 	and.w	r3, r3, #1
 8002d12:	617b      	str	r3, [r7, #20]
 8002d14:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8002d16:	e044      	b.n	8002da2 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM4)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a24      	ldr	r2, [pc, #144]	@ (8002db0 <HAL_TIM_Base_MspInit+0xc4>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d114      	bne.n	8002d4c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002d22:	4b22      	ldr	r3, [pc, #136]	@ (8002dac <HAL_TIM_Base_MspInit+0xc0>)
 8002d24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d26:	4a21      	ldr	r2, [pc, #132]	@ (8002dac <HAL_TIM_Base_MspInit+0xc0>)
 8002d28:	f043 0304 	orr.w	r3, r3, #4
 8002d2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d2e:	4b1f      	ldr	r3, [pc, #124]	@ (8002dac <HAL_TIM_Base_MspInit+0xc0>)
 8002d30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d32:	f003 0304 	and.w	r3, r3, #4
 8002d36:	613b      	str	r3, [r7, #16]
 8002d38:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	2100      	movs	r1, #0
 8002d3e:	201e      	movs	r0, #30
 8002d40:	f000 fb83 	bl	800344a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002d44:	201e      	movs	r0, #30
 8002d46:	f000 fb9a 	bl	800347e <HAL_NVIC_EnableIRQ>
}
 8002d4a:	e02a      	b.n	8002da2 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM5)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a18      	ldr	r2, [pc, #96]	@ (8002db4 <HAL_TIM_Base_MspInit+0xc8>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d10c      	bne.n	8002d70 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002d56:	4b15      	ldr	r3, [pc, #84]	@ (8002dac <HAL_TIM_Base_MspInit+0xc0>)
 8002d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d5a:	4a14      	ldr	r2, [pc, #80]	@ (8002dac <HAL_TIM_Base_MspInit+0xc0>)
 8002d5c:	f043 0308 	orr.w	r3, r3, #8
 8002d60:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d62:	4b12      	ldr	r3, [pc, #72]	@ (8002dac <HAL_TIM_Base_MspInit+0xc0>)
 8002d64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d66:	f003 0308 	and.w	r3, r3, #8
 8002d6a:	60fb      	str	r3, [r7, #12]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
}
 8002d6e:	e018      	b.n	8002da2 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM16)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a10      	ldr	r2, [pc, #64]	@ (8002db8 <HAL_TIM_Base_MspInit+0xcc>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d113      	bne.n	8002da2 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002d7a:	4b0c      	ldr	r3, [pc, #48]	@ (8002dac <HAL_TIM_Base_MspInit+0xc0>)
 8002d7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d7e:	4a0b      	ldr	r2, [pc, #44]	@ (8002dac <HAL_TIM_Base_MspInit+0xc0>)
 8002d80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d84:	6613      	str	r3, [r2, #96]	@ 0x60
 8002d86:	4b09      	ldr	r3, [pc, #36]	@ (8002dac <HAL_TIM_Base_MspInit+0xc0>)
 8002d88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d8e:	60bb      	str	r3, [r7, #8]
 8002d90:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002d92:	2200      	movs	r2, #0
 8002d94:	2100      	movs	r1, #0
 8002d96:	2019      	movs	r0, #25
 8002d98:	f000 fb57 	bl	800344a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002d9c:	2019      	movs	r0, #25
 8002d9e:	f000 fb6e 	bl	800347e <HAL_NVIC_EnableIRQ>
}
 8002da2:	bf00      	nop
 8002da4:	3718      	adds	r7, #24
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	40021000 	.word	0x40021000
 8002db0:	40000800 	.word	0x40000800
 8002db4:	40000c00 	.word	0x40000c00
 8002db8:	40014400 	.word	0x40014400

08002dbc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b08a      	sub	sp, #40	@ 0x28
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dc4:	f107 0314 	add.w	r3, r7, #20
 8002dc8:	2200      	movs	r2, #0
 8002dca:	601a      	str	r2, [r3, #0]
 8002dcc:	605a      	str	r2, [r3, #4]
 8002dce:	609a      	str	r2, [r3, #8]
 8002dd0:	60da      	str	r2, [r3, #12]
 8002dd2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a1b      	ldr	r2, [pc, #108]	@ (8002e48 <HAL_TIM_Encoder_MspInit+0x8c>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d130      	bne.n	8002e40 <HAL_TIM_Encoder_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002dde:	4b1b      	ldr	r3, [pc, #108]	@ (8002e4c <HAL_TIM_Encoder_MspInit+0x90>)
 8002de0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002de2:	4a1a      	ldr	r2, [pc, #104]	@ (8002e4c <HAL_TIM_Encoder_MspInit+0x90>)
 8002de4:	f043 0302 	orr.w	r3, r3, #2
 8002de8:	6593      	str	r3, [r2, #88]	@ 0x58
 8002dea:	4b18      	ldr	r3, [pc, #96]	@ (8002e4c <HAL_TIM_Encoder_MspInit+0x90>)
 8002dec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dee:	f003 0302 	and.w	r3, r3, #2
 8002df2:	613b      	str	r3, [r7, #16]
 8002df4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002df6:	4b15      	ldr	r3, [pc, #84]	@ (8002e4c <HAL_TIM_Encoder_MspInit+0x90>)
 8002df8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dfa:	4a14      	ldr	r2, [pc, #80]	@ (8002e4c <HAL_TIM_Encoder_MspInit+0x90>)
 8002dfc:	f043 0301 	orr.w	r3, r3, #1
 8002e00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e02:	4b12      	ldr	r3, [pc, #72]	@ (8002e4c <HAL_TIM_Encoder_MspInit+0x90>)
 8002e04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e06:	f003 0301 	and.w	r3, r3, #1
 8002e0a:	60fb      	str	r3, [r7, #12]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002e0e:	23c0      	movs	r3, #192	@ 0xc0
 8002e10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e12:	2302      	movs	r3, #2
 8002e14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e16:	2300      	movs	r3, #0
 8002e18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002e1e:	2302      	movs	r3, #2
 8002e20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e22:	f107 0314 	add.w	r3, r7, #20
 8002e26:	4619      	mov	r1, r3
 8002e28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e2c:	f000 fe74 	bl	8003b18 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002e30:	2200      	movs	r2, #0
 8002e32:	2100      	movs	r1, #0
 8002e34:	201d      	movs	r0, #29
 8002e36:	f000 fb08 	bl	800344a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002e3a:	201d      	movs	r0, #29
 8002e3c:	f000 fb1f 	bl	800347e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002e40:	bf00      	nop
 8002e42:	3728      	adds	r7, #40	@ 0x28
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	40000400 	.word	0x40000400
 8002e4c:	40021000 	.word	0x40021000

08002e50 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b088      	sub	sp, #32
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e58:	f107 030c 	add.w	r3, r7, #12
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	601a      	str	r2, [r3, #0]
 8002e60:	605a      	str	r2, [r3, #4]
 8002e62:	609a      	str	r2, [r3, #8]
 8002e64:	60da      	str	r2, [r3, #12]
 8002e66:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a11      	ldr	r2, [pc, #68]	@ (8002eb4 <HAL_TIM_MspPostInit+0x64>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d11b      	bne.n	8002eaa <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e72:	4b11      	ldr	r3, [pc, #68]	@ (8002eb8 <HAL_TIM_MspPostInit+0x68>)
 8002e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e76:	4a10      	ldr	r2, [pc, #64]	@ (8002eb8 <HAL_TIM_MspPostInit+0x68>)
 8002e78:	f043 0304 	orr.w	r3, r3, #4
 8002e7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e7e:	4b0e      	ldr	r3, [pc, #56]	@ (8002eb8 <HAL_TIM_MspPostInit+0x68>)
 8002e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e82:	f003 0304 	and.w	r3, r3, #4
 8002e86:	60bb      	str	r3, [r7, #8]
 8002e88:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e8e:	2302      	movs	r3, #2
 8002e90:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e92:	2300      	movs	r3, #0
 8002e94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e96:	2300      	movs	r3, #0
 8002e98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002e9a:	2302      	movs	r3, #2
 8002e9c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e9e:	f107 030c 	add.w	r3, r7, #12
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	4805      	ldr	r0, [pc, #20]	@ (8002ebc <HAL_TIM_MspPostInit+0x6c>)
 8002ea6:	f000 fe37 	bl	8003b18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002eaa:	bf00      	nop
 8002eac:	3720      	adds	r7, #32
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	40012c00 	.word	0x40012c00
 8002eb8:	40021000 	.word	0x40021000
 8002ebc:	48000800 	.word	0x48000800

08002ec0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b09e      	sub	sp, #120	@ 0x78
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ec8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002ecc:	2200      	movs	r2, #0
 8002ece:	601a      	str	r2, [r3, #0]
 8002ed0:	605a      	str	r2, [r3, #4]
 8002ed2:	609a      	str	r2, [r3, #8]
 8002ed4:	60da      	str	r2, [r3, #12]
 8002ed6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ed8:	f107 0310 	add.w	r3, r7, #16
 8002edc:	2254      	movs	r2, #84	@ 0x54
 8002ede:	2100      	movs	r1, #0
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f006 f809 	bl	8008ef8 <memset>
  if(huart->Instance==USART2)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a4d      	ldr	r2, [pc, #308]	@ (8003020 <HAL_UART_MspInit+0x160>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	f040 8092 	bne.w	8003016 <HAL_UART_MspInit+0x156>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002efa:	f107 0310 	add.w	r3, r7, #16
 8002efe:	4618      	mov	r0, r3
 8002f00:	f001 fdd0 	bl	8004aa4 <HAL_RCCEx_PeriphCLKConfig>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002f0a:	f7ff fd31 	bl	8002970 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f0e:	4b45      	ldr	r3, [pc, #276]	@ (8003024 <HAL_UART_MspInit+0x164>)
 8002f10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f12:	4a44      	ldr	r2, [pc, #272]	@ (8003024 <HAL_UART_MspInit+0x164>)
 8002f14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f18:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f1a:	4b42      	ldr	r3, [pc, #264]	@ (8003024 <HAL_UART_MspInit+0x164>)
 8002f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f22:	60fb      	str	r3, [r7, #12]
 8002f24:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f26:	4b3f      	ldr	r3, [pc, #252]	@ (8003024 <HAL_UART_MspInit+0x164>)
 8002f28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f2a:	4a3e      	ldr	r2, [pc, #248]	@ (8003024 <HAL_UART_MspInit+0x164>)
 8002f2c:	f043 0301 	orr.w	r3, r3, #1
 8002f30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f32:	4b3c      	ldr	r3, [pc, #240]	@ (8003024 <HAL_UART_MspInit+0x164>)
 8002f34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	60bb      	str	r3, [r7, #8]
 8002f3c:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002f3e:	230c      	movs	r3, #12
 8002f40:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f42:	2302      	movs	r3, #2
 8002f44:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f46:	2300      	movs	r3, #0
 8002f48:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002f4e:	2307      	movs	r3, #7
 8002f50:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f52:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002f56:	4619      	mov	r1, r3
 8002f58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f5c:	f000 fddc 	bl	8003b18 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel1;
 8002f60:	4b31      	ldr	r3, [pc, #196]	@ (8003028 <HAL_UART_MspInit+0x168>)
 8002f62:	4a32      	ldr	r2, [pc, #200]	@ (800302c <HAL_UART_MspInit+0x16c>)
 8002f64:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8002f66:	4b30      	ldr	r3, [pc, #192]	@ (8003028 <HAL_UART_MspInit+0x168>)
 8002f68:	221b      	movs	r2, #27
 8002f6a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f6c:	4b2e      	ldr	r3, [pc, #184]	@ (8003028 <HAL_UART_MspInit+0x168>)
 8002f6e:	2210      	movs	r2, #16
 8002f70:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f72:	4b2d      	ldr	r3, [pc, #180]	@ (8003028 <HAL_UART_MspInit+0x168>)
 8002f74:	2200      	movs	r2, #0
 8002f76:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f78:	4b2b      	ldr	r3, [pc, #172]	@ (8003028 <HAL_UART_MspInit+0x168>)
 8002f7a:	2280      	movs	r2, #128	@ 0x80
 8002f7c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f7e:	4b2a      	ldr	r3, [pc, #168]	@ (8003028 <HAL_UART_MspInit+0x168>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f84:	4b28      	ldr	r3, [pc, #160]	@ (8003028 <HAL_UART_MspInit+0x168>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002f8a:	4b27      	ldr	r3, [pc, #156]	@ (8003028 <HAL_UART_MspInit+0x168>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002f90:	4b25      	ldr	r3, [pc, #148]	@ (8003028 <HAL_UART_MspInit+0x168>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002f96:	4824      	ldr	r0, [pc, #144]	@ (8003028 <HAL_UART_MspInit+0x168>)
 8002f98:	f000 fa8c 	bl	80034b4 <HAL_DMA_Init>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8002fa2:	f7ff fce5 	bl	8002970 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a1f      	ldr	r2, [pc, #124]	@ (8003028 <HAL_UART_MspInit+0x168>)
 8002faa:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002fac:	4a1e      	ldr	r2, [pc, #120]	@ (8003028 <HAL_UART_MspInit+0x168>)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel2;
 8002fb2:	4b1f      	ldr	r3, [pc, #124]	@ (8003030 <HAL_UART_MspInit+0x170>)
 8002fb4:	4a1f      	ldr	r2, [pc, #124]	@ (8003034 <HAL_UART_MspInit+0x174>)
 8002fb6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8002fb8:	4b1d      	ldr	r3, [pc, #116]	@ (8003030 <HAL_UART_MspInit+0x170>)
 8002fba:	221a      	movs	r2, #26
 8002fbc:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002fbe:	4b1c      	ldr	r3, [pc, #112]	@ (8003030 <HAL_UART_MspInit+0x170>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fc4:	4b1a      	ldr	r3, [pc, #104]	@ (8003030 <HAL_UART_MspInit+0x170>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002fca:	4b19      	ldr	r3, [pc, #100]	@ (8003030 <HAL_UART_MspInit+0x170>)
 8002fcc:	2280      	movs	r2, #128	@ 0x80
 8002fce:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002fd0:	4b17      	ldr	r3, [pc, #92]	@ (8003030 <HAL_UART_MspInit+0x170>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002fd6:	4b16      	ldr	r3, [pc, #88]	@ (8003030 <HAL_UART_MspInit+0x170>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002fdc:	4b14      	ldr	r3, [pc, #80]	@ (8003030 <HAL_UART_MspInit+0x170>)
 8002fde:	2200      	movs	r2, #0
 8002fe0:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002fe2:	4b13      	ldr	r3, [pc, #76]	@ (8003030 <HAL_UART_MspInit+0x170>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002fe8:	4811      	ldr	r0, [pc, #68]	@ (8003030 <HAL_UART_MspInit+0x170>)
 8002fea:	f000 fa63 	bl	80034b4 <HAL_DMA_Init>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d001      	beq.n	8002ff8 <HAL_UART_MspInit+0x138>
    {
      Error_Handler();
 8002ff4:	f7ff fcbc 	bl	8002970 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	4a0d      	ldr	r2, [pc, #52]	@ (8003030 <HAL_UART_MspInit+0x170>)
 8002ffc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003000:	4a0b      	ldr	r2, [pc, #44]	@ (8003030 <HAL_UART_MspInit+0x170>)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003006:	2200      	movs	r2, #0
 8003008:	2100      	movs	r1, #0
 800300a:	2026      	movs	r0, #38	@ 0x26
 800300c:	f000 fa1d 	bl	800344a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003010:	2026      	movs	r0, #38	@ 0x26
 8003012:	f000 fa34 	bl	800347e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003016:	bf00      	nop
 8003018:	3778      	adds	r7, #120	@ 0x78
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	40004400 	.word	0x40004400
 8003024:	40021000 	.word	0x40021000
 8003028:	200007d4 	.word	0x200007d4
 800302c:	40020008 	.word	0x40020008
 8003030:	20000834 	.word	0x20000834
 8003034:	4002001c 	.word	0x4002001c

08003038 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003038:	b480      	push	{r7}
 800303a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800303c:	bf00      	nop
 800303e:	e7fd      	b.n	800303c <NMI_Handler+0x4>

08003040 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003040:	b480      	push	{r7}
 8003042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003044:	bf00      	nop
 8003046:	e7fd      	b.n	8003044 <HardFault_Handler+0x4>

08003048 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003048:	b480      	push	{r7}
 800304a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800304c:	bf00      	nop
 800304e:	e7fd      	b.n	800304c <MemManage_Handler+0x4>

08003050 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003050:	b480      	push	{r7}
 8003052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003054:	bf00      	nop
 8003056:	e7fd      	b.n	8003054 <BusFault_Handler+0x4>

08003058 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003058:	b480      	push	{r7}
 800305a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800305c:	bf00      	nop
 800305e:	e7fd      	b.n	800305c <UsageFault_Handler+0x4>

08003060 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003060:	b480      	push	{r7}
 8003062:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003064:	bf00      	nop
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr

0800306e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800306e:	b480      	push	{r7}
 8003070:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003072:	bf00      	nop
 8003074:	46bd      	mov	sp, r7
 8003076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307a:	4770      	bx	lr

0800307c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800307c:	b480      	push	{r7}
 800307e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003080:	bf00      	nop
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr

0800308a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800308a:	b580      	push	{r7, lr}
 800308c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800308e:	f000 f8e3 	bl	8003258 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003092:	bf00      	nop
 8003094:	bd80      	pop	{r7, pc}
	...

08003098 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800309c:	4802      	ldr	r0, [pc, #8]	@ (80030a8 <DMA1_Channel1_IRQHandler+0x10>)
 800309e:	f000 fbec 	bl	800387a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80030a2:	bf00      	nop
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	200007d4 	.word	0x200007d4

080030ac <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80030b0:	4802      	ldr	r0, [pc, #8]	@ (80030bc <DMA1_Channel2_IRQHandler+0x10>)
 80030b2:	f000 fbe2 	bl	800387a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80030b6:	bf00      	nop
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	20000834 	.word	0x20000834

080030c0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80030c4:	2040      	movs	r0, #64	@ 0x40
 80030c6:	f000 fef3 	bl	8003eb0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80030ca:	2080      	movs	r0, #128	@ 0x80
 80030cc:	f000 fef0 	bl	8003eb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80030d0:	bf00      	nop
 80030d2:	bd80      	pop	{r7, pc}

080030d4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80030d8:	4803      	ldr	r0, [pc, #12]	@ (80030e8 <TIM1_UP_TIM16_IRQHandler+0x14>)
 80030da:	f002 fc2b 	bl	8005934 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 80030de:	4803      	ldr	r0, [pc, #12]	@ (80030ec <TIM1_UP_TIM16_IRQHandler+0x18>)
 80030e0:	f002 fc28 	bl	8005934 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80030e4:	bf00      	nop
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	20000240 	.word	0x20000240
 80030ec:	2000063c 	.word	0x2000063c

080030f0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80030f4:	4802      	ldr	r0, [pc, #8]	@ (8003100 <TIM3_IRQHandler+0x10>)
 80030f6:	f002 fc1d 	bl	8005934 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80030fa:	bf00      	nop
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	200003d8 	.word	0x200003d8

08003104 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003108:	4802      	ldr	r0, [pc, #8]	@ (8003114 <TIM4_IRQHandler+0x10>)
 800310a:	f002 fc13 	bl	8005934 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800310e:	bf00      	nop
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	200004a4 	.word	0x200004a4

08003118 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800311c:	4802      	ldr	r0, [pc, #8]	@ (8003128 <USART2_IRQHandler+0x10>)
 800311e:	f004 f9dd 	bl	80074dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003122:	bf00      	nop
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	20000708 	.word	0x20000708

0800312c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8003130:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003134:	f000 febc 	bl	8003eb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003138:	bf00      	nop
 800313a:	bd80      	pop	{r7, pc}

0800313c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800313c:	b480      	push	{r7}
 800313e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003140:	4b06      	ldr	r3, [pc, #24]	@ (800315c <SystemInit+0x20>)
 8003142:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003146:	4a05      	ldr	r2, [pc, #20]	@ (800315c <SystemInit+0x20>)
 8003148:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800314c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003150:	bf00      	nop
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr
 800315a:	bf00      	nop
 800315c:	e000ed00 	.word	0xe000ed00

08003160 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003160:	480d      	ldr	r0, [pc, #52]	@ (8003198 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003162:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003164:	f7ff ffea 	bl	800313c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003168:	480c      	ldr	r0, [pc, #48]	@ (800319c <LoopForever+0x6>)
  ldr r1, =_edata
 800316a:	490d      	ldr	r1, [pc, #52]	@ (80031a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800316c:	4a0d      	ldr	r2, [pc, #52]	@ (80031a4 <LoopForever+0xe>)
  movs r3, #0
 800316e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003170:	e002      	b.n	8003178 <LoopCopyDataInit>

08003172 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003172:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003174:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003176:	3304      	adds	r3, #4

08003178 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003178:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800317a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800317c:	d3f9      	bcc.n	8003172 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800317e:	4a0a      	ldr	r2, [pc, #40]	@ (80031a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003180:	4c0a      	ldr	r4, [pc, #40]	@ (80031ac <LoopForever+0x16>)
  movs r3, #0
 8003182:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003184:	e001      	b.n	800318a <LoopFillZerobss>

08003186 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003186:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003188:	3204      	adds	r2, #4

0800318a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800318a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800318c:	d3fb      	bcc.n	8003186 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800318e:	f005 febb 	bl	8008f08 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003192:	f7fe f9db 	bl	800154c <main>

08003196 <LoopForever>:

LoopForever:
    b LoopForever
 8003196:	e7fe      	b.n	8003196 <LoopForever>
  ldr   r0, =_estack
 8003198:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800319c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031a0:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 80031a4:	08008fd4 	.word	0x08008fd4
  ldr r2, =_sbss
 80031a8:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 80031ac:	20000fec 	.word	0x20000fec

080031b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80031b0:	e7fe      	b.n	80031b0 <ADC1_2_IRQHandler>

080031b2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031b2:	b580      	push	{r7, lr}
 80031b4:	b082      	sub	sp, #8
 80031b6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80031b8:	2300      	movs	r3, #0
 80031ba:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031bc:	2003      	movs	r0, #3
 80031be:	f000 f939 	bl	8003434 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80031c2:	2000      	movs	r0, #0
 80031c4:	f000 f80e 	bl	80031e4 <HAL_InitTick>
 80031c8:	4603      	mov	r3, r0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d002      	beq.n	80031d4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	71fb      	strb	r3, [r7, #7]
 80031d2:	e001      	b.n	80031d8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80031d4:	f7ff fd40 	bl	8002c58 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80031d8:	79fb      	ldrb	r3, [r7, #7]

}
 80031da:	4618      	mov	r0, r3
 80031dc:	3708      	adds	r7, #8
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
	...

080031e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b084      	sub	sp, #16
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80031ec:	2300      	movs	r3, #0
 80031ee:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80031f0:	4b16      	ldr	r3, [pc, #88]	@ (800324c <HAL_InitTick+0x68>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d022      	beq.n	800323e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80031f8:	4b15      	ldr	r3, [pc, #84]	@ (8003250 <HAL_InitTick+0x6c>)
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	4b13      	ldr	r3, [pc, #76]	@ (800324c <HAL_InitTick+0x68>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003204:	fbb1 f3f3 	udiv	r3, r1, r3
 8003208:	fbb2 f3f3 	udiv	r3, r2, r3
 800320c:	4618      	mov	r0, r3
 800320e:	f000 f944 	bl	800349a <HAL_SYSTICK_Config>
 8003212:	4603      	mov	r3, r0
 8003214:	2b00      	cmp	r3, #0
 8003216:	d10f      	bne.n	8003238 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2b0f      	cmp	r3, #15
 800321c:	d809      	bhi.n	8003232 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800321e:	2200      	movs	r2, #0
 8003220:	6879      	ldr	r1, [r7, #4]
 8003222:	f04f 30ff 	mov.w	r0, #4294967295
 8003226:	f000 f910 	bl	800344a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800322a:	4a0a      	ldr	r2, [pc, #40]	@ (8003254 <HAL_InitTick+0x70>)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6013      	str	r3, [r2, #0]
 8003230:	e007      	b.n	8003242 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	73fb      	strb	r3, [r7, #15]
 8003236:	e004      	b.n	8003242 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	73fb      	strb	r3, [r7, #15]
 800323c:	e001      	b.n	8003242 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003242:	7bfb      	ldrb	r3, [r7, #15]
}
 8003244:	4618      	mov	r0, r3
 8003246:	3710      	adds	r7, #16
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}
 800324c:	2000021c 	.word	0x2000021c
 8003250:	20000214 	.word	0x20000214
 8003254:	20000218 	.word	0x20000218

08003258 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800325c:	4b05      	ldr	r3, [pc, #20]	@ (8003274 <HAL_IncTick+0x1c>)
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	4b05      	ldr	r3, [pc, #20]	@ (8003278 <HAL_IncTick+0x20>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4413      	add	r3, r2
 8003266:	4a03      	ldr	r2, [pc, #12]	@ (8003274 <HAL_IncTick+0x1c>)
 8003268:	6013      	str	r3, [r2, #0]
}
 800326a:	bf00      	nop
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr
 8003274:	20000fe8 	.word	0x20000fe8
 8003278:	2000021c 	.word	0x2000021c

0800327c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800327c:	b480      	push	{r7}
 800327e:	af00      	add	r7, sp, #0
  return uwTick;
 8003280:	4b03      	ldr	r3, [pc, #12]	@ (8003290 <HAL_GetTick+0x14>)
 8003282:	681b      	ldr	r3, [r3, #0]
}
 8003284:	4618      	mov	r0, r3
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
 800328e:	bf00      	nop
 8003290:	20000fe8 	.word	0x20000fe8

08003294 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003294:	b480      	push	{r7}
 8003296:	b085      	sub	sp, #20
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	f003 0307 	and.w	r3, r3, #7
 80032a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032a4:	4b0c      	ldr	r3, [pc, #48]	@ (80032d8 <__NVIC_SetPriorityGrouping+0x44>)
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032aa:	68ba      	ldr	r2, [r7, #8]
 80032ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80032b0:	4013      	ands	r3, r2
 80032b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80032c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032c6:	4a04      	ldr	r2, [pc, #16]	@ (80032d8 <__NVIC_SetPriorityGrouping+0x44>)
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	60d3      	str	r3, [r2, #12]
}
 80032cc:	bf00      	nop
 80032ce:	3714      	adds	r7, #20
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr
 80032d8:	e000ed00 	.word	0xe000ed00

080032dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032dc:	b480      	push	{r7}
 80032de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032e0:	4b04      	ldr	r3, [pc, #16]	@ (80032f4 <__NVIC_GetPriorityGrouping+0x18>)
 80032e2:	68db      	ldr	r3, [r3, #12]
 80032e4:	0a1b      	lsrs	r3, r3, #8
 80032e6:	f003 0307 	and.w	r3, r3, #7
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr
 80032f4:	e000ed00 	.word	0xe000ed00

080032f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	4603      	mov	r3, r0
 8003300:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003306:	2b00      	cmp	r3, #0
 8003308:	db0b      	blt.n	8003322 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800330a:	79fb      	ldrb	r3, [r7, #7]
 800330c:	f003 021f 	and.w	r2, r3, #31
 8003310:	4907      	ldr	r1, [pc, #28]	@ (8003330 <__NVIC_EnableIRQ+0x38>)
 8003312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003316:	095b      	lsrs	r3, r3, #5
 8003318:	2001      	movs	r0, #1
 800331a:	fa00 f202 	lsl.w	r2, r0, r2
 800331e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003322:	bf00      	nop
 8003324:	370c      	adds	r7, #12
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	e000e100 	.word	0xe000e100

08003334 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003334:	b480      	push	{r7}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
 800333a:	4603      	mov	r3, r0
 800333c:	6039      	str	r1, [r7, #0]
 800333e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003344:	2b00      	cmp	r3, #0
 8003346:	db0a      	blt.n	800335e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	b2da      	uxtb	r2, r3
 800334c:	490c      	ldr	r1, [pc, #48]	@ (8003380 <__NVIC_SetPriority+0x4c>)
 800334e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003352:	0112      	lsls	r2, r2, #4
 8003354:	b2d2      	uxtb	r2, r2
 8003356:	440b      	add	r3, r1
 8003358:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800335c:	e00a      	b.n	8003374 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	b2da      	uxtb	r2, r3
 8003362:	4908      	ldr	r1, [pc, #32]	@ (8003384 <__NVIC_SetPriority+0x50>)
 8003364:	79fb      	ldrb	r3, [r7, #7]
 8003366:	f003 030f 	and.w	r3, r3, #15
 800336a:	3b04      	subs	r3, #4
 800336c:	0112      	lsls	r2, r2, #4
 800336e:	b2d2      	uxtb	r2, r2
 8003370:	440b      	add	r3, r1
 8003372:	761a      	strb	r2, [r3, #24]
}
 8003374:	bf00      	nop
 8003376:	370c      	adds	r7, #12
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr
 8003380:	e000e100 	.word	0xe000e100
 8003384:	e000ed00 	.word	0xe000ed00

08003388 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003388:	b480      	push	{r7}
 800338a:	b089      	sub	sp, #36	@ 0x24
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	60b9      	str	r1, [r7, #8]
 8003392:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	f003 0307 	and.w	r3, r3, #7
 800339a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	f1c3 0307 	rsb	r3, r3, #7
 80033a2:	2b04      	cmp	r3, #4
 80033a4:	bf28      	it	cs
 80033a6:	2304      	movcs	r3, #4
 80033a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	3304      	adds	r3, #4
 80033ae:	2b06      	cmp	r3, #6
 80033b0:	d902      	bls.n	80033b8 <NVIC_EncodePriority+0x30>
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	3b03      	subs	r3, #3
 80033b6:	e000      	b.n	80033ba <NVIC_EncodePriority+0x32>
 80033b8:	2300      	movs	r3, #0
 80033ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033bc:	f04f 32ff 	mov.w	r2, #4294967295
 80033c0:	69bb      	ldr	r3, [r7, #24]
 80033c2:	fa02 f303 	lsl.w	r3, r2, r3
 80033c6:	43da      	mvns	r2, r3
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	401a      	ands	r2, r3
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033d0:	f04f 31ff 	mov.w	r1, #4294967295
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	fa01 f303 	lsl.w	r3, r1, r3
 80033da:	43d9      	mvns	r1, r3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033e0:	4313      	orrs	r3, r2
         );
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3724      	adds	r7, #36	@ 0x24
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr
	...

080033f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b082      	sub	sp, #8
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	3b01      	subs	r3, #1
 80033fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003400:	d301      	bcc.n	8003406 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003402:	2301      	movs	r3, #1
 8003404:	e00f      	b.n	8003426 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003406:	4a0a      	ldr	r2, [pc, #40]	@ (8003430 <SysTick_Config+0x40>)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	3b01      	subs	r3, #1
 800340c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800340e:	210f      	movs	r1, #15
 8003410:	f04f 30ff 	mov.w	r0, #4294967295
 8003414:	f7ff ff8e 	bl	8003334 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003418:	4b05      	ldr	r3, [pc, #20]	@ (8003430 <SysTick_Config+0x40>)
 800341a:	2200      	movs	r2, #0
 800341c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800341e:	4b04      	ldr	r3, [pc, #16]	@ (8003430 <SysTick_Config+0x40>)
 8003420:	2207      	movs	r2, #7
 8003422:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003424:	2300      	movs	r3, #0
}
 8003426:	4618      	mov	r0, r3
 8003428:	3708      	adds	r7, #8
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	e000e010 	.word	0xe000e010

08003434 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800343c:	6878      	ldr	r0, [r7, #4]
 800343e:	f7ff ff29 	bl	8003294 <__NVIC_SetPriorityGrouping>
}
 8003442:	bf00      	nop
 8003444:	3708      	adds	r7, #8
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}

0800344a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800344a:	b580      	push	{r7, lr}
 800344c:	b086      	sub	sp, #24
 800344e:	af00      	add	r7, sp, #0
 8003450:	4603      	mov	r3, r0
 8003452:	60b9      	str	r1, [r7, #8]
 8003454:	607a      	str	r2, [r7, #4]
 8003456:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003458:	f7ff ff40 	bl	80032dc <__NVIC_GetPriorityGrouping>
 800345c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	68b9      	ldr	r1, [r7, #8]
 8003462:	6978      	ldr	r0, [r7, #20]
 8003464:	f7ff ff90 	bl	8003388 <NVIC_EncodePriority>
 8003468:	4602      	mov	r2, r0
 800346a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800346e:	4611      	mov	r1, r2
 8003470:	4618      	mov	r0, r3
 8003472:	f7ff ff5f 	bl	8003334 <__NVIC_SetPriority>
}
 8003476:	bf00      	nop
 8003478:	3718      	adds	r7, #24
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}

0800347e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800347e:	b580      	push	{r7, lr}
 8003480:	b082      	sub	sp, #8
 8003482:	af00      	add	r7, sp, #0
 8003484:	4603      	mov	r3, r0
 8003486:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003488:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800348c:	4618      	mov	r0, r3
 800348e:	f7ff ff33 	bl	80032f8 <__NVIC_EnableIRQ>
}
 8003492:	bf00      	nop
 8003494:	3708      	adds	r7, #8
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}

0800349a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800349a:	b580      	push	{r7, lr}
 800349c:	b082      	sub	sp, #8
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f7ff ffa4 	bl	80033f0 <SysTick_Config>
 80034a8:	4603      	mov	r3, r0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3708      	adds	r7, #8
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
	...

080034b4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d101      	bne.n	80034c6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e08d      	b.n	80035e2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	461a      	mov	r2, r3
 80034cc:	4b47      	ldr	r3, [pc, #284]	@ (80035ec <HAL_DMA_Init+0x138>)
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d80f      	bhi.n	80034f2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	461a      	mov	r2, r3
 80034d8:	4b45      	ldr	r3, [pc, #276]	@ (80035f0 <HAL_DMA_Init+0x13c>)
 80034da:	4413      	add	r3, r2
 80034dc:	4a45      	ldr	r2, [pc, #276]	@ (80035f4 <HAL_DMA_Init+0x140>)
 80034de:	fba2 2303 	umull	r2, r3, r2, r3
 80034e2:	091b      	lsrs	r3, r3, #4
 80034e4:	009a      	lsls	r2, r3, #2
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	4a42      	ldr	r2, [pc, #264]	@ (80035f8 <HAL_DMA_Init+0x144>)
 80034ee:	641a      	str	r2, [r3, #64]	@ 0x40
 80034f0:	e00e      	b.n	8003510 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	461a      	mov	r2, r3
 80034f8:	4b40      	ldr	r3, [pc, #256]	@ (80035fc <HAL_DMA_Init+0x148>)
 80034fa:	4413      	add	r3, r2
 80034fc:	4a3d      	ldr	r2, [pc, #244]	@ (80035f4 <HAL_DMA_Init+0x140>)
 80034fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003502:	091b      	lsrs	r3, r3, #4
 8003504:	009a      	lsls	r2, r3, #2
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4a3c      	ldr	r2, [pc, #240]	@ (8003600 <HAL_DMA_Init+0x14c>)
 800350e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2202      	movs	r2, #2
 8003514:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003526:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800352a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003534:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	691b      	ldr	r3, [r3, #16]
 800353a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003540:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	699b      	ldr	r3, [r3, #24]
 8003546:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800354c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a1b      	ldr	r3, [r3, #32]
 8003552:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003554:	68fa      	ldr	r2, [r7, #12]
 8003556:	4313      	orrs	r3, r2
 8003558:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	68fa      	ldr	r2, [r7, #12]
 8003560:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f000 fa76 	bl	8003a54 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	689b      	ldr	r3, [r3, #8]
 800356c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003570:	d102      	bne.n	8003578 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2200      	movs	r2, #0
 8003576:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	685a      	ldr	r2, [r3, #4]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003580:	b2d2      	uxtb	r2, r2
 8003582:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003588:	687a      	ldr	r2, [r7, #4]
 800358a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800358c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d010      	beq.n	80035b8 <HAL_DMA_Init+0x104>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	2b04      	cmp	r3, #4
 800359c:	d80c      	bhi.n	80035b8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f000 fa96 	bl	8003ad0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035a8:	2200      	movs	r2, #0
 80035aa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80035b4:	605a      	str	r2, [r3, #4]
 80035b6:	e008      	b.n	80035ca <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2200      	movs	r2, #0
 80035ce:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2201      	movs	r2, #1
 80035d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80035e0:	2300      	movs	r3, #0
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3710      	adds	r7, #16
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	bf00      	nop
 80035ec:	40020407 	.word	0x40020407
 80035f0:	bffdfff8 	.word	0xbffdfff8
 80035f4:	cccccccd 	.word	0xcccccccd
 80035f8:	40020000 	.word	0x40020000
 80035fc:	bffdfbf8 	.word	0xbffdfbf8
 8003600:	40020400 	.word	0x40020400

08003604 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b086      	sub	sp, #24
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
 8003610:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003612:	2300      	movs	r3, #0
 8003614:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800361c:	2b01      	cmp	r3, #1
 800361e:	d101      	bne.n	8003624 <HAL_DMA_Start_IT+0x20>
 8003620:	2302      	movs	r3, #2
 8003622:	e066      	b.n	80036f2 <HAL_DMA_Start_IT+0xee>
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2201      	movs	r2, #1
 8003628:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003632:	b2db      	uxtb	r3, r3
 8003634:	2b01      	cmp	r3, #1
 8003636:	d155      	bne.n	80036e4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2202      	movs	r2, #2
 800363c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2200      	movs	r2, #0
 8003644:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f022 0201 	bic.w	r2, r2, #1
 8003654:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	687a      	ldr	r2, [r7, #4]
 800365a:	68b9      	ldr	r1, [r7, #8]
 800365c:	68f8      	ldr	r0, [r7, #12]
 800365e:	f000 f9bb 	bl	80039d8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003666:	2b00      	cmp	r3, #0
 8003668:	d008      	beq.n	800367c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f042 020e 	orr.w	r2, r2, #14
 8003678:	601a      	str	r2, [r3, #0]
 800367a:	e00f      	b.n	800369c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f022 0204 	bic.w	r2, r2, #4
 800368a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f042 020a 	orr.w	r2, r2, #10
 800369a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d007      	beq.n	80036ba <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036b8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d007      	beq.n	80036d2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036d0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	681a      	ldr	r2, [r3, #0]
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f042 0201 	orr.w	r2, r2, #1
 80036e0:	601a      	str	r2, [r3, #0]
 80036e2:	e005      	b.n	80036f0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2200      	movs	r2, #0
 80036e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80036ec:	2302      	movs	r3, #2
 80036ee:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80036f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3718      	adds	r7, #24
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}

080036fa <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80036fa:	b480      	push	{r7}
 80036fc:	b085      	sub	sp, #20
 80036fe:	af00      	add	r7, sp, #0
 8003700:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003702:	2300      	movs	r3, #0
 8003704:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800370c:	b2db      	uxtb	r3, r3
 800370e:	2b02      	cmp	r3, #2
 8003710:	d005      	beq.n	800371e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2204      	movs	r2, #4
 8003716:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	73fb      	strb	r3, [r7, #15]
 800371c:	e037      	b.n	800378e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f022 020e 	bic.w	r2, r2, #14
 800372c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003738:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800373c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	681a      	ldr	r2, [r3, #0]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f022 0201 	bic.w	r2, r2, #1
 800374c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003752:	f003 021f 	and.w	r2, r3, #31
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800375a:	2101      	movs	r1, #1
 800375c:	fa01 f202 	lsl.w	r2, r1, r2
 8003760:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003766:	687a      	ldr	r2, [r7, #4]
 8003768:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800376a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003770:	2b00      	cmp	r3, #0
 8003772:	d00c      	beq.n	800378e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800377e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003782:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003788:	687a      	ldr	r2, [r7, #4]
 800378a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800378c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2201      	movs	r2, #1
 8003792:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2200      	movs	r2, #0
 800379a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800379e:	7bfb      	ldrb	r3, [r7, #15]
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3714      	adds	r7, #20
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr

080037ac <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037b4:	2300      	movs	r3, #0
 80037b6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	2b02      	cmp	r3, #2
 80037c2:	d00d      	beq.n	80037e0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2204      	movs	r2, #4
 80037c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2201      	movs	r2, #1
 80037ce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	73fb      	strb	r3, [r7, #15]
 80037de:	e047      	b.n	8003870 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f022 020e 	bic.w	r2, r2, #14
 80037ee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f022 0201 	bic.w	r2, r2, #1
 80037fe:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800380a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800380e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003814:	f003 021f 	and.w	r2, r3, #31
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381c:	2101      	movs	r1, #1
 800381e:	fa01 f202 	lsl.w	r2, r1, r2
 8003822:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800382c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003832:	2b00      	cmp	r3, #0
 8003834:	d00c      	beq.n	8003850 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003840:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003844:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800384a:	687a      	ldr	r2, [r7, #4]
 800384c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800384e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2201      	movs	r2, #1
 8003854:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003864:	2b00      	cmp	r3, #0
 8003866:	d003      	beq.n	8003870 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	4798      	blx	r3
    }
  }
  return status;
 8003870:	7bfb      	ldrb	r3, [r7, #15]
}
 8003872:	4618      	mov	r0, r3
 8003874:	3710      	adds	r7, #16
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}

0800387a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800387a:	b580      	push	{r7, lr}
 800387c:	b084      	sub	sp, #16
 800387e:	af00      	add	r7, sp, #0
 8003880:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003896:	f003 031f 	and.w	r3, r3, #31
 800389a:	2204      	movs	r2, #4
 800389c:	409a      	lsls	r2, r3
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	4013      	ands	r3, r2
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d026      	beq.n	80038f4 <HAL_DMA_IRQHandler+0x7a>
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	f003 0304 	and.w	r3, r3, #4
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d021      	beq.n	80038f4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0320 	and.w	r3, r3, #32
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d107      	bne.n	80038ce <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f022 0204 	bic.w	r2, r2, #4
 80038cc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038d2:	f003 021f 	and.w	r2, r3, #31
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038da:	2104      	movs	r1, #4
 80038dc:	fa01 f202 	lsl.w	r2, r1, r2
 80038e0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d071      	beq.n	80039ce <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80038f2:	e06c      	b.n	80039ce <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038f8:	f003 031f 	and.w	r3, r3, #31
 80038fc:	2202      	movs	r2, #2
 80038fe:	409a      	lsls	r2, r3
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	4013      	ands	r3, r2
 8003904:	2b00      	cmp	r3, #0
 8003906:	d02e      	beq.n	8003966 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	2b00      	cmp	r3, #0
 8003910:	d029      	beq.n	8003966 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 0320 	and.w	r3, r3, #32
 800391c:	2b00      	cmp	r3, #0
 800391e:	d10b      	bne.n	8003938 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f022 020a 	bic.w	r2, r2, #10
 800392e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800393c:	f003 021f 	and.w	r2, r3, #31
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003944:	2102      	movs	r1, #2
 8003946:	fa01 f202 	lsl.w	r2, r1, r2
 800394a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2200      	movs	r2, #0
 8003950:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003958:	2b00      	cmp	r3, #0
 800395a:	d038      	beq.n	80039ce <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003960:	6878      	ldr	r0, [r7, #4]
 8003962:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003964:	e033      	b.n	80039ce <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800396a:	f003 031f 	and.w	r3, r3, #31
 800396e:	2208      	movs	r2, #8
 8003970:	409a      	lsls	r2, r3
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	4013      	ands	r3, r2
 8003976:	2b00      	cmp	r3, #0
 8003978:	d02a      	beq.n	80039d0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	f003 0308 	and.w	r3, r3, #8
 8003980:	2b00      	cmp	r3, #0
 8003982:	d025      	beq.n	80039d0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f022 020e 	bic.w	r2, r2, #14
 8003992:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003998:	f003 021f 	and.w	r2, r3, #31
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a0:	2101      	movs	r1, #1
 80039a2:	fa01 f202 	lsl.w	r2, r1, r2
 80039a6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2201      	movs	r2, #1
 80039b2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2200      	movs	r2, #0
 80039ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d004      	beq.n	80039d0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80039ce:	bf00      	nop
 80039d0:	bf00      	nop
}
 80039d2:	3710      	adds	r7, #16
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}

080039d8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039d8:	b480      	push	{r7}
 80039da:	b085      	sub	sp, #20
 80039dc:	af00      	add	r7, sp, #0
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	60b9      	str	r1, [r7, #8]
 80039e2:	607a      	str	r2, [r7, #4]
 80039e4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039ea:	68fa      	ldr	r2, [r7, #12]
 80039ec:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80039ee:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d004      	beq.n	8003a02 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039fc:	68fa      	ldr	r2, [r7, #12]
 80039fe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003a00:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a06:	f003 021f 	and.w	r2, r3, #31
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a0e:	2101      	movs	r1, #1
 8003a10:	fa01 f202 	lsl.w	r2, r1, r2
 8003a14:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	683a      	ldr	r2, [r7, #0]
 8003a1c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	2b10      	cmp	r3, #16
 8003a24:	d108      	bne.n	8003a38 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	687a      	ldr	r2, [r7, #4]
 8003a2c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	68ba      	ldr	r2, [r7, #8]
 8003a34:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003a36:	e007      	b.n	8003a48 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68ba      	ldr	r2, [r7, #8]
 8003a3e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	687a      	ldr	r2, [r7, #4]
 8003a46:	60da      	str	r2, [r3, #12]
}
 8003a48:	bf00      	nop
 8003a4a:	3714      	adds	r7, #20
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr

08003a54 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b087      	sub	sp, #28
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	461a      	mov	r2, r3
 8003a62:	4b16      	ldr	r3, [pc, #88]	@ (8003abc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d802      	bhi.n	8003a6e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003a68:	4b15      	ldr	r3, [pc, #84]	@ (8003ac0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003a6a:	617b      	str	r3, [r7, #20]
 8003a6c:	e001      	b.n	8003a72 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8003a6e:	4b15      	ldr	r3, [pc, #84]	@ (8003ac4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003a70:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	3b08      	subs	r3, #8
 8003a7e:	4a12      	ldr	r2, [pc, #72]	@ (8003ac8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003a80:	fba2 2303 	umull	r2, r3, r2, r3
 8003a84:	091b      	lsrs	r3, r3, #4
 8003a86:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a8c:	089b      	lsrs	r3, r3, #2
 8003a8e:	009a      	lsls	r2, r3, #2
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	4413      	add	r3, r2
 8003a94:	461a      	mov	r2, r3
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4a0b      	ldr	r2, [pc, #44]	@ (8003acc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003a9e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	f003 031f 	and.w	r3, r3, #31
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	409a      	lsls	r2, r3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003aae:	bf00      	nop
 8003ab0:	371c      	adds	r7, #28
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab8:	4770      	bx	lr
 8003aba:	bf00      	nop
 8003abc:	40020407 	.word	0x40020407
 8003ac0:	40020800 	.word	0x40020800
 8003ac4:	40020820 	.word	0x40020820
 8003ac8:	cccccccd 	.word	0xcccccccd
 8003acc:	40020880 	.word	0x40020880

08003ad0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b085      	sub	sp, #20
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003ae0:	68fa      	ldr	r2, [r7, #12]
 8003ae2:	4b0b      	ldr	r3, [pc, #44]	@ (8003b10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003ae4:	4413      	add	r3, r2
 8003ae6:	009b      	lsls	r3, r3, #2
 8003ae8:	461a      	mov	r2, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4a08      	ldr	r2, [pc, #32]	@ (8003b14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003af2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	3b01      	subs	r3, #1
 8003af8:	f003 031f 	and.w	r3, r3, #31
 8003afc:	2201      	movs	r2, #1
 8003afe:	409a      	lsls	r2, r3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003b04:	bf00      	nop
 8003b06:	3714      	adds	r7, #20
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr
 8003b10:	1000823f 	.word	0x1000823f
 8003b14:	40020940 	.word	0x40020940

08003b18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b087      	sub	sp, #28
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003b22:	2300      	movs	r3, #0
 8003b24:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003b26:	e15a      	b.n	8003dde <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	2101      	movs	r1, #1
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	fa01 f303 	lsl.w	r3, r1, r3
 8003b34:	4013      	ands	r3, r2
 8003b36:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	f000 814c 	beq.w	8003dd8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	f003 0303 	and.w	r3, r3, #3
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d005      	beq.n	8003b58 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003b54:	2b02      	cmp	r3, #2
 8003b56:	d130      	bne.n	8003bba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	005b      	lsls	r3, r3, #1
 8003b62:	2203      	movs	r2, #3
 8003b64:	fa02 f303 	lsl.w	r3, r2, r3
 8003b68:	43db      	mvns	r3, r3
 8003b6a:	693a      	ldr	r2, [r7, #16]
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	68da      	ldr	r2, [r3, #12]
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	005b      	lsls	r3, r3, #1
 8003b78:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7c:	693a      	ldr	r2, [r7, #16]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	693a      	ldr	r2, [r7, #16]
 8003b86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003b8e:	2201      	movs	r2, #1
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	fa02 f303 	lsl.w	r3, r2, r3
 8003b96:	43db      	mvns	r3, r3
 8003b98:	693a      	ldr	r2, [r7, #16]
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	091b      	lsrs	r3, r3, #4
 8003ba4:	f003 0201 	and.w	r2, r3, #1
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	fa02 f303 	lsl.w	r3, r2, r3
 8003bae:	693a      	ldr	r2, [r7, #16]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	693a      	ldr	r2, [r7, #16]
 8003bb8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	f003 0303 	and.w	r3, r3, #3
 8003bc2:	2b03      	cmp	r3, #3
 8003bc4:	d017      	beq.n	8003bf6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	68db      	ldr	r3, [r3, #12]
 8003bca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	005b      	lsls	r3, r3, #1
 8003bd0:	2203      	movs	r2, #3
 8003bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd6:	43db      	mvns	r3, r3
 8003bd8:	693a      	ldr	r2, [r7, #16]
 8003bda:	4013      	ands	r3, r2
 8003bdc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	689a      	ldr	r2, [r3, #8]
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	005b      	lsls	r3, r3, #1
 8003be6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bea:	693a      	ldr	r2, [r7, #16]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	693a      	ldr	r2, [r7, #16]
 8003bf4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	f003 0303 	and.w	r3, r3, #3
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d123      	bne.n	8003c4a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	08da      	lsrs	r2, r3, #3
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	3208      	adds	r2, #8
 8003c0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c0e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	f003 0307 	and.w	r3, r3, #7
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	220f      	movs	r2, #15
 8003c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1e:	43db      	mvns	r3, r3
 8003c20:	693a      	ldr	r2, [r7, #16]
 8003c22:	4013      	ands	r3, r2
 8003c24:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	691a      	ldr	r2, [r3, #16]
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	f003 0307 	and.w	r3, r3, #7
 8003c30:	009b      	lsls	r3, r3, #2
 8003c32:	fa02 f303 	lsl.w	r3, r2, r3
 8003c36:	693a      	ldr	r2, [r7, #16]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	08da      	lsrs	r2, r3, #3
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	3208      	adds	r2, #8
 8003c44:	6939      	ldr	r1, [r7, #16]
 8003c46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	005b      	lsls	r3, r3, #1
 8003c54:	2203      	movs	r2, #3
 8003c56:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5a:	43db      	mvns	r3, r3
 8003c5c:	693a      	ldr	r2, [r7, #16]
 8003c5e:	4013      	ands	r3, r2
 8003c60:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	f003 0203 	and.w	r2, r3, #3
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	005b      	lsls	r3, r3, #1
 8003c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c72:	693a      	ldr	r2, [r7, #16]
 8003c74:	4313      	orrs	r3, r2
 8003c76:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	693a      	ldr	r2, [r7, #16]
 8003c7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	f000 80a6 	beq.w	8003dd8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c8c:	4b5b      	ldr	r3, [pc, #364]	@ (8003dfc <HAL_GPIO_Init+0x2e4>)
 8003c8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c90:	4a5a      	ldr	r2, [pc, #360]	@ (8003dfc <HAL_GPIO_Init+0x2e4>)
 8003c92:	f043 0301 	orr.w	r3, r3, #1
 8003c96:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c98:	4b58      	ldr	r3, [pc, #352]	@ (8003dfc <HAL_GPIO_Init+0x2e4>)
 8003c9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c9c:	f003 0301 	and.w	r3, r3, #1
 8003ca0:	60bb      	str	r3, [r7, #8]
 8003ca2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ca4:	4a56      	ldr	r2, [pc, #344]	@ (8003e00 <HAL_GPIO_Init+0x2e8>)
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	089b      	lsrs	r3, r3, #2
 8003caa:	3302      	adds	r3, #2
 8003cac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cb0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	f003 0303 	and.w	r3, r3, #3
 8003cb8:	009b      	lsls	r3, r3, #2
 8003cba:	220f      	movs	r2, #15
 8003cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc0:	43db      	mvns	r3, r3
 8003cc2:	693a      	ldr	r2, [r7, #16]
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003cce:	d01f      	beq.n	8003d10 <HAL_GPIO_Init+0x1f8>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	4a4c      	ldr	r2, [pc, #304]	@ (8003e04 <HAL_GPIO_Init+0x2ec>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d019      	beq.n	8003d0c <HAL_GPIO_Init+0x1f4>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	4a4b      	ldr	r2, [pc, #300]	@ (8003e08 <HAL_GPIO_Init+0x2f0>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d013      	beq.n	8003d08 <HAL_GPIO_Init+0x1f0>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	4a4a      	ldr	r2, [pc, #296]	@ (8003e0c <HAL_GPIO_Init+0x2f4>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d00d      	beq.n	8003d04 <HAL_GPIO_Init+0x1ec>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	4a49      	ldr	r2, [pc, #292]	@ (8003e10 <HAL_GPIO_Init+0x2f8>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d007      	beq.n	8003d00 <HAL_GPIO_Init+0x1e8>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	4a48      	ldr	r2, [pc, #288]	@ (8003e14 <HAL_GPIO_Init+0x2fc>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d101      	bne.n	8003cfc <HAL_GPIO_Init+0x1e4>
 8003cf8:	2305      	movs	r3, #5
 8003cfa:	e00a      	b.n	8003d12 <HAL_GPIO_Init+0x1fa>
 8003cfc:	2306      	movs	r3, #6
 8003cfe:	e008      	b.n	8003d12 <HAL_GPIO_Init+0x1fa>
 8003d00:	2304      	movs	r3, #4
 8003d02:	e006      	b.n	8003d12 <HAL_GPIO_Init+0x1fa>
 8003d04:	2303      	movs	r3, #3
 8003d06:	e004      	b.n	8003d12 <HAL_GPIO_Init+0x1fa>
 8003d08:	2302      	movs	r3, #2
 8003d0a:	e002      	b.n	8003d12 <HAL_GPIO_Init+0x1fa>
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e000      	b.n	8003d12 <HAL_GPIO_Init+0x1fa>
 8003d10:	2300      	movs	r3, #0
 8003d12:	697a      	ldr	r2, [r7, #20]
 8003d14:	f002 0203 	and.w	r2, r2, #3
 8003d18:	0092      	lsls	r2, r2, #2
 8003d1a:	4093      	lsls	r3, r2
 8003d1c:	693a      	ldr	r2, [r7, #16]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d22:	4937      	ldr	r1, [pc, #220]	@ (8003e00 <HAL_GPIO_Init+0x2e8>)
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	089b      	lsrs	r3, r3, #2
 8003d28:	3302      	adds	r3, #2
 8003d2a:	693a      	ldr	r2, [r7, #16]
 8003d2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003d30:	4b39      	ldr	r3, [pc, #228]	@ (8003e18 <HAL_GPIO_Init+0x300>)
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	43db      	mvns	r3, r3
 8003d3a:	693a      	ldr	r2, [r7, #16]
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d003      	beq.n	8003d54 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003d4c:	693a      	ldr	r2, [r7, #16]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	4313      	orrs	r3, r2
 8003d52:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003d54:	4a30      	ldr	r2, [pc, #192]	@ (8003e18 <HAL_GPIO_Init+0x300>)
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003d5a:	4b2f      	ldr	r3, [pc, #188]	@ (8003e18 <HAL_GPIO_Init+0x300>)
 8003d5c:	68db      	ldr	r3, [r3, #12]
 8003d5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	43db      	mvns	r3, r3
 8003d64:	693a      	ldr	r2, [r7, #16]
 8003d66:	4013      	ands	r3, r2
 8003d68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d003      	beq.n	8003d7e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003d76:	693a      	ldr	r2, [r7, #16]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003d7e:	4a26      	ldr	r2, [pc, #152]	@ (8003e18 <HAL_GPIO_Init+0x300>)
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003d84:	4b24      	ldr	r3, [pc, #144]	@ (8003e18 <HAL_GPIO_Init+0x300>)
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	43db      	mvns	r3, r3
 8003d8e:	693a      	ldr	r2, [r7, #16]
 8003d90:	4013      	ands	r3, r2
 8003d92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d003      	beq.n	8003da8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003da0:	693a      	ldr	r2, [r7, #16]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	4313      	orrs	r3, r2
 8003da6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003da8:	4a1b      	ldr	r2, [pc, #108]	@ (8003e18 <HAL_GPIO_Init+0x300>)
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003dae:	4b1a      	ldr	r3, [pc, #104]	@ (8003e18 <HAL_GPIO_Init+0x300>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	43db      	mvns	r3, r3
 8003db8:	693a      	ldr	r2, [r7, #16]
 8003dba:	4013      	ands	r3, r2
 8003dbc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d003      	beq.n	8003dd2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003dca:	693a      	ldr	r2, [r7, #16]
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003dd2:	4a11      	ldr	r2, [pc, #68]	@ (8003e18 <HAL_GPIO_Init+0x300>)
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	3301      	adds	r3, #1
 8003ddc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	fa22 f303 	lsr.w	r3, r2, r3
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	f47f ae9d 	bne.w	8003b28 <HAL_GPIO_Init+0x10>
  }
}
 8003dee:	bf00      	nop
 8003df0:	bf00      	nop
 8003df2:	371c      	adds	r7, #28
 8003df4:	46bd      	mov	sp, r7
 8003df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfa:	4770      	bx	lr
 8003dfc:	40021000 	.word	0x40021000
 8003e00:	40010000 	.word	0x40010000
 8003e04:	48000400 	.word	0x48000400
 8003e08:	48000800 	.word	0x48000800
 8003e0c:	48000c00 	.word	0x48000c00
 8003e10:	48001000 	.word	0x48001000
 8003e14:	48001400 	.word	0x48001400
 8003e18:	40010400 	.word	0x40010400

08003e1c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b085      	sub	sp, #20
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
 8003e24:	460b      	mov	r3, r1
 8003e26:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	691a      	ldr	r2, [r3, #16]
 8003e2c:	887b      	ldrh	r3, [r7, #2]
 8003e2e:	4013      	ands	r3, r2
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d002      	beq.n	8003e3a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003e34:	2301      	movs	r3, #1
 8003e36:	73fb      	strb	r3, [r7, #15]
 8003e38:	e001      	b.n	8003e3e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003e3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3714      	adds	r7, #20
 8003e44:	46bd      	mov	sp, r7
 8003e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4a:	4770      	bx	lr

08003e4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b083      	sub	sp, #12
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
 8003e54:	460b      	mov	r3, r1
 8003e56:	807b      	strh	r3, [r7, #2]
 8003e58:	4613      	mov	r3, r2
 8003e5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003e5c:	787b      	ldrb	r3, [r7, #1]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d003      	beq.n	8003e6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003e62:	887a      	ldrh	r2, [r7, #2]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003e68:	e002      	b.n	8003e70 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003e6a:	887a      	ldrh	r2, [r7, #2]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003e70:	bf00      	nop
 8003e72:	370c      	adds	r7, #12
 8003e74:	46bd      	mov	sp, r7
 8003e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7a:	4770      	bx	lr

08003e7c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b085      	sub	sp, #20
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	460b      	mov	r3, r1
 8003e86:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	695b      	ldr	r3, [r3, #20]
 8003e8c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003e8e:	887a      	ldrh	r2, [r7, #2]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	4013      	ands	r3, r2
 8003e94:	041a      	lsls	r2, r3, #16
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	43d9      	mvns	r1, r3
 8003e9a:	887b      	ldrh	r3, [r7, #2]
 8003e9c:	400b      	ands	r3, r1
 8003e9e:	431a      	orrs	r2, r3
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	619a      	str	r2, [r3, #24]
}
 8003ea4:	bf00      	nop
 8003ea6:	3714      	adds	r7, #20
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eae:	4770      	bx	lr

08003eb0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b082      	sub	sp, #8
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003eba:	4b08      	ldr	r3, [pc, #32]	@ (8003edc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ebc:	695a      	ldr	r2, [r3, #20]
 8003ebe:	88fb      	ldrh	r3, [r7, #6]
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d006      	beq.n	8003ed4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003ec6:	4a05      	ldr	r2, [pc, #20]	@ (8003edc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ec8:	88fb      	ldrh	r3, [r7, #6]
 8003eca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ecc:	88fb      	ldrh	r3, [r7, #6]
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f7fe f9c2 	bl	8002258 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ed4:	bf00      	nop
 8003ed6:	3708      	adds	r7, #8
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	40010400 	.word	0x40010400

08003ee0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b085      	sub	sp, #20
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d141      	bne.n	8003f72 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003eee:	4b4b      	ldr	r3, [pc, #300]	@ (800401c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003ef6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003efa:	d131      	bne.n	8003f60 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003efc:	4b47      	ldr	r3, [pc, #284]	@ (800401c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003efe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f02:	4a46      	ldr	r2, [pc, #280]	@ (800401c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f08:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f0c:	4b43      	ldr	r3, [pc, #268]	@ (800401c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003f14:	4a41      	ldr	r2, [pc, #260]	@ (800401c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003f1a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003f1c:	4b40      	ldr	r3, [pc, #256]	@ (8004020 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	2232      	movs	r2, #50	@ 0x32
 8003f22:	fb02 f303 	mul.w	r3, r2, r3
 8003f26:	4a3f      	ldr	r2, [pc, #252]	@ (8004024 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003f28:	fba2 2303 	umull	r2, r3, r2, r3
 8003f2c:	0c9b      	lsrs	r3, r3, #18
 8003f2e:	3301      	adds	r3, #1
 8003f30:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f32:	e002      	b.n	8003f3a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	3b01      	subs	r3, #1
 8003f38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f3a:	4b38      	ldr	r3, [pc, #224]	@ (800401c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f3c:	695b      	ldr	r3, [r3, #20]
 8003f3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f46:	d102      	bne.n	8003f4e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d1f2      	bne.n	8003f34 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003f4e:	4b33      	ldr	r3, [pc, #204]	@ (800401c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f50:	695b      	ldr	r3, [r3, #20]
 8003f52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f5a:	d158      	bne.n	800400e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003f5c:	2303      	movs	r3, #3
 8003f5e:	e057      	b.n	8004010 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f60:	4b2e      	ldr	r3, [pc, #184]	@ (800401c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f66:	4a2d      	ldr	r2, [pc, #180]	@ (800401c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f6c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003f70:	e04d      	b.n	800400e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f78:	d141      	bne.n	8003ffe <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003f7a:	4b28      	ldr	r3, [pc, #160]	@ (800401c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003f82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f86:	d131      	bne.n	8003fec <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f88:	4b24      	ldr	r3, [pc, #144]	@ (800401c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f8e:	4a23      	ldr	r2, [pc, #140]	@ (800401c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f94:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f98:	4b20      	ldr	r3, [pc, #128]	@ (800401c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003fa0:	4a1e      	ldr	r2, [pc, #120]	@ (800401c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fa2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003fa6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003fa8:	4b1d      	ldr	r3, [pc, #116]	@ (8004020 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2232      	movs	r2, #50	@ 0x32
 8003fae:	fb02 f303 	mul.w	r3, r2, r3
 8003fb2:	4a1c      	ldr	r2, [pc, #112]	@ (8004024 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8003fb8:	0c9b      	lsrs	r3, r3, #18
 8003fba:	3301      	adds	r3, #1
 8003fbc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003fbe:	e002      	b.n	8003fc6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	3b01      	subs	r3, #1
 8003fc4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003fc6:	4b15      	ldr	r3, [pc, #84]	@ (800401c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fc8:	695b      	ldr	r3, [r3, #20]
 8003fca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fd2:	d102      	bne.n	8003fda <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d1f2      	bne.n	8003fc0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003fda:	4b10      	ldr	r3, [pc, #64]	@ (800401c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fdc:	695b      	ldr	r3, [r3, #20]
 8003fde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fe2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fe6:	d112      	bne.n	800400e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003fe8:	2303      	movs	r3, #3
 8003fea:	e011      	b.n	8004010 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003fec:	4b0b      	ldr	r3, [pc, #44]	@ (800401c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ff2:	4a0a      	ldr	r2, [pc, #40]	@ (800401c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ff4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ff8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003ffc:	e007      	b.n	800400e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003ffe:	4b07      	ldr	r3, [pc, #28]	@ (800401c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004006:	4a05      	ldr	r2, [pc, #20]	@ (800401c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004008:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800400c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800400e:	2300      	movs	r3, #0
}
 8004010:	4618      	mov	r0, r3
 8004012:	3714      	adds	r7, #20
 8004014:	46bd      	mov	sp, r7
 8004016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401a:	4770      	bx	lr
 800401c:	40007000 	.word	0x40007000
 8004020:	20000214 	.word	0x20000214
 8004024:	431bde83 	.word	0x431bde83

08004028 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004028:	b480      	push	{r7}
 800402a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800402c:	4b05      	ldr	r3, [pc, #20]	@ (8004044 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	4a04      	ldr	r2, [pc, #16]	@ (8004044 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004032:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004036:	6093      	str	r3, [r2, #8]
}
 8004038:	bf00      	nop
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr
 8004042:	bf00      	nop
 8004044:	40007000 	.word	0x40007000

08004048 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b088      	sub	sp, #32
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d101      	bne.n	800405a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e2fe      	b.n	8004658 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 0301 	and.w	r3, r3, #1
 8004062:	2b00      	cmp	r3, #0
 8004064:	d075      	beq.n	8004152 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004066:	4b97      	ldr	r3, [pc, #604]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	f003 030c 	and.w	r3, r3, #12
 800406e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004070:	4b94      	ldr	r3, [pc, #592]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	f003 0303 	and.w	r3, r3, #3
 8004078:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800407a:	69bb      	ldr	r3, [r7, #24]
 800407c:	2b0c      	cmp	r3, #12
 800407e:	d102      	bne.n	8004086 <HAL_RCC_OscConfig+0x3e>
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	2b03      	cmp	r3, #3
 8004084:	d002      	beq.n	800408c <HAL_RCC_OscConfig+0x44>
 8004086:	69bb      	ldr	r3, [r7, #24]
 8004088:	2b08      	cmp	r3, #8
 800408a:	d10b      	bne.n	80040a4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800408c:	4b8d      	ldr	r3, [pc, #564]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004094:	2b00      	cmp	r3, #0
 8004096:	d05b      	beq.n	8004150 <HAL_RCC_OscConfig+0x108>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d157      	bne.n	8004150 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e2d9      	b.n	8004658 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040ac:	d106      	bne.n	80040bc <HAL_RCC_OscConfig+0x74>
 80040ae:	4b85      	ldr	r3, [pc, #532]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a84      	ldr	r2, [pc, #528]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 80040b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040b8:	6013      	str	r3, [r2, #0]
 80040ba:	e01d      	b.n	80040f8 <HAL_RCC_OscConfig+0xb0>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040c4:	d10c      	bne.n	80040e0 <HAL_RCC_OscConfig+0x98>
 80040c6:	4b7f      	ldr	r3, [pc, #508]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a7e      	ldr	r2, [pc, #504]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 80040cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040d0:	6013      	str	r3, [r2, #0]
 80040d2:	4b7c      	ldr	r3, [pc, #496]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a7b      	ldr	r2, [pc, #492]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 80040d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040dc:	6013      	str	r3, [r2, #0]
 80040de:	e00b      	b.n	80040f8 <HAL_RCC_OscConfig+0xb0>
 80040e0:	4b78      	ldr	r3, [pc, #480]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a77      	ldr	r2, [pc, #476]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 80040e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040ea:	6013      	str	r3, [r2, #0]
 80040ec:	4b75      	ldr	r3, [pc, #468]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a74      	ldr	r2, [pc, #464]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 80040f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d013      	beq.n	8004128 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004100:	f7ff f8bc 	bl	800327c <HAL_GetTick>
 8004104:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004106:	e008      	b.n	800411a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004108:	f7ff f8b8 	bl	800327c <HAL_GetTick>
 800410c:	4602      	mov	r2, r0
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	2b64      	cmp	r3, #100	@ 0x64
 8004114:	d901      	bls.n	800411a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e29e      	b.n	8004658 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800411a:	4b6a      	ldr	r3, [pc, #424]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d0f0      	beq.n	8004108 <HAL_RCC_OscConfig+0xc0>
 8004126:	e014      	b.n	8004152 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004128:	f7ff f8a8 	bl	800327c <HAL_GetTick>
 800412c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800412e:	e008      	b.n	8004142 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004130:	f7ff f8a4 	bl	800327c <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	2b64      	cmp	r3, #100	@ 0x64
 800413c:	d901      	bls.n	8004142 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e28a      	b.n	8004658 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004142:	4b60      	ldr	r3, [pc, #384]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d1f0      	bne.n	8004130 <HAL_RCC_OscConfig+0xe8>
 800414e:	e000      	b.n	8004152 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004150:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 0302 	and.w	r3, r3, #2
 800415a:	2b00      	cmp	r3, #0
 800415c:	d075      	beq.n	800424a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800415e:	4b59      	ldr	r3, [pc, #356]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	f003 030c 	and.w	r3, r3, #12
 8004166:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004168:	4b56      	ldr	r3, [pc, #344]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	f003 0303 	and.w	r3, r3, #3
 8004170:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004172:	69bb      	ldr	r3, [r7, #24]
 8004174:	2b0c      	cmp	r3, #12
 8004176:	d102      	bne.n	800417e <HAL_RCC_OscConfig+0x136>
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	2b02      	cmp	r3, #2
 800417c:	d002      	beq.n	8004184 <HAL_RCC_OscConfig+0x13c>
 800417e:	69bb      	ldr	r3, [r7, #24]
 8004180:	2b04      	cmp	r3, #4
 8004182:	d11f      	bne.n	80041c4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004184:	4b4f      	ldr	r3, [pc, #316]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800418c:	2b00      	cmp	r3, #0
 800418e:	d005      	beq.n	800419c <HAL_RCC_OscConfig+0x154>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d101      	bne.n	800419c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	e25d      	b.n	8004658 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800419c:	4b49      	ldr	r3, [pc, #292]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	691b      	ldr	r3, [r3, #16]
 80041a8:	061b      	lsls	r3, r3, #24
 80041aa:	4946      	ldr	r1, [pc, #280]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 80041ac:	4313      	orrs	r3, r2
 80041ae:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80041b0:	4b45      	ldr	r3, [pc, #276]	@ (80042c8 <HAL_RCC_OscConfig+0x280>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4618      	mov	r0, r3
 80041b6:	f7ff f815 	bl	80031e4 <HAL_InitTick>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d043      	beq.n	8004248 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e249      	b.n	8004658 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d023      	beq.n	8004214 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041cc:	4b3d      	ldr	r3, [pc, #244]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a3c      	ldr	r2, [pc, #240]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 80041d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041d8:	f7ff f850 	bl	800327c <HAL_GetTick>
 80041dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041de:	e008      	b.n	80041f2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041e0:	f7ff f84c 	bl	800327c <HAL_GetTick>
 80041e4:	4602      	mov	r2, r0
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	2b02      	cmp	r3, #2
 80041ec:	d901      	bls.n	80041f2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e232      	b.n	8004658 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041f2:	4b34      	ldr	r3, [pc, #208]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d0f0      	beq.n	80041e0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041fe:	4b31      	ldr	r3, [pc, #196]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	691b      	ldr	r3, [r3, #16]
 800420a:	061b      	lsls	r3, r3, #24
 800420c:	492d      	ldr	r1, [pc, #180]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 800420e:	4313      	orrs	r3, r2
 8004210:	604b      	str	r3, [r1, #4]
 8004212:	e01a      	b.n	800424a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004214:	4b2b      	ldr	r3, [pc, #172]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a2a      	ldr	r2, [pc, #168]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 800421a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800421e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004220:	f7ff f82c 	bl	800327c <HAL_GetTick>
 8004224:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004226:	e008      	b.n	800423a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004228:	f7ff f828 	bl	800327c <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	2b02      	cmp	r3, #2
 8004234:	d901      	bls.n	800423a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	e20e      	b.n	8004658 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800423a:	4b22      	ldr	r3, [pc, #136]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004242:	2b00      	cmp	r3, #0
 8004244:	d1f0      	bne.n	8004228 <HAL_RCC_OscConfig+0x1e0>
 8004246:	e000      	b.n	800424a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004248:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f003 0308 	and.w	r3, r3, #8
 8004252:	2b00      	cmp	r3, #0
 8004254:	d041      	beq.n	80042da <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	695b      	ldr	r3, [r3, #20]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d01c      	beq.n	8004298 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800425e:	4b19      	ldr	r3, [pc, #100]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 8004260:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004264:	4a17      	ldr	r2, [pc, #92]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 8004266:	f043 0301 	orr.w	r3, r3, #1
 800426a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800426e:	f7ff f805 	bl	800327c <HAL_GetTick>
 8004272:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004274:	e008      	b.n	8004288 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004276:	f7ff f801 	bl	800327c <HAL_GetTick>
 800427a:	4602      	mov	r2, r0
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	1ad3      	subs	r3, r2, r3
 8004280:	2b02      	cmp	r3, #2
 8004282:	d901      	bls.n	8004288 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004284:	2303      	movs	r3, #3
 8004286:	e1e7      	b.n	8004658 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004288:	4b0e      	ldr	r3, [pc, #56]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 800428a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800428e:	f003 0302 	and.w	r3, r3, #2
 8004292:	2b00      	cmp	r3, #0
 8004294:	d0ef      	beq.n	8004276 <HAL_RCC_OscConfig+0x22e>
 8004296:	e020      	b.n	80042da <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004298:	4b0a      	ldr	r3, [pc, #40]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 800429a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800429e:	4a09      	ldr	r2, [pc, #36]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 80042a0:	f023 0301 	bic.w	r3, r3, #1
 80042a4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042a8:	f7fe ffe8 	bl	800327c <HAL_GetTick>
 80042ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80042ae:	e00d      	b.n	80042cc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042b0:	f7fe ffe4 	bl	800327c <HAL_GetTick>
 80042b4:	4602      	mov	r2, r0
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d906      	bls.n	80042cc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e1ca      	b.n	8004658 <HAL_RCC_OscConfig+0x610>
 80042c2:	bf00      	nop
 80042c4:	40021000 	.word	0x40021000
 80042c8:	20000218 	.word	0x20000218
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80042cc:	4b8c      	ldr	r3, [pc, #560]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 80042ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042d2:	f003 0302 	and.w	r3, r3, #2
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d1ea      	bne.n	80042b0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0304 	and.w	r3, r3, #4
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	f000 80a6 	beq.w	8004434 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042e8:	2300      	movs	r3, #0
 80042ea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80042ec:	4b84      	ldr	r3, [pc, #528]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 80042ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d101      	bne.n	80042fc <HAL_RCC_OscConfig+0x2b4>
 80042f8:	2301      	movs	r3, #1
 80042fa:	e000      	b.n	80042fe <HAL_RCC_OscConfig+0x2b6>
 80042fc:	2300      	movs	r3, #0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d00d      	beq.n	800431e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004302:	4b7f      	ldr	r3, [pc, #508]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 8004304:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004306:	4a7e      	ldr	r2, [pc, #504]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 8004308:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800430c:	6593      	str	r3, [r2, #88]	@ 0x58
 800430e:	4b7c      	ldr	r3, [pc, #496]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 8004310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004312:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004316:	60fb      	str	r3, [r7, #12]
 8004318:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800431a:	2301      	movs	r3, #1
 800431c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800431e:	4b79      	ldr	r3, [pc, #484]	@ (8004504 <HAL_RCC_OscConfig+0x4bc>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004326:	2b00      	cmp	r3, #0
 8004328:	d118      	bne.n	800435c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800432a:	4b76      	ldr	r3, [pc, #472]	@ (8004504 <HAL_RCC_OscConfig+0x4bc>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a75      	ldr	r2, [pc, #468]	@ (8004504 <HAL_RCC_OscConfig+0x4bc>)
 8004330:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004334:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004336:	f7fe ffa1 	bl	800327c <HAL_GetTick>
 800433a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800433c:	e008      	b.n	8004350 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800433e:	f7fe ff9d 	bl	800327c <HAL_GetTick>
 8004342:	4602      	mov	r2, r0
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	1ad3      	subs	r3, r2, r3
 8004348:	2b02      	cmp	r3, #2
 800434a:	d901      	bls.n	8004350 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800434c:	2303      	movs	r3, #3
 800434e:	e183      	b.n	8004658 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004350:	4b6c      	ldr	r3, [pc, #432]	@ (8004504 <HAL_RCC_OscConfig+0x4bc>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004358:	2b00      	cmp	r3, #0
 800435a:	d0f0      	beq.n	800433e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	2b01      	cmp	r3, #1
 8004362:	d108      	bne.n	8004376 <HAL_RCC_OscConfig+0x32e>
 8004364:	4b66      	ldr	r3, [pc, #408]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 8004366:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800436a:	4a65      	ldr	r2, [pc, #404]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 800436c:	f043 0301 	orr.w	r3, r3, #1
 8004370:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004374:	e024      	b.n	80043c0 <HAL_RCC_OscConfig+0x378>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	2b05      	cmp	r3, #5
 800437c:	d110      	bne.n	80043a0 <HAL_RCC_OscConfig+0x358>
 800437e:	4b60      	ldr	r3, [pc, #384]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 8004380:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004384:	4a5e      	ldr	r2, [pc, #376]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 8004386:	f043 0304 	orr.w	r3, r3, #4
 800438a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800438e:	4b5c      	ldr	r3, [pc, #368]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 8004390:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004394:	4a5a      	ldr	r2, [pc, #360]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 8004396:	f043 0301 	orr.w	r3, r3, #1
 800439a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800439e:	e00f      	b.n	80043c0 <HAL_RCC_OscConfig+0x378>
 80043a0:	4b57      	ldr	r3, [pc, #348]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 80043a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043a6:	4a56      	ldr	r2, [pc, #344]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 80043a8:	f023 0301 	bic.w	r3, r3, #1
 80043ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80043b0:	4b53      	ldr	r3, [pc, #332]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 80043b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043b6:	4a52      	ldr	r2, [pc, #328]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 80043b8:	f023 0304 	bic.w	r3, r3, #4
 80043bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d016      	beq.n	80043f6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043c8:	f7fe ff58 	bl	800327c <HAL_GetTick>
 80043cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043ce:	e00a      	b.n	80043e6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043d0:	f7fe ff54 	bl	800327c <HAL_GetTick>
 80043d4:	4602      	mov	r2, r0
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043de:	4293      	cmp	r3, r2
 80043e0:	d901      	bls.n	80043e6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e138      	b.n	8004658 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043e6:	4b46      	ldr	r3, [pc, #280]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 80043e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043ec:	f003 0302 	and.w	r3, r3, #2
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d0ed      	beq.n	80043d0 <HAL_RCC_OscConfig+0x388>
 80043f4:	e015      	b.n	8004422 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043f6:	f7fe ff41 	bl	800327c <HAL_GetTick>
 80043fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80043fc:	e00a      	b.n	8004414 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043fe:	f7fe ff3d 	bl	800327c <HAL_GetTick>
 8004402:	4602      	mov	r2, r0
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	f241 3288 	movw	r2, #5000	@ 0x1388
 800440c:	4293      	cmp	r3, r2
 800440e:	d901      	bls.n	8004414 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004410:	2303      	movs	r3, #3
 8004412:	e121      	b.n	8004658 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004414:	4b3a      	ldr	r3, [pc, #232]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 8004416:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800441a:	f003 0302 	and.w	r3, r3, #2
 800441e:	2b00      	cmp	r3, #0
 8004420:	d1ed      	bne.n	80043fe <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004422:	7ffb      	ldrb	r3, [r7, #31]
 8004424:	2b01      	cmp	r3, #1
 8004426:	d105      	bne.n	8004434 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004428:	4b35      	ldr	r3, [pc, #212]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 800442a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800442c:	4a34      	ldr	r2, [pc, #208]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 800442e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004432:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f003 0320 	and.w	r3, r3, #32
 800443c:	2b00      	cmp	r3, #0
 800443e:	d03c      	beq.n	80044ba <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	699b      	ldr	r3, [r3, #24]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d01c      	beq.n	8004482 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004448:	4b2d      	ldr	r3, [pc, #180]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 800444a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800444e:	4a2c      	ldr	r2, [pc, #176]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 8004450:	f043 0301 	orr.w	r3, r3, #1
 8004454:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004458:	f7fe ff10 	bl	800327c <HAL_GetTick>
 800445c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800445e:	e008      	b.n	8004472 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004460:	f7fe ff0c 	bl	800327c <HAL_GetTick>
 8004464:	4602      	mov	r2, r0
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	1ad3      	subs	r3, r2, r3
 800446a:	2b02      	cmp	r3, #2
 800446c:	d901      	bls.n	8004472 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800446e:	2303      	movs	r3, #3
 8004470:	e0f2      	b.n	8004658 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004472:	4b23      	ldr	r3, [pc, #140]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 8004474:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004478:	f003 0302 	and.w	r3, r3, #2
 800447c:	2b00      	cmp	r3, #0
 800447e:	d0ef      	beq.n	8004460 <HAL_RCC_OscConfig+0x418>
 8004480:	e01b      	b.n	80044ba <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004482:	4b1f      	ldr	r3, [pc, #124]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 8004484:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004488:	4a1d      	ldr	r2, [pc, #116]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 800448a:	f023 0301 	bic.w	r3, r3, #1
 800448e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004492:	f7fe fef3 	bl	800327c <HAL_GetTick>
 8004496:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004498:	e008      	b.n	80044ac <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800449a:	f7fe feef 	bl	800327c <HAL_GetTick>
 800449e:	4602      	mov	r2, r0
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	1ad3      	subs	r3, r2, r3
 80044a4:	2b02      	cmp	r3, #2
 80044a6:	d901      	bls.n	80044ac <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80044a8:	2303      	movs	r3, #3
 80044aa:	e0d5      	b.n	8004658 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80044ac:	4b14      	ldr	r3, [pc, #80]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 80044ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80044b2:	f003 0302 	and.w	r3, r3, #2
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d1ef      	bne.n	800449a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	69db      	ldr	r3, [r3, #28]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	f000 80c9 	beq.w	8004656 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80044c4:	4b0e      	ldr	r3, [pc, #56]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	f003 030c 	and.w	r3, r3, #12
 80044cc:	2b0c      	cmp	r3, #12
 80044ce:	f000 8083 	beq.w	80045d8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	69db      	ldr	r3, [r3, #28]
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d15e      	bne.n	8004598 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044da:	4b09      	ldr	r3, [pc, #36]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a08      	ldr	r2, [pc, #32]	@ (8004500 <HAL_RCC_OscConfig+0x4b8>)
 80044e0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80044e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044e6:	f7fe fec9 	bl	800327c <HAL_GetTick>
 80044ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044ec:	e00c      	b.n	8004508 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044ee:	f7fe fec5 	bl	800327c <HAL_GetTick>
 80044f2:	4602      	mov	r2, r0
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	1ad3      	subs	r3, r2, r3
 80044f8:	2b02      	cmp	r3, #2
 80044fa:	d905      	bls.n	8004508 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80044fc:	2303      	movs	r3, #3
 80044fe:	e0ab      	b.n	8004658 <HAL_RCC_OscConfig+0x610>
 8004500:	40021000 	.word	0x40021000
 8004504:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004508:	4b55      	ldr	r3, [pc, #340]	@ (8004660 <HAL_RCC_OscConfig+0x618>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004510:	2b00      	cmp	r3, #0
 8004512:	d1ec      	bne.n	80044ee <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004514:	4b52      	ldr	r3, [pc, #328]	@ (8004660 <HAL_RCC_OscConfig+0x618>)
 8004516:	68da      	ldr	r2, [r3, #12]
 8004518:	4b52      	ldr	r3, [pc, #328]	@ (8004664 <HAL_RCC_OscConfig+0x61c>)
 800451a:	4013      	ands	r3, r2
 800451c:	687a      	ldr	r2, [r7, #4]
 800451e:	6a11      	ldr	r1, [r2, #32]
 8004520:	687a      	ldr	r2, [r7, #4]
 8004522:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004524:	3a01      	subs	r2, #1
 8004526:	0112      	lsls	r2, r2, #4
 8004528:	4311      	orrs	r1, r2
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800452e:	0212      	lsls	r2, r2, #8
 8004530:	4311      	orrs	r1, r2
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004536:	0852      	lsrs	r2, r2, #1
 8004538:	3a01      	subs	r2, #1
 800453a:	0552      	lsls	r2, r2, #21
 800453c:	4311      	orrs	r1, r2
 800453e:	687a      	ldr	r2, [r7, #4]
 8004540:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004542:	0852      	lsrs	r2, r2, #1
 8004544:	3a01      	subs	r2, #1
 8004546:	0652      	lsls	r2, r2, #25
 8004548:	4311      	orrs	r1, r2
 800454a:	687a      	ldr	r2, [r7, #4]
 800454c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800454e:	06d2      	lsls	r2, r2, #27
 8004550:	430a      	orrs	r2, r1
 8004552:	4943      	ldr	r1, [pc, #268]	@ (8004660 <HAL_RCC_OscConfig+0x618>)
 8004554:	4313      	orrs	r3, r2
 8004556:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004558:	4b41      	ldr	r3, [pc, #260]	@ (8004660 <HAL_RCC_OscConfig+0x618>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a40      	ldr	r2, [pc, #256]	@ (8004660 <HAL_RCC_OscConfig+0x618>)
 800455e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004562:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004564:	4b3e      	ldr	r3, [pc, #248]	@ (8004660 <HAL_RCC_OscConfig+0x618>)
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	4a3d      	ldr	r2, [pc, #244]	@ (8004660 <HAL_RCC_OscConfig+0x618>)
 800456a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800456e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004570:	f7fe fe84 	bl	800327c <HAL_GetTick>
 8004574:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004576:	e008      	b.n	800458a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004578:	f7fe fe80 	bl	800327c <HAL_GetTick>
 800457c:	4602      	mov	r2, r0
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	1ad3      	subs	r3, r2, r3
 8004582:	2b02      	cmp	r3, #2
 8004584:	d901      	bls.n	800458a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004586:	2303      	movs	r3, #3
 8004588:	e066      	b.n	8004658 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800458a:	4b35      	ldr	r3, [pc, #212]	@ (8004660 <HAL_RCC_OscConfig+0x618>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d0f0      	beq.n	8004578 <HAL_RCC_OscConfig+0x530>
 8004596:	e05e      	b.n	8004656 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004598:	4b31      	ldr	r3, [pc, #196]	@ (8004660 <HAL_RCC_OscConfig+0x618>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a30      	ldr	r2, [pc, #192]	@ (8004660 <HAL_RCC_OscConfig+0x618>)
 800459e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80045a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045a4:	f7fe fe6a 	bl	800327c <HAL_GetTick>
 80045a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045aa:	e008      	b.n	80045be <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045ac:	f7fe fe66 	bl	800327c <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d901      	bls.n	80045be <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	e04c      	b.n	8004658 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045be:	4b28      	ldr	r3, [pc, #160]	@ (8004660 <HAL_RCC_OscConfig+0x618>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d1f0      	bne.n	80045ac <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80045ca:	4b25      	ldr	r3, [pc, #148]	@ (8004660 <HAL_RCC_OscConfig+0x618>)
 80045cc:	68da      	ldr	r2, [r3, #12]
 80045ce:	4924      	ldr	r1, [pc, #144]	@ (8004660 <HAL_RCC_OscConfig+0x618>)
 80045d0:	4b25      	ldr	r3, [pc, #148]	@ (8004668 <HAL_RCC_OscConfig+0x620>)
 80045d2:	4013      	ands	r3, r2
 80045d4:	60cb      	str	r3, [r1, #12]
 80045d6:	e03e      	b.n	8004656 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	69db      	ldr	r3, [r3, #28]
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d101      	bne.n	80045e4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e039      	b.n	8004658 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80045e4:	4b1e      	ldr	r3, [pc, #120]	@ (8004660 <HAL_RCC_OscConfig+0x618>)
 80045e6:	68db      	ldr	r3, [r3, #12]
 80045e8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	f003 0203 	and.w	r2, r3, #3
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6a1b      	ldr	r3, [r3, #32]
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d12c      	bne.n	8004652 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004602:	3b01      	subs	r3, #1
 8004604:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004606:	429a      	cmp	r2, r3
 8004608:	d123      	bne.n	8004652 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004614:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004616:	429a      	cmp	r2, r3
 8004618:	d11b      	bne.n	8004652 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004624:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004626:	429a      	cmp	r2, r3
 8004628:	d113      	bne.n	8004652 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004634:	085b      	lsrs	r3, r3, #1
 8004636:	3b01      	subs	r3, #1
 8004638:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800463a:	429a      	cmp	r2, r3
 800463c:	d109      	bne.n	8004652 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004648:	085b      	lsrs	r3, r3, #1
 800464a:	3b01      	subs	r3, #1
 800464c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800464e:	429a      	cmp	r2, r3
 8004650:	d001      	beq.n	8004656 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e000      	b.n	8004658 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004656:	2300      	movs	r3, #0
}
 8004658:	4618      	mov	r0, r3
 800465a:	3720      	adds	r7, #32
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}
 8004660:	40021000 	.word	0x40021000
 8004664:	019f800c 	.word	0x019f800c
 8004668:	feeefffc 	.word	0xfeeefffc

0800466c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b086      	sub	sp, #24
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004676:	2300      	movs	r3, #0
 8004678:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d101      	bne.n	8004684 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004680:	2301      	movs	r3, #1
 8004682:	e11e      	b.n	80048c2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004684:	4b91      	ldr	r3, [pc, #580]	@ (80048cc <HAL_RCC_ClockConfig+0x260>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 030f 	and.w	r3, r3, #15
 800468c:	683a      	ldr	r2, [r7, #0]
 800468e:	429a      	cmp	r2, r3
 8004690:	d910      	bls.n	80046b4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004692:	4b8e      	ldr	r3, [pc, #568]	@ (80048cc <HAL_RCC_ClockConfig+0x260>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f023 020f 	bic.w	r2, r3, #15
 800469a:	498c      	ldr	r1, [pc, #560]	@ (80048cc <HAL_RCC_ClockConfig+0x260>)
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	4313      	orrs	r3, r2
 80046a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046a2:	4b8a      	ldr	r3, [pc, #552]	@ (80048cc <HAL_RCC_ClockConfig+0x260>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f003 030f 	and.w	r3, r3, #15
 80046aa:	683a      	ldr	r2, [r7, #0]
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d001      	beq.n	80046b4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80046b0:	2301      	movs	r3, #1
 80046b2:	e106      	b.n	80048c2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 0301 	and.w	r3, r3, #1
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d073      	beq.n	80047a8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	2b03      	cmp	r3, #3
 80046c6:	d129      	bne.n	800471c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046c8:	4b81      	ldr	r3, [pc, #516]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d101      	bne.n	80046d8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80046d4:	2301      	movs	r3, #1
 80046d6:	e0f4      	b.n	80048c2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80046d8:	f000 f99e 	bl	8004a18 <RCC_GetSysClockFreqFromPLLSource>
 80046dc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	4a7c      	ldr	r2, [pc, #496]	@ (80048d4 <HAL_RCC_ClockConfig+0x268>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d93f      	bls.n	8004766 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80046e6:	4b7a      	ldr	r3, [pc, #488]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d009      	beq.n	8004706 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d033      	beq.n	8004766 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004702:	2b00      	cmp	r3, #0
 8004704:	d12f      	bne.n	8004766 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004706:	4b72      	ldr	r3, [pc, #456]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800470e:	4a70      	ldr	r2, [pc, #448]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 8004710:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004714:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004716:	2380      	movs	r3, #128	@ 0x80
 8004718:	617b      	str	r3, [r7, #20]
 800471a:	e024      	b.n	8004766 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	2b02      	cmp	r3, #2
 8004722:	d107      	bne.n	8004734 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004724:	4b6a      	ldr	r3, [pc, #424]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d109      	bne.n	8004744 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	e0c6      	b.n	80048c2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004734:	4b66      	ldr	r3, [pc, #408]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800473c:	2b00      	cmp	r3, #0
 800473e:	d101      	bne.n	8004744 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	e0be      	b.n	80048c2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004744:	f000 f8ce 	bl	80048e4 <HAL_RCC_GetSysClockFreq>
 8004748:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	4a61      	ldr	r2, [pc, #388]	@ (80048d4 <HAL_RCC_ClockConfig+0x268>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d909      	bls.n	8004766 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004752:	4b5f      	ldr	r3, [pc, #380]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800475a:	4a5d      	ldr	r2, [pc, #372]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 800475c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004760:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004762:	2380      	movs	r3, #128	@ 0x80
 8004764:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004766:	4b5a      	ldr	r3, [pc, #360]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	f023 0203 	bic.w	r2, r3, #3
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	4957      	ldr	r1, [pc, #348]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 8004774:	4313      	orrs	r3, r2
 8004776:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004778:	f7fe fd80 	bl	800327c <HAL_GetTick>
 800477c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800477e:	e00a      	b.n	8004796 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004780:	f7fe fd7c 	bl	800327c <HAL_GetTick>
 8004784:	4602      	mov	r2, r0
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	1ad3      	subs	r3, r2, r3
 800478a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800478e:	4293      	cmp	r3, r2
 8004790:	d901      	bls.n	8004796 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e095      	b.n	80048c2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004796:	4b4e      	ldr	r3, [pc, #312]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	f003 020c 	and.w	r2, r3, #12
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	009b      	lsls	r3, r3, #2
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d1eb      	bne.n	8004780 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 0302 	and.w	r3, r3, #2
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d023      	beq.n	80047fc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 0304 	and.w	r3, r3, #4
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d005      	beq.n	80047cc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047c0:	4b43      	ldr	r3, [pc, #268]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	4a42      	ldr	r2, [pc, #264]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 80047c6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80047ca:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0308 	and.w	r3, r3, #8
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d007      	beq.n	80047e8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80047d8:	4b3d      	ldr	r3, [pc, #244]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80047e0:	4a3b      	ldr	r2, [pc, #236]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 80047e2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80047e6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047e8:	4b39      	ldr	r3, [pc, #228]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	4936      	ldr	r1, [pc, #216]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 80047f6:	4313      	orrs	r3, r2
 80047f8:	608b      	str	r3, [r1, #8]
 80047fa:	e008      	b.n	800480e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	2b80      	cmp	r3, #128	@ 0x80
 8004800:	d105      	bne.n	800480e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004802:	4b33      	ldr	r3, [pc, #204]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	4a32      	ldr	r2, [pc, #200]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 8004808:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800480c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800480e:	4b2f      	ldr	r3, [pc, #188]	@ (80048cc <HAL_RCC_ClockConfig+0x260>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 030f 	and.w	r3, r3, #15
 8004816:	683a      	ldr	r2, [r7, #0]
 8004818:	429a      	cmp	r2, r3
 800481a:	d21d      	bcs.n	8004858 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800481c:	4b2b      	ldr	r3, [pc, #172]	@ (80048cc <HAL_RCC_ClockConfig+0x260>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f023 020f 	bic.w	r2, r3, #15
 8004824:	4929      	ldr	r1, [pc, #164]	@ (80048cc <HAL_RCC_ClockConfig+0x260>)
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	4313      	orrs	r3, r2
 800482a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800482c:	f7fe fd26 	bl	800327c <HAL_GetTick>
 8004830:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004832:	e00a      	b.n	800484a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004834:	f7fe fd22 	bl	800327c <HAL_GetTick>
 8004838:	4602      	mov	r2, r0
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	1ad3      	subs	r3, r2, r3
 800483e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004842:	4293      	cmp	r3, r2
 8004844:	d901      	bls.n	800484a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004846:	2303      	movs	r3, #3
 8004848:	e03b      	b.n	80048c2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800484a:	4b20      	ldr	r3, [pc, #128]	@ (80048cc <HAL_RCC_ClockConfig+0x260>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 030f 	and.w	r3, r3, #15
 8004852:	683a      	ldr	r2, [r7, #0]
 8004854:	429a      	cmp	r2, r3
 8004856:	d1ed      	bne.n	8004834 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 0304 	and.w	r3, r3, #4
 8004860:	2b00      	cmp	r3, #0
 8004862:	d008      	beq.n	8004876 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004864:	4b1a      	ldr	r3, [pc, #104]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	68db      	ldr	r3, [r3, #12]
 8004870:	4917      	ldr	r1, [pc, #92]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 8004872:	4313      	orrs	r3, r2
 8004874:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f003 0308 	and.w	r3, r3, #8
 800487e:	2b00      	cmp	r3, #0
 8004880:	d009      	beq.n	8004896 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004882:	4b13      	ldr	r3, [pc, #76]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	691b      	ldr	r3, [r3, #16]
 800488e:	00db      	lsls	r3, r3, #3
 8004890:	490f      	ldr	r1, [pc, #60]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 8004892:	4313      	orrs	r3, r2
 8004894:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004896:	f000 f825 	bl	80048e4 <HAL_RCC_GetSysClockFreq>
 800489a:	4602      	mov	r2, r0
 800489c:	4b0c      	ldr	r3, [pc, #48]	@ (80048d0 <HAL_RCC_ClockConfig+0x264>)
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	091b      	lsrs	r3, r3, #4
 80048a2:	f003 030f 	and.w	r3, r3, #15
 80048a6:	490c      	ldr	r1, [pc, #48]	@ (80048d8 <HAL_RCC_ClockConfig+0x26c>)
 80048a8:	5ccb      	ldrb	r3, [r1, r3]
 80048aa:	f003 031f 	and.w	r3, r3, #31
 80048ae:	fa22 f303 	lsr.w	r3, r2, r3
 80048b2:	4a0a      	ldr	r2, [pc, #40]	@ (80048dc <HAL_RCC_ClockConfig+0x270>)
 80048b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80048b6:	4b0a      	ldr	r3, [pc, #40]	@ (80048e0 <HAL_RCC_ClockConfig+0x274>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4618      	mov	r0, r3
 80048bc:	f7fe fc92 	bl	80031e4 <HAL_InitTick>
 80048c0:	4603      	mov	r3, r0
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	3718      	adds	r7, #24
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	bf00      	nop
 80048cc:	40022000 	.word	0x40022000
 80048d0:	40021000 	.word	0x40021000
 80048d4:	04c4b400 	.word	0x04c4b400
 80048d8:	08008f84 	.word	0x08008f84
 80048dc:	20000214 	.word	0x20000214
 80048e0:	20000218 	.word	0x20000218

080048e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b087      	sub	sp, #28
 80048e8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80048ea:	4b2c      	ldr	r3, [pc, #176]	@ (800499c <HAL_RCC_GetSysClockFreq+0xb8>)
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	f003 030c 	and.w	r3, r3, #12
 80048f2:	2b04      	cmp	r3, #4
 80048f4:	d102      	bne.n	80048fc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80048f6:	4b2a      	ldr	r3, [pc, #168]	@ (80049a0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80048f8:	613b      	str	r3, [r7, #16]
 80048fa:	e047      	b.n	800498c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80048fc:	4b27      	ldr	r3, [pc, #156]	@ (800499c <HAL_RCC_GetSysClockFreq+0xb8>)
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	f003 030c 	and.w	r3, r3, #12
 8004904:	2b08      	cmp	r3, #8
 8004906:	d102      	bne.n	800490e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004908:	4b26      	ldr	r3, [pc, #152]	@ (80049a4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800490a:	613b      	str	r3, [r7, #16]
 800490c:	e03e      	b.n	800498c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800490e:	4b23      	ldr	r3, [pc, #140]	@ (800499c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	f003 030c 	and.w	r3, r3, #12
 8004916:	2b0c      	cmp	r3, #12
 8004918:	d136      	bne.n	8004988 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800491a:	4b20      	ldr	r3, [pc, #128]	@ (800499c <HAL_RCC_GetSysClockFreq+0xb8>)
 800491c:	68db      	ldr	r3, [r3, #12]
 800491e:	f003 0303 	and.w	r3, r3, #3
 8004922:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004924:	4b1d      	ldr	r3, [pc, #116]	@ (800499c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	091b      	lsrs	r3, r3, #4
 800492a:	f003 030f 	and.w	r3, r3, #15
 800492e:	3301      	adds	r3, #1
 8004930:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2b03      	cmp	r3, #3
 8004936:	d10c      	bne.n	8004952 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004938:	4a1a      	ldr	r2, [pc, #104]	@ (80049a4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004940:	4a16      	ldr	r2, [pc, #88]	@ (800499c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004942:	68d2      	ldr	r2, [r2, #12]
 8004944:	0a12      	lsrs	r2, r2, #8
 8004946:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800494a:	fb02 f303 	mul.w	r3, r2, r3
 800494e:	617b      	str	r3, [r7, #20]
      break;
 8004950:	e00c      	b.n	800496c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004952:	4a13      	ldr	r2, [pc, #76]	@ (80049a0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	fbb2 f3f3 	udiv	r3, r2, r3
 800495a:	4a10      	ldr	r2, [pc, #64]	@ (800499c <HAL_RCC_GetSysClockFreq+0xb8>)
 800495c:	68d2      	ldr	r2, [r2, #12]
 800495e:	0a12      	lsrs	r2, r2, #8
 8004960:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004964:	fb02 f303 	mul.w	r3, r2, r3
 8004968:	617b      	str	r3, [r7, #20]
      break;
 800496a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800496c:	4b0b      	ldr	r3, [pc, #44]	@ (800499c <HAL_RCC_GetSysClockFreq+0xb8>)
 800496e:	68db      	ldr	r3, [r3, #12]
 8004970:	0e5b      	lsrs	r3, r3, #25
 8004972:	f003 0303 	and.w	r3, r3, #3
 8004976:	3301      	adds	r3, #1
 8004978:	005b      	lsls	r3, r3, #1
 800497a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800497c:	697a      	ldr	r2, [r7, #20]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	fbb2 f3f3 	udiv	r3, r2, r3
 8004984:	613b      	str	r3, [r7, #16]
 8004986:	e001      	b.n	800498c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004988:	2300      	movs	r3, #0
 800498a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800498c:	693b      	ldr	r3, [r7, #16]
}
 800498e:	4618      	mov	r0, r3
 8004990:	371c      	adds	r7, #28
 8004992:	46bd      	mov	sp, r7
 8004994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004998:	4770      	bx	lr
 800499a:	bf00      	nop
 800499c:	40021000 	.word	0x40021000
 80049a0:	00f42400 	.word	0x00f42400
 80049a4:	016e3600 	.word	0x016e3600

080049a8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049a8:	b480      	push	{r7}
 80049aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049ac:	4b03      	ldr	r3, [pc, #12]	@ (80049bc <HAL_RCC_GetHCLKFreq+0x14>)
 80049ae:	681b      	ldr	r3, [r3, #0]
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr
 80049ba:	bf00      	nop
 80049bc:	20000214 	.word	0x20000214

080049c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80049c4:	f7ff fff0 	bl	80049a8 <HAL_RCC_GetHCLKFreq>
 80049c8:	4602      	mov	r2, r0
 80049ca:	4b06      	ldr	r3, [pc, #24]	@ (80049e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	0a1b      	lsrs	r3, r3, #8
 80049d0:	f003 0307 	and.w	r3, r3, #7
 80049d4:	4904      	ldr	r1, [pc, #16]	@ (80049e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80049d6:	5ccb      	ldrb	r3, [r1, r3]
 80049d8:	f003 031f 	and.w	r3, r3, #31
 80049dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	40021000 	.word	0x40021000
 80049e8:	08008f94 	.word	0x08008f94

080049ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80049f0:	f7ff ffda 	bl	80049a8 <HAL_RCC_GetHCLKFreq>
 80049f4:	4602      	mov	r2, r0
 80049f6:	4b06      	ldr	r3, [pc, #24]	@ (8004a10 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	0adb      	lsrs	r3, r3, #11
 80049fc:	f003 0307 	and.w	r3, r3, #7
 8004a00:	4904      	ldr	r1, [pc, #16]	@ (8004a14 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004a02:	5ccb      	ldrb	r3, [r1, r3]
 8004a04:	f003 031f 	and.w	r3, r3, #31
 8004a08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	bd80      	pop	{r7, pc}
 8004a10:	40021000 	.word	0x40021000
 8004a14:	08008f94 	.word	0x08008f94

08004a18 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b087      	sub	sp, #28
 8004a1c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004a1e:	4b1e      	ldr	r3, [pc, #120]	@ (8004a98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004a20:	68db      	ldr	r3, [r3, #12]
 8004a22:	f003 0303 	and.w	r3, r3, #3
 8004a26:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004a28:	4b1b      	ldr	r3, [pc, #108]	@ (8004a98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004a2a:	68db      	ldr	r3, [r3, #12]
 8004a2c:	091b      	lsrs	r3, r3, #4
 8004a2e:	f003 030f 	and.w	r3, r3, #15
 8004a32:	3301      	adds	r3, #1
 8004a34:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	2b03      	cmp	r3, #3
 8004a3a:	d10c      	bne.n	8004a56 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004a3c:	4a17      	ldr	r2, [pc, #92]	@ (8004a9c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a44:	4a14      	ldr	r2, [pc, #80]	@ (8004a98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004a46:	68d2      	ldr	r2, [r2, #12]
 8004a48:	0a12      	lsrs	r2, r2, #8
 8004a4a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004a4e:	fb02 f303 	mul.w	r3, r2, r3
 8004a52:	617b      	str	r3, [r7, #20]
    break;
 8004a54:	e00c      	b.n	8004a70 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004a56:	4a12      	ldr	r2, [pc, #72]	@ (8004aa0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a5e:	4a0e      	ldr	r2, [pc, #56]	@ (8004a98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004a60:	68d2      	ldr	r2, [r2, #12]
 8004a62:	0a12      	lsrs	r2, r2, #8
 8004a64:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004a68:	fb02 f303 	mul.w	r3, r2, r3
 8004a6c:	617b      	str	r3, [r7, #20]
    break;
 8004a6e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004a70:	4b09      	ldr	r3, [pc, #36]	@ (8004a98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004a72:	68db      	ldr	r3, [r3, #12]
 8004a74:	0e5b      	lsrs	r3, r3, #25
 8004a76:	f003 0303 	and.w	r3, r3, #3
 8004a7a:	3301      	adds	r3, #1
 8004a7c:	005b      	lsls	r3, r3, #1
 8004a7e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004a80:	697a      	ldr	r2, [r7, #20]
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a88:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004a8a:	687b      	ldr	r3, [r7, #4]
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	371c      	adds	r7, #28
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr
 8004a98:	40021000 	.word	0x40021000
 8004a9c:	016e3600 	.word	0x016e3600
 8004aa0:	00f42400 	.word	0x00f42400

08004aa4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b086      	sub	sp, #24
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004aac:	2300      	movs	r3, #0
 8004aae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	f000 8098 	beq.w	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ac6:	4b43      	ldr	r3, [pc, #268]	@ (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d10d      	bne.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ad2:	4b40      	ldr	r3, [pc, #256]	@ (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ad4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ad6:	4a3f      	ldr	r2, [pc, #252]	@ (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ad8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004adc:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ade:	4b3d      	ldr	r3, [pc, #244]	@ (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ae2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ae6:	60bb      	str	r3, [r7, #8]
 8004ae8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004aea:	2301      	movs	r3, #1
 8004aec:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004aee:	4b3a      	ldr	r3, [pc, #232]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a39      	ldr	r2, [pc, #228]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004af4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004af8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004afa:	f7fe fbbf 	bl	800327c <HAL_GetTick>
 8004afe:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004b00:	e009      	b.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b02:	f7fe fbbb 	bl	800327c <HAL_GetTick>
 8004b06:	4602      	mov	r2, r0
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	1ad3      	subs	r3, r2, r3
 8004b0c:	2b02      	cmp	r3, #2
 8004b0e:	d902      	bls.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004b10:	2303      	movs	r3, #3
 8004b12:	74fb      	strb	r3, [r7, #19]
        break;
 8004b14:	e005      	b.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004b16:	4b30      	ldr	r3, [pc, #192]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d0ef      	beq.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004b22:	7cfb      	ldrb	r3, [r7, #19]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d159      	bne.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004b28:	4b2a      	ldr	r3, [pc, #168]	@ (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b32:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d01e      	beq.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b3e:	697a      	ldr	r2, [r7, #20]
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d019      	beq.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004b44:	4b23      	ldr	r3, [pc, #140]	@ (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b4e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004b50:	4b20      	ldr	r3, [pc, #128]	@ (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b56:	4a1f      	ldr	r2, [pc, #124]	@ (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004b60:	4b1c      	ldr	r3, [pc, #112]	@ (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b66:	4a1b      	ldr	r2, [pc, #108]	@ (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004b70:	4a18      	ldr	r2, [pc, #96]	@ (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004b78:	697b      	ldr	r3, [r7, #20]
 8004b7a:	f003 0301 	and.w	r3, r3, #1
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d016      	beq.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b82:	f7fe fb7b 	bl	800327c <HAL_GetTick>
 8004b86:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b88:	e00b      	b.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b8a:	f7fe fb77 	bl	800327c <HAL_GetTick>
 8004b8e:	4602      	mov	r2, r0
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	1ad3      	subs	r3, r2, r3
 8004b94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d902      	bls.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004b9c:	2303      	movs	r3, #3
 8004b9e:	74fb      	strb	r3, [r7, #19]
            break;
 8004ba0:	e006      	b.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ba2:	4b0c      	ldr	r3, [pc, #48]	@ (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ba4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ba8:	f003 0302 	and.w	r3, r3, #2
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d0ec      	beq.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004bb0:	7cfb      	ldrb	r3, [r7, #19]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d10b      	bne.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bb6:	4b07      	ldr	r3, [pc, #28]	@ (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004bb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bbc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bc4:	4903      	ldr	r1, [pc, #12]	@ (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004bcc:	e008      	b.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004bce:	7cfb      	ldrb	r3, [r7, #19]
 8004bd0:	74bb      	strb	r3, [r7, #18]
 8004bd2:	e005      	b.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004bd4:	40021000 	.word	0x40021000
 8004bd8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bdc:	7cfb      	ldrb	r3, [r7, #19]
 8004bde:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004be0:	7c7b      	ldrb	r3, [r7, #17]
 8004be2:	2b01      	cmp	r3, #1
 8004be4:	d105      	bne.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004be6:	4ba7      	ldr	r3, [pc, #668]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bea:	4aa6      	ldr	r2, [pc, #664]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004bf0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f003 0301 	and.w	r3, r3, #1
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d00a      	beq.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004bfe:	4ba1      	ldr	r3, [pc, #644]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c04:	f023 0203 	bic.w	r2, r3, #3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	499d      	ldr	r1, [pc, #628]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 0302 	and.w	r3, r3, #2
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d00a      	beq.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004c20:	4b98      	ldr	r3, [pc, #608]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c26:	f023 020c 	bic.w	r2, r3, #12
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	4995      	ldr	r1, [pc, #596]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c30:	4313      	orrs	r3, r2
 8004c32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 0304 	and.w	r3, r3, #4
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d00a      	beq.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004c42:	4b90      	ldr	r3, [pc, #576]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c48:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	498c      	ldr	r1, [pc, #560]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c52:	4313      	orrs	r3, r2
 8004c54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 0308 	and.w	r3, r3, #8
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d00a      	beq.n	8004c7a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004c64:	4b87      	ldr	r3, [pc, #540]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c6a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	691b      	ldr	r3, [r3, #16]
 8004c72:	4984      	ldr	r1, [pc, #528]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c74:	4313      	orrs	r3, r2
 8004c76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f003 0310 	and.w	r3, r3, #16
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d00a      	beq.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004c86:	4b7f      	ldr	r3, [pc, #508]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c8c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	695b      	ldr	r3, [r3, #20]
 8004c94:	497b      	ldr	r1, [pc, #492]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c96:	4313      	orrs	r3, r2
 8004c98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f003 0320 	and.w	r3, r3, #32
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d00a      	beq.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004ca8:	4b76      	ldr	r3, [pc, #472]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	699b      	ldr	r3, [r3, #24]
 8004cb6:	4973      	ldr	r1, [pc, #460]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d00a      	beq.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004cca:	4b6e      	ldr	r3, [pc, #440]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cd0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	69db      	ldr	r3, [r3, #28]
 8004cd8:	496a      	ldr	r1, [pc, #424]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d00a      	beq.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004cec:	4b65      	ldr	r3, [pc, #404]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cf2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6a1b      	ldr	r3, [r3, #32]
 8004cfa:	4962      	ldr	r1, [pc, #392]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d00a      	beq.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004d0e:	4b5d      	ldr	r3, [pc, #372]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d14:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d1c:	4959      	ldr	r1, [pc, #356]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d00a      	beq.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004d30:	4b54      	ldr	r3, [pc, #336]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d32:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d36:	f023 0203 	bic.w	r2, r3, #3
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d3e:	4951      	ldr	r1, [pc, #324]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d40:	4313      	orrs	r3, r2
 8004d42:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d00a      	beq.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004d52:	4b4c      	ldr	r3, [pc, #304]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d58:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d60:	4948      	ldr	r1, [pc, #288]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d62:	4313      	orrs	r3, r2
 8004d64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d015      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d74:	4b43      	ldr	r3, [pc, #268]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d7a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d82:	4940      	ldr	r1, [pc, #256]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d84:	4313      	orrs	r3, r2
 8004d86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d92:	d105      	bne.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d94:	4b3b      	ldr	r3, [pc, #236]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d96:	68db      	ldr	r3, [r3, #12]
 8004d98:	4a3a      	ldr	r2, [pc, #232]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d9e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d015      	beq.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004dac:	4b35      	ldr	r3, [pc, #212]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004db2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dba:	4932      	ldr	r1, [pc, #200]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dc6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004dca:	d105      	bne.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004dcc:	4b2d      	ldr	r3, [pc, #180]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	4a2c      	ldr	r2, [pc, #176]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004dd2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004dd6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d015      	beq.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004de4:	4b27      	ldr	r3, [pc, #156]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dea:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004df2:	4924      	ldr	r1, [pc, #144]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004df4:	4313      	orrs	r3, r2
 8004df6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dfe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e02:	d105      	bne.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e04:	4b1f      	ldr	r3, [pc, #124]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	4a1e      	ldr	r2, [pc, #120]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e0e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d015      	beq.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004e1c:	4b19      	ldr	r3, [pc, #100]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e22:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e2a:	4916      	ldr	r1, [pc, #88]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004e3a:	d105      	bne.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e3c:	4b11      	ldr	r3, [pc, #68]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e3e:	68db      	ldr	r3, [r3, #12]
 8004e40:	4a10      	ldr	r2, [pc, #64]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e46:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d019      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004e54:	4b0b      	ldr	r3, [pc, #44]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e5a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e62:	4908      	ldr	r1, [pc, #32]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e64:	4313      	orrs	r3, r2
 8004e66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004e72:	d109      	bne.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e74:	4b03      	ldr	r3, [pc, #12]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e76:	68db      	ldr	r3, [r3, #12]
 8004e78:	4a02      	ldr	r2, [pc, #8]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e7e:	60d3      	str	r3, [r2, #12]
 8004e80:	e002      	b.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004e82:	bf00      	nop
 8004e84:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d015      	beq.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004e94:	4b29      	ldr	r3, [pc, #164]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e9a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ea2:	4926      	ldr	r1, [pc, #152]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004eb2:	d105      	bne.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004eb4:	4b21      	ldr	r3, [pc, #132]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	4a20      	ldr	r2, [pc, #128]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004eba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ebe:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d015      	beq.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004ecc:	4b1b      	ldr	r3, [pc, #108]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ed2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004eda:	4918      	ldr	r1, [pc, #96]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004edc:	4313      	orrs	r3, r2
 8004ede:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004eea:	d105      	bne.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004eec:	4b13      	ldr	r3, [pc, #76]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004eee:	68db      	ldr	r3, [r3, #12]
 8004ef0:	4a12      	ldr	r2, [pc, #72]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004ef2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ef6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d015      	beq.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004f04:	4b0d      	ldr	r3, [pc, #52]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004f06:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f0a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f12:	490a      	ldr	r1, [pc, #40]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004f14:	4313      	orrs	r3, r2
 8004f16:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f1e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f22:	d105      	bne.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f24:	4b05      	ldr	r3, [pc, #20]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004f26:	68db      	ldr	r3, [r3, #12]
 8004f28:	4a04      	ldr	r2, [pc, #16]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004f2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f2e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004f30:	7cbb      	ldrb	r3, [r7, #18]
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3718      	adds	r7, #24
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
 8004f3a:	bf00      	nop
 8004f3c:	40021000 	.word	0x40021000

08004f40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b082      	sub	sp, #8
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d101      	bne.n	8004f52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e054      	b.n	8004ffc <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d111      	bne.n	8004f82 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f001 fee2 	bl	8006d30 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d102      	bne.n	8004f7a <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	4a23      	ldr	r2, [pc, #140]	@ (8005004 <HAL_TIM_Base_Init+0xc4>)
 8004f78:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2202      	movs	r2, #2
 8004f86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	3304      	adds	r3, #4
 8004f92:	4619      	mov	r1, r3
 8004f94:	4610      	mov	r0, r2
 8004f96:	f001 fa2b 	bl	80063f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2201      	movs	r2, #1
 8004fae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2201      	movs	r2, #1
 8004fc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2201      	movs	r2, #1
 8004fce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2201      	movs	r2, #1
 8004fee:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ffa:	2300      	movs	r3, #0
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3708      	adds	r7, #8
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}
 8005004:	08002ced 	.word	0x08002ced

08005008 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005008:	b480      	push	{r7}
 800500a:	b085      	sub	sp, #20
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005016:	b2db      	uxtb	r3, r3
 8005018:	2b01      	cmp	r3, #1
 800501a:	d001      	beq.n	8005020 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	e04c      	b.n	80050ba <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2202      	movs	r2, #2
 8005024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a26      	ldr	r2, [pc, #152]	@ (80050c8 <HAL_TIM_Base_Start+0xc0>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d022      	beq.n	8005078 <HAL_TIM_Base_Start+0x70>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800503a:	d01d      	beq.n	8005078 <HAL_TIM_Base_Start+0x70>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a22      	ldr	r2, [pc, #136]	@ (80050cc <HAL_TIM_Base_Start+0xc4>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d018      	beq.n	8005078 <HAL_TIM_Base_Start+0x70>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a21      	ldr	r2, [pc, #132]	@ (80050d0 <HAL_TIM_Base_Start+0xc8>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d013      	beq.n	8005078 <HAL_TIM_Base_Start+0x70>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a1f      	ldr	r2, [pc, #124]	@ (80050d4 <HAL_TIM_Base_Start+0xcc>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d00e      	beq.n	8005078 <HAL_TIM_Base_Start+0x70>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a1e      	ldr	r2, [pc, #120]	@ (80050d8 <HAL_TIM_Base_Start+0xd0>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d009      	beq.n	8005078 <HAL_TIM_Base_Start+0x70>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a1c      	ldr	r2, [pc, #112]	@ (80050dc <HAL_TIM_Base_Start+0xd4>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d004      	beq.n	8005078 <HAL_TIM_Base_Start+0x70>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a1b      	ldr	r2, [pc, #108]	@ (80050e0 <HAL_TIM_Base_Start+0xd8>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d115      	bne.n	80050a4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	689a      	ldr	r2, [r3, #8]
 800507e:	4b19      	ldr	r3, [pc, #100]	@ (80050e4 <HAL_TIM_Base_Start+0xdc>)
 8005080:	4013      	ands	r3, r2
 8005082:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2b06      	cmp	r3, #6
 8005088:	d015      	beq.n	80050b6 <HAL_TIM_Base_Start+0xae>
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005090:	d011      	beq.n	80050b6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f042 0201 	orr.w	r2, r2, #1
 80050a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050a2:	e008      	b.n	80050b6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f042 0201 	orr.w	r2, r2, #1
 80050b2:	601a      	str	r2, [r3, #0]
 80050b4:	e000      	b.n	80050b8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050b6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80050b8:	2300      	movs	r3, #0
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3714      	adds	r7, #20
 80050be:	46bd      	mov	sp, r7
 80050c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c4:	4770      	bx	lr
 80050c6:	bf00      	nop
 80050c8:	40012c00 	.word	0x40012c00
 80050cc:	40000400 	.word	0x40000400
 80050d0:	40000800 	.word	0x40000800
 80050d4:	40000c00 	.word	0x40000c00
 80050d8:	40013400 	.word	0x40013400
 80050dc:	40014000 	.word	0x40014000
 80050e0:	40015000 	.word	0x40015000
 80050e4:	00010007 	.word	0x00010007

080050e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b085      	sub	sp, #20
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	d001      	beq.n	8005100 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	e054      	b.n	80051aa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2202      	movs	r2, #2
 8005104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	68da      	ldr	r2, [r3, #12]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f042 0201 	orr.w	r2, r2, #1
 8005116:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a26      	ldr	r2, [pc, #152]	@ (80051b8 <HAL_TIM_Base_Start_IT+0xd0>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d022      	beq.n	8005168 <HAL_TIM_Base_Start_IT+0x80>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800512a:	d01d      	beq.n	8005168 <HAL_TIM_Base_Start_IT+0x80>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a22      	ldr	r2, [pc, #136]	@ (80051bc <HAL_TIM_Base_Start_IT+0xd4>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d018      	beq.n	8005168 <HAL_TIM_Base_Start_IT+0x80>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a21      	ldr	r2, [pc, #132]	@ (80051c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d013      	beq.n	8005168 <HAL_TIM_Base_Start_IT+0x80>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a1f      	ldr	r2, [pc, #124]	@ (80051c4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d00e      	beq.n	8005168 <HAL_TIM_Base_Start_IT+0x80>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a1e      	ldr	r2, [pc, #120]	@ (80051c8 <HAL_TIM_Base_Start_IT+0xe0>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d009      	beq.n	8005168 <HAL_TIM_Base_Start_IT+0x80>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a1c      	ldr	r2, [pc, #112]	@ (80051cc <HAL_TIM_Base_Start_IT+0xe4>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d004      	beq.n	8005168 <HAL_TIM_Base_Start_IT+0x80>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a1b      	ldr	r2, [pc, #108]	@ (80051d0 <HAL_TIM_Base_Start_IT+0xe8>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d115      	bne.n	8005194 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	689a      	ldr	r2, [r3, #8]
 800516e:	4b19      	ldr	r3, [pc, #100]	@ (80051d4 <HAL_TIM_Base_Start_IT+0xec>)
 8005170:	4013      	ands	r3, r2
 8005172:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2b06      	cmp	r3, #6
 8005178:	d015      	beq.n	80051a6 <HAL_TIM_Base_Start_IT+0xbe>
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005180:	d011      	beq.n	80051a6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f042 0201 	orr.w	r2, r2, #1
 8005190:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005192:	e008      	b.n	80051a6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	681a      	ldr	r2, [r3, #0]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f042 0201 	orr.w	r2, r2, #1
 80051a2:	601a      	str	r2, [r3, #0]
 80051a4:	e000      	b.n	80051a8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051a6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80051a8:	2300      	movs	r3, #0
}
 80051aa:	4618      	mov	r0, r3
 80051ac:	3714      	adds	r7, #20
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr
 80051b6:	bf00      	nop
 80051b8:	40012c00 	.word	0x40012c00
 80051bc:	40000400 	.word	0x40000400
 80051c0:	40000800 	.word	0x40000800
 80051c4:	40000c00 	.word	0x40000c00
 80051c8:	40013400 	.word	0x40013400
 80051cc:	40014000 	.word	0x40014000
 80051d0:	40015000 	.word	0x40015000
 80051d4:	00010007 	.word	0x00010007

080051d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b082      	sub	sp, #8
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d101      	bne.n	80051ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	e054      	b.n	8005294 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d111      	bne.n	800521a <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2200      	movs	r2, #0
 80051fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f001 fd96 	bl	8006d30 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005208:	2b00      	cmp	r3, #0
 800520a:	d102      	bne.n	8005212 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	4a23      	ldr	r2, [pc, #140]	@ (800529c <HAL_TIM_PWM_Init+0xc4>)
 8005210:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2202      	movs	r2, #2
 800521e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681a      	ldr	r2, [r3, #0]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	3304      	adds	r3, #4
 800522a:	4619      	mov	r1, r3
 800522c:	4610      	mov	r0, r2
 800522e:	f001 f8df 	bl	80063f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2201      	movs	r2, #1
 8005236:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2201      	movs	r2, #1
 800523e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2201      	movs	r2, #1
 8005246:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2201      	movs	r2, #1
 800524e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2201      	movs	r2, #1
 8005256:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2201      	movs	r2, #1
 800525e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2201      	movs	r2, #1
 8005266:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2201      	movs	r2, #1
 800526e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2201      	movs	r2, #1
 8005276:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2201      	movs	r2, #1
 800527e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2201      	movs	r2, #1
 8005286:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2201      	movs	r2, #1
 800528e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005292:	2300      	movs	r3, #0
}
 8005294:	4618      	mov	r0, r3
 8005296:	3708      	adds	r7, #8
 8005298:	46bd      	mov	sp, r7
 800529a:	bd80      	pop	{r7, pc}
 800529c:	08002ca1 	.word	0x08002ca1

080052a0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b084      	sub	sp, #16
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
 80052a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d109      	bne.n	80052c4 <HAL_TIM_PWM_Start+0x24>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	bf14      	ite	ne
 80052bc:	2301      	movne	r3, #1
 80052be:	2300      	moveq	r3, #0
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	e03c      	b.n	800533e <HAL_TIM_PWM_Start+0x9e>
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	2b04      	cmp	r3, #4
 80052c8:	d109      	bne.n	80052de <HAL_TIM_PWM_Start+0x3e>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80052d0:	b2db      	uxtb	r3, r3
 80052d2:	2b01      	cmp	r3, #1
 80052d4:	bf14      	ite	ne
 80052d6:	2301      	movne	r3, #1
 80052d8:	2300      	moveq	r3, #0
 80052da:	b2db      	uxtb	r3, r3
 80052dc:	e02f      	b.n	800533e <HAL_TIM_PWM_Start+0x9e>
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	2b08      	cmp	r3, #8
 80052e2:	d109      	bne.n	80052f8 <HAL_TIM_PWM_Start+0x58>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80052ea:	b2db      	uxtb	r3, r3
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	bf14      	ite	ne
 80052f0:	2301      	movne	r3, #1
 80052f2:	2300      	moveq	r3, #0
 80052f4:	b2db      	uxtb	r3, r3
 80052f6:	e022      	b.n	800533e <HAL_TIM_PWM_Start+0x9e>
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	2b0c      	cmp	r3, #12
 80052fc:	d109      	bne.n	8005312 <HAL_TIM_PWM_Start+0x72>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005304:	b2db      	uxtb	r3, r3
 8005306:	2b01      	cmp	r3, #1
 8005308:	bf14      	ite	ne
 800530a:	2301      	movne	r3, #1
 800530c:	2300      	moveq	r3, #0
 800530e:	b2db      	uxtb	r3, r3
 8005310:	e015      	b.n	800533e <HAL_TIM_PWM_Start+0x9e>
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	2b10      	cmp	r3, #16
 8005316:	d109      	bne.n	800532c <HAL_TIM_PWM_Start+0x8c>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800531e:	b2db      	uxtb	r3, r3
 8005320:	2b01      	cmp	r3, #1
 8005322:	bf14      	ite	ne
 8005324:	2301      	movne	r3, #1
 8005326:	2300      	moveq	r3, #0
 8005328:	b2db      	uxtb	r3, r3
 800532a:	e008      	b.n	800533e <HAL_TIM_PWM_Start+0x9e>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005332:	b2db      	uxtb	r3, r3
 8005334:	2b01      	cmp	r3, #1
 8005336:	bf14      	ite	ne
 8005338:	2301      	movne	r3, #1
 800533a:	2300      	moveq	r3, #0
 800533c:	b2db      	uxtb	r3, r3
 800533e:	2b00      	cmp	r3, #0
 8005340:	d001      	beq.n	8005346 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	e0a6      	b.n	8005494 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d104      	bne.n	8005356 <HAL_TIM_PWM_Start+0xb6>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2202      	movs	r2, #2
 8005350:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005354:	e023      	b.n	800539e <HAL_TIM_PWM_Start+0xfe>
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	2b04      	cmp	r3, #4
 800535a:	d104      	bne.n	8005366 <HAL_TIM_PWM_Start+0xc6>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2202      	movs	r2, #2
 8005360:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005364:	e01b      	b.n	800539e <HAL_TIM_PWM_Start+0xfe>
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	2b08      	cmp	r3, #8
 800536a:	d104      	bne.n	8005376 <HAL_TIM_PWM_Start+0xd6>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2202      	movs	r2, #2
 8005370:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005374:	e013      	b.n	800539e <HAL_TIM_PWM_Start+0xfe>
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	2b0c      	cmp	r3, #12
 800537a:	d104      	bne.n	8005386 <HAL_TIM_PWM_Start+0xe6>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2202      	movs	r2, #2
 8005380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005384:	e00b      	b.n	800539e <HAL_TIM_PWM_Start+0xfe>
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	2b10      	cmp	r3, #16
 800538a:	d104      	bne.n	8005396 <HAL_TIM_PWM_Start+0xf6>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2202      	movs	r2, #2
 8005390:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005394:	e003      	b.n	800539e <HAL_TIM_PWM_Start+0xfe>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2202      	movs	r2, #2
 800539a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	2201      	movs	r2, #1
 80053a4:	6839      	ldr	r1, [r7, #0]
 80053a6:	4618      	mov	r0, r3
 80053a8:	f001 fc9c 	bl	8006ce4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a3a      	ldr	r2, [pc, #232]	@ (800549c <HAL_TIM_PWM_Start+0x1fc>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d018      	beq.n	80053e8 <HAL_TIM_PWM_Start+0x148>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	4a39      	ldr	r2, [pc, #228]	@ (80054a0 <HAL_TIM_PWM_Start+0x200>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d013      	beq.n	80053e8 <HAL_TIM_PWM_Start+0x148>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a37      	ldr	r2, [pc, #220]	@ (80054a4 <HAL_TIM_PWM_Start+0x204>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d00e      	beq.n	80053e8 <HAL_TIM_PWM_Start+0x148>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a36      	ldr	r2, [pc, #216]	@ (80054a8 <HAL_TIM_PWM_Start+0x208>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d009      	beq.n	80053e8 <HAL_TIM_PWM_Start+0x148>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4a34      	ldr	r2, [pc, #208]	@ (80054ac <HAL_TIM_PWM_Start+0x20c>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d004      	beq.n	80053e8 <HAL_TIM_PWM_Start+0x148>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4a33      	ldr	r2, [pc, #204]	@ (80054b0 <HAL_TIM_PWM_Start+0x210>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d101      	bne.n	80053ec <HAL_TIM_PWM_Start+0x14c>
 80053e8:	2301      	movs	r3, #1
 80053ea:	e000      	b.n	80053ee <HAL_TIM_PWM_Start+0x14e>
 80053ec:	2300      	movs	r3, #0
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d007      	beq.n	8005402 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005400:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a25      	ldr	r2, [pc, #148]	@ (800549c <HAL_TIM_PWM_Start+0x1fc>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d022      	beq.n	8005452 <HAL_TIM_PWM_Start+0x1b2>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005414:	d01d      	beq.n	8005452 <HAL_TIM_PWM_Start+0x1b2>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a26      	ldr	r2, [pc, #152]	@ (80054b4 <HAL_TIM_PWM_Start+0x214>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d018      	beq.n	8005452 <HAL_TIM_PWM_Start+0x1b2>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a24      	ldr	r2, [pc, #144]	@ (80054b8 <HAL_TIM_PWM_Start+0x218>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d013      	beq.n	8005452 <HAL_TIM_PWM_Start+0x1b2>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a23      	ldr	r2, [pc, #140]	@ (80054bc <HAL_TIM_PWM_Start+0x21c>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d00e      	beq.n	8005452 <HAL_TIM_PWM_Start+0x1b2>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a19      	ldr	r2, [pc, #100]	@ (80054a0 <HAL_TIM_PWM_Start+0x200>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d009      	beq.n	8005452 <HAL_TIM_PWM_Start+0x1b2>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a18      	ldr	r2, [pc, #96]	@ (80054a4 <HAL_TIM_PWM_Start+0x204>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d004      	beq.n	8005452 <HAL_TIM_PWM_Start+0x1b2>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a18      	ldr	r2, [pc, #96]	@ (80054b0 <HAL_TIM_PWM_Start+0x210>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d115      	bne.n	800547e <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	689a      	ldr	r2, [r3, #8]
 8005458:	4b19      	ldr	r3, [pc, #100]	@ (80054c0 <HAL_TIM_PWM_Start+0x220>)
 800545a:	4013      	ands	r3, r2
 800545c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2b06      	cmp	r3, #6
 8005462:	d015      	beq.n	8005490 <HAL_TIM_PWM_Start+0x1f0>
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800546a:	d011      	beq.n	8005490 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f042 0201 	orr.w	r2, r2, #1
 800547a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800547c:	e008      	b.n	8005490 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f042 0201 	orr.w	r2, r2, #1
 800548c:	601a      	str	r2, [r3, #0]
 800548e:	e000      	b.n	8005492 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005490:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005492:	2300      	movs	r3, #0
}
 8005494:	4618      	mov	r0, r3
 8005496:	3710      	adds	r7, #16
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}
 800549c:	40012c00 	.word	0x40012c00
 80054a0:	40013400 	.word	0x40013400
 80054a4:	40014000 	.word	0x40014000
 80054a8:	40014400 	.word	0x40014400
 80054ac:	40014800 	.word	0x40014800
 80054b0:	40015000 	.word	0x40015000
 80054b4:	40000400 	.word	0x40000400
 80054b8:	40000800 	.word	0x40000800
 80054bc:	40000c00 	.word	0x40000c00
 80054c0:	00010007 	.word	0x00010007

080054c4 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b082      	sub	sp, #8
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d101      	bne.n	80054d8 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80054d4:	2301      	movs	r3, #1
 80054d6:	e04c      	b.n	8005572 <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054de:	b2db      	uxtb	r3, r3
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d111      	bne.n	8005508 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2200      	movs	r2, #0
 80054e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	f001 fc1f 	bl	8006d30 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d102      	bne.n	8005500 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	4a1f      	ldr	r2, [pc, #124]	@ (800557c <HAL_TIM_OnePulse_Init+0xb8>)
 80054fe:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2202      	movs	r2, #2
 800550c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	3304      	adds	r3, #4
 8005518:	4619      	mov	r1, r3
 800551a:	4610      	mov	r0, r2
 800551c:	f000 ff68 	bl	80063f0 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f022 0208 	bic.w	r2, r2, #8
 800552e:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	6819      	ldr	r1, [r3, #0]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	683a      	ldr	r2, [r7, #0]
 800553c:	430a      	orrs	r2, r1
 800553e:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2201      	movs	r2, #1
 8005544:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2201      	movs	r2, #1
 800554c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2201      	movs	r2, #1
 8005554:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2201      	movs	r2, #1
 800555c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2201      	movs	r2, #1
 8005564:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2201      	movs	r2, #1
 800556c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005570:	2300      	movs	r3, #0
}
 8005572:	4618      	mov	r0, r3
 8005574:	3708      	adds	r7, #8
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
 800557a:	bf00      	nop
 800557c:	08005581 	.word	0x08005581

08005580 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8005580:	b480      	push	{r7}
 8005582:	b083      	sub	sp, #12
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8005588:	bf00      	nop
 800558a:	370c      	adds	r7, #12
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr

08005594 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b084      	sub	sp, #16
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80055a4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80055ac:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80055b4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80055bc:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80055be:	7bfb      	ldrb	r3, [r7, #15]
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d108      	bne.n	80055d6 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80055c4:	7bbb      	ldrb	r3, [r7, #14]
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d105      	bne.n	80055d6 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80055ca:	7b7b      	ldrb	r3, [r7, #13]
 80055cc:	2b01      	cmp	r3, #1
 80055ce:	d102      	bne.n	80055d6 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80055d0:	7b3b      	ldrb	r3, [r7, #12]
 80055d2:	2b01      	cmp	r3, #1
 80055d4:	d001      	beq.n	80055da <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e059      	b.n	800568e <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2202      	movs	r2, #2
 80055de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2202      	movs	r2, #2
 80055e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2202      	movs	r2, #2
 80055ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2202      	movs	r2, #2
 80055f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	68da      	ldr	r2, [r3, #12]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f042 0202 	orr.w	r2, r2, #2
 8005608:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	68da      	ldr	r2, [r3, #12]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f042 0204 	orr.w	r2, r2, #4
 8005618:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	2201      	movs	r2, #1
 8005620:	2100      	movs	r1, #0
 8005622:	4618      	mov	r0, r3
 8005624:	f001 fb5e 	bl	8006ce4 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	2201      	movs	r2, #1
 800562e:	2104      	movs	r1, #4
 8005630:	4618      	mov	r0, r3
 8005632:	f001 fb57 	bl	8006ce4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a17      	ldr	r2, [pc, #92]	@ (8005698 <HAL_TIM_OnePulse_Start_IT+0x104>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d018      	beq.n	8005672 <HAL_TIM_OnePulse_Start_IT+0xde>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a15      	ldr	r2, [pc, #84]	@ (800569c <HAL_TIM_OnePulse_Start_IT+0x108>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d013      	beq.n	8005672 <HAL_TIM_OnePulse_Start_IT+0xde>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a14      	ldr	r2, [pc, #80]	@ (80056a0 <HAL_TIM_OnePulse_Start_IT+0x10c>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d00e      	beq.n	8005672 <HAL_TIM_OnePulse_Start_IT+0xde>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a12      	ldr	r2, [pc, #72]	@ (80056a4 <HAL_TIM_OnePulse_Start_IT+0x110>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d009      	beq.n	8005672 <HAL_TIM_OnePulse_Start_IT+0xde>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a11      	ldr	r2, [pc, #68]	@ (80056a8 <HAL_TIM_OnePulse_Start_IT+0x114>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d004      	beq.n	8005672 <HAL_TIM_OnePulse_Start_IT+0xde>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a0f      	ldr	r2, [pc, #60]	@ (80056ac <HAL_TIM_OnePulse_Start_IT+0x118>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d101      	bne.n	8005676 <HAL_TIM_OnePulse_Start_IT+0xe2>
 8005672:	2301      	movs	r3, #1
 8005674:	e000      	b.n	8005678 <HAL_TIM_OnePulse_Start_IT+0xe4>
 8005676:	2300      	movs	r3, #0
 8005678:	2b00      	cmp	r3, #0
 800567a:	d007      	beq.n	800568c <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800568a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800568c:	2300      	movs	r3, #0
}
 800568e:	4618      	mov	r0, r3
 8005690:	3710      	adds	r7, #16
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	40012c00 	.word	0x40012c00
 800569c:	40013400 	.word	0x40013400
 80056a0:	40014000 	.word	0x40014000
 80056a4:	40014400 	.word	0x40014400
 80056a8:	40014800 	.word	0x40014800
 80056ac:	40015000 	.word	0x40015000

080056b0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b086      	sub	sp, #24
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d101      	bne.n	80056c4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80056c0:	2301      	movs	r3, #1
 80056c2:	e0a2      	b.n	800580a <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d111      	bne.n	80056f4 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2200      	movs	r2, #0
 80056d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80056d8:	6878      	ldr	r0, [r7, #4]
 80056da:	f001 fb29 	bl	8006d30 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d102      	bne.n	80056ec <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a4a      	ldr	r2, [pc, #296]	@ (8005814 <HAL_TIM_Encoder_Init+0x164>)
 80056ea:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056f0:	6878      	ldr	r0, [r7, #4]
 80056f2:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2202      	movs	r2, #2
 80056f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	6812      	ldr	r2, [r2, #0]
 8005706:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800570a:	f023 0307 	bic.w	r3, r3, #7
 800570e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	3304      	adds	r3, #4
 8005718:	4619      	mov	r1, r3
 800571a:	4610      	mov	r0, r2
 800571c:	f000 fe68 	bl	80063f0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	699b      	ldr	r3, [r3, #24]
 800572e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	6a1b      	ldr	r3, [r3, #32]
 8005736:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	697a      	ldr	r2, [r7, #20]
 800573e:	4313      	orrs	r3, r2
 8005740:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005748:	f023 0303 	bic.w	r3, r3, #3
 800574c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	689a      	ldr	r2, [r3, #8]
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	699b      	ldr	r3, [r3, #24]
 8005756:	021b      	lsls	r3, r3, #8
 8005758:	4313      	orrs	r3, r2
 800575a:	693a      	ldr	r2, [r7, #16]
 800575c:	4313      	orrs	r3, r2
 800575e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005766:	f023 030c 	bic.w	r3, r3, #12
 800576a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800576c:	693b      	ldr	r3, [r7, #16]
 800576e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005772:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005776:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	68da      	ldr	r2, [r3, #12]
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	69db      	ldr	r3, [r3, #28]
 8005780:	021b      	lsls	r3, r3, #8
 8005782:	4313      	orrs	r3, r2
 8005784:	693a      	ldr	r2, [r7, #16]
 8005786:	4313      	orrs	r3, r2
 8005788:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	691b      	ldr	r3, [r3, #16]
 800578e:	011a      	lsls	r2, r3, #4
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	6a1b      	ldr	r3, [r3, #32]
 8005794:	031b      	lsls	r3, r3, #12
 8005796:	4313      	orrs	r3, r2
 8005798:	693a      	ldr	r2, [r7, #16]
 800579a:	4313      	orrs	r3, r2
 800579c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80057a4:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80057ac:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	685a      	ldr	r2, [r3, #4]
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	695b      	ldr	r3, [r3, #20]
 80057b6:	011b      	lsls	r3, r3, #4
 80057b8:	4313      	orrs	r3, r2
 80057ba:	68fa      	ldr	r2, [r7, #12]
 80057bc:	4313      	orrs	r3, r2
 80057be:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	697a      	ldr	r2, [r7, #20]
 80057c6:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	693a      	ldr	r2, [r7, #16]
 80057ce:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	68fa      	ldr	r2, [r7, #12]
 80057d6:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2201      	movs	r2, #1
 80057dc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2201      	movs	r2, #1
 80057e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2201      	movs	r2, #1
 80057ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2201      	movs	r2, #1
 80057f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2201      	movs	r2, #1
 80057fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005808:	2300      	movs	r3, #0
}
 800580a:	4618      	mov	r0, r3
 800580c:	3718      	adds	r7, #24
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}
 8005812:	bf00      	nop
 8005814:	08002dbd 	.word	0x08002dbd

08005818 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b084      	sub	sp, #16
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005828:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005830:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005838:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005840:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d110      	bne.n	800586a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005848:	7bfb      	ldrb	r3, [r7, #15]
 800584a:	2b01      	cmp	r3, #1
 800584c:	d102      	bne.n	8005854 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800584e:	7b7b      	ldrb	r3, [r7, #13]
 8005850:	2b01      	cmp	r3, #1
 8005852:	d001      	beq.n	8005858 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005854:	2301      	movs	r3, #1
 8005856:	e069      	b.n	800592c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2202      	movs	r2, #2
 800585c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2202      	movs	r2, #2
 8005864:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005868:	e031      	b.n	80058ce <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	2b04      	cmp	r3, #4
 800586e:	d110      	bne.n	8005892 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005870:	7bbb      	ldrb	r3, [r7, #14]
 8005872:	2b01      	cmp	r3, #1
 8005874:	d102      	bne.n	800587c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005876:	7b3b      	ldrb	r3, [r7, #12]
 8005878:	2b01      	cmp	r3, #1
 800587a:	d001      	beq.n	8005880 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800587c:	2301      	movs	r3, #1
 800587e:	e055      	b.n	800592c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2202      	movs	r2, #2
 8005884:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2202      	movs	r2, #2
 800588c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005890:	e01d      	b.n	80058ce <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005892:	7bfb      	ldrb	r3, [r7, #15]
 8005894:	2b01      	cmp	r3, #1
 8005896:	d108      	bne.n	80058aa <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005898:	7bbb      	ldrb	r3, [r7, #14]
 800589a:	2b01      	cmp	r3, #1
 800589c:	d105      	bne.n	80058aa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800589e:	7b7b      	ldrb	r3, [r7, #13]
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d102      	bne.n	80058aa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80058a4:	7b3b      	ldrb	r3, [r7, #12]
 80058a6:	2b01      	cmp	r3, #1
 80058a8:	d001      	beq.n	80058ae <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80058aa:	2301      	movs	r3, #1
 80058ac:	e03e      	b.n	800592c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2202      	movs	r2, #2
 80058b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2202      	movs	r2, #2
 80058ba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2202      	movs	r2, #2
 80058c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2202      	movs	r2, #2
 80058ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d003      	beq.n	80058dc <HAL_TIM_Encoder_Start+0xc4>
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	2b04      	cmp	r3, #4
 80058d8:	d008      	beq.n	80058ec <HAL_TIM_Encoder_Start+0xd4>
 80058da:	e00f      	b.n	80058fc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	2201      	movs	r2, #1
 80058e2:	2100      	movs	r1, #0
 80058e4:	4618      	mov	r0, r3
 80058e6:	f001 f9fd 	bl	8006ce4 <TIM_CCxChannelCmd>
      break;
 80058ea:	e016      	b.n	800591a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2201      	movs	r2, #1
 80058f2:	2104      	movs	r1, #4
 80058f4:	4618      	mov	r0, r3
 80058f6:	f001 f9f5 	bl	8006ce4 <TIM_CCxChannelCmd>
      break;
 80058fa:	e00e      	b.n	800591a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	2201      	movs	r2, #1
 8005902:	2100      	movs	r1, #0
 8005904:	4618      	mov	r0, r3
 8005906:	f001 f9ed 	bl	8006ce4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	2201      	movs	r2, #1
 8005910:	2104      	movs	r1, #4
 8005912:	4618      	mov	r0, r3
 8005914:	f001 f9e6 	bl	8006ce4 <TIM_CCxChannelCmd>
      break;
 8005918:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f042 0201 	orr.w	r2, r2, #1
 8005928:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800592a:	2300      	movs	r3, #0
}
 800592c:	4618      	mov	r0, r3
 800592e:	3710      	adds	r7, #16
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}

08005934 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b084      	sub	sp, #16
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	68db      	ldr	r3, [r3, #12]
 8005942:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	691b      	ldr	r3, [r3, #16]
 800594a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	f003 0302 	and.w	r3, r3, #2
 8005952:	2b00      	cmp	r3, #0
 8005954:	d026      	beq.n	80059a4 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f003 0302 	and.w	r3, r3, #2
 800595c:	2b00      	cmp	r3, #0
 800595e:	d021      	beq.n	80059a4 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f06f 0202 	mvn.w	r2, #2
 8005968:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2201      	movs	r2, #1
 800596e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	699b      	ldr	r3, [r3, #24]
 8005976:	f003 0303 	and.w	r3, r3, #3
 800597a:	2b00      	cmp	r3, #0
 800597c:	d005      	beq.n	800598a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005984:	6878      	ldr	r0, [r7, #4]
 8005986:	4798      	blx	r3
 8005988:	e009      	b.n	800599e <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2200      	movs	r2, #0
 80059a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	f003 0304 	and.w	r3, r3, #4
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d026      	beq.n	80059fc <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f003 0304 	and.w	r3, r3, #4
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d021      	beq.n	80059fc <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f06f 0204 	mvn.w	r2, #4
 80059c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2202      	movs	r2, #2
 80059c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	699b      	ldr	r3, [r3, #24]
 80059ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d005      	beq.n	80059e2 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	4798      	blx	r3
 80059e0:	e009      	b.n	80059f6 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	f003 0308 	and.w	r3, r3, #8
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d026      	beq.n	8005a54 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	f003 0308 	and.w	r3, r3, #8
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d021      	beq.n	8005a54 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f06f 0208 	mvn.w	r2, #8
 8005a18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2204      	movs	r2, #4
 8005a1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	69db      	ldr	r3, [r3, #28]
 8005a26:	f003 0303 	and.w	r3, r3, #3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d005      	beq.n	8005a3a <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a34:	6878      	ldr	r0, [r7, #4]
 8005a36:	4798      	blx	r3
 8005a38:	e009      	b.n	8005a4e <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2200      	movs	r2, #0
 8005a52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	f003 0310 	and.w	r3, r3, #16
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d026      	beq.n	8005aac <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	f003 0310 	and.w	r3, r3, #16
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d021      	beq.n	8005aac <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f06f 0210 	mvn.w	r2, #16
 8005a70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2208      	movs	r2, #8
 8005a76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	69db      	ldr	r3, [r3, #28]
 8005a7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d005      	beq.n	8005a92 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	4798      	blx	r3
 8005a90:	e009      	b.n	8005aa6 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a98:	6878      	ldr	r0, [r7, #4]
 8005a9a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005aa2:	6878      	ldr	r0, [r7, #4]
 8005aa4:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	f003 0301 	and.w	r3, r3, #1
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d00e      	beq.n	8005ad4 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	f003 0301 	and.w	r3, r3, #1
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d009      	beq.n	8005ad4 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f06f 0201 	mvn.w	r2, #1
 8005ac8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d104      	bne.n	8005ae8 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d00e      	beq.n	8005b06 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d009      	beq.n	8005b06 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005afa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d00e      	beq.n	8005b2e <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d009      	beq.n	8005b2e <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005b22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d00e      	beq.n	8005b56 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d009      	beq.n	8005b56 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005b4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	f003 0320 	and.w	r3, r3, #32
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d00e      	beq.n	8005b7e <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f003 0320 	and.w	r3, r3, #32
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d009      	beq.n	8005b7e <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f06f 0220 	mvn.w	r2, #32
 8005b72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d00e      	beq.n	8005ba6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d009      	beq.n	8005ba6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8005b9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d00e      	beq.n	8005bce <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d009      	beq.n	8005bce <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005bc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005bca:	6878      	ldr	r0, [r7, #4]
 8005bcc:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d00e      	beq.n	8005bf6 <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d009      	beq.n	8005bf6 <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8005bea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d00e      	beq.n	8005c1e <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d009      	beq.n	8005c1e <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005c12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005c1e:	bf00      	nop
 8005c20:	3710      	adds	r7, #16
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}
	...

08005c28 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b086      	sub	sp, #24
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	60f8      	str	r0, [r7, #12]
 8005c30:	60b9      	str	r1, [r7, #8]
 8005c32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c34:	2300      	movs	r3, #0
 8005c36:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c3e:	2b01      	cmp	r3, #1
 8005c40:	d101      	bne.n	8005c46 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005c42:	2302      	movs	r3, #2
 8005c44:	e0ff      	b.n	8005e46 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2201      	movs	r2, #1
 8005c4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2b14      	cmp	r3, #20
 8005c52:	f200 80f0 	bhi.w	8005e36 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005c56:	a201      	add	r2, pc, #4	@ (adr r2, 8005c5c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c5c:	08005cb1 	.word	0x08005cb1
 8005c60:	08005e37 	.word	0x08005e37
 8005c64:	08005e37 	.word	0x08005e37
 8005c68:	08005e37 	.word	0x08005e37
 8005c6c:	08005cf1 	.word	0x08005cf1
 8005c70:	08005e37 	.word	0x08005e37
 8005c74:	08005e37 	.word	0x08005e37
 8005c78:	08005e37 	.word	0x08005e37
 8005c7c:	08005d33 	.word	0x08005d33
 8005c80:	08005e37 	.word	0x08005e37
 8005c84:	08005e37 	.word	0x08005e37
 8005c88:	08005e37 	.word	0x08005e37
 8005c8c:	08005d73 	.word	0x08005d73
 8005c90:	08005e37 	.word	0x08005e37
 8005c94:	08005e37 	.word	0x08005e37
 8005c98:	08005e37 	.word	0x08005e37
 8005c9c:	08005db5 	.word	0x08005db5
 8005ca0:	08005e37 	.word	0x08005e37
 8005ca4:	08005e37 	.word	0x08005e37
 8005ca8:	08005e37 	.word	0x08005e37
 8005cac:	08005df5 	.word	0x08005df5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	68b9      	ldr	r1, [r7, #8]
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f000 fc4e 	bl	8006558 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	699a      	ldr	r2, [r3, #24]
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f042 0208 	orr.w	r2, r2, #8
 8005cca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	699a      	ldr	r2, [r3, #24]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f022 0204 	bic.w	r2, r2, #4
 8005cda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	6999      	ldr	r1, [r3, #24]
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	691a      	ldr	r2, [r3, #16]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	430a      	orrs	r2, r1
 8005cec:	619a      	str	r2, [r3, #24]
      break;
 8005cee:	e0a5      	b.n	8005e3c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	68b9      	ldr	r1, [r7, #8]
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	f000 fcc8 	bl	800668c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	699a      	ldr	r2, [r3, #24]
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	699a      	ldr	r2, [r3, #24]
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	6999      	ldr	r1, [r3, #24]
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	691b      	ldr	r3, [r3, #16]
 8005d26:	021a      	lsls	r2, r3, #8
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	430a      	orrs	r2, r1
 8005d2e:	619a      	str	r2, [r3, #24]
      break;
 8005d30:	e084      	b.n	8005e3c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	68b9      	ldr	r1, [r7, #8]
 8005d38:	4618      	mov	r0, r3
 8005d3a:	f000 fd3b 	bl	80067b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	69da      	ldr	r2, [r3, #28]
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f042 0208 	orr.w	r2, r2, #8
 8005d4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	69da      	ldr	r2, [r3, #28]
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f022 0204 	bic.w	r2, r2, #4
 8005d5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	69d9      	ldr	r1, [r3, #28]
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	691a      	ldr	r2, [r3, #16]
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	430a      	orrs	r2, r1
 8005d6e:	61da      	str	r2, [r3, #28]
      break;
 8005d70:	e064      	b.n	8005e3c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	68b9      	ldr	r1, [r7, #8]
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f000 fdad 	bl	80068d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	69da      	ldr	r2, [r3, #28]
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	69da      	ldr	r2, [r3, #28]
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	69d9      	ldr	r1, [r3, #28]
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	691b      	ldr	r3, [r3, #16]
 8005da8:	021a      	lsls	r2, r3, #8
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	430a      	orrs	r2, r1
 8005db0:	61da      	str	r2, [r3, #28]
      break;
 8005db2:	e043      	b.n	8005e3c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	68b9      	ldr	r1, [r7, #8]
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f000 fe20 	bl	8006a00 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f042 0208 	orr.w	r2, r2, #8
 8005dce:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f022 0204 	bic.w	r2, r2, #4
 8005dde:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	691a      	ldr	r2, [r3, #16]
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	430a      	orrs	r2, r1
 8005df0:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005df2:	e023      	b.n	8005e3c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	68b9      	ldr	r1, [r7, #8]
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f000 fe6a 	bl	8006ad4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e0e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e1e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005e26:	68bb      	ldr	r3, [r7, #8]
 8005e28:	691b      	ldr	r3, [r3, #16]
 8005e2a:	021a      	lsls	r2, r3, #8
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	430a      	orrs	r2, r1
 8005e32:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005e34:	e002      	b.n	8005e3c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005e36:	2301      	movs	r3, #1
 8005e38:	75fb      	strb	r3, [r7, #23]
      break;
 8005e3a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005e44:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	3718      	adds	r7, #24
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}
 8005e4e:	bf00      	nop

08005e50 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b084      	sub	sp, #16
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
 8005e58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d101      	bne.n	8005e6c <HAL_TIM_ConfigClockSource+0x1c>
 8005e68:	2302      	movs	r3, #2
 8005e6a:	e0f6      	b.n	800605a <HAL_TIM_ConfigClockSource+0x20a>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2201      	movs	r2, #1
 8005e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2202      	movs	r2, #2
 8005e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8005e8a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005e8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e96:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	68ba      	ldr	r2, [r7, #8]
 8005e9e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	4a6f      	ldr	r2, [pc, #444]	@ (8006064 <HAL_TIM_ConfigClockSource+0x214>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	f000 80c1 	beq.w	800602e <HAL_TIM_ConfigClockSource+0x1de>
 8005eac:	4a6d      	ldr	r2, [pc, #436]	@ (8006064 <HAL_TIM_ConfigClockSource+0x214>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	f200 80c6 	bhi.w	8006040 <HAL_TIM_ConfigClockSource+0x1f0>
 8005eb4:	4a6c      	ldr	r2, [pc, #432]	@ (8006068 <HAL_TIM_ConfigClockSource+0x218>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	f000 80b9 	beq.w	800602e <HAL_TIM_ConfigClockSource+0x1de>
 8005ebc:	4a6a      	ldr	r2, [pc, #424]	@ (8006068 <HAL_TIM_ConfigClockSource+0x218>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	f200 80be 	bhi.w	8006040 <HAL_TIM_ConfigClockSource+0x1f0>
 8005ec4:	4a69      	ldr	r2, [pc, #420]	@ (800606c <HAL_TIM_ConfigClockSource+0x21c>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	f000 80b1 	beq.w	800602e <HAL_TIM_ConfigClockSource+0x1de>
 8005ecc:	4a67      	ldr	r2, [pc, #412]	@ (800606c <HAL_TIM_ConfigClockSource+0x21c>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	f200 80b6 	bhi.w	8006040 <HAL_TIM_ConfigClockSource+0x1f0>
 8005ed4:	4a66      	ldr	r2, [pc, #408]	@ (8006070 <HAL_TIM_ConfigClockSource+0x220>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	f000 80a9 	beq.w	800602e <HAL_TIM_ConfigClockSource+0x1de>
 8005edc:	4a64      	ldr	r2, [pc, #400]	@ (8006070 <HAL_TIM_ConfigClockSource+0x220>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	f200 80ae 	bhi.w	8006040 <HAL_TIM_ConfigClockSource+0x1f0>
 8005ee4:	4a63      	ldr	r2, [pc, #396]	@ (8006074 <HAL_TIM_ConfigClockSource+0x224>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	f000 80a1 	beq.w	800602e <HAL_TIM_ConfigClockSource+0x1de>
 8005eec:	4a61      	ldr	r2, [pc, #388]	@ (8006074 <HAL_TIM_ConfigClockSource+0x224>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	f200 80a6 	bhi.w	8006040 <HAL_TIM_ConfigClockSource+0x1f0>
 8005ef4:	4a60      	ldr	r2, [pc, #384]	@ (8006078 <HAL_TIM_ConfigClockSource+0x228>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	f000 8099 	beq.w	800602e <HAL_TIM_ConfigClockSource+0x1de>
 8005efc:	4a5e      	ldr	r2, [pc, #376]	@ (8006078 <HAL_TIM_ConfigClockSource+0x228>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	f200 809e 	bhi.w	8006040 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f04:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005f08:	f000 8091 	beq.w	800602e <HAL_TIM_ConfigClockSource+0x1de>
 8005f0c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005f10:	f200 8096 	bhi.w	8006040 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f14:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f18:	f000 8089 	beq.w	800602e <HAL_TIM_ConfigClockSource+0x1de>
 8005f1c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f20:	f200 808e 	bhi.w	8006040 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f28:	d03e      	beq.n	8005fa8 <HAL_TIM_ConfigClockSource+0x158>
 8005f2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f2e:	f200 8087 	bhi.w	8006040 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f36:	f000 8086 	beq.w	8006046 <HAL_TIM_ConfigClockSource+0x1f6>
 8005f3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f3e:	d87f      	bhi.n	8006040 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f40:	2b70      	cmp	r3, #112	@ 0x70
 8005f42:	d01a      	beq.n	8005f7a <HAL_TIM_ConfigClockSource+0x12a>
 8005f44:	2b70      	cmp	r3, #112	@ 0x70
 8005f46:	d87b      	bhi.n	8006040 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f48:	2b60      	cmp	r3, #96	@ 0x60
 8005f4a:	d050      	beq.n	8005fee <HAL_TIM_ConfigClockSource+0x19e>
 8005f4c:	2b60      	cmp	r3, #96	@ 0x60
 8005f4e:	d877      	bhi.n	8006040 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f50:	2b50      	cmp	r3, #80	@ 0x50
 8005f52:	d03c      	beq.n	8005fce <HAL_TIM_ConfigClockSource+0x17e>
 8005f54:	2b50      	cmp	r3, #80	@ 0x50
 8005f56:	d873      	bhi.n	8006040 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f58:	2b40      	cmp	r3, #64	@ 0x40
 8005f5a:	d058      	beq.n	800600e <HAL_TIM_ConfigClockSource+0x1be>
 8005f5c:	2b40      	cmp	r3, #64	@ 0x40
 8005f5e:	d86f      	bhi.n	8006040 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f60:	2b30      	cmp	r3, #48	@ 0x30
 8005f62:	d064      	beq.n	800602e <HAL_TIM_ConfigClockSource+0x1de>
 8005f64:	2b30      	cmp	r3, #48	@ 0x30
 8005f66:	d86b      	bhi.n	8006040 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f68:	2b20      	cmp	r3, #32
 8005f6a:	d060      	beq.n	800602e <HAL_TIM_ConfigClockSource+0x1de>
 8005f6c:	2b20      	cmp	r3, #32
 8005f6e:	d867      	bhi.n	8006040 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d05c      	beq.n	800602e <HAL_TIM_ConfigClockSource+0x1de>
 8005f74:	2b10      	cmp	r3, #16
 8005f76:	d05a      	beq.n	800602e <HAL_TIM_ConfigClockSource+0x1de>
 8005f78:	e062      	b.n	8006040 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f8a:	f000 fe8b 	bl	8006ca4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	689b      	ldr	r3, [r3, #8]
 8005f94:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005f9c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	68ba      	ldr	r2, [r7, #8]
 8005fa4:	609a      	str	r2, [r3, #8]
      break;
 8005fa6:	e04f      	b.n	8006048 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005fb8:	f000 fe74 	bl	8006ca4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	689a      	ldr	r2, [r3, #8]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005fca:	609a      	str	r2, [r3, #8]
      break;
 8005fcc:	e03c      	b.n	8006048 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fda:	461a      	mov	r2, r3
 8005fdc:	f000 fde6 	bl	8006bac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	2150      	movs	r1, #80	@ 0x50
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f000 fe3f 	bl	8006c6a <TIM_ITRx_SetConfig>
      break;
 8005fec:	e02c      	b.n	8006048 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ffa:	461a      	mov	r2, r3
 8005ffc:	f000 fe05 	bl	8006c0a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	2160      	movs	r1, #96	@ 0x60
 8006006:	4618      	mov	r0, r3
 8006008:	f000 fe2f 	bl	8006c6a <TIM_ITRx_SetConfig>
      break;
 800600c:	e01c      	b.n	8006048 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800601a:	461a      	mov	r2, r3
 800601c:	f000 fdc6 	bl	8006bac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	2140      	movs	r1, #64	@ 0x40
 8006026:	4618      	mov	r0, r3
 8006028:	f000 fe1f 	bl	8006c6a <TIM_ITRx_SetConfig>
      break;
 800602c:	e00c      	b.n	8006048 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681a      	ldr	r2, [r3, #0]
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4619      	mov	r1, r3
 8006038:	4610      	mov	r0, r2
 800603a:	f000 fe16 	bl	8006c6a <TIM_ITRx_SetConfig>
      break;
 800603e:	e003      	b.n	8006048 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8006040:	2301      	movs	r3, #1
 8006042:	73fb      	strb	r3, [r7, #15]
      break;
 8006044:	e000      	b.n	8006048 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8006046:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2200      	movs	r2, #0
 8006054:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006058:	7bfb      	ldrb	r3, [r7, #15]
}
 800605a:	4618      	mov	r0, r3
 800605c:	3710      	adds	r7, #16
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}
 8006062:	bf00      	nop
 8006064:	00100070 	.word	0x00100070
 8006068:	00100060 	.word	0x00100060
 800606c:	00100050 	.word	0x00100050
 8006070:	00100040 	.word	0x00100040
 8006074:	00100030 	.word	0x00100030
 8006078:	00100020 	.word	0x00100020

0800607c <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800607c:	b480      	push	{r7}
 800607e:	b083      	sub	sp, #12
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8006084:	bf00      	nop
 8006086:	370c      	adds	r7, #12
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr

08006090 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006090:	b480      	push	{r7}
 8006092:	b083      	sub	sp, #12
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006098:	bf00      	nop
 800609a:	370c      	adds	r7, #12
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr

080060a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b083      	sub	sp, #12
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80060ac:	bf00      	nop
 80060ae:	370c      	adds	r7, #12
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr

080060b8 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b083      	sub	sp, #12
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80060c0:	bf00      	nop
 80060c2:	370c      	adds	r7, #12
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr

080060cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b083      	sub	sp, #12
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80060d4:	bf00      	nop
 80060d6:	370c      	adds	r7, #12
 80060d8:	46bd      	mov	sp, r7
 80060da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060de:	4770      	bx	lr

080060e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b083      	sub	sp, #12
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80060e8:	bf00      	nop
 80060ea:	370c      	adds	r7, #12
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr

080060f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b083      	sub	sp, #12
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80060fc:	bf00      	nop
 80060fe:	370c      	adds	r7, #12
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr

08006108 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006108:	b480      	push	{r7}
 800610a:	b083      	sub	sp, #12
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8006110:	bf00      	nop
 8006112:	370c      	adds	r7, #12
 8006114:	46bd      	mov	sp, r7
 8006116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611a:	4770      	bx	lr

0800611c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800611c:	b480      	push	{r7}
 800611e:	b083      	sub	sp, #12
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8006124:	bf00      	nop
 8006126:	370c      	adds	r7, #12
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr

08006130 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8006130:	b480      	push	{r7}
 8006132:	b087      	sub	sp, #28
 8006134:	af00      	add	r7, sp, #0
 8006136:	60f8      	str	r0, [r7, #12]
 8006138:	460b      	mov	r3, r1
 800613a:	607a      	str	r2, [r7, #4]
 800613c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800613e:	2300      	movs	r3, #0
 8006140:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d101      	bne.n	800614c <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8006148:	2301      	movs	r3, #1
 800614a:	e14a      	b.n	80063e2 <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006152:	b2db      	uxtb	r3, r3
 8006154:	2b01      	cmp	r3, #1
 8006156:	f040 80dd 	bne.w	8006314 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 800615a:	7afb      	ldrb	r3, [r7, #11]
 800615c:	2b1f      	cmp	r3, #31
 800615e:	f200 80d6 	bhi.w	800630e <HAL_TIM_RegisterCallback+0x1de>
 8006162:	a201      	add	r2, pc, #4	@ (adr r2, 8006168 <HAL_TIM_RegisterCallback+0x38>)
 8006164:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006168:	080061e9 	.word	0x080061e9
 800616c:	080061f1 	.word	0x080061f1
 8006170:	080061f9 	.word	0x080061f9
 8006174:	08006201 	.word	0x08006201
 8006178:	08006209 	.word	0x08006209
 800617c:	08006211 	.word	0x08006211
 8006180:	08006219 	.word	0x08006219
 8006184:	08006221 	.word	0x08006221
 8006188:	08006229 	.word	0x08006229
 800618c:	08006231 	.word	0x08006231
 8006190:	08006239 	.word	0x08006239
 8006194:	08006241 	.word	0x08006241
 8006198:	08006249 	.word	0x08006249
 800619c:	08006251 	.word	0x08006251
 80061a0:	0800625b 	.word	0x0800625b
 80061a4:	08006265 	.word	0x08006265
 80061a8:	0800626f 	.word	0x0800626f
 80061ac:	08006279 	.word	0x08006279
 80061b0:	08006283 	.word	0x08006283
 80061b4:	0800628d 	.word	0x0800628d
 80061b8:	08006297 	.word	0x08006297
 80061bc:	080062a1 	.word	0x080062a1
 80061c0:	080062ab 	.word	0x080062ab
 80061c4:	080062b5 	.word	0x080062b5
 80061c8:	080062bf 	.word	0x080062bf
 80061cc:	080062c9 	.word	0x080062c9
 80061d0:	080062d3 	.word	0x080062d3
 80061d4:	080062dd 	.word	0x080062dd
 80061d8:	080062e7 	.word	0x080062e7
 80061dc:	080062f1 	.word	0x080062f1
 80061e0:	080062fb 	.word	0x080062fb
 80061e4:	08006305 	.word	0x08006305
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	687a      	ldr	r2, [r7, #4]
 80061ec:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 80061ee:	e0f7      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	687a      	ldr	r2, [r7, #4]
 80061f4:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 80061f6:	e0f3      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	687a      	ldr	r2, [r7, #4]
 80061fc:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 80061fe:	e0ef      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	687a      	ldr	r2, [r7, #4]
 8006204:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8006206:	e0eb      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	687a      	ldr	r2, [r7, #4]
 800620c:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800620e:	e0e7      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	687a      	ldr	r2, [r7, #4]
 8006214:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006216:	e0e3      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	687a      	ldr	r2, [r7, #4]
 800621c:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800621e:	e0df      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	687a      	ldr	r2, [r7, #4]
 8006224:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8006226:	e0db      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	687a      	ldr	r2, [r7, #4]
 800622c:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800622e:	e0d7      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	687a      	ldr	r2, [r7, #4]
 8006234:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8006236:	e0d3      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	687a      	ldr	r2, [r7, #4]
 800623c:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800623e:	e0cf      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	687a      	ldr	r2, [r7, #4]
 8006244:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8006246:	e0cb      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	687a      	ldr	r2, [r7, #4]
 800624c:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800624e:	e0c7      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	687a      	ldr	r2, [r7, #4]
 8006254:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8006258:	e0c2      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	687a      	ldr	r2, [r7, #4]
 800625e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 8006262:	e0bd      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	687a      	ldr	r2, [r7, #4]
 8006268:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 800626c:	e0b8      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	687a      	ldr	r2, [r7, #4]
 8006272:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8006276:	e0b3      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	687a      	ldr	r2, [r7, #4]
 800627c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8006280:	e0ae      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	687a      	ldr	r2, [r7, #4]
 8006286:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800628a:	e0a9      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	687a      	ldr	r2, [r7, #4]
 8006290:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8006294:	e0a4      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	687a      	ldr	r2, [r7, #4]
 800629a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800629e:	e09f      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	687a      	ldr	r2, [r7, #4]
 80062a4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 80062a8:	e09a      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	687a      	ldr	r2, [r7, #4]
 80062ae:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 80062b2:	e095      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	687a      	ldr	r2, [r7, #4]
 80062b8:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 80062bc:	e090      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	687a      	ldr	r2, [r7, #4]
 80062c2:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 80062c6:	e08b      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	687a      	ldr	r2, [r7, #4]
 80062cc:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 80062d0:	e086      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	687a      	ldr	r2, [r7, #4]
 80062d6:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 80062da:	e081      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	687a      	ldr	r2, [r7, #4]
 80062e0:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 80062e4:	e07c      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	687a      	ldr	r2, [r7, #4]
 80062ea:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 80062ee:	e077      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	687a      	ldr	r2, [r7, #4]
 80062f4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 80062f8:	e072      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	687a      	ldr	r2, [r7, #4]
 80062fe:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8006302:	e06d      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	687a      	ldr	r2, [r7, #4]
 8006308:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800630c:	e068      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	75fb      	strb	r3, [r7, #23]
        break;
 8006312:	e065      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800631a:	b2db      	uxtb	r3, r3
 800631c:	2b00      	cmp	r3, #0
 800631e:	d15d      	bne.n	80063dc <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 8006320:	7afb      	ldrb	r3, [r7, #11]
 8006322:	2b0d      	cmp	r3, #13
 8006324:	d857      	bhi.n	80063d6 <HAL_TIM_RegisterCallback+0x2a6>
 8006326:	a201      	add	r2, pc, #4	@ (adr r2, 800632c <HAL_TIM_RegisterCallback+0x1fc>)
 8006328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800632c:	08006365 	.word	0x08006365
 8006330:	0800636d 	.word	0x0800636d
 8006334:	08006375 	.word	0x08006375
 8006338:	0800637d 	.word	0x0800637d
 800633c:	08006385 	.word	0x08006385
 8006340:	0800638d 	.word	0x0800638d
 8006344:	08006395 	.word	0x08006395
 8006348:	0800639d 	.word	0x0800639d
 800634c:	080063a5 	.word	0x080063a5
 8006350:	080063ad 	.word	0x080063ad
 8006354:	080063b5 	.word	0x080063b5
 8006358:	080063bd 	.word	0x080063bd
 800635c:	080063c5 	.word	0x080063c5
 8006360:	080063cd 	.word	0x080063cd
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	687a      	ldr	r2, [r7, #4]
 8006368:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800636a:	e039      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	687a      	ldr	r2, [r7, #4]
 8006370:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8006372:	e035      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	687a      	ldr	r2, [r7, #4]
 8006378:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800637a:	e031      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	687a      	ldr	r2, [r7, #4]
 8006380:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8006382:	e02d      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	687a      	ldr	r2, [r7, #4]
 8006388:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800638a:	e029      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	687a      	ldr	r2, [r7, #4]
 8006390:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006392:	e025      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	687a      	ldr	r2, [r7, #4]
 8006398:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800639a:	e021      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	687a      	ldr	r2, [r7, #4]
 80063a0:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 80063a2:	e01d      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 80063aa:	e019      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	687a      	ldr	r2, [r7, #4]
 80063b0:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 80063b2:	e015      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	687a      	ldr	r2, [r7, #4]
 80063b8:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 80063ba:	e011      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	687a      	ldr	r2, [r7, #4]
 80063c0:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 80063c2:	e00d      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	687a      	ldr	r2, [r7, #4]
 80063c8:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 80063ca:	e009      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	687a      	ldr	r2, [r7, #4]
 80063d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 80063d4:	e004      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 80063d6:	2301      	movs	r3, #1
 80063d8:	75fb      	strb	r3, [r7, #23]
        break;
 80063da:	e001      	b.n	80063e0 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 80063dc:	2301      	movs	r3, #1
 80063de:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80063e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	371c      	adds	r7, #28
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr
 80063ee:	bf00      	nop

080063f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b085      	sub	sp, #20
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
 80063f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	4a4c      	ldr	r2, [pc, #304]	@ (8006534 <TIM_Base_SetConfig+0x144>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d017      	beq.n	8006438 <TIM_Base_SetConfig+0x48>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800640e:	d013      	beq.n	8006438 <TIM_Base_SetConfig+0x48>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	4a49      	ldr	r2, [pc, #292]	@ (8006538 <TIM_Base_SetConfig+0x148>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d00f      	beq.n	8006438 <TIM_Base_SetConfig+0x48>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	4a48      	ldr	r2, [pc, #288]	@ (800653c <TIM_Base_SetConfig+0x14c>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d00b      	beq.n	8006438 <TIM_Base_SetConfig+0x48>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	4a47      	ldr	r2, [pc, #284]	@ (8006540 <TIM_Base_SetConfig+0x150>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d007      	beq.n	8006438 <TIM_Base_SetConfig+0x48>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a46      	ldr	r2, [pc, #280]	@ (8006544 <TIM_Base_SetConfig+0x154>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d003      	beq.n	8006438 <TIM_Base_SetConfig+0x48>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	4a45      	ldr	r2, [pc, #276]	@ (8006548 <TIM_Base_SetConfig+0x158>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d108      	bne.n	800644a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800643e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	68fa      	ldr	r2, [r7, #12]
 8006446:	4313      	orrs	r3, r2
 8006448:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	4a39      	ldr	r2, [pc, #228]	@ (8006534 <TIM_Base_SetConfig+0x144>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d023      	beq.n	800649a <TIM_Base_SetConfig+0xaa>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006458:	d01f      	beq.n	800649a <TIM_Base_SetConfig+0xaa>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	4a36      	ldr	r2, [pc, #216]	@ (8006538 <TIM_Base_SetConfig+0x148>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d01b      	beq.n	800649a <TIM_Base_SetConfig+0xaa>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	4a35      	ldr	r2, [pc, #212]	@ (800653c <TIM_Base_SetConfig+0x14c>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d017      	beq.n	800649a <TIM_Base_SetConfig+0xaa>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	4a34      	ldr	r2, [pc, #208]	@ (8006540 <TIM_Base_SetConfig+0x150>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d013      	beq.n	800649a <TIM_Base_SetConfig+0xaa>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	4a33      	ldr	r2, [pc, #204]	@ (8006544 <TIM_Base_SetConfig+0x154>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d00f      	beq.n	800649a <TIM_Base_SetConfig+0xaa>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	4a33      	ldr	r2, [pc, #204]	@ (800654c <TIM_Base_SetConfig+0x15c>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d00b      	beq.n	800649a <TIM_Base_SetConfig+0xaa>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	4a32      	ldr	r2, [pc, #200]	@ (8006550 <TIM_Base_SetConfig+0x160>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d007      	beq.n	800649a <TIM_Base_SetConfig+0xaa>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	4a31      	ldr	r2, [pc, #196]	@ (8006554 <TIM_Base_SetConfig+0x164>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d003      	beq.n	800649a <TIM_Base_SetConfig+0xaa>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	4a2c      	ldr	r2, [pc, #176]	@ (8006548 <TIM_Base_SetConfig+0x158>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d108      	bne.n	80064ac <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80064a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	68db      	ldr	r3, [r3, #12]
 80064a6:	68fa      	ldr	r2, [r7, #12]
 80064a8:	4313      	orrs	r3, r2
 80064aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	695b      	ldr	r3, [r3, #20]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	68fa      	ldr	r2, [r7, #12]
 80064be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	689a      	ldr	r2, [r3, #8]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	4a18      	ldr	r2, [pc, #96]	@ (8006534 <TIM_Base_SetConfig+0x144>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d013      	beq.n	8006500 <TIM_Base_SetConfig+0x110>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	4a1a      	ldr	r2, [pc, #104]	@ (8006544 <TIM_Base_SetConfig+0x154>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d00f      	beq.n	8006500 <TIM_Base_SetConfig+0x110>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	4a1a      	ldr	r2, [pc, #104]	@ (800654c <TIM_Base_SetConfig+0x15c>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d00b      	beq.n	8006500 <TIM_Base_SetConfig+0x110>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	4a19      	ldr	r2, [pc, #100]	@ (8006550 <TIM_Base_SetConfig+0x160>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d007      	beq.n	8006500 <TIM_Base_SetConfig+0x110>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	4a18      	ldr	r2, [pc, #96]	@ (8006554 <TIM_Base_SetConfig+0x164>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d003      	beq.n	8006500 <TIM_Base_SetConfig+0x110>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	4a13      	ldr	r2, [pc, #76]	@ (8006548 <TIM_Base_SetConfig+0x158>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d103      	bne.n	8006508 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	691a      	ldr	r2, [r3, #16]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2201      	movs	r2, #1
 800650c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	691b      	ldr	r3, [r3, #16]
 8006512:	f003 0301 	and.w	r3, r3, #1
 8006516:	2b01      	cmp	r3, #1
 8006518:	d105      	bne.n	8006526 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	691b      	ldr	r3, [r3, #16]
 800651e:	f023 0201 	bic.w	r2, r3, #1
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	611a      	str	r2, [r3, #16]
  }
}
 8006526:	bf00      	nop
 8006528:	3714      	adds	r7, #20
 800652a:	46bd      	mov	sp, r7
 800652c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006530:	4770      	bx	lr
 8006532:	bf00      	nop
 8006534:	40012c00 	.word	0x40012c00
 8006538:	40000400 	.word	0x40000400
 800653c:	40000800 	.word	0x40000800
 8006540:	40000c00 	.word	0x40000c00
 8006544:	40013400 	.word	0x40013400
 8006548:	40015000 	.word	0x40015000
 800654c:	40014000 	.word	0x40014000
 8006550:	40014400 	.word	0x40014400
 8006554:	40014800 	.word	0x40014800

08006558 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006558:	b480      	push	{r7}
 800655a:	b087      	sub	sp, #28
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
 8006560:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6a1b      	ldr	r3, [r3, #32]
 8006566:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6a1b      	ldr	r3, [r3, #32]
 800656c:	f023 0201 	bic.w	r2, r3, #1
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	699b      	ldr	r3, [r3, #24]
 800657e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006586:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800658a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	f023 0303 	bic.w	r3, r3, #3
 8006592:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	68fa      	ldr	r2, [r7, #12]
 800659a:	4313      	orrs	r3, r2
 800659c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	f023 0302 	bic.w	r3, r3, #2
 80065a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	689b      	ldr	r3, [r3, #8]
 80065aa:	697a      	ldr	r2, [r7, #20]
 80065ac:	4313      	orrs	r3, r2
 80065ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	4a30      	ldr	r2, [pc, #192]	@ (8006674 <TIM_OC1_SetConfig+0x11c>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d013      	beq.n	80065e0 <TIM_OC1_SetConfig+0x88>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	4a2f      	ldr	r2, [pc, #188]	@ (8006678 <TIM_OC1_SetConfig+0x120>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d00f      	beq.n	80065e0 <TIM_OC1_SetConfig+0x88>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	4a2e      	ldr	r2, [pc, #184]	@ (800667c <TIM_OC1_SetConfig+0x124>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d00b      	beq.n	80065e0 <TIM_OC1_SetConfig+0x88>
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	4a2d      	ldr	r2, [pc, #180]	@ (8006680 <TIM_OC1_SetConfig+0x128>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d007      	beq.n	80065e0 <TIM_OC1_SetConfig+0x88>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	4a2c      	ldr	r2, [pc, #176]	@ (8006684 <TIM_OC1_SetConfig+0x12c>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d003      	beq.n	80065e0 <TIM_OC1_SetConfig+0x88>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	4a2b      	ldr	r2, [pc, #172]	@ (8006688 <TIM_OC1_SetConfig+0x130>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d10c      	bne.n	80065fa <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80065e0:	697b      	ldr	r3, [r7, #20]
 80065e2:	f023 0308 	bic.w	r3, r3, #8
 80065e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	68db      	ldr	r3, [r3, #12]
 80065ec:	697a      	ldr	r2, [r7, #20]
 80065ee:	4313      	orrs	r3, r2
 80065f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80065f2:	697b      	ldr	r3, [r7, #20]
 80065f4:	f023 0304 	bic.w	r3, r3, #4
 80065f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	4a1d      	ldr	r2, [pc, #116]	@ (8006674 <TIM_OC1_SetConfig+0x11c>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d013      	beq.n	800662a <TIM_OC1_SetConfig+0xd2>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	4a1c      	ldr	r2, [pc, #112]	@ (8006678 <TIM_OC1_SetConfig+0x120>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d00f      	beq.n	800662a <TIM_OC1_SetConfig+0xd2>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	4a1b      	ldr	r2, [pc, #108]	@ (800667c <TIM_OC1_SetConfig+0x124>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d00b      	beq.n	800662a <TIM_OC1_SetConfig+0xd2>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	4a1a      	ldr	r2, [pc, #104]	@ (8006680 <TIM_OC1_SetConfig+0x128>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d007      	beq.n	800662a <TIM_OC1_SetConfig+0xd2>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a19      	ldr	r2, [pc, #100]	@ (8006684 <TIM_OC1_SetConfig+0x12c>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d003      	beq.n	800662a <TIM_OC1_SetConfig+0xd2>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	4a18      	ldr	r2, [pc, #96]	@ (8006688 <TIM_OC1_SetConfig+0x130>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d111      	bne.n	800664e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006630:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006638:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	695b      	ldr	r3, [r3, #20]
 800663e:	693a      	ldr	r2, [r7, #16]
 8006640:	4313      	orrs	r3, r2
 8006642:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	699b      	ldr	r3, [r3, #24]
 8006648:	693a      	ldr	r2, [r7, #16]
 800664a:	4313      	orrs	r3, r2
 800664c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	693a      	ldr	r2, [r7, #16]
 8006652:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	68fa      	ldr	r2, [r7, #12]
 8006658:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	685a      	ldr	r2, [r3, #4]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	697a      	ldr	r2, [r7, #20]
 8006666:	621a      	str	r2, [r3, #32]
}
 8006668:	bf00      	nop
 800666a:	371c      	adds	r7, #28
 800666c:	46bd      	mov	sp, r7
 800666e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006672:	4770      	bx	lr
 8006674:	40012c00 	.word	0x40012c00
 8006678:	40013400 	.word	0x40013400
 800667c:	40014000 	.word	0x40014000
 8006680:	40014400 	.word	0x40014400
 8006684:	40014800 	.word	0x40014800
 8006688:	40015000 	.word	0x40015000

0800668c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800668c:	b480      	push	{r7}
 800668e:	b087      	sub	sp, #28
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
 8006694:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6a1b      	ldr	r3, [r3, #32]
 800669a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6a1b      	ldr	r3, [r3, #32]
 80066a0:	f023 0210 	bic.w	r2, r3, #16
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	699b      	ldr	r3, [r3, #24]
 80066b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80066ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	021b      	lsls	r3, r3, #8
 80066ce:	68fa      	ldr	r2, [r7, #12]
 80066d0:	4313      	orrs	r3, r2
 80066d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	f023 0320 	bic.w	r3, r3, #32
 80066da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	011b      	lsls	r3, r3, #4
 80066e2:	697a      	ldr	r2, [r7, #20]
 80066e4:	4313      	orrs	r3, r2
 80066e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	4a2c      	ldr	r2, [pc, #176]	@ (800679c <TIM_OC2_SetConfig+0x110>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d007      	beq.n	8006700 <TIM_OC2_SetConfig+0x74>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	4a2b      	ldr	r2, [pc, #172]	@ (80067a0 <TIM_OC2_SetConfig+0x114>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d003      	beq.n	8006700 <TIM_OC2_SetConfig+0x74>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	4a2a      	ldr	r2, [pc, #168]	@ (80067a4 <TIM_OC2_SetConfig+0x118>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d10d      	bne.n	800671c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006706:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	68db      	ldr	r3, [r3, #12]
 800670c:	011b      	lsls	r3, r3, #4
 800670e:	697a      	ldr	r2, [r7, #20]
 8006710:	4313      	orrs	r3, r2
 8006712:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800671a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	4a1f      	ldr	r2, [pc, #124]	@ (800679c <TIM_OC2_SetConfig+0x110>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d013      	beq.n	800674c <TIM_OC2_SetConfig+0xc0>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	4a1e      	ldr	r2, [pc, #120]	@ (80067a0 <TIM_OC2_SetConfig+0x114>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d00f      	beq.n	800674c <TIM_OC2_SetConfig+0xc0>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	4a1e      	ldr	r2, [pc, #120]	@ (80067a8 <TIM_OC2_SetConfig+0x11c>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d00b      	beq.n	800674c <TIM_OC2_SetConfig+0xc0>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	4a1d      	ldr	r2, [pc, #116]	@ (80067ac <TIM_OC2_SetConfig+0x120>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d007      	beq.n	800674c <TIM_OC2_SetConfig+0xc0>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	4a1c      	ldr	r2, [pc, #112]	@ (80067b0 <TIM_OC2_SetConfig+0x124>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d003      	beq.n	800674c <TIM_OC2_SetConfig+0xc0>
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	4a17      	ldr	r2, [pc, #92]	@ (80067a4 <TIM_OC2_SetConfig+0x118>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d113      	bne.n	8006774 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800674c:	693b      	ldr	r3, [r7, #16]
 800674e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006752:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800675a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	695b      	ldr	r3, [r3, #20]
 8006760:	009b      	lsls	r3, r3, #2
 8006762:	693a      	ldr	r2, [r7, #16]
 8006764:	4313      	orrs	r3, r2
 8006766:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	699b      	ldr	r3, [r3, #24]
 800676c:	009b      	lsls	r3, r3, #2
 800676e:	693a      	ldr	r2, [r7, #16]
 8006770:	4313      	orrs	r3, r2
 8006772:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	693a      	ldr	r2, [r7, #16]
 8006778:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	68fa      	ldr	r2, [r7, #12]
 800677e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	685a      	ldr	r2, [r3, #4]
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	697a      	ldr	r2, [r7, #20]
 800678c:	621a      	str	r2, [r3, #32]
}
 800678e:	bf00      	nop
 8006790:	371c      	adds	r7, #28
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr
 800679a:	bf00      	nop
 800679c:	40012c00 	.word	0x40012c00
 80067a0:	40013400 	.word	0x40013400
 80067a4:	40015000 	.word	0x40015000
 80067a8:	40014000 	.word	0x40014000
 80067ac:	40014400 	.word	0x40014400
 80067b0:	40014800 	.word	0x40014800

080067b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b087      	sub	sp, #28
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6a1b      	ldr	r3, [r3, #32]
 80067c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6a1b      	ldr	r3, [r3, #32]
 80067c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	685b      	ldr	r3, [r3, #4]
 80067d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	69db      	ldr	r3, [r3, #28]
 80067da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	f023 0303 	bic.w	r3, r3, #3
 80067ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	68fa      	ldr	r2, [r7, #12]
 80067f6:	4313      	orrs	r3, r2
 80067f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006800:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	021b      	lsls	r3, r3, #8
 8006808:	697a      	ldr	r2, [r7, #20]
 800680a:	4313      	orrs	r3, r2
 800680c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	4a2b      	ldr	r2, [pc, #172]	@ (80068c0 <TIM_OC3_SetConfig+0x10c>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d007      	beq.n	8006826 <TIM_OC3_SetConfig+0x72>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	4a2a      	ldr	r2, [pc, #168]	@ (80068c4 <TIM_OC3_SetConfig+0x110>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d003      	beq.n	8006826 <TIM_OC3_SetConfig+0x72>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	4a29      	ldr	r2, [pc, #164]	@ (80068c8 <TIM_OC3_SetConfig+0x114>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d10d      	bne.n	8006842 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800682c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	021b      	lsls	r3, r3, #8
 8006834:	697a      	ldr	r2, [r7, #20]
 8006836:	4313      	orrs	r3, r2
 8006838:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006840:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	4a1e      	ldr	r2, [pc, #120]	@ (80068c0 <TIM_OC3_SetConfig+0x10c>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d013      	beq.n	8006872 <TIM_OC3_SetConfig+0xbe>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	4a1d      	ldr	r2, [pc, #116]	@ (80068c4 <TIM_OC3_SetConfig+0x110>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d00f      	beq.n	8006872 <TIM_OC3_SetConfig+0xbe>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	4a1d      	ldr	r2, [pc, #116]	@ (80068cc <TIM_OC3_SetConfig+0x118>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d00b      	beq.n	8006872 <TIM_OC3_SetConfig+0xbe>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	4a1c      	ldr	r2, [pc, #112]	@ (80068d0 <TIM_OC3_SetConfig+0x11c>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d007      	beq.n	8006872 <TIM_OC3_SetConfig+0xbe>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	4a1b      	ldr	r2, [pc, #108]	@ (80068d4 <TIM_OC3_SetConfig+0x120>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d003      	beq.n	8006872 <TIM_OC3_SetConfig+0xbe>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	4a16      	ldr	r2, [pc, #88]	@ (80068c8 <TIM_OC3_SetConfig+0x114>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d113      	bne.n	800689a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006872:	693b      	ldr	r3, [r7, #16]
 8006874:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006878:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800687a:	693b      	ldr	r3, [r7, #16]
 800687c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006880:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	695b      	ldr	r3, [r3, #20]
 8006886:	011b      	lsls	r3, r3, #4
 8006888:	693a      	ldr	r2, [r7, #16]
 800688a:	4313      	orrs	r3, r2
 800688c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	699b      	ldr	r3, [r3, #24]
 8006892:	011b      	lsls	r3, r3, #4
 8006894:	693a      	ldr	r2, [r7, #16]
 8006896:	4313      	orrs	r3, r2
 8006898:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	693a      	ldr	r2, [r7, #16]
 800689e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	68fa      	ldr	r2, [r7, #12]
 80068a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	685a      	ldr	r2, [r3, #4]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	697a      	ldr	r2, [r7, #20]
 80068b2:	621a      	str	r2, [r3, #32]
}
 80068b4:	bf00      	nop
 80068b6:	371c      	adds	r7, #28
 80068b8:	46bd      	mov	sp, r7
 80068ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068be:	4770      	bx	lr
 80068c0:	40012c00 	.word	0x40012c00
 80068c4:	40013400 	.word	0x40013400
 80068c8:	40015000 	.word	0x40015000
 80068cc:	40014000 	.word	0x40014000
 80068d0:	40014400 	.word	0x40014400
 80068d4:	40014800 	.word	0x40014800

080068d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068d8:	b480      	push	{r7}
 80068da:	b087      	sub	sp, #28
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
 80068e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6a1b      	ldr	r3, [r3, #32]
 80068e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6a1b      	ldr	r3, [r3, #32]
 80068ec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	685b      	ldr	r3, [r3, #4]
 80068f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	69db      	ldr	r3, [r3, #28]
 80068fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006906:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800690a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006912:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	021b      	lsls	r3, r3, #8
 800691a:	68fa      	ldr	r2, [r7, #12]
 800691c:	4313      	orrs	r3, r2
 800691e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006926:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	031b      	lsls	r3, r3, #12
 800692e:	697a      	ldr	r2, [r7, #20]
 8006930:	4313      	orrs	r3, r2
 8006932:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	4a2c      	ldr	r2, [pc, #176]	@ (80069e8 <TIM_OC4_SetConfig+0x110>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d007      	beq.n	800694c <TIM_OC4_SetConfig+0x74>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	4a2b      	ldr	r2, [pc, #172]	@ (80069ec <TIM_OC4_SetConfig+0x114>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d003      	beq.n	800694c <TIM_OC4_SetConfig+0x74>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	4a2a      	ldr	r2, [pc, #168]	@ (80069f0 <TIM_OC4_SetConfig+0x118>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d10d      	bne.n	8006968 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006952:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	68db      	ldr	r3, [r3, #12]
 8006958:	031b      	lsls	r3, r3, #12
 800695a:	697a      	ldr	r2, [r7, #20]
 800695c:	4313      	orrs	r3, r2
 800695e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006966:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	4a1f      	ldr	r2, [pc, #124]	@ (80069e8 <TIM_OC4_SetConfig+0x110>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d013      	beq.n	8006998 <TIM_OC4_SetConfig+0xc0>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	4a1e      	ldr	r2, [pc, #120]	@ (80069ec <TIM_OC4_SetConfig+0x114>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d00f      	beq.n	8006998 <TIM_OC4_SetConfig+0xc0>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	4a1e      	ldr	r2, [pc, #120]	@ (80069f4 <TIM_OC4_SetConfig+0x11c>)
 800697c:	4293      	cmp	r3, r2
 800697e:	d00b      	beq.n	8006998 <TIM_OC4_SetConfig+0xc0>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	4a1d      	ldr	r2, [pc, #116]	@ (80069f8 <TIM_OC4_SetConfig+0x120>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d007      	beq.n	8006998 <TIM_OC4_SetConfig+0xc0>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	4a1c      	ldr	r2, [pc, #112]	@ (80069fc <TIM_OC4_SetConfig+0x124>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d003      	beq.n	8006998 <TIM_OC4_SetConfig+0xc0>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	4a17      	ldr	r2, [pc, #92]	@ (80069f0 <TIM_OC4_SetConfig+0x118>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d113      	bne.n	80069c0 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800699e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80069a0:	693b      	ldr	r3, [r7, #16]
 80069a2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80069a6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	695b      	ldr	r3, [r3, #20]
 80069ac:	019b      	lsls	r3, r3, #6
 80069ae:	693a      	ldr	r2, [r7, #16]
 80069b0:	4313      	orrs	r3, r2
 80069b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	699b      	ldr	r3, [r3, #24]
 80069b8:	019b      	lsls	r3, r3, #6
 80069ba:	693a      	ldr	r2, [r7, #16]
 80069bc:	4313      	orrs	r3, r2
 80069be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	693a      	ldr	r2, [r7, #16]
 80069c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	68fa      	ldr	r2, [r7, #12]
 80069ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	685a      	ldr	r2, [r3, #4]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	697a      	ldr	r2, [r7, #20]
 80069d8:	621a      	str	r2, [r3, #32]
}
 80069da:	bf00      	nop
 80069dc:	371c      	adds	r7, #28
 80069de:	46bd      	mov	sp, r7
 80069e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e4:	4770      	bx	lr
 80069e6:	bf00      	nop
 80069e8:	40012c00 	.word	0x40012c00
 80069ec:	40013400 	.word	0x40013400
 80069f0:	40015000 	.word	0x40015000
 80069f4:	40014000 	.word	0x40014000
 80069f8:	40014400 	.word	0x40014400
 80069fc:	40014800 	.word	0x40014800

08006a00 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b087      	sub	sp, #28
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6a1b      	ldr	r3, [r3, #32]
 8006a0e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6a1b      	ldr	r3, [r3, #32]
 8006a14:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	68fa      	ldr	r2, [r7, #12]
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006a44:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	689b      	ldr	r3, [r3, #8]
 8006a4a:	041b      	lsls	r3, r3, #16
 8006a4c:	693a      	ldr	r2, [r7, #16]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	4a19      	ldr	r2, [pc, #100]	@ (8006abc <TIM_OC5_SetConfig+0xbc>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d013      	beq.n	8006a82 <TIM_OC5_SetConfig+0x82>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	4a18      	ldr	r2, [pc, #96]	@ (8006ac0 <TIM_OC5_SetConfig+0xc0>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d00f      	beq.n	8006a82 <TIM_OC5_SetConfig+0x82>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	4a17      	ldr	r2, [pc, #92]	@ (8006ac4 <TIM_OC5_SetConfig+0xc4>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d00b      	beq.n	8006a82 <TIM_OC5_SetConfig+0x82>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	4a16      	ldr	r2, [pc, #88]	@ (8006ac8 <TIM_OC5_SetConfig+0xc8>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d007      	beq.n	8006a82 <TIM_OC5_SetConfig+0x82>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	4a15      	ldr	r2, [pc, #84]	@ (8006acc <TIM_OC5_SetConfig+0xcc>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d003      	beq.n	8006a82 <TIM_OC5_SetConfig+0x82>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	4a14      	ldr	r2, [pc, #80]	@ (8006ad0 <TIM_OC5_SetConfig+0xd0>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d109      	bne.n	8006a96 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a88:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	695b      	ldr	r3, [r3, #20]
 8006a8e:	021b      	lsls	r3, r3, #8
 8006a90:	697a      	ldr	r2, [r7, #20]
 8006a92:	4313      	orrs	r3, r2
 8006a94:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	697a      	ldr	r2, [r7, #20]
 8006a9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	68fa      	ldr	r2, [r7, #12]
 8006aa0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	685a      	ldr	r2, [r3, #4]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	693a      	ldr	r2, [r7, #16]
 8006aae:	621a      	str	r2, [r3, #32]
}
 8006ab0:	bf00      	nop
 8006ab2:	371c      	adds	r7, #28
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aba:	4770      	bx	lr
 8006abc:	40012c00 	.word	0x40012c00
 8006ac0:	40013400 	.word	0x40013400
 8006ac4:	40014000 	.word	0x40014000
 8006ac8:	40014400 	.word	0x40014400
 8006acc:	40014800 	.word	0x40014800
 8006ad0:	40015000 	.word	0x40015000

08006ad4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b087      	sub	sp, #28
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6a1b      	ldr	r3, [r3, #32]
 8006ae2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6a1b      	ldr	r3, [r3, #32]
 8006ae8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006b02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	021b      	lsls	r3, r3, #8
 8006b0e:	68fa      	ldr	r2, [r7, #12]
 8006b10:	4313      	orrs	r3, r2
 8006b12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006b14:	693b      	ldr	r3, [r7, #16]
 8006b16:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006b1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	051b      	lsls	r3, r3, #20
 8006b22:	693a      	ldr	r2, [r7, #16]
 8006b24:	4313      	orrs	r3, r2
 8006b26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	4a1a      	ldr	r2, [pc, #104]	@ (8006b94 <TIM_OC6_SetConfig+0xc0>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d013      	beq.n	8006b58 <TIM_OC6_SetConfig+0x84>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	4a19      	ldr	r2, [pc, #100]	@ (8006b98 <TIM_OC6_SetConfig+0xc4>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d00f      	beq.n	8006b58 <TIM_OC6_SetConfig+0x84>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	4a18      	ldr	r2, [pc, #96]	@ (8006b9c <TIM_OC6_SetConfig+0xc8>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d00b      	beq.n	8006b58 <TIM_OC6_SetConfig+0x84>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	4a17      	ldr	r2, [pc, #92]	@ (8006ba0 <TIM_OC6_SetConfig+0xcc>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d007      	beq.n	8006b58 <TIM_OC6_SetConfig+0x84>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	4a16      	ldr	r2, [pc, #88]	@ (8006ba4 <TIM_OC6_SetConfig+0xd0>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d003      	beq.n	8006b58 <TIM_OC6_SetConfig+0x84>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	4a15      	ldr	r2, [pc, #84]	@ (8006ba8 <TIM_OC6_SetConfig+0xd4>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d109      	bne.n	8006b6c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006b58:	697b      	ldr	r3, [r7, #20]
 8006b5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006b5e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	695b      	ldr	r3, [r3, #20]
 8006b64:	029b      	lsls	r3, r3, #10
 8006b66:	697a      	ldr	r2, [r7, #20]
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	697a      	ldr	r2, [r7, #20]
 8006b70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	68fa      	ldr	r2, [r7, #12]
 8006b76:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	685a      	ldr	r2, [r3, #4]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	693a      	ldr	r2, [r7, #16]
 8006b84:	621a      	str	r2, [r3, #32]
}
 8006b86:	bf00      	nop
 8006b88:	371c      	adds	r7, #28
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b90:	4770      	bx	lr
 8006b92:	bf00      	nop
 8006b94:	40012c00 	.word	0x40012c00
 8006b98:	40013400 	.word	0x40013400
 8006b9c:	40014000 	.word	0x40014000
 8006ba0:	40014400 	.word	0x40014400
 8006ba4:	40014800 	.word	0x40014800
 8006ba8:	40015000 	.word	0x40015000

08006bac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b087      	sub	sp, #28
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	60f8      	str	r0, [r7, #12]
 8006bb4:	60b9      	str	r1, [r7, #8]
 8006bb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	6a1b      	ldr	r3, [r3, #32]
 8006bbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	6a1b      	ldr	r3, [r3, #32]
 8006bc2:	f023 0201 	bic.w	r2, r3, #1
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	699b      	ldr	r3, [r3, #24]
 8006bce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006bd0:	693b      	ldr	r3, [r7, #16]
 8006bd2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006bd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	011b      	lsls	r3, r3, #4
 8006bdc:	693a      	ldr	r2, [r7, #16]
 8006bde:	4313      	orrs	r3, r2
 8006be0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	f023 030a 	bic.w	r3, r3, #10
 8006be8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006bea:	697a      	ldr	r2, [r7, #20]
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	693a      	ldr	r2, [r7, #16]
 8006bf6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	697a      	ldr	r2, [r7, #20]
 8006bfc:	621a      	str	r2, [r3, #32]
}
 8006bfe:	bf00      	nop
 8006c00:	371c      	adds	r7, #28
 8006c02:	46bd      	mov	sp, r7
 8006c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c08:	4770      	bx	lr

08006c0a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c0a:	b480      	push	{r7}
 8006c0c:	b087      	sub	sp, #28
 8006c0e:	af00      	add	r7, sp, #0
 8006c10:	60f8      	str	r0, [r7, #12]
 8006c12:	60b9      	str	r1, [r7, #8]
 8006c14:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	6a1b      	ldr	r3, [r3, #32]
 8006c1a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	6a1b      	ldr	r3, [r3, #32]
 8006c20:	f023 0210 	bic.w	r2, r3, #16
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	699b      	ldr	r3, [r3, #24]
 8006c2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c2e:	693b      	ldr	r3, [r7, #16]
 8006c30:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006c34:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	031b      	lsls	r3, r3, #12
 8006c3a:	693a      	ldr	r2, [r7, #16]
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006c46:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	011b      	lsls	r3, r3, #4
 8006c4c:	697a      	ldr	r2, [r7, #20]
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	693a      	ldr	r2, [r7, #16]
 8006c56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	697a      	ldr	r2, [r7, #20]
 8006c5c:	621a      	str	r2, [r3, #32]
}
 8006c5e:	bf00      	nop
 8006c60:	371c      	adds	r7, #28
 8006c62:	46bd      	mov	sp, r7
 8006c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c68:	4770      	bx	lr

08006c6a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c6a:	b480      	push	{r7}
 8006c6c:	b085      	sub	sp, #20
 8006c6e:	af00      	add	r7, sp, #0
 8006c70:	6078      	str	r0, [r7, #4]
 8006c72:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006c80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c84:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c86:	683a      	ldr	r2, [r7, #0]
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	f043 0307 	orr.w	r3, r3, #7
 8006c90:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	68fa      	ldr	r2, [r7, #12]
 8006c96:	609a      	str	r2, [r3, #8]
}
 8006c98:	bf00      	nop
 8006c9a:	3714      	adds	r7, #20
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca2:	4770      	bx	lr

08006ca4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b087      	sub	sp, #28
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	60f8      	str	r0, [r7, #12]
 8006cac:	60b9      	str	r1, [r7, #8]
 8006cae:	607a      	str	r2, [r7, #4]
 8006cb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	689b      	ldr	r3, [r3, #8]
 8006cb6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006cb8:	697b      	ldr	r3, [r7, #20]
 8006cba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006cbe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	021a      	lsls	r2, r3, #8
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	431a      	orrs	r2, r3
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	697a      	ldr	r2, [r7, #20]
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	697a      	ldr	r2, [r7, #20]
 8006cd6:	609a      	str	r2, [r3, #8]
}
 8006cd8:	bf00      	nop
 8006cda:	371c      	adds	r7, #28
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce2:	4770      	bx	lr

08006ce4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b087      	sub	sp, #28
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	60f8      	str	r0, [r7, #12]
 8006cec:	60b9      	str	r1, [r7, #8]
 8006cee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	f003 031f 	and.w	r3, r3, #31
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8006cfc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	6a1a      	ldr	r2, [r3, #32]
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	43db      	mvns	r3, r3
 8006d06:	401a      	ands	r2, r3
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	6a1a      	ldr	r2, [r3, #32]
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	f003 031f 	and.w	r3, r3, #31
 8006d16:	6879      	ldr	r1, [r7, #4]
 8006d18:	fa01 f303 	lsl.w	r3, r1, r3
 8006d1c:	431a      	orrs	r2, r3
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	621a      	str	r2, [r3, #32]
}
 8006d22:	bf00      	nop
 8006d24:	371c      	adds	r7, #28
 8006d26:	46bd      	mov	sp, r7
 8006d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2c:	4770      	bx	lr
	...

08006d30 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b083      	sub	sp, #12
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	4a26      	ldr	r2, [pc, #152]	@ (8006dd4 <TIM_ResetCallback+0xa4>)
 8006d3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	4a25      	ldr	r2, [pc, #148]	@ (8006dd8 <TIM_ResetCallback+0xa8>)
 8006d44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	4a24      	ldr	r2, [pc, #144]	@ (8006ddc <TIM_ResetCallback+0xac>)
 8006d4c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	4a23      	ldr	r2, [pc, #140]	@ (8006de0 <TIM_ResetCallback+0xb0>)
 8006d54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	4a22      	ldr	r2, [pc, #136]	@ (8006de4 <TIM_ResetCallback+0xb4>)
 8006d5c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	4a21      	ldr	r2, [pc, #132]	@ (8006de8 <TIM_ResetCallback+0xb8>)
 8006d64:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	4a20      	ldr	r2, [pc, #128]	@ (8006dec <TIM_ResetCallback+0xbc>)
 8006d6c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	4a1f      	ldr	r2, [pc, #124]	@ (8006df0 <TIM_ResetCallback+0xc0>)
 8006d74:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	4a1e      	ldr	r2, [pc, #120]	@ (8006df4 <TIM_ResetCallback+0xc4>)
 8006d7c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	4a1d      	ldr	r2, [pc, #116]	@ (8006df8 <TIM_ResetCallback+0xc8>)
 8006d84:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	4a1c      	ldr	r2, [pc, #112]	@ (8006dfc <TIM_ResetCallback+0xcc>)
 8006d8c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	4a1b      	ldr	r2, [pc, #108]	@ (8006e00 <TIM_ResetCallback+0xd0>)
 8006d94:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4a1a      	ldr	r2, [pc, #104]	@ (8006e04 <TIM_ResetCallback+0xd4>)
 8006d9c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	4a19      	ldr	r2, [pc, #100]	@ (8006e08 <TIM_ResetCallback+0xd8>)
 8006da4:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	4a18      	ldr	r2, [pc, #96]	@ (8006e0c <TIM_ResetCallback+0xdc>)
 8006dac:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	4a17      	ldr	r2, [pc, #92]	@ (8006e10 <TIM_ResetCallback+0xe0>)
 8006db4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	4a16      	ldr	r2, [pc, #88]	@ (8006e14 <TIM_ResetCallback+0xe4>)
 8006dbc:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	4a15      	ldr	r2, [pc, #84]	@ (8006e18 <TIM_ResetCallback+0xe8>)
 8006dc4:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8006dc8:	bf00      	nop
 8006dca:	370c      	adds	r7, #12
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd2:	4770      	bx	lr
 8006dd4:	080022ad 	.word	0x080022ad
 8006dd8:	0800607d 	.word	0x0800607d
 8006ddc:	080060f5 	.word	0x080060f5
 8006de0:	08006109 	.word	0x08006109
 8006de4:	080060a5 	.word	0x080060a5
 8006de8:	080060b9 	.word	0x080060b9
 8006dec:	08006091 	.word	0x08006091
 8006df0:	080060cd 	.word	0x080060cd
 8006df4:	080060e1 	.word	0x080060e1
 8006df8:	0800611d 	.word	0x0800611d
 8006dfc:	08007071 	.word	0x08007071
 8006e00:	08007085 	.word	0x08007085
 8006e04:	08007099 	.word	0x08007099
 8006e08:	080070ad 	.word	0x080070ad
 8006e0c:	080070c1 	.word	0x080070c1
 8006e10:	080070d5 	.word	0x080070d5
 8006e14:	080070e9 	.word	0x080070e9
 8006e18:	080070fd 	.word	0x080070fd

08006e1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b085      	sub	sp, #20
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
 8006e24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e2c:	2b01      	cmp	r3, #1
 8006e2e:	d101      	bne.n	8006e34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006e30:	2302      	movs	r3, #2
 8006e32:	e074      	b.n	8006f1e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2201      	movs	r2, #1
 8006e38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2202      	movs	r2, #2
 8006e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	685b      	ldr	r3, [r3, #4]
 8006e4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	689b      	ldr	r3, [r3, #8]
 8006e52:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4a34      	ldr	r2, [pc, #208]	@ (8006f2c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d009      	beq.n	8006e72 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	4a33      	ldr	r2, [pc, #204]	@ (8006f30 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d004      	beq.n	8006e72 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4a31      	ldr	r2, [pc, #196]	@ (8006f34 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d108      	bne.n	8006e84 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006e78:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	68fa      	ldr	r2, [r7, #12]
 8006e80:	4313      	orrs	r3, r2
 8006e82:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006e8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	68fa      	ldr	r2, [r7, #12]
 8006e96:	4313      	orrs	r3, r2
 8006e98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	68fa      	ldr	r2, [r7, #12]
 8006ea0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4a21      	ldr	r2, [pc, #132]	@ (8006f2c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d022      	beq.n	8006ef2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006eb4:	d01d      	beq.n	8006ef2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	4a1f      	ldr	r2, [pc, #124]	@ (8006f38 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d018      	beq.n	8006ef2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4a1d      	ldr	r2, [pc, #116]	@ (8006f3c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d013      	beq.n	8006ef2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a1c      	ldr	r2, [pc, #112]	@ (8006f40 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d00e      	beq.n	8006ef2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	4a15      	ldr	r2, [pc, #84]	@ (8006f30 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d009      	beq.n	8006ef2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	4a18      	ldr	r2, [pc, #96]	@ (8006f44 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d004      	beq.n	8006ef2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4a11      	ldr	r2, [pc, #68]	@ (8006f34 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d10c      	bne.n	8006f0c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006ef8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	689b      	ldr	r3, [r3, #8]
 8006efe:	68ba      	ldr	r2, [r7, #8]
 8006f00:	4313      	orrs	r3, r2
 8006f02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	68ba      	ldr	r2, [r7, #8]
 8006f0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2201      	movs	r2, #1
 8006f10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2200      	movs	r2, #0
 8006f18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006f1c:	2300      	movs	r3, #0
}
 8006f1e:	4618      	mov	r0, r3
 8006f20:	3714      	adds	r7, #20
 8006f22:	46bd      	mov	sp, r7
 8006f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f28:	4770      	bx	lr
 8006f2a:	bf00      	nop
 8006f2c:	40012c00 	.word	0x40012c00
 8006f30:	40013400 	.word	0x40013400
 8006f34:	40015000 	.word	0x40015000
 8006f38:	40000400 	.word	0x40000400
 8006f3c:	40000800 	.word	0x40000800
 8006f40:	40000c00 	.word	0x40000c00
 8006f44:	40014000 	.word	0x40014000

08006f48 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b085      	sub	sp, #20
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
 8006f50:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006f52:	2300      	movs	r3, #0
 8006f54:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f5c:	2b01      	cmp	r3, #1
 8006f5e:	d101      	bne.n	8006f64 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006f60:	2302      	movs	r3, #2
 8006f62:	e078      	b.n	8007056 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2201      	movs	r2, #1
 8006f68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	68db      	ldr	r3, [r3, #12]
 8006f76:	4313      	orrs	r3, r2
 8006f78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	689b      	ldr	r3, [r3, #8]
 8006f84:	4313      	orrs	r3, r2
 8006f86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	685b      	ldr	r3, [r3, #4]
 8006f92:	4313      	orrs	r3, r2
 8006f94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	691b      	ldr	r3, [r3, #16]
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	695b      	ldr	r3, [r3, #20]
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	699b      	ldr	r3, [r3, #24]
 8006fd8:	041b      	lsls	r3, r3, #16
 8006fda:	4313      	orrs	r3, r2
 8006fdc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	69db      	ldr	r3, [r3, #28]
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a1c      	ldr	r2, [pc, #112]	@ (8007064 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d009      	beq.n	800700a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4a1b      	ldr	r2, [pc, #108]	@ (8007068 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d004      	beq.n	800700a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a19      	ldr	r2, [pc, #100]	@ (800706c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d11c      	bne.n	8007044 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007014:	051b      	lsls	r3, r3, #20
 8007016:	4313      	orrs	r3, r2
 8007018:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	6a1b      	ldr	r3, [r3, #32]
 8007024:	4313      	orrs	r3, r2
 8007026:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007032:	4313      	orrs	r3, r2
 8007034:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007040:	4313      	orrs	r3, r2
 8007042:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	68fa      	ldr	r2, [r7, #12]
 800704a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2200      	movs	r2, #0
 8007050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007054:	2300      	movs	r3, #0
}
 8007056:	4618      	mov	r0, r3
 8007058:	3714      	adds	r7, #20
 800705a:	46bd      	mov	sp, r7
 800705c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007060:	4770      	bx	lr
 8007062:	bf00      	nop
 8007064:	40012c00 	.word	0x40012c00
 8007068:	40013400 	.word	0x40013400
 800706c:	40015000 	.word	0x40015000

08007070 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007070:	b480      	push	{r7}
 8007072:	b083      	sub	sp, #12
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007078:	bf00      	nop
 800707a:	370c      	adds	r7, #12
 800707c:	46bd      	mov	sp, r7
 800707e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007082:	4770      	bx	lr

08007084 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007084:	b480      	push	{r7}
 8007086:	b083      	sub	sp, #12
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800708c:	bf00      	nop
 800708e:	370c      	adds	r7, #12
 8007090:	46bd      	mov	sp, r7
 8007092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007096:	4770      	bx	lr

08007098 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007098:	b480      	push	{r7}
 800709a:	b083      	sub	sp, #12
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80070a0:	bf00      	nop
 80070a2:	370c      	adds	r7, #12
 80070a4:	46bd      	mov	sp, r7
 80070a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070aa:	4770      	bx	lr

080070ac <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b083      	sub	sp, #12
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80070b4:	bf00      	nop
 80070b6:	370c      	adds	r7, #12
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr

080070c0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b083      	sub	sp, #12
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80070c8:	bf00      	nop
 80070ca:	370c      	adds	r7, #12
 80070cc:	46bd      	mov	sp, r7
 80070ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d2:	4770      	bx	lr

080070d4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b083      	sub	sp, #12
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80070dc:	bf00      	nop
 80070de:	370c      	adds	r7, #12
 80070e0:	46bd      	mov	sp, r7
 80070e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e6:	4770      	bx	lr

080070e8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80070e8:	b480      	push	{r7}
 80070ea:	b083      	sub	sp, #12
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80070f0:	bf00      	nop
 80070f2:	370c      	adds	r7, #12
 80070f4:	46bd      	mov	sp, r7
 80070f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fa:	4770      	bx	lr

080070fc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80070fc:	b480      	push	{r7}
 80070fe:	b083      	sub	sp, #12
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8007104:	bf00      	nop
 8007106:	370c      	adds	r7, #12
 8007108:	46bd      	mov	sp, r7
 800710a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710e:	4770      	bx	lr

08007110 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b082      	sub	sp, #8
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d101      	bne.n	8007122 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800711e:	2301      	movs	r3, #1
 8007120:	e050      	b.n	80071c4 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007128:	2b00      	cmp	r3, #0
 800712a:	d114      	bne.n	8007156 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2200      	movs	r2, #0
 8007130:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	f000 fdc5 	bl	8007cc4 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007140:	2b00      	cmp	r3, #0
 8007142:	d103      	bne.n	800714c <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	4a21      	ldr	r2, [pc, #132]	@ (80071cc <HAL_UART_Init+0xbc>)
 8007148:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2224      	movs	r2, #36	@ 0x24
 800715a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	681a      	ldr	r2, [r3, #0]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f022 0201 	bic.w	r2, r2, #1
 800716c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007172:	2b00      	cmp	r3, #0
 8007174:	d002      	beq.n	800717c <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f001 f8f2 	bl	8008360 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f000 fdf3 	bl	8007d68 <UART_SetConfig>
 8007182:	4603      	mov	r3, r0
 8007184:	2b01      	cmp	r3, #1
 8007186:	d101      	bne.n	800718c <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 8007188:	2301      	movs	r3, #1
 800718a:	e01b      	b.n	80071c4 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	685a      	ldr	r2, [r3, #4]
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800719a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	689a      	ldr	r2, [r3, #8]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80071aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	681a      	ldr	r2, [r3, #0]
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f042 0201 	orr.w	r2, r2, #1
 80071ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f001 f971 	bl	80084a4 <UART_CheckIdleState>
 80071c2:	4603      	mov	r3, r0
}
 80071c4:	4618      	mov	r0, r3
 80071c6:	3708      	adds	r7, #8
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bd80      	pop	{r7, pc}
 80071cc:	08002ec1 	.word	0x08002ec1

080071d0 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 80071d0:	b480      	push	{r7}
 80071d2:	b087      	sub	sp, #28
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	60f8      	str	r0, [r7, #12]
 80071d8:	460b      	mov	r3, r1
 80071da:	607a      	str	r2, [r7, #4]
 80071dc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80071de:	2300      	movs	r3, #0
 80071e0:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d109      	bne.n	80071fc <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071ee:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 80071f8:	2301      	movs	r3, #1
 80071fa:	e09c      	b.n	8007336 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007202:	2b20      	cmp	r3, #32
 8007204:	d16c      	bne.n	80072e0 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 8007206:	7afb      	ldrb	r3, [r7, #11]
 8007208:	2b0c      	cmp	r3, #12
 800720a:	d85e      	bhi.n	80072ca <HAL_UART_RegisterCallback+0xfa>
 800720c:	a201      	add	r2, pc, #4	@ (adr r2, 8007214 <HAL_UART_RegisterCallback+0x44>)
 800720e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007212:	bf00      	nop
 8007214:	08007249 	.word	0x08007249
 8007218:	08007253 	.word	0x08007253
 800721c:	0800725d 	.word	0x0800725d
 8007220:	08007267 	.word	0x08007267
 8007224:	08007271 	.word	0x08007271
 8007228:	0800727b 	.word	0x0800727b
 800722c:	08007285 	.word	0x08007285
 8007230:	0800728f 	.word	0x0800728f
 8007234:	08007299 	.word	0x08007299
 8007238:	080072a3 	.word	0x080072a3
 800723c:	080072ad 	.word	0x080072ad
 8007240:	080072b7 	.word	0x080072b7
 8007244:	080072c1 	.word	0x080072c1
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	687a      	ldr	r2, [r7, #4]
 800724c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8007250:	e070      	b.n	8007334 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	687a      	ldr	r2, [r7, #4]
 8007256:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800725a:	e06b      	b.n	8007334 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	687a      	ldr	r2, [r7, #4]
 8007260:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8007264:	e066      	b.n	8007334 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	687a      	ldr	r2, [r7, #4]
 800726a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800726e:	e061      	b.n	8007334 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	687a      	ldr	r2, [r7, #4]
 8007274:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8007278:	e05c      	b.n	8007334 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	687a      	ldr	r2, [r7, #4]
 800727e:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8007282:	e057      	b.n	8007334 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	687a      	ldr	r2, [r7, #4]
 8007288:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800728c:	e052      	b.n	8007334 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	687a      	ldr	r2, [r7, #4]
 8007292:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8007296:	e04d      	b.n	8007334 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	687a      	ldr	r2, [r7, #4]
 800729c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 80072a0:	e048      	b.n	8007334 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	687a      	ldr	r2, [r7, #4]
 80072a6:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 80072aa:	e043      	b.n	8007334 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	687a      	ldr	r2, [r7, #4]
 80072b0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 80072b4:	e03e      	b.n	8007334 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	687a      	ldr	r2, [r7, #4]
 80072ba:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 80072be:	e039      	b.n	8007334 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	687a      	ldr	r2, [r7, #4]
 80072c4:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 80072c8:	e034      	b.n	8007334 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072d0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 80072da:	2301      	movs	r3, #1
 80072dc:	75fb      	strb	r3, [r7, #23]
        break;
 80072de:	e029      	b.n	8007334 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d11a      	bne.n	8007320 <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 80072ea:	7afb      	ldrb	r3, [r7, #11]
 80072ec:	2b0b      	cmp	r3, #11
 80072ee:	d002      	beq.n	80072f6 <HAL_UART_RegisterCallback+0x126>
 80072f0:	2b0c      	cmp	r3, #12
 80072f2:	d005      	beq.n	8007300 <HAL_UART_RegisterCallback+0x130>
 80072f4:	e009      	b.n	800730a <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	687a      	ldr	r2, [r7, #4]
 80072fa:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 80072fe:	e019      	b.n	8007334 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	687a      	ldr	r2, [r7, #4]
 8007304:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8007308:	e014      	b.n	8007334 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007310:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800731a:	2301      	movs	r3, #1
 800731c:	75fb      	strb	r3, [r7, #23]
        break;
 800731e:	e009      	b.n	8007334 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007326:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 8007330:	2301      	movs	r3, #1
 8007332:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8007334:	7dfb      	ldrb	r3, [r7, #23]
}
 8007336:	4618      	mov	r0, r3
 8007338:	371c      	adds	r7, #28
 800733a:	46bd      	mov	sp, r7
 800733c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007340:	4770      	bx	lr
 8007342:	bf00      	nop

08007344 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b08a      	sub	sp, #40	@ 0x28
 8007348:	af00      	add	r7, sp, #0
 800734a:	60f8      	str	r0, [r7, #12]
 800734c:	60b9      	str	r1, [r7, #8]
 800734e:	4613      	mov	r3, r2
 8007350:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007358:	2b20      	cmp	r3, #32
 800735a:	d167      	bne.n	800742c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d002      	beq.n	8007368 <HAL_UART_Transmit_DMA+0x24>
 8007362:	88fb      	ldrh	r3, [r7, #6]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d101      	bne.n	800736c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8007368:	2301      	movs	r3, #1
 800736a:	e060      	b.n	800742e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	68ba      	ldr	r2, [r7, #8]
 8007370:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	88fa      	ldrh	r2, [r7, #6]
 8007376:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	88fa      	ldrh	r2, [r7, #6]
 800737e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	2200      	movs	r2, #0
 8007386:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2221      	movs	r2, #33	@ 0x21
 800738e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007396:	2b00      	cmp	r3, #0
 8007398:	d028      	beq.n	80073ec <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800739e:	4a26      	ldr	r2, [pc, #152]	@ (8007438 <HAL_UART_Transmit_DMA+0xf4>)
 80073a0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073a6:	4a25      	ldr	r2, [pc, #148]	@ (800743c <HAL_UART_Transmit_DMA+0xf8>)
 80073a8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073ae:	4a24      	ldr	r2, [pc, #144]	@ (8007440 <HAL_UART_Transmit_DMA+0xfc>)
 80073b0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073b6:	2200      	movs	r2, #0
 80073b8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073c2:	4619      	mov	r1, r3
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	3328      	adds	r3, #40	@ 0x28
 80073ca:	461a      	mov	r2, r3
 80073cc:	88fb      	ldrh	r3, [r7, #6]
 80073ce:	f7fc f919 	bl	8003604 <HAL_DMA_Start_IT>
 80073d2:	4603      	mov	r3, r0
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d009      	beq.n	80073ec <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	2210      	movs	r2, #16
 80073dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	2220      	movs	r2, #32
 80073e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80073e8:	2301      	movs	r3, #1
 80073ea:	e020      	b.n	800742e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	2240      	movs	r2, #64	@ 0x40
 80073f2:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	3308      	adds	r3, #8
 80073fa:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	e853 3f00 	ldrex	r3, [r3]
 8007402:	613b      	str	r3, [r7, #16]
   return(result);
 8007404:	693b      	ldr	r3, [r7, #16]
 8007406:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800740a:	627b      	str	r3, [r7, #36]	@ 0x24
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	3308      	adds	r3, #8
 8007412:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007414:	623a      	str	r2, [r7, #32]
 8007416:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007418:	69f9      	ldr	r1, [r7, #28]
 800741a:	6a3a      	ldr	r2, [r7, #32]
 800741c:	e841 2300 	strex	r3, r2, [r1]
 8007420:	61bb      	str	r3, [r7, #24]
   return(result);
 8007422:	69bb      	ldr	r3, [r7, #24]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d1e5      	bne.n	80073f4 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8007428:	2300      	movs	r3, #0
 800742a:	e000      	b.n	800742e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800742c:	2302      	movs	r3, #2
  }
}
 800742e:	4618      	mov	r0, r3
 8007430:	3728      	adds	r7, #40	@ 0x28
 8007432:	46bd      	mov	sp, r7
 8007434:	bd80      	pop	{r7, pc}
 8007436:	bf00      	nop
 8007438:	0800896f 	.word	0x0800896f
 800743c:	08008a0d 	.word	0x08008a0d
 8007440:	08008ba7 	.word	0x08008ba7

08007444 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b08a      	sub	sp, #40	@ 0x28
 8007448:	af00      	add	r7, sp, #0
 800744a:	60f8      	str	r0, [r7, #12]
 800744c:	60b9      	str	r1, [r7, #8]
 800744e:	4613      	mov	r3, r2
 8007450:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007458:	2b20      	cmp	r3, #32
 800745a:	d137      	bne.n	80074cc <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d002      	beq.n	8007468 <HAL_UART_Receive_DMA+0x24>
 8007462:	88fb      	ldrh	r3, [r7, #6]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d101      	bne.n	800746c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8007468:	2301      	movs	r3, #1
 800746a:	e030      	b.n	80074ce <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	2200      	movs	r2, #0
 8007470:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	4a18      	ldr	r2, [pc, #96]	@ (80074d8 <HAL_UART_Receive_DMA+0x94>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d01f      	beq.n	80074bc <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	685b      	ldr	r3, [r3, #4]
 8007482:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007486:	2b00      	cmp	r3, #0
 8007488:	d018      	beq.n	80074bc <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007490:	697b      	ldr	r3, [r7, #20]
 8007492:	e853 3f00 	ldrex	r3, [r3]
 8007496:	613b      	str	r3, [r7, #16]
   return(result);
 8007498:	693b      	ldr	r3, [r7, #16]
 800749a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800749e:	627b      	str	r3, [r7, #36]	@ 0x24
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	461a      	mov	r2, r3
 80074a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074a8:	623b      	str	r3, [r7, #32]
 80074aa:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ac:	69f9      	ldr	r1, [r7, #28]
 80074ae:	6a3a      	ldr	r2, [r7, #32]
 80074b0:	e841 2300 	strex	r3, r2, [r1]
 80074b4:	61bb      	str	r3, [r7, #24]
   return(result);
 80074b6:	69bb      	ldr	r3, [r7, #24]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d1e6      	bne.n	800748a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80074bc:	88fb      	ldrh	r3, [r7, #6]
 80074be:	461a      	mov	r2, r3
 80074c0:	68b9      	ldr	r1, [r7, #8]
 80074c2:	68f8      	ldr	r0, [r7, #12]
 80074c4:	f001 f906 	bl	80086d4 <UART_Start_Receive_DMA>
 80074c8:	4603      	mov	r3, r0
 80074ca:	e000      	b.n	80074ce <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80074cc:	2302      	movs	r3, #2
  }
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	3728      	adds	r7, #40	@ 0x28
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}
 80074d6:	bf00      	nop
 80074d8:	40008000 	.word	0x40008000

080074dc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b0ba      	sub	sp, #232	@ 0xe8
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	69db      	ldr	r3, [r3, #28]
 80074ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	689b      	ldr	r3, [r3, #8]
 80074fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007502:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007506:	f640 030f 	movw	r3, #2063	@ 0x80f
 800750a:	4013      	ands	r3, r2
 800750c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007510:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007514:	2b00      	cmp	r3, #0
 8007516:	d11b      	bne.n	8007550 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007518:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800751c:	f003 0320 	and.w	r3, r3, #32
 8007520:	2b00      	cmp	r3, #0
 8007522:	d015      	beq.n	8007550 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007524:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007528:	f003 0320 	and.w	r3, r3, #32
 800752c:	2b00      	cmp	r3, #0
 800752e:	d105      	bne.n	800753c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007530:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007534:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007538:	2b00      	cmp	r3, #0
 800753a:	d009      	beq.n	8007550 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007540:	2b00      	cmp	r3, #0
 8007542:	f000 82f3 	beq.w	8007b2c <HAL_UART_IRQHandler+0x650>
      {
        huart->RxISR(huart);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800754a:	6878      	ldr	r0, [r7, #4]
 800754c:	4798      	blx	r3
      }
      return;
 800754e:	e2ed      	b.n	8007b2c <HAL_UART_IRQHandler+0x650>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007550:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007554:	2b00      	cmp	r3, #0
 8007556:	f000 8129 	beq.w	80077ac <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800755a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800755e:	4b90      	ldr	r3, [pc, #576]	@ (80077a0 <HAL_UART_IRQHandler+0x2c4>)
 8007560:	4013      	ands	r3, r2
 8007562:	2b00      	cmp	r3, #0
 8007564:	d106      	bne.n	8007574 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007566:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800756a:	4b8e      	ldr	r3, [pc, #568]	@ (80077a4 <HAL_UART_IRQHandler+0x2c8>)
 800756c:	4013      	ands	r3, r2
 800756e:	2b00      	cmp	r3, #0
 8007570:	f000 811c 	beq.w	80077ac <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007574:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007578:	f003 0301 	and.w	r3, r3, #1
 800757c:	2b00      	cmp	r3, #0
 800757e:	d011      	beq.n	80075a4 <HAL_UART_IRQHandler+0xc8>
 8007580:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007584:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007588:	2b00      	cmp	r3, #0
 800758a:	d00b      	beq.n	80075a4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	2201      	movs	r2, #1
 8007592:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800759a:	f043 0201 	orr.w	r2, r3, #1
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80075a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075a8:	f003 0302 	and.w	r3, r3, #2
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d011      	beq.n	80075d4 <HAL_UART_IRQHandler+0xf8>
 80075b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075b4:	f003 0301 	and.w	r3, r3, #1
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d00b      	beq.n	80075d4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	2202      	movs	r2, #2
 80075c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075ca:	f043 0204 	orr.w	r2, r3, #4
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80075d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075d8:	f003 0304 	and.w	r3, r3, #4
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d011      	beq.n	8007604 <HAL_UART_IRQHandler+0x128>
 80075e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075e4:	f003 0301 	and.w	r3, r3, #1
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d00b      	beq.n	8007604 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	2204      	movs	r2, #4
 80075f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075fa:	f043 0202 	orr.w	r2, r3, #2
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007604:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007608:	f003 0308 	and.w	r3, r3, #8
 800760c:	2b00      	cmp	r3, #0
 800760e:	d017      	beq.n	8007640 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007610:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007614:	f003 0320 	and.w	r3, r3, #32
 8007618:	2b00      	cmp	r3, #0
 800761a:	d105      	bne.n	8007628 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800761c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007620:	4b5f      	ldr	r3, [pc, #380]	@ (80077a0 <HAL_UART_IRQHandler+0x2c4>)
 8007622:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007624:	2b00      	cmp	r3, #0
 8007626:	d00b      	beq.n	8007640 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	2208      	movs	r2, #8
 800762e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007636:	f043 0208 	orr.w	r2, r3, #8
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007640:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007644:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007648:	2b00      	cmp	r3, #0
 800764a:	d012      	beq.n	8007672 <HAL_UART_IRQHandler+0x196>
 800764c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007650:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007654:	2b00      	cmp	r3, #0
 8007656:	d00c      	beq.n	8007672 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007660:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007668:	f043 0220 	orr.w	r2, r3, #32
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007678:	2b00      	cmp	r3, #0
 800767a:	f000 8259 	beq.w	8007b30 <HAL_UART_IRQHandler+0x654>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800767e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007682:	f003 0320 	and.w	r3, r3, #32
 8007686:	2b00      	cmp	r3, #0
 8007688:	d013      	beq.n	80076b2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800768a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800768e:	f003 0320 	and.w	r3, r3, #32
 8007692:	2b00      	cmp	r3, #0
 8007694:	d105      	bne.n	80076a2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007696:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800769a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d007      	beq.n	80076b2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d003      	beq.n	80076b2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076b8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	689b      	ldr	r3, [r3, #8]
 80076c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076c6:	2b40      	cmp	r3, #64	@ 0x40
 80076c8:	d005      	beq.n	80076d6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80076ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80076ce:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d058      	beq.n	8007788 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f001 f8e3 	bl	80088a2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076e6:	2b40      	cmp	r3, #64	@ 0x40
 80076e8:	d148      	bne.n	800777c <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	3308      	adds	r3, #8
 80076f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80076f8:	e853 3f00 	ldrex	r3, [r3]
 80076fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007700:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007704:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007708:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	3308      	adds	r3, #8
 8007712:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007716:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800771a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800771e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007722:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007726:	e841 2300 	strex	r3, r2, [r1]
 800772a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800772e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007732:	2b00      	cmp	r3, #0
 8007734:	d1d9      	bne.n	80076ea <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800773c:	2b00      	cmp	r3, #0
 800773e:	d017      	beq.n	8007770 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007746:	4a18      	ldr	r2, [pc, #96]	@ (80077a8 <HAL_UART_IRQHandler+0x2cc>)
 8007748:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007750:	4618      	mov	r0, r3
 8007752:	f7fc f82b 	bl	80037ac <HAL_DMA_Abort_IT>
 8007756:	4603      	mov	r3, r0
 8007758:	2b00      	cmp	r3, #0
 800775a:	d01f      	beq.n	800779c <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007764:	687a      	ldr	r2, [r7, #4]
 8007766:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800776a:	4610      	mov	r0, r2
 800776c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800776e:	e015      	b.n	800779c <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800777a:	e00f      	b.n	800779c <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007786:	e009      	b.n	800779c <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2200      	movs	r2, #0
 8007796:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800779a:	e1c9      	b.n	8007b30 <HAL_UART_IRQHandler+0x654>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800779c:	bf00      	nop
    return;
 800779e:	e1c7      	b.n	8007b30 <HAL_UART_IRQHandler+0x654>
 80077a0:	10000001 	.word	0x10000001
 80077a4:	04000120 	.word	0x04000120
 80077a8:	08008c2b 	.word	0x08008c2b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077b0:	2b01      	cmp	r3, #1
 80077b2:	f040 8157 	bne.w	8007a64 <HAL_UART_IRQHandler+0x588>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80077b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077ba:	f003 0310 	and.w	r3, r3, #16
 80077be:	2b00      	cmp	r3, #0
 80077c0:	f000 8150 	beq.w	8007a64 <HAL_UART_IRQHandler+0x588>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80077c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077c8:	f003 0310 	and.w	r3, r3, #16
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	f000 8149 	beq.w	8007a64 <HAL_UART_IRQHandler+0x588>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	2210      	movs	r2, #16
 80077d8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	689b      	ldr	r3, [r3, #8]
 80077e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077e4:	2b40      	cmp	r3, #64	@ 0x40
 80077e6:	f040 80bd 	bne.w	8007964 <HAL_UART_IRQHandler+0x488>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80077f8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	f000 8199 	beq.w	8007b34 <HAL_UART_IRQHandler+0x658>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007808:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800780c:	429a      	cmp	r2, r3
 800780e:	f080 8191 	bcs.w	8007b34 <HAL_UART_IRQHandler+0x658>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007818:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f003 0320 	and.w	r3, r3, #32
 800782a:	2b00      	cmp	r3, #0
 800782c:	f040 8087 	bne.w	800793e <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007838:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800783c:	e853 3f00 	ldrex	r3, [r3]
 8007840:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007844:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007848:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800784c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	461a      	mov	r2, r3
 8007856:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800785a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800785e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007862:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007866:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800786a:	e841 2300 	strex	r3, r2, [r1]
 800786e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007872:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007876:	2b00      	cmp	r3, #0
 8007878:	d1da      	bne.n	8007830 <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	3308      	adds	r3, #8
 8007880:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007882:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007884:	e853 3f00 	ldrex	r3, [r3]
 8007888:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800788a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800788c:	f023 0301 	bic.w	r3, r3, #1
 8007890:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	3308      	adds	r3, #8
 800789a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800789e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80078a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078a4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80078a6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80078aa:	e841 2300 	strex	r3, r2, [r1]
 80078ae:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80078b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d1e1      	bne.n	800787a <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	3308      	adds	r3, #8
 80078bc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80078c0:	e853 3f00 	ldrex	r3, [r3]
 80078c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80078c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80078c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	3308      	adds	r3, #8
 80078d6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80078da:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80078dc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078de:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80078e0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80078e2:	e841 2300 	strex	r3, r2, [r1]
 80078e6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80078e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d1e3      	bne.n	80078b6 <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2220      	movs	r2, #32
 80078f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2200      	movs	r2, #0
 80078fa:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007902:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007904:	e853 3f00 	ldrex	r3, [r3]
 8007908:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800790a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800790c:	f023 0310 	bic.w	r3, r3, #16
 8007910:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	461a      	mov	r2, r3
 800791a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800791e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007920:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007922:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007924:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007926:	e841 2300 	strex	r3, r2, [r1]
 800792a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800792c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800792e:	2b00      	cmp	r3, #0
 8007930:	d1e4      	bne.n	80078fc <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007938:	4618      	mov	r0, r3
 800793a:	f7fb fede 	bl	80036fa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2202      	movs	r2, #2
 8007942:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800794a:	687a      	ldr	r2, [r7, #4]
 800794c:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 8007950:	687a      	ldr	r2, [r7, #4]
 8007952:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 8007956:	b292      	uxth	r2, r2
 8007958:	1a8a      	subs	r2, r1, r2
 800795a:	b292      	uxth	r2, r2
 800795c:	4611      	mov	r1, r2
 800795e:	6878      	ldr	r0, [r7, #4]
 8007960:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007962:	e0e7      	b.n	8007b34 <HAL_UART_IRQHandler+0x658>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007970:	b29b      	uxth	r3, r3
 8007972:	1ad3      	subs	r3, r2, r3
 8007974:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800797e:	b29b      	uxth	r3, r3
 8007980:	2b00      	cmp	r3, #0
 8007982:	f000 80d9 	beq.w	8007b38 <HAL_UART_IRQHandler+0x65c>
          && (nb_rx_data > 0U))
 8007986:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800798a:	2b00      	cmp	r3, #0
 800798c:	f000 80d4 	beq.w	8007b38 <HAL_UART_IRQHandler+0x65c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007998:	e853 3f00 	ldrex	r3, [r3]
 800799c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800799e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80079a4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	461a      	mov	r2, r3
 80079ae:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80079b2:	647b      	str	r3, [r7, #68]	@ 0x44
 80079b4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079b6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80079b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80079ba:	e841 2300 	strex	r3, r2, [r1]
 80079be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80079c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d1e4      	bne.n	8007990 <HAL_UART_IRQHandler+0x4b4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	3308      	adds	r3, #8
 80079cc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d0:	e853 3f00 	ldrex	r3, [r3]
 80079d4:	623b      	str	r3, [r7, #32]
   return(result);
 80079d6:	6a3b      	ldr	r3, [r7, #32]
 80079d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80079dc:	f023 0301 	bic.w	r3, r3, #1
 80079e0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	3308      	adds	r3, #8
 80079ea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80079ee:	633a      	str	r2, [r7, #48]	@ 0x30
 80079f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80079f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079f6:	e841 2300 	strex	r3, r2, [r1]
 80079fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80079fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d1e1      	bne.n	80079c6 <HAL_UART_IRQHandler+0x4ea>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2220      	movs	r2, #32
 8007a06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2200      	movs	r2, #0
 8007a14:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a1c:	693b      	ldr	r3, [r7, #16]
 8007a1e:	e853 3f00 	ldrex	r3, [r3]
 8007a22:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	f023 0310 	bic.w	r3, r3, #16
 8007a2a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	461a      	mov	r2, r3
 8007a34:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007a38:	61fb      	str	r3, [r7, #28]
 8007a3a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a3c:	69b9      	ldr	r1, [r7, #24]
 8007a3e:	69fa      	ldr	r2, [r7, #28]
 8007a40:	e841 2300 	strex	r3, r2, [r1]
 8007a44:	617b      	str	r3, [r7, #20]
   return(result);
 8007a46:	697b      	ldr	r3, [r7, #20]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d1e4      	bne.n	8007a16 <HAL_UART_IRQHandler+0x53a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2202      	movs	r2, #2
 8007a50:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007a58:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8007a5c:	4611      	mov	r1, r2
 8007a5e:	6878      	ldr	r0, [r7, #4]
 8007a60:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007a62:	e069      	b.n	8007b38 <HAL_UART_IRQHandler+0x65c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007a64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a68:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d010      	beq.n	8007a92 <HAL_UART_IRQHandler+0x5b6>
 8007a70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d00a      	beq.n	8007a92 <HAL_UART_IRQHandler+0x5b6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007a84:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007a8c:	6878      	ldr	r0, [r7, #4]
 8007a8e:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007a90:	e055      	b.n	8007b3e <HAL_UART_IRQHandler+0x662>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007a92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d014      	beq.n	8007ac8 <HAL_UART_IRQHandler+0x5ec>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007a9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d105      	bne.n	8007ab6 <HAL_UART_IRQHandler+0x5da>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007aaa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007aae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d008      	beq.n	8007ac8 <HAL_UART_IRQHandler+0x5ec>
  {
    if (huart->TxISR != NULL)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d03e      	beq.n	8007b3c <HAL_UART_IRQHandler+0x660>
    {
      huart->TxISR(huart);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007ac2:	6878      	ldr	r0, [r7, #4]
 8007ac4:	4798      	blx	r3
    }
    return;
 8007ac6:	e039      	b.n	8007b3c <HAL_UART_IRQHandler+0x660>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007ac8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007acc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d009      	beq.n	8007ae8 <HAL_UART_IRQHandler+0x60c>
 8007ad4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ad8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d003      	beq.n	8007ae8 <HAL_UART_IRQHandler+0x60c>
  {
    UART_EndTransmit_IT(huart);
 8007ae0:	6878      	ldr	r0, [r7, #4]
 8007ae2:	f001 f8ba 	bl	8008c5a <UART_EndTransmit_IT>
    return;
 8007ae6:	e02a      	b.n	8007b3e <HAL_UART_IRQHandler+0x662>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007ae8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007aec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d00b      	beq.n	8007b0c <HAL_UART_IRQHandler+0x630>
 8007af4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007af8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d005      	beq.n	8007b0c <HAL_UART_IRQHandler+0x630>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007b06:	6878      	ldr	r0, [r7, #4]
 8007b08:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007b0a:	e018      	b.n	8007b3e <HAL_UART_IRQHandler+0x662>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007b0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d012      	beq.n	8007b3e <HAL_UART_IRQHandler+0x662>
 8007b18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	da0e      	bge.n	8007b3e <HAL_UART_IRQHandler+0x662>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007b26:	6878      	ldr	r0, [r7, #4]
 8007b28:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007b2a:	e008      	b.n	8007b3e <HAL_UART_IRQHandler+0x662>
      return;
 8007b2c:	bf00      	nop
 8007b2e:	e006      	b.n	8007b3e <HAL_UART_IRQHandler+0x662>
    return;
 8007b30:	bf00      	nop
 8007b32:	e004      	b.n	8007b3e <HAL_UART_IRQHandler+0x662>
      return;
 8007b34:	bf00      	nop
 8007b36:	e002      	b.n	8007b3e <HAL_UART_IRQHandler+0x662>
      return;
 8007b38:	bf00      	nop
 8007b3a:	e000      	b.n	8007b3e <HAL_UART_IRQHandler+0x662>
    return;
 8007b3c:	bf00      	nop
  }
}
 8007b3e:	37e8      	adds	r7, #232	@ 0xe8
 8007b40:	46bd      	mov	sp, r7
 8007b42:	bd80      	pop	{r7, pc}

08007b44 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007b44:	b480      	push	{r7}
 8007b46:	b083      	sub	sp, #12
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007b4c:	bf00      	nop
 8007b4e:	370c      	adds	r7, #12
 8007b50:	46bd      	mov	sp, r7
 8007b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b56:	4770      	bx	lr

08007b58 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007b58:	b480      	push	{r7}
 8007b5a:	b083      	sub	sp, #12
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007b60:	bf00      	nop
 8007b62:	370c      	adds	r7, #12
 8007b64:	46bd      	mov	sp, r7
 8007b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6a:	4770      	bx	lr

08007b6c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b083      	sub	sp, #12
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007b74:	bf00      	nop
 8007b76:	370c      	adds	r7, #12
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7e:	4770      	bx	lr

08007b80 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007b80:	b480      	push	{r7}
 8007b82:	b083      	sub	sp, #12
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007b88:	bf00      	nop
 8007b8a:	370c      	adds	r7, #12
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b92:	4770      	bx	lr

08007b94 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007b94:	b480      	push	{r7}
 8007b96:	b083      	sub	sp, #12
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007b9c:	bf00      	nop
 8007b9e:	370c      	adds	r7, #12
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba6:	4770      	bx	lr

08007ba8 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b083      	sub	sp, #12
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8007bb0:	bf00      	nop
 8007bb2:	370c      	adds	r7, #12
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bba:	4770      	bx	lr

08007bbc <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b083      	sub	sp, #12
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8007bc4:	bf00      	nop
 8007bc6:	370c      	adds	r7, #12
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bce:	4770      	bx	lr

08007bd0 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b083      	sub	sp, #12
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8007bd8:	bf00      	nop
 8007bda:	370c      	adds	r7, #12
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be2:	4770      	bx	lr

08007be4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007be4:	b480      	push	{r7}
 8007be6:	b083      	sub	sp, #12
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
 8007bec:	460b      	mov	r3, r1
 8007bee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007bf0:	bf00      	nop
 8007bf2:	370c      	adds	r7, #12
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfa:	4770      	bx	lr

08007bfc <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b083      	sub	sp, #12
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
 8007c04:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	4a09      	ldr	r2, [pc, #36]	@ (8007c30 <HAL_UART_ReceiverTimeout_Config+0x34>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d009      	beq.n	8007c24 <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	695b      	ldr	r3, [r3, #20]
 8007c16:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	683a      	ldr	r2, [r7, #0]
 8007c20:	430a      	orrs	r2, r1
 8007c22:	615a      	str	r2, [r3, #20]
  }
}
 8007c24:	bf00      	nop
 8007c26:	370c      	adds	r7, #12
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2e:	4770      	bx	lr
 8007c30:	40008000 	.word	0x40008000

08007c34 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 8007c34:	b480      	push	{r7}
 8007c36:	b083      	sub	sp, #12
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4a18      	ldr	r2, [pc, #96]	@ (8007ca4 <HAL_UART_EnableReceiverTimeout+0x70>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d027      	beq.n	8007c96 <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c4c:	2b20      	cmp	r3, #32
 8007c4e:	d120      	bne.n	8007c92 <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007c56:	2b01      	cmp	r3, #1
 8007c58:	d101      	bne.n	8007c5e <HAL_UART_EnableReceiverTimeout+0x2a>
 8007c5a:	2302      	movs	r3, #2
 8007c5c:	e01c      	b.n	8007c98 <HAL_UART_EnableReceiverTimeout+0x64>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2201      	movs	r2, #1
 8007c62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2224      	movs	r2, #36	@ 0x24
 8007c6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	685a      	ldr	r2, [r3, #4]
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8007c7c:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2220      	movs	r2, #32
 8007c82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2200      	movs	r2, #0
 8007c8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	e002      	b.n	8007c98 <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 8007c92:	2302      	movs	r3, #2
 8007c94:	e000      	b.n	8007c98 <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 8007c96:	2301      	movs	r3, #1
  }
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	370c      	adds	r7, #12
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca2:	4770      	bx	lr
 8007ca4:	40008000 	.word	0x40008000

08007ca8 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b083      	sub	sp, #12
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	370c      	adds	r7, #12
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc0:	4770      	bx	lr
	...

08007cc4 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b083      	sub	sp, #12
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	4a1a      	ldr	r2, [pc, #104]	@ (8007d38 <UART_InitCallbacksToDefault+0x74>)
 8007cd0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	4a19      	ldr	r2, [pc, #100]	@ (8007d3c <UART_InitCallbacksToDefault+0x78>)
 8007cd8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	4a18      	ldr	r2, [pc, #96]	@ (8007d40 <UART_InitCallbacksToDefault+0x7c>)
 8007ce0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	4a17      	ldr	r2, [pc, #92]	@ (8007d44 <UART_InitCallbacksToDefault+0x80>)
 8007ce8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	4a16      	ldr	r2, [pc, #88]	@ (8007d48 <UART_InitCallbacksToDefault+0x84>)
 8007cf0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	4a15      	ldr	r2, [pc, #84]	@ (8007d4c <UART_InitCallbacksToDefault+0x88>)
 8007cf8:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	4a14      	ldr	r2, [pc, #80]	@ (8007d50 <UART_InitCallbacksToDefault+0x8c>)
 8007d00:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	4a13      	ldr	r2, [pc, #76]	@ (8007d54 <UART_InitCallbacksToDefault+0x90>)
 8007d08:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	4a12      	ldr	r2, [pc, #72]	@ (8007d58 <UART_InitCallbacksToDefault+0x94>)
 8007d10:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	4a11      	ldr	r2, [pc, #68]	@ (8007d5c <UART_InitCallbacksToDefault+0x98>)
 8007d18:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	4a10      	ldr	r2, [pc, #64]	@ (8007d60 <UART_InitCallbacksToDefault+0x9c>)
 8007d20:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	4a0f      	ldr	r2, [pc, #60]	@ (8007d64 <UART_InitCallbacksToDefault+0xa0>)
 8007d28:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 8007d2c:	bf00      	nop
 8007d2e:	370c      	adds	r7, #12
 8007d30:	46bd      	mov	sp, r7
 8007d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d36:	4770      	bx	lr
 8007d38:	08007b59 	.word	0x08007b59
 8007d3c:	08007b45 	.word	0x08007b45
 8007d40:	08007b81 	.word	0x08007b81
 8007d44:	08007b6d 	.word	0x08007b6d
 8007d48:	08007b95 	.word	0x08007b95
 8007d4c:	08007ba9 	.word	0x08007ba9
 8007d50:	08007bbd 	.word	0x08007bbd
 8007d54:	08007bd1 	.word	0x08007bd1
 8007d58:	08008cb5 	.word	0x08008cb5
 8007d5c:	08008cc9 	.word	0x08008cc9
 8007d60:	08008cdd 	.word	0x08008cdd
 8007d64:	08007be5 	.word	0x08007be5

08007d68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d6c:	b08c      	sub	sp, #48	@ 0x30
 8007d6e:	af00      	add	r7, sp, #0
 8007d70:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007d72:	2300      	movs	r3, #0
 8007d74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007d78:	697b      	ldr	r3, [r7, #20]
 8007d7a:	689a      	ldr	r2, [r3, #8]
 8007d7c:	697b      	ldr	r3, [r7, #20]
 8007d7e:	691b      	ldr	r3, [r3, #16]
 8007d80:	431a      	orrs	r2, r3
 8007d82:	697b      	ldr	r3, [r7, #20]
 8007d84:	695b      	ldr	r3, [r3, #20]
 8007d86:	431a      	orrs	r2, r3
 8007d88:	697b      	ldr	r3, [r7, #20]
 8007d8a:	69db      	ldr	r3, [r3, #28]
 8007d8c:	4313      	orrs	r3, r2
 8007d8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007d90:	697b      	ldr	r3, [r7, #20]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	681a      	ldr	r2, [r3, #0]
 8007d96:	4baa      	ldr	r3, [pc, #680]	@ (8008040 <UART_SetConfig+0x2d8>)
 8007d98:	4013      	ands	r3, r2
 8007d9a:	697a      	ldr	r2, [r7, #20]
 8007d9c:	6812      	ldr	r2, [r2, #0]
 8007d9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007da0:	430b      	orrs	r3, r1
 8007da2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007da4:	697b      	ldr	r3, [r7, #20]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	685b      	ldr	r3, [r3, #4]
 8007daa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	68da      	ldr	r2, [r3, #12]
 8007db2:	697b      	ldr	r3, [r7, #20]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	430a      	orrs	r2, r1
 8007db8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007dba:	697b      	ldr	r3, [r7, #20]
 8007dbc:	699b      	ldr	r3, [r3, #24]
 8007dbe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007dc0:	697b      	ldr	r3, [r7, #20]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	4a9f      	ldr	r2, [pc, #636]	@ (8008044 <UART_SetConfig+0x2dc>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d004      	beq.n	8007dd4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007dca:	697b      	ldr	r3, [r7, #20]
 8007dcc:	6a1b      	ldr	r3, [r3, #32]
 8007dce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007dd0:	4313      	orrs	r3, r2
 8007dd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007dd4:	697b      	ldr	r3, [r7, #20]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	689b      	ldr	r3, [r3, #8]
 8007dda:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007dde:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007de2:	697a      	ldr	r2, [r7, #20]
 8007de4:	6812      	ldr	r2, [r2, #0]
 8007de6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007de8:	430b      	orrs	r3, r1
 8007dea:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007df2:	f023 010f 	bic.w	r1, r3, #15
 8007df6:	697b      	ldr	r3, [r7, #20]
 8007df8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007dfa:	697b      	ldr	r3, [r7, #20]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	430a      	orrs	r2, r1
 8007e00:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007e02:	697b      	ldr	r3, [r7, #20]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	4a90      	ldr	r2, [pc, #576]	@ (8008048 <UART_SetConfig+0x2e0>)
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	d125      	bne.n	8007e58 <UART_SetConfig+0xf0>
 8007e0c:	4b8f      	ldr	r3, [pc, #572]	@ (800804c <UART_SetConfig+0x2e4>)
 8007e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e12:	f003 0303 	and.w	r3, r3, #3
 8007e16:	2b03      	cmp	r3, #3
 8007e18:	d81a      	bhi.n	8007e50 <UART_SetConfig+0xe8>
 8007e1a:	a201      	add	r2, pc, #4	@ (adr r2, 8007e20 <UART_SetConfig+0xb8>)
 8007e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e20:	08007e31 	.word	0x08007e31
 8007e24:	08007e41 	.word	0x08007e41
 8007e28:	08007e39 	.word	0x08007e39
 8007e2c:	08007e49 	.word	0x08007e49
 8007e30:	2301      	movs	r3, #1
 8007e32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e36:	e116      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007e38:	2302      	movs	r3, #2
 8007e3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e3e:	e112      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007e40:	2304      	movs	r3, #4
 8007e42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e46:	e10e      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007e48:	2308      	movs	r3, #8
 8007e4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e4e:	e10a      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007e50:	2310      	movs	r3, #16
 8007e52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e56:	e106      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007e58:	697b      	ldr	r3, [r7, #20]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4a7c      	ldr	r2, [pc, #496]	@ (8008050 <UART_SetConfig+0x2e8>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	d138      	bne.n	8007ed4 <UART_SetConfig+0x16c>
 8007e62:	4b7a      	ldr	r3, [pc, #488]	@ (800804c <UART_SetConfig+0x2e4>)
 8007e64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e68:	f003 030c 	and.w	r3, r3, #12
 8007e6c:	2b0c      	cmp	r3, #12
 8007e6e:	d82d      	bhi.n	8007ecc <UART_SetConfig+0x164>
 8007e70:	a201      	add	r2, pc, #4	@ (adr r2, 8007e78 <UART_SetConfig+0x110>)
 8007e72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e76:	bf00      	nop
 8007e78:	08007ead 	.word	0x08007ead
 8007e7c:	08007ecd 	.word	0x08007ecd
 8007e80:	08007ecd 	.word	0x08007ecd
 8007e84:	08007ecd 	.word	0x08007ecd
 8007e88:	08007ebd 	.word	0x08007ebd
 8007e8c:	08007ecd 	.word	0x08007ecd
 8007e90:	08007ecd 	.word	0x08007ecd
 8007e94:	08007ecd 	.word	0x08007ecd
 8007e98:	08007eb5 	.word	0x08007eb5
 8007e9c:	08007ecd 	.word	0x08007ecd
 8007ea0:	08007ecd 	.word	0x08007ecd
 8007ea4:	08007ecd 	.word	0x08007ecd
 8007ea8:	08007ec5 	.word	0x08007ec5
 8007eac:	2300      	movs	r3, #0
 8007eae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007eb2:	e0d8      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007eb4:	2302      	movs	r3, #2
 8007eb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007eba:	e0d4      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007ebc:	2304      	movs	r3, #4
 8007ebe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ec2:	e0d0      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007ec4:	2308      	movs	r3, #8
 8007ec6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007eca:	e0cc      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007ecc:	2310      	movs	r3, #16
 8007ece:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ed2:	e0c8      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007ed4:	697b      	ldr	r3, [r7, #20]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	4a5e      	ldr	r2, [pc, #376]	@ (8008054 <UART_SetConfig+0x2ec>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d125      	bne.n	8007f2a <UART_SetConfig+0x1c2>
 8007ede:	4b5b      	ldr	r3, [pc, #364]	@ (800804c <UART_SetConfig+0x2e4>)
 8007ee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ee4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007ee8:	2b30      	cmp	r3, #48	@ 0x30
 8007eea:	d016      	beq.n	8007f1a <UART_SetConfig+0x1b2>
 8007eec:	2b30      	cmp	r3, #48	@ 0x30
 8007eee:	d818      	bhi.n	8007f22 <UART_SetConfig+0x1ba>
 8007ef0:	2b20      	cmp	r3, #32
 8007ef2:	d00a      	beq.n	8007f0a <UART_SetConfig+0x1a2>
 8007ef4:	2b20      	cmp	r3, #32
 8007ef6:	d814      	bhi.n	8007f22 <UART_SetConfig+0x1ba>
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d002      	beq.n	8007f02 <UART_SetConfig+0x19a>
 8007efc:	2b10      	cmp	r3, #16
 8007efe:	d008      	beq.n	8007f12 <UART_SetConfig+0x1aa>
 8007f00:	e00f      	b.n	8007f22 <UART_SetConfig+0x1ba>
 8007f02:	2300      	movs	r3, #0
 8007f04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f08:	e0ad      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007f0a:	2302      	movs	r3, #2
 8007f0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f10:	e0a9      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007f12:	2304      	movs	r3, #4
 8007f14:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f18:	e0a5      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007f1a:	2308      	movs	r3, #8
 8007f1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f20:	e0a1      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007f22:	2310      	movs	r3, #16
 8007f24:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f28:	e09d      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4a4a      	ldr	r2, [pc, #296]	@ (8008058 <UART_SetConfig+0x2f0>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d125      	bne.n	8007f80 <UART_SetConfig+0x218>
 8007f34:	4b45      	ldr	r3, [pc, #276]	@ (800804c <UART_SetConfig+0x2e4>)
 8007f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f3a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007f3e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007f40:	d016      	beq.n	8007f70 <UART_SetConfig+0x208>
 8007f42:	2bc0      	cmp	r3, #192	@ 0xc0
 8007f44:	d818      	bhi.n	8007f78 <UART_SetConfig+0x210>
 8007f46:	2b80      	cmp	r3, #128	@ 0x80
 8007f48:	d00a      	beq.n	8007f60 <UART_SetConfig+0x1f8>
 8007f4a:	2b80      	cmp	r3, #128	@ 0x80
 8007f4c:	d814      	bhi.n	8007f78 <UART_SetConfig+0x210>
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d002      	beq.n	8007f58 <UART_SetConfig+0x1f0>
 8007f52:	2b40      	cmp	r3, #64	@ 0x40
 8007f54:	d008      	beq.n	8007f68 <UART_SetConfig+0x200>
 8007f56:	e00f      	b.n	8007f78 <UART_SetConfig+0x210>
 8007f58:	2300      	movs	r3, #0
 8007f5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f5e:	e082      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007f60:	2302      	movs	r3, #2
 8007f62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f66:	e07e      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007f68:	2304      	movs	r3, #4
 8007f6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f6e:	e07a      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007f70:	2308      	movs	r3, #8
 8007f72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f76:	e076      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007f78:	2310      	movs	r3, #16
 8007f7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f7e:	e072      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007f80:	697b      	ldr	r3, [r7, #20]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4a35      	ldr	r2, [pc, #212]	@ (800805c <UART_SetConfig+0x2f4>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d12a      	bne.n	8007fe0 <UART_SetConfig+0x278>
 8007f8a:	4b30      	ldr	r3, [pc, #192]	@ (800804c <UART_SetConfig+0x2e4>)
 8007f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f90:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f94:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f98:	d01a      	beq.n	8007fd0 <UART_SetConfig+0x268>
 8007f9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f9e:	d81b      	bhi.n	8007fd8 <UART_SetConfig+0x270>
 8007fa0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fa4:	d00c      	beq.n	8007fc0 <UART_SetConfig+0x258>
 8007fa6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007faa:	d815      	bhi.n	8007fd8 <UART_SetConfig+0x270>
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d003      	beq.n	8007fb8 <UART_SetConfig+0x250>
 8007fb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007fb4:	d008      	beq.n	8007fc8 <UART_SetConfig+0x260>
 8007fb6:	e00f      	b.n	8007fd8 <UART_SetConfig+0x270>
 8007fb8:	2300      	movs	r3, #0
 8007fba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fbe:	e052      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007fc0:	2302      	movs	r3, #2
 8007fc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fc6:	e04e      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007fc8:	2304      	movs	r3, #4
 8007fca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fce:	e04a      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007fd0:	2308      	movs	r3, #8
 8007fd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fd6:	e046      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007fd8:	2310      	movs	r3, #16
 8007fda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fde:	e042      	b.n	8008066 <UART_SetConfig+0x2fe>
 8007fe0:	697b      	ldr	r3, [r7, #20]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	4a17      	ldr	r2, [pc, #92]	@ (8008044 <UART_SetConfig+0x2dc>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d13a      	bne.n	8008060 <UART_SetConfig+0x2f8>
 8007fea:	4b18      	ldr	r3, [pc, #96]	@ (800804c <UART_SetConfig+0x2e4>)
 8007fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ff0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007ff4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007ff8:	d01a      	beq.n	8008030 <UART_SetConfig+0x2c8>
 8007ffa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007ffe:	d81b      	bhi.n	8008038 <UART_SetConfig+0x2d0>
 8008000:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008004:	d00c      	beq.n	8008020 <UART_SetConfig+0x2b8>
 8008006:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800800a:	d815      	bhi.n	8008038 <UART_SetConfig+0x2d0>
 800800c:	2b00      	cmp	r3, #0
 800800e:	d003      	beq.n	8008018 <UART_SetConfig+0x2b0>
 8008010:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008014:	d008      	beq.n	8008028 <UART_SetConfig+0x2c0>
 8008016:	e00f      	b.n	8008038 <UART_SetConfig+0x2d0>
 8008018:	2300      	movs	r3, #0
 800801a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800801e:	e022      	b.n	8008066 <UART_SetConfig+0x2fe>
 8008020:	2302      	movs	r3, #2
 8008022:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008026:	e01e      	b.n	8008066 <UART_SetConfig+0x2fe>
 8008028:	2304      	movs	r3, #4
 800802a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800802e:	e01a      	b.n	8008066 <UART_SetConfig+0x2fe>
 8008030:	2308      	movs	r3, #8
 8008032:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008036:	e016      	b.n	8008066 <UART_SetConfig+0x2fe>
 8008038:	2310      	movs	r3, #16
 800803a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800803e:	e012      	b.n	8008066 <UART_SetConfig+0x2fe>
 8008040:	cfff69f3 	.word	0xcfff69f3
 8008044:	40008000 	.word	0x40008000
 8008048:	40013800 	.word	0x40013800
 800804c:	40021000 	.word	0x40021000
 8008050:	40004400 	.word	0x40004400
 8008054:	40004800 	.word	0x40004800
 8008058:	40004c00 	.word	0x40004c00
 800805c:	40005000 	.word	0x40005000
 8008060:	2310      	movs	r3, #16
 8008062:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4aae      	ldr	r2, [pc, #696]	@ (8008324 <UART_SetConfig+0x5bc>)
 800806c:	4293      	cmp	r3, r2
 800806e:	f040 8097 	bne.w	80081a0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008072:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008076:	2b08      	cmp	r3, #8
 8008078:	d823      	bhi.n	80080c2 <UART_SetConfig+0x35a>
 800807a:	a201      	add	r2, pc, #4	@ (adr r2, 8008080 <UART_SetConfig+0x318>)
 800807c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008080:	080080a5 	.word	0x080080a5
 8008084:	080080c3 	.word	0x080080c3
 8008088:	080080ad 	.word	0x080080ad
 800808c:	080080c3 	.word	0x080080c3
 8008090:	080080b3 	.word	0x080080b3
 8008094:	080080c3 	.word	0x080080c3
 8008098:	080080c3 	.word	0x080080c3
 800809c:	080080c3 	.word	0x080080c3
 80080a0:	080080bb 	.word	0x080080bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80080a4:	f7fc fc8c 	bl	80049c0 <HAL_RCC_GetPCLK1Freq>
 80080a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80080aa:	e010      	b.n	80080ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80080ac:	4b9e      	ldr	r3, [pc, #632]	@ (8008328 <UART_SetConfig+0x5c0>)
 80080ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80080b0:	e00d      	b.n	80080ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080b2:	f7fc fc17 	bl	80048e4 <HAL_RCC_GetSysClockFreq>
 80080b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80080b8:	e009      	b.n	80080ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80080c0:	e005      	b.n	80080ce <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80080c2:	2300      	movs	r3, #0
 80080c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80080c6:	2301      	movs	r3, #1
 80080c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80080cc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80080ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	f000 8130 	beq.w	8008336 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80080d6:	697b      	ldr	r3, [r7, #20]
 80080d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080da:	4a94      	ldr	r2, [pc, #592]	@ (800832c <UART_SetConfig+0x5c4>)
 80080dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080e0:	461a      	mov	r2, r3
 80080e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80080e8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80080ea:	697b      	ldr	r3, [r7, #20]
 80080ec:	685a      	ldr	r2, [r3, #4]
 80080ee:	4613      	mov	r3, r2
 80080f0:	005b      	lsls	r3, r3, #1
 80080f2:	4413      	add	r3, r2
 80080f4:	69ba      	ldr	r2, [r7, #24]
 80080f6:	429a      	cmp	r2, r3
 80080f8:	d305      	bcc.n	8008106 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80080fa:	697b      	ldr	r3, [r7, #20]
 80080fc:	685b      	ldr	r3, [r3, #4]
 80080fe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008100:	69ba      	ldr	r2, [r7, #24]
 8008102:	429a      	cmp	r2, r3
 8008104:	d903      	bls.n	800810e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008106:	2301      	movs	r3, #1
 8008108:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800810c:	e113      	b.n	8008336 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800810e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008110:	2200      	movs	r2, #0
 8008112:	60bb      	str	r3, [r7, #8]
 8008114:	60fa      	str	r2, [r7, #12]
 8008116:	697b      	ldr	r3, [r7, #20]
 8008118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800811a:	4a84      	ldr	r2, [pc, #528]	@ (800832c <UART_SetConfig+0x5c4>)
 800811c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008120:	b29b      	uxth	r3, r3
 8008122:	2200      	movs	r2, #0
 8008124:	603b      	str	r3, [r7, #0]
 8008126:	607a      	str	r2, [r7, #4]
 8008128:	e9d7 2300 	ldrd	r2, r3, [r7]
 800812c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008130:	f7f8 fd60 	bl	8000bf4 <__aeabi_uldivmod>
 8008134:	4602      	mov	r2, r0
 8008136:	460b      	mov	r3, r1
 8008138:	4610      	mov	r0, r2
 800813a:	4619      	mov	r1, r3
 800813c:	f04f 0200 	mov.w	r2, #0
 8008140:	f04f 0300 	mov.w	r3, #0
 8008144:	020b      	lsls	r3, r1, #8
 8008146:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800814a:	0202      	lsls	r2, r0, #8
 800814c:	6979      	ldr	r1, [r7, #20]
 800814e:	6849      	ldr	r1, [r1, #4]
 8008150:	0849      	lsrs	r1, r1, #1
 8008152:	2000      	movs	r0, #0
 8008154:	460c      	mov	r4, r1
 8008156:	4605      	mov	r5, r0
 8008158:	eb12 0804 	adds.w	r8, r2, r4
 800815c:	eb43 0905 	adc.w	r9, r3, r5
 8008160:	697b      	ldr	r3, [r7, #20]
 8008162:	685b      	ldr	r3, [r3, #4]
 8008164:	2200      	movs	r2, #0
 8008166:	469a      	mov	sl, r3
 8008168:	4693      	mov	fp, r2
 800816a:	4652      	mov	r2, sl
 800816c:	465b      	mov	r3, fp
 800816e:	4640      	mov	r0, r8
 8008170:	4649      	mov	r1, r9
 8008172:	f7f8 fd3f 	bl	8000bf4 <__aeabi_uldivmod>
 8008176:	4602      	mov	r2, r0
 8008178:	460b      	mov	r3, r1
 800817a:	4613      	mov	r3, r2
 800817c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800817e:	6a3b      	ldr	r3, [r7, #32]
 8008180:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008184:	d308      	bcc.n	8008198 <UART_SetConfig+0x430>
 8008186:	6a3b      	ldr	r3, [r7, #32]
 8008188:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800818c:	d204      	bcs.n	8008198 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800818e:	697b      	ldr	r3, [r7, #20]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	6a3a      	ldr	r2, [r7, #32]
 8008194:	60da      	str	r2, [r3, #12]
 8008196:	e0ce      	b.n	8008336 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008198:	2301      	movs	r3, #1
 800819a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800819e:	e0ca      	b.n	8008336 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80081a0:	697b      	ldr	r3, [r7, #20]
 80081a2:	69db      	ldr	r3, [r3, #28]
 80081a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80081a8:	d166      	bne.n	8008278 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80081aa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80081ae:	2b08      	cmp	r3, #8
 80081b0:	d827      	bhi.n	8008202 <UART_SetConfig+0x49a>
 80081b2:	a201      	add	r2, pc, #4	@ (adr r2, 80081b8 <UART_SetConfig+0x450>)
 80081b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081b8:	080081dd 	.word	0x080081dd
 80081bc:	080081e5 	.word	0x080081e5
 80081c0:	080081ed 	.word	0x080081ed
 80081c4:	08008203 	.word	0x08008203
 80081c8:	080081f3 	.word	0x080081f3
 80081cc:	08008203 	.word	0x08008203
 80081d0:	08008203 	.word	0x08008203
 80081d4:	08008203 	.word	0x08008203
 80081d8:	080081fb 	.word	0x080081fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80081dc:	f7fc fbf0 	bl	80049c0 <HAL_RCC_GetPCLK1Freq>
 80081e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80081e2:	e014      	b.n	800820e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80081e4:	f7fc fc02 	bl	80049ec <HAL_RCC_GetPCLK2Freq>
 80081e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80081ea:	e010      	b.n	800820e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80081ec:	4b4e      	ldr	r3, [pc, #312]	@ (8008328 <UART_SetConfig+0x5c0>)
 80081ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80081f0:	e00d      	b.n	800820e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80081f2:	f7fc fb77 	bl	80048e4 <HAL_RCC_GetSysClockFreq>
 80081f6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80081f8:	e009      	b.n	800820e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80081fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80081fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008200:	e005      	b.n	800820e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008202:	2300      	movs	r3, #0
 8008204:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008206:	2301      	movs	r3, #1
 8008208:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800820c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800820e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008210:	2b00      	cmp	r3, #0
 8008212:	f000 8090 	beq.w	8008336 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008216:	697b      	ldr	r3, [r7, #20]
 8008218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800821a:	4a44      	ldr	r2, [pc, #272]	@ (800832c <UART_SetConfig+0x5c4>)
 800821c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008220:	461a      	mov	r2, r3
 8008222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008224:	fbb3 f3f2 	udiv	r3, r3, r2
 8008228:	005a      	lsls	r2, r3, #1
 800822a:	697b      	ldr	r3, [r7, #20]
 800822c:	685b      	ldr	r3, [r3, #4]
 800822e:	085b      	lsrs	r3, r3, #1
 8008230:	441a      	add	r2, r3
 8008232:	697b      	ldr	r3, [r7, #20]
 8008234:	685b      	ldr	r3, [r3, #4]
 8008236:	fbb2 f3f3 	udiv	r3, r2, r3
 800823a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800823c:	6a3b      	ldr	r3, [r7, #32]
 800823e:	2b0f      	cmp	r3, #15
 8008240:	d916      	bls.n	8008270 <UART_SetConfig+0x508>
 8008242:	6a3b      	ldr	r3, [r7, #32]
 8008244:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008248:	d212      	bcs.n	8008270 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800824a:	6a3b      	ldr	r3, [r7, #32]
 800824c:	b29b      	uxth	r3, r3
 800824e:	f023 030f 	bic.w	r3, r3, #15
 8008252:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008254:	6a3b      	ldr	r3, [r7, #32]
 8008256:	085b      	lsrs	r3, r3, #1
 8008258:	b29b      	uxth	r3, r3
 800825a:	f003 0307 	and.w	r3, r3, #7
 800825e:	b29a      	uxth	r2, r3
 8008260:	8bfb      	ldrh	r3, [r7, #30]
 8008262:	4313      	orrs	r3, r2
 8008264:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008266:	697b      	ldr	r3, [r7, #20]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	8bfa      	ldrh	r2, [r7, #30]
 800826c:	60da      	str	r2, [r3, #12]
 800826e:	e062      	b.n	8008336 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008270:	2301      	movs	r3, #1
 8008272:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008276:	e05e      	b.n	8008336 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008278:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800827c:	2b08      	cmp	r3, #8
 800827e:	d828      	bhi.n	80082d2 <UART_SetConfig+0x56a>
 8008280:	a201      	add	r2, pc, #4	@ (adr r2, 8008288 <UART_SetConfig+0x520>)
 8008282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008286:	bf00      	nop
 8008288:	080082ad 	.word	0x080082ad
 800828c:	080082b5 	.word	0x080082b5
 8008290:	080082bd 	.word	0x080082bd
 8008294:	080082d3 	.word	0x080082d3
 8008298:	080082c3 	.word	0x080082c3
 800829c:	080082d3 	.word	0x080082d3
 80082a0:	080082d3 	.word	0x080082d3
 80082a4:	080082d3 	.word	0x080082d3
 80082a8:	080082cb 	.word	0x080082cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80082ac:	f7fc fb88 	bl	80049c0 <HAL_RCC_GetPCLK1Freq>
 80082b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80082b2:	e014      	b.n	80082de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80082b4:	f7fc fb9a 	bl	80049ec <HAL_RCC_GetPCLK2Freq>
 80082b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80082ba:	e010      	b.n	80082de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80082bc:	4b1a      	ldr	r3, [pc, #104]	@ (8008328 <UART_SetConfig+0x5c0>)
 80082be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80082c0:	e00d      	b.n	80082de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80082c2:	f7fc fb0f 	bl	80048e4 <HAL_RCC_GetSysClockFreq>
 80082c6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80082c8:	e009      	b.n	80082de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80082ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80082ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80082d0:	e005      	b.n	80082de <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80082d2:	2300      	movs	r3, #0
 80082d4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80082d6:	2301      	movs	r3, #1
 80082d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80082dc:	bf00      	nop
    }

    if (pclk != 0U)
 80082de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d028      	beq.n	8008336 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80082e4:	697b      	ldr	r3, [r7, #20]
 80082e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082e8:	4a10      	ldr	r2, [pc, #64]	@ (800832c <UART_SetConfig+0x5c4>)
 80082ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80082ee:	461a      	mov	r2, r3
 80082f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082f2:	fbb3 f2f2 	udiv	r2, r3, r2
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	685b      	ldr	r3, [r3, #4]
 80082fa:	085b      	lsrs	r3, r3, #1
 80082fc:	441a      	add	r2, r3
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	685b      	ldr	r3, [r3, #4]
 8008302:	fbb2 f3f3 	udiv	r3, r2, r3
 8008306:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008308:	6a3b      	ldr	r3, [r7, #32]
 800830a:	2b0f      	cmp	r3, #15
 800830c:	d910      	bls.n	8008330 <UART_SetConfig+0x5c8>
 800830e:	6a3b      	ldr	r3, [r7, #32]
 8008310:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008314:	d20c      	bcs.n	8008330 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008316:	6a3b      	ldr	r3, [r7, #32]
 8008318:	b29a      	uxth	r2, r3
 800831a:	697b      	ldr	r3, [r7, #20]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	60da      	str	r2, [r3, #12]
 8008320:	e009      	b.n	8008336 <UART_SetConfig+0x5ce>
 8008322:	bf00      	nop
 8008324:	40008000 	.word	0x40008000
 8008328:	00f42400 	.word	0x00f42400
 800832c:	08008f9c 	.word	0x08008f9c
      }
      else
      {
        ret = HAL_ERROR;
 8008330:	2301      	movs	r3, #1
 8008332:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008336:	697b      	ldr	r3, [r7, #20]
 8008338:	2201      	movs	r2, #1
 800833a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	2201      	movs	r2, #1
 8008342:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008346:	697b      	ldr	r3, [r7, #20]
 8008348:	2200      	movs	r2, #0
 800834a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800834c:	697b      	ldr	r3, [r7, #20]
 800834e:	2200      	movs	r2, #0
 8008350:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008352:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008356:	4618      	mov	r0, r3
 8008358:	3730      	adds	r7, #48	@ 0x30
 800835a:	46bd      	mov	sp, r7
 800835c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008360 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008360:	b480      	push	{r7}
 8008362:	b083      	sub	sp, #12
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800836c:	f003 0308 	and.w	r3, r3, #8
 8008370:	2b00      	cmp	r3, #0
 8008372:	d00a      	beq.n	800838a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	685b      	ldr	r3, [r3, #4]
 800837a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	430a      	orrs	r2, r1
 8008388:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800838e:	f003 0301 	and.w	r3, r3, #1
 8008392:	2b00      	cmp	r3, #0
 8008394:	d00a      	beq.n	80083ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	685b      	ldr	r3, [r3, #4]
 800839c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	430a      	orrs	r2, r1
 80083aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083b0:	f003 0302 	and.w	r3, r3, #2
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d00a      	beq.n	80083ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	685b      	ldr	r3, [r3, #4]
 80083be:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	430a      	orrs	r2, r1
 80083cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083d2:	f003 0304 	and.w	r3, r3, #4
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d00a      	beq.n	80083f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	685b      	ldr	r3, [r3, #4]
 80083e0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	430a      	orrs	r2, r1
 80083ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083f4:	f003 0310 	and.w	r3, r3, #16
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d00a      	beq.n	8008412 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	689b      	ldr	r3, [r3, #8]
 8008402:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	430a      	orrs	r2, r1
 8008410:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008416:	f003 0320 	and.w	r3, r3, #32
 800841a:	2b00      	cmp	r3, #0
 800841c:	d00a      	beq.n	8008434 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	689b      	ldr	r3, [r3, #8]
 8008424:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	430a      	orrs	r2, r1
 8008432:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008438:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800843c:	2b00      	cmp	r3, #0
 800843e:	d01a      	beq.n	8008476 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	685b      	ldr	r3, [r3, #4]
 8008446:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	430a      	orrs	r2, r1
 8008454:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800845a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800845e:	d10a      	bne.n	8008476 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	685b      	ldr	r3, [r3, #4]
 8008466:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	430a      	orrs	r2, r1
 8008474:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800847a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800847e:	2b00      	cmp	r3, #0
 8008480:	d00a      	beq.n	8008498 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	685b      	ldr	r3, [r3, #4]
 8008488:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	430a      	orrs	r2, r1
 8008496:	605a      	str	r2, [r3, #4]
  }
}
 8008498:	bf00      	nop
 800849a:	370c      	adds	r7, #12
 800849c:	46bd      	mov	sp, r7
 800849e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a2:	4770      	bx	lr

080084a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b098      	sub	sp, #96	@ 0x60
 80084a8:	af02      	add	r7, sp, #8
 80084aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2200      	movs	r2, #0
 80084b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80084b4:	f7fa fee2 	bl	800327c <HAL_GetTick>
 80084b8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f003 0308 	and.w	r3, r3, #8
 80084c4:	2b08      	cmp	r3, #8
 80084c6:	d12f      	bne.n	8008528 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80084c8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80084cc:	9300      	str	r3, [sp, #0]
 80084ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80084d0:	2200      	movs	r2, #0
 80084d2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f000 f88e 	bl	80085f8 <UART_WaitOnFlagUntilTimeout>
 80084dc:	4603      	mov	r3, r0
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d022      	beq.n	8008528 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084ea:	e853 3f00 	ldrex	r3, [r3]
 80084ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80084f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80084f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	461a      	mov	r2, r3
 80084fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008500:	647b      	str	r3, [r7, #68]	@ 0x44
 8008502:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008504:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008506:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008508:	e841 2300 	strex	r3, r2, [r1]
 800850c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800850e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008510:	2b00      	cmp	r3, #0
 8008512:	d1e6      	bne.n	80084e2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2220      	movs	r2, #32
 8008518:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2200      	movs	r2, #0
 8008520:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008524:	2303      	movs	r3, #3
 8008526:	e063      	b.n	80085f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	f003 0304 	and.w	r3, r3, #4
 8008532:	2b04      	cmp	r3, #4
 8008534:	d149      	bne.n	80085ca <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008536:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800853a:	9300      	str	r3, [sp, #0]
 800853c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800853e:	2200      	movs	r2, #0
 8008540:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008544:	6878      	ldr	r0, [r7, #4]
 8008546:	f000 f857 	bl	80085f8 <UART_WaitOnFlagUntilTimeout>
 800854a:	4603      	mov	r3, r0
 800854c:	2b00      	cmp	r3, #0
 800854e:	d03c      	beq.n	80085ca <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008558:	e853 3f00 	ldrex	r3, [r3]
 800855c:	623b      	str	r3, [r7, #32]
   return(result);
 800855e:	6a3b      	ldr	r3, [r7, #32]
 8008560:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008564:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	461a      	mov	r2, r3
 800856c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800856e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008570:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008572:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008574:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008576:	e841 2300 	strex	r3, r2, [r1]
 800857a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800857c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800857e:	2b00      	cmp	r3, #0
 8008580:	d1e6      	bne.n	8008550 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	3308      	adds	r3, #8
 8008588:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800858a:	693b      	ldr	r3, [r7, #16]
 800858c:	e853 3f00 	ldrex	r3, [r3]
 8008590:	60fb      	str	r3, [r7, #12]
   return(result);
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	f023 0301 	bic.w	r3, r3, #1
 8008598:	64bb      	str	r3, [r7, #72]	@ 0x48
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	3308      	adds	r3, #8
 80085a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80085a2:	61fa      	str	r2, [r7, #28]
 80085a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085a6:	69b9      	ldr	r1, [r7, #24]
 80085a8:	69fa      	ldr	r2, [r7, #28]
 80085aa:	e841 2300 	strex	r3, r2, [r1]
 80085ae:	617b      	str	r3, [r7, #20]
   return(result);
 80085b0:	697b      	ldr	r3, [r7, #20]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d1e5      	bne.n	8008582 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	2220      	movs	r2, #32
 80085ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2200      	movs	r2, #0
 80085c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80085c6:	2303      	movs	r3, #3
 80085c8:	e012      	b.n	80085f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2220      	movs	r2, #32
 80085ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2220      	movs	r2, #32
 80085d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2200      	movs	r2, #0
 80085de:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2200      	movs	r2, #0
 80085e4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2200      	movs	r2, #0
 80085ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80085ee:	2300      	movs	r3, #0
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	3758      	adds	r7, #88	@ 0x58
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}

080085f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b084      	sub	sp, #16
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	60f8      	str	r0, [r7, #12]
 8008600:	60b9      	str	r1, [r7, #8]
 8008602:	603b      	str	r3, [r7, #0]
 8008604:	4613      	mov	r3, r2
 8008606:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008608:	e04f      	b.n	80086aa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800860a:	69bb      	ldr	r3, [r7, #24]
 800860c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008610:	d04b      	beq.n	80086aa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008612:	f7fa fe33 	bl	800327c <HAL_GetTick>
 8008616:	4602      	mov	r2, r0
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	1ad3      	subs	r3, r2, r3
 800861c:	69ba      	ldr	r2, [r7, #24]
 800861e:	429a      	cmp	r2, r3
 8008620:	d302      	bcc.n	8008628 <UART_WaitOnFlagUntilTimeout+0x30>
 8008622:	69bb      	ldr	r3, [r7, #24]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d101      	bne.n	800862c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008628:	2303      	movs	r3, #3
 800862a:	e04e      	b.n	80086ca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f003 0304 	and.w	r3, r3, #4
 8008636:	2b00      	cmp	r3, #0
 8008638:	d037      	beq.n	80086aa <UART_WaitOnFlagUntilTimeout+0xb2>
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	2b80      	cmp	r3, #128	@ 0x80
 800863e:	d034      	beq.n	80086aa <UART_WaitOnFlagUntilTimeout+0xb2>
 8008640:	68bb      	ldr	r3, [r7, #8]
 8008642:	2b40      	cmp	r3, #64	@ 0x40
 8008644:	d031      	beq.n	80086aa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	69db      	ldr	r3, [r3, #28]
 800864c:	f003 0308 	and.w	r3, r3, #8
 8008650:	2b08      	cmp	r3, #8
 8008652:	d110      	bne.n	8008676 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	2208      	movs	r2, #8
 800865a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800865c:	68f8      	ldr	r0, [r7, #12]
 800865e:	f000 f920 	bl	80088a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	2208      	movs	r2, #8
 8008666:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	2200      	movs	r2, #0
 800866e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008672:	2301      	movs	r3, #1
 8008674:	e029      	b.n	80086ca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	69db      	ldr	r3, [r3, #28]
 800867c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008680:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008684:	d111      	bne.n	80086aa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800868e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008690:	68f8      	ldr	r0, [r7, #12]
 8008692:	f000 f906 	bl	80088a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	2220      	movs	r2, #32
 800869a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	2200      	movs	r2, #0
 80086a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80086a6:	2303      	movs	r3, #3
 80086a8:	e00f      	b.n	80086ca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	69da      	ldr	r2, [r3, #28]
 80086b0:	68bb      	ldr	r3, [r7, #8]
 80086b2:	4013      	ands	r3, r2
 80086b4:	68ba      	ldr	r2, [r7, #8]
 80086b6:	429a      	cmp	r2, r3
 80086b8:	bf0c      	ite	eq
 80086ba:	2301      	moveq	r3, #1
 80086bc:	2300      	movne	r3, #0
 80086be:	b2db      	uxtb	r3, r3
 80086c0:	461a      	mov	r2, r3
 80086c2:	79fb      	ldrb	r3, [r7, #7]
 80086c4:	429a      	cmp	r2, r3
 80086c6:	d0a0      	beq.n	800860a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80086c8:	2300      	movs	r3, #0
}
 80086ca:	4618      	mov	r0, r3
 80086cc:	3710      	adds	r7, #16
 80086ce:	46bd      	mov	sp, r7
 80086d0:	bd80      	pop	{r7, pc}
	...

080086d4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b096      	sub	sp, #88	@ 0x58
 80086d8:	af00      	add	r7, sp, #0
 80086da:	60f8      	str	r0, [r7, #12]
 80086dc:	60b9      	str	r1, [r7, #8]
 80086de:	4613      	mov	r3, r2
 80086e0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	68ba      	ldr	r2, [r7, #8]
 80086e6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	88fa      	ldrh	r2, [r7, #6]
 80086ec:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	2200      	movs	r2, #0
 80086f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	2222      	movs	r2, #34	@ 0x22
 80086fc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008706:	2b00      	cmp	r3, #0
 8008708:	d02d      	beq.n	8008766 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008710:	4a40      	ldr	r2, [pc, #256]	@ (8008814 <UART_Start_Receive_DMA+0x140>)
 8008712:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800871a:	4a3f      	ldr	r2, [pc, #252]	@ (8008818 <UART_Start_Receive_DMA+0x144>)
 800871c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008724:	4a3d      	ldr	r2, [pc, #244]	@ (800881c <UART_Start_Receive_DMA+0x148>)
 8008726:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800872e:	2200      	movs	r2, #0
 8008730:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	3324      	adds	r3, #36	@ 0x24
 800873e:	4619      	mov	r1, r3
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008744:	461a      	mov	r2, r3
 8008746:	88fb      	ldrh	r3, [r7, #6]
 8008748:	f7fa ff5c 	bl	8003604 <HAL_DMA_Start_IT>
 800874c:	4603      	mov	r3, r0
 800874e:	2b00      	cmp	r3, #0
 8008750:	d009      	beq.n	8008766 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	2210      	movs	r2, #16
 8008756:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	2220      	movs	r2, #32
 800875e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8008762:	2301      	movs	r3, #1
 8008764:	e051      	b.n	800880a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	691b      	ldr	r3, [r3, #16]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d018      	beq.n	80087a0 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008774:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008776:	e853 3f00 	ldrex	r3, [r3]
 800877a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800877c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800877e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008782:	657b      	str	r3, [r7, #84]	@ 0x54
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	461a      	mov	r2, r3
 800878a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800878c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800878e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008790:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008792:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008794:	e841 2300 	strex	r3, r2, [r1]
 8008798:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800879a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800879c:	2b00      	cmp	r3, #0
 800879e:	d1e6      	bne.n	800876e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	3308      	adds	r3, #8
 80087a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087aa:	e853 3f00 	ldrex	r3, [r3]
 80087ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80087b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b2:	f043 0301 	orr.w	r3, r3, #1
 80087b6:	653b      	str	r3, [r7, #80]	@ 0x50
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	3308      	adds	r3, #8
 80087be:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80087c0:	637a      	str	r2, [r7, #52]	@ 0x34
 80087c2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80087c6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80087c8:	e841 2300 	strex	r3, r2, [r1]
 80087cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80087ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d1e5      	bne.n	80087a0 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	3308      	adds	r3, #8
 80087da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087dc:	697b      	ldr	r3, [r7, #20]
 80087de:	e853 3f00 	ldrex	r3, [r3]
 80087e2:	613b      	str	r3, [r7, #16]
   return(result);
 80087e4:	693b      	ldr	r3, [r7, #16]
 80087e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	3308      	adds	r3, #8
 80087f2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80087f4:	623a      	str	r2, [r7, #32]
 80087f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087f8:	69f9      	ldr	r1, [r7, #28]
 80087fa:	6a3a      	ldr	r2, [r7, #32]
 80087fc:	e841 2300 	strex	r3, r2, [r1]
 8008800:	61bb      	str	r3, [r7, #24]
   return(result);
 8008802:	69bb      	ldr	r3, [r7, #24]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d1e5      	bne.n	80087d4 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8008808:	2300      	movs	r3, #0
}
 800880a:	4618      	mov	r0, r3
 800880c:	3758      	adds	r7, #88	@ 0x58
 800880e:	46bd      	mov	sp, r7
 8008810:	bd80      	pop	{r7, pc}
 8008812:	bf00      	nop
 8008814:	08008a2d 	.word	0x08008a2d
 8008818:	08008b61 	.word	0x08008b61
 800881c:	08008ba7 	.word	0x08008ba7

08008820 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008820:	b480      	push	{r7}
 8008822:	b08f      	sub	sp, #60	@ 0x3c
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800882e:	6a3b      	ldr	r3, [r7, #32]
 8008830:	e853 3f00 	ldrex	r3, [r3]
 8008834:	61fb      	str	r3, [r7, #28]
   return(result);
 8008836:	69fb      	ldr	r3, [r7, #28]
 8008838:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800883c:	637b      	str	r3, [r7, #52]	@ 0x34
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	461a      	mov	r2, r3
 8008844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008846:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008848:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800884a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800884c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800884e:	e841 2300 	strex	r3, r2, [r1]
 8008852:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008856:	2b00      	cmp	r3, #0
 8008858:	d1e6      	bne.n	8008828 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	3308      	adds	r3, #8
 8008860:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	e853 3f00 	ldrex	r3, [r3]
 8008868:	60bb      	str	r3, [r7, #8]
   return(result);
 800886a:	68bb      	ldr	r3, [r7, #8]
 800886c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008870:	633b      	str	r3, [r7, #48]	@ 0x30
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	3308      	adds	r3, #8
 8008878:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800887a:	61ba      	str	r2, [r7, #24]
 800887c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800887e:	6979      	ldr	r1, [r7, #20]
 8008880:	69ba      	ldr	r2, [r7, #24]
 8008882:	e841 2300 	strex	r3, r2, [r1]
 8008886:	613b      	str	r3, [r7, #16]
   return(result);
 8008888:	693b      	ldr	r3, [r7, #16]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d1e5      	bne.n	800885a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2220      	movs	r2, #32
 8008892:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8008896:	bf00      	nop
 8008898:	373c      	adds	r7, #60	@ 0x3c
 800889a:	46bd      	mov	sp, r7
 800889c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a0:	4770      	bx	lr

080088a2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80088a2:	b480      	push	{r7}
 80088a4:	b095      	sub	sp, #84	@ 0x54
 80088a6:	af00      	add	r7, sp, #0
 80088a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088b2:	e853 3f00 	ldrex	r3, [r3]
 80088b6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80088b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80088be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	461a      	mov	r2, r3
 80088c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80088c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80088ca:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088cc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80088ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80088d0:	e841 2300 	strex	r3, r2, [r1]
 80088d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80088d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d1e6      	bne.n	80088aa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	3308      	adds	r3, #8
 80088e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e4:	6a3b      	ldr	r3, [r7, #32]
 80088e6:	e853 3f00 	ldrex	r3, [r3]
 80088ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80088ec:	69fb      	ldr	r3, [r7, #28]
 80088ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80088f2:	f023 0301 	bic.w	r3, r3, #1
 80088f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	3308      	adds	r3, #8
 80088fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008900:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008902:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008904:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008906:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008908:	e841 2300 	strex	r3, r2, [r1]
 800890c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800890e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008910:	2b00      	cmp	r3, #0
 8008912:	d1e3      	bne.n	80088dc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008918:	2b01      	cmp	r3, #1
 800891a:	d118      	bne.n	800894e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	e853 3f00 	ldrex	r3, [r3]
 8008928:	60bb      	str	r3, [r7, #8]
   return(result);
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	f023 0310 	bic.w	r3, r3, #16
 8008930:	647b      	str	r3, [r7, #68]	@ 0x44
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	461a      	mov	r2, r3
 8008938:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800893a:	61bb      	str	r3, [r7, #24]
 800893c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800893e:	6979      	ldr	r1, [r7, #20]
 8008940:	69ba      	ldr	r2, [r7, #24]
 8008942:	e841 2300 	strex	r3, r2, [r1]
 8008946:	613b      	str	r3, [r7, #16]
   return(result);
 8008948:	693b      	ldr	r3, [r7, #16]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d1e6      	bne.n	800891c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2220      	movs	r2, #32
 8008952:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2200      	movs	r2, #0
 800895a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2200      	movs	r2, #0
 8008960:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008962:	bf00      	nop
 8008964:	3754      	adds	r7, #84	@ 0x54
 8008966:	46bd      	mov	sp, r7
 8008968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896c:	4770      	bx	lr

0800896e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800896e:	b580      	push	{r7, lr}
 8008970:	b090      	sub	sp, #64	@ 0x40
 8008972:	af00      	add	r7, sp, #0
 8008974:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800897a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f003 0320 	and.w	r3, r3, #32
 8008986:	2b00      	cmp	r3, #0
 8008988:	d137      	bne.n	80089fa <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800898a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800898c:	2200      	movs	r2, #0
 800898e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008992:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	3308      	adds	r3, #8
 8008998:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800899a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800899c:	e853 3f00 	ldrex	r3, [r3]
 80089a0:	623b      	str	r3, [r7, #32]
   return(result);
 80089a2:	6a3b      	ldr	r3, [r7, #32]
 80089a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80089a8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80089aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	3308      	adds	r3, #8
 80089b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80089b2:	633a      	str	r2, [r7, #48]	@ 0x30
 80089b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80089b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089ba:	e841 2300 	strex	r3, r2, [r1]
 80089be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80089c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d1e5      	bne.n	8008992 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80089c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089cc:	693b      	ldr	r3, [r7, #16]
 80089ce:	e853 3f00 	ldrex	r3, [r3]
 80089d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089da:	637b      	str	r3, [r7, #52]	@ 0x34
 80089dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	461a      	mov	r2, r3
 80089e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089e4:	61fb      	str	r3, [r7, #28]
 80089e6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e8:	69b9      	ldr	r1, [r7, #24]
 80089ea:	69fa      	ldr	r2, [r7, #28]
 80089ec:	e841 2300 	strex	r3, r2, [r1]
 80089f0:	617b      	str	r3, [r7, #20]
   return(result);
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d1e6      	bne.n	80089c6 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80089f8:	e004      	b.n	8008a04 <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 80089fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008a00:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8008a02:	4798      	blx	r3
}
 8008a04:	bf00      	nop
 8008a06:	3740      	adds	r7, #64	@ 0x40
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	bd80      	pop	{r7, pc}

08008a0c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b084      	sub	sp, #16
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a18:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008a20:	68f8      	ldr	r0, [r7, #12]
 8008a22:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a24:	bf00      	nop
 8008a26:	3710      	adds	r7, #16
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	bd80      	pop	{r7, pc}

08008a2c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b09c      	sub	sp, #112	@ 0x70
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a38:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f003 0320 	and.w	r3, r3, #32
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d171      	bne.n	8008b2c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8008a48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a58:	e853 3f00 	ldrex	r3, [r3]
 8008a5c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008a5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a64:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008a66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	461a      	mov	r2, r3
 8008a6c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008a6e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008a70:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a72:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008a74:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008a76:	e841 2300 	strex	r3, r2, [r1]
 8008a7a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008a7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d1e6      	bne.n	8008a50 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	3308      	adds	r3, #8
 8008a88:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a8c:	e853 3f00 	ldrex	r3, [r3]
 8008a90:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008a92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a94:	f023 0301 	bic.w	r3, r3, #1
 8008a98:	667b      	str	r3, [r7, #100]	@ 0x64
 8008a9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	3308      	adds	r3, #8
 8008aa0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008aa2:	647a      	str	r2, [r7, #68]	@ 0x44
 8008aa4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aa6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008aa8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008aaa:	e841 2300 	strex	r3, r2, [r1]
 8008aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008ab0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d1e5      	bne.n	8008a82 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ab6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	3308      	adds	r3, #8
 8008abc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ac0:	e853 3f00 	ldrex	r3, [r3]
 8008ac4:	623b      	str	r3, [r7, #32]
   return(result);
 8008ac6:	6a3b      	ldr	r3, [r7, #32]
 8008ac8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008acc:	663b      	str	r3, [r7, #96]	@ 0x60
 8008ace:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	3308      	adds	r3, #8
 8008ad4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008ad6:	633a      	str	r2, [r7, #48]	@ 0x30
 8008ad8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ada:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008adc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ade:	e841 2300 	strex	r3, r2, [r1]
 8008ae2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d1e5      	bne.n	8008ab6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008aea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008aec:	2220      	movs	r2, #32
 8008aee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008af2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008af4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008af6:	2b01      	cmp	r3, #1
 8008af8:	d118      	bne.n	8008b2c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008afa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b00:	693b      	ldr	r3, [r7, #16]
 8008b02:	e853 3f00 	ldrex	r3, [r3]
 8008b06:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	f023 0310 	bic.w	r3, r3, #16
 8008b0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	461a      	mov	r2, r3
 8008b16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008b18:	61fb      	str	r3, [r7, #28]
 8008b1a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b1c:	69b9      	ldr	r1, [r7, #24]
 8008b1e:	69fa      	ldr	r2, [r7, #28]
 8008b20:	e841 2300 	strex	r3, r2, [r1]
 8008b24:	617b      	str	r3, [r7, #20]
   return(result);
 8008b26:	697b      	ldr	r3, [r7, #20]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d1e6      	bne.n	8008afa <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008b2e:	2200      	movs	r2, #0
 8008b30:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008b34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b36:	2b01      	cmp	r3, #1
 8008b38:	d109      	bne.n	8008b4e <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 8008b3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008b3c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008b40:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008b42:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8008b46:	4611      	mov	r1, r2
 8008b48:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008b4a:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008b4c:	e004      	b.n	8008b58 <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 8008b4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008b50:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008b54:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008b56:	4798      	blx	r3
}
 8008b58:	bf00      	nop
 8008b5a:	3770      	adds	r7, #112	@ 0x70
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}

08008b60 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b084      	sub	sp, #16
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b6c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	2201      	movs	r2, #1
 8008b72:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b78:	2b01      	cmp	r3, #1
 8008b7a:	d10b      	bne.n	8008b94 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008b82:	68fa      	ldr	r2, [r7, #12]
 8008b84:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8008b88:	0852      	lsrs	r2, r2, #1
 8008b8a:	b292      	uxth	r2, r2
 8008b8c:	4611      	mov	r1, r2
 8008b8e:	68f8      	ldr	r0, [r7, #12]
 8008b90:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008b92:	e004      	b.n	8008b9e <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008b9a:	68f8      	ldr	r0, [r7, #12]
 8008b9c:	4798      	blx	r3
}
 8008b9e:	bf00      	nop
 8008ba0:	3710      	adds	r7, #16
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	bd80      	pop	{r7, pc}

08008ba6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008ba6:	b580      	push	{r7, lr}
 8008ba8:	b086      	sub	sp, #24
 8008baa:	af00      	add	r7, sp, #0
 8008bac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bb2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008bb4:	697b      	ldr	r3, [r7, #20]
 8008bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008bba:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008bbc:	697b      	ldr	r3, [r7, #20]
 8008bbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008bc2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008bc4:	697b      	ldr	r3, [r7, #20]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	689b      	ldr	r3, [r3, #8]
 8008bca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bce:	2b80      	cmp	r3, #128	@ 0x80
 8008bd0:	d109      	bne.n	8008be6 <UART_DMAError+0x40>
 8008bd2:	693b      	ldr	r3, [r7, #16]
 8008bd4:	2b21      	cmp	r3, #33	@ 0x21
 8008bd6:	d106      	bne.n	8008be6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008bd8:	697b      	ldr	r3, [r7, #20]
 8008bda:	2200      	movs	r2, #0
 8008bdc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8008be0:	6978      	ldr	r0, [r7, #20]
 8008be2:	f7ff fe1d 	bl	8008820 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008be6:	697b      	ldr	r3, [r7, #20]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	689b      	ldr	r3, [r3, #8]
 8008bec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bf0:	2b40      	cmp	r3, #64	@ 0x40
 8008bf2:	d109      	bne.n	8008c08 <UART_DMAError+0x62>
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	2b22      	cmp	r3, #34	@ 0x22
 8008bf8:	d106      	bne.n	8008c08 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008bfa:	697b      	ldr	r3, [r7, #20]
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8008c02:	6978      	ldr	r0, [r7, #20]
 8008c04:	f7ff fe4d 	bl	80088a2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008c08:	697b      	ldr	r3, [r7, #20]
 8008c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c0e:	f043 0210 	orr.w	r2, r3, #16
 8008c12:	697b      	ldr	r3, [r7, #20]
 8008c14:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8008c18:	697b      	ldr	r3, [r7, #20]
 8008c1a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008c1e:	6978      	ldr	r0, [r7, #20]
 8008c20:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c22:	bf00      	nop
 8008c24:	3718      	adds	r7, #24
 8008c26:	46bd      	mov	sp, r7
 8008c28:	bd80      	pop	{r7, pc}

08008c2a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008c2a:	b580      	push	{r7, lr}
 8008c2c:	b084      	sub	sp, #16
 8008c2e:	af00      	add	r7, sp, #0
 8008c30:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c36:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	2200      	movs	r2, #0
 8008c44:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008c4e:	68f8      	ldr	r0, [r7, #12]
 8008c50:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c52:	bf00      	nop
 8008c54:	3710      	adds	r7, #16
 8008c56:	46bd      	mov	sp, r7
 8008c58:	bd80      	pop	{r7, pc}

08008c5a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008c5a:	b580      	push	{r7, lr}
 8008c5c:	b088      	sub	sp, #32
 8008c5e:	af00      	add	r7, sp, #0
 8008c60:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	e853 3f00 	ldrex	r3, [r3]
 8008c6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c76:	61fb      	str	r3, [r7, #28]
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	461a      	mov	r2, r3
 8008c7e:	69fb      	ldr	r3, [r7, #28]
 8008c80:	61bb      	str	r3, [r7, #24]
 8008c82:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c84:	6979      	ldr	r1, [r7, #20]
 8008c86:	69ba      	ldr	r2, [r7, #24]
 8008c88:	e841 2300 	strex	r3, r2, [r1]
 8008c8c:	613b      	str	r3, [r7, #16]
   return(result);
 8008c8e:	693b      	ldr	r3, [r7, #16]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d1e6      	bne.n	8008c62 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2220      	movs	r2, #32
 8008c98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008cac:	bf00      	nop
 8008cae:	3720      	adds	r7, #32
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	bd80      	pop	{r7, pc}

08008cb4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008cb4:	b480      	push	{r7}
 8008cb6:	b083      	sub	sp, #12
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008cbc:	bf00      	nop
 8008cbe:	370c      	adds	r7, #12
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc6:	4770      	bx	lr

08008cc8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008cc8:	b480      	push	{r7}
 8008cca:	b083      	sub	sp, #12
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008cd0:	bf00      	nop
 8008cd2:	370c      	adds	r7, #12
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cda:	4770      	bx	lr

08008cdc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b083      	sub	sp, #12
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008ce4:	bf00      	nop
 8008ce6:	370c      	adds	r7, #12
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cee:	4770      	bx	lr

08008cf0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008cf0:	b480      	push	{r7}
 8008cf2:	b085      	sub	sp, #20
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008cfe:	2b01      	cmp	r3, #1
 8008d00:	d101      	bne.n	8008d06 <HAL_UARTEx_DisableFifoMode+0x16>
 8008d02:	2302      	movs	r3, #2
 8008d04:	e027      	b.n	8008d56 <HAL_UARTEx_DisableFifoMode+0x66>
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2201      	movs	r2, #1
 8008d0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2224      	movs	r2, #36	@ 0x24
 8008d12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	681a      	ldr	r2, [r3, #0]
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	f022 0201 	bic.w	r2, r2, #1
 8008d2c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008d34:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2200      	movs	r2, #0
 8008d3a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	68fa      	ldr	r2, [r7, #12]
 8008d42:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2220      	movs	r2, #32
 8008d48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2200      	movs	r2, #0
 8008d50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008d54:	2300      	movs	r3, #0
}
 8008d56:	4618      	mov	r0, r3
 8008d58:	3714      	adds	r7, #20
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d60:	4770      	bx	lr

08008d62 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008d62:	b580      	push	{r7, lr}
 8008d64:	b084      	sub	sp, #16
 8008d66:	af00      	add	r7, sp, #0
 8008d68:	6078      	str	r0, [r7, #4]
 8008d6a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008d72:	2b01      	cmp	r3, #1
 8008d74:	d101      	bne.n	8008d7a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008d76:	2302      	movs	r3, #2
 8008d78:	e02d      	b.n	8008dd6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2201      	movs	r2, #1
 8008d7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2224      	movs	r2, #36	@ 0x24
 8008d86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	681a      	ldr	r2, [r3, #0]
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f022 0201 	bic.w	r2, r2, #1
 8008da0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	689b      	ldr	r3, [r3, #8]
 8008da8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	683a      	ldr	r2, [r7, #0]
 8008db2:	430a      	orrs	r2, r1
 8008db4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008db6:	6878      	ldr	r0, [r7, #4]
 8008db8:	f000 f850 	bl	8008e5c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	68fa      	ldr	r2, [r7, #12]
 8008dc2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2220      	movs	r2, #32
 8008dc8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2200      	movs	r2, #0
 8008dd0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008dd4:	2300      	movs	r3, #0
}
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	3710      	adds	r7, #16
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	bd80      	pop	{r7, pc}

08008dde <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008dde:	b580      	push	{r7, lr}
 8008de0:	b084      	sub	sp, #16
 8008de2:	af00      	add	r7, sp, #0
 8008de4:	6078      	str	r0, [r7, #4]
 8008de6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008dee:	2b01      	cmp	r3, #1
 8008df0:	d101      	bne.n	8008df6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008df2:	2302      	movs	r3, #2
 8008df4:	e02d      	b.n	8008e52 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	2201      	movs	r2, #1
 8008dfa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	2224      	movs	r2, #36	@ 0x24
 8008e02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	681a      	ldr	r2, [r3, #0]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f022 0201 	bic.w	r2, r2, #1
 8008e1c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	689b      	ldr	r3, [r3, #8]
 8008e24:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	683a      	ldr	r2, [r7, #0]
 8008e2e:	430a      	orrs	r2, r1
 8008e30:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008e32:	6878      	ldr	r0, [r7, #4]
 8008e34:	f000 f812 	bl	8008e5c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	68fa      	ldr	r2, [r7, #12]
 8008e3e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2220      	movs	r2, #32
 8008e44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008e50:	2300      	movs	r3, #0
}
 8008e52:	4618      	mov	r0, r3
 8008e54:	3710      	adds	r7, #16
 8008e56:	46bd      	mov	sp, r7
 8008e58:	bd80      	pop	{r7, pc}
	...

08008e5c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b085      	sub	sp, #20
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d108      	bne.n	8008e7e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2201      	movs	r2, #1
 8008e70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2201      	movs	r2, #1
 8008e78:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008e7c:	e031      	b.n	8008ee2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008e7e:	2308      	movs	r3, #8
 8008e80:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008e82:	2308      	movs	r3, #8
 8008e84:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	689b      	ldr	r3, [r3, #8]
 8008e8c:	0e5b      	lsrs	r3, r3, #25
 8008e8e:	b2db      	uxtb	r3, r3
 8008e90:	f003 0307 	and.w	r3, r3, #7
 8008e94:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	689b      	ldr	r3, [r3, #8]
 8008e9c:	0f5b      	lsrs	r3, r3, #29
 8008e9e:	b2db      	uxtb	r3, r3
 8008ea0:	f003 0307 	and.w	r3, r3, #7
 8008ea4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008ea6:	7bbb      	ldrb	r3, [r7, #14]
 8008ea8:	7b3a      	ldrb	r2, [r7, #12]
 8008eaa:	4911      	ldr	r1, [pc, #68]	@ (8008ef0 <UARTEx_SetNbDataToProcess+0x94>)
 8008eac:	5c8a      	ldrb	r2, [r1, r2]
 8008eae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008eb2:	7b3a      	ldrb	r2, [r7, #12]
 8008eb4:	490f      	ldr	r1, [pc, #60]	@ (8008ef4 <UARTEx_SetNbDataToProcess+0x98>)
 8008eb6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008eb8:	fb93 f3f2 	sdiv	r3, r3, r2
 8008ebc:	b29a      	uxth	r2, r3
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008ec4:	7bfb      	ldrb	r3, [r7, #15]
 8008ec6:	7b7a      	ldrb	r2, [r7, #13]
 8008ec8:	4909      	ldr	r1, [pc, #36]	@ (8008ef0 <UARTEx_SetNbDataToProcess+0x94>)
 8008eca:	5c8a      	ldrb	r2, [r1, r2]
 8008ecc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008ed0:	7b7a      	ldrb	r2, [r7, #13]
 8008ed2:	4908      	ldr	r1, [pc, #32]	@ (8008ef4 <UARTEx_SetNbDataToProcess+0x98>)
 8008ed4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008ed6:	fb93 f3f2 	sdiv	r3, r3, r2
 8008eda:	b29a      	uxth	r2, r3
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008ee2:	bf00      	nop
 8008ee4:	3714      	adds	r7, #20
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eec:	4770      	bx	lr
 8008eee:	bf00      	nop
 8008ef0:	08008fb4 	.word	0x08008fb4
 8008ef4:	08008fbc 	.word	0x08008fbc

08008ef8 <memset>:
 8008ef8:	4402      	add	r2, r0
 8008efa:	4603      	mov	r3, r0
 8008efc:	4293      	cmp	r3, r2
 8008efe:	d100      	bne.n	8008f02 <memset+0xa>
 8008f00:	4770      	bx	lr
 8008f02:	f803 1b01 	strb.w	r1, [r3], #1
 8008f06:	e7f9      	b.n	8008efc <memset+0x4>

08008f08 <__libc_init_array>:
 8008f08:	b570      	push	{r4, r5, r6, lr}
 8008f0a:	4d0d      	ldr	r5, [pc, #52]	@ (8008f40 <__libc_init_array+0x38>)
 8008f0c:	4c0d      	ldr	r4, [pc, #52]	@ (8008f44 <__libc_init_array+0x3c>)
 8008f0e:	1b64      	subs	r4, r4, r5
 8008f10:	10a4      	asrs	r4, r4, #2
 8008f12:	2600      	movs	r6, #0
 8008f14:	42a6      	cmp	r6, r4
 8008f16:	d109      	bne.n	8008f2c <__libc_init_array+0x24>
 8008f18:	4d0b      	ldr	r5, [pc, #44]	@ (8008f48 <__libc_init_array+0x40>)
 8008f1a:	4c0c      	ldr	r4, [pc, #48]	@ (8008f4c <__libc_init_array+0x44>)
 8008f1c:	f000 f826 	bl	8008f6c <_init>
 8008f20:	1b64      	subs	r4, r4, r5
 8008f22:	10a4      	asrs	r4, r4, #2
 8008f24:	2600      	movs	r6, #0
 8008f26:	42a6      	cmp	r6, r4
 8008f28:	d105      	bne.n	8008f36 <__libc_init_array+0x2e>
 8008f2a:	bd70      	pop	{r4, r5, r6, pc}
 8008f2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f30:	4798      	blx	r3
 8008f32:	3601      	adds	r6, #1
 8008f34:	e7ee      	b.n	8008f14 <__libc_init_array+0xc>
 8008f36:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f3a:	4798      	blx	r3
 8008f3c:	3601      	adds	r6, #1
 8008f3e:	e7f2      	b.n	8008f26 <__libc_init_array+0x1e>
 8008f40:	08008fcc 	.word	0x08008fcc
 8008f44:	08008fcc 	.word	0x08008fcc
 8008f48:	08008fcc 	.word	0x08008fcc
 8008f4c:	08008fd0 	.word	0x08008fd0

08008f50 <memcpy>:
 8008f50:	440a      	add	r2, r1
 8008f52:	4291      	cmp	r1, r2
 8008f54:	f100 33ff 	add.w	r3, r0, #4294967295
 8008f58:	d100      	bne.n	8008f5c <memcpy+0xc>
 8008f5a:	4770      	bx	lr
 8008f5c:	b510      	push	{r4, lr}
 8008f5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f66:	4291      	cmp	r1, r2
 8008f68:	d1f9      	bne.n	8008f5e <memcpy+0xe>
 8008f6a:	bd10      	pop	{r4, pc}

08008f6c <_init>:
 8008f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f6e:	bf00      	nop
 8008f70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f72:	bc08      	pop	{r3}
 8008f74:	469e      	mov	lr, r3
 8008f76:	4770      	bx	lr

08008f78 <_fini>:
 8008f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f7a:	bf00      	nop
 8008f7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f7e:	bc08      	pop	{r3}
 8008f80:	469e      	mov	lr, r3
 8008f82:	4770      	bx	lr
