From c3475eb2119e3187c891103ee2f28edd7bd8d94c Mon Sep 17 00:00:00 2001
From: Shubhrajyoti Datta <shubhrajyoti.datta@xilinx.com>
Date: Mon, 29 May 2017 09:53:42 +0530
Subject: [PATCH 020/532] clk: zynqmp: Let the frac be decided on the frac
 capability

commit 5d029fdc257cf88e65500db348eda23040af332b from
https://github.com/Xilinx/linux-xlnx.git

Currently if the set_rate_parent is set and there is  remainder the
second divisor is made to one. This works well if the parent is fractional
or can change rate.
In case the tree is diva --> divb--> fixed_parent

the expectation is both diva and divb will get us to the desired
frequency. However if the calculation has a remainder then diva is
always 1 and in some cases saturates divb.

Add a flag CLK_FRAC to check and only then make the div as 1.

Signed-off-by: Shubhrajyoti Datta <shubhrajyoti.datta@xilinx.com>
Acked-by: Harini Katakam <harinik@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Xulin Sun <xulin.sun@windriver.com>
---
 drivers/clk/zynqmp/clkc.c    | 20 +++++++++++---------
 drivers/clk/zynqmp/divider.c |  3 ++-
 include/linux/clk/zynqmp.h   |  2 ++
 3 files changed, 15 insertions(+), 10 deletions(-)

diff --git a/drivers/clk/zynqmp/clkc.c b/drivers/clk/zynqmp/clkc.c
index d21734b..3e4bdc5 100644
--- a/drivers/clk/zynqmp/clkc.c
+++ b/drivers/clk/zynqmp/clkc.c
@@ -741,15 +741,17 @@ static void __init zynqmp_clk_setup(struct device_node *np)
 			CRF_APB_DBG_TSTMP_CTRL, periph_parents[dbg_tstmp], 0,
 			0, 0);
 
-	zynqmp_clk_register_periph_clk(CLK_SET_RATE_PARENT, dp_video_ref,
-			clk_output_name[dp_video_ref],
-			CRF_APB_DP_VIDEO_REF_CTRL,
-			periph_parents[dp_video_ref], 1, 1, 24);
-
-	zynqmp_clk_register_periph_clk(CLK_SET_RATE_PARENT, dp_audio_ref,
-			clk_output_name[dp_audio_ref],
-			CRF_APB_DP_AUDIO_REF_CTRL,
-			periph_parents[dp_audio_ref], 1, 1, 24);
+	zynqmp_clk_register_periph_clk(CLK_SET_RATE_PARENT | CLK_FRAC,
+				       dp_video_ref,
+				       clk_output_name[dp_video_ref],
+				       CRF_APB_DP_VIDEO_REF_CTRL,
+				       periph_parents[dp_video_ref], 1, 1, 24);
+
+	zynqmp_clk_register_periph_clk(CLK_SET_RATE_PARENT | CLK_FRAC,
+				       dp_audio_ref,
+				       clk_output_name[dp_audio_ref],
+				       CRF_APB_DP_AUDIO_REF_CTRL,
+				       periph_parents[dp_audio_ref], 1, 1, 24);
 
 	zynqmp_clk_register_periph_clk(0, dp_stc_ref,
 			clk_output_name[dp_stc_ref], CRF_APB_DP_STC_REF_CTRL,
diff --git a/drivers/clk/zynqmp/divider.c b/drivers/clk/zynqmp/divider.c
index 5e200bb..2b80bc4 100644
--- a/drivers/clk/zynqmp/divider.c
+++ b/drivers/clk/zynqmp/divider.c
@@ -95,7 +95,8 @@ static long zynqmp_clk_divider_round_rate(struct clk_hw *hw,
 	bestdiv = divider_get_val(rate, *prate, divider->table, divider->width,
 			divider->flags);
 
-	if ((clk_hw_get_flags(hw) & CLK_SET_RATE_PARENT))
+	if ((clk_hw_get_flags(hw) & CLK_SET_RATE_PARENT) &&
+	    ((clk_hw_get_flags(hw) & CLK_FRAC)))
 		bestdiv = rate % *prate ? 1 : bestdiv;
 	*prate = rate * bestdiv;
 
diff --git a/include/linux/clk/zynqmp.h b/include/linux/clk/zynqmp.h
index 71fe720..afc66a2 100644
--- a/include/linux/clk/zynqmp.h
+++ b/include/linux/clk/zynqmp.h
@@ -19,6 +19,8 @@
 #include <linux/spinlock.h>
 #include <linux/soc/xilinx/zynqmp/pm.h>
 
+#define CLK_FRAC	BIT(13) /* has a fractional parent */
+
 struct device;
 
 static inline u32 zynqmp_pm_mmio_readl(void __iomem *reg)
-- 
2.7.4

