****************************************
Report : qor
Design : ORCA_TOP
Version: O-2018.06
Date   : Sun May 28 00:44:54 2023
****************************************

  Timing Path Group 'INPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                   1.958
  Critical Path Slack:                    0.809
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            5
  Critical Path Length:                   0.684
  Critical Path Slack:                    1.284
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   1.795
  Critical Path Slack:                    0.690
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   1.498
  Critical Path Slack:                    0.347
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_pclk' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   1.187
  Critical Path Slack:                    0.268
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sdram' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   1.273
  Critical Path Slack:                    0.231
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sys' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   1.412
  Critical Path Slack:                    0.259
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sys2x' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   1.261
  Critical Path Slack:                    0.128
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   63
  Hierarchical Port Count:                 3308
  Leaf Cell Count:                        46041
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:              67111.375
  Total cell area:                   383668.062
  Design Area:                       450779.438
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           185759
  sequential_clock_pulse_width Count:         1
  max_capacitance Count:                      3
  min_capacitance Count:                     16
  max_transition Count:                       1
  sequential_clock_pulse_width Cost:     -0.124
  max_capacitance Cost:                 -76.726
  min_capacitance Cost:                  -1.424
  max_transition Cost:                   -0.003
  Total DRC Cost:                       -78.278
  ---------------------------------------------

1
