v {xschem version=3.1.0 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
B 2 2760 -1060 3560 -660 {flags=graph
y1=0.134432
y2=1.43554
ypos1=0
ypos2=2

subdivy=1
unity=1
x1=0
x2=4.5e-05
divx=5
subdivx=1
node=lp_op_test
color=8
dataset=-1
unitx=1
logx=0
logy=0
linewidth_mult=2.0
divy=50}
N 2070 -930 2090 -930 {
lab=Output1}
N 2065 -950 2085 -950 {
lab=Output2}
N 2070 -890 2090 -890 {
lab=Output_test}
N 1820 -740 1820 -720 {
lab=LP_op_test}
N 2090 -930 2410 -930 {
lab=Output1}
N 2085 -950 2365 -950 {
lab=Output2}
N 2090 -890 2310 -890 {
lab=Output_test}
N 2310 -830 2310 -810 {
lab=VSS}
N 2370 -850 2370 -810 {
lab=VSS}
N 2410 -870 2410 -810 {
lab=VSS}
N 1325 -482 1325 -452 {
lab=VSS}
N 1325 -452 1395 -452 {
lab=VSS}
N 1325 -612 1325 -542 {
lab=LP_ext}
N 1325 -612 1395 -612 {
lab=LP_ext}
N 1395 -612 1395 -602 {
lab=LP_ext}
N 1395 -542 1395 -522 {
lab=#net1}
N 1395 -462 1395 -452 {
lab=VSS}
N 1410 -612 1430 -612 {
lab=LP_ext}
N 1395 -612 1410 -612 {
lab=LP_ext}
N 1415 -855 1415 -845 {
lab=VSS}
N 1415 -935 1415 -915 {
lab=P1}
N 1235 -985 1235 -975 {
lab=VSS}
N 1235 -1065 1235 -1045 {
lab=P0}
N 515 -1170 515 -1150 {
lab=VSS}
N 315 -1190 315 -1180 {
lab=VSS}
N 515 -1260 535 -1260 {
lab=Vref}
N 855 -1145 855 -1135 {
lab=VSS}
N 855 -1225 855 -1205 {
lab=VDD}
N 935 -1225 935 -1205 {
lab=VSS}
N 935 -1145 935 -1125 {
lab=GND}
N 105 -1190 105 -1180 {
lab=VSS}
N 105 -1270 105 -1250 {
lab=RST_DIV}
N 315 -1260 315 -1250 {
lab=VDD_VCO}
N 315 -1260 335 -1260 {
lab=VDD_VCO}
N 1245 -855 1245 -845 {
lab=VSS}
N 1245 -935 1245 -915 {
lab=F1}
N 1155 -855 1155 -845 {
lab=VSS}
N 1155 -935 1155 -915 {
lab=F0}
N 1345 -855 1345 -845 {
lab=VSS}
N 1345 -935 1345 -915 {
lab=F2}
N 865 -995 865 -985 {
lab=VSS}
N 865 -1075 865 -1055 {
lab=OPA0}
N 965 -995 965 -985 {
lab=VSS}
N 965 -1075 965 -1055 {
lab=OPA1}
N 1045 -995 1045 -985 {
lab=VSS}
N 1045 -1075 1045 -1055 {
lab=OPB0}
N 1145 -995 1145 -985 {
lab=VSS}
N 1145 -1075 1145 -1055 {
lab=OPB1}
N 1105 -1155 1105 -1135 {
lab=Iref}
N 1105 -1235 1105 -1215 {
lab=VDD}
N 965 -855 965 -845 {
lab=VSS}
N 965 -935 965 -915 {
lab=S1}
N 515 -1260 515 -1230 {
lab=Vref}
N 875 -855 875 -845 {
lab=VSS}
N 875 -935 875 -915 {
lab=S0}
N 1055 -855 1055 -845 {
lab=VSS}
N 1055 -935 1055 -915 {
lab=S2}
N 1325 -985 1325 -975 {
lab=VSS}
N 1325 -1065 1325 -1045 {
lab=T1}
N 1425 -985 1425 -975 {
lab=VSS}
N 1425 -1065 1425 -1045 {
lab=T0}
N 95 -795 95 -785 {
lab=VSS}
N 95 -875 95 -855 {
lab=vcntl_test}
N 100 -990 100 -980 {
lab=VSS}
N 100 -1070 100 -1050 {
lab=Vo_test}
N 325 -795 325 -785 {
lab=VSS}
N 325 -875 325 -855 {
lab=Vdiv_test}
N 320 -980 320 -970 {
lab=VSS}
N 320 -1060 320 -1040 {
lab=PU_test}
N 575 -970 575 -960 {
lab=VSS}
N 575 -1050 575 -1030 {
lab=PD_test}
N 2370 -950 2370 -910 {
lab=Output2}
N 2365 -950 2370 -950 {
lab=Output2}
N 1820 -500 1820 -490 {
lab=VSS}
N 2310 -810 2410 -810 {
lab=VSS}
N 2070 -970 2100 -970 {
lab=VDD_BUFF}
N 2070 -970 2100 -970 {
lab=VDD_BUFF}
N 2070 -990 2100 -990 {
lab=T1}
N 2070 -990 2100 -990 {
lab=T1}
N 2070 -1010 2100 -1010 {
lab=T0}
N 2070 -1010 2100 -1010 {
lab=T0}
N 2070 -1030 2100 -1030 {
lab=F0}
N 2070 -1030 2100 -1030 {
lab=F0}
N 2070 -1050 2100 -1050 {
lab=F1}
N 2070 -1050 2100 -1050 {
lab=F1}
N 2070 -1070 2100 -1070 {
lab=F2}
N 1920 -1220 1920 -1200 {
lab=VDD}
N 2000 -740 2000 -720 {
lab=OPB1}
N 1980 -740 1980 -720 {
lab=OPB0}
N 1960 -740 1960 -720 {
lab=OPA1}
N 1940 -740 1940 -720 {
lab=OPA0}
N 1920 -740 1920 -720 {
lab=RST_DIV}
N 1900 -740 1900 -720 {
lab=Vo_test}
N 1880 -740 1880 -720 {
lab=VDD_VCO}
N 1860 -740 1860 -720 {
lab=vcntl_test}
N 1840 -740 1840 -720 {
lab=LP_ext}
N 1800 -740 1800 -720 {
lab=PU_test}
N 1780 -740 1780 -720 {
lab=PD_test}
N 1760 -740 1760 -720 {
lab=S2}
N 1740 -740 1740 -720 {
lab=S1}
N 1720 -740 1720 -720 {
lab=S0}
N 1700 -740 1700 -720 {
lab=Vdiv_test}
N 1680 -740 1680 -720 {
lab=Vref}
N 1660 -740 1660 -720 {
lab=P0}
N 1640 -740 1640 -720 {
lab=P1}
N 1620 -740 1620 -720 {
lab=VSS}
N 2070 -910 2075 -910 {
lab=Iref}
N 2075 -910 2100 -910 {
lab=Iref}
N 1245 -1140 1245 -1130 {
lab=VSS}
N 1245 -1220 1245 -1200 {
lab=VDD_BUFF}
N 1820 -720 1820 -710 {
lab=LP_op_test}
N 1820 -710 1820 -560 {
lab=LP_op_test}
C {devices/lab_wire.sym} 1820 -640 3 0 {name=p62 sig_type=std_logic lab=LP_op_test}
C {devices/lab_wire.sym} 2100 -890 2 0 {name=p63 sig_type=std_logic lab=Output_test}
C {devices/lab_wire.sym} 2100 -930 2 0 {name=p64 sig_type=std_logic lab=Output1}
C {devices/lab_wire.sym} 2095 -950 2 0 {name=p66 sig_type=std_logic lab=Output2}
C {devices/capa.sym} 2410 -900 0 0 {name=C1
m=1
value=100f
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 2370 -880 0 0 {name=C2
m=1
value=100f
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 2310 -860 0 0 {name=C3
m=1
value=100f
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 1820 -530 0 0 {name=C5
m=1
value=100f
footprint=1206
device="ceramic capacitor"}
C {devices/code_shown.sym} 2005 -465 0 0 {name=MODELS1 only_toplevel=true
format="tcleval( @value )"
value="
.include $::180MCU_MODELS/design.ngspice
.lib $::180MCU_MODELS/sm141064.ngspice cap_mim
.lib $::180MCU_MODELS/sm141064.ngspice typical
.lib $::180MCU_MODELS/sm141064.ngspice res_typical
.lib $::180MCU_MODELS/sm141064.ngspice moscap_typical
.lib $::180MCU_MODELS/sm141064.ngspice mimcap_typical
* .lib $::180MCU_MODELS/sm141064.ngspice res_statistical
"}
C {devices/lab_wire.sym} 2350 -810 3 0 {name=p3 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1325 -612 0 0 {name=p32 sig_type=std_logic lab=LP_ext
}
C {devices/capa.sym} 1395 -492 0 0 {name=C4
m=1
value=80.14p
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 1325 -512 0 0 {name=C6
m=1
value=3.77p
footprint=1206
device="ceramic capacitor"}
C {devices/res.sym} 1395 -572 0 0 {name=R2
value=48.84k
footprint=1206
device=resistor
m=1}
C {devices/lab_wire.sym} 1325 -452 2 1 {name=p116 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 1415 -885 0 0 {name=V1 value=0}
C {devices/lab_wire.sym} 1415 -845 0 0 {name=p44 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1415 -935 0 0 {name=p65 sig_type=std_logic lab=P1}
C {devices/vsource.sym} 1235 -1015 0 0 {name=V14 value=0}
C {devices/lab_wire.sym} 1235 -975 0 0 {name=p71 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1235 -1065 0 0 {name=p77 sig_type=std_logic lab=P0}
C {devices/vsource.sym} 515 -1200 0 0 {name=VCNTL value="pulse(3.3 0 0 100p 100p 250n 500n)"}
C {devices/vsource.sym} 315 -1220 0 0 {name=V23 value=" PWL( 0 0 100n 0 100.001n 3.3)"}
C {devices/vsource.sym} 855 -1175 0 0 {name=V27 value=3.3}
C {devices/vsource.sym} 935 -1175 0 0 {name=V28 value=0}
C {devices/lab_wire.sym} 935 -1225 0 0 {name=p83 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 855 -1135 0 0 {name=p84 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 855 -1225 0 0 {name=p85 sig_type=std_logic lab=VDD}
C {devices/gnd.sym} 935 -1125 0 0 {name=l1 lab=GND}
C {devices/lab_pin.sym} 335 -1260 2 0 {name=p86 sig_type=std_logic lab=VDD_VCO}
C {devices/lab_pin.sym} 525 -1260 2 0 {name=p87 sig_type=std_logic lab=Vref
}
C {devices/lab_wire.sym} 105 -1180 0 0 {name=p88 sig_type=std_logic lab=VSS
}
C {devices/vsource.sym} 105 -1220 0 0 {name=V29 value=" PWL( 0 0 10n 0 10.001n 3)"}
C {devices/vsource.sym} 1245 -885 0 0 {name=V30 value=3.3}
C {devices/lab_wire.sym} 1245 -845 0 0 {name=p89 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1245 -935 0 0 {name=p90 sig_type=std_logic lab=F1}
C {devices/vsource.sym} 1155 -885 0 0 {name=V31 value=3.3}
C {devices/lab_wire.sym} 1155 -845 0 0 {name=p91 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1155 -935 0 0 {name=p92 sig_type=std_logic lab=F0}
C {devices/vsource.sym} 1345 -885 0 0 {name=V32 value=3.3}
C {devices/lab_wire.sym} 1345 -845 0 0 {name=p93 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1345 -935 0 0 {name=p94 sig_type=std_logic lab=F2}
C {devices/vsource.sym} 865 -1025 0 0 {name=V33 value=3.3}
C {devices/lab_wire.sym} 865 -985 0 0 {name=p95 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 865 -1075 0 0 {name=p96 sig_type=std_logic lab=OPA0}
C {devices/vsource.sym} 965 -1025 0 0 {name=V34 value=3.3}
C {devices/lab_wire.sym} 965 -985 0 0 {name=p97 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 965 -1075 0 0 {name=p98 sig_type=std_logic lab=OPA1}
C {devices/vsource.sym} 1045 -1025 0 0 {name=V35 value=3.3}
C {devices/lab_wire.sym} 1045 -985 0 0 {name=p99 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1045 -1075 0 0 {name=p100 sig_type=std_logic lab=OPB0
}
C {devices/vsource.sym} 1145 -1025 0 0 {name=V36 value=0}
C {devices/lab_wire.sym} 1145 -985 0 0 {name=p105 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1145 -1075 0 0 {name=p106 sig_type=std_logic lab=OPB1}
C {devices/lab_pin.sym} 105 -1260 2 0 {name=p107 sig_type=std_logic lab=RST_DIV}
C {devices/isource.sym} 1105 -1185 0 0 {name=I3 value=100u}
C {devices/lab_wire.sym} 1105 -1135 2 0 {name=p109 sig_type=std_logic lab=Iref}
C {devices/lab_wire.sym} 1105 -1235 2 0 {name=p111 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 315 -1180 2 0 {name=p112 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 515 -1150 2 0 {name=p113 sig_type=std_logic lab=VSS
}
C {devices/vsource.sym} 965 -885 0 0 {name=V37 value=3.3}
C {devices/lab_wire.sym} 965 -845 0 0 {name=p114 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 965 -935 0 0 {name=p115 sig_type=std_logic lab=S1}
C {devices/vsource.sym} 875 -885 0 0 {name=V38 value=3.3}
C {devices/lab_wire.sym} 875 -845 0 0 {name=p117 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 875 -935 0 0 {name=p118 sig_type=std_logic lab=S0}
C {devices/vsource.sym} 1055 -885 0 0 {name=V39 value=3.3}
C {devices/lab_wire.sym} 1055 -845 0 0 {name=p119 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1055 -935 0 0 {name=p120 sig_type=std_logic lab=S2}
C {devices/vsource.sym} 1325 -1015 0 0 {name=V40 value=0}
C {devices/lab_wire.sym} 1325 -975 0 0 {name=p121 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1325 -1065 0 0 {name=p122 sig_type=std_logic lab=T1}
C {devices/vsource.sym} 1425 -1015 0 0 {name=V41 value=0}
C {devices/lab_wire.sym} 1425 -975 0 0 {name=p123 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1425 -1065 0 0 {name=p124 sig_type=std_logic lab=T0}
C {devices/lab_wire.sym} 95 -785 0 0 {name=p125 sig_type=std_logic lab=VSS
}
C {devices/vsource.sym} 95 -825 0 0 {name=V42 value=1.08}
C {devices/lab_pin.sym} 95 -865 2 0 {name=p126 sig_type=std_logic lab=vcntl_test}
C {devices/lab_wire.sym} 100 -980 0 0 {name=p127 sig_type=std_logic lab=VSS
}
C {devices/vsource.sym} 100 -1020 0 0 {name=V43 value=" PWL( 0 0 10n 0 10.001n 3)"}
C {devices/lab_pin.sym} 100 -1060 2 0 {name=p128 sig_type=std_logic lab=Vo_test}
C {devices/vsource.sym} 325 -825 0 0 {name=V44 value="pulse(3.3 0 20n 100p 100p 50n 100n)"}
C {devices/lab_wire.sym} 325 -875 0 0 {name=p129 sig_type=std_logic lab=Vdiv_test}
C {devices/lab_wire.sym} 325 -785 0 0 {name=p130 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 320 -1010 0 0 {name=V45 value="pulse(3.3 0 50n 100p 100p 75n 100n)"}
C {devices/lab_wire.sym} 320 -1060 0 0 {name=p131 sig_type=std_logic lab=PU_test}
C {devices/lab_wire.sym} 320 -970 0 0 {name=p132 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 575 -1000 0 0 {name=V46 value="pulse(3.3 0 0 100p 100p 75n 100n)"}
C {devices/lab_wire.sym} 575 -1050 0 0 {name=p133 sig_type=std_logic lab=PD_test}
C {devices/lab_wire.sym} 575 -960 0 0 {name=p134 sig_type=std_logic lab=VSS}
C {PLL_13.sym} 1920 -970 0 0 {name=x1}
C {devices/lab_wire.sym} 2350 -810 3 0 {name=p1 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 2350 -810 3 0 {name=p11 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1820 -490 3 0 {name=p13 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1640 -720 3 0 {name=p14 sig_type=std_logic lab=P1}
C {devices/lab_wire.sym} 1235 -1065 0 0 {name=p15 sig_type=std_logic lab=P0}
C {devices/lab_wire.sym} 1235 -1065 0 0 {name=p16 sig_type=std_logic lab=P0}
C {devices/lab_wire.sym} 1660 -720 3 0 {name=p17 sig_type=std_logic lab=P0}
C {devices/lab_wire.sym} 1640 -720 3 0 {name=p18 sig_type=std_logic lab=P1}
C {devices/lab_wire.sym} 1620 -720 3 0 {name=p19 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 525 -1260 2 0 {name=p20 sig_type=std_logic lab=Vref
}
C {devices/lab_pin.sym} 1680 -720 3 0 {name=p21 sig_type=std_logic lab=Vref
}
C {devices/lab_wire.sym} 875 -935 0 0 {name=p22 sig_type=std_logic lab=S0}
C {devices/lab_wire.sym} 875 -935 0 0 {name=p23 sig_type=std_logic lab=S0}
C {devices/lab_wire.sym} 965 -935 0 0 {name=p25 sig_type=std_logic lab=S1}
C {devices/lab_wire.sym} 2100 -990 0 1 {name=p30 sig_type=std_logic lab=T1}
C {devices/lab_wire.sym} 2100 -1010 0 1 {name=p52 sig_type=std_logic lab=T0}
C {devices/lab_wire.sym} 2100 -1030 0 1 {name=p53 sig_type=std_logic lab=F0}
C {devices/lab_wire.sym} 2100 -1050 0 1 {name=p54 sig_type=std_logic lab=F1}
C {devices/lab_wire.sym} 2100 -1070 0 1 {name=p55 sig_type=std_logic lab=F2}
C {devices/lab_wire.sym} 2100 -990 0 1 {name=p51 sig_type=std_logic lab=T1}
C {devices/lab_wire.sym} 2100 -970 0 1 {name=p56 sig_type=std_logic lab=VDD_BUFF}
C {devices/lab_wire.sym} 2100 -930 2 0 {name=p57 sig_type=std_logic lab=Output1}
C {devices/lab_wire.sym} 2100 -910 2 0 {name=p67 sig_type=std_logic lab=Iref}
C {devices/lab_wire.sym} 2100 -970 0 1 {name=p68 sig_type=std_logic lab=VDD_BUFF}
C {devices/lab_wire.sym} 1920 -1220 0 1 {name=p69 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1700 -720 3 0 {name=p81 sig_type=std_logic lab=Vdiv_test
}
C {devices/lab_pin.sym} 1720 -720 3 0 {name=p24 sig_type=std_logic lab=S0
}
C {devices/lab_pin.sym} 1740 -720 3 0 {name=p26 sig_type=std_logic lab=S1
}
C {devices/lab_pin.sym} 1760 -720 3 0 {name=p27 sig_type=std_logic lab=S2
}
C {devices/lab_pin.sym} 1780 -720 3 0 {name=p28 sig_type=std_logic lab=PD_test
}
C {devices/lab_pin.sym} 1800 -720 3 0 {name=p29 sig_type=std_logic lab=PU_test
}
C {devices/lab_pin.sym} 1840 -720 3 0 {name=p33 sig_type=std_logic lab=LP_ext
}
C {devices/lab_pin.sym} 1860 -720 3 0 {name=p34 sig_type=std_logic lab=vcntl_test
}
C {devices/lab_pin.sym} 1880 -720 3 0 {name=p50 sig_type=std_logic lab=VDD_VCO
}
C {devices/lab_pin.sym} 1900 -720 3 0 {name=p72 sig_type=std_logic lab=Vo_test

}
C {devices/lab_pin.sym} 1920 -720 3 0 {name=p73 sig_type=std_logic lab=RST_DIV
}
C {devices/lab_pin.sym} 1940 -720 3 0 {name=p74 sig_type=std_logic lab=OPA0
}
C {devices/lab_pin.sym} 1960 -720 3 0 {name=p76 sig_type=std_logic lab=OPA1
}
C {devices/lab_pin.sym} 1980 -720 3 0 {name=p78 sig_type=std_logic lab=OPB0
}
C {devices/lab_pin.sym} 2000 -720 3 0 {name=p79 sig_type=std_logic lab=OPB1
}
C {devices/vsource.sym} 1245 -1170 0 0 {name=V2 value=3.3}
C {devices/lab_wire.sym} 1245 -1130 0 0 {name=p2 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1245 -1220 0 0 {name=p4 sig_type=std_logic lab=VDD_BUFF}
C {devices/code_shown.sym} 2880 -1625 0 1 {name=NGSPICE1 only_toplevel=true
value="
.control
save F2
+ F1
+ LP_op_test
+ Vref
+ Output1
+ Output2
+ RST_DIV
+ x1.net1
+ x1.net2
+ x1.PU
+ x1.PD
+ x1.net6
+ x1.net5
+ x1.net1
+ x1.net9
+ x1.VCO_op
+ x1.VCO_op_bar



tran 20n 45u 
plot v(Output_test) v(LP_op_test)+4
plot v(Output1) v(Output1B)+4 v(Output2)+8
plot v(Vref)
write pex_PLL_13_TB.raw
.endc

"}
