<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECHO V3: Cache Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ECHO V3<span id="projectnumber">&#160;1.00.00</span>
   </div>
   <div id="projectbrief">ECHO Firmware</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('group___c_m_s_i_s___core___cache_functions.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">Cache Functions<div class="ingroups"><a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___i_c_b.html">Implementation Control Block register (ICB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group___c_m_s_i_s___i_t_m.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group___c_m_s_i_s___d_w_t.html">Data Watchpoint and Trace (DWT)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___i_c_b.html">Implementation Control Block register (ICB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group___c_m_s_i_s___i_t_m.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group___c_m_s_i_s___d_w_t.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group___mem_sys_ctl___type.html">Memory System Control Registers (IMPLEMENTATION DEFINED)</a> &raquo; <a class="el" href="group___pwr_mod_ctl___type.html">Power Mode Control Registers</a> &raquo; <a class="el" href="group___e_w_i_c___type.html">External Wakeup Interrupt Controller Registers</a> &raquo; <a class="el" href="group___err_bnk___type.html">Error Banking Registers (IMPLEMENTATION DEFINED)</a> &raquo; <a class="el" href="group___prc_cfg_inf___type.html">Processor Configuration Information Registers (IMPLEMENTATION DEFINED)</a> &raquo; <a class="el" href="group___s_t_l___type.html">Software Test Library Observation Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___t_p_i.html">Trace Port Interface (TPI)</a> &raquo; <a class="el" href="group___c_m_s_i_s___m_p_u.html">Memory Protection Unit (MPU)</a> &raquo; <a class="el" href="group___c_m_s_i_s___f_p_u.html">Floating Point Unit (FPU)</a> &raquo; <a class="el" href="group___c_m_s_i_s___core_debug.html">Core Debug Registers (CoreDebug)</a> &raquo; <a class="el" href="group___c_m_s_i_s___d_c_b.html">Debug Control Block</a> &raquo; <a class="el" href="group___c_m_s_i_s___d_i_b.html">Debug Identification Block</a> &raquo; <a class="el" href="group___c_m_s_i_s__core__bitfield.html">Core register bit field macros</a> &raquo; <a class="el" href="group___c_m_s_i_s__core__base.html">Core Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s__register__aliases.html">Backwards Compatibility Aliases</a> &raquo; <a class="el" href="group___c_m_s_i_s___core___function_interface.html">Functions and Instructions Reference</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Functions that configure Instruction and Data cache.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for Cache Functions:</div>
<div class="dyncontent">
<div class="center"><img src="group___c_m_s_i_s___core___cache_functions.png" border="0" usemap="#agroup______c__m__s__i__s______core______cache__functions" alt=""/></div>
<map name="agroup______c__m__s__i__s______core______cache__functions" id="agroup______c__m__s__i__s______core______cache__functions">
<area shape="rect" title="Functions that configure Instruction and Data cache." alt="" coords="229,13,349,40"/>
<area shape="rect" href="group___c_m_s_i_s___core___function_interface.html" title=" " alt="" coords="5,5,181,48"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3d672529cd193537fe2a0141931c6ad9" id="r_ga3d672529cd193537fe2a0141931c6ad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a>(x)</td></tr>
<tr class="separator:ga3d672529cd193537fe2a0141931c6ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf20feee7c52fee32b48ee0d2ceaaf932" id="r_gaf20feee7c52fee32b48ee0d2ceaaf932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a>(x)</td></tr>
<tr class="separator:gaf20feee7c52fee32b48ee0d2ceaaf932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f36551f2593cd3715d1e68e37f97f12" id="r_ga8f36551f2593cd3715d1e68e37f97f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a>&#160;&#160;&#160;32U</td></tr>
<tr class="separator:ga8f36551f2593cd3715d1e68e37f97f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd99421e7a7d7121063ef94b49f97e90" id="r_gadd99421e7a7d7121063ef94b49f97e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadd99421e7a7d7121063ef94b49f97e90">__SCB_ICACHE_LINE_SIZE</a>&#160;&#160;&#160;32U</td></tr>
<tr class="separator:gadd99421e7a7d7121063ef94b49f97e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga980ffe52af778f2535ccc52f25f9a7de" id="r_ga980ffe52af778f2535ccc52f25f9a7de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga980ffe52af778f2535ccc52f25f9a7de">SCB_EnableICache</a> (void)</td></tr>
<tr class="memdesc:ga980ffe52af778f2535ccc52f25f9a7de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I-Cache.  <br /></td></tr>
<tr class="separator:ga980ffe52af778f2535ccc52f25f9a7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56baa06298799dea5f207d4c12d9d4a6" id="r_ga56baa06298799dea5f207d4c12d9d4a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga56baa06298799dea5f207d4c12d9d4a6">SCB_DisableICache</a> (void)</td></tr>
<tr class="memdesc:ga56baa06298799dea5f207d4c12d9d4a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I-Cache.  <br /></td></tr>
<tr class="separator:ga56baa06298799dea5f207d4c12d9d4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62419cb7e6773e3d9236f14e458c1b05" id="r_ga62419cb7e6773e3d9236f14e458c1b05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga62419cb7e6773e3d9236f14e458c1b05">SCB_InvalidateICache</a> (void)</td></tr>
<tr class="memdesc:ga62419cb7e6773e3d9236f14e458c1b05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate I-Cache.  <br /></td></tr>
<tr class="separator:ga62419cb7e6773e3d9236f14e458c1b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb1a2bf181afcfb837ce0502e6bfa4fb" id="r_gaeb1a2bf181afcfb837ce0502e6bfa4fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaeb1a2bf181afcfb837ce0502e6bfa4fb">SCB_InvalidateICache_by_Addr</a> (volatile void *addr, int32_t isize)</td></tr>
<tr class="memdesc:gaeb1a2bf181afcfb837ce0502e6bfa4fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I-Cache Invalidate by address.  <br /></td></tr>
<tr class="separator:gaeb1a2bf181afcfb837ce0502e6bfa4fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3861db932100ccb53f994e2cc68ed79c" id="r_ga3861db932100ccb53f994e2cc68ed79c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3861db932100ccb53f994e2cc68ed79c">SCB_EnableDCache</a> (void)</td></tr>
<tr class="memdesc:ga3861db932100ccb53f994e2cc68ed79c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable D-Cache.  <br /></td></tr>
<tr class="separator:ga3861db932100ccb53f994e2cc68ed79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe64b44d1a61483a947e44a77a9d3287" id="r_gafe64b44d1a61483a947e44a77a9d3287"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafe64b44d1a61483a947e44a77a9d3287">SCB_DisableDCache</a> (void)</td></tr>
<tr class="memdesc:gafe64b44d1a61483a947e44a77a9d3287"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable D-Cache.  <br /></td></tr>
<tr class="separator:gafe64b44d1a61483a947e44a77a9d3287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fe43c224644881935de135ceaa2dd9" id="r_ga99fe43c224644881935de135ceaa2dd9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga99fe43c224644881935de135ceaa2dd9">SCB_InvalidateDCache</a> (void)</td></tr>
<tr class="memdesc:ga99fe43c224644881935de135ceaa2dd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate D-Cache.  <br /></td></tr>
<tr class="separator:ga99fe43c224644881935de135ceaa2dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5585be5547cc60585d702a6129f4c17" id="r_gaf5585be5547cc60585d702a6129f4c17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf5585be5547cc60585d702a6129f4c17">SCB_CleanDCache</a> (void)</td></tr>
<tr class="memdesc:gaf5585be5547cc60585d702a6129f4c17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clean D-Cache.  <br /></td></tr>
<tr class="separator:gaf5585be5547cc60585d702a6129f4c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b22ca58709fadc326da83197a2f28bb" id="r_ga5b22ca58709fadc326da83197a2f28bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5b22ca58709fadc326da83197a2f28bb">SCB_CleanInvalidateDCache</a> (void)</td></tr>
<tr class="memdesc:ga5b22ca58709fadc326da83197a2f28bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clean &amp; Invalidate D-Cache.  <br /></td></tr>
<tr class="separator:ga5b22ca58709fadc326da83197a2f28bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c2439722ab4dbd0c67b196e3377ca7" id="r_ga31c2439722ab4dbd0c67b196e3377ca7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga31c2439722ab4dbd0c67b196e3377ca7">SCB_InvalidateDCache_by_Addr</a> (volatile void *addr, int32_t dsize)</td></tr>
<tr class="memdesc:ga31c2439722ab4dbd0c67b196e3377ca7"><td class="mdescLeft">&#160;</td><td class="mdescRight">D-Cache Invalidate by address.  <br /></td></tr>
<tr class="separator:ga31c2439722ab4dbd0c67b196e3377ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9e51347dca344c72948c3dba0364fd" id="r_gabc9e51347dca344c72948c3dba0364fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabc9e51347dca344c72948c3dba0364fd">SCB_CleanDCache_by_Addr</a> (volatile void *addr, int32_t dsize)</td></tr>
<tr class="memdesc:gabc9e51347dca344c72948c3dba0364fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">D-Cache Clean by address.  <br /></td></tr>
<tr class="separator:gabc9e51347dca344c72948c3dba0364fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83fe294bcc60d3c4f1c279f13477dda7" id="r_ga83fe294bcc60d3c4f1c279f13477dda7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga83fe294bcc60d3c4f1c279f13477dda7">SCB_CleanInvalidateDCache_by_Addr</a> (volatile void *addr, int32_t dsize)</td></tr>
<tr class="memdesc:ga83fe294bcc60d3c4f1c279f13477dda7"><td class="mdescLeft">&#160;</td><td class="mdescRight">D-Cache Clean and Invalidate by address.  <br /></td></tr>
<tr class="separator:ga83fe294bcc60d3c4f1c279f13477dda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Functions that configure Instruction and Data cache. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga8f36551f2593cd3715d1e68e37f97f12" name="ga8f36551f2593cd3715d1e68e37f97f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f36551f2593cd3715d1e68e37f97f12">&#9670;&#160;</a></span>__SCB_DCACHE_LINE_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SCB_DCACHE_LINE_SIZE&#160;&#160;&#160;32U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cortex-M7 cache line size is fixed to 32 bytes (8 words). See also register SCB_CCSIDR </p>

<p class="definition">Definition at line <a class="el" href="cachel1__armv7_8h_source.html#l00046">46</a> of file <a class="el" href="cachel1__armv7_8h_source.html">cachel1_armv7.h</a>.</p>

</div>
</div>
<a id="gadd99421e7a7d7121063ef94b49f97e90" name="gadd99421e7a7d7121063ef94b49f97e90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd99421e7a7d7121063ef94b49f97e90">&#9670;&#160;</a></span>__SCB_ICACHE_LINE_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SCB_ICACHE_LINE_SIZE&#160;&#160;&#160;32U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cortex-M7 cache line size is fixed to 32 bytes (8 words). See also register SCB_CCSIDR </p>

<p class="definition">Definition at line <a class="el" href="cachel1__armv7_8h_source.html#l00050">50</a> of file <a class="el" href="cachel1__armv7_8h_source.html">cachel1_armv7.h</a>.</p>

</div>
</div>
<a id="gaf20feee7c52fee32b48ee0d2ceaaf932" name="gaf20feee7c52fee32b48ee0d2ceaaf932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf20feee7c52fee32b48ee0d2ceaaf932">&#9670;&#160;</a></span>CCSIDR_SETS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCSIDR_SETS</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((x) &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga47d1f01185d7a039334031008386c5a8">SCB_CCSIDR_NUMSETS_Msk</a>      ) &gt;&gt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</a>      )</div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga1028d2c238f74d2aa021f53ffbe8d7ab"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</a></div><div class="ttdeci">#define SCB_CCSIDR_NUMSETS_Pos</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00937">core_armv81mml.h:937</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga47d1f01185d7a039334031008386c5a8"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga47d1f01185d7a039334031008386c5a8">SCB_CCSIDR_NUMSETS_Msk</a></div><div class="ttdeci">#define SCB_CCSIDR_NUMSETS_Msk</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00938">core_armv81mml.h:938</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="cachel1__armv7_8h_source.html#l00043">43</a> of file <a class="el" href="cachel1__armv7_8h_source.html">cachel1_armv7.h</a>.</p>

</div>
</div>
<a id="ga3d672529cd193537fe2a0141931c6ad9" name="ga3d672529cd193537fe2a0141931c6ad9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d672529cd193537fe2a0141931c6ad9">&#9670;&#160;</a></span>CCSIDR_WAYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCSIDR_WAYS</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((x) &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gae093c4c635dad43845967512fa87173a">SCB_CCSIDR_ASSOCIATIVITY_Msk</a>) &gt;&gt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</a>)</div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gae093c4c635dad43845967512fa87173a"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gae093c4c635dad43845967512fa87173a">SCB_CCSIDR_ASSOCIATIVITY_Msk</a></div><div class="ttdeci">#define SCB_CCSIDR_ASSOCIATIVITY_Msk</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00941">core_armv81mml.h:941</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gae67f2f83976b819fb3039fc35cfef0fb"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</a></div><div class="ttdeci">#define SCB_CCSIDR_ASSOCIATIVITY_Pos</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00940">core_armv81mml.h:940</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="cachel1__armv7_8h_source.html#l00042">42</a> of file <a class="el" href="cachel1__armv7_8h_source.html">cachel1_armv7.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gaf5585be5547cc60585d702a6129f4c17" name="gaf5585be5547cc60585d702a6129f4c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5585be5547cc60585d702a6129f4c17">&#9670;&#160;</a></span>SCB_CleanDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_CleanDCache </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clean D-Cache. </p>
<p>Cleans D-Cache </p>

<p class="definition">Definition at line <a class="el" href="cachel1__armv7_8h_source.html#l00254">254</a> of file <a class="el" href="cachel1__armv7_8h_source.html">cachel1_armv7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  255</span>{</div>
<div class="line"><span class="lineno">  256</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno">  257</span>    uint32_t ccsidr;</div>
<div class="line"><span class="lineno">  258</span>    uint32_t sets;</div>
<div class="line"><span class="lineno">  259</span>    uint32_t ways;</div>
<div class="line"><span class="lineno">  260</span> </div>
<div class="line"><span class="lineno">  261</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = 0U;                       <span class="comment">/* select Level 1 data cache */</span></div>
<div class="line"><span class="lineno">  262</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">  263</span> </div>
<div class="line"><span class="lineno">  264</span>    ccsidr = <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><span class="lineno">  265</span> </div>
<div class="line"><span class="lineno">  266</span>                                            <span class="comment">/* clean D-Cache */</span></div>
<div class="line"><span class="lineno">  267</span>    sets = (uint32_t)(<a class="code hl_define" href="#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a>(ccsidr));</div>
<div class="line"><span class="lineno">  268</span>    <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno">  269</span>      ways = (uint32_t)(<a class="code hl_define" href="#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a>(ccsidr));</div>
<div class="line"><span class="lineno">  270</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno">  271</span>        <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCSW = (((sets &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</a>) &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga669e16d98c8ea0e66afb04641971d98c">SCB_DCCSW_SET_Msk</a>) |</div>
<div class="line"><span class="lineno">  272</span>                      ((ways &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</a>) &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga8374e67655ac524284c9bb59eb2efa23">SCB_DCCSW_WAY_Msk</a>)  );</div>
<div class="line"><span class="lineno">  273</span><span class="preprocessor">        #if defined ( __CC_ARM )</span></div>
<div class="line"><span class="lineno">  274</span>          __schedule_barrier();</div>
<div class="line"><span class="lineno">  275</span><span class="preprocessor">        #endif</span></div>
<div class="line"><span class="lineno">  276</span>      } <span class="keywordflow">while</span> (ways-- != 0U);</div>
<div class="line"><span class="lineno">  277</span>    } <span class="keywordflow">while</span>(sets-- != 0U);</div>
<div class="line"><span class="lineno">  278</span> </div>
<div class="line"><span class="lineno">  279</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">  280</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno">  281</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno">  282</span>}</div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga669e16d98c8ea0e66afb04641971d98c"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga669e16d98c8ea0e66afb04641971d98c">SCB_DCCSW_SET_Msk</a></div><div class="ttdeci">#define SCB_DCCSW_SET_Msk</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00979">core_armv81mml.h:979</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga6cac2d69791e13af276d8306c796925f"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</a></div><div class="ttdeci">#define SCB_DCCSW_WAY_Pos</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00975">core_armv81mml.h:975</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga8374e67655ac524284c9bb59eb2efa23"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga8374e67655ac524284c9bb59eb2efa23">SCB_DCCSW_WAY_Msk</a></div><div class="ttdeci">#define SCB_DCCSW_WAY_Msk</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00976">core_armv81mml.h:976</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l03106">core_armv81mml.h:3106</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gae93985adc38a127bc8dc909ac58e8fea"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</a></div><div class="ttdeci">#define SCB_DCCSW_SET_Pos</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00978">core_armv81mml.h:978</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_ga3d672529cd193537fe2a0141931c6ad9"><div class="ttname"><a href="#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a></div><div class="ttdeci">#define CCSIDR_WAYS(x)</div><div class="ttdef"><b>Definition</b> <a href="cachel1__armv7_8h_source.html#l00042">cachel1_armv7.h:42</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_gaf20feee7c52fee32b48ee0d2ceaaf932"><div class="ttname"><a href="#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a></div><div class="ttdeci">#define CCSIDR_SETS(x)</div><div class="ttdef"><b>Definition</b> <a href="cachel1__armv7_8h_source.html#l00043">cachel1_armv7.h:43</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_ga067d257a2b34565410acefb5afef2203"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a></div><div class="ttdeci">#define __DSB()</div><div class="ttdoc">Data Synchronization Barrier.</div><div class="ttdef"><b>Definition</b> <a href="cmsis__armcc_8h_source.html#l00182">cmsis_armcc.h:182</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gaad233022e850a009fc6f7602be1182f6"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a></div><div class="ttdeci">#define __ISB()</div><div class="ttdoc">Instruction Synchronization Barrier.</div><div class="ttdef"><b>Definition</b> <a href="cmsis__armcc_8h_source.html#l00175">cmsis_armcc.h:175</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gabc9e51347dca344c72948c3dba0364fd" name="gabc9e51347dca344c72948c3dba0364fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc9e51347dca344c72948c3dba0364fd">&#9670;&#160;</a></span>SCB_CleanDCache_by_Addr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_CleanDCache_by_Addr </td>
          <td>(</td>
          <td class="paramtype">volatile void *</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t</td>          <td class="paramname"><span class="paramname"><em>dsize</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>D-Cache Clean by address. </p>
<p>Cleans D-Cache for the given address D-Cache is cleaned starting from a 32 byte aligned address in 32 byte granularity. D-Cache memory blocks which are part of given address + given size are cleaned. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dsize</td><td>size of memory block (in number of bytes) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="cachel1__armv7_8h_source.html#l00358">358</a> of file <a class="el" href="cachel1__armv7_8h_source.html">cachel1_armv7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  359</span>{</div>
<div class="line"><span class="lineno">  360</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno">  361</span>    <span class="keywordflow">if</span> ( dsize &gt; 0 ) {</div>
<div class="line"><span class="lineno">  362</span>       int32_t op_size = dsize + (((uint32_t)addr) &amp; (<a class="code hl_define" href="#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a> - 1U));</div>
<div class="line"><span class="lineno">  363</span>      uint32_t op_addr = (uint32_t)addr <span class="comment">/* &amp; ~(__SCB_DCACHE_LINE_SIZE - 1U) */</span>;</div>
<div class="line"><span class="lineno">  364</span> </div>
<div class="line"><span class="lineno">  365</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">  366</span> </div>
<div class="line"><span class="lineno">  367</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno">  368</span>        <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCMVAC = op_addr;             <span class="comment">/* register accepts only 32byte aligned values, only bits 31..5 are valid */</span></div>
<div class="line"><span class="lineno">  369</span>        op_addr += <a class="code hl_define" href="#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a>;</div>
<div class="line"><span class="lineno">  370</span>        op_size -= <a class="code hl_define" href="#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a>;</div>
<div class="line"><span class="lineno">  371</span>      } <span class="keywordflow">while</span> ( op_size &gt; 0 );</div>
<div class="line"><span class="lineno">  372</span> </div>
<div class="line"><span class="lineno">  373</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">  374</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno">  375</span>    }</div>
<div class="line"><span class="lineno">  376</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno">  377</span>}</div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_ga8f36551f2593cd3715d1e68e37f97f12"><div class="ttname"><a href="#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a></div><div class="ttdeci">#define __SCB_DCACHE_LINE_SIZE</div><div class="ttdef"><b>Definition</b> <a href="cachel1__armv7_8h_source.html#l00046">cachel1_armv7.h:46</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga5b22ca58709fadc326da83197a2f28bb" name="ga5b22ca58709fadc326da83197a2f28bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b22ca58709fadc326da83197a2f28bb">&#9670;&#160;</a></span>SCB_CleanInvalidateDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_CleanInvalidateDCache </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clean &amp; Invalidate D-Cache. </p>
<p>Cleans and Invalidates D-Cache </p>

<p class="definition">Definition at line <a class="el" href="cachel1__armv7_8h_source.html#l00289">289</a> of file <a class="el" href="cachel1__armv7_8h_source.html">cachel1_armv7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  290</span>{</div>
<div class="line"><span class="lineno">  291</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno">  292</span>    uint32_t ccsidr;</div>
<div class="line"><span class="lineno">  293</span>    uint32_t sets;</div>
<div class="line"><span class="lineno">  294</span>    uint32_t ways;</div>
<div class="line"><span class="lineno">  295</span> </div>
<div class="line"><span class="lineno">  296</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = 0U;                       <span class="comment">/* select Level 1 data cache */</span></div>
<div class="line"><span class="lineno">  297</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">  298</span> </div>
<div class="line"><span class="lineno">  299</span>    ccsidr = <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><span class="lineno">  300</span> </div>
<div class="line"><span class="lineno">  301</span>                                            <span class="comment">/* clean &amp; invalidate D-Cache */</span></div>
<div class="line"><span class="lineno">  302</span>    sets = (uint32_t)(<a class="code hl_define" href="#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a>(ccsidr));</div>
<div class="line"><span class="lineno">  303</span>    <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno">  304</span>      ways = (uint32_t)(<a class="code hl_define" href="#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a>(ccsidr));</div>
<div class="line"><span class="lineno">  305</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno">  306</span>        <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCISW = (((sets &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</a>) &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</a>) |</div>
<div class="line"><span class="lineno">  307</span>                       ((ways &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</a>) &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</a>)  );</div>
<div class="line"><span class="lineno">  308</span><span class="preprocessor">        #if defined ( __CC_ARM )</span></div>
<div class="line"><span class="lineno">  309</span>          __schedule_barrier();</div>
<div class="line"><span class="lineno">  310</span><span class="preprocessor">        #endif</span></div>
<div class="line"><span class="lineno">  311</span>      } <span class="keywordflow">while</span> (ways-- != 0U);</div>
<div class="line"><span class="lineno">  312</span>    } <span class="keywordflow">while</span>(sets-- != 0U);</div>
<div class="line"><span class="lineno">  313</span> </div>
<div class="line"><span class="lineno">  314</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">  315</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno">  316</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno">  317</span>}</div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga525f1bb9849e89b3eafbd53dcd51e296"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</a></div><div class="ttdeci">#define SCB_DCCISW_SET_Pos</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00985">core_armv81mml.h:985</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaa90bd0b36679219d6a2144eba6eb96cd"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</a></div><div class="ttdeci">#define SCB_DCCISW_WAY_Pos</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00982">core_armv81mml.h:982</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaf1b0bea5ab77d4ad7d5c21e77ca463ad"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</a></div><div class="ttdeci">#define SCB_DCCISW_SET_Msk</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00986">core_armv81mml.h:986</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaf2269bbe0bc7705e1da8f5ee0f581054"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</a></div><div class="ttdeci">#define SCB_DCCISW_WAY_Msk</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00983">core_armv81mml.h:983</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga83fe294bcc60d3c4f1c279f13477dda7" name="ga83fe294bcc60d3c4f1c279f13477dda7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83fe294bcc60d3c4f1c279f13477dda7">&#9670;&#160;</a></span>SCB_CleanInvalidateDCache_by_Addr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_CleanInvalidateDCache_by_Addr </td>
          <td>(</td>
          <td class="paramtype">volatile void *</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t</td>          <td class="paramname"><span class="paramname"><em>dsize</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>D-Cache Clean and Invalidate by address. </p>
<p>Cleans and invalidates D_Cache for the given address D-Cache is cleaned and invalidated starting from a 32 byte aligned address in 32 byte granularity. D-Cache memory blocks which are part of given address + given size are cleaned and invalidated. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>address (aligned to 32-byte boundary) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dsize</td><td>size of memory block (in number of bytes) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="cachel1__armv7_8h_source.html#l00388">388</a> of file <a class="el" href="cachel1__armv7_8h_source.html">cachel1_armv7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  389</span>{</div>
<div class="line"><span class="lineno">  390</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno">  391</span>    <span class="keywordflow">if</span> ( dsize &gt; 0 ) {</div>
<div class="line"><span class="lineno">  392</span>       int32_t op_size = dsize + (((uint32_t)addr) &amp; (<a class="code hl_define" href="#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a> - 1U));</div>
<div class="line"><span class="lineno">  393</span>      uint32_t op_addr = (uint32_t)addr <span class="comment">/* &amp; ~(__SCB_DCACHE_LINE_SIZE - 1U) */</span>;</div>
<div class="line"><span class="lineno">  394</span> </div>
<div class="line"><span class="lineno">  395</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">  396</span> </div>
<div class="line"><span class="lineno">  397</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno">  398</span>        <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCIMVAC = op_addr;            <span class="comment">/* register accepts only 32byte aligned values, only bits 31..5 are valid */</span></div>
<div class="line"><span class="lineno">  399</span>        op_addr +=          <a class="code hl_define" href="#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a>;</div>
<div class="line"><span class="lineno">  400</span>        op_size -=          <a class="code hl_define" href="#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a>;</div>
<div class="line"><span class="lineno">  401</span>      } <span class="keywordflow">while</span> ( op_size &gt; 0 );</div>
<div class="line"><span class="lineno">  402</span> </div>
<div class="line"><span class="lineno">  403</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">  404</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno">  405</span>    }</div>
<div class="line"><span class="lineno">  406</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno">  407</span>}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gafe64b44d1a61483a947e44a77a9d3287" name="gafe64b44d1a61483a947e44a77a9d3287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe64b44d1a61483a947e44a77a9d3287">&#9670;&#160;</a></span>SCB_DisableDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_DisableDCache </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable D-Cache. </p>
<p>Turns off D-Cache </p>

<p class="definition">Definition at line <a class="el" href="cachel1__armv7_8h_source.html#l00181">181</a> of file <a class="el" href="cachel1__armv7_8h_source.html">cachel1_armv7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  182</span>{</div>
<div class="line"><span class="lineno">  183</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno">  184</span>    uint32_t ccsidr;</div>
<div class="line"><span class="lineno">  185</span>    uint32_t sets;</div>
<div class="line"><span class="lineno">  186</span>    uint32_t ways;</div>
<div class="line"><span class="lineno">  187</span> </div>
<div class="line"><span class="lineno">  188</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = 0U;                       <span class="comment">/* select Level 1 data cache */</span></div>
<div class="line"><span class="lineno">  189</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">  190</span> </div>
<div class="line"><span class="lineno">  191</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR &amp;= ~(uint32_t)<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a>;  <span class="comment">/* disable D-Cache */</span></div>
<div class="line"><span class="lineno">  192</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">  193</span> </div>
<div class="line"><span class="lineno">  194</span>    ccsidr = <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><span class="lineno">  195</span> </div>
<div class="line"><span class="lineno">  196</span>                                            <span class="comment">/* clean &amp; invalidate D-Cache */</span></div>
<div class="line"><span class="lineno">  197</span>    sets = (uint32_t)(<a class="code hl_define" href="#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a>(ccsidr));</div>
<div class="line"><span class="lineno">  198</span>    <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno">  199</span>      ways = (uint32_t)(<a class="code hl_define" href="#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a>(ccsidr));</div>
<div class="line"><span class="lineno">  200</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno">  201</span>        <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCISW = (((sets &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</a>) &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</a>) |</div>
<div class="line"><span class="lineno">  202</span>                       ((ways &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</a>) &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</a>)  );</div>
<div class="line"><span class="lineno">  203</span><span class="preprocessor">        #if defined ( __CC_ARM )</span></div>
<div class="line"><span class="lineno">  204</span>          __schedule_barrier();</div>
<div class="line"><span class="lineno">  205</span><span class="preprocessor">        #endif</span></div>
<div class="line"><span class="lineno">  206</span>      } <span class="keywordflow">while</span> (ways-- != 0U);</div>
<div class="line"><span class="lineno">  207</span>    } <span class="keywordflow">while</span>(sets-- != 0U);</div>
<div class="line"><span class="lineno">  208</span> </div>
<div class="line"><span class="lineno">  209</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">  210</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno">  211</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno">  212</span>}</div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga57b3909dff40a9c28ec50991e4202678"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a></div><div class="ttdeci">#define SCB_CCR_DC_Msk</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00683">core_armv81mml.h:683</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga56baa06298799dea5f207d4c12d9d4a6" name="ga56baa06298799dea5f207d4c12d9d4a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56baa06298799dea5f207d4c12d9d4a6">&#9670;&#160;</a></span>SCB_DisableICache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_DisableICache </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable I-Cache. </p>
<p>Turns off I-Cache </p>

<p class="definition">Definition at line <a class="el" href="cachel1__armv7_8h_source.html#l00078">78</a> of file <a class="el" href="cachel1__armv7_8h_source.html">cachel1_armv7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">   79</span>{</div>
<div class="line"><span class="lineno">   80</span><span class="preprocessor">  #if defined (__ICACHE_PRESENT) &amp;&amp; (__ICACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno">   81</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">   82</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno">   83</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR &amp;= ~(uint32_t)<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a>;  <span class="comment">/* disable I-Cache */</span></div>
<div class="line"><span class="lineno">   84</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIALLU = 0UL;                     <span class="comment">/* invalidate I-Cache */</span></div>
<div class="line"><span class="lineno">   85</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">   86</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno">   87</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno">   88</span>}</div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaf2ff8f5957edac919e28b536aa6c0a59"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a></div><div class="ttdeci">#define SCB_CCR_IC_Msk</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00680">core_armv81mml.h:680</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga3861db932100ccb53f994e2cc68ed79c" name="ga3861db932100ccb53f994e2cc68ed79c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3861db932100ccb53f994e2cc68ed79c">&#9670;&#160;</a></span>SCB_EnableDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_EnableDCache </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable D-Cache. </p>
<p>Turns on D-Cache </p>

<p class="definition">Definition at line <a class="el" href="cachel1__armv7_8h_source.html#l00141">141</a> of file <a class="el" href="cachel1__armv7_8h_source.html">cachel1_armv7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  142</span>{</div>
<div class="line"><span class="lineno">  143</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno">  144</span>    uint32_t ccsidr;</div>
<div class="line"><span class="lineno">  145</span>    uint32_t sets;</div>
<div class="line"><span class="lineno">  146</span>    uint32_t ways;</div>
<div class="line"><span class="lineno">  147</span> </div>
<div class="line"><span class="lineno">  148</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a>) <span class="keywordflow">return</span>;  <span class="comment">/* return if DCache is already enabled */</span></div>
<div class="line"><span class="lineno">  149</span> </div>
<div class="line"><span class="lineno">  150</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = 0U;                       <span class="comment">/* select Level 1 data cache */</span></div>
<div class="line"><span class="lineno">  151</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">  152</span> </div>
<div class="line"><span class="lineno">  153</span>    ccsidr = <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><span class="lineno">  154</span> </div>
<div class="line"><span class="lineno">  155</span>                                            <span class="comment">/* invalidate D-Cache */</span></div>
<div class="line"><span class="lineno">  156</span>    sets = (uint32_t)(<a class="code hl_define" href="#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a>(ccsidr));</div>
<div class="line"><span class="lineno">  157</span>    <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno">  158</span>      ways = (uint32_t)(<a class="code hl_define" href="#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a>(ccsidr));</div>
<div class="line"><span class="lineno">  159</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno">  160</span>        <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCISW = (((sets &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</a>) &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</a>) |</div>
<div class="line"><span class="lineno">  161</span>                      ((ways &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</a>) &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</a>)  );</div>
<div class="line"><span class="lineno">  162</span><span class="preprocessor">        #if defined ( __CC_ARM )</span></div>
<div class="line"><span class="lineno">  163</span>          __schedule_barrier();</div>
<div class="line"><span class="lineno">  164</span><span class="preprocessor">        #endif</span></div>
<div class="line"><span class="lineno">  165</span>      } <span class="keywordflow">while</span> (ways-- != 0U);</div>
<div class="line"><span class="lineno">  166</span>    } <span class="keywordflow">while</span>(sets-- != 0U);</div>
<div class="line"><span class="lineno">  167</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">  168</span> </div>
<div class="line"><span class="lineno">  169</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR |=  (uint32_t)<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a>;  <span class="comment">/* enable D-Cache */</span></div>
<div class="line"><span class="lineno">  170</span> </div>
<div class="line"><span class="lineno">  171</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">  172</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno">  173</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno">  174</span>}</div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaa6a2a5e1707c9ef277e67dacd4e247fd"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</a></div><div class="ttdeci">#define SCB_DCISW_WAY_Pos</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00968">core_armv81mml.h:968</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gab08fbef94f7d068a7c0217e074c697f9"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</a></div><div class="ttdeci">#define SCB_DCISW_SET_Msk</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00972">core_armv81mml.h:972</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gabfe6096a36807e0b7e1d09a06ef1d750"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</a></div><div class="ttdeci">#define SCB_DCISW_WAY_Msk</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00969">core_armv81mml.h:969</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaea6bd5b7d1c47c7db06afdecc6e49281"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</a></div><div class="ttdeci">#define SCB_DCISW_SET_Pos</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00971">core_armv81mml.h:971</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga980ffe52af778f2535ccc52f25f9a7de" name="ga980ffe52af778f2535ccc52f25f9a7de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga980ffe52af778f2535ccc52f25f9a7de">&#9670;&#160;</a></span>SCB_EnableICache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_EnableICache </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable I-Cache. </p>
<p>Turns on I-Cache </p>

<p class="definition">Definition at line <a class="el" href="cachel1__armv7_8h_source.html#l00057">57</a> of file <a class="el" href="cachel1__armv7_8h_source.html">cachel1_armv7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">   58</span>{</div>
<div class="line"><span class="lineno">   59</span><span class="preprocessor">  #if defined (__ICACHE_PRESENT) &amp;&amp; (__ICACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno">   60</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a>) <span class="keywordflow">return</span>;  <span class="comment">/* return if ICache is already enabled */</span></div>
<div class="line"><span class="lineno">   61</span> </div>
<div class="line"><span class="lineno">   62</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">   63</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno">   64</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIALLU = 0UL;                     <span class="comment">/* invalidate I-Cache */</span></div>
<div class="line"><span class="lineno">   65</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">   66</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno">   67</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR |=  (uint32_t)<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a>;  <span class="comment">/* enable I-Cache */</span></div>
<div class="line"><span class="lineno">   68</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">   69</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno">   70</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno">   71</span>}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga99fe43c224644881935de135ceaa2dd9" name="ga99fe43c224644881935de135ceaa2dd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99fe43c224644881935de135ceaa2dd9">&#9670;&#160;</a></span>SCB_InvalidateDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_InvalidateDCache </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate D-Cache. </p>
<p>Invalidates D-Cache </p>

<p class="definition">Definition at line <a class="el" href="cachel1__armv7_8h_source.html#l00219">219</a> of file <a class="el" href="cachel1__armv7_8h_source.html">cachel1_armv7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  220</span>{</div>
<div class="line"><span class="lineno">  221</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno">  222</span>    uint32_t ccsidr;</div>
<div class="line"><span class="lineno">  223</span>    uint32_t sets;</div>
<div class="line"><span class="lineno">  224</span>    uint32_t ways;</div>
<div class="line"><span class="lineno">  225</span> </div>
<div class="line"><span class="lineno">  226</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = 0U;                       <span class="comment">/* select Level 1 data cache */</span></div>
<div class="line"><span class="lineno">  227</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">  228</span> </div>
<div class="line"><span class="lineno">  229</span>    ccsidr = <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><span class="lineno">  230</span> </div>
<div class="line"><span class="lineno">  231</span>                                            <span class="comment">/* invalidate D-Cache */</span></div>
<div class="line"><span class="lineno">  232</span>    sets = (uint32_t)(<a class="code hl_define" href="#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a>(ccsidr));</div>
<div class="line"><span class="lineno">  233</span>    <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno">  234</span>      ways = (uint32_t)(<a class="code hl_define" href="#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a>(ccsidr));</div>
<div class="line"><span class="lineno">  235</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno">  236</span>        <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCISW = (((sets &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</a>) &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</a>) |</div>
<div class="line"><span class="lineno">  237</span>                      ((ways &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</a>) &amp; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</a>)  );</div>
<div class="line"><span class="lineno">  238</span><span class="preprocessor">        #if defined ( __CC_ARM )</span></div>
<div class="line"><span class="lineno">  239</span>          __schedule_barrier();</div>
<div class="line"><span class="lineno">  240</span><span class="preprocessor">        #endif</span></div>
<div class="line"><span class="lineno">  241</span>      } <span class="keywordflow">while</span> (ways-- != 0U);</div>
<div class="line"><span class="lineno">  242</span>    } <span class="keywordflow">while</span>(sets-- != 0U);</div>
<div class="line"><span class="lineno">  243</span> </div>
<div class="line"><span class="lineno">  244</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">  245</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno">  246</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno">  247</span>}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga31c2439722ab4dbd0c67b196e3377ca7" name="ga31c2439722ab4dbd0c67b196e3377ca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31c2439722ab4dbd0c67b196e3377ca7">&#9670;&#160;</a></span>SCB_InvalidateDCache_by_Addr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_InvalidateDCache_by_Addr </td>
          <td>(</td>
          <td class="paramtype">volatile void *</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t</td>          <td class="paramname"><span class="paramname"><em>dsize</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>D-Cache Invalidate by address. </p>
<p>Invalidates D-Cache for the given address. D-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity. D-Cache memory blocks which are part of given address + given size are invalidated. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dsize</td><td>size of memory block (in number of bytes) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="cachel1__armv7_8h_source.html#l00328">328</a> of file <a class="el" href="cachel1__armv7_8h_source.html">cachel1_armv7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  329</span>{</div>
<div class="line"><span class="lineno">  330</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno">  331</span>    <span class="keywordflow">if</span> ( dsize &gt; 0 ) {</div>
<div class="line"><span class="lineno">  332</span>       int32_t op_size = dsize + (((uint32_t)addr) &amp; (<a class="code hl_define" href="#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a> - 1U));</div>
<div class="line"><span class="lineno">  333</span>      uint32_t op_addr = (uint32_t)addr <span class="comment">/* &amp; ~(__SCB_DCACHE_LINE_SIZE - 1U) */</span>;</div>
<div class="line"><span class="lineno">  334</span> </div>
<div class="line"><span class="lineno">  335</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">  336</span> </div>
<div class="line"><span class="lineno">  337</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno">  338</span>        <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCIMVAC = op_addr;             <span class="comment">/* register accepts only 32byte aligned values, only bits 31..5 are valid */</span></div>
<div class="line"><span class="lineno">  339</span>        op_addr += <a class="code hl_define" href="#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a>;</div>
<div class="line"><span class="lineno">  340</span>        op_size -= <a class="code hl_define" href="#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a>;</div>
<div class="line"><span class="lineno">  341</span>      } <span class="keywordflow">while</span> ( op_size &gt; 0 );</div>
<div class="line"><span class="lineno">  342</span> </div>
<div class="line"><span class="lineno">  343</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">  344</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno">  345</span>    }</div>
<div class="line"><span class="lineno">  346</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno">  347</span>}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga62419cb7e6773e3d9236f14e458c1b05" name="ga62419cb7e6773e3d9236f14e458c1b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62419cb7e6773e3d9236f14e458c1b05">&#9670;&#160;</a></span>SCB_InvalidateICache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_InvalidateICache </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate I-Cache. </p>
<p>Invalidates I-Cache </p>

<p class="definition">Definition at line <a class="el" href="cachel1__armv7_8h_source.html#l00095">95</a> of file <a class="el" href="cachel1__armv7_8h_source.html">cachel1_armv7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">   96</span>{</div>
<div class="line"><span class="lineno">   97</span><span class="preprocessor">  #if defined (__ICACHE_PRESENT) &amp;&amp; (__ICACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno">   98</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">   99</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno">  100</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIALLU = 0UL;</div>
<div class="line"><span class="lineno">  101</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">  102</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno">  103</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno">  104</span>}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gaeb1a2bf181afcfb837ce0502e6bfa4fb" name="gaeb1a2bf181afcfb837ce0502e6bfa4fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb1a2bf181afcfb837ce0502e6bfa4fb">&#9670;&#160;</a></span>SCB_InvalidateICache_by_Addr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_InvalidateICache_by_Addr </td>
          <td>(</td>
          <td class="paramtype">volatile void *</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t</td>          <td class="paramname"><span class="paramname"><em>isize</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I-Cache Invalidate by address. </p>
<p>Invalidates I-Cache for the given address. I-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity. I-Cache memory blocks which are part of given address + given size are invalidated. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">isize</td><td>size of memory block (in number of bytes) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="cachel1__armv7_8h_source.html#l00115">115</a> of file <a class="el" href="cachel1__armv7_8h_source.html">cachel1_armv7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  116</span>{</div>
<div class="line"><span class="lineno">  117</span><span class="preprocessor">  #if defined (__ICACHE_PRESENT) &amp;&amp; (__ICACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno">  118</span>    <span class="keywordflow">if</span> ( isize &gt; 0 ) {</div>
<div class="line"><span class="lineno">  119</span>       int32_t op_size = isize + (((uint32_t)addr) &amp; (<a class="code hl_define" href="#gadd99421e7a7d7121063ef94b49f97e90">__SCB_ICACHE_LINE_SIZE</a> - 1U));</div>
<div class="line"><span class="lineno">  120</span>      uint32_t op_addr = (uint32_t)addr <span class="comment">/* &amp; ~(__SCB_ICACHE_LINE_SIZE - 1U) */</span>;</div>
<div class="line"><span class="lineno">  121</span> </div>
<div class="line"><span class="lineno">  122</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">  123</span> </div>
<div class="line"><span class="lineno">  124</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno">  125</span>        <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIMVAU = op_addr;             <span class="comment">/* register accepts only 32byte aligned values, only bits 31..5 are valid */</span></div>
<div class="line"><span class="lineno">  126</span>        op_addr += <a class="code hl_define" href="#gadd99421e7a7d7121063ef94b49f97e90">__SCB_ICACHE_LINE_SIZE</a>;</div>
<div class="line"><span class="lineno">  127</span>        op_size -= <a class="code hl_define" href="#gadd99421e7a7d7121063ef94b49f97e90">__SCB_ICACHE_LINE_SIZE</a>;</div>
<div class="line"><span class="lineno">  128</span>      } <span class="keywordflow">while</span> ( op_size &gt; 0 );</div>
<div class="line"><span class="lineno">  129</span> </div>
<div class="line"><span class="lineno">  130</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno">  131</span>      <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno">  132</span>    }</div>
<div class="line"><span class="lineno">  133</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno">  134</span>}</div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_gadd99421e7a7d7121063ef94b49f97e90"><div class="ttname"><a href="#gadd99421e7a7d7121063ef94b49f97e90">__SCB_ICACHE_LINE_SIZE</a></div><div class="ttdeci">#define __SCB_ICACHE_LINE_SIZE</div><div class="ttdef"><b>Definition</b> <a href="cachel1__armv7_8h_source.html#l00050">cachel1_armv7.h:50</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
