{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-355,-249",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 7 -x 1600 -y 280 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace inst system_interconnect -pg 1 -lvl 3 -x 720 -y 100 -swap {20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 0 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir S01_AXI left -pinY S01_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 60L
preplace inst source_100mhz -pg 1 -lvl 1 -x 190 -y 60 -swap {0 3 2 1 4} -defaultsOSRD -pinDir CLK100MHZ left -pinY CLK100MHZ 0L -pinDir clk_100mhz right -pinY clk_100mhz 20R -pinDir CPU_RESETN left -pinY CPU_RESETN 20L -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 0R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst axi_uart_bridge -pg 1 -lvl 2 -x 460 -y 120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 21} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir UART right -pinY UART 160R -pinDir aresetn left -pinY aresetn 20L -pinDir aclk left -pinY aclk 0L
preplace inst data_consumer -pg 1 -lvl 6 -x 1470 -y 150 -defaultsOSRD -pinDir AXIS_RX left -pinY AXIS_RX 0L -pinDir clk left -pinY clk 50L -pinDir resetn left -pinY resetn 70L
preplace inst rdmx -pg 1 -lvl 5 -x 1250 -y 110 -defaultsOSRD -pinDir AXIS_TX right -pinY AXIS_TX 40R -pinDir S_AXI left -pinY S_AXI 0L -pinDir dst_clk left -pinY dst_clk 20L -pinDir resetn left -pinY resetn 40L
preplace inst aximm_gen -pg 1 -lvl 4 -x 1000 -y 100 -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 10R -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace netloc CLK100MHZ_1 1 0 1 NJ 60
preplace netloc CPU_RESETN_1 1 0 1 NJ 80
preplace netloc source_100mhz_interconnect_aresetn 1 1 5 NJ 60 560 220 880 220 1140 220 N
preplace netloc source_100mhz_peripheral_aresetn 1 1 1 N 140
preplace netloc system_clock_clk_100mhz 1 1 5 360 40 580 40 860 200 1120 200 N
preplace netloc M_AXI 1 4 1 N 110
preplace netloc hier_0_M_AXI 1 2 1 N 120
preplace netloc hier_0_UART 1 2 5 NJ 280 NJ 280 NJ 280 NJ 280 NJ
preplace netloc rdmx_xmit_AXIS_TX 1 5 1 N 150
preplace netloc system_interconnect_M00_AXI 1 3 1 N 100
levelinfo -pg 1 0 190 460 720 1000 1250 1470 1600
pagesize -pg 1 -db -bbox -sgen -150 0 1690 330
",
   "No Loops_ScaleFactor":"0.708197",
   "No Loops_TopLeft":"-143,-376",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 100 -defaultsOSRD
preplace inst system_reset -pg 1 -lvl 2 -x 430 -y 200 -defaultsOSRD
preplace inst system_interconnect -pg 1 -lvl 3 -x 750 -y 90 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 NJ 100
preplace netloc system_clock_clk_100mhz 1 1 2 240 100 NJ
preplace netloc ext_reset_in_0_1 1 0 2 NJ 180 NJ
preplace netloc system_reset_interconnect_aresetn 1 2 1 610 120n
levelinfo -pg 1 0 130 430 750 900
pagesize -pg 1 -db -bbox -sgen -150 0 900 300
"
}
0
