// Seed: 101441450
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4;
  assign module_2._id_1 = 0;
  wire id_5;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd0
) (
    input  wand  id_0
    , id_7,
    input  uwire id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    input  tri1  _id_4,
    output tri0  id_5
);
  assign id_7 = id_4;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  wire [id_4 : 1] id_8;
  assign id_5 = ~id_7 ? id_1 : -1;
endmodule
module module_2 #(
    parameter id_1 = 32'd71
) (
    output tri1 id_0,
    input uwire _id_1,
    input supply0 id_2,
    input wand id_3,
    output supply0 id_4
);
  logic [~  id_1 : 1  ==?  -1] id_6 = -1'b0;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  wire id_7 = id_2;
endmodule
