INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Portfolio/Conception SoC/Vivado_proj/Timer_IP_Design/Timer_IP_Design.srcs/sources_1/new/Timer_PWM_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer_PWM_IP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Portfolio/Conception SoC/Vivado_proj/Timer_IP_Design/Timer_IP_Design.srcs/sources_1/new/TB_IP_Connection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_IP_Connection
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Portfolio/Conception SoC/Vivado_proj/Timer_IP_Design/Timer_IP_Design.srcs/sources_1/new/Timer_Block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Timer'
