Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 00:20:37 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                   Path #1                                                                                                                                                   |  WorstPath from Dst  |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                      25.000 |               25.000 |
| Path Delay                |               1.104 |                                                                                                                                                                                                                                                                                                      24.375 |                0.652 |
| Logic Delay               | 0.096(9%)           | 6.660(28%)                                                                                                                                                                                                                                                                                                  | 0.096(15%)           |
| Net Delay                 | 1.008(91%)          | 17.715(72%)                                                                                                                                                                                                                                                                                                 | 0.556(85%)           |
| Clock Skew                |              -0.107 |                                                                                                                                                                                                                                                                                                      -0.155 |               -0.070 |
| Slack                     |              23.781 |                                                                                                                                                                                                                                                                                                       0.462 |               24.269 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                             |                      |
| Bounding Box Size         | 0% x 0%             | 12% x 2%                                                                                                                                                                                                                                                                                                    | 5% x 0%              |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                      | (0, 0)               |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                         786 |                    1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                | Safely Timed         |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                          58 |                    0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                          58 |                    1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                         | clk                  |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                         | clk                  |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                        | None                 |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                        | None                 |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                          49 |                    1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                      | FDRE/C               |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                      | FDRE/D               |
| Start Point Pin           | sr_p.sr_1_7.pt[0]/C | sr_p.sr_2_7.pt[0]/C                                                                                                                                                                                                                                                                                         | sr_p.sr_1_15.pt[3]/C |
| End Point Pin             | sr_p.sr_2_7.pt[0]/D | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                                                                                        | sr_p.sr_2_15.pt[3]/D |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                 Path #2                                                                                                                                                |   WorstPath from Dst  |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                 25.000 |                25.000 |
| Path Delay                |               1.104 |                                                                                                                                                                                                                                                                                                 24.290 |                 0.386 |
| Logic Delay               | 0.096(9%)           | 6.521(27%)                                                                                                                                                                                                                                                                                             | 0.096(25%)            |
| Net Delay                 | 1.008(91%)          | 17.769(73%)                                                                                                                                                                                                                                                                                            | 0.290(75%)            |
| Clock Skew                |              -0.107 |                                                                                                                                                                                                                                                                                                 -0.177 |                -0.035 |
| Slack                     |              23.781 |                                                                                                                                                                                                                                                                                                  0.524 |                24.571 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                        |                       |
| Bounding Box Size         | 0% x 0%             | 12% x 2%                                                                                                                                                                                                                                                                                               | 0% x 0%               |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                 | (0, 0)                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                    784 |                     1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed          |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                     57 |                     0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                     57 |                     1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                   |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                   |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                   | None                  |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                   | None                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                     49 |                     1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D                |
| Start Point Pin           | sr_p.sr_1_7.pt[0]/C | sr_p.sr_2_7.pt[0]/C                                                                                                                                                                                                                                                                                    | sr_p.sr_1_15.roi[6]/C |
| End Point Pin             | sr_p.sr_2_7.pt[0]/D | sr_p.sr_1_15.roi[6]/D                                                                                                                                                                                                                                                                                  | sr_p.sr_2_15.roi[6]/D |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                   Path #3                                                                                                                                                   |  WorstPath from Dst  |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                      25.000 |               25.000 |
| Path Delay                |               1.104 |                                                                                                                                                                                                                                                                                                      24.298 |                1.928 |
| Logic Delay               | 0.096(9%)           | 6.656(28%)                                                                                                                                                                                                                                                                                                  | 0.096(5%)            |
| Net Delay                 | 1.008(91%)          | 17.642(72%)                                                                                                                                                                                                                                                                                                 | 1.832(95%)           |
| Clock Skew                |              -0.107 |                                                                                                                                                                                                                                                                                                      -0.136 |               -0.115 |
| Slack                     |              23.781 |                                                                                                                                                                                                                                                                                                       0.558 |               22.949 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                             |                      |
| Bounding Box Size         | 0% x 0%             | 12% x 2%                                                                                                                                                                                                                                                                                                    | 2% x 0%              |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                      | (0, 0)               |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                         786 |                    1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                | Safely Timed         |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                          58 |                    0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                          58 |                    1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                         | clk                  |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                         | clk                  |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                        | None                 |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                        | None                 |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    3 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                          49 |                    1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                      | FDRE/C               |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                      | FDRE/D               |
| Start Point Pin           | sr_p.sr_1_7.pt[0]/C | sr_p.sr_2_7.pt[0]/C                                                                                                                                                                                                                                                                                         | sr_p.sr_1_15.pt[1]/C |
| End Point Pin             | sr_p.sr_2_7.pt[0]/D | sr_p.sr_1_15.pt[1]/D                                                                                                                                                                                                                                                                                        | sr_p.sr_2_15.pt[1]/D |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                   Path #4                                                                                                                                                   |  WorstPath from Dst  |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                      25.000 |               25.000 |
| Path Delay                |               1.104 |                                                                                                                                                                                                                                                                                                      24.211 |                1.393 |
| Logic Delay               | 0.096(9%)           | 6.624(28%)                                                                                                                                                                                                                                                                                                  | 0.096(7%)            |
| Net Delay                 | 1.008(91%)          | 17.587(72%)                                                                                                                                                                                                                                                                                                 | 1.297(93%)           |
| Clock Skew                |              -0.107 |                                                                                                                                                                                                                                                                                                      -0.144 |               -0.074 |
| Slack                     |              23.781 |                                                                                                                                                                                                                                                                                                       0.637 |               23.525 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                             |                      |
| Bounding Box Size         | 0% x 0%             | 12% x 2%                                                                                                                                                                                                                                                                                                    | 7% x 0%              |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                      | (0, 0)               |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                         786 |                    1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                | Safely Timed         |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                          58 |                    0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                          58 |                    1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                         | clk                  |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                         | clk                  |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                        | None                 |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                        | None                 |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    3 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                          49 |                    1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                      | FDRE/C               |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                      | FDRE/D               |
| Start Point Pin           | sr_p.sr_1_7.pt[0]/C | sr_p.sr_2_7.pt[0]/C                                                                                                                                                                                                                                                                                         | sr_p.sr_1_15.pt[2]/C |
| End Point Pin             | sr_p.sr_2_7.pt[0]/D | sr_p.sr_1_15.pt[2]/D                                                                                                                                                                                                                                                                                        | sr_p.sr_2_15.pt[2]/D |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                 Path #5                                                                                                                                                |    WorstPath from Dst    |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                 25.000 |                   25.000 |
| Path Delay                |               1.104 |                                                                                                                                                                                                                                                                                                 24.184 |                    0.492 |
| Logic Delay               | 0.096(9%)           | 6.508(27%)                                                                                                                                                                                                                                                                                             | 0.096(20%)               |
| Net Delay                 | 1.008(91%)          | 17.676(73%)                                                                                                                                                                                                                                                                                            | 0.396(80%)               |
| Clock Skew                |              -0.107 |                                                                                                                                                                                                                                                                                                 -0.169 |                   -0.054 |
| Slack                     |              23.781 |                                                                                                                                                                                                                                                                                                  0.638 |                   24.446 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                        |                          |
| Bounding Box Size         | 0% x 0%             | 12% x 2%                                                                                                                                                                                                                                                                                               | 0% x 0%                  |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                 | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                    784 |                        1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                     57 |                        0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                     57 |                        1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE                |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                      |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                      |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                   | None                     |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                   | None                     |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                     49 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D                   |
| Start Point Pin           | sr_p.sr_1_7.pt[0]/C | sr_p.sr_2_7.pt[0]/C                                                                                                                                                                                                                                                                                    | sr_p.sr_1_15.sector[3]/C |
| End Point Pin             | sr_p.sr_2_7.pt[0]/D | sr_p.sr_1_15.sector[3]/D                                                                                                                                                                                                                                                                               | sr_p.sr_2_15.sector[3]/D |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                 Path #6                                                                                                                                                |   WorstPath from Dst  |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                 25.000 |                25.000 |
| Path Delay                |               1.104 |                                                                                                                                                                                                                                                                                                 24.189 |                 0.386 |
| Logic Delay               | 0.096(9%)           | 6.541(28%)                                                                                                                                                                                                                                                                                             | 0.096(25%)            |
| Net Delay                 | 1.008(91%)          | 17.648(72%)                                                                                                                                                                                                                                                                                            | 0.290(75%)            |
| Clock Skew                |              -0.107 |                                                                                                                                                                                                                                                                                                 -0.149 |                -0.022 |
| Slack                     |              23.781 |                                                                                                                                                                                                                                                                                                  0.654 |                24.583 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                        |                       |
| Bounding Box Size         | 0% x 0%             | 12% x 2%                                                                                                                                                                                                                                                                                               | 0% x 0%               |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                 | (0, 0)                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                    784 |                     1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed          |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                     57 |                     0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                     57 |                     1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                   |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                   |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                   | None                  |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                   | None                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                     49 |                     1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D                |
| Start Point Pin           | sr_p.sr_1_7.pt[0]/C | sr_p.sr_2_7.pt[0]/C                                                                                                                                                                                                                                                                                    | sr_p.sr_1_15.roi[1]/C |
| End Point Pin             | sr_p.sr_2_7.pt[0]/D | sr_p.sr_1_15.roi[1]/D                                                                                                                                                                                                                                                                                  | sr_p.sr_2_15.roi[1]/D |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                 Path #7                                                                                                                                                |   WorstPath from Dst  |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                 25.000 |                25.000 |
| Path Delay                |               1.104 |                                                                                                                                                                                                                                                                                                 24.152 |                 0.320 |
| Logic Delay               | 0.096(9%)           | 6.525(28%)                                                                                                                                                                                                                                                                                             | 0.096(31%)            |
| Net Delay                 | 1.008(91%)          | 17.627(72%)                                                                                                                                                                                                                                                                                            | 0.224(70%)            |
| Clock Skew                |              -0.107 |                                                                                                                                                                                                                                                                                                 -0.173 |                -0.041 |
| Slack                     |              23.781 |                                                                                                                                                                                                                                                                                                  0.666 |                24.631 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                        |                       |
| Bounding Box Size         | 0% x 0%             | 12% x 2%                                                                                                                                                                                                                                                                                               | 0% x 0%               |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                 | (0, 0)                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                    784 |                     1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed          |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                     57 |                     0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                     57 |                     1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                   |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                   |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                   | None                  |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                   | None                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                     49 |                     1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D                |
| Start Point Pin           | sr_p.sr_1_7.pt[0]/C | sr_p.sr_2_7.pt[0]/C                                                                                                                                                                                                                                                                                    | sr_p.sr_1_15.roi[4]/C |
| End Point Pin             | sr_p.sr_2_7.pt[0]/D | sr_p.sr_1_15.roi[4]/D                                                                                                                                                                                                                                                                                  | sr_p.sr_2_15.roi[4]/D |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                   Path #8                                                                                                                                                   |    WorstPath from Dst    |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                      25.000 |                   25.000 |
| Path Delay                |               1.104 |                                                                                                                                                                                                                                                                                                      24.141 |                    0.480 |
| Logic Delay               | 0.096(9%)           | 6.549(28%)                                                                                                                                                                                                                                                                                                  | 0.096(20%)               |
| Net Delay                 | 1.008(91%)          | 17.592(72%)                                                                                                                                                                                                                                                                                                 | 0.384(80%)               |
| Clock Skew                |              -0.107 |                                                                                                                                                                                                                                                                                                      -0.173 |                   -0.040 |
| Slack                     |              23.781 |                                                                                                                                                                                                                                                                                                       0.677 |                   24.472 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                             |                          |
| Bounding Box Size         | 0% x 0%             | 12% x 2%                                                                                                                                                                                                                                                                                                    | 0% x 0%                  |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                      | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                         786 |                        1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                           0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                           0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                           0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                           0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                          58 |                        0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                          58 |                        1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE                |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                         | clk                      |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                         | clk                      |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                        | None                     |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                        | None                     |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                           0 |                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                           0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                           0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                          49 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                           0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                           0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                      | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                      | FDRE/D                   |
| Start Point Pin           | sr_p.sr_1_7.pt[0]/C | sr_p.sr_2_7.pt[0]/C                                                                                                                                                                                                                                                                                         | sr_p.sr_1_15.sector[2]/C |
| End Point Pin             | sr_p.sr_2_7.pt[0]/D | sr_p.sr_1_15.sector[2]/D                                                                                                                                                                                                                                                                                    | sr_p.sr_2_15.sector[2]/D |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                 Path #9                                                                                                                                                |    WorstPath from Dst    |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                 25.000 |                   25.000 |
| Path Delay                |               1.104 |                                                                                                                                                                                                                                                                                                 24.147 |                    0.285 |
| Logic Delay               | 0.096(9%)           | 6.627(28%)                                                                                                                                                                                                                                                                                             | 0.096(34%)               |
| Net Delay                 | 1.008(91%)          | 17.520(72%)                                                                                                                                                                                                                                                                                            | 0.189(66%)               |
| Clock Skew                |              -0.107 |                                                                                                                                                                                                                                                                                                 -0.160 |                   -0.042 |
| Slack                     |              23.781 |                                                                                                                                                                                                                                                                                                  0.685 |                   24.664 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                        |                          |
| Bounding Box Size         | 0% x 0%             | 12% x 2%                                                                                                                                                                                                                                                                                               | 0% x 0%                  |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                 | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                    784 |                        1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                     57 |                        0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                     57 |                        1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE                |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                      |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                      |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                   | None                     |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                   | None                     |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                     49 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D                   |
| Start Point Pin           | sr_p.sr_1_7.pt[0]/C | sr_p.sr_2_7.pt[0]/C                                                                                                                                                                                                                                                                                    | sr_p.sr_1_15.sector[0]/C |
| End Point Pin             | sr_p.sr_2_7.pt[0]/D | sr_p.sr_1_15.sector[0]/D                                                                                                                                                                                                                                                                               | sr_p.sr_2_15.sector[0]/D |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                   Path #10                                                                                                                                                  |  WorstPath from Dst  |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                      25.000 |               25.000 |
| Path Delay                |               1.104 |                                                                                                                                                                                                                                                                                                      24.171 |                0.863 |
| Logic Delay               | 0.096(9%)           | 6.623(28%)                                                                                                                                                                                                                                                                                                  | 0.096(12%)           |
| Net Delay                 | 1.008(91%)          | 17.548(72%)                                                                                                                                                                                                                                                                                                 | 0.767(88%)           |
| Clock Skew                |              -0.107 |                                                                                                                                                                                                                                                                                                      -0.126 |               -0.127 |
| Slack                     |              23.781 |                                                                                                                                                                                                                                                                                                       0.695 |               24.002 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                             |                      |
| Bounding Box Size         | 0% x 0%             | 12% x 2%                                                                                                                                                                                                                                                                                                    | 2% x 0%              |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                      | (0, 0)               |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                         786 |                    1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                | Safely Timed         |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                          58 |                    0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                          58 |                    1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                         | clk                  |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                         | clk                  |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                        | None                 |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                        | None                 |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                          49 |                    1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                           0 |                    0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                      | FDRE/C               |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                      | FDRE/D               |
| Start Point Pin           | sr_p.sr_1_7.pt[0]/C | sr_p.sr_2_7.pt[0]/C                                                                                                                                                                                                                                                                                         | sr_p.sr_1_15.pt[0]/C |
| End Point Pin             | sr_p.sr_2_7.pt[0]/D | sr_p.sr_1_15.pt[0]/D                                                                                                                                                                                                                                                                                        | sr_p.sr_2_15.pt[0]/D |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  6 | 7 | 9 | 10 | 11 | 12 | 13 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 26 | 27 | 28 | 30 | 31 | 32 | 34 | 35 | 37 | 38 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 50 | 51 | 53 | 57 | 58 |
+-----------------+-------------+-----+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 25.000ns    | 744 | 13 | 3 | 3 |  4 |  9 |  1 |  8 |  7 |  9 |  4 |  3 |  1 |  4 | 10 |  1 |  2 | 14 |  1 |  6 |  9 |  3 |  7 |  6 | 11 |  5 |  7 |  9 |  2 |  9 |  5 |  5 |  5 |  6 |  3 |  1 | 12 |  1 | 15 | 16 |  8 |  8 |
+-----------------+-------------+-----+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                          Module                          | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4   |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                                  wrapper | 0.36 |           3.10 |            9373 | 0(0.0%) | 210(4.5%) | 215(4.6%) | 214(4.6%) | 1792(38.3%) | 2252(48.1%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D002_IORET-freq40retfan10000_rev_1 | 0.81 |           4.86 |            5104 | 0(0.0%) | 210(4.6%) | 215(4.7%) | 129(2.8%) | 1792(39.0%) | 2252(49.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                    shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |   0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |       105% | (CLEM_X70Y506,CLEL_R_X71Y509)   | wrapper(100%) |            0% |       5.36719 | 98%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |       102% | (CLEM_X70Y505,CLEL_R_X70Y506)   | wrapper(100%) |            0% |        5.4375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |       117% | (CLEM_X58Y506,CLEL_R_X58Y507)   | wrapper(100%) |            0% |        5.4375 | 100%         | 0%         |   7% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |       101% | (CLEL_R_X67Y510,CLEL_R_X67Y510) | wrapper(100%) |            0% |          5.25 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.041% | (CLEM_X57Y496,CLEM_X60Y511)   | wrapper(100%) |            0% |       5.11328 | 93%          | 0%         |  13% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Global |                2 |           0.006% | (CLEM_X70Y505,CLEM_X71Y509)   | wrapper(100%) |            0% |       5.40833 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.011% | (CLEM_X66Y502,CLEM_X69Y503)   | wrapper(100%) |            0% |       4.54167 | 91%          | 0%         |  34% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Global |                2 |           0.030% | (CLEM_X66Y508,CLEM_X71Y513)   | wrapper(100%) |            0% |       5.25694 | 97%          | 0%         |   1% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| North     | Long   |                1 |           0.003% | (CLEM_X58Y498,CLEM_X60Y499)   | wrapper(100%) |            0% |       5.29688 | 92%          | 0%         |   8% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.122% | (CLEM_X56Y498,CLEM_X63Y513)   | wrapper(100%) |            0% |       4.64347 | 84%          | 0%         |  13% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                3 |           0.034% | (CLEL_R_X68Y504,CLEM_X71Y511) | wrapper(100%) |            0% |        5.3625 | 98%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.107% | (CLEM_X56Y500,CLEM_X71Y507)   | wrapper(100%) |            0% |       4.58398 | 85%          | 0%         |  24% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.166% | (CLEL_R_X55Y499,CLEM_X70Y514) | wrapper(100%) |            0% |       4.49423 | 83%          | 0%         |  16% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X63Y491   | 377             | 423          | 39%                  | wrapper(100%) | N                   |
| CLEL_R_X62Y492 | 374             | 422          | 38%                  | wrapper(100%) | N                   |
| CLEM_X64Y493   | 380             | 421          | 37%                  | wrapper(100%) | N                   |
| CLEM_X63Y493   | 377             | 421          | 37%                  | wrapper(100%) | N                   |
| CLEL_R_X63Y492 | 379             | 422          | 37%                  | wrapper(100%) | N                   |
| CLEM_X63Y492   | 377             | 422          | 37%                  | wrapper(100%) | N                   |
| CLEL_R_X63Y493 | 379             | 421          | 36%                  | wrapper(100%) | N                   |
| CLEL_R_X62Y493 | 374             | 421          | 35%                  | wrapper(100%) | N                   |
| CLEL_R_X63Y491 | 379             | 423          | 35%                  | wrapper(100%) | N                   |
| CLEL_R_X63Y500 | 379             | 414          | 34%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X62Y492 | 374             | 422          | 36%                  | wrapper(100%) | N                   |
| CLEL_R_X63Y492 | 379             | 422          | 35%                  | wrapper(100%) | N                   |
| CLEL_R_X60Y492 | 365             | 422          | 35%                  | wrapper(100%) | N                   |
| CLEM_X63Y492   | 377             | 422          | 34%                  | wrapper(100%) | N                   |
| CLEM_X63Y497   | 377             | 417          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X63Y491   | 377             | 423          | 33%                  | wrapper(100%) | N                   |
| CLEL_R_X63Y493 | 379             | 421          | 32%                  | wrapper(100%) | N                   |
| CLEM_X63Y493   | 377             | 421          | 32%                  | wrapper(100%) | N                   |
| CLEL_R_X63Y503 | 379             | 411          | 31%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y493 | 374             | 421          | 31%                  | wrapper(100%) | N                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


