$date
	Wed Oct 18 00:42:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ROM_32x8_tb $end
$var wire 32 ! Dataout [31:0] $end
$var parameter 32 " DEPTH $end
$var parameter 32 # WIDTH $end
$var reg 8 $ Addr [7:0] $end
$var reg 1 % Re $end
$var reg 1 & clk $end
$scope module DUT $end
$var wire 8 ' Addr [7:0] $end
$var wire 1 % Re $end
$var wire 1 & clk $end
$var parameter 32 ( DEPTH $end
$var parameter 32 ) WIDTH $end
$var reg 32 * Dataout [31:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 )
b1000 (
b100000 #
b1000 "
$end
#0
$dumpvars
b0 +
bx *
b10010010 '
0&
1%
b10010010 $
bx !
$end
#10
b11000001011011000111010001001 !
b11000001011011000111010001001 *
1&
#20
0&
#30
1&
#40
0&
#50
1&
#60
0&
#70
1&
#80
0&
#90
1&
#100
0&
b1000000 $
b1000000 '
b1 +
#110
b11111000010011110001001000000010 !
b11111000010011110001001000000010 *
1&
#120
0&
#130
1&
#140
0&
#150
1&
#160
0&
#170
1&
#180
0&
#190
1&
#200
0&
b100 $
b100 '
b10 +
#210
b10111010111010011000111101010011 !
b10111010111010011000111101010011 *
1&
#220
0&
#230
1&
#240
0&
#250
1&
#260
0&
#270
1&
#280
0&
#290
1&
#300
0&
b110001 $
b110001 '
b11 +
#310
b10010000000110000011110001011101 !
b10010000000110000011110001011101 *
1&
#320
0&
#330
1&
#340
0&
#350
1&
#360
0&
#370
1&
#380
0&
#390
1&
#400
0&
b10000110 $
b10000110 '
b100 +
#410
b101101011011101101100000111001 !
b101101011011101101100000111001 *
1&
#420
0&
#430
1&
#440
0&
#450
1&
#460
0&
#470
1&
#480
0&
#490
1&
#500
0&
b11000110 $
b11000110 '
b101 +
#510
b10100111101011101110001001011111 !
b10100111101011101110001001011111 *
1&
#520
0&
