#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_00000000027ac3a0 .scope module, "testbench" "testbench" 2 11;
 .timescale 0 0;
P_00000000027b4b70 .param/l "N" 0 2 13, +C4<00000000000000000000000000000100>;
v000000000280cc80_0 .net "Accu", 3 0, L_00000000028779e0;  1 drivers
v000000000280d7c0_0 .net "C", 0 0, L_0000000002877c10;  1 drivers
v000000000280d540_0 .var "In0", 3 0;
v000000000280d220_0 .var "In1", 3 0;
v000000000280c3c0_0 .var "In2", 3 0;
v000000000280cbe0_0 .net "Out0", 3 0, v0000000002809840_0;  1 drivers
v000000000280c780_0 .net "Out1", 3 0, v0000000002809a20_0;  1 drivers
v000000000280cd20_0 .net "Out2", 3 0, v0000000002808d00_0;  1 drivers
v000000000280d900_0 .net "Z", 0 0, L_0000000002877510;  1 drivers
v000000000280d0e0_0 .var "clk", 0 0;
v000000000280caa0_0 .var "reset", 0 0;
v000000000280dae0_0 .net "test", 3 0, L_0000000002877120;  1 drivers
S_00000000027846f0 .scope module, "Processor" "Board" 2 18, 3 15 0, S_00000000027ac3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "In0"
    .port_info 3 /INPUT 4 "In1"
    .port_info 4 /INPUT 4 "In2"
    .port_info 5 /OUTPUT 1 "C"
    .port_info 6 /OUTPUT 1 "Z"
    .port_info 7 /OUTPUT 4 "Out0"
    .port_info 8 /OUTPUT 4 "Out1"
    .port_info 9 /OUTPUT 4 "Out2"
    .port_info 10 /OUTPUT 4 "Accu"
    .port_info 11 /OUTPUT 4 "test"
P_00000000027b4e30 .param/l "N" 0 3 15, +C4<00000000000000000000000000000100>;
L_000000000276a310 .functor NOT 1, L_000000000280c820, C4<0>, C4<0>, C4<0>;
L_000000000276a0e0 .functor NOT 1, L_000000000280c320, C4<0>, C4<0>, C4<0>;
L_0000000002769f20 .functor AND 1, L_000000000280d9a0, L_000000000276a0e0, C4<1>, C4<1>;
L_0000000002769dd0 .functor NOT 2, L_000000000280cdc0, C4<00>, C4<00>, C4<00>;
L_0000000002769e40 .functor NOT 1, L_000000000280c960, C4<0>, C4<0>, C4<0>;
L_000000000276a000 .functor NOT 1, L_000000000280d4a0, C4<0>, C4<0>, C4<0>;
L_000000000276a3f0 .functor NOT 1, L_000000000280d5e0, C4<0>, C4<0>, C4<0>;
L_000000000276a070 .functor AND 1, L_000000000276a000, L_000000000276a3f0, C4<1>, C4<1>;
L_000000000276a460 .functor NOT 1, L_000000000280df40, C4<0>, C4<0>, C4<0>;
L_000000000275b4f0 .functor NOT 1, L_000000000280d040, C4<0>, C4<0>, C4<0>;
L_000000000275b870 .functor NOT 1, L_000000000280d680, C4<0>, C4<0>, C4<0>;
L_000000000275b6b0 .functor NOT 1, L_000000000280dcc0, C4<0>, C4<0>, C4<0>;
L_000000000275b9c0 .functor NOT 1, L_000000000280dd60, C4<0>, C4<0>, C4<0>;
L_000000000275b950 .functor NOT 1, L_0000000002876360, C4<0>, C4<0>, C4<0>;
L_000000000275b2c0 .functor AND 1, L_0000000002875280, L_000000000275b950, C4<1>, C4<1>;
L_0000000002877cf0 .functor NOT 1, L_0000000002876220, C4<0>, C4<0>, C4<0>;
L_0000000002877ac0 .functor AND 1, L_0000000002876ea0, L_0000000002877cf0, C4<1>, C4<1>;
L_0000000002877430 .functor NOT 1, L_0000000002876860, C4<0>, C4<0>, C4<0>;
L_00000000028774a0 .functor AND 1, L_0000000002875640, L_0000000002877430, C4<1>, C4<1>;
L_00000000028779e0 .functor BUFZ 4, v00000000027bcca0_0, C4<0000>, C4<0000>, C4<0000>;
L_0000000002877c10 .functor NOT 1, L_00000000028750a0, C4<0>, C4<0>, C4<0>;
L_0000000002877510 .functor NOT 1, L_0000000002875140, C4<0>, C4<0>, C4<0>;
RS_00000000027c91f8 .resolv tri, L_000000000280d360, L_000000000280ce60, L_000000000280cfa0, L_000000000280c8c0, L_0000000002876900, L_0000000002876720;
L_0000000002877120 .functor BUFZ 4, RS_00000000027c91f8, C4<0000>, C4<0000>, C4<0000>;
v000000000280a4f0_0 .net "ALUR", 3 0, v00000000027bc700_0;  1 drivers
v000000000280aef0_0 .net "Accu", 3 0, L_00000000028779e0;  alias, 1 drivers
v000000000280b670_0 .net "Aout", 3 0, v00000000027bcca0_0;  1 drivers
v000000000280bdf0_0 .net "C", 0 0, L_0000000002877c10;  alias, 1 drivers
v000000000280b210_0 .net "CarryZero", 1 0, L_000000000280cdc0;  1 drivers
v000000000280b7b0_0 .net "In0", 3 0, v000000000280d540_0;  1 drivers
v000000000280a8b0_0 .net "In1", 3 0, v000000000280d220_0;  1 drivers
v000000000280b490_0 .net "In2", 3 0, v000000000280c3c0_0;  1 drivers
v000000000280b170_0 .net "Out0", 3 0, v0000000002809840_0;  alias, 1 drivers
v000000000280b530_0 .net "Out1", 3 0, v0000000002809a20_0;  alias, 1 drivers
v000000000280a450_0 .net "Out2", 3 0, v0000000002808d00_0;  alias, 1 drivers
v000000000280b030_0 .net "Z", 0 0, L_0000000002877510;  alias, 1 drivers
v000000000280b2b0_0 .net *"_s1", 0 0, L_000000000280c820;  1 drivers
v000000000280b350_0 .net *"_s100", 0 0, L_0000000002875640;  1 drivers
v000000000280bad0_0 .net *"_s102", 0 0, L_0000000002876860;  1 drivers
v000000000280b3f0_0 .net *"_s103", 0 0, L_0000000002877430;  1 drivers
v000000000280a9f0_0 .net *"_s11", 0 0, L_000000000280d9a0;  1 drivers
v000000000280b850_0 .net *"_s112", 0 0, L_00000000028750a0;  1 drivers
v000000000280b710_0 .net *"_s116", 0 0, L_0000000002875140;  1 drivers
v000000000280af90_0 .net *"_s13", 0 0, L_000000000280c320;  1 drivers
v000000000280a130_0 .net *"_s14", 0 0, L_000000000276a0e0;  1 drivers
v000000000280a1d0_0 .net *"_s24", 3 0, L_000000000280d400;  1 drivers
v000000000280b8f0_0 .net *"_s31", 0 0, L_000000000280c960;  1 drivers
v000000000280ac70_0 .net *"_s35", 0 0, L_000000000280d4a0;  1 drivers
v000000000280a590_0 .net *"_s36", 0 0, L_000000000276a000;  1 drivers
v000000000280a270_0 .net *"_s39", 0 0, L_000000000280d5e0;  1 drivers
v000000000280a630_0 .net *"_s40", 0 0, L_000000000276a3f0;  1 drivers
v000000000280ba30_0 .net *"_s54", 0 0, L_000000000280df40;  1 drivers
v000000000280bc10_0 .net *"_s58", 0 0, L_000000000280d040;  1 drivers
v000000000280a3b0_0 .net *"_s62", 0 0, L_000000000280d680;  1 drivers
v000000000280bcb0_0 .net *"_s66", 0 0, L_000000000280dcc0;  1 drivers
v000000000280a310_0 .net *"_s72", 0 0, L_000000000280dd60;  1 drivers
v000000000280be90_0 .net *"_s84", 0 0, L_0000000002875280;  1 drivers
v000000000280a6d0_0 .net *"_s86", 0 0, L_0000000002876360;  1 drivers
v000000000280a810_0 .net *"_s87", 0 0, L_000000000275b950;  1 drivers
v000000000280a950_0 .net *"_s92", 0 0, L_0000000002876ea0;  1 drivers
v000000000280aa90_0 .net *"_s94", 0 0, L_0000000002876220;  1 drivers
v000000000280b0d0_0 .net *"_s95", 0 0, L_0000000002877cf0;  1 drivers
v000000000280ab30_0 .net "address", 11 0, v0000000002808260_0;  1 drivers
v000000000280abd0_0 .net "clk", 0 0, v000000000280d0e0_0;  1 drivers
v000000000280ad10_0 .net "control", 15 0, v000000000280ae50_0;  1 drivers
v000000000280d860_0 .net8 "databus", 3 0, RS_00000000027c91f8;  6 drivers
v000000000280cb40_0 .net "inputE", 15 0, v0000000002808a80_0;  1 drivers
v000000000280dc20_0 .net "loadAdd", 11 0, L_0000000002875320;  1 drivers
v000000000280d180_0 .net "operand", 3 0, L_000000000280da40;  1 drivers
v000000000280c140_0 .net "outputE", 15 0, v00000000028090c0_0;  1 drivers
v000000000280c640_0 .net "progbyte", 7 0, L_000000000280de00;  1 drivers
v000000000280c1e0_0 .net "reset", 0 0, v000000000280caa0_0;  1 drivers
v000000000280c280_0 .net "test", 3 0, L_0000000002877120;  alias, 1 drivers
v000000000280cf00_0 .net "uRomAddress", 6 0, L_000000000280d720;  1 drivers
L_000000000280c820 .part v000000000280ae50_0, 14, 1;
L_000000000280c6e0 .part v000000000280ae50_0, 15, 1;
L_000000000280d9a0 .part v000000000280ae50_0, 12, 1;
L_000000000280c320 .part L_000000000280d720, 0, 1;
L_000000000280d2c0 .part L_000000000280d720, 0, 1;
L_000000000280d720 .concat8 [ 1 2 4 0], v0000000002808440_0, v00000000027bb440_0, L_000000000280d400;
L_000000000280d400 .part v0000000002808da0_0, 4, 4;
L_000000000280da40 .part v0000000002808da0_0, 0, 4;
L_000000000280c960 .part v000000000280ae50_0, 1, 1;
L_000000000280d4a0 .part v000000000280ae50_0, 13, 1;
L_000000000280d5e0 .part L_000000000280d720, 0, 1;
L_000000000280c460 .part v000000000280ae50_0, 6, 5;
L_000000000280db80 .part v000000000280ae50_0, 11, 1;
L_000000000280cdc0 .concat8 [ 1 1 0 0], v00000000027bb8a0_0, v00000000027bb800_0;
L_000000000280df40 .part v000000000280ae50_0, 3, 1;
L_000000000280d040 .part v000000000280ae50_0, 4, 1;
L_000000000280d680 .part v000000000280ae50_0, 5, 1;
L_000000000280dcc0 .part v000000000280ae50_0, 0, 1;
L_000000000280dfe0 .part v000000000280ae50_0, 13, 1;
L_000000000280dd60 .part v000000000280ae50_0, 2, 1;
L_000000000280c5a0 .part v000000000280ae50_0, 13, 1;
L_000000000280ca00 .part v0000000002808a80_0, 0, 1;
L_0000000002875a00 .part v0000000002808a80_0, 1, 1;
L_0000000002876d60 .part v0000000002808a80_0, 2, 1;
L_0000000002875280 .part v00000000028090c0_0, 0, 1;
L_0000000002876360 .part L_000000000280d720, 0, 1;
L_0000000002876ea0 .part v00000000028090c0_0, 1, 1;
L_0000000002876220 .part L_000000000280d720, 0, 1;
L_0000000002875640 .part v00000000028090c0_0, 2, 1;
L_0000000002876860 .part L_000000000280d720, 0, 1;
L_0000000002875320 .concat [ 8 4 0 0], L_000000000280de00, L_000000000280da40;
L_00000000028750a0 .part L_000000000280d720, 2, 1;
L_0000000002875140 .part L_000000000280d720, 1, 1;
S_0000000002784870 .scope module, "A" "FFD4" 3 42, 4 36 0, S_00000000027846f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_00000000027b5430 .param/l "N" 0 4 36, +C4<00000000000000000000000000000100>;
v00000000027bbc60_0 .net "D", 3 0, v00000000027bc700_0;  alias, 1 drivers
v00000000027bcca0_0 .var "Q", 3 0;
v00000000027bbda0_0 .net "clk", 0 0, L_000000000276a070;  1 drivers
v00000000027bcde0_0 .net "reset", 0 0, v000000000280caa0_0;  alias, 1 drivers
E_00000000027b50f0 .event posedge, v00000000027bcde0_0, v00000000027bbda0_0;
S_000000000276f7b0 .scope module, "ALU" "ALU" 3 44, 5 6 0, S_00000000027846f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 4 "B"
    .port_info 2 /INPUT 5 "S"
    .port_info 3 /INPUT 1 "nCin"
    .port_info 4 /OUTPUT 1 "Cout"
    .port_info 5 /OUTPUT 1 "eq"
    .port_info 6 /OUTPUT 4 "Result"
P_00000000027b55f0 .param/l "N" 0 5 6, +C4<00000000000000000000000000000100>;
v00000000027bc2a0_0 .net "A", 3 0, v00000000027bcca0_0;  alias, 1 drivers
v00000000027bc480_0 .var "Ans", 4 0;
v00000000027bbee0_0 .net8 "B", 3 0, RS_00000000027c91f8;  alias, 6 drivers
v00000000027bb800_0 .var "Cout", 0 0;
v00000000027bc700_0 .var "Result", 3 0;
v00000000027bc980_0 .net "S", 4 0, L_000000000280c460;  1 drivers
v00000000027bb8a0_0 .var "eq", 0 0;
v00000000027bca20_0 .net "nCin", 0 0, L_000000000280db80;  1 drivers
E_00000000027b4a30 .event edge, v00000000027bc480_0;
E_00000000027b4a70 .event edge, v00000000027bc980_0, v00000000027bcca0_0, v00000000027bbee0_0, v00000000027bc480_0;
S_000000000276f930 .scope module, "CZ" "FFD2" 3 32, 4 51 0, S_00000000027846f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 2 "D"
    .port_info 3 /OUTPUT 2 "Q"
P_00000000027b4770 .param/l "N" 0 4 51, +C4<00000000000000000000000000000010>;
v00000000027bcc00_0 .net "D", 1 0, L_0000000002769dd0;  1 drivers
v00000000027bb440_0 .var "Q", 1 0;
v00000000027bd100_0 .net "clk", 0 0, L_0000000002769f20;  1 drivers
v00000000027bcd40_0 .net "reset", 0 0, v000000000280caa0_0;  alias, 1 drivers
E_00000000027b56b0 .event posedge, v00000000027bcde0_0, v00000000027bd100_0;
S_0000000002764980 .scope module, "DRAM" "RAM" 3 48, 6 7 0, S_00000000027846f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 1 "cs"
    .port_info 3 /INPUT 12 "address"
    .port_info 4 /INOUT 4 "data"
P_00000000027749c0 .param/l "M" 0 6 7, +C4<00000000000000000000000000000100>;
P_00000000027749f8 .param/l "N" 0 6 7, +C4<00000000000000000000000000001100>;
L_000000000276a620 .functor AND 1, L_000000000275b870, L_000000000280c500, C4<1>, C4<1>;
L_000000000275b330 .functor NOT 1, v000000000280d0e0_0, C4<0>, C4<0>, C4<0>;
v00000000027bc020_0 .net *"_s1", 0 0, L_000000000280c500;  1 drivers
v00000000027bb4e0_0 .net *"_s2", 0 0, L_000000000276a620;  1 drivers
o00000000027c95e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000027bba80_0 name=_s4
v00000000027bbbc0_0 .net *"_s9", 0 0, L_000000000275b330;  1 drivers
v00000000027bc340_0 .net "address", 11 0, L_0000000002875320;  alias, 1 drivers
v00000000027bc3e0_0 .net "clk", 0 0, v000000000280d0e0_0;  alias, 1 drivers
v00000000027a9050_0 .net "cs", 0 0, L_000000000275b870;  1 drivers
v00000000027a8330_0 .net8 "data", 3 0, RS_00000000027c91f8;  alias, 6 drivers
v00000000027a8830_0 .var "data_out", 3 0;
v000000000278ed40 .array "memory", 4095 0, 3 0;
v000000000278ef20_0 .net "we", 0 0, L_000000000275b4f0;  1 drivers
E_00000000027b47f0 .event posedge, L_000000000275b330;
L_000000000280c500 .reduce/nor L_000000000275b4f0;
L_000000000280cfa0 .functor MUXZ 4, o00000000027c95e8, v00000000027a8830_0, L_000000000276a620, C4<>;
S_0000000002764b00 .scope module, "Fetch" "FFD8" 3 38, 4 21 0, S_00000000027846f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "D"
    .port_info 3 /OUTPUT 8 "Q"
P_00000000027b4cb0 .param/l "N" 0 4 21, +C4<00000000000000000000000000001000>;
v000000000278f1a0_0 .net "D", 7 0, L_000000000280de00;  alias, 1 drivers
v0000000002808da0_0 .var "Q", 7 0;
v00000000028095c0_0 .net "clk", 0 0, L_000000000280d2c0;  1 drivers
v0000000002809340_0 .net "reset", 0 0, v000000000280caa0_0;  alias, 1 drivers
E_00000000027b49f0 .event posedge, v00000000027bcde0_0, v00000000028095c0_0;
S_00000000009f6570 .scope module, "Input0" "TristateB" 3 54, 7 7 0, S_00000000027846f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_00000000027b4cf0 .param/l "N" 0 7 7, +C4<00000000000000000000000000000100>;
o00000000027c9978 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0000000002809160_0 name=_s0
v0000000002809520_0 .net "entrada", 3 0, v000000000280d540_0;  alias, 1 drivers
v00000000028098e0_0 .net8 "salida", 3 0, RS_00000000027c91f8;  alias, 6 drivers
v00000000028092a0_0 .net "tri_en", 0 0, L_000000000280ca00;  1 drivers
L_000000000280c8c0 .functor MUXZ 4, o00000000027c9978, v000000000280d540_0, L_000000000280ca00, C4<>;
S_00000000009f66f0 .scope module, "Input1" "TristateB" 3 56, 7 7 0, S_00000000027846f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_00000000027b4ab0 .param/l "N" 0 7 7, +C4<00000000000000000000000000000100>;
o00000000027c9a98 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0000000002809980_0 name=_s0
v00000000028097a0_0 .net "entrada", 3 0, v000000000280d220_0;  alias, 1 drivers
v0000000002808e40_0 .net8 "salida", 3 0, RS_00000000027c91f8;  alias, 6 drivers
v0000000002809fc0_0 .net "tri_en", 0 0, L_0000000002875a00;  1 drivers
L_0000000002876900 .functor MUXZ 4, o00000000027c9a98, v000000000280d220_0, L_0000000002875a00, C4<>;
S_0000000002758fb0 .scope module, "Input2" "TristateB" 3 58, 7 7 0, S_00000000027846f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_00000000027b5330 .param/l "N" 0 7 7, +C4<00000000000000000000000000000100>;
o00000000027c9bb8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0000000002809020_0 name=_s0
v0000000002809f20_0 .net "entrada", 3 0, v000000000280c3c0_0;  alias, 1 drivers
v00000000028093e0_0 .net8 "salida", 3 0, RS_00000000027c91f8;  alias, 6 drivers
v0000000002808760_0 .net "tri_en", 0 0, L_0000000002876d60;  1 drivers
L_0000000002876720 .functor MUXZ 4, o00000000027c9bb8, v000000000280c3c0_0, L_0000000002876d60, C4<>;
S_0000000002759130 .scope module, "InputDecode" "Decoder" 3 52, 8 7 0, S_00000000027846f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "load"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 4 "binary"
    .port_info 3 /OUTPUT 16 "onehot"
P_0000000002773cc0 .param/l "M" 0 8 7, +C4<00000000000000000000000000010000>;
P_0000000002773cf8 .param/l "N" 0 8 7, +C4<00000000000000000000000000000100>;
v0000000002808ee0_0 .net "binary", 3 0, L_000000000280da40;  alias, 1 drivers
v0000000002809c00_0 .net "clk", 0 0, L_000000000280c5a0;  1 drivers
v0000000002809200_0 .net "load", 0 0, L_000000000275b9c0;  1 drivers
v0000000002808a80_0 .var "onehot", 15 0;
E_00000000027b5270 .event edge, v0000000002809c00_0;
S_000000000275ae70 .scope module, "Oper" "TristateB" 3 40, 7 7 0, S_00000000027846f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_00000000027b5030 .param/l "N" 0 7 7, +C4<00000000000000000000000000000100>;
o00000000027c9e58 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0000000002808800_0 name=_s0
v0000000002808b20_0 .net "entrada", 3 0, L_000000000280da40;  alias, 1 drivers
v0000000002808bc0_0 .net8 "salida", 3 0, RS_00000000027c91f8;  alias, 6 drivers
v00000000028088a0_0 .net "tri_en", 0 0, L_0000000002769e40;  1 drivers
L_000000000280d360 .functor MUXZ 4, o00000000027c9e58, L_000000000280da40, L_0000000002769e40, C4<>;
S_000000000275aff0 .scope module, "OutDecode" "Decoder" 3 50, 8 7 0, S_00000000027846f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "load"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 4 "binary"
    .port_info 3 /OUTPUT 16 "onehot"
P_0000000002773e40 .param/l "M" 0 8 7, +C4<00000000000000000000000000010000>;
P_0000000002773e78 .param/l "N" 0 8 7, +C4<00000000000000000000000000000100>;
v0000000002809480_0 .net "binary", 3 0, L_000000000280da40;  alias, 1 drivers
v0000000002809660_0 .net "clk", 0 0, L_000000000280dfe0;  1 drivers
v0000000002808f80_0 .net "load", 0 0, L_000000000275b6b0;  1 drivers
v00000000028090c0_0 .var "onehot", 15 0;
E_00000000027b4f30 .event edge, v0000000002809660_0;
S_000000000275e660 .scope module, "Output0" "FFD4" 3 60, 4 36 0, S_00000000027846f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_00000000027b5730 .param/l "N" 0 4 36, +C4<00000000000000000000000000000100>;
v0000000002809700_0 .net8 "D", 3 0, RS_00000000027c91f8;  alias, 6 drivers
v0000000002809840_0 .var "Q", 3 0;
v00000000028084e0_0 .net "clk", 0 0, L_000000000275b2c0;  1 drivers
v0000000002808620_0 .net "reset", 0 0, v000000000280caa0_0;  alias, 1 drivers
E_00000000027b4fb0 .event posedge, v00000000027bcde0_0, v00000000028084e0_0;
S_000000000275e7e0 .scope module, "Output1" "FFD4" 3 62, 4 36 0, S_00000000027846f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_00000000027b4ff0 .param/l "N" 0 4 36, +C4<00000000000000000000000000000100>;
v0000000002808c60_0 .net8 "D", 3 0, RS_00000000027c91f8;  alias, 6 drivers
v0000000002809a20_0 .var "Q", 3 0;
v0000000002809ac0_0 .net "clk", 0 0, L_0000000002877ac0;  1 drivers
v0000000002808300_0 .net "reset", 0 0, v000000000280caa0_0;  alias, 1 drivers
E_00000000027b4830 .event posedge, v00000000027bcde0_0, v0000000002809ac0_0;
S_0000000002761150 .scope module, "Output2" "FFD4" 3 64, 4 36 0, S_00000000027846f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_00000000027b50b0 .param/l "N" 0 4 36, +C4<00000000000000000000000000000100>;
v00000000028086c0_0 .net8 "D", 3 0, RS_00000000027c91f8;  alias, 6 drivers
v0000000002808d00_0 .var "Q", 3 0;
v0000000002809b60_0 .net "clk", 0 0, L_00000000028774a0;  1 drivers
v0000000002809e80_0 .net "reset", 0 0, v000000000280caa0_0;  alias, 1 drivers
E_00000000027b4af0 .event posedge, v00000000027bcde0_0, v0000000002809b60_0;
S_0000000002771bd0 .scope module, "Phase" "FFT" 3 30, 4 7 0, S_00000000027846f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "T"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "Q"
v0000000002808440_0 .var "Q", 0 0;
L_000000000282d048 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002809ca0_0 .net "T", 0 0, L_000000000282d048;  1 drivers
v0000000002809d40_0 .net "clk", 0 0, v000000000280d0e0_0;  alias, 1 drivers
v0000000002809de0_0 .net "reset", 0 0, v000000000280caa0_0;  alias, 1 drivers
E_00000000027b48f0 .event posedge, v00000000027bcde0_0, v00000000027bc3e0_0;
S_000000000282a1f0 .scope module, "ProgCounter" "PC" 3 28, 9 8 0, S_00000000027846f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "LOAD"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "loadE"
    .port_info 3 /INPUT 1 "incPC"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 12 "INS"
P_00000000027b4930 .param/l "N" 0 9 8, +C4<00000000000000000000000000001100>;
v0000000002808260_0 .var "INS", 11 0;
v0000000002808120_0 .net "LOAD", 11 0, L_0000000002875320;  alias, 1 drivers
v0000000002808940_0 .net "clk", 0 0, v000000000280d0e0_0;  alias, 1 drivers
v0000000002808580_0 .net "incPC", 0 0, L_000000000280c6e0;  1 drivers
v00000000028081c0_0 .net "loadE", 0 0, L_000000000276a310;  1 drivers
v00000000028083a0_0 .net "reset", 0 0, v000000000280caa0_0;  alias, 1 drivers
S_000000000282a670 .scope module, "TriALU" "TristateB" 3 46, 7 7 0, S_00000000027846f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_00000000027b49b0 .param/l "N" 0 7 7, +C4<00000000000000000000000000000100>;
o00000000027ca6c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000028089e0_0 name=_s0
v000000000280bf30_0 .net "entrada", 3 0, v00000000027bc700_0;  alias, 1 drivers
v000000000280b990_0 .net8 "salida", 3 0, RS_00000000027c91f8;  alias, 6 drivers
v000000000280adb0_0 .net "tri_en", 0 0, L_000000000276a460;  1 drivers
L_000000000280ce60 .functor MUXZ 4, o00000000027ca6c8, v00000000027bc700_0, L_000000000276a460, C4<>;
S_000000000282adf0 .scope module, "pROM" "ProgROM" 3 36, 10 7 0, S_00000000027846f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "address"
    .port_info 1 /OUTPUT 8 "ProgOut"
P_0000000002774540 .param/l "M" 0 10 7, +C4<00000000000000000000000000001000>;
P_0000000002774578 .param/l "N" 0 10 7, +C4<00000000000000000000000000001100>;
v000000000280bb70_0 .net "ProgOut", 7 0, L_000000000280de00;  alias, 1 drivers
v000000000280b5d0_0 .net *"_s0", 11 0, L_000000000280dea0;  1 drivers
v000000000280bfd0_0 .net "address", 11 0, v0000000002808260_0;  alias, 1 drivers
v000000000280a770 .array "memory", 100 0, 11 0;
L_000000000280dea0 .array/port v000000000280a770, v0000000002808260_0;
L_000000000280de00 .part L_000000000280dea0, 0, 8;
S_000000000282a070 .scope module, "uROM" "ControlROM" 3 34, 10 18 0, S_00000000027846f0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "address"
    .port_info 1 /OUTPUT 16 "ProgOut"
P_0000000002774740 .param/l "M" 0 10 18, +C4<00000000000000000000000000010000>;
P_0000000002774778 .param/l "N" 0 10 18, +C4<00000000000000000000000000000111>;
v000000000280ae50_0 .var "ProgOut", 15 0;
v000000000280bd50_0 .net "address", 6 0, L_000000000280d720;  alias, 1 drivers
E_00000000027b5bb0 .event edge, v000000000280bd50_0;
    .scope S_000000000282a1f0;
T_0 ;
    %wait E_00000000027b48f0;
    %load/vec4 v00000000028083a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000002808260_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000028081c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000000002808120_0;
    %assign/vec4 v0000000002808260_0, 0;
T_0.2 ;
    %load/vec4 v0000000002808580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000000002808260_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000000002808260_0, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002771bd0;
T_1 ;
    %wait E_00000000027b48f0;
    %load/vec4 v0000000002809ca0_0;
    %load/vec4 v0000000002809d40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000000002808440_0;
    %inv;
    %store/vec4 v0000000002808440_0, 0, 1;
T_1.0 ;
    %load/vec4 v0000000002809de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002808440_0, 0, 1;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000276f930;
T_2 ;
    %wait E_00000000027b56b0;
    %load/vec4 v00000000027bd100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000000027bcc00_0;
    %assign/vec4 v00000000027bb440_0, 0;
T_2.0 ;
    %load/vec4 v00000000027bcd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000027bb440_0, 0;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000282a070;
T_3 ;
    %wait E_00000000027b5bb0;
    %load/vec4 v000000000280bd50_0;
    %dup/vec4;
    %pushi/vec4 126, 126, 7;
    %cmp/x;
    %jmp/1 T_3.0, 4;
    %dup/vec4;
    %pushi/vec4 3, 2, 7;
    %cmp/x;
    %jmp/1 T_3.1, 4;
    %dup/vec4;
    %pushi/vec4 7, 2, 7;
    %cmp/x;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 11, 2, 7;
    %cmp/x;
    %jmp/1 T_3.3, 4;
    %dup/vec4;
    %pushi/vec4 15, 2, 7;
    %cmp/x;
    %jmp/1 T_3.4, 4;
    %dup/vec4;
    %pushi/vec4 23, 6, 7;
    %cmp/x;
    %jmp/1 T_3.5, 4;
    %dup/vec4;
    %pushi/vec4 31, 6, 7;
    %cmp/x;
    %jmp/1 T_3.6, 4;
    %dup/vec4;
    %pushi/vec4 39, 6, 7;
    %cmp/x;
    %jmp/1 T_3.7, 4;
    %dup/vec4;
    %pushi/vec4 47, 6, 7;
    %cmp/x;
    %jmp/1 T_3.8, 4;
    %dup/vec4;
    %pushi/vec4 55, 6, 7;
    %cmp/x;
    %jmp/1 T_3.9, 4;
    %dup/vec4;
    %pushi/vec4 63, 6, 7;
    %cmp/x;
    %jmp/1 T_3.10, 4;
    %dup/vec4;
    %pushi/vec4 69, 4, 7;
    %cmp/x;
    %jmp/1 T_3.11, 4;
    %dup/vec4;
    %pushi/vec4 71, 4, 7;
    %cmp/x;
    %jmp/1 T_3.12, 4;
    %dup/vec4;
    %pushi/vec4 77, 4, 7;
    %cmp/x;
    %jmp/1 T_3.13, 4;
    %dup/vec4;
    %pushi/vec4 79, 4, 7;
    %cmp/x;
    %jmp/1 T_3.14, 4;
    %dup/vec4;
    %pushi/vec4 87, 6, 7;
    %cmp/x;
    %jmp/1 T_3.15, 4;
    %dup/vec4;
    %pushi/vec4 95, 6, 7;
    %cmp/x;
    %jmp/1 T_3.16, 4;
    %dup/vec4;
    %pushi/vec4 103, 6, 7;
    %cmp/x;
    %jmp/1 T_3.17, 4;
    %dup/vec4;
    %pushi/vec4 111, 6, 7;
    %cmp/x;
    %jmp/1 T_3.18, 4;
    %dup/vec4;
    %pushi/vec4 119, 6, 7;
    %cmp/x;
    %jmp/1 T_3.19, 4;
    %dup/vec4;
    %pushi/vec4 127, 6, 7;
    %cmp/x;
    %jmp/1 T_3.20, 4;
    %pushi/vec4 30783, 0, 16;
    %assign/vec4 v000000000280ae50_0, 0;
    %jmp T_3.22;
T_3.0 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v000000000280ae50_0, 0;
    %jmp T_3.22;
T_3.1 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v000000000280ae50_0, 0;
    %jmp T_3.22;
T_3.2 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v000000000280ae50_0, 0;
    %jmp T_3.22;
T_3.3 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v000000000280ae50_0, 0;
    %jmp T_3.22;
T_3.4 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v000000000280ae50_0, 0;
    %jmp T_3.22;
T_3.5 ;
    %pushi/vec4 25021, 0, 16;
    %assign/vec4 v000000000280ae50_0, 0;
    %jmp T_3.22;
T_3.6 ;
    %pushi/vec4 57759, 0, 16;
    %assign/vec4 v000000000280ae50_0, 0;
    %jmp T_3.22;
T_3.7 ;
    %pushi/vec4 18109, 0, 16;
    %assign/vec4 v000000000280ae50_0, 0;
    %jmp T_3.22;
T_3.8 ;
    %pushi/vec4 18107, 0, 16;
    %assign/vec4 v000000000280ae50_0, 0;
    %jmp T_3.22;
T_3.9 ;
    %pushi/vec4 50847, 0, 16;
    %assign/vec4 v000000000280ae50_0, 0;
    %jmp T_3.22;
T_3.10 ;
    %pushi/vec4 63495, 0, 16;
    %assign/vec4 v000000000280ae50_0, 0;
    %jmp T_3.22;
T_3.11 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v000000000280ae50_0, 0;
    %jmp T_3.22;
T_3.12 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v000000000280ae50_0, 0;
    %jmp T_3.22;
T_3.13 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v000000000280ae50_0, 0;
    %jmp T_3.22;
T_3.14 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v000000000280ae50_0, 0;
    %jmp T_3.22;
T_3.15 ;
    %pushi/vec4 19069, 0, 16;
    %assign/vec4 v000000000280ae50_0, 0;
    %jmp T_3.22;
T_3.16 ;
    %pushi/vec4 51807, 0, 16;
    %assign/vec4 v000000000280ae50_0, 0;
    %jmp T_3.22;
T_3.17 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v000000000280ae50_0, 0;
    %jmp T_3.22;
T_3.18 ;
    %pushi/vec4 30774, 0, 16;
    %assign/vec4 v000000000280ae50_0, 0;
    %jmp T_3.22;
T_3.19 ;
    %pushi/vec4 17533, 0, 16;
    %assign/vec4 v000000000280ae50_0, 0;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 50271, 0, 16;
    %assign/vec4 v000000000280ae50_0, 0;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000000000282adf0;
T_4 ;
    %vpi_call/w 10 14 "$readmemb", "CodeROM.list", v000000000280a770 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000000002764b00;
T_5 ;
    %wait E_00000000027b49f0;
    %load/vec4 v00000000028095c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000000000278f1a0_0;
    %assign/vec4 v0000000002808da0_0, 0;
T_5.0 ;
    %load/vec4 v0000000002809340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002808da0_0, 0;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000002784870;
T_6 ;
    %wait E_00000000027b50f0;
    %load/vec4 v00000000027bbda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000000027bbc60_0;
    %assign/vec4 v00000000027bcca0_0, 0;
T_6.0 ;
    %load/vec4 v00000000027bcde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000027bcca0_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000276f7b0;
T_7 ;
    %wait E_00000000027b4a70;
    %load/vec4 v00000000027bc980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000027bc480_0, 0, 5;
    %jmp T_7.6;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000027bc2a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027bc480_0, 0;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v00000000027bc2a0_0;
    %pad/u 5;
    %load/vec4 v00000000027bbee0_0;
    %pad/u 5;
    %sub;
    %assign/vec4 v00000000027bc480_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000027bbee0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027bc480_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v00000000027bc2a0_0;
    %pad/u 5;
    %load/vec4 v00000000027bbee0_0;
    %pad/u 5;
    %add;
    %assign/vec4 v00000000027bc480_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000027bc2a0_0;
    %load/vec4 v00000000027bbee0_0;
    %nor;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027bc480_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %load/vec4 v00000000027bc480_0;
    %parti/s 1, 4, 4;
    %store/vec4 v00000000027bb800_0, 0, 1;
    %load/vec4 v00000000027bc480_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v00000000027bc700_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000276f7b0;
T_8 ;
    %wait E_00000000027b4a30;
    %load/vec4 v00000000027bc480_0;
    %parti/s 4, 0, 2;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027bb8a0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bb8a0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000002764980;
T_9 ;
    %wait E_00000000027b47f0;
    %load/vec4 v00000000027a9050_0;
    %load/vec4 v000000000278ef20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000000027a8330_0;
    %load/vec4 v00000000027bc340_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000278ed40, 0, 4;
T_9.0 ;
    %load/vec4 v00000000027a9050_0;
    %load/vec4 v000000000278ef20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000000027bc340_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000000000278ed40, 4;
    %assign/vec4 v00000000027a8830_0, 0;
T_9.2 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000000000275aff0;
T_10 ;
    %wait E_00000000027b4f30;
    %load/vec4 v0000000002808f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000000002809480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000028090c0_0, 0;
    %jmp T_10.19;
T_10.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v00000000028090c0_0, 0;
    %jmp T_10.19;
T_10.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v00000000028090c0_0, 0;
    %jmp T_10.19;
T_10.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v00000000028090c0_0, 0;
    %jmp T_10.19;
T_10.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v00000000028090c0_0, 0;
    %jmp T_10.19;
T_10.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v00000000028090c0_0, 0;
    %jmp T_10.19;
T_10.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v00000000028090c0_0, 0;
    %jmp T_10.19;
T_10.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v00000000028090c0_0, 0;
    %jmp T_10.19;
T_10.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v00000000028090c0_0, 0;
    %jmp T_10.19;
T_10.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v00000000028090c0_0, 0;
    %jmp T_10.19;
T_10.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v00000000028090c0_0, 0;
    %jmp T_10.19;
T_10.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v00000000028090c0_0, 0;
    %jmp T_10.19;
T_10.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v00000000028090c0_0, 0;
    %jmp T_10.19;
T_10.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v00000000028090c0_0, 0;
    %jmp T_10.19;
T_10.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v00000000028090c0_0, 0;
    %jmp T_10.19;
T_10.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v00000000028090c0_0, 0;
    %jmp T_10.19;
T_10.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v00000000028090c0_0, 0;
    %jmp T_10.19;
T_10.19 ;
    %pop/vec4 1;
T_10.0 ;
    %load/vec4 v0000000002808f80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000028090c0_0, 0;
T_10.20 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000002759130;
T_11 ;
    %wait E_00000000027b5270;
    %load/vec4 v0000000002809200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000000002808ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000002808a80_0, 0;
    %jmp T_11.19;
T_11.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000002808a80_0, 0;
    %jmp T_11.19;
T_11.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000002808a80_0, 0;
    %jmp T_11.19;
T_11.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000002808a80_0, 0;
    %jmp T_11.19;
T_11.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000002808a80_0, 0;
    %jmp T_11.19;
T_11.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000002808a80_0, 0;
    %jmp T_11.19;
T_11.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000002808a80_0, 0;
    %jmp T_11.19;
T_11.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000002808a80_0, 0;
    %jmp T_11.19;
T_11.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000002808a80_0, 0;
    %jmp T_11.19;
T_11.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000002808a80_0, 0;
    %jmp T_11.19;
T_11.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000002808a80_0, 0;
    %jmp T_11.19;
T_11.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000002808a80_0, 0;
    %jmp T_11.19;
T_11.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000002808a80_0, 0;
    %jmp T_11.19;
T_11.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000002808a80_0, 0;
    %jmp T_11.19;
T_11.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000002808a80_0, 0;
    %jmp T_11.19;
T_11.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000002808a80_0, 0;
    %jmp T_11.19;
T_11.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000002808a80_0, 0;
    %jmp T_11.19;
T_11.19 ;
    %pop/vec4 1;
T_11.0 ;
    %load/vec4 v0000000002809200_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.20, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000002808a80_0, 0;
T_11.20 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000000000275e660;
T_12 ;
    %wait E_00000000027b4fb0;
    %load/vec4 v00000000028084e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000000002809700_0;
    %assign/vec4 v0000000002809840_0, 0;
T_12.0 ;
    %load/vec4 v0000000002808620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002809840_0, 0;
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000275e7e0;
T_13 ;
    %wait E_00000000027b4830;
    %load/vec4 v0000000002809ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000002808c60_0;
    %assign/vec4 v0000000002809a20_0, 0;
T_13.0 ;
    %load/vec4 v0000000002808300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002809a20_0, 0;
T_13.2 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000002761150;
T_14 ;
    %wait E_00000000027b4af0;
    %load/vec4 v0000000002809b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v00000000028086c0_0;
    %assign/vec4 v0000000002808d00_0, 0;
T_14.0 ;
    %load/vec4 v0000000002809e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002808d00_0, 0;
T_14.2 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000000027ac3a0;
T_15 ;
    %vpi_call/w 2 21 "$display", "\011\011Time\011\011 clk \011 reset \011 C \011 Z \011 Accu \011 In0 \011 In1 \011 In2 \011 Out0 \011 Out1 \011 Out2 \011 test" {0 0 0};
    %vpi_call/w 2 22 "$monitor", "%d \011 \011 %b \011 %b \011 %b \011 %b \011 %d \011 %d \011 %d \011 %d \011 %d \011\011 %d \011 %d \011 %d", $time, v000000000280d0e0_0, v000000000280caa0_0, v000000000280d7c0_0, v000000000280d900_0, v000000000280cc80_0, v000000000280d540_0, v000000000280d220_0, v000000000280c3c0_0, v000000000280cbe0_0, v000000000280c780_0, v000000000280cd20_0, v000000000280dae0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000280d0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000280caa0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000000000280d540_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000000000280d220_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000000000280c3c0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000280caa0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000280caa0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_00000000027ac3a0;
T_16 ;
    %delay 250, 0;
    %vpi_call/w 2 41 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_00000000027ac3a0;
T_17 ;
    %delay 2, 0;
    %load/vec4 v000000000280d0e0_0;
    %inv;
    %store/vec4 v000000000280d0e0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_00000000027ac3a0;
T_18 ;
    %vpi_call/w 2 50 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 2 51 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tbProcessor.sv";
    "./Board.sv";
    "./FlipFlops.sv";
    "./ALU.sv";
    "./RAM.sv";
    "./TristateBuffer.sv";
    "./DecoderIO.sv";
    "./ProgramCounter.sv";
    "./ROM.sv";
