Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Feb  3 14:27:04 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                   Path #1                                                                   |                                                              WorstPath from Dst                                                             |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                       6.250 |                                                                                                                                       6.250 |
| Path Delay                |                    1.789 |                                                                                                                                      10.249 |                                                                                                                                       9.477 |
| Logic Delay               | 0.095(6%)                | 3.004(30%)                                                                                                                                  | 3.077(33%)                                                                                                                                  |
| Net Delay                 | 1.694(94%)               | 7.245(70%)                                                                                                                                  | 6.400(67%)                                                                                                                                  |
| Clock Skew                |                   -0.122 |                                                                                                                                      -0.136 |                                                                                                                                      -0.197 |
| Slack                     |                    4.331 |                                                                                                                                      -4.143 |                                                                                                                                      -3.432 |
| Timing Exception          |                          |                                                                                                                                             |                                                                                                                                             |
| Bounding Box Size         | 0% x 3%                  | 9% x 2%                                                                                                                                     | 8% x 2%                                                                                                                                     |
| Clock Region Distance     | (0, 1)                   | (0, 1)                                                                                                                                      | (0, 0)                                                                                                                                      |
| Cumulative Fanout         |                        3 |                                                                                                                                         200 |                                                                                                                                         238 |
| Fixed Loc                 |                        0 |                                                                                                                                           0 |                                                                                                                                           0 |
| Fixed Route               |                        0 |                                                                                                                                           0 |                                                                                                                                           0 |
| Hold Fix Detour           |                        0 |                                                                                                                                           0 |                                                                                                                                           0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                           0 |                                                                                                                                           0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                | Safely Timed                                                                                                                                |
| Logic Levels              |                        0 |                                                                                                                                          26 |                                                                                                                                          26 |
| Routes                    |                        1 |                                                                                                                                          26 |                                                                                                                                          26 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT4 LUT2 LUT6 LUT3 LUT5 LUT5 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                    | clk_user                                                                                                                                    |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                    | clk_user                                                                                                                                    |
| DSP Block                 | None                     | None                                                                                                                                        | None                                                                                                                                        |
| BRAM                      | None                     | None                                                                                                                                        | None                                                                                                                                        |
| IO Crossings              |                        3 |                                                                                                                                           0 |                                                                                                                                           0 |
| SLR Crossings             |                        0 |                                                                                                                                           0 |                                                                                                                                           0 |
| PBlocks                   |                        0 |                                                                                                                                           0 |                                                                                                                                           0 |
| High Fanout               |                        3 |                                                                                                                                          25 |                                                                                                                                          44 |
| Dont Touch                |                        0 |                                                                                                                                           0 |                                                                                                                                           0 |
| Mark Debug                |                        0 |                                                                                                                                           0 |                                                                                                                                           0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                                      |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                                      |
| Start Point Pin           | sr_p.sr_15[52]/C         | muon_cand_3.pt_fast[0]/C                                                                                                                    | sr_p.sr_1_8.pt_ret_12/C                                                                                                                     |
| End Point Pin             | muon_cand_3.pt_fast[0]/D | sr_p.sr_1_8.pt_ret_12/D                                                                                                                     | sr_p.sr_1[254]/D                                                                                                                            |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                          WorstPath to Src                                                         |                                                                 Path #2                                                                | WorstPath from Dst |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                             6.250 |                                                                                                                                  6.250 |              6.250 |
| Path Delay                |                                                                                                                             9.756 |                                                                                                                                 10.190 |              0.780 |
| Logic Delay               | 2.928(31%)                                                                                                                        | 2.739(27%)                                                                                                                             | 0.096(13%)         |
| Net Delay                 | 6.828(69%)                                                                                                                        | 7.451(73%)                                                                                                                             | 0.684(87%)         |
| Clock Skew                |                                                                                                                            -0.152 |                                                                                                                                 -0.194 |             -0.106 |
| Slack                     |                                                                                                                            -3.666 |                                                                                                                                 -4.142 |              5.355 |
| Timing Exception          |                                                                                                                                   |                                                                                                                                        |                    |
| Bounding Box Size         | 8% x 2%                                                                                                                           | 9% x 2%                                                                                                                                | 0% x 0%            |
| Clock Region Distance     | (0, 1)                                                                                                                            | (0, 0)                                                                                                                                 | (0, 0)             |
| Cumulative Fanout         |                                                                                                                               224 |                                                                                                                                    251 |                  1 |
| Fixed Loc                 |                                                                                                                                 0 |                                                                                                                                      0 |                  0 |
| Fixed Route               |                                                                                                                                 0 |                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                                                                                                                                 0 |                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                 0 |                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                      | Safely Timed                                                                                                                           | Safely Timed       |
| Logic Levels              |                                                                                                                                24 |                                                                                                                                     25 |                  0 |
| Routes                    |                                                                                                                                24 |                                                                                                                                     25 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                                                                                                                          | clk_user                                                                                                                               | clk_user           |
| End Point Clock           | clk_user                                                                                                                          | clk_user                                                                                                                               | clk_user           |
| DSP Block                 | None                                                                                                                              | None                                                                                                                                   | None               |
| BRAM                      | None                                                                                                                              | None                                                                                                                                   | None               |
| IO Crossings              |                                                                                                                                 0 |                                                                                                                                      0 |                  0 |
| SLR Crossings             |                                                                                                                                 0 |                                                                                                                                      0 |                  0 |
| PBlocks                   |                                                                                                                                 0 |                                                                                                                                      0 |                  0 |
| High Fanout               |                                                                                                                                38 |                                                                                                                                     51 |                  1 |
| Dont Touch                |                                                                                                                                 0 |                                                                                                                                      0 |                  0 |
| Mark Debug                |                                                                                                                                 0 |                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                            | FDRE/C                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                            | FDRE/D                                                                                                                                 | FDRE/D             |
| Start Point Pin           | muon_cand_6.pt_fast[1]/C                                                                                                          | sr_p.sr_1_13.sector_ret_2630/C                                                                                                         | sr_p.sr_1[251]/C   |
| End Point Pin             | sr_p.sr_1_13.sector_ret_2630/D                                                                                                    | sr_p.sr_1[251]/D                                                                                                                       | sr_p.sr_2[251]/D   |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                   Path #3                                                                   |                                                         WorstPath from Dst                                                        |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                       6.250 |                                                                                                                             6.250 |
| Path Delay                |                    0.923 |                                                                                                                                      10.168 |                                                                                                                             9.568 |
| Logic Delay               | 0.096(11%)               | 2.972(30%)                                                                                                                                  | 2.792(30%)                                                                                                                        |
| Net Delay                 | 0.827(89%)               | 7.196(70%)                                                                                                                                  | 6.776(70%)                                                                                                                        |
| Clock Skew                |                   -0.085 |                                                                                                                                      -0.211 |                                                                                                                            -0.123 |
| Slack                     |                    5.234 |                                                                                                                                      -4.137 |                                                                                                                            -3.450 |
| Timing Exception          |                          |                                                                                                                                             |                                                                                                                                   |
| Bounding Box Size         | 1% x 4%                  | 8% x 3%                                                                                                                                     | 9% x 2%                                                                                                                           |
| Clock Region Distance     | (0, 1)                   | (0, 1)                                                                                                                                      | (0, 0)                                                                                                                            |
| Cumulative Fanout         |                        3 |                                                                                                                                         263 |                                                                                                                               247 |
| Fixed Loc                 |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Fixed Route               |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Hold Fix Detour           |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                | Safely Timed                                                                                                                      |
| Logic Levels              |                        0 |                                                                                                                                          26 |                                                                                                                                24 |
| Routes                    |                        1 |                                                                                                                                          27 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                    | clk_user                                                                                                                          |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                    | clk_user                                                                                                                          |
| DSP Block                 | None                     | None                                                                                                                                        | None                                                                                                                              |
| BRAM                      | None                     | None                                                                                                                                        | None                                                                                                                              |
| IO Crossings              |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| SLR Crossings             |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| PBlocks                   |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| High Fanout               |                        3 |                                                                                                                                          44 |                                                                                                                                51 |
| Dont Touch                |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Mark Debug                |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_15[101]/C        | muon_cand_6.pt_fast[1]/C                                                                                                                    | sr_p.sr_1_12.pt_ret_285/C                                                                                                         |
| End Point Pin             | muon_cand_6.pt_fast[1]/D | sr_p.sr_1_12.pt_ret_285/D                                                                                                                   | sr_p.sr_1[251]/D                                                                                                                  |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                      Path #4                                                                     |                                                         WorstPath from Dst                                                        |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                            6.250 |                                                                                                                             6.250 |
| Path Delay                |                    0.923 |                                                                                                                                           10.295 |                                                                                                                             9.122 |
| Logic Delay               | 0.096(11%)               | 3.137(31%)                                                                                                                                       | 2.799(31%)                                                                                                                        |
| Net Delay                 | 0.827(89%)               | 7.158(69%)                                                                                                                                       | 6.323(69%)                                                                                                                        |
| Clock Skew                |                   -0.085 |                                                                                                                                           -0.082 |                                                                                                                            -0.282 |
| Slack                     |                    5.234 |                                                                                                                                           -4.135 |                                                                                                                            -3.163 |
| Timing Exception          |                          |                                                                                                                                                  |                                                                                                                                   |
| Bounding Box Size         | 1% x 4%                  | 8% x 2%                                                                                                                                          | 7% x 2%                                                                                                                           |
| Clock Region Distance     | (0, 1)                   | (0, 1)                                                                                                                                           | (0, 0)                                                                                                                            |
| Cumulative Fanout         |                        3 |                                                                                                                                              258 |                                                                                                                               221 |
| Fixed Loc                 |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Fixed Route               |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                     | Safely Timed                                                                                                                      |
| Logic Levels              |                        0 |                                                                                                                                               27 |                                                                                                                                24 |
| Routes                    |                        1 |                                                                                                                                               27 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                         | clk_user                                                                                                                          |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                         | clk_user                                                                                                                          |
| DSP Block                 | None                     | None                                                                                                                                             | None                                                                                                                              |
| BRAM                      | None                     | None                                                                                                                                             | None                                                                                                                              |
| IO Crossings              |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| SLR Crossings             |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| PBlocks                   |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| High Fanout               |                        3 |                                                                                                                                               44 |                                                                                                                                50 |
| Dont Touch                |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Mark Debug                |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                           | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                           | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_15[101]/C        | muon_cand_6.pt_fast[1]/C                                                                                                                         | sr_p.sr_1_15.sector_ret_3235/C                                                                                                    |
| End Point Pin             | muon_cand_6.pt_fast[1]/D | sr_p.sr_1_15.sector_ret_3235/D                                                                                                                   | sr_p.sr_1[251]/D                                                                                                                  |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                          WorstPath to Src                                                         |                                                                           Path #5                                                                          | WorstPath from Dst |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                             6.250 |                                                                                                                                                      6.250 |              6.250 |
| Path Delay                |                                                                                                                             9.756 |                                                                                                                                                     10.176 |              0.533 |
| Logic Delay               | 2.928(31%)                                                                                                                        | 3.548(35%)                                                                                                                                                 | 0.095(18%)         |
| Net Delay                 | 6.828(69%)                                                                                                                        | 6.628(65%)                                                                                                                                                 | 0.438(82%)         |
| Clock Skew                |                                                                                                                            -0.152 |                                                                                                                                                     -0.197 |             -0.097 |
| Slack                     |                                                                                                                            -3.666 |                                                                                                                                                     -4.131 |              5.611 |
| Timing Exception          |                                                                                                                                   |                                                                                                                                                            |                    |
| Bounding Box Size         | 8% x 2%                                                                                                                           | 9% x 2%                                                                                                                                                    | 1% x 0%            |
| Clock Region Distance     | (0, 1)                                                                                                                            | (0, 0)                                                                                                                                                     | (0, 0)             |
| Cumulative Fanout         |                                                                                                                               224 |                                                                                                                                                        223 |                  1 |
| Fixed Loc                 |                                                                                                                                 0 |                                                                                                                                                          0 |                  0 |
| Fixed Route               |                                                                                                                                 0 |                                                                                                                                                          0 |                  0 |
| Hold Fix Detour           |                                                                                                                                 0 |                                                                                                                                                          0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                 0 |                                                                                                                                                          0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                      | Safely Timed                                                                                                                                               | Safely Timed       |
| Logic Levels              |                                                                                                                                24 |                                                                                                                                                         29 |                  0 |
| Routes                    |                                                                                                                                24 |                                                                                                                                                         29 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT4 LUT2 LUT6 LUT3 LUT5 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                                                                                                                          | clk_user                                                                                                                                                   | clk_user           |
| End Point Clock           | clk_user                                                                                                                          | clk_user                                                                                                                                                   | clk_user           |
| DSP Block                 | None                                                                                                                              | None                                                                                                                                                       | None               |
| BRAM                      | None                                                                                                                              | None                                                                                                                                                       | None               |
| IO Crossings              |                                                                                                                                 0 |                                                                                                                                                          0 |                  0 |
| SLR Crossings             |                                                                                                                                 0 |                                                                                                                                                          0 |                  0 |
| PBlocks                   |                                                                                                                                 0 |                                                                                                                                                          0 |                  0 |
| High Fanout               |                                                                                                                                38 |                                                                                                                                                         55 |                  1 |
| Dont Touch                |                                                                                                                                 0 |                                                                                                                                                          0 |                  0 |
| Mark Debug                |                                                                                                                                 0 |                                                                                                                                                          0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                            | FDRE/C                                                                                                                                                     | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                            | FDRE/D                                                                                                                                                     | FDRE/D             |
| Start Point Pin           | muon_cand_6.pt_fast[1]/C                                                                                                          | sr_p.sr_1_13.sector_ret_2630/C                                                                                                                             | sr_p.sr_1[254]/C   |
| End Point Pin             | sr_p.sr_1_13.sector_ret_2630/D                                                                                                    | sr_p.sr_1[254]/D                                                                                                                                           | sr_p.sr_2[254]/D   |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                            Path #6                                                           |                                                    WorstPath from Dst                                                   |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                        6.250 |                                                                                                                   6.250 |
| Path Delay                |                    1.789 |                                                                                                                       10.308 |                                                                                                                   9.351 |
| Logic Delay               | 0.095(6%)                | 2.467(24%)                                                                                                                   | 2.985(32%)                                                                                                              |
| Net Delay                 | 1.694(94%)               | 7.841(76%)                                                                                                                   | 6.366(68%)                                                                                                              |
| Clock Skew                |                   -0.122 |                                                                                                                       -0.059 |                                                                                                                  -0.288 |
| Slack                     |                    4.331 |                                                                                                                       -4.125 |                                                                                                                  -3.398 |
| Timing Exception          |                          |                                                                                                                              |                                                                                                                         |
| Bounding Box Size         | 0% x 3%                  | 8% x 2%                                                                                                                      | 9% x 2%                                                                                                                 |
| Clock Region Distance     | (0, 1)                   | (0, 1)                                                                                                                       | (0, 0)                                                                                                                  |
| Cumulative Fanout         |                        3 |                                                                                                                          242 |                                                                                                                     206 |
| Fixed Loc                 |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| Fixed Route               |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| Hold Fix Detour           |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| Combined LUT Pairs        |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                 | Safely Timed                                                                                                            |
| Logic Levels              |                        0 |                                                                                                                           23 |                                                                                                                      22 |
| Routes                    |                        1 |                                                                                                                           24 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                     | clk_user                                                                                                                |
| End Point Clock           | clk_user                 | clk_user                                                                                                                     | clk_user                                                                                                                |
| DSP Block                 | None                     | None                                                                                                                         | None                                                                                                                    |
| BRAM                      | None                     | None                                                                                                                         | None                                                                                                                    |
| IO Crossings              |                        3 |                                                                                                                            0 |                                                                                                                       0 |
| SLR Crossings             |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| PBlocks                   |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| High Fanout               |                        3 |                                                                                                                           42 |                                                                                                                      55 |
| Dont Touch                |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| Mark Debug                |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                       | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                       | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[52]/C         | muon_cand_3.pt_fast[0]/C                                                                                                     | sr_p.sr_1_8.pt_ret_42/C                                                                                                 |
| End Point Pin             | muon_cand_3.pt_fast[0]/D | sr_p.sr_1_8.pt_ret_42/D                                                                                                      | sr_p.sr_1[251]/D                                                                                                        |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                   Path #7                                                                   |                                                    WorstPath from Dst                                                   |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                       6.250 |                                                                                                                   6.250 |
| Path Delay                |                    0.923 |                                                                                                                                      10.285 |                                                                                                                   9.234 |
| Logic Delay               | 0.096(11%)               | 2.959(29%)                                                                                                                                  | 2.709(30%)                                                                                                              |
| Net Delay                 | 0.827(89%)               | 7.326(71%)                                                                                                                                  | 6.525(70%)                                                                                                              |
| Clock Skew                |                   -0.085 |                                                                                                                                      -0.080 |                                                                                                                  -0.283 |
| Slack                     |                    5.234 |                                                                                                                                      -4.123 |                                                                                                                  -3.276 |
| Timing Exception          |                          |                                                                                                                                             |                                                                                                                         |
| Bounding Box Size         | 1% x 4%                  | 7% x 2%                                                                                                                                     | 8% x 2%                                                                                                                 |
| Clock Region Distance     | (0, 1)                   | (0, 1)                                                                                                                                      | (0, 0)                                                                                                                  |
| Cumulative Fanout         |                        3 |                                                                                                                                         232 |                                                                                                                     248 |
| Fixed Loc                 |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Fixed Route               |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Hold Fix Detour           |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                | Safely Timed                                                                                                            |
| Logic Levels              |                        0 |                                                                                                                                          26 |                                                                                                                      22 |
| Routes                    |                        1 |                                                                                                                                          26 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT3 LUT4 LUT5 FDRE | FDRE LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                    | clk_user                                                                                                                |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                    | clk_user                                                                                                                |
| DSP Block                 | None                     | None                                                                                                                                        | None                                                                                                                    |
| BRAM                      | None                     | None                                                                                                                                        | None                                                                                                                    |
| IO Crossings              |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| SLR Crossings             |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| PBlocks                   |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| High Fanout               |                        3 |                                                                                                                                          49 |                                                                                                                      51 |
| Dont Touch                |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Mark Debug                |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[101]/C        | muon_cand_6.pt_fast[1]/C                                                                                                                    | sr_p.sr_1_15.sector_ret_646/C                                                                                           |
| End Point Pin             | muon_cand_6.pt_fast[1]/D | sr_p.sr_1_15.sector_ret_646/D                                                                                                               | sr_p.sr_1[251]/D                                                                                                        |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                 Path #8                                                                |                                                    WorstPath from Dst                                                   |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                  6.250 |                                                                                                                   6.250 |
| Path Delay                |                    0.923 |                                                                                                                                 10.211 |                                                                                                                   9.267 |
| Logic Delay               | 0.096(11%)               | 2.929(29%)                                                                                                                             | 2.961(32%)                                                                                                              |
| Net Delay                 | 0.827(89%)               | 7.282(71%)                                                                                                                             | 6.306(68%)                                                                                                              |
| Clock Skew                |                   -0.085 |                                                                                                                                 -0.150 |                                                                                                                  -0.196 |
| Slack                     |                    5.234 |                                                                                                                                 -4.119 |                                                                                                                  -3.221 |
| Timing Exception          |                          |                                                                                                                                        |                                                                                                                         |
| Bounding Box Size         | 1% x 4%                  | 8% x 2%                                                                                                                                | 9% x 2%                                                                                                                 |
| Clock Region Distance     | (0, 1)                   | (0, 1)                                                                                                                                 | (0, 0)                                                                                                                  |
| Cumulative Fanout         |                        3 |                                                                                                                                    231 |                                                                                                                     241 |
| Fixed Loc                 |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| Fixed Route               |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| Hold Fix Detour           |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                           | Safely Timed                                                                                                            |
| Logic Levels              |                        0 |                                                                                                                                     25 |                                                                                                                      22 |
| Routes                    |                        1 |                                                                                                                                     25 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 FDRE | FDRE LUT3 LUT5 LUT5 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                               | clk_user                                                                                                                |
| End Point Clock           | clk_user                 | clk_user                                                                                                                               | clk_user                                                                                                                |
| DSP Block                 | None                     | None                                                                                                                                   | None                                                                                                                    |
| BRAM                      | None                     | None                                                                                                                                   | None                                                                                                                    |
| IO Crossings              |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| SLR Crossings             |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| PBlocks                   |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| High Fanout               |                        3 |                                                                                                                                     49 |                                                                                                                      55 |
| Dont Touch                |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| Mark Debug                |                        0 |                                                                                                                                      0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[101]/C        | muon_cand_6.pt_fast[1]/C                                                                                                               | sr_p.sr_1_15.sector_ret_3227/C                                                                                          |
| End Point Pin             | muon_cand_6.pt_fast[1]/D | sr_p.sr_1_15.sector_ret_3227/D                                                                                                         | sr_p.sr_1[251]/D                                                                                                        |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                 Path #9                                                                |                                                                WorstPath from Dst                                                                |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                  6.250 |                                                                                                                                            6.250 |
| Path Delay                |                    0.923 |                                                                                                                                 10.214 |                                                                                                                                            9.328 |
| Logic Delay               | 0.096(11%)               | 2.869(29%)                                                                                                                             | 3.157(34%)                                                                                                                                       |
| Net Delay                 | 0.827(89%)               | 7.345(71%)                                                                                                                             | 6.171(66%)                                                                                                                                       |
| Clock Skew                |                   -0.085 |                                                                                                                                 -0.145 |                                                                                                                                           -0.207 |
| Slack                     |                    5.234 |                                                                                                                                 -4.117 |                                                                                                                                           -3.293 |
| Timing Exception          |                          |                                                                                                                                        |                                                                                                                                                  |
| Bounding Box Size         | 1% x 4%                  | 8% x 2%                                                                                                                                | 9% x 2%                                                                                                                                          |
| Clock Region Distance     | (0, 1)                   | (0, 1)                                                                                                                                 | (0, 0)                                                                                                                                           |
| Cumulative Fanout         |                        3 |                                                                                                                                    231 |                                                                                                                                              257 |
| Fixed Loc                 |                        0 |                                                                                                                                      0 |                                                                                                                                                0 |
| Fixed Route               |                        0 |                                                                                                                                      0 |                                                                                                                                                0 |
| Hold Fix Detour           |                        0 |                                                                                                                                      0 |                                                                                                                                                0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                      0 |                                                                                                                                                0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                           | Safely Timed                                                                                                                                     |
| Logic Levels              |                        0 |                                                                                                                                     25 |                                                                                                                                               27 |
| Routes                    |                        1 |                                                                                                                                     25 |                                                                                                                                               27 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 FDRE | FDRE LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT4 LUT2 LUT6 LUT3 LUT5 LUT5 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                               | clk_user                                                                                                                                         |
| End Point Clock           | clk_user                 | clk_user                                                                                                                               | clk_user                                                                                                                                         |
| DSP Block                 | None                     | None                                                                                                                                   | None                                                                                                                                             |
| BRAM                      | None                     | None                                                                                                                                   | None                                                                                                                                             |
| IO Crossings              |                        0 |                                                                                                                                      0 |                                                                                                                                                0 |
| SLR Crossings             |                        0 |                                                                                                                                      0 |                                                                                                                                                0 |
| PBlocks                   |                        0 |                                                                                                                                      0 |                                                                                                                                                0 |
| High Fanout               |                        3 |                                                                                                                                     49 |                                                                                                                                               48 |
| Dont Touch                |                        0 |                                                                                                                                      0 |                                                                                                                                                0 |
| Mark Debug                |                        0 |                                                                                                                                      0 |                                                                                                                                                0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                                           |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                                           |
| Start Point Pin           | sr_p.sr_15[101]/C        | muon_cand_6.pt_fast[1]/C                                                                                                               | sr_p.sr_1_8.pt_ret_18/C                                                                                                                          |
| End Point Pin             | muon_cand_6.pt_fast[1]/D | sr_p.sr_1_8.pt_ret_18/D                                                                                                                | sr_p.sr_1[254]/D                                                                                                                                 |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                          WorstPath to Src                                                         |                                                                Path #10                                                                | WorstPath from Dst |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                             6.250 |                                                                                                                                  6.250 |              6.250 |
| Path Delay                |                                                                                                                             9.756 |                                                                                                                                 10.217 |              0.348 |
| Logic Delay               | 2.928(31%)                                                                                                                        | 2.929(29%)                                                                                                                             | 0.096(28%)         |
| Net Delay                 | 6.828(69%)                                                                                                                        | 7.288(71%)                                                                                                                             | 0.252(72%)         |
| Clock Skew                |                                                                                                                            -0.152 |                                                                                                                                 -0.142 |             -0.149 |
| Slack                     |                                                                                                                            -3.666 |                                                                                                                                 -4.117 |              5.745 |
| Timing Exception          |                                                                                                                                   |                                                                                                                                        |                    |
| Bounding Box Size         | 8% x 2%                                                                                                                           | 9% x 2%                                                                                                                                | 0% x 0%            |
| Clock Region Distance     | (0, 1)                                                                                                                            | (0, 0)                                                                                                                                 | (0, 0)             |
| Cumulative Fanout         |                                                                                                                               224 |                                                                                                                                    249 |                  1 |
| Fixed Loc                 |                                                                                                                                 0 |                                                                                                                                      0 |                  0 |
| Fixed Route               |                                                                                                                                 0 |                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                                                                                                                                 0 |                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                 0 |                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                      | Safely Timed                                                                                                                           | Safely Timed       |
| Logic Levels              |                                                                                                                                24 |                                                                                                                                     25 |                  0 |
| Routes                    |                                                                                                                                24 |                                                                                                                                     25 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                                                                                                                          | clk_user                                                                                                                               | clk_user           |
| End Point Clock           | clk_user                                                                                                                          | clk_user                                                                                                                               | clk_user           |
| DSP Block                 | None                                                                                                                              | None                                                                                                                                   | None               |
| BRAM                      | None                                                                                                                              | None                                                                                                                                   | None               |
| IO Crossings              |                                                                                                                                 0 |                                                                                                                                      0 |                  0 |
| SLR Crossings             |                                                                                                                                 0 |                                                                                                                                      0 |                  0 |
| PBlocks                   |                                                                                                                                 0 |                                                                                                                                      0 |                  0 |
| High Fanout               |                                                                                                                                38 |                                                                                                                                     51 |                  1 |
| Dont Touch                |                                                                                                                                 0 |                                                                                                                                      0 |                  0 |
| Mark Debug                |                                                                                                                                 0 |                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                            | FDRE/C                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                            | FDRE/D                                                                                                                                 | FDRE/D             |
| Start Point Pin           | muon_cand_6.pt_fast[1]/C                                                                                                          | sr_p.sr_1_13.sector_ret_2630/C                                                                                                         | sr_p.sr_1[249]/C   |
| End Point Pin             | sr_p.sr_1_13.sector_ret_2630/D                                                                                                    | sr_p.sr_1[249]/D                                                                                                                       | sr_p.sr_2[249]/D   |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  2 | 3 |  4 |  6 | 7 |  8 |  9 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 |
+-----------------+-------------+-----+----+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk_user        | 6.250ns     | 487 | 11 | 5 | 16 | 16 | 6 | 10 | 16 | 16 | 19 |  5 | 15 |  9 | 11 |  5 | 18 |  8 |  5 | 27 | 80 | 46 | 79 | 52 | 24 |  6 |  7 |  1 |
+-----------------+-------------+-----+----+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


