ModuleName main_test2
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 45
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 592 ,Y1: 160 ,X2: 792 ,Y2: 160
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 248 ,Y1: 176 ,X2: 424 ,Y2: 176
End
Branches
End
Wire Name: b4
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 272 ,Y1: 160 ,X2: 424 ,Y2: 160
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 208 ,Y1: 208 ,X2: 424 ,Y2: 208
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 224 ,Y1: 192 ,X2: 424 ,Y2: 192
End
Branches
End
Wire Name: b5
LV: 5
RV: 0
Width: 6
Edges
Edge X1: 192 ,Y1: 312 ,X2: 400 ,Y2: 312
Edge X1: 400 ,Y1: 216 ,X2: 400 ,Y2: 312
End
Branches
Branch Left: 400 ,Top: 224
BranchStrList
0
End
Branch Left: 400 ,Top: 240
BranchStrList
1
End
Branch Left: 400 ,Top: 256
BranchStrList
2
End
Branch Left: 400 ,Top: 272
BranchStrList
3
End
Branch Left: 400 ,Top: 288
BranchStrList
4
End
Branch Left: 400 ,Top: 304
BranchStrList
5
End
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 400 ,Y1: 304 ,X2: 424 ,Y2: 304
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 400 ,Y1: 288 ,X2: 424 ,Y2: 288
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 400 ,Y1: 272 ,X2: 424 ,Y2: 272
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 400 ,Y1: 256 ,X2: 424 ,Y2: 256
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 400 ,Y1: 240 ,X2: 424 ,Y2: 240
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 400 ,Y1: 224 ,X2: 424 ,Y2: 224
End
Branches
End
End
Ports
Port Left: 272 Top: 160 ,Orientation: 0
Portname: Inpp ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 248 Top: 176 ,Orientation: 0
Portname: RW ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 224 Top: 192 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 208 Top: 208 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 792 Top: 160 ,Orientation: 0
Portname: Piezo ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 192 Top: 312 ,Orientation: 0
Portname: register ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
5
,Width:
6
,RV:
0
End
Symbols
Symbol Left: 448 Top: 152
Name: s0
LibraryName: (NoLibraryName)
IpName: rec_test2
SymbolParameters
End
End
Texts
End
Links
End
