

================================================================
== Vitis HLS Report for 'GradientGen'
================================================================
* Date:           Wed Aug 11 11:54:39 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        gradient_generator
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.614 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_33_2  |        ?|        ?|        11|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 15 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 4 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%image_h_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_h"   --->   Operation 16 'read' 'image_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%image_w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_w"   --->   Operation 17 'read' 'image_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.55ns)   --->   "%add = add i32 %image_h_read, i32 1"   --->   Operation 18 'add' 'add' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.55ns)   --->   "%add18 = add i32 %image_w_read, i32 1"   --->   Operation 19 'add' 'add18' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%cast = zext i32 %add"   --->   Operation 20 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %add18"   --->   Operation 21 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 22 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_GY_V_last_V, i1 %stream_out_GY_V_user_V, i1 %stream_out_GY_V_strb_V, i1 %stream_out_GY_V_keep_V, i8 %stream_out_GY_V_data_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_GX_V_last_V, i1 %stream_out_GX_V_user_V, i1 %stream_out_GX_V_strb_V, i1 %stream_out_GX_V_keep_V, i8 %stream_out_GX_V_data_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_V_last_V, i1 %stream_in_V_user_V, i1 %stream_in_V_strb_V, i1 %stream_in_V_keep_V, i8 %stream_in_V_data_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 26 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.58ns)   --->   "%br_ln32 = br void" [src/gradient_generator.cpp:32]   --->   Operation 27 'br' 'br_ln32' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.61>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %.lr.ph213, i64 %add_ln32, void %_Z16KernelApplier_GYPA3_7ap_uintILi8EE.exit._crit_edge" [src/gradient_generator.cpp:32]   --->   Operation 28 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%h = phi i31 0, void %.lr.ph213, i31 %select_ln32_5, void %_Z16KernelApplier_GYPA3_7ap_uintILi8EE.exit._crit_edge" [src/gradient_generator.cpp:32]   --->   Operation 29 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%w = phi i12 0, void %.lr.ph213, i12 %add_ln33, void %_Z16KernelApplier_GYPA3_7ap_uintILi8EE.exit._crit_edge" [src/gradient_generator.cpp:33]   --->   Operation 30 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (3.52ns)   --->   "%add_ln32 = add i64 %indvar_flatten, i64 1" [src/gradient_generator.cpp:32]   --->   Operation 31 'add' 'add_ln32' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i31 %h" [src/gradient_generator.cpp:32]   --->   Operation 32 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (2.47ns)   --->   "%slt = icmp_slt  i32 %zext_ln32_1, i32 %image_h_read" [src/gradient_generator.cpp:32]   --->   Operation 33 'icmp' 'slt' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.97ns)   --->   "%rev52 = xor i1 %slt, i1 1" [src/gradient_generator.cpp:32]   --->   Operation 34 'xor' 'rev52' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %h, i32 1, i32 30" [src/gradient_generator.cpp:32]   --->   Operation 35 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (2.46ns)   --->   "%icmp = icmp_ne  i30 %tmp, i30 0" [src/gradient_generator.cpp:32]   --->   Operation 36 'icmp' 'icmp' <Predicate = true> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (2.47ns)   --->   "%notrhs = icmp_slt  i32 %zext_ln32_1, i32 %image_h_read" [src/gradient_generator.cpp:32]   --->   Operation 37 'icmp' 'notrhs' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (2.47ns)   --->   "%notlhs1 = icmp_ne  i31 %h, i31 0" [src/gradient_generator.cpp:32]   --->   Operation 38 'icmp' 'notlhs1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (2.47ns)   --->   "%slt53 = icmp_slt  i32 %image_h_read, i32 %zext_ln32_1" [src/gradient_generator.cpp:32]   --->   Operation 39 'icmp' 'slt53' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln86)   --->   "%rev54 = xor i1 %slt53, i1 1" [src/gradient_generator.cpp:32]   --->   Operation 40 'xor' 'rev54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln86 = and i1 %rev54, i1 %notlhs1" [src/gradient_generator.cpp:86]   --->   Operation 41 'and' 'and_ln86' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i12 %w" [src/gradient_generator.cpp:33]   --->   Operation 42 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp_eq  i32 %zext_ln33_1, i32 %add18" [src/gradient_generator.cpp:33]   --->   Operation 43 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (2.77ns)   --->   "%icmp_ln32 = icmp_eq  i64 %indvar_flatten, i64 %bound" [src/gradient_generator.cpp:32]   --->   Operation 44 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %._crit_edge.loopexit, void %._crit_edge214.loopexit" [src/gradient_generator.cpp:32]   --->   Operation 45 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.52ns)   --->   "%add_ln32_1 = add i31 %h, i31 1" [src/gradient_generator.cpp:32]   --->   Operation 46 'add' 'add_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i31 %add_ln32_1" [src/gradient_generator.cpp:32]   --->   Operation 47 'zext' 'zext_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.69ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i12 0, i12 %w" [src/gradient_generator.cpp:32]   --->   Operation 48 'select' 'select_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (2.47ns)   --->   "%slt59 = icmp_slt  i32 %zext_ln32, i32 %image_h_read" [src/gradient_generator.cpp:32]   --->   Operation 49 'icmp' 'slt59' <Predicate = (!icmp_ln32)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln36)   --->   "%rev60 = xor i1 %slt59, i1 1" [src/gradient_generator.cpp:32]   --->   Operation 50 'xor' 'rev60' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln36)   --->   "%select_ln32_1 = select i1 %icmp_ln33, i1 %rev60, i1 %rev52" [src/gradient_generator.cpp:32]   --->   Operation 51 'select' 'select_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %add_ln32_1, i32 1, i32 30" [src/gradient_generator.cpp:32]   --->   Operation 52 'partselect' 'tmp_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.46ns)   --->   "%icmp46 = icmp_ne  i30 %tmp_1, i30 0" [src/gradient_generator.cpp:32]   --->   Operation 53 'icmp' 'icmp46' <Predicate = (!icmp_ln32)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.99ns)   --->   "%select_ln32_2 = select i1 %icmp_ln33, i1 %icmp46, i1 %icmp" [src/gradient_generator.cpp:32]   --->   Operation 54 'select' 'select_ln32_2' <Predicate = (!icmp_ln32)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (2.47ns)   --->   "%notrhs_mid1 = icmp_slt  i32 %zext_ln32, i32 %image_h_read" [src/gradient_generator.cpp:32]   --->   Operation 55 'icmp' 'notrhs_mid1' <Predicate = (!icmp_ln32)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.99ns)   --->   "%select_ln32_3 = select i1 %icmp_ln33, i1 %notrhs_mid1, i1 %notrhs" [src/gradient_generator.cpp:32]   --->   Operation 56 'select' 'select_ln32_3' <Predicate = (!icmp_ln32)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (2.47ns)   --->   "%notlhs1_mid1 = icmp_ne  i31 %add_ln32_1, i31 0" [src/gradient_generator.cpp:32]   --->   Operation 57 'icmp' 'notlhs1_mid1' <Predicate = (!icmp_ln32)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (2.47ns)   --->   "%slt61 = icmp_slt  i32 %image_h_read, i32 %zext_ln32" [src/gradient_generator.cpp:32]   --->   Operation 58 'icmp' 'slt61' <Predicate = (!icmp_ln32)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_4)   --->   "%rev62 = xor i1 %slt61, i1 1" [src/gradient_generator.cpp:32]   --->   Operation 59 'xor' 'rev62' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_4)   --->   "%and_ln86_3 = and i1 %rev62, i1 %notlhs1_mid1" [src/gradient_generator.cpp:86]   --->   Operation 60 'and' 'and_ln86_3' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln32_4 = select i1 %icmp_ln33, i1 %and_ln86_3, i1 %and_ln86" [src/gradient_generator.cpp:32]   --->   Operation 61 'select' 'select_ln32_4' <Predicate = (!icmp_ln32)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i12 %select_ln32" [src/gradient_generator.cpp:32]   --->   Operation 62 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.73ns)   --->   "%select_ln32_5 = select i1 %icmp_ln33, i31 %add_ln32_1, i31 %h" [src/gradient_generator.cpp:32]   --->   Operation 63 'select' 'select_ln32_5' <Predicate = (!icmp_ln32)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i12 %select_ln32" [src/gradient_generator.cpp:33]   --->   Operation 64 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (2.47ns)   --->   "%icmp_ln36 = icmp_slt  i32 %zext_ln32_2, i32 %image_w_read" [src/gradient_generator.cpp:36]   --->   Operation 65 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln32)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln36)   --->   "%xor_ln36 = xor i1 %icmp_ln36, i1 1" [src/gradient_generator.cpp:36]   --->   Operation 66 'xor' 'xor_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln36 = or i1 %xor_ln36, i1 %select_ln32_1" [src/gradient_generator.cpp:36]   --->   Operation 67 'or' 'or_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%empty = read i12 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %stream_in_V_data_V, i1 %stream_in_V_keep_V, i1 %stream_in_V_strb_V, i1 %stream_in_V_user_V, i1 %stream_in_V_last_V"   --->   Operation 68 'read' 'empty' <Predicate = (!icmp_ln32 & !or_ln36)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%input_stream_element_data_V = extractvalue i12 %empty"   --->   Operation 69 'extractvalue' 'input_stream_element_data_V' <Predicate = (!icmp_ln32 & !or_ln36)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%line_buffer_V_1_addr = getelementptr i8 %line_buffer_V_1, i64 0, i64 %zext_ln33" [src/gradient_generator.cpp:42]   --->   Operation 70 'getelementptr' 'line_buffer_V_1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (3.25ns)   --->   "%line_buffer_V_1_load = load i11 %line_buffer_V_1_addr"   --->   Operation 71 'load' 'line_buffer_V_1_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%line_buffer_V_2_addr = getelementptr i8 %line_buffer_V_2, i64 0, i64 %zext_ln33" [src/gradient_generator.cpp:42]   --->   Operation 72 'getelementptr' 'line_buffer_V_2_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (3.25ns)   --->   "%line_buffer_V_2_load = load i11 %line_buffer_V_2_addr"   --->   Operation 73 'load' 'line_buffer_V_2_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %select_ln32, i32 1, i32 11" [src/gradient_generator.cpp:78]   --->   Operation 74 'partselect' 'tmp_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.88ns)   --->   "%icmp_ln78 = icmp_ne  i11 %tmp_6, i11 0" [src/gradient_generator.cpp:78]   --->   Operation 75 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln32)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (2.47ns)   --->   "%icmp_ln78_1 = icmp_slt  i32 %zext_ln32_2, i32 %image_w_read" [src/gradient_generator.cpp:78]   --->   Operation 76 'icmp' 'icmp_ln78_1' <Predicate = (!icmp_ln32)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln78_1)   --->   "%and_ln78 = and i1 %select_ln32_2, i1 %icmp_ln78" [src/gradient_generator.cpp:78]   --->   Operation 77 'and' 'and_ln78' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln78_1)   --->   "%and_ln78_2 = and i1 %select_ln32_3, i1 %icmp_ln78_1" [src/gradient_generator.cpp:78]   --->   Operation 78 'and' 'and_ln78_2' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln78_1 = and i1 %and_ln78_2, i1 %and_ln78" [src/gradient_generator.cpp:78]   --->   Operation 79 'and' 'and_ln78_1' <Predicate = (!icmp_ln32)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.99ns)   --->   "%icmp_ln86 = icmp_ne  i12 %select_ln32, i12 0" [src/gradient_generator.cpp:86]   --->   Operation 80 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln32)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (2.47ns)   --->   "%icmp_ln86_1 = icmp_slt  i32 %image_w_read, i32 %zext_ln32_2" [src/gradient_generator.cpp:86]   --->   Operation 81 'icmp' 'icmp_ln86_1' <Predicate = (!icmp_ln32)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln86_1)   --->   "%xor_ln86 = xor i1 %icmp_ln86_1, i1 1" [src/gradient_generator.cpp:86]   --->   Operation 82 'xor' 'xor_ln86' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln86_1)   --->   "%and_ln86_2 = and i1 %icmp_ln86, i1 %xor_ln86" [src/gradient_generator.cpp:86]   --->   Operation 83 'and' 'and_ln86_2' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln86_1 = and i1 %and_ln86_2, i1 %select_ln32_4" [src/gradient_generator.cpp:86]   --->   Operation 84 'and' 'and_ln86_1' <Predicate = (!icmp_ln32)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %and_ln86_1, void %_Z16KernelApplier_GYPA3_7ap_uintILi8EE.exit._crit_edge, void" [src/gradient_generator.cpp:86]   --->   Operation 85 'br' 'br_ln86' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.54ns)   --->   "%add_ln33 = add i12 %select_ln32, i12 1" [src/gradient_generator.cpp:33]   --->   Operation 86 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_33_2_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln500 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:500]   --->   Operation 89 'specpipeline' 'specpipeline_ln500' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln500 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:500]   --->   Operation 90 'specloopname' 'specloopname_ln500' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.58ns)   --->   "%br_ln36 = br i1 %or_ln36, void, void %.split.0_ifconv" [src/gradient_generator.cpp:36]   --->   Operation 91 'br' 'br_ln36' <Predicate = (!icmp_ln32)> <Delay = 1.58>
ST_5 : Operation 92 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split.0_ifconv"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!icmp_ln32 & !or_ln36)> <Delay = 1.58>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%input_stream_element_data_V_1 = phi i8 %input_stream_element_data_V, void, i8 0, void %._crit_edge.loopexit"   --->   Operation 93 'phi' 'input_stream_element_data_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%line_buffer_V_0_addr = getelementptr i8 %line_buffer_V_0, i64 0, i64 %zext_ln33" [src/gradient_generator.cpp:42]   --->   Operation 94 'getelementptr' 'line_buffer_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/2] (3.25ns)   --->   "%line_buffer_V_1_load = load i11 %line_buffer_V_1_addr"   --->   Operation 95 'load' 'line_buffer_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_5 : Operation 96 [1/1] (3.25ns)   --->   "%store_ln42 = store i8 %line_buffer_V_1_load, i11 %line_buffer_V_0_addr" [src/gradient_generator.cpp:42]   --->   Operation 96 'store' 'store_ln42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_5 : Operation 97 [1/2] (3.25ns)   --->   "%line_buffer_V_2_load = load i11 %line_buffer_V_2_addr"   --->   Operation 97 'load' 'line_buffer_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_5 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln42 = store i8 %line_buffer_V_2_load, i11 %line_buffer_V_1_addr" [src/gradient_generator.cpp:42]   --->   Operation 98 'store' 'store_ln42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_5 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln44 = store i8 %input_stream_element_data_V_1, i11 %line_buffer_V_2_addr" [src/gradient_generator.cpp:44]   --->   Operation 99 'store' 'store_ln44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%sliding_window_V_0_2_load = load i8 %sliding_window_V_0_2" [src/gradient_generator.cpp:48]   --->   Operation 100 'load' 'sliding_window_V_0_2_load' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln50 = store i8 %line_buffer_V_1_load, i8 %sliding_window_V_0_2" [src/gradient_generator.cpp:50]   --->   Operation 101 'store' 'store_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%sliding_window_V_1_1_load = load i8 %sliding_window_V_1_1" [src/gradient_generator.cpp:48]   --->   Operation 102 'load' 'sliding_window_V_1_1_load' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%sliding_window_V_1_2_load = load i8 %sliding_window_V_1_2" [src/gradient_generator.cpp:48]   --->   Operation 103 'load' 'sliding_window_V_1_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln48 = store i8 %sliding_window_V_1_2_load, i8 %sliding_window_V_1_1" [src/gradient_generator.cpp:48]   --->   Operation 104 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln50 = store i8 %line_buffer_V_2_load, i8 %sliding_window_V_1_2" [src/gradient_generator.cpp:50]   --->   Operation 105 'store' 'store_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%sliding_window_V_2_2_load = load i8 %sliding_window_V_2_2" [src/gradient_generator.cpp:48]   --->   Operation 106 'load' 'sliding_window_V_2_2_load' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln50 = store i8 %input_stream_element_data_V_1, i8 %sliding_window_V_2_2" [src/gradient_generator.cpp:50]   --->   Operation 107 'store' 'store_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln691 = zext i8 %sliding_window_V_1_1_load"   --->   Operation 108 'zext' 'zext_ln691' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln691_1 = zext i8 %line_buffer_V_2_load"   --->   Operation 109 'zext' 'zext_ln691_1' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.91ns)   --->   "%sub_ln691 = sub i9 %zext_ln691_1, i9 %zext_ln691"   --->   Operation 110 'sub' 'sub_ln691' <Predicate = (and_ln78_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln691_2 = zext i8 %sliding_window_V_0_2_load"   --->   Operation 111 'zext' 'zext_ln691_2' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln691_3 = zext i8 %sliding_window_V_2_2_load"   --->   Operation 112 'zext' 'zext_ln691_3' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.91ns)   --->   "%sub_ln691_1 = sub i9 %zext_ln691_3, i9 %zext_ln691_2"   --->   Operation 113 'sub' 'sub_ln691_1' <Predicate = (and_ln78_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i9 %sub_ln691" [src/gradient_generator.cpp:102]   --->   Operation 114 'sext' 'sext_ln102' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_6 : Operation 115 [6/6] (6.28ns)   --->   "%dc = sitodp i32 %sext_ln102" [src/gradient_generator.cpp:102]   --->   Operation 115 'sitodp' 'dc' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i9 %sub_ln691_1" [src/gradient_generator.cpp:114]   --->   Operation 116 'sext' 'sext_ln114' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_6 : Operation 117 [6/6] (6.28ns)   --->   "%dc_1 = sitodp i32 %sext_ln114" [src/gradient_generator.cpp:114]   --->   Operation 117 'sitodp' 'dc_1' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 118 [5/6] (6.28ns)   --->   "%dc = sitodp i32 %sext_ln102" [src/gradient_generator.cpp:102]   --->   Operation 118 'sitodp' 'dc' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 119 [5/6] (6.28ns)   --->   "%dc_1 = sitodp i32 %sext_ln114" [src/gradient_generator.cpp:114]   --->   Operation 119 'sitodp' 'dc_1' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 120 [4/6] (6.28ns)   --->   "%dc = sitodp i32 %sext_ln102" [src/gradient_generator.cpp:102]   --->   Operation 120 'sitodp' 'dc' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 121 [4/6] (6.28ns)   --->   "%dc_1 = sitodp i32 %sext_ln114" [src/gradient_generator.cpp:114]   --->   Operation 121 'sitodp' 'dc_1' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 122 [3/6] (6.28ns)   --->   "%dc = sitodp i32 %sext_ln102" [src/gradient_generator.cpp:102]   --->   Operation 122 'sitodp' 'dc' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 123 [3/6] (6.28ns)   --->   "%dc_1 = sitodp i32 %sext_ln114" [src/gradient_generator.cpp:114]   --->   Operation 123 'sitodp' 'dc_1' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 124 [2/6] (6.28ns)   --->   "%dc = sitodp i32 %sext_ln102" [src/gradient_generator.cpp:102]   --->   Operation 124 'sitodp' 'dc' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 125 [2/6] (6.28ns)   --->   "%dc_1 = sitodp i32 %sext_ln114" [src/gradient_generator.cpp:114]   --->   Operation 125 'sitodp' 'dc_1' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.28>
ST_11 : Operation 126 [1/6] (6.28ns)   --->   "%dc = sitodp i32 %sext_ln102" [src/gradient_generator.cpp:102]   --->   Operation 126 'sitodp' 'dc' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 127 [1/6] (6.28ns)   --->   "%dc_1 = sitodp i32 %sext_ln114" [src/gradient_generator.cpp:114]   --->   Operation 127 'sitodp' 'dc_1' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.53>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 128 'bitcast' 'data_V' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 129 'partselect' 'tmp_7' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i64 %data_V"   --->   Operation 130 'trunc' 'trunc_ln368' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i11 %tmp_7"   --->   Operation 131 'zext' 'zext_ln311' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (2.78ns)   --->   "%icmp_ln323 = icmp_eq  i63 %trunc_ln368, i63 0"   --->   Operation 132 'icmp' 'icmp_ln323' <Predicate = (and_ln78_1)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (1.54ns)   --->   "%sh_amt = sub i12 1075, i12 %zext_ln311"   --->   Operation 133 'sub' 'sh_amt' <Predicate = (and_ln78_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (1.88ns)   --->   "%icmp_ln327 = icmp_eq  i11 %tmp_7, i11 1075"   --->   Operation 134 'icmp' 'icmp_ln327' <Predicate = (and_ln78_1)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (1.99ns)   --->   "%icmp_ln329 = icmp_sgt  i12 %sh_amt, i12 0"   --->   Operation 135 'icmp' 'icmp_ln329' <Predicate = (and_ln78_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (1.99ns)   --->   "%icmp_ln330 = icmp_slt  i12 %sh_amt, i12 54"   --->   Operation 136 'icmp' 'icmp_ln330' <Predicate = (and_ln78_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %dc_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 137 'bitcast' 'data_V_1' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 138 'partselect' 'tmp_8' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln368_1 = trunc i64 %data_V_1"   --->   Operation 139 'trunc' 'trunc_ln368_1' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln311_1 = zext i11 %tmp_8"   --->   Operation 140 'zext' 'zext_ln311_1' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (2.78ns)   --->   "%icmp_ln323_1 = icmp_eq  i63 %trunc_ln368_1, i63 0"   --->   Operation 141 'icmp' 'icmp_ln323_1' <Predicate = (and_ln78_1)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (1.54ns)   --->   "%sh_amt_2 = sub i12 1075, i12 %zext_ln311_1"   --->   Operation 142 'sub' 'sh_amt_2' <Predicate = (and_ln78_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (1.88ns)   --->   "%icmp_ln327_1 = icmp_eq  i11 %tmp_8, i11 1075"   --->   Operation 143 'icmp' 'icmp_ln327_1' <Predicate = (and_ln78_1)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (1.99ns)   --->   "%icmp_ln329_1 = icmp_sgt  i12 %sh_amt_2, i12 0"   --->   Operation 144 'icmp' 'icmp_ln329_1' <Predicate = (and_ln78_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (1.99ns)   --->   "%icmp_ln330_1 = icmp_slt  i12 %sh_amt_2, i12 54"   --->   Operation 145 'icmp' 'icmp_ln330_1' <Predicate = (and_ln78_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.83>
ST_13 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%trunc_ln315 = trunc i64 %data_V"   --->   Operation 146 'trunc' 'trunc_ln315' <Predicate = (!icmp_ln323 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln327)   --->   "%trunc_ln320 = trunc i64 %data_V"   --->   Operation 147 'trunc' 'trunc_ln320' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%p_Result_s = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315"   --->   Operation 148 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln323 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%zext_ln320 = zext i53 %p_Result_s"   --->   Operation 149 'zext' 'zext_ln320' <Predicate = (!icmp_ln323 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (1.54ns)   --->   "%sh_amt_1 = sub i12 0, i12 %sh_amt"   --->   Operation 150 'sub' 'sh_amt_1' <Predicate = (and_ln78_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_1, i32 5, i32 11"   --->   Operation 151 'partselect' 'tmp_3' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (1.48ns)   --->   "%icmp_ln337 = icmp_slt  i7 %tmp_3, i7 1"   --->   Operation 152 'icmp' 'icmp_ln337' <Predicate = (and_ln78_1)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%sext_ln331 = sext i12 %sh_amt"   --->   Operation 153 'sext' 'sext_ln331' <Predicate = (!icmp_ln323 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%zext_ln331 = zext i32 %sext_ln331"   --->   Operation 154 'zext' 'zext_ln331' <Predicate = (!icmp_ln323 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%lshr_ln331 = lshr i54 %zext_ln320, i54 %zext_ln331"   --->   Operation 155 'lshr' 'lshr_ln331' <Predicate = (!icmp_ln323 & and_ln78_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%trunc_ln331 = trunc i54 %lshr_ln331"   --->   Operation 156 'trunc' 'trunc_ln331' <Predicate = (!icmp_ln323 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.97ns)   --->   "%or_ln327 = or i1 %icmp_ln323, i1 %icmp_ln327"   --->   Operation 157 'or' 'or_ln327' <Predicate = (and_ln78_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%xor_ln327 = xor i1 %or_ln327, i1 1"   --->   Operation 158 'xor' 'xor_ln327' <Predicate = (!icmp_ln323 & and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%and_ln330 = and i1 %icmp_ln330, i1 %xor_ln327"   --->   Operation 159 'and' 'and_ln330' <Predicate = (!icmp_ln323 & and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%and_ln330_1 = and i1 %and_ln330, i1 %icmp_ln329"   --->   Operation 160 'and' 'and_ln330_1' <Predicate = (!icmp_ln323 & and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%select_ln330 = select i1 %and_ln330_1, i8 %trunc_ln331, i8 0"   --->   Operation 161 'select' 'select_ln330' <Predicate = (!icmp_ln323 & and_ln78_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln323 = select i1 %icmp_ln323, i8 0, i8 %select_ln330"   --->   Operation 162 'select' 'select_ln323' <Predicate = (and_ln78_1)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln327)   --->   "%xor_ln323 = xor i1 %icmp_ln323, i1 1"   --->   Operation 163 'xor' 'xor_ln323' <Predicate = (and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln327)   --->   "%and_ln327 = and i1 %icmp_ln327, i1 %xor_ln323"   --->   Operation 164 'and' 'and_ln327' <Predicate = (and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 165 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln327 = select i1 %and_ln327, i8 %trunc_ln320, i8 %select_ln323"   --->   Operation 165 'select' 'select_ln327' <Predicate = (and_ln78_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%trunc_ln315_1 = trunc i64 %data_V_1"   --->   Operation 166 'trunc' 'trunc_ln315_1' <Predicate = (!icmp_ln323_1 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_1)   --->   "%trunc_ln320_1 = trunc i64 %data_V_1"   --->   Operation 167 'trunc' 'trunc_ln320_1' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%p_Result_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315_1"   --->   Operation 168 'bitconcatenate' 'p_Result_1' <Predicate = (!icmp_ln323_1 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%zext_ln320_1 = zext i53 %p_Result_1"   --->   Operation 169 'zext' 'zext_ln320_1' <Predicate = (!icmp_ln323_1 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (1.54ns)   --->   "%sh_amt_3 = sub i12 0, i12 %sh_amt_2"   --->   Operation 170 'sub' 'sh_amt_3' <Predicate = (and_ln78_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_3, i32 5, i32 11"   --->   Operation 171 'partselect' 'tmp_5' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (1.48ns)   --->   "%icmp_ln337_1 = icmp_slt  i7 %tmp_5, i7 1"   --->   Operation 172 'icmp' 'icmp_ln337_1' <Predicate = (and_ln78_1)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%sext_ln331_1 = sext i12 %sh_amt_2"   --->   Operation 173 'sext' 'sext_ln331_1' <Predicate = (!icmp_ln323_1 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%zext_ln331_1 = zext i32 %sext_ln331_1"   --->   Operation 174 'zext' 'zext_ln331_1' <Predicate = (!icmp_ln323_1 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%lshr_ln331_1 = lshr i54 %zext_ln320_1, i54 %zext_ln331_1"   --->   Operation 175 'lshr' 'lshr_ln331_1' <Predicate = (!icmp_ln323_1 & and_ln78_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%trunc_ln331_1 = trunc i54 %lshr_ln331_1"   --->   Operation 176 'trunc' 'trunc_ln331_1' <Predicate = (!icmp_ln323_1 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.97ns)   --->   "%or_ln327_1 = or i1 %icmp_ln323_1, i1 %icmp_ln327_1"   --->   Operation 177 'or' 'or_ln327_1' <Predicate = (and_ln78_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%xor_ln327_1 = xor i1 %or_ln327_1, i1 1"   --->   Operation 178 'xor' 'xor_ln327_1' <Predicate = (!icmp_ln323_1 & and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%and_ln330_2 = and i1 %icmp_ln330_1, i1 %xor_ln327_1"   --->   Operation 179 'and' 'and_ln330_2' <Predicate = (!icmp_ln323_1 & and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%and_ln330_3 = and i1 %and_ln330_2, i1 %icmp_ln329_1"   --->   Operation 180 'and' 'and_ln330_3' <Predicate = (!icmp_ln323_1 & and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%select_ln330_1 = select i1 %and_ln330_3, i8 %trunc_ln331_1, i8 0"   --->   Operation 181 'select' 'select_ln330_1' <Predicate = (!icmp_ln323_1 & and_ln78_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln323_1 = select i1 %icmp_ln323_1, i8 0, i8 %select_ln330_1"   --->   Operation 182 'select' 'select_ln323_1' <Predicate = (and_ln78_1)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_1)   --->   "%xor_ln323_1 = xor i1 %icmp_ln323_1, i1 1"   --->   Operation 183 'xor' 'xor_ln323_1' <Predicate = (and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_1)   --->   "%and_ln327_1 = and i1 %icmp_ln327_1, i1 %xor_ln323_1"   --->   Operation 184 'and' 'and_ln327_1' <Predicate = (and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln327_1 = select i1 %and_ln327_1, i8 %trunc_ln320_1, i8 %select_ln323_1"   --->   Operation 185 'select' 'select_ln327_1' <Predicate = (and_ln78_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.66>
ST_14 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GX_data_V)   --->   "%trunc_ln328 = trunc i64 %data_V"   --->   Operation 186 'trunc' 'trunc_ln328' <Predicate = (icmp_ln337 & and_ln78_1)> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GX_data_V)   --->   "%sext_ln326 = sext i12 %sh_amt_1"   --->   Operation 187 'sext' 'sext_ln326' <Predicate = (icmp_ln337 & and_ln78_1)> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GX_data_V)   --->   "%shl_ln339 = shl i32 %trunc_ln328, i32 %sext_ln326"   --->   Operation 188 'shl' 'shl_ln339' <Predicate = (icmp_ln337 & and_ln78_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GX_data_V)   --->   "%trunc_ln337 = trunc i32 %shl_ln339"   --->   Operation 189 'trunc' 'trunc_ln337' <Predicate = (icmp_ln337 & and_ln78_1)> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GX_data_V)   --->   "%select_ln337 = select i1 %icmp_ln337, i8 %trunc_ln337, i8 0"   --->   Operation 190 'select' 'select_ln337' <Predicate = (and_ln78_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GX_data_V)   --->   "%or_ln329 = or i1 %or_ln327, i1 %icmp_ln329"   --->   Operation 191 'or' 'or_ln329' <Predicate = (and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 192 [1/1] (4.42ns) (out node of the LUT)   --->   "%output_stream_element_GX_data_V = select i1 %or_ln329, i8 %select_ln327, i8 %select_ln337"   --->   Operation 192 'select' 'output_stream_element_GX_data_V' <Predicate = (and_ln78_1)> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GY_data_V)   --->   "%trunc_ln328_1 = trunc i64 %data_V_1"   --->   Operation 193 'trunc' 'trunc_ln328_1' <Predicate = (icmp_ln337_1 & and_ln78_1)> <Delay = 0.00>
ST_14 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GY_data_V)   --->   "%sext_ln326_1 = sext i12 %sh_amt_3"   --->   Operation 194 'sext' 'sext_ln326_1' <Predicate = (icmp_ln337_1 & and_ln78_1)> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GY_data_V)   --->   "%shl_ln339_1 = shl i32 %trunc_ln328_1, i32 %sext_ln326_1"   --->   Operation 195 'shl' 'shl_ln339_1' <Predicate = (icmp_ln337_1 & and_ln78_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GY_data_V)   --->   "%trunc_ln337_1 = trunc i32 %shl_ln339_1"   --->   Operation 196 'trunc' 'trunc_ln337_1' <Predicate = (icmp_ln337_1 & and_ln78_1)> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GY_data_V)   --->   "%select_ln337_1 = select i1 %icmp_ln337_1, i8 %trunc_ln337_1, i8 0"   --->   Operation 197 'select' 'select_ln337_1' <Predicate = (and_ln78_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GY_data_V)   --->   "%or_ln329_1 = or i1 %or_ln327_1, i1 %icmp_ln329_1"   --->   Operation 198 'or' 'or_ln329_1' <Predicate = (and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 199 [1/1] (4.42ns) (out node of the LUT)   --->   "%output_stream_element_GY_data_V = select i1 %or_ln329_1, i8 %select_ln327_1, i8 %select_ln337_1"   --->   Operation 199 'select' 'output_stream_element_GY_data_V' <Predicate = (and_ln78_1)> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 200 [1/1] (1.24ns) (out node of the LUT)   --->   "%output_stream_element_GX_data_V_1 = select i1 %and_ln78_1, i8 %output_stream_element_GX_data_V, i8 0" [src/gradient_generator.cpp:78]   --->   Operation 200 'select' 'output_stream_element_GX_data_V_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 201 [1/1] (1.24ns) (out node of the LUT)   --->   "%output_stream_element_GY_data_V_1 = select i1 %and_ln78_1, i8 %output_stream_element_GY_data_V, i8 0" [src/gradient_generator.cpp:78]   --->   Operation 201 'select' 'output_stream_element_GY_data_V_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %stream_out_GX_V_data_V, i1 %stream_out_GX_V_keep_V, i1 %stream_out_GX_V_strb_V, i1 %stream_out_GX_V_user_V, i1 %stream_out_GX_V_last_V, i8 %output_stream_element_GX_data_V_1, i1 0, i1 0, i1 0, i1 0"   --->   Operation 202 'write' 'write_ln304' <Predicate = (and_ln86_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %stream_out_GY_V_data_V, i1 %stream_out_GY_V_keep_V, i1 %stream_out_GY_V_strb_V, i1 %stream_out_GY_V_user_V, i1 %stream_out_GY_V_last_V, i8 %output_stream_element_GY_data_V_1, i1 0, i1 0, i1 0, i1 0"   --->   Operation 203 'write' 'write_ln304' <Predicate = (and_ln86_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln89 = br void %_Z16KernelApplier_GYPA3_7ap_uintILi8EE.exit._crit_edge" [src/gradient_generator.cpp:89]   --->   Operation 204 'br' 'br_ln89' <Predicate = (and_ln86_1)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%ret_ln92 = ret" [src/gradient_generator.cpp:92]   --->   Operation 205 'ret' 'ret_ln92' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.55ns
The critical path consists of the following:
	wire read on port 'image_h' [30]  (0 ns)
	'add' operation ('add') [32]  (2.55 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [36]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [36]  (6.91 ns)

 <State 4>: 7.61ns
The critical path consists of the following:
	'phi' operation ('h', src/gradient_generator.cpp:32) with incoming values : ('select_ln32_5', src/gradient_generator.cpp:32) [40]  (0 ns)
	'add' operation ('add_ln32_1', src/gradient_generator.cpp:32) [58]  (2.52 ns)
	'icmp' operation ('notrhs_mid1', src/gradient_generator.cpp:32) [68]  (2.47 ns)
	'select' operation ('select_ln32_3', src/gradient_generator.cpp:32) [69]  (0.993 ns)
	'and' operation ('and_ln78_2', src/gradient_generator.cpp:78) [192]  (0 ns)
	'and' operation ('and_ln78_1', src/gradient_generator.cpp:78) [193]  (0.978 ns)
	blocking operation 0.648 ns on control path)

 <State 5>: 6.51ns
The critical path consists of the following:
	'load' operation ('line_buffer_V_1_load') on array 'line_buffer_V_1' [92]  (3.25 ns)
	'store' operation ('store_ln42', src/gradient_generator.cpp:42) of variable 'line_buffer_V_1_load' on array 'line_buffer_V_0' [93]  (3.25 ns)

 <State 6>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('x', src/gradient_generator.cpp:102) [110]  (6.28 ns)

 <State 7>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('x', src/gradient_generator.cpp:102) [110]  (6.28 ns)

 <State 8>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('x', src/gradient_generator.cpp:102) [110]  (6.28 ns)

 <State 9>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('x', src/gradient_generator.cpp:102) [110]  (6.28 ns)

 <State 10>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('x', src/gradient_generator.cpp:102) [110]  (6.28 ns)

 <State 11>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('x', src/gradient_generator.cpp:102) [110]  (6.28 ns)

 <State 12>: 3.54ns
The critical path consists of the following:
	'sub' operation ('sh_amt') [121]  (1.55 ns)
	'icmp' operation ('icmp_ln329') [123]  (1.99 ns)

 <State 13>: 6.84ns
The critical path consists of the following:
	'or' operation ('or_ln327') [136]  (0.978 ns)
	'xor' operation ('xor_ln327') [137]  (0 ns)
	'and' operation ('and_ln330') [138]  (0 ns)
	'and' operation ('and_ln330_1') [139]  (0 ns)
	'select' operation ('select_ln330') [140]  (0 ns)
	'select' operation ('select_ln323') [141]  (4.61 ns)
	'select' operation ('select_ln327') [144]  (1.25 ns)

 <State 14>: 5.67ns
The critical path consists of the following:
	'shl' operation ('shl_ln339') [129]  (0 ns)
	'select' operation ('select_ln337') [131]  (0 ns)
	'select' operation ('output_stream_element_GX.data.V') [146]  (4.42 ns)
	'select' operation ('output_stream_element_GX.data.V', src/gradient_generator.cpp:78) [194]  (1.25 ns)
	axis write on port 'stream_out_GX_V_data_V' [203]  (0 ns)

 <State 15>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
