INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Academic stuff/MSIS Github/Programming-practice/ACA Verilog/SR flip flop/sr_ff/sr_ff.srcs/sim_1/new/sr_ff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_ff_tb
