# riscv-chipyard-processor-simulation
This repo documents Chipyard-based simulations of RISC-V Sodor processors (1/2/3/5-stage and U-Code) and analyzes their CPI, instruction mix, and bypassing effects using standard benchmarks
