{
   "ActiveEmotionalView":"Color Code + Grouping and No Loops",
   "Color Code + Grouping and No Loops_ExpandedHierarchyInLayout":"",
   "Color Code + Grouping and No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 13 -x 4580 -y 280 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 13 -x 4580 -y 820 -defaultsOSRD
preplace port port-id_o_SPI_Clk_0 -pg 1 -lvl 13 -x 4580 -y 1090 -defaultsOSRD
preplace port port-id_o_SPI_CS_0 -pg 1 -lvl 13 -x 4580 -y 1130 -defaultsOSRD
preplace port port-id_i_Mode_0 -pg 1 -lvl 0 -x 0 -y 1250 -defaultsOSRD
preplace port port-id_i_Trigger_0 -pg 1 -lvl 0 -x 0 -y 1390 -defaultsOSRD
preplace port port-id_i_Switch_0 -pg 1 -lvl 0 -x 0 -y 1410 -defaultsOSRD
preplace port port-id_i_Port_0 -pg 1 -lvl 0 -x 0 -y 1430 -defaultsOSRD
preplace port port-id_o_SPI_MOSI_0 -pg 1 -lvl 13 -x 4580 -y 1110 -defaultsOSRD
preplace port port-id_i_SPI_MISO_0 -pg 1 -lvl 0 -x 0 -y 1110 -defaultsOSRD
preplace portBus o_LED_0 -pg 1 -lvl 13 -x 4580 -y 1150 -defaultsOSRD
preplace portBus i_CMOS_Data_0 -pg 1 -lvl 0 -x 0 -y 1140 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 5 -x 1630 -y 470 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 97 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 77 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 123 117 124 118 125 119 126 120 127 121 128 122} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 200R -pinDir M02_AXI right -pinY M02_AXI 240R -pinDir M03_AXI right -pinY M03_AXI 220R -pinDir ACLK left -pinY ACLK 140L -pinDir ARESETN left -pinY ARESETN 20L -pinDir S00_ACLK left -pinY S00_ACLK 160L -pinDir S00_ARESETN left -pinY S00_ARESETN 40L -pinDir M00_ACLK left -pinY M00_ACLK 180L -pinDir M00_ARESETN left -pinY M00_ARESETN 60L -pinDir M01_ACLK left -pinY M01_ACLK 200L -pinDir M01_ARESETN left -pinY M01_ARESETN 80L -pinDir M02_ACLK left -pinY M02_ACLK 220L -pinDir M02_ARESETN left -pinY M02_ARESETN 100L -pinDir M03_ACLK left -pinY M03_ACLK 240L -pinDir M03_ARESETN left -pinY M03_ARESETN 120L
preplace inst axi_mem_intercon -pg 1 -lvl 3 -x 790 -y 280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 71 68 72 69 73 70} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir ACLK left -pinY ACLK 80L -pinDir ARESETN left -pinY ARESETN 20L -pinDir S00_ACLK left -pinY S00_ACLK 100L -pinDir S00_ARESETN left -pinY S00_ARESETN 40L -pinDir M00_ACLK left -pinY M00_ACLK 120L -pinDir M00_ARESETN left -pinY M00_ARESETN 60L
preplace inst PL_IO_TriggerCtrl_v1_0 -pg 1 -lvl 6 -x 2090 -y 1330 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 22 24 25 23 20 21} -defaultsOSRD -pinDir s00_axi left -pinY s00_axi 0L -pinDir i_Trigger left -pinY i_Trigger 60L -pinDir i_Switch left -pinY i_Switch 80L -pinDir i_Port left -pinY i_Port 100L -pinDir o_Trigger right -pinY o_Trigger 0R -pinDir s00_axi_aclk left -pinY s00_axi_aclk 20L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 40L
preplace inst xlconstant_0 -pg 1 -lvl 5 -x 1630 -y 1190 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst PL_SPI_ADC_MasterStr_0 -pg 1 -lvl 6 -x 2090 -y 1050 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 28 35 29 33 36 37 27 34 26 38 31 32 30 39} -defaultsOSRD -pinDir m00_axis right -pinY m00_axis 0R -pinDir s00_axi left -pinY s00_axi 0L -pinDir o_SPI_Clk right -pinY o_SPI_Clk 40R -pinDir i_SPI_MISO left -pinY i_SPI_MISO 100L -pinDir o_SPI_MOSI right -pinY o_SPI_MOSI 60R -pinDir o_SPI_CS right -pinY o_SPI_CS 80R -pinBusDir i_CMOS_Data left -pinBusY i_CMOS_Data 120L -pinDir i_ADC_Work left -pinY i_ADC_Work 140L -pinDir i_CMOS_Clk left -pinY i_CMOS_Clk 20L -pinBusDir o_LED right -pinBusY o_LED 100R -pinDir i_Trigger right -pinY i_Trigger 20R -pinDir i_Mode left -pinY i_Mode 160L -pinDir s00_axi_aclk left -pinY s00_axi_aclk 60L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 80L -pinDir m00_axis_aclk left -pinY m00_axis_aclk 40L -pinDir m00_axis_aresetn left -pinY m00_axis_aresetn 180L
preplace inst axi_gpio_0 -pg 1 -lvl 6 -x 2090 -y 850 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 40R -pinDir GPIO.gpio_io_i right -pinY GPIO.gpio_io_i 60R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L -pinDir ip2intc_irpt left -pinY ip2intc_irpt 60L
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 120 -y 120 -swap {2 4 1 3 0} -defaultsOSRD -pinDir resetn right -pinY resetn 40R -pinDir clk_in1 right -pinY clk_in1 140R -pinDir clk_out1 right -pinY clk_out1 20R -pinDir clk_out2 right -pinY clk_out2 80R -pinDir locked right -pinY locked 0R
preplace inst processing_system7_0 -pg 1 -lvl 4 -x 1210 -y 280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 34 17 18 19 20 21 22 16 24 25 26 23 28 29 30 31 32 33 27 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116} -defaultsOSRD -pinDir DDR right -pinY DDR 0R -pinDir FIXED_IO right -pinY FIXED_IO 510R -pinDir USBIND_0 right -pinY USBIND_0 20R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 40R -pinDir M_AXI_GP0 right -pinY M_AXI_GP0 190R -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 0L -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 20L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 40L -pinBusDir IRQ_F2P right -pinBusY IRQ_F2P 630R -pinDir FCLK_CLK0 right -pinY FCLK_CLK0 650R -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 60L
preplace inst rst_ps7_0_100M -pg 1 -lvl 4 -x 1210 -y 60 -swap {3 4 1 2 0 5 6 7 8 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 60L -pinDir ext_reset_in left -pinY ext_reset_in 80L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 0L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst rst_ps7_0_150M -pg 1 -lvl 2 -x 420 -y 120 -swap {4 2 1 3 0 5 6 7 8 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 80L -pinDir ext_reset_in left -pinY ext_reset_in 40L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 0L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst FDRE_0 -pg 1 -lvl 7 -x 2350 -y 1210 -defaultsOSRD -pinDir op left -pinY op 0L -pinDir res right -pinY res 0R
preplace inst system_ila_1 -pg 1 -lvl 12 -x 4460 -y 340 -swap {15 1 2 3 4 10 6 7 8 9 5 11 12 13 14 0 16 17 18 19 20 21 22 23 24 25 26 29 31 30 28 32 33 27} -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 220L -pinDir SLOT_1_AXIS left -pinY SLOT_1_AXIS 60L -pinDir SLOT_2_AXIS left -pinY SLOT_2_AXIS 20L -pinDir SLOT_3_AXIS left -pinY SLOT_3_AXIS 0L -pinDir SLOT_4_AXIS left -pinY SLOT_4_AXIS 240L -pinDir clk left -pinY clk 260L -pinBusDir probe0 left -pinBusY probe0 280L -pinBusDir probe1 left -pinBusY probe1 340L -pinBusDir probe2 left -pinBusY probe2 380L -pinBusDir probe3 left -pinBusY probe3 360L -pinBusDir probe4 left -pinBusY probe4 320L -pinBusDir probe5 left -pinBusY probe5 400L -pinBusDir probe6 left -pinBusY probe6 420L -pinDir resetn left -pinY resetn 300L
preplace inst FIFO -pg 1 -lvl 8 -x 2670 -y 650 -swap {3 1 8 2 4 5 7 6 0} -defaultsOSRD -pinDir rst left -pinY rst 60L -pinDir rd_clk left -pinY rd_clk 20L -pinBusDir i_CMOS_Data_0 left -pinBusY i_CMOS_Data_0 80L -pinDir wr_en left -pinY wr_en 40L -pinDir rd_en right -pinY rd_en 0R -pinBusDir dout right -pinBusY dout 20R -pinDir empty right -pinY empty 80R -pinDir valid right -pinY valid 40R -pinDir wr_clk left -pinY wr_clk 0L
preplace inst axis_subset_converter_0 -pg 1 -lvl 9 -x 3130 -y 560 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir S_AXIS.s_axis_tdata left -pinY S_AXIS.s_axis_tdata 20L -pinDir S_AXIS.s_axis_tready left -pinY S_AXIS.s_axis_tready 40L -pinDir S_AXIS.s_axis_tvalid left -pinY S_AXIS.s_axis_tvalid 60L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir aclk left -pinY aclk 80L -pinDir aresetn left -pinY aresetn 100L
preplace inst PL_VICFAR_AXIS_0 -pg 1 -lvl 11 -x 4040 -y 400 -defaultsOSRD -pinDir s_axis_vicfar_im left -pinY s_axis_vicfar_im 0L -pinDir s_axis_vicfar_re left -pinY s_axis_vicfar_re 20L -pinDir m_axis_vicfar_det right -pinY m_axis_vicfar_det 0R -pinDir m_axis_vicfar_thd right -pinY m_axis_vicfar_thd 20R -pinBusDir aresetin left -pinBusY aresetin 40L -pinBusDir aresetin_i_vicfar_im left -pinBusY aresetin_i_vicfar_im 60L -pinBusDir aresetin_i_vicfar_re left -pinBusY aresetin_i_vicfar_re 80L -pinDir clk left -pinY clk 100L
preplace inst mft_overlap_add_0 -pg 1 -lvl 10 -x 3570 -y 400 -defaultsOSRD -pinDir i_mf left -pinY i_mf 10L -pinDir o_mf_im right -pinY o_mf_im 0R -pinDir o_mf_re right -pinY o_mf_re 20R -pinBusDir aresetin left -pinBusY aresetin 30L -pinDir clk left -pinY clk 50L
preplace netloc FDRE_0_res 1 7 5 2500 780 2910J 720 NJ 720 NJ 720 4280J
preplace netloc PL_IO_TriggerCtrl_v1_0_o_Trigger 1 6 6 2240 1270 2520 800 NJ 800 NJ 800 NJ 800 4360J
preplace netloc PL_SPI_ADC_MasterStr_0_o_LED 1 6 7 NJ 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 NJ
preplace netloc PL_SPI_ADC_MasterStr_0_o_SPI_CS 1 6 7 NJ 1130 NJ 1130 NJ 1130 NJ 1130 NJ 1130 NJ 1130 NJ
preplace netloc PL_SPI_ADC_MasterStr_0_o_SPI_Clk 1 6 7 NJ 1090 NJ 1090 NJ 1090 NJ 1090 NJ 1090 NJ 1090 NJ
preplace netloc PL_SPI_ADC_MasterStr_0_o_SPI_MOSI 1 6 7 NJ 1110 NJ 1110 NJ 1110 NJ 1110 NJ 1110 NJ 1110 NJ
preplace netloc axi_dma_0_s_axis_s2mm_tready 1 8 4 2850 500 3320J 600 3740J 660 N
preplace netloc axi_gpio_0_ip2intc_irpt 1 4 2 N 910 NJ
preplace netloc clk_wiz_0_clk_out2 1 1 11 210 280 640 220 940 220 1460J 770 1940 770 NJ 770 2480 590 2830 460 3400 540 3760 320 4300J
preplace netloc clk_wiz_0_locked 1 1 3 230 60 NJ 60 N
preplace netloc fifo_generator_0_dout 1 8 4 2870 740 NJ 740 NJ 740 4300
preplace netloc fifo_generator_0_empty 1 8 4 2830J 760 NJ 760 NJ 760 4320
preplace netloc fifo_generator_0_valid 1 8 4 2930 780 NJ 780 NJ 780 4340
preplace netloc i_CMOS_Data_0_1 1 0 12 NJ 1140 NJ 1140 NJ 1140 NJ 1140 1460J 1130 1800 970 NJ 970 2460 480 NJ 480 3360J 580 3760J 600 4280J
preplace netloc i_Mode_0_1 1 0 6 NJ 1250 NJ 1250 NJ 1250 NJ 1250 NJ 1250 1940J
preplace netloc i_Port_0_1 1 0 6 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ
preplace netloc i_SPI_MISO_0_1 1 0 6 NJ 1110 NJ 1110 NJ 1110 NJ 1110 NJ 1110 1820J
preplace netloc i_Switch_0_1 1 0 6 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ
preplace netloc i_Trigger_0_1 1 0 6 NJ 1390 NJ 1390 NJ 1390 NJ 1390 NJ 1390 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 1 5 NJ 260 620J 200 980 200 1440 870 1860
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 3 230 460 NJ 460 960
preplace netloc rst_ps7_0_100M1_peripheral_aresetn 1 2 10 600 1270 NJ 1270 NJ 1270 1880 990 NJ 990 NJ 990 2890 440 3380 520 3800 640 NJ
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 4 2 1480 890 1840
preplace netloc xlconstant_0_dout 1 5 1 NJ 1190
preplace netloc PL_VICFAR_AXIS_0_m_axis_vicfar_det 1 11 1 N 400
preplace netloc axi_mem_intercon_M00_AXI 1 3 1 N 280
preplace netloc axis_subset_converter_0_M_AXIS 1 9 3 3340 560 NJ 560 NJ
preplace netloc mft_overlap_add_0_o_mf_im 1 10 2 3780 340 NJ
preplace netloc mft_overlap_add_0_o_mf_re 1 10 2 3780 580 NJ
preplace netloc processing_system7_0_DDR 1 4 9 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ
preplace netloc processing_system7_0_FIXED_IO 1 4 9 NJ 790 NJ 790 NJ 790 2480J 820 NJ 820 NJ 820 NJ 820 NJ 820 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 4 1 N 470
preplace netloc ps7_0_axi_periph_M01_AXI 1 5 1 1920 670n
preplace netloc ps7_0_axi_periph_M02_AXI 1 5 1 1780 710n
preplace netloc ps7_0_axi_periph_M03_AXI 1 5 1 1900 690n
levelinfo -pg 1 0 120 420 790 1210 1630 2090 2350 2670 3130 3570 4040 4460 4580
pagesize -pg 1 -db -bbox -sgen -210 0 4730 1490
",
   "Color Code + Grouping and No Loops_ScaleFactor":"0.385723",
   "Color Code + Grouping and No Loops_TopLeft":"-205,-516",
   "Default View_ScaleFactor":"0.582139",
   "Default View_TopLeft":"-426,-184",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port group_1 -pg 1 -lvl 7 -x 3470 -y 390 -defaultsOSRD
preplace port group_2 -pg 1 -lvl 0 -x -150 -y 320 -defaultsOSRD
preplace port group_3 -pg 1 -lvl 0 -x -150 -y 660 -defaultsOSRD
preplace port group_4 -pg 1 -lvl 7 -x 3470 -y 1070 -defaultsOSRD
preplace port group_5 -pg 1 -lvl 7 -x 3470 -y 130 -defaultsOSRD
preplace port group_6 -pg 1 -lvl 0 -x -150 -y 10 -defaultsOSRD
preplace port group_7 -pg 1 -lvl 7 -x 3470 -y 40 -defaultsOSRD
preplace port group_8 -pg 1 -lvl 7 -x 3470 -y 1230 -defaultsOSRD
preplace port port-id_o_SPI_Clk_0 -pg 1 -lvl 7 -x 3470 -y 340 -defaultsOSRD
preplace port port-id_o_SPI_Clk_1 -pg 1 -lvl 7 -x 3470 -y 1250 -defaultsOSRD
preplace port port-id_o_SPI_Clk_2 -pg 1 -lvl 7 -x 3470 -y 60 -defaultsOSRD
preplace port port-id_o_SPI_Clk_3 -pg 1 -lvl 7 -x 3470 -y 1090 -defaultsOSRD
preplace port port-id_i_SPI_MISO_1 -pg 1 -lvl 0 -x -150 -y 1390 -defaultsOSRD
preplace port port-id_i_SPI_MISO_3 -pg 1 -lvl 0 -x -150 -y 1250 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -x 2130 -y 560 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 42 41 43 44} -defaultsOSRD -pinDir S_AXI_LITE left -pinY S_AXI_LITE 0L -pinDir M_AXI_S2MM right -pinY M_AXI_S2MM 40R -pinDir S_AXIS_S2MM left -pinY S_AXIS_S2MM 20L -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 40L -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 80L -pinDir axi_resetn left -pinY axi_resetn 60L -pinDir s2mm_prmry_reset_out_n right -pinY s2mm_prmry_reset_out_n 60R -pinDir s2mm_introut right -pinY s2mm_introut 80R
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 1470 -y 370 -swap {134 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 154 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 114 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 39 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 56 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 74 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 94 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 0 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 183 175 184 176 185 177 186 178 187 179 188 180 189 181 190 182 191} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 120R -pinDir M00_AXI right -pinY M00_AXI 140R -pinDir M01_AXI right -pinY M01_AXI 100R -pinDir M02_AXI right -pinY M02_AXI 20R -pinDir M03_AXI right -pinY M03_AXI 40R -pinDir M04_AXI right -pinY M04_AXI 60R -pinDir M05_AXI right -pinY M05_AXI 80R -pinDir M06_AXI right -pinY M06_AXI 0R -pinDir ACLK left -pinY ACLK 0L -pinDir ARESETN left -pinY ARESETN 180L -pinDir S00_ACLK left -pinY S00_ACLK 20L -pinDir S00_ARESETN left -pinY S00_ARESETN 200L -pinDir M00_ACLK left -pinY M00_ACLK 40L -pinDir M00_ARESETN left -pinY M00_ARESETN 220L -pinDir M01_ACLK left -pinY M01_ACLK 60L -pinDir M01_ARESETN left -pinY M01_ARESETN 240L -pinDir M02_ACLK left -pinY M02_ACLK 80L -pinDir M02_ARESETN left -pinY M02_ARESETN 260L -pinDir M03_ACLK left -pinY M03_ACLK 100L -pinDir M03_ARESETN left -pinY M03_ARESETN 280L -pinDir M04_ACLK left -pinY M04_ACLK 120L -pinDir M04_ARESETN left -pinY M04_ARESETN 300L -pinDir M05_ACLK left -pinY M05_ACLK 140L -pinDir M05_ARESETN left -pinY M05_ARESETN 320L -pinDir M06_ACLK left -pinY M06_ACLK 160L -pinDir M06_ARESETN left -pinY M06_ARESETN 340L
preplace inst axi_mem_intercon -pg 1 -lvl 5 -x 2540 -y 640 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 40 38 39 37 41} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 40R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 100L -pinDir S00_ACLK left -pinY S00_ACLK 60L -pinDir S00_ARESETN left -pinY S00_ARESETN 80L -pinDir M00_ACLK left -pinY M00_ACLK 40L -pinDir M00_ARESETN left -pinY M00_ARESETN 120L
preplace inst PL_SPI_ADAR_v1_0_0 -pg 1 -lvl 6 -x 3140 -y 1270 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 24 23 22} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinDir s00_axi left -pinY s00_axi 0L -pinDir o_SPI_Clk right -pinY o_SPI_Clk 20R -pinDir i_SPI_MISO left -pinY i_SPI_MISO 60L -pinDir s00_axi_aclk left -pinY s00_axi_aclk 40L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 20L
preplace inst PL_SPI_DDS_v1_0_0 -pg 1 -lvl 6 -x 3140 -y 100 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 25 24 23} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 0L -pinBusDir group_2 right -pinBusY group_2 0R -pinDir s00_axi left -pinY s00_axi 20L -pinDir o_SPI_Clk right -pinY o_SPI_Clk 20R -pinDir o_ADC_Trigger left -pinY o_ADC_Trigger 80L -pinDir s00_axi_aclk left -pinY s00_axi_aclk 60L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 40L
preplace inst PL_SPI_ADF4159_v1_0_0 -pg 1 -lvl 6 -x 3140 -y 1110 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 24 23 22} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinDir s00_axi left -pinY s00_axi 0L -pinDir o_SPI_Clk right -pinY o_SPI_Clk 20R -pinDir i_SPI_MISO left -pinY i_SPI_MISO 60L -pinDir s00_axi_aclk left -pinY s00_axi_aclk 40L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 20L
preplace inst mft_overlap_add_2022_0 -pg 1 -lvl 2 -x 580 -y 1160 -swap {8 1 2 3 0 5 6 7 4 9 10 11 12} -defaultsOSRD -pinDir gateway_in_axis right -pinY gateway_in_axis 40R -pinDir im right -pinY im 0R -pinDir re right -pinY re 20R -pinDir clk left -pinY clk 30L
preplace inst ila_0 -pg 1 -lvl 2 -x 580 -y 1320 -defaultsOSRD -pinDir SLOT_0_AXIS right -pinY SLOT_0_AXIS 0R -pinDir clk left -pinY clk 0L
preplace inst ila_1 -pg 1 -lvl 3 -x 1470 -y 890 -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 10L -pinDir clk left -pinY clk 30L
preplace inst ila_2 -pg 1 -lvl 3 -x 1470 -y 1040 -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 20L -pinDir clk left -pinY clk 40L
preplace inst ila_3 -pg 1 -lvl 4 -x 2130 -y 1000 -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir clk left -pinY clk 20L
preplace inst ila_4 -pg 1 -lvl 4 -x 2130 -y 1310 -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir clk left -pinY clk 20L
preplace inst vicfar_0 -pg 1 -lvl 3 -x 1470 -y 1180 -defaultsOSRD -pinDir i_vicfar_im left -pinY i_vicfar_im 0L -pinDir i_vicfar_re left -pinY i_vicfar_re 20L -pinDir o_vicfar_detection right -pinY o_vicfar_detection 0R -pinDir o_vicfar_threshold right -pinY o_vicfar_threshold 20R -pinDir clk left -pinY clk 40L -pinBusDir o_vicfar_valid right -pinBusY o_vicfar_valid 40R
preplace inst PL_IO_TriggerCtrl_v1_0 -pg 1 -lvl 4 -x 2130 -y 100 -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 0L -pinDir s00_axi left -pinY s00_axi 20L -pinDir o_Trigger right -pinY o_Trigger 60R -pinDir s00_axi_aclk left -pinY s00_axi_aclk 40L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 60L
preplace inst PL_SPI_ADC_MasterStr_0 -pg 1 -lvl 6 -x 3140 -y 360 -swap {35 28 8 3 4 5 6 7 2 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 1 32 0 31 30 29 34 33} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 200L -pinBusDir group_2 right -pinBusY group_2 20R -pinDir m00_axis left -pinY m00_axis 60L -pinDir s00_axi left -pinY s00_axi 20L -pinDir o_SPI_Clk right -pinY o_SPI_Clk 0R -pinDir i_CMOS_Clk left -pinY i_CMOS_Clk 140L -pinDir i_ADC_Work left -pinY i_ADC_Work 0L -pinDir i_Trigger left -pinY i_Trigger 120L -pinDir s00_axi_aclk left -pinY s00_axi_aclk 100L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 80L -pinDir m00_axis_aclk left -pinY m00_axis_aclk 180L -pinDir m00_axis_aresetn left -pinY m00_axis_aresetn 160L
preplace inst axi_gpio_0 -pg 1 -lvl 4 -x 2130 -y 380 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir GPIO right -pinY GPIO 0R -pinDir GPIO.gpio_io_i right -pinY GPIO.gpio_io_i 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L -pinDir ip2intc_irpt right -pinY ip2intc_irpt 40R
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 90 -y 1050 -defaultsOSRD -pinDir clk_in1 right -pinY clk_in1 0R -pinDir clk_out1 right -pinY clk_out1 20R -pinDir clk_out2 right -pinY clk_out2 140R
preplace inst processing_system7_0 -pg 1 -lvl 6 -x 3140 -y 660 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 95 94 96 97} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinDir USBIND_0 right -pinY USBIND_0 20R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 40R -pinDir M_AXI_GP0 left -pinY M_AXI_GP0 0L -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 20L -pinDir TTC0_WAVE0_OUT right -pinY TTC0_WAVE0_OUT 60R -pinDir TTC0_WAVE1_OUT right -pinY TTC0_WAVE1_OUT 80R -pinDir TTC0_WAVE2_OUT right -pinY TTC0_WAVE2_OUT 100R -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 40L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 80L -pinBusDir IRQ_F2P left -pinBusY IRQ_F2P 60L -pinDir FCLK_CLK0 left -pinY FCLK_CLK0 160L -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 180L
preplace inst rst_ps7_0_100M -pg 1 -lvl 2 -x 580 -y 880 -swap {4 5 0 2 3 6 7 8 9 1} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 60L -pinDir ext_reset_in right -pinY ext_reset_in 20R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 100R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 0R
preplace inst rst_ps7_0_100M1 -pg 1 -lvl 4 -x 2130 -y 820 -swap {1 0 2 3 4 6 7 8 9 5} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 20L -pinDir ext_reset_in left -pinY ext_reset_in 0L -pinDir aux_reset_in left -pinY aux_reset_in 40L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 0R
preplace inst mf_fft_overlap_add_0 -pg 1 -lvl 2 -x 580 -y 1440 -defaultsOSRD -pinDir s_axis_mft left -pinY s_axis_mft 0L -pinDir im right -pinY im 0R -pinDir re right -pinY re 20R -pinDir clk left -pinY clk 20L -pinDir clr left -pinY clr 40L
preplace inst VICFAR_1 -pg 1 -lvl 3 -x 1470 -y 1320 -defaultsOSRD -pinDir i_vicfar_im left -pinY i_vicfar_im 0L -pinDir i_vicfar_re left -pinY i_vicfar_re 20L -pinDir o_vicfar_detection right -pinY o_vicfar_detection 0R -pinDir o_vicfar_threshold right -pinY o_vicfar_threshold 20R -pinDir clk left -pinY clk 40L -pinBusDir o_vicfar_valid right -pinBusY o_vicfar_valid 40R
preplace netloc netgroup_1 1 6 1 3450J 390n
preplace netloc netgroup_2 1 0 4 -130J -10 NJ -10 NJ -10 1710
preplace netloc netgroup_3 1 0 6 NJ 660 NJ 660 780J 770 1730J 700 2350J 820 2770
preplace netloc netgroup_4 1 6 1 3430 380n
preplace netloc netgroup_5 1 6 1 3410 130n
preplace netloc netgroup_6 1 0 6 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 2910J
preplace netloc netgroup_7 1 6 1 3370 40n
preplace netloc netgroup_8 1 6 1 3390 1230n
preplace netloc PL_IO_TriggerCtrl_v1_0_o_Trigger 1 4 2 2370 360 2870
preplace netloc PL_SPI_ADAR_v1_0_0_o_SPI_Clk 1 6 1 3430J 1250n
preplace netloc PL_SPI_ADC_MasterStr_0_o_SPI_Clk 1 6 1 3370J 340n
preplace netloc PL_SPI_ADF4159_v1_0_0_o_SPI_Clk 1 6 1 3450J 1090n
preplace netloc PL_SPI_DDS_v1_0_0_o_ADC_Trigger 1 5 1 2910 180n
preplace netloc PL_SPI_DDS_v1_0_0_o_SPI_Clk 1 6 1 3390J 60n
preplace netloc axi_gpio_0_ip2intc_irpt 1 4 2 2370J 440 2730
preplace netloc clk_wiz_0_clk_out1 1 1 5 200 770 760 290 1750 260 2390J 270 2850
preplace netloc clk_wiz_0_clk_out2 1 1 5 240 1250 840 830 1790 720 2370 500 2890
preplace netloc i_SPI_MISO_1_1 1 0 6 NJ 1390 260J 1100 800J 1450 1810J 1240 NJ 1240 2690J
preplace netloc i_SPI_MISO_3_1 1 0 6 NJ 1250 220J 1070 780J 980 1690J 1090 2350J 1100 2690J
preplace netloc processing_system7_0_FCLK_CLK0 1 1 5 180J 750 840J 790 1770J 760 2310J 840 2810J
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 4 820J 810 1830 740 2330J 860 2910J
preplace netloc rst_ps7_0_100M1_peripheral_aresetn 1 4 2 2390 460 2770
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 2 4 800 310 1770 220 NJ 220 2830
preplace netloc PL_SPI_ADC_MasterStr_0_m00_axis 1 2 4 760J 1430 1830J 1390 NJ 1390 2790J
preplace netloc axi_dma_0_M_AXI_S2MM 1 4 1 2350 600n
preplace netloc axi_mem_intercon_M00_AXI 1 5 1 N 680
preplace netloc mft_overlap_add_2022_0_im 1 2 1 880 900n
preplace netloc mft_overlap_add_2022_0_re 1 2 1 860 1060n
preplace netloc processing_system7_0_M_AXI_GP0 1 3 3 1710J 500 2350J 520 2690J
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 1690 510n
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 1830 400n
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 1 1710 120n
preplace netloc ps7_0_axi_periph_M03_AXI 1 3 3 1730 240 NJ 240 2890J
preplace netloc ps7_0_axi_periph_M04_AXI 1 3 3 1790J 300 NJ 300 2710J
preplace netloc ps7_0_axi_periph_M05_AXI 1 3 3 1810J 320 2390J 340 2750J
preplace netloc ps7_0_axi_periph_M06_AXI 1 3 3 1690 30 NJ 30 2890J
preplace netloc vicfar_0_o_vicfar_detection 1 3 1 1710 580n
preplace netloc vicfar_0_o_vicfar_threshold 1 3 1 1710 1200n
levelinfo -pg 1 -150 90 580 1470 2130 2540 3140 3470
pagesize -pg 1 -db -bbox -sgen -300 -180 3610 1570
"
}
{
   "da_axi4_cnt":"9",
   "da_clkrst_cnt":"20",
   "da_ps7_cnt":"1"
}
