

================================================================
== Vitis HLS Report for 'write_gmem_Pipeline_VITIS_LOOP_540_8'
================================================================
* Date:           Tue Oct 18 21:21:25 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.726 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6274|     6274|  62.740 us|  62.740 us|  6274|  6274|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_540_8  |     6272|     6272|         2|          1|          1|  6272|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      36|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|       16|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       16|      81|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_8_fu_58_p2               |         +|   0|  0|  20|          13|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln540_fu_52_p2        |      icmp|   0|  0|  12|          13|          12|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  36|          28|          16|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7                       |   9|          2|   13|         26|
    |i_fu_34                                    |   9|          2|   13|         26|
    |maxp2d_32_activations_window_stream_blk_n  |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      |  45|         10|   29|         58|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_34                  |  13|   0|   13|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                      RTL Ports                     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                              |   in|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_540_8|  return value|
|ap_rst                                              |   in|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_540_8|  return value|
|ap_start                                            |   in|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_540_8|  return value|
|ap_done                                             |  out|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_540_8|  return value|
|ap_idle                                             |  out|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_540_8|  return value|
|ap_ready                                            |  out|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_540_8|  return value|
|maxp2d_32_activations_window_stream_dout            |   in|    4|     ap_fifo|   maxp2d_32_activations_window_stream|       pointer|
|maxp2d_32_activations_window_stream_num_data_valid  |   in|   14|     ap_fifo|   maxp2d_32_activations_window_stream|       pointer|
|maxp2d_32_activations_window_stream_fifo_cap        |   in|   14|     ap_fifo|   maxp2d_32_activations_window_stream|       pointer|
|maxp2d_32_activations_window_stream_empty_n         |   in|    1|     ap_fifo|   maxp2d_32_activations_window_stream|       pointer|
|maxp2d_32_activations_window_stream_read            |  out|    1|     ap_fifo|   maxp2d_32_activations_window_stream|       pointer|
+----------------------------------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %maxp2d_32_activations_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.46ns)   --->   "%store_ln0 = store i13 0, i13 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc70"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_7 = load i13 %i" [forward_prop/src/forward_prop.cpp:540]   --->   Operation 9 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.85ns)   --->   "%icmp_ln540 = icmp_eq  i13 %i_7, i13 6272" [forward_prop/src/forward_prop.cpp:540]   --->   Operation 11 'icmp' 'icmp_ln540' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6272, i64 6272, i64 6272"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.02ns)   --->   "%i_8 = add i13 %i_7, i13 1" [forward_prop/src/forward_prop.cpp:540]   --->   Operation 13 'add' 'i_8' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln540 = br i1 %icmp_ln540, void %for.inc70.split, void %for.inc79.preheader.exitStub" [forward_prop/src/forward_prop.cpp:540]   --->   Operation 14 'br' 'br_ln540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln540 = store i13 %i_8, i13 %i" [forward_prop/src/forward_prop.cpp:540]   --->   Operation 15 'store' 'store_ln540' <Predicate = (!icmp_ln540)> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (icmp_ln540)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.72>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln540 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [forward_prop/src/forward_prop.cpp:540]   --->   Operation 16 'specloopname' 'specloopname_ln540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.72ns)   --->   "%p_0 = read i4 @_ssdm_op_Read.ap_fifo.volatile.i4P0A, i4 %maxp2d_32_activations_window_stream" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 17 'read' 'p_0' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 6272> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln540 = br void %for.inc70" [forward_prop/src/forward_prop.cpp:540]   --->   Operation 18 'br' 'br_ln540' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ maxp2d_32_activations_window_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010]
specinterface_ln0  (specinterface    ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
i_7                (load             ) [ 000]
specpipeline_ln0   (specpipeline     ) [ 000]
icmp_ln540         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
i_8                (add              ) [ 000]
br_ln540           (br               ) [ 000]
store_ln540        (store            ) [ 000]
specloopname_ln540 (specloopname     ) [ 000]
p_0                (read             ) [ 000]
br_ln540           (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="maxp2d_32_activations_window_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxp2d_32_activations_window_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="i_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="p_0_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="4" slack="0"/>
<pin id="40" dir="0" index="1" bw="4" slack="0"/>
<pin id="41" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="44" class="1004" name="store_ln0_store_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="13" slack="0"/>
<pin id="47" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="i_7_load_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="13" slack="0"/>
<pin id="51" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="icmp_ln540_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="13" slack="0"/>
<pin id="54" dir="0" index="1" bw="13" slack="0"/>
<pin id="55" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln540/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_8_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="13" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="store_ln540_store_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="13" slack="0"/>
<pin id="66" dir="0" index="1" bw="13" slack="0"/>
<pin id="67" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln540/1 "/>
</bind>
</comp>

<comp id="69" class="1005" name="i_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="13" slack="0"/>
<pin id="71" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="2" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="32" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="56"><net_src comp="49" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="20" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="49" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="26" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="58" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="34" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="73"><net_src comp="69" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="74"><net_src comp="69" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="75"><net_src comp="69" pin="1"/><net_sink comp="64" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: maxp2d_32_activations_window_stream | {}
 - Input state : 
	Port: write_gmem_Pipeline_VITIS_LOOP_540_8 : maxp2d_32_activations_window_stream | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_7 : 1
		icmp_ln540 : 2
		i_8 : 2
		br_ln540 : 3
		store_ln540 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |     i_8_fu_58    |    0    |    20   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln540_fu_52 |    0    |    12   |
|----------|------------------|---------|---------|
|   read   |  p_0_read_fu_38  |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    32   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+--------+--------+
|        |   FF   |
+--------+--------+
|i_reg_69|   13   |
+--------+--------+
|  Total |   13   |
+--------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   32   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   13   |    -   |
+-----------+--------+--------+
|   Total   |   13   |   32   |
+-----------+--------+--------+
