vivado -mode batch -source tcl/run.tcl

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tcl/run.tcl
# source ./tcl/common.tcl
## source ../common/common.tcl
### if { ![info exists ::env(VIVADO_VERSION) ]} {
###   set ::env(VIVADO_VERSION) "2018.3"
### }
### set_msg_config -id {[Synth 8-3352]}         -new_severity "critical warning"
### set_msg_config -id {[Synth 8-350]}          -new_severity "critical warning"
### set_msg_config -id {[Synth 8-2490]}         -new_severity "warning"
### set_msg_config -id {[Synth 8-2306]}         -new_severity "info"
### set_msg_config -id {[Synth 8-3331]}         -new_severity "critical warning"
### set_msg_config -id {[Synth 8-3332]}         -new_severity "info"
### set_msg_config -id {[Synth 8-2715]}         -new_severity "error"
### set_msg_config -id {[Opt 31-35]}            -new_severity "info"
### set_msg_config -id {[Opt 31-32]}            -new_severity "info"
### set_msg_config -id {[Shape Builder 18-119]} -new_severity "warning"
### set_msg_config -id {[Filemgmt 20-742]}      -new_severity "error"
### set CPUS [exec getconf _NPROCESSORS_ONLN]
### if { ![info exists CPUS] } {
###   set CPUS 4
### }
## if { ![info exists ::env(BOARD) ]} {
##   set ::env(BOARD) "zedboard"
## }
## if { ![info exists ::env(XILINX_PART)] } {
##   if {[string equal $::env(BOARD) "zybo"]} {
##     puts "Running implementation for ZYBO board"
##     set ::env(XILINX_PART) "xc7z010clg400-1"
##   } {
##     set ::env(XILINX_PART) "xc7z020clg484-1"
## 
##     if { ![info exists ::env(XILINX_BOARD)] } {
##       set ::env(XILINX_BOARD) "em.avnet.com:zed:0.9"
##     }
##   }
## }
## if { ![info exists ::env(USE_ZERO_RISCY)] } {
##   set ::env(USE_ZERO_RISCY) 0
## }
## if { ![info exists ::env(RISCY_RV32F)] } {
##   set ::env(RISCY_RV32F) 0
## }
## if { ![info exists ::env(ZERO_RV32M)] } {
##   set ::env(ZERO_RV32M) 0
## }
## if { ![info exists ::env(ZERO_RV32E)] } {
##   set ::env(ZERO_RV32E) 0
## }
## set RTL ../../rtl
## set IPS ../../ips
## set FPGA_IPS ../ips
## set FPGA_RTL ../rtl
## set FPGA_PULPINO ../pulpino
# create_project pulpemu . -part $::env(XILINX_PART)
# if { [info exists ::env(XILINX_BOARD) ] } {
#   set_property board_part $::env(XILINX_BOARD) [current_project]
# }
# source tcl/ps7_bd.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2018.3
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_msg_id "BD_TCL-109" "WARNING" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    # return 1 deliberately ignore this... maybe it will work?
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xc7z020clg484-1
##    set_property BOARD_PART em.avnet.com:zed:part0:0.9 [current_project]
## }
## variable design_name
## set design_name ps7
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD_TCL-3] Currently there is no design <ps7> in project, so creating one...
Wrote  : </home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ps7.bd> 
INFO: [BD_TCL-4] Making design <ps7> as current_bd_design.
## common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "ps7".
## if { $nRet != 0 } {
##    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:axi_crossbar:2.1\
## xilinx.com:ip:axi_gpio:2.0\
## xilinx.com:ip:axi_protocol_converter:2.1\
## xilinx.com:ip:processing_system7:5.5\
## xilinx.com:ip:xlconstant:1.1\
## "
## 
##    set list_ips_missing ""
##    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_crossbar:2.1 xilinx.com:ip:axi_gpio:2.0 xilinx.com:ip:axi_protocol_converter:2.1 xilinx.com:ip:processing_system7:5.5 xilinx.com:ip:xlconstant:1.1  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
##   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
##   set UART_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 UART_0 ]
##   set clking_axi [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 clking_axi ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.FREQ_HZ {50000000} \
##    CONFIG.PROTOCOL {AXI4LITE} \
##    ] $clking_axi
## 
##   # Create ports
##   set SPI0_MISO_I [ create_bd_port -dir I SPI0_MISO_I ]
##   set SPI0_MOSI_I [ create_bd_port -dir I SPI0_MOSI_I ]
##   set SPI0_MOSI_O [ create_bd_port -dir O SPI0_MOSI_O ]
##   set SPI0_SCLK_I [ create_bd_port -dir I SPI0_SCLK_I ]
##   set SPI0_SCLK_O [ create_bd_port -dir O SPI0_SCLK_O ]
##   set SPI0_SS_I [ create_bd_port -dir I SPI0_SS_I ]
##   set SPI0_SS_O [ create_bd_port -dir O SPI0_SS_O ]
##   set fetch_enable [ create_bd_port -dir O -from 31 -to 0 fetch_enable ]
##   set gpio_io_i [ create_bd_port -dir I -from 31 -to 0 gpio_io_i ]
##   set gpio_io_o [ create_bd_port -dir O -from 31 -to 0 gpio_io_o ]
##   set jtag_emu_i [ create_bd_port -dir I -from 31 -to 0 jtag_emu_i ]
##   set jtag_emu_o [ create_bd_port -dir O -from 31 -to 0 jtag_emu_o ]
##   set ps7_clk [ create_bd_port -dir O ps7_clk ]
##   set ps7_rst_n [ create_bd_port -dir O ps7_rst_n ]
## 
##   # Create instance: axi_crossbar_0, and set properties
##   set axi_crossbar_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_crossbar:2.1 axi_crossbar_0 ]
##   set_property -dict [ list \
##    CONFIG.CONNECTIVITY_MODE {SASD} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.NUM_MI {4} \
##    CONFIG.R_REGISTER {0} \
##    CONFIG.S01_BASE_ID {0x00001000} \
##    CONFIG.S02_BASE_ID {0x00002000} \
##    CONFIG.S03_BASE_ID {0x00003000} \
##    CONFIG.S04_BASE_ID {0x00004000} \
##    CONFIG.S05_BASE_ID {0x00005000} \
##    CONFIG.S06_BASE_ID {0x00006000} \
##    CONFIG.S07_BASE_ID {0x00007000} \
##    CONFIG.S08_BASE_ID {0x00008000} \
##    CONFIG.S09_BASE_ID {0x00009000} \
##    CONFIG.S10_BASE_ID {0x0000a000} \
##    CONFIG.S11_BASE_ID {0x0000b000} \
##    CONFIG.S12_BASE_ID {0x0000c000} \
##    CONFIG.S13_BASE_ID {0x0000d000} \
##    CONFIG.S14_BASE_ID {0x0000e000} \
##    CONFIG.S15_BASE_ID {0x0000f000} \
##    CONFIG.STRATEGY {1} \
##  ] $axi_crossbar_0
## 
##   # Create instance: axi_gpio_emu, and set properties
##   set axi_gpio_emu [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_emu ]
## 
##   # Create instance: axi_jtag_emu, and set properties
##   set axi_jtag_emu [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_jtag_emu ]
## 
##   # Create instance: axi_protocol_converter_0, and set properties
##   set axi_protocol_converter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_converter_0 ]
##   set_property -dict [ list \
##    CONFIG.TRANSLATION_MODE {0} \
##  ] $axi_protocol_converter_0
## 
##   # Create instance: axi_protocol_converter_1, and set properties
##   set axi_protocol_converter_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_converter_1 ]
##   set_property -dict [ list \
##    CONFIG.MI_PROTOCOL {AXI4} \
##    CONFIG.SI_PROTOCOL {AXI3} \
##  ] $axi_protocol_converter_1
## 
##   # Create instance: axi_protocol_converter_2, and set properties
##   set axi_protocol_converter_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_converter_2 ]
## 
##   # Create instance: axi_protocol_converter_3, and set properties
##   set axi_protocol_converter_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_converter_3 ]
##   set_property -dict [ list \
##    CONFIG.TRANSLATION_MODE {0} \
##  ] $axi_protocol_converter_3
## 
##   # Create instance: axi_protocol_converter_4, and set properties
##   set axi_protocol_converter_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_converter_4 ]
##   set_property -dict [ list \
##    CONFIG.TRANSLATION_MODE {0} \
##  ] $axi_protocol_converter_4
## 
##   # Create instance: axi_pulp_control, and set properties
##   set axi_pulp_control [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_pulp_control ]
##   set_property -dict [ list \
##    CONFIG.C_ALL_INPUTS {0} \
##    CONFIG.C_ALL_OUTPUTS {1} \
##    CONFIG.C_IS_DUAL {0} \
##  ] $axi_pulp_control
## 
##   # Create instance: processing_system7_0, and set properties
##   set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
## 
##   if {[string equal $::env(BOARD) "zybo"]} {
##       set_property -dict [ list CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50} \
##        CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} \
##        CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
##        CONFIG.PCW_SD0_GRP_WP_IO {EMIO} \
##        CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {1} \
##        CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
##        CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
##        CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525} \
##        CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K128M16 JT-125} \
##        CONFIG.PCW_USE_S_AXI_HP0 {0} \
##        CONFIG.preset {ZedBoard} \
##     ] $processing_system7_0
##   } else {
##      set_property -dict [ list \
##       CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} \
##       CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
##       CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {1} \
##       CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
##       CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
##       CONFIG.PCW_USE_S_AXI_HP0 {0} \
##       CONFIG.PCW_SD0_GRP_WP_IO {EMIO} \
##       CONFIG.preset {ZedBoard} \
##     ] $processing_system7_0
## 
##   }
##   # Create instance: xlconstant_0, and set properties
##   set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
##   set_property -dict [ list \
##    CONFIG.CONST_VAL {0} \
##  ] $xlconstant_0
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net axi_crossbar_0_M00_AXI [get_bd_intf_pins axi_crossbar_0/M00_AXI] [get_bd_intf_pins axi_protocol_converter_0/S_AXI]
##   connect_bd_intf_net -intf_net axi_crossbar_0_M01_AXI [get_bd_intf_pins axi_crossbar_0/M01_AXI] [get_bd_intf_pins axi_protocol_converter_2/S_AXI]
##   connect_bd_intf_net -intf_net axi_crossbar_0_M02_AXI [get_bd_intf_pins axi_crossbar_0/M02_AXI] [get_bd_intf_pins axi_protocol_converter_3/S_AXI]
##   connect_bd_intf_net -intf_net axi_crossbar_0_M03_AXI [get_bd_intf_pins axi_crossbar_0/M03_AXI] [get_bd_intf_pins axi_protocol_converter_4/S_AXI]
##   connect_bd_intf_net -intf_net axi_protocol_converter_0_M_AXI [get_bd_intf_pins axi_protocol_converter_0/M_AXI] [get_bd_intf_pins axi_pulp_control/S_AXI]
##   connect_bd_intf_net -intf_net axi_protocol_converter_1_M_AXI [get_bd_intf_pins axi_crossbar_0/S00_AXI] [get_bd_intf_pins axi_protocol_converter_1/M_AXI]
##   connect_bd_intf_net -intf_net axi_protocol_converter_2_M_AXI [get_bd_intf_ports clking_axi] [get_bd_intf_pins axi_protocol_converter_2/M_AXI]
##   connect_bd_intf_net -intf_net axi_protocol_converter_3_M_AXI [get_bd_intf_pins axi_jtag_emu/S_AXI] [get_bd_intf_pins axi_protocol_converter_3/M_AXI]
##   connect_bd_intf_net -intf_net axi_protocol_converter_4_M_AXI [get_bd_intf_pins axi_gpio_emu/S_AXI] [get_bd_intf_pins axi_protocol_converter_4/M_AXI]
##   connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
##   connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
##   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins axi_protocol_converter_1/S_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
##   connect_bd_intf_net -intf_net processing_system7_0_UART_0 [get_bd_intf_ports UART_0] [get_bd_intf_pins processing_system7_0/UART_0]
## 
##   # Create port connections
##   connect_bd_net -net SPI0_MISO_I_1 [get_bd_ports SPI0_MISO_I] [get_bd_pins processing_system7_0/SPI0_MISO_I]
##   connect_bd_net -net SPI0_MOSI_I_1 [get_bd_ports SPI0_MOSI_I] [get_bd_pins processing_system7_0/SPI0_MOSI_I]
##   connect_bd_net -net SPI0_SCLK_I_1 [get_bd_ports SPI0_SCLK_I] [get_bd_pins processing_system7_0/SPI0_SCLK_I]
##   connect_bd_net -net SPI0_SS_I_1 [get_bd_ports SPI0_SS_I] [get_bd_pins processing_system7_0/SPI0_SS_I]
##   connect_bd_net -net axi_gpio_emu_gpio_io_o [get_bd_ports gpio_io_o] [get_bd_pins axi_gpio_emu/gpio_io_o]
##   connect_bd_net -net axi_jtag_emu_gpio_io_o [get_bd_ports jtag_emu_o] [get_bd_pins axi_jtag_emu/gpio_io_o]
##   connect_bd_net -net axi_pulp_control_gpio_io_o [get_bd_ports fetch_enable] [get_bd_pins axi_pulp_control/gpio_io_o]
##   connect_bd_net -net gpio_io_i_1 [get_bd_ports jtag_emu_i] [get_bd_pins axi_jtag_emu/gpio_io_i]
##   connect_bd_net -net gpio_io_i_2 [get_bd_ports gpio_io_i] [get_bd_pins axi_gpio_emu/gpio_io_i]
##   connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_ports ps7_clk] [get_bd_pins axi_crossbar_0/aclk] [get_bd_pins axi_gpio_emu/s_axi_aclk] [get_bd_pins axi_jtag_emu/s_axi_aclk] [get_bd_pins axi_protocol_converter_0/aclk] [get_bd_pins axi_protocol_converter_1/aclk] [get_bd_pins axi_protocol_converter_2/aclk] [get_bd_pins axi_protocol_converter_3/aclk] [get_bd_pins axi_protocol_converter_4/aclk] [get_bd_pins axi_pulp_control/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
##   connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_ports ps7_rst_n] [get_bd_pins axi_crossbar_0/aresetn] [get_bd_pins axi_gpio_emu/s_axi_aresetn] [get_bd_pins axi_jtag_emu/s_axi_aresetn] [get_bd_pins axi_protocol_converter_0/aresetn] [get_bd_pins axi_protocol_converter_1/aresetn] [get_bd_pins axi_protocol_converter_2/aresetn] [get_bd_pins axi_protocol_converter_3/aresetn] [get_bd_pins axi_protocol_converter_4/aresetn] [get_bd_pins axi_pulp_control/s_axi_aresetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
##   connect_bd_net -net processing_system7_0_SPI0_MOSI_O [get_bd_ports SPI0_MOSI_O] [get_bd_pins processing_system7_0/SPI0_MOSI_O]
##   connect_bd_net -net processing_system7_0_SPI0_SCLK_O [get_bd_ports SPI0_SCLK_O] [get_bd_pins processing_system7_0/SPI0_SCLK_O]
##   connect_bd_net -net processing_system7_0_SPI0_SS_O [get_bd_ports SPI0_SS_O] [get_bd_pins processing_system7_0/SPI0_SS_O]
##   connect_bd_net -net xlconstant_0_dout [get_bd_pins processing_system7_0/SDIO0_WP] [get_bd_pins xlconstant_0/dout]
## 
##   # Create address segments
##   create_bd_addr_seg -range 0x00010000 -offset 0x51030000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_gpio_emu/S_AXI/Reg] SEG_axi_gpio_emu_Reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x51020000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_jtag_emu/S_AXI/Reg] SEG_axi_jtag_emu_Reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x51000000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_pulp_control/S_AXI/Reg] SEG_axi_pulp_control_Reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x51010000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs clking_axi/Reg] SEG_clking_axi_Reg
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   validate_bd_design
##   save_bd_design
## }
## create_root_design ""
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/SPI0_MISO_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/SPI0_MOSI_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/SPI0_SCLK_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/SPI0_SS_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_emu/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_jtag_emu/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_pulp_control/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_jtag_emu/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_emu/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/SPI0_MOSI_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/SPI0_SCLK_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/SPI0_SS_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/SDIO0_WP is being overridden by the user. This pin will not be connected as a part of interface connection SDIO_0
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_crossbar_0/aresetn (associated clock /axi_crossbar_0/aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_gpio_emu/s_axi_aresetn (associated clock /axi_gpio_emu/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_jtag_emu/s_axi_aresetn (associated clock /axi_jtag_emu/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_protocol_converter_0/aresetn (associated clock /axi_protocol_converter_0/aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_protocol_converter_1/aresetn (associated clock /axi_protocol_converter_1/aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_protocol_converter_2/aresetn (associated clock /axi_protocol_converter_2/aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_protocol_converter_3/aresetn (associated clock /axi_protocol_converter_3/aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_protocol_converter_4/aresetn (associated clock /axi_protocol_converter_4/aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_pulp_control/s_axi_aresetn (associated clock /axi_pulp_control/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
Wrote  : </home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ps7.bd> 
# validate_bd_design
INFO: [BD 5-320] Validate design is not run, since the design is already validated.
# generate_target all [get_files ./pulpemu.srcs/sources_1/bd/ps7/ps7.bd]
INFO: [BD 41-1662] The design 'ps7.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/synth/ps7.v
VHDL Output written to : /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/sim/ps7.v
VHDL Output written to : /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/hdl/ps7_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_crossbar_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_emu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_jtag_emu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_0_0/ps7_axi_protocol_converter_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_converter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_1_0/ps7_axi_protocol_converter_1_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_converter_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_2_0/ps7_axi_protocol_converter_2_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_converter_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_3_0/ps7_axi_protocol_converter_3_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_converter_3 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_4_0/ps7_axi_protocol_converter_4_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_converter_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pulp_control .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/hw_handoff/ps7.hwh
Generated Block Design Tcl file /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/hw_handoff/ps7_bd.tcl
Generated Hardware Definition File /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/synth/ps7.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1630.930 ; gain = 115.164 ; free physical = 10186 ; free virtual = 43995
# make_wrapper -files [get_files ./pulpemu.srcs/sources_1/bd/ps7/ps7.bd] -top
# add_files -norecurse ./pulpemu.srcs/sources_1/bd/ps7/hdl/ps7_wrapper.v
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# add_files -norecurse ../rtl/clk_rst_gen.v
# add_files -norecurse ../rtl/pulpemu_top.v
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# if { $::env(USE_ZERO_RISCY)==0 & $::env(RISCY_RV32F)==1 } {
#     add_files -norecurse ../pulpino/pulpino.edn \
# 	../pulpino/pulpino_stub.v \
# 	../ips/xilinx_fp_fma/ip/xilinx_fp_fma_stub.vhdl \
# 	../ips/xilinx_fp_fma/ip/xilinx_fp_fma_stub.v \
# 	../pulpino/xilinx_fp_fma_floating_point_v7_1_viv.edn \
# 	../pulpino/xilinx_fp_fma_mult_gen_v12_0_viv.edn \
# 	../ips/xilinx_clock_manager/ip/xilinx_clock_manager.dcp
# } else {
#     add_files -norecurse ../pulpino/pulpino.edn \
# 	../pulpino/pulpino_stub.v \
# 	../ips/xilinx_clock_manager/ip/xilinx_clock_manager.dcp
# }
CRITICAL WARNING: [Project 1-863] The design checkpoint file ../ips/xilinx_clock_manager/ip/xilinx_clock_manager.dcp was generated for a block design or an IP or BD by an out of context synthesis run and should not directly be used as a source in a Vivado flow to refer to an IP source.  As of 2017.1, the DCP from OOC runs will not contain XDC timing constraints because these are expected to be referred to by the IP .xci or .xcix file source. DCP files prior to 2017.1 will contain incorrect constraints because they were generated with default OOC clock period which will not likely match your top level clock constraints when used in the full design context. 
 
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# get_property source_mgmt_mode [current_project]
# set_property source_mgmt_mode DisplayOnly [current_project]
# get_property source_mgmt_mode [current_project]
# set_property strategy Flow_AreaOptimized_High [get_runs synth_1]
# launch_runs synth_1 -jobs $CPUS
[Tue Feb 27 20:33:38 2024] Launched ps7_axi_protocol_converter_1_0_synth_1, ps7_axi_protocol_converter_4_0_synth_1, ps7_axi_pulp_control_0_synth_1, ps7_processing_system7_0_0_synth_1, ps7_axi_protocol_converter_3_0_synth_1, ps7_axi_protocol_converter_2_0_synth_1, ps7_axi_crossbar_0_0_synth_1, ps7_axi_gpio_emu_0_synth_1, ps7_axi_jtag_emu_0_synth_1, ps7_axi_protocol_converter_0_0_synth_1...
Run output will be captured here:
ps7_axi_protocol_converter_1_0_synth_1: /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/ps7_axi_protocol_converter_1_0_synth_1/runme.log
ps7_axi_protocol_converter_4_0_synth_1: /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/ps7_axi_protocol_converter_4_0_synth_1/runme.log
ps7_axi_pulp_control_0_synth_1: /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/ps7_axi_pulp_control_0_synth_1/runme.log
ps7_processing_system7_0_0_synth_1: /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/ps7_processing_system7_0_0_synth_1/runme.log
ps7_axi_protocol_converter_3_0_synth_1: /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/ps7_axi_protocol_converter_3_0_synth_1/runme.log
ps7_axi_protocol_converter_2_0_synth_1: /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/ps7_axi_protocol_converter_2_0_synth_1/runme.log
ps7_axi_crossbar_0_0_synth_1: /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/ps7_axi_crossbar_0_0_synth_1/runme.log
ps7_axi_gpio_emu_0_synth_1: /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/ps7_axi_gpio_emu_0_synth_1/runme.log
ps7_axi_jtag_emu_0_synth_1: /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/ps7_axi_jtag_emu_0_synth_1/runme.log
ps7_axi_protocol_converter_0_0_synth_1: /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/ps7_axi_protocol_converter_0_0_synth_1/runme.log
[Tue Feb 27 20:33:39 2024] Launched synth_1...
Run output will be captured here: /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/runme.log
# wait_on_run synth_1
[Tue Feb 27 20:33:39 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log pulpemu_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pulpemu_top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pulpemu_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/binh/Downloads/vivado-2018.3/Vivado/2018.3/data/ip'.
Command: synth_design -top pulpemu_top -part xc7z020clg484-1 -directive AreaOptimized_high -control_set_opt_threshold 1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 65801 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1436.805 ; gain = 80.023 ; free physical = 9791 ; free virtual = 43600
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pulpemu_top' [/home/binh/work/pulpino-binh/fpga/rtl/pulpemu_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'ps7_wrapper' [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/hdl/ps7_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ps7' [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/synth/ps7.v:13]
INFO: [Synth 8-6157] synthesizing module 'ps7_axi_crossbar_0_0' [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/.Xil/Vivado-65796-binh-GF63/realtime/ps7_axi_crossbar_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ps7_axi_crossbar_0_0' (1#1) [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/.Xil/Vivado-65796-binh-GF63/realtime/ps7_axi_crossbar_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ps7_axi_gpio_emu_0' [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/.Xil/Vivado-65796-binh-GF63/realtime/ps7_axi_gpio_emu_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ps7_axi_gpio_emu_0' (2#1) [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/.Xil/Vivado-65796-binh-GF63/realtime/ps7_axi_gpio_emu_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_gpio_emu' of module 'ps7_axi_gpio_emu_0' requires 22 connections, but only 21 given [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/synth/ps7.v:561]
INFO: [Synth 8-6157] synthesizing module 'ps7_axi_jtag_emu_0' [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/.Xil/Vivado-65796-binh-GF63/realtime/ps7_axi_jtag_emu_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ps7_axi_jtag_emu_0' (3#1) [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/.Xil/Vivado-65796-binh-GF63/realtime/ps7_axi_jtag_emu_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_jtag_emu' of module 'ps7_axi_jtag_emu_0' requires 22 connections, but only 21 given [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/synth/ps7.v:583]
INFO: [Synth 8-6157] synthesizing module 'ps7_axi_protocol_converter_0_0' [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/.Xil/Vivado-65796-binh-GF63/realtime/ps7_axi_protocol_converter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ps7_axi_protocol_converter_0_0' (4#1) [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/.Xil/Vivado-65796-binh-GF63/realtime/ps7_axi_protocol_converter_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_protocol_converter_0' of module 'ps7_axi_protocol_converter_0_0' requires 56 connections, but only 54 given [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/synth/ps7.v:605]
INFO: [Synth 8-6157] synthesizing module 'ps7_axi_protocol_converter_1_0' [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/.Xil/Vivado-65796-binh-GF63/realtime/ps7_axi_protocol_converter_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ps7_axi_protocol_converter_1_0' (5#1) [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/.Xil/Vivado-65796-binh-GF63/realtime/ps7_axi_protocol_converter_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_protocol_converter_1' of module 'ps7_axi_protocol_converter_1_0' requires 79 connections, but only 77 given [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/synth/ps7.v:660]
INFO: [Synth 8-6157] synthesizing module 'ps7_axi_protocol_converter_2_0' [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/.Xil/Vivado-65796-binh-GF63/realtime/ps7_axi_protocol_converter_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ps7_axi_protocol_converter_2_0' (6#1) [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/.Xil/Vivado-65796-binh-GF63/realtime/ps7_axi_protocol_converter_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ps7_axi_protocol_converter_3_0' [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/.Xil/Vivado-65796-binh-GF63/realtime/ps7_axi_protocol_converter_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ps7_axi_protocol_converter_3_0' (7#1) [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/.Xil/Vivado-65796-binh-GF63/realtime/ps7_axi_protocol_converter_3_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_protocol_converter_3' of module 'ps7_axi_protocol_converter_3_0' requires 56 connections, but only 54 given [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/synth/ps7.v:795]
INFO: [Synth 8-6157] synthesizing module 'ps7_axi_protocol_converter_4_0' [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/.Xil/Vivado-65796-binh-GF63/realtime/ps7_axi_protocol_converter_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ps7_axi_protocol_converter_4_0' (8#1) [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/.Xil/Vivado-65796-binh-GF63/realtime/ps7_axi_protocol_converter_4_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_protocol_converter_4' of module 'ps7_axi_protocol_converter_4_0' requires 56 connections, but only 54 given [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/synth/ps7.v:850]
INFO: [Synth 8-6157] synthesizing module 'ps7_axi_pulp_control_0' [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/.Xil/Vivado-65796-binh-GF63/realtime/ps7_axi_pulp_control_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ps7_axi_pulp_control_0' (9#1) [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/.Xil/Vivado-65796-binh-GF63/realtime/ps7_axi_pulp_control_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ps7_processing_system7_0_0' [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/.Xil/Vivado-65796-binh-GF63/realtime/ps7_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ps7_processing_system7_0_0' (10#1) [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/.Xil/Vivado-65796-binh-GF63/realtime/ps7_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'ps7_processing_system7_0_0' requires 85 connections, but only 73 given [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/synth/ps7.v:926]
INFO: [Synth 8-6157] synthesizing module 'ps7_xlconstant_0_0' [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_xlconstant_0_0/synth/ps7_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (11#1) [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ps7_xlconstant_0_0' (12#1) [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_xlconstant_0_0/synth/ps7_xlconstant_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'ps7' (13#1) [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/synth/ps7.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ps7_wrapper' (14#1) [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/hdl/ps7_wrapper.v:12]
WARNING: [Synth 8-689] width (11) of port connection 'clking_axi_awaddr' does not match port width (32) of module 'ps7_wrapper' [/home/binh/work/pulpino-binh/fpga/rtl/pulpemu_top.v:283]
WARNING: [Synth 8-689] width (11) of port connection 'clking_axi_araddr' does not match port width (32) of module 'ps7_wrapper' [/home/binh/work/pulpino-binh/fpga/rtl/pulpemu_top.v:294]
INFO: [Synth 8-6157] synthesizing module 'clk_rst_gen' [/home/binh/work/pulpino-binh/fpga/rtl/clk_rst_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'xilinx_clock_manager' [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/.Xil/Vivado-65796-binh-GF63/realtime/xilinx_clock_manager_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_clock_manager' (15#1) [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/.Xil/Vivado-65796-binh-GF63/realtime/xilinx_clock_manager_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_rst_gen' (16#1) [/home/binh/work/pulpino-binh/fpga/rtl/clk_rst_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'pulpino' [/home/binh/work/pulpino-binh/fpga/pulpino/pulpino_stub.v:15]
INFO: [Synth 8-6155] done synthesizing module 'pulpemu_top' (17#1) [/home/binh/work/pulpino-binh/fpga/rtl/pulpemu_top.v:11]
WARNING: [Synth 8-3917] design pulpemu_top has port oled_vbat_o driven by constant 1
WARNING: [Synth 8-3917] design pulpemu_top has port oled_vdd_o driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1482.555 ; gain = 125.773 ; free physical = 9799 ; free virtual = 43609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1482.555 ; gain = 125.773 ; free physical = 9800 ; free virtual = 43611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1482.555 ; gain = 125.773 ; free physical = 9800 ; free virtual = 43611
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/ips/xilinx_clock_manager/ip/xilinx_clock_manager/xilinx_clock_manager_in_context.xdc] for cell 'clk_rst_gen_i/clk_manager_i'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/ips/xilinx_clock_manager/ip/xilinx_clock_manager/xilinx_clock_manager_in_context.xdc] for cell 'clk_rst_gen_i/clk_manager_i'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_crossbar_0_0/ps7_axi_crossbar_0_0/ps7_axi_crossbar_0_0_in_context.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_crossbar_0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_crossbar_0_0/ps7_axi_crossbar_0_0/ps7_axi_crossbar_0_0_in_context.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_crossbar_0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0_in_context.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_gpio_emu'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0_in_context.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_gpio_emu'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_jtag_emu_0/ps7_axi_jtag_emu_0/ps7_axi_gpio_emu_0_in_context.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_jtag_emu'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_jtag_emu_0/ps7_axi_jtag_emu_0/ps7_axi_gpio_emu_0_in_context.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_jtag_emu'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_0_0/ps7_axi_protocol_converter_0_0/ps7_axi_protocol_converter_4_0_in_context.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_0_0/ps7_axi_protocol_converter_0_0/ps7_axi_protocol_converter_4_0_in_context.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_1_0/ps7_axi_protocol_converter_1_0/ps7_axi_protocol_converter_1_0_in_context.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_1'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_1_0/ps7_axi_protocol_converter_1_0/ps7_axi_protocol_converter_1_0_in_context.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_1'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_2_0/ps7_axi_protocol_converter_2_0/ps7_axi_protocol_converter_2_0_in_context.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_2'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_2_0/ps7_axi_protocol_converter_2_0/ps7_axi_protocol_converter_2_0_in_context.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_2'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_3_0/ps7_axi_protocol_converter_3_0/ps7_axi_protocol_converter_4_0_in_context.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_3'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_3_0/ps7_axi_protocol_converter_3_0/ps7_axi_protocol_converter_4_0_in_context.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_3'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_4_0/ps7_axi_protocol_converter_4_0/ps7_axi_protocol_converter_4_0_in_context.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_4'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_4_0/ps7_axi_protocol_converter_4_0/ps7_axi_protocol_converter_4_0_in_context.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_4'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0_in_context.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_pulp_control'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0_in_context.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_pulp_control'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc] for cell 'ps7_wrapper_i/ps7_i/processing_system7_0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc] for cell 'ps7_wrapper_i/ps7_i/processing_system7_0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1822.586 ; gain = 0.000 ; free physical = 9520 ; free virtual = 43330
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1822.586 ; gain = 0.000 ; free physical = 9520 ; free virtual = 43330
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1822.586 ; gain = 0.000 ; free physical = 9520 ; free virtual = 43330
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1822.586 ; gain = 465.805 ; free physical = 9599 ; free virtual = 43409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1822.586 ; gain = 465.805 ; free physical = 9599 ; free virtual = 43409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0/ps7_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property DONT_TOUCH = true for ps7_wrapper_i/ps7_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps7_wrapper_i/ps7_i/axi_crossbar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps7_wrapper_i/ps7_i/axi_gpio_emu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps7_wrapper_i/ps7_i/axi_jtag_emu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps7_wrapper_i/ps7_i/axi_protocol_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps7_wrapper_i/ps7_i/axi_protocol_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps7_wrapper_i/ps7_i/axi_protocol_converter_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps7_wrapper_i/ps7_i/axi_protocol_converter_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps7_wrapper_i/ps7_i/axi_protocol_converter_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps7_wrapper_i/ps7_i/axi_pulp_control. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps7_wrapper_i/ps7_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps7_wrapper_i/ps7_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1822.586 ; gain = 465.805 ; free physical = 9600 ; free virtual = 43410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1822.586 ; gain = 465.805 ; free physical = 9609 ; free virtual = 43413
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pulpemu_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design pulpemu_top has port oled_vbat_o driven by constant 1
WARNING: [Synth 8-3917] design pulpemu_top has port oled_vdd_o driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1822.586 ; gain = 465.805 ; free physical = 9598 ; free virtual = 43403
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_rst_gen_i/clk_manager_i/clk50_i' to pin 'ps7_wrapper_i/ps7_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_rst_gen_i/clk_manager_i/clk_o' to pin 'clk_rst_gen_i/clk_manager_i/bbstub_clk_o/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_rst_gen_i/clk_manager_i/clk50_i' to 'fetch_en_r_reg/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ps7_wrapper_i/ps7_i/processing_system7_0/FCLK_CLK0' to pin 'ps7_wrapper_i/ps7_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1822.586 ; gain = 465.805 ; free physical = 9462 ; free virtual = 43275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1822.586 ; gain = 465.805 ; free physical = 9462 ; free virtual = 43275
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1822.586 ; gain = 465.805 ; free physical = 9461 ; free virtual = 43274
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1822.586 ; gain = 465.805 ; free physical = 9461 ; free virtual = 43274
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1822.586 ; gain = 465.805 ; free physical = 9461 ; free virtual = 43274
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1822.586 ; gain = 465.805 ; free physical = 9461 ; free virtual = 43274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1822.586 ; gain = 465.805 ; free physical = 9461 ; free virtual = 43274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1822.586 ; gain = 465.805 ; free physical = 9461 ; free virtual = 43274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1822.586 ; gain = 465.805 ; free physical = 9463 ; free virtual = 43268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |pulpino                        |         1|
|2     |xilinx_clock_manager           |         1|
|3     |ps7_axi_crossbar_0_0           |         1|
|4     |ps7_axi_gpio_emu_0             |         1|
|5     |ps7_axi_jtag_emu_0             |         1|
|6     |ps7_axi_protocol_converter_0_0 |         1|
|7     |ps7_axi_protocol_converter_1_0 |         1|
|8     |ps7_axi_protocol_converter_2_0 |         1|
|9     |ps7_axi_protocol_converter_3_0 |         1|
|10    |ps7_axi_protocol_converter_4_0 |         1|
|11    |ps7_axi_pulp_control_0         |         1|
|12    |ps7_processing_system7_0_0     |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |ps7_axi_crossbar_0_0           |     1|
|2     |ps7_axi_gpio_emu_0             |     1|
|3     |ps7_axi_jtag_emu_0             |     1|
|4     |ps7_axi_protocol_converter_0_0 |     1|
|5     |ps7_axi_protocol_converter_1_0 |     1|
|6     |ps7_axi_protocol_converter_2_0 |     1|
|7     |ps7_axi_protocol_converter_3_0 |     1|
|8     |ps7_axi_protocol_converter_4_0 |     1|
|9     |ps7_axi_pulp_control_0         |     1|
|10    |ps7_processing_system7_0_0     |     1|
|11    |pulpino_bbox_0                 |     1|
|12    |xilinx_clock_manager           |     1|
|13    |LUT1                           |     2|
|14    |FDCE                           |    12|
|15    |IBUF                           |    17|
|16    |IOBUF                          |     2|
|17    |OBUF                           |    13|
+------+-------------------------------+------+

Report Instance Areas: 
+------+-------------------+-------------------+------+
|      |Instance           |Module             |Cells |
+------+-------------------+-------------------+------+
|1     |top                |                   |  2254|
|2     |  clk_rst_gen_i    |clk_rst_gen        |    43|
|3     |  ps7_wrapper_i    |ps7_wrapper        |  2078|
|4     |    ps7_i          |ps7                |  2076|
|5     |      xlconstant_0 |ps7_xlconstant_0_0 |     0|
+------+-------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1822.586 ; gain = 465.805 ; free physical = 9463 ; free virtual = 43268
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1822.586 ; gain = 125.773 ; free physical = 9521 ; free virtual = 43326
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1822.586 ; gain = 465.805 ; free physical = 9521 ; free virtual = 43326
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [/home/binh/work/pulpino-binh/fpga/pulpino/pulpino.edn]
Finished Parsing EDIF File [/home/binh/work/pulpino-binh/fpga/pulpino/pulpino.edn]
INFO: [Netlist 29-17] Analyzing 1876 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/clk_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/fetch_enable_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, pulpino_wrap_i/gpio_in_IBUF[0]_inst, from the path connected to top-level port: sw_i[0] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/gpio_in_IBUF[10]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/gpio_in_IBUF[11]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/gpio_in_IBUF[12]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/gpio_in_IBUF[13]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/gpio_in_IBUF[14]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/gpio_in_IBUF[15]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, pulpino_wrap_i/gpio_in_IBUF[16]_inst, from the path connected to top-level port: btn_i[0] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, pulpino_wrap_i/gpio_in_IBUF[17]_inst, from the path connected to top-level port: btn_i[1] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, pulpino_wrap_i/gpio_in_IBUF[18]_inst, from the path connected to top-level port: btn_i[2] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, pulpino_wrap_i/gpio_in_IBUF[19]_inst, from the path connected to top-level port: btn_i[3] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, pulpino_wrap_i/gpio_in_IBUF[1]_inst, from the path connected to top-level port: sw_i[1] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, pulpino_wrap_i/gpio_in_IBUF[20]_inst, from the path connected to top-level port: btn_i[4] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/gpio_in_IBUF[21]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/gpio_in_IBUF[22]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/gpio_in_IBUF[23]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/gpio_in_IBUF[24]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/gpio_in_IBUF[25]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/gpio_in_IBUF[26]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/gpio_in_IBUF[27]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/gpio_in_IBUF[28]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/gpio_in_IBUF[29]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, pulpino_wrap_i/gpio_in_IBUF[2]_inst, from the path connected to top-level port: sw_i[2] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/gpio_in_IBUF[30]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/gpio_in_IBUF[31]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, pulpino_wrap_i/gpio_in_IBUF[3]_inst, from the path connected to top-level port: sw_i[3] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, pulpino_wrap_i/gpio_in_IBUF[4]_inst, from the path connected to top-level port: sw_i[4] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, pulpino_wrap_i/gpio_in_IBUF[5]_inst, from the path connected to top-level port: sw_i[5] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, pulpino_wrap_i/gpio_in_IBUF[6]_inst, from the path connected to top-level port: sw_i[6] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, pulpino_wrap_i/gpio_in_IBUF[7]_inst, from the path connected to top-level port: sw_i[7] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/gpio_in_IBUF[8]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/gpio_in_IBUF[9]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/rst_n_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, pulpino_wrap_i/scl_i_IBUF_inst, from the path connected to top-level port: oled_sclk_io 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, pulpino_wrap_i/sda_i_IBUF_inst, from the path connected to top-level port: oled_sdin_io 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/spi_clk_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/spi_cs_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/spi_master_sdi0_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/spi_master_sdi1_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/spi_master_sdi2_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/spi_master_sdi3_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/spi_sdi0_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/spi_sdi1_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/spi_sdi2_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/spi_sdi3_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, pulpino_wrap_i/tck_i_IBUF_inst, from the path connected to top-level port: ext_tck_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, pulpino_wrap_i/tdi_i_IBUF_inst, from the path connected to top-level port: ext_tdi_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, pulpino_wrap_i/tms_i_IBUF_inst, from the path connected to top-level port: ext_tms_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, pulpino_wrap_i/trstn_i_IBUF_inst, from the path connected to top-level port: ext_trstn_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/uart_cts_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/uart_dsr_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pulpino_wrap_i/uart_rx_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/uart_tx_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[15]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[16]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[17]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[18]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[19]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[20]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[21]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[22]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[23]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[24]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[25]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[26]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[27]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[28]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[29]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[30]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[31]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_dir_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/uart_rts_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/uart_dtr_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/tdo_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/spi_sdo3_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/spi_sdo2_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/spi_sdo1_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/spi_sdo0_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/spi_master_csn1_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/spi_master_csn0_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/scl_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/scl_oen_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/spi_mode_o_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/spi_mode_o_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/spi_master_sdo3_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/spi_master_sdo2_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/spi_master_sdo1_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/spi_master_sdo0_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/spi_master_clk_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/sda_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/sda_oen_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/spi_master_mode_o_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/spi_master_mode_o_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/spi_master_csn3_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/spi_master_csn2_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[15]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[16]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[17]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[18]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[19]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[20]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[21]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[22]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[23]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[24]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[25]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[26]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[27]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[28]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[29]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[30]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[31]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. pulpino_wrap_i/gpio_out_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1899.602 ; gain = 0.000 ; free physical = 9418 ; free virtual = 43224
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 156 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1899.602 ; gain = 542.820 ; free physical = 9464 ; free virtual = 43270
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1899.602 ; gain = 0.000 ; free physical = 9464 ; free virtual = 43270
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/synth_1/pulpemu_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1923.613 ; gain = 24.012 ; free physical = 9421 ; free virtual = 43234
INFO: [runtcl-4] Executing : report_utilization -file pulpemu_top_utilization_synth.rpt -pb pulpemu_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 27 20:35:35 2024...
[Tue Feb 27 20:35:35 2024] synth_1 finished
wait_on_run: Time (s): cpu = 00:06:51 ; elapsed = 00:01:56 . Memory (MB): peak = 1863.043 ; gain = 0.000 ; free physical = 10152 ; free virtual = 43962
# open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
CRITICAL WARNING: [Project 1-840] The design checkpoint file '/home/binh/work/pulpino-binh/fpga/ips/xilinx_clock_manager/ip/xilinx_clock_manager.dcp' was generated for an IP by an out of context synthesis run and should not be used directly as a source in a Vivado flow. Constraints and other files related to the IP are only stored in the xci/xcix, not the checkpoint. It is strongly recommended that that the original IP source file (.xci/.xcix) be used.
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/ips/xilinx_clock_manager/ip/xilinx_clock_manager.dcp' for cell 'clk_rst_gen_i/clk_manager_i'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_crossbar_0_0/ps7_axi_crossbar_0_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_crossbar_0'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_gpio_emu'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_jtag_emu_0/ps7_axi_jtag_emu_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_jtag_emu'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_0_0/ps7_axi_protocol_converter_0_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_1_0/ps7_axi_protocol_converter_1_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_2_0/ps7_axi_protocol_converter_2_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_2'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_3_0/ps7_axi_protocol_converter_3_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_3'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_4_0/ps7_axi_protocol_converter_4_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_4'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_pulp_control'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0.dcp' for cell 'ps7_wrapper_i/ps7_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 2085 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_rst_gen_i/clk_manager_i/clk50_i' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_gpio_emu/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_gpio_emu/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_gpio_emu/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_gpio_emu/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_jtag_emu_0/ps7_axi_jtag_emu_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_jtag_emu/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_jtag_emu_0/ps7_axi_jtag_emu_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_jtag_emu/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_jtag_emu_0/ps7_axi_jtag_emu_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_jtag_emu/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_jtag_emu_0/ps7_axi_jtag_emu_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_jtag_emu/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_pulp_control/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_pulp_control/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_pulp_control/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_pulp_control/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0.xdc] for cell 'ps7_wrapper_i/ps7_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0.xdc] for cell 'ps7_wrapper_i/ps7_i/processing_system7_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2227.574 ; gain = 0.000 ; free physical = 9854 ; free virtual = 43671
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2227.574 ; gain = 364.531 ; free physical = 9854 ; free virtual = 43671
# exec mkdir -p reports/
# exec rm -rf reports/*
# check_timing -file reports/synth_check_timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
check_timing: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2548.578 ; gain = 321.004 ; free physical = 9446 ; free virtual = 43263
# report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports/synth_timing_WORST_100.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 100 -delay_type max -sort_by slack.
# report_timing -nworst 1 -delay_type max -sort_by group -file reports/synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by group.
# report_utilization -file reports/synth_utilization.rpt
# report_utilization -hierarchical -file reports/synth_utilization_hier.rpt
# save_constraints
INFO: [Vivado 12-419] Skipping save_design: no new changes to be saved. Use the '-force' option to force a save on the design.
# source tcl/impl.tcl
## source ./tcl/common.tcl
### source ../common/common.tcl
#### if { ![info exists ::env(VIVADO_VERSION) ]} {
####   set ::env(VIVADO_VERSION) "2018.3"
#### }
#### set_msg_config -id {[Synth 8-3352]}         -new_severity "critical warning"
#### set_msg_config -id {[Synth 8-350]}          -new_severity "critical warning"
#### set_msg_config -id {[Synth 8-2490]}         -new_severity "warning"
#### set_msg_config -id {[Synth 8-2306]}         -new_severity "info"
#### set_msg_config -id {[Synth 8-3331]}         -new_severity "critical warning"
#### set_msg_config -id {[Synth 8-3332]}         -new_severity "info"
#### set_msg_config -id {[Synth 8-2715]}         -new_severity "error"
#### set_msg_config -id {[Opt 31-35]}            -new_severity "info"
#### set_msg_config -id {[Opt 31-32]}            -new_severity "info"
#### set_msg_config -id {[Shape Builder 18-119]} -new_severity "warning"
#### set_msg_config -id {[Filemgmt 20-742]}      -new_severity "error"
#### set CPUS [exec getconf _NPROCESSORS_ONLN]
#### if { ![info exists CPUS] } {
####   set CPUS 4
#### }
### if { ![info exists ::env(BOARD) ]} {
###   set ::env(BOARD) "zedboard"
### }
### if { ![info exists ::env(XILINX_PART)] } {
###   if {[string equal $::env(BOARD) "zybo"]} {
###     puts "Running implementation for ZYBO board"
###     set ::env(XILINX_PART) "xc7z010clg400-1"
###   } {
###     set ::env(XILINX_PART) "xc7z020clg484-1"
### 
###     if { ![info exists ::env(XILINX_BOARD)] } {
###       set ::env(XILINX_BOARD) "em.avnet.com:zed:0.9"
###     }
###   }
### }
### if { ![info exists ::env(USE_ZERO_RISCY)] } {
###   set ::env(USE_ZERO_RISCY) 0
### }
### if { ![info exists ::env(RISCY_RV32F)] } {
###   set ::env(RISCY_RV32F) 0
### }
### if { ![info exists ::env(ZERO_RV32M)] } {
###   set ::env(ZERO_RV32M) 0
### }
### if { ![info exists ::env(ZERO_RV32E)] } {
###   set ::env(ZERO_RV32E) 0
### }
### set RTL ../../rtl
### set IPS ../../ips
### set FPGA_IPS ../ips
### set FPGA_RTL ../rtl
### set FPGA_PULPINO ../pulpino
## open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
CRITICAL WARNING: [Project 1-840] The design checkpoint file '/home/binh/work/pulpino-binh/fpga/ips/xilinx_clock_manager/ip/xilinx_clock_manager.dcp' was generated for an IP by an out of context synthesis run and should not be used directly as a source in a Vivado flow. Constraints and other files related to the IP are only stored in the xci/xcix, not the checkpoint. It is strongly recommended that that the original IP source file (.xci/.xcix) be used.
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/ips/xilinx_clock_manager/ip/xilinx_clock_manager.dcp' for cell 'clk_rst_gen_i/clk_manager_i'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_crossbar_0_0/ps7_axi_crossbar_0_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_crossbar_0'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_gpio_emu'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_jtag_emu_0/ps7_axi_jtag_emu_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_jtag_emu'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_0_0/ps7_axi_protocol_converter_0_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_1_0/ps7_axi_protocol_converter_1_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_2_0/ps7_axi_protocol_converter_2_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_2'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_3_0/ps7_axi_protocol_converter_3_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_3'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_4_0/ps7_axi_protocol_converter_4_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_4'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_pulp_control'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0.dcp' for cell 'ps7_wrapper_i/ps7_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 2085 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_rst_gen_i/clk_manager_i/clk50_i' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_gpio_emu/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_gpio_emu/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_gpio_emu/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_gpio_emu/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_jtag_emu_0/ps7_axi_jtag_emu_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_jtag_emu/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_jtag_emu_0/ps7_axi_jtag_emu_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_jtag_emu/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_jtag_emu_0/ps7_axi_jtag_emu_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_jtag_emu/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_jtag_emu_0/ps7_axi_jtag_emu_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_jtag_emu/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_pulp_control/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_pulp_control/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_pulp_control/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_pulp_control/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0.xdc] for cell 'ps7_wrapper_i/ps7_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0.xdc] for cell 'ps7_wrapper_i/ps7_i/processing_system7_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.633 ; gain = 0.000 ; free physical = 9276 ; free virtual = 43094
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

## create_clock -period 50.000 -name clk      [get_nets {pulpino_wrap_i/clk}]
## create_clock -period 40.000 -name spi_sck  [get_nets {pulpino_wrap_i/spi_clk_i}]
## create_clock -period 40.000 -name tck      [get_nets {pulpino_wrap_i/tck_i}]
## set_clock_groups -asynchronous \
##                  -group { clk } \
##                  -group { spi_sck } \
##                  -group { tck }
## if {[string equal $::env(BOARD) "zybo"]} {
##   # ----------------------------------------------------------------------------
##   # ----------------------------------------------------------------------------
##   # zybo
##   # ----------------------------------------------------------------------------
##   # ----------------------------------------------------------------------------
## 
##   # ----------------------------------------------------------------------------
##   # User LEDs
##   # ----------------------------------------------------------------------------
##   set_property PACKAGE_PIN M14     [get_ports {LD_o[0]}]
##   set_property PACKAGE_PIN M15     [get_ports {LD_o[1]}]
##   set_property PACKAGE_PIN G14     [get_ports {LD_o[2]}]
##   set_property PACKAGE_PIN D18     [get_ports {LD_o[3]}]
## 
##   # ----------------------------------------------------------------------------
##   # User Push Buttons
##   # ----------------------------------------------------------------------------
##   set_property PACKAGE_PIN R18 [get_ports     {btn_i[0]}]
##   set_property PACKAGE_PIN P16 [get_ports     {btn_i[1]}]
##   set_property PACKAGE_PIN V16 [get_ports     {btn_i[2]}]
##   set_property PACKAGE_PIN Y16 [get_ports     {btn_i[3]}]
## 
##   # ----------------------------------------------------------------------------
##   # User DIP Switches
##   # ----------------------------------------------------------------------------
##   set_property PACKAGE_PIN G15     [get_ports {sw_i[0]}]
##   set_property PACKAGE_PIN P15     [get_ports {sw_i[1]}]
##   set_property PACKAGE_PIN W13     [get_ports {sw_i[2]}]
##   set_property PACKAGE_PIN T16     [get_ports {sw_i[3]}]
## 
##   set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 34]];
##   set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 35]];
## 
##   # ----------------------------------------------------------------------------
##   # JTAG
##   # ----------------------------------------------------------------------------
##   ##Pmod Header JE
##   #IO_L4P_T0_34
##   set_property PACKAGE_PIN V12     [get_ports {ext_tdi_i}]
##   set_property IOSTANDARD LVCMOS33 [get_ports {ext_tdi_i}]
## 
##   #IO_L18N_T2_34
##   set_property PACKAGE_PIN W16     [get_ports {ext_tms_i}]
##   set_property IOSTANDARD LVCMOS33 [get_ports {ext_tms_i}]
## 
##   #IO_25_35
##   set_property PACKAGE_PIN J15     [get_ports {ext_tck_i}]
##   set_property IOSTANDARD LVCMOS33 [get_ports {ext_tck_i}]
## 
##   #IO_L19P_T3_35
##   set_property PACKAGE_PIN H15     [get_ports {ext_tdo_o}]
##   set_property IOSTANDARD LVCMOS33 [get_ports {ext_tdo_o}]
## 
##   #IO_L3N_T0_DQS_34
##   set_property PACKAGE_PIN V13     [get_ports {ext_trstn_i}]
##   set_property IOSTANDARD LVCMOS33 [get_ports {ext_trstn_i}]
## 
##   #IO_L9N_T1_DQS_34
##   #set_property PACKAGE_PIN U17     [get_ports {je[5]}]
##   #set_property IOSTANDARD LVCMOS33 [get_ports {je[5]}]
## 
##   #IO_L20P_T3_34
##   #set_property PACKAGE_PIN T17     [get_ports {je[6]}]
##   #set_property IOSTANDARD LVCMOS33 [get_ports {je[6]}]
## 
##   #IO_L7N_T1_34
##   #set_property PACKAGE_PIN Y17     [get_ports {je[7]}]
##   #set_property IOSTANDARD LVCMOS33 [get_ports {je[7]}]
## 
## 
##   # ----------------------------------------------------------------------------
##   # ----------------------------------------------------------------------------
##   # Bind unused stuf somewhere
##   # ----------------------------------------------------------------------------
##   # ----------------------------------------------------------------------------
##   #Pmod Header JB
##   #IO_L15N_T2_DQS_34
##   set_property PACKAGE_PIN U20     [get_ports {LD_o[4]}]
##   set_property IOSTANDARD LVCMOS33 [get_ports {LD_o[4]}]
## 
##   #IO_L15P_T2_DQS_34
##   set_property PACKAGE_PIN T20     [get_ports {LD_o[5]}]
##   set_property IOSTANDARD LVCMOS33 [get_ports {LD_o[5]}]
## 
##   #IO_L16N_T2_34
##   set_property PACKAGE_PIN W20     [get_ports {LD_o[6]}]
##   set_property IOSTANDARD LVCMOS33 [get_ports {LD_o[6]}]
## 
##   #IO_L16P_T2_34
##   set_property PACKAGE_PIN V20     [get_ports {LD_o[7]}]
##   set_property IOSTANDARD LVCMOS33 [get_ports {LD_o[7]}]
## 
##   #IO_L17N_T2_34
##   set_property PACKAGE_PIN Y19     [get_ports {sw_i[4]}]
##   set_property IOSTANDARD LVCMOS33 [get_ports {sw_i[4]}]
## 
##   #IO_L17P_T2_34
##   set_property PACKAGE_PIN Y18     [get_ports {sw_i[5]}]
##   set_property IOSTANDARD LVCMOS33 [get_ports {sw_i[5]}]
## 
##   #IO_L22N_T3_34
##   set_property PACKAGE_PIN W19     [get_ports {sw_i[6]}]
##   set_property IOSTANDARD LVCMOS33 [get_ports {sw_i[6]}]
## 
##   #IO_L22P_T3_34
##   set_property PACKAGE_PIN W18     [get_ports {sw_i[7]}]
##   set_property IOSTANDARD LVCMOS33 [get_ports {sw_i[7]}]
## 
##   ##Pmod Header JC
##   #IO_L10N_T1_34
##   set_property PACKAGE_PIN W15     [get_ports {btn_i[4]}]
##   set_property IOSTANDARD LVCMOS33 [get_ports {btn_i[4]}]
## 
##   ##Pmod Header JD
##   #IO_L5N_T0_34
##   set_property PACKAGE_PIN T15     [get_ports {oled_sclk_io}]
##   set_property IOSTANDARD LVCMOS33 [get_ports {oled_sclk_io}]
## 
##   #IO_L5P_T0_34
##   set_property PACKAGE_PIN T14     [get_ports {oled_sdin_io}]
##   set_property IOSTANDARD LVCMOS33 [get_ports {oled_sdin_io}]
## 
##   #IO_L6N_T0_VREF_34
##   set_property PACKAGE_PIN R14     [get_ports {oled_dc_o}]
##   set_property IOSTANDARD LVCMOS33 [get_ports {oled_dc_o}]
## 
##   #IO_L6P_T0_34
##   set_property PACKAGE_PIN P14     [get_ports {oled_res_o}]
##   set_property IOSTANDARD LVCMOS33 [get_ports {oled_res_o}]
## 
##   #IO_L11N_T1_SRCC_34
##   set_property PACKAGE_PIN U15     [get_ports {oled_vbat_o}]
##   set_property IOSTANDARD LVCMOS33 [get_ports {oled_vbat_o}]
## 
##   #IO_L11P_T1_SRCC_34
##   set_property PACKAGE_PIN U14     [get_ports {oled_vdd_o}]
##   set_property IOSTANDARD LVCMOS33 [get_ports {oled_vdd_o}]
## 
##   #IO_L21N_T3_DQS_34
##   #set_property PACKAGE_PIN V18     [get_ports {jd_n[3]}]
##   #set_property IOSTANDARD LVCMOS33 [get_ports {jd_n[3]}]
## 
##   #IO_L21P_T3_DQS_34
##   #set_property PACKAGE_PIN V17     [get_ports {jd_p[3]}]
##   #set_property IOSTANDARD LVCMOS33 [get_ports {jd_p[3]}]
## 
## 
##   set_param drc.disableLUTOverUtilError 1
## } {
##   # ----------------------------------------------------------------------------
##   # ----------------------------------------------------------------------------
##   # ZedBoard
##   # ----------------------------------------------------------------------------
##   # ----------------------------------------------------------------------------
## 
##   # ----------------------------------------------------------------------------
##   # User LEDs - Bank 33
##   # ----------------------------------------------------------------------------
##   set_property PACKAGE_PIN T22 [get_ports {LD_o[0]}];  # "LD0"
##   set_property PACKAGE_PIN T21 [get_ports {LD_o[1]}];  # "LD1"
##   set_property PACKAGE_PIN U22 [get_ports {LD_o[2]}];  # "LD2"
##   set_property PACKAGE_PIN U21 [get_ports {LD_o[3]}];  # "LD3"
##   set_property PACKAGE_PIN V22 [get_ports {LD_o[4]}];  # "LD4"
##   set_property PACKAGE_PIN W22 [get_ports {LD_o[5]}];  # "LD5"
##   set_property PACKAGE_PIN U19 [get_ports {LD_o[6]}];  # "LD6"
##   set_property PACKAGE_PIN U14 [get_ports {LD_o[7]}];  # "LD7"
## 
##   # ----------------------------------------------------------------------------
##   # OLED Display - Bank 13
##   # ----------------------------------------------------------------------------
##   set_property PACKAGE_PIN AB12 [get_ports {oled_sclk_io}];  # "OLED-SCLK"
##   set_property PACKAGE_PIN AA12 [get_ports {oled_sdin_io}];  # "OLED-SCIN"
##   set_property PACKAGE_PIN U10  [get_ports {oled_dc_o}];     # "OLED-DC"
##   set_property PACKAGE_PIN U9   [get_ports {oled_res_o}];    # "OLED-RES"
##   set_property PACKAGE_PIN U11  [get_ports {oled_vbat_o}];   # "OLED-VBAT"
##   set_property PACKAGE_PIN U12  [get_ports {oled_vdd_o}];    # "OLED-VDD"
## 
## 
##   # ----------------------------------------------------------------------------
##   # P-MOD for JTAG Access - Bank 13
##   # ----------------------------------------------------------------------------
##   set_property PACKAGE_PIN Y11  [get_ports {ext_tdi_i}];     # "P-MOD: JA1"
##   set_property PACKAGE_PIN AA11 [get_ports {ext_tms_i}];     # "P-MOD: JA2"
##   set_property PACKAGE_PIN Y10  [get_ports {ext_tck_i}];     # "P-MOD: JA3"
##   set_property PACKAGE_PIN AA9  [get_ports {ext_tdo_o}];     # "P-MOD: JA4"
##   set_property PACKAGE_PIN AB11 [get_ports {ext_trstn_i}];   # "P-MOD: JA7"
## 
##   # ----------------------------------------------------------------------------
##   # User Push Buttons - Bank 34
##   # ----------------------------------------------------------------------------
##   set_property PACKAGE_PIN P16 [get_ports {btn_i[0]}];  # "BTNC"
##   set_property PACKAGE_PIN R16 [get_ports {btn_i[1]}];  # "BTND"
##   set_property PACKAGE_PIN N15 [get_ports {btn_i[2]}];  # "BTNL"
##   set_property PACKAGE_PIN R18 [get_ports {btn_i[3]}];  # "BTNR"
##   set_property PACKAGE_PIN T18 [get_ports {btn_i[4]}];  # "BTNU"
## 
##   # ----------------------------------------------------------------------------
##   # User DIP Switches - Bank 35
##   # ----------------------------------------------------------------------------
##   set_property PACKAGE_PIN F22 [get_ports {sw_i[0]}];  # "SW0"
##   set_property PACKAGE_PIN G22 [get_ports {sw_i[1]}];  # "SW1"
##   set_property PACKAGE_PIN H22 [get_ports {sw_i[2]}];  # "SW2"
##   set_property PACKAGE_PIN F21 [get_ports {sw_i[3]}];  # "SW3"
##   set_property PACKAGE_PIN H19 [get_ports {sw_i[4]}];  # "SW4"
##   set_property PACKAGE_PIN H18 [get_ports {sw_i[5]}];  # "SW5"
##   set_property PACKAGE_PIN H17 [get_ports {sw_i[6]}];  # "SW6"
##   set_property PACKAGE_PIN M15 [get_ports {sw_i[7]}];  # "SW7"
## 
##   set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 33]];
##   set_property IOSTANDARD LVCMOS18 [get_ports -of_objects [get_iobanks 34]];
##   set_property IOSTANDARD LVCMOS18 [get_ports -of_objects [get_iobanks 35]];
##   set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 13]];
## }
## set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets ext_tck_i_IBUF]
## save_constraints
INFO: [Project 1-239] Creating target file '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/constrs_1/new/pulpemu_top.xdc' for the 'constrs_1' constraints set.
INFO: [Project 1-96] Target constrs file set to '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/constrs_1/new/pulpemu_top.xdc' for the 'constrs_1' constraints set.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.633 ; gain = 0.000 ; free physical = 9277 ; free virtual = 43095
## set_property strategy Area_Explore [get_runs impl_1]
## reset_run impl_1
## launch_runs impl_1 -jobs $CPUS
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
[Tue Feb 27 20:35:55 2024] Launched impl_1...
Run output will be captured here: /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/impl_1/runme.log
## wait_on_run impl_1
[Tue Feb 27 20:35:55 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log pulpemu_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pulpemu_top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pulpemu_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/binh/Downloads/vivado-2018.3/Vivado/2018.3/data/ip'.
Command: link_design -top pulpemu_top -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/ips/xilinx_clock_manager/ip/xilinx_clock_manager.dcp' for cell 'clk_rst_gen_i/clk_manager_i'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_crossbar_0_0/ps7_axi_crossbar_0_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_crossbar_0'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_gpio_emu'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_jtag_emu_0/ps7_axi_jtag_emu_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_jtag_emu'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_0_0/ps7_axi_protocol_converter_0_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_1_0/ps7_axi_protocol_converter_1_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_2_0/ps7_axi_protocol_converter_2_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_2'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_3_0/ps7_axi_protocol_converter_3_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_3'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_4_0/ps7_axi_protocol_converter_4_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_4'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_pulp_control'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0.dcp' for cell 'ps7_wrapper_i/ps7_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 2085 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_rst_gen_i/clk_manager_i/clk50_i' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_gpio_emu/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_gpio_emu/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_gpio_emu/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_gpio_emu/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_jtag_emu_0/ps7_axi_jtag_emu_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_jtag_emu/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_jtag_emu_0/ps7_axi_jtag_emu_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_jtag_emu/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_jtag_emu_0/ps7_axi_jtag_emu_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_jtag_emu/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_jtag_emu_0/ps7_axi_jtag_emu_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_jtag_emu/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_pulp_control/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_pulp_control/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_pulp_control/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_pulp_control/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0.xdc] for cell 'ps7_wrapper_i/ps7_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0.xdc] for cell 'ps7_wrapper_i/ps7_i/processing_system7_0/inst'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/constrs_1/new/pulpemu_top.xdc]
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/constrs_1/new/pulpemu_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1933.863 ; gain = 0.000 ; free physical = 8629 ; free virtual = 42441
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1933.863 ; gain = 576.086 ; free physical = 8629 ; free virtual = 42441
Command: opt_design -directive ExploreArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1933.863 ; gain = 0.000 ; free physical = 8617 ; free virtual = 42428

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 15d708e48

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2310.375 ; gain = 376.512 ; free physical = 8216 ; free virtual = 42027

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 48 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b653157d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2387.375 ; gain = 0.000 ; free physical = 8172 ; free virtual = 41983
INFO: [Opt 31-389] Phase Retarget created 23 cells and removed 108 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c5637667

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2387.375 ; gain = 0.000 ; free physical = 8165 ; free virtual = 41983
INFO: [Opt 31-389] Phase Constant propagation created 73 cells and removed 591 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ae7e216a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2387.375 ; gain = 0.000 ; free physical = 8162 ; free virtual = 41981
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 823 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clk_o_xilinx_clock_manager_BUFG_inst to drive 0 load(s) on clock net clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clk_o_xilinx_clock_manager_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 4 BUFG optimization | Checksum: b07e4a6f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2387.375 ; gain = 0.000 ; free physical = 8162 ; free virtual = 41981
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 19d6f8f2a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2387.375 ; gain = 0.000 ; free physical = 8169 ; free virtual = 41980
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 19d6f8f2a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2387.375 ; gain = 0.000 ; free physical = 8169 ; free virtual = 41980
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 7 Sweep
Phase 7 Sweep | Checksum: 1ab27d4fd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2387.375 ; gain = 0.000 ; free physical = 8165 ; free virtual = 41977
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 67 modules.
INFO: [Opt 31-75] Optimized module 'adbg_axi_biu'.
INFO: [Opt 31-75] Optimized module 'adbg_or1k_biu'.
INFO: [Opt 31-75] Optimized module 'alu_popcnt'.
INFO: [Opt 31-75] Optimized module 'apb_gpio'.
INFO: [Opt 31-75] Optimized module 'axi_BR_allocator_51'.
INFO: [Opt 31-75] Optimized module 'axi_BR_allocator_61'.
INFO: [Opt 31-75] Optimized module 'axi_BW_allocator_62'.
INFO: [Opt 31-75] Optimized module 'axi_node_intf_wrap'.
INFO: [Opt 31-75] Optimized module 'axi_write_only_ctrl'.
INFO: [Opt 31-75] Optimized module 'axi_write_only_ctrl__parameterized0'.
INFO: [Opt 31-75] Optimized module 'dc_token_ring'.
INFO: [Opt 31-75] Optimized module 'dc_token_ring__parameterized0_4'.
INFO: [Opt 31-75] Optimized module 'generic_fifo'.
INFO: [Opt 31-75] Optimized module 'generic_fifo_42'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized0'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized0_40'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized0_41'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized10'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized10_54'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized10_64'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized2'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized2_28'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized2_37'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized2_38'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized3'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized3_34'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized4'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized4_35'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized5_36'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized6'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized6_9'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized9'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized9_75'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized9_83'.
INFO: [Opt 31-75] Optimized module 'generic_service_unit_27'.
INFO: [Opt 31-75] Optimized module 'i2c_master_bit_ctrl'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_crossbar_0_0_axi_crossbar_v2_1_19_decerr_slave'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_gpio_emu_0_slave_attachment'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_jtag_emu_0__slave_attachment'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_incr_cmd'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_incr_cmd_2'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_simple_fifo'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_wrap_cmd'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_wrap_cmd_3'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_protocol_converter_2_0_axi_register_slice_v2_1_18_axic_register_slice'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_protocol_converter_2_0_axi_register_slice_v2_1_18_axic_register_slice_0'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_pulp_control_0_slave_attachment'.
INFO: [Opt 31-75] Optimized module 'riscv_controller'.
INFO: [Opt 31-75] Optimized module 'riscv_debug_unit'.
INFO: [Opt 31-75] Optimized module 'riscv_decoder'.
INFO: [Opt 31-75] Optimized module 'riscv_ex_stage'.
INFO: [Opt 31-75] Optimized module 'riscv_fetch_fifo'.
INFO: [Opt 31-75] Optimized module 'riscv_hwloop_regs'.
INFO: [Opt 31-75] Optimized module 'riscv_id_stage'.
INFO: [Opt 31-75] Optimized module 'riscv_if_stage'.
INFO: [Opt 31-75] Optimized module 'riscv_register_file'.
INFO: [Opt 31-75] Optimized module 'slib_fifo'.
INFO: [Opt 31-75] Optimized module 'slib_fifo__parameterized1'.
INFO: [Opt 31-75] Optimized module 'spi_master_apb_if'.
INFO: [Opt 31-75] Optimized module 'spi_master_clkgen'.
INFO: [Opt 31-75] Optimized module 'spi_slave_axi_plug'.
INFO: [Opt 31-75] Optimized module 'spi_slave_controller'.
INFO: [Opt 31-75] Optimized module 'uart_transmitter'.
INFO: [Opt 31-75] Optimized module 'xilinx_clock_manager_xilinx_clock_manager_address_decoder'.
INFO: [Opt 31-75] Optimized module 'xilinx_clock_manager_xilinx_clock_manager_mmcm_drp'.
INFO: [Opt 31-75] Optimized module 'xilinx_clock_manager_xilinx_clock_manager_slave_attachment'.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: 1aae5e676

Time (s): cpu = 00:01:58 ; elapsed = 00:00:26 . Memory (MB): peak = 2410.230 ; gain = 22.855 ; free physical = 8160 ; free virtual = 41972
INFO: [Opt 31-389] Phase Resynthesis created 15816 cells and removed 17985 cells
INFO: [Opt 31-1021] In phase Resynthesis, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 1aae5e676

Time (s): cpu = 00:01:58 ; elapsed = 00:00:26 . Memory (MB): peak = 2410.230 ; gain = 22.855 ; free physical = 8160 ; free virtual = 41972
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              23  |             108  |                                              1  |
|  Constant propagation         |              73  |             591  |                                              0  |
|  Sweep                        |               0  |             823  |                                              1  |
|  BUFG optimization            |               0  |               1  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              1  |
|  Resynthesis                  |           15816  |           17985  |                                              1  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2410.230 ; gain = 0.000 ; free physical = 8160 ; free virtual = 41972
Ending Logic Optimization Task | Checksum: fbcb6fd4

Time (s): cpu = 00:01:59 ; elapsed = 00:00:26 . Memory (MB): peak = 2410.230 ; gain = 22.855 ; free physical = 8153 ; free virtual = 41972

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.993 | TNS=0.000 |
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: fbcb6fd4

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8081 ; free virtual = 41900
Ending Power Optimization Task | Checksum: fbcb6fd4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2834.590 ; gain = 424.359 ; free physical = 8101 ; free virtual = 41920

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fbcb6fd4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8101 ; free virtual = 41920

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8101 ; free virtual = 41920
Ending Netlist Obfuscation Task | Checksum: fbcb6fd4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8101 ; free virtual = 41920
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:26 ; elapsed = 00:00:39 . Memory (MB): peak = 2834.590 ; gain = 900.727 ; free physical = 8106 ; free virtual = 41926
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8106 ; free virtual = 41926
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8105 ; free virtual = 41926
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8099 ; free virtual = 41923
INFO: [Common 17-1381] The checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/impl_1/pulpemu_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8110 ; free virtual = 41930
INFO: [runtcl-4] Executing : report_drc -file pulpemu_top_drc_opted.rpt -pb pulpemu_top_drc_opted.pb -rpx pulpemu_top_drc_opted.rpx
Command: report_drc -file pulpemu_top_drc_opted.rpt -pb pulpemu_top_drc_opted.pb -rpx pulpemu_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Coretcl 2-168] The results of DRC are in file /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/impl_1/pulpemu_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mie]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/debug_unit_i/jump_req_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_we_lsu_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/jump_done_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8088 ; free virtual = 41907
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eaec3094

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8088 ; free virtual = 41907
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8088 ; free virtual = 41907

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	ext_tck_i_IBUF_inst (IBUF.O) is locked to IOB_X0Y29
	pulpino_wrap_i/tck_i_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y2
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 135280b06

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8067 ; free virtual = 41894

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25d03e06a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8030 ; free virtual = 41850

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25d03e06a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8030 ; free virtual = 41850
Phase 1 Placer Initialization | Checksum: 25d03e06a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8030 ; free virtual = 41850

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2e7281327

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8011 ; free virtual = 41838

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7989 ; free virtual = 41809

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 26a130a38

Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7989 ; free virtual = 41809
Phase 2 Global Placement | Checksum: 244a6c784

Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7999 ; free virtual = 41818

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 244a6c784

Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7999 ; free virtual = 41818

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15b20872b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:23 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7990 ; free virtual = 41810

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fd94debc

Time (s): cpu = 00:01:03 ; elapsed = 00:00:23 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7990 ; free virtual = 41810

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b2721515

Time (s): cpu = 00:01:03 ; elapsed = 00:00:23 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7990 ; free virtual = 41810

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e53f38a2

Time (s): cpu = 00:01:10 ; elapsed = 00:00:29 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7969 ; free virtual = 41789

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16befb8e3

Time (s): cpu = 00:01:11 ; elapsed = 00:00:30 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7957 ; free virtual = 41788

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b0e99514

Time (s): cpu = 00:01:11 ; elapsed = 00:00:30 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7957 ; free virtual = 41788
Phase 3 Detail Placement | Checksum: 1b0e99514

Time (s): cpu = 00:01:11 ; elapsed = 00:00:30 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7958 ; free virtual = 41789

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bf23039a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 2 candidate nets, 0 success, 0 bufg driver replicated, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bf23039a

Time (s): cpu = 00:01:20 ; elapsed = 00:00:33 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7969 ; free virtual = 41797
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.628. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1366e3130

Time (s): cpu = 00:01:21 ; elapsed = 00:00:33 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7970 ; free virtual = 41798
Phase 4.1 Post Commit Optimization | Checksum: 1366e3130

Time (s): cpu = 00:01:21 ; elapsed = 00:00:33 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7970 ; free virtual = 41798

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1366e3130

Time (s): cpu = 00:01:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7970 ; free virtual = 41798

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1366e3130

Time (s): cpu = 00:01:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7970 ; free virtual = 41798

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7970 ; free virtual = 41798
Phase 4.4 Final Placement Cleanup | Checksum: 8a1beedf

Time (s): cpu = 00:01:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7970 ; free virtual = 41798
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8a1beedf

Time (s): cpu = 00:01:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7970 ; free virtual = 41798
Ending Placer Task | Checksum: 32db7339

Time (s): cpu = 00:01:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7999 ; free virtual = 41827
INFO: [Common 17-83] Releasing license: Implementation
162 Infos, 123 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:35 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7999 ; free virtual = 41827
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7999 ; free virtual = 41827
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7991 ; free virtual = 41829
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7966 ; free virtual = 41825
INFO: [Common 17-1381] The checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/impl_1/pulpemu_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7992 ; free virtual = 41823
INFO: [runtcl-4] Executing : report_io -file pulpemu_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7977 ; free virtual = 41808
INFO: [runtcl-4] Executing : report_utilization -file pulpemu_top_utilization_placed.rpt -pb pulpemu_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file pulpemu_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7991 ; free virtual = 41822
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	ext_tck_i_IBUF_inst (IBUF.O) is locked to IOB_X0Y29
	pulpino_wrap_i/tck_i_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y2
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 228ea4b5 ConstDB: 0 ShapeSum: 104cce84 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 111a3e9a0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7847 ; free virtual = 41686
Post Restoration Checksum: NetGraph: 8e9b9419 NumContArr: 83085587 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 111a3e9a0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7823 ; free virtual = 41662

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 111a3e9a0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7791 ; free virtual = 41630

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 111a3e9a0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7791 ; free virtual = 41630
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 170940224

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7777 ; free virtual = 41609
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.692  | TNS=0.000  | WHS=-1.163 | THS=-136.651|

Phase 2 Router Initialization | Checksum: 17302245a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7778 ; free virtual = 41610

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13ba6bb65

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7759 ; free virtual = 41598

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3349
 Number of Nodes with overlaps = 207
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.421  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18f2dffb2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:25 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7755 ; free virtual = 41601

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.421  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: af84f2f1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7754 ; free virtual = 41600
Phase 4 Rip-up And Reroute | Checksum: af84f2f1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7767 ; free virtual = 41599

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: af84f2f1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7767 ; free virtual = 41599

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: af84f2f1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7767 ; free virtual = 41599
Phase 5 Delay and Skew Optimization | Checksum: af84f2f1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7767 ; free virtual = 41599

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1366828d7

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7767 ; free virtual = 41599
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.421  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 181ade4b1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7767 ; free virtual = 41599
Phase 6 Post Hold Fix | Checksum: 181ade4b1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7767 ; free virtual = 41599

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.35089 %
  Global Horizontal Routing Utilization  = 7.51707 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1379f7a53

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7767 ; free virtual = 41598

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1379f7a53

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7767 ; free virtual = 41598

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d5d5a381

Time (s): cpu = 00:00:59 ; elapsed = 00:00:28 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7760 ; free virtual = 41598

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.421  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d5d5a381

Time (s): cpu = 00:01:00 ; elapsed = 00:00:28 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7760 ; free virtual = 41598
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:00 ; elapsed = 00:00:28 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7804 ; free virtual = 41642

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
181 Infos, 224 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:30 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7804 ; free virtual = 41642
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7805 ; free virtual = 41643
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7797 ; free virtual = 41645
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7759 ; free virtual = 41638
INFO: [Common 17-1381] The checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/impl_1/pulpemu_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7796 ; free virtual = 41640
INFO: [runtcl-4] Executing : report_drc -file pulpemu_top_drc_routed.rpt -pb pulpemu_top_drc_routed.pb -rpx pulpemu_top_drc_routed.rpx
Command: report_drc -file pulpemu_top_drc_routed.rpt -pb pulpemu_top_drc_routed.pb -rpx pulpemu_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/impl_1/pulpemu_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file pulpemu_top_methodology_drc_routed.rpt -pb pulpemu_top_methodology_drc_routed.pb -rpx pulpemu_top_methodology_drc_routed.rpx
Command: report_methodology -file pulpemu_top_methodology_drc_routed.rpt -pb pulpemu_top_methodology_drc_routed.pb -rpx pulpemu_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/impl_1/pulpemu_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file pulpemu_top_power_routed.rpt -pb pulpemu_top_power_summary_routed.pb -rpx pulpemu_top_power_routed.rpx
Command: report_power -file pulpemu_top_power_routed.rpt -pb pulpemu_top_power_summary_routed.pb -rpx pulpemu_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
193 Infos, 225 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file pulpemu_top_route_status.rpt -pb pulpemu_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file pulpemu_top_timing_summary_routed.rpt -pb pulpemu_top_timing_summary_routed.pb -rpx pulpemu_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file pulpemu_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file pulpemu_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file pulpemu_top_bus_skew_routed.rpt -pb pulpemu_top_bus_skew_routed.pb -rpx pulpemu_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Feb 27 20:38:31 2024...
[Tue Feb 27 20:38:31 2024] impl_1 finished
wait_on_run: Time (s): cpu = 00:06:20 ; elapsed = 00:02:36 . Memory (MB): peak = 2725.633 ; gain = 0.000 ; free physical = 9199 ; free virtual = 43073
## launch_runs impl_1 -jobs $CPUS -to_step write_bitstream
[Tue Feb 27 20:38:31 2024] Launched impl_1...
Run output will be captured here: /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/impl_1/runme.log
## wait_on_run impl_1
[Tue Feb 27 20:38:31 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log pulpemu_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pulpemu_top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pulpemu_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/binh/Downloads/vivado-2018.3/Vivado/2018.3/data/ip'.
Command: link_design -top pulpemu_top -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/ips/xilinx_clock_manager/ip/xilinx_clock_manager.dcp' for cell 'clk_rst_gen_i/clk_manager_i'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_crossbar_0_0/ps7_axi_crossbar_0_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_crossbar_0'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_gpio_emu'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_jtag_emu_0/ps7_axi_jtag_emu_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_jtag_emu'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_0_0/ps7_axi_protocol_converter_0_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_1_0/ps7_axi_protocol_converter_1_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_2_0/ps7_axi_protocol_converter_2_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_2'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_3_0/ps7_axi_protocol_converter_3_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_3'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_protocol_converter_4_0/ps7_axi_protocol_converter_4_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_protocol_converter_4'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0.dcp' for cell 'ps7_wrapper_i/ps7_i/axi_pulp_control'
INFO: [Project 1-454] Reading design checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0.dcp' for cell 'ps7_wrapper_i/ps7_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 2085 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_rst_gen_i/clk_manager_i/clk50_i' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_gpio_emu/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_gpio_emu/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_gpio_emu/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_gpio_emu_0/ps7_axi_gpio_emu_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_gpio_emu/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_jtag_emu_0/ps7_axi_jtag_emu_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_jtag_emu/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_jtag_emu_0/ps7_axi_jtag_emu_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_jtag_emu/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_jtag_emu_0/ps7_axi_jtag_emu_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_jtag_emu/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_jtag_emu_0/ps7_axi_jtag_emu_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_jtag_emu/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_pulp_control/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0_board.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_pulp_control/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_pulp_control/U0'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_axi_pulp_control_0/ps7_axi_pulp_control_0.xdc] for cell 'ps7_wrapper_i/ps7_i/axi_pulp_control/U0'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0.xdc] for cell 'ps7_wrapper_i/ps7_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/sources_1/bd/ps7/ip/ps7_processing_system7_0_0/ps7_processing_system7_0_0.xdc] for cell 'ps7_wrapper_i/ps7_i/processing_system7_0/inst'
Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/constrs_1/new/pulpemu_top.xdc]
Finished Parsing XDC File [/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.srcs/constrs_1/new/pulpemu_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1933.863 ; gain = 0.000 ; free physical = 8629 ; free virtual = 42441
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1933.863 ; gain = 576.086 ; free physical = 8629 ; free virtual = 42441
Command: opt_design -directive ExploreArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1933.863 ; gain = 0.000 ; free physical = 8617 ; free virtual = 42428

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 15d708e48

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2310.375 ; gain = 376.512 ; free physical = 8216 ; free virtual = 42027

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 48 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b653157d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2387.375 ; gain = 0.000 ; free physical = 8172 ; free virtual = 41983
INFO: [Opt 31-389] Phase Retarget created 23 cells and removed 108 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c5637667

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2387.375 ; gain = 0.000 ; free physical = 8165 ; free virtual = 41983
INFO: [Opt 31-389] Phase Constant propagation created 73 cells and removed 591 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ae7e216a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2387.375 ; gain = 0.000 ; free physical = 8162 ; free virtual = 41981
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 823 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clk_o_xilinx_clock_manager_BUFG_inst to drive 0 load(s) on clock net clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clk_o_xilinx_clock_manager_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 4 BUFG optimization | Checksum: b07e4a6f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2387.375 ; gain = 0.000 ; free physical = 8162 ; free virtual = 41981
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 19d6f8f2a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2387.375 ; gain = 0.000 ; free physical = 8169 ; free virtual = 41980
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 19d6f8f2a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2387.375 ; gain = 0.000 ; free physical = 8169 ; free virtual = 41980
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 7 Sweep
Phase 7 Sweep | Checksum: 1ab27d4fd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2387.375 ; gain = 0.000 ; free physical = 8165 ; free virtual = 41977
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 67 modules.
INFO: [Opt 31-75] Optimized module 'adbg_axi_biu'.
INFO: [Opt 31-75] Optimized module 'adbg_or1k_biu'.
INFO: [Opt 31-75] Optimized module 'alu_popcnt'.
INFO: [Opt 31-75] Optimized module 'apb_gpio'.
INFO: [Opt 31-75] Optimized module 'axi_BR_allocator_51'.
INFO: [Opt 31-75] Optimized module 'axi_BR_allocator_61'.
INFO: [Opt 31-75] Optimized module 'axi_BW_allocator_62'.
INFO: [Opt 31-75] Optimized module 'axi_node_intf_wrap'.
INFO: [Opt 31-75] Optimized module 'axi_write_only_ctrl'.
INFO: [Opt 31-75] Optimized module 'axi_write_only_ctrl__parameterized0'.
INFO: [Opt 31-75] Optimized module 'dc_token_ring'.
INFO: [Opt 31-75] Optimized module 'dc_token_ring__parameterized0_4'.
INFO: [Opt 31-75] Optimized module 'generic_fifo'.
INFO: [Opt 31-75] Optimized module 'generic_fifo_42'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized0'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized0_40'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized0_41'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized10'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized10_54'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized10_64'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized2'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized2_28'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized2_37'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized2_38'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized3'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized3_34'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized4'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized4_35'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized5_36'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized6'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized6_9'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized9'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized9_75'.
INFO: [Opt 31-75] Optimized module 'generic_fifo__parameterized9_83'.
INFO: [Opt 31-75] Optimized module 'generic_service_unit_27'.
INFO: [Opt 31-75] Optimized module 'i2c_master_bit_ctrl'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_crossbar_0_0_axi_crossbar_v2_1_19_decerr_slave'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_gpio_emu_0_slave_attachment'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_jtag_emu_0__slave_attachment'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_incr_cmd'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_incr_cmd_2'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_simple_fifo'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_wrap_cmd'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_wrap_cmd_3'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_protocol_converter_2_0_axi_register_slice_v2_1_18_axic_register_slice'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_protocol_converter_2_0_axi_register_slice_v2_1_18_axic_register_slice_0'.
INFO: [Opt 31-75] Optimized module 'ps7_axi_pulp_control_0_slave_attachment'.
INFO: [Opt 31-75] Optimized module 'riscv_controller'.
INFO: [Opt 31-75] Optimized module 'riscv_debug_unit'.
INFO: [Opt 31-75] Optimized module 'riscv_decoder'.
INFO: [Opt 31-75] Optimized module 'riscv_ex_stage'.
INFO: [Opt 31-75] Optimized module 'riscv_fetch_fifo'.
INFO: [Opt 31-75] Optimized module 'riscv_hwloop_regs'.
INFO: [Opt 31-75] Optimized module 'riscv_id_stage'.
INFO: [Opt 31-75] Optimized module 'riscv_if_stage'.
INFO: [Opt 31-75] Optimized module 'riscv_register_file'.
INFO: [Opt 31-75] Optimized module 'slib_fifo'.
INFO: [Opt 31-75] Optimized module 'slib_fifo__parameterized1'.
INFO: [Opt 31-75] Optimized module 'spi_master_apb_if'.
INFO: [Opt 31-75] Optimized module 'spi_master_clkgen'.
INFO: [Opt 31-75] Optimized module 'spi_slave_axi_plug'.
INFO: [Opt 31-75] Optimized module 'spi_slave_controller'.
INFO: [Opt 31-75] Optimized module 'uart_transmitter'.
INFO: [Opt 31-75] Optimized module 'xilinx_clock_manager_xilinx_clock_manager_address_decoder'.
INFO: [Opt 31-75] Optimized module 'xilinx_clock_manager_xilinx_clock_manager_mmcm_drp'.
INFO: [Opt 31-75] Optimized module 'xilinx_clock_manager_xilinx_clock_manager_slave_attachment'.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: 1aae5e676

Time (s): cpu = 00:01:58 ; elapsed = 00:00:26 . Memory (MB): peak = 2410.230 ; gain = 22.855 ; free physical = 8160 ; free virtual = 41972
INFO: [Opt 31-389] Phase Resynthesis created 15816 cells and removed 17985 cells
INFO: [Opt 31-1021] In phase Resynthesis, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 1aae5e676

Time (s): cpu = 00:01:58 ; elapsed = 00:00:26 . Memory (MB): peak = 2410.230 ; gain = 22.855 ; free physical = 8160 ; free virtual = 41972
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              23  |             108  |                                              1  |
|  Constant propagation         |              73  |             591  |                                              0  |
|  Sweep                        |               0  |             823  |                                              1  |
|  BUFG optimization            |               0  |               1  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              1  |
|  Resynthesis                  |           15816  |           17985  |                                              1  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2410.230 ; gain = 0.000 ; free physical = 8160 ; free virtual = 41972
Ending Logic Optimization Task | Checksum: fbcb6fd4

Time (s): cpu = 00:01:59 ; elapsed = 00:00:26 . Memory (MB): peak = 2410.230 ; gain = 22.855 ; free physical = 8153 ; free virtual = 41972

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.993 | TNS=0.000 |
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: fbcb6fd4

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8081 ; free virtual = 41900
Ending Power Optimization Task | Checksum: fbcb6fd4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2834.590 ; gain = 424.359 ; free physical = 8101 ; free virtual = 41920

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fbcb6fd4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8101 ; free virtual = 41920

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8101 ; free virtual = 41920
Ending Netlist Obfuscation Task | Checksum: fbcb6fd4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8101 ; free virtual = 41920
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:26 ; elapsed = 00:00:39 . Memory (MB): peak = 2834.590 ; gain = 900.727 ; free physical = 8106 ; free virtual = 41926
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8106 ; free virtual = 41926
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8105 ; free virtual = 41926
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8099 ; free virtual = 41923
INFO: [Common 17-1381] The checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/impl_1/pulpemu_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8110 ; free virtual = 41930
INFO: [runtcl-4] Executing : report_drc -file pulpemu_top_drc_opted.rpt -pb pulpemu_top_drc_opted.pb -rpx pulpemu_top_drc_opted.rpx
Command: report_drc -file pulpemu_top_drc_opted.rpt -pb pulpemu_top_drc_opted.pb -rpx pulpemu_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Coretcl 2-168] The results of DRC are in file /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/impl_1/pulpemu_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mie]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/debug_unit_i/jump_req_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_we_lsu_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/jump_done_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8088 ; free virtual = 41907
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eaec3094

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8088 ; free virtual = 41907
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8088 ; free virtual = 41907

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	ext_tck_i_IBUF_inst (IBUF.O) is locked to IOB_X0Y29
	pulpino_wrap_i/tck_i_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y2
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 135280b06

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8067 ; free virtual = 41894

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25d03e06a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8030 ; free virtual = 41850

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25d03e06a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8030 ; free virtual = 41850
Phase 1 Placer Initialization | Checksum: 25d03e06a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8030 ; free virtual = 41850

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2e7281327

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 8011 ; free virtual = 41838

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7989 ; free virtual = 41809

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 26a130a38

Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7989 ; free virtual = 41809
Phase 2 Global Placement | Checksum: 244a6c784

Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7999 ; free virtual = 41818

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 244a6c784

Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7999 ; free virtual = 41818

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15b20872b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:23 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7990 ; free virtual = 41810

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fd94debc

Time (s): cpu = 00:01:03 ; elapsed = 00:00:23 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7990 ; free virtual = 41810

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b2721515

Time (s): cpu = 00:01:03 ; elapsed = 00:00:23 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7990 ; free virtual = 41810

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e53f38a2

Time (s): cpu = 00:01:10 ; elapsed = 00:00:29 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7969 ; free virtual = 41789

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16befb8e3

Time (s): cpu = 00:01:11 ; elapsed = 00:00:30 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7957 ; free virtual = 41788

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b0e99514

Time (s): cpu = 00:01:11 ; elapsed = 00:00:30 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7957 ; free virtual = 41788
Phase 3 Detail Placement | Checksum: 1b0e99514

Time (s): cpu = 00:01:11 ; elapsed = 00:00:30 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7958 ; free virtual = 41789

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bf23039a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 2 candidate nets, 0 success, 0 bufg driver replicated, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bf23039a

Time (s): cpu = 00:01:20 ; elapsed = 00:00:33 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7969 ; free virtual = 41797
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.628. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1366e3130

Time (s): cpu = 00:01:21 ; elapsed = 00:00:33 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7970 ; free virtual = 41798
Phase 4.1 Post Commit Optimization | Checksum: 1366e3130

Time (s): cpu = 00:01:21 ; elapsed = 00:00:33 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7970 ; free virtual = 41798

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1366e3130

Time (s): cpu = 00:01:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7970 ; free virtual = 41798

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1366e3130

Time (s): cpu = 00:01:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7970 ; free virtual = 41798

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7970 ; free virtual = 41798
Phase 4.4 Final Placement Cleanup | Checksum: 8a1beedf

Time (s): cpu = 00:01:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7970 ; free virtual = 41798
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8a1beedf

Time (s): cpu = 00:01:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7970 ; free virtual = 41798
Ending Placer Task | Checksum: 32db7339

Time (s): cpu = 00:01:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7999 ; free virtual = 41827
INFO: [Common 17-83] Releasing license: Implementation
162 Infos, 123 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:35 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7999 ; free virtual = 41827
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7999 ; free virtual = 41827
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7991 ; free virtual = 41829
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7966 ; free virtual = 41825
INFO: [Common 17-1381] The checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/impl_1/pulpemu_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7992 ; free virtual = 41823
INFO: [runtcl-4] Executing : report_io -file pulpemu_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7977 ; free virtual = 41808
INFO: [runtcl-4] Executing : report_utilization -file pulpemu_top_utilization_placed.rpt -pb pulpemu_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file pulpemu_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7991 ; free virtual = 41822
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	ext_tck_i_IBUF_inst (IBUF.O) is locked to IOB_X0Y29
	pulpino_wrap_i/tck_i_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y2
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 228ea4b5 ConstDB: 0 ShapeSum: 104cce84 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 111a3e9a0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7847 ; free virtual = 41686
Post Restoration Checksum: NetGraph: 8e9b9419 NumContArr: 83085587 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 111a3e9a0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7823 ; free virtual = 41662

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 111a3e9a0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7791 ; free virtual = 41630

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 111a3e9a0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7791 ; free virtual = 41630
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 170940224

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7777 ; free virtual = 41609
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.692  | TNS=0.000  | WHS=-1.163 | THS=-136.651|

Phase 2 Router Initialization | Checksum: 17302245a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7778 ; free virtual = 41610

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13ba6bb65

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7759 ; free virtual = 41598

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3349
 Number of Nodes with overlaps = 207
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.421  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18f2dffb2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:25 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7755 ; free virtual = 41601

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.421  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: af84f2f1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7754 ; free virtual = 41600
Phase 4 Rip-up And Reroute | Checksum: af84f2f1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7767 ; free virtual = 41599

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: af84f2f1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7767 ; free virtual = 41599

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: af84f2f1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7767 ; free virtual = 41599
Phase 5 Delay and Skew Optimization | Checksum: af84f2f1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7767 ; free virtual = 41599

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1366828d7

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7767 ; free virtual = 41599
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.421  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 181ade4b1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7767 ; free virtual = 41599
Phase 6 Post Hold Fix | Checksum: 181ade4b1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7767 ; free virtual = 41599

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.35089 %
  Global Horizontal Routing Utilization  = 7.51707 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1379f7a53

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7767 ; free virtual = 41598

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1379f7a53

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7767 ; free virtual = 41598

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d5d5a381

Time (s): cpu = 00:00:59 ; elapsed = 00:00:28 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7760 ; free virtual = 41598

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.421  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d5d5a381

Time (s): cpu = 00:01:00 ; elapsed = 00:00:28 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7760 ; free virtual = 41598
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:00 ; elapsed = 00:00:28 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7804 ; free virtual = 41642

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
181 Infos, 224 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:30 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7804 ; free virtual = 41642
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7805 ; free virtual = 41643
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7797 ; free virtual = 41645
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7759 ; free virtual = 41638
INFO: [Common 17-1381] The checkpoint '/home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/impl_1/pulpemu_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2834.590 ; gain = 0.000 ; free physical = 7796 ; free virtual = 41640
INFO: [runtcl-4] Executing : report_drc -file pulpemu_top_drc_routed.rpt -pb pulpemu_top_drc_routed.pb -rpx pulpemu_top_drc_routed.rpx
Command: report_drc -file pulpemu_top_drc_routed.rpt -pb pulpemu_top_drc_routed.pb -rpx pulpemu_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/impl_1/pulpemu_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file pulpemu_top_methodology_drc_routed.rpt -pb pulpemu_top_methodology_drc_routed.pb -rpx pulpemu_top_methodology_drc_routed.rpx
Command: report_methodology -file pulpemu_top_methodology_drc_routed.rpt -pb pulpemu_top_methodology_drc_routed.pb -rpx pulpemu_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/binh/work/pulpino-binh/fpga/pulpemu/pulpemu.runs/impl_1/pulpemu_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file pulpemu_top_power_routed.rpt -pb pulpemu_top_power_summary_routed.pb -rpx pulpemu_top_power_routed.rpx
Command: report_power -file pulpemu_top_power_routed.rpt -pb pulpemu_top_power_summary_routed.pb -rpx pulpemu_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
193 Infos, 225 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file pulpemu_top_route_status.rpt -pb pulpemu_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file pulpemu_top_timing_summary_routed.rpt -pb pulpemu_top_timing_summary_routed.pb -rpx pulpemu_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file pulpemu_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file pulpemu_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file pulpemu_top_bus_skew_routed.rpt -pb pulpemu_top_bus_skew_routed.pb -rpx pulpemu_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Feb 27 20:38:31 2024...

*** Running vivado
    with args -log pulpemu_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pulpemu_top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pulpemu_top.tcl -notrace
Command: open_checkpoint pulpemu_top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1356.777 ; gain = 0.000 ; free physical = 9042 ; free virtual = 42905
INFO: [Netlist 29-17] Analyzing 2047 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_rst_gen_i/clk_manager_i/clk50_i' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2226.449 ; gain = 27.672 ; free physical = 8134 ; free virtual = 41990
Restored from archive | CPU: 1.300000 secs | Memory: 31.743385 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2226.449 ; gain = 27.672 ; free physical = 8134 ; free virtual = 41990
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.449 ; gain = 0.000 ; free physical = 8132 ; free virtual = 41995
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2226.449 ; gain = 869.672 ; free physical = 8132 ; free virtual = 41995
Command: write_bitstream -force pulpemu_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/binh/Downloads/vivado-2018.3/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/ input pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i//A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/ input pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i//B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/__0 input pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/__0 input pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/__1 input pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/dot_char_mul[1] input pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/dot_char_mul[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/dot_char_mul[1] input pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/dot_char_mul[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/dot_char_mul[2] input pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/dot_char_mul[2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/dot_char_mul[2] input pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/dot_char_mul[2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac input pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac input pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac input pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul input pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul input pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/p_0_out input pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/p_0_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/p_0_out input pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/p_0_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/ output pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i//P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/__0 output pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/__1 output pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/dot_char_mul[1] output pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/dot_char_mul[1]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/dot_char_mul[2] output pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/dot_char_mul[2]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac output pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/p_0_out output pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/p_0_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/ multiplier stage pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i//P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/__0 multiplier stage pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/__1 multiplier stage pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/dot_char_mul[1] multiplier stage pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/dot_char_mul[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/dot_char_mul[2] multiplier stage pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/dot_char_mul[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/p_0_out multiplier stage pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FSM_sequential_CS_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FSM_sequential_CS_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (pulpino_wrap_i/pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FSM_sequential_CS_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 50 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pulpemu_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 151 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2774.738 ; gain = 548.289 ; free physical = 8009 ; free virtual = 41884
INFO: [Common 17-206] Exiting Vivado at Tue Feb 27 20:39:08 2024...
[Tue Feb 27 20:39:08 2024] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 2725.633 ; gain = 0.000 ; free physical = 9201 ; free virtual = 43070
## open_run impl_1
INFO: [Netlist 29-17] Analyzing 2047 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_rst_gen_i/clk_manager_i/clk50_i' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3094.922 ; gain = 25.672 ; free physical = 8928 ; free virtual = 42803
Restored from archive | CPU: 1.180000 secs | Memory: 30.764999 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3094.922 ; gain = 25.672 ; free physical = 8928 ; free virtual = 42803
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3094.922 ; gain = 0.000 ; free physical = 8931 ; free virtual = 42807
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3094.922 ; gain = 369.289 ; free physical = 8931 ; free virtual = 42807
## report_utilization -file reports/pulpemu_utilization.rpt
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
## report_utilization -hierarchical -hierarchical_depth 1 -file reports/pulpemu_utilization_hier.rpt
## report_utilization -hierarchical -hierarchical_depth 2 -cells pulpino_wrap_i -file reports/pulpino_utilization_hier.rpt
## check_timing -file reports/impl_check_timing.rpt
## report_timing_summary -file reports/impl_report_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
## report_timing -max_paths 100 -file reports/impl_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by slack.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
## write_verilog -force -mode timesim -cell pulpino_wrap_i ../simu/pulpino_impl.v
## write_sdf     -force -cell pulpino_wrap_i ../simu/pulpino_impl.sdf
write_sdf: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3223.609 ; gain = 18.672 ; free physical = 8805 ; free virtual = 42723
## write_hwdef -force -file ./pulpemu.hwdef
## if { [string compare $::env(VIVADO_VERSION) "2018.3"] < 0 } {
##   write_sysdef -bitfile pulpemu_top.bit -hwdef pulpemu.hwdef -file pulpemu_top.sysdef
## } else {
##   write_sysdef -bitfile pulpemu_top.bit -hwdef pulpemu.hwdef pulpemu_top.sysdef
## }
## if { [info exists ::env(PROBES)] } {
##    # create new design run for probes
##    create_run impl_2 -parent_run synth_1 -flow {Vivado Implementation 2014}
##    current_run [get_runs impl_2]
##    set_property incremental_checkpoint pulpemu.runs/impl_1/pulpemu_top_routed.dcp [get_runs impl_2]
##    set_property strategy Flow_RuntimeOptimized [get_runs impl_2]
##    open_run synth_1
##    #link_design -name netlist_1
##    source tcl/probes.tcl
##    save_constraints
##    reset_run impl_2
## 
##    # set for RuntimeOptimized implementation
##    set_property "steps.opt_design.args.directive" "RuntimeOptimized" [get_runs impl_2]
##    set_property "steps.place_design.args.directive" "RuntimeOptimized" [get_runs impl_2]
##    set_property "steps.route_design.args.directive" "RuntimeOptimized" [get_runs impl_2]
## 
##    launch_runs -jobs $CPUS impl_2 -to_step write_bitstream
##    wait_on_run impl_2
## }
INFO: [Common 17-206] Exiting Vivado at Tue Feb 27 20:39:25 2024...
cp pulpemu.runs/impl_1/pulpemu_top.bit .
