// Seed: 3804100611
module module_0 (
    input  uwire id_0,
    output wor   id_1,
    input  uwire id_2
    , id_5,
    output wand  id_3
);
  supply1 id_6;
  wire module_0;
  wire id_7;
  wire id_8 = id_7 * 1;
  wand id_9;
  assign id_9 = 1 ? id_5 : id_7;
  assign id_6 = id_9;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    output wand id_2,
    input wand id_3,
    output tri0 id_4
);
  assign id_2 = id_0;
  module_0(
      id_3, id_2, id_3, id_4
  );
endmodule
