INFO-FLOW: Workspace C:/Users/animesh21131/mabonSOC/solution1 opened at Sat Aug 19 15:57:43 +0530 2023
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source E:/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source E:/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.156 sec.
Execute     source E:/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.202 sec.
Command     ap_source done; 0.208 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source E:/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source E:/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.491 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.621 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -use_netlist=top 
Execute     config_export -version=1.1.1 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 1.099 sec.
Execute   set_part xc7z020-clg484-1 -tool vivado 
Execute     ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -use_netlist top -version 1.1.1 -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute     get_config_export -vivado_impl_strategy 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling mabonSOC/mabonsoc.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted mabonSOC/mabonsoc.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "mabonSOC/mabonsoc.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/xilinx/Vivado/2019.1/common/technology/autopilot" -I "E:/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.pp.0.cpp" 
INFO-FLOW: exec E:/xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E mabonSOC/mabonsoc.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/xilinx/Vivado/2019.1/common/technology/autopilot -I E:/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.pp.0.cpp
Command       clang done; 2.21 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.pp.0.cpp std=gnu++98 
INFO-FLOW: exec E:/xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 5.623 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "E:/xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/xilinx/Vivado/2019.1/common/technology/autopilot" -I "E:/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.pp.0.cpp"  -o "C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec E:/xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/xilinx/Vivado/2019.1/common/technology/autopilot -I E:/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.pp.0.cpp -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/useless.bc
Command       clang done; 4.487 sec.
INFO-FLOW: Done: GCC PP time: 12.3 seconds per iteration
Execute       source E:/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source E:/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source E:/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.pp.0.cpp std=gnu++98 -directive=C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 5.233 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.pp.0.cpp std=gnu++98 -directive=C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 5.203 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/xilinx-dataflow-lawyer.mabonsoc.pp.0.cpp.diag.yml C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/xilinx-dataflow-lawyer.mabonsoc.pp.0.cpp.out.log 2> C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/xilinx-dataflow-lawyer.mabonsoc.pp.0.cpp.err.log 
Command       ap_eval done; 3.13 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr E:/xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/tidy-3.1.mabonsoc.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/tidy-3.1.mabonsoc.pp.0.cpp.out.log 2> C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/tidy-3.1.mabonsoc.pp.0.cpp.err.log 
Command         ap_eval done; 6.696 sec.
Execute         source E:/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source E:/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr E:/xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/xilinx-legacy-rewriter.mabonsoc.pp.0.cpp.out.log 2> C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/xilinx-legacy-rewriter.mabonsoc.pp.0.cpp.err.log 
Command         ap_eval done; 3.102 sec.
Command       tidy_31 done; 9.861 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 18.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec E:/xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 6.764 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain E:/xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/xilinx/Vivado/2019.1/common/technology/autopilot" -I "E:/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.bc" 
INFO-FLOW: exec E:/xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/xilinx/Vivado/2019.1/common/technology/autopilot -I E:/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.bc
Command       clang done; 4.772 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.g.bc -hls-opt -except-internalize mabonsoc -LE:/xilinx/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 7.987 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:57 . Memory (MB): peak = 178.977 ; gain = 87.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:57 . Memory (MB): peak = 178.977 ; gain = 87.570
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/a.pp.bc -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.453 sec.
Execute         llvm-ld C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LE:/xilinx/Vivado/2019.1/win64/lib -lfloatconversion -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.487 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mabonsoc -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/a.g.0.bc -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.322 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 256.734 ; gain = 165.328
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/a.g.1.bc -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:16) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:27) automatically.
Command         transform done; 0.467 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.362 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:02 . Memory (MB): peak = 313.512 ; gain = 222.105
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/a.g.1.bc to C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/a.o.1.bc -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:24) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:32) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:24) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:32) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:16) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:27) automatically.
Command         transform done; 1.442 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
Command         transform done; 1.295 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:04 . Memory (MB): peak = 407.145 ; gain = 315.738
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/a.o.2.bc -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
Command         transform done; 2.244 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:07 . Memory (MB): peak = 435.684 ; gain = 344.277
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 9.113 sec.
Command     elaborate done; 64.951 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
Execute       ap_set_top_model mabonsoc 
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
Execute       get_model_list mabonsoc -filter all-wo-channel -topdown 
Execute       preproc_iomode -model mabonsoc 
Execute       preproc_iomode -model sqrt_fixed<28, 15> 
Execute       preproc_iomode -model log<28, 15> 
Execute       get_model_list mabonsoc -filter all-wo-channel 
INFO-FLOW: Model list for configure: {log<28, 15>} {sqrt_fixed<28, 15>} mabonsoc
INFO-FLOW: Configuring Module : log<28, 15> ...
Execute       set_default_model log<28, 15> 
Execute       apply_spec_resource_limit log<28, 15> 
INFO-FLOW: Configuring Module : sqrt_fixed<28, 15> ...
Execute       set_default_model sqrt_fixed<28, 15> 
Execute       apply_spec_resource_limit sqrt_fixed<28, 15> 
INFO-FLOW: Configuring Module : mabonsoc ...
Execute       set_default_model mabonsoc 
Execute       apply_spec_resource_limit mabonsoc 
INFO-FLOW: Model list for preprocess: {log<28, 15>} {sqrt_fixed<28, 15>} mabonsoc
INFO-FLOW: Preprocessing Module: log<28, 15> ...
Execute       set_default_model log<28, 15> 
Execute       cdfg_preprocess -model log<28, 15> 
Execute       rtl_gen_preprocess log<28, 15> 
INFO-FLOW: Preprocessing Module: sqrt_fixed<28, 15> ...
Execute       set_default_model sqrt_fixed<28, 15> 
Execute       cdfg_preprocess -model sqrt_fixed<28, 15> 
Execute       rtl_gen_preprocess sqrt_fixed<28, 15> 
INFO-FLOW: Preprocessing Module: mabonsoc ...
Execute       set_default_model mabonsoc 
Execute       cdfg_preprocess -model mabonsoc 
Execute       rtl_gen_preprocess mabonsoc 
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: {log<28, 15>} {sqrt_fixed<28, 15>} mabonsoc
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model log<28, 15> 
Execute       schedule -model log<28, 15> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.162 sec.
INFO: [HLS 200-111]  Elapsed time: 66.9 seconds; current allocated memory: 372.828 MB.
Execute       syn_report -verbosereport -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/log_28_15_s.verbose.sched.rpt 
Execute       db_write -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/log_28_15_s.sched.adb -f 
Command       db_write done; 0.102 sec.
INFO-FLOW: Finish scheduling log<28, 15>.
Execute       set_default_model log<28, 15> 
Execute       bind -model log<28, 15> 
BIND OPTION: model=log<28, 15>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 374.006 MB.
Execute       syn_report -verbosereport -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/log_28_15_s.verbose.bind.rpt 
Command       syn_report done; 0.214 sec.
Execute       db_write -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/log_28_15_s.bind.adb -f 
Command       db_write done; 0.109 sec.
INFO-FLOW: Finish binding log<28, 15>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sqrt_fixed<28, 15> 
Execute       schedule -model sqrt_fixed<28, 15> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.332 sec.
INFO: [HLS 200-111]  Elapsed time: 0.745 seconds; current allocated memory: 375.128 MB.
Execute       syn_report -verbosereport -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/sqrt_fixed_28_15_s.verbose.sched.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/sqrt_fixed_28_15_s.sched.adb -f 
Command       db_write done; 0.113 sec.
INFO-FLOW: Finish scheduling sqrt_fixed<28, 15>.
Execute       set_default_model sqrt_fixed<28, 15> 
Execute       bind -model sqrt_fixed<28, 15> 
BIND OPTION: model=sqrt_fixed<28, 15>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.136 sec.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 376.646 MB.
Execute       syn_report -verbosereport -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/sqrt_fixed_28_15_s.verbose.bind.rpt 
Command       syn_report done; 0.361 sec.
Execute       db_write -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/sqrt_fixed_28_15_s.bind.adb -f 
Command       db_write done; 0.118 sec.
INFO-FLOW: Finish binding sqrt_fixed<28, 15>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mabonsoc 
Execute       schedule -model mabonsoc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 48, Final II = 48, Depth = 52.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.435 sec.
INFO: [HLS 200-111]  Elapsed time: 1.012 seconds; current allocated memory: 378.841 MB.
Execute       syn_report -verbosereport -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.verbose.sched.rpt 
Command       syn_report done; 0.449 sec.
Execute       db_write -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.sched.adb -f 
Command       db_write done; 0.257 sec.
INFO-FLOW: Finish scheduling mabonsoc.
Execute       set_default_model mabonsoc 
Execute       bind -model mabonsoc 
BIND OPTION: model=mabonsoc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.623 sec.
INFO: [HLS 200-111]  Elapsed time: 2.403 seconds; current allocated memory: 384.716 MB.
Execute       syn_report -verbosereport -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.verbose.bind.rpt 
Command       syn_report done; 4.662 sec.
Execute       db_write -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.bind.adb -f 
Command       db_write done; 0.288 sec.
INFO-FLOW: Finish binding mabonsoc.
Execute       get_model_list mabonsoc -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess log<28, 15> 
Execute       rtl_gen_preprocess sqrt_fixed<28, 15> 
Execute       rtl_gen_preprocess mabonsoc 
INFO-FLOW: Model list for RTL generation: {log<28, 15>} {sqrt_fixed<28, 15>} mabonsoc
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model log<28, 15> -vendor xilinx -mg_file C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/log_28_15_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
Command       create_rtl_model done; 0.136 sec.
INFO: [HLS 200-111]  Elapsed time: 5.194 seconds; current allocated memory: 391.859 MB.
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.rtl_wrap.cfg.tcl 
Execute       gen_rtl log<28, 15> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/animesh21131/mabonSOC/solution1/syn/systemc/log_28_15_s -synmodules {log<28, 15>} {sqrt_fixed<28, 15>} mabonsoc 
Execute       gen_rtl log<28, 15> -style xilinx -f -lang vhdl -o C:/Users/animesh21131/mabonSOC/solution1/syn/vhdl/log_28_15_s 
Execute       gen_rtl log<28, 15> -style xilinx -f -lang vlog -o C:/Users/animesh21131/mabonSOC/solution1/syn/verilog/log_28_15_s 
Execute       syn_report -csynth -model log<28, 15> -o C:/Users/animesh21131/mabonSOC/solution1/syn/report/log_28_15_s_csynth.rpt 
Command       syn_report done; 0.105 sec.
Execute       syn_report -rtlxml -model log<28, 15> -o C:/Users/animesh21131/mabonSOC/solution1/syn/report/log_28_15_s_csynth.xml 
Execute       syn_report -verbosereport -model log<28, 15> -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/log_28_15_s.verbose.rpt 
Command       syn_report done; 0.256 sec.
Execute       db_write -model log<28, 15> -f -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/log_28_15_s.adb 
Command       db_write done; 0.224 sec.
Execute       gen_tb_info log<28, 15> -p C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/log_28_15_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sqrt_fixed<28, 15> -vendor xilinx -mg_file C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/sqrt_fixed_28_15_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
Command       create_rtl_model done; 0.133 sec.
INFO: [HLS 200-111]  Elapsed time: 1.145 seconds; current allocated memory: 395.098 MB.
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.rtl_wrap.cfg.tcl 
Execute       gen_rtl sqrt_fixed<28, 15> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/animesh21131/mabonSOC/solution1/syn/systemc/sqrt_fixed_28_15_s -synmodules {log<28, 15>} {sqrt_fixed<28, 15>} mabonsoc 
Execute       gen_rtl sqrt_fixed<28, 15> -style xilinx -f -lang vhdl -o C:/Users/animesh21131/mabonSOC/solution1/syn/vhdl/sqrt_fixed_28_15_s 
Execute       gen_rtl sqrt_fixed<28, 15> -style xilinx -f -lang vlog -o C:/Users/animesh21131/mabonSOC/solution1/syn/verilog/sqrt_fixed_28_15_s 
Execute       syn_report -csynth -model sqrt_fixed<28, 15> -o C:/Users/animesh21131/mabonSOC/solution1/syn/report/sqrt_fixed_28_15_s_csynth.rpt 
Command       syn_report done; 0.19 sec.
Execute       syn_report -rtlxml -model sqrt_fixed<28, 15> -o C:/Users/animesh21131/mabonSOC/solution1/syn/report/sqrt_fixed_28_15_s_csynth.xml 
Execute       syn_report -verbosereport -model sqrt_fixed<28, 15> -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/sqrt_fixed_28_15_s.verbose.rpt 
Command       syn_report done; 0.453 sec.
Execute       db_write -model sqrt_fixed<28, 15> -f -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/sqrt_fixed_28_15_s.adb 
Command       db_write done; 0.318 sec.
Execute       gen_tb_info sqrt_fixed<28, 15> -p C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/sqrt_fixed_28_15_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mabonsoc -vendor xilinx -mg_file C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
Command       create_rtl_model done; 1.33 sec.
INFO: [HLS 200-111]  Elapsed time: 2.822 seconds; current allocated memory: 405.341 MB.
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.rtl_wrap.cfg.tcl 
Execute       gen_rtl mabonsoc -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/animesh21131/mabonSOC/solution1/syn/systemc/mabonsoc -synmodules {log<28, 15>} {sqrt_fixed<28, 15>} mabonsoc 
Execute       gen_rtl mabonsoc -istop -style xilinx -f -lang vhdl -o C:/Users/animesh21131/mabonSOC/solution1/syn/vhdl/mabonsoc 
Command       gen_rtl done; 0.134 sec.
Execute       gen_rtl mabonsoc -istop -style xilinx -f -lang vlog -o C:/Users/animesh21131/mabonSOC/solution1/syn/verilog/mabonsoc 
Execute       syn_report -csynth -model mabonsoc -o C:/Users/animesh21131/mabonSOC/solution1/syn/report/mabonsoc_csynth.rpt 
Execute       syn_report -rtlxml -model mabonsoc -o C:/Users/animesh21131/mabonSOC/solution1/syn/report/mabonsoc_csynth.xml 
Execute       syn_report -verbosereport -model mabonsoc -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.verbose.rpt 
Command       syn_report done; 4.698 sec.
Execute       db_write -model mabonsoc -f -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.adb 
Command       db_write done; 0.464 sec.
Execute       gen_tb_info mabonsoc -p C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc 
Execute       export_constraint_db -f -tool general -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.constraint.tcl 
Execute       syn_report -designview -model mabonsoc -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.design.xml 
Command       syn_report done; 0.381 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model mabonsoc -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model mabonsoc -o C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks mabonsoc 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain mabonsoc 
INFO-FLOW: Model list for RTL component generation: {log<28, 15>} {sqrt_fixed<28, 15>} mabonsoc
INFO-FLOW: Handling components in module [log_28_15_s] ... 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/log_28_15_s.compgen.tcl 
INFO-FLOW: Found component mabonsoc_mac_mulseOg.
INFO-FLOW: Append model mabonsoc_mac_mulseOg
INFO-FLOW: Found component log_28_15_s_log_abkb.
INFO-FLOW: Append model log_28_15_s_log_abkb
INFO-FLOW: Found component log_28_15_s_log_acud.
INFO-FLOW: Append model log_28_15_s_log_acud
INFO-FLOW: Found component log_28_15_s_log_adEe.
INFO-FLOW: Append model log_28_15_s_log_adEe
INFO-FLOW: Handling components in module [sqrt_fixed_28_15_s] ... 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/sqrt_fixed_28_15_s.compgen.tcl 
INFO-FLOW: Handling components in module [mabonsoc] ... 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.compgen.tcl 
INFO-FLOW: Found component mabonsoc_mux_164_fYi.
INFO-FLOW: Append model mabonsoc_mux_164_fYi
INFO-FLOW: Found component mabonsoc_sdiv_32ng8j.
INFO-FLOW: Append model mabonsoc_sdiv_32ng8j
INFO-FLOW: Found component mabonsoc_udiv_18nhbi.
INFO-FLOW: Append model mabonsoc_udiv_18nhbi
INFO-FLOW: Found component mabonsoc_mux_164_ibs.
INFO-FLOW: Append model mabonsoc_mux_164_ibs
INFO-FLOW: Found component mabonsoc_BUS_A_s_axi.
INFO-FLOW: Append model mabonsoc_BUS_A_s_axi
INFO-FLOW: Append model log_28_15_s
INFO-FLOW: Append model sqrt_fixed_28_15_s
INFO-FLOW: Append model mabonsoc
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mabonsoc_mac_mulseOg log_28_15_s_log_abkb log_28_15_s_log_acud log_28_15_s_log_adEe mabonsoc_mux_164_fYi mabonsoc_sdiv_32ng8j mabonsoc_udiv_18nhbi mabonsoc_mux_164_ibs mabonsoc_BUS_A_s_axi log_28_15_s sqrt_fixed_28_15_s mabonsoc
INFO-FLOW: To file: write model mabonsoc_mac_mulseOg
INFO-FLOW: To file: write model log_28_15_s_log_abkb
INFO-FLOW: To file: write model log_28_15_s_log_acud
INFO-FLOW: To file: write model log_28_15_s_log_adEe
INFO-FLOW: To file: write model mabonsoc_mux_164_fYi
INFO-FLOW: To file: write model mabonsoc_sdiv_32ng8j
INFO-FLOW: To file: write model mabonsoc_udiv_18nhbi
INFO-FLOW: To file: write model mabonsoc_mux_164_ibs
INFO-FLOW: To file: write model mabonsoc_BUS_A_s_axi
INFO-FLOW: To file: write model log_28_15_s
INFO-FLOW: To file: write model sqrt_fixed_28_15_s
INFO-FLOW: To file: write model mabonsoc
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/animesh21131/mabonSOC/solution1
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source E:/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.122 sec.
Command       ap_source done; 0.122 sec.
Execute       source E:/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/log_28_15_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.126 sec.
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/sqrt_fixed_28_15_s.compgen.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source ./BUS_A.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.188 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/animesh21131/mabonSOC/solution1
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source E:/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source E:/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.124 sec.
Command       ap_source done; 0.124 sec.
Execute       source E:/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source E:/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=mabonsoc xml_exists=0
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.rtl_wrap.cfg.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.rtl_wrap.cfg.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.rtl_wrap.cfg.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.tbgen.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/log_28_15_s.compgen.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/sqrt_fixed_28_15_s.compgen.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/log_28_15_s.compgen.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/sqrt_fixed_28_15_s.compgen.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/log_28_15_s.compgen.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/sqrt_fixed_28_15_s.compgen.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.constraint.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=0
Execute       source E:/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.tbgen.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.compgen.dataonly.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.compgen.dataonly.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.tbgen.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.rtl_wrap.cfg.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.compgen.dataonly.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.constraint.tcl 
Execute       sc_get_clocks mabonsoc 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/log_28_15_s.tbgen.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/sqrt_fixed_28_15_s.tbgen.tcl 
Execute       source C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/mabonsoc.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/animesh21131/mabonSOC/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:01:29 . Memory (MB): peak = 509.680 ; gain = 418.273
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
Command     autosyn done; 22.382 sec.
Command   csynth_design done; 87.342 sec.
Command ap_source done; 88.587 sec.
Execute cleanup_all 
