INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dreia/GitHubRepos/ECE-366-Projects/project_1/project_1/project_1.srcs/sources_1/new/CLA32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dreia/GitHubRepos/ECE-366-Projects/project_1/project_1/project_1.srcs/sources_1/new/CLA4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dreia/GitHubRepos/ECE-366-Projects/project_1/project_1/project_1.srcs/sim_1/new/CLA32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA32_tb
