Release 14.7 - xst P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: BH_com.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "BH_com.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "BH_com"
Output Format                      : NGC
Target Device                      : xc3s500e-4-vq100

---- Source Options
Top Module Name                    : BH_com
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "/home/hato/mycom/ipcore_dir/divider.vhd. Ignore this file from project file "/home/hato/mycom/BH_com_vhdl.prj".
Compiling vhdl file "/home/hato/mycom/24ea1ac481e3a2e80803/xsadd.vhd" in Library work.
Architecture xsadd of Entity xsadd is up to date.
Compiling vhdl file "/home/hato/mycom/ipcore_dir/vram.vhd" in Library work.
Architecture vram_a of Entity vram is up to date.
Compiling vhdl file "/home/hato/mycom/crom.vhd" in Library work.
Architecture behavioral of Entity crom is up to date.
Compiling vhdl file "/home/hato/mycom/ipcore_dir/stack.vhd" in Library work.
Architecture stack_a of Entity stack is up to date.
Compiling vhdl file "/home/hato/mycom/24ea1ac481e3a2e80803/xsadd_gen.vhd" in Library work.
Architecture rtl of Entity xsadd_gen is up to date.
Compiling vhdl file "/home/hato/mycom/BH_com.vhd" in Library work.
Entity <bh_com> compiled.
Entity <bh_com> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <BH_com> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <crom> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <XSADD_GEN> in library <work> (architecture <rtl>).
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <BH_com> in library <work> (Architecture <behavioral>).
Entity <BH_com> analyzed. Unit <BH_com> generated.

Analyzing Entity <crom> in library <work> (Architecture <behavioral>).
Entity <crom> analyzed. Unit <crom> generated.

Analyzing Entity <XSADD_GEN> in library <work> (Architecture <rtl>).
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
WARNING:Xst - Size mismatch in logical xor : extending constant.
Entity <XSADD_GEN> analyzed. Unit <XSADD_GEN> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <C> in unit <BH_com> is removed.

Synthesizing Unit <crom>.
    Related source file is "/home/hato/mycom/crom.vhd".
    Found 256x56-bit ROM for signal <chr$rom0000>.
    Found 1-bit 8-to-1 multiplexer for signal <dot>.
    Found 8-bit 8-to-1 multiplexer for signal <$mux0008> created at line 2365.
    Summary:
	inferred   1 ROM(s).
	inferred   9 Multiplexer(s).
Unit <crom> synthesized.


Synthesizing Unit <XSADD_GEN>.
    Related source file is "/home/hato/mycom/24ea1ac481e3a2e80803/xsadd_gen.vhd".
    Found 1-bit register for signal <RND_VAL>.
    Found 32-bit register for signal <RND_NUM>.
    Found 128-bit register for signal <curr_status.status>.
    Found 32-bit xor3 for signal <curr_status.status_3$xor0000> created at line 411.
    Found 32-bit adder for signal <RND_NUM$add0001> created at line 429.
    Found 1-bit register for signal <status_valid>.
    Found 32-bit xor2 for signal <t7$xor0000> created at line 409.
    Summary:
	inferred 162 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Xor(s).
Unit <XSADD_GEN> synthesized.


Synthesizing Unit <BH_com>.
    Related source file is "/home/hato/mycom/BH_com.vhd".
WARNING:Xst:653 - Signal <vram_1_dina> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:646 - Signal <rand_rnd_val> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rand_init_param.status> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <div1_rfd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <div1_fractional> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 128x32-bit dual-port RAM <Mram_cpu_greg> for signal <cpu_greg>.
    Found 512x32-bit dual-port RAM <Mram_boot> for signal <boot>.
INFO:Xst:1608 - Relative priorities of control signals on register <cpu_rdata> differ from those commonly found in the selected device family. This will result in additional logic around the register.
    Found finite state machine <FSM_0> for signal <cpu_stat>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 5                                              |
    | Clock              | clkcnt<3>                 (rising_edge)        |
    | Power Up State     | 00000000000000000000000000000000               |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 32-bit latch for signal <cpu_rdata>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <cpu_addr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:643 - "/home/hato/mycom/BH_com.vhd" line 793: The result of a 32x32-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "/home/hato/mycom/BH_com.vhd" line 939: The result of a 32x7-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 32-bit subtractor for signal <$sub0000> created at line 872.
    Found 32-bit subtractor for signal <$sub0001> created at line 872.
    Found 32-bit subtractor for signal <$sub0002> created at line 848.
    Found 32-bit subtractor for signal <$sub0003> created at line 850.
    Found 32-bit comparator greatequal for signal <A_0$cmp_ge0000> created at line 998.
    Found 32-bit comparator greatequal for signal <A_1$cmp_ge0000> created at line 999.
    Found 32-bit comparator greater for signal <A_1$cmp_gt0000> created at line 999.
    Found 32-bit comparator less for signal <A_1$cmp_lt0000> created at line 999.
    Found 32-bit comparator less for signal <A_1$cmp_lt0001> created at line 999.
    Found 32-bit comparator greatequal for signal <and0002$cmp_ge0000> created at line 848.
    Found 32-bit comparator less for signal <and0002$cmp_lt0000> created at line 848.
    Found 32-bit comparator greatequal for signal <and0003$cmp_ge0000> created at line 846.
    Found 32-bit comparator lessequal for signal <and0003$cmp_le0000> created at line 846.
    Found 32-bit up counter for signal <clkcnt>.
    Found 8-bit register for signal <cnt_1>.
    Found 32-bit register for signal <cpu_inst>.
    Found 32-bit register for signal <cpu_opdata>.
    Found 32-bit register for signal <cpu_pc>.
    Found 32-bit adder for signal <cpu_pc$addsub0000> created at line 741.
    Found 24-bit register for signal <cpu_raddr>.
    Found 32-bit comparator greatequal for signal <cpu_rdata$cmp_ge0000> created at line 872.
    Found 32-bit comparator greatequal for signal <cpu_rdata$cmp_ge0001> created at line 872.
    Found 32-bit comparator lessequal for signal <cpu_rdata$cmp_le0000> created at line 872.
    Found 32-bit comparator less for signal <cpu_rdata$cmp_lt0000> created at line 872.
    Found 32-bit register for signal <cpu_sp>.
    Found 32-bit addsub for signal <cpu_sp$share0000> created at line 735.
    Found 32-bit register for signal <cpu_waddr>.
    Found 32-bit register for signal <cpu_wdata>.
    Found 32-bit addsub for signal <cpu_wdata$addsub0000>.
    Found 32-bit comparator equal for signal <cpu_wdata$cmp_eq0011> created at line 817.
    Found 32-bit comparator greatequal for signal <cpu_wdata$cmp_ge0000> created at line 832.
    Found 32-bit comparator greater for signal <cpu_wdata$cmp_gt0000> created at line 829.
    Found 32-bit comparator lessequal for signal <cpu_wdata$cmp_le0000> created at line 826.
    Found 32-bit comparator less for signal <cpu_wdata$cmp_lt0000> created at line 823.
    Found 32-bit comparator not equal for signal <cpu_wdata$cmp_ne0001> created at line 820.
    Found 32x32-bit multiplier for signal <cpu_wdata$mult0000> created at line 793.
    Found 32-bit xor2 for signal <cpu_wdata$xor0001> created at line 806.
    Found 32-bit register for signal <cpu_work>.
    Found 32-bit adder for signal <crom_1_col$add0000>.
    Found 32-bit adder for signal <crom_1_col$addsub0000>.
    Found 16-bit register for signal <div1_dividend>.
    Found 16-bit register for signal <div1_divisor>.
    Found 32-bit adder for signal <inst$add0000>.
    Found 32-bit adder for signal <inst$addsub0000>.
    Found 32-bit comparator greatequal for signal <mux0000$cmp_ge0000> created at line 872.
    Found 32-bit comparator greatequal for signal <mux0000$cmp_ge0001> created at line 872.
    Found 32-bit comparator lessequal for signal <mux0000$cmp_le0000> created at line 872.
    Found 32-bit comparator less for signal <mux0000$cmp_lt0000> created at line 872.
    Found 32-bit up counter for signal <ppu_clkcnt>.
    Found 32-bit up counter for signal <ppu_linecnt>.
    Found 10-bit register for signal <stack1_addra>.
    Found 24-bit comparator greatequal for signal <stack1_addra$cmp_ge0000> created at line 744.
    Found 24-bit comparator greatequal for signal <stack1_addra$cmp_ge0001> created at line 746.
    Found 32-bit comparator greatequal for signal <stack1_addra$cmp_ge0002> created at line 850.
    Found 32-bit comparator greatequal for signal <stack1_addra$cmp_ge0003> created at line 854.
    Found 24-bit comparator lessequal for signal <stack1_addra$cmp_le0000> created at line 744.
    Found 32-bit comparator lessequal for signal <stack1_addra$cmp_le0001> created at line 850.
    Found 32-bit comparator less for signal <stack1_addra$cmp_lt0000> created at line 854.
    Found 32-bit register for signal <stack1_dina>.
    Found 32-bit comparator greatequal for signal <stack1_dina$cmp_ge0000> created at line 854.
    Found 32-bit comparator less for signal <stack1_dina$cmp_lt0000> created at line 854.
    Found 1-bit register for signal <stack1_wea<0>>.
    Found 32-bit comparator less for signal <stat_hsync$cmp_lt0000> created at line 907.
    Found 32-bit comparator less for signal <stat_vsync$cmp_lt0000> created at line 906.
    Found 10-bit adder for signal <vram_1_addra>.
    Found 32-bit adder for signal <vram_1_addra$add0000>.
    Found 33-bit adder for signal <vram_1_addra$add0001> created at line 939.
    Found 33-bit adder for signal <vram_1_addra$add0002>.
    Found 33-bit adder for signal <vram_1_addra$add0003>.
    Found 33-bit adder for signal <vram_1_addra$addsub0000>.
    Found 33-bit adder for signal <vram_1_addra$addsub0001>.
    Found 32-bit adder for signal <vram_1_addra$addsub0002>.
    Found 32x7-bit multiplier for signal <vram_1_addra$mult0001> created at line 939.
    Found 32-bit subtractor for signal <vram_1_addra$sub0000> created at line 939.
    Found 32-bit subtractor for signal <vram_1_addra$sub0001> created at line 939.
    Found 10-bit register for signal <vram_1_addrb>.
    Found 25-bit adder for signal <vram_1_addrb$add0000>.
    Found 32-bit adder for signal <vram_1_addrb$add0001>.
    Found 32-bit adder for signal <vram_1_addrb$addsub0000>.
    Found 25-bit adder for signal <vram_1_addrb$addsub0001>.
    Found 10-bit adder for signal <vram_1_addrb$share0000> created at line 735.
    Found 25-bit subtractor for signal <vram_1_addrb$sub0000> created at line 745.
    Found 32-bit subtractor for signal <vram_1_addrb$sub0001> created at line 852.
    Found 8-bit register for signal <vram_1_dinb>.
    Found 32-bit comparator greater for signal <vram_1_dinb$cmp_gt0000> created at line 850.
    Found 32-bit comparator less for signal <vram_1_dinb$cmp_lt0000> created at line 850.
    Found 1-bit register for signal <vram_1_web<0>>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 RAM(s).
	inferred   3 Counter(s).
	inferred 350 D-type flip-flop(s).
	inferred  28 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred  36 Comparator(s).
Unit <BH_com> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 128x32-bit dual-port RAM                              : 1
 512x32-bit dual-port RAM                              : 1
# ROMs                                                 : 1
 256x56-bit ROM                                        : 1
# Multipliers                                          : 2
 32x32-bit multiplier                                  : 1
 32x7-bit multiplier                                   : 1
# Adders/Subtractors                                   : 29
 10-bit adder                                          : 2
 25-bit adder                                          : 2
 25-bit subtractor                                     : 1
 32-bit adder                                          : 10
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 7
 33-bit adder                                          : 5
# Counters                                             : 3
 32-bit up counter                                     : 3
# Registers                                            : 31
 1-bit register                                        : 12
 10-bit register                                       : 2
 16-bit register                                       : 2
 24-bit register                                       : 1
 32-bit register                                       : 13
 8-bit register                                        : 1
# Latches                                              : 2
 32-bit latch                                          : 2
# Comparators                                          : 36
 24-bit comparator greatequal                          : 2
 24-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greatequal                          : 12
 32-bit comparator greater                             : 3
 32-bit comparator less                                : 11
 32-bit comparator lessequal                           : 5
 32-bit comparator not equal                           : 1
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 3
 32-bit xor2                                           : 2
 32-bit xor3                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <cpu_stat/FSM> on signal <cpu_stat[1:4]> with one-hot encoding.
----------------------------------------------
 State                            | Encoding
----------------------------------------------
 00000000000000000000000000000000 | 0001
 00000000000000000000000000000001 | 0010
 00000000000000000000000000000010 | 0100
 00000000000000000000000000000011 | 1000
----------------------------------------------
Reading core <ipcore_dir/vram.ngc>.
Reading core <ipcore_dir/stack.ngc>.
Reading core <ipcore_dir/divider.ngc>.
Loading core <vram> for timing and area information for instance <vram_1>.
Loading core <stack> for timing and area information for instance <stack_1>.
Loading core <divider> for timing and area information for instance <div_1>.
WARNING:Xst:1710 - FF/Latch <status_valid> (without init value) has a constant value of 1 in block <rand_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu_waddr_24> (without init value) has a constant value of 0 in block <BH_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu_waddr_25> (without init value) has a constant value of 0 in block <BH_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu_waddr_26> (without init value) has a constant value of 0 in block <BH_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu_waddr_27> (without init value) has a constant value of 0 in block <BH_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu_waddr_28> (without init value) has a constant value of 0 in block <BH_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu_waddr_29> (without init value) has a constant value of 0 in block <BH_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu_waddr_30> (without init value) has a constant value of 0 in block <BH_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu_waddr_31> (without init value) has a constant value of 0 in block <BH_com>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <BH_com>.
	Found pipelined multiplier on signal <cpu_wdata_mult0000>:
		- 1 pipeline level(s) found in a register on signal <cpu_work>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <cpu_opdata>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cpu_greg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 32-bit                   |          |
    |     clkA           | connected to signal <clkcnt<3>>     | rise     |
    |     weA            | connected to signal <_and0000_0>    | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to signal <cpu_wdata>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 32-bit                   |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_boot> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     clkA           | connected to signal <clkcnt<3>>     | rise     |
    |     weA            | connected to signal <_and0002_0>    | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to signal <cpu_wdata>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_cpu_wdata_mult0000 by adding 3 register level(s).
Unit <BH_com> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 2
 128x32-bit dual-port distributed RAM                  : 1
 512x32-bit dual-port distributed RAM                  : 1
# ROMs                                                 : 1
 256x56-bit ROM                                        : 1
# Multipliers                                          : 2
 32x32-bit registered multiplier                       : 1
 32x7-bit multiplier                                   : 1
# Adders/Subtractors                                   : 29
 10-bit adder                                          : 5
 13-bit adder                                          : 1
 25-bit subtractor                                     : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 6
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 3
 33-bit adder                                          : 3
 5-bit adder                                           : 3
 7-bit subtractor                                      : 2
 9-bit subtractor                                      : 2
# Counters                                             : 3
 32-bit up counter                                     : 3
# Registers                                            : 512
 Flip-Flops                                            : 512
# Latches                                              : 2
 32-bit latch                                          : 2
# Comparators                                          : 36
 24-bit comparator greatequal                          : 2
 24-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greatequal                          : 12
 32-bit comparator greater                             : 3
 32-bit comparator less                                : 11
 32-bit comparator lessequal                           : 5
 32-bit comparator not equal                           : 1
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 3
 32-bit xor2                                           : 2
 32-bit xor3                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch RND_VAL hinder the constant cleaning in the block XSADD_GEN.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <status_valid> (without init value) has a constant value of 1 in block <XSADD_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu_waddr_24> (without init value) has a constant value of 0 in block <BH_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu_waddr_25> (without init value) has a constant value of 0 in block <BH_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu_waddr_26> (without init value) has a constant value of 0 in block <BH_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu_waddr_27> (without init value) has a constant value of 0 in block <BH_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu_waddr_28> (without init value) has a constant value of 0 in block <BH_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu_waddr_29> (without init value) has a constant value of 0 in block <BH_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu_waddr_30> (without init value) has a constant value of 0 in block <BH_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu_waddr_31> (without init value) has a constant value of 0 in block <BH_com>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <div1_divisor_10> in Unit <BH_com> is equivalent to the following FF/Latch, which will be removed : <cpu_opdata_10> 
INFO:Xst:2261 - The FF/Latch <div1_divisor_11> in Unit <BH_com> is equivalent to the following FF/Latch, which will be removed : <cpu_opdata_11> 
INFO:Xst:2261 - The FF/Latch <div1_divisor_12> in Unit <BH_com> is equivalent to the following FF/Latch, which will be removed : <cpu_opdata_12> 
INFO:Xst:2261 - The FF/Latch <div1_divisor_13> in Unit <BH_com> is equivalent to the following FF/Latch, which will be removed : <cpu_opdata_13> 
INFO:Xst:2261 - The FF/Latch <div1_divisor_14> in Unit <BH_com> is equivalent to the following FF/Latch, which will be removed : <cpu_opdata_14> 
INFO:Xst:2261 - The FF/Latch <div1_divisor_15> in Unit <BH_com> is equivalent to the following FF/Latch, which will be removed : <cpu_opdata_15> 
INFO:Xst:2261 - The FF/Latch <div1_divisor_0> in Unit <BH_com> is equivalent to the following FF/Latch, which will be removed : <cpu_opdata_0> 
INFO:Xst:2261 - The FF/Latch <div1_divisor_1> in Unit <BH_com> is equivalent to the following FF/Latch, which will be removed : <cpu_opdata_1> 
INFO:Xst:2261 - The FF/Latch <div1_divisor_2> in Unit <BH_com> is equivalent to the following FF/Latch, which will be removed : <cpu_opdata_2> 
INFO:Xst:2261 - The FF/Latch <div1_divisor_3> in Unit <BH_com> is equivalent to the following FF/Latch, which will be removed : <cpu_opdata_3> 
INFO:Xst:2261 - The FF/Latch <div1_divisor_4> in Unit <BH_com> is equivalent to the following FF/Latch, which will be removed : <cpu_opdata_4> 
INFO:Xst:2261 - The FF/Latch <div1_divisor_5> in Unit <BH_com> is equivalent to the following FF/Latch, which will be removed : <cpu_opdata_5> 
INFO:Xst:2261 - The FF/Latch <div1_divisor_6> in Unit <BH_com> is equivalent to the following FF/Latch, which will be removed : <cpu_opdata_6> 
INFO:Xst:2261 - The FF/Latch <div1_divisor_7> in Unit <BH_com> is equivalent to the following FF/Latch, which will be removed : <cpu_opdata_7> 
INFO:Xst:2261 - The FF/Latch <div1_divisor_8> in Unit <BH_com> is equivalent to the following FF/Latch, which will be removed : <cpu_opdata_8> 
INFO:Xst:2261 - The FF/Latch <div1_divisor_9> in Unit <BH_com> is equivalent to the following FF/Latch, which will be removed : <cpu_opdata_9> 
INFO:Xst:2261 - The FF/Latch <cpu_inst_8> in Unit <BH_com> is equivalent to the following 23 FFs/Latches, which will be removed : <cpu_inst_9> <cpu_inst_10> <cpu_inst_11> <cpu_inst_12> <cpu_inst_13> <cpu_inst_14> <cpu_inst_15> <cpu_inst_16> <cpu_inst_17> <cpu_inst_18> <cpu_inst_19> <cpu_inst_20> <cpu_inst_21> <cpu_inst_22> <cpu_inst_23> <cpu_inst_24> <cpu_inst_25> <cpu_inst_26> <cpu_inst_27> <cpu_inst_28> <cpu_inst_29> <cpu_inst_30> <cpu_inst_31> 

Optimizing unit <BH_com> ...

Optimizing unit <XSADD_GEN> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block BH_com, actual ratio is 50.
INFO:Xst:2260 - The FF/Latch <blk0000004a> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000781> 
INFO:Xst:2260 - The FF/Latch <blk0000004a> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000781> 

Final Macro Processing ...

Processing Unit <BH_com> :
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_31>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_30>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_29>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_28>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_27>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_26>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_25>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_24>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_23>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_22>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_21>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_20>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_19>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_18>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_17>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_16>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_15>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_14>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_13>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_12>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_11>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_10>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_9>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_8>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_7>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_6>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_5>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_4>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_3>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_2>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_1>.
	Found 2-bit shift register for signal <rand_1/curr_status.status_0_0>.
Unit <BH_com> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 473
 Flip-Flops                                            : 473
# Shift Registers                                      : 32
 2-bit shift register                                  : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : BH_com.ngr
Top Level Output File Name         : BH_com
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 49

Cell Usage :
# BELS                             : 6269
#      GND                         : 4
#      INV                         : 303
#      LUT1                        : 154
#      LUT2                        : 390
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 1275
#      LUT3_D                      : 1
#      LUT4                        : 1413
#      LUT4_D                      : 3
#      LUT4_L                      : 1
#      MULT_AND                    : 17
#      MUXCY                       : 1133
#      MUXF5                       : 516
#      MUXF6                       : 173
#      MUXF7                       : 65
#      MUXF8                       : 32
#      VCC                         : 4
#      XORCY                       : 782
# FlipFlops/Latches                : 1446
#      FD                          : 992
#      FDE                         : 241
#      FDE_1                       : 8
#      FDR                         : 32
#      FDRE                        : 32
#      FDS                         : 77
#      LDCP                        : 32
#      LDCPE                       : 32
# RAMS                             : 1283
#      RAM16X1D                    : 1280
#      RAMB16_S18_S18              : 3
# Shift Registers                  : 66
#      SRL16                       : 66
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 48
#      IBUF                        : 1
#      OBUF                        : 47
# MULTs                            : 4
#      MULT18X18SIO                : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500evq100-4 

 Number of Slices:                     2214  out of   4656    47%  
 Number of Slice Flip Flops:           1446  out of   9312    15%  
 Number of 4 input LUTs:               6169  out of   9312    66%  
    Number used as logic:              3543
    Number used as Shift registers:      66
    Number used as RAMs:               2560
 Number of IOs:                          49
 Number of bonded IOBs:                  49  out of     66    74%  
 Number of BRAMs:                         3  out of     20    15%  
 Number of MULT18X18SIOs:                 4  out of     20    20%  
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                               | Clock buffer(FF name)                                                                                                           | Load  |
-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                                        | BUFGP                                                                                                                           | 1144  |
stack_1/N1                                                 | NONE(stack_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram)| 2     |
clkcnt_2                                                   | NONE(cnt_1_5)                                                                                                                   | 8     |
clkcnt_31                                                  | BUFG                                                                                                                            | 1582  |
cpu_stat_FSM_FFd31                                         | BUFG                                                                                                                            | 32    |
cpu_rdata_cmp_ge00001(Mcompar_cpu_rdata_cmp_ge0000_cy<6>:O)| BUFG(*)(cpu_rdata_0)                                                                                                            | 32    |
-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------+------------------------+-------+
Control Signal                                 | Buffer(FF name)        | Load  |
-----------------------------------------------+------------------------+-------+
cpu_addr_0__and0000(cpu_addr_0__and00001:O)    | NONE(cpu_addr_0)       | 1     |
cpu_addr_0__and0001(cpu_addr_0__and00011:O)    | NONE(cpu_addr_0)       | 1     |
cpu_addr_10__and0000(cpu_addr_10__and00001:O)  | NONE(cpu_addr_10)      | 1     |
cpu_addr_10__and0001(cpu_addr_10__and00011:O)  | NONE(cpu_addr_10)      | 1     |
cpu_addr_11__and0000(cpu_addr_11__and00001:O)  | NONE(cpu_addr_11)      | 1     |
cpu_addr_11__and0001(cpu_addr_11__and00011:O)  | NONE(cpu_addr_11)      | 1     |
cpu_addr_12__and0000(cpu_addr_12__and00001:O)  | NONE(cpu_addr_12)      | 1     |
cpu_addr_12__and0001(cpu_addr_12__and00011:O)  | NONE(cpu_addr_12)      | 1     |
cpu_addr_13__and0000(cpu_addr_13__and00001:O)  | NONE(cpu_addr_13)      | 1     |
cpu_addr_13__and0001(cpu_addr_13__and00011:O)  | NONE(cpu_addr_13)      | 1     |
cpu_addr_14__and0000(cpu_addr_14__and00001:O)  | NONE(cpu_addr_14)      | 1     |
cpu_addr_14__and0001(cpu_addr_14__and00011:O)  | NONE(cpu_addr_14)      | 1     |
cpu_addr_15__and0000(cpu_addr_15__and00001:O)  | NONE(cpu_addr_15)      | 1     |
cpu_addr_15__and0001(cpu_addr_15__and00011:O)  | NONE(cpu_addr_15)      | 1     |
cpu_addr_16__and0000(cpu_addr_16__and00001:O)  | NONE(cpu_addr_16)      | 1     |
cpu_addr_16__and0001(cpu_addr_16__and00011:O)  | NONE(cpu_addr_16)      | 1     |
cpu_addr_17__and0000(cpu_addr_17__and00001:O)  | NONE(cpu_addr_17)      | 1     |
cpu_addr_17__and0001(cpu_addr_17__and00011:O)  | NONE(cpu_addr_17)      | 1     |
cpu_addr_18__and0000(cpu_addr_18__and00001:O)  | NONE(cpu_addr_18)      | 1     |
cpu_addr_18__and0001(cpu_addr_18__and00011:O)  | NONE(cpu_addr_18)      | 1     |
cpu_addr_19__and0000(cpu_addr_19__and00001:O)  | NONE(cpu_addr_19)      | 1     |
cpu_addr_19__and0001(cpu_addr_19__and00011:O)  | NONE(cpu_addr_19)      | 1     |
cpu_addr_1__and0000(cpu_addr_1__and00001:O)    | NONE(cpu_addr_1)       | 1     |
cpu_addr_1__and0001(cpu_addr_1__and00011:O)    | NONE(cpu_addr_1)       | 1     |
cpu_addr_20__and0000(cpu_addr_20__and00001:O)  | NONE(cpu_addr_20)      | 1     |
cpu_addr_20__and0001(cpu_addr_20__and00011:O)  | NONE(cpu_addr_20)      | 1     |
cpu_addr_21__and0000(cpu_addr_21__and00001:O)  | NONE(cpu_addr_21)      | 1     |
cpu_addr_21__and0001(cpu_addr_21__and00011:O)  | NONE(cpu_addr_21)      | 1     |
cpu_addr_22__and0000(cpu_addr_22__and00001:O)  | NONE(cpu_addr_22)      | 1     |
cpu_addr_22__and0001(cpu_addr_22__and00011:O)  | NONE(cpu_addr_22)      | 1     |
cpu_addr_23__and0000(cpu_addr_23__and00001:O)  | NONE(cpu_addr_23)      | 1     |
cpu_addr_23__and0001(cpu_addr_23__and00011:O)  | NONE(cpu_addr_23)      | 1     |
cpu_addr_24__and0000(cpu_addr_24__and00001:O)  | NONE(cpu_addr_24)      | 1     |
cpu_addr_24__and0001(cpu_addr_24__and00011:O)  | NONE(cpu_addr_24)      | 1     |
cpu_addr_25__and0000(cpu_addr_25__and00001:O)  | NONE(cpu_addr_25)      | 1     |
cpu_addr_25__and0001(cpu_addr_25__and00011:O)  | NONE(cpu_addr_25)      | 1     |
cpu_addr_26__and0000(cpu_addr_26__and00001:O)  | NONE(cpu_addr_26)      | 1     |
cpu_addr_26__and0001(cpu_addr_26__and00011:O)  | NONE(cpu_addr_26)      | 1     |
cpu_addr_27__and0000(cpu_addr_27__and00001:O)  | NONE(cpu_addr_27)      | 1     |
cpu_addr_27__and0001(cpu_addr_27__and00011:O)  | NONE(cpu_addr_27)      | 1     |
cpu_addr_28__and0000(cpu_addr_28__and00001:O)  | NONE(cpu_addr_28)      | 1     |
cpu_addr_28__and0001(cpu_addr_28__and00011:O)  | NONE(cpu_addr_28)      | 1     |
cpu_addr_29__and0000(cpu_addr_29__and00001:O)  | NONE(cpu_addr_29)      | 1     |
cpu_addr_29__and0001(cpu_addr_29__and00011:O)  | NONE(cpu_addr_29)      | 1     |
cpu_addr_2__and0000(cpu_addr_2__and00001:O)    | NONE(cpu_addr_2)       | 1     |
cpu_addr_2__and0001(cpu_addr_2__and00011:O)    | NONE(cpu_addr_2)       | 1     |
cpu_addr_30__and0000(cpu_addr_30__and00001:O)  | NONE(cpu_addr_30)      | 1     |
cpu_addr_30__and0001(cpu_addr_30__and00011:O)  | NONE(cpu_addr_30)      | 1     |
cpu_addr_31__and0000(cpu_addr_31__and00001:O)  | NONE(cpu_addr_31)      | 1     |
cpu_addr_31__and0001(cpu_addr_31__and00011:O)  | NONE(cpu_addr_31)      | 1     |
cpu_addr_3__and0000(cpu_addr_3__and00001:O)    | NONE(cpu_addr_3)       | 1     |
cpu_addr_3__and0001(cpu_addr_3__and00011:O)    | NONE(cpu_addr_3)       | 1     |
cpu_addr_4__and0000(cpu_addr_4__and00001:O)    | NONE(cpu_addr_4)       | 1     |
cpu_addr_4__and0001(cpu_addr_4__and00011:O)    | NONE(cpu_addr_4)       | 1     |
cpu_addr_5__and0000(cpu_addr_5__and00001:O)    | NONE(cpu_addr_5)       | 1     |
cpu_addr_5__and0001(cpu_addr_5__and00011:O)    | NONE(cpu_addr_5)       | 1     |
cpu_addr_6__and0000(cpu_addr_6__and00001:O)    | NONE(cpu_addr_6)       | 1     |
cpu_addr_6__and0001(cpu_addr_6__and00011:O)    | NONE(cpu_addr_6)       | 1     |
cpu_addr_7__and0000(cpu_addr_7__and00001:O)    | NONE(cpu_addr_7)       | 1     |
cpu_addr_7__and0001(cpu_addr_7__and00011:O)    | NONE(cpu_addr_7)       | 1     |
cpu_addr_8__and0000(cpu_addr_8__and00001:O)    | NONE(cpu_addr_8)       | 1     |
cpu_addr_8__and0001(cpu_addr_8__and00011:O)    | NONE(cpu_addr_8)       | 1     |
cpu_addr_9__and0000(cpu_addr_9__and00001:O)    | NONE(cpu_addr_9)       | 1     |
cpu_addr_9__and0001(cpu_addr_9__and00011:O)    | NONE(cpu_addr_9)       | 1     |
cpu_rdata_0__and0000(cpu_rdata_0__and00001:O)  | NONE(cpu_rdata_0)      | 1     |
cpu_rdata_0__or0000(cpu_rdata_0__or00001:O)    | NONE(cpu_rdata_0)      | 1     |
cpu_rdata_10__and0000(cpu_rdata_10__and00001:O)| NONE(cpu_rdata_10)     | 1     |
cpu_rdata_10__or0000(cpu_rdata_10__or00001:O)  | NONE(cpu_rdata_10)     | 1     |
cpu_rdata_11__and0000(cpu_rdata_11__and00001:O)| NONE(cpu_rdata_11)     | 1     |
cpu_rdata_11__or0000(cpu_rdata_11__or00001:O)  | NONE(cpu_rdata_11)     | 1     |
cpu_rdata_12__and0000(cpu_rdata_12__and00001:O)| NONE(cpu_rdata_12)     | 1     |
cpu_rdata_12__or0000(cpu_rdata_12__or00001:O)  | NONE(cpu_rdata_12)     | 1     |
cpu_rdata_13__and0000(cpu_rdata_13__and00001:O)| NONE(cpu_rdata_13)     | 1     |
cpu_rdata_13__or0000(cpu_rdata_13__or00001:O)  | NONE(cpu_rdata_13)     | 1     |
cpu_rdata_14__and0000(cpu_rdata_14__and00001:O)| NONE(cpu_rdata_14)     | 1     |
cpu_rdata_14__or0000(cpu_rdata_14__or00001:O)  | NONE(cpu_rdata_14)     | 1     |
cpu_rdata_15__and0000(cpu_rdata_15__and00001:O)| NONE(cpu_rdata_15)     | 1     |
cpu_rdata_15__or0000(cpu_rdata_15__or00001:O)  | NONE(cpu_rdata_15)     | 1     |
cpu_rdata_16__and0000(cpu_rdata_16__and00001:O)| NONE(cpu_rdata_16)     | 1     |
cpu_rdata_16__or0000(cpu_rdata_16__or00001:O)  | NONE(cpu_rdata_16)     | 1     |
cpu_rdata_17__and0000(cpu_rdata_17__and00001:O)| NONE(cpu_rdata_17)     | 1     |
cpu_rdata_17__or0000(cpu_rdata_17__or00001:O)  | NONE(cpu_rdata_17)     | 1     |
cpu_rdata_18__and0000(cpu_rdata_18__and00001:O)| NONE(cpu_rdata_18)     | 1     |
cpu_rdata_18__or0000(cpu_rdata_18__or00001:O)  | NONE(cpu_rdata_18)     | 1     |
cpu_rdata_19__and0000(cpu_rdata_19__and00001:O)| NONE(cpu_rdata_19)     | 1     |
cpu_rdata_19__or0000(cpu_rdata_19__or00001:O)  | NONE(cpu_rdata_19)     | 1     |
cpu_rdata_1__and0000(cpu_rdata_1__and00001:O)  | NONE(cpu_rdata_1)      | 1     |
cpu_rdata_1__or0000(cpu_rdata_1__or00001:O)    | NONE(cpu_rdata_1)      | 1     |
cpu_rdata_20__and0000(cpu_rdata_20__and00001:O)| NONE(cpu_rdata_20)     | 1     |
cpu_rdata_20__or0000(cpu_rdata_20__or00001:O)  | NONE(cpu_rdata_20)     | 1     |
cpu_rdata_21__and0000(cpu_rdata_21__and00001:O)| NONE(cpu_rdata_21)     | 1     |
cpu_rdata_21__or0000(cpu_rdata_21__or00001:O)  | NONE(cpu_rdata_21)     | 1     |
cpu_rdata_22__and0000(cpu_rdata_22__and00001:O)| NONE(cpu_rdata_22)     | 1     |
cpu_rdata_22__or0000(cpu_rdata_22__or00001:O)  | NONE(cpu_rdata_22)     | 1     |
cpu_rdata_23__and0000(cpu_rdata_23__and00001:O)| NONE(cpu_rdata_23)     | 1     |
cpu_rdata_23__or0000(cpu_rdata_23__or00001:O)  | NONE(cpu_rdata_23)     | 1     |
cpu_rdata_24__and0000(cpu_rdata_24__and00001:O)| NONE(cpu_rdata_24)     | 1     |
cpu_rdata_24__or0000(cpu_rdata_24__or00001:O)  | NONE(cpu_rdata_24)     | 1     |
cpu_rdata_25__and0000(cpu_rdata_25__and00001:O)| NONE(cpu_rdata_25)     | 1     |
cpu_rdata_25__or0000(cpu_rdata_25__or00001:O)  | NONE(cpu_rdata_25)     | 1     |
cpu_rdata_26__and0000(cpu_rdata_26__and00001:O)| NONE(cpu_rdata_26)     | 1     |
cpu_rdata_26__or0000(cpu_rdata_26__or00001:O)  | NONE(cpu_rdata_26)     | 1     |
cpu_rdata_27__and0000(cpu_rdata_27__and00001:O)| NONE(cpu_rdata_27)     | 1     |
cpu_rdata_27__or0000(cpu_rdata_27__or00001:O)  | NONE(cpu_rdata_27)     | 1     |
cpu_rdata_28__and0000(cpu_rdata_28__and00001:O)| NONE(cpu_rdata_28)     | 1     |
cpu_rdata_28__or0000(cpu_rdata_28__or00001:O)  | NONE(cpu_rdata_28)     | 1     |
cpu_rdata_29__and0000(cpu_rdata_29__and00001:O)| NONE(cpu_rdata_29)     | 1     |
cpu_rdata_29__or0000(cpu_rdata_29__or00001:O)  | NONE(cpu_rdata_29)     | 1     |
cpu_rdata_2__and0000(cpu_rdata_2__and00001:O)  | NONE(cpu_rdata_2)      | 1     |
cpu_rdata_2__or0000(cpu_rdata_2__or00001:O)    | NONE(cpu_rdata_2)      | 1     |
cpu_rdata_30__and0000(cpu_rdata_30__and00001:O)| NONE(cpu_rdata_30)     | 1     |
cpu_rdata_30__or0000(cpu_rdata_30__or00001:O)  | NONE(cpu_rdata_30)     | 1     |
cpu_rdata_31__and0000(cpu_rdata_31__and00001:O)| NONE(cpu_rdata_31)     | 1     |
cpu_rdata_31__or0000(cpu_rdata_31__or00001:O)  | NONE(cpu_rdata_31)     | 1     |
cpu_rdata_3__and0000(cpu_rdata_3__and00001:O)  | NONE(cpu_rdata_3)      | 1     |
cpu_rdata_3__or0000(cpu_rdata_3__or00001:O)    | NONE(cpu_rdata_3)      | 1     |
cpu_rdata_4__and0000(cpu_rdata_4__and00001:O)  | NONE(cpu_rdata_4)      | 1     |
cpu_rdata_4__or0000(cpu_rdata_4__or00001:O)    | NONE(cpu_rdata_4)      | 1     |
cpu_rdata_5__and0000(cpu_rdata_5__and00001:O)  | NONE(cpu_rdata_5)      | 1     |
cpu_rdata_5__or0000(cpu_rdata_5__or00001:O)    | NONE(cpu_rdata_5)      | 1     |
cpu_rdata_6__and0000(cpu_rdata_6__and00001:O)  | NONE(cpu_rdata_6)      | 1     |
cpu_rdata_6__or0000(cpu_rdata_6__or00001:O)    | NONE(cpu_rdata_6)      | 1     |
cpu_rdata_7__and0000(cpu_rdata_7__and00001:O)  | NONE(cpu_rdata_7)      | 1     |
cpu_rdata_7__or0000(cpu_rdata_7__or00001:O)    | NONE(cpu_rdata_7)      | 1     |
cpu_rdata_8__and0000(cpu_rdata_8__and00001:O)  | NONE(cpu_rdata_8)      | 1     |
cpu_rdata_8__or0000(cpu_rdata_8__or00001:O)    | NONE(cpu_rdata_8)      | 1     |
cpu_rdata_9__and0000(cpu_rdata_9__and00001:O)  | NONE(cpu_rdata_9)      | 1     |
cpu_rdata_9__or0000(cpu_rdata_9__or00001:O)    | NONE(cpu_rdata_9)      | 1     |
-----------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 17.691ns (Maximum Frequency: 56.526MHz)
   Minimum input arrival time before clock: 4.213ns
   Maximum output required time after clock: 20.848ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 17.691ns (frequency: 56.526MHz)
  Total number of paths / destination ports: 2992085 / 1213
-------------------------------------------------------------------------
Delay:               17.691ns (Levels of Logic = 46)
  Source:            ppu_clkcnt_9 (FF)
  Destination:       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ppu_clkcnt_9 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.591   0.844  ppu_clkcnt_9 (ppu_clkcnt_9)
     LUT1:I0->O            1   0.704   0.000  Msub_vram_1_addra_sub0001_cy<9>_rt (Msub_vram_1_addra_sub0001_cy<9>_rt)
     MUXCY:S->O            1   0.464   0.000  Msub_vram_1_addra_sub0001_cy<9> (Msub_vram_1_addra_sub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Msub_vram_1_addra_sub0001_cy<10> (Msub_vram_1_addra_sub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Msub_vram_1_addra_sub0001_cy<11> (Msub_vram_1_addra_sub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Msub_vram_1_addra_sub0001_cy<12> (Msub_vram_1_addra_sub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Msub_vram_1_addra_sub0001_cy<13> (Msub_vram_1_addra_sub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Msub_vram_1_addra_sub0001_cy<14> (Msub_vram_1_addra_sub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Msub_vram_1_addra_sub0001_cy<15> (Msub_vram_1_addra_sub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Msub_vram_1_addra_sub0001_cy<16> (Msub_vram_1_addra_sub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Msub_vram_1_addra_sub0001_cy<17> (Msub_vram_1_addra_sub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Msub_vram_1_addra_sub0001_cy<18> (Msub_vram_1_addra_sub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Msub_vram_1_addra_sub0001_cy<19> (Msub_vram_1_addra_sub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Msub_vram_1_addra_sub0001_cy<20> (Msub_vram_1_addra_sub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Msub_vram_1_addra_sub0001_cy<21> (Msub_vram_1_addra_sub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Msub_vram_1_addra_sub0001_cy<22> (Msub_vram_1_addra_sub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Msub_vram_1_addra_sub0001_cy<23> (Msub_vram_1_addra_sub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Msub_vram_1_addra_sub0001_cy<24> (Msub_vram_1_addra_sub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Msub_vram_1_addra_sub0001_cy<25> (Msub_vram_1_addra_sub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Msub_vram_1_addra_sub0001_cy<26> (Msub_vram_1_addra_sub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Msub_vram_1_addra_sub0001_cy<27> (Msub_vram_1_addra_sub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Msub_vram_1_addra_sub0001_cy<28> (Msub_vram_1_addra_sub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Msub_vram_1_addra_sub0001_cy<29> (Msub_vram_1_addra_sub0001_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Msub_vram_1_addra_sub0001_cy<30> (Msub_vram_1_addra_sub0001_cy<30>)
     XORCY:CI->O           2   0.804   0.622  Msub_vram_1_addra_sub0001_xor<31> (vram_1_addra_sub0001<31>)
     LUT1:I0->O            1   0.704   0.000  Madd_vram_1_addra_add0001_cy<31>_rt (Madd_vram_1_addra_add0001_cy<31>_rt)
     MUXCY:S->O            0   0.464   0.000  Madd_vram_1_addra_add0001_cy<31> (Madd_vram_1_addra_add0001_cy<31>)
     XORCY:CI->O          34   0.804   1.263  Madd_vram_1_addra_add0001_xor<32> (vram_1_addra_add0001<32>)
     INV:I->O              0   0.704   0.000  Madd_vram_1_addra_not0001<32>1_INV_0 (Madd_vram_1_addra_not0001<32>)
     XORCY:LI->O           1   0.527   0.420  Madd_vram_1_addra_add0002_xor<32> (vram_1_addra_add0002<32>)
     INV:I->O              1   0.704   0.000  vram_1_addra_not0004<30>1_INV_0 (vram_1_addra_not0004<30>)
     MUXCY:S->O            1   0.464   0.000  Madd_vram_1_addra_addsub0001_cy<30> (Madd_vram_1_addra_addsub0001_cy<30>)
     MUXCY:CI->O           0   0.059   0.000  Madd_vram_1_addra_addsub0001_cy<31> (Madd_vram_1_addra_addsub0001_cy<31>)
     XORCY:CI->O          20   0.804   1.106  Madd_vram_1_addra_addsub0001_xor<32> (vram_1_addra_addsub0001<32>)
     LUT4:I3->O            1   0.704   0.455  vram_1_addra_mux0002<0>1_SW0 (N240)
     LUT4:I2->O            1   0.704   0.000  Madd_vram_1_addra_lut<0> (Madd_vram_1_addra_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Madd_vram_1_addra_cy<0> (Madd_vram_1_addra_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Madd_vram_1_addra_cy<1> (Madd_vram_1_addra_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_vram_1_addra_cy<2> (Madd_vram_1_addra_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_vram_1_addra_cy<3> (Madd_vram_1_addra_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_vram_1_addra_cy<4> (Madd_vram_1_addra_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_vram_1_addra_cy<5> (Madd_vram_1_addra_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_vram_1_addra_cy<6> (Madd_vram_1_addra_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_vram_1_addra_cy<7> (Madd_vram_1_addra_cy<7>)
     MUXCY:CI->O           0   0.059   0.000  Madd_vram_1_addra_cy<8> (Madd_vram_1_addra_cy<8>)
     XORCY:CI->O           1   0.804   0.420  Madd_vram_1_addra_xor<9> (vram_1_addra<9>)
     begin scope: 'vram_1'
     RAMB16_S18_S18:ADDRA9        0.377          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
    ----------------------------------------
    Total                     17.691ns (12.561ns logic, 5.130ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkcnt_31'
  Clock period: 12.400ns (frequency: 80.645MHz)
  Total number of paths / destination ports: 154316 / 8257
-------------------------------------------------------------------------
Delay:               12.400ns (Levels of Logic = 20)
  Source:            Mmult_cpu_wdata_mult0000_submult_0 (MULT)
  Destination:       cpu_wdata_31 (FF)
  Source Clock:      clkcnt_31 rising
  Destination Clock: clkcnt_31 rising

  Data Path: Mmult_cpu_wdata_mult0000_submult_0 to cpu_wdata_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     MULT18X18SIO:CLK->P17    1   4.962   0.499  Mmult_cpu_wdata_mult0000_submult_0 (Mmult_cpu_wdata_mult0000_submult_0_P_to_Adder_A_17)
     LUT2:I1->O            1   0.704   0.000  Mmult_cpu_wdata_mult0000_submult_00_Madd_lut<17> (Mmult_cpu_wdata_mult0000_submult_00_Madd_lut<17>)
     MUXCY:S->O            1   0.464   0.000  Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<17> (Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<18> (Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<19> (Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<20> (Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<21> (Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<22> (Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<23> (Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<24> (Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<25> (Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<26> (Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<27> (Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<28> (Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<29> (Mmult_cpu_wdata_mult0000_submult_00_Madd_cy<29>)
     XORCY:CI->O           1   0.804   0.499  Mmult_cpu_wdata_mult0000_submult_00_Madd_xor<30> (Mmult_cpu_wdata_mult0000_submult_0_30)
     LUT2:I1->O            1   0.704   0.000  Mmult_cpu_wdata_mult00000_Madd_lut<30> (Mmult_cpu_wdata_mult00000_Madd_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Mmult_cpu_wdata_mult00000_Madd_cy<30> (Mmult_cpu_wdata_mult00000_Madd_cy<30>)
     XORCY:CI->O           1   0.804   0.455  Mmult_cpu_wdata_mult00000_Madd_xor<31> (cpu_wdata_mult0000<31>)
     LUT4:I2->O            1   0.704   0.000  cpu_wdata_mux0006<31>961 (cpu_wdata_mux0006<31>96)
     MUXF5:I1->O           1   0.321   0.000  cpu_wdata_mux0006<31>96_f5 (cpu_wdata_mux0006<31>)
     FDE:D                     0.308          cpu_wdata_31
    ----------------------------------------
    Total                     12.400ns (10.947ns logic, 1.453ns route)
                                       (88.3% logic, 11.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkcnt_2'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.346ns (Levels of Logic = 1)
  Source:            C<2> (PAD)
  Destination:       cnt_1_5 (FF)
  Destination Clock: clkcnt_2 falling

  Data Path: C<2> to cnt_1_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.820  C_2_IBUF (C_2_IBUF)
     FDE_1:D                   0.308          cnt_1_5
    ----------------------------------------
    Total                      2.346ns (1.526ns logic, 0.820ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cpu_rdata_cmp_ge00001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.213ns (Levels of Logic = 3)
  Source:            C<2> (PAD)
  Destination:       cpu_rdata_2 (LATCH)
  Destination Clock: cpu_rdata_cmp_ge00001 falling

  Data Path: C<2> to cpu_rdata_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.824  C_2_IBUF (C_2_IBUF)
     LUT4:I3->O            1   0.704   0.455  cpu_rdata_mux0000<2>125_SW0 (N4051)
     LUT4:I2->O            3   0.704   0.000  cpu_rdata_mux0000<2>125 (cpu_rdata_mux0000<2>)
     LDCPE:D                   0.308          cpu_rdata_2
    ----------------------------------------
    Total                      4.213ns (2.934ns logic, 1.279ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2801 / 4
-------------------------------------------------------------------------
Offset:              20.848ns (Levels of Logic = 16)
  Source:            vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram (RAM)
  Destination:       A<1> (PAD)
  Source Clock:      clk rising

  Data Path: vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram to A<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S18_S18:CLKA->DOA0  353   2.800   1.539  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram (douta<0>)
     end scope: 'vram_1'
     LUT3:I0->O            1   0.704   0.424  vram_1_douta<5>2311 (N56)
     LUT4:I3->O            1   0.704   0.000  vram_1_douta<6>2045_F (N7691)
     MUXF5:I0->O           1   0.321   0.424  vram_1_douta<6>2045 (vram_1_douta<6>2045)
     LUT4:I3->O            1   0.704   0.499  vram_1_douta<6>2056 (vram_1_douta<6>2056)
     LUT4:I1->O            1   0.704   0.499  vram_1_douta<6>20108 (vram_1_douta<6>21)
     LUT3:I1->O            1   0.704   0.000  crom_1/Mmux_dot_175 (crom_1/Mmux_dot_175)
     MUXF5:I1->O           1   0.321   0.000  crom_1/Mmux_dot_16_f5_2 (crom_1/Mmux_dot_16_f53)
     MUXF6:I0->O           1   0.521   0.499  crom_1/Mmux_dot_14_f6 (crom_1/Mmux_dot_14_f6)
     LUT2:I1->O            1   0.704   0.499  crom_1_col<0>1122 (crom_1_col<0>1122)
     LUT4:I1->O            1   0.704   0.499  crom_1_col<0>1156 (crom_1_col<0>2)
     LUT3:I1->O            1   0.704   0.000  crom_1/Mmux_dot_4 (crom_1/Mmux_dot_4)
     MUXF5:I0->O           1   0.321   0.424  crom_1/Mmux_dot_2_f5 (crom_1_dot1)
     LUT4:I3->O            1   0.704   0.499  A_1_mux0000_SW1 (N6171)
     LUT4:I1->O            2   0.704   0.447  A_1_mux0000 (A_1_OBUF)
     OBUF:I->O                 3.272          A_1_OBUF (A<1>)
    ----------------------------------------
    Total                     20.848ns (14.596ns logic, 6.252ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================


Total REAL time to Xst completion: 88.00 secs
Total CPU time to Xst completion: 87.90 secs
 
--> 


Total memory usage is 253912 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  145 (  78 filtered)
Number of infos    :   26 (   0 filtered)

