module sfr_dut (input clk,
                input reset,
                input[15:0] address,
                input[31:0] write_data,
                input we,
                input re,
                output logic[31:0] read_data);

logic[31:0] mem[65535:0];

always @(posedge clk) begin
  begin
    if(we == 1) begin
      mem[address] = write_data;
    end
  end
end

always @(address or re) begin
  read_data = mem[address];
end

endmodule
